
I2C_Master.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001504  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  0800168c  0800168c  0001168c  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080016b0  080016b0  000116b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080016b4  080016b4  000116b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000004  20000000  080016b8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00020004  2**0
                  CONTENTS
  7 .bss          000000d4  20000004  20000004  00020004  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  200000d8  200000d8  00020004  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 10 .debug_info   00008e92  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 0000170a  00000000  00000000  00028ec6  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000518  00000000  00000000  0002a5d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000768  00000000  00000000  0002aae8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   000035fc  00000000  00000000  0002b250  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000022aa  00000000  00000000  0002e84c  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007e  00000000  00000000  00030af6  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00000e04  00000000  00000000  00030b74  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_loc    00004327  00000000  00000000  00031978  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000004 	.word	0x20000004
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08001674 	.word	0x08001674

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000008 	.word	0x20000008
 80001c4:	08001674 	.word	0x08001674

080001c8 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 80001c8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80001ca:	f001 f9cf 	bl	800156c <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80001ce:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
  HAL_SYSTICK_IRQHandler();
 80001d2:	f001 b998 	b.w	8001506 <HAL_SYSTICK_IRQHandler>
	...

080001d8 <DMA1_Stream4_IRQHandler>:
void DMA1_Stream4_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c3_tx);
 80001d8:	4801      	ldr	r0, [pc, #4]	; (80001e0 <DMA1_Stream4_IRQHandler+0x8>)
 80001da:	f001 b861 	b.w	80012a0 <HAL_DMA_IRQHandler>
 80001de:	bf00      	nop
 80001e0:	20000020 	.word	0x20000020

080001e4 <HAL_MspInit>:

/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80001e4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80001e6:	2007      	movs	r0, #7
 80001e8:	f001 f918 	bl	800141c <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 80001ec:	2200      	movs	r2, #0
 80001ee:	4611      	mov	r1, r2
 80001f0:	f06f 000b 	mvn.w	r0, #11
 80001f4:	f001 f924 	bl	8001440 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 80001f8:	2200      	movs	r2, #0
 80001fa:	4611      	mov	r1, r2
 80001fc:	f06f 000a 	mvn.w	r0, #10
 8000200:	f001 f91e 	bl	8001440 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8000204:	2200      	movs	r2, #0
 8000206:	4611      	mov	r1, r2
 8000208:	f06f 0009 	mvn.w	r0, #9
 800020c:	f001 f918 	bl	8001440 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8000210:	2200      	movs	r2, #0
 8000212:	4611      	mov	r1, r2
 8000214:	f06f 0004 	mvn.w	r0, #4
 8000218:	f001 f912 	bl	8001440 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 800021c:	2200      	movs	r2, #0
 800021e:	4611      	mov	r1, r2
 8000220:	f06f 0003 	mvn.w	r0, #3
 8000224:	f001 f90c 	bl	8001440 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8000228:	2200      	movs	r2, #0
 800022a:	4611      	mov	r1, r2
 800022c:	f06f 0001 	mvn.w	r0, #1
 8000230:	f001 f906 	bl	8001440 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8000234:	2200      	movs	r2, #0
 8000236:	4611      	mov	r1, r2
 8000238:	f04f 30ff 	mov.w	r0, #4294967295

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800023c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8000240:	f001 b8fe 	b.w	8001440 <HAL_NVIC_SetPriority>

08000244 <HAL_I2C_MspInit>:

  /* USER CODE END MspInit 1 */
}

void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000244:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hi2c->Instance==I2C3)
 8000248:	6802      	ldr	r2, [r0, #0]
 800024a:	4b25      	ldr	r3, [pc, #148]	; (80002e0 <HAL_I2C_MspInit+0x9c>)
 800024c:	429a      	cmp	r2, r3

  /* USER CODE END MspInit 1 */
}

void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800024e:	b086      	sub	sp, #24
 8000250:	4605      	mov	r5, r0

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hi2c->Instance==I2C3)
 8000252:	d142      	bne.n	80002da <HAL_I2C_MspInit+0x96>
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8000254:	2404      	movs	r4, #4
  
    /**I2C3 GPIO Configuration    
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000256:	f44f 7300 	mov.w	r3, #512	; 0x200
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800025a:	eb0d 0104 	add.w	r1, sp, r4
    /**I2C3 GPIO Configuration    
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800025e:	f04f 0812 	mov.w	r8, #18
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000262:	2701      	movs	r7, #1
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000264:	2603      	movs	r6, #3
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000266:	481f      	ldr	r0, [pc, #124]	; (80002e4 <HAL_I2C_MspInit+0xa0>)
  
    /**I2C3 GPIO Configuration    
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000268:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800026a:	9405      	str	r4, [sp, #20]
    /**I2C3 GPIO Configuration    
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800026c:	f8cd 8008 	str.w	r8, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000270:	9703      	str	r7, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000272:	9604      	str	r6, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000274:	f000 fe64 	bl	8000f40 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000278:	f44f 7380 	mov.w	r3, #256	; 0x100
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800027c:	eb0d 0104 	add.w	r1, sp, r4
 8000280:	4819      	ldr	r0, [pc, #100]	; (80002e8 <HAL_I2C_MspInit+0xa4>)
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000282:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8000284:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);

    GPIO_InitStruct.Pin = GPIO_PIN_8;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000286:	f8cd 8008 	str.w	r8, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800028a:	9703      	str	r7, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800028c:	9604      	str	r6, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800028e:	f000 fe57 	bl	8000f40 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8000292:	2300      	movs	r3, #0
 8000294:	4a15      	ldr	r2, [pc, #84]	; (80002ec <HAL_I2C_MspInit+0xa8>)
 8000296:	9300      	str	r3, [sp, #0]
 8000298:	6c11      	ldr	r1, [r2, #64]	; 0x40

    /* Peripheral DMA init*/
  
    hdma_i2c3_tx.Instance = DMA1_Stream4;
 800029a:	4c15      	ldr	r4, [pc, #84]	; (80002f0 <HAL_I2C_MspInit+0xac>)
    hdma_i2c3_tx.Init.Channel = DMA_CHANNEL_3;
    hdma_i2c3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800029c:	4815      	ldr	r0, [pc, #84]	; (80002f4 <HAL_I2C_MspInit+0xb0>)
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 800029e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80002a2:	6411      	str	r1, [r2, #64]	; 0x40
 80002a4:	6c12      	ldr	r2, [r2, #64]	; 0x40
    /* Peripheral DMA init*/
  
    hdma_i2c3_tx.Instance = DMA1_Stream4;
    hdma_i2c3_tx.Init.Channel = DMA_CHANNEL_3;
    hdma_i2c3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
    hdma_i2c3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80002a6:	60e3      	str	r3, [r4, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 80002a8:	f402 0200 	and.w	r2, r2, #8388608	; 0x800000
 80002ac:	9200      	str	r2, [sp, #0]
 80002ae:	9a00      	ldr	r2, [sp, #0]
    hdma_i2c3_tx.Instance = DMA1_Stream4;
    hdma_i2c3_tx.Init.Channel = DMA_CHANNEL_3;
    hdma_i2c3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
    hdma_i2c3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_i2c3_tx.Init.MemInc = DMA_MINC_ENABLE;
    hdma_i2c3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80002b0:	6163      	str	r3, [r4, #20]

    /* Peripheral DMA init*/
  
    hdma_i2c3_tx.Instance = DMA1_Stream4;
    hdma_i2c3_tx.Init.Channel = DMA_CHANNEL_3;
    hdma_i2c3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80002b2:	2240      	movs	r2, #64	; 0x40
 80002b4:	f04f 61c0 	mov.w	r1, #100663296	; 0x6000000
 80002b8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    hdma_i2c3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_i2c3_tx.Init.MemInc = DMA_MINC_ENABLE;
 80002bc:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_i2c3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_i2c3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_i2c3_tx.Init.Mode = DMA_NORMAL;
    hdma_i2c3_tx.Init.Priority = DMA_PRIORITY_LOW;
    hdma_i2c3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
    if (HAL_DMA_Init(&hdma_i2c3_tx) != HAL_OK)
 80002c0:	4620      	mov	r0, r4
  
    hdma_i2c3_tx.Instance = DMA1_Stream4;
    hdma_i2c3_tx.Init.Channel = DMA_CHANNEL_3;
    hdma_i2c3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
    hdma_i2c3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_i2c3_tx.Init.MemInc = DMA_MINC_ENABLE;
 80002c2:	6122      	str	r2, [r4, #16]
    hdma_i2c3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_i2c3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80002c4:	61a3      	str	r3, [r4, #24]
    hdma_i2c3_tx.Init.Mode = DMA_NORMAL;
 80002c6:	61e3      	str	r3, [r4, #28]
    hdma_i2c3_tx.Init.Priority = DMA_PRIORITY_LOW;
 80002c8:	6223      	str	r3, [r4, #32]
    hdma_i2c3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80002ca:	6263      	str	r3, [r4, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c3_tx) != HAL_OK)
 80002cc:	f000 ff32 	bl	8001134 <HAL_DMA_Init>
 80002d0:	b108      	cbz	r0, 80002d6 <HAL_I2C_MspInit+0x92>
    {
      Error_Handler();
 80002d2:	f000 f9a3 	bl	800061c <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c3_tx);
 80002d6:	636c      	str	r4, [r5, #52]	; 0x34
 80002d8:	63a5      	str	r5, [r4, #56]	; 0x38
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 80002da:	b006      	add	sp, #24
 80002dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80002e0:	40005c00 	.word	0x40005c00
 80002e4:	40020800 	.word	0x40020800
 80002e8:	40020000 	.word	0x40020000
 80002ec:	40023800 	.word	0x40023800
 80002f0:	20000020 	.word	0x20000020
 80002f4:	40026070 	.word	0x40026070

080002f8 <SystemClock_Config>:
}

/** System Clock Configuration
*/
void SystemClock_Config(void)
{
 80002f8:	b510      	push	{r4, lr}
 80002fa:	b094      	sub	sp, #80	; 0x50

  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

  __HAL_RCC_PWR_CLK_ENABLE();
 80002fc:	2300      	movs	r3, #0
 80002fe:	4a27      	ldr	r2, [pc, #156]	; (800039c <SystemClock_Config+0xa4>)
 8000300:	9301      	str	r3, [sp, #4]
 8000302:	6c11      	ldr	r1, [r2, #64]	; 0x40
 8000304:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8000308:	6411      	str	r1, [r2, #64]	; 0x40
 800030a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800030c:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 8000310:	9201      	str	r2, [sp, #4]
 8000312:	9a01      	ldr	r2, [sp, #4]

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000314:	4a22      	ldr	r2, [pc, #136]	; (80003a0 <SystemClock_Config+0xa8>)
 8000316:	9302      	str	r3, [sp, #8]
 8000318:	6811      	ldr	r1, [r2, #0]
 800031a:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 800031e:	6011      	str	r1, [r2, #0]
 8000320:	6812      	ldr	r2, [r2, #0]

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = 16;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000322:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

  __HAL_RCC_PWR_CLK_ENABLE();

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000324:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = 16;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000328:	2308      	movs	r3, #8
  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

  __HAL_RCC_PWR_CLK_ENABLE();

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800032a:	9202      	str	r2, [sp, #8]
 800032c:	9a02      	ldr	r2, [sp, #8]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = 16;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLM = 8;
 800032e:	9310      	str	r3, [sp, #64]	; 0x40
  __HAL_RCC_PWR_CLK_ENABLE();

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000330:	2201      	movs	r2, #1
  RCC_OscInitStruct.HSICalibrationValue = 16;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLM = 8;
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000332:	23a8      	movs	r3, #168	; 0xa8

  __HAL_RCC_PWR_CLK_ENABLE();

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000334:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000336:	920b      	str	r2, [sp, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = 16;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLM = 8;
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000338:	9311      	str	r3, [sp, #68]	; 0x44

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = 16;
 800033a:	2210      	movs	r2, #16
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLM = 8;
  RCC_OscInitStruct.PLL.PLLN = 168;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800033c:	2307      	movs	r3, #7
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800033e:	a808      	add	r0, sp, #32

  __HAL_RCC_PWR_CLK_ENABLE();

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000340:	9408      	str	r4, [sp, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8000342:	920c      	str	r2, [sp, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000344:	940e      	str	r4, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLM = 8;
  RCC_OscInitStruct.PLL.PLLN = 168;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000346:	9412      	str	r4, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000348:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800034a:	f000 f969 	bl	8000620 <HAL_RCC_OscConfig>
 800034e:	b100      	cbz	r0, 8000352 <SystemClock_Config+0x5a>
 8000350:	e7fe      	b.n	8000350 <SystemClock_Config+0x58>
  {
    Error_Handler();
  }

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000352:	230f      	movs	r3, #15
 8000354:	9303      	str	r3, [sp, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000356:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
  }

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800035a:	9005      	str	r0, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800035c:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800035e:	2105      	movs	r1, #5
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000360:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000364:	a803      	add	r0, sp, #12
    Error_Handler();
  }

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000366:	9404      	str	r4, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000368:	9307      	str	r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800036a:	f000 faff 	bl	800096c <HAL_RCC_ClockConfig>
 800036e:	4604      	mov	r4, r0
 8000370:	b100      	cbz	r0, 8000374 <SystemClock_Config+0x7c>
 8000372:	e7fe      	b.n	8000372 <SystemClock_Config+0x7a>
  {
    Error_Handler();
  }

  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8000374:	f000 fbae 	bl	8000ad4 <HAL_RCC_GetHCLKFreq>
 8000378:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800037c:	fbb0 f0f3 	udiv	r0, r0, r3
 8000380:	f001 f89e 	bl	80014c0 <HAL_SYSTICK_Config>

  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8000384:	2004      	movs	r0, #4
 8000386:	f001 f8b1 	bl	80014ec <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800038a:	4622      	mov	r2, r4
 800038c:	4621      	mov	r1, r4
 800038e:	f04f 30ff 	mov.w	r0, #4294967295
 8000392:	f001 f855 	bl	8001440 <HAL_NVIC_SetPriority>
}
 8000396:	b014      	add	sp, #80	; 0x50
 8000398:	bd10      	pop	{r4, pc}
 800039a:	bf00      	nop
 800039c:	40023800 	.word	0x40023800
 80003a0:	40007000 	.word	0x40007000

080003a4 <main>:
/* USER CODE BEGIN 0 */

/* USER CODE END 0 */

int main(void)
{
 80003a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

  /* USER CODE BEGIN 1 */

	HAL_StatusTypeDef tx_status = HAL_ERROR;
	uint8_t tx_data[10] = {0, 1, 2, 3, 4, 5, 6, 7, 8, 9};
 80003a8:	4a91      	ldr	r2, [pc, #580]	; (80005f0 <main+0x24c>)
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80003aa:	4d92      	ldr	r5, [pc, #584]	; (80005f4 <main+0x250>)
{

  /* USER CODE BEGIN 1 */

	HAL_StatusTypeDef tx_status = HAL_ERROR;
	uint8_t tx_data[10] = {0, 1, 2, 3, 4, 5, 6, 7, 8, 9};
 80003ac:	6851      	ldr	r1, [r2, #4]
 80003ae:	6810      	ldr	r0, [r2, #0]
 80003b0:	8912      	ldrh	r2, [r2, #8]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80003b2:	f8df 9264 	ldr.w	r9, [pc, #612]	; 8000618 <main+0x274>
/* USER CODE BEGIN 0 */

/* USER CODE END 0 */

int main(void)
{
 80003b6:	b08f      	sub	sp, #60	; 0x3c

  /* USER CODE BEGIN 1 */

	HAL_StatusTypeDef tx_status = HAL_ERROR;
	uint8_t tx_data[10] = {0, 1, 2, 3, 4, 5, 6, 7, 8, 9};
 80003b8:	ab06      	add	r3, sp, #24
 80003ba:	c303      	stmia	r3!, {r0, r1}
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80003bc:	2400      	movs	r4, #0
{

  /* USER CODE BEGIN 1 */

	HAL_StatusTypeDef tx_status = HAL_ERROR;
	uint8_t tx_data[10] = {0, 1, 2, 3, 4, 5, 6, 7, 8, 9};
 80003be:	801a      	strh	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration----------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80003c0:	f001 f8ba 	bl	8001538 <HAL_Init>

  /* Configure the system clock */
  SystemClock_Config();
 80003c4:	f7ff ff98 	bl	80002f8 <SystemClock_Config>
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80003c8:	9400      	str	r4, [sp, #0]
 80003ca:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 80003cc:	488a      	ldr	r0, [pc, #552]	; (80005f8 <main+0x254>)
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80003ce:	f043 0310 	orr.w	r3, r3, #16
 80003d2:	632b      	str	r3, [r5, #48]	; 0x30
 80003d4:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80003d6:	f003 0310 	and.w	r3, r3, #16
 80003da:	9300      	str	r3, [sp, #0]
 80003dc:	9b00      	ldr	r3, [sp, #0]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80003de:	9401      	str	r4, [sp, #4]
 80003e0:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80003e2:	f043 0304 	orr.w	r3, r3, #4
 80003e6:	632b      	str	r3, [r5, #48]	; 0x30
 80003e8:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80003ea:	f003 0304 	and.w	r3, r3, #4
 80003ee:	9301      	str	r3, [sp, #4]
 80003f0:	9b01      	ldr	r3, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80003f2:	9402      	str	r4, [sp, #8]
 80003f4:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80003f6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80003fa:	632b      	str	r3, [r5, #48]	; 0x30
 80003fc:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80003fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000402:	9302      	str	r3, [sp, #8]
 8000404:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000406:	9403      	str	r4, [sp, #12]
 8000408:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 800040a:	f043 0301 	orr.w	r3, r3, #1
 800040e:	632b      	str	r3, [r5, #48]	; 0x30
 8000410:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8000412:	f003 0301 	and.w	r3, r3, #1
 8000416:	9303      	str	r3, [sp, #12]
 8000418:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800041a:	9404      	str	r4, [sp, #16]
 800041c:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 800041e:	f043 0302 	orr.w	r3, r3, #2
 8000422:	632b      	str	r3, [r5, #48]	; 0x30
 8000424:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8000426:	f003 0302 	and.w	r3, r3, #2
 800042a:	9304      	str	r3, [sp, #16]
 800042c:	9b04      	ldr	r3, [sp, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800042e:	9405      	str	r4, [sp, #20]
 8000430:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8000432:	f043 0308 	orr.w	r3, r3, #8
 8000436:	632b      	str	r3, [r5, #48]	; 0x30
 8000438:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 800043a:	f003 0308 	and.w	r3, r3, #8
 800043e:	9305      	str	r3, [sp, #20]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8000440:	4622      	mov	r2, r4
 8000442:	2108      	movs	r1, #8
  __HAL_RCC_GPIOE_CLK_ENABLE();
  __HAL_RCC_GPIOC_CLK_ENABLE();
  __HAL_RCC_GPIOH_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000444:	9b05      	ldr	r3, [sp, #20]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8000446:	f000 fe5b 	bl	8001100 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 800044a:	2201      	movs	r2, #1
 800044c:	4611      	mov	r1, r2
 800044e:	486b      	ldr	r0, [pc, #428]	; (80005fc <main+0x258>)
 8000450:	f000 fe56 	bl	8001100 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin 
 8000454:	4622      	mov	r2, r4
 8000456:	f24f 0110 	movw	r1, #61456	; 0xf010
 800045a:	4869      	ldr	r0, [pc, #420]	; (8000600 <main+0x25c>)
 800045c:	f000 fe50 	bl	8001100 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000460:	2701      	movs	r7, #1
  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin 
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8000462:	2608      	movs	r6, #8
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8000464:	a909      	add	r1, sp, #36	; 0x24
 8000466:	4864      	ldr	r0, [pc, #400]	; (80005f8 <main+0x254>)
  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin 
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8000468:	9609      	str	r6, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800046a:	970a      	str	r7, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800046c:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800046e:	940c      	str	r4, [sp, #48]	; 0x30
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8000470:	f000 fd66 	bl	8000f40 <HAL_GPIO_Init>
  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000474:	a909      	add	r1, sp, #36	; 0x24
 8000476:	4861      	ldr	r0, [pc, #388]	; (80005fc <main+0x258>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8000478:	9709      	str	r7, [sp, #36]	; 0x24
  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800047a:	f04f 0805 	mov.w	r8, #5
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800047e:	970a      	str	r7, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000480:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000482:	940c      	str	r4, [sp, #48]	; 0x30
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000484:	f000 fd5c 	bl	8000f40 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8000488:	9609      	str	r6, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 800048a:	a909      	add	r1, sp, #36	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800048c:	2602      	movs	r6, #2
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 800048e:	485b      	ldr	r0, [pc, #364]	; (80005fc <main+0x258>)
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000490:	960a      	str	r6, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000492:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000494:	940c      	str	r4, [sp, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000496:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 800049a:	f000 fd51 	bl	8000f40 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800049e:	a909      	add	r1, sp, #36	; 0x24
 80004a0:	4858      	ldr	r0, [pc, #352]	; (8000604 <main+0x260>)
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80004a2:	9709      	str	r7, [sp, #36]	; 0x24
  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80004a4:	f04f 0b06 	mov.w	fp, #6
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80004a8:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004ac:	940b      	str	r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80004ae:	f000 fd47 	bl	8000f40 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 80004b2:	2310      	movs	r3, #16
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004b4:	a909      	add	r1, sp, #36	; 0x24
 80004b6:	4853      	ldr	r0, [pc, #332]	; (8000604 <main+0x260>)
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 80004b8:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80004ba:	960a      	str	r6, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004bc:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004be:	940c      	str	r4, [sp, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80004c0:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004c4:	f000 fd3c 	bl	8000f40 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80004c8:	23e0      	movs	r3, #224	; 0xe0
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004ca:	a909      	add	r1, sp, #36	; 0x24
 80004cc:	484d      	ldr	r0, [pc, #308]	; (8000604 <main+0x260>)
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

  /*Configure GPIO pins : PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80004ce:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80004d0:	f04f 0a04 	mov.w	sl, #4
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

  /*Configure GPIO pins : PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80004d4:	960a      	str	r6, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004d6:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004d8:	940c      	str	r4, [sp, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80004da:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004de:	f000 fd2f 	bl	8000f40 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80004e2:	a909      	add	r1, sp, #36	; 0x24
 80004e4:	4848      	ldr	r0, [pc, #288]	; (8000608 <main+0x264>)
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80004e6:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80004ea:	940a      	str	r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004ec:	940b      	str	r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80004ee:	f000 fd27 	bl	8000f40 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 80004f2:	f44f 6380 	mov.w	r3, #1024	; 0x400
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 80004f6:	a909      	add	r1, sp, #36	; 0x24
 80004f8:	4843      	ldr	r0, [pc, #268]	; (8000608 <main+0x264>)
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 80004fa:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80004fc:	960a      	str	r6, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004fe:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000500:	940c      	str	r4, [sp, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000502:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8000506:	f000 fd1b 	bl	8000f40 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin 
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin 
 800050a:	f24f 0310 	movw	r3, #61456	; 0xf010
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800050e:	a909      	add	r1, sp, #36	; 0x24
 8000510:	483b      	ldr	r0, [pc, #236]	; (8000600 <main+0x25c>)
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin 
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin 
 8000512:	9309      	str	r3, [sp, #36]	; 0x24
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000514:	970a      	str	r7, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000516:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000518:	940c      	str	r4, [sp, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800051a:	f000 fd11 	bl	8000f40 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC7 I2S3_SCK_Pin PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|I2S3_SCK_Pin|GPIO_PIN_12;
 800051e:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000522:	a909      	add	r1, sp, #36	; 0x24
 8000524:	4835      	ldr	r0, [pc, #212]	; (80005fc <main+0x258>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);

  /*Configure GPIO pins : PC7 I2S3_SCK_Pin PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|I2S3_SCK_Pin|GPIO_PIN_12;
 8000526:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000528:	960a      	str	r6, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800052a:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800052c:	940c      	str	r4, [sp, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800052e:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000532:	f000 fd05 	bl	8000f40 <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_FS_Pin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8000536:	f44f 7300 	mov.w	r3, #512	; 0x200
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800053a:	a909      	add	r1, sp, #36	; 0x24
 800053c:	4831      	ldr	r0, [pc, #196]	; (8000604 <main+0x260>)
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);

  /*Configure GPIO pin : VBUS_FS_Pin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800053e:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000540:	940a      	str	r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000542:	940b      	str	r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8000544:	f000 fcfc 	bl	8000f40 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_ID_Pin OTG_FS_DM_Pin OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8000548:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800054c:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800054e:	a909      	add	r1, sp, #36	; 0x24
  /*Configure GPIO pins : OTG_FS_ID_Pin OTG_FS_DM_Pin OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000550:	230a      	movs	r3, #10
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000552:	482c      	ldr	r0, [pc, #176]	; (8000604 <main+0x260>)
  /*Configure GPIO pins : OTG_FS_ID_Pin OTG_FS_DM_Pin OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000554:	930d      	str	r3, [sp, #52]	; 0x34
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pins : OTG_FS_ID_Pin OTG_FS_DM_Pin OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000556:	960a      	str	r6, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000558:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800055a:	940c      	str	r4, [sp, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800055c:	f000 fcf0 	bl	8000f40 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000560:	2320      	movs	r3, #32
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000562:	a909      	add	r1, sp, #36	; 0x24
 8000564:	4826      	ldr	r0, [pc, #152]	; (8000600 <main+0x25c>)
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000566:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000568:	940a      	str	r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800056a:	940b      	str	r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800056c:	f000 fce8 	bl	8000f40 <HAL_GPIO_Init>

  /*Configure GPIO pins : Audio_SCL_Pin Audio_SDA_Pin */
  GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000570:	f44f 7310 	mov.w	r3, #576	; 0x240
 8000574:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000576:	a909      	add	r1, sp, #36	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pins : Audio_SCL_Pin Audio_SDA_Pin */
  GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000578:	2312      	movs	r3, #18
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800057a:	4823      	ldr	r0, [pc, #140]	; (8000608 <main+0x264>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pins : Audio_SCL_Pin Audio_SDA_Pin */
  GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800057c:	930a      	str	r3, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800057e:	970b      	str	r7, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000580:	940c      	str	r4, [sp, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000582:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000586:	f000 fcdb 	bl	8000f40 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 800058a:	a909      	add	r1, sp, #36	; 0x24
 800058c:	481a      	ldr	r0, [pc, #104]	; (80005f8 <main+0x254>)
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 800058e:	9609      	str	r6, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000590:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000594:	940b      	str	r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8000596:	f000 fcd3 	bl	8000f40 <HAL_GPIO_Init>
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800059a:	9409      	str	r4, [sp, #36]	; 0x24
 800059c:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 800059e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80005a2:	632b      	str	r3, [r5, #48]	; 0x30
 80005a4:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80005a6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000

  /* DMA interrupt init */
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 80005aa:	4622      	mov	r2, r4
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80005ac:	9309      	str	r3, [sp, #36]	; 0x24

  /* DMA interrupt init */
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 80005ae:	4621      	mov	r1, r4
 80005b0:	200f      	movs	r0, #15
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80005b2:	9b09      	ldr	r3, [sp, #36]	; 0x24

  /* DMA interrupt init */
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 80005b4:	f000 ff44 	bl	8001440 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 80005b8:	200f      	movs	r0, #15
 80005ba:	f000 ff75 	bl	80014a8 <HAL_NVIC_EnableIRQ>

/* I2C3 init function */
static void MX_I2C3_Init(void)
{

  hi2c3.Instance = I2C3;
 80005be:	4813      	ldr	r0, [pc, #76]	; (800060c <main+0x268>)
  hi2c3.Init.ClockSpeed = 100000;
 80005c0:	4b13      	ldr	r3, [pc, #76]	; (8000610 <main+0x26c>)
 80005c2:	4a14      	ldr	r2, [pc, #80]	; (8000614 <main+0x270>)
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80005c4:	6084      	str	r4, [r0, #8]
/* I2C3 init function */
static void MX_I2C3_Init(void)
{

  hi2c3.Instance = I2C3;
  hi2c3.Init.ClockSpeed = 100000;
 80005c6:	e880 000c 	stmia.w	r0, {r2, r3}
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
  hi2c3.Init.OwnAddress1 = 0;
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80005ca:	f44f 4380 	mov.w	r3, #16384	; 0x4000
{

  hi2c3.Instance = I2C3;
  hi2c3.Init.ClockSpeed = 100000;
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
  hi2c3.Init.OwnAddress1 = 0;
 80005ce:	60c4      	str	r4, [r0, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80005d0:	6103      	str	r3, [r0, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80005d2:	6144      	str	r4, [r0, #20]
  hi2c3.Init.OwnAddress2 = 0;
 80005d4:	6184      	str	r4, [r0, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80005d6:	61c4      	str	r4, [r0, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80005d8:	6204      	str	r4, [r0, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80005da:	f000 fb53 	bl	8000c84 <HAL_I2C_Init>
 80005de:	b100      	cbz	r0, 80005e2 <main+0x23e>
 80005e0:	e7fe      	b.n	80005e0 <main+0x23c>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  tx_status = HAL_I2C_Master_Transmit_DMA(&hi2c3, slave_address, tx_data, 10);
 80005e2:	230a      	movs	r3, #10
 80005e4:	aa06      	add	r2, sp, #24
 80005e6:	2133      	movs	r1, #51	; 0x33
 80005e8:	4808      	ldr	r0, [pc, #32]	; (800060c <main+0x268>)
 80005ea:	f000 fbb9 	bl	8000d60 <HAL_I2C_Master_Transmit_DMA>
 80005ee:	e7f8      	b.n	80005e2 <main+0x23e>
 80005f0:	0800168c 	.word	0x0800168c
 80005f4:	40023800 	.word	0x40023800
 80005f8:	40021000 	.word	0x40021000
 80005fc:	40020800 	.word	0x40020800
 8000600:	40020c00 	.word	0x40020c00
 8000604:	40020000 	.word	0x40020000
 8000608:	40020400 	.word	0x40020400
 800060c:	20000080 	.word	0x20000080
 8000610:	000186a0 	.word	0x000186a0
 8000614:	40005c00 	.word	0x40005c00
 8000618:	10120000 	.word	0x10120000

0800061c <Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
void Error_Handler(void)
{
 800061c:	e7fe      	b.n	800061c <Error_Handler>
	...

08000620 <HAL_RCC_OscConfig>:
 uint32_t tickstart = 0U;  
 
  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000620:	6803      	ldr	r3, [r0, #0]
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000622:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8000626:	4604      	mov	r4, r0
 uint32_t tickstart = 0U;  
 
  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000628:	07d8      	lsls	r0, r3, #31
 800062a:	d403      	bmi.n	8000634 <HAL_RCC_OscConfig+0x14>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800062c:	6823      	ldr	r3, [r4, #0]
 800062e:	0799      	lsls	r1, r3, #30
 8000630:	d437      	bmi.n	80006a2 <HAL_RCC_OscConfig+0x82>
 8000632:	e087      	b.n	8000744 <HAL_RCC_OscConfig+0x124>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000634:	4ba7      	ldr	r3, [pc, #668]	; (80008d4 <HAL_RCC_OscConfig+0x2b4>)
 8000636:	689a      	ldr	r2, [r3, #8]
 8000638:	f002 020c 	and.w	r2, r2, #12
 800063c:	2a04      	cmp	r2, #4
 800063e:	d007      	beq.n	8000650 <HAL_RCC_OscConfig+0x30>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000640:	689a      	ldr	r2, [r3, #8]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000642:	f002 020c 	and.w	r2, r2, #12
 8000646:	2a08      	cmp	r2, #8
 8000648:	d10b      	bne.n	8000662 <HAL_RCC_OscConfig+0x42>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800064a:	685b      	ldr	r3, [r3, #4]
 800064c:	025a      	lsls	r2, r3, #9
 800064e:	d508      	bpl.n	8000662 <HAL_RCC_OscConfig+0x42>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000650:	4ba0      	ldr	r3, [pc, #640]	; (80008d4 <HAL_RCC_OscConfig+0x2b4>)
 8000652:	681b      	ldr	r3, [r3, #0]
 8000654:	039b      	lsls	r3, r3, #14
 8000656:	d5e9      	bpl.n	800062c <HAL_RCC_OscConfig+0xc>
 8000658:	6863      	ldr	r3, [r4, #4]
 800065a:	2b00      	cmp	r3, #0
 800065c:	d1e6      	bne.n	800062c <HAL_RCC_OscConfig+0xc>
      {
        return HAL_ERROR;
 800065e:	2001      	movs	r0, #1
 8000660:	e134      	b.n	80008cc <HAL_RCC_OscConfig+0x2ac>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000662:	4b9d      	ldr	r3, [pc, #628]	; (80008d8 <HAL_RCC_OscConfig+0x2b8>)
 8000664:	7922      	ldrb	r2, [r4, #4]
 8000666:	701a      	strb	r2, [r3, #0]
      
      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000668:	6863      	ldr	r3, [r4, #4]
 800066a:	b16b      	cbz	r3, 8000688 <HAL_RCC_OscConfig+0x68>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800066c:	f000 ff86 	bl	800157c <HAL_GetTick>
      
        /* Wait till HSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000670:	4d98      	ldr	r5, [pc, #608]	; (80008d4 <HAL_RCC_OscConfig+0x2b4>)
      
      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000672:	4606      	mov	r6, r0
      
        /* Wait till HSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000674:	682b      	ldr	r3, [r5, #0]
 8000676:	039f      	lsls	r7, r3, #14
 8000678:	d4d8      	bmi.n	800062c <HAL_RCC_OscConfig+0xc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800067a:	f000 ff7f 	bl	800157c <HAL_GetTick>
 800067e:	1b80      	subs	r0, r0, r6
 8000680:	2864      	cmp	r0, #100	; 0x64
 8000682:	d9f7      	bls.n	8000674 <HAL_RCC_OscConfig+0x54>
          {
            return HAL_TIMEOUT;
 8000684:	2003      	movs	r0, #3
 8000686:	e121      	b.n	80008cc <HAL_RCC_OscConfig+0x2ac>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000688:	f000 ff78 	bl	800157c <HAL_GetTick>

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800068c:	4d91      	ldr	r5, [pc, #580]	; (80008d4 <HAL_RCC_OscConfig+0x2b4>)
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800068e:	4606      	mov	r6, r0

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000690:	682b      	ldr	r3, [r5, #0]
 8000692:	0398      	lsls	r0, r3, #14
 8000694:	d5ca      	bpl.n	800062c <HAL_RCC_OscConfig+0xc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000696:	f000 ff71 	bl	800157c <HAL_GetTick>
 800069a:	1b80      	subs	r0, r0, r6
 800069c:	2864      	cmp	r0, #100	; 0x64
 800069e:	d9f7      	bls.n	8000690 <HAL_RCC_OscConfig+0x70>
 80006a0:	e7f0      	b.n	8000684 <HAL_RCC_OscConfig+0x64>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80006a2:	4b8c      	ldr	r3, [pc, #560]	; (80008d4 <HAL_RCC_OscConfig+0x2b4>)
 80006a4:	689a      	ldr	r2, [r3, #8]
 80006a6:	f012 0f0c 	tst.w	r2, #12
 80006aa:	d007      	beq.n	80006bc <HAL_RCC_OscConfig+0x9c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80006ac:	689a      	ldr	r2, [r3, #8]
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80006ae:	f002 020c 	and.w	r2, r2, #12
 80006b2:	2a08      	cmp	r2, #8
 80006b4:	d117      	bne.n	80006e6 <HAL_RCC_OscConfig+0xc6>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80006b6:	685b      	ldr	r3, [r3, #4]
 80006b8:	0259      	lsls	r1, r3, #9
 80006ba:	d414      	bmi.n	80006e6 <HAL_RCC_OscConfig+0xc6>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80006bc:	4b85      	ldr	r3, [pc, #532]	; (80008d4 <HAL_RCC_OscConfig+0x2b4>)
 80006be:	681a      	ldr	r2, [r3, #0]
 80006c0:	0792      	lsls	r2, r2, #30
 80006c2:	d502      	bpl.n	80006ca <HAL_RCC_OscConfig+0xaa>
 80006c4:	68e2      	ldr	r2, [r4, #12]
 80006c6:	2a01      	cmp	r2, #1
 80006c8:	d1c9      	bne.n	800065e <HAL_RCC_OscConfig+0x3e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80006ca:	681a      	ldr	r2, [r3, #0]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80006cc:	21f8      	movs	r1, #248	; 0xf8
 80006ce:	fa91 f1a1 	rbit	r1, r1
 80006d2:	6920      	ldr	r0, [r4, #16]
 80006d4:	fab1 f181 	clz	r1, r1
 80006d8:	fa00 f101 	lsl.w	r1, r0, r1
 80006dc:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 80006e0:	430a      	orrs	r2, r1
 80006e2:	601a      	str	r2, [r3, #0]
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80006e4:	e02e      	b.n	8000744 <HAL_RCC_OscConfig+0x124>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80006e6:	68e2      	ldr	r2, [r4, #12]
 80006e8:	4b7c      	ldr	r3, [pc, #496]	; (80008dc <HAL_RCC_OscConfig+0x2bc>)
 80006ea:	b1ea      	cbz	r2, 8000728 <HAL_RCC_OscConfig+0x108>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80006ec:	2201      	movs	r2, #1
 80006ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80006f0:	f000 ff44 	bl	800157c <HAL_GetTick>

        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80006f4:	4d77      	ldr	r5, [pc, #476]	; (80008d4 <HAL_RCC_OscConfig+0x2b4>)
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80006f6:	4606      	mov	r6, r0

        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80006f8:	682b      	ldr	r3, [r5, #0]
 80006fa:	4876      	ldr	r0, [pc, #472]	; (80008d4 <HAL_RCC_OscConfig+0x2b4>)
 80006fc:	079b      	lsls	r3, r3, #30
 80006fe:	d405      	bmi.n	800070c <HAL_RCC_OscConfig+0xec>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000700:	f000 ff3c 	bl	800157c <HAL_GetTick>
 8000704:	1b80      	subs	r0, r0, r6
 8000706:	2802      	cmp	r0, #2
 8000708:	d9f6      	bls.n	80006f8 <HAL_RCC_OscConfig+0xd8>
 800070a:	e7bb      	b.n	8000684 <HAL_RCC_OscConfig+0x64>
            return HAL_TIMEOUT;
          }       
        } 
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800070c:	6803      	ldr	r3, [r0, #0]
 800070e:	22f8      	movs	r2, #248	; 0xf8
 8000710:	fa92 f2a2 	rbit	r2, r2
 8000714:	6921      	ldr	r1, [r4, #16]
 8000716:	fab2 f282 	clz	r2, r2
 800071a:	fa01 f202 	lsl.w	r2, r1, r2
 800071e:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000722:	4313      	orrs	r3, r2
 8000724:	6003      	str	r3, [r0, #0]
 8000726:	e00d      	b.n	8000744 <HAL_RCC_OscConfig+0x124>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000728:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800072a:	f000 ff27 	bl	800157c <HAL_GetTick>
      
        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800072e:	4d69      	ldr	r5, [pc, #420]	; (80008d4 <HAL_RCC_OscConfig+0x2b4>)
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000730:	4606      	mov	r6, r0
      
        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000732:	682b      	ldr	r3, [r5, #0]
 8000734:	079f      	lsls	r7, r3, #30
 8000736:	d505      	bpl.n	8000744 <HAL_RCC_OscConfig+0x124>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000738:	f000 ff20 	bl	800157c <HAL_GetTick>
 800073c:	1b80      	subs	r0, r0, r6
 800073e:	2802      	cmp	r0, #2
 8000740:	d9f7      	bls.n	8000732 <HAL_RCC_OscConfig+0x112>
 8000742:	e79f      	b.n	8000684 <HAL_RCC_OscConfig+0x64>
        } 
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000744:	6823      	ldr	r3, [r4, #0]
 8000746:	071e      	lsls	r6, r3, #28
 8000748:	d403      	bmi.n	8000752 <HAL_RCC_OscConfig+0x132>
        }       
      } 
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800074a:	6823      	ldr	r3, [r4, #0]
 800074c:	075d      	lsls	r5, r3, #29
 800074e:	d545      	bpl.n	80007dc <HAL_RCC_OscConfig+0x1bc>
 8000750:	e01f      	b.n	8000792 <HAL_RCC_OscConfig+0x172>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8000752:	6962      	ldr	r2, [r4, #20]
 8000754:	4b62      	ldr	r3, [pc, #392]	; (80008e0 <HAL_RCC_OscConfig+0x2c0>)
 8000756:	b172      	cbz	r2, 8000776 <HAL_RCC_OscConfig+0x156>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000758:	2201      	movs	r2, #1
 800075a:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800075c:	f000 ff0e 	bl	800157c <HAL_GetTick>
      
      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000760:	4d5c      	ldr	r5, [pc, #368]	; (80008d4 <HAL_RCC_OscConfig+0x2b4>)
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000762:	4606      	mov	r6, r0
      
      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000764:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000766:	0798      	lsls	r0, r3, #30
 8000768:	d4ef      	bmi.n	800074a <HAL_RCC_OscConfig+0x12a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800076a:	f000 ff07 	bl	800157c <HAL_GetTick>
 800076e:	1b80      	subs	r0, r0, r6
 8000770:	2802      	cmp	r0, #2
 8000772:	d9f7      	bls.n	8000764 <HAL_RCC_OscConfig+0x144>
 8000774:	e786      	b.n	8000684 <HAL_RCC_OscConfig+0x64>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000776:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000778:	f000 ff00 	bl	800157c <HAL_GetTick>
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800077c:	4d55      	ldr	r5, [pc, #340]	; (80008d4 <HAL_RCC_OscConfig+0x2b4>)
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800077e:	4606      	mov	r6, r0
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000780:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000782:	0799      	lsls	r1, r3, #30
 8000784:	d5e1      	bpl.n	800074a <HAL_RCC_OscConfig+0x12a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000786:	f000 fef9 	bl	800157c <HAL_GetTick>
 800078a:	1b80      	subs	r0, r0, r6
 800078c:	2802      	cmp	r0, #2
 800078e:	d9f7      	bls.n	8000780 <HAL_RCC_OscConfig+0x160>
 8000790:	e778      	b.n	8000684 <HAL_RCC_OscConfig+0x64>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
    
    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8000792:	2300      	movs	r3, #0
 8000794:	9301      	str	r3, [sp, #4]
 8000796:	4b4f      	ldr	r3, [pc, #316]	; (80008d4 <HAL_RCC_OscConfig+0x2b4>)
    
    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8000798:	4d52      	ldr	r5, [pc, #328]	; (80008e4 <HAL_RCC_OscConfig+0x2c4>)
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
    
    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800079a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800079c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80007a0:	641a      	str	r2, [r3, #64]	; 0x40
 80007a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007a4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007a8:	9301      	str	r3, [sp, #4]
 80007aa:	9b01      	ldr	r3, [sp, #4]
    
    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80007ac:	682b      	ldr	r3, [r5, #0]
 80007ae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80007b2:	602b      	str	r3, [r5, #0]
    
    /* Wait for Backup domain Write protection enable */
    tickstart = HAL_GetTick();
 80007b4:	f000 fee2 	bl	800157c <HAL_GetTick>
 80007b8:	4606      	mov	r6, r0
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80007ba:	682b      	ldr	r3, [r5, #0]
 80007bc:	05da      	lsls	r2, r3, #23
 80007be:	d510      	bpl.n	80007e2 <HAL_RCC_OscConfig+0x1c2>
        return HAL_TIMEOUT;
      }      
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80007c0:	4b49      	ldr	r3, [pc, #292]	; (80008e8 <HAL_RCC_OscConfig+0x2c8>)
 80007c2:	7a22      	ldrb	r2, [r4, #8]
 80007c4:	701a      	strb	r2, [r3, #0]
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80007c6:	68a3      	ldr	r3, [r4, #8]
 80007c8:	b1bb      	cbz	r3, 80007fa <HAL_RCC_OscConfig+0x1da>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80007ca:	f000 fed7 	bl	800157c <HAL_GetTick>
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80007ce:	4d41      	ldr	r5, [pc, #260]	; (80008d4 <HAL_RCC_OscConfig+0x2b4>)
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80007d0:	4606      	mov	r6, r0
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80007d2:	f241 3788 	movw	r7, #5000	; 0x1388
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80007d6:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80007d8:	079b      	lsls	r3, r3, #30
 80007da:	d508      	bpl.n	80007ee <HAL_RCC_OscConfig+0x1ce>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80007dc:	69a2      	ldr	r2, [r4, #24]
 80007de:	b9da      	cbnz	r2, 8000818 <HAL_RCC_OscConfig+0x1f8>
 80007e0:	e059      	b.n	8000896 <HAL_RCC_OscConfig+0x276>
    /* Wait for Backup domain Write protection enable */
    tickstart = HAL_GetTick();
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80007e2:	f000 fecb 	bl	800157c <HAL_GetTick>
 80007e6:	1b80      	subs	r0, r0, r6
 80007e8:	2802      	cmp	r0, #2
 80007ea:	d9e6      	bls.n	80007ba <HAL_RCC_OscConfig+0x19a>
 80007ec:	e74a      	b.n	8000684 <HAL_RCC_OscConfig+0x64>
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80007ee:	f000 fec5 	bl	800157c <HAL_GetTick>
 80007f2:	1b80      	subs	r0, r0, r6
 80007f4:	42b8      	cmp	r0, r7
 80007f6:	d9ee      	bls.n	80007d6 <HAL_RCC_OscConfig+0x1b6>
 80007f8:	e744      	b.n	8000684 <HAL_RCC_OscConfig+0x64>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80007fa:	f000 febf 	bl	800157c <HAL_GetTick>
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80007fe:	4d35      	ldr	r5, [pc, #212]	; (80008d4 <HAL_RCC_OscConfig+0x2b4>)
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000800:	4606      	mov	r6, r0
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000802:	f241 3788 	movw	r7, #5000	; 0x1388
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000806:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000808:	0798      	lsls	r0, r3, #30
 800080a:	d5e7      	bpl.n	80007dc <HAL_RCC_OscConfig+0x1bc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800080c:	f000 feb6 	bl	800157c <HAL_GetTick>
 8000810:	1b80      	subs	r0, r0, r6
 8000812:	42b8      	cmp	r0, r7
 8000814:	d9f7      	bls.n	8000806 <HAL_RCC_OscConfig+0x1e6>
 8000816:	e735      	b.n	8000684 <HAL_RCC_OscConfig+0x64>
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8000818:	4d2e      	ldr	r5, [pc, #184]	; (80008d4 <HAL_RCC_OscConfig+0x2b4>)
 800081a:	68ab      	ldr	r3, [r5, #8]
 800081c:	f003 030c 	and.w	r3, r3, #12
 8000820:	2b08      	cmp	r3, #8
 8000822:	f43f af1c 	beq.w	800065e <HAL_RCC_OscConfig+0x3e>
 8000826:	4e31      	ldr	r6, [pc, #196]	; (80008ec <HAL_RCC_OscConfig+0x2cc>)
 8000828:	2300      	movs	r3, #0
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800082a:	2a02      	cmp	r2, #2
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800082c:	6033      	str	r3, [r6, #0]
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800082e:	d141      	bne.n	80008b4 <HAL_RCC_OscConfig+0x294>
      
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
        
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000830:	f000 fea4 	bl	800157c <HAL_GetTick>
 8000834:	4680      	mov	r8, r0
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000836:	682b      	ldr	r3, [r5, #0]
 8000838:	4f26      	ldr	r7, [pc, #152]	; (80008d4 <HAL_RCC_OscConfig+0x2b4>)
 800083a:	0199      	lsls	r1, r3, #6
 800083c:	d42d      	bmi.n	800089a <HAL_RCC_OscConfig+0x27a>
 800083e:	f647 72c0 	movw	r2, #32704	; 0x7fc0
 8000842:	fa92 f2a2 	rbit	r2, r2
 8000846:	f44f 3340 	mov.w	r3, #196608	; 0x30000
            return HAL_TIMEOUT;
          }
        }        

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800084a:	fab2 fe82 	clz	lr, r2
 800084e:	fa93 f3a3 	rbit	r3, r3
 8000852:	f04f 6270 	mov.w	r2, #251658240	; 0xf000000
 8000856:	fab3 f583 	clz	r5, r3
 800085a:	fa92 f2a2 	rbit	r2, r2
 800085e:	69e0      	ldr	r0, [r4, #28]
 8000860:	6a23      	ldr	r3, [r4, #32]
 8000862:	fab2 f182 	clz	r1, r2
 8000866:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000868:	4303      	orrs	r3, r0
 800086a:	fa02 f20e 	lsl.w	r2, r2, lr
 800086e:	ea43 0002 	orr.w	r0, r3, r2
 8000872:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000874:	085a      	lsrs	r2, r3, #1
 8000876:	3a01      	subs	r2, #1
 8000878:	fa02 f305 	lsl.w	r3, r2, r5
 800087c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800087e:	4303      	orrs	r3, r0
 8000880:	408a      	lsls	r2, r1
 8000882:	4313      	orrs	r3, r2
 8000884:	607b      	str	r3, [r7, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << POSITION_VAL(RCC_PLLCFGR_PLLN))             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << POSITION_VAL(RCC_PLLCFGR_PLLP)) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << POSITION_VAL(RCC_PLLCFGR_PLLQ))));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000886:	2301      	movs	r3, #1
 8000888:	6033      	str	r3, [r6, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800088a:	f000 fe77 	bl	800157c <HAL_GetTick>
 800088e:	4604      	mov	r4, r0
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000890:	683b      	ldr	r3, [r7, #0]
 8000892:	019a      	lsls	r2, r3, #6
 8000894:	d508      	bpl.n	80008a8 <HAL_RCC_OscConfig+0x288>
    else
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
 8000896:	2000      	movs	r0, #0
 8000898:	e018      	b.n	80008cc <HAL_RCC_OscConfig+0x2ac>
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800089a:	f000 fe6f 	bl	800157c <HAL_GetTick>
 800089e:	ebc8 0000 	rsb	r0, r8, r0
 80008a2:	2802      	cmp	r0, #2
 80008a4:	d9c7      	bls.n	8000836 <HAL_RCC_OscConfig+0x216>
 80008a6:	e6ed      	b.n	8000684 <HAL_RCC_OscConfig+0x64>
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80008a8:	f000 fe68 	bl	800157c <HAL_GetTick>
 80008ac:	1b00      	subs	r0, r0, r4
 80008ae:	2802      	cmp	r0, #2
 80008b0:	d9ee      	bls.n	8000890 <HAL_RCC_OscConfig+0x270>
 80008b2:	e6e7      	b.n	8000684 <HAL_RCC_OscConfig+0x64>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80008b4:	f000 fe62 	bl	800157c <HAL_GetTick>
 80008b8:	4604      	mov	r4, r0
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80008ba:	682b      	ldr	r3, [r5, #0]
 80008bc:	019b      	lsls	r3, r3, #6
 80008be:	d5ea      	bpl.n	8000896 <HAL_RCC_OscConfig+0x276>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80008c0:	f000 fe5c 	bl	800157c <HAL_GetTick>
 80008c4:	1b00      	subs	r0, r0, r4
 80008c6:	2802      	cmp	r0, #2
 80008c8:	d9f7      	bls.n	80008ba <HAL_RCC_OscConfig+0x29a>
 80008ca:	e6db      	b.n	8000684 <HAL_RCC_OscConfig+0x64>
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}
 80008cc:	b002      	add	sp, #8
 80008ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80008d2:	bf00      	nop
 80008d4:	40023800 	.word	0x40023800
 80008d8:	40023802 	.word	0x40023802
 80008dc:	42470000 	.word	0x42470000
 80008e0:	42470e80 	.word	0x42470e80
 80008e4:	40007000 	.word	0x40007000
 80008e8:	40023870 	.word	0x40023870
 80008ec:	42470060 	.word	0x42470060

080008f0 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80008f0:	491b      	ldr	r1, [pc, #108]	; (8000960 <HAL_RCC_GetSysClockFreq+0x70>)
 80008f2:	688b      	ldr	r3, [r1, #8]
 80008f4:	f003 030c 	and.w	r3, r3, #12
 80008f8:	2b04      	cmp	r3, #4
 80008fa:	d02c      	beq.n	8000956 <HAL_RCC_GetSysClockFreq+0x66>
 80008fc:	2b08      	cmp	r3, #8
 80008fe:	d12c      	bne.n	800095a <HAL_RCC_GetSysClockFreq+0x6a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000900:	6848      	ldr	r0, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000902:	684b      	ldr	r3, [r1, #4]
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000904:	f000 003f 	and.w	r0, r0, #63	; 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000908:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 800090c:	f647 72c0 	movw	r2, #32704	; 0x7fc0
      {
        /* HSE used as PLL clock source */
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 8000910:	684b      	ldr	r3, [r1, #4]
 8000912:	fa92 f2a2 	rbit	r2, r2
 8000916:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 800091a:	fab2 f282 	clz	r2, r2
 800091e:	ea01 0103 	and.w	r1, r1, r3
 8000922:	fa21 f102 	lsr.w	r1, r1, r2
 8000926:	bf14      	ite	ne
 8000928:	4a0e      	ldrne	r2, [pc, #56]	; (8000964 <HAL_RCC_GetSysClockFreq+0x74>)
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));    
 800092a:	4a0f      	ldreq	r2, [pc, #60]	; (8000968 <HAL_RCC_GetSysClockFreq+0x78>)
 800092c:	fbb2 f0f0 	udiv	r0, r2, r0
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> POSITION_VAL(RCC_PLLCFGR_PLLP)) + 1U) *2U);
 8000930:	4a0b      	ldr	r2, [pc, #44]	; (8000960 <HAL_RCC_GetSysClockFreq+0x70>)
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));    
 8000932:	fb00 f301 	mul.w	r3, r0, r1
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> POSITION_VAL(RCC_PLLCFGR_PLLP)) + 1U) *2U);
 8000936:	6852      	ldr	r2, [r2, #4]
 8000938:	f44f 3040 	mov.w	r0, #196608	; 0x30000
 800093c:	fa90 f0a0 	rbit	r0, r0
      
      sysclockfreq = pllvco/pllp;
 8000940:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));    
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> POSITION_VAL(RCC_PLLCFGR_PLLP)) + 1U) *2U);
 8000944:	fab0 f080 	clz	r0, r0
      
      sysclockfreq = pllvco/pllp;
 8000948:	fa22 f000 	lsr.w	r0, r2, r0
 800094c:	3001      	adds	r0, #1
 800094e:	0040      	lsls	r0, r0, #1
 8000950:	fbb3 f0f0 	udiv	r0, r3, r0
 8000954:	4770      	bx	lr
      sysclockfreq = HSI_VALUE;
       break;
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8000956:	4803      	ldr	r0, [pc, #12]	; (8000964 <HAL_RCC_GetSysClockFreq+0x74>)
 8000958:	4770      	bx	lr
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800095a:	4803      	ldr	r0, [pc, #12]	; (8000968 <HAL_RCC_GetSysClockFreq+0x78>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 800095c:	4770      	bx	lr
 800095e:	bf00      	nop
 8000960:	40023800 	.word	0x40023800
 8000964:	007a1200 	.word	0x007a1200
 8000968:	00f42400 	.word	0x00f42400

0800096c <HAL_RCC_ClockConfig>:
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
    must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) and the supply voltage of the device. */
  
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800096c:	4b55      	ldr	r3, [pc, #340]	; (8000ac4 <HAL_RCC_ClockConfig+0x158>)
 800096e:	681a      	ldr	r2, [r3, #0]
 8000970:	f002 020f 	and.w	r2, r2, #15
 8000974:	428a      	cmp	r2, r1
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000976:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800097a:	4605      	mov	r5, r0
 800097c:	460e      	mov	r6, r1
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
    must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) and the supply voltage of the device. */
  
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800097e:	d30a      	bcc.n	8000996 <HAL_RCC_ClockConfig+0x2a>
      return HAL_ERROR;
    }
  }
 
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000980:	6829      	ldr	r1, [r5, #0]
 8000982:	0788      	lsls	r0, r1, #30
 8000984:	d511      	bpl.n	80009aa <HAL_RCC_ClockConfig+0x3e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000986:	4850      	ldr	r0, [pc, #320]	; (8000ac8 <HAL_RCC_ClockConfig+0x15c>)
 8000988:	6883      	ldr	r3, [r0, #8]
 800098a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800098e:	68ab      	ldr	r3, [r5, #8]
 8000990:	4313      	orrs	r3, r2
 8000992:	6083      	str	r3, [r0, #8]
 8000994:	e009      	b.n	80009aa <HAL_RCC_ClockConfig+0x3e>
  
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000996:	b2ca      	uxtb	r2, r1
 8000998:	701a      	strb	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800099a:	681b      	ldr	r3, [r3, #0]
 800099c:	f003 030f 	and.w	r3, r3, #15
 80009a0:	4299      	cmp	r1, r3
 80009a2:	d0ed      	beq.n	8000980 <HAL_RCC_ClockConfig+0x14>
    {
      return HAL_ERROR;
 80009a4:	2001      	movs	r0, #1
 80009a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
  }
  
  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80009aa:	07c9      	lsls	r1, r1, #31
 80009ac:	d406      	bmi.n	80009bc <HAL_RCC_ClockConfig+0x50>
      }
    }
  }    
  
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 80009ae:	4b45      	ldr	r3, [pc, #276]	; (8000ac4 <HAL_RCC_ClockConfig+0x158>)
 80009b0:	681a      	ldr	r2, [r3, #0]
 80009b2:	f002 020f 	and.w	r2, r2, #15
 80009b6:	4296      	cmp	r6, r2
 80009b8:	d351      	bcc.n	8000a5e <HAL_RCC_ClockConfig+0xf2>
 80009ba:	e057      	b.n	8000a6c <HAL_RCC_ClockConfig+0x100>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80009bc:	686b      	ldr	r3, [r5, #4]
 80009be:	4a42      	ldr	r2, [pc, #264]	; (8000ac8 <HAL_RCC_ClockConfig+0x15c>)
 80009c0:	2b01      	cmp	r3, #1
 80009c2:	d103      	bne.n	80009cc <HAL_RCC_ClockConfig+0x60>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80009c4:	6812      	ldr	r2, [r2, #0]
 80009c6:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 80009ca:	e008      	b.n	80009de <HAL_RCC_ClockConfig+0x72>
      {
        return HAL_ERROR;
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   || 
 80009cc:	1e99      	subs	r1, r3, #2
 80009ce:	2901      	cmp	r1, #1
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80009d0:	6812      	ldr	r2, [r2, #0]
      {
        return HAL_ERROR;
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   || 
 80009d2:	d802      	bhi.n	80009da <HAL_RCC_ClockConfig+0x6e>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80009d4:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 80009d8:	e001      	b.n	80009de <HAL_RCC_ClockConfig+0x72>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80009da:	f012 0f02 	tst.w	r2, #2
 80009de:	d0e1      	beq.n	80009a4 <HAL_RCC_ClockConfig+0x38>
      {
        return HAL_ERROR;
      }
    }
    
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80009e0:	4c39      	ldr	r4, [pc, #228]	; (8000ac8 <HAL_RCC_ClockConfig+0x15c>)
 80009e2:	68a2      	ldr	r2, [r4, #8]
 80009e4:	f022 0203 	bic.w	r2, r2, #3
 80009e8:	4313      	orrs	r3, r2
 80009ea:	60a3      	str	r3, [r4, #8]
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80009ec:	f000 fdc6 	bl	800157c <HAL_GetTick>
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80009f0:	686b      	ldr	r3, [r5, #4]
 80009f2:	2b01      	cmp	r3, #1
      }
    }
    
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80009f4:	4607      	mov	r7, r0
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80009f6:	f241 3888 	movw	r8, #5000	; 0x1388
    
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80009fa:	d10c      	bne.n	8000a16 <HAL_RCC_ClockConfig+0xaa>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80009fc:	68a3      	ldr	r3, [r4, #8]
 80009fe:	f003 030c 	and.w	r3, r3, #12
 8000a02:	2b04      	cmp	r3, #4
 8000a04:	d0d3      	beq.n	80009ae <HAL_RCC_ClockConfig+0x42>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000a06:	f000 fdb9 	bl	800157c <HAL_GetTick>
 8000a0a:	1bc0      	subs	r0, r0, r7
 8000a0c:	4540      	cmp	r0, r8
 8000a0e:	d9f5      	bls.n	80009fc <HAL_RCC_ClockConfig+0x90>
        {
          return HAL_TIMEOUT;
 8000a10:	2003      	movs	r0, #3
 8000a12:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000a16:	2b02      	cmp	r3, #2
 8000a18:	d10a      	bne.n	8000a30 <HAL_RCC_ClockConfig+0xc4>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000a1a:	68a3      	ldr	r3, [r4, #8]
 8000a1c:	f003 030c 	and.w	r3, r3, #12
 8000a20:	2b08      	cmp	r3, #8
 8000a22:	d0c4      	beq.n	80009ae <HAL_RCC_ClockConfig+0x42>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000a24:	f000 fdaa 	bl	800157c <HAL_GetTick>
 8000a28:	1bc0      	subs	r0, r0, r7
 8000a2a:	4540      	cmp	r0, r8
 8000a2c:	d9f5      	bls.n	8000a1a <HAL_RCC_ClockConfig+0xae>
 8000a2e:	e7ef      	b.n	8000a10 <HAL_RCC_ClockConfig+0xa4>
        {
          return HAL_TIMEOUT;
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK)
 8000a30:	2b03      	cmp	r3, #3
 8000a32:	d10f      	bne.n	8000a54 <HAL_RCC_ClockConfig+0xe8>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLRCLK)
 8000a34:	68a3      	ldr	r3, [r4, #8]
 8000a36:	f003 030c 	and.w	r3, r3, #12
 8000a3a:	2b0c      	cmp	r3, #12
 8000a3c:	d0b7      	beq.n	80009ae <HAL_RCC_ClockConfig+0x42>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000a3e:	f000 fd9d 	bl	800157c <HAL_GetTick>
 8000a42:	1bc0      	subs	r0, r0, r7
 8000a44:	4540      	cmp	r0, r8
 8000a46:	d9f5      	bls.n	8000a34 <HAL_RCC_ClockConfig+0xc8>
 8000a48:	e7e2      	b.n	8000a10 <HAL_RCC_ClockConfig+0xa4>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000a4a:	f000 fd97 	bl	800157c <HAL_GetTick>
 8000a4e:	1bc0      	subs	r0, r0, r7
 8000a50:	4540      	cmp	r0, r8
 8000a52:	d8dd      	bhi.n	8000a10 <HAL_RCC_ClockConfig+0xa4>
        }
      }
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8000a54:	68a3      	ldr	r3, [r4, #8]
 8000a56:	f013 0f0c 	tst.w	r3, #12
 8000a5a:	d1f6      	bne.n	8000a4a <HAL_RCC_ClockConfig+0xde>
 8000a5c:	e7a7      	b.n	80009ae <HAL_RCC_ClockConfig+0x42>
  
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
  { 
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000a5e:	b2f2      	uxtb	r2, r6
 8000a60:	701a      	strb	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000a62:	681b      	ldr	r3, [r3, #0]
 8000a64:	f003 030f 	and.w	r3, r3, #15
 8000a68:	429e      	cmp	r6, r3
 8000a6a:	d19b      	bne.n	80009a4 <HAL_RCC_ClockConfig+0x38>
      return HAL_ERROR;
    }
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000a6c:	6829      	ldr	r1, [r5, #0]
 8000a6e:	074a      	lsls	r2, r1, #29
 8000a70:	d506      	bpl.n	8000a80 <HAL_RCC_ClockConfig+0x114>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000a72:	4815      	ldr	r0, [pc, #84]	; (8000ac8 <HAL_RCC_ClockConfig+0x15c>)
 8000a74:	6883      	ldr	r3, [r0, #8]
 8000a76:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8000a7a:	68eb      	ldr	r3, [r5, #12]
 8000a7c:	4313      	orrs	r3, r2
 8000a7e:	6083      	str	r3, [r0, #8]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000a80:	070b      	lsls	r3, r1, #28
 8000a82:	d507      	bpl.n	8000a94 <HAL_RCC_ClockConfig+0x128>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8000a84:	4a10      	ldr	r2, [pc, #64]	; (8000ac8 <HAL_RCC_ClockConfig+0x15c>)
 8000a86:	6929      	ldr	r1, [r5, #16]
 8000a88:	6893      	ldr	r3, [r2, #8]
 8000a8a:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8000a8e:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8000a92:	6093      	str	r3, [r2, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 8000a94:	f7ff ff2c 	bl	80008f0 <HAL_RCC_GetSysClockFreq>
 8000a98:	4b0b      	ldr	r3, [pc, #44]	; (8000ac8 <HAL_RCC_ClockConfig+0x15c>)
 8000a9a:	22f0      	movs	r2, #240	; 0xf0
 8000a9c:	689b      	ldr	r3, [r3, #8]
 8000a9e:	fa92 f2a2 	rbit	r2, r2
 8000aa2:	fab2 f282 	clz	r2, r2
 8000aa6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000aaa:	40d3      	lsrs	r3, r2
 8000aac:	4a07      	ldr	r2, [pc, #28]	; (8000acc <HAL_RCC_ClockConfig+0x160>)
 8000aae:	5cd3      	ldrb	r3, [r2, r3]
 8000ab0:	40d8      	lsrs	r0, r3
 8000ab2:	4b07      	ldr	r3, [pc, #28]	; (8000ad0 <HAL_RCC_ClockConfig+0x164>)
 8000ab4:	6018      	str	r0, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8000ab6:	2000      	movs	r0, #0
 8000ab8:	f000 fd2a 	bl	8001510 <HAL_InitTick>
  
  return HAL_OK;
 8000abc:	2000      	movs	r0, #0
}
 8000abe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000ac2:	bf00      	nop
 8000ac4:	40023c00 	.word	0x40023c00
 8000ac8:	40023800 	.word	0x40023800
 8000acc:	08001696 	.word	0x08001696
 8000ad0:	20000000 	.word	0x20000000

08000ad4 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8000ad4:	4b01      	ldr	r3, [pc, #4]	; (8000adc <HAL_RCC_GetHCLKFreq+0x8>)
 8000ad6:	6818      	ldr	r0, [r3, #0]
 8000ad8:	4770      	bx	lr
 8000ada:	bf00      	nop
 8000adc:	20000000 	.word	0x20000000

08000ae0 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{  
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 8000ae0:	4b08      	ldr	r3, [pc, #32]	; (8000b04 <HAL_RCC_GetPCLK1Freq+0x24>)
 8000ae2:	f44f 52e0 	mov.w	r2, #7168	; 0x1c00
 8000ae6:	689b      	ldr	r3, [r3, #8]
 8000ae8:	fa92 f2a2 	rbit	r2, r2
 8000aec:	fab2 f282 	clz	r2, r2
 8000af0:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8000af4:	40d3      	lsrs	r3, r2
 8000af6:	4a04      	ldr	r2, [pc, #16]	; (8000b08 <HAL_RCC_GetPCLK1Freq+0x28>)
 8000af8:	5cd3      	ldrb	r3, [r2, r3]
 8000afa:	4a04      	ldr	r2, [pc, #16]	; (8000b0c <HAL_RCC_GetPCLK1Freq+0x2c>)
 8000afc:	6810      	ldr	r0, [r2, #0]
}
 8000afe:	40d8      	lsrs	r0, r3
 8000b00:	4770      	bx	lr
 8000b02:	bf00      	nop
 8000b04:	40023800 	.word	0x40023800
 8000b08:	08001696 	.word	0x08001696
 8000b0c:	20000000 	.word	0x20000000

08000b10 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8000b10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8000b14:	9c08      	ldr	r4, [sp, #32]
 8000b16:	4605      	mov	r5, r0
 8000b18:	460e      	mov	r6, r1
 8000b1a:	4690      	mov	r8, r2
 8000b1c:	461f      	mov	r7, r3
  /* Wait until flag is set */
  while((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status) 
 8000b1e:	f3c1 4907 	ubfx	r9, r1, #16, #8
 8000b22:	682b      	ldr	r3, [r5, #0]
 8000b24:	f1b9 0f01 	cmp.w	r9, #1
 8000b28:	bf0c      	ite	eq
 8000b2a:	6958      	ldreq	r0, [r3, #20]
 8000b2c:	6998      	ldrne	r0, [r3, #24]
 8000b2e:	43c0      	mvns	r0, r0
 8000b30:	b280      	uxth	r0, r0
 8000b32:	4230      	tst	r0, r6
 8000b34:	bf0c      	ite	eq
 8000b36:	2301      	moveq	r3, #1
 8000b38:	2300      	movne	r3, #0
 8000b3a:	4543      	cmp	r3, r8
 8000b3c:	d112      	bne.n	8000b64 <I2C_WaitOnFlagUntilTimeout+0x54>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8000b3e:	1c7b      	adds	r3, r7, #1
 8000b40:	d0ef      	beq.n	8000b22 <I2C_WaitOnFlagUntilTimeout+0x12>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8000b42:	b94f      	cbnz	r7, 8000b58 <I2C_WaitOnFlagUntilTimeout+0x48>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 8000b44:	2300      	movs	r3, #0
        hi2c->State= HAL_I2C_STATE_READY;
 8000b46:	2220      	movs	r2, #32
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 8000b48:	632b      	str	r3, [r5, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
        
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8000b4a:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
      {
        hi2c->PreviousState = I2C_STATE_NONE;
        hi2c->State= HAL_I2C_STATE_READY;
 8000b4e:	f885 203d 	strb.w	r2, [r5, #61]	; 0x3d
        
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
        
        return HAL_TIMEOUT;
 8000b52:	2003      	movs	r0, #3
 8000b54:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  while((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status) 
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8000b58:	f000 fd10 	bl	800157c <HAL_GetTick>
 8000b5c:	1b00      	subs	r0, r0, r4
 8000b5e:	4287      	cmp	r7, r0
 8000b60:	d2df      	bcs.n	8000b22 <I2C_WaitOnFlagUntilTimeout+0x12>
 8000b62:	e7ef      	b.n	8000b44 <I2C_WaitOnFlagUntilTimeout+0x34>
        return HAL_TIMEOUT;
      }
    }
  }
  
  return HAL_OK;
 8000b64:	2000      	movs	r0, #0
}
 8000b66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08000b6a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8000b6a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8000b6e:	4604      	mov	r4, r0
 8000b70:	460e      	mov	r6, r1
 8000b72:	4617      	mov	r7, r2
 8000b74:	4699      	mov	r9, r3
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8000b76:	f3c1 4807 	ubfx	r8, r1, #16, #8
 8000b7a:	6825      	ldr	r5, [r4, #0]
 8000b7c:	f1b8 0f01 	cmp.w	r8, #1
 8000b80:	bf0c      	ite	eq
 8000b82:	6968      	ldreq	r0, [r5, #20]
 8000b84:	69a8      	ldrne	r0, [r5, #24]
 8000b86:	43c0      	mvns	r0, r0
 8000b88:	b280      	uxth	r0, r0
 8000b8a:	4230      	tst	r0, r6
 8000b8c:	bf14      	ite	ne
 8000b8e:	2001      	movne	r0, #1
 8000b90:	2000      	moveq	r0, #0
 8000b92:	b348      	cbz	r0, 8000be8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x7e>
  {
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8000b94:	696b      	ldr	r3, [r5, #20]
 8000b96:	055a      	lsls	r2, r3, #21
 8000b98:	d512      	bpl.n	8000bc0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x56>
    {
      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8000b9a:	682b      	ldr	r3, [r5, #0]
 8000b9c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000ba0:	602b      	str	r3, [r5, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8000ba2:	f46f 6380 	mvn.w	r3, #1024	; 0x400
 8000ba6:	616b      	str	r3, [r5, #20]

      hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8000ba8:	2304      	movs	r3, #4
 8000baa:	6423      	str	r3, [r4, #64]	; 0x40
      hi2c->PreviousState = I2C_STATE_NONE;
      hi2c->State= HAL_I2C_STATE_READY;
 8000bac:	2220      	movs	r2, #32

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);

      hi2c->ErrorCode = HAL_I2C_ERROR_AF;
      hi2c->PreviousState = I2C_STATE_NONE;
 8000bae:	2300      	movs	r3, #0
 8000bb0:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State= HAL_I2C_STATE_READY;

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8000bb2:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);

      hi2c->ErrorCode = HAL_I2C_ERROR_AF;
      hi2c->PreviousState = I2C_STATE_NONE;
      hi2c->State= HAL_I2C_STATE_READY;
 8000bb6:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
 8000bba:	2001      	movs	r0, #1
 8000bbc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    }

    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8000bc0:	1c7b      	adds	r3, r7, #1
 8000bc2:	d0da      	beq.n	8000b7a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8000bc4:	b94f      	cbnz	r7, 8000bda <I2C_WaitOnMasterAddressFlagUntilTimeout+0x70>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 8000bc6:	2300      	movs	r3, #0
        hi2c->State= HAL_I2C_STATE_READY;
 8000bc8:	2220      	movs	r2, #32
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 8000bca:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8000bcc:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
      {
        hi2c->PreviousState = I2C_STATE_NONE;
        hi2c->State= HAL_I2C_STATE_READY;
 8000bd0:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);

        return HAL_TIMEOUT;
 8000bd4:	2003      	movs	r0, #3
 8000bd6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    }

    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8000bda:	f000 fccf 	bl	800157c <HAL_GetTick>
 8000bde:	ebc9 0000 	rsb	r0, r9, r0
 8000be2:	4287      	cmp	r7, r0
 8000be4:	d2c9      	bcs.n	8000b7a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
 8000be6:	e7ee      	b.n	8000bc6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x5c>
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
}
 8000be8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08000bec <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8000bec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8000bee:	461f      	mov	r7, r3
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8000bf0:	6ac3      	ldr	r3, [r0, #44]	; 0x2c

  /* Generate Start condition if first transfer */
  if((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8000bf2:	2b04      	cmp	r3, #4
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8000bf4:	4604      	mov	r4, r0
 8000bf6:	460d      	mov	r5, r1
 8000bf8:	4616      	mov	r6, r2
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;

  /* Generate Start condition if first transfer */
  if((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8000bfa:	d007      	beq.n	8000c0c <I2C_MasterRequestWrite+0x20>
 8000bfc:	2b01      	cmp	r3, #1
 8000bfe:	d005      	beq.n	8000c0c <I2C_MasterRequestWrite+0x20>
 8000c00:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8000c04:	d002      	beq.n	8000c0c <I2C_MasterRequestWrite+0x20>
  {
    /* Generate Start */
    hi2c->Instance->CR1 |= I2C_CR1_START;
  }
  else if(hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8000c06:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8000c08:	2b12      	cmp	r3, #18
 8000c0a:	d104      	bne.n	8000c16 <I2C_MasterRequestWrite+0x2a>
  {
    /* Generate ReStart */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8000c0c:	6822      	ldr	r2, [r4, #0]
 8000c0e:	6813      	ldr	r3, [r2, #0]
 8000c10:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c14:	6013      	str	r3, [r2, #0]
  }

  /* Wait until SB flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8000c16:	9700      	str	r7, [sp, #0]
 8000c18:	4633      	mov	r3, r6
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8000c20:	4620      	mov	r0, r4
 8000c22:	f7ff ff75 	bl	8000b10 <I2C_WaitOnFlagUntilTimeout>
 8000c26:	b9d0      	cbnz	r0, 8000c5e <I2C_MasterRequestWrite+0x72>
  {
    return HAL_TIMEOUT;
  }

  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8000c28:	6923      	ldr	r3, [r4, #16]
 8000c2a:	6822      	ldr	r2, [r4, #0]
 8000c2c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8000c30:	d103      	bne.n	8000c3a <I2C_MasterRequestWrite+0x4e>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8000c32:	f005 05fe 	and.w	r5, r5, #254	; 0xfe
 8000c36:	6115      	str	r5, [r2, #16]
 8000c38:	e016      	b.n	8000c68 <I2C_MasterRequestWrite+0x7c>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8000c3a:	11eb      	asrs	r3, r5, #7
 8000c3c:	f003 0306 	and.w	r3, r3, #6
 8000c40:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
 8000c44:	6113      	str	r3, [r2, #16]

    /* Wait until ADD10 flag is set */
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8000c46:	490d      	ldr	r1, [pc, #52]	; (8000c7c <I2C_MasterRequestWrite+0x90>)
 8000c48:	463b      	mov	r3, r7
 8000c4a:	4632      	mov	r2, r6
 8000c4c:	4620      	mov	r0, r4
 8000c4e:	f7ff ff8c 	bl	8000b6a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8000c52:	b130      	cbz	r0, 8000c62 <I2C_MasterRequestWrite+0x76>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8000c54:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000c56:	2b04      	cmp	r3, #4
 8000c58:	d101      	bne.n	8000c5e <I2C_MasterRequestWrite+0x72>
      {
        return HAL_ERROR;
 8000c5a:	2001      	movs	r0, #1
 8000c5c:	e00c      	b.n	8000c78 <I2C_MasterRequestWrite+0x8c>
      }
      else
      {
        return HAL_TIMEOUT;
 8000c5e:	2003      	movs	r0, #3
 8000c60:	e00a      	b.n	8000c78 <I2C_MasterRequestWrite+0x8c>
      }
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8000c62:	6823      	ldr	r3, [r4, #0]
 8000c64:	b2ed      	uxtb	r5, r5
 8000c66:	611d      	str	r5, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8000c68:	463b      	mov	r3, r7
 8000c6a:	4632      	mov	r2, r6
 8000c6c:	4904      	ldr	r1, [pc, #16]	; (8000c80 <I2C_MasterRequestWrite+0x94>)
 8000c6e:	4620      	mov	r0, r4
 8000c70:	f7ff ff7b 	bl	8000b6a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8000c74:	2800      	cmp	r0, #0
 8000c76:	d1ed      	bne.n	8000c54 <I2C_MasterRequestWrite+0x68>
      return HAL_TIMEOUT;
    }
  }

  return HAL_OK;
}
 8000c78:	b003      	add	sp, #12
 8000c7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000c7c:	00010008 	.word	0x00010008
 8000c80:	00010002 	.word	0x00010002

08000c84 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8000c84:	b570      	push	{r4, r5, r6, lr}
  uint32_t freqrange = 0U;
  uint32_t pclk1 = 0U;

  /* Check the I2C handle allocation */
  if(hi2c == NULL)
 8000c86:	4604      	mov	r4, r0
 8000c88:	2800      	cmp	r0, #0
 8000c8a:	d063      	beq.n	8000d54 <HAL_I2C_Init+0xd0>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if(hi2c->State == HAL_I2C_STATE_RESET)
 8000c8c:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8000c90:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000c94:	b91b      	cbnz	r3, 8000c9e <HAL_I2C_Init+0x1a>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8000c96:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8000c9a:	f7ff fad3 	bl	8000244 <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8000c9e:	6822      	ldr	r2, [r4, #0]
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8000ca0:	4d2d      	ldr	r5, [pc, #180]	; (8000d58 <HAL_I2C_Init+0xd4>)
    hi2c->Lock = HAL_UNLOCKED;
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8000ca2:	2324      	movs	r3, #36	; 0x24
 8000ca4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8000ca8:	6813      	ldr	r3, [r2, #0]
 8000caa:	f023 0301 	bic.w	r3, r3, #1
 8000cae:	6013      	str	r3, [r2, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8000cb0:	f7ff ff16 	bl	8000ae0 <HAL_RCC_GetPCLK1Freq>
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8000cb4:	6863      	ldr	r3, [r4, #4]
  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;
 8000cb6:	6822      	ldr	r2, [r4, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8000cb8:	4928      	ldr	r1, [pc, #160]	; (8000d5c <HAL_I2C_Init+0xd8>)
 8000cba:	fbb0 f1f1 	udiv	r1, r0, r1
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8000cbe:	42ab      	cmp	r3, r5
 8000cc0:	462e      	mov	r6, r5
 8000cc2:	bf88      	it	hi
 8000cc4:	f44f 7596 	movhi.w	r5, #300	; 0x12c
  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;
 8000cc8:	6051      	str	r1, [r2, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8000cca:	bf82      	ittt	hi
 8000ccc:	4369      	mulhi	r1, r5
 8000cce:	f44f 757a 	movhi.w	r5, #1000	; 0x3e8
 8000cd2:	fbb1 f1f5 	udivhi	r1, r1, r5

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8000cd6:	42b3      	cmp	r3, r6
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8000cd8:	f101 0101 	add.w	r1, r1, #1
 8000cdc:	6211      	str	r1, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8000cde:	d808      	bhi.n	8000cf2 <HAL_I2C_Init+0x6e>
 8000ce0:	005b      	lsls	r3, r3, #1
 8000ce2:	fbb0 f0f3 	udiv	r0, r0, r3
 8000ce6:	f3c0 030b 	ubfx	r3, r0, #0, #12
 8000cea:	2b03      	cmp	r3, #3
 8000cec:	bf98      	it	ls
 8000cee:	2004      	movls	r0, #4
 8000cf0:	e016      	b.n	8000d20 <HAL_I2C_Init+0x9c>
 8000cf2:	68a1      	ldr	r1, [r4, #8]
 8000cf4:	b949      	cbnz	r1, 8000d0a <HAL_I2C_Init+0x86>
 8000cf6:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8000cfa:	fbb0 f0f3 	udiv	r0, r0, r3
 8000cfe:	f3c0 030b 	ubfx	r3, r0, #0, #12
 8000d02:	b163      	cbz	r3, 8000d1e <HAL_I2C_Init+0x9a>
 8000d04:	f440 4000 	orr.w	r0, r0, #32768	; 0x8000
 8000d08:	e00a      	b.n	8000d20 <HAL_I2C_Init+0x9c>
 8000d0a:	2119      	movs	r1, #25
 8000d0c:	434b      	muls	r3, r1
 8000d0e:	fbb0 f0f3 	udiv	r0, r0, r3
 8000d12:	f3c0 030b 	ubfx	r3, r0, #0, #12
 8000d16:	b113      	cbz	r3, 8000d1e <HAL_I2C_Init+0x9a>
 8000d18:	f440 4040 	orr.w	r0, r0, #49152	; 0xc000
 8000d1c:	e000      	b.n	8000d20 <HAL_I2C_Init+0x9c>
 8000d1e:	2001      	movs	r0, #1

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8000d20:	69e1      	ldr	r1, [r4, #28]
 8000d22:	6a23      	ldr	r3, [r4, #32]
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8000d24:	61d0      	str	r0, [r2, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8000d26:	430b      	orrs	r3, r1
 8000d28:	6013      	str	r3, [r2, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 8000d2a:	6921      	ldr	r1, [r4, #16]
 8000d2c:	68e3      	ldr	r3, [r4, #12]
 8000d2e:	430b      	orrs	r3, r1
 8000d30:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 8000d32:	6961      	ldr	r1, [r4, #20]
 8000d34:	69a3      	ldr	r3, [r4, #24]
 8000d36:	430b      	orrs	r3, r1
 8000d38:	60d3      	str	r3, [r2, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8000d3a:	6813      	ldr	r3, [r2, #0]
 8000d3c:	f043 0301 	orr.w	r3, r3, #1
 8000d40:	6013      	str	r3, [r2, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000d42:	2000      	movs	r0, #0
  hi2c->State = HAL_I2C_STATE_READY;
 8000d44:	2320      	movs	r3, #32
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000d46:	6420      	str	r0, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8000d48:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8000d4c:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000d4e:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e

  return HAL_OK;
 8000d52:	bd70      	pop	{r4, r5, r6, pc}
  uint32_t pclk1 = 0U;

  /* Check the I2C handle allocation */
  if(hi2c == NULL)
  {
    return HAL_ERROR;
 8000d54:	2001      	movs	r0, #1
  hi2c->State = HAL_I2C_STATE_READY;
  hi2c->PreviousState = I2C_STATE_NONE;
  hi2c->Mode = HAL_I2C_MODE_NONE;

  return HAL_OK;
}
 8000d56:	bd70      	pop	{r4, r5, r6, pc}
 8000d58:	000186a0 	.word	0x000186a0
 8000d5c:	000f4240 	.word	0x000f4240

08000d60 <HAL_I2C_Master_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 8000d60:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 8000d64:	4604      	mov	r4, r0
 8000d66:	461d      	mov	r5, r3
  uint32_t tickstart = 0x00U;

  __IO uint32_t count = 0U;
 8000d68:	2300      	movs	r3, #0
 8000d6a:	9301      	str	r3, [sp, #4]
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 8000d6c:	460e      	mov	r6, r1
 8000d6e:	4690      	mov	r8, r2
  uint32_t tickstart = 0x00U;

  __IO uint32_t count = 0U;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8000d70:	f000 fc04 	bl	800157c <HAL_GetTick>

  if(hi2c->State == HAL_I2C_STATE_READY)
 8000d74:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8000d78:	2b20      	cmp	r3, #32
  uint32_t tickstart = 0x00U;

  __IO uint32_t count = 0U;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8000d7a:	4607      	mov	r7, r0

  if(hi2c->State == HAL_I2C_STATE_READY)
 8000d7c:	d001      	beq.n	8000d82 <HAL_I2C_Master_Transmit_DMA+0x22>

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8000d7e:	2002      	movs	r0, #2
 8000d80:	e07b      	b.n	8000e7a <HAL_I2C_Master_Transmit_DMA+0x11a>
  tickstart = HAL_GetTick();

  if(hi2c->State == HAL_I2C_STATE_READY)
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock /25U /1000U);
 8000d82:	4b3f      	ldr	r3, [pc, #252]	; (8000e80 <HAL_I2C_Master_Transmit_DMA+0x120>)
 8000d84:	f246 12a8 	movw	r2, #25000	; 0x61a8
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	fbb3 f2f2 	udiv	r2, r3, r2
 8000d8e:	2319      	movs	r3, #25
 8000d90:	4353      	muls	r3, r2
 8000d92:	9301      	str	r3, [sp, #4]
    do
    {
      if(count-- == 0U)
 8000d94:	9b01      	ldr	r3, [sp, #4]
 8000d96:	1e5a      	subs	r2, r3, #1
 8000d98:	9201      	str	r2, [sp, #4]
 8000d9a:	b923      	cbnz	r3, 8000da6 <HAL_I2C_Master_Transmit_DMA+0x46>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
        hi2c->State= HAL_I2C_STATE_READY;
 8000d9c:	2220      	movs	r2, #32
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock /25U /1000U);
    do
    {
      if(count-- == 0U)
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 8000d9e:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 8000da0:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
 8000da4:	e03c      	b.n	8000e20 <HAL_I2C_Master_Transmit_DMA+0xc0>
        __HAL_UNLOCK(hi2c);

        return HAL_TIMEOUT; 
      }
    }
    while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8000da6:	6822      	ldr	r2, [r4, #0]
 8000da8:	6993      	ldr	r3, [r2, #24]
 8000daa:	f013 0302 	ands.w	r3, r3, #2
 8000dae:	d1f1      	bne.n	8000d94 <HAL_I2C_Master_Transmit_DMA+0x34>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8000db0:	f894 103c 	ldrb.w	r1, [r4, #60]	; 0x3c
 8000db4:	2901      	cmp	r1, #1
 8000db6:	d0e2      	beq.n	8000d7e <HAL_I2C_Master_Transmit_DMA+0x1e>

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8000db8:	6810      	ldr	r0, [r2, #0]
      }
    }
    while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8000dba:	2101      	movs	r1, #1
 8000dbc:	f884 103c 	strb.w	r1, [r4, #60]	; 0x3c

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8000dc0:	f420 6000 	bic.w	r0, r0, #2048	; 0x800

    hi2c->State = HAL_I2C_STATE_BUSY_TX;
 8000dc4:	2121      	movs	r1, #33	; 0x21

    /* Process Locked */
    __HAL_LOCK(hi2c);

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8000dc6:	6010      	str	r0, [r2, #0]

    hi2c->State = HAL_I2C_STATE_BUSY_TX;
 8000dc8:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_MASTER;
 8000dcc:	2110      	movs	r1, #16
 8000dce:	f884 103e 	strb.w	r1, [r4, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;

    hi2c->pBuffPtr = pData;
    hi2c->XferSize = Size;
    hi2c->XferCount = Size;
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8000dd2:	492c      	ldr	r1, [pc, #176]	; (8000e84 <HAL_I2C_Master_Transmit_DMA+0x124>)
    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;

    hi2c->State = HAL_I2C_STATE_BUSY_TX;
    hi2c->Mode = HAL_I2C_MODE_MASTER;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000dd4:	6423      	str	r3, [r4, #64]	; 0x40

    hi2c->pBuffPtr = pData;
 8000dd6:	f8c4 8024 	str.w	r8, [r4, #36]	; 0x24
    hi2c->XferSize = Size;
    hi2c->XferCount = Size;
 8000dda:	8565      	strh	r5, [r4, #42]	; 0x2a
    hi2c->State = HAL_I2C_STATE_BUSY_TX;
    hi2c->Mode = HAL_I2C_MODE_MASTER;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;

    hi2c->pBuffPtr = pData;
    hi2c->XferSize = Size;
 8000ddc:	8525      	strh	r5, [r4, #40]	; 0x28
    hi2c->XferCount = Size;
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8000dde:	62e1      	str	r1, [r4, #44]	; 0x2c

    if(hi2c->XferSize > 0U)
 8000de0:	2d00      	cmp	r5, #0
 8000de2:	d031      	beq.n	8000e48 <HAL_I2C_Master_Transmit_DMA+0xe8>
    {
      /* Set the I2C DMA transfer complete callback */
      hi2c->hdmatx->XferCpltCallback = I2C_DMAXferCplt;
 8000de4:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8000de6:	4928      	ldr	r1, [pc, #160]	; (8000e88 <HAL_I2C_Master_Transmit_DMA+0x128>)
 8000de8:	63c1      	str	r1, [r0, #60]	; 0x3c

      /* Set the DMA error callback */      
      hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 8000dea:	4928      	ldr	r1, [pc, #160]	; (8000e8c <HAL_I2C_Master_Transmit_DMA+0x12c>)
 8000dec:	64c1      	str	r1, [r0, #76]	; 0x4c

      /* Set the unused DMA callbacks to NULL */
      hi2c->hdmatx->XferHalfCpltCallback = NULL;
 8000dee:	6403      	str	r3, [r0, #64]	; 0x40
      hi2c->hdmatx->XferM1CpltCallback = NULL;
 8000df0:	6443      	str	r3, [r0, #68]	; 0x44
      hi2c->hdmatx->XferM1HalfCpltCallback = NULL;
 8000df2:	6483      	str	r3, [r0, #72]	; 0x48
      hi2c->hdmatx->XferAbortCallback = NULL;
 8000df4:	6503      	str	r3, [r0, #80]	; 0x50

      /* Enable the DMA Stream */
      HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->DR, Size);
 8000df6:	3210      	adds	r2, #16
 8000df8:	462b      	mov	r3, r5
 8000dfa:	4641      	mov	r1, r8
 8000dfc:	f000 fa10 	bl	8001220 <HAL_DMA_Start_IT>

      /* Send Slave Address */
      if(I2C_MasterRequestWrite(hi2c, DevAddress, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 8000e00:	463b      	mov	r3, r7
 8000e02:	2223      	movs	r2, #35	; 0x23
 8000e04:	4631      	mov	r1, r6
 8000e06:	4620      	mov	r0, r4
 8000e08:	f7ff fef0 	bl	8000bec <I2C_MasterRequestWrite>
 8000e0c:	b160      	cbz	r0, 8000e28 <HAL_I2C_Master_Transmit_DMA+0xc8>
      {
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8000e0e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000e10:	2b04      	cmp	r3, #4
        {
          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8000e12:	f04f 0300 	mov.w	r3, #0
      HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->DR, Size);

      /* Send Slave Address */
      if(I2C_MasterRequestWrite(hi2c, DevAddress, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
      {
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8000e16:	d103      	bne.n	8000e20 <HAL_I2C_Master_Transmit_DMA+0xc0>
        {
          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8000e18:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
          return HAL_ERROR;
 8000e1c:	2001      	movs	r0, #1
 8000e1e:	e02c      	b.n	8000e7a <HAL_I2C_Master_Transmit_DMA+0x11a>
        }
        else
        {
          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8000e20:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
          return HAL_TIMEOUT;
 8000e24:	2003      	movs	r0, #3
 8000e26:	e028      	b.n	8000e7a <HAL_I2C_Master_Transmit_DMA+0x11a>
        }
      }

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8000e28:	6823      	ldr	r3, [r4, #0]
 8000e2a:	9002      	str	r0, [sp, #8]
 8000e2c:	695a      	ldr	r2, [r3, #20]
 8000e2e:	9202      	str	r2, [sp, #8]
 8000e30:	699a      	ldr	r2, [r3, #24]
 8000e32:	9202      	str	r2, [sp, #8]
 8000e34:	9a02      	ldr	r2, [sp, #8]

      /* Enable ERR interrupt */
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_ERR);
 8000e36:	685a      	ldr	r2, [r3, #4]
 8000e38:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000e3c:	605a      	str	r2, [r3, #4]

      /* Enable DMA Request */
      hi2c->Instance->CR2 |= I2C_CR2_DMAEN;
 8000e3e:	685a      	ldr	r2, [r3, #4]
 8000e40:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8000e44:	605a      	str	r2, [r3, #4]
 8000e46:	e015      	b.n	8000e74 <HAL_I2C_Master_Transmit_DMA+0x114>
    }
    else
    {
      /* Send Slave Address */
      if(I2C_MasterRequestWrite(hi2c, DevAddress, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 8000e48:	463b      	mov	r3, r7
 8000e4a:	2223      	movs	r2, #35	; 0x23
 8000e4c:	4631      	mov	r1, r6
 8000e4e:	4620      	mov	r0, r4
 8000e50:	f7ff fecc 	bl	8000bec <I2C_MasterRequestWrite>
 8000e54:	2800      	cmp	r0, #0
 8000e56:	d1da      	bne.n	8000e0e <HAL_I2C_Master_Transmit_DMA+0xae>
          return HAL_TIMEOUT;
        }
      }

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8000e58:	6823      	ldr	r3, [r4, #0]
 8000e5a:	9503      	str	r5, [sp, #12]
 8000e5c:	695a      	ldr	r2, [r3, #20]
 8000e5e:	9203      	str	r2, [sp, #12]
 8000e60:	699a      	ldr	r2, [r3, #24]
 8000e62:	9203      	str	r2, [sp, #12]
 8000e64:	9a03      	ldr	r2, [sp, #12]

      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8000e66:	681a      	ldr	r2, [r3, #0]
 8000e68:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000e6c:	601a      	str	r2, [r3, #0]

      hi2c->State = HAL_I2C_STATE_READY;
 8000e6e:	2320      	movs	r3, #32
 8000e70:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    }
    
    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8000e74:	2000      	movs	r0, #0
 8000e76:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
  }
  else
  {
    return HAL_BUSY;
  }
}
 8000e7a:	b004      	add	sp, #16
 8000e7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000e80:	20000000 	.word	0x20000000
 8000e84:	ffff0000 	.word	0xffff0000
 8000e88:	08000ec1 	.word	0x08000ec1
 8000e8c:	08000e97 	.word	0x08000e97

08000e90 <HAL_I2C_MasterRxCpltCallback>:
 8000e90:	4770      	bx	lr

08000e92 <HAL_I2C_MemRxCpltCallback>:
 8000e92:	4770      	bx	lr

08000e94 <HAL_I2C_ErrorCallback>:
 8000e94:	4770      	bx	lr

08000e96 <I2C_DMAError>:
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
  I2C_HandleTypeDef* hi2c = (I2C_HandleTypeDef*)((DMA_HandleTypeDef*)hdma)->Parent;
 8000e96:	6b80      	ldr	r0, [r0, #56]	; 0x38

  /* Disable Acknowledge */
  hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8000e98:	6802      	ldr	r2, [r0, #0]
  * @brief  DMA I2C communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 8000e9a:	b508      	push	{r3, lr}
  I2C_HandleTypeDef* hi2c = (I2C_HandleTypeDef*)((DMA_HandleTypeDef*)hdma)->Parent;

  /* Disable Acknowledge */
  hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8000e9c:	6813      	ldr	r3, [r2, #0]
 8000e9e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000ea2:	6013      	str	r3, [r2, #0]

  hi2c->XferCount = 0U;
 8000ea4:	2300      	movs	r3, #0

  hi2c->State = HAL_I2C_STATE_READY;
 8000ea6:	2220      	movs	r2, #32
  I2C_HandleTypeDef* hi2c = (I2C_HandleTypeDef*)((DMA_HandleTypeDef*)hdma)->Parent;

  /* Disable Acknowledge */
  hi2c->Instance->CR1 &= ~I2C_CR1_ACK;

  hi2c->XferCount = 0U;
 8000ea8:	8543      	strh	r3, [r0, #42]	; 0x2a

  hi2c->State = HAL_I2C_STATE_READY;
 8000eaa:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000eae:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e

  hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8000eb2:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8000eb4:	f043 0310 	orr.w	r3, r3, #16
 8000eb8:	6403      	str	r3, [r0, #64]	; 0x40

  HAL_I2C_ErrorCallback(hi2c);
 8000eba:	f7ff ffeb 	bl	8000e94 <HAL_I2C_ErrorCallback>
 8000ebe:	bd08      	pop	{r3, pc}

08000ec0 <I2C_DMAXferCplt>:
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
  I2C_HandleTypeDef* hi2c = (I2C_HandleTypeDef*)((DMA_HandleTypeDef*)hdma)->Parent;
 8000ec0:	6b80      	ldr	r0, [r0, #56]	; 0x38
  
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentState = hi2c->State;
 8000ec2:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
  uint32_t CurrentMode  = hi2c->Mode;
 8000ec6:	f890 103e 	ldrb.w	r1, [r0, #62]	; 0x3e
static void I2C_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
  I2C_HandleTypeDef* hi2c = (I2C_HandleTypeDef*)((DMA_HandleTypeDef*)hdma)->Parent;
  
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentState = hi2c->State;
 8000eca:	b2d2      	uxtb	r2, r2
  uint32_t CurrentMode  = hi2c->Mode;

  if((CurrentState == HAL_I2C_STATE_BUSY_TX) || ((CurrentState == HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE))) 
 8000ecc:	2a21      	cmp	r2, #33	; 0x21
  * @brief  DMA I2C process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 8000ece:	b508      	push	{r3, lr}
  I2C_HandleTypeDef* hi2c = (I2C_HandleTypeDef*)((DMA_HandleTypeDef*)hdma)->Parent;
  
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentState = hi2c->State;
  uint32_t CurrentMode  = hi2c->Mode;
 8000ed0:	b2c9      	uxtb	r1, r1
 8000ed2:	6803      	ldr	r3, [r0, #0]

  if((CurrentState == HAL_I2C_STATE_BUSY_TX) || ((CurrentState == HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE))) 
 8000ed4:	d003      	beq.n	8000ede <I2C_DMAXferCplt+0x1e>
 8000ed6:	2a22      	cmp	r2, #34	; 0x22
 8000ed8:	d10c      	bne.n	8000ef4 <I2C_DMAXferCplt+0x34>
 8000eda:	2920      	cmp	r1, #32
 8000edc:	d10a      	bne.n	8000ef4 <I2C_DMAXferCplt+0x34>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8000ede:	685a      	ldr	r2, [r3, #4]
 8000ee0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8000ee4:	605a      	str	r2, [r3, #4]
    
    hi2c->XferCount = 0U;
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	8542      	strh	r2, [r0, #42]	; 0x2a
    
    /* Enable EVT and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8000eea:	685a      	ldr	r2, [r3, #4]
 8000eec:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8000ef0:	605a      	str	r2, [r3, #4]
 8000ef2:	bd08      	pop	{r3, pc}
  }
  else
  {
    /* Disable Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8000ef4:	681a      	ldr	r2, [r3, #0]
 8000ef6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8000efa:	601a      	str	r2, [r3, #0]
    
    /* Generate Stop */
    hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8000efc:	681a      	ldr	r2, [r3, #0]
 8000efe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000f02:	601a      	str	r2, [r3, #0]
    
    /* Disable Last DMA */
    hi2c->Instance->CR2 &= ~I2C_CR2_LAST;
 8000f04:	685a      	ldr	r2, [r3, #4]
 8000f06:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8000f0a:	605a      	str	r2, [r3, #4]
    
    /* Disable DMA Request */
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8000f0c:	685a      	ldr	r2, [r3, #4]
 8000f0e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8000f12:	605a      	str	r2, [r3, #4]
    
    hi2c->XferCount = 0U;
 8000f14:	2300      	movs	r3, #0
 8000f16:	8543      	strh	r3, [r0, #42]	; 0x2a

    /* Check if Errors has been detected during transfer */
    if(hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8000f18:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8000f1a:	b113      	cbz	r3, 8000f22 <I2C_DMAXferCplt+0x62>
    {
      HAL_I2C_ErrorCallback(hi2c);
 8000f1c:	f7ff ffba 	bl	8000e94 <HAL_I2C_ErrorCallback>
 8000f20:	bd08      	pop	{r3, pc}
    }
    else
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8000f22:	2220      	movs	r2, #32
 8000f24:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d

      if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8000f28:	f890 203e 	ldrb.w	r2, [r0, #62]	; 0x3e
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8000f2c:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
    }
    else
    {
      hi2c->State = HAL_I2C_STATE_READY;

      if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8000f30:	2a40      	cmp	r2, #64	; 0x40
 8000f32:	d102      	bne.n	8000f3a <I2C_DMAXferCplt+0x7a>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;

        HAL_I2C_MemRxCpltCallback(hi2c);
 8000f34:	f7ff ffad 	bl	8000e92 <HAL_I2C_MemRxCpltCallback>
 8000f38:	bd08      	pop	{r3, pc}
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;

        HAL_I2C_MasterRxCpltCallback(hi2c);
 8000f3a:	f7ff ffa9 	bl	8000e90 <HAL_I2C_MasterRxCpltCallback>
 8000f3e:	bd08      	pop	{r3, pc}

08000f40 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000f44:	4f6a      	ldr	r7, [pc, #424]	; (80010f0 <HAL_GPIO_Init+0x1b0>)
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01U) << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f46:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f48:	f8df c1ac 	ldr.w	ip, [pc, #428]	; 80010f8 <HAL_GPIO_Init+0x1b8>

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000f4c:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 80010fc <HAL_GPIO_Init+0x1bc>
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f50:	b085      	sub	sp, #20
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000f52:	2200      	movs	r2, #0
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01U) << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f54:	9301      	str	r3, [sp, #4]
 8000f56:	46be      	mov	lr, r7

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01U) << position;
 8000f58:	2401      	movs	r4, #1
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;

    if(iocurrent == ioposition)
 8000f5a:	9b01      	ldr	r3, [sp, #4]

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01U) << position;
 8000f5c:	4094      	lsls	r4, r2
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;

    if(iocurrent == ioposition)
 8000f5e:	ea34 0303 	bics.w	r3, r4, r3
 8000f62:	f040 80bd 	bne.w	80010e0 <HAL_GPIO_Init+0x1a0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000f66:	684d      	ldr	r5, [r1, #4]
 8000f68:	f025 0a10 	bic.w	sl, r5, #16
 8000f6c:	f1ba 0f02 	cmp.w	sl, #2
 8000f70:	d114      	bne.n	8000f9c <HAL_GPIO_Init+0x5c>
 8000f72:	ea4f 09d2 	mov.w	r9, r2, lsr #3
 8000f76:	eb00 0989 	add.w	r9, r0, r9, lsl #2
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 8000f7a:	f002 0b07 	and.w	fp, r2, #7
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000f7e:	f8d9 6020 	ldr.w	r6, [r9, #32]
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 8000f82:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8000f86:	230f      	movs	r3, #15
 8000f88:	fa03 f30b 	lsl.w	r3, r3, fp
 8000f8c:	ea26 0603 	bic.w	r6, r6, r3
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8000f90:	690b      	ldr	r3, [r1, #16]
 8000f92:	fa03 f30b 	lsl.w	r3, r3, fp
 8000f96:	4333      	orrs	r3, r6
        GPIOx->AFR[position >> 3U] = temp;
 8000f98:	f8c9 3020 	str.w	r3, [r9, #32]
 8000f9c:	ea4f 0b42 	mov.w	fp, r2, lsl #1
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000fa0:	f04f 0903 	mov.w	r9, #3
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
        GPIOx->AFR[position >> 3U] = temp;
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000fa4:	6803      	ldr	r3, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000fa6:	fa09 f90b 	lsl.w	r9, r9, fp
 8000faa:	ea6f 0909 	mvn.w	r9, r9
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000fae:	f005 0603 	and.w	r6, r5, #3
        GPIOx->AFR[position >> 3U] = temp;
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000fb2:	ea03 0309 	and.w	r3, r3, r9
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000fb6:	fa06 f60b 	lsl.w	r6, r6, fp
      GPIOx->MODER = temp;

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000fba:	f10a 3aff 	add.w	sl, sl, #4294967295
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000fbe:	4333      	orrs	r3, r6
      GPIOx->MODER = temp;

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000fc0:	f1ba 0f01 	cmp.w	sl, #1

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
      GPIOx->MODER = temp;
 8000fc4:	6003      	str	r3, [r0, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000fc6:	d80f      	bhi.n	8000fe8 <HAL_GPIO_Init+0xa8>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000fc8:	6883      	ldr	r3, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000fca:	68ce      	ldr	r6, [r1, #12]
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000fcc:	ea09 0303 	and.w	r3, r9, r3
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000fd0:	fa06 f60b 	lsl.w	r6, r6, fp
 8000fd4:	431e      	orrs	r6, r3
        GPIOx->OSPEEDR = temp;
 8000fd6:	6086      	str	r6, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000fd8:	6843      	ldr	r3, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000fda:	f3c5 1600 	ubfx	r6, r5, #4, #1
        temp |= (GPIO_Init->Speed << (position * 2U));
        GPIOx->OSPEEDR = temp;

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000fde:	ea23 0304 	bic.w	r3, r3, r4
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000fe2:	4096      	lsls	r6, r2
 8000fe4:	4333      	orrs	r3, r6
        GPIOx->OTYPER = temp;
 8000fe6:	6043      	str	r3, [r0, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000fe8:	68c3      	ldr	r3, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000fea:	ea09 0903 	and.w	r9, r9, r3
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000fee:	688b      	ldr	r3, [r1, #8]
 8000ff0:	fa03 f30b 	lsl.w	r3, r3, fp
 8000ff4:	ea43 0309 	orr.w	r3, r3, r9
      GPIOx->PUPDR = temp;
 8000ff8:	60c3      	str	r3, [r0, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000ffa:	00eb      	lsls	r3, r5, #3
 8000ffc:	d570      	bpl.n	80010e0 <HAL_GPIO_Init+0x1a0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ffe:	2300      	movs	r3, #0
 8001000:	9303      	str	r3, [sp, #12]
 8001002:	f8dc 6044 	ldr.w	r6, [ip, #68]	; 0x44

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001006:	4b3b      	ldr	r3, [pc, #236]	; (80010f4 <HAL_GPIO_Init+0x1b4>)
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001008:	f446 4680 	orr.w	r6, r6, #16384	; 0x4000
 800100c:	f8cc 6044 	str.w	r6, [ip, #68]	; 0x44
 8001010:	f8dc 6044 	ldr.w	r6, [ip, #68]	; 0x44
 8001014:	f022 0903 	bic.w	r9, r2, #3
 8001018:	f109 4980 	add.w	r9, r9, #1073741824	; 0x40000000
 800101c:	f406 4680 	and.w	r6, r6, #16384	; 0x4000
 8001020:	f509 399c 	add.w	r9, r9, #79872	; 0x13800
 8001024:	9603      	str	r6, [sp, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8001026:	f002 0a03 	and.w	sl, r2, #3
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800102a:	9e03      	ldr	r6, [sp, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800102c:	f8d9 b008 	ldr.w	fp, [r9, #8]
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8001030:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 8001034:	260f      	movs	r6, #15
 8001036:	fa06 f60a 	lsl.w	r6, r6, sl
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800103a:	4298      	cmp	r0, r3
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 800103c:	ea2b 0606 	bic.w	r6, fp, r6
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001040:	d01c      	beq.n	800107c <HAL_GPIO_Init+0x13c>
 8001042:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001046:	4298      	cmp	r0, r3
 8001048:	d01a      	beq.n	8001080 <HAL_GPIO_Init+0x140>
 800104a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800104e:	4298      	cmp	r0, r3
 8001050:	d018      	beq.n	8001084 <HAL_GPIO_Init+0x144>
 8001052:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001056:	4298      	cmp	r0, r3
 8001058:	d016      	beq.n	8001088 <HAL_GPIO_Init+0x148>
 800105a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800105e:	4298      	cmp	r0, r3
 8001060:	d014      	beq.n	800108c <HAL_GPIO_Init+0x14c>
 8001062:	4540      	cmp	r0, r8
 8001064:	d014      	beq.n	8001090 <HAL_GPIO_Init+0x150>
 8001066:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800106a:	4298      	cmp	r0, r3
 800106c:	d012      	beq.n	8001094 <HAL_GPIO_Init+0x154>
 800106e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001072:	4298      	cmp	r0, r3
 8001074:	bf14      	ite	ne
 8001076:	2308      	movne	r3, #8
 8001078:	2307      	moveq	r3, #7
 800107a:	e00c      	b.n	8001096 <HAL_GPIO_Init+0x156>
 800107c:	2300      	movs	r3, #0
 800107e:	e00a      	b.n	8001096 <HAL_GPIO_Init+0x156>
 8001080:	2301      	movs	r3, #1
 8001082:	e008      	b.n	8001096 <HAL_GPIO_Init+0x156>
 8001084:	2302      	movs	r3, #2
 8001086:	e006      	b.n	8001096 <HAL_GPIO_Init+0x156>
 8001088:	2303      	movs	r3, #3
 800108a:	e004      	b.n	8001096 <HAL_GPIO_Init+0x156>
 800108c:	2304      	movs	r3, #4
 800108e:	e002      	b.n	8001096 <HAL_GPIO_Init+0x156>
 8001090:	2305      	movs	r3, #5
 8001092:	e000      	b.n	8001096 <HAL_GPIO_Init+0x156>
 8001094:	2306      	movs	r3, #6
 8001096:	fa03 f30a 	lsl.w	r3, r3, sl
 800109a:	4333      	orrs	r3, r6
        SYSCFG->EXTICR[position >> 2U] = temp;
 800109c:	f8c9 3008 	str.w	r3, [r9, #8]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80010a0:	683b      	ldr	r3, [r7, #0]
        temp &= ~((uint32_t)iocurrent);
 80010a2:	43e6      	mvns	r6, r4
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80010a4:	f415 3f80 	tst.w	r5, #65536	; 0x10000
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
        temp &= ~((uint32_t)iocurrent);
 80010a8:	bf0c      	ite	eq
 80010aa:	4033      	andeq	r3, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          temp |= iocurrent;
 80010ac:	4323      	orrne	r3, r4
        }
        EXTI->IMR = temp;
 80010ae:	f8ce 3000 	str.w	r3, [lr]

        temp = EXTI->EMR;
 80010b2:	f8de 3004 	ldr.w	r3, [lr, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80010b6:	f415 3f00 	tst.w	r5, #131072	; 0x20000
          temp |= iocurrent;
        }
        EXTI->IMR = temp;

        temp = EXTI->EMR;
        temp &= ~((uint32_t)iocurrent);
 80010ba:	bf0c      	ite	eq
 80010bc:	4033      	andeq	r3, r6
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          temp |= iocurrent;
 80010be:	4323      	orrne	r3, r4
        }
        EXTI->EMR = temp;
 80010c0:	607b      	str	r3, [r7, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80010c2:	68bb      	ldr	r3, [r7, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80010c4:	f415 1f80 	tst.w	r5, #1048576	; 0x100000
        }
        EXTI->EMR = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
        temp &= ~((uint32_t)iocurrent);
 80010c8:	bf0c      	ite	eq
 80010ca:	4033      	andeq	r3, r6
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          temp |= iocurrent;
 80010cc:	4323      	orrne	r3, r4
        }
        EXTI->RTSR = temp;
 80010ce:	f8ce 3008 	str.w	r3, [lr, #8]

        temp = EXTI->FTSR;
 80010d2:	f8de 300c 	ldr.w	r3, [lr, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80010d6:	02ad      	lsls	r5, r5, #10
          temp |= iocurrent;
        }
        EXTI->RTSR = temp;

        temp = EXTI->FTSR;
        temp &= ~((uint32_t)iocurrent);
 80010d8:	bf54      	ite	pl
 80010da:	4033      	andpl	r3, r6
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          temp |= iocurrent;
 80010dc:	4323      	orrmi	r3, r4
        }
        EXTI->FTSR = temp;
 80010de:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80010e0:	3201      	adds	r2, #1
 80010e2:	2a10      	cmp	r2, #16
 80010e4:	f47f af38 	bne.w	8000f58 <HAL_GPIO_Init+0x18>
        }
        EXTI->FTSR = temp;
      }
    }
  }
}
 80010e8:	b005      	add	sp, #20
 80010ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80010ee:	bf00      	nop
 80010f0:	40013c00 	.word	0x40013c00
 80010f4:	40020000 	.word	0x40020000
 80010f8:	40023800 	.word	0x40023800
 80010fc:	40021400 	.word	0x40021400

08001100 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001100:	b902      	cbnz	r2, 8001104 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001102:	0409      	lsls	r1, r1, #16
 8001104:	6181      	str	r1, [r0, #24]
 8001106:	4770      	bx	lr

08001108 <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001108:	6803      	ldr	r3, [r0, #0]
 800110a:	b2da      	uxtb	r2, r3
 800110c:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
  
  if (stream_number > 3U)
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001110:	f023 0303 	bic.w	r3, r3, #3
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001114:	2118      	movs	r1, #24
 8001116:	3a10      	subs	r2, #16
 8001118:	fbb2 f2f1 	udiv	r2, r2, r1
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800111c:	4904      	ldr	r1, [pc, #16]	; (8001130 <DMA_CalcBaseAndBitshift+0x28>)
  
  if (stream_number > 3U)
 800111e:	2a03      	cmp	r2, #3
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001120:	bf88      	it	hi
 8001122:	3304      	addhi	r3, #4
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001124:	5c89      	ldrb	r1, [r1, r2]
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001126:	6583      	str	r3, [r0, #88]	; 0x58
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001128:	65c1      	str	r1, [r0, #92]	; 0x5c
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
  }
  
  return hdma->StreamBaseAddress;
}
 800112a:	6d80      	ldr	r0, [r0, #88]	; 0x58
 800112c:	4770      	bx	lr
 800112e:	bf00      	nop
 8001130:	080016a6 	.word	0x080016a6

08001134 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001134:	b570      	push	{r4, r5, r6, lr}
 8001136:	4604      	mov	r4, r0
  uint32_t tmp = 0U;
  uint32_t tickstart = HAL_GetTick();
 8001138:	f000 fa20 	bl	800157c <HAL_GetTick>
 800113c:	4605      	mov	r5, r0
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800113e:	2c00      	cmp	r4, #0
 8001140:	d064      	beq.n	800120c <HAL_DMA_Init+0xd8>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001142:	2300      	movs	r3, #0
 8001144:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001148:	6822      	ldr	r2, [r4, #0]
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800114a:	2302      	movs	r3, #2
 800114c:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001150:	6813      	ldr	r3, [r2, #0]
 8001152:	f023 0301 	bic.w	r3, r3, #1
 8001156:	6013      	str	r3, [r2, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001158:	6821      	ldr	r1, [r4, #0]
 800115a:	680b      	ldr	r3, [r1, #0]
 800115c:	07d8      	lsls	r0, r3, #31
 800115e:	d508      	bpl.n	8001172 <HAL_DMA_Init+0x3e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001160:	f000 fa0c 	bl	800157c <HAL_GetTick>
 8001164:	1b40      	subs	r0, r0, r5
 8001166:	2805      	cmp	r0, #5
 8001168:	d9f6      	bls.n	8001158 <HAL_DMA_Init+0x24>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800116a:	2320      	movs	r3, #32
 800116c:	6563      	str	r3, [r4, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800116e:	2003      	movs	r0, #3
 8001170:	e051      	b.n	8001216 <HAL_DMA_Init+0xe2>
      return HAL_TIMEOUT;
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001172:	680b      	ldr	r3, [r1, #0]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001174:	4a29      	ldr	r2, [pc, #164]	; (800121c <HAL_DMA_Init+0xe8>)
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001176:	6865      	ldr	r5, [r4, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001178:	69a0      	ldr	r0, [r4, #24]
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800117a:	401a      	ands	r2, r3
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800117c:	68a3      	ldr	r3, [r4, #8]
 800117e:	431d      	orrs	r5, r3
 8001180:	68e3      	ldr	r3, [r4, #12]
 8001182:	431d      	orrs	r5, r3
 8001184:	6923      	ldr	r3, [r4, #16]
 8001186:	431d      	orrs	r5, r3
 8001188:	6963      	ldr	r3, [r4, #20]
 800118a:	432b      	orrs	r3, r5
 800118c:	69e5      	ldr	r5, [r4, #28]
 800118e:	4303      	orrs	r3, r0
 8001190:	432b      	orrs	r3, r5
 8001192:	6a25      	ldr	r5, [r4, #32]
 8001194:	432b      	orrs	r3, r5
 8001196:	4313      	orrs	r3, r2
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
          hdma->Init.Mode                | hdma->Init.Priority;

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001198:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800119a:	2a04      	cmp	r2, #4
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800119c:	bf01      	itttt	eq
 800119e:	6b25      	ldreq	r5, [r4, #48]	; 0x30
 80011a0:	6ae6      	ldreq	r6, [r4, #44]	; 0x2c
 80011a2:	4335      	orreq	r5, r6
 80011a4:	432b      	orreq	r3, r5
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80011a6:	600b      	str	r3, [r1, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80011a8:	694b      	ldr	r3, [r1, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;

  /* the FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80011aa:	2a04      	cmp	r2, #4

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80011ac:	f023 0307 	bic.w	r3, r3, #7

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80011b0:	ea43 0302 	orr.w	r3, r3, r2

  /* the FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80011b4:	d11c      	bne.n	80011f0 <HAL_DMA_Init+0xbc>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80011b6:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80011b8:	4313      	orrs	r3, r2
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80011ba:	b920      	cbnz	r0, 80011c6 <HAL_DMA_Init+0x92>
  {
    switch (tmp)
 80011bc:	2a01      	cmp	r2, #1
 80011be:	d00b      	beq.n	80011d8 <HAL_DMA_Init+0xa4>
 80011c0:	d313      	bcc.n	80011ea <HAL_DMA_Init+0xb6>
 80011c2:	2a02      	cmp	r2, #2
 80011c4:	e010      	b.n	80011e8 <HAL_DMA_Init+0xb4>
        break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80011c6:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
 80011ca:	d10a      	bne.n	80011e2 <HAL_DMA_Init+0xae>
  {
    switch (tmp)
 80011cc:	2a03      	cmp	r2, #3
 80011ce:	d80f      	bhi.n	80011f0 <HAL_DMA_Init+0xbc>
 80011d0:	e8df f002 	tbb	[pc, r2]
 80011d4:	021e0b1e 	.word	0x021e0b1e
        break;
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
        break;
      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80011d8:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80011da:	f1b2 7fc0 	cmp.w	r2, #25165824	; 0x1800000
 80011de:	d107      	bne.n	80011f0 <HAL_DMA_Init+0xbc>
 80011e0:	e016      	b.n	8001210 <HAL_DMA_Init+0xdc>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80011e2:	2a02      	cmp	r2, #2
 80011e4:	d914      	bls.n	8001210 <HAL_DMA_Init+0xdc>
 80011e6:	2a03      	cmp	r2, #3
 80011e8:	d102      	bne.n	80011f0 <HAL_DMA_Init+0xbc>
      case DMA_FIFO_THRESHOLD_HALFFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
        break;
      case DMA_FIFO_THRESHOLD_FULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80011ea:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80011ec:	01d2      	lsls	r2, r2, #7
 80011ee:	d40f      	bmi.n	8001210 <HAL_DMA_Init+0xdc>
      return HAL_ERROR; 
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80011f0:	614b      	str	r3, [r1, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80011f2:	4620      	mov	r0, r4
 80011f4:	f7ff ff88 	bl	8001108 <DMA_CalcBaseAndBitshift>
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80011f8:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80011fa:	233f      	movs	r3, #63	; 0x3f
 80011fc:	4093      	lsls	r3, r2
 80011fe:	6083      	str	r3, [r0, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001200:	2000      	movs	r0, #0
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001202:	2301      	movs	r3, #1
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001204:	6560      	str	r0, [r4, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001206:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35

  return HAL_OK;
 800120a:	bd70      	pop	{r4, r5, r6, pc}
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
  {
    return HAL_ERROR;
 800120c:	2001      	movs	r0, #1
 800120e:	bd70      	pop	{r4, r5, r6, pc}
    tmp |= hdma->Init.FIFOThreshold;
    
    if(DMA_CheckFifoParam(hdma) != HAL_OK)
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001210:	2340      	movs	r3, #64	; 0x40
 8001212:	6563      	str	r3, [r4, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001214:	2001      	movs	r0, #1
 8001216:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;

  return HAL_OK;
}
 800121a:	bd70      	pop	{r4, r5, r6, pc}
 800121c:	f010803f 	.word	0xf010803f

08001220 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001220:	b570      	push	{r4, r5, r6, lr}
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001222:	f890 4034 	ldrb.w	r4, [r0, #52]	; 0x34
 8001226:	2c01      	cmp	r4, #1
 8001228:	d038      	beq.n	800129c <HAL_DMA_Start_IT+0x7c>
 800122a:	2401      	movs	r4, #1
 800122c:	f880 4034 	strb.w	r4, [r0, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001230:	f890 4035 	ldrb.w	r4, [r0, #53]	; 0x35
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  HAL_StatusTypeDef status = HAL_OK;

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001234:	6d86      	ldr	r6, [r0, #88]	; 0x58
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001236:	2c01      	cmp	r4, #1
 8001238:	f04f 0500 	mov.w	r5, #0
 800123c:	f04f 0402 	mov.w	r4, #2
 8001240:	d128      	bne.n	8001294 <HAL_DMA_Start_IT+0x74>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001242:	f880 4035 	strb.w	r4, [r0, #53]	; 0x35
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001246:	6804      	ldr	r4, [r0, #0]
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001248:	6545      	str	r5, [r0, #84]	; 0x54
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800124a:	6825      	ldr	r5, [r4, #0]
 800124c:	f425 2580 	bic.w	r5, r5, #262144	; 0x40000
 8001250:	6025      	str	r5, [r4, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001252:	6063      	str	r3, [r4, #4]

  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001254:	6883      	ldr	r3, [r0, #8]
 8001256:	2b40      	cmp	r3, #64	; 0x40
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8001258:	bf0e      	itee	eq
 800125a:	60a2      	streq	r2, [r4, #8]
  }
  /* Memory to Peripheral */
  else
  {
    /* Configure DMA Stream source address */
    hdma->Instance->PAR = SrcAddress;
 800125c:	60a1      	strne	r1, [r4, #8]

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
 800125e:	60e2      	strne	r2, [r4, #12]
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001260:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8001262:	bf08      	it	eq
 8001264:	60e1      	streq	r1, [r4, #12]
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001266:	233f      	movs	r3, #63	; 0x3f
 8001268:	4093      	lsls	r3, r2
 800126a:	60b3      	str	r3, [r6, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800126c:	6823      	ldr	r3, [r4, #0]
 800126e:	f043 0316 	orr.w	r3, r3, #22
 8001272:	6023      	str	r3, [r4, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8001274:	6963      	ldr	r3, [r4, #20]
 8001276:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800127a:	6163      	str	r3, [r4, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800127c:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800127e:	b11b      	cbz	r3, 8001288 <HAL_DMA_Start_IT+0x68>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001280:	6823      	ldr	r3, [r4, #0]
 8001282:	f043 0308 	orr.w	r3, r3, #8
 8001286:	6023      	str	r3, [r4, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001288:	6823      	ldr	r3, [r4, #0]
 800128a:	f043 0301 	orr.w	r3, r3, #1
 800128e:	6023      	str	r3, [r4, #0]
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  HAL_StatusTypeDef status = HAL_OK;
 8001290:	2000      	movs	r0, #0
 8001292:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_DMA_ENABLE(hdma);
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001294:	f880 5034 	strb.w	r5, [r0, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001298:	4620      	mov	r0, r4
 800129a:	bd70      	pop	{r4, r5, r6, pc}
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800129c:	2002      	movs	r0, #2
    /* Return error status */
    status = HAL_BUSY;
  }
  
  return status;
}
 800129e:	bd70      	pop	{r4, r5, r6, pc}

080012a0 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80012a0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 80012a2:	2300      	movs	r3, #0
 80012a4:	9301      	str	r3, [sp, #4]
  uint32_t timeout = SystemCoreClock / 9600;

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80012a6:	6d85      	ldr	r5, [r0, #88]	; 0x58
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
  uint32_t tmpisr;
  __IO uint32_t count = 0;
  uint32_t timeout = SystemCoreClock / 9600;
 80012a8:	4b59      	ldr	r3, [pc, #356]	; (8001410 <HAL_DMA_IRQHandler+0x170>)
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;

  tmpisr = regs->ISR;

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80012aa:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
  uint32_t tmpisr;
  __IO uint32_t count = 0;
  uint32_t timeout = SystemCoreClock / 9600;
 80012ac:	681f      	ldr	r7, [r3, #0]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;

  tmpisr = regs->ISR;
 80012ae:	682e      	ldr	r6, [r5, #0]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80012b0:	2308      	movs	r3, #8
 80012b2:	4093      	lsls	r3, r2
 80012b4:	421e      	tst	r6, r3
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80012b6:	4604      	mov	r4, r0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;

  tmpisr = regs->ISR;

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80012b8:	d00c      	beq.n	80012d4 <HAL_DMA_IRQHandler+0x34>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80012ba:	6801      	ldr	r1, [r0, #0]
 80012bc:	6808      	ldr	r0, [r1, #0]
 80012be:	0740      	lsls	r0, r0, #29
 80012c0:	d508      	bpl.n	80012d4 <HAL_DMA_IRQHandler+0x34>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80012c2:	6808      	ldr	r0, [r1, #0]
 80012c4:	f020 0004 	bic.w	r0, r0, #4
 80012c8:	6008      	str	r0, [r1, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80012ca:	60ab      	str	r3, [r5, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80012cc:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80012ce:	f043 0301 	orr.w	r3, r3, #1
 80012d2:	6563      	str	r3, [r4, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80012d4:	4b4f      	ldr	r3, [pc, #316]	; (8001414 <HAL_DMA_IRQHandler+0x174>)
 80012d6:	4093      	lsls	r3, r2
 80012d8:	421e      	tst	r6, r3
 80012da:	d008      	beq.n	80012ee <HAL_DMA_IRQHandler+0x4e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80012dc:	6821      	ldr	r1, [r4, #0]
 80012de:	6949      	ldr	r1, [r1, #20]
 80012e0:	0609      	lsls	r1, r1, #24
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80012e2:	bf41      	itttt	mi
 80012e4:	60ab      	strmi	r3, [r5, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80012e6:	6d63      	ldrmi	r3, [r4, #84]	; 0x54
 80012e8:	f043 0302 	orrmi.w	r3, r3, #2
 80012ec:	6563      	strmi	r3, [r4, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80012ee:	4b4a      	ldr	r3, [pc, #296]	; (8001418 <HAL_DMA_IRQHandler+0x178>)
 80012f0:	4093      	lsls	r3, r2
 80012f2:	421e      	tst	r6, r3
 80012f4:	d008      	beq.n	8001308 <HAL_DMA_IRQHandler+0x68>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80012f6:	6821      	ldr	r1, [r4, #0]
 80012f8:	6809      	ldr	r1, [r1, #0]
 80012fa:	0788      	lsls	r0, r1, #30
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80012fc:	bf41      	itttt	mi
 80012fe:	60ab      	strmi	r3, [r5, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001300:	6d63      	ldrmi	r3, [r4, #84]	; 0x54
 8001302:	f043 0304 	orrmi.w	r3, r3, #4
 8001306:	6563      	strmi	r3, [r4, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001308:	2310      	movs	r3, #16
 800130a:	fa03 f202 	lsl.w	r2, r3, r2
 800130e:	4216      	tst	r6, r2
 8001310:	d017      	beq.n	8001342 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001312:	6823      	ldr	r3, [r4, #0]
 8001314:	6819      	ldr	r1, [r3, #0]
 8001316:	0709      	lsls	r1, r1, #28
 8001318:	d513      	bpl.n	8001342 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800131a:	60aa      	str	r2, [r5, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800131c:	681a      	ldr	r2, [r3, #0]
 800131e:	0350      	lsls	r0, r2, #13
 8001320:	d504      	bpl.n	800132c <HAL_DMA_IRQHandler+0x8c>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	0319      	lsls	r1, r3, #12
 8001326:	d508      	bpl.n	800133a <HAL_DMA_IRQHandler+0x9a>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001328:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800132a:	e007      	b.n	800133c <HAL_DMA_IRQHandler+0x9c>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800132c:	681a      	ldr	r2, [r3, #0]
 800132e:	05d2      	lsls	r2, r2, #23
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001330:	bf5e      	ittt	pl
 8001332:	681a      	ldrpl	r2, [r3, #0]
 8001334:	f022 0208 	bicpl.w	r2, r2, #8
 8001338:	601a      	strpl	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800133a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800133c:	b10b      	cbz	r3, 8001342 <HAL_DMA_IRQHandler+0xa2>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800133e:	4620      	mov	r0, r4
 8001340:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001342:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8001344:	2220      	movs	r2, #32
 8001346:	408a      	lsls	r2, r1
 8001348:	4216      	tst	r6, r2
 800134a:	d03b      	beq.n	80013c4 <HAL_DMA_IRQHandler+0x124>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800134c:	6823      	ldr	r3, [r4, #0]
 800134e:	6818      	ldr	r0, [r3, #0]
 8001350:	06c6      	lsls	r6, r0, #27
 8001352:	d537      	bpl.n	80013c4 <HAL_DMA_IRQHandler+0x124>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001354:	60aa      	str	r2, [r5, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001356:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
 800135a:	2a05      	cmp	r2, #5
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800135c:	681a      	ldr	r2, [r3, #0]
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800135e:	d119      	bne.n	8001394 <HAL_DMA_IRQHandler+0xf4>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001360:	f022 0216 	bic.w	r2, r2, #22
 8001364:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001366:	695a      	ldr	r2, [r3, #20]
 8001368:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800136c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800136e:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001370:	b90a      	cbnz	r2, 8001376 <HAL_DMA_IRQHandler+0xd6>
 8001372:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8001374:	b11a      	cbz	r2, 800137e <HAL_DMA_IRQHandler+0xde>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001376:	681a      	ldr	r2, [r3, #0]
 8001378:	f022 0208 	bic.w	r2, r2, #8
 800137c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800137e:	233f      	movs	r3, #63	; 0x3f
 8001380:	408b      	lsls	r3, r1
 8001382:	60ab      	str	r3, [r5, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001384:	2300      	movs	r3, #0
 8001386:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800138a:	2301      	movs	r3, #1
 800138c:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8001390:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8001392:	e037      	b.n	8001404 <HAL_DMA_IRQHandler+0x164>
          hdma->XferAbortCallback(hdma);
        }
        return;
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001394:	0350      	lsls	r0, r2, #13
 8001396:	d504      	bpl.n	80013a2 <HAL_DMA_IRQHandler+0x102>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	0319      	lsls	r1, r3, #12
 800139c:	d40e      	bmi.n	80013bc <HAL_DMA_IRQHandler+0x11c>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800139e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80013a0:	e00d      	b.n	80013be <HAL_DMA_IRQHandler+0x11e>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80013a2:	681a      	ldr	r2, [r3, #0]
 80013a4:	f412 7280 	ands.w	r2, r2, #256	; 0x100
 80013a8:	d108      	bne.n	80013bc <HAL_DMA_IRQHandler+0x11c>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80013aa:	6819      	ldr	r1, [r3, #0]
 80013ac:	f021 0110 	bic.w	r1, r1, #16
 80013b0:	6019      	str	r1, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80013b2:	2301      	movs	r3, #1
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80013b4:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80013b8:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80013bc:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80013be:	b10b      	cbz	r3, 80013c4 <HAL_DMA_IRQHandler+0x124>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80013c0:	4620      	mov	r0, r4
 80013c2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80013c4:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80013c6:	b303      	cbz	r3, 800140a <HAL_DMA_IRQHandler+0x16a>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80013c8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80013ca:	07da      	lsls	r2, r3, #31
 80013cc:	d519      	bpl.n	8001402 <HAL_DMA_IRQHandler+0x162>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80013ce:	2305      	movs	r3, #5

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80013d0:	6822      	ldr	r2, [r4, #0]
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80013d2:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80013d6:	6813      	ldr	r3, [r2, #0]
 80013d8:	f023 0301 	bic.w	r3, r3, #1
 80013dc:	6013      	str	r3, [r2, #0]
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
  uint32_t tmpisr;
  __IO uint32_t count = 0;
  uint32_t timeout = SystemCoreClock / 9600;
 80013de:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 80013e2:	fbb7 f7f3 	udiv	r7, r7, r3
      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);

      do
      {
        if (++count > timeout)
 80013e6:	9b01      	ldr	r3, [sp, #4]
 80013e8:	3301      	adds	r3, #1
 80013ea:	429f      	cmp	r7, r3
 80013ec:	9301      	str	r3, [sp, #4]
 80013ee:	d302      	bcc.n	80013f6 <HAL_DMA_IRQHandler+0x156>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80013f0:	6813      	ldr	r3, [r2, #0]
 80013f2:	07db      	lsls	r3, r3, #31
 80013f4:	d4f7      	bmi.n	80013e6 <HAL_DMA_IRQHandler+0x146>

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80013f6:	2300      	movs	r3, #0
 80013f8:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80013fc:	2301      	movs	r3, #1
 80013fe:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8001402:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8001404:	b10b      	cbz	r3, 800140a <HAL_DMA_IRQHandler+0x16a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001406:	4620      	mov	r0, r4
 8001408:	4798      	blx	r3
    }
  }
}
 800140a:	b003      	add	sp, #12
 800140c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800140e:	bf00      	nop
 8001410:	20000000 	.word	0x20000000
 8001414:	00800001 	.word	0x00800001
 8001418:	00800004 	.word	0x00800004

0800141c <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800141c:	4a07      	ldr	r2, [pc, #28]	; (800143c <HAL_NVIC_SetPriorityGrouping+0x20>)
 800141e:	68d3      	ldr	r3, [r2, #12]
 8001420:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001424:	041b      	lsls	r3, r3, #16
 8001426:	0c1b      	lsrs	r3, r3, #16
 8001428:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
 800142c:	0200      	lsls	r0, r0, #8
 800142e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001432:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
 8001436:	4303      	orrs	r3, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
 8001438:	60d3      	str	r3, [r2, #12]
 800143a:	4770      	bx	lr
 800143c:	e000ed00 	.word	0xe000ed00

08001440 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001440:	4b17      	ldr	r3, [pc, #92]	; (80014a0 <HAL_NVIC_SetPriority+0x60>)
 8001442:	68db      	ldr	r3, [r3, #12]
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001444:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001448:	b530      	push	{r4, r5, lr}
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800144a:	f1c3 0407 	rsb	r4, r3, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800144e:	1d1d      	adds	r5, r3, #4
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001450:	2c04      	cmp	r4, #4
 8001452:	bf28      	it	cs
 8001454:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001456:	2d06      	cmp	r5, #6

  return (
 8001458:	f04f 0501 	mov.w	r5, #1
 800145c:	fa05 f404 	lsl.w	r4, r5, r4
 8001460:	f104 34ff 	add.w	r4, r4, #4294967295
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001464:	bf8c      	ite	hi
 8001466:	3b03      	subhi	r3, #3
 8001468:	2300      	movls	r3, #0

  return (
 800146a:	400c      	ands	r4, r1
 800146c:	409c      	lsls	r4, r3
 800146e:	fa05 f303 	lsl.w	r3, r5, r3
 8001472:	3b01      	subs	r3, #1
 8001474:	401a      	ands	r2, r3
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
 8001476:	2800      	cmp	r0, #0
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
 8001478:	ea42 0204 	orr.w	r2, r2, r4
 800147c:	ea4f 1202 	mov.w	r2, r2, lsl #4
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001480:	bfaf      	iteee	ge
 8001482:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001486:	f000 000f 	andlt.w	r0, r0, #15
 800148a:	4b06      	ldrlt	r3, [pc, #24]	; (80014a4 <HAL_NVIC_SetPriority+0x64>)
 800148c:	b2d2      	uxtblt	r2, r2
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800148e:	bfa5      	ittet	ge
 8001490:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 8001494:	b2d2      	uxtbge	r2, r2
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001496:	541a      	strblt	r2, [r3, r0]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001498:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 800149c:	bd30      	pop	{r4, r5, pc}
 800149e:	bf00      	nop
 80014a0:	e000ed00 	.word	0xe000ed00
 80014a4:	e000ed14 	.word	0xe000ed14

080014a8 <HAL_NVIC_EnableIRQ>:
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80014a8:	0942      	lsrs	r2, r0, #5
 80014aa:	2301      	movs	r3, #1
 80014ac:	f000 001f 	and.w	r0, r0, #31
 80014b0:	fa03 f000 	lsl.w	r0, r3, r0
 80014b4:	4b01      	ldr	r3, [pc, #4]	; (80014bc <HAL_NVIC_EnableIRQ+0x14>)
 80014b6:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80014ba:	4770      	bx	lr
 80014bc:	e000e100 	.word	0xe000e100

080014c0 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80014c0:	3801      	subs	r0, #1
 80014c2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80014c6:	d20a      	bcs.n	80014de <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80014c8:	4b06      	ldr	r3, [pc, #24]	; (80014e4 <HAL_SYSTICK_Config+0x24>)
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014ca:	4a07      	ldr	r2, [pc, #28]	; (80014e8 <HAL_SYSTICK_Config+0x28>)
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80014cc:	6058      	str	r0, [r3, #4]
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014ce:	21f0      	movs	r1, #240	; 0xf0
 80014d0:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80014d4:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80014d6:	2207      	movs	r2, #7
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80014d8:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80014da:	601a      	str	r2, [r3, #0]
 80014dc:	4770      	bx	lr
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
  {
    return (1UL);                                                   /* Reload value impossible */
 80014de:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80014e0:	4770      	bx	lr
 80014e2:	bf00      	nop
 80014e4:	e000e010 	.word	0xe000e010
 80014e8:	e000ed00 	.word	0xe000ed00

080014ec <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80014ec:	4b04      	ldr	r3, [pc, #16]	; (8001500 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80014ee:	681a      	ldr	r2, [r3, #0]
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 80014f0:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80014f2:	bf0c      	ite	eq
 80014f4:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 80014f8:	f022 0204 	bicne.w	r2, r2, #4
 80014fc:	601a      	str	r2, [r3, #0]
 80014fe:	4770      	bx	lr
 8001500:	e000e010 	.word	0xe000e010

08001504 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8001504:	4770      	bx	lr

08001506 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8001506:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8001508:	f7ff fffc 	bl	8001504 <HAL_SYSTICK_Callback>
 800150c:	bd08      	pop	{r3, pc}
	...

08001510 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001510:	b510      	push	{r4, lr}
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000U);
 8001512:	4b08      	ldr	r3, [pc, #32]	; (8001534 <HAL_InitTick+0x24>)
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001514:	4604      	mov	r4, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000U);
 8001516:	6818      	ldr	r0, [r3, #0]
 8001518:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800151c:	fbb0 f0f3 	udiv	r0, r0, r3
 8001520:	f7ff ffce 	bl	80014c0 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 8001524:	2200      	movs	r2, #0
 8001526:	4621      	mov	r1, r4
 8001528:	f04f 30ff 	mov.w	r0, #4294967295
 800152c:	f7ff ff88 	bl	8001440 <HAL_NVIC_SetPriority>

  /* Return function status */
  return HAL_OK;
}
 8001530:	2000      	movs	r0, #0
 8001532:	bd10      	pop	{r4, pc}
 8001534:	20000000 	.word	0x20000000

08001538 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001538:	b508      	push	{r3, lr}
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800153a:	4b0b      	ldr	r3, [pc, #44]	; (8001568 <HAL_Init+0x30>)
 800153c:	681a      	ldr	r2, [r3, #0]
 800153e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001542:	601a      	str	r2, [r3, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 8001544:	681a      	ldr	r2, [r3, #0]
 8001546:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800154a:	601a      	str	r2, [r3, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800154c:	681a      	ldr	r2, [r3, #0]
 800154e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001552:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001554:	2003      	movs	r0, #3
 8001556:	f7ff ff61 	bl	800141c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800155a:	2000      	movs	r0, #0
 800155c:	f7ff ffd8 	bl	8001510 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8001560:	f7fe fe40 	bl	80001e4 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
}
 8001564:	2000      	movs	r0, #0
 8001566:	bd08      	pop	{r3, pc}
 8001568:	40023c00 	.word	0x40023c00

0800156c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 800156c:	4a02      	ldr	r2, [pc, #8]	; (8001578 <HAL_IncTick+0xc>)
 800156e:	6813      	ldr	r3, [r2, #0]
 8001570:	3301      	adds	r3, #1
 8001572:	6013      	str	r3, [r2, #0]
 8001574:	4770      	bx	lr
 8001576:	bf00      	nop
 8001578:	200000d4 	.word	0x200000d4

0800157c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800157c:	4b01      	ldr	r3, [pc, #4]	; (8001584 <HAL_GetTick+0x8>)
 800157e:	6818      	ldr	r0, [r3, #0]
}
 8001580:	4770      	bx	lr
 8001582:	bf00      	nop
 8001584:	200000d4 	.word	0x200000d4

08001588 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001588:	490f      	ldr	r1, [pc, #60]	; (80015c8 <SystemInit+0x40>)
 800158a:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 800158e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001592:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8001596:	4b0d      	ldr	r3, [pc, #52]	; (80015cc <SystemInit+0x44>)
 8001598:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800159a:	2000      	movs	r0, #0
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800159c:	f042 0201 	orr.w	r2, r2, #1
 80015a0:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80015a2:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80015a4:	681a      	ldr	r2, [r3, #0]
 80015a6:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80015aa:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80015ae:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80015b0:	4a07      	ldr	r2, [pc, #28]	; (80015d0 <SystemInit+0x48>)
 80015b2:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80015b4:	681a      	ldr	r2, [r3, #0]
 80015b6:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80015ba:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80015bc:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80015be:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80015c2:	608b      	str	r3, [r1, #8]
 80015c4:	4770      	bx	lr
 80015c6:	bf00      	nop
 80015c8:	e000ed00 	.word	0xe000ed00
 80015cc:	40023800 	.word	0x40023800
 80015d0:	24003010 	.word	0x24003010

080015d4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80015d4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800160c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80015d8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80015da:	e003      	b.n	80015e4 <LoopCopyDataInit>

080015dc <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80015dc:	4b0c      	ldr	r3, [pc, #48]	; (8001610 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80015de:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80015e0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80015e2:	3104      	adds	r1, #4

080015e4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80015e4:	480b      	ldr	r0, [pc, #44]	; (8001614 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80015e6:	4b0c      	ldr	r3, [pc, #48]	; (8001618 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80015e8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80015ea:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80015ec:	d3f6      	bcc.n	80015dc <CopyDataInit>
  ldr  r2, =_sbss
 80015ee:	4a0b      	ldr	r2, [pc, #44]	; (800161c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80015f0:	e002      	b.n	80015f8 <LoopFillZerobss>

080015f2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80015f2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80015f4:	f842 3b04 	str.w	r3, [r2], #4

080015f8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80015f8:	4b09      	ldr	r3, [pc, #36]	; (8001620 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80015fa:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80015fc:	d3f9      	bcc.n	80015f2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80015fe:	f7ff ffc3 	bl	8001588 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001602:	f000 f811 	bl	8001628 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001606:	f7fe fecd 	bl	80003a4 <main>
  bx  lr    
 800160a:	4770      	bx	lr

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800160c:	20020000 	.word	0x20020000
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
  b  LoopCopyDataInit

CopyDataInit:
  ldr  r3, =_sidata
 8001610:	080016b8 	.word	0x080016b8
  ldr  r3, [r3, r1]
  str  r3, [r0, r1]
  adds  r1, r1, #4
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001614:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001618:	20000004 	.word	0x20000004
  adds  r2, r0, r1
  cmp  r2, r3
  bcc  CopyDataInit
  ldr  r2, =_sbss
 800161c:	20000004 	.word	0x20000004
FillZerobss:
  movs  r3, #0
  str  r3, [r2], #4
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001620:	200000d8 	.word	0x200000d8

08001624 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001624:	e7fe      	b.n	8001624 <ADC_IRQHandler>
	...

08001628 <__libc_init_array>:
 8001628:	b570      	push	{r4, r5, r6, lr}
 800162a:	4b0e      	ldr	r3, [pc, #56]	; (8001664 <__libc_init_array+0x3c>)
 800162c:	4c0e      	ldr	r4, [pc, #56]	; (8001668 <__libc_init_array+0x40>)
 800162e:	1ae4      	subs	r4, r4, r3
 8001630:	10a4      	asrs	r4, r4, #2
 8001632:	2500      	movs	r5, #0
 8001634:	461e      	mov	r6, r3
 8001636:	42a5      	cmp	r5, r4
 8001638:	d004      	beq.n	8001644 <__libc_init_array+0x1c>
 800163a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800163e:	4798      	blx	r3
 8001640:	3501      	adds	r5, #1
 8001642:	e7f8      	b.n	8001636 <__libc_init_array+0xe>
 8001644:	f000 f816 	bl	8001674 <_init>
 8001648:	4c08      	ldr	r4, [pc, #32]	; (800166c <__libc_init_array+0x44>)
 800164a:	4b09      	ldr	r3, [pc, #36]	; (8001670 <__libc_init_array+0x48>)
 800164c:	1ae4      	subs	r4, r4, r3
 800164e:	10a4      	asrs	r4, r4, #2
 8001650:	2500      	movs	r5, #0
 8001652:	461e      	mov	r6, r3
 8001654:	42a5      	cmp	r5, r4
 8001656:	d004      	beq.n	8001662 <__libc_init_array+0x3a>
 8001658:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800165c:	4798      	blx	r3
 800165e:	3501      	adds	r5, #1
 8001660:	e7f8      	b.n	8001654 <__libc_init_array+0x2c>
 8001662:	bd70      	pop	{r4, r5, r6, pc}
 8001664:	080016b0 	.word	0x080016b0
 8001668:	080016b0 	.word	0x080016b0
 800166c:	080016b4 	.word	0x080016b4
 8001670:	080016b0 	.word	0x080016b0

08001674 <_init>:
 8001674:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001676:	bf00      	nop
 8001678:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800167a:	bc08      	pop	{r3}
 800167c:	469e      	mov	lr, r3
 800167e:	4770      	bx	lr

08001680 <_fini>:
 8001680:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001682:	bf00      	nop
 8001684:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001686:	bc08      	pop	{r3}
 8001688:	469e      	mov	lr, r3
 800168a:	4770      	bx	lr
