Model {
  Name			  "sampleModel153"
  System {
    Name		    "sampleModel153"
    Location		    [93, 84, 907, 617]
    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
    Open		    on
    PortBlocksUseCompactNotation off
    SetExecutionDomain	    off
    ExecutionDomainType	    "Deduce"
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "21"
    SimulinkSubDomain	    "Simulink"
    Block {
      BlockType		      Reference
      Name		      "cfblk1"
      SID		      "1"
      Ports		      [1, 1]
      Position		      [30, 30, 90, 90]
      ZOrder		      1
      LibraryVersion	      "1.480"
      SourceBlock	      "simulink/Discrete/Transfer Fcn\nLead or Lag"
      SourceType	      "Lead or Lag Compensator"
      SourceProductBaseCode   "SL"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ContentPreviewEnabled   off
      PoleZ		      "0.95"
      ZeroZ		      "0.75"
      ICPrevOutput	      "0.0"
      ICPrevInput	      "0.0"
      RndMeth		      "Floor"
      DoSatur		      off
    }
    Block {
      BlockType		      Reference
      Name		      "cfblk2"
      SID		      "2"
      Ports		      [1, 1]
      Position		      [190, 30, 250, 90]
      ZOrder		      2
      LibraryVersion	      "1.480"
      SourceBlock	      "simulink/Discrete/Transfer Fcn\nLead or Lag"
      SourceType	      "Lead or Lag Compensator"
      SourceProductBaseCode   "SL"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ContentPreviewEnabled   off
      PoleZ		      "0.95"
      ZeroZ		      "0.75"
      ICPrevOutput	      "0.0"
      ICPrevInput	      "0.0"
      RndMeth		      "Floor"
      DoSatur		      off
    }
    Block {
      BlockType		      Product
      Name		      "cfblk3"
      SID		      "3"
      Ports		      [2, 1]
      Position		      [350, 30, 410, 90]
      ZOrder		      3
      Inputs		      "**"
    }
    Block {
      BlockType		      Polyval
      Name		      "cfblk4"
      SID		      "4"
      Position		      [510, 30, 570, 90]
      ZOrder		      4
      Coefs		      "[ +2.081618890e-019, -1.441693666e-014, +4.719686976e-010, -8.536869453e-006, +1.621573104e-001, -"
      "8.087801117e+001 ]"
    }
    Block {
      BlockType		      Product
      Name		      "cfblk5"
      SID		      "5"
      Ports		      [1, 1]
      Position		      [670, 30, 730, 90]
      ZOrder		      5
      Inputs		      "*"
    }
    Block {
      BlockType		      Scope
      Name		      "cfblk6"
      SID		      "6"
      Ports		      []
      Position		      [830, 30, 890, 90]
      ZOrder		      6
      ScopeSpecificationString "Simulink.scopes.TimeScopeBlockCfg"
      NumInputPorts	      "1"
      Floating		      on
    }
    Block {
      BlockType		      SubSystem
      Name		      "cfblk7"
      SID		      "7"
      Ports		      [2, 2]
      Position		      [990, 30, 1050, 90]
      ZOrder		      7
      RequestExecContextInheritance off
      ContentPreviewEnabled   on
      System {
	Name			"cfblk7"
	Location		[433, 403, 931, 703]
	SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
	Open			off
	PortBlocksUseCompactNotation off
	SetExecutionDomain	off
	ExecutionDomainType	"Deduce"
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SimulinkSubDomain	"Simulink"
	Block {
	  BlockType		  Inport
	  Name			  "cfblk1"
	  SID			  "8"
	  Position		  [30, 30, 90, 90]
	  ZOrder		  -1
	}
	Block {
	  BlockType		  Inport
	  Name			  "cfblk11"
	  SID			  "18"
	  Position		  [30, 180, 90, 240]
	  ZOrder		  9
	  Port			  "2"
	}
	Block {
	  BlockType		  Constant
	  Name			  "cfblk10"
	  SID			  "17"
	  Position		  [1470, 30, 1530, 90]
	  ZOrder		  8
	  Value			  "[-656453194.854883]"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  DiscreteStateSpace
	  Name			  "cfblk3"
	  SID			  "10"
	  Position		  [350, 30, 410, 90]
	  ZOrder		  1
	}
	Block {
	  BlockType		  DiscreteStateSpace
	  Name			  "cfblk4"
	  SID			  "11"
	  Position		  [510, 30, 570, 90]
	  ZOrder		  2
	}
	Block {
	  BlockType		  MinMax
	  Name			  "cfblk5"
	  SID			  "12"
	  Ports			  [1, 1]
	  Position		  [670, 30, 730, 90]
	  ZOrder		  3
	}
	Block {
	  BlockType		  Sum
	  Name			  "cfblk6"
	  SID			  "13"
	  Ports			  [1, 1]
	  Position		  [830, 30, 890, 90]
	  ZOrder		  4
	  IconShape		  "rectangular"
	  Inputs		  "+"
	}
	Block {
	  BlockType		  MinMax
	  Name			  "cfblk7"
	  SID			  "14"
	  Ports			  [1, 1]
	  Position		  [990, 30, 1050, 90]
	  ZOrder		  5
	}
	Block {
	  BlockType		  Signum
	  Name			  "cfblk8"
	  SID			  "15"
	  Position		  [1150, 30, 1210, 90]
	  ZOrder		  6
	}
	Block {
	  BlockType		  Constant
	  Name			  "cfblk9"
	  SID			  "16"
	  Position		  [1310, 30, 1370, 90]
	  ZOrder		  7
	  Value			  "[-622942062.120110]"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk2"
	  SID			  "9"
	  Position		  [190, 30, 250, 90]
	  ZOrder		  -2
	  VectorParamsAs1DForOutWhenUnconnected	off
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk12"
	  SID			  "19"
	  Position		  [190, 180, 250, 240]
	  ZOrder		  10
	  Port			  "2"
	  VectorParamsAs1DForOutWhenUnconnected	off
	}
	Line {
	  ZOrder		  2
	  SrcBlock		  "cfblk10"
	  SrcPort		  1
	  Points		  [0, -35; -560, 0]
	  DstBlock		  "cfblk7"
	  DstPort		  1
	}
	Line {
	  ZOrder		  3
	  SrcBlock		  "cfblk11"
	  SrcPort		  1
	  Points		  [85, 0; 0, -115; 955, 0]
	  DstBlock		  "cfblk8"
	  DstPort		  1
	}
	Line {
	  ZOrder		  4
	  SrcBlock		  "cfblk4"
	  SrcPort		  1
	  Points		  [0, -35; -240, 0]
	  DstBlock		  "cfblk3"
	  DstPort		  1
	}
	Line {
	  ZOrder		  5
	  SrcBlock		  "cfblk9"
	  SrcPort		  1
	  Points		  [0, 115; -1190, 0; 0, 40; -10, 0]
	  DstBlock		  "cfblk12"
	  DstPort		  1
	}
	Line {
	  ZOrder		  6
	  SrcBlock		  "cfblk1"
	  SrcPort		  1
	  Points		  [85, 0; 0, -35; 315, 0]
	  DstBlock		  "cfblk4"
	  DstPort		  1
	}
	Line {
	  ZOrder		  7
	  SrcBlock		  "cfblk3"
	  SrcPort		  1
	  Points		  [0, -35; -240, 0]
	  DstBlock		  "cfblk2"
	  DstPort		  1
	}
	Line {
	  ZOrder		  8
	  SrcBlock		  "cfblk8"
	  SrcPort		  1
	  Points		  [0, -35; -400, 0]
	  DstBlock		  "cfblk6"
	  DstPort		  1
	}
	Line {
	  ZOrder		  9
	  SrcBlock		  "cfblk6"
	  SrcPort		  1
	  Points		  [0, -35; -240, 0]
	  DstBlock		  "cfblk5"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Delay
      Name		      "cfblk8"
      SID		      "20"
      Ports		      [1, 1]
      Position		      [1150, 30, 1210, 90]
      ZOrder		      8
      InputPortMap	      "u0"
      SampleTime	      "1"
    }
    Block {
      BlockType		      Delay
      Name		      "cfblk9"
      SID		      "21"
      Ports		      [1, 1]
      Position		      [1310, 30, 1370, 90]
      ZOrder		      9
      InputPortMap	      "u0"
      SampleTime	      "1"
    }
    Line {
      ZOrder		      1
      SrcBlock		      "cfblk5"
      SrcPort		      1
      Points		      [0, -35; -400, 0]
      DstBlock		      "cfblk3"
      DstPort		      1
    }
    Line {
      ZOrder		      2
      SrcBlock		      "cfblk7"
      SrcPort		      1
      Points		      [5, 0; 0, 50; -405, 0]
      DstBlock		      "cfblk5"
      DstPort		      1
    }
    Line {
      ZOrder		      8
      SrcBlock		      "cfblk4"
      SrcPort		      1
      Points		      [75, 0]
      Branch {
	ZOrder			4
	Points			[0, -35; 325, 0]
	DstBlock		"cfblk7"
	DstPort			1
      }
      Branch {
	ZOrder			9
	Points			[0, 35; 325, 0]
	DstBlock		"cfblk7"
	DstPort			2
      }
    }
    Line {
      ZOrder		      5
      SrcBlock		      "cfblk3"
      SrcPort		      1
      Points		      [0, 35; -240, 0]
      DstBlock		      "cfblk2"
      DstPort		      1
    }
    Line {
      ZOrder		      7
      SrcBlock		      "cfblk1"
      SrcPort		      1
      Points		      [75, 0; 0, 35; 165, 0]
      DstBlock		      "cfblk3"
      DstPort		      2
    }
    Line {
      ZOrder		      10
      SrcBlock		      "cfblk2"
      SrcPort		      1
      Points		      [70, 0; 0, -45; 810, 0]
      DstBlock		      "cfblk8"
      DstPort		      1
    }
    Line {
      ZOrder		      11
      SrcBlock		      "cfblk8"
      SrcPort		      1
      Points		      [0, 45; -1200, 0]
      DstBlock		      "cfblk1"
      DstPort		      1
    }
    Line {
      ZOrder		      12
      SrcBlock		      "cfblk7"
      SrcPort		      2
      Points		      [90, 0; 0, 20; 150, 0]
      DstBlock		      "cfblk9"
      DstPort		      1
    }
    Line {
      ZOrder		      13
      SrcBlock		      "cfblk9"
      SrcPort		      1
      Points		      [0, -35; -880, 0]
      DstBlock		      "cfblk4"
      DstPort		      1
    }
  }
}
