   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 4
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"stm32f10x_tim.c"
  15              		.section	.text.TI1_Config,"ax",%progbits
  16              		.align	1
  17              		.thumb
  18              		.thumb_func
  20              	TI1_Config:
  21              		@ args = 0, pretend = 0, frame = 0
  22              		@ frame_needed = 0, uses_anonymous_args = 0
  23 0000 30B5     		push	{r4, r5, lr}
  24 0002 048C     		ldrh	r4, [r0, #32]
  25 0004 24F00104 		bic	r4, r4, #1
  26 0008 2404     		lsls	r4, r4, #16
  27 000a 240C     		lsrs	r4, r4, #16
  28 000c 0484     		strh	r4, [r0, #32]	@ movhi
  29 000e 058B     		ldrh	r5, [r0, #24]
  30 0010 048C     		ldrh	r4, [r0, #32]
  31 0012 ADB2     		uxth	r5, r5
  32 0014 25F0F305 		bic	r5, r5, #243
  33 0018 2A43     		orrs	r2, r2, r5
  34 001a 42EA0313 		orr	r3, r2, r3, lsl #4
  35 001e 9DB2     		uxth	r5, r3
  36 0020 104B     		ldr	r3, .L10
  37 0022 A4B2     		uxth	r4, r4
  38 0024 9842     		cmp	r0, r3
  39 0026 15D0     		beq	.L2
  40 0028 03F50063 		add	r3, r3, #2048
  41 002c 9842     		cmp	r0, r3
  42 002e 11D0     		beq	.L2
  43 0030 B0F1804F 		cmp	r0, #1073741824
  44 0034 0ED0     		beq	.L2
  45 0036 A3F59833 		sub	r3, r3, #77824
  46 003a 9842     		cmp	r0, r3
  47 003c 0AD0     		beq	.L2
  48 003e 03F58063 		add	r3, r3, #1024
  49 0042 9842     		cmp	r0, r3
  50 0044 06D0     		beq	.L2
  51 0046 03F58063 		add	r3, r3, #1024
  52 004a 9842     		cmp	r0, r3
  53 004c 18BF     		it	ne
  54 004e 24F00A04 		bicne	r4, r4, #10
  55 0052 01D1     		bne	.L8
  56              	.L2:
  57 0054 24F00204 		bic	r4, r4, #2
  58              	.L8:
  59 0058 44F00104 		orr	r4, r4, #1
  60 005c 2143     		orrs	r1, r1, r4
  61 005e 0583     		strh	r5, [r0, #24]	@ movhi
  62 0060 0184     		strh	r1, [r0, #32]	@ movhi
  63 0062 30BD     		pop	{r4, r5, pc}
  64              	.L11:
  65              		.align	2
  66              	.L10:
  67 0064 002C0140 		.word	1073818624
  69              		.section	.text.TI2_Config,"ax",%progbits
  70              		.align	1
  71              		.thumb
  72              		.thumb_func
  74              	TI2_Config:
  75              		@ args = 0, pretend = 0, frame = 0
  76              		@ frame_needed = 0, uses_anonymous_args = 0
  77 0000 30B5     		push	{r4, r5, lr}
  78 0002 048C     		ldrh	r4, [r0, #32]
  79 0004 24F01004 		bic	r4, r4, #16
  80 0008 2404     		lsls	r4, r4, #16
  81 000a 240C     		lsrs	r4, r4, #16
  82 000c 0484     		strh	r4, [r0, #32]	@ movhi
  83 000e 048B     		ldrh	r4, [r0, #24]
  84 0010 058C     		ldrh	r5, [r0, #32]
  85 0012 24F44074 		bic	r4, r4, #768
  86 0016 2405     		lsls	r4, r4, #20
  87 0018 240D     		lsrs	r4, r4, #20
  88 001a 44EA0222 		orr	r2, r4, r2, lsl #8
  89 001e 42EA0333 		orr	r3, r2, r3, lsl #12
  90 0022 144A     		ldr	r2, .L19
  91 0024 ADB2     		uxth	r5, r5
  92 0026 9042     		cmp	r0, r2
  93 0028 9BB2     		uxth	r3, r3
  94 002a 12D0     		beq	.L13
  95 002c 02F50062 		add	r2, r2, #2048
  96 0030 9042     		cmp	r0, r2
  97 0032 0ED0     		beq	.L13
  98 0034 B0F1804F 		cmp	r0, #1073741824
  99 0038 0BD0     		beq	.L13
 100 003a A2F59832 		sub	r2, r2, #77824
 101 003e 9042     		cmp	r0, r2
 102 0040 07D0     		beq	.L13
 103 0042 02F58062 		add	r2, r2, #1024
 104 0046 9042     		cmp	r0, r2
 105 0048 03D0     		beq	.L13
 106 004a 02F58062 		add	r2, r2, #1024
 107 004e 9042     		cmp	r0, r2
 108 0050 07D1     		bne	.L14
 109              	.L13:
 110 0052 25F02005 		bic	r5, r5, #32
 111 0056 45F01005 		orr	r5, r5, #16
 112 005a 45EA0111 		orr	r1, r5, r1, lsl #4
 113 005e 89B2     		uxth	r1, r1
 114 0060 04E0     		b	.L15
 115              	.L14:
 116 0062 25F0A005 		bic	r5, r5, #160
 117 0066 45F01005 		orr	r5, r5, #16
 118 006a 2943     		orrs	r1, r1, r5
 119              	.L15:
 120 006c 0383     		strh	r3, [r0, #24]	@ movhi
 121 006e 0184     		strh	r1, [r0, #32]	@ movhi
 122 0070 30BD     		pop	{r4, r5, pc}
 123              	.L20:
 124 0072 00BF     		.align	2
 125              	.L19:
 126 0074 002C0140 		.word	1073818624
 128              		.section	.text.TIM_DeInit,"ax",%progbits
 129              		.align	1
 130              		.global	TIM_DeInit
 131              		.thumb
 132              		.thumb_func
 134              	TIM_DeInit:
 135              		@ args = 0, pretend = 0, frame = 0
 136              		@ frame_needed = 0, uses_anonymous_args = 0
 137 0000 08B5     		push	{r3, lr}
 138 0002 664B     		ldr	r3, .L41
 139 0004 9842     		cmp	r0, r3
 140 0006 49D0     		beq	.L22
 141 0008 B0F1804F 		cmp	r0, #1073741824
 142 000c 78D0     		beq	.L23
 143 000e A3F59433 		sub	r3, r3, #75776
 144 0012 9842     		cmp	r0, r3
 145 0014 00F0A080 		beq	.L24
 146 0018 03F58063 		add	r3, r3, #1024
 147 001c 9842     		cmp	r0, r3
 148 001e 00F0A180 		beq	.L25
 149 0022 03F58063 		add	r3, r3, #1024
 150 0026 9842     		cmp	r0, r3
 151 0028 00F0A280 		beq	.L26
 152 002c 03F58063 		add	r3, r3, #1024
 153 0030 9842     		cmp	r0, r3
 154 0032 00F0A380 		beq	.L27
 155 0036 03F58063 		add	r3, r3, #1024
 156 003a 9842     		cmp	r0, r3
 157 003c 00F0A480 		beq	.L28
 158 0040 03F59033 		add	r3, r3, #73728
 159 0044 9842     		cmp	r0, r3
 160 0046 31D0     		beq	.L29
 161 0048 03F5C053 		add	r3, r3, #6144
 162 004c 9842     		cmp	r0, r3
 163 004e 39D0     		beq	.L30
 164 0050 03F58063 		add	r3, r3, #1024
 165 0054 9842     		cmp	r0, r3
 166 0056 3DD0     		beq	.L31
 167 0058 03F58063 		add	r3, r3, #1024
 168 005c 9842     		cmp	r0, r3
 169 005e 41D0     		beq	.L32
 170 0060 A3F59E33 		sub	r3, r3, #80896
 171 0064 9842     		cmp	r0, r3
 172 0066 45D0     		beq	.L33
 173 0068 03F58063 		add	r3, r3, #1024
 174 006c 9842     		cmp	r0, r3
 175 006e 4DD0     		beq	.L34
 176 0070 03F58063 		add	r3, r3, #1024
 177 0074 9842     		cmp	r0, r3
 178 0076 4FD0     		beq	.L35
 179 0078 03F59033 		add	r3, r3, #73728
 180 007c 9842     		cmp	r0, r3
 181 007e 53D0     		beq	.L36
 182 0080 03F58063 		add	r3, r3, #1024
 183 0084 9842     		cmp	r0, r3
 184 0086 57D0     		beq	.L37
 185 0088 03F58063 		add	r3, r3, #1024
 186 008c 9842     		cmp	r0, r3
 187 008e 5BD0     		beq	.L38
 188 0090 BDE80840 		pop	{r3, lr}
 189 0094 4248     		ldr	r0, .L41+4
 190 0096 7D21     		movs	r1, #125
 191 0098 FFF7FEBF 		b	assert_err
 192              	.L22:
 193 009c 4FF40060 		mov	r0, #2048
 194 00a0 0121     		movs	r1, #1
 195 00a2 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 196 00a6 4FF40060 		mov	r0, #2048
 197 00aa 06E0     		b	.L39
 198              	.L29:
 199 00ac 4FF40050 		mov	r0, #8192
 200 00b0 0121     		movs	r1, #1
 201 00b2 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 202 00b6 4FF40050 		mov	r0, #8192
 203              	.L39:
 204 00ba 0021     		movs	r1, #0
 205 00bc BDE80840 		pop	{r3, lr}
 206 00c0 FFF7FEBF 		b	RCC_APB2PeriphResetCmd
 207              	.L30:
 208 00c4 4FF40020 		mov	r0, #524288
 209 00c8 0121     		movs	r1, #1
 210 00ca FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 211 00ce 4FF40020 		mov	r0, #524288
 212 00d2 F2E7     		b	.L39
 213              	.L31:
 214 00d4 4FF48010 		mov	r0, #1048576
 215 00d8 0121     		movs	r1, #1
 216 00da FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 217 00de 4FF48010 		mov	r0, #1048576
 218 00e2 EAE7     		b	.L39
 219              	.L32:
 220 00e4 4FF40010 		mov	r0, #2097152
 221 00e8 0121     		movs	r1, #1
 222 00ea FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 223 00ee 4FF40010 		mov	r0, #2097152
 224 00f2 E2E7     		b	.L39
 225              	.L33:
 226 00f4 4020     		movs	r0, #64
 227 00f6 0121     		movs	r1, #1
 228 00f8 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 229 00fc 4020     		movs	r0, #64
 230 00fe 48E0     		b	.L40
 231              	.L23:
 232 0100 0120     		movs	r0, #1
 233 0102 0146     		mov	r1, r0
 234 0104 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 235 0108 0120     		movs	r0, #1
 236 010a 42E0     		b	.L40
 237              	.L34:
 238 010c 8020     		movs	r0, #128
 239 010e 0121     		movs	r1, #1
 240 0110 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 241 0114 8020     		movs	r0, #128
 242 0116 3CE0     		b	.L40
 243              	.L35:
 244 0118 4FF48070 		mov	r0, #256
 245 011c 0121     		movs	r1, #1
 246 011e FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 247 0122 4FF48070 		mov	r0, #256
 248 0126 34E0     		b	.L40
 249              	.L36:
 250 0128 4FF48030 		mov	r0, #65536
 251 012c 0121     		movs	r1, #1
 252 012e FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 253 0132 4FF48030 		mov	r0, #65536
 254 0136 C0E7     		b	.L39
 255              	.L37:
 256 0138 4FF40030 		mov	r0, #131072
 257 013c 0121     		movs	r1, #1
 258 013e FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 259 0142 4FF40030 		mov	r0, #131072
 260 0146 B8E7     		b	.L39
 261              	.L38:
 262 0148 4FF48020 		mov	r0, #262144
 263 014c 0121     		movs	r1, #1
 264 014e FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 265 0152 4FF48020 		mov	r0, #262144
 266 0156 B0E7     		b	.L39
 267              	.L24:
 268 0158 0220     		movs	r0, #2
 269 015a 0121     		movs	r1, #1
 270 015c FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 271 0160 0220     		movs	r0, #2
 272 0162 16E0     		b	.L40
 273              	.L25:
 274 0164 0420     		movs	r0, #4
 275 0166 0121     		movs	r1, #1
 276 0168 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 277 016c 0420     		movs	r0, #4
 278 016e 10E0     		b	.L40
 279              	.L26:
 280 0170 0820     		movs	r0, #8
 281 0172 0121     		movs	r1, #1
 282 0174 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 283 0178 0820     		movs	r0, #8
 284 017a 0AE0     		b	.L40
 285              	.L27:
 286 017c 1020     		movs	r0, #16
 287 017e 0121     		movs	r1, #1
 288 0180 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 289 0184 1020     		movs	r0, #16
 290 0186 04E0     		b	.L40
 291              	.L28:
 292 0188 2020     		movs	r0, #32
 293 018a 0121     		movs	r1, #1
 294 018c FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 295 0190 2020     		movs	r0, #32
 296              	.L40:
 297 0192 0021     		movs	r1, #0
 298 0194 BDE80840 		pop	{r3, lr}
 299 0198 FFF7FEBF 		b	RCC_APB1PeriphResetCmd
 300              	.L42:
 301              		.align	2
 302              	.L41:
 303 019c 002C0140 		.word	1073818624
 304 01a0 00000000 		.word	.LC0
 306              		.section	.text.TIM_TimeBaseInit,"ax",%progbits
 307              		.align	1
 308              		.global	TIM_TimeBaseInit
 309              		.thumb
 310              		.thumb_func
 312              	TIM_TimeBaseInit:
 313              		@ args = 0, pretend = 0, frame = 0
 314              		@ frame_needed = 0, uses_anonymous_args = 0
 315 0000 38B5     		push	{r3, r4, r5, lr}
 316 0002 534B     		ldr	r3, .L73
 317 0004 0446     		mov	r4, r0
 318 0006 9842     		cmp	r0, r3
 319 0008 0D46     		mov	r5, r1
 320 000a 42D0     		beq	.L44
 321 000c B0F1804F 		cmp	r0, #1073741824
 322 0010 3FD0     		beq	.L44
 323 0012 A3F59433 		sub	r3, r3, #75776
 324 0016 9842     		cmp	r0, r3
 325 0018 3BD0     		beq	.L44
 326 001a 03F58063 		add	r3, r3, #1024
 327 001e 9842     		cmp	r0, r3
 328 0020 37D0     		beq	.L44
 329 0022 03F58063 		add	r3, r3, #1024
 330 0026 9842     		cmp	r0, r3
 331 0028 33D0     		beq	.L44
 332 002a 03F58063 		add	r3, r3, #1024
 333 002e 9842     		cmp	r0, r3
 334 0030 2FD0     		beq	.L44
 335 0032 03F58063 		add	r3, r3, #1024
 336 0036 9842     		cmp	r0, r3
 337 0038 2BD0     		beq	.L44
 338 003a 03F59033 		add	r3, r3, #73728
 339 003e 9842     		cmp	r0, r3
 340 0040 27D0     		beq	.L44
 341 0042 03F5C053 		add	r3, r3, #6144
 342 0046 9842     		cmp	r0, r3
 343 0048 23D0     		beq	.L44
 344 004a 03F58063 		add	r3, r3, #1024
 345 004e 9842     		cmp	r0, r3
 346 0050 1FD0     		beq	.L44
 347 0052 03F58063 		add	r3, r3, #1024
 348 0056 9842     		cmp	r0, r3
 349 0058 1BD0     		beq	.L44
 350 005a A3F59E33 		sub	r3, r3, #80896
 351 005e 9842     		cmp	r0, r3
 352 0060 17D0     		beq	.L44
 353 0062 03F58063 		add	r3, r3, #1024
 354 0066 9842     		cmp	r0, r3
 355 0068 13D0     		beq	.L44
 356 006a 03F58063 		add	r3, r3, #1024
 357 006e 9842     		cmp	r0, r3
 358 0070 0FD0     		beq	.L44
 359 0072 03F59033 		add	r3, r3, #73728
 360 0076 9842     		cmp	r0, r3
 361 0078 0BD0     		beq	.L44
 362 007a 03F58063 		add	r3, r3, #1024
 363 007e 9842     		cmp	r0, r3
 364 0080 07D0     		beq	.L44
 365 0082 03F58063 		add	r3, r3, #1024
 366 0086 9842     		cmp	r0, r3
 367 0088 03D0     		beq	.L44
 368 008a 3248     		ldr	r0, .L73+4
 369 008c E721     		movs	r1, #231
 370 008e FFF7FEFF 		bl	assert_err
 371              	.L44:
 372 0092 6B88     		ldrh	r3, [r5, #2]
 373 0094 23F01002 		bic	r2, r3, #16
 374 0098 4AB1     		cbz	r2, .L45
 375 009a 23F04002 		bic	r2, r3, #64
 376 009e 202A     		cmp	r2, #32
 377 00a0 05D0     		beq	.L45
 378 00a2 402B     		cmp	r3, #64
 379 00a4 03D0     		beq	.L45
 380 00a6 2B48     		ldr	r0, .L73+4
 381 00a8 E821     		movs	r1, #232
 382 00aa FFF7FEFF 		bl	assert_err
 383              	.L45:
 384 00ae EB88     		ldrh	r3, [r5, #6]
 385 00b0 23F48072 		bic	r2, r3, #256
 386 00b4 32B1     		cbz	r2, .L46
 387 00b6 B3F5007F 		cmp	r3, #512
 388 00ba 03D0     		beq	.L46
 389 00bc 2548     		ldr	r0, .L73+4
 390 00be E921     		movs	r1, #233
 391 00c0 FFF7FEFF 		bl	assert_err
 392              	.L46:
 393 00c4 224A     		ldr	r2, .L73
 394 00c6 2388     		ldrh	r3, [r4]
 395 00c8 9442     		cmp	r4, r2
 396 00ca 9BB2     		uxth	r3, r3
 397 00cc 12D0     		beq	.L47
 398 00ce 02F50062 		add	r2, r2, #2048
 399 00d2 9442     		cmp	r4, r2
 400 00d4 0ED0     		beq	.L47
 401 00d6 B4F1804F 		cmp	r4, #1073741824
 402 00da 0BD0     		beq	.L47
 403 00dc A2F59832 		sub	r2, r2, #77824
 404 00e0 9442     		cmp	r4, r2
 405 00e2 07D0     		beq	.L47
 406 00e4 02F58062 		add	r2, r2, #1024
 407 00e8 9442     		cmp	r4, r2
 408 00ea 03D0     		beq	.L47
 409 00ec 02F58062 		add	r2, r2, #1024
 410 00f0 9442     		cmp	r4, r2
 411 00f2 03D1     		bne	.L48
 412              	.L47:
 413 00f4 6A88     		ldrh	r2, [r5, #2]
 414 00f6 23F07003 		bic	r3, r3, #112
 415 00fa 1343     		orrs	r3, r3, r2
 416              	.L48:
 417 00fc 164A     		ldr	r2, .L73+8
 418 00fe 9442     		cmp	r4, r2
 419 0100 08D0     		beq	.L49
 420 0102 02F58062 		add	r2, r2, #1024
 421 0106 9442     		cmp	r4, r2
 422 0108 04D0     		beq	.L49
 423 010a 23F44073 		bic	r3, r3, #768
 424 010e EA88     		ldrh	r2, [r5, #6]
 425 0110 9BB2     		uxth	r3, r3
 426 0112 1343     		orrs	r3, r3, r2
 427              	.L49:
 428 0114 2380     		strh	r3, [r4]	@ movhi
 429 0116 AB88     		ldrh	r3, [r5, #4]
 430 0118 A385     		strh	r3, [r4, #44]	@ movhi
 431 011a 2B88     		ldrh	r3, [r5]
 432 011c 2385     		strh	r3, [r4, #40]	@ movhi
 433 011e 0C4B     		ldr	r3, .L73
 434 0120 9C42     		cmp	r4, r3
 435 0122 0FD0     		beq	.L50
 436 0124 03F50063 		add	r3, r3, #2048
 437 0128 9C42     		cmp	r4, r3
 438 012a 0BD0     		beq	.L50
 439 012c 03F54063 		add	r3, r3, #3072
 440 0130 9C42     		cmp	r4, r3
 441 0132 07D0     		beq	.L50
 442 0134 03F58063 		add	r3, r3, #1024
 443 0138 9C42     		cmp	r4, r3
 444 013a 03D0     		beq	.L50
 445 013c 03F58063 		add	r3, r3, #1024
 446 0140 9C42     		cmp	r4, r3
 447 0142 01D1     		bne	.L51
 448              	.L50:
 449 0144 2B7A     		ldrb	r3, [r5, #8]	@ zero_extendqisi2
 450 0146 2386     		strh	r3, [r4, #48]	@ movhi
 451              	.L51:
 452 0148 0123     		movs	r3, #1
 453 014a A382     		strh	r3, [r4, #20]	@ movhi
 454 014c 38BD     		pop	{r3, r4, r5, pc}
 455              	.L74:
 456 014e 00BF     		.align	2
 457              	.L73:
 458 0150 002C0140 		.word	1073818624
 459 0154 00000000 		.word	.LC0
 460 0158 00100040 		.word	1073745920
 462              		.section	.text.TIM_OC1Init,"ax",%progbits
 463              		.align	1
 464              		.global	TIM_OC1Init
 465              		.thumb
 466              		.thumb_func
 468              	TIM_OC1Init:
 469              		@ args = 0, pretend = 0, frame = 0
 470              		@ frame_needed = 0, uses_anonymous_args = 0
 471 0000 674B     		ldr	r3, .L110
 472 0002 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 473 0006 9842     		cmp	r0, r3
 474 0008 0446     		mov	r4, r0
 475 000a 0D46     		mov	r5, r1
 476 000c 3BD0     		beq	.L76
 477 000e B0F1804F 		cmp	r0, #1073741824
 478 0012 38D0     		beq	.L76
 479 0014 A3F59433 		sub	r3, r3, #75776
 480 0018 9842     		cmp	r0, r3
 481 001a 34D0     		beq	.L76
 482 001c 03F58063 		add	r3, r3, #1024
 483 0020 9842     		cmp	r0, r3
 484 0022 30D0     		beq	.L76
 485 0024 03F58063 		add	r3, r3, #1024
 486 0028 9842     		cmp	r0, r3
 487 002a 2CD0     		beq	.L76
 488 002c 03F59433 		add	r3, r3, #75776
 489 0030 9842     		cmp	r0, r3
 490 0032 28D0     		beq	.L76
 491 0034 03F5C053 		add	r3, r3, #6144
 492 0038 9842     		cmp	r0, r3
 493 003a 24D0     		beq	.L76
 494 003c 03F58063 		add	r3, r3, #1024
 495 0040 9842     		cmp	r0, r3
 496 0042 20D0     		beq	.L76
 497 0044 03F58063 		add	r3, r3, #1024
 498 0048 9842     		cmp	r0, r3
 499 004a 1CD0     		beq	.L76
 500 004c A3F59E33 		sub	r3, r3, #80896
 501 0050 9842     		cmp	r0, r3
 502 0052 18D0     		beq	.L76
 503 0054 03F58063 		add	r3, r3, #1024
 504 0058 9842     		cmp	r0, r3
 505 005a 14D0     		beq	.L76
 506 005c 03F58063 		add	r3, r3, #1024
 507 0060 9842     		cmp	r0, r3
 508 0062 10D0     		beq	.L76
 509 0064 03F59033 		add	r3, r3, #73728
 510 0068 9842     		cmp	r0, r3
 511 006a 0CD0     		beq	.L76
 512 006c 03F58063 		add	r3, r3, #1024
 513 0070 9842     		cmp	r0, r3
 514 0072 08D0     		beq	.L76
 515 0074 03F58063 		add	r3, r3, #1024
 516 0078 9842     		cmp	r0, r3
 517 007a 04D0     		beq	.L76
 518 007c 4948     		ldr	r0, .L110+4
 519 007e 4FF48E71 		mov	r1, #284
 520 0082 FFF7FEFF 		bl	assert_err
 521              	.L76:
 522 0086 2B88     		ldrh	r3, [r5]
 523 0088 23F01002 		bic	r2, r3, #16
 524 008c 23F03003 		bic	r3, r3, #48
 525 0090 92B2     		uxth	r2, r2
 526 0092 33B1     		cbz	r3, .L77
 527 0094 602A     		cmp	r2, #96
 528 0096 04D0     		beq	.L77
 529 0098 4248     		ldr	r0, .L110+4
 530 009a 40F21D11 		movw	r1, #285
 531 009e FFF7FEFF 		bl	assert_err
 532              	.L77:
 533 00a2 6B88     		ldrh	r3, [r5, #2]
 534 00a4 012B     		cmp	r3, #1
 535 00a6 04D9     		bls	.L78
 536 00a8 3E48     		ldr	r0, .L110+4
 537 00aa 4FF48F71 		mov	r1, #286
 538 00ae FFF7FEFF 		bl	assert_err
 539              	.L78:
 540 00b2 2B89     		ldrh	r3, [r5, #8]
 541 00b4 23F00203 		bic	r3, r3, #2
 542 00b8 9BB2     		uxth	r3, r3
 543 00ba 23B1     		cbz	r3, .L79
 544 00bc 3948     		ldr	r0, .L110+4
 545 00be 40F21F11 		movw	r1, #287
 546 00c2 FFF7FEFF 		bl	assert_err
 547              	.L79:
 548 00c6 238C     		ldrh	r3, [r4, #32]
 549 00c8 B5F80080 		ldrh	r8, [r5]
 550 00cc 23F00103 		bic	r3, r3, #1
 551 00d0 1B04     		lsls	r3, r3, #16
 552 00d2 1B0C     		lsrs	r3, r3, #16
 553 00d4 2384     		strh	r3, [r4, #32]	@ movhi
 554 00d6 238C     		ldrh	r3, [r4, #32]
 555 00d8 A788     		ldrh	r7, [r4, #4]
 556 00da 228B     		ldrh	r2, [r4, #24]
 557 00dc 6E88     		ldrh	r6, [r5, #2]
 558 00de 22F07302 		bic	r2, r2, #115
 559 00e2 1204     		lsls	r2, r2, #16
 560 00e4 120C     		lsrs	r2, r2, #16
 561 00e6 42EA0808 		orr	r8, r2, r8
 562 00ea 2A89     		ldrh	r2, [r5, #8]
 563 00ec 23F00203 		bic	r3, r3, #2
 564 00f0 1B04     		lsls	r3, r3, #16
 565 00f2 1643     		orrs	r6, r6, r2
 566 00f4 1B0C     		lsrs	r3, r3, #16
 567 00f6 B6B2     		uxth	r6, r6
 568 00f8 1E43     		orrs	r6, r6, r3
 569 00fa 294B     		ldr	r3, .L110
 570 00fc BFB2     		uxth	r7, r7
 571 00fe 9C42     		cmp	r4, r3
 572 0100 0FD0     		beq	.L80
 573 0102 03F50063 		add	r3, r3, #2048
 574 0106 9C42     		cmp	r4, r3
 575 0108 0BD0     		beq	.L80
 576 010a 03F54063 		add	r3, r3, #3072
 577 010e 9C42     		cmp	r4, r3
 578 0110 07D0     		beq	.L80
 579 0112 03F58063 		add	r3, r3, #1024
 580 0116 9C42     		cmp	r4, r3
 581 0118 03D0     		beq	.L80
 582 011a 03F58063 		add	r3, r3, #1024
 583 011e 9C42     		cmp	r4, r3
 584 0120 36D1     		bne	.L81
 585              	.L80:
 586 0122 AB88     		ldrh	r3, [r5, #4]
 587 0124 23F00403 		bic	r3, r3, #4
 588 0128 9BB2     		uxth	r3, r3
 589 012a 23B1     		cbz	r3, .L82
 590 012c 1D48     		ldr	r0, .L110+4
 591 012e 4FF49E71 		mov	r1, #316
 592 0132 FFF7FEFF 		bl	assert_err
 593              	.L82:
 594 0136 6B89     		ldrh	r3, [r5, #10]
 595 0138 23F00803 		bic	r3, r3, #8
 596 013c 9BB2     		uxth	r3, r3
 597 013e 23B1     		cbz	r3, .L83
 598 0140 1848     		ldr	r0, .L110+4
 599 0142 40F23D11 		movw	r1, #317
 600 0146 FFF7FEFF 		bl	assert_err
 601              	.L83:
 602 014a EB89     		ldrh	r3, [r5, #14]
 603 014c 23F40073 		bic	r3, r3, #512
 604 0150 9BB2     		uxth	r3, r3
 605 0152 23B1     		cbz	r3, .L84
 606 0154 1348     		ldr	r0, .L110+4
 607 0156 4FF49F71 		mov	r1, #318
 608 015a FFF7FEFF 		bl	assert_err
 609              	.L84:
 610 015e AB89     		ldrh	r3, [r5, #12]
 611 0160 23F48073 		bic	r3, r3, #256
 612 0164 9BB2     		uxth	r3, r3
 613 0166 23B1     		cbz	r3, .L85
 614 0168 0E48     		ldr	r0, .L110+4
 615 016a 40F23F11 		movw	r1, #319
 616 016e FFF7FEFF 		bl	assert_err
 617              	.L85:
 618 0172 6A89     		ldrh	r2, [r5, #10]
 619 0174 26F00806 		bic	r6, r6, #8
 620 0178 1643     		orrs	r6, r6, r2
 621 017a AA88     		ldrh	r2, [r5, #4]
 622 017c 26F00406 		bic	r6, r6, #4
 623 0180 1643     		orrs	r6, r6, r2
 624 0182 AB89     		ldrh	r3, [r5, #12]
 625 0184 EA89     		ldrh	r2, [r5, #14]
 626 0186 27F44077 		bic	r7, r7, #768
 627 018a 1343     		orrs	r3, r3, r2
 628 018c 9BB2     		uxth	r3, r3
 629 018e 1F43     		orrs	r7, r7, r3
 630              	.L81:
 631 0190 EB88     		ldrh	r3, [r5, #6]
 632 0192 A780     		strh	r7, [r4, #4]	@ movhi
 633 0194 A4F81880 		strh	r8, [r4, #24]	@ movhi
 634 0198 A386     		strh	r3, [r4, #52]	@ movhi
 635 019a 2684     		strh	r6, [r4, #32]	@ movhi
 636 019c BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 637              	.L111:
 638              		.align	2
 639              	.L110:
 640 01a0 002C0140 		.word	1073818624
 641 01a4 00000000 		.word	.LC0
 643              		.section	.text.TIM_OC2Init,"ax",%progbits
 644              		.align	1
 645              		.global	TIM_OC2Init
 646              		.thumb
 647              		.thumb_func
 649              	TIM_OC2Init:
 650              		@ args = 0, pretend = 0, frame = 0
 651              		@ frame_needed = 0, uses_anonymous_args = 0
 652 0000 5B4B     		ldr	r3, .L147
 653 0002 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 654 0006 9842     		cmp	r0, r3
 655 0008 0446     		mov	r4, r0
 656 000a 0D46     		mov	r5, r1
 657 000c 23D0     		beq	.L113
 658 000e B0F1804F 		cmp	r0, #1073741824
 659 0012 20D0     		beq	.L113
 660 0014 A3F59433 		sub	r3, r3, #75776
 661 0018 9842     		cmp	r0, r3
 662 001a 1CD0     		beq	.L113
 663 001c 03F58063 		add	r3, r3, #1024
 664 0020 9842     		cmp	r0, r3
 665 0022 18D0     		beq	.L113
 666 0024 03F58063 		add	r3, r3, #1024
 667 0028 9842     		cmp	r0, r3
 668 002a 14D0     		beq	.L113
 669 002c 03F59433 		add	r3, r3, #75776
 670 0030 9842     		cmp	r0, r3
 671 0032 10D0     		beq	.L113
 672 0034 03F5C053 		add	r3, r3, #6144
 673 0038 9842     		cmp	r0, r3
 674 003a 0CD0     		beq	.L113
 675 003c A3F59A33 		sub	r3, r3, #78848
 676 0040 9842     		cmp	r0, r3
 677 0042 08D0     		beq	.L113
 678 0044 03F59433 		add	r3, r3, #75776
 679 0048 9842     		cmp	r0, r3
 680 004a 04D0     		beq	.L113
 681 004c 4948     		ldr	r0, .L147+4
 682 004e 40F26F11 		movw	r1, #367
 683 0052 FFF7FEFF 		bl	assert_err
 684              	.L113:
 685 0056 2B88     		ldrh	r3, [r5]
 686 0058 23F01002 		bic	r2, r3, #16
 687 005c 23F03003 		bic	r3, r3, #48
 688 0060 92B2     		uxth	r2, r2
 689 0062 33B1     		cbz	r3, .L114
 690 0064 602A     		cmp	r2, #96
 691 0066 04D0     		beq	.L114
 692 0068 4248     		ldr	r0, .L147+4
 693 006a 4FF4B871 		mov	r1, #368
 694 006e FFF7FEFF 		bl	assert_err
 695              	.L114:
 696 0072 6B88     		ldrh	r3, [r5, #2]
 697 0074 012B     		cmp	r3, #1
 698 0076 04D9     		bls	.L115
 699 0078 3E48     		ldr	r0, .L147+4
 700 007a 40F27111 		movw	r1, #369
 701 007e FFF7FEFF 		bl	assert_err
 702              	.L115:
 703 0082 2B89     		ldrh	r3, [r5, #8]
 704 0084 23F00203 		bic	r3, r3, #2
 705 0088 9BB2     		uxth	r3, r3
 706 008a 23B1     		cbz	r3, .L116
 707 008c 3948     		ldr	r0, .L147+4
 708 008e 4FF4B971 		mov	r1, #370
 709 0092 FFF7FEFF 		bl	assert_err
 710              	.L116:
 711 0096 238C     		ldrh	r3, [r4, #32]
 712 0098 B5F80080 		ldrh	r8, [r5]
 713 009c 23F01003 		bic	r3, r3, #16
 714 00a0 1B04     		lsls	r3, r3, #16
 715 00a2 1B0C     		lsrs	r3, r3, #16
 716 00a4 2384     		strh	r3, [r4, #32]	@ movhi
 717 00a6 268C     		ldrh	r6, [r4, #32]
 718 00a8 A788     		ldrh	r7, [r4, #4]
 719 00aa 238B     		ldrh	r3, [r4, #24]
 720 00ac 26F02006 		bic	r6, r6, #32
 721 00b0 23F4E643 		bic	r3, r3, #29440
 722 00b4 1B04     		lsls	r3, r3, #16
 723 00b6 1B0C     		lsrs	r3, r3, #16
 724 00b8 43EA0823 		orr	r3, r3, r8, lsl #8
 725 00bc 1FFA83F8 		uxth	r8, r3
 726 00c0 3604     		lsls	r6, r6, #16
 727 00c2 2B89     		ldrh	r3, [r5, #8]
 728 00c4 360C     		lsrs	r6, r6, #16
 729 00c6 46EA0316 		orr	r6, r6, r3, lsl #4
 730 00ca 6B88     		ldrh	r3, [r5, #2]
 731 00cc BFB2     		uxth	r7, r7
 732 00ce 46EA0316 		orr	r6, r6, r3, lsl #4
 733 00d2 274B     		ldr	r3, .L147
 734 00d4 B6B2     		uxth	r6, r6
 735 00d6 9C42     		cmp	r4, r3
 736 00d8 03D0     		beq	.L117
 737 00da 03F50063 		add	r3, r3, #2048
 738 00de 9C42     		cmp	r4, r3
 739 00e0 3DD1     		bne	.L118
 740              	.L117:
 741 00e2 AB88     		ldrh	r3, [r5, #4]
 742 00e4 23F00403 		bic	r3, r3, #4
 743 00e8 9BB2     		uxth	r3, r3
 744 00ea 23B1     		cbz	r3, .L119
 745 00ec 2148     		ldr	r0, .L147+4
 746 00ee 40F28F11 		movw	r1, #399
 747 00f2 FFF7FEFF 		bl	assert_err
 748              	.L119:
 749 00f6 6B89     		ldrh	r3, [r5, #10]
 750 00f8 23F00803 		bic	r3, r3, #8
 751 00fc 9BB2     		uxth	r3, r3
 752 00fe 23B1     		cbz	r3, .L120
 753 0100 1C48     		ldr	r0, .L147+4
 754 0102 4FF4C871 		mov	r1, #400
 755 0106 FFF7FEFF 		bl	assert_err
 756              	.L120:
 757 010a EB89     		ldrh	r3, [r5, #14]
 758 010c 23F40073 		bic	r3, r3, #512
 759 0110 9BB2     		uxth	r3, r3
 760 0112 23B1     		cbz	r3, .L121
 761 0114 1748     		ldr	r0, .L147+4
 762 0116 40F29111 		movw	r1, #401
 763 011a FFF7FEFF 		bl	assert_err
 764              	.L121:
 765 011e AB89     		ldrh	r3, [r5, #12]
 766 0120 23F48073 		bic	r3, r3, #256
 767 0124 9BB2     		uxth	r3, r3
 768 0126 23B1     		cbz	r3, .L122
 769 0128 1248     		ldr	r0, .L147+4
 770 012a 4FF4C971 		mov	r1, #402
 771 012e FFF7FEFF 		bl	assert_err
 772              	.L122:
 773 0132 6B89     		ldrh	r3, [r5, #10]
 774 0134 26F08006 		bic	r6, r6, #128
 775 0138 B6B2     		uxth	r6, r6
 776 013a 46EA0316 		orr	r6, r6, r3, lsl #4
 777 013e AB89     		ldrh	r3, [r5, #12]
 778 0140 4FF6BF72 		movw	r2, #65471
 779 0144 27F44067 		bic	r7, r7, #3072
 780 0148 3240     		ands	r2, r2, r6
 781 014a 47EA8307 		orr	r7, r7, r3, lsl #2
 782 014e AE88     		ldrh	r6, [r5, #4]
 783 0150 EB89     		ldrh	r3, [r5, #14]
 784 0152 42EA0616 		orr	r6, r2, r6, lsl #4
 785 0156 47EA8307 		orr	r7, r7, r3, lsl #2
 786 015a B6B2     		uxth	r6, r6
 787 015c BFB2     		uxth	r7, r7
 788              	.L118:
 789 015e EB88     		ldrh	r3, [r5, #6]
 790 0160 A780     		strh	r7, [r4, #4]	@ movhi
 791 0162 A4F81880 		strh	r8, [r4, #24]	@ movhi
 792 0166 2387     		strh	r3, [r4, #56]	@ movhi
 793 0168 2684     		strh	r6, [r4, #32]	@ movhi
 794 016a BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 795              	.L148:
 796 016e 00BF     		.align	2
 797              	.L147:
 798 0170 002C0140 		.word	1073818624
 799 0174 00000000 		.word	.LC0
 801              		.section	.text.TIM_OC3Init,"ax",%progbits
 802              		.align	1
 803              		.global	TIM_OC3Init
 804              		.thumb
 805              		.thumb_func
 807              	TIM_OC3Init:
 808              		@ args = 0, pretend = 0, frame = 0
 809              		@ frame_needed = 0, uses_anonymous_args = 0
 810 0000 544B     		ldr	r3, .L184
 811 0002 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 812 0006 9842     		cmp	r0, r3
 813 0008 0446     		mov	r4, r0
 814 000a 0D46     		mov	r5, r1
 815 000c 17D0     		beq	.L150
 816 000e B0F1804F 		cmp	r0, #1073741824
 817 0012 14D0     		beq	.L150
 818 0014 A3F59433 		sub	r3, r3, #75776
 819 0018 9842     		cmp	r0, r3
 820 001a 10D0     		beq	.L150
 821 001c 03F58063 		add	r3, r3, #1024
 822 0020 9842     		cmp	r0, r3
 823 0022 0CD0     		beq	.L150
 824 0024 03F58063 		add	r3, r3, #1024
 825 0028 9842     		cmp	r0, r3
 826 002a 08D0     		beq	.L150
 827 002c 03F59433 		add	r3, r3, #75776
 828 0030 9842     		cmp	r0, r3
 829 0032 04D0     		beq	.L150
 830 0034 4848     		ldr	r0, .L184+4
 831 0036 40F2C111 		movw	r1, #449
 832 003a FFF7FEFF 		bl	assert_err
 833              	.L150:
 834 003e 2B88     		ldrh	r3, [r5]
 835 0040 23F01002 		bic	r2, r3, #16
 836 0044 23F03003 		bic	r3, r3, #48
 837 0048 92B2     		uxth	r2, r2
 838 004a 33B1     		cbz	r3, .L151
 839 004c 602A     		cmp	r2, #96
 840 004e 04D0     		beq	.L151
 841 0050 4148     		ldr	r0, .L184+4
 842 0052 4FF4E171 		mov	r1, #450
 843 0056 FFF7FEFF 		bl	assert_err
 844              	.L151:
 845 005a 6B88     		ldrh	r3, [r5, #2]
 846 005c 012B     		cmp	r3, #1
 847 005e 04D9     		bls	.L152
 848 0060 3D48     		ldr	r0, .L184+4
 849 0062 40F2C311 		movw	r1, #451
 850 0066 FFF7FEFF 		bl	assert_err
 851              	.L152:
 852 006a 2B89     		ldrh	r3, [r5, #8]
 853 006c 23F00203 		bic	r3, r3, #2
 854 0070 9BB2     		uxth	r3, r3
 855 0072 23B1     		cbz	r3, .L153
 856 0074 3848     		ldr	r0, .L184+4
 857 0076 4FF4E271 		mov	r1, #452
 858 007a FFF7FEFF 		bl	assert_err
 859              	.L153:
 860 007e 238C     		ldrh	r3, [r4, #32]
 861 0080 B5F80080 		ldrh	r8, [r5]
 862 0084 23F48073 		bic	r3, r3, #256
 863 0088 1B04     		lsls	r3, r3, #16
 864 008a 1B0C     		lsrs	r3, r3, #16
 865 008c 2384     		strh	r3, [r4, #32]	@ movhi
 866 008e 268C     		ldrh	r6, [r4, #32]
 867 0090 A788     		ldrh	r7, [r4, #4]
 868 0092 A38B     		ldrh	r3, [r4, #28]
 869 0094 26F40076 		bic	r6, r6, #512
 870 0098 23F07303 		bic	r3, r3, #115
 871 009c 1B04     		lsls	r3, r3, #16
 872 009e 1B0C     		lsrs	r3, r3, #16
 873 00a0 43EA0808 		orr	r8, r3, r8
 874 00a4 3604     		lsls	r6, r6, #16
 875 00a6 2B89     		ldrh	r3, [r5, #8]
 876 00a8 360C     		lsrs	r6, r6, #16
 877 00aa 46EA0326 		orr	r6, r6, r3, lsl #8
 878 00ae 6B88     		ldrh	r3, [r5, #2]
 879 00b0 BFB2     		uxth	r7, r7
 880 00b2 46EA0326 		orr	r6, r6, r3, lsl #8
 881 00b6 274B     		ldr	r3, .L184
 882 00b8 B6B2     		uxth	r6, r6
 883 00ba 9C42     		cmp	r4, r3
 884 00bc 03D0     		beq	.L154
 885 00be 03F50063 		add	r3, r3, #2048
 886 00c2 9C42     		cmp	r4, r3
 887 00c4 3DD1     		bne	.L155
 888              	.L154:
 889 00c6 AB88     		ldrh	r3, [r5, #4]
 890 00c8 23F00403 		bic	r3, r3, #4
 891 00cc 9BB2     		uxth	r3, r3
 892 00ce 23B1     		cbz	r3, .L156
 893 00d0 2148     		ldr	r0, .L184+4
 894 00d2 4FF4F071 		mov	r1, #480
 895 00d6 FFF7FEFF 		bl	assert_err
 896              	.L156:
 897 00da 6B89     		ldrh	r3, [r5, #10]
 898 00dc 23F00803 		bic	r3, r3, #8
 899 00e0 9BB2     		uxth	r3, r3
 900 00e2 23B1     		cbz	r3, .L157
 901 00e4 1C48     		ldr	r0, .L184+4
 902 00e6 40F2E111 		movw	r1, #481
 903 00ea FFF7FEFF 		bl	assert_err
 904              	.L157:
 905 00ee EB89     		ldrh	r3, [r5, #14]
 906 00f0 23F40073 		bic	r3, r3, #512
 907 00f4 9BB2     		uxth	r3, r3
 908 00f6 23B1     		cbz	r3, .L158
 909 00f8 1748     		ldr	r0, .L184+4
 910 00fa 4FF4F171 		mov	r1, #482
 911 00fe FFF7FEFF 		bl	assert_err
 912              	.L158:
 913 0102 AB89     		ldrh	r3, [r5, #12]
 914 0104 23F48073 		bic	r3, r3, #256
 915 0108 9BB2     		uxth	r3, r3
 916 010a 23B1     		cbz	r3, .L159
 917 010c 1248     		ldr	r0, .L184+4
 918 010e 40F2E311 		movw	r1, #483
 919 0112 FFF7FEFF 		bl	assert_err
 920              	.L159:
 921 0116 6B89     		ldrh	r3, [r5, #10]
 922 0118 26F40066 		bic	r6, r6, #2048
 923 011c B6B2     		uxth	r6, r6
 924 011e 46EA0326 		orr	r6, r6, r3, lsl #8
 925 0122 AB89     		ldrh	r3, [r5, #12]
 926 0124 4FF6FF32 		movw	r2, #64511
 927 0128 27F44057 		bic	r7, r7, #12288
 928 012c 3240     		ands	r2, r2, r6
 929 012e 47EA0317 		orr	r7, r7, r3, lsl #4
 930 0132 AE88     		ldrh	r6, [r5, #4]
 931 0134 EB89     		ldrh	r3, [r5, #14]
 932 0136 42EA0626 		orr	r6, r2, r6, lsl #8
 933 013a 47EA0317 		orr	r7, r7, r3, lsl #4
 934 013e B6B2     		uxth	r6, r6
 935 0140 BFB2     		uxth	r7, r7
 936              	.L155:
 937 0142 EB88     		ldrh	r3, [r5, #6]
 938 0144 A780     		strh	r7, [r4, #4]	@ movhi
 939 0146 A4F81C80 		strh	r8, [r4, #28]	@ movhi
 940 014a A387     		strh	r3, [r4, #60]	@ movhi
 941 014c 2684     		strh	r6, [r4, #32]	@ movhi
 942 014e BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 943              	.L185:
 944 0152 00BF     		.align	2
 945              	.L184:
 946 0154 002C0140 		.word	1073818624
 947 0158 00000000 		.word	.LC0
 949              		.section	.text.TIM_OC4Init,"ax",%progbits
 950              		.align	1
 951              		.global	TIM_OC4Init
 952              		.thumb
 953              		.thumb_func
 955              	TIM_OC4Init:
 956              		@ args = 0, pretend = 0, frame = 0
 957              		@ frame_needed = 0, uses_anonymous_args = 0
 958 0000 3E4B     		ldr	r3, .L209
 959 0002 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 960 0006 9842     		cmp	r0, r3
 961 0008 0446     		mov	r4, r0
 962 000a 0D46     		mov	r5, r1
 963 000c 17D0     		beq	.L187
 964 000e B0F1804F 		cmp	r0, #1073741824
 965 0012 14D0     		beq	.L187
 966 0014 A3F59433 		sub	r3, r3, #75776
 967 0018 9842     		cmp	r0, r3
 968 001a 10D0     		beq	.L187
 969 001c 03F58063 		add	r3, r3, #1024
 970 0020 9842     		cmp	r0, r3
 971 0022 0CD0     		beq	.L187
 972 0024 03F58063 		add	r3, r3, #1024
 973 0028 9842     		cmp	r0, r3
 974 002a 08D0     		beq	.L187
 975 002c 03F59433 		add	r3, r3, #75776
 976 0030 9842     		cmp	r0, r3
 977 0032 04D0     		beq	.L187
 978 0034 3248     		ldr	r0, .L209+4
 979 0036 4FF40471 		mov	r1, #528
 980 003a FFF7FEFF 		bl	assert_err
 981              	.L187:
 982 003e 2B88     		ldrh	r3, [r5]
 983 0040 23F01002 		bic	r2, r3, #16
 984 0044 23F03003 		bic	r3, r3, #48
 985 0048 92B2     		uxth	r2, r2
 986 004a 33B1     		cbz	r3, .L188
 987 004c 602A     		cmp	r2, #96
 988 004e 04D0     		beq	.L188
 989 0050 2B48     		ldr	r0, .L209+4
 990 0052 40F21121 		movw	r1, #529
 991 0056 FFF7FEFF 		bl	assert_err
 992              	.L188:
 993 005a 6B88     		ldrh	r3, [r5, #2]
 994 005c 012B     		cmp	r3, #1
 995 005e 04D9     		bls	.L189
 996 0060 2748     		ldr	r0, .L209+4
 997 0062 40F21221 		movw	r1, #530
 998 0066 FFF7FEFF 		bl	assert_err
 999              	.L189:
 1000 006a 2B89     		ldrh	r3, [r5, #8]
 1001 006c 23F00203 		bic	r3, r3, #2
 1002 0070 9BB2     		uxth	r3, r3
 1003 0072 23B1     		cbz	r3, .L190
 1004 0074 2248     		ldr	r0, .L209+4
 1005 0076 40F21321 		movw	r1, #531
 1006 007a FFF7FEFF 		bl	assert_err
 1007              	.L190:
 1008 007e 238C     		ldrh	r3, [r4, #32]
 1009 0080 2E89     		ldrh	r6, [r5, #8]
 1010 0082 23F48053 		bic	r3, r3, #4096
 1011 0086 1B04     		lsls	r3, r3, #16
 1012 0088 1B0C     		lsrs	r3, r3, #16
 1013 008a 2384     		strh	r3, [r4, #32]	@ movhi
 1014 008c 238C     		ldrh	r3, [r4, #32]
 1015 008e A788     		ldrh	r7, [r4, #4]
 1016 0090 23F40053 		bic	r3, r3, #8192
 1017 0094 1B04     		lsls	r3, r3, #16
 1018 0096 A28B     		ldrh	r2, [r4, #28]
 1019 0098 1B0C     		lsrs	r3, r3, #16
 1020 009a 43EA0633 		orr	r3, r3, r6, lsl #12
 1021 009e 6E88     		ldrh	r6, [r5, #2]
 1022 00a0 22F4E642 		bic	r2, r2, #29440
 1023 00a4 B5F80080 		ldrh	r8, [r5]
 1024 00a8 43EA0636 		orr	r6, r3, r6, lsl #12
 1025 00ac 1204     		lsls	r2, r2, #16
 1026 00ae 134B     		ldr	r3, .L209
 1027 00b0 120C     		lsrs	r2, r2, #16
 1028 00b2 42EA0822 		orr	r2, r2, r8, lsl #8
 1029 00b6 9C42     		cmp	r4, r3
 1030 00b8 BFB2     		uxth	r7, r7
 1031 00ba 1FFA82F8 		uxth	r8, r2
 1032 00be B6B2     		uxth	r6, r6
 1033 00c0 03D0     		beq	.L191
 1034 00c2 03F50063 		add	r3, r3, #2048
 1035 00c6 9C42     		cmp	r4, r3
 1036 00c8 0FD1     		bne	.L192
 1037              	.L191:
 1038 00ca AB89     		ldrh	r3, [r5, #12]
 1039 00cc 23F48073 		bic	r3, r3, #256
 1040 00d0 9BB2     		uxth	r3, r3
 1041 00d2 23B1     		cbz	r3, .L193
 1042 00d4 0A48     		ldr	r0, .L209+4
 1043 00d6 4FF40C71 		mov	r1, #560
 1044 00da FFF7FEFF 		bl	assert_err
 1045              	.L193:
 1046 00de AB89     		ldrh	r3, [r5, #12]
 1047 00e0 27F48047 		bic	r7, r7, #16384
 1048 00e4 47EA8317 		orr	r7, r7, r3, lsl #6
 1049 00e8 BFB2     		uxth	r7, r7
 1050              	.L192:
 1051 00ea EB88     		ldrh	r3, [r5, #6]
 1052 00ec A780     		strh	r7, [r4, #4]	@ movhi
 1053 00ee A4F81C80 		strh	r8, [r4, #28]	@ movhi
 1054 00f2 A4F84030 		strh	r3, [r4, #64]	@ movhi
 1055 00f6 2684     		strh	r6, [r4, #32]	@ movhi
 1056 00f8 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 1057              	.L210:
 1058              		.align	2
 1059              	.L209:
 1060 00fc 002C0140 		.word	1073818624
 1061 0100 00000000 		.word	.LC0
 1063              		.section	.text.TIM_BDTRConfig,"ax",%progbits
 1064              		.align	1
 1065              		.global	TIM_BDTRConfig
 1066              		.thumb
 1067              		.thumb_func
 1069              	TIM_BDTRConfig:
 1070              		@ args = 0, pretend = 0, frame = 0
 1071              		@ frame_needed = 0, uses_anonymous_args = 0
 1072 0000 38B5     		push	{r3, r4, r5, lr}
 1073 0002 334B     		ldr	r3, .L237
 1074 0004 0546     		mov	r5, r0
 1075 0006 9842     		cmp	r0, r3
 1076 0008 0C46     		mov	r4, r1
 1077 000a 14D0     		beq	.L212
 1078 000c 03F50063 		add	r3, r3, #2048
 1079 0010 9842     		cmp	r0, r3
 1080 0012 10D0     		beq	.L212
 1081 0014 03F54063 		add	r3, r3, #3072
 1082 0018 9842     		cmp	r0, r3
 1083 001a 0CD0     		beq	.L212
 1084 001c 03F58063 		add	r3, r3, #1024
 1085 0020 9842     		cmp	r0, r3
 1086 0022 08D0     		beq	.L212
 1087 0024 03F58063 		add	r3, r3, #1024
 1088 0028 9842     		cmp	r0, r3
 1089 002a 04D0     		beq	.L212
 1090 002c 2948     		ldr	r0, .L237+4
 1091 002e 40F2CB21 		movw	r1, #715
 1092 0032 FFF7FEFF 		bl	assert_err
 1093              	.L212:
 1094 0036 2388     		ldrh	r3, [r4]
 1095 0038 23F40063 		bic	r3, r3, #2048
 1096 003c 9BB2     		uxth	r3, r3
 1097 003e 23B1     		cbz	r3, .L213
 1098 0040 2448     		ldr	r0, .L237+4
 1099 0042 4FF43371 		mov	r1, #716
 1100 0046 FFF7FEFF 		bl	assert_err
 1101              	.L213:
 1102 004a 6388     		ldrh	r3, [r4, #2]
 1103 004c 23F48063 		bic	r3, r3, #1024
 1104 0050 9BB2     		uxth	r3, r3
 1105 0052 23B1     		cbz	r3, .L214
 1106 0054 1F48     		ldr	r0, .L237+4
 1107 0056 40F2CD21 		movw	r1, #717
 1108 005a FFF7FEFF 		bl	assert_err
 1109              	.L214:
 1110 005e A388     		ldrh	r3, [r4, #4]
 1111 0060 23F44073 		bic	r3, r3, #768
 1112 0064 9BB2     		uxth	r3, r3
 1113 0066 23B1     		cbz	r3, .L215
 1114 0068 1A48     		ldr	r0, .L237+4
 1115 006a 40F2CE21 		movw	r1, #718
 1116 006e FFF7FEFF 		bl	assert_err
 1117              	.L215:
 1118 0072 2389     		ldrh	r3, [r4, #8]
 1119 0074 23F48053 		bic	r3, r3, #4096
 1120 0078 9BB2     		uxth	r3, r3
 1121 007a 23B1     		cbz	r3, .L216
 1122 007c 1548     		ldr	r0, .L237+4
 1123 007e 40F2CF21 		movw	r1, #719
 1124 0082 FFF7FEFF 		bl	assert_err
 1125              	.L216:
 1126 0086 6389     		ldrh	r3, [r4, #10]
 1127 0088 23F40053 		bic	r3, r3, #8192
 1128 008c 9BB2     		uxth	r3, r3
 1129 008e 23B1     		cbz	r3, .L217
 1130 0090 1048     		ldr	r0, .L237+4
 1131 0092 4FF43471 		mov	r1, #720
 1132 0096 FFF7FEFF 		bl	assert_err
 1133              	.L217:
 1134 009a A389     		ldrh	r3, [r4, #12]
 1135 009c 23F48043 		bic	r3, r3, #16384
 1136 00a0 9BB2     		uxth	r3, r3
 1137 00a2 23B1     		cbz	r3, .L218
 1138 00a4 0B48     		ldr	r0, .L237+4
 1139 00a6 40F2D121 		movw	r1, #721
 1140 00aa FFF7FEFF 		bl	assert_err
 1141              	.L218:
 1142 00ae 6288     		ldrh	r2, [r4, #2]
 1143 00b0 2388     		ldrh	r3, [r4]
 1144 00b2 1343     		orrs	r3, r3, r2
 1145 00b4 A288     		ldrh	r2, [r4, #4]
 1146 00b6 1343     		orrs	r3, r3, r2
 1147 00b8 E288     		ldrh	r2, [r4, #6]
 1148 00ba 1343     		orrs	r3, r3, r2
 1149 00bc 2289     		ldrh	r2, [r4, #8]
 1150 00be 1343     		orrs	r3, r3, r2
 1151 00c0 6289     		ldrh	r2, [r4, #10]
 1152 00c2 1343     		orrs	r3, r3, r2
 1153 00c4 A289     		ldrh	r2, [r4, #12]
 1154 00c6 1343     		orrs	r3, r3, r2
 1155 00c8 9BB2     		uxth	r3, r3
 1156 00ca A5F84430 		strh	r3, [r5, #68]	@ movhi
 1157 00ce 38BD     		pop	{r3, r4, r5, pc}
 1158              	.L238:
 1159              		.align	2
 1160              	.L237:
 1161 00d0 002C0140 		.word	1073818624
 1162 00d4 00000000 		.word	.LC0
 1164              		.section	.text.TIM_TimeBaseStructInit,"ax",%progbits
 1165              		.align	1
 1166              		.global	TIM_TimeBaseStructInit
 1167              		.thumb
 1168              		.thumb_func
 1170              	TIM_TimeBaseStructInit:
 1171              		@ args = 0, pretend = 0, frame = 0
 1172              		@ frame_needed = 0, uses_anonymous_args = 0
 1173              		@ link register save eliminated.
 1174 0000 4FF6FF73 		movw	r3, #65535
 1175 0004 8380     		strh	r3, [r0, #4]	@ movhi
 1176 0006 0023     		movs	r3, #0
 1177 0008 0380     		strh	r3, [r0]	@ movhi
 1178 000a C380     		strh	r3, [r0, #6]	@ movhi
 1179 000c 4380     		strh	r3, [r0, #2]	@ movhi
 1180 000e 0372     		strb	r3, [r0, #8]
 1181 0010 7047     		bx	lr
 1183              		.section	.text.TIM_OCStructInit,"ax",%progbits
 1184              		.align	1
 1185              		.global	TIM_OCStructInit
 1186              		.thumb
 1187              		.thumb_func
 1189              	TIM_OCStructInit:
 1190              		@ args = 0, pretend = 0, frame = 0
 1191              		@ frame_needed = 0, uses_anonymous_args = 0
 1192              		@ link register save eliminated.
 1193 0000 0023     		movs	r3, #0
 1194 0002 0380     		strh	r3, [r0]	@ movhi
 1195 0004 4380     		strh	r3, [r0, #2]	@ movhi
 1196 0006 8380     		strh	r3, [r0, #4]	@ movhi
 1197 0008 C380     		strh	r3, [r0, #6]	@ movhi
 1198 000a 0381     		strh	r3, [r0, #8]	@ movhi
 1199 000c 4381     		strh	r3, [r0, #10]	@ movhi
 1200 000e 8381     		strh	r3, [r0, #12]	@ movhi
 1201 0010 C381     		strh	r3, [r0, #14]	@ movhi
 1202 0012 7047     		bx	lr
 1204              		.section	.text.TIM_ICStructInit,"ax",%progbits
 1205              		.align	1
 1206              		.global	TIM_ICStructInit
 1207              		.thumb
 1208              		.thumb_func
 1210              	TIM_ICStructInit:
 1211              		@ args = 0, pretend = 0, frame = 0
 1212              		@ frame_needed = 0, uses_anonymous_args = 0
 1213              		@ link register save eliminated.
 1214 0000 0023     		movs	r3, #0
 1215 0002 0122     		movs	r2, #1
 1216 0004 0380     		strh	r3, [r0]	@ movhi
 1217 0006 4380     		strh	r3, [r0, #2]	@ movhi
 1218 0008 8280     		strh	r2, [r0, #4]	@ movhi
 1219 000a C380     		strh	r3, [r0, #6]	@ movhi
 1220 000c 0381     		strh	r3, [r0, #8]	@ movhi
 1221 000e 7047     		bx	lr
 1223              		.section	.text.TIM_BDTRStructInit,"ax",%progbits
 1224              		.align	1
 1225              		.global	TIM_BDTRStructInit
 1226              		.thumb
 1227              		.thumb_func
 1229              	TIM_BDTRStructInit:
 1230              		@ args = 0, pretend = 0, frame = 0
 1231              		@ frame_needed = 0, uses_anonymous_args = 0
 1232              		@ link register save eliminated.
 1233 0000 0023     		movs	r3, #0
 1234 0002 0380     		strh	r3, [r0]	@ movhi
 1235 0004 4380     		strh	r3, [r0, #2]	@ movhi
 1236 0006 8380     		strh	r3, [r0, #4]	@ movhi
 1237 0008 C380     		strh	r3, [r0, #6]	@ movhi
 1238 000a 0381     		strh	r3, [r0, #8]	@ movhi
 1239 000c 4381     		strh	r3, [r0, #10]	@ movhi
 1240 000e 8381     		strh	r3, [r0, #12]	@ movhi
 1241 0010 7047     		bx	lr
 1243              		.section	.text.TIM_Cmd,"ax",%progbits
 1244              		.align	1
 1245              		.global	TIM_Cmd
 1246              		.thumb
 1247              		.thumb_func
 1249              	TIM_Cmd:
 1250              		@ args = 0, pretend = 0, frame = 0
 1251              		@ frame_needed = 0, uses_anonymous_args = 0
 1252 0000 38B5     		push	{r3, r4, r5, lr}
 1253 0002 2F4B     		ldr	r3, .L253
 1254 0004 0446     		mov	r4, r0
 1255 0006 9842     		cmp	r0, r3
 1256 0008 0D46     		mov	r5, r1
 1257 000a 43D0     		beq	.L244
 1258 000c B0F1804F 		cmp	r0, #1073741824
 1259 0010 40D0     		beq	.L244
 1260 0012 A3F59433 		sub	r3, r3, #75776
 1261 0016 9842     		cmp	r0, r3
 1262 0018 3CD0     		beq	.L244
 1263 001a 03F58063 		add	r3, r3, #1024
 1264 001e 9842     		cmp	r0, r3
 1265 0020 38D0     		beq	.L244
 1266 0022 03F58063 		add	r3, r3, #1024
 1267 0026 9842     		cmp	r0, r3
 1268 0028 34D0     		beq	.L244
 1269 002a 03F58063 		add	r3, r3, #1024
 1270 002e 9842     		cmp	r0, r3
 1271 0030 30D0     		beq	.L244
 1272 0032 03F58063 		add	r3, r3, #1024
 1273 0036 9842     		cmp	r0, r3
 1274 0038 2CD0     		beq	.L244
 1275 003a 03F59033 		add	r3, r3, #73728
 1276 003e 9842     		cmp	r0, r3
 1277 0040 28D0     		beq	.L244
 1278 0042 03F5C053 		add	r3, r3, #6144
 1279 0046 9842     		cmp	r0, r3
 1280 0048 24D0     		beq	.L244
 1281 004a 03F58063 		add	r3, r3, #1024
 1282 004e 9842     		cmp	r0, r3
 1283 0050 20D0     		beq	.L244
 1284 0052 03F58063 		add	r3, r3, #1024
 1285 0056 9842     		cmp	r0, r3
 1286 0058 1CD0     		beq	.L244
 1287 005a A3F59E33 		sub	r3, r3, #80896
 1288 005e 9842     		cmp	r0, r3
 1289 0060 18D0     		beq	.L244
 1290 0062 03F58063 		add	r3, r3, #1024
 1291 0066 9842     		cmp	r0, r3
 1292 0068 14D0     		beq	.L244
 1293 006a 03F58063 		add	r3, r3, #1024
 1294 006e 9842     		cmp	r0, r3
 1295 0070 10D0     		beq	.L244
 1296 0072 03F59033 		add	r3, r3, #73728
 1297 0076 9842     		cmp	r0, r3
 1298 0078 0CD0     		beq	.L244
 1299 007a 03F58063 		add	r3, r3, #1024
 1300 007e 9842     		cmp	r0, r3
 1301 0080 08D0     		beq	.L244
 1302 0082 03F58063 		add	r3, r3, #1024
 1303 0086 9842     		cmp	r0, r3
 1304 0088 04D0     		beq	.L244
 1305 008a 0E48     		ldr	r0, .L253+4
 1306 008c 40F22931 		movw	r1, #809
 1307 0090 FFF7FEFF 		bl	assert_err
 1308              	.L244:
 1309 0094 012D     		cmp	r5, #1
 1310 0096 05D9     		bls	.L245
 1311 0098 0A48     		ldr	r0, .L253+4
 1312 009a 40F22A31 		movw	r1, #810
 1313 009e FFF7FEFF 		bl	assert_err
 1314 00a2 00E0     		b	.L246
 1315              	.L245:
 1316 00a4 25B1     		cbz	r5, .L247
 1317              	.L246:
 1318 00a6 2388     		ldrh	r3, [r4]
 1319 00a8 9BB2     		uxth	r3, r3
 1320 00aa 43F00103 		orr	r3, r3, #1
 1321 00ae 04E0     		b	.L252
 1322              	.L247:
 1323 00b0 2388     		ldrh	r3, [r4]
 1324 00b2 23F00103 		bic	r3, r3, #1
 1325 00b6 1B04     		lsls	r3, r3, #16
 1326 00b8 1B0C     		lsrs	r3, r3, #16
 1327              	.L252:
 1328 00ba 2380     		strh	r3, [r4]	@ movhi
 1329 00bc 38BD     		pop	{r3, r4, r5, pc}
 1330              	.L254:
 1331 00be 00BF     		.align	2
 1332              	.L253:
 1333 00c0 002C0140 		.word	1073818624
 1334 00c4 00000000 		.word	.LC0
 1336              		.section	.text.TIM_CtrlPWMOutputs,"ax",%progbits
 1337              		.align	1
 1338              		.global	TIM_CtrlPWMOutputs
 1339              		.thumb
 1340              		.thumb_func
 1342              	TIM_CtrlPWMOutputs:
 1343              		@ args = 0, pretend = 0, frame = 0
 1344              		@ frame_needed = 0, uses_anonymous_args = 0
 1345 0000 38B5     		push	{r3, r4, r5, lr}
 1346 0002 194B     		ldr	r3, .L262
 1347 0004 0446     		mov	r4, r0
 1348 0006 9842     		cmp	r0, r3
 1349 0008 0D46     		mov	r5, r1
 1350 000a 14D0     		beq	.L256
 1351 000c 03F50063 		add	r3, r3, #2048
 1352 0010 9842     		cmp	r0, r3
 1353 0012 10D0     		beq	.L256
 1354 0014 03F54063 		add	r3, r3, #3072
 1355 0018 9842     		cmp	r0, r3
 1356 001a 0CD0     		beq	.L256
 1357 001c 03F58063 		add	r3, r3, #1024
 1358 0020 9842     		cmp	r0, r3
 1359 0022 08D0     		beq	.L256
 1360 0024 03F58063 		add	r3, r3, #1024
 1361 0028 9842     		cmp	r0, r3
 1362 002a 04D0     		beq	.L256
 1363 002c 0F48     		ldr	r0, .L262+4
 1364 002e 40F24231 		movw	r1, #834
 1365 0032 FFF7FEFF 		bl	assert_err
 1366              	.L256:
 1367 0036 012D     		cmp	r5, #1
 1368 0038 05D9     		bls	.L257
 1369 003a 0C48     		ldr	r0, .L262+4
 1370 003c 40F24331 		movw	r1, #835
 1371 0040 FFF7FEFF 		bl	assert_err
 1372 0044 00E0     		b	.L258
 1373              	.L257:
 1374 0046 3DB1     		cbz	r5, .L259
 1375              	.L258:
 1376 0048 B4F84430 		ldrh	r3, [r4, #68]
 1377 004c 6FEA4343 		mvn	r3, r3, lsl #17
 1378 0050 6FEA5343 		mvn	r3, r3, lsr #17
 1379 0054 9BB2     		uxth	r3, r3
 1380 0056 03E0     		b	.L261
 1381              	.L259:
 1382 0058 B4F84430 		ldrh	r3, [r4, #68]
 1383 005c C3F30E03 		ubfx	r3, r3, #0, #15
 1384              	.L261:
 1385 0060 A4F84430 		strh	r3, [r4, #68]	@ movhi
 1386 0064 38BD     		pop	{r3, r4, r5, pc}
 1387              	.L263:
 1388 0066 00BF     		.align	2
 1389              	.L262:
 1390 0068 002C0140 		.word	1073818624
 1391 006c 00000000 		.word	.LC0
 1393              		.section	.text.TIM_ITConfig,"ax",%progbits
 1394              		.align	1
 1395              		.global	TIM_ITConfig
 1396              		.thumb
 1397              		.thumb_func
 1399              	TIM_ITConfig:
 1400              		@ args = 0, pretend = 0, frame = 0
 1401              		@ frame_needed = 0, uses_anonymous_args = 0
 1402 0000 334B     		ldr	r3, .L276
 1403 0002 70B5     		push	{r4, r5, r6, lr}
 1404 0004 9842     		cmp	r0, r3
 1405 0006 0446     		mov	r4, r0
 1406 0008 0D46     		mov	r5, r1
 1407 000a 1646     		mov	r6, r2
 1408 000c 43D0     		beq	.L265
 1409 000e B0F1804F 		cmp	r0, #1073741824
 1410 0012 40D0     		beq	.L265
 1411 0014 A3F59433 		sub	r3, r3, #75776
 1412 0018 9842     		cmp	r0, r3
 1413 001a 3CD0     		beq	.L265
 1414 001c 03F58063 		add	r3, r3, #1024
 1415 0020 9842     		cmp	r0, r3
 1416 0022 38D0     		beq	.L265
 1417 0024 03F58063 		add	r3, r3, #1024
 1418 0028 9842     		cmp	r0, r3
 1419 002a 34D0     		beq	.L265
 1420 002c 03F58063 		add	r3, r3, #1024
 1421 0030 9842     		cmp	r0, r3
 1422 0032 30D0     		beq	.L265
 1423 0034 03F58063 		add	r3, r3, #1024
 1424 0038 9842     		cmp	r0, r3
 1425 003a 2CD0     		beq	.L265
 1426 003c 03F59033 		add	r3, r3, #73728
 1427 0040 9842     		cmp	r0, r3
 1428 0042 28D0     		beq	.L265
 1429 0044 03F5C053 		add	r3, r3, #6144
 1430 0048 9842     		cmp	r0, r3
 1431 004a 24D0     		beq	.L265
 1432 004c 03F58063 		add	r3, r3, #1024
 1433 0050 9842     		cmp	r0, r3
 1434 0052 20D0     		beq	.L265
 1435 0054 03F58063 		add	r3, r3, #1024
 1436 0058 9842     		cmp	r0, r3
 1437 005a 1CD0     		beq	.L265
 1438 005c A3F59E33 		sub	r3, r3, #80896
 1439 0060 9842     		cmp	r0, r3
 1440 0062 18D0     		beq	.L265
 1441 0064 03F58063 		add	r3, r3, #1024
 1442 0068 9842     		cmp	r0, r3
 1443 006a 14D0     		beq	.L265
 1444 006c 03F58063 		add	r3, r3, #1024
 1445 0070 9842     		cmp	r0, r3
 1446 0072 10D0     		beq	.L265
 1447 0074 03F59033 		add	r3, r3, #73728
 1448 0078 9842     		cmp	r0, r3
 1449 007a 0CD0     		beq	.L265
 1450 007c 03F58063 		add	r3, r3, #1024
 1451 0080 9842     		cmp	r0, r3
 1452 0082 08D0     		beq	.L265
 1453 0084 03F58063 		add	r3, r3, #1024
 1454 0088 9842     		cmp	r0, r3
 1455 008a 04D0     		beq	.L265
 1456 008c 1148     		ldr	r0, .L276+4
 1457 008e 40F26B31 		movw	r1, #875
 1458 0092 FFF7FEFF 		bl	assert_err
 1459              	.L265:
 1460 0096 15F47F4F 		tst	r5, #65280
 1461 009a 00D1     		bne	.L266
 1462 009c 25B9     		cbnz	r5, .L267
 1463              	.L266:
 1464 009e 0D48     		ldr	r0, .L276+4
 1465 00a0 4FF45B71 		mov	r1, #876
 1466 00a4 FFF7FEFF 		bl	assert_err
 1467              	.L267:
 1468 00a8 012E     		cmp	r6, #1
 1469 00aa 05D9     		bls	.L268
 1470 00ac 0948     		ldr	r0, .L276+4
 1471 00ae 40F26D31 		movw	r1, #877
 1472 00b2 FFF7FEFF 		bl	assert_err
 1473 00b6 00E0     		b	.L269
 1474              	.L268:
 1475 00b8 1EB1     		cbz	r6, .L270
 1476              	.L269:
 1477 00ba A389     		ldrh	r3, [r4, #12]
 1478 00bc 9BB2     		uxth	r3, r3
 1479 00be 1D43     		orrs	r5, r5, r3
 1480 00c0 03E0     		b	.L275
 1481              	.L270:
 1482 00c2 A389     		ldrh	r3, [r4, #12]
 1483 00c4 9BB2     		uxth	r3, r3
 1484 00c6 23EA0505 		bic	r5, r3, r5
 1485              	.L275:
 1486 00ca A581     		strh	r5, [r4, #12]	@ movhi
 1487 00cc 70BD     		pop	{r4, r5, r6, pc}
 1488              	.L277:
 1489 00ce 00BF     		.align	2
 1490              	.L276:
 1491 00d0 002C0140 		.word	1073818624
 1492 00d4 00000000 		.word	.LC0
 1494              		.section	.text.TIM_GenerateEvent,"ax",%progbits
 1495              		.align	1
 1496              		.global	TIM_GenerateEvent
 1497              		.thumb
 1498              		.thumb_func
 1500              	TIM_GenerateEvent:
 1501              		@ args = 0, pretend = 0, frame = 0
 1502              		@ frame_needed = 0, uses_anonymous_args = 0
 1503 0000 38B5     		push	{r3, r4, r5, lr}
 1504 0002 2A4B     		ldr	r3, .L285
 1505 0004 0446     		mov	r4, r0
 1506 0006 9842     		cmp	r0, r3
 1507 0008 0D46     		mov	r5, r1
 1508 000a 43D0     		beq	.L279
 1509 000c B0F1804F 		cmp	r0, #1073741824
 1510 0010 40D0     		beq	.L279
 1511 0012 A3F59433 		sub	r3, r3, #75776
 1512 0016 9842     		cmp	r0, r3
 1513 0018 3CD0     		beq	.L279
 1514 001a 03F58063 		add	r3, r3, #1024
 1515 001e 9842     		cmp	r0, r3
 1516 0020 38D0     		beq	.L279
 1517 0022 03F58063 		add	r3, r3, #1024
 1518 0026 9842     		cmp	r0, r3
 1519 0028 34D0     		beq	.L279
 1520 002a 03F58063 		add	r3, r3, #1024
 1521 002e 9842     		cmp	r0, r3
 1522 0030 30D0     		beq	.L279
 1523 0032 03F58063 		add	r3, r3, #1024
 1524 0036 9842     		cmp	r0, r3
 1525 0038 2CD0     		beq	.L279
 1526 003a 03F59033 		add	r3, r3, #73728
 1527 003e 9842     		cmp	r0, r3
 1528 0040 28D0     		beq	.L279
 1529 0042 03F5C053 		add	r3, r3, #6144
 1530 0046 9842     		cmp	r0, r3
 1531 0048 24D0     		beq	.L279
 1532 004a 03F58063 		add	r3, r3, #1024
 1533 004e 9842     		cmp	r0, r3
 1534 0050 20D0     		beq	.L279
 1535 0052 03F58063 		add	r3, r3, #1024
 1536 0056 9842     		cmp	r0, r3
 1537 0058 1CD0     		beq	.L279
 1538 005a A3F59E33 		sub	r3, r3, #80896
 1539 005e 9842     		cmp	r0, r3
 1540 0060 18D0     		beq	.L279
 1541 0062 03F58063 		add	r3, r3, #1024
 1542 0066 9842     		cmp	r0, r3
 1543 0068 14D0     		beq	.L279
 1544 006a 03F58063 		add	r3, r3, #1024
 1545 006e 9842     		cmp	r0, r3
 1546 0070 10D0     		beq	.L279
 1547 0072 03F59033 		add	r3, r3, #73728
 1548 0076 9842     		cmp	r0, r3
 1549 0078 0CD0     		beq	.L279
 1550 007a 03F58063 		add	r3, r3, #1024
 1551 007e 9842     		cmp	r0, r3
 1552 0080 08D0     		beq	.L279
 1553 0082 03F58063 		add	r3, r3, #1024
 1554 0086 9842     		cmp	r0, r3
 1555 0088 04D0     		beq	.L279
 1556 008a 0948     		ldr	r0, .L285+4
 1557 008c 4FF46471 		mov	r1, #912
 1558 0090 FFF7FEFF 		bl	assert_err
 1559              	.L279:
 1560 0094 15F47F4F 		tst	r5, #65280
 1561 0098 00D1     		bne	.L280
 1562 009a 25B9     		cbnz	r5, .L281
 1563              	.L280:
 1564 009c 0448     		ldr	r0, .L285+4
 1565 009e 40F29131 		movw	r1, #913
 1566 00a2 FFF7FEFF 		bl	assert_err
 1567              	.L281:
 1568 00a6 A582     		strh	r5, [r4, #20]	@ movhi
 1569 00a8 38BD     		pop	{r3, r4, r5, pc}
 1570              	.L286:
 1571 00aa 00BF     		.align	2
 1572              	.L285:
 1573 00ac 002C0140 		.word	1073818624
 1574 00b0 00000000 		.word	.LC0
 1576              		.section	.text.TIM_DMAConfig,"ax",%progbits
 1577              		.align	1
 1578              		.global	TIM_DMAConfig
 1579              		.thumb
 1580              		.thumb_func
 1582              	TIM_DMAConfig:
 1583              		@ args = 0, pretend = 0, frame = 0
 1584              		@ frame_needed = 0, uses_anonymous_args = 0
 1585 0000 264B     		ldr	r3, .L309
 1586 0002 70B5     		push	{r4, r5, r6, lr}
 1587 0004 9842     		cmp	r0, r3
 1588 0006 0446     		mov	r4, r0
 1589 0008 0E46     		mov	r6, r1
 1590 000a 1546     		mov	r5, r2
 1591 000c 23D0     		beq	.L288
 1592 000e B0F1804F 		cmp	r0, #1073741824
 1593 0012 20D0     		beq	.L288
 1594 0014 A3F59433 		sub	r3, r3, #75776
 1595 0018 9842     		cmp	r0, r3
 1596 001a 1CD0     		beq	.L288
 1597 001c 03F58063 		add	r3, r3, #1024
 1598 0020 9842     		cmp	r0, r3
 1599 0022 18D0     		beq	.L288
 1600 0024 03F58063 		add	r3, r3, #1024
 1601 0028 9842     		cmp	r0, r3
 1602 002a 14D0     		beq	.L288
 1603 002c 03F59433 		add	r3, r3, #75776
 1604 0030 9842     		cmp	r0, r3
 1605 0032 10D0     		beq	.L288
 1606 0034 03F54063 		add	r3, r3, #3072
 1607 0038 9842     		cmp	r0, r3
 1608 003a 0CD0     		beq	.L288
 1609 003c 03F58063 		add	r3, r3, #1024
 1610 0040 9842     		cmp	r0, r3
 1611 0042 08D0     		beq	.L288
 1612 0044 03F58063 		add	r3, r3, #1024
 1613 0048 9842     		cmp	r0, r3
 1614 004a 04D0     		beq	.L288
 1615 004c 1448     		ldr	r0, .L309+4
 1616 004e 4FF46B71 		mov	r1, #940
 1617 0052 FFF7FEFF 		bl	assert_err
 1618              	.L288:
 1619 0056 122E     		cmp	r6, #18
 1620 0058 04D9     		bls	.L289
 1621 005a 1148     		ldr	r0, .L309+4
 1622 005c 40F2AD31 		movw	r1, #941
 1623 0060 FFF7FEFF 		bl	assert_err
 1624              	.L289:
 1625 0064 25F44073 		bic	r3, r5, #768
 1626 0068 25F48072 		bic	r2, r5, #256
 1627 006c 9BB2     		uxth	r3, r3
 1628 006e 92B2     		uxth	r2, r2
 1629 0070 83B1     		cbz	r3, .L290
 1630 0072 B3F5806F 		cmp	r3, #1024
 1631 0076 0DD0     		beq	.L290
 1632 0078 B3F5006F 		cmp	r3, #2048
 1633 007c 0AD0     		beq	.L290
 1634 007e B3F5406F 		cmp	r3, #3072
 1635 0082 07D0     		beq	.L290
 1636 0084 B2F5805F 		cmp	r2, #4096
 1637 0088 04D0     		beq	.L290
 1638 008a 0548     		ldr	r0, .L309+4
 1639 008c 40F2AE31 		movw	r1, #942
 1640 0090 FFF7FEFF 		bl	assert_err
 1641              	.L290:
 1642 0094 3543     		orrs	r5, r5, r6
 1643 0096 A4F84850 		strh	r5, [r4, #72]	@ movhi
 1644 009a 70BD     		pop	{r4, r5, r6, pc}
 1645              	.L310:
 1646              		.align	2
 1647              	.L309:
 1648 009c 002C0140 		.word	1073818624
 1649 00a0 00000000 		.word	.LC0
 1651              		.section	.text.TIM_DMACmd,"ax",%progbits
 1652              		.align	1
 1653              		.global	TIM_DMACmd
 1654              		.thumb
 1655              		.thumb_func
 1657              	TIM_DMACmd:
 1658              		@ args = 0, pretend = 0, frame = 0
 1659              		@ frame_needed = 0, uses_anonymous_args = 0
 1660 0000 274B     		ldr	r3, .L323
 1661 0002 70B5     		push	{r4, r5, r6, lr}
 1662 0004 9842     		cmp	r0, r3
 1663 0006 0446     		mov	r4, r0
 1664 0008 0D46     		mov	r5, r1
 1665 000a 1646     		mov	r6, r2
 1666 000c 2BD0     		beq	.L312
 1667 000e B0F1804F 		cmp	r0, #1073741824
 1668 0012 28D0     		beq	.L312
 1669 0014 A3F59433 		sub	r3, r3, #75776
 1670 0018 9842     		cmp	r0, r3
 1671 001a 24D0     		beq	.L312
 1672 001c 03F58063 		add	r3, r3, #1024
 1673 0020 9842     		cmp	r0, r3
 1674 0022 20D0     		beq	.L312
 1675 0024 03F58063 		add	r3, r3, #1024
 1676 0028 9842     		cmp	r0, r3
 1677 002a 1CD0     		beq	.L312
 1678 002c 03F58063 		add	r3, r3, #1024
 1679 0030 9842     		cmp	r0, r3
 1680 0032 18D0     		beq	.L312
 1681 0034 03F58063 		add	r3, r3, #1024
 1682 0038 9842     		cmp	r0, r3
 1683 003a 14D0     		beq	.L312
 1684 003c 03F59033 		add	r3, r3, #73728
 1685 0040 9842     		cmp	r0, r3
 1686 0042 10D0     		beq	.L312
 1687 0044 03F54063 		add	r3, r3, #3072
 1688 0048 9842     		cmp	r0, r3
 1689 004a 0CD0     		beq	.L312
 1690 004c 03F58063 		add	r3, r3, #1024
 1691 0050 9842     		cmp	r0, r3
 1692 0052 08D0     		beq	.L312
 1693 0054 03F58063 		add	r3, r3, #1024
 1694 0058 9842     		cmp	r0, r3
 1695 005a 04D0     		beq	.L312
 1696 005c 1148     		ldr	r0, .L323+4
 1697 005e 40F2C731 		movw	r1, #967
 1698 0062 FFF7FEFF 		bl	assert_err
 1699              	.L312:
 1700 0066 25F4FE43 		bic	r3, r5, #32512
 1701 006a 03B9     		cbnz	r3, .L313
 1702 006c 25B9     		cbnz	r5, .L314
 1703              	.L313:
 1704 006e 0D48     		ldr	r0, .L323+4
 1705 0070 4FF47271 		mov	r1, #968
 1706 0074 FFF7FEFF 		bl	assert_err
 1707              	.L314:
 1708 0078 012E     		cmp	r6, #1
 1709 007a 05D9     		bls	.L315
 1710 007c 0948     		ldr	r0, .L323+4
 1711 007e 40F2C931 		movw	r1, #969
 1712 0082 FFF7FEFF 		bl	assert_err
 1713 0086 00E0     		b	.L316
 1714              	.L315:
 1715 0088 1EB1     		cbz	r6, .L317
 1716              	.L316:
 1717 008a A389     		ldrh	r3, [r4, #12]
 1718 008c 9BB2     		uxth	r3, r3
 1719 008e 1D43     		orrs	r5, r5, r3
 1720 0090 03E0     		b	.L322
 1721              	.L317:
 1722 0092 A389     		ldrh	r3, [r4, #12]
 1723 0094 9BB2     		uxth	r3, r3
 1724 0096 23EA0505 		bic	r5, r3, r5
 1725              	.L322:
 1726 009a A581     		strh	r5, [r4, #12]	@ movhi
 1727 009c 70BD     		pop	{r4, r5, r6, pc}
 1728              	.L324:
 1729 009e 00BF     		.align	2
 1730              	.L323:
 1731 00a0 002C0140 		.word	1073818624
 1732 00a4 00000000 		.word	.LC0
 1734              		.section	.text.TIM_InternalClockConfig,"ax",%progbits
 1735              		.align	1
 1736              		.global	TIM_InternalClockConfig
 1737              		.thumb
 1738              		.thumb_func
 1740              	TIM_InternalClockConfig:
 1741              		@ args = 0, pretend = 0, frame = 0
 1742              		@ frame_needed = 0, uses_anonymous_args = 0
 1743 0000 174B     		ldr	r3, .L330
 1744 0002 10B5     		push	{r4, lr}
 1745 0004 9842     		cmp	r0, r3
 1746 0006 0446     		mov	r4, r0
 1747 0008 23D0     		beq	.L326
 1748 000a B0F1804F 		cmp	r0, #1073741824
 1749 000e 20D0     		beq	.L326
 1750 0010 A3F59433 		sub	r3, r3, #75776
 1751 0014 9842     		cmp	r0, r3
 1752 0016 1CD0     		beq	.L326
 1753 0018 03F58063 		add	r3, r3, #1024
 1754 001c 9842     		cmp	r0, r3
 1755 001e 18D0     		beq	.L326
 1756 0020 03F58063 		add	r3, r3, #1024
 1757 0024 9842     		cmp	r0, r3
 1758 0026 14D0     		beq	.L326
 1759 0028 03F59433 		add	r3, r3, #75776
 1760 002c 9842     		cmp	r0, r3
 1761 002e 10D0     		beq	.L326
 1762 0030 03F5C053 		add	r3, r3, #6144
 1763 0034 9842     		cmp	r0, r3
 1764 0036 0CD0     		beq	.L326
 1765 0038 A3F59A33 		sub	r3, r3, #78848
 1766 003c 9842     		cmp	r0, r3
 1767 003e 08D0     		beq	.L326
 1768 0040 03F59433 		add	r3, r3, #75776
 1769 0044 9842     		cmp	r0, r3
 1770 0046 04D0     		beq	.L326
 1771 0048 0648     		ldr	r0, .L330+4
 1772 004a 4FF47871 		mov	r1, #992
 1773 004e FFF7FEFF 		bl	assert_err
 1774              	.L326:
 1775 0052 2389     		ldrh	r3, [r4, #8]
 1776 0054 23F00703 		bic	r3, r3, #7
 1777 0058 1B04     		lsls	r3, r3, #16
 1778 005a 1B0C     		lsrs	r3, r3, #16
 1779 005c 2381     		strh	r3, [r4, #8]	@ movhi
 1780 005e 10BD     		pop	{r4, pc}
 1781              	.L331:
 1782              		.align	2
 1783              	.L330:
 1784 0060 002C0140 		.word	1073818624
 1785 0064 00000000 		.word	.LC0
 1787              		.section	.text.TIM_ETRConfig,"ax",%progbits
 1788              		.align	1
 1789              		.global	TIM_ETRConfig
 1790              		.thumb
 1791              		.thumb_func
 1793              	TIM_ETRConfig:
 1794              		@ args = 0, pretend = 0, frame = 0
 1795              		@ frame_needed = 0, uses_anonymous_args = 0
 1796 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 1797 0002 1F46     		mov	r7, r3
 1798 0004 1E4B     		ldr	r3, .L346
 1799 0006 0446     		mov	r4, r0
 1800 0008 9842     		cmp	r0, r3
 1801 000a 0D46     		mov	r5, r1
 1802 000c 1646     		mov	r6, r2
 1803 000e 17D0     		beq	.L333
 1804 0010 B0F1804F 		cmp	r0, #1073741824
 1805 0014 14D0     		beq	.L333
 1806 0016 A3F59433 		sub	r3, r3, #75776
 1807 001a 9842     		cmp	r0, r3
 1808 001c 10D0     		beq	.L333
 1809 001e 03F58063 		add	r3, r3, #1024
 1810 0022 9842     		cmp	r0, r3
 1811 0024 0CD0     		beq	.L333
 1812 0026 03F58063 		add	r3, r3, #1024
 1813 002a 9842     		cmp	r0, r3
 1814 002c 08D0     		beq	.L333
 1815 002e 03F59433 		add	r3, r3, #75776
 1816 0032 9842     		cmp	r0, r3
 1817 0034 04D0     		beq	.L333
 1818 0036 1348     		ldr	r0, .L346+4
 1819 0038 40F28141 		movw	r1, #1153
 1820 003c FFF7FEFF 		bl	assert_err
 1821              	.L333:
 1822 0040 25F44053 		bic	r3, r5, #12288
 1823 0044 23B1     		cbz	r3, .L334
 1824 0046 0F48     		ldr	r0, .L346+4
 1825 0048 40F28241 		movw	r1, #1154
 1826 004c FFF7FEFF 		bl	assert_err
 1827              	.L334:
 1828 0050 C6F30E03 		ubfx	r3, r6, #0, #15
 1829 0054 23B1     		cbz	r3, .L335
 1830 0056 0B48     		ldr	r0, .L346+4
 1831 0058 40F28341 		movw	r1, #1155
 1832 005c FFF7FEFF 		bl	assert_err
 1833              	.L335:
 1834 0060 0F2F     		cmp	r7, #15
 1835 0062 04D9     		bls	.L336
 1836 0064 0748     		ldr	r0, .L346+4
 1837 0066 40F28441 		movw	r1, #1156
 1838 006a FFF7FEFF 		bl	assert_err
 1839              	.L336:
 1840 006e 2389     		ldrh	r3, [r4, #8]
 1841 0070 46EA0726 		orr	r6, r6, r7, lsl #8
 1842 0074 DBB2     		uxtb	r3, r3
 1843 0076 1E43     		orrs	r6, r6, r3
 1844 0078 B6B2     		uxth	r6, r6
 1845 007a 3543     		orrs	r5, r5, r6
 1846 007c 2581     		strh	r5, [r4, #8]	@ movhi
 1847 007e F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 1848              	.L347:
 1849              		.align	2
 1850              	.L346:
 1851 0080 002C0140 		.word	1073818624
 1852 0084 00000000 		.word	.LC0
 1854              		.section	.text.TIM_ETRClockMode1Config,"ax",%progbits
 1855              		.align	1
 1856              		.global	TIM_ETRClockMode1Config
 1857              		.thumb
 1858              		.thumb_func
 1860              	TIM_ETRClockMode1Config:
 1861              		@ args = 0, pretend = 0, frame = 0
 1862              		@ frame_needed = 0, uses_anonymous_args = 0
 1863 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 1864 0002 1D46     		mov	r5, r3
 1865 0004 214B     		ldr	r3, .L362
 1866 0006 0446     		mov	r4, r0
 1867 0008 9842     		cmp	r0, r3
 1868 000a 0F46     		mov	r7, r1
 1869 000c 1646     		mov	r6, r2
 1870 000e 17D0     		beq	.L349
 1871 0010 B0F1804F 		cmp	r0, #1073741824
 1872 0014 14D0     		beq	.L349
 1873 0016 A3F59433 		sub	r3, r3, #75776
 1874 001a 9842     		cmp	r0, r3
 1875 001c 10D0     		beq	.L349
 1876 001e 03F58063 		add	r3, r3, #1024
 1877 0022 9842     		cmp	r0, r3
 1878 0024 0CD0     		beq	.L349
 1879 0026 03F58063 		add	r3, r3, #1024
 1880 002a 9842     		cmp	r0, r3
 1881 002c 08D0     		beq	.L349
 1882 002e 03F59433 		add	r3, r3, #75776
 1883 0032 9842     		cmp	r0, r3
 1884 0034 04D0     		beq	.L349
 1885 0036 1648     		ldr	r0, .L362+4
 1886 0038 4FF48761 		mov	r1, #1080
 1887 003c FFF7FEFF 		bl	assert_err
 1888              	.L349:
 1889 0040 27F44053 		bic	r3, r7, #12288
 1890 0044 23B1     		cbz	r3, .L350
 1891 0046 1248     		ldr	r0, .L362+4
 1892 0048 40F23941 		movw	r1, #1081
 1893 004c FFF7FEFF 		bl	assert_err
 1894              	.L350:
 1895 0050 C6F30E03 		ubfx	r3, r6, #0, #15
 1896 0054 23B1     		cbz	r3, .L351
 1897 0056 0E48     		ldr	r0, .L362+4
 1898 0058 40F23A41 		movw	r1, #1082
 1899 005c FFF7FEFF 		bl	assert_err
 1900              	.L351:
 1901 0060 0F2D     		cmp	r5, #15
 1902 0062 04D9     		bls	.L352
 1903 0064 0A48     		ldr	r0, .L362+4
 1904 0066 40F23B41 		movw	r1, #1083
 1905 006a FFF7FEFF 		bl	assert_err
 1906              	.L352:
 1907 006e 2B46     		mov	r3, r5
 1908 0070 2046     		mov	r0, r4
 1909 0072 3946     		mov	r1, r7
 1910 0074 3246     		mov	r2, r6
 1911 0076 FFF7FEFF 		bl	TIM_ETRConfig
 1912 007a 2389     		ldrh	r3, [r4, #8]
 1913 007c 23F07703 		bic	r3, r3, #119
 1914 0080 1B04     		lsls	r3, r3, #16
 1915 0082 1B0C     		lsrs	r3, r3, #16
 1916 0084 43F07703 		orr	r3, r3, #119
 1917 0088 2381     		strh	r3, [r4, #8]	@ movhi
 1918 008a F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 1919              	.L363:
 1920              		.align	2
 1921              	.L362:
 1922 008c 002C0140 		.word	1073818624
 1923 0090 00000000 		.word	.LC0
 1925              		.section	.text.TIM_ETRClockMode2Config,"ax",%progbits
 1926              		.align	1
 1927              		.global	TIM_ETRClockMode2Config
 1928              		.thumb
 1929              		.thumb_func
 1931              	TIM_ETRClockMode2Config:
 1932              		@ args = 0, pretend = 0, frame = 0
 1933              		@ frame_needed = 0, uses_anonymous_args = 0
 1934 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 1935 0002 1D46     		mov	r5, r3
 1936 0004 204B     		ldr	r3, .L378
 1937 0006 0446     		mov	r4, r0
 1938 0008 9842     		cmp	r0, r3
 1939 000a 0F46     		mov	r7, r1
 1940 000c 1646     		mov	r6, r2
 1941 000e 17D0     		beq	.L365
 1942 0010 B0F1804F 		cmp	r0, #1073741824
 1943 0014 14D0     		beq	.L365
 1944 0016 A3F59433 		sub	r3, r3, #75776
 1945 001a 9842     		cmp	r0, r3
 1946 001c 10D0     		beq	.L365
 1947 001e 03F58063 		add	r3, r3, #1024
 1948 0022 9842     		cmp	r0, r3
 1949 0024 0CD0     		beq	.L365
 1950 0026 03F58063 		add	r3, r3, #1024
 1951 002a 9842     		cmp	r0, r3
 1952 002c 08D0     		beq	.L365
 1953 002e 03F59433 		add	r3, r3, #75776
 1954 0032 9842     		cmp	r0, r3
 1955 0034 04D0     		beq	.L365
 1956 0036 1548     		ldr	r0, .L378+4
 1957 0038 40F26141 		movw	r1, #1121
 1958 003c FFF7FEFF 		bl	assert_err
 1959              	.L365:
 1960 0040 27F44053 		bic	r3, r7, #12288
 1961 0044 23B1     		cbz	r3, .L366
 1962 0046 1148     		ldr	r0, .L378+4
 1963 0048 40F26241 		movw	r1, #1122
 1964 004c FFF7FEFF 		bl	assert_err
 1965              	.L366:
 1966 0050 C6F30E03 		ubfx	r3, r6, #0, #15
 1967 0054 23B1     		cbz	r3, .L367
 1968 0056 0D48     		ldr	r0, .L378+4
 1969 0058 40F26341 		movw	r1, #1123
 1970 005c FFF7FEFF 		bl	assert_err
 1971              	.L367:
 1972 0060 0F2D     		cmp	r5, #15
 1973 0062 04D9     		bls	.L368
 1974 0064 0948     		ldr	r0, .L378+4
 1975 0066 40F26441 		movw	r1, #1124
 1976 006a FFF7FEFF 		bl	assert_err
 1977              	.L368:
 1978 006e 2B46     		mov	r3, r5
 1979 0070 2046     		mov	r0, r4
 1980 0072 3946     		mov	r1, r7
 1981 0074 3246     		mov	r2, r6
 1982 0076 FFF7FEFF 		bl	TIM_ETRConfig
 1983 007a 2389     		ldrh	r3, [r4, #8]
 1984 007c 9BB2     		uxth	r3, r3
 1985 007e 43F48043 		orr	r3, r3, #16384
 1986 0082 2381     		strh	r3, [r4, #8]	@ movhi
 1987 0084 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 1988              	.L379:
 1989 0086 00BF     		.align	2
 1990              	.L378:
 1991 0088 002C0140 		.word	1073818624
 1992 008c 00000000 		.word	.LC0
 1994              		.section	.text.TIM_PrescalerConfig,"ax",%progbits
 1995              		.align	1
 1996              		.global	TIM_PrescalerConfig
 1997              		.thumb
 1998              		.thumb_func
 2000              	TIM_PrescalerConfig:
 2001              		@ args = 0, pretend = 0, frame = 0
 2002              		@ frame_needed = 0, uses_anonymous_args = 0
 2003 0000 2A4B     		ldr	r3, .L386
 2004 0002 70B5     		push	{r4, r5, r6, lr}
 2005 0004 9842     		cmp	r0, r3
 2006 0006 0446     		mov	r4, r0
 2007 0008 0E46     		mov	r6, r1
 2008 000a 1546     		mov	r5, r2
 2009 000c 43D0     		beq	.L381
 2010 000e B0F1804F 		cmp	r0, #1073741824
 2011 0012 40D0     		beq	.L381
 2012 0014 A3F59433 		sub	r3, r3, #75776
 2013 0018 9842     		cmp	r0, r3
 2014 001a 3CD0     		beq	.L381
 2015 001c 03F58063 		add	r3, r3, #1024
 2016 0020 9842     		cmp	r0, r3
 2017 0022 38D0     		beq	.L381
 2018 0024 03F58063 		add	r3, r3, #1024
 2019 0028 9842     		cmp	r0, r3
 2020 002a 34D0     		beq	.L381
 2021 002c 03F58063 		add	r3, r3, #1024
 2022 0030 9842     		cmp	r0, r3
 2023 0032 30D0     		beq	.L381
 2024 0034 03F58063 		add	r3, r3, #1024
 2025 0038 9842     		cmp	r0, r3
 2026 003a 2CD0     		beq	.L381
 2027 003c 03F59033 		add	r3, r3, #73728
 2028 0040 9842     		cmp	r0, r3
 2029 0042 28D0     		beq	.L381
 2030 0044 03F5C053 		add	r3, r3, #6144
 2031 0048 9842     		cmp	r0, r3
 2032 004a 24D0     		beq	.L381
 2033 004c 03F58063 		add	r3, r3, #1024
 2034 0050 9842     		cmp	r0, r3
 2035 0052 20D0     		beq	.L381
 2036 0054 03F58063 		add	r3, r3, #1024
 2037 0058 9842     		cmp	r0, r3
 2038 005a 1CD0     		beq	.L381
 2039 005c A3F59E33 		sub	r3, r3, #80896
 2040 0060 9842     		cmp	r0, r3
 2041 0062 18D0     		beq	.L381
 2042 0064 03F58063 		add	r3, r3, #1024
 2043 0068 9842     		cmp	r0, r3
 2044 006a 14D0     		beq	.L381
 2045 006c 03F58063 		add	r3, r3, #1024
 2046 0070 9842     		cmp	r0, r3
 2047 0072 10D0     		beq	.L381
 2048 0074 03F59033 		add	r3, r3, #73728
 2049 0078 9842     		cmp	r0, r3
 2050 007a 0CD0     		beq	.L381
 2051 007c 03F58063 		add	r3, r3, #1024
 2052 0080 9842     		cmp	r0, r3
 2053 0082 08D0     		beq	.L381
 2054 0084 03F58063 		add	r3, r3, #1024
 2055 0088 9842     		cmp	r0, r3
 2056 008a 04D0     		beq	.L381
 2057 008c 0848     		ldr	r0, .L386+4
 2058 008e 40F29B41 		movw	r1, #1179
 2059 0092 FFF7FEFF 		bl	assert_err
 2060              	.L381:
 2061 0096 012D     		cmp	r5, #1
 2062 0098 04D9     		bls	.L382
 2063 009a 0548     		ldr	r0, .L386+4
 2064 009c 40F29C41 		movw	r1, #1180
 2065 00a0 FFF7FEFF 		bl	assert_err
 2066              	.L382:
 2067 00a4 2685     		strh	r6, [r4, #40]	@ movhi
 2068 00a6 A582     		strh	r5, [r4, #20]	@ movhi
 2069 00a8 70BD     		pop	{r4, r5, r6, pc}
 2070              	.L387:
 2071 00aa 00BF     		.align	2
 2072              	.L386:
 2073 00ac 002C0140 		.word	1073818624
 2074 00b0 00000000 		.word	.LC0
 2076              		.section	.text.TIM_CounterModeConfig,"ax",%progbits
 2077              		.align	1
 2078              		.global	TIM_CounterModeConfig
 2079              		.thumb
 2080              		.thumb_func
 2082              	TIM_CounterModeConfig:
 2083              		@ args = 0, pretend = 0, frame = 0
 2084              		@ frame_needed = 0, uses_anonymous_args = 0
 2085 0000 38B5     		push	{r3, r4, r5, lr}
 2086 0002 194B     		ldr	r3, .L403
 2087 0004 0446     		mov	r4, r0
 2088 0006 9842     		cmp	r0, r3
 2089 0008 0D46     		mov	r5, r1
 2090 000a 17D0     		beq	.L389
 2091 000c B0F1804F 		cmp	r0, #1073741824
 2092 0010 14D0     		beq	.L389
 2093 0012 A3F59433 		sub	r3, r3, #75776
 2094 0016 9842     		cmp	r0, r3
 2095 0018 10D0     		beq	.L389
 2096 001a 03F58063 		add	r3, r3, #1024
 2097 001e 9842     		cmp	r0, r3
 2098 0020 0CD0     		beq	.L389
 2099 0022 03F58063 		add	r3, r3, #1024
 2100 0026 9842     		cmp	r0, r3
 2101 0028 08D0     		beq	.L389
 2102 002a 03F59433 		add	r3, r3, #75776
 2103 002e 9842     		cmp	r0, r3
 2104 0030 04D0     		beq	.L389
 2105 0032 0E48     		ldr	r0, .L403+4
 2106 0034 40F2B341 		movw	r1, #1203
 2107 0038 FFF7FEFF 		bl	assert_err
 2108              	.L389:
 2109 003c 25F01003 		bic	r3, r5, #16
 2110 0040 53B1     		cbz	r3, .L390
 2111 0042 25F04003 		bic	r3, r5, #64
 2112 0046 202B     		cmp	r3, #32
 2113 0048 06D0     		beq	.L390
 2114 004a 402D     		cmp	r5, #64
 2115 004c 04D0     		beq	.L390
 2116 004e 0748     		ldr	r0, .L403+4
 2117 0050 40F2B441 		movw	r1, #1204
 2118 0054 FFF7FEFF 		bl	assert_err
 2119              	.L390:
 2120 0058 2388     		ldrh	r3, [r4]
 2121 005a 23F07003 		bic	r3, r3, #112
 2122 005e 1B04     		lsls	r3, r3, #16
 2123 0060 1B0C     		lsrs	r3, r3, #16
 2124 0062 2B43     		orrs	r3, r3, r5
 2125 0064 2380     		strh	r3, [r4]	@ movhi
 2126 0066 38BD     		pop	{r3, r4, r5, pc}
 2127              	.L404:
 2128              		.align	2
 2129              	.L403:
 2130 0068 002C0140 		.word	1073818624
 2131 006c 00000000 		.word	.LC0
 2133              		.section	.text.TIM_SelectInputTrigger,"ax",%progbits
 2134              		.align	1
 2135              		.global	TIM_SelectInputTrigger
 2136              		.thumb
 2137              		.thumb_func
 2139              	TIM_SelectInputTrigger:
 2140              		@ args = 0, pretend = 0, frame = 0
 2141              		@ frame_needed = 0, uses_anonymous_args = 0
 2142 0000 38B5     		push	{r3, r4, r5, lr}
 2143 0002 1E4B     		ldr	r3, .L417
 2144 0004 0446     		mov	r4, r0
 2145 0006 9842     		cmp	r0, r3
 2146 0008 0D46     		mov	r5, r1
 2147 000a 23D0     		beq	.L406
 2148 000c B0F1804F 		cmp	r0, #1073741824
 2149 0010 20D0     		beq	.L406
 2150 0012 A3F59433 		sub	r3, r3, #75776
 2151 0016 9842     		cmp	r0, r3
 2152 0018 1CD0     		beq	.L406
 2153 001a 03F58063 		add	r3, r3, #1024
 2154 001e 9842     		cmp	r0, r3
 2155 0020 18D0     		beq	.L406
 2156 0022 03F58063 		add	r3, r3, #1024
 2157 0026 9842     		cmp	r0, r3
 2158 0028 14D0     		beq	.L406
 2159 002a 03F59433 		add	r3, r3, #75776
 2160 002e 9842     		cmp	r0, r3
 2161 0030 10D0     		beq	.L406
 2162 0032 03F5C053 		add	r3, r3, #6144
 2163 0036 9842     		cmp	r0, r3
 2164 0038 0CD0     		beq	.L406
 2165 003a A3F59A33 		sub	r3, r3, #78848
 2166 003e 9842     		cmp	r0, r3
 2167 0040 08D0     		beq	.L406
 2168 0042 03F59433 		add	r3, r3, #75776
 2169 0046 9842     		cmp	r0, r3
 2170 0048 04D0     		beq	.L406
 2171 004a 0D48     		ldr	r0, .L417+4
 2172 004c 40F2D141 		movw	r1, #1233
 2173 0050 FFF7FEFF 		bl	assert_err
 2174              	.L406:
 2175 0054 25F03003 		bic	r3, r5, #48
 2176 0058 9BB2     		uxth	r3, r3
 2177 005a 33B1     		cbz	r3, .L407
 2178 005c 402B     		cmp	r3, #64
 2179 005e 04D0     		beq	.L407
 2180 0060 0748     		ldr	r0, .L417+4
 2181 0062 40F2D241 		movw	r1, #1234
 2182 0066 FFF7FEFF 		bl	assert_err
 2183              	.L407:
 2184 006a 2389     		ldrh	r3, [r4, #8]
 2185 006c 23F07003 		bic	r3, r3, #112
 2186 0070 1B04     		lsls	r3, r3, #16
 2187 0072 1B0C     		lsrs	r3, r3, #16
 2188 0074 2B43     		orrs	r3, r3, r5
 2189 0076 2381     		strh	r3, [r4, #8]	@ movhi
 2190 0078 38BD     		pop	{r3, r4, r5, pc}
 2191              	.L418:
 2192 007a 00BF     		.align	2
 2193              	.L417:
 2194 007c 002C0140 		.word	1073818624
 2195 0080 00000000 		.word	.LC0
 2197              		.section	.text.TIM_ITRxExternalClockConfig,"ax",%progbits
 2198              		.align	1
 2199              		.global	TIM_ITRxExternalClockConfig
 2200              		.thumb
 2201              		.thumb_func
 2203              	TIM_ITRxExternalClockConfig:
 2204              		@ args = 0, pretend = 0, frame = 0
 2205              		@ frame_needed = 0, uses_anonymous_args = 0
 2206 0000 38B5     		push	{r3, r4, r5, lr}
 2207 0002 1D4B     		ldr	r3, .L428
 2208 0004 0446     		mov	r4, r0
 2209 0006 9842     		cmp	r0, r3
 2210 0008 0D46     		mov	r5, r1
 2211 000a 23D0     		beq	.L420
 2212 000c B0F1804F 		cmp	r0, #1073741824
 2213 0010 20D0     		beq	.L420
 2214 0012 A3F59433 		sub	r3, r3, #75776
 2215 0016 9842     		cmp	r0, r3
 2216 0018 1CD0     		beq	.L420
 2217 001a 03F58063 		add	r3, r3, #1024
 2218 001e 9842     		cmp	r0, r3
 2219 0020 18D0     		beq	.L420
 2220 0022 03F58063 		add	r3, r3, #1024
 2221 0026 9842     		cmp	r0, r3
 2222 0028 14D0     		beq	.L420
 2223 002a 03F59433 		add	r3, r3, #75776
 2224 002e 9842     		cmp	r0, r3
 2225 0030 10D0     		beq	.L420
 2226 0032 03F5C053 		add	r3, r3, #6144
 2227 0036 9842     		cmp	r0, r3
 2228 0038 0CD0     		beq	.L420
 2229 003a A3F59A33 		sub	r3, r3, #78848
 2230 003e 9842     		cmp	r0, r3
 2231 0040 08D0     		beq	.L420
 2232 0042 03F59433 		add	r3, r3, #75776
 2233 0046 9842     		cmp	r0, r3
 2234 0048 04D0     		beq	.L420
 2235 004a 0C48     		ldr	r0, .L428+4
 2236 004c 40F2F331 		movw	r1, #1011
 2237 0050 FFF7FEFF 		bl	assert_err
 2238              	.L420:
 2239 0054 25F03003 		bic	r3, r5, #48
 2240 0058 23B1     		cbz	r3, .L421
 2241 005a 0848     		ldr	r0, .L428+4
 2242 005c 4FF47D71 		mov	r1, #1012
 2243 0060 FFF7FEFF 		bl	assert_err
 2244              	.L421:
 2245 0064 2046     		mov	r0, r4
 2246 0066 2946     		mov	r1, r5
 2247 0068 FFF7FEFF 		bl	TIM_SelectInputTrigger
 2248 006c 2389     		ldrh	r3, [r4, #8]
 2249 006e 9BB2     		uxth	r3, r3
 2250 0070 43F00703 		orr	r3, r3, #7
 2251 0074 2381     		strh	r3, [r4, #8]	@ movhi
 2252 0076 38BD     		pop	{r3, r4, r5, pc}
 2253              	.L429:
 2254              		.align	2
 2255              	.L428:
 2256 0078 002C0140 		.word	1073818624
 2257 007c 00000000 		.word	.LC0
 2259              		.section	.text.TIM_TIxExternalClockConfig,"ax",%progbits
 2260              		.align	1
 2261              		.global	TIM_TIxExternalClockConfig
 2262              		.thumb
 2263              		.thumb_func
 2265              	TIM_TIxExternalClockConfig:
 2266              		@ args = 0, pretend = 0, frame = 0
 2267              		@ frame_needed = 0, uses_anonymous_args = 0
 2268 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 2269 0002 1E46     		mov	r6, r3
 2270 0004 2C4B     		ldr	r3, .L449
 2271 0006 0446     		mov	r4, r0
 2272 0008 9842     		cmp	r0, r3
 2273 000a 0D46     		mov	r5, r1
 2274 000c 1746     		mov	r7, r2
 2275 000e 23D0     		beq	.L431
 2276 0010 B0F1804F 		cmp	r0, #1073741824
 2277 0014 20D0     		beq	.L431
 2278 0016 A3F59433 		sub	r3, r3, #75776
 2279 001a 9842     		cmp	r0, r3
 2280 001c 1CD0     		beq	.L431
 2281 001e 03F58063 		add	r3, r3, #1024
 2282 0022 9842     		cmp	r0, r3
 2283 0024 18D0     		beq	.L431
 2284 0026 03F58063 		add	r3, r3, #1024
 2285 002a 9842     		cmp	r0, r3
 2286 002c 14D0     		beq	.L431
 2287 002e 03F59433 		add	r3, r3, #75776
 2288 0032 9842     		cmp	r0, r3
 2289 0034 10D0     		beq	.L431
 2290 0036 03F5C053 		add	r3, r3, #6144
 2291 003a 9842     		cmp	r0, r3
 2292 003c 0CD0     		beq	.L431
 2293 003e A3F59A33 		sub	r3, r3, #78848
 2294 0042 9842     		cmp	r0, r3
 2295 0044 08D0     		beq	.L431
 2296 0046 03F59433 		add	r3, r3, #75776
 2297 004a 9842     		cmp	r0, r3
 2298 004c 04D0     		beq	.L431
 2299 004e 1B48     		ldr	r0, .L449+4
 2300 0050 40F20F41 		movw	r1, #1039
 2301 0054 FFF7FEFF 		bl	assert_err
 2302              	.L431:
 2303 0058 602D     		cmp	r5, #96
 2304 005a 08D0     		beq	.L432
 2305 005c 25F01003 		bic	r3, r5, #16
 2306 0060 402B     		cmp	r3, #64
 2307 0062 04D0     		beq	.L432
 2308 0064 1548     		ldr	r0, .L449+4
 2309 0066 4FF48261 		mov	r1, #1040
 2310 006a FFF7FEFF 		bl	assert_err
 2311              	.L432:
 2312 006e 27F00203 		bic	r3, r7, #2
 2313 0072 23B1     		cbz	r3, .L433
 2314 0074 1148     		ldr	r0, .L449+4
 2315 0076 40F21141 		movw	r1, #1041
 2316 007a FFF7FEFF 		bl	assert_err
 2317              	.L433:
 2318 007e 0F2E     		cmp	r6, #15
 2319 0080 04D9     		bls	.L434
 2320 0082 0E48     		ldr	r0, .L449+4
 2321 0084 40F21241 		movw	r1, #1042
 2322 0088 FFF7FEFF 		bl	assert_err
 2323              	.L434:
 2324 008c 602D     		cmp	r5, #96
 2325 008e 2046     		mov	r0, r4
 2326 0090 3946     		mov	r1, r7
 2327 0092 4FF00102 		mov	r2, #1
 2328 0096 3346     		mov	r3, r6
 2329 0098 02D1     		bne	.L435
 2330 009a FFF7FEFF 		bl	TI2_Config
 2331 009e 01E0     		b	.L436
 2332              	.L435:
 2333 00a0 FFF7FEFF 		bl	TI1_Config
 2334              	.L436:
 2335 00a4 2046     		mov	r0, r4
 2336 00a6 2946     		mov	r1, r5
 2337 00a8 FFF7FEFF 		bl	TIM_SelectInputTrigger
 2338 00ac 2389     		ldrh	r3, [r4, #8]
 2339 00ae 9BB2     		uxth	r3, r3
 2340 00b0 43F00703 		orr	r3, r3, #7
 2341 00b4 2381     		strh	r3, [r4, #8]	@ movhi
 2342 00b6 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 2343              	.L450:
 2344              		.align	2
 2345              	.L449:
 2346 00b8 002C0140 		.word	1073818624
 2347 00bc 00000000 		.word	.LC0
 2349              		.section	.text.TIM_EncoderInterfaceConfig,"ax",%progbits
 2350              		.align	1
 2351              		.global	TIM_EncoderInterfaceConfig
 2352              		.thumb
 2353              		.thumb_func
 2355              	TIM_EncoderInterfaceConfig:
 2356              		@ args = 0, pretend = 0, frame = 0
 2357              		@ frame_needed = 0, uses_anonymous_args = 0
 2358 0000 2DE9F843 		push	{r3, r4, r5, r6, r7, r8, r9, lr}
 2359 0004 9846     		mov	r8, r3
 2360 0006 2E4B     		ldr	r3, .L465
 2361 0008 0446     		mov	r4, r0
 2362 000a 9842     		cmp	r0, r3
 2363 000c 8946     		mov	r9, r1
 2364 000e 1746     		mov	r7, r2
 2365 0010 1BD0     		beq	.L452
 2366 0012 B0F1804F 		cmp	r0, #1073741824
 2367 0016 18D0     		beq	.L452
 2368 0018 A3F59433 		sub	r3, r3, #75776
 2369 001c 9842     		cmp	r0, r3
 2370 001e 14D0     		beq	.L452
 2371 0020 03F58063 		add	r3, r3, #1024
 2372 0024 9842     		cmp	r0, r3
 2373 0026 10D0     		beq	.L452
 2374 0028 03F58063 		add	r3, r3, #1024
 2375 002c 9842     		cmp	r0, r3
 2376 002e 0CD0     		beq	.L452
 2377 0030 03F59433 		add	r3, r3, #75776
 2378 0034 9842     		cmp	r0, r3
 2379 0036 08D0     		beq	.L452
 2380 0038 03F54063 		add	r3, r3, #3072
 2381 003c 9842     		cmp	r0, r3
 2382 003e 04D0     		beq	.L452
 2383 0040 2048     		ldr	r0, .L465+4
 2384 0042 4FF49F61 		mov	r1, #1272
 2385 0046 FFF7FEFF 		bl	assert_err
 2386              	.L452:
 2387 004a 09F1FF33 		add	r3, r9, #-1
 2388 004e 9BB2     		uxth	r3, r3
 2389 0050 022B     		cmp	r3, #2
 2390 0052 04D9     		bls	.L453
 2391 0054 1B48     		ldr	r0, .L465+4
 2392 0056 40F2F941 		movw	r1, #1273
 2393 005a FFF7FEFF 		bl	assert_err
 2394              	.L453:
 2395 005e 27F00203 		bic	r3, r7, #2
 2396 0062 23B1     		cbz	r3, .L454
 2397 0064 1748     		ldr	r0, .L465+4
 2398 0066 40F2FA41 		movw	r1, #1274
 2399 006a FFF7FEFF 		bl	assert_err
 2400              	.L454:
 2401 006e 28F00203 		bic	r3, r8, #2
 2402 0072 23B1     		cbz	r3, .L455
 2403 0074 1348     		ldr	r0, .L465+4
 2404 0076 40F2FB41 		movw	r1, #1275
 2405 007a FFF7FEFF 		bl	assert_err
 2406              	.L455:
 2407 007e 2689     		ldrh	r6, [r4, #8]
 2408 0080 208B     		ldrh	r0, [r4, #24]
 2409 0082 258C     		ldrh	r5, [r4, #32]
 2410 0084 20F44070 		bic	r0, r0, #768
 2411 0088 20F00300 		bic	r0, r0, #3
 2412 008c 25F02205 		bic	r5, r5, #34
 2413 0090 26F00706 		bic	r6, r6, #7
 2414 0094 0004     		lsls	r0, r0, #16
 2415 0096 2D04     		lsls	r5, r5, #16
 2416 0098 3604     		lsls	r6, r6, #16
 2417 009a 000C     		lsrs	r0, r0, #16
 2418 009c 2D0C     		lsrs	r5, r5, #16
 2419 009e 47EA0817 		orr	r7, r7, r8, lsl #4
 2420 00a2 360C     		lsrs	r6, r6, #16
 2421 00a4 40F48070 		orr	r0, r0, #256
 2422 00a8 3D43     		orrs	r5, r5, r7
 2423 00aa 49EA0606 		orr	r6, r9, r6
 2424 00ae 40F00100 		orr	r0, r0, #1
 2425 00b2 ADB2     		uxth	r5, r5
 2426 00b4 2681     		strh	r6, [r4, #8]	@ movhi
 2427 00b6 2083     		strh	r0, [r4, #24]	@ movhi
 2428 00b8 2584     		strh	r5, [r4, #32]	@ movhi
 2429 00ba BDE8F883 		pop	{r3, r4, r5, r6, r7, r8, r9, pc}
 2430              	.L466:
 2431 00be 00BF     		.align	2
 2432              	.L465:
 2433 00c0 002C0140 		.word	1073818624
 2434 00c4 00000000 		.word	.LC0
 2436              		.section	.text.TIM_ForcedOC1Config,"ax",%progbits
 2437              		.align	1
 2438              		.global	TIM_ForcedOC1Config
 2439              		.thumb
 2440              		.thumb_func
 2442              	TIM_ForcedOC1Config:
 2443              		@ args = 0, pretend = 0, frame = 0
 2444              		@ frame_needed = 0, uses_anonymous_args = 0
 2445 0000 38B5     		push	{r3, r4, r5, lr}
 2446 0002 294B     		ldr	r3, .L476
 2447 0004 0446     		mov	r4, r0
 2448 0006 9842     		cmp	r0, r3
 2449 0008 0D46     		mov	r5, r1
 2450 000a 3BD0     		beq	.L468
 2451 000c B0F1804F 		cmp	r0, #1073741824
 2452 0010 38D0     		beq	.L468
 2453 0012 A3F59433 		sub	r3, r3, #75776
 2454 0016 9842     		cmp	r0, r3
 2455 0018 34D0     		beq	.L468
 2456 001a 03F58063 		add	r3, r3, #1024
 2457 001e 9842     		cmp	r0, r3
 2458 0020 30D0     		beq	.L468
 2459 0022 03F58063 		add	r3, r3, #1024
 2460 0026 9842     		cmp	r0, r3
 2461 0028 2CD0     		beq	.L468
 2462 002a 03F59433 		add	r3, r3, #75776
 2463 002e 9842     		cmp	r0, r3
 2464 0030 28D0     		beq	.L468
 2465 0032 03F5C053 		add	r3, r3, #6144
 2466 0036 9842     		cmp	r0, r3
 2467 0038 24D0     		beq	.L468
 2468 003a 03F58063 		add	r3, r3, #1024
 2469 003e 9842     		cmp	r0, r3
 2470 0040 20D0     		beq	.L468
 2471 0042 03F58063 		add	r3, r3, #1024
 2472 0046 9842     		cmp	r0, r3
 2473 0048 1CD0     		beq	.L468
 2474 004a A3F59E33 		sub	r3, r3, #80896
 2475 004e 9842     		cmp	r0, r3
 2476 0050 18D0     		beq	.L468
 2477 0052 03F58063 		add	r3, r3, #1024
 2478 0056 9842     		cmp	r0, r3
 2479 0058 14D0     		beq	.L468
 2480 005a 03F58063 		add	r3, r3, #1024
 2481 005e 9842     		cmp	r0, r3
 2482 0060 10D0     		beq	.L468
 2483 0062 03F59033 		add	r3, r3, #73728
 2484 0066 9842     		cmp	r0, r3
 2485 0068 0CD0     		beq	.L468
 2486 006a 03F58063 		add	r3, r3, #1024
 2487 006e 9842     		cmp	r0, r3
 2488 0070 08D0     		beq	.L468
 2489 0072 03F58063 		add	r3, r3, #1024
 2490 0076 9842     		cmp	r0, r3
 2491 0078 04D0     		beq	.L468
 2492 007a 0C48     		ldr	r0, .L476+4
 2493 007c 40F22751 		movw	r1, #1319
 2494 0080 FFF7FEFF 		bl	assert_err
 2495              	.L468:
 2496 0084 25F01003 		bic	r3, r5, #16
 2497 0088 402B     		cmp	r3, #64
 2498 008a 04D0     		beq	.L469
 2499 008c 0748     		ldr	r0, .L476+4
 2500 008e 4FF4A561 		mov	r1, #1320
 2501 0092 FFF7FEFF 		bl	assert_err
 2502              	.L469:
 2503 0096 238B     		ldrh	r3, [r4, #24]
 2504 0098 23F07003 		bic	r3, r3, #112
 2505 009c 1B04     		lsls	r3, r3, #16
 2506 009e 1B0C     		lsrs	r3, r3, #16
 2507 00a0 2B43     		orrs	r3, r3, r5
 2508 00a2 2383     		strh	r3, [r4, #24]	@ movhi
 2509 00a4 38BD     		pop	{r3, r4, r5, pc}
 2510              	.L477:
 2511 00a6 00BF     		.align	2
 2512              	.L476:
 2513 00a8 002C0140 		.word	1073818624
 2514 00ac 00000000 		.word	.LC0
 2516              		.section	.text.TIM_ForcedOC2Config,"ax",%progbits
 2517              		.align	1
 2518              		.global	TIM_ForcedOC2Config
 2519              		.thumb
 2520              		.thumb_func
 2522              	TIM_ForcedOC2Config:
 2523              		@ args = 0, pretend = 0, frame = 0
 2524              		@ frame_needed = 0, uses_anonymous_args = 0
 2525 0000 38B5     		push	{r3, r4, r5, lr}
 2526 0002 1E4B     		ldr	r3, .L487
 2527 0004 0446     		mov	r4, r0
 2528 0006 9842     		cmp	r0, r3
 2529 0008 0D46     		mov	r5, r1
 2530 000a 23D0     		beq	.L479
 2531 000c B0F1804F 		cmp	r0, #1073741824
 2532 0010 20D0     		beq	.L479
 2533 0012 A3F59433 		sub	r3, r3, #75776
 2534 0016 9842     		cmp	r0, r3
 2535 0018 1CD0     		beq	.L479
 2536 001a 03F58063 		add	r3, r3, #1024
 2537 001e 9842     		cmp	r0, r3
 2538 0020 18D0     		beq	.L479
 2539 0022 03F58063 		add	r3, r3, #1024
 2540 0026 9842     		cmp	r0, r3
 2541 0028 14D0     		beq	.L479
 2542 002a 03F59433 		add	r3, r3, #75776
 2543 002e 9842     		cmp	r0, r3
 2544 0030 10D0     		beq	.L479
 2545 0032 03F5C053 		add	r3, r3, #6144
 2546 0036 9842     		cmp	r0, r3
 2547 0038 0CD0     		beq	.L479
 2548 003a A3F59A33 		sub	r3, r3, #78848
 2549 003e 9842     		cmp	r0, r3
 2550 0040 08D0     		beq	.L479
 2551 0042 03F59433 		add	r3, r3, #75776
 2552 0046 9842     		cmp	r0, r3
 2553 0048 04D0     		beq	.L479
 2554 004a 0D48     		ldr	r0, .L487+4
 2555 004c 40F23F51 		movw	r1, #1343
 2556 0050 FFF7FEFF 		bl	assert_err
 2557              	.L479:
 2558 0054 25F01003 		bic	r3, r5, #16
 2559 0058 402B     		cmp	r3, #64
 2560 005a 04D0     		beq	.L480
 2561 005c 0848     		ldr	r0, .L487+4
 2562 005e 4FF4A861 		mov	r1, #1344
 2563 0062 FFF7FEFF 		bl	assert_err
 2564              	.L480:
 2565 0066 238B     		ldrh	r3, [r4, #24]
 2566 0068 23F4E043 		bic	r3, r3, #28672
 2567 006c 1B04     		lsls	r3, r3, #16
 2568 006e 1B0C     		lsrs	r3, r3, #16
 2569 0070 43EA0523 		orr	r3, r3, r5, lsl #8
 2570 0074 9BB2     		uxth	r3, r3
 2571 0076 2383     		strh	r3, [r4, #24]	@ movhi
 2572 0078 38BD     		pop	{r3, r4, r5, pc}
 2573              	.L488:
 2574 007a 00BF     		.align	2
 2575              	.L487:
 2576 007c 002C0140 		.word	1073818624
 2577 0080 00000000 		.word	.LC0
 2579              		.section	.text.TIM_ForcedOC3Config,"ax",%progbits
 2580              		.align	1
 2581              		.global	TIM_ForcedOC3Config
 2582              		.thumb
 2583              		.thumb_func
 2585              	TIM_ForcedOC3Config:
 2586              		@ args = 0, pretend = 0, frame = 0
 2587              		@ frame_needed = 0, uses_anonymous_args = 0
 2588 0000 38B5     		push	{r3, r4, r5, lr}
 2589 0002 174B     		ldr	r3, .L498
 2590 0004 0446     		mov	r4, r0
 2591 0006 9842     		cmp	r0, r3
 2592 0008 0D46     		mov	r5, r1
 2593 000a 17D0     		beq	.L490
 2594 000c B0F1804F 		cmp	r0, #1073741824
 2595 0010 14D0     		beq	.L490
 2596 0012 A3F59433 		sub	r3, r3, #75776
 2597 0016 9842     		cmp	r0, r3
 2598 0018 10D0     		beq	.L490
 2599 001a 03F58063 		add	r3, r3, #1024
 2600 001e 9842     		cmp	r0, r3
 2601 0020 0CD0     		beq	.L490
 2602 0022 03F58063 		add	r3, r3, #1024
 2603 0026 9842     		cmp	r0, r3
 2604 0028 08D0     		beq	.L490
 2605 002a 03F59433 		add	r3, r3, #75776
 2606 002e 9842     		cmp	r0, r3
 2607 0030 04D0     		beq	.L490
 2608 0032 0C48     		ldr	r0, .L498+4
 2609 0034 40F25751 		movw	r1, #1367
 2610 0038 FFF7FEFF 		bl	assert_err
 2611              	.L490:
 2612 003c 25F01003 		bic	r3, r5, #16
 2613 0040 402B     		cmp	r3, #64
 2614 0042 04D0     		beq	.L491
 2615 0044 0748     		ldr	r0, .L498+4
 2616 0046 4FF4AB61 		mov	r1, #1368
 2617 004a FFF7FEFF 		bl	assert_err
 2618              	.L491:
 2619 004e A38B     		ldrh	r3, [r4, #28]
 2620 0050 23F07003 		bic	r3, r3, #112
 2621 0054 1B04     		lsls	r3, r3, #16
 2622 0056 1B0C     		lsrs	r3, r3, #16
 2623 0058 2B43     		orrs	r3, r3, r5
 2624 005a A383     		strh	r3, [r4, #28]	@ movhi
 2625 005c 38BD     		pop	{r3, r4, r5, pc}
 2626              	.L499:
 2627 005e 00BF     		.align	2
 2628              	.L498:
 2629 0060 002C0140 		.word	1073818624
 2630 0064 00000000 		.word	.LC0
 2632              		.section	.text.TIM_ForcedOC4Config,"ax",%progbits
 2633              		.align	1
 2634              		.global	TIM_ForcedOC4Config
 2635              		.thumb
 2636              		.thumb_func
 2638              	TIM_ForcedOC4Config:
 2639              		@ args = 0, pretend = 0, frame = 0
 2640              		@ frame_needed = 0, uses_anonymous_args = 0
 2641 0000 38B5     		push	{r3, r4, r5, lr}
 2642 0002 184B     		ldr	r3, .L509
 2643 0004 0446     		mov	r4, r0
 2644 0006 9842     		cmp	r0, r3
 2645 0008 0D46     		mov	r5, r1
 2646 000a 17D0     		beq	.L501
 2647 000c B0F1804F 		cmp	r0, #1073741824
 2648 0010 14D0     		beq	.L501
 2649 0012 A3F59433 		sub	r3, r3, #75776
 2650 0016 9842     		cmp	r0, r3
 2651 0018 10D0     		beq	.L501
 2652 001a 03F58063 		add	r3, r3, #1024
 2653 001e 9842     		cmp	r0, r3
 2654 0020 0CD0     		beq	.L501
 2655 0022 03F58063 		add	r3, r3, #1024
 2656 0026 9842     		cmp	r0, r3
 2657 0028 08D0     		beq	.L501
 2658 002a 03F59433 		add	r3, r3, #75776
 2659 002e 9842     		cmp	r0, r3
 2660 0030 04D0     		beq	.L501
 2661 0032 0D48     		ldr	r0, .L509+4
 2662 0034 40F26F51 		movw	r1, #1391
 2663 0038 FFF7FEFF 		bl	assert_err
 2664              	.L501:
 2665 003c 25F01003 		bic	r3, r5, #16
 2666 0040 402B     		cmp	r3, #64
 2667 0042 04D0     		beq	.L502
 2668 0044 0848     		ldr	r0, .L509+4
 2669 0046 4FF4AE61 		mov	r1, #1392
 2670 004a FFF7FEFF 		bl	assert_err
 2671              	.L502:
 2672 004e A38B     		ldrh	r3, [r4, #28]
 2673 0050 23F4E043 		bic	r3, r3, #28672
 2674 0054 1B04     		lsls	r3, r3, #16
 2675 0056 1B0C     		lsrs	r3, r3, #16
 2676 0058 43EA0523 		orr	r3, r3, r5, lsl #8
 2677 005c 9BB2     		uxth	r3, r3
 2678 005e A383     		strh	r3, [r4, #28]	@ movhi
 2679 0060 38BD     		pop	{r3, r4, r5, pc}
 2680              	.L510:
 2681 0062 00BF     		.align	2
 2682              	.L509:
 2683 0064 002C0140 		.word	1073818624
 2684 0068 00000000 		.word	.LC0
 2686              		.section	.text.TIM_ARRPreloadConfig,"ax",%progbits
 2687              		.align	1
 2688              		.global	TIM_ARRPreloadConfig
 2689              		.thumb
 2690              		.thumb_func
 2692              	TIM_ARRPreloadConfig:
 2693              		@ args = 0, pretend = 0, frame = 0
 2694              		@ frame_needed = 0, uses_anonymous_args = 0
 2695 0000 38B5     		push	{r3, r4, r5, lr}
 2696 0002 2F4B     		ldr	r3, .L521
 2697 0004 0446     		mov	r4, r0
 2698 0006 9842     		cmp	r0, r3
 2699 0008 0D46     		mov	r5, r1
 2700 000a 43D0     		beq	.L512
 2701 000c B0F1804F 		cmp	r0, #1073741824
 2702 0010 40D0     		beq	.L512
 2703 0012 A3F59433 		sub	r3, r3, #75776
 2704 0016 9842     		cmp	r0, r3
 2705 0018 3CD0     		beq	.L512
 2706 001a 03F58063 		add	r3, r3, #1024
 2707 001e 9842     		cmp	r0, r3
 2708 0020 38D0     		beq	.L512
 2709 0022 03F58063 		add	r3, r3, #1024
 2710 0026 9842     		cmp	r0, r3
 2711 0028 34D0     		beq	.L512
 2712 002a 03F58063 		add	r3, r3, #1024
 2713 002e 9842     		cmp	r0, r3
 2714 0030 30D0     		beq	.L512
 2715 0032 03F58063 		add	r3, r3, #1024
 2716 0036 9842     		cmp	r0, r3
 2717 0038 2CD0     		beq	.L512
 2718 003a 03F59033 		add	r3, r3, #73728
 2719 003e 9842     		cmp	r0, r3
 2720 0040 28D0     		beq	.L512
 2721 0042 03F5C053 		add	r3, r3, #6144
 2722 0046 9842     		cmp	r0, r3
 2723 0048 24D0     		beq	.L512
 2724 004a 03F58063 		add	r3, r3, #1024
 2725 004e 9842     		cmp	r0, r3
 2726 0050 20D0     		beq	.L512
 2727 0052 03F58063 		add	r3, r3, #1024
 2728 0056 9842     		cmp	r0, r3
 2729 0058 1CD0     		beq	.L512
 2730 005a A3F59E33 		sub	r3, r3, #80896
 2731 005e 9842     		cmp	r0, r3
 2732 0060 18D0     		beq	.L512
 2733 0062 03F58063 		add	r3, r3, #1024
 2734 0066 9842     		cmp	r0, r3
 2735 0068 14D0     		beq	.L512
 2736 006a 03F58063 		add	r3, r3, #1024
 2737 006e 9842     		cmp	r0, r3
 2738 0070 10D0     		beq	.L512
 2739 0072 03F59033 		add	r3, r3, #73728
 2740 0076 9842     		cmp	r0, r3
 2741 0078 0CD0     		beq	.L512
 2742 007a 03F58063 		add	r3, r3, #1024
 2743 007e 9842     		cmp	r0, r3
 2744 0080 08D0     		beq	.L512
 2745 0082 03F58063 		add	r3, r3, #1024
 2746 0086 9842     		cmp	r0, r3
 2747 0088 04D0     		beq	.L512
 2748 008a 0E48     		ldr	r0, .L521+4
 2749 008c 40F28451 		movw	r1, #1412
 2750 0090 FFF7FEFF 		bl	assert_err
 2751              	.L512:
 2752 0094 012D     		cmp	r5, #1
 2753 0096 05D9     		bls	.L513
 2754 0098 0A48     		ldr	r0, .L521+4
 2755 009a 40F28551 		movw	r1, #1413
 2756 009e FFF7FEFF 		bl	assert_err
 2757 00a2 00E0     		b	.L514
 2758              	.L513:
 2759 00a4 25B1     		cbz	r5, .L515
 2760              	.L514:
 2761 00a6 2388     		ldrh	r3, [r4]
 2762 00a8 9BB2     		uxth	r3, r3
 2763 00aa 43F08003 		orr	r3, r3, #128
 2764 00ae 04E0     		b	.L520
 2765              	.L515:
 2766 00b0 2388     		ldrh	r3, [r4]
 2767 00b2 23F08003 		bic	r3, r3, #128
 2768 00b6 1B04     		lsls	r3, r3, #16
 2769 00b8 1B0C     		lsrs	r3, r3, #16
 2770              	.L520:
 2771 00ba 2380     		strh	r3, [r4]	@ movhi
 2772 00bc 38BD     		pop	{r3, r4, r5, pc}
 2773              	.L522:
 2774 00be 00BF     		.align	2
 2775              	.L521:
 2776 00c0 002C0140 		.word	1073818624
 2777 00c4 00000000 		.word	.LC0
 2779              		.section	.text.TIM_SelectCOM,"ax",%progbits
 2780              		.align	1
 2781              		.global	TIM_SelectCOM
 2782              		.thumb
 2783              		.thumb_func
 2785              	TIM_SelectCOM:
 2786              		@ args = 0, pretend = 0, frame = 0
 2787              		@ frame_needed = 0, uses_anonymous_args = 0
 2788 0000 38B5     		push	{r3, r4, r5, lr}
 2789 0002 174B     		ldr	r3, .L530
 2790 0004 0446     		mov	r4, r0
 2791 0006 9842     		cmp	r0, r3
 2792 0008 0D46     		mov	r5, r1
 2793 000a 14D0     		beq	.L524
 2794 000c 03F50063 		add	r3, r3, #2048
 2795 0010 9842     		cmp	r0, r3
 2796 0012 10D0     		beq	.L524
 2797 0014 03F54063 		add	r3, r3, #3072
 2798 0018 9842     		cmp	r0, r3
 2799 001a 0CD0     		beq	.L524
 2800 001c 03F58063 		add	r3, r3, #1024
 2801 0020 9842     		cmp	r0, r3
 2802 0022 08D0     		beq	.L524
 2803 0024 03F58063 		add	r3, r3, #1024
 2804 0028 9842     		cmp	r0, r3
 2805 002a 04D0     		beq	.L524
 2806 002c 0D48     		ldr	r0, .L530+4
 2807 002e 40F29C51 		movw	r1, #1436
 2808 0032 FFF7FEFF 		bl	assert_err
 2809              	.L524:
 2810 0036 012D     		cmp	r5, #1
 2811 0038 05D9     		bls	.L525
 2812 003a 0A48     		ldr	r0, .L530+4
 2813 003c 40F29D51 		movw	r1, #1437
 2814 0040 FFF7FEFF 		bl	assert_err
 2815 0044 00E0     		b	.L526
 2816              	.L525:
 2817 0046 25B1     		cbz	r5, .L527
 2818              	.L526:
 2819 0048 A388     		ldrh	r3, [r4, #4]
 2820 004a 9BB2     		uxth	r3, r3
 2821 004c 43F00403 		orr	r3, r3, #4
 2822 0050 04E0     		b	.L529
 2823              	.L527:
 2824 0052 A388     		ldrh	r3, [r4, #4]
 2825 0054 23F00403 		bic	r3, r3, #4
 2826 0058 1B04     		lsls	r3, r3, #16
 2827 005a 1B0C     		lsrs	r3, r3, #16
 2828              	.L529:
 2829 005c A380     		strh	r3, [r4, #4]	@ movhi
 2830 005e 38BD     		pop	{r3, r4, r5, pc}
 2831              	.L531:
 2832              		.align	2
 2833              	.L530:
 2834 0060 002C0140 		.word	1073818624
 2835 0064 00000000 		.word	.LC0
 2837              		.section	.text.TIM_SelectCCDMA,"ax",%progbits
 2838              		.align	1
 2839              		.global	TIM_SelectCCDMA
 2840              		.thumb
 2841              		.thumb_func
 2843              	TIM_SelectCCDMA:
 2844              		@ args = 0, pretend = 0, frame = 0
 2845              		@ frame_needed = 0, uses_anonymous_args = 0
 2846 0000 38B5     		push	{r3, r4, r5, lr}
 2847 0002 1F4B     		ldr	r3, .L542
 2848 0004 0446     		mov	r4, r0
 2849 0006 9842     		cmp	r0, r3
 2850 0008 0D46     		mov	r5, r1
 2851 000a 23D0     		beq	.L533
 2852 000c B0F1804F 		cmp	r0, #1073741824
 2853 0010 20D0     		beq	.L533
 2854 0012 A3F59433 		sub	r3, r3, #75776
 2855 0016 9842     		cmp	r0, r3
 2856 0018 1CD0     		beq	.L533
 2857 001a 03F58063 		add	r3, r3, #1024
 2858 001e 9842     		cmp	r0, r3
 2859 0020 18D0     		beq	.L533
 2860 0022 03F58063 		add	r3, r3, #1024
 2861 0026 9842     		cmp	r0, r3
 2862 0028 14D0     		beq	.L533
 2863 002a 03F59433 		add	r3, r3, #75776
 2864 002e 9842     		cmp	r0, r3
 2865 0030 10D0     		beq	.L533
 2866 0032 03F54063 		add	r3, r3, #3072
 2867 0036 9842     		cmp	r0, r3
 2868 0038 0CD0     		beq	.L533
 2869 003a 03F58063 		add	r3, r3, #1024
 2870 003e 9842     		cmp	r0, r3
 2871 0040 08D0     		beq	.L533
 2872 0042 03F58063 		add	r3, r3, #1024
 2873 0046 9842     		cmp	r0, r3
 2874 0048 04D0     		beq	.L533
 2875 004a 0E48     		ldr	r0, .L542+4
 2876 004c 40F2B551 		movw	r1, #1461
 2877 0050 FFF7FEFF 		bl	assert_err
 2878              	.L533:
 2879 0054 012D     		cmp	r5, #1
 2880 0056 05D9     		bls	.L534
 2881 0058 0A48     		ldr	r0, .L542+4
 2882 005a 40F2B651 		movw	r1, #1462
 2883 005e FFF7FEFF 		bl	assert_err
 2884 0062 00E0     		b	.L535
 2885              	.L534:
 2886 0064 25B1     		cbz	r5, .L536
 2887              	.L535:
 2888 0066 A388     		ldrh	r3, [r4, #4]
 2889 0068 9BB2     		uxth	r3, r3
 2890 006a 43F00803 		orr	r3, r3, #8
 2891 006e 04E0     		b	.L541
 2892              	.L536:
 2893 0070 A388     		ldrh	r3, [r4, #4]
 2894 0072 23F00803 		bic	r3, r3, #8
 2895 0076 1B04     		lsls	r3, r3, #16
 2896 0078 1B0C     		lsrs	r3, r3, #16
 2897              	.L541:
 2898 007a A380     		strh	r3, [r4, #4]	@ movhi
 2899 007c 38BD     		pop	{r3, r4, r5, pc}
 2900              	.L543:
 2901 007e 00BF     		.align	2
 2902              	.L542:
 2903 0080 002C0140 		.word	1073818624
 2904 0084 00000000 		.word	.LC0
 2906              		.section	.text.TIM_CCPreloadControl,"ax",%progbits
 2907              		.align	1
 2908              		.global	TIM_CCPreloadControl
 2909              		.thumb
 2910              		.thumb_func
 2912              	TIM_CCPreloadControl:
 2913              		@ args = 0, pretend = 0, frame = 0
 2914              		@ frame_needed = 0, uses_anonymous_args = 0
 2915 0000 38B5     		push	{r3, r4, r5, lr}
 2916 0002 1B4B     		ldr	r3, .L554
 2917 0004 0446     		mov	r4, r0
 2918 0006 9842     		cmp	r0, r3
 2919 0008 0D46     		mov	r5, r1
 2920 000a 1BD0     		beq	.L545
 2921 000c B0F1804F 		cmp	r0, #1073741824
 2922 0010 18D0     		beq	.L545
 2923 0012 A3F59433 		sub	r3, r3, #75776
 2924 0016 9842     		cmp	r0, r3
 2925 0018 14D0     		beq	.L545
 2926 001a 03F58063 		add	r3, r3, #1024
 2927 001e 9842     		cmp	r0, r3
 2928 0020 10D0     		beq	.L545
 2929 0022 03F58063 		add	r3, r3, #1024
 2930 0026 9842     		cmp	r0, r3
 2931 0028 0CD0     		beq	.L545
 2932 002a 03F59433 		add	r3, r3, #75776
 2933 002e 9842     		cmp	r0, r3
 2934 0030 08D0     		beq	.L545
 2935 0032 03F54063 		add	r3, r3, #3072
 2936 0036 9842     		cmp	r0, r3
 2937 0038 04D0     		beq	.L545
 2938 003a 0E48     		ldr	r0, .L554+4
 2939 003c 40F2CE51 		movw	r1, #1486
 2940 0040 FFF7FEFF 		bl	assert_err
 2941              	.L545:
 2942 0044 012D     		cmp	r5, #1
 2943 0046 05D9     		bls	.L546
 2944 0048 0A48     		ldr	r0, .L554+4
 2945 004a 40F2CF51 		movw	r1, #1487
 2946 004e FFF7FEFF 		bl	assert_err
 2947 0052 00E0     		b	.L547
 2948              	.L546:
 2949 0054 25B1     		cbz	r5, .L548
 2950              	.L547:
 2951 0056 A388     		ldrh	r3, [r4, #4]
 2952 0058 9BB2     		uxth	r3, r3
 2953 005a 43F00103 		orr	r3, r3, #1
 2954 005e 04E0     		b	.L553
 2955              	.L548:
 2956 0060 A388     		ldrh	r3, [r4, #4]
 2957 0062 23F00103 		bic	r3, r3, #1
 2958 0066 1B04     		lsls	r3, r3, #16
 2959 0068 1B0C     		lsrs	r3, r3, #16
 2960              	.L553:
 2961 006a A380     		strh	r3, [r4, #4]	@ movhi
 2962 006c 38BD     		pop	{r3, r4, r5, pc}
 2963              	.L555:
 2964 006e 00BF     		.align	2
 2965              	.L554:
 2966 0070 002C0140 		.word	1073818624
 2967 0074 00000000 		.word	.LC0
 2969              		.section	.text.TIM_OC1PreloadConfig,"ax",%progbits
 2970              		.align	1
 2971              		.global	TIM_OC1PreloadConfig
 2972              		.thumb
 2973              		.thumb_func
 2975              	TIM_OC1PreloadConfig:
 2976              		@ args = 0, pretend = 0, frame = 0
 2977              		@ frame_needed = 0, uses_anonymous_args = 0
 2978 0000 38B5     		push	{r3, r4, r5, lr}
 2979 0002 284B     		ldr	r3, .L565
 2980 0004 0446     		mov	r4, r0
 2981 0006 9842     		cmp	r0, r3
 2982 0008 0D46     		mov	r5, r1
 2983 000a 3BD0     		beq	.L557
 2984 000c B0F1804F 		cmp	r0, #1073741824
 2985 0010 38D0     		beq	.L557
 2986 0012 A3F59433 		sub	r3, r3, #75776
 2987 0016 9842     		cmp	r0, r3
 2988 0018 34D0     		beq	.L557
 2989 001a 03F58063 		add	r3, r3, #1024
 2990 001e 9842     		cmp	r0, r3
 2991 0020 30D0     		beq	.L557
 2992 0022 03F58063 		add	r3, r3, #1024
 2993 0026 9842     		cmp	r0, r3
 2994 0028 2CD0     		beq	.L557
 2995 002a 03F59433 		add	r3, r3, #75776
 2996 002e 9842     		cmp	r0, r3
 2997 0030 28D0     		beq	.L557
 2998 0032 03F5C053 		add	r3, r3, #6144
 2999 0036 9842     		cmp	r0, r3
 3000 0038 24D0     		beq	.L557
 3001 003a 03F58063 		add	r3, r3, #1024
 3002 003e 9842     		cmp	r0, r3
 3003 0040 20D0     		beq	.L557
 3004 0042 03F58063 		add	r3, r3, #1024
 3005 0046 9842     		cmp	r0, r3
 3006 0048 1CD0     		beq	.L557
 3007 004a A3F59E33 		sub	r3, r3, #80896
 3008 004e 9842     		cmp	r0, r3
 3009 0050 18D0     		beq	.L557
 3010 0052 03F58063 		add	r3, r3, #1024
 3011 0056 9842     		cmp	r0, r3
 3012 0058 14D0     		beq	.L557
 3013 005a 03F58063 		add	r3, r3, #1024
 3014 005e 9842     		cmp	r0, r3
 3015 0060 10D0     		beq	.L557
 3016 0062 03F59033 		add	r3, r3, #73728
 3017 0066 9842     		cmp	r0, r3
 3018 0068 0CD0     		beq	.L557
 3019 006a 03F58063 		add	r3, r3, #1024
 3020 006e 9842     		cmp	r0, r3
 3021 0070 08D0     		beq	.L557
 3022 0072 03F58063 		add	r3, r3, #1024
 3023 0076 9842     		cmp	r0, r3
 3024 0078 04D0     		beq	.L557
 3025 007a 0B48     		ldr	r0, .L565+4
 3026 007c 40F2E951 		movw	r1, #1513
 3027 0080 FFF7FEFF 		bl	assert_err
 3028              	.L557:
 3029 0084 25F00803 		bic	r3, r5, #8
 3030 0088 23B1     		cbz	r3, .L558
 3031 008a 0748     		ldr	r0, .L565+4
 3032 008c 40F2EA51 		movw	r1, #1514
 3033 0090 FFF7FEFF 		bl	assert_err
 3034              	.L558:
 3035 0094 238B     		ldrh	r3, [r4, #24]
 3036 0096 23F00803 		bic	r3, r3, #8
 3037 009a 1B04     		lsls	r3, r3, #16
 3038 009c 1B0C     		lsrs	r3, r3, #16
 3039 009e 2B43     		orrs	r3, r3, r5
 3040 00a0 2383     		strh	r3, [r4, #24]	@ movhi
 3041 00a2 38BD     		pop	{r3, r4, r5, pc}
 3042              	.L566:
 3043              		.align	2
 3044              	.L565:
 3045 00a4 002C0140 		.word	1073818624
 3046 00a8 00000000 		.word	.LC0
 3048              		.section	.text.TIM_OC2PreloadConfig,"ax",%progbits
 3049              		.align	1
 3050              		.global	TIM_OC2PreloadConfig
 3051              		.thumb
 3052              		.thumb_func
 3054              	TIM_OC2PreloadConfig:
 3055              		@ args = 0, pretend = 0, frame = 0
 3056              		@ frame_needed = 0, uses_anonymous_args = 0
 3057 0000 38B5     		push	{r3, r4, r5, lr}
 3058 0002 1D4B     		ldr	r3, .L576
 3059 0004 0446     		mov	r4, r0
 3060 0006 9842     		cmp	r0, r3
 3061 0008 0D46     		mov	r5, r1
 3062 000a 23D0     		beq	.L568
 3063 000c B0F1804F 		cmp	r0, #1073741824
 3064 0010 20D0     		beq	.L568
 3065 0012 A3F59433 		sub	r3, r3, #75776
 3066 0016 9842     		cmp	r0, r3
 3067 0018 1CD0     		beq	.L568
 3068 001a 03F58063 		add	r3, r3, #1024
 3069 001e 9842     		cmp	r0, r3
 3070 0020 18D0     		beq	.L568
 3071 0022 03F58063 		add	r3, r3, #1024
 3072 0026 9842     		cmp	r0, r3
 3073 0028 14D0     		beq	.L568
 3074 002a 03F59433 		add	r3, r3, #75776
 3075 002e 9842     		cmp	r0, r3
 3076 0030 10D0     		beq	.L568
 3077 0032 03F5C053 		add	r3, r3, #6144
 3078 0036 9842     		cmp	r0, r3
 3079 0038 0CD0     		beq	.L568
 3080 003a A3F59A33 		sub	r3, r3, #78848
 3081 003e 9842     		cmp	r0, r3
 3082 0040 08D0     		beq	.L568
 3083 0042 03F59433 		add	r3, r3, #75776
 3084 0046 9842     		cmp	r0, r3
 3085 0048 04D0     		beq	.L568
 3086 004a 0C48     		ldr	r0, .L576+4
 3087 004c 40F20261 		movw	r1, #1538
 3088 0050 FFF7FEFF 		bl	assert_err
 3089              	.L568:
 3090 0054 25F00803 		bic	r3, r5, #8
 3091 0058 23B1     		cbz	r3, .L569
 3092 005a 0848     		ldr	r0, .L576+4
 3093 005c 40F20361 		movw	r1, #1539
 3094 0060 FFF7FEFF 		bl	assert_err
 3095              	.L569:
 3096 0064 238B     		ldrh	r3, [r4, #24]
 3097 0066 23F40063 		bic	r3, r3, #2048
 3098 006a 1B04     		lsls	r3, r3, #16
 3099 006c 1B0C     		lsrs	r3, r3, #16
 3100 006e 43EA0523 		orr	r3, r3, r5, lsl #8
 3101 0072 9BB2     		uxth	r3, r3
 3102 0074 2383     		strh	r3, [r4, #24]	@ movhi
 3103 0076 38BD     		pop	{r3, r4, r5, pc}
 3104              	.L577:
 3105              		.align	2
 3106              	.L576:
 3107 0078 002C0140 		.word	1073818624
 3108 007c 00000000 		.word	.LC0
 3110              		.section	.text.TIM_OC3PreloadConfig,"ax",%progbits
 3111              		.align	1
 3112              		.global	TIM_OC3PreloadConfig
 3113              		.thumb
 3114              		.thumb_func
 3116              	TIM_OC3PreloadConfig:
 3117              		@ args = 0, pretend = 0, frame = 0
 3118              		@ frame_needed = 0, uses_anonymous_args = 0
 3119 0000 38B5     		push	{r3, r4, r5, lr}
 3120 0002 164B     		ldr	r3, .L587
 3121 0004 0446     		mov	r4, r0
 3122 0006 9842     		cmp	r0, r3
 3123 0008 0D46     		mov	r5, r1
 3124 000a 17D0     		beq	.L579
 3125 000c B0F1804F 		cmp	r0, #1073741824
 3126 0010 14D0     		beq	.L579
 3127 0012 A3F59433 		sub	r3, r3, #75776
 3128 0016 9842     		cmp	r0, r3
 3129 0018 10D0     		beq	.L579
 3130 001a 03F58063 		add	r3, r3, #1024
 3131 001e 9842     		cmp	r0, r3
 3132 0020 0CD0     		beq	.L579
 3133 0022 03F58063 		add	r3, r3, #1024
 3134 0026 9842     		cmp	r0, r3
 3135 0028 08D0     		beq	.L579
 3136 002a 03F59433 		add	r3, r3, #75776
 3137 002e 9842     		cmp	r0, r3
 3138 0030 04D0     		beq	.L579
 3139 0032 0B48     		ldr	r0, .L587+4
 3140 0034 40F21A61 		movw	r1, #1562
 3141 0038 FFF7FEFF 		bl	assert_err
 3142              	.L579:
 3143 003c 25F00803 		bic	r3, r5, #8
 3144 0040 23B1     		cbz	r3, .L580
 3145 0042 0748     		ldr	r0, .L587+4
 3146 0044 40F21B61 		movw	r1, #1563
 3147 0048 FFF7FEFF 		bl	assert_err
 3148              	.L580:
 3149 004c A38B     		ldrh	r3, [r4, #28]
 3150 004e 23F00803 		bic	r3, r3, #8
 3151 0052 1B04     		lsls	r3, r3, #16
 3152 0054 1B0C     		lsrs	r3, r3, #16
 3153 0056 2B43     		orrs	r3, r3, r5
 3154 0058 A383     		strh	r3, [r4, #28]	@ movhi
 3155 005a 38BD     		pop	{r3, r4, r5, pc}
 3156              	.L588:
 3157              		.align	2
 3158              	.L587:
 3159 005c 002C0140 		.word	1073818624
 3160 0060 00000000 		.word	.LC0
 3162              		.section	.text.TIM_OC4PreloadConfig,"ax",%progbits
 3163              		.align	1
 3164              		.global	TIM_OC4PreloadConfig
 3165              		.thumb
 3166              		.thumb_func
 3168              	TIM_OC4PreloadConfig:
 3169              		@ args = 0, pretend = 0, frame = 0
 3170              		@ frame_needed = 0, uses_anonymous_args = 0
 3171 0000 38B5     		push	{r3, r4, r5, lr}
 3172 0002 174B     		ldr	r3, .L598
 3173 0004 0446     		mov	r4, r0
 3174 0006 9842     		cmp	r0, r3
 3175 0008 0D46     		mov	r5, r1
 3176 000a 17D0     		beq	.L590
 3177 000c B0F1804F 		cmp	r0, #1073741824
 3178 0010 14D0     		beq	.L590
 3179 0012 A3F59433 		sub	r3, r3, #75776
 3180 0016 9842     		cmp	r0, r3
 3181 0018 10D0     		beq	.L590
 3182 001a 03F58063 		add	r3, r3, #1024
 3183 001e 9842     		cmp	r0, r3
 3184 0020 0CD0     		beq	.L590
 3185 0022 03F58063 		add	r3, r3, #1024
 3186 0026 9842     		cmp	r0, r3
 3187 0028 08D0     		beq	.L590
 3188 002a 03F59433 		add	r3, r3, #75776
 3189 002e 9842     		cmp	r0, r3
 3190 0030 04D0     		beq	.L590
 3191 0032 0C48     		ldr	r0, .L598+4
 3192 0034 40F23261 		movw	r1, #1586
 3193 0038 FFF7FEFF 		bl	assert_err
 3194              	.L590:
 3195 003c 25F00803 		bic	r3, r5, #8
 3196 0040 23B1     		cbz	r3, .L591
 3197 0042 0848     		ldr	r0, .L598+4
 3198 0044 40F23361 		movw	r1, #1587
 3199 0048 FFF7FEFF 		bl	assert_err
 3200              	.L591:
 3201 004c A38B     		ldrh	r3, [r4, #28]
 3202 004e 23F40063 		bic	r3, r3, #2048
 3203 0052 1B04     		lsls	r3, r3, #16
 3204 0054 1B0C     		lsrs	r3, r3, #16
 3205 0056 43EA0523 		orr	r3, r3, r5, lsl #8
 3206 005a 9BB2     		uxth	r3, r3
 3207 005c A383     		strh	r3, [r4, #28]	@ movhi
 3208 005e 38BD     		pop	{r3, r4, r5, pc}
 3209              	.L599:
 3210              		.align	2
 3211              	.L598:
 3212 0060 002C0140 		.word	1073818624
 3213 0064 00000000 		.word	.LC0
 3215              		.section	.text.TIM_OC1FastConfig,"ax",%progbits
 3216              		.align	1
 3217              		.global	TIM_OC1FastConfig
 3218              		.thumb
 3219              		.thumb_func
 3221              	TIM_OC1FastConfig:
 3222              		@ args = 0, pretend = 0, frame = 0
 3223              		@ frame_needed = 0, uses_anonymous_args = 0
 3224 0000 38B5     		push	{r3, r4, r5, lr}
 3225 0002 284B     		ldr	r3, .L609
 3226 0004 0446     		mov	r4, r0
 3227 0006 9842     		cmp	r0, r3
 3228 0008 0D46     		mov	r5, r1
 3229 000a 3BD0     		beq	.L601
 3230 000c B0F1804F 		cmp	r0, #1073741824
 3231 0010 38D0     		beq	.L601
 3232 0012 A3F59433 		sub	r3, r3, #75776
 3233 0016 9842     		cmp	r0, r3
 3234 0018 34D0     		beq	.L601
 3235 001a 03F58063 		add	r3, r3, #1024
 3236 001e 9842     		cmp	r0, r3
 3237 0020 30D0     		beq	.L601
 3238 0022 03F58063 		add	r3, r3, #1024
 3239 0026 9842     		cmp	r0, r3
 3240 0028 2CD0     		beq	.L601
 3241 002a 03F59433 		add	r3, r3, #75776
 3242 002e 9842     		cmp	r0, r3
 3243 0030 28D0     		beq	.L601
 3244 0032 03F5C053 		add	r3, r3, #6144
 3245 0036 9842     		cmp	r0, r3
 3246 0038 24D0     		beq	.L601
 3247 003a 03F58063 		add	r3, r3, #1024
 3248 003e 9842     		cmp	r0, r3
 3249 0040 20D0     		beq	.L601
 3250 0042 03F58063 		add	r3, r3, #1024
 3251 0046 9842     		cmp	r0, r3
 3252 0048 1CD0     		beq	.L601
 3253 004a A3F59E33 		sub	r3, r3, #80896
 3254 004e 9842     		cmp	r0, r3
 3255 0050 18D0     		beq	.L601
 3256 0052 03F58063 		add	r3, r3, #1024
 3257 0056 9842     		cmp	r0, r3
 3258 0058 14D0     		beq	.L601
 3259 005a 03F58063 		add	r3, r3, #1024
 3260 005e 9842     		cmp	r0, r3
 3261 0060 10D0     		beq	.L601
 3262 0062 03F59033 		add	r3, r3, #73728
 3263 0066 9842     		cmp	r0, r3
 3264 0068 0CD0     		beq	.L601
 3265 006a 03F58063 		add	r3, r3, #1024
 3266 006e 9842     		cmp	r0, r3
 3267 0070 08D0     		beq	.L601
 3268 0072 03F58063 		add	r3, r3, #1024
 3269 0076 9842     		cmp	r0, r3
 3270 0078 04D0     		beq	.L601
 3271 007a 0B48     		ldr	r0, .L609+4
 3272 007c 40F24A61 		movw	r1, #1610
 3273 0080 FFF7FEFF 		bl	assert_err
 3274              	.L601:
 3275 0084 25F00403 		bic	r3, r5, #4
 3276 0088 23B1     		cbz	r3, .L602
 3277 008a 0748     		ldr	r0, .L609+4
 3278 008c 40F24B61 		movw	r1, #1611
 3279 0090 FFF7FEFF 		bl	assert_err
 3280              	.L602:
 3281 0094 238B     		ldrh	r3, [r4, #24]
 3282 0096 23F00403 		bic	r3, r3, #4
 3283 009a 1B04     		lsls	r3, r3, #16
 3284 009c 1B0C     		lsrs	r3, r3, #16
 3285 009e 2B43     		orrs	r3, r3, r5
 3286 00a0 2383     		strh	r3, [r4, #24]	@ movhi
 3287 00a2 38BD     		pop	{r3, r4, r5, pc}
 3288              	.L610:
 3289              		.align	2
 3290              	.L609:
 3291 00a4 002C0140 		.word	1073818624
 3292 00a8 00000000 		.word	.LC0
 3294              		.section	.text.TIM_OC2FastConfig,"ax",%progbits
 3295              		.align	1
 3296              		.global	TIM_OC2FastConfig
 3297              		.thumb
 3298              		.thumb_func
 3300              	TIM_OC2FastConfig:
 3301              		@ args = 0, pretend = 0, frame = 0
 3302              		@ frame_needed = 0, uses_anonymous_args = 0
 3303 0000 38B5     		push	{r3, r4, r5, lr}
 3304 0002 1D4B     		ldr	r3, .L620
 3305 0004 0446     		mov	r4, r0
 3306 0006 9842     		cmp	r0, r3
 3307 0008 0D46     		mov	r5, r1
 3308 000a 23D0     		beq	.L612
 3309 000c B0F1804F 		cmp	r0, #1073741824
 3310 0010 20D0     		beq	.L612
 3311 0012 A3F59433 		sub	r3, r3, #75776
 3312 0016 9842     		cmp	r0, r3
 3313 0018 1CD0     		beq	.L612
 3314 001a 03F58063 		add	r3, r3, #1024
 3315 001e 9842     		cmp	r0, r3
 3316 0020 18D0     		beq	.L612
 3317 0022 03F58063 		add	r3, r3, #1024
 3318 0026 9842     		cmp	r0, r3
 3319 0028 14D0     		beq	.L612
 3320 002a 03F59433 		add	r3, r3, #75776
 3321 002e 9842     		cmp	r0, r3
 3322 0030 10D0     		beq	.L612
 3323 0032 03F5C053 		add	r3, r3, #6144
 3324 0036 9842     		cmp	r0, r3
 3325 0038 0CD0     		beq	.L612
 3326 003a A3F59A33 		sub	r3, r3, #78848
 3327 003e 9842     		cmp	r0, r3
 3328 0040 08D0     		beq	.L612
 3329 0042 03F59433 		add	r3, r3, #75776
 3330 0046 9842     		cmp	r0, r3
 3331 0048 04D0     		beq	.L612
 3332 004a 0C48     		ldr	r0, .L620+4
 3333 004c 40F26461 		movw	r1, #1636
 3334 0050 FFF7FEFF 		bl	assert_err
 3335              	.L612:
 3336 0054 25F00403 		bic	r3, r5, #4
 3337 0058 23B1     		cbz	r3, .L613
 3338 005a 0848     		ldr	r0, .L620+4
 3339 005c 40F26561 		movw	r1, #1637
 3340 0060 FFF7FEFF 		bl	assert_err
 3341              	.L613:
 3342 0064 238B     		ldrh	r3, [r4, #24]
 3343 0066 23F48063 		bic	r3, r3, #1024
 3344 006a 1B04     		lsls	r3, r3, #16
 3345 006c 1B0C     		lsrs	r3, r3, #16
 3346 006e 43EA0523 		orr	r3, r3, r5, lsl #8
 3347 0072 9BB2     		uxth	r3, r3
 3348 0074 2383     		strh	r3, [r4, #24]	@ movhi
 3349 0076 38BD     		pop	{r3, r4, r5, pc}
 3350              	.L621:
 3351              		.align	2
 3352              	.L620:
 3353 0078 002C0140 		.word	1073818624
 3354 007c 00000000 		.word	.LC0
 3356              		.section	.text.TIM_OC3FastConfig,"ax",%progbits
 3357              		.align	1
 3358              		.global	TIM_OC3FastConfig
 3359              		.thumb
 3360              		.thumb_func
 3362              	TIM_OC3FastConfig:
 3363              		@ args = 0, pretend = 0, frame = 0
 3364              		@ frame_needed = 0, uses_anonymous_args = 0
 3365 0000 38B5     		push	{r3, r4, r5, lr}
 3366 0002 164B     		ldr	r3, .L631
 3367 0004 0446     		mov	r4, r0
 3368 0006 9842     		cmp	r0, r3
 3369 0008 0D46     		mov	r5, r1
 3370 000a 17D0     		beq	.L623
 3371 000c B0F1804F 		cmp	r0, #1073741824
 3372 0010 14D0     		beq	.L623
 3373 0012 A3F59433 		sub	r3, r3, #75776
 3374 0016 9842     		cmp	r0, r3
 3375 0018 10D0     		beq	.L623
 3376 001a 03F58063 		add	r3, r3, #1024
 3377 001e 9842     		cmp	r0, r3
 3378 0020 0CD0     		beq	.L623
 3379 0022 03F58063 		add	r3, r3, #1024
 3380 0026 9842     		cmp	r0, r3
 3381 0028 08D0     		beq	.L623
 3382 002a 03F59433 		add	r3, r3, #75776
 3383 002e 9842     		cmp	r0, r3
 3384 0030 04D0     		beq	.L623
 3385 0032 0B48     		ldr	r0, .L631+4
 3386 0034 40F27D61 		movw	r1, #1661
 3387 0038 FFF7FEFF 		bl	assert_err
 3388              	.L623:
 3389 003c 25F00403 		bic	r3, r5, #4
 3390 0040 23B1     		cbz	r3, .L624
 3391 0042 0748     		ldr	r0, .L631+4
 3392 0044 40F27E61 		movw	r1, #1662
 3393 0048 FFF7FEFF 		bl	assert_err
 3394              	.L624:
 3395 004c A38B     		ldrh	r3, [r4, #28]
 3396 004e 23F00403 		bic	r3, r3, #4
 3397 0052 1B04     		lsls	r3, r3, #16
 3398 0054 1B0C     		lsrs	r3, r3, #16
 3399 0056 2B43     		orrs	r3, r3, r5
 3400 0058 A383     		strh	r3, [r4, #28]	@ movhi
 3401 005a 38BD     		pop	{r3, r4, r5, pc}
 3402              	.L632:
 3403              		.align	2
 3404              	.L631:
 3405 005c 002C0140 		.word	1073818624
 3406 0060 00000000 		.word	.LC0
 3408              		.section	.text.TIM_OC4FastConfig,"ax",%progbits
 3409              		.align	1
 3410              		.global	TIM_OC4FastConfig
 3411              		.thumb
 3412              		.thumb_func
 3414              	TIM_OC4FastConfig:
 3415              		@ args = 0, pretend = 0, frame = 0
 3416              		@ frame_needed = 0, uses_anonymous_args = 0
 3417 0000 38B5     		push	{r3, r4, r5, lr}
 3418 0002 174B     		ldr	r3, .L642
 3419 0004 0446     		mov	r4, r0
 3420 0006 9842     		cmp	r0, r3
 3421 0008 0D46     		mov	r5, r1
 3422 000a 17D0     		beq	.L634
 3423 000c B0F1804F 		cmp	r0, #1073741824
 3424 0010 14D0     		beq	.L634
 3425 0012 A3F59433 		sub	r3, r3, #75776
 3426 0016 9842     		cmp	r0, r3
 3427 0018 10D0     		beq	.L634
 3428 001a 03F58063 		add	r3, r3, #1024
 3429 001e 9842     		cmp	r0, r3
 3430 0020 0CD0     		beq	.L634
 3431 0022 03F58063 		add	r3, r3, #1024
 3432 0026 9842     		cmp	r0, r3
 3433 0028 08D0     		beq	.L634
 3434 002a 03F59433 		add	r3, r3, #75776
 3435 002e 9842     		cmp	r0, r3
 3436 0030 04D0     		beq	.L634
 3437 0032 0C48     		ldr	r0, .L642+4
 3438 0034 40F29661 		movw	r1, #1686
 3439 0038 FFF7FEFF 		bl	assert_err
 3440              	.L634:
 3441 003c 25F00403 		bic	r3, r5, #4
 3442 0040 23B1     		cbz	r3, .L635
 3443 0042 0848     		ldr	r0, .L642+4
 3444 0044 40F29761 		movw	r1, #1687
 3445 0048 FFF7FEFF 		bl	assert_err
 3446              	.L635:
 3447 004c A38B     		ldrh	r3, [r4, #28]
 3448 004e 23F48063 		bic	r3, r3, #1024
 3449 0052 1B04     		lsls	r3, r3, #16
 3450 0054 1B0C     		lsrs	r3, r3, #16
 3451 0056 43EA0523 		orr	r3, r3, r5, lsl #8
 3452 005a 9BB2     		uxth	r3, r3
 3453 005c A383     		strh	r3, [r4, #28]	@ movhi
 3454 005e 38BD     		pop	{r3, r4, r5, pc}
 3455              	.L643:
 3456              		.align	2
 3457              	.L642:
 3458 0060 002C0140 		.word	1073818624
 3459 0064 00000000 		.word	.LC0
 3461              		.section	.text.TIM_ClearOC1Ref,"ax",%progbits
 3462              		.align	1
 3463              		.global	TIM_ClearOC1Ref
 3464              		.thumb
 3465              		.thumb_func
 3467              	TIM_ClearOC1Ref:
 3468              		@ args = 0, pretend = 0, frame = 0
 3469              		@ frame_needed = 0, uses_anonymous_args = 0
 3470 0000 38B5     		push	{r3, r4, r5, lr}
 3471 0002 164B     		ldr	r3, .L653
 3472 0004 0446     		mov	r4, r0
 3473 0006 9842     		cmp	r0, r3
 3474 0008 0D46     		mov	r5, r1
 3475 000a 17D0     		beq	.L645
 3476 000c B0F1804F 		cmp	r0, #1073741824
 3477 0010 14D0     		beq	.L645
 3478 0012 A3F59433 		sub	r3, r3, #75776
 3479 0016 9842     		cmp	r0, r3
 3480 0018 10D0     		beq	.L645
 3481 001a 03F58063 		add	r3, r3, #1024
 3482 001e 9842     		cmp	r0, r3
 3483 0020 0CD0     		beq	.L645
 3484 0022 03F58063 		add	r3, r3, #1024
 3485 0026 9842     		cmp	r0, r3
 3486 0028 08D0     		beq	.L645
 3487 002a 03F59433 		add	r3, r3, #75776
 3488 002e 9842     		cmp	r0, r3
 3489 0030 04D0     		beq	.L645
 3490 0032 0B48     		ldr	r0, .L653+4
 3491 0034 40F2AF61 		movw	r1, #1711
 3492 0038 FFF7FEFF 		bl	assert_err
 3493              	.L645:
 3494 003c 25F08003 		bic	r3, r5, #128
 3495 0040 23B1     		cbz	r3, .L646
 3496 0042 0748     		ldr	r0, .L653+4
 3497 0044 4FF4D661 		mov	r1, #1712
 3498 0048 FFF7FEFF 		bl	assert_err
 3499              	.L646:
 3500 004c 238B     		ldrh	r3, [r4, #24]
 3501 004e 23F08003 		bic	r3, r3, #128
 3502 0052 1B04     		lsls	r3, r3, #16
 3503 0054 1B0C     		lsrs	r3, r3, #16
 3504 0056 2B43     		orrs	r3, r3, r5
 3505 0058 2383     		strh	r3, [r4, #24]	@ movhi
 3506 005a 38BD     		pop	{r3, r4, r5, pc}
 3507              	.L654:
 3508              		.align	2
 3509              	.L653:
 3510 005c 002C0140 		.word	1073818624
 3511 0060 00000000 		.word	.LC0
 3513              		.section	.text.TIM_ClearOC2Ref,"ax",%progbits
 3514              		.align	1
 3515              		.global	TIM_ClearOC2Ref
 3516              		.thumb
 3517              		.thumb_func
 3519              	TIM_ClearOC2Ref:
 3520              		@ args = 0, pretend = 0, frame = 0
 3521              		@ frame_needed = 0, uses_anonymous_args = 0
 3522 0000 38B5     		push	{r3, r4, r5, lr}
 3523 0002 164B     		ldr	r3, .L664
 3524 0004 0446     		mov	r4, r0
 3525 0006 9842     		cmp	r0, r3
 3526 0008 0D46     		mov	r5, r1
 3527 000a 17D0     		beq	.L656
 3528 000c B0F1804F 		cmp	r0, #1073741824
 3529 0010 14D0     		beq	.L656
 3530 0012 A3F59433 		sub	r3, r3, #75776
 3531 0016 9842     		cmp	r0, r3
 3532 0018 10D0     		beq	.L656
 3533 001a 03F58063 		add	r3, r3, #1024
 3534 001e 9842     		cmp	r0, r3
 3535 0020 0CD0     		beq	.L656
 3536 0022 03F58063 		add	r3, r3, #1024
 3537 0026 9842     		cmp	r0, r3
 3538 0028 08D0     		beq	.L656
 3539 002a 03F59433 		add	r3, r3, #75776
 3540 002e 9842     		cmp	r0, r3
 3541 0030 04D0     		beq	.L656
 3542 0032 0B48     		ldr	r0, .L664+4
 3543 0034 40F2C961 		movw	r1, #1737
 3544 0038 FFF7FEFF 		bl	assert_err
 3545              	.L656:
 3546 003c 25F08003 		bic	r3, r5, #128
 3547 0040 23B1     		cbz	r3, .L657
 3548 0042 0748     		ldr	r0, .L664+4
 3549 0044 40F2CA61 		movw	r1, #1738
 3550 0048 FFF7FEFF 		bl	assert_err
 3551              	.L657:
 3552 004c 238B     		ldrh	r3, [r4, #24]
 3553 004e C3F30E03 		ubfx	r3, r3, #0, #15
 3554 0052 43EA0525 		orr	r5, r3, r5, lsl #8
 3555 0056 ADB2     		uxth	r5, r5
 3556 0058 2583     		strh	r5, [r4, #24]	@ movhi
 3557 005a 38BD     		pop	{r3, r4, r5, pc}
 3558              	.L665:
 3559              		.align	2
 3560              	.L664:
 3561 005c 002C0140 		.word	1073818624
 3562 0060 00000000 		.word	.LC0
 3564              		.section	.text.TIM_ClearOC3Ref,"ax",%progbits
 3565              		.align	1
 3566              		.global	TIM_ClearOC3Ref
 3567              		.thumb
 3568              		.thumb_func
 3570              	TIM_ClearOC3Ref:
 3571              		@ args = 0, pretend = 0, frame = 0
 3572              		@ frame_needed = 0, uses_anonymous_args = 0
 3573 0000 38B5     		push	{r3, r4, r5, lr}
 3574 0002 164B     		ldr	r3, .L675
 3575 0004 0446     		mov	r4, r0
 3576 0006 9842     		cmp	r0, r3
 3577 0008 0D46     		mov	r5, r1
 3578 000a 17D0     		beq	.L667
 3579 000c B0F1804F 		cmp	r0, #1073741824
 3580 0010 14D0     		beq	.L667
 3581 0012 A3F59433 		sub	r3, r3, #75776
 3582 0016 9842     		cmp	r0, r3
 3583 0018 10D0     		beq	.L667
 3584 001a 03F58063 		add	r3, r3, #1024
 3585 001e 9842     		cmp	r0, r3
 3586 0020 0CD0     		beq	.L667
 3587 0022 03F58063 		add	r3, r3, #1024
 3588 0026 9842     		cmp	r0, r3
 3589 0028 08D0     		beq	.L667
 3590 002a 03F59433 		add	r3, r3, #75776
 3591 002e 9842     		cmp	r0, r3
 3592 0030 04D0     		beq	.L667
 3593 0032 0B48     		ldr	r0, .L675+4
 3594 0034 40F2E161 		movw	r1, #1761
 3595 0038 FFF7FEFF 		bl	assert_err
 3596              	.L667:
 3597 003c 25F08003 		bic	r3, r5, #128
 3598 0040 23B1     		cbz	r3, .L668
 3599 0042 0748     		ldr	r0, .L675+4
 3600 0044 40F2E261 		movw	r1, #1762
 3601 0048 FFF7FEFF 		bl	assert_err
 3602              	.L668:
 3603 004c A38B     		ldrh	r3, [r4, #28]
 3604 004e 23F08003 		bic	r3, r3, #128
 3605 0052 1B04     		lsls	r3, r3, #16
 3606 0054 1B0C     		lsrs	r3, r3, #16
 3607 0056 2B43     		orrs	r3, r3, r5
 3608 0058 A383     		strh	r3, [r4, #28]	@ movhi
 3609 005a 38BD     		pop	{r3, r4, r5, pc}
 3610              	.L676:
 3611              		.align	2
 3612              	.L675:
 3613 005c 002C0140 		.word	1073818624
 3614 0060 00000000 		.word	.LC0
 3616              		.section	.text.TIM_ClearOC4Ref,"ax",%progbits
 3617              		.align	1
 3618              		.global	TIM_ClearOC4Ref
 3619              		.thumb
 3620              		.thumb_func
 3622              	TIM_ClearOC4Ref:
 3623              		@ args = 0, pretend = 0, frame = 0
 3624              		@ frame_needed = 0, uses_anonymous_args = 0
 3625 0000 38B5     		push	{r3, r4, r5, lr}
 3626 0002 164B     		ldr	r3, .L686
 3627 0004 0446     		mov	r4, r0
 3628 0006 9842     		cmp	r0, r3
 3629 0008 0D46     		mov	r5, r1
 3630 000a 17D0     		beq	.L678
 3631 000c B0F1804F 		cmp	r0, #1073741824
 3632 0010 14D0     		beq	.L678
 3633 0012 A3F59433 		sub	r3, r3, #75776
 3634 0016 9842     		cmp	r0, r3
 3635 0018 10D0     		beq	.L678
 3636 001a 03F58063 		add	r3, r3, #1024
 3637 001e 9842     		cmp	r0, r3
 3638 0020 0CD0     		beq	.L678
 3639 0022 03F58063 		add	r3, r3, #1024
 3640 0026 9842     		cmp	r0, r3
 3641 0028 08D0     		beq	.L678
 3642 002a 03F59433 		add	r3, r3, #75776
 3643 002e 9842     		cmp	r0, r3
 3644 0030 04D0     		beq	.L678
 3645 0032 0B48     		ldr	r0, .L686+4
 3646 0034 40F2F961 		movw	r1, #1785
 3647 0038 FFF7FEFF 		bl	assert_err
 3648              	.L678:
 3649 003c 25F08003 		bic	r3, r5, #128
 3650 0040 23B1     		cbz	r3, .L679
 3651 0042 0748     		ldr	r0, .L686+4
 3652 0044 40F2FA61 		movw	r1, #1786
 3653 0048 FFF7FEFF 		bl	assert_err
 3654              	.L679:
 3655 004c A38B     		ldrh	r3, [r4, #28]
 3656 004e C3F30E03 		ubfx	r3, r3, #0, #15
 3657 0052 43EA0525 		orr	r5, r3, r5, lsl #8
 3658 0056 ADB2     		uxth	r5, r5
 3659 0058 A583     		strh	r5, [r4, #28]	@ movhi
 3660 005a 38BD     		pop	{r3, r4, r5, pc}
 3661              	.L687:
 3662              		.align	2
 3663              	.L686:
 3664 005c 002C0140 		.word	1073818624
 3665 0060 00000000 		.word	.LC0
 3667              		.section	.text.TIM_OC1PolarityConfig,"ax",%progbits
 3668              		.align	1
 3669              		.global	TIM_OC1PolarityConfig
 3670              		.thumb
 3671              		.thumb_func
 3673              	TIM_OC1PolarityConfig:
 3674              		@ args = 0, pretend = 0, frame = 0
 3675              		@ frame_needed = 0, uses_anonymous_args = 0
 3676 0000 38B5     		push	{r3, r4, r5, lr}
 3677 0002 284B     		ldr	r3, .L697
 3678 0004 0446     		mov	r4, r0
 3679 0006 9842     		cmp	r0, r3
 3680 0008 0D46     		mov	r5, r1
 3681 000a 3BD0     		beq	.L689
 3682 000c B0F1804F 		cmp	r0, #1073741824
 3683 0010 38D0     		beq	.L689
 3684 0012 A3F59433 		sub	r3, r3, #75776
 3685 0016 9842     		cmp	r0, r3
 3686 0018 34D0     		beq	.L689
 3687 001a 03F58063 		add	r3, r3, #1024
 3688 001e 9842     		cmp	r0, r3
 3689 0020 30D0     		beq	.L689
 3690 0022 03F58063 		add	r3, r3, #1024
 3691 0026 9842     		cmp	r0, r3
 3692 0028 2CD0     		beq	.L689
 3693 002a 03F59433 		add	r3, r3, #75776
 3694 002e 9842     		cmp	r0, r3
 3695 0030 28D0     		beq	.L689
 3696 0032 03F5C053 		add	r3, r3, #6144
 3697 0036 9842     		cmp	r0, r3
 3698 0038 24D0     		beq	.L689
 3699 003a 03F58063 		add	r3, r3, #1024
 3700 003e 9842     		cmp	r0, r3
 3701 0040 20D0     		beq	.L689
 3702 0042 03F58063 		add	r3, r3, #1024
 3703 0046 9842     		cmp	r0, r3
 3704 0048 1CD0     		beq	.L689
 3705 004a A3F59E33 		sub	r3, r3, #80896
 3706 004e 9842     		cmp	r0, r3
 3707 0050 18D0     		beq	.L689
 3708 0052 03F58063 		add	r3, r3, #1024
 3709 0056 9842     		cmp	r0, r3
 3710 0058 14D0     		beq	.L689
 3711 005a 03F58063 		add	r3, r3, #1024
 3712 005e 9842     		cmp	r0, r3
 3713 0060 10D0     		beq	.L689
 3714 0062 03F59033 		add	r3, r3, #73728
 3715 0066 9842     		cmp	r0, r3
 3716 0068 0CD0     		beq	.L689
 3717 006a 03F58063 		add	r3, r3, #1024
 3718 006e 9842     		cmp	r0, r3
 3719 0070 08D0     		beq	.L689
 3720 0072 03F58063 		add	r3, r3, #1024
 3721 0076 9842     		cmp	r0, r3
 3722 0078 04D0     		beq	.L689
 3723 007a 0B48     		ldr	r0, .L697+4
 3724 007c 40F21171 		movw	r1, #1809
 3725 0080 FFF7FEFF 		bl	assert_err
 3726              	.L689:
 3727 0084 25F00203 		bic	r3, r5, #2
 3728 0088 23B1     		cbz	r3, .L690
 3729 008a 0748     		ldr	r0, .L697+4
 3730 008c 40F21271 		movw	r1, #1810
 3731 0090 FFF7FEFF 		bl	assert_err
 3732              	.L690:
 3733 0094 238C     		ldrh	r3, [r4, #32]
 3734 0096 23F00203 		bic	r3, r3, #2
 3735 009a 1B04     		lsls	r3, r3, #16
 3736 009c 1B0C     		lsrs	r3, r3, #16
 3737 009e 2B43     		orrs	r3, r3, r5
 3738 00a0 2384     		strh	r3, [r4, #32]	@ movhi
 3739 00a2 38BD     		pop	{r3, r4, r5, pc}
 3740              	.L698:
 3741              		.align	2
 3742              	.L697:
 3743 00a4 002C0140 		.word	1073818624
 3744 00a8 00000000 		.word	.LC0
 3746              		.section	.text.TIM_OC1NPolarityConfig,"ax",%progbits
 3747              		.align	1
 3748              		.global	TIM_OC1NPolarityConfig
 3749              		.thumb
 3750              		.thumb_func
 3752              	TIM_OC1NPolarityConfig:
 3753              		@ args = 0, pretend = 0, frame = 0
 3754              		@ frame_needed = 0, uses_anonymous_args = 0
 3755 0000 38B5     		push	{r3, r4, r5, lr}
 3756 0002 154B     		ldr	r3, .L705
 3757 0004 0446     		mov	r4, r0
 3758 0006 9842     		cmp	r0, r3
 3759 0008 0D46     		mov	r5, r1
 3760 000a 14D0     		beq	.L700
 3761 000c 03F50063 		add	r3, r3, #2048
 3762 0010 9842     		cmp	r0, r3
 3763 0012 10D0     		beq	.L700
 3764 0014 03F54063 		add	r3, r3, #3072
 3765 0018 9842     		cmp	r0, r3
 3766 001a 0CD0     		beq	.L700
 3767 001c 03F58063 		add	r3, r3, #1024
 3768 0020 9842     		cmp	r0, r3
 3769 0022 08D0     		beq	.L700
 3770 0024 03F58063 		add	r3, r3, #1024
 3771 0028 9842     		cmp	r0, r3
 3772 002a 04D0     		beq	.L700
 3773 002c 0B48     		ldr	r0, .L705+4
 3774 002e 4FF4E561 		mov	r1, #1832
 3775 0032 FFF7FEFF 		bl	assert_err
 3776              	.L700:
 3777 0036 25F00803 		bic	r3, r5, #8
 3778 003a 23B1     		cbz	r3, .L701
 3779 003c 0748     		ldr	r0, .L705+4
 3780 003e 40F22971 		movw	r1, #1833
 3781 0042 FFF7FEFF 		bl	assert_err
 3782              	.L701:
 3783 0046 238C     		ldrh	r3, [r4, #32]
 3784 0048 23F00803 		bic	r3, r3, #8
 3785 004c 1B04     		lsls	r3, r3, #16
 3786 004e 1B0C     		lsrs	r3, r3, #16
 3787 0050 2B43     		orrs	r3, r3, r5
 3788 0052 2384     		strh	r3, [r4, #32]	@ movhi
 3789 0054 38BD     		pop	{r3, r4, r5, pc}
 3790              	.L706:
 3791 0056 00BF     		.align	2
 3792              	.L705:
 3793 0058 002C0140 		.word	1073818624
 3794 005c 00000000 		.word	.LC0
 3796              		.section	.text.TIM_OC2PolarityConfig,"ax",%progbits
 3797              		.align	1
 3798              		.global	TIM_OC2PolarityConfig
 3799              		.thumb
 3800              		.thumb_func
 3802              	TIM_OC2PolarityConfig:
 3803              		@ args = 0, pretend = 0, frame = 0
 3804              		@ frame_needed = 0, uses_anonymous_args = 0
 3805 0000 38B5     		push	{r3, r4, r5, lr}
 3806 0002 1D4B     		ldr	r3, .L716
 3807 0004 0446     		mov	r4, r0
 3808 0006 9842     		cmp	r0, r3
 3809 0008 0D46     		mov	r5, r1
 3810 000a 23D0     		beq	.L708
 3811 000c B0F1804F 		cmp	r0, #1073741824
 3812 0010 20D0     		beq	.L708
 3813 0012 A3F59433 		sub	r3, r3, #75776
 3814 0016 9842     		cmp	r0, r3
 3815 0018 1CD0     		beq	.L708
 3816 001a 03F58063 		add	r3, r3, #1024
 3817 001e 9842     		cmp	r0, r3
 3818 0020 18D0     		beq	.L708
 3819 0022 03F58063 		add	r3, r3, #1024
 3820 0026 9842     		cmp	r0, r3
 3821 0028 14D0     		beq	.L708
 3822 002a 03F59433 		add	r3, r3, #75776
 3823 002e 9842     		cmp	r0, r3
 3824 0030 10D0     		beq	.L708
 3825 0032 03F5C053 		add	r3, r3, #6144
 3826 0036 9842     		cmp	r0, r3
 3827 0038 0CD0     		beq	.L708
 3828 003a A3F59A33 		sub	r3, r3, #78848
 3829 003e 9842     		cmp	r0, r3
 3830 0040 08D0     		beq	.L708
 3831 0042 03F59433 		add	r3, r3, #75776
 3832 0046 9842     		cmp	r0, r3
 3833 0048 04D0     		beq	.L708
 3834 004a 0C48     		ldr	r0, .L716+4
 3835 004c 4FF4E861 		mov	r1, #1856
 3836 0050 FFF7FEFF 		bl	assert_err
 3837              	.L708:
 3838 0054 25F00203 		bic	r3, r5, #2
 3839 0058 23B1     		cbz	r3, .L709
 3840 005a 0848     		ldr	r0, .L716+4
 3841 005c 40F24171 		movw	r1, #1857
 3842 0060 FFF7FEFF 		bl	assert_err
 3843              	.L709:
 3844 0064 238C     		ldrh	r3, [r4, #32]
 3845 0066 23F02003 		bic	r3, r3, #32
 3846 006a 1B04     		lsls	r3, r3, #16
 3847 006c 1B0C     		lsrs	r3, r3, #16
 3848 006e 43EA0513 		orr	r3, r3, r5, lsl #4
 3849 0072 9BB2     		uxth	r3, r3
 3850 0074 2384     		strh	r3, [r4, #32]	@ movhi
 3851 0076 38BD     		pop	{r3, r4, r5, pc}
 3852              	.L717:
 3853              		.align	2
 3854              	.L716:
 3855 0078 002C0140 		.word	1073818624
 3856 007c 00000000 		.word	.LC0
 3858              		.section	.text.TIM_OC2NPolarityConfig,"ax",%progbits
 3859              		.align	1
 3860              		.global	TIM_OC2NPolarityConfig
 3861              		.thumb
 3862              		.thumb_func
 3864              	TIM_OC2NPolarityConfig:
 3865              		@ args = 0, pretend = 0, frame = 0
 3866              		@ frame_needed = 0, uses_anonymous_args = 0
 3867 0000 38B5     		push	{r3, r4, r5, lr}
 3868 0002 104B     		ldr	r3, .L724
 3869 0004 0446     		mov	r4, r0
 3870 0006 9842     		cmp	r0, r3
 3871 0008 0D46     		mov	r5, r1
 3872 000a 08D0     		beq	.L719
 3873 000c 03F50063 		add	r3, r3, #2048
 3874 0010 9842     		cmp	r0, r3
 3875 0012 04D0     		beq	.L719
 3876 0014 0C48     		ldr	r0, .L724+4
 3877 0016 40F25771 		movw	r1, #1879
 3878 001a FFF7FEFF 		bl	assert_err
 3879              	.L719:
 3880 001e 25F00803 		bic	r3, r5, #8
 3881 0022 23B1     		cbz	r3, .L720
 3882 0024 0848     		ldr	r0, .L724+4
 3883 0026 4FF4EB61 		mov	r1, #1880
 3884 002a FFF7FEFF 		bl	assert_err
 3885              	.L720:
 3886 002e 238C     		ldrh	r3, [r4, #32]
 3887 0030 23F08003 		bic	r3, r3, #128
 3888 0034 1B04     		lsls	r3, r3, #16
 3889 0036 1B0C     		lsrs	r3, r3, #16
 3890 0038 43EA0513 		orr	r3, r3, r5, lsl #4
 3891 003c 9BB2     		uxth	r3, r3
 3892 003e 2384     		strh	r3, [r4, #32]	@ movhi
 3893 0040 38BD     		pop	{r3, r4, r5, pc}
 3894              	.L725:
 3895 0042 00BF     		.align	2
 3896              	.L724:
 3897 0044 002C0140 		.word	1073818624
 3898 0048 00000000 		.word	.LC0
 3900              		.section	.text.TIM_OC3PolarityConfig,"ax",%progbits
 3901              		.align	1
 3902              		.global	TIM_OC3PolarityConfig
 3903              		.thumb
 3904              		.thumb_func
 3906              	TIM_OC3PolarityConfig:
 3907              		@ args = 0, pretend = 0, frame = 0
 3908              		@ frame_needed = 0, uses_anonymous_args = 0
 3909 0000 38B5     		push	{r3, r4, r5, lr}
 3910 0002 174B     		ldr	r3, .L735
 3911 0004 0446     		mov	r4, r0
 3912 0006 9842     		cmp	r0, r3
 3913 0008 0D46     		mov	r5, r1
 3914 000a 17D0     		beq	.L727
 3915 000c B0F1804F 		cmp	r0, #1073741824
 3916 0010 14D0     		beq	.L727
 3917 0012 A3F59433 		sub	r3, r3, #75776
 3918 0016 9842     		cmp	r0, r3
 3919 0018 10D0     		beq	.L727
 3920 001a 03F58063 		add	r3, r3, #1024
 3921 001e 9842     		cmp	r0, r3
 3922 0020 0CD0     		beq	.L727
 3923 0022 03F58063 		add	r3, r3, #1024
 3924 0026 9842     		cmp	r0, r3
 3925 0028 08D0     		beq	.L727
 3926 002a 03F59433 		add	r3, r3, #75776
 3927 002e 9842     		cmp	r0, r3
 3928 0030 04D0     		beq	.L727
 3929 0032 0C48     		ldr	r0, .L735+4
 3930 0034 40F26F71 		movw	r1, #1903
 3931 0038 FFF7FEFF 		bl	assert_err
 3932              	.L727:
 3933 003c 25F00203 		bic	r3, r5, #2
 3934 0040 23B1     		cbz	r3, .L728
 3935 0042 0848     		ldr	r0, .L735+4
 3936 0044 4FF4EE61 		mov	r1, #1904
 3937 0048 FFF7FEFF 		bl	assert_err
 3938              	.L728:
 3939 004c 238C     		ldrh	r3, [r4, #32]
 3940 004e 23F40073 		bic	r3, r3, #512
 3941 0052 1B04     		lsls	r3, r3, #16
 3942 0054 1B0C     		lsrs	r3, r3, #16
 3943 0056 43EA0523 		orr	r3, r3, r5, lsl #8
 3944 005a 9BB2     		uxth	r3, r3
 3945 005c 2384     		strh	r3, [r4, #32]	@ movhi
 3946 005e 38BD     		pop	{r3, r4, r5, pc}
 3947              	.L736:
 3948              		.align	2
 3949              	.L735:
 3950 0060 002C0140 		.word	1073818624
 3951 0064 00000000 		.word	.LC0
 3953              		.section	.text.TIM_OC3NPolarityConfig,"ax",%progbits
 3954              		.align	1
 3955              		.global	TIM_OC3NPolarityConfig
 3956              		.thumb
 3957              		.thumb_func
 3959              	TIM_OC3NPolarityConfig:
 3960              		@ args = 0, pretend = 0, frame = 0
 3961              		@ frame_needed = 0, uses_anonymous_args = 0
 3962 0000 38B5     		push	{r3, r4, r5, lr}
 3963 0002 104B     		ldr	r3, .L743
 3964 0004 0446     		mov	r4, r0
 3965 0006 9842     		cmp	r0, r3
 3966 0008 0D46     		mov	r5, r1
 3967 000a 08D0     		beq	.L738
 3968 000c 03F50063 		add	r3, r3, #2048
 3969 0010 9842     		cmp	r0, r3
 3970 0012 04D0     		beq	.L738
 3971 0014 0C48     		ldr	r0, .L743+4
 3972 0016 40F28771 		movw	r1, #1927
 3973 001a FFF7FEFF 		bl	assert_err
 3974              	.L738:
 3975 001e 25F00803 		bic	r3, r5, #8
 3976 0022 23B1     		cbz	r3, .L739
 3977 0024 0848     		ldr	r0, .L743+4
 3978 0026 4FF4F161 		mov	r1, #1928
 3979 002a FFF7FEFF 		bl	assert_err
 3980              	.L739:
 3981 002e 238C     		ldrh	r3, [r4, #32]
 3982 0030 23F40063 		bic	r3, r3, #2048
 3983 0034 1B04     		lsls	r3, r3, #16
 3984 0036 1B0C     		lsrs	r3, r3, #16
 3985 0038 43EA0523 		orr	r3, r3, r5, lsl #8
 3986 003c 9BB2     		uxth	r3, r3
 3987 003e 2384     		strh	r3, [r4, #32]	@ movhi
 3988 0040 38BD     		pop	{r3, r4, r5, pc}
 3989              	.L744:
 3990 0042 00BF     		.align	2
 3991              	.L743:
 3992 0044 002C0140 		.word	1073818624
 3993 0048 00000000 		.word	.LC0
 3995              		.section	.text.TIM_OC4PolarityConfig,"ax",%progbits
 3996              		.align	1
 3997              		.global	TIM_OC4PolarityConfig
 3998              		.thumb
 3999              		.thumb_func
 4001              	TIM_OC4PolarityConfig:
 4002              		@ args = 0, pretend = 0, frame = 0
 4003              		@ frame_needed = 0, uses_anonymous_args = 0
 4004 0000 38B5     		push	{r3, r4, r5, lr}
 4005 0002 174B     		ldr	r3, .L754
 4006 0004 0446     		mov	r4, r0
 4007 0006 9842     		cmp	r0, r3
 4008 0008 0D46     		mov	r5, r1
 4009 000a 17D0     		beq	.L746
 4010 000c B0F1804F 		cmp	r0, #1073741824
 4011 0010 14D0     		beq	.L746
 4012 0012 A3F59433 		sub	r3, r3, #75776
 4013 0016 9842     		cmp	r0, r3
 4014 0018 10D0     		beq	.L746
 4015 001a 03F58063 		add	r3, r3, #1024
 4016 001e 9842     		cmp	r0, r3
 4017 0020 0CD0     		beq	.L746
 4018 0022 03F58063 		add	r3, r3, #1024
 4019 0026 9842     		cmp	r0, r3
 4020 0028 08D0     		beq	.L746
 4021 002a 03F59433 		add	r3, r3, #75776
 4022 002e 9842     		cmp	r0, r3
 4023 0030 04D0     		beq	.L746
 4024 0032 0C48     		ldr	r0, .L754+4
 4025 0034 40F29F71 		movw	r1, #1951
 4026 0038 FFF7FEFF 		bl	assert_err
 4027              	.L746:
 4028 003c 25F00203 		bic	r3, r5, #2
 4029 0040 23B1     		cbz	r3, .L747
 4030 0042 0848     		ldr	r0, .L754+4
 4031 0044 4FF4F461 		mov	r1, #1952
 4032 0048 FFF7FEFF 		bl	assert_err
 4033              	.L747:
 4034 004c 238C     		ldrh	r3, [r4, #32]
 4035 004e 23F40053 		bic	r3, r3, #8192
 4036 0052 1B04     		lsls	r3, r3, #16
 4037 0054 1B0C     		lsrs	r3, r3, #16
 4038 0056 43EA0533 		orr	r3, r3, r5, lsl #12
 4039 005a 9BB2     		uxth	r3, r3
 4040 005c 2384     		strh	r3, [r4, #32]	@ movhi
 4041 005e 38BD     		pop	{r3, r4, r5, pc}
 4042              	.L755:
 4043              		.align	2
 4044              	.L754:
 4045 0060 002C0140 		.word	1073818624
 4046 0064 00000000 		.word	.LC0
 4048              		.section	.text.TIM_CCxCmd,"ax",%progbits
 4049              		.align	1
 4050              		.global	TIM_CCxCmd
 4051              		.thumb
 4052              		.thumb_func
 4054              	TIM_CCxCmd:
 4055              		@ args = 0, pretend = 0, frame = 0
 4056              		@ frame_needed = 0, uses_anonymous_args = 0
 4057 0000 2F4B     		ldr	r3, .L766
 4058 0002 70B5     		push	{r4, r5, r6, lr}
 4059 0004 9842     		cmp	r0, r3
 4060 0006 0446     		mov	r4, r0
 4061 0008 0D46     		mov	r5, r1
 4062 000a 1646     		mov	r6, r2
 4063 000c 3BD0     		beq	.L757
 4064 000e B0F1804F 		cmp	r0, #1073741824
 4065 0012 38D0     		beq	.L757
 4066 0014 A3F59433 		sub	r3, r3, #75776
 4067 0018 9842     		cmp	r0, r3
 4068 001a 34D0     		beq	.L757
 4069 001c 03F58063 		add	r3, r3, #1024
 4070 0020 9842     		cmp	r0, r3
 4071 0022 30D0     		beq	.L757
 4072 0024 03F58063 		add	r3, r3, #1024
 4073 0028 9842     		cmp	r0, r3
 4074 002a 2CD0     		beq	.L757
 4075 002c 03F59433 		add	r3, r3, #75776
 4076 0030 9842     		cmp	r0, r3
 4077 0032 28D0     		beq	.L757
 4078 0034 03F5C053 		add	r3, r3, #6144
 4079 0038 9842     		cmp	r0, r3
 4080 003a 24D0     		beq	.L757
 4081 003c 03F58063 		add	r3, r3, #1024
 4082 0040 9842     		cmp	r0, r3
 4083 0042 20D0     		beq	.L757
 4084 0044 03F58063 		add	r3, r3, #1024
 4085 0048 9842     		cmp	r0, r3
 4086 004a 1CD0     		beq	.L757
 4087 004c A3F59E33 		sub	r3, r3, #80896
 4088 0050 9842     		cmp	r0, r3
 4089 0052 18D0     		beq	.L757
 4090 0054 03F58063 		add	r3, r3, #1024
 4091 0058 9842     		cmp	r0, r3
 4092 005a 14D0     		beq	.L757
 4093 005c 03F58063 		add	r3, r3, #1024
 4094 0060 9842     		cmp	r0, r3
 4095 0062 10D0     		beq	.L757
 4096 0064 03F59033 		add	r3, r3, #73728
 4097 0068 9842     		cmp	r0, r3
 4098 006a 0CD0     		beq	.L757
 4099 006c 03F58063 		add	r3, r3, #1024
 4100 0070 9842     		cmp	r0, r3
 4101 0072 08D0     		beq	.L757
 4102 0074 03F58063 		add	r3, r3, #1024
 4103 0078 9842     		cmp	r0, r3
 4104 007a 04D0     		beq	.L757
 4105 007c 1148     		ldr	r0, .L766+4
 4106 007e 40F2BB71 		movw	r1, #1979
 4107 0082 FFF7FEFF 		bl	assert_err
 4108              	.L757:
 4109 0086 25F00C03 		bic	r3, r5, #12
 4110 008a 23B1     		cbz	r3, .L758
 4111 008c 0D48     		ldr	r0, .L766+4
 4112 008e 40F2BC71 		movw	r1, #1980
 4113 0092 FFF7FEFF 		bl	assert_err
 4114              	.L758:
 4115 0096 012E     		cmp	r6, #1
 4116 0098 04D9     		bls	.L759
 4117 009a 0A48     		ldr	r0, .L766+4
 4118 009c 40F2BD71 		movw	r1, #1981
 4119 00a0 FFF7FEFF 		bl	assert_err
 4120              	.L759:
 4121 00a4 0123     		movs	r3, #1
 4122 00a6 AB40     		lsls	r3, r3, r5
 4123 00a8 06FA05F5 		lsl	r5, r6, r5
 4124 00ac 228C     		ldrh	r2, [r4, #32]
 4125 00ae 92B2     		uxth	r2, r2
 4126 00b0 22EA0303 		bic	r3, r2, r3
 4127 00b4 2384     		strh	r3, [r4, #32]	@ movhi
 4128 00b6 238C     		ldrh	r3, [r4, #32]
 4129 00b8 1D43     		orrs	r5, r5, r3
 4130 00ba ADB2     		uxth	r5, r5
 4131 00bc 2584     		strh	r5, [r4, #32]	@ movhi
 4132 00be 70BD     		pop	{r4, r5, r6, pc}
 4133              	.L767:
 4134              		.align	2
 4135              	.L766:
 4136 00c0 002C0140 		.word	1073818624
 4137 00c4 00000000 		.word	.LC0
 4139              		.section	.text.TIM_CCxNCmd,"ax",%progbits
 4140              		.align	1
 4141              		.global	TIM_CCxNCmd
 4142              		.thumb
 4143              		.thumb_func
 4145              	TIM_CCxNCmd:
 4146              		@ args = 0, pretend = 0, frame = 0
 4147              		@ frame_needed = 0, uses_anonymous_args = 0
 4148 0000 1D4B     		ldr	r3, .L781
 4149 0002 70B5     		push	{r4, r5, r6, lr}
 4150 0004 9842     		cmp	r0, r3
 4151 0006 0446     		mov	r4, r0
 4152 0008 0D46     		mov	r5, r1
 4153 000a 1646     		mov	r6, r2
 4154 000c 14D0     		beq	.L769
 4155 000e 03F50063 		add	r3, r3, #2048
 4156 0012 9842     		cmp	r0, r3
 4157 0014 10D0     		beq	.L769
 4158 0016 03F54063 		add	r3, r3, #3072
 4159 001a 9842     		cmp	r0, r3
 4160 001c 0CD0     		beq	.L769
 4161 001e 03F58063 		add	r3, r3, #1024
 4162 0022 9842     		cmp	r0, r3
 4163 0024 08D0     		beq	.L769
 4164 0026 03F58063 		add	r3, r3, #1024
 4165 002a 9842     		cmp	r0, r3
 4166 002c 04D0     		beq	.L769
 4167 002e 1348     		ldr	r0, .L781+4
 4168 0030 40F2D971 		movw	r1, #2009
 4169 0034 FFF7FEFF 		bl	assert_err
 4170              	.L769:
 4171 0038 25F00403 		bic	r3, r5, #4
 4172 003c 33B1     		cbz	r3, .L770
 4173 003e 082D     		cmp	r5, #8
 4174 0040 04D0     		beq	.L770
 4175 0042 0E48     		ldr	r0, .L781+4
 4176 0044 40F2DA71 		movw	r1, #2010
 4177 0048 FFF7FEFF 		bl	assert_err
 4178              	.L770:
 4179 004c 26F00403 		bic	r3, r6, #4
 4180 0050 23B1     		cbz	r3, .L771
 4181 0052 0A48     		ldr	r0, .L781+4
 4182 0054 40F2DB71 		movw	r1, #2011
 4183 0058 FFF7FEFF 		bl	assert_err
 4184              	.L771:
 4185 005c 0423     		movs	r3, #4
 4186 005e AB40     		lsls	r3, r3, r5
 4187 0060 06FA05F5 		lsl	r5, r6, r5
 4188 0064 228C     		ldrh	r2, [r4, #32]
 4189 0066 92B2     		uxth	r2, r2
 4190 0068 22EA0303 		bic	r3, r2, r3
 4191 006c 2384     		strh	r3, [r4, #32]	@ movhi
 4192 006e 238C     		ldrh	r3, [r4, #32]
 4193 0070 1D43     		orrs	r5, r5, r3
 4194 0072 ADB2     		uxth	r5, r5
 4195 0074 2584     		strh	r5, [r4, #32]	@ movhi
 4196 0076 70BD     		pop	{r4, r5, r6, pc}
 4197              	.L782:
 4198              		.align	2
 4199              	.L781:
 4200 0078 002C0140 		.word	1073818624
 4201 007c 00000000 		.word	.LC0
 4203              		.section	.text.TIM_SelectOCxM,"ax",%progbits
 4204              		.align	1
 4205              		.global	TIM_SelectOCxM
 4206              		.thumb
 4207              		.thumb_func
 4209              	TIM_SelectOCxM:
 4210              		@ args = 0, pretend = 0, frame = 0
 4211              		@ frame_needed = 0, uses_anonymous_args = 0
 4212 0000 3A4B     		ldr	r3, .L802
 4213 0002 70B5     		push	{r4, r5, r6, lr}
 4214 0004 9842     		cmp	r0, r3
 4215 0006 0446     		mov	r4, r0
 4216 0008 0D46     		mov	r5, r1
 4217 000a 1646     		mov	r6, r2
 4218 000c 3BD0     		beq	.L784
 4219 000e B0F1804F 		cmp	r0, #1073741824
 4220 0012 38D0     		beq	.L784
 4221 0014 A3F59433 		sub	r3, r3, #75776
 4222 0018 9842     		cmp	r0, r3
 4223 001a 34D0     		beq	.L784
 4224 001c 03F58063 		add	r3, r3, #1024
 4225 0020 9842     		cmp	r0, r3
 4226 0022 30D0     		beq	.L784
 4227 0024 03F58063 		add	r3, r3, #1024
 4228 0028 9842     		cmp	r0, r3
 4229 002a 2CD0     		beq	.L784
 4230 002c 03F59433 		add	r3, r3, #75776
 4231 0030 9842     		cmp	r0, r3
 4232 0032 28D0     		beq	.L784
 4233 0034 03F5C053 		add	r3, r3, #6144
 4234 0038 9842     		cmp	r0, r3
 4235 003a 24D0     		beq	.L784
 4236 003c 03F58063 		add	r3, r3, #1024
 4237 0040 9842     		cmp	r0, r3
 4238 0042 20D0     		beq	.L784
 4239 0044 03F58063 		add	r3, r3, #1024
 4240 0048 9842     		cmp	r0, r3
 4241 004a 1CD0     		beq	.L784
 4242 004c A3F59E33 		sub	r3, r3, #80896
 4243 0050 9842     		cmp	r0, r3
 4244 0052 18D0     		beq	.L784
 4245 0054 03F58063 		add	r3, r3, #1024
 4246 0058 9842     		cmp	r0, r3
 4247 005a 14D0     		beq	.L784
 4248 005c 03F58063 		add	r3, r3, #1024
 4249 0060 9842     		cmp	r0, r3
 4250 0062 10D0     		beq	.L784
 4251 0064 03F59033 		add	r3, r3, #73728
 4252 0068 9842     		cmp	r0, r3
 4253 006a 0CD0     		beq	.L784
 4254 006c 03F58063 		add	r3, r3, #1024
 4255 0070 9842     		cmp	r0, r3
 4256 0072 08D0     		beq	.L784
 4257 0074 03F58063 		add	r3, r3, #1024
 4258 0078 9842     		cmp	r0, r3
 4259 007a 04D0     		beq	.L784
 4260 007c 1C48     		ldr	r0, .L802+4
 4261 007e 40F60301 		movw	r1, #2051
 4262 0082 FFF7FEFF 		bl	assert_err
 4263              	.L784:
 4264 0086 25F00C03 		bic	r3, r5, #12
 4265 008a 23B1     		cbz	r3, .L785
 4266 008c 1848     		ldr	r0, .L802+4
 4267 008e 40F60401 		movw	r1, #2052
 4268 0092 FFF7FEFF 		bl	assert_err
 4269              	.L785:
 4270 0096 26F03003 		bic	r3, r6, #48
 4271 009a 9BB2     		uxth	r3, r3
 4272 009c 33B1     		cbz	r3, .L786
 4273 009e 402B     		cmp	r3, #64
 4274 00a0 04D0     		beq	.L786
 4275 00a2 1348     		ldr	r0, .L802+4
 4276 00a4 40F60501 		movw	r1, #2053
 4277 00a8 FFF7FEFF 		bl	assert_err
 4278              	.L786:
 4279 00ac 0122     		movs	r2, #1
 4280 00ae AA40     		lsls	r2, r2, r5
 4281 00b0 218C     		ldrh	r1, [r4, #32]
 4282 00b2 04F11803 		add	r3, r4, #24
 4283 00b6 89B2     		uxth	r1, r1
 4284 00b8 21EA0202 		bic	r2, r1, r2
 4285 00bc 2284     		strh	r2, [r4, #32]	@ movhi
 4286 00be 25F00802 		bic	r2, r5, #8
 4287 00c2 32B9     		cbnz	r2, .L787
 4288 00c4 6D08     		lsrs	r5, r5, #1
 4289 00c6 5A59     		ldr	r2, [r3, r5]
 4290 00c8 22F07002 		bic	r2, r2, #112
 4291 00cc 5A51     		str	r2, [r3, r5]
 4292 00ce 5A59     		ldr	r2, [r3, r5]
 4293 00d0 09E0     		b	.L801
 4294              	.L787:
 4295 00d2 043D     		subs	r5, r5, #4
 4296 00d4 C5F34E05 		ubfx	r5, r5, #1, #15
 4297 00d8 5A59     		ldr	r2, [r3, r5]
 4298 00da 3602     		lsls	r6, r6, #8
 4299 00dc 22F4E042 		bic	r2, r2, #28672
 4300 00e0 5A51     		str	r2, [r3, r5]
 4301 00e2 5A59     		ldr	r2, [r3, r5]
 4302 00e4 B6B2     		uxth	r6, r6
 4303              	.L801:
 4304 00e6 1643     		orrs	r6, r6, r2
 4305 00e8 5E51     		str	r6, [r3, r5]
 4306 00ea 70BD     		pop	{r4, r5, r6, pc}
 4307              	.L803:
 4308              		.align	2
 4309              	.L802:
 4310 00ec 002C0140 		.word	1073818624
 4311 00f0 00000000 		.word	.LC0
 4313              		.section	.text.TIM_UpdateDisableConfig,"ax",%progbits
 4314              		.align	1
 4315              		.global	TIM_UpdateDisableConfig
 4316              		.thumb
 4317              		.thumb_func
 4319              	TIM_UpdateDisableConfig:
 4320              		@ args = 0, pretend = 0, frame = 0
 4321              		@ frame_needed = 0, uses_anonymous_args = 0
 4322 0000 38B5     		push	{r3, r4, r5, lr}
 4323 0002 2F4B     		ldr	r3, .L814
 4324 0004 0446     		mov	r4, r0
 4325 0006 9842     		cmp	r0, r3
 4326 0008 0D46     		mov	r5, r1
 4327 000a 43D0     		beq	.L805
 4328 000c B0F1804F 		cmp	r0, #1073741824
 4329 0010 40D0     		beq	.L805
 4330 0012 A3F59433 		sub	r3, r3, #75776
 4331 0016 9842     		cmp	r0, r3
 4332 0018 3CD0     		beq	.L805
 4333 001a 03F58063 		add	r3, r3, #1024
 4334 001e 9842     		cmp	r0, r3
 4335 0020 38D0     		beq	.L805
 4336 0022 03F58063 		add	r3, r3, #1024
 4337 0026 9842     		cmp	r0, r3
 4338 0028 34D0     		beq	.L805
 4339 002a 03F58063 		add	r3, r3, #1024
 4340 002e 9842     		cmp	r0, r3
 4341 0030 30D0     		beq	.L805
 4342 0032 03F58063 		add	r3, r3, #1024
 4343 0036 9842     		cmp	r0, r3
 4344 0038 2CD0     		beq	.L805
 4345 003a 03F59033 		add	r3, r3, #73728
 4346 003e 9842     		cmp	r0, r3
 4347 0040 28D0     		beq	.L805
 4348 0042 03F5C053 		add	r3, r3, #6144
 4349 0046 9842     		cmp	r0, r3
 4350 0048 24D0     		beq	.L805
 4351 004a 03F58063 		add	r3, r3, #1024
 4352 004e 9842     		cmp	r0, r3
 4353 0050 20D0     		beq	.L805
 4354 0052 03F58063 		add	r3, r3, #1024
 4355 0056 9842     		cmp	r0, r3
 4356 0058 1CD0     		beq	.L805
 4357 005a A3F59E33 		sub	r3, r3, #80896
 4358 005e 9842     		cmp	r0, r3
 4359 0060 18D0     		beq	.L805
 4360 0062 03F58063 		add	r3, r3, #1024
 4361 0066 9842     		cmp	r0, r3
 4362 0068 14D0     		beq	.L805
 4363 006a 03F58063 		add	r3, r3, #1024
 4364 006e 9842     		cmp	r0, r3
 4365 0070 10D0     		beq	.L805
 4366 0072 03F59033 		add	r3, r3, #73728
 4367 0076 9842     		cmp	r0, r3
 4368 0078 0CD0     		beq	.L805
 4369 007a 03F58063 		add	r3, r3, #1024
 4370 007e 9842     		cmp	r0, r3
 4371 0080 08D0     		beq	.L805
 4372 0082 03F58063 		add	r3, r3, #1024
 4373 0086 9842     		cmp	r0, r3
 4374 0088 04D0     		beq	.L805
 4375 008a 0E48     		ldr	r0, .L814+4
 4376 008c 40F62F01 		movw	r1, #2095
 4377 0090 FFF7FEFF 		bl	assert_err
 4378              	.L805:
 4379 0094 012D     		cmp	r5, #1
 4380 0096 05D9     		bls	.L806
 4381 0098 0A48     		ldr	r0, .L814+4
 4382 009a 4FF40361 		mov	r1, #2096
 4383 009e FFF7FEFF 		bl	assert_err
 4384 00a2 00E0     		b	.L807
 4385              	.L806:
 4386 00a4 25B1     		cbz	r5, .L808
 4387              	.L807:
 4388 00a6 2388     		ldrh	r3, [r4]
 4389 00a8 9BB2     		uxth	r3, r3
 4390 00aa 43F00203 		orr	r3, r3, #2
 4391 00ae 04E0     		b	.L813
 4392              	.L808:
 4393 00b0 2388     		ldrh	r3, [r4]
 4394 00b2 23F00203 		bic	r3, r3, #2
 4395 00b6 1B04     		lsls	r3, r3, #16
 4396 00b8 1B0C     		lsrs	r3, r3, #16
 4397              	.L813:
 4398 00ba 2380     		strh	r3, [r4]	@ movhi
 4399 00bc 38BD     		pop	{r3, r4, r5, pc}
 4400              	.L815:
 4401 00be 00BF     		.align	2
 4402              	.L814:
 4403 00c0 002C0140 		.word	1073818624
 4404 00c4 00000000 		.word	.LC0
 4406              		.section	.text.TIM_UpdateRequestConfig,"ax",%progbits
 4407              		.align	1
 4408              		.global	TIM_UpdateRequestConfig
 4409              		.thumb
 4410              		.thumb_func
 4412              	TIM_UpdateRequestConfig:
 4413              		@ args = 0, pretend = 0, frame = 0
 4414              		@ frame_needed = 0, uses_anonymous_args = 0
 4415 0000 38B5     		push	{r3, r4, r5, lr}
 4416 0002 2F4B     		ldr	r3, .L826
 4417 0004 0446     		mov	r4, r0
 4418 0006 9842     		cmp	r0, r3
 4419 0008 0D46     		mov	r5, r1
 4420 000a 43D0     		beq	.L817
 4421 000c B0F1804F 		cmp	r0, #1073741824
 4422 0010 40D0     		beq	.L817
 4423 0012 A3F59433 		sub	r3, r3, #75776
 4424 0016 9842     		cmp	r0, r3
 4425 0018 3CD0     		beq	.L817
 4426 001a 03F58063 		add	r3, r3, #1024
 4427 001e 9842     		cmp	r0, r3
 4428 0020 38D0     		beq	.L817
 4429 0022 03F58063 		add	r3, r3, #1024
 4430 0026 9842     		cmp	r0, r3
 4431 0028 34D0     		beq	.L817
 4432 002a 03F58063 		add	r3, r3, #1024
 4433 002e 9842     		cmp	r0, r3
 4434 0030 30D0     		beq	.L817
 4435 0032 03F58063 		add	r3, r3, #1024
 4436 0036 9842     		cmp	r0, r3
 4437 0038 2CD0     		beq	.L817
 4438 003a 03F59033 		add	r3, r3, #73728
 4439 003e 9842     		cmp	r0, r3
 4440 0040 28D0     		beq	.L817
 4441 0042 03F5C053 		add	r3, r3, #6144
 4442 0046 9842     		cmp	r0, r3
 4443 0048 24D0     		beq	.L817
 4444 004a 03F58063 		add	r3, r3, #1024
 4445 004e 9842     		cmp	r0, r3
 4446 0050 20D0     		beq	.L817
 4447 0052 03F58063 		add	r3, r3, #1024
 4448 0056 9842     		cmp	r0, r3
 4449 0058 1CD0     		beq	.L817
 4450 005a A3F59E33 		sub	r3, r3, #80896
 4451 005e 9842     		cmp	r0, r3
 4452 0060 18D0     		beq	.L817
 4453 0062 03F58063 		add	r3, r3, #1024
 4454 0066 9842     		cmp	r0, r3
 4455 0068 14D0     		beq	.L817
 4456 006a 03F58063 		add	r3, r3, #1024
 4457 006e 9842     		cmp	r0, r3
 4458 0070 10D0     		beq	.L817
 4459 0072 03F59033 		add	r3, r3, #73728
 4460 0076 9842     		cmp	r0, r3
 4461 0078 0CD0     		beq	.L817
 4462 007a 03F58063 		add	r3, r3, #1024
 4463 007e 9842     		cmp	r0, r3
 4464 0080 08D0     		beq	.L817
 4465 0082 03F58063 		add	r3, r3, #1024
 4466 0086 9842     		cmp	r0, r3
 4467 0088 04D0     		beq	.L817
 4468 008a 0E48     		ldr	r0, .L826+4
 4469 008c 40F64B01 		movw	r1, #2123
 4470 0090 FFF7FEFF 		bl	assert_err
 4471              	.L817:
 4472 0094 012D     		cmp	r5, #1
 4473 0096 05D9     		bls	.L818
 4474 0098 0A48     		ldr	r0, .L826+4
 4475 009a 40F64C01 		movw	r1, #2124
 4476 009e FFF7FEFF 		bl	assert_err
 4477 00a2 00E0     		b	.L819
 4478              	.L818:
 4479 00a4 25B1     		cbz	r5, .L820
 4480              	.L819:
 4481 00a6 2388     		ldrh	r3, [r4]
 4482 00a8 9BB2     		uxth	r3, r3
 4483 00aa 43F00403 		orr	r3, r3, #4
 4484 00ae 04E0     		b	.L825
 4485              	.L820:
 4486 00b0 2388     		ldrh	r3, [r4]
 4487 00b2 23F00403 		bic	r3, r3, #4
 4488 00b6 1B04     		lsls	r3, r3, #16
 4489 00b8 1B0C     		lsrs	r3, r3, #16
 4490              	.L825:
 4491 00ba 2380     		strh	r3, [r4]	@ movhi
 4492 00bc 38BD     		pop	{r3, r4, r5, pc}
 4493              	.L827:
 4494 00be 00BF     		.align	2
 4495              	.L826:
 4496 00c0 002C0140 		.word	1073818624
 4497 00c4 00000000 		.word	.LC0
 4499              		.section	.text.TIM_SelectHallSensor,"ax",%progbits
 4500              		.align	1
 4501              		.global	TIM_SelectHallSensor
 4502              		.thumb
 4503              		.thumb_func
 4505              	TIM_SelectHallSensor:
 4506              		@ args = 0, pretend = 0, frame = 0
 4507              		@ frame_needed = 0, uses_anonymous_args = 0
 4508 0000 38B5     		push	{r3, r4, r5, lr}
 4509 0002 1F4B     		ldr	r3, .L838
 4510 0004 0446     		mov	r4, r0
 4511 0006 9842     		cmp	r0, r3
 4512 0008 0D46     		mov	r5, r1
 4513 000a 23D0     		beq	.L829
 4514 000c B0F1804F 		cmp	r0, #1073741824
 4515 0010 20D0     		beq	.L829
 4516 0012 A3F59433 		sub	r3, r3, #75776
 4517 0016 9842     		cmp	r0, r3
 4518 0018 1CD0     		beq	.L829
 4519 001a 03F58063 		add	r3, r3, #1024
 4520 001e 9842     		cmp	r0, r3
 4521 0020 18D0     		beq	.L829
 4522 0022 03F58063 		add	r3, r3, #1024
 4523 0026 9842     		cmp	r0, r3
 4524 0028 14D0     		beq	.L829
 4525 002a 03F59433 		add	r3, r3, #75776
 4526 002e 9842     		cmp	r0, r3
 4527 0030 10D0     		beq	.L829
 4528 0032 03F5C053 		add	r3, r3, #6144
 4529 0036 9842     		cmp	r0, r3
 4530 0038 0CD0     		beq	.L829
 4531 003a A3F59A33 		sub	r3, r3, #78848
 4532 003e 9842     		cmp	r0, r3
 4533 0040 08D0     		beq	.L829
 4534 0042 03F59433 		add	r3, r3, #75776
 4535 0046 9842     		cmp	r0, r3
 4536 0048 04D0     		beq	.L829
 4537 004a 0E48     		ldr	r0, .L838+4
 4538 004c 40F66301 		movw	r1, #2147
 4539 0050 FFF7FEFF 		bl	assert_err
 4540              	.L829:
 4541 0054 012D     		cmp	r5, #1
 4542 0056 05D9     		bls	.L830
 4543 0058 0A48     		ldr	r0, .L838+4
 4544 005a 40F66401 		movw	r1, #2148
 4545 005e FFF7FEFF 		bl	assert_err
 4546 0062 00E0     		b	.L831
 4547              	.L830:
 4548 0064 25B1     		cbz	r5, .L832
 4549              	.L831:
 4550 0066 A388     		ldrh	r3, [r4, #4]
 4551 0068 9BB2     		uxth	r3, r3
 4552 006a 43F08003 		orr	r3, r3, #128
 4553 006e 04E0     		b	.L837
 4554              	.L832:
 4555 0070 A388     		ldrh	r3, [r4, #4]
 4556 0072 23F08003 		bic	r3, r3, #128
 4557 0076 1B04     		lsls	r3, r3, #16
 4558 0078 1B0C     		lsrs	r3, r3, #16
 4559              	.L837:
 4560 007a A380     		strh	r3, [r4, #4]	@ movhi
 4561 007c 38BD     		pop	{r3, r4, r5, pc}
 4562              	.L839:
 4563 007e 00BF     		.align	2
 4564              	.L838:
 4565 0080 002C0140 		.word	1073818624
 4566 0084 00000000 		.word	.LC0
 4568              		.section	.text.TIM_SelectOnePulseMode,"ax",%progbits
 4569              		.align	1
 4570              		.global	TIM_SelectOnePulseMode
 4571              		.thumb
 4572              		.thumb_func
 4574              	TIM_SelectOnePulseMode:
 4575              		@ args = 0, pretend = 0, frame = 0
 4576              		@ frame_needed = 0, uses_anonymous_args = 0
 4577 0000 38B5     		push	{r3, r4, r5, lr}
 4578 0002 2E4B     		ldr	r3, .L849
 4579 0004 0446     		mov	r4, r0
 4580 0006 9842     		cmp	r0, r3
 4581 0008 0D46     		mov	r5, r1
 4582 000a 43D0     		beq	.L841
 4583 000c B0F1804F 		cmp	r0, #1073741824
 4584 0010 40D0     		beq	.L841
 4585 0012 A3F59433 		sub	r3, r3, #75776
 4586 0016 9842     		cmp	r0, r3
 4587 0018 3CD0     		beq	.L841
 4588 001a 03F58063 		add	r3, r3, #1024
 4589 001e 9842     		cmp	r0, r3
 4590 0020 38D0     		beq	.L841
 4591 0022 03F58063 		add	r3, r3, #1024
 4592 0026 9842     		cmp	r0, r3
 4593 0028 34D0     		beq	.L841
 4594 002a 03F58063 		add	r3, r3, #1024
 4595 002e 9842     		cmp	r0, r3
 4596 0030 30D0     		beq	.L841
 4597 0032 03F58063 		add	r3, r3, #1024
 4598 0036 9842     		cmp	r0, r3
 4599 0038 2CD0     		beq	.L841
 4600 003a 03F59033 		add	r3, r3, #73728
 4601 003e 9842     		cmp	r0, r3
 4602 0040 28D0     		beq	.L841
 4603 0042 03F5C053 		add	r3, r3, #6144
 4604 0046 9842     		cmp	r0, r3
 4605 0048 24D0     		beq	.L841
 4606 004a 03F58063 		add	r3, r3, #1024
 4607 004e 9842     		cmp	r0, r3
 4608 0050 20D0     		beq	.L841
 4609 0052 03F58063 		add	r3, r3, #1024
 4610 0056 9842     		cmp	r0, r3
 4611 0058 1CD0     		beq	.L841
 4612 005a A3F59E33 		sub	r3, r3, #80896
 4613 005e 9842     		cmp	r0, r3
 4614 0060 18D0     		beq	.L841
 4615 0062 03F58063 		add	r3, r3, #1024
 4616 0066 9842     		cmp	r0, r3
 4617 0068 14D0     		beq	.L841
 4618 006a 03F58063 		add	r3, r3, #1024
 4619 006e 9842     		cmp	r0, r3
 4620 0070 10D0     		beq	.L841
 4621 0072 03F59033 		add	r3, r3, #73728
 4622 0076 9842     		cmp	r0, r3
 4623 0078 0CD0     		beq	.L841
 4624 007a 03F58063 		add	r3, r3, #1024
 4625 007e 9842     		cmp	r0, r3
 4626 0080 08D0     		beq	.L841
 4627 0082 03F58063 		add	r3, r3, #1024
 4628 0086 9842     		cmp	r0, r3
 4629 0088 04D0     		beq	.L841
 4630 008a 0D48     		ldr	r0, .L849+4
 4631 008c 40F67D01 		movw	r1, #2173
 4632 0090 FFF7FEFF 		bl	assert_err
 4633              	.L841:
 4634 0094 25F00803 		bic	r3, r5, #8
 4635 0098 23B1     		cbz	r3, .L842
 4636 009a 0948     		ldr	r0, .L849+4
 4637 009c 40F67E01 		movw	r1, #2174
 4638 00a0 FFF7FEFF 		bl	assert_err
 4639              	.L842:
 4640 00a4 2388     		ldrh	r3, [r4]
 4641 00a6 23F00803 		bic	r3, r3, #8
 4642 00aa 1B04     		lsls	r3, r3, #16
 4643 00ac 1B0C     		lsrs	r3, r3, #16
 4644 00ae 2380     		strh	r3, [r4]	@ movhi
 4645 00b0 2388     		ldrh	r3, [r4]
 4646 00b2 9BB2     		uxth	r3, r3
 4647 00b4 1D43     		orrs	r5, r5, r3
 4648 00b6 2580     		strh	r5, [r4]	@ movhi
 4649 00b8 38BD     		pop	{r3, r4, r5, pc}
 4650              	.L850:
 4651 00ba 00BF     		.align	2
 4652              	.L849:
 4653 00bc 002C0140 		.word	1073818624
 4654 00c0 00000000 		.word	.LC0
 4656              		.section	.text.TIM_SelectOutputTrigger,"ax",%progbits
 4657              		.align	1
 4658              		.global	TIM_SelectOutputTrigger
 4659              		.thumb
 4660              		.thumb_func
 4662              	TIM_SelectOutputTrigger:
 4663              		@ args = 0, pretend = 0, frame = 0
 4664              		@ frame_needed = 0, uses_anonymous_args = 0
 4665 0000 38B5     		push	{r3, r4, r5, lr}
 4666 0002 234B     		ldr	r3, .L863
 4667 0004 0446     		mov	r4, r0
 4668 0006 9842     		cmp	r0, r3
 4669 0008 0D46     		mov	r5, r1
 4670 000a 2BD0     		beq	.L852
 4671 000c B0F1804F 		cmp	r0, #1073741824
 4672 0010 28D0     		beq	.L852
 4673 0012 A3F59433 		sub	r3, r3, #75776
 4674 0016 9842     		cmp	r0, r3
 4675 0018 24D0     		beq	.L852
 4676 001a 03F58063 		add	r3, r3, #1024
 4677 001e 9842     		cmp	r0, r3
 4678 0020 20D0     		beq	.L852
 4679 0022 03F58063 		add	r3, r3, #1024
 4680 0026 9842     		cmp	r0, r3
 4681 0028 1CD0     		beq	.L852
 4682 002a 03F58063 		add	r3, r3, #1024
 4683 002e 9842     		cmp	r0, r3
 4684 0030 18D0     		beq	.L852
 4685 0032 03F58063 		add	r3, r3, #1024
 4686 0036 9842     		cmp	r0, r3
 4687 0038 14D0     		beq	.L852
 4688 003a 03F59033 		add	r3, r3, #73728
 4689 003e 9842     		cmp	r0, r3
 4690 0040 10D0     		beq	.L852
 4691 0042 03F5C053 		add	r3, r3, #6144
 4692 0046 9842     		cmp	r0, r3
 4693 0048 0CD0     		beq	.L852
 4694 004a A3F59A33 		sub	r3, r3, #78848
 4695 004e 9842     		cmp	r0, r3
 4696 0050 08D0     		beq	.L852
 4697 0052 03F59433 		add	r3, r3, #75776
 4698 0056 9842     		cmp	r0, r3
 4699 0058 04D0     		beq	.L852
 4700 005a 0E48     		ldr	r0, .L863+4
 4701 005c 40F69D01 		movw	r1, #2205
 4702 0060 FFF7FEFF 		bl	assert_err
 4703              	.L852:
 4704 0064 25F03003 		bic	r3, r5, #48
 4705 0068 9BB2     		uxth	r3, r3
 4706 006a 33B1     		cbz	r3, .L853
 4707 006c 402B     		cmp	r3, #64
 4708 006e 04D0     		beq	.L853
 4709 0070 0848     		ldr	r0, .L863+4
 4710 0072 40F69E01 		movw	r1, #2206
 4711 0076 FFF7FEFF 		bl	assert_err
 4712              	.L853:
 4713 007a A388     		ldrh	r3, [r4, #4]
 4714 007c 23F07003 		bic	r3, r3, #112
 4715 0080 1B04     		lsls	r3, r3, #16
 4716 0082 1B0C     		lsrs	r3, r3, #16
 4717 0084 A380     		strh	r3, [r4, #4]	@ movhi
 4718 0086 A388     		ldrh	r3, [r4, #4]
 4719 0088 9BB2     		uxth	r3, r3
 4720 008a 1D43     		orrs	r5, r5, r3
 4721 008c A580     		strh	r5, [r4, #4]	@ movhi
 4722 008e 38BD     		pop	{r3, r4, r5, pc}
 4723              	.L864:
 4724              		.align	2
 4725              	.L863:
 4726 0090 002C0140 		.word	1073818624
 4727 0094 00000000 		.word	.LC0
 4729              		.section	.text.TIM_SelectSlaveMode,"ax",%progbits
 4730              		.align	1
 4731              		.global	TIM_SelectSlaveMode
 4732              		.thumb
 4733              		.thumb_func
 4735              	TIM_SelectSlaveMode:
 4736              		@ args = 0, pretend = 0, frame = 0
 4737              		@ frame_needed = 0, uses_anonymous_args = 0
 4738 0000 38B5     		push	{r3, r4, r5, lr}
 4739 0002 1E4B     		ldr	r3, .L871
 4740 0004 0446     		mov	r4, r0
 4741 0006 9842     		cmp	r0, r3
 4742 0008 0D46     		mov	r5, r1
 4743 000a 23D0     		beq	.L866
 4744 000c B0F1804F 		cmp	r0, #1073741824
 4745 0010 20D0     		beq	.L866
 4746 0012 A3F59433 		sub	r3, r3, #75776
 4747 0016 9842     		cmp	r0, r3
 4748 0018 1CD0     		beq	.L866
 4749 001a 03F58063 		add	r3, r3, #1024
 4750 001e 9842     		cmp	r0, r3
 4751 0020 18D0     		beq	.L866
 4752 0022 03F58063 		add	r3, r3, #1024
 4753 0026 9842     		cmp	r0, r3
 4754 0028 14D0     		beq	.L866
 4755 002a 03F59433 		add	r3, r3, #75776
 4756 002e 9842     		cmp	r0, r3
 4757 0030 10D0     		beq	.L866
 4758 0032 03F5C053 		add	r3, r3, #6144
 4759 0036 9842     		cmp	r0, r3
 4760 0038 0CD0     		beq	.L866
 4761 003a A3F59A33 		sub	r3, r3, #78848
 4762 003e 9842     		cmp	r0, r3
 4763 0040 08D0     		beq	.L866
 4764 0042 03F59433 		add	r3, r3, #75776
 4765 0046 9842     		cmp	r0, r3
 4766 0048 04D0     		beq	.L866
 4767 004a 0D48     		ldr	r0, .L871+4
 4768 004c 40F6B401 		movw	r1, #2228
 4769 0050 FFF7FEFF 		bl	assert_err
 4770              	.L866:
 4771 0054 2B1F     		subs	r3, r5, #4
 4772 0056 9BB2     		uxth	r3, r3
 4773 0058 032B     		cmp	r3, #3
 4774 005a 04D9     		bls	.L867
 4775 005c 0848     		ldr	r0, .L871+4
 4776 005e 40F6B501 		movw	r1, #2229
 4777 0062 FFF7FEFF 		bl	assert_err
 4778              	.L867:
 4779 0066 2389     		ldrh	r3, [r4, #8]
 4780 0068 23F00703 		bic	r3, r3, #7
 4781 006c 1B04     		lsls	r3, r3, #16
 4782 006e 1B0C     		lsrs	r3, r3, #16
 4783 0070 2381     		strh	r3, [r4, #8]	@ movhi
 4784 0072 2389     		ldrh	r3, [r4, #8]
 4785 0074 9BB2     		uxth	r3, r3
 4786 0076 1D43     		orrs	r5, r5, r3
 4787 0078 2581     		strh	r5, [r4, #8]	@ movhi
 4788 007a 38BD     		pop	{r3, r4, r5, pc}
 4789              	.L872:
 4790              		.align	2
 4791              	.L871:
 4792 007c 002C0140 		.word	1073818624
 4793 0080 00000000 		.word	.LC0
 4795              		.section	.text.TIM_SelectMasterSlaveMode,"ax",%progbits
 4796              		.align	1
 4797              		.global	TIM_SelectMasterSlaveMode
 4798              		.thumb
 4799              		.thumb_func
 4801              	TIM_SelectMasterSlaveMode:
 4802              		@ args = 0, pretend = 0, frame = 0
 4803              		@ frame_needed = 0, uses_anonymous_args = 0
 4804 0000 38B5     		push	{r3, r4, r5, lr}
 4805 0002 1E4B     		ldr	r3, .L882
 4806 0004 0446     		mov	r4, r0
 4807 0006 9842     		cmp	r0, r3
 4808 0008 0D46     		mov	r5, r1
 4809 000a 23D0     		beq	.L874
 4810 000c B0F1804F 		cmp	r0, #1073741824
 4811 0010 20D0     		beq	.L874
 4812 0012 A3F59433 		sub	r3, r3, #75776
 4813 0016 9842     		cmp	r0, r3
 4814 0018 1CD0     		beq	.L874
 4815 001a 03F58063 		add	r3, r3, #1024
 4816 001e 9842     		cmp	r0, r3
 4817 0020 18D0     		beq	.L874
 4818 0022 03F58063 		add	r3, r3, #1024
 4819 0026 9842     		cmp	r0, r3
 4820 0028 14D0     		beq	.L874
 4821 002a 03F59433 		add	r3, r3, #75776
 4822 002e 9842     		cmp	r0, r3
 4823 0030 10D0     		beq	.L874
 4824 0032 03F5C053 		add	r3, r3, #6144
 4825 0036 9842     		cmp	r0, r3
 4826 0038 0CD0     		beq	.L874
 4827 003a A3F59A33 		sub	r3, r3, #78848
 4828 003e 9842     		cmp	r0, r3
 4829 0040 08D0     		beq	.L874
 4830 0042 03F59433 		add	r3, r3, #75776
 4831 0046 9842     		cmp	r0, r3
 4832 0048 04D0     		beq	.L874
 4833 004a 0D48     		ldr	r0, .L882+4
 4834 004c 40F6C901 		movw	r1, #2249
 4835 0050 FFF7FEFF 		bl	assert_err
 4836              	.L874:
 4837 0054 25F08003 		bic	r3, r5, #128
 4838 0058 23B1     		cbz	r3, .L875
 4839 005a 0948     		ldr	r0, .L882+4
 4840 005c 40F6CA01 		movw	r1, #2250
 4841 0060 FFF7FEFF 		bl	assert_err
 4842              	.L875:
 4843 0064 2389     		ldrh	r3, [r4, #8]
 4844 0066 23F08003 		bic	r3, r3, #128
 4845 006a 1B04     		lsls	r3, r3, #16
 4846 006c 1B0C     		lsrs	r3, r3, #16
 4847 006e 2381     		strh	r3, [r4, #8]	@ movhi
 4848 0070 2389     		ldrh	r3, [r4, #8]
 4849 0072 9BB2     		uxth	r3, r3
 4850 0074 1D43     		orrs	r5, r5, r3
 4851 0076 2581     		strh	r5, [r4, #8]	@ movhi
 4852 0078 38BD     		pop	{r3, r4, r5, pc}
 4853              	.L883:
 4854 007a 00BF     		.align	2
 4855              	.L882:
 4856 007c 002C0140 		.word	1073818624
 4857 0080 00000000 		.word	.LC0
 4859              		.section	.text.TIM_SetCounter,"ax",%progbits
 4860              		.align	1
 4861              		.global	TIM_SetCounter
 4862              		.thumb
 4863              		.thumb_func
 4865              	TIM_SetCounter:
 4866              		@ args = 0, pretend = 0, frame = 0
 4867              		@ frame_needed = 0, uses_anonymous_args = 0
 4868 0000 38B5     		push	{r3, r4, r5, lr}
 4869 0002 254B     		ldr	r3, .L889
 4870 0004 0446     		mov	r4, r0
 4871 0006 9842     		cmp	r0, r3
 4872 0008 0D46     		mov	r5, r1
 4873 000a 43D0     		beq	.L885
 4874 000c B0F1804F 		cmp	r0, #1073741824
 4875 0010 40D0     		beq	.L885
 4876 0012 A3F59433 		sub	r3, r3, #75776
 4877 0016 9842     		cmp	r0, r3
 4878 0018 3CD0     		beq	.L885
 4879 001a 03F58063 		add	r3, r3, #1024
 4880 001e 9842     		cmp	r0, r3
 4881 0020 38D0     		beq	.L885
 4882 0022 03F58063 		add	r3, r3, #1024
 4883 0026 9842     		cmp	r0, r3
 4884 0028 34D0     		beq	.L885
 4885 002a 03F58063 		add	r3, r3, #1024
 4886 002e 9842     		cmp	r0, r3
 4887 0030 30D0     		beq	.L885
 4888 0032 03F58063 		add	r3, r3, #1024
 4889 0036 9842     		cmp	r0, r3
 4890 0038 2CD0     		beq	.L885
 4891 003a 03F59033 		add	r3, r3, #73728
 4892 003e 9842     		cmp	r0, r3
 4893 0040 28D0     		beq	.L885
 4894 0042 03F5C053 		add	r3, r3, #6144
 4895 0046 9842     		cmp	r0, r3
 4896 0048 24D0     		beq	.L885
 4897 004a 03F58063 		add	r3, r3, #1024
 4898 004e 9842     		cmp	r0, r3
 4899 0050 20D0     		beq	.L885
 4900 0052 03F58063 		add	r3, r3, #1024
 4901 0056 9842     		cmp	r0, r3
 4902 0058 1CD0     		beq	.L885
 4903 005a A3F59E33 		sub	r3, r3, #80896
 4904 005e 9842     		cmp	r0, r3
 4905 0060 18D0     		beq	.L885
 4906 0062 03F58063 		add	r3, r3, #1024
 4907 0066 9842     		cmp	r0, r3
 4908 0068 14D0     		beq	.L885
 4909 006a 03F58063 		add	r3, r3, #1024
 4910 006e 9842     		cmp	r0, r3
 4911 0070 10D0     		beq	.L885
 4912 0072 03F59033 		add	r3, r3, #73728
 4913 0076 9842     		cmp	r0, r3
 4914 0078 0CD0     		beq	.L885
 4915 007a 03F58063 		add	r3, r3, #1024
 4916 007e 9842     		cmp	r0, r3
 4917 0080 08D0     		beq	.L885
 4918 0082 03F58063 		add	r3, r3, #1024
 4919 0086 9842     		cmp	r0, r3
 4920 0088 04D0     		beq	.L885
 4921 008a 0448     		ldr	r0, .L889+4
 4922 008c 40F6DB01 		movw	r1, #2267
 4923 0090 FFF7FEFF 		bl	assert_err
 4924              	.L885:
 4925 0094 A584     		strh	r5, [r4, #36]	@ movhi
 4926 0096 38BD     		pop	{r3, r4, r5, pc}
 4927              	.L890:
 4928              		.align	2
 4929              	.L889:
 4930 0098 002C0140 		.word	1073818624
 4931 009c 00000000 		.word	.LC0
 4933              		.section	.text.TIM_SetAutoreload,"ax",%progbits
 4934              		.align	1
 4935              		.global	TIM_SetAutoreload
 4936              		.thumb
 4937              		.thumb_func
 4939              	TIM_SetAutoreload:
 4940              		@ args = 0, pretend = 0, frame = 0
 4941              		@ frame_needed = 0, uses_anonymous_args = 0
 4942 0000 38B5     		push	{r3, r4, r5, lr}
 4943 0002 254B     		ldr	r3, .L896
 4944 0004 0446     		mov	r4, r0
 4945 0006 9842     		cmp	r0, r3
 4946 0008 0D46     		mov	r5, r1
 4947 000a 43D0     		beq	.L892
 4948 000c B0F1804F 		cmp	r0, #1073741824
 4949 0010 40D0     		beq	.L892
 4950 0012 A3F59433 		sub	r3, r3, #75776
 4951 0016 9842     		cmp	r0, r3
 4952 0018 3CD0     		beq	.L892
 4953 001a 03F58063 		add	r3, r3, #1024
 4954 001e 9842     		cmp	r0, r3
 4955 0020 38D0     		beq	.L892
 4956 0022 03F58063 		add	r3, r3, #1024
 4957 0026 9842     		cmp	r0, r3
 4958 0028 34D0     		beq	.L892
 4959 002a 03F58063 		add	r3, r3, #1024
 4960 002e 9842     		cmp	r0, r3
 4961 0030 30D0     		beq	.L892
 4962 0032 03F58063 		add	r3, r3, #1024
 4963 0036 9842     		cmp	r0, r3
 4964 0038 2CD0     		beq	.L892
 4965 003a 03F59033 		add	r3, r3, #73728
 4966 003e 9842     		cmp	r0, r3
 4967 0040 28D0     		beq	.L892
 4968 0042 03F5C053 		add	r3, r3, #6144
 4969 0046 9842     		cmp	r0, r3
 4970 0048 24D0     		beq	.L892
 4971 004a 03F58063 		add	r3, r3, #1024
 4972 004e 9842     		cmp	r0, r3
 4973 0050 20D0     		beq	.L892
 4974 0052 03F58063 		add	r3, r3, #1024
 4975 0056 9842     		cmp	r0, r3
 4976 0058 1CD0     		beq	.L892
 4977 005a A3F59E33 		sub	r3, r3, #80896
 4978 005e 9842     		cmp	r0, r3
 4979 0060 18D0     		beq	.L892
 4980 0062 03F58063 		add	r3, r3, #1024
 4981 0066 9842     		cmp	r0, r3
 4982 0068 14D0     		beq	.L892
 4983 006a 03F58063 		add	r3, r3, #1024
 4984 006e 9842     		cmp	r0, r3
 4985 0070 10D0     		beq	.L892
 4986 0072 03F59033 		add	r3, r3, #73728
 4987 0076 9842     		cmp	r0, r3
 4988 0078 0CD0     		beq	.L892
 4989 007a 03F58063 		add	r3, r3, #1024
 4990 007e 9842     		cmp	r0, r3
 4991 0080 08D0     		beq	.L892
 4992 0082 03F58063 		add	r3, r3, #1024
 4993 0086 9842     		cmp	r0, r3
 4994 0088 04D0     		beq	.L892
 4995 008a 0448     		ldr	r0, .L896+4
 4996 008c 40F6E901 		movw	r1, #2281
 4997 0090 FFF7FEFF 		bl	assert_err
 4998              	.L892:
 4999 0094 A585     		strh	r5, [r4, #44]	@ movhi
 5000 0096 38BD     		pop	{r3, r4, r5, pc}
 5001              	.L897:
 5002              		.align	2
 5003              	.L896:
 5004 0098 002C0140 		.word	1073818624
 5005 009c 00000000 		.word	.LC0
 5007              		.section	.text.TIM_SetCompare1,"ax",%progbits
 5008              		.align	1
 5009              		.global	TIM_SetCompare1
 5010              		.thumb
 5011              		.thumb_func
 5013              	TIM_SetCompare1:
 5014              		@ args = 0, pretend = 0, frame = 0
 5015              		@ frame_needed = 0, uses_anonymous_args = 0
 5016 0000 38B5     		push	{r3, r4, r5, lr}
 5017 0002 214B     		ldr	r3, .L903
 5018 0004 0446     		mov	r4, r0
 5019 0006 9842     		cmp	r0, r3
 5020 0008 0D46     		mov	r5, r1
 5021 000a 3BD0     		beq	.L899
 5022 000c B0F1804F 		cmp	r0, #1073741824
 5023 0010 38D0     		beq	.L899
 5024 0012 A3F59433 		sub	r3, r3, #75776
 5025 0016 9842     		cmp	r0, r3
 5026 0018 34D0     		beq	.L899
 5027 001a 03F58063 		add	r3, r3, #1024
 5028 001e 9842     		cmp	r0, r3
 5029 0020 30D0     		beq	.L899
 5030 0022 03F58063 		add	r3, r3, #1024
 5031 0026 9842     		cmp	r0, r3
 5032 0028 2CD0     		beq	.L899
 5033 002a 03F59433 		add	r3, r3, #75776
 5034 002e 9842     		cmp	r0, r3
 5035 0030 28D0     		beq	.L899
 5036 0032 03F5C053 		add	r3, r3, #6144
 5037 0036 9842     		cmp	r0, r3
 5038 0038 24D0     		beq	.L899
 5039 003a 03F58063 		add	r3, r3, #1024
 5040 003e 9842     		cmp	r0, r3
 5041 0040 20D0     		beq	.L899
 5042 0042 03F58063 		add	r3, r3, #1024
 5043 0046 9842     		cmp	r0, r3
 5044 0048 1CD0     		beq	.L899
 5045 004a A3F59E33 		sub	r3, r3, #80896
 5046 004e 9842     		cmp	r0, r3
 5047 0050 18D0     		beq	.L899
 5048 0052 03F58063 		add	r3, r3, #1024
 5049 0056 9842     		cmp	r0, r3
 5050 0058 14D0     		beq	.L899
 5051 005a 03F58063 		add	r3, r3, #1024
 5052 005e 9842     		cmp	r0, r3
 5053 0060 10D0     		beq	.L899
 5054 0062 03F59033 		add	r3, r3, #73728
 5055 0066 9842     		cmp	r0, r3
 5056 0068 0CD0     		beq	.L899
 5057 006a 03F58063 		add	r3, r3, #1024
 5058 006e 9842     		cmp	r0, r3
 5059 0070 08D0     		beq	.L899
 5060 0072 03F58063 		add	r3, r3, #1024
 5061 0076 9842     		cmp	r0, r3
 5062 0078 04D0     		beq	.L899
 5063 007a 0448     		ldr	r0, .L903+4
 5064 007c 40F6F701 		movw	r1, #2295
 5065 0080 FFF7FEFF 		bl	assert_err
 5066              	.L899:
 5067 0084 A586     		strh	r5, [r4, #52]	@ movhi
 5068 0086 38BD     		pop	{r3, r4, r5, pc}
 5069              	.L904:
 5070              		.align	2
 5071              	.L903:
 5072 0088 002C0140 		.word	1073818624
 5073 008c 00000000 		.word	.LC0
 5075              		.section	.text.TIM_SetCompare2,"ax",%progbits
 5076              		.align	1
 5077              		.global	TIM_SetCompare2
 5078              		.thumb
 5079              		.thumb_func
 5081              	TIM_SetCompare2:
 5082              		@ args = 0, pretend = 0, frame = 0
 5083              		@ frame_needed = 0, uses_anonymous_args = 0
 5084 0000 38B5     		push	{r3, r4, r5, lr}
 5085 0002 154B     		ldr	r3, .L910
 5086 0004 0446     		mov	r4, r0
 5087 0006 9842     		cmp	r0, r3
 5088 0008 0D46     		mov	r5, r1
 5089 000a 23D0     		beq	.L906
 5090 000c B0F1804F 		cmp	r0, #1073741824
 5091 0010 20D0     		beq	.L906
 5092 0012 A3F59433 		sub	r3, r3, #75776
 5093 0016 9842     		cmp	r0, r3
 5094 0018 1CD0     		beq	.L906
 5095 001a 03F58063 		add	r3, r3, #1024
 5096 001e 9842     		cmp	r0, r3
 5097 0020 18D0     		beq	.L906
 5098 0022 03F58063 		add	r3, r3, #1024
 5099 0026 9842     		cmp	r0, r3
 5100 0028 14D0     		beq	.L906
 5101 002a 03F59433 		add	r3, r3, #75776
 5102 002e 9842     		cmp	r0, r3
 5103 0030 10D0     		beq	.L906
 5104 0032 03F5C053 		add	r3, r3, #6144
 5105 0036 9842     		cmp	r0, r3
 5106 0038 0CD0     		beq	.L906
 5107 003a A3F59A33 		sub	r3, r3, #78848
 5108 003e 9842     		cmp	r0, r3
 5109 0040 08D0     		beq	.L906
 5110 0042 03F59433 		add	r3, r3, #75776
 5111 0046 9842     		cmp	r0, r3
 5112 0048 04D0     		beq	.L906
 5113 004a 0448     		ldr	r0, .L910+4
 5114 004c 40F60511 		movw	r1, #2309
 5115 0050 FFF7FEFF 		bl	assert_err
 5116              	.L906:
 5117 0054 2587     		strh	r5, [r4, #56]	@ movhi
 5118 0056 38BD     		pop	{r3, r4, r5, pc}
 5119              	.L911:
 5120              		.align	2
 5121              	.L910:
 5122 0058 002C0140 		.word	1073818624
 5123 005c 00000000 		.word	.LC0
 5125              		.section	.text.TIM_SetCompare3,"ax",%progbits
 5126              		.align	1
 5127              		.global	TIM_SetCompare3
 5128              		.thumb
 5129              		.thumb_func
 5131              	TIM_SetCompare3:
 5132              		@ args = 0, pretend = 0, frame = 0
 5133              		@ frame_needed = 0, uses_anonymous_args = 0
 5134 0000 38B5     		push	{r3, r4, r5, lr}
 5135 0002 0F4B     		ldr	r3, .L917
 5136 0004 0446     		mov	r4, r0
 5137 0006 9842     		cmp	r0, r3
 5138 0008 0D46     		mov	r5, r1
 5139 000a 17D0     		beq	.L913
 5140 000c B0F1804F 		cmp	r0, #1073741824
 5141 0010 14D0     		beq	.L913
 5142 0012 A3F59433 		sub	r3, r3, #75776
 5143 0016 9842     		cmp	r0, r3
 5144 0018 10D0     		beq	.L913
 5145 001a 03F58063 		add	r3, r3, #1024
 5146 001e 9842     		cmp	r0, r3
 5147 0020 0CD0     		beq	.L913
 5148 0022 03F58063 		add	r3, r3, #1024
 5149 0026 9842     		cmp	r0, r3
 5150 0028 08D0     		beq	.L913
 5151 002a 03F59433 		add	r3, r3, #75776
 5152 002e 9842     		cmp	r0, r3
 5153 0030 04D0     		beq	.L913
 5154 0032 0448     		ldr	r0, .L917+4
 5155 0034 40F61311 		movw	r1, #2323
 5156 0038 FFF7FEFF 		bl	assert_err
 5157              	.L913:
 5158 003c A587     		strh	r5, [r4, #60]	@ movhi
 5159 003e 38BD     		pop	{r3, r4, r5, pc}
 5160              	.L918:
 5161              		.align	2
 5162              	.L917:
 5163 0040 002C0140 		.word	1073818624
 5164 0044 00000000 		.word	.LC0
 5166              		.section	.text.TIM_SetCompare4,"ax",%progbits
 5167              		.align	1
 5168              		.global	TIM_SetCompare4
 5169              		.thumb
 5170              		.thumb_func
 5172              	TIM_SetCompare4:
 5173              		@ args = 0, pretend = 0, frame = 0
 5174              		@ frame_needed = 0, uses_anonymous_args = 0
 5175 0000 38B5     		push	{r3, r4, r5, lr}
 5176 0002 104B     		ldr	r3, .L924
 5177 0004 0446     		mov	r4, r0
 5178 0006 9842     		cmp	r0, r3
 5179 0008 0D46     		mov	r5, r1
 5180 000a 17D0     		beq	.L920
 5181 000c B0F1804F 		cmp	r0, #1073741824
 5182 0010 14D0     		beq	.L920
 5183 0012 A3F59433 		sub	r3, r3, #75776
 5184 0016 9842     		cmp	r0, r3
 5185 0018 10D0     		beq	.L920
 5186 001a 03F58063 		add	r3, r3, #1024
 5187 001e 9842     		cmp	r0, r3
 5188 0020 0CD0     		beq	.L920
 5189 0022 03F58063 		add	r3, r3, #1024
 5190 0026 9842     		cmp	r0, r3
 5191 0028 08D0     		beq	.L920
 5192 002a 03F59433 		add	r3, r3, #75776
 5193 002e 9842     		cmp	r0, r3
 5194 0030 04D0     		beq	.L920
 5195 0032 0548     		ldr	r0, .L924+4
 5196 0034 40F62111 		movw	r1, #2337
 5197 0038 FFF7FEFF 		bl	assert_err
 5198              	.L920:
 5199 003c A4F84050 		strh	r5, [r4, #64]	@ movhi
 5200 0040 38BD     		pop	{r3, r4, r5, pc}
 5201              	.L925:
 5202 0042 00BF     		.align	2
 5203              	.L924:
 5204 0044 002C0140 		.word	1073818624
 5205 0048 00000000 		.word	.LC0
 5207              		.section	.text.TIM_SetIC1Prescaler,"ax",%progbits
 5208              		.align	1
 5209              		.global	TIM_SetIC1Prescaler
 5210              		.thumb
 5211              		.thumb_func
 5213              	TIM_SetIC1Prescaler:
 5214              		@ args = 0, pretend = 0, frame = 0
 5215              		@ frame_needed = 0, uses_anonymous_args = 0
 5216 0000 38B5     		push	{r3, r4, r5, lr}
 5217 0002 2A4B     		ldr	r3, .L935
 5218 0004 0446     		mov	r4, r0
 5219 0006 9842     		cmp	r0, r3
 5220 0008 0D46     		mov	r5, r1
 5221 000a 3BD0     		beq	.L927
 5222 000c B0F1804F 		cmp	r0, #1073741824
 5223 0010 38D0     		beq	.L927
 5224 0012 A3F59433 		sub	r3, r3, #75776
 5225 0016 9842     		cmp	r0, r3
 5226 0018 34D0     		beq	.L927
 5227 001a 03F58063 		add	r3, r3, #1024
 5228 001e 9842     		cmp	r0, r3
 5229 0020 30D0     		beq	.L927
 5230 0022 03F58063 		add	r3, r3, #1024
 5231 0026 9842     		cmp	r0, r3
 5232 0028 2CD0     		beq	.L927
 5233 002a 03F59433 		add	r3, r3, #75776
 5234 002e 9842     		cmp	r0, r3
 5235 0030 28D0     		beq	.L927
 5236 0032 03F5C053 		add	r3, r3, #6144
 5237 0036 9842     		cmp	r0, r3
 5238 0038 24D0     		beq	.L927
 5239 003a 03F58063 		add	r3, r3, #1024
 5240 003e 9842     		cmp	r0, r3
 5241 0040 20D0     		beq	.L927
 5242 0042 03F58063 		add	r3, r3, #1024
 5243 0046 9842     		cmp	r0, r3
 5244 0048 1CD0     		beq	.L927
 5245 004a A3F59E33 		sub	r3, r3, #80896
 5246 004e 9842     		cmp	r0, r3
 5247 0050 18D0     		beq	.L927
 5248 0052 03F58063 		add	r3, r3, #1024
 5249 0056 9842     		cmp	r0, r3
 5250 0058 14D0     		beq	.L927
 5251 005a 03F58063 		add	r3, r3, #1024
 5252 005e 9842     		cmp	r0, r3
 5253 0060 10D0     		beq	.L927
 5254 0062 03F59033 		add	r3, r3, #73728
 5255 0066 9842     		cmp	r0, r3
 5256 0068 0CD0     		beq	.L927
 5257 006a 03F58063 		add	r3, r3, #1024
 5258 006e 9842     		cmp	r0, r3
 5259 0070 08D0     		beq	.L927
 5260 0072 03F58063 		add	r3, r3, #1024
 5261 0076 9842     		cmp	r0, r3
 5262 0078 04D0     		beq	.L927
 5263 007a 0D48     		ldr	r0, .L935+4
 5264 007c 40F63411 		movw	r1, #2356
 5265 0080 FFF7FEFF 		bl	assert_err
 5266              	.L927:
 5267 0084 25F00C03 		bic	r3, r5, #12
 5268 0088 23B1     		cbz	r3, .L928
 5269 008a 0948     		ldr	r0, .L935+4
 5270 008c 40F63511 		movw	r1, #2357
 5271 0090 FFF7FEFF 		bl	assert_err
 5272              	.L928:
 5273 0094 238B     		ldrh	r3, [r4, #24]
 5274 0096 23F00C03 		bic	r3, r3, #12
 5275 009a 1B04     		lsls	r3, r3, #16
 5276 009c 1B0C     		lsrs	r3, r3, #16
 5277 009e 2383     		strh	r3, [r4, #24]	@ movhi
 5278 00a0 238B     		ldrh	r3, [r4, #24]
 5279 00a2 9BB2     		uxth	r3, r3
 5280 00a4 1D43     		orrs	r5, r5, r3
 5281 00a6 2583     		strh	r5, [r4, #24]	@ movhi
 5282 00a8 38BD     		pop	{r3, r4, r5, pc}
 5283              	.L936:
 5284 00aa 00BF     		.align	2
 5285              	.L935:
 5286 00ac 002C0140 		.word	1073818624
 5287 00b0 00000000 		.word	.LC0
 5289              		.section	.text.TIM_SetIC2Prescaler,"ax",%progbits
 5290              		.align	1
 5291              		.global	TIM_SetIC2Prescaler
 5292              		.thumb
 5293              		.thumb_func
 5295              	TIM_SetIC2Prescaler:
 5296              		@ args = 0, pretend = 0, frame = 0
 5297              		@ frame_needed = 0, uses_anonymous_args = 0
 5298 0000 38B5     		push	{r3, r4, r5, lr}
 5299 0002 1F4B     		ldr	r3, .L946
 5300 0004 0446     		mov	r4, r0
 5301 0006 9842     		cmp	r0, r3
 5302 0008 0D46     		mov	r5, r1
 5303 000a 23D0     		beq	.L938
 5304 000c B0F1804F 		cmp	r0, #1073741824
 5305 0010 20D0     		beq	.L938
 5306 0012 A3F59433 		sub	r3, r3, #75776
 5307 0016 9842     		cmp	r0, r3
 5308 0018 1CD0     		beq	.L938
 5309 001a 03F58063 		add	r3, r3, #1024
 5310 001e 9842     		cmp	r0, r3
 5311 0020 18D0     		beq	.L938
 5312 0022 03F58063 		add	r3, r3, #1024
 5313 0026 9842     		cmp	r0, r3
 5314 0028 14D0     		beq	.L938
 5315 002a 03F59433 		add	r3, r3, #75776
 5316 002e 9842     		cmp	r0, r3
 5317 0030 10D0     		beq	.L938
 5318 0032 03F5C053 		add	r3, r3, #6144
 5319 0036 9842     		cmp	r0, r3
 5320 0038 0CD0     		beq	.L938
 5321 003a A3F59A33 		sub	r3, r3, #78848
 5322 003e 9842     		cmp	r0, r3
 5323 0040 08D0     		beq	.L938
 5324 0042 03F59433 		add	r3, r3, #75776
 5325 0046 9842     		cmp	r0, r3
 5326 0048 04D0     		beq	.L938
 5327 004a 0E48     		ldr	r0, .L946+4
 5328 004c 40F64A11 		movw	r1, #2378
 5329 0050 FFF7FEFF 		bl	assert_err
 5330              	.L938:
 5331 0054 25F00C03 		bic	r3, r5, #12
 5332 0058 23B1     		cbz	r3, .L939
 5333 005a 0A48     		ldr	r0, .L946+4
 5334 005c 40F64B11 		movw	r1, #2379
 5335 0060 FFF7FEFF 		bl	assert_err
 5336              	.L939:
 5337 0064 238B     		ldrh	r3, [r4, #24]
 5338 0066 23F44063 		bic	r3, r3, #3072
 5339 006a 1B04     		lsls	r3, r3, #16
 5340 006c 1B0C     		lsrs	r3, r3, #16
 5341 006e 2383     		strh	r3, [r4, #24]	@ movhi
 5342 0070 238B     		ldrh	r3, [r4, #24]
 5343 0072 9BB2     		uxth	r3, r3
 5344 0074 43EA0525 		orr	r5, r3, r5, lsl #8
 5345 0078 ADB2     		uxth	r5, r5
 5346 007a 2583     		strh	r5, [r4, #24]	@ movhi
 5347 007c 38BD     		pop	{r3, r4, r5, pc}
 5348              	.L947:
 5349 007e 00BF     		.align	2
 5350              	.L946:
 5351 0080 002C0140 		.word	1073818624
 5352 0084 00000000 		.word	.LC0
 5354              		.section	.text.TIM_PWMIConfig,"ax",%progbits
 5355              		.align	1
 5356              		.global	TIM_PWMIConfig
 5357              		.thumb
 5358              		.thumb_func
 5360              	TIM_PWMIConfig:
 5361              		@ args = 0, pretend = 0, frame = 0
 5362              		@ frame_needed = 0, uses_anonymous_args = 0
 5363 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 5364 0002 2E4B     		ldr	r3, .L958
 5365 0004 0446     		mov	r4, r0
 5366 0006 9842     		cmp	r0, r3
 5367 0008 0D46     		mov	r5, r1
 5368 000a 23D0     		beq	.L949
 5369 000c B0F1804F 		cmp	r0, #1073741824
 5370 0010 20D0     		beq	.L949
 5371 0012 A3F59433 		sub	r3, r3, #75776
 5372 0016 9842     		cmp	r0, r3
 5373 0018 1CD0     		beq	.L949
 5374 001a 03F58063 		add	r3, r3, #1024
 5375 001e 9842     		cmp	r0, r3
 5376 0020 18D0     		beq	.L949
 5377 0022 03F58063 		add	r3, r3, #1024
 5378 0026 9842     		cmp	r0, r3
 5379 0028 14D0     		beq	.L949
 5380 002a 03F59433 		add	r3, r3, #75776
 5381 002e 9842     		cmp	r0, r3
 5382 0030 10D0     		beq	.L949
 5383 0032 03F5C053 		add	r3, r3, #6144
 5384 0036 9842     		cmp	r0, r3
 5385 0038 0CD0     		beq	.L949
 5386 003a A3F59A33 		sub	r3, r3, #78848
 5387 003e 9842     		cmp	r0, r3
 5388 0040 08D0     		beq	.L949
 5389 0042 03F59433 		add	r3, r3, #75776
 5390 0046 9842     		cmp	r0, r3
 5391 0048 04D0     		beq	.L949
 5392 004a 1D48     		ldr	r0, .L958+4
 5393 004c 40F29321 		movw	r1, #659
 5394 0050 FFF7FEFF 		bl	assert_err
 5395              	.L949:
 5396 0054 6988     		ldrh	r1, [r5, #2]
 5397 0056 AA88     		ldrh	r2, [r5, #4]
 5398 0058 2888     		ldrh	r0, [r5]
 5399 005a 0029     		cmp	r1, #0
 5400 005c 0CBF     		ite	eq
 5401 005e 0227     		moveq	r7, #2
 5402 0060 0027     		movne	r7, #0
 5403 0062 012A     		cmp	r2, #1
 5404 0064 14BF     		ite	ne
 5405 0066 0126     		movne	r6, #1
 5406 0068 0226     		moveq	r6, #2
 5407 006a 2B89     		ldrh	r3, [r5, #8]
 5408 006c 90B9     		cbnz	r0, .L952
 5409 006e 2046     		mov	r0, r4
 5410 0070 FFF7FEFF 		bl	TI1_Config
 5411 0074 2046     		mov	r0, r4
 5412 0076 E988     		ldrh	r1, [r5, #6]
 5413 0078 FFF7FEFF 		bl	TIM_SetIC1Prescaler
 5414 007c 2046     		mov	r0, r4
 5415 007e 3946     		mov	r1, r7
 5416 0080 3246     		mov	r2, r6
 5417 0082 2B89     		ldrh	r3, [r5, #8]
 5418 0084 FFF7FEFF 		bl	TI2_Config
 5419 0088 2046     		mov	r0, r4
 5420 008a E988     		ldrh	r1, [r5, #6]
 5421 008c BDE8F840 		pop	{r3, r4, r5, r6, r7, lr}
 5422 0090 FFF7FEBF 		b	TIM_SetIC2Prescaler
 5423              	.L952:
 5424 0094 2046     		mov	r0, r4
 5425 0096 FFF7FEFF 		bl	TI2_Config
 5426 009a 2046     		mov	r0, r4
 5427 009c E988     		ldrh	r1, [r5, #6]
 5428 009e FFF7FEFF 		bl	TIM_SetIC2Prescaler
 5429 00a2 2046     		mov	r0, r4
 5430 00a4 3946     		mov	r1, r7
 5431 00a6 3246     		mov	r2, r6
 5432 00a8 2B89     		ldrh	r3, [r5, #8]
 5433 00aa FFF7FEFF 		bl	TI1_Config
 5434 00ae 2046     		mov	r0, r4
 5435 00b0 E988     		ldrh	r1, [r5, #6]
 5436 00b2 BDE8F840 		pop	{r3, r4, r5, r6, r7, lr}
 5437 00b6 FFF7FEBF 		b	TIM_SetIC1Prescaler
 5438              	.L959:
 5439 00ba 00BF     		.align	2
 5440              	.L958:
 5441 00bc 002C0140 		.word	1073818624
 5442 00c0 00000000 		.word	.LC0
 5444              		.section	.text.TIM_SetIC3Prescaler,"ax",%progbits
 5445              		.align	1
 5446              		.global	TIM_SetIC3Prescaler
 5447              		.thumb
 5448              		.thumb_func
 5450              	TIM_SetIC3Prescaler:
 5451              		@ args = 0, pretend = 0, frame = 0
 5452              		@ frame_needed = 0, uses_anonymous_args = 0
 5453 0000 38B5     		push	{r3, r4, r5, lr}
 5454 0002 184B     		ldr	r3, .L969
 5455 0004 0446     		mov	r4, r0
 5456 0006 9842     		cmp	r0, r3
 5457 0008 0D46     		mov	r5, r1
 5458 000a 17D0     		beq	.L961
 5459 000c B0F1804F 		cmp	r0, #1073741824
 5460 0010 14D0     		beq	.L961
 5461 0012 A3F59433 		sub	r3, r3, #75776
 5462 0016 9842     		cmp	r0, r3
 5463 0018 10D0     		beq	.L961
 5464 001a 03F58063 		add	r3, r3, #1024
 5465 001e 9842     		cmp	r0, r3
 5466 0020 0CD0     		beq	.L961
 5467 0022 03F58063 		add	r3, r3, #1024
 5468 0026 9842     		cmp	r0, r3
 5469 0028 08D0     		beq	.L961
 5470 002a 03F59433 		add	r3, r3, #75776
 5471 002e 9842     		cmp	r0, r3
 5472 0030 04D0     		beq	.L961
 5473 0032 0D48     		ldr	r0, .L969+4
 5474 0034 4FF41661 		mov	r1, #2400
 5475 0038 FFF7FEFF 		bl	assert_err
 5476              	.L961:
 5477 003c 25F00C03 		bic	r3, r5, #12
 5478 0040 23B1     		cbz	r3, .L962
 5479 0042 0948     		ldr	r0, .L969+4
 5480 0044 40F66111 		movw	r1, #2401
 5481 0048 FFF7FEFF 		bl	assert_err
 5482              	.L962:
 5483 004c A38B     		ldrh	r3, [r4, #28]
 5484 004e 23F00C03 		bic	r3, r3, #12
 5485 0052 1B04     		lsls	r3, r3, #16
 5486 0054 1B0C     		lsrs	r3, r3, #16
 5487 0056 A383     		strh	r3, [r4, #28]	@ movhi
 5488 0058 A38B     		ldrh	r3, [r4, #28]
 5489 005a 9BB2     		uxth	r3, r3
 5490 005c 1D43     		orrs	r5, r5, r3
 5491 005e A583     		strh	r5, [r4, #28]	@ movhi
 5492 0060 38BD     		pop	{r3, r4, r5, pc}
 5493              	.L970:
 5494 0062 00BF     		.align	2
 5495              	.L969:
 5496 0064 002C0140 		.word	1073818624
 5497 0068 00000000 		.word	.LC0
 5499              		.section	.text.TIM_SetIC4Prescaler,"ax",%progbits
 5500              		.align	1
 5501              		.global	TIM_SetIC4Prescaler
 5502              		.thumb
 5503              		.thumb_func
 5505              	TIM_SetIC4Prescaler:
 5506              		@ args = 0, pretend = 0, frame = 0
 5507              		@ frame_needed = 0, uses_anonymous_args = 0
 5508 0000 38B5     		push	{r3, r4, r5, lr}
 5509 0002 194B     		ldr	r3, .L980
 5510 0004 0446     		mov	r4, r0
 5511 0006 9842     		cmp	r0, r3
 5512 0008 0D46     		mov	r5, r1
 5513 000a 17D0     		beq	.L972
 5514 000c B0F1804F 		cmp	r0, #1073741824
 5515 0010 14D0     		beq	.L972
 5516 0012 A3F59433 		sub	r3, r3, #75776
 5517 0016 9842     		cmp	r0, r3
 5518 0018 10D0     		beq	.L972
 5519 001a 03F58063 		add	r3, r3, #1024
 5520 001e 9842     		cmp	r0, r3
 5521 0020 0CD0     		beq	.L972
 5522 0022 03F58063 		add	r3, r3, #1024
 5523 0026 9842     		cmp	r0, r3
 5524 0028 08D0     		beq	.L972
 5525 002a 03F59433 		add	r3, r3, #75776
 5526 002e 9842     		cmp	r0, r3
 5527 0030 04D0     		beq	.L972
 5528 0032 0E48     		ldr	r0, .L980+4
 5529 0034 40F67611 		movw	r1, #2422
 5530 0038 FFF7FEFF 		bl	assert_err
 5531              	.L972:
 5532 003c 25F00C03 		bic	r3, r5, #12
 5533 0040 23B1     		cbz	r3, .L973
 5534 0042 0A48     		ldr	r0, .L980+4
 5535 0044 40F67711 		movw	r1, #2423
 5536 0048 FFF7FEFF 		bl	assert_err
 5537              	.L973:
 5538 004c A38B     		ldrh	r3, [r4, #28]
 5539 004e 23F44063 		bic	r3, r3, #3072
 5540 0052 1B04     		lsls	r3, r3, #16
 5541 0054 1B0C     		lsrs	r3, r3, #16
 5542 0056 A383     		strh	r3, [r4, #28]	@ movhi
 5543 0058 A38B     		ldrh	r3, [r4, #28]
 5544 005a 9BB2     		uxth	r3, r3
 5545 005c 43EA0525 		orr	r5, r3, r5, lsl #8
 5546 0060 ADB2     		uxth	r5, r5
 5547 0062 A583     		strh	r5, [r4, #28]	@ movhi
 5548 0064 38BD     		pop	{r3, r4, r5, pc}
 5549              	.L981:
 5550 0066 00BF     		.align	2
 5551              	.L980:
 5552 0068 002C0140 		.word	1073818624
 5553 006c 00000000 		.word	.LC0
 5555              		.section	.text.TIM_ICInit,"ax",%progbits
 5556              		.align	1
 5557              		.global	TIM_ICInit
 5558              		.thumb
 5559              		.thumb_func
 5561              	TIM_ICInit:
 5562              		@ args = 0, pretend = 0, frame = 0
 5563              		@ frame_needed = 0, uses_anonymous_args = 0
 5564 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 5565 0002 0B88     		ldrh	r3, [r1]
 5566 0004 0446     		mov	r4, r0
 5567 0006 23F00C03 		bic	r3, r3, #12
 5568 000a 9BB2     		uxth	r3, r3
 5569 000c 0D46     		mov	r5, r1
 5570 000e 23B1     		cbz	r3, .L983
 5571 0010 B848     		ldr	r0, .L1040
 5572 0012 40F24E21 		movw	r1, #590
 5573 0016 FFF7FEFF 		bl	assert_err
 5574              	.L983:
 5575 001a AB88     		ldrh	r3, [r5, #4]
 5576 001c 013B     		subs	r3, r3, #1
 5577 001e 9BB2     		uxth	r3, r3
 5578 0020 022B     		cmp	r3, #2
 5579 0022 04D9     		bls	.L984
 5580 0024 B348     		ldr	r0, .L1040
 5581 0026 40F24F21 		movw	r1, #591
 5582 002a FFF7FEFF 		bl	assert_err
 5583              	.L984:
 5584 002e EB88     		ldrh	r3, [r5, #6]
 5585 0030 23F00C03 		bic	r3, r3, #12
 5586 0034 9BB2     		uxth	r3, r3
 5587 0036 23B1     		cbz	r3, .L985
 5588 0038 AE48     		ldr	r0, .L1040
 5589 003a 4FF41471 		mov	r1, #592
 5590 003e FFF7FEFF 		bl	assert_err
 5591              	.L985:
 5592 0042 2B89     		ldrh	r3, [r5, #8]
 5593 0044 0F2B     		cmp	r3, #15
 5594 0046 04D9     		bls	.L986
 5595 0048 AA48     		ldr	r0, .L1040
 5596 004a 40F25121 		movw	r1, #593
 5597 004e FFF7FEFF 		bl	assert_err
 5598              	.L986:
 5599 0052 A94B     		ldr	r3, .L1040+4
 5600 0054 9C42     		cmp	r4, r3
 5601 0056 12D0     		beq	.L987
 5602 0058 03F50063 		add	r3, r3, #2048
 5603 005c 9C42     		cmp	r4, r3
 5604 005e 0ED0     		beq	.L987
 5605 0060 B4F1804F 		cmp	r4, #1073741824
 5606 0064 0BD0     		beq	.L987
 5607 0066 A3F59833 		sub	r3, r3, #77824
 5608 006a 9C42     		cmp	r4, r3
 5609 006c 07D0     		beq	.L987
 5610 006e 03F58063 		add	r3, r3, #1024
 5611 0072 9C42     		cmp	r4, r3
 5612 0074 03D0     		beq	.L987
 5613 0076 03F58063 		add	r3, r3, #1024
 5614 007a 9C42     		cmp	r4, r3
 5615 007c 08D1     		bne	.L988
 5616              	.L987:
 5617 007e 6B88     		ldrh	r3, [r5, #2]
 5618 0080 23F00203 		bic	r3, r3, #2
 5619 0084 9BB2     		uxth	r3, r3
 5620 0086 73B1     		cbz	r3, .L989
 5621 0088 9A48     		ldr	r0, .L1040
 5622 008a 40F25621 		movw	r1, #598
 5623 008e 08E0     		b	.L1039
 5624              	.L988:
 5625 0090 6B88     		ldrh	r3, [r5, #2]
 5626 0092 23F00202 		bic	r2, r3, #2
 5627 0096 32B1     		cbz	r2, .L989
 5628 0098 0A2B     		cmp	r3, #10
 5629 009a 04D0     		beq	.L989
 5630 009c 9548     		ldr	r0, .L1040
 5631 009e 40F25A21 		movw	r1, #602
 5632              	.L1039:
 5633 00a2 FFF7FEFF 		bl	assert_err
 5634              	.L989:
 5635 00a6 2A88     		ldrh	r2, [r5]
 5636 00a8 934B     		ldr	r3, .L1040+4
 5637 00aa 002A     		cmp	r2, #0
 5638 00ac 49D1     		bne	.L990
 5639 00ae 9C42     		cmp	r4, r3
 5640 00b0 3BD0     		beq	.L991
 5641 00b2 B4F1804F 		cmp	r4, #1073741824
 5642 00b6 38D0     		beq	.L991
 5643 00b8 A3F59433 		sub	r3, r3, #75776
 5644 00bc 9C42     		cmp	r4, r3
 5645 00be 34D0     		beq	.L991
 5646 00c0 03F58063 		add	r3, r3, #1024
 5647 00c4 9C42     		cmp	r4, r3
 5648 00c6 30D0     		beq	.L991
 5649 00c8 03F58063 		add	r3, r3, #1024
 5650 00cc 9C42     		cmp	r4, r3
 5651 00ce 2CD0     		beq	.L991
 5652 00d0 03F59433 		add	r3, r3, #75776
 5653 00d4 9C42     		cmp	r4, r3
 5654 00d6 28D0     		beq	.L991
 5655 00d8 03F5C053 		add	r3, r3, #6144
 5656 00dc 9C42     		cmp	r4, r3
 5657 00de 24D0     		beq	.L991
 5658 00e0 03F58063 		add	r3, r3, #1024
 5659 00e4 9C42     		cmp	r4, r3
 5660 00e6 20D0     		beq	.L991
 5661 00e8 03F58063 		add	r3, r3, #1024
 5662 00ec 9C42     		cmp	r4, r3
 5663 00ee 1CD0     		beq	.L991
 5664 00f0 A3F59E33 		sub	r3, r3, #80896
 5665 00f4 9C42     		cmp	r4, r3
 5666 00f6 18D0     		beq	.L991
 5667 00f8 03F58063 		add	r3, r3, #1024
 5668 00fc 9C42     		cmp	r4, r3
 5669 00fe 14D0     		beq	.L991
 5670 0100 03F58063 		add	r3, r3, #1024
 5671 0104 9C42     		cmp	r4, r3
 5672 0106 10D0     		beq	.L991
 5673 0108 03F59033 		add	r3, r3, #73728
 5674 010c 9C42     		cmp	r4, r3
 5675 010e 0CD0     		beq	.L991
 5676 0110 03F58063 		add	r3, r3, #1024
 5677 0114 9C42     		cmp	r4, r3
 5678 0116 08D0     		beq	.L991
 5679 0118 03F58063 		add	r3, r3, #1024
 5680 011c 9C42     		cmp	r4, r3
 5681 011e 04D0     		beq	.L991
 5682 0120 7448     		ldr	r0, .L1040
 5683 0122 40F25E21 		movw	r1, #606
 5684 0126 FFF7FEFF 		bl	assert_err
 5685              	.L991:
 5686 012a 2046     		mov	r0, r4
 5687 012c 6988     		ldrh	r1, [r5, #2]
 5688 012e AA88     		ldrh	r2, [r5, #4]
 5689 0130 2B89     		ldrh	r3, [r5, #8]
 5690 0132 FFF7FEFF 		bl	TI1_Config
 5691 0136 2046     		mov	r0, r4
 5692 0138 E988     		ldrh	r1, [r5, #6]
 5693 013a BDE8F840 		pop	{r3, r4, r5, r6, r7, lr}
 5694 013e FFF7FEBF 		b	TIM_SetIC1Prescaler
 5695              	.L990:
 5696 0142 042A     		cmp	r2, #4
 5697 0144 30D1     		bne	.L992
 5698 0146 9C42     		cmp	r4, r3
 5699 0148 22D0     		beq	.L993
 5700 014a B4F1804F 		cmp	r4, #1073741824
 5701 014e 1FD0     		beq	.L993
 5702 0150 6A4B     		ldr	r3, .L1040+8
 5703 0152 9C42     		cmp	r4, r3
 5704 0154 1CD0     		beq	.L993
 5705 0156 03F58063 		add	r3, r3, #1024
 5706 015a 9C42     		cmp	r4, r3
 5707 015c 18D0     		beq	.L993
 5708 015e 03F58063 		add	r3, r3, #1024
 5709 0162 9C42     		cmp	r4, r3
 5710 0164 14D0     		beq	.L993
 5711 0166 03F59433 		add	r3, r3, #75776
 5712 016a 9C42     		cmp	r4, r3
 5713 016c 10D0     		beq	.L993
 5714 016e 03F5C053 		add	r3, r3, #6144
 5715 0172 9C42     		cmp	r4, r3
 5716 0174 0CD0     		beq	.L993
 5717 0176 A3F59A33 		sub	r3, r3, #78848
 5718 017a 9C42     		cmp	r4, r3
 5719 017c 08D0     		beq	.L993
 5720 017e 03F59433 		add	r3, r3, #75776
 5721 0182 9C42     		cmp	r4, r3
 5722 0184 04D0     		beq	.L993
 5723 0186 5B48     		ldr	r0, .L1040
 5724 0188 4FF41A71 		mov	r1, #616
 5725 018c FFF7FEFF 		bl	assert_err
 5726              	.L993:
 5727 0190 2046     		mov	r0, r4
 5728 0192 6988     		ldrh	r1, [r5, #2]
 5729 0194 AA88     		ldrh	r2, [r5, #4]
 5730 0196 2B89     		ldrh	r3, [r5, #8]
 5731 0198 FFF7FEFF 		bl	TI2_Config
 5732 019c 2046     		mov	r0, r4
 5733 019e E988     		ldrh	r1, [r5, #6]
 5734 01a0 BDE8F840 		pop	{r3, r4, r5, r6, r7, lr}
 5735 01a4 FFF7FEBF 		b	TIM_SetIC2Prescaler
 5736              	.L992:
 5737 01a8 082A     		cmp	r2, #8
 5738 01aa 56D1     		bne	.L994
 5739 01ac 9C42     		cmp	r4, r3
 5740 01ae 16D0     		beq	.L995
 5741 01b0 B4F1804F 		cmp	r4, #1073741824
 5742 01b4 13D0     		beq	.L995
 5743 01b6 514B     		ldr	r3, .L1040+8
 5744 01b8 9C42     		cmp	r4, r3
 5745 01ba 10D0     		beq	.L995
 5746 01bc 03F58063 		add	r3, r3, #1024
 5747 01c0 9C42     		cmp	r4, r3
 5748 01c2 0CD0     		beq	.L995
 5749 01c4 03F58063 		add	r3, r3, #1024
 5750 01c8 9C42     		cmp	r4, r3
 5751 01ca 08D0     		beq	.L995
 5752 01cc 03F59433 		add	r3, r3, #75776
 5753 01d0 9C42     		cmp	r4, r3
 5754 01d2 04D0     		beq	.L995
 5755 01d4 4748     		ldr	r0, .L1040
 5756 01d6 40F27221 		movw	r1, #626
 5757 01da FFF7FEFF 		bl	assert_err
 5758              	.L995:
 5759 01de 238C     		ldrh	r3, [r4, #32]
 5760 01e0 A888     		ldrh	r0, [r5, #4]
 5761 01e2 23F48073 		bic	r3, r3, #256
 5762 01e6 1B04     		lsls	r3, r3, #16
 5763 01e8 1B0C     		lsrs	r3, r3, #16
 5764 01ea 2E89     		ldrh	r6, [r5, #8]
 5765 01ec 6A88     		ldrh	r2, [r5, #2]
 5766 01ee 2384     		strh	r3, [r4, #32]	@ movhi
 5767 01f0 A18B     		ldrh	r1, [r4, #28]
 5768 01f2 238C     		ldrh	r3, [r4, #32]
 5769 01f4 89B2     		uxth	r1, r1
 5770 01f6 21F0F301 		bic	r1, r1, #243
 5771 01fa 41EA0611 		orr	r1, r1, r6, lsl #4
 5772 01fe 89B2     		uxth	r1, r1
 5773 0200 0143     		orrs	r1, r1, r0
 5774 0202 3D48     		ldr	r0, .L1040+4
 5775 0204 9BB2     		uxth	r3, r3
 5776 0206 8442     		cmp	r4, r0
 5777 0208 12D0     		beq	.L996
 5778 020a 00F50060 		add	r0, r0, #2048
 5779 020e 8442     		cmp	r4, r0
 5780 0210 0ED0     		beq	.L996
 5781 0212 B4F1804F 		cmp	r4, #1073741824
 5782 0216 0BD0     		beq	.L996
 5783 0218 A0F59830 		sub	r0, r0, #77824
 5784 021c 8442     		cmp	r4, r0
 5785 021e 07D0     		beq	.L996
 5786 0220 00F58060 		add	r0, r0, #1024
 5787 0224 8442     		cmp	r4, r0
 5788 0226 03D0     		beq	.L996
 5789 0228 00F58060 		add	r0, r0, #1024
 5790 022c 8442     		cmp	r4, r0
 5791 022e 07D1     		bne	.L997
 5792              	.L996:
 5793 0230 23F40073 		bic	r3, r3, #512
 5794 0234 43EA0223 		orr	r3, r3, r2, lsl #8
 5795 0238 9BB2     		uxth	r3, r3
 5796 023a 43F48073 		orr	r3, r3, #256
 5797 023e 04E0     		b	.L998
 5798              	.L997:
 5799 0240 23F42063 		bic	r3, r3, #2560
 5800 0244 42F48072 		orr	r2, r2, #256
 5801 0248 1343     		orrs	r3, r3, r2
 5802              	.L998:
 5803 024a A183     		strh	r1, [r4, #28]	@ movhi
 5804 024c 2046     		mov	r0, r4
 5805 024e 2384     		strh	r3, [r4, #32]	@ movhi
 5806 0250 E988     		ldrh	r1, [r5, #6]
 5807 0252 BDE8F840 		pop	{r3, r4, r5, r6, r7, lr}
 5808 0256 FFF7FEBF 		b	TIM_SetIC3Prescaler
 5809              	.L994:
 5810 025a 9C42     		cmp	r4, r3
 5811 025c 16D0     		beq	.L999
 5812 025e B4F1804F 		cmp	r4, #1073741824
 5813 0262 13D0     		beq	.L999
 5814 0264 254B     		ldr	r3, .L1040+8
 5815 0266 9C42     		cmp	r4, r3
 5816 0268 10D0     		beq	.L999
 5817 026a 03F58063 		add	r3, r3, #1024
 5818 026e 9C42     		cmp	r4, r3
 5819 0270 0CD0     		beq	.L999
 5820 0272 03F58063 		add	r3, r3, #1024
 5821 0276 9C42     		cmp	r4, r3
 5822 0278 08D0     		beq	.L999
 5823 027a 03F59433 		add	r3, r3, #75776
 5824 027e 9C42     		cmp	r4, r3
 5825 0280 04D0     		beq	.L999
 5826 0282 1C48     		ldr	r0, .L1040
 5827 0284 4FF41F71 		mov	r1, #636
 5828 0288 FFF7FEFF 		bl	assert_err
 5829              	.L999:
 5830 028c 228C     		ldrh	r2, [r4, #32]
 5831 028e AF88     		ldrh	r7, [r5, #4]
 5832 0290 22F48052 		bic	r2, r2, #4096
 5833 0294 1204     		lsls	r2, r2, #16
 5834 0296 120C     		lsrs	r2, r2, #16
 5835 0298 2E89     		ldrh	r6, [r5, #8]
 5836 029a 6988     		ldrh	r1, [r5, #2]
 5837 029c 2284     		strh	r2, [r4, #32]	@ movhi
 5838 029e A38B     		ldrh	r3, [r4, #28]
 5839 02a0 154A     		ldr	r2, .L1040+4
 5840 02a2 23F44073 		bic	r3, r3, #768
 5841 02a6 1B05     		lsls	r3, r3, #20
 5842 02a8 1B0D     		lsrs	r3, r3, #20
 5843 02aa 208C     		ldrh	r0, [r4, #32]
 5844 02ac 43EA0723 		orr	r3, r3, r7, lsl #8
 5845 02b0 43EA0633 		orr	r3, r3, r6, lsl #12
 5846 02b4 9442     		cmp	r4, r2
 5847 02b6 80B2     		uxth	r0, r0
 5848 02b8 9BB2     		uxth	r3, r3
 5849 02ba 12D0     		beq	.L1000
 5850 02bc 02F50062 		add	r2, r2, #2048
 5851 02c0 9442     		cmp	r4, r2
 5852 02c2 0ED0     		beq	.L1000
 5853 02c4 B4F1804F 		cmp	r4, #1073741824
 5854 02c8 0BD0     		beq	.L1000
 5855 02ca A2F59832 		sub	r2, r2, #77824
 5856 02ce 9442     		cmp	r4, r2
 5857 02d0 07D0     		beq	.L1000
 5858 02d2 02F58062 		add	r2, r2, #1024
 5859 02d6 9442     		cmp	r4, r2
 5860 02d8 03D0     		beq	.L1000
 5861 02da 02F58062 		add	r2, r2, #1024
 5862 02de 9442     		cmp	r4, r2
 5863 02e0 0ED1     		bne	.L1001
 5864              	.L1000:
 5865 02e2 20F40052 		bic	r2, r0, #8192
 5866 02e6 42EA0132 		orr	r2, r2, r1, lsl #12
 5867 02ea 92B2     		uxth	r2, r2
 5868 02ec 42F48052 		orr	r2, r2, #4096
 5869 02f0 0CE0     		b	.L1002
 5870              	.L1041:
 5871 02f2 00BF     		.align	2
 5872              	.L1040:
 5873 02f4 00000000 		.word	.LC0
 5874 02f8 002C0140 		.word	1073818624
 5875 02fc 00040040 		.word	1073742848
 5876              	.L1001:
 5877 0300 47F6FF52 		movw	r2, #32255
 5878 0304 0240     		ands	r2, r2, r0
 5879 0306 41F48051 		orr	r1, r1, #4096
 5880 030a 0A43     		orrs	r2, r2, r1
 5881              	.L1002:
 5882 030c A383     		strh	r3, [r4, #28]	@ movhi
 5883 030e 2046     		mov	r0, r4
 5884 0310 2284     		strh	r2, [r4, #32]	@ movhi
 5885 0312 E988     		ldrh	r1, [r5, #6]
 5886 0314 BDE8F840 		pop	{r3, r4, r5, r6, r7, lr}
 5887 0318 FFF7FEBF 		b	TIM_SetIC4Prescaler
 5889              		.section	.text.TIM_SetClockDivision,"ax",%progbits
 5890              		.align	1
 5891              		.global	TIM_SetClockDivision
 5892              		.thumb
 5893              		.thumb_func
 5895              	TIM_SetClockDivision:
 5896              		@ args = 0, pretend = 0, frame = 0
 5897              		@ frame_needed = 0, uses_anonymous_args = 0
 5898 0000 38B5     		push	{r3, r4, r5, lr}
 5899 0002 2B4B     		ldr	r3, .L1054
 5900 0004 0446     		mov	r4, r0
 5901 0006 9842     		cmp	r0, r3
 5902 0008 0D46     		mov	r5, r1
 5903 000a 3BD0     		beq	.L1043
 5904 000c B0F1804F 		cmp	r0, #1073741824
 5905 0010 38D0     		beq	.L1043
 5906 0012 A3F59433 		sub	r3, r3, #75776
 5907 0016 9842     		cmp	r0, r3
 5908 0018 34D0     		beq	.L1043
 5909 001a 03F58063 		add	r3, r3, #1024
 5910 001e 9842     		cmp	r0, r3
 5911 0020 30D0     		beq	.L1043
 5912 0022 03F58063 		add	r3, r3, #1024
 5913 0026 9842     		cmp	r0, r3
 5914 0028 2CD0     		beq	.L1043
 5915 002a 03F59433 		add	r3, r3, #75776
 5916 002e 9842     		cmp	r0, r3
 5917 0030 28D0     		beq	.L1043
 5918 0032 03F5C053 		add	r3, r3, #6144
 5919 0036 9842     		cmp	r0, r3
 5920 0038 24D0     		beq	.L1043
 5921 003a 03F58063 		add	r3, r3, #1024
 5922 003e 9842     		cmp	r0, r3
 5923 0040 20D0     		beq	.L1043
 5924 0042 03F58063 		add	r3, r3, #1024
 5925 0046 9842     		cmp	r0, r3
 5926 0048 1CD0     		beq	.L1043
 5927 004a A3F59E33 		sub	r3, r3, #80896
 5928 004e 9842     		cmp	r0, r3
 5929 0050 18D0     		beq	.L1043
 5930 0052 03F58063 		add	r3, r3, #1024
 5931 0056 9842     		cmp	r0, r3
 5932 0058 14D0     		beq	.L1043
 5933 005a 03F58063 		add	r3, r3, #1024
 5934 005e 9842     		cmp	r0, r3
 5935 0060 10D0     		beq	.L1043
 5936 0062 03F59033 		add	r3, r3, #73728
 5937 0066 9842     		cmp	r0, r3
 5938 0068 0CD0     		beq	.L1043
 5939 006a 03F58063 		add	r3, r3, #1024
 5940 006e 9842     		cmp	r0, r3
 5941 0070 08D0     		beq	.L1043
 5942 0072 03F58063 		add	r3, r3, #1024
 5943 0076 9842     		cmp	r0, r3
 5944 0078 04D0     		beq	.L1043
 5945 007a 0E48     		ldr	r0, .L1054+4
 5946 007c 40F68C11 		movw	r1, #2444
 5947 0080 FFF7FEFF 		bl	assert_err
 5948              	.L1043:
 5949 0084 25F48073 		bic	r3, r5, #256
 5950 0088 3BB1     		cbz	r3, .L1044
 5951 008a B5F5007F 		cmp	r5, #512
 5952 008e 04D0     		beq	.L1044
 5953 0090 0848     		ldr	r0, .L1054+4
 5954 0092 40F68D11 		movw	r1, #2445
 5955 0096 FFF7FEFF 		bl	assert_err
 5956              	.L1044:
 5957 009a 2388     		ldrh	r3, [r4]
 5958 009c 23F44073 		bic	r3, r3, #768
 5959 00a0 1B04     		lsls	r3, r3, #16
 5960 00a2 1B0C     		lsrs	r3, r3, #16
 5961 00a4 2380     		strh	r3, [r4]	@ movhi
 5962 00a6 2388     		ldrh	r3, [r4]
 5963 00a8 9BB2     		uxth	r3, r3
 5964 00aa 1D43     		orrs	r5, r5, r3
 5965 00ac 2580     		strh	r5, [r4]	@ movhi
 5966 00ae 38BD     		pop	{r3, r4, r5, pc}
 5967              	.L1055:
 5968              		.align	2
 5969              	.L1054:
 5970 00b0 002C0140 		.word	1073818624
 5971 00b4 00000000 		.word	.LC0
 5973              		.section	.text.TIM_GetCapture1,"ax",%progbits
 5974              		.align	1
 5975              		.global	TIM_GetCapture1
 5976              		.thumb
 5977              		.thumb_func
 5979              	TIM_GetCapture1:
 5980              		@ args = 0, pretend = 0, frame = 0
 5981              		@ frame_needed = 0, uses_anonymous_args = 0
 5982 0000 214B     		ldr	r3, .L1061
 5983 0002 10B5     		push	{r4, lr}
 5984 0004 9842     		cmp	r0, r3
 5985 0006 0446     		mov	r4, r0
 5986 0008 3BD0     		beq	.L1057
 5987 000a B0F1804F 		cmp	r0, #1073741824
 5988 000e 38D0     		beq	.L1057
 5989 0010 A3F59433 		sub	r3, r3, #75776
 5990 0014 9842     		cmp	r0, r3
 5991 0016 34D0     		beq	.L1057
 5992 0018 03F58063 		add	r3, r3, #1024
 5993 001c 9842     		cmp	r0, r3
 5994 001e 30D0     		beq	.L1057
 5995 0020 03F58063 		add	r3, r3, #1024
 5996 0024 9842     		cmp	r0, r3
 5997 0026 2CD0     		beq	.L1057
 5998 0028 03F59433 		add	r3, r3, #75776
 5999 002c 9842     		cmp	r0, r3
 6000 002e 28D0     		beq	.L1057
 6001 0030 03F5C053 		add	r3, r3, #6144
 6002 0034 9842     		cmp	r0, r3
 6003 0036 24D0     		beq	.L1057
 6004 0038 03F58063 		add	r3, r3, #1024
 6005 003c 9842     		cmp	r0, r3
 6006 003e 20D0     		beq	.L1057
 6007 0040 03F58063 		add	r3, r3, #1024
 6008 0044 9842     		cmp	r0, r3
 6009 0046 1CD0     		beq	.L1057
 6010 0048 A3F59E33 		sub	r3, r3, #80896
 6011 004c 9842     		cmp	r0, r3
 6012 004e 18D0     		beq	.L1057
 6013 0050 03F58063 		add	r3, r3, #1024
 6014 0054 9842     		cmp	r0, r3
 6015 0056 14D0     		beq	.L1057
 6016 0058 03F58063 		add	r3, r3, #1024
 6017 005c 9842     		cmp	r0, r3
 6018 005e 10D0     		beq	.L1057
 6019 0060 03F59033 		add	r3, r3, #73728
 6020 0064 9842     		cmp	r0, r3
 6021 0066 0CD0     		beq	.L1057
 6022 0068 03F58063 		add	r3, r3, #1024
 6023 006c 9842     		cmp	r0, r3
 6024 006e 08D0     		beq	.L1057
 6025 0070 03F58063 		add	r3, r3, #1024
 6026 0074 9842     		cmp	r0, r3
 6027 0076 04D0     		beq	.L1057
 6028 0078 0448     		ldr	r0, .L1061+4
 6029 007a 40F69C11 		movw	r1, #2460
 6030 007e FFF7FEFF 		bl	assert_err
 6031              	.L1057:
 6032 0082 A08E     		ldrh	r0, [r4, #52]
 6033 0084 80B2     		uxth	r0, r0
 6034 0086 10BD     		pop	{r4, pc}
 6035              	.L1062:
 6036              		.align	2
 6037              	.L1061:
 6038 0088 002C0140 		.word	1073818624
 6039 008c 00000000 		.word	.LC0
 6041              		.section	.text.TIM_GetCapture2,"ax",%progbits
 6042              		.align	1
 6043              		.global	TIM_GetCapture2
 6044              		.thumb
 6045              		.thumb_func
 6047              	TIM_GetCapture2:
 6048              		@ args = 0, pretend = 0, frame = 0
 6049              		@ frame_needed = 0, uses_anonymous_args = 0
 6050 0000 154B     		ldr	r3, .L1068
 6051 0002 10B5     		push	{r4, lr}
 6052 0004 9842     		cmp	r0, r3
 6053 0006 0446     		mov	r4, r0
 6054 0008 23D0     		beq	.L1064
 6055 000a B0F1804F 		cmp	r0, #1073741824
 6056 000e 20D0     		beq	.L1064
 6057 0010 A3F59433 		sub	r3, r3, #75776
 6058 0014 9842     		cmp	r0, r3
 6059 0016 1CD0     		beq	.L1064
 6060 0018 03F58063 		add	r3, r3, #1024
 6061 001c 9842     		cmp	r0, r3
 6062 001e 18D0     		beq	.L1064
 6063 0020 03F58063 		add	r3, r3, #1024
 6064 0024 9842     		cmp	r0, r3
 6065 0026 14D0     		beq	.L1064
 6066 0028 03F59433 		add	r3, r3, #75776
 6067 002c 9842     		cmp	r0, r3
 6068 002e 10D0     		beq	.L1064
 6069 0030 03F5C053 		add	r3, r3, #6144
 6070 0034 9842     		cmp	r0, r3
 6071 0036 0CD0     		beq	.L1064
 6072 0038 A3F59A33 		sub	r3, r3, #78848
 6073 003c 9842     		cmp	r0, r3
 6074 003e 08D0     		beq	.L1064
 6075 0040 03F59433 		add	r3, r3, #75776
 6076 0044 9842     		cmp	r0, r3
 6077 0046 04D0     		beq	.L1064
 6078 0048 0448     		ldr	r0, .L1068+4
 6079 004a 40F6A911 		movw	r1, #2473
 6080 004e FFF7FEFF 		bl	assert_err
 6081              	.L1064:
 6082 0052 208F     		ldrh	r0, [r4, #56]
 6083 0054 80B2     		uxth	r0, r0
 6084 0056 10BD     		pop	{r4, pc}
 6085              	.L1069:
 6086              		.align	2
 6087              	.L1068:
 6088 0058 002C0140 		.word	1073818624
 6089 005c 00000000 		.word	.LC0
 6091              		.section	.text.TIM_GetCapture3,"ax",%progbits
 6092              		.align	1
 6093              		.global	TIM_GetCapture3
 6094              		.thumb
 6095              		.thumb_func
 6097              	TIM_GetCapture3:
 6098              		@ args = 0, pretend = 0, frame = 0
 6099              		@ frame_needed = 0, uses_anonymous_args = 0
 6100 0000 0F4B     		ldr	r3, .L1075
 6101 0002 10B5     		push	{r4, lr}
 6102 0004 9842     		cmp	r0, r3
 6103 0006 0446     		mov	r4, r0
 6104 0008 17D0     		beq	.L1071
 6105 000a B0F1804F 		cmp	r0, #1073741824
 6106 000e 14D0     		beq	.L1071
 6107 0010 A3F59433 		sub	r3, r3, #75776
 6108 0014 9842     		cmp	r0, r3
 6109 0016 10D0     		beq	.L1071
 6110 0018 03F58063 		add	r3, r3, #1024
 6111 001c 9842     		cmp	r0, r3
 6112 001e 0CD0     		beq	.L1071
 6113 0020 03F58063 		add	r3, r3, #1024
 6114 0024 9842     		cmp	r0, r3
 6115 0026 08D0     		beq	.L1071
 6116 0028 03F59433 		add	r3, r3, #75776
 6117 002c 9842     		cmp	r0, r3
 6118 002e 04D0     		beq	.L1071
 6119 0030 0448     		ldr	r0, .L1075+4
 6120 0032 40F6B611 		movw	r1, #2486
 6121 0036 FFF7FEFF 		bl	assert_err
 6122              	.L1071:
 6123 003a A08F     		ldrh	r0, [r4, #60]
 6124 003c 80B2     		uxth	r0, r0
 6125 003e 10BD     		pop	{r4, pc}
 6126              	.L1076:
 6127              		.align	2
 6128              	.L1075:
 6129 0040 002C0140 		.word	1073818624
 6130 0044 00000000 		.word	.LC0
 6132              		.section	.text.TIM_GetCapture4,"ax",%progbits
 6133              		.align	1
 6134              		.global	TIM_GetCapture4
 6135              		.thumb
 6136              		.thumb_func
 6138              	TIM_GetCapture4:
 6139              		@ args = 0, pretend = 0, frame = 0
 6140              		@ frame_needed = 0, uses_anonymous_args = 0
 6141 0000 104B     		ldr	r3, .L1082
 6142 0002 10B5     		push	{r4, lr}
 6143 0004 9842     		cmp	r0, r3
 6144 0006 0446     		mov	r4, r0
 6145 0008 17D0     		beq	.L1078
 6146 000a B0F1804F 		cmp	r0, #1073741824
 6147 000e 14D0     		beq	.L1078
 6148 0010 A3F59433 		sub	r3, r3, #75776
 6149 0014 9842     		cmp	r0, r3
 6150 0016 10D0     		beq	.L1078
 6151 0018 03F58063 		add	r3, r3, #1024
 6152 001c 9842     		cmp	r0, r3
 6153 001e 0CD0     		beq	.L1078
 6154 0020 03F58063 		add	r3, r3, #1024
 6155 0024 9842     		cmp	r0, r3
 6156 0026 08D0     		beq	.L1078
 6157 0028 03F59433 		add	r3, r3, #75776
 6158 002c 9842     		cmp	r0, r3
 6159 002e 04D0     		beq	.L1078
 6160 0030 0548     		ldr	r0, .L1082+4
 6161 0032 40F6C311 		movw	r1, #2499
 6162 0036 FFF7FEFF 		bl	assert_err
 6163              	.L1078:
 6164 003a B4F84000 		ldrh	r0, [r4, #64]
 6165 003e 80B2     		uxth	r0, r0
 6166 0040 10BD     		pop	{r4, pc}
 6167              	.L1083:
 6168 0042 00BF     		.align	2
 6169              	.L1082:
 6170 0044 002C0140 		.word	1073818624
 6171 0048 00000000 		.word	.LC0
 6173              		.section	.text.TIM_GetCounter,"ax",%progbits
 6174              		.align	1
 6175              		.global	TIM_GetCounter
 6176              		.thumb
 6177              		.thumb_func
 6179              	TIM_GetCounter:
 6180              		@ args = 0, pretend = 0, frame = 0
 6181              		@ frame_needed = 0, uses_anonymous_args = 0
 6182 0000 254B     		ldr	r3, .L1089
 6183 0002 10B5     		push	{r4, lr}
 6184 0004 9842     		cmp	r0, r3
 6185 0006 0446     		mov	r4, r0
 6186 0008 43D0     		beq	.L1085
 6187 000a B0F1804F 		cmp	r0, #1073741824
 6188 000e 40D0     		beq	.L1085
 6189 0010 A3F59433 		sub	r3, r3, #75776
 6190 0014 9842     		cmp	r0, r3
 6191 0016 3CD0     		beq	.L1085
 6192 0018 03F58063 		add	r3, r3, #1024
 6193 001c 9842     		cmp	r0, r3
 6194 001e 38D0     		beq	.L1085
 6195 0020 03F58063 		add	r3, r3, #1024
 6196 0024 9842     		cmp	r0, r3
 6197 0026 34D0     		beq	.L1085
 6198 0028 03F58063 		add	r3, r3, #1024
 6199 002c 9842     		cmp	r0, r3
 6200 002e 30D0     		beq	.L1085
 6201 0030 03F58063 		add	r3, r3, #1024
 6202 0034 9842     		cmp	r0, r3
 6203 0036 2CD0     		beq	.L1085
 6204 0038 03F59033 		add	r3, r3, #73728
 6205 003c 9842     		cmp	r0, r3
 6206 003e 28D0     		beq	.L1085
 6207 0040 03F5C053 		add	r3, r3, #6144
 6208 0044 9842     		cmp	r0, r3
 6209 0046 24D0     		beq	.L1085
 6210 0048 03F58063 		add	r3, r3, #1024
 6211 004c 9842     		cmp	r0, r3
 6212 004e 20D0     		beq	.L1085
 6213 0050 03F58063 		add	r3, r3, #1024
 6214 0054 9842     		cmp	r0, r3
 6215 0056 1CD0     		beq	.L1085
 6216 0058 A3F59E33 		sub	r3, r3, #80896
 6217 005c 9842     		cmp	r0, r3
 6218 005e 18D0     		beq	.L1085
 6219 0060 03F58063 		add	r3, r3, #1024
 6220 0064 9842     		cmp	r0, r3
 6221 0066 14D0     		beq	.L1085
 6222 0068 03F58063 		add	r3, r3, #1024
 6223 006c 9842     		cmp	r0, r3
 6224 006e 10D0     		beq	.L1085
 6225 0070 03F59033 		add	r3, r3, #73728
 6226 0074 9842     		cmp	r0, r3
 6227 0076 0CD0     		beq	.L1085
 6228 0078 03F58063 		add	r3, r3, #1024
 6229 007c 9842     		cmp	r0, r3
 6230 007e 08D0     		beq	.L1085
 6231 0080 03F58063 		add	r3, r3, #1024
 6232 0084 9842     		cmp	r0, r3
 6233 0086 04D0     		beq	.L1085
 6234 0088 0448     		ldr	r0, .L1089+4
 6235 008a 4FF41D61 		mov	r1, #2512
 6236 008e FFF7FEFF 		bl	assert_err
 6237              	.L1085:
 6238 0092 A08C     		ldrh	r0, [r4, #36]
 6239 0094 80B2     		uxth	r0, r0
 6240 0096 10BD     		pop	{r4, pc}
 6241              	.L1090:
 6242              		.align	2
 6243              	.L1089:
 6244 0098 002C0140 		.word	1073818624
 6245 009c 00000000 		.word	.LC0
 6247              		.section	.text.TIM_GetPrescaler,"ax",%progbits
 6248              		.align	1
 6249              		.global	TIM_GetPrescaler
 6250              		.thumb
 6251              		.thumb_func
 6253              	TIM_GetPrescaler:
 6254              		@ args = 0, pretend = 0, frame = 0
 6255              		@ frame_needed = 0, uses_anonymous_args = 0
 6256 0000 254B     		ldr	r3, .L1096
 6257 0002 10B5     		push	{r4, lr}
 6258 0004 9842     		cmp	r0, r3
 6259 0006 0446     		mov	r4, r0
 6260 0008 43D0     		beq	.L1092
 6261 000a B0F1804F 		cmp	r0, #1073741824
 6262 000e 40D0     		beq	.L1092
 6263 0010 A3F59433 		sub	r3, r3, #75776
 6264 0014 9842     		cmp	r0, r3
 6265 0016 3CD0     		beq	.L1092
 6266 0018 03F58063 		add	r3, r3, #1024
 6267 001c 9842     		cmp	r0, r3
 6268 001e 38D0     		beq	.L1092
 6269 0020 03F58063 		add	r3, r3, #1024
 6270 0024 9842     		cmp	r0, r3
 6271 0026 34D0     		beq	.L1092
 6272 0028 03F58063 		add	r3, r3, #1024
 6273 002c 9842     		cmp	r0, r3
 6274 002e 30D0     		beq	.L1092
 6275 0030 03F58063 		add	r3, r3, #1024
 6276 0034 9842     		cmp	r0, r3
 6277 0036 2CD0     		beq	.L1092
 6278 0038 03F59033 		add	r3, r3, #73728
 6279 003c 9842     		cmp	r0, r3
 6280 003e 28D0     		beq	.L1092
 6281 0040 03F5C053 		add	r3, r3, #6144
 6282 0044 9842     		cmp	r0, r3
 6283 0046 24D0     		beq	.L1092
 6284 0048 03F58063 		add	r3, r3, #1024
 6285 004c 9842     		cmp	r0, r3
 6286 004e 20D0     		beq	.L1092
 6287 0050 03F58063 		add	r3, r3, #1024
 6288 0054 9842     		cmp	r0, r3
 6289 0056 1CD0     		beq	.L1092
 6290 0058 A3F59E33 		sub	r3, r3, #80896
 6291 005c 9842     		cmp	r0, r3
 6292 005e 18D0     		beq	.L1092
 6293 0060 03F58063 		add	r3, r3, #1024
 6294 0064 9842     		cmp	r0, r3
 6295 0066 14D0     		beq	.L1092
 6296 0068 03F58063 		add	r3, r3, #1024
 6297 006c 9842     		cmp	r0, r3
 6298 006e 10D0     		beq	.L1092
 6299 0070 03F59033 		add	r3, r3, #73728
 6300 0074 9842     		cmp	r0, r3
 6301 0076 0CD0     		beq	.L1092
 6302 0078 03F58063 		add	r3, r3, #1024
 6303 007c 9842     		cmp	r0, r3
 6304 007e 08D0     		beq	.L1092
 6305 0080 03F58063 		add	r3, r3, #1024
 6306 0084 9842     		cmp	r0, r3
 6307 0086 04D0     		beq	.L1092
 6308 0088 0448     		ldr	r0, .L1096+4
 6309 008a 40F6DD11 		movw	r1, #2525
 6310 008e FFF7FEFF 		bl	assert_err
 6311              	.L1092:
 6312 0092 208D     		ldrh	r0, [r4, #40]
 6313 0094 80B2     		uxth	r0, r0
 6314 0096 10BD     		pop	{r4, pc}
 6315              	.L1097:
 6316              		.align	2
 6317              	.L1096:
 6318 0098 002C0140 		.word	1073818624
 6319 009c 00000000 		.word	.LC0
 6321              		.section	.text.TIM_GetFlagStatus,"ax",%progbits
 6322              		.align	1
 6323              		.global	TIM_GetFlagStatus
 6324              		.thumb
 6325              		.thumb_func
 6327              	TIM_GetFlagStatus:
 6328              		@ args = 0, pretend = 0, frame = 0
 6329              		@ frame_needed = 0, uses_anonymous_args = 0
 6330 0000 38B5     		push	{r3, r4, r5, lr}
 6331 0002 384B     		ldr	r3, .L1134
 6332 0004 0446     		mov	r4, r0
 6333 0006 9842     		cmp	r0, r3
 6334 0008 0D46     		mov	r5, r1
 6335 000a 43D0     		beq	.L1099
 6336 000c B0F1804F 		cmp	r0, #1073741824
 6337 0010 40D0     		beq	.L1099
 6338 0012 A3F59433 		sub	r3, r3, #75776
 6339 0016 9842     		cmp	r0, r3
 6340 0018 3CD0     		beq	.L1099
 6341 001a 03F58063 		add	r3, r3, #1024
 6342 001e 9842     		cmp	r0, r3
 6343 0020 38D0     		beq	.L1099
 6344 0022 03F58063 		add	r3, r3, #1024
 6345 0026 9842     		cmp	r0, r3
 6346 0028 34D0     		beq	.L1099
 6347 002a 03F58063 		add	r3, r3, #1024
 6348 002e 9842     		cmp	r0, r3
 6349 0030 30D0     		beq	.L1099
 6350 0032 03F58063 		add	r3, r3, #1024
 6351 0036 9842     		cmp	r0, r3
 6352 0038 2CD0     		beq	.L1099
 6353 003a 03F59033 		add	r3, r3, #73728
 6354 003e 9842     		cmp	r0, r3
 6355 0040 28D0     		beq	.L1099
 6356 0042 03F5C053 		add	r3, r3, #6144
 6357 0046 9842     		cmp	r0, r3
 6358 0048 24D0     		beq	.L1099
 6359 004a 03F58063 		add	r3, r3, #1024
 6360 004e 9842     		cmp	r0, r3
 6361 0050 20D0     		beq	.L1099
 6362 0052 03F58063 		add	r3, r3, #1024
 6363 0056 9842     		cmp	r0, r3
 6364 0058 1CD0     		beq	.L1099
 6365 005a A3F59E33 		sub	r3, r3, #80896
 6366 005e 9842     		cmp	r0, r3
 6367 0060 18D0     		beq	.L1099
 6368 0062 03F58063 		add	r3, r3, #1024
 6369 0066 9842     		cmp	r0, r3
 6370 0068 14D0     		beq	.L1099
 6371 006a 03F58063 		add	r3, r3, #1024
 6372 006e 9842     		cmp	r0, r3
 6373 0070 10D0     		beq	.L1099
 6374 0072 03F59033 		add	r3, r3, #73728
 6375 0076 9842     		cmp	r0, r3
 6376 0078 0CD0     		beq	.L1099
 6377 007a 03F58063 		add	r3, r3, #1024
 6378 007e 9842     		cmp	r0, r3
 6379 0080 08D0     		beq	.L1099
 6380 0082 03F58063 		add	r3, r3, #1024
 6381 0086 9842     		cmp	r0, r3
 6382 0088 04D0     		beq	.L1099
 6383 008a 1748     		ldr	r0, .L1134+4
 6384 008c 4FF42061 		mov	r1, #2560
 6385 0090 FFF7FEFF 		bl	assert_err
 6386              	.L1099:
 6387 0094 6B1E     		subs	r3, r5, #1
 6388 0096 9BB2     		uxth	r3, r3
 6389 0098 012B     		cmp	r3, #1
 6390 009a 1CD9     		bls	.L1100
 6391 009c 042D     		cmp	r5, #4
 6392 009e 1AD0     		beq	.L1100
 6393 00a0 082D     		cmp	r5, #8
 6394 00a2 18D0     		beq	.L1100
 6395 00a4 102D     		cmp	r5, #16
 6396 00a6 16D0     		beq	.L1100
 6397 00a8 202D     		cmp	r5, #32
 6398 00aa 14D0     		beq	.L1100
 6399 00ac 402D     		cmp	r5, #64
 6400 00ae 12D0     		beq	.L1100
 6401 00b0 802D     		cmp	r5, #128
 6402 00b2 10D0     		beq	.L1100
 6403 00b4 B5F5007F 		cmp	r5, #512
 6404 00b8 0DD0     		beq	.L1100
 6405 00ba B5F5806F 		cmp	r5, #1024
 6406 00be 0AD0     		beq	.L1100
 6407 00c0 B5F5006F 		cmp	r5, #2048
 6408 00c4 07D0     		beq	.L1100
 6409 00c6 B5F5805F 		cmp	r5, #4096
 6410 00ca 04D0     		beq	.L1100
 6411 00cc 0648     		ldr	r0, .L1134+4
 6412 00ce 40F60121 		movw	r1, #2561
 6413 00d2 FFF7FEFF 		bl	assert_err
 6414              	.L1100:
 6415 00d6 238A     		ldrh	r3, [r4, #16]
 6416 00d8 1D42     		tst	r5, r3
 6417 00da 0CBF     		ite	eq
 6418 00dc 0020     		moveq	r0, #0
 6419 00de 0120     		movne	r0, #1
 6420 00e0 38BD     		pop	{r3, r4, r5, pc}
 6421              	.L1135:
 6422 00e2 00BF     		.align	2
 6423              	.L1134:
 6424 00e4 002C0140 		.word	1073818624
 6425 00e8 00000000 		.word	.LC0
 6427              		.section	.text.TIM_ClearFlag,"ax",%progbits
 6428              		.align	1
 6429              		.global	TIM_ClearFlag
 6430              		.thumb
 6431              		.thumb_func
 6433              	TIM_ClearFlag:
 6434              		@ args = 0, pretend = 0, frame = 0
 6435              		@ frame_needed = 0, uses_anonymous_args = 0
 6436 0000 38B5     		push	{r3, r4, r5, lr}
 6437 0002 2B4B     		ldr	r3, .L1143
 6438 0004 0446     		mov	r4, r0
 6439 0006 9842     		cmp	r0, r3
 6440 0008 0D46     		mov	r5, r1
 6441 000a 43D0     		beq	.L1137
 6442 000c B0F1804F 		cmp	r0, #1073741824
 6443 0010 40D0     		beq	.L1137
 6444 0012 A3F59433 		sub	r3, r3, #75776
 6445 0016 9842     		cmp	r0, r3
 6446 0018 3CD0     		beq	.L1137
 6447 001a 03F58063 		add	r3, r3, #1024
 6448 001e 9842     		cmp	r0, r3
 6449 0020 38D0     		beq	.L1137
 6450 0022 03F58063 		add	r3, r3, #1024
 6451 0026 9842     		cmp	r0, r3
 6452 0028 34D0     		beq	.L1137
 6453 002a 03F58063 		add	r3, r3, #1024
 6454 002e 9842     		cmp	r0, r3
 6455 0030 30D0     		beq	.L1137
 6456 0032 03F58063 		add	r3, r3, #1024
 6457 0036 9842     		cmp	r0, r3
 6458 0038 2CD0     		beq	.L1137
 6459 003a 03F59033 		add	r3, r3, #73728
 6460 003e 9842     		cmp	r0, r3
 6461 0040 28D0     		beq	.L1137
 6462 0042 03F5C053 		add	r3, r3, #6144
 6463 0046 9842     		cmp	r0, r3
 6464 0048 24D0     		beq	.L1137
 6465 004a 03F58063 		add	r3, r3, #1024
 6466 004e 9842     		cmp	r0, r3
 6467 0050 20D0     		beq	.L1137
 6468 0052 03F58063 		add	r3, r3, #1024
 6469 0056 9842     		cmp	r0, r3
 6470 0058 1CD0     		beq	.L1137
 6471 005a A3F59E33 		sub	r3, r3, #80896
 6472 005e 9842     		cmp	r0, r3
 6473 0060 18D0     		beq	.L1137
 6474 0062 03F58063 		add	r3, r3, #1024
 6475 0066 9842     		cmp	r0, r3
 6476 0068 14D0     		beq	.L1137
 6477 006a 03F58063 		add	r3, r3, #1024
 6478 006e 9842     		cmp	r0, r3
 6479 0070 10D0     		beq	.L1137
 6480 0072 03F59033 		add	r3, r3, #73728
 6481 0076 9842     		cmp	r0, r3
 6482 0078 0CD0     		beq	.L1137
 6483 007a 03F58063 		add	r3, r3, #1024
 6484 007e 9842     		cmp	r0, r3
 6485 0080 08D0     		beq	.L1137
 6486 0082 03F58063 		add	r3, r3, #1024
 6487 0086 9842     		cmp	r0, r3
 6488 0088 04D0     		beq	.L1137
 6489 008a 0A48     		ldr	r0, .L1143+4
 6490 008c 40F62B21 		movw	r1, #2603
 6491 0090 FFF7FEFF 		bl	assert_err
 6492              	.L1137:
 6493 0094 15F4614F 		tst	r5, #57600
 6494 0098 00D1     		bne	.L1138
 6495 009a 25B9     		cbnz	r5, .L1139
 6496              	.L1138:
 6497 009c 0548     		ldr	r0, .L1143+4
 6498 009e 40F62C21 		movw	r1, #2604
 6499 00a2 FFF7FEFF 		bl	assert_err
 6500              	.L1139:
 6501 00a6 ED43     		mvns	r5, r5
 6502 00a8 ADB2     		uxth	r5, r5
 6503 00aa 2582     		strh	r5, [r4, #16]	@ movhi
 6504 00ac 38BD     		pop	{r3, r4, r5, pc}
 6505              	.L1144:
 6506 00ae 00BF     		.align	2
 6507              	.L1143:
 6508 00b0 002C0140 		.word	1073818624
 6509 00b4 00000000 		.word	.LC0
 6511              		.section	.text.TIM_GetITStatus,"ax",%progbits
 6512              		.align	1
 6513              		.global	TIM_GetITStatus
 6514              		.thumb
 6515              		.thumb_func
 6517              	TIM_GetITStatus:
 6518              		@ args = 0, pretend = 0, frame = 0
 6519              		@ frame_needed = 0, uses_anonymous_args = 0
 6520 0000 38B5     		push	{r3, r4, r5, lr}
 6521 0002 344B     		ldr	r3, .L1171
 6522 0004 0446     		mov	r4, r0
 6523 0006 9842     		cmp	r0, r3
 6524 0008 0D46     		mov	r5, r1
 6525 000a 43D0     		beq	.L1146
 6526 000c B0F1804F 		cmp	r0, #1073741824
 6527 0010 40D0     		beq	.L1146
 6528 0012 A3F59433 		sub	r3, r3, #75776
 6529 0016 9842     		cmp	r0, r3
 6530 0018 3CD0     		beq	.L1146
 6531 001a 03F58063 		add	r3, r3, #1024
 6532 001e 9842     		cmp	r0, r3
 6533 0020 38D0     		beq	.L1146
 6534 0022 03F58063 		add	r3, r3, #1024
 6535 0026 9842     		cmp	r0, r3
 6536 0028 34D0     		beq	.L1146
 6537 002a 03F58063 		add	r3, r3, #1024
 6538 002e 9842     		cmp	r0, r3
 6539 0030 30D0     		beq	.L1146
 6540 0032 03F58063 		add	r3, r3, #1024
 6541 0036 9842     		cmp	r0, r3
 6542 0038 2CD0     		beq	.L1146
 6543 003a 03F59033 		add	r3, r3, #73728
 6544 003e 9842     		cmp	r0, r3
 6545 0040 28D0     		beq	.L1146
 6546 0042 03F5C053 		add	r3, r3, #6144
 6547 0046 9842     		cmp	r0, r3
 6548 0048 24D0     		beq	.L1146
 6549 004a 03F58063 		add	r3, r3, #1024
 6550 004e 9842     		cmp	r0, r3
 6551 0050 20D0     		beq	.L1146
 6552 0052 03F58063 		add	r3, r3, #1024
 6553 0056 9842     		cmp	r0, r3
 6554 0058 1CD0     		beq	.L1146
 6555 005a A3F59E33 		sub	r3, r3, #80896
 6556 005e 9842     		cmp	r0, r3
 6557 0060 18D0     		beq	.L1146
 6558 0062 03F58063 		add	r3, r3, #1024
 6559 0066 9842     		cmp	r0, r3
 6560 0068 14D0     		beq	.L1146
 6561 006a 03F58063 		add	r3, r3, #1024
 6562 006e 9842     		cmp	r0, r3
 6563 0070 10D0     		beq	.L1146
 6564 0072 03F59033 		add	r3, r3, #73728
 6565 0076 9842     		cmp	r0, r3
 6566 0078 0CD0     		beq	.L1146
 6567 007a 03F58063 		add	r3, r3, #1024
 6568 007e 9842     		cmp	r0, r3
 6569 0080 08D0     		beq	.L1146
 6570 0082 03F58063 		add	r3, r3, #1024
 6571 0086 9842     		cmp	r0, r3
 6572 0088 04D0     		beq	.L1146
 6573 008a 1348     		ldr	r0, .L1171+4
 6574 008c 40F64D21 		movw	r1, #2637
 6575 0090 FFF7FEFF 		bl	assert_err
 6576              	.L1146:
 6577 0094 6B1E     		subs	r3, r5, #1
 6578 0096 9BB2     		uxth	r3, r3
 6579 0098 012B     		cmp	r3, #1
 6580 009a 10D9     		bls	.L1147
 6581 009c 042D     		cmp	r5, #4
 6582 009e 0ED0     		beq	.L1147
 6583 00a0 082D     		cmp	r5, #8
 6584 00a2 0CD0     		beq	.L1147
 6585 00a4 102D     		cmp	r5, #16
 6586 00a6 0AD0     		beq	.L1147
 6587 00a8 202D     		cmp	r5, #32
 6588 00aa 08D0     		beq	.L1147
 6589 00ac 402D     		cmp	r5, #64
 6590 00ae 06D0     		beq	.L1147
 6591 00b0 802D     		cmp	r5, #128
 6592 00b2 04D0     		beq	.L1147
 6593 00b4 0848     		ldr	r0, .L1171+4
 6594 00b6 40F64E21 		movw	r1, #2638
 6595 00ba FFF7FEFF 		bl	assert_err
 6596              	.L1147:
 6597 00be 208A     		ldrh	r0, [r4, #16]
 6598 00c0 A389     		ldrh	r3, [r4, #12]
 6599 00c2 2840     		ands	r0, r5, r0
 6600 00c4 9BB2     		uxth	r3, r3
 6601 00c6 03D0     		beq	.L1148
 6602 00c8 1D42     		tst	r5, r3
 6603 00ca 0CBF     		ite	eq
 6604 00cc 0020     		moveq	r0, #0
 6605 00ce 0120     		movne	r0, #1
 6606              	.L1148:
 6607 00d0 38BD     		pop	{r3, r4, r5, pc}
 6608              	.L1172:
 6609 00d2 00BF     		.align	2
 6610              	.L1171:
 6611 00d4 002C0140 		.word	1073818624
 6612 00d8 00000000 		.word	.LC0
 6614              		.section	.text.TIM_ClearITPendingBit,"ax",%progbits
 6615              		.align	1
 6616              		.global	TIM_ClearITPendingBit
 6617              		.thumb
 6618              		.thumb_func
 6620              	TIM_ClearITPendingBit:
 6621              		@ args = 0, pretend = 0, frame = 0
 6622              		@ frame_needed = 0, uses_anonymous_args = 0
 6623 0000 38B5     		push	{r3, r4, r5, lr}
 6624 0002 2B4B     		ldr	r3, .L1180
 6625 0004 0446     		mov	r4, r0
 6626 0006 9842     		cmp	r0, r3
 6627 0008 0D46     		mov	r5, r1
 6628 000a 43D0     		beq	.L1174
 6629 000c B0F1804F 		cmp	r0, #1073741824
 6630 0010 40D0     		beq	.L1174
 6631 0012 A3F59433 		sub	r3, r3, #75776
 6632 0016 9842     		cmp	r0, r3
 6633 0018 3CD0     		beq	.L1174
 6634 001a 03F58063 		add	r3, r3, #1024
 6635 001e 9842     		cmp	r0, r3
 6636 0020 38D0     		beq	.L1174
 6637 0022 03F58063 		add	r3, r3, #1024
 6638 0026 9842     		cmp	r0, r3
 6639 0028 34D0     		beq	.L1174
 6640 002a 03F58063 		add	r3, r3, #1024
 6641 002e 9842     		cmp	r0, r3
 6642 0030 30D0     		beq	.L1174
 6643 0032 03F58063 		add	r3, r3, #1024
 6644 0036 9842     		cmp	r0, r3
 6645 0038 2CD0     		beq	.L1174
 6646 003a 03F59033 		add	r3, r3, #73728
 6647 003e 9842     		cmp	r0, r3
 6648 0040 28D0     		beq	.L1174
 6649 0042 03F5C053 		add	r3, r3, #6144
 6650 0046 9842     		cmp	r0, r3
 6651 0048 24D0     		beq	.L1174
 6652 004a 03F58063 		add	r3, r3, #1024
 6653 004e 9842     		cmp	r0, r3
 6654 0050 20D0     		beq	.L1174
 6655 0052 03F58063 		add	r3, r3, #1024
 6656 0056 9842     		cmp	r0, r3
 6657 0058 1CD0     		beq	.L1174
 6658 005a A3F59E33 		sub	r3, r3, #80896
 6659 005e 9842     		cmp	r0, r3
 6660 0060 18D0     		beq	.L1174
 6661 0062 03F58063 		add	r3, r3, #1024
 6662 0066 9842     		cmp	r0, r3
 6663 0068 14D0     		beq	.L1174
 6664 006a 03F58063 		add	r3, r3, #1024
 6665 006e 9842     		cmp	r0, r3
 6666 0070 10D0     		beq	.L1174
 6667 0072 03F59033 		add	r3, r3, #73728
 6668 0076 9842     		cmp	r0, r3
 6669 0078 0CD0     		beq	.L1174
 6670 007a 03F58063 		add	r3, r3, #1024
 6671 007e 9842     		cmp	r0, r3
 6672 0080 08D0     		beq	.L1174
 6673 0082 03F58063 		add	r3, r3, #1024
 6674 0086 9842     		cmp	r0, r3
 6675 0088 04D0     		beq	.L1174
 6676 008a 0A48     		ldr	r0, .L1180+4
 6677 008c 40F67721 		movw	r1, #2679
 6678 0090 FFF7FEFF 		bl	assert_err
 6679              	.L1174:
 6680 0094 15F47F4F 		tst	r5, #65280
 6681 0098 00D1     		bne	.L1175
 6682 009a 25B9     		cbnz	r5, .L1176
 6683              	.L1175:
 6684 009c 0548     		ldr	r0, .L1180+4
 6685 009e 40F67821 		movw	r1, #2680
 6686 00a2 FFF7FEFF 		bl	assert_err
 6687              	.L1176:
 6688 00a6 ED43     		mvns	r5, r5
 6689 00a8 ADB2     		uxth	r5, r5
 6690 00aa 2582     		strh	r5, [r4, #16]	@ movhi
 6691 00ac 38BD     		pop	{r3, r4, r5, pc}
 6692              	.L1181:
 6693 00ae 00BF     		.align	2
 6694              	.L1180:
 6695 00b0 002C0140 		.word	1073818624
 6696 00b4 00000000 		.word	.LC0
 6698              		.section	.rodata.str1.1,"aMS",%progbits,1
 6699              	.LC0:
 6700 0000 443A2F55 		.ascii	"D:/Users/draapho/Desktop/stm32_ezos_v231/drivers/li"
 6700      73657273 
 6700      2F647261 
 6700      6170686F 
 6700      2F446573 
 6701 0033 62726172 		.ascii	"braries/STM32F10x_StdPeriph_Driver/src/stm32f10x_ti"
 6701      6965732F 
 6701      53544D33 
 6701      32463130 
 6701      785F5374 
 6702 0066 6D2E6300 		.ascii	"m.c\000"
 6703              		.ident	"GCC: (Sourcery CodeBench Lite 2013.11-24) 4.8.1"
DEFINED SYMBOLS
                            *ABS*:00000000 stm32f10x_tim.c
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:16     .text.TI1_Config:00000000 $t
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:20     .text.TI1_Config:00000000 TI1_Config
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:67     .text.TI1_Config:00000064 $d
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:70     .text.TI2_Config:00000000 $t
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:74     .text.TI2_Config:00000000 TI2_Config
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:126    .text.TI2_Config:00000074 $d
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:129    .text.TIM_DeInit:00000000 $t
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:134    .text.TIM_DeInit:00000000 TIM_DeInit
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:303    .text.TIM_DeInit:0000019c $d
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:307    .text.TIM_TimeBaseInit:00000000 $t
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:312    .text.TIM_TimeBaseInit:00000000 TIM_TimeBaseInit
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:458    .text.TIM_TimeBaseInit:00000150 $d
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:463    .text.TIM_OC1Init:00000000 $t
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:468    .text.TIM_OC1Init:00000000 TIM_OC1Init
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:640    .text.TIM_OC1Init:000001a0 $d
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:644    .text.TIM_OC2Init:00000000 $t
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:649    .text.TIM_OC2Init:00000000 TIM_OC2Init
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:798    .text.TIM_OC2Init:00000170 $d
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:802    .text.TIM_OC3Init:00000000 $t
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:807    .text.TIM_OC3Init:00000000 TIM_OC3Init
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:946    .text.TIM_OC3Init:00000154 $d
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:950    .text.TIM_OC4Init:00000000 $t
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:955    .text.TIM_OC4Init:00000000 TIM_OC4Init
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:1060   .text.TIM_OC4Init:000000fc $d
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:1064   .text.TIM_BDTRConfig:00000000 $t
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:1069   .text.TIM_BDTRConfig:00000000 TIM_BDTRConfig
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:1161   .text.TIM_BDTRConfig:000000d0 $d
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:1165   .text.TIM_TimeBaseStructInit:00000000 $t
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:1170   .text.TIM_TimeBaseStructInit:00000000 TIM_TimeBaseStructInit
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:1184   .text.TIM_OCStructInit:00000000 $t
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:1189   .text.TIM_OCStructInit:00000000 TIM_OCStructInit
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:1205   .text.TIM_ICStructInit:00000000 $t
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:1210   .text.TIM_ICStructInit:00000000 TIM_ICStructInit
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:1224   .text.TIM_BDTRStructInit:00000000 $t
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:1229   .text.TIM_BDTRStructInit:00000000 TIM_BDTRStructInit
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:1244   .text.TIM_Cmd:00000000 $t
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:1249   .text.TIM_Cmd:00000000 TIM_Cmd
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:1333   .text.TIM_Cmd:000000c0 $d
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:1337   .text.TIM_CtrlPWMOutputs:00000000 $t
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:1342   .text.TIM_CtrlPWMOutputs:00000000 TIM_CtrlPWMOutputs
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:1390   .text.TIM_CtrlPWMOutputs:00000068 $d
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:1394   .text.TIM_ITConfig:00000000 $t
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:1399   .text.TIM_ITConfig:00000000 TIM_ITConfig
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:1491   .text.TIM_ITConfig:000000d0 $d
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:1495   .text.TIM_GenerateEvent:00000000 $t
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:1500   .text.TIM_GenerateEvent:00000000 TIM_GenerateEvent
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:1573   .text.TIM_GenerateEvent:000000ac $d
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:1577   .text.TIM_DMAConfig:00000000 $t
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:1582   .text.TIM_DMAConfig:00000000 TIM_DMAConfig
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:1648   .text.TIM_DMAConfig:0000009c $d
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:1652   .text.TIM_DMACmd:00000000 $t
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:1657   .text.TIM_DMACmd:00000000 TIM_DMACmd
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:1731   .text.TIM_DMACmd:000000a0 $d
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:1735   .text.TIM_InternalClockConfig:00000000 $t
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:1740   .text.TIM_InternalClockConfig:00000000 TIM_InternalClockConfig
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:1784   .text.TIM_InternalClockConfig:00000060 $d
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:1788   .text.TIM_ETRConfig:00000000 $t
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:1793   .text.TIM_ETRConfig:00000000 TIM_ETRConfig
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:1851   .text.TIM_ETRConfig:00000080 $d
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:1855   .text.TIM_ETRClockMode1Config:00000000 $t
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:1860   .text.TIM_ETRClockMode1Config:00000000 TIM_ETRClockMode1Config
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:1922   .text.TIM_ETRClockMode1Config:0000008c $d
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:1926   .text.TIM_ETRClockMode2Config:00000000 $t
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:1931   .text.TIM_ETRClockMode2Config:00000000 TIM_ETRClockMode2Config
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:1991   .text.TIM_ETRClockMode2Config:00000088 $d
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:1995   .text.TIM_PrescalerConfig:00000000 $t
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:2000   .text.TIM_PrescalerConfig:00000000 TIM_PrescalerConfig
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:2073   .text.TIM_PrescalerConfig:000000ac $d
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:2077   .text.TIM_CounterModeConfig:00000000 $t
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:2082   .text.TIM_CounterModeConfig:00000000 TIM_CounterModeConfig
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:2130   .text.TIM_CounterModeConfig:00000068 $d
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:2134   .text.TIM_SelectInputTrigger:00000000 $t
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:2139   .text.TIM_SelectInputTrigger:00000000 TIM_SelectInputTrigger
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:2194   .text.TIM_SelectInputTrigger:0000007c $d
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:2198   .text.TIM_ITRxExternalClockConfig:00000000 $t
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:2203   .text.TIM_ITRxExternalClockConfig:00000000 TIM_ITRxExternalClockConfig
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:2256   .text.TIM_ITRxExternalClockConfig:00000078 $d
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:2260   .text.TIM_TIxExternalClockConfig:00000000 $t
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:2265   .text.TIM_TIxExternalClockConfig:00000000 TIM_TIxExternalClockConfig
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:2346   .text.TIM_TIxExternalClockConfig:000000b8 $d
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:2350   .text.TIM_EncoderInterfaceConfig:00000000 $t
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:2355   .text.TIM_EncoderInterfaceConfig:00000000 TIM_EncoderInterfaceConfig
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:2433   .text.TIM_EncoderInterfaceConfig:000000c0 $d
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:2437   .text.TIM_ForcedOC1Config:00000000 $t
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:2442   .text.TIM_ForcedOC1Config:00000000 TIM_ForcedOC1Config
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:2513   .text.TIM_ForcedOC1Config:000000a8 $d
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:2517   .text.TIM_ForcedOC2Config:00000000 $t
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:2522   .text.TIM_ForcedOC2Config:00000000 TIM_ForcedOC2Config
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:2576   .text.TIM_ForcedOC2Config:0000007c $d
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:2580   .text.TIM_ForcedOC3Config:00000000 $t
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:2585   .text.TIM_ForcedOC3Config:00000000 TIM_ForcedOC3Config
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:2629   .text.TIM_ForcedOC3Config:00000060 $d
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:2633   .text.TIM_ForcedOC4Config:00000000 $t
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:2638   .text.TIM_ForcedOC4Config:00000000 TIM_ForcedOC4Config
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:2683   .text.TIM_ForcedOC4Config:00000064 $d
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:2687   .text.TIM_ARRPreloadConfig:00000000 $t
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:2692   .text.TIM_ARRPreloadConfig:00000000 TIM_ARRPreloadConfig
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:2776   .text.TIM_ARRPreloadConfig:000000c0 $d
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:2780   .text.TIM_SelectCOM:00000000 $t
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:2785   .text.TIM_SelectCOM:00000000 TIM_SelectCOM
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:2834   .text.TIM_SelectCOM:00000060 $d
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:2838   .text.TIM_SelectCCDMA:00000000 $t
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:2843   .text.TIM_SelectCCDMA:00000000 TIM_SelectCCDMA
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:2903   .text.TIM_SelectCCDMA:00000080 $d
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:2907   .text.TIM_CCPreloadControl:00000000 $t
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:2912   .text.TIM_CCPreloadControl:00000000 TIM_CCPreloadControl
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:2966   .text.TIM_CCPreloadControl:00000070 $d
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:2970   .text.TIM_OC1PreloadConfig:00000000 $t
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:2975   .text.TIM_OC1PreloadConfig:00000000 TIM_OC1PreloadConfig
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:3045   .text.TIM_OC1PreloadConfig:000000a4 $d
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:3049   .text.TIM_OC2PreloadConfig:00000000 $t
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:3054   .text.TIM_OC2PreloadConfig:00000000 TIM_OC2PreloadConfig
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:3107   .text.TIM_OC2PreloadConfig:00000078 $d
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:3111   .text.TIM_OC3PreloadConfig:00000000 $t
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:3116   .text.TIM_OC3PreloadConfig:00000000 TIM_OC3PreloadConfig
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:3159   .text.TIM_OC3PreloadConfig:0000005c $d
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:3163   .text.TIM_OC4PreloadConfig:00000000 $t
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:3168   .text.TIM_OC4PreloadConfig:00000000 TIM_OC4PreloadConfig
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:3212   .text.TIM_OC4PreloadConfig:00000060 $d
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:3216   .text.TIM_OC1FastConfig:00000000 $t
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:3221   .text.TIM_OC1FastConfig:00000000 TIM_OC1FastConfig
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:3291   .text.TIM_OC1FastConfig:000000a4 $d
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:3295   .text.TIM_OC2FastConfig:00000000 $t
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:3300   .text.TIM_OC2FastConfig:00000000 TIM_OC2FastConfig
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:3353   .text.TIM_OC2FastConfig:00000078 $d
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:3357   .text.TIM_OC3FastConfig:00000000 $t
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:3362   .text.TIM_OC3FastConfig:00000000 TIM_OC3FastConfig
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:3405   .text.TIM_OC3FastConfig:0000005c $d
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:3409   .text.TIM_OC4FastConfig:00000000 $t
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:3414   .text.TIM_OC4FastConfig:00000000 TIM_OC4FastConfig
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:3458   .text.TIM_OC4FastConfig:00000060 $d
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:3462   .text.TIM_ClearOC1Ref:00000000 $t
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:3467   .text.TIM_ClearOC1Ref:00000000 TIM_ClearOC1Ref
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:3510   .text.TIM_ClearOC1Ref:0000005c $d
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:3514   .text.TIM_ClearOC2Ref:00000000 $t
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:3519   .text.TIM_ClearOC2Ref:00000000 TIM_ClearOC2Ref
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:3561   .text.TIM_ClearOC2Ref:0000005c $d
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:3565   .text.TIM_ClearOC3Ref:00000000 $t
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:3570   .text.TIM_ClearOC3Ref:00000000 TIM_ClearOC3Ref
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:3613   .text.TIM_ClearOC3Ref:0000005c $d
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:3617   .text.TIM_ClearOC4Ref:00000000 $t
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:3622   .text.TIM_ClearOC4Ref:00000000 TIM_ClearOC4Ref
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:3664   .text.TIM_ClearOC4Ref:0000005c $d
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:3668   .text.TIM_OC1PolarityConfig:00000000 $t
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:3673   .text.TIM_OC1PolarityConfig:00000000 TIM_OC1PolarityConfig
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:3743   .text.TIM_OC1PolarityConfig:000000a4 $d
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:3747   .text.TIM_OC1NPolarityConfig:00000000 $t
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:3752   .text.TIM_OC1NPolarityConfig:00000000 TIM_OC1NPolarityConfig
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:3793   .text.TIM_OC1NPolarityConfig:00000058 $d
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:3797   .text.TIM_OC2PolarityConfig:00000000 $t
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:3802   .text.TIM_OC2PolarityConfig:00000000 TIM_OC2PolarityConfig
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:3855   .text.TIM_OC2PolarityConfig:00000078 $d
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:3859   .text.TIM_OC2NPolarityConfig:00000000 $t
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:3864   .text.TIM_OC2NPolarityConfig:00000000 TIM_OC2NPolarityConfig
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:3897   .text.TIM_OC2NPolarityConfig:00000044 $d
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:3901   .text.TIM_OC3PolarityConfig:00000000 $t
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:3906   .text.TIM_OC3PolarityConfig:00000000 TIM_OC3PolarityConfig
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:3950   .text.TIM_OC3PolarityConfig:00000060 $d
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:3954   .text.TIM_OC3NPolarityConfig:00000000 $t
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:3959   .text.TIM_OC3NPolarityConfig:00000000 TIM_OC3NPolarityConfig
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:3992   .text.TIM_OC3NPolarityConfig:00000044 $d
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:3996   .text.TIM_OC4PolarityConfig:00000000 $t
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:4001   .text.TIM_OC4PolarityConfig:00000000 TIM_OC4PolarityConfig
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:4045   .text.TIM_OC4PolarityConfig:00000060 $d
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:4049   .text.TIM_CCxCmd:00000000 $t
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:4054   .text.TIM_CCxCmd:00000000 TIM_CCxCmd
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:4136   .text.TIM_CCxCmd:000000c0 $d
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:4140   .text.TIM_CCxNCmd:00000000 $t
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:4145   .text.TIM_CCxNCmd:00000000 TIM_CCxNCmd
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:4200   .text.TIM_CCxNCmd:00000078 $d
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:4204   .text.TIM_SelectOCxM:00000000 $t
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:4209   .text.TIM_SelectOCxM:00000000 TIM_SelectOCxM
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:4310   .text.TIM_SelectOCxM:000000ec $d
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:4314   .text.TIM_UpdateDisableConfig:00000000 $t
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:4319   .text.TIM_UpdateDisableConfig:00000000 TIM_UpdateDisableConfig
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:4403   .text.TIM_UpdateDisableConfig:000000c0 $d
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:4407   .text.TIM_UpdateRequestConfig:00000000 $t
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:4412   .text.TIM_UpdateRequestConfig:00000000 TIM_UpdateRequestConfig
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:4496   .text.TIM_UpdateRequestConfig:000000c0 $d
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:4500   .text.TIM_SelectHallSensor:00000000 $t
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:4505   .text.TIM_SelectHallSensor:00000000 TIM_SelectHallSensor
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:4565   .text.TIM_SelectHallSensor:00000080 $d
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:4569   .text.TIM_SelectOnePulseMode:00000000 $t
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:4574   .text.TIM_SelectOnePulseMode:00000000 TIM_SelectOnePulseMode
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:4653   .text.TIM_SelectOnePulseMode:000000bc $d
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:4657   .text.TIM_SelectOutputTrigger:00000000 $t
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:4662   .text.TIM_SelectOutputTrigger:00000000 TIM_SelectOutputTrigger
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:4726   .text.TIM_SelectOutputTrigger:00000090 $d
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:4730   .text.TIM_SelectSlaveMode:00000000 $t
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:4735   .text.TIM_SelectSlaveMode:00000000 TIM_SelectSlaveMode
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:4792   .text.TIM_SelectSlaveMode:0000007c $d
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:4796   .text.TIM_SelectMasterSlaveMode:00000000 $t
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:4801   .text.TIM_SelectMasterSlaveMode:00000000 TIM_SelectMasterSlaveMode
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:4856   .text.TIM_SelectMasterSlaveMode:0000007c $d
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:4860   .text.TIM_SetCounter:00000000 $t
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:4865   .text.TIM_SetCounter:00000000 TIM_SetCounter
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:4930   .text.TIM_SetCounter:00000098 $d
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:4934   .text.TIM_SetAutoreload:00000000 $t
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:4939   .text.TIM_SetAutoreload:00000000 TIM_SetAutoreload
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:5004   .text.TIM_SetAutoreload:00000098 $d
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:5008   .text.TIM_SetCompare1:00000000 $t
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:5013   .text.TIM_SetCompare1:00000000 TIM_SetCompare1
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:5072   .text.TIM_SetCompare1:00000088 $d
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:5076   .text.TIM_SetCompare2:00000000 $t
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:5081   .text.TIM_SetCompare2:00000000 TIM_SetCompare2
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:5122   .text.TIM_SetCompare2:00000058 $d
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:5126   .text.TIM_SetCompare3:00000000 $t
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:5131   .text.TIM_SetCompare3:00000000 TIM_SetCompare3
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:5163   .text.TIM_SetCompare3:00000040 $d
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:5167   .text.TIM_SetCompare4:00000000 $t
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:5172   .text.TIM_SetCompare4:00000000 TIM_SetCompare4
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:5204   .text.TIM_SetCompare4:00000044 $d
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:5208   .text.TIM_SetIC1Prescaler:00000000 $t
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:5213   .text.TIM_SetIC1Prescaler:00000000 TIM_SetIC1Prescaler
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:5286   .text.TIM_SetIC1Prescaler:000000ac $d
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:5290   .text.TIM_SetIC2Prescaler:00000000 $t
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:5295   .text.TIM_SetIC2Prescaler:00000000 TIM_SetIC2Prescaler
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:5351   .text.TIM_SetIC2Prescaler:00000080 $d
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:5355   .text.TIM_PWMIConfig:00000000 $t
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:5360   .text.TIM_PWMIConfig:00000000 TIM_PWMIConfig
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:5441   .text.TIM_PWMIConfig:000000bc $d
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:5445   .text.TIM_SetIC3Prescaler:00000000 $t
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:5450   .text.TIM_SetIC3Prescaler:00000000 TIM_SetIC3Prescaler
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:5496   .text.TIM_SetIC3Prescaler:00000064 $d
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:5500   .text.TIM_SetIC4Prescaler:00000000 $t
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:5505   .text.TIM_SetIC4Prescaler:00000000 TIM_SetIC4Prescaler
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:5552   .text.TIM_SetIC4Prescaler:00000068 $d
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:5556   .text.TIM_ICInit:00000000 $t
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:5561   .text.TIM_ICInit:00000000 TIM_ICInit
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:5873   .text.TIM_ICInit:000002f4 $d
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:5877   .text.TIM_ICInit:00000300 $t
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:5890   .text.TIM_SetClockDivision:00000000 $t
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:5895   .text.TIM_SetClockDivision:00000000 TIM_SetClockDivision
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:5970   .text.TIM_SetClockDivision:000000b0 $d
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:5974   .text.TIM_GetCapture1:00000000 $t
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:5979   .text.TIM_GetCapture1:00000000 TIM_GetCapture1
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:6038   .text.TIM_GetCapture1:00000088 $d
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:6042   .text.TIM_GetCapture2:00000000 $t
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:6047   .text.TIM_GetCapture2:00000000 TIM_GetCapture2
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:6088   .text.TIM_GetCapture2:00000058 $d
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:6092   .text.TIM_GetCapture3:00000000 $t
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:6097   .text.TIM_GetCapture3:00000000 TIM_GetCapture3
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:6129   .text.TIM_GetCapture3:00000040 $d
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:6133   .text.TIM_GetCapture4:00000000 $t
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:6138   .text.TIM_GetCapture4:00000000 TIM_GetCapture4
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:6170   .text.TIM_GetCapture4:00000044 $d
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:6174   .text.TIM_GetCounter:00000000 $t
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:6179   .text.TIM_GetCounter:00000000 TIM_GetCounter
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:6244   .text.TIM_GetCounter:00000098 $d
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:6248   .text.TIM_GetPrescaler:00000000 $t
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:6253   .text.TIM_GetPrescaler:00000000 TIM_GetPrescaler
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:6318   .text.TIM_GetPrescaler:00000098 $d
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:6322   .text.TIM_GetFlagStatus:00000000 $t
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:6327   .text.TIM_GetFlagStatus:00000000 TIM_GetFlagStatus
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:6424   .text.TIM_GetFlagStatus:000000e4 $d
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:6428   .text.TIM_ClearFlag:00000000 $t
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:6433   .text.TIM_ClearFlag:00000000 TIM_ClearFlag
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:6508   .text.TIM_ClearFlag:000000b0 $d
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:6512   .text.TIM_GetITStatus:00000000 $t
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:6517   .text.TIM_GetITStatus:00000000 TIM_GetITStatus
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:6611   .text.TIM_GetITStatus:000000d4 $d
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:6615   .text.TIM_ClearITPendingBit:00000000 $t
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:6620   .text.TIM_ClearITPendingBit:00000000 TIM_ClearITPendingBit
D:\Users\draapho\AppData\Local\Temp\cc5PA3Ue.s:6695   .text.TIM_ClearITPendingBit:000000b0 $d

UNDEFINED SYMBOLS
assert_err
RCC_APB2PeriphResetCmd
RCC_APB1PeriphResetCmd
