// Seed: 2736343847
module module_0 (
    input  tri  id_0,
    output tri  id_1,
    input  wand id_2,
    output wand id_3
);
endmodule
module module_1 (
    input  tri0  id_0,
    input  tri0  id_1#(.id_4(1), .id_5(-1), .id_6(1), .id_7(1)),
    output uwire id_2
);
  logic [-1 : 1] id_8;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_0,
      id_2
  );
  always @(1, 1 or id_1) id_5 = -1 + ~-1;
  wire  id_9;
  logic id_10;
  ;
endmodule
