platform=xilinx_u280_xdma_201920_3
debug=1
save-temps=1
# profile_kernel=data:all:all:all # only for vitis 2020.1
## The original example uses DDR memory. We can use HBM since U280 supports that.
[connectivity]
# # kernel1
# nk=gat_hls_kern1:1

# sp=gat_hls_kern1_1.ft_in_mat:HBM[0:8]
# sp=gat_hls_kern1_1.w_fc_mat:PLRAM[0]
# sp=gat_hls_kern1_1.ft_fc_mat:HBM[0:8]
# sp=gat_hls_kern1_1.attn_l_mat:PLRAM[0]
# sp=gat_hls_kern1_1.attn_r_mat:PLRAM[0]
# sp=gat_hls_kern1_1.el_mat:HBM[9]
# sp=gat_hls_kern1_1.er_mat:HBM[10]

# kernel2
nk=gat_hls_kern2:1

sp=gat_hls_kern2_1.nod_src:HBM[11:14]
sp=gat_hls_kern2_1.edge_src:HBM[11:14]
sp=gat_hls_kern2_1.edge_src2:HBM[11:14]
sp=gat_hls_kern2_1.ft_fc_mat:HBM[0:8]
sp=gat_hls_kern2_1.el_mat:HBM[9]
sp=gat_hls_kern2_1.er_mat:HBM[10]
sp=gat_hls_kern2_1.el_mat2:HBM[9]
sp=gat_hls_kern2_1.er_mat2:HBM[10]
sp=gat_hls_kern2_1.rst_mat:HBM[0:8]

[profile]
data=all:all:all
stall=all:all

[hls]
pre_tcl=../config/hls_config.tcl

[advanced]
# param=compiler.userPreSysLinkOverlayTcl=../config/preSysLink.tcl
param=compiler.userPreSysLinkOverlayTcl=../config/preSysLink_v2.tcl
