# 01_fifo
Synchronous FIFO design in SystemVerilog with full/empty logic, testbench, and waveform examples.
