m255
K4
z2
!s11e MIXED_VERSIONS
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dH:/Documents/Flappy_Bird/Design Under Test/Bird/VHDL Files
Ebird
Z1 w1683845355
Z2 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z3 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z4 DPx4 ieee 16 std_logic_signed 0 22 C<aanc0R`<LWPSe[JYRP^3
Z5 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z6 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 10
R0
Z7 8H:/Documents/Flappy_Bird/Design Under Test/Bird/VHDL Files/birdv2.vhd
Z8 FH:/Documents/Flappy_Bird/Design Under Test/Bird/VHDL Files/birdv2.vhd
l0
L6 1
V952`_f4[96QB?Nac_3X[k2
!s100 j9hlE6le^9XUSd1I>gNVU1
Z9 OE;C;2020.2;71
32
Z10 !s110 1683845360
!i10b 1
Z11 !s108 1683845360.000000
Z12 !s90 -reportprogress|300|-work|work|H:/Documents/Flappy_Bird/Design Under Test/Bird/VHDL Files/birdv2.vhd|
Z13 !s107 H:/Documents/Flappy_Bird/Design Under Test/Bird/VHDL Files/birdv2.vhd|
!i113 0
Z14 o-work work
Z15 tExplicit 1 CvgOpt 0
Abehav
R2
R3
R4
R5
R6
Z16 DEx4 work 4 bird 0 22 952`_f4[96QB?Nac_3X[k2
!i122 10
l24
L13 50
Vi^g76j4TViKY``EF^5>oa0
!s100 R3N1DZSF`dm@f8o]:o3Ae2
R9
32
R10
!i10b 1
R11
R12
R13
!i113 0
R14
R15
