Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (win64) Build 932637 Wed Jun 11 13:33:10 MDT 2014
| Date         : Mon Jan 11 14:21:50 2016
| Host         : radar-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file kc705_ethernet_rgmii_example_design_control_sets_placed.rpt
| Design       : kc705_ethernet_rgmii_example_design
| Device       : xc7k325t
----------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   536 |
| Minimum Number of register sites lost to control set restrictions |  1578 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            4884 |         1561 |
| No           | No                    | Yes                    |              99 |           39 |
| No           | Yes                   | No                     |            1555 |          647 |
| Yes          | No                    | No                     |            3176 |         1064 |
| Yes          | No                    | Yes                    |              20 |            4 |
| Yes          | Yes                   | No                     |            3456 |         1236 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                         Clock Signal                                         |                                                                                                                        Enable Signal                                                                                                                        |                                                                                                Set/Reset Signal                                                                                               | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/txgen/TX_SM1/n_0_FRAME_COUNT[14]_i_2                                                                                                                              | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/txgen/TX_SM1/n_0_FRAME_COUNT[11]_i_1                                                                                |                1 |              1 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_fine_inc[5][5]_i_1                                                                                        | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O6[1]                                                                                                                             |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/txgen/TX_SM1/n_0_FRAME_COUNT[14]_i_2                                                                                                                              | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/txgen/TX_SM1/n_0_FRAME_COUNT[9]_i_1                                                                                 |                1 |              1 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_fine_inc[3][5]_i_1                                                                                        | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O6[1]                                                                                                                             |                1 |              1 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_fine_inc[4][5]_i_1                                                                                        | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O6[1]                                                                                                                             |                1 |              1 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_dqs_tap_count_r[0][1][5]_i_1                                                                           | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O5[1]                                                                                                                             |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk |                                                                                                                                                                                                                                                             | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/sync_rx_reset_i/n_0_async_rst4_reg                                                                                  |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/txgen/TX_SM1/n_0_FRAME_COUNT[14]_i_2                                                                                                                              | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/txgen/TX_SM1/n_0_FRAME_COUNT[12]_i_1                                                                                |                1 |              1 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_smallest[6][5]_i_1                                                                                        | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O5[1]                                                                                                                             |                1 |              1 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_fine_inc[2][5]_i_1                                                                                        | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O6[1]                                                                                                                             |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/txgen/n_0_CAPTURE_i_1                                                                                                                                             | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/sync_tx_reset_i/SR[0]                                                                                               |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/txgen/TX_SM1/n_0_FRAME_COUNT[14]_i_2                                                                                                                              | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/txgen/TX_SM1/n_0_FRAME_COUNT[8]_i_1                                                                                 |                1 |              1 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/n_0_FSM_onehot_fine_adj_state_r[15]_i_1                                                         | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/SS[0]                                                                                                                             |                1 |              1 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_smallest[7][5]_i_1                                                                                        | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O5[1]                                                                                                                             |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/txgen/TX_SM1/n_0_FRAME_COUNT[14]_i_2                                                                                                                              | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/txgen/TX_SM1/n_0_FRAME_COUNT[6]_i_1                                                                                 |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/txgen/TX_SM1/n_0_FRAME_COUNT[14]_i_2                                                                                                                              | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/txgen/TX_SM1/n_0_FRAME_COUNT[7]_i_1                                                                                 |                1 |              1 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bhandshake                                                                                                                                              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |                1 |              1 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_fine_inc[1][5]_i_1                                                                                        | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O6[1]                                                                                                                             |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk |                                                                                                                                                                                                                                                             | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/gmii_mii_rx_gen/n_0_sfd_enable_reg                                                                                  |                1 |              1 |
|  example_clocks/clock_generator/CLK_OUT3                                                     |                                                                                                                                                                                                                                                             |                                                                                                                                                                                                               |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/txgen/TX_SM1/n_0_FRAME_COUNT[14]_i_2                                                                                                                              | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/txgen/TX_SM1/n_0_FRAME_COUNT[5]_i_1                                                                                 |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/txgen/TX_SM1/n_0_FRAME_COUNT[14]_i_2                                                                                                                              | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/txgen/TX_SM1/n_0_FRAME_COUNT[4]_i_1                                                                                 |                1 |              1 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_smallest[5][5]_i_1                                                                                        | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O5[1]                                                                                                                             |                1 |              1 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              |                                                                                                                                                                                                                                                             | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O7[0]                                                                                                                             |                1 |              1 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_smallest[4][5]_i_1                                                                                        | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O5[1]                                                                                                                             |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/txgen/TX_SM1/n_0_FRAME_COUNT[14]_i_2                                                                                                                              | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/txgen/TX_SM1/n_0_FRAME_COUNT[10]_i_1                                                                                |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/txgen/TX_SM1/n_0_FRAME_COUNT[14]_i_2                                                                                                                              | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/txgen/TX_SM1/n_0_FRAME_COUNT[3]_i_1                                                                                 |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/txgen/TX_SM1/n_0_FRAME_COUNT[14]_i_2                                                                                                                              | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/txgen/TX_SM1/n_0_FRAME_COUNT[1]_i_1                                                                                 |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/txgen/TX_SM1/n_0_FRAME_COUNT[14]_i_2                                                                                                                              | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/txgen/TX_SM1/n_0_FRAME_COUNT[14]_i_1                                                                                |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/txgen/TX_SM1/n_0_FRAME_COUNT[14]_i_2                                                                                                                              | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/txgen/TX_SM1/n_0_FRAME_COUNT[13]_i_1                                                                                |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/txgen/TX_SM1/n_0_FRAME_COUNT[14]_i_2                                                                                                                              | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/txgen/TX_SM1/n_0_FRAME_COUNT[0]_i_1                                                                                 |                1 |              1 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_smallest[3][5]_i_1                                                                                        | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O5[1]                                                                                                                             |                1 |              1 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_smallest[0][5]_i_1                                                                                        | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O5[1]                                                                                                                             |                1 |              1 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_smallest[2][5]_i_1                                                                                        | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O5[1]                                                                                                                             |                1 |              1 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_smallest[1][5]_i_1                                                                                        | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O5[1]                                                                                                                             |                1 |              1 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_dqs_tap_count_r[0][6][5]_i_1                                                                           | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O5[1]                                                                                                                             |                1 |              1 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/n_0_init_dec_cnt[5]_i_1                                                                         | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O16[0]                                                                                                                            |                1 |              1 |
|  example_clocks/clock_generator/CLK_OUT2                                                     |                                                                                                                                                                                                                                                             | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/man_reset.sync_mgmt_reset_host_i/n_0_async_rst4_reg                                                                 |                1 |              1 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_FSM_onehot_ocal_state_r[21]_i_1                                                                      | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O15[0]                                                                                                                            |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        |                                                                                                                                                                                                                                                             | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/sync_tx_reset_i/async_rst4                                                                                          |                1 |              1 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_fine_inc[7][5]_i_1                                                                                        | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O6[1]                                                                                                                             |                1 |              1 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_fine_inc[0][5]_i_1                                                                                        | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O6[1]                                                                                                                             |                1 |              1 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_fine_inc[6][5]_i_1                                                                                        | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O6[1]                                                                                                                             |                1 |              1 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_complex_num_reads_dec[3]_i_1                                                                                             | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O15[0]                                                                                                                            |                1 |              1 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_dqs_tap_count_r[0][0][5]_i_1                                                                           | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O5[0]                                                                                                                             |                1 |              2 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_dqs_tap_count_r[0][0][5]_i_1                                                                           | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O6[0]                                                                                                                             |                1 |              2 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_dqs_tap_count_r[0][0][5]_i_1                                                                           | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O6[1]                                                                                                                             |                2 |              2 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                 |                                                                                                                                                                                                               |                1 |              2 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/O39                                                                                                                          | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O8                                                                                                                                |                2 |              2 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/p_24_out                                                                                        | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O8                                                                                                                                |                1 |              2 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                 |                                                                                                                                                                                                               |                1 |              2 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/O3[0]                                                                                                                                    |                                                                                                                                                                                                               |                1 |              2 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/O39                                                                                                                          | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O4[0]                                                                                                                             |                2 |              2 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_dqs_tap_count_r[0][1][5]_i_1                                                                           | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O4[0]                                                                                                                             |                3 |              3 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_dqs_tap_count_r[0][0][5]_i_1                                                                           | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O7[0]                                                                                                                             |                3 |              3 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_dqs_tap_count_r[0][2][5]_i_1                                                                           | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O7[0]                                                                                                                             |                2 |              3 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_complex_num_reads_dec[3]_i_1                                                                                             | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O16[0]                                                                                                                            |                1 |              3 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_dqs_tap_count_r[0][6][5]_i_1                                                                           | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O7[0]                                                                                                                             |                2 |              3 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_gen_final_tap[0].final_val[0][5]_i_1                                                                      | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O7[1]                                                                                                                             |                1 |              3 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/E[0]                                                                                            | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                   |                2 |              3 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_dqs_tap_count_r[0][3][5]_i_1                                                                           | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O4[0]                                                                                                                             |                1 |              3 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_dqs_tap_count_r[0][7][5]_i_1                                                                           | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O4[0]                                                                                                                             |                2 |              3 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_dqs_tap_count_r[0][4][5]_i_1                                                                           | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O7[0]                                                                                                                             |                2 |              3 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_dqs_tap_count_r[0][5][5]_i_1                                                                           | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O4[0]                                                                                                                             |                3 |              3 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_dqs_count_r[3]_i_1                                                                                        | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                   |                2 |              3 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_wr_byte_cnt[3]_i_2                                                                                                       | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_76_in                                                                        |                1 |              4 |
|  example_clocks/clock_generator/CLK_OUT1                                                     |                                                                                                                                                                                                                                                             | example_resets/clear                                                                                                                                                                                          |                3 |              4 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_stg1_wr_rd_cnt[8]_i_1                                                                                                    | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_stg1_wr_rd_cnt[6]_i_1                                                      |                2 |              4 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_reg_ctrl_cnt_r[3]_i_2                                                                                                    | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/O22                                                                            |                2 |              4 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/n_0_sync_cntr[3]_i_2                                                                                                                                                       | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O27[0]                                                                                                                            |                1 |              4 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_complex_num_reads[3]_i_1                                                                                                 |                                                                                                                                                                                                               |                2 |              4 |
|  example_clocks/clock_generator/CLK_OUT1                                                     | basic_pat_gen_inst/axi_pat_gen_inst/header_count015_out                                                                                                                                                                                                     | basic_pat_gen_inst/axi_pat_gen_inst/n_0_header_count[3]_i_1                                                                                                                                                   |                1 |              4 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              |                                                                                                                                                                                                                                                             | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_complex_wait_cnt[3]_i_1                                                    |                1 |              4 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/stable_fall_stg3_cnt0                                                                                    | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/stable_rise_stg3_cnt0                                      |                1 |              4 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              |                                                                                                                                                                                                                                                             | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/n_0_tap_inc_wait_cnt[3]_i_1                                                   |                2 |              4 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_stg3_tap_cnt[4]_i_2                                                                                  | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_stg3_tap_cnt[4]_i_1                                    |                3 |              4 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_stable_rise_stg3_cnt[3]_i_2                                                                          | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/stable_rise_stg3_cnt0                                      |                1 |              4 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_cnt_dqs_r[3]_i_1                                                                                     | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O17                                                                                                                               |                3 |              4 |
|  example_clocks/clock_generator/CLK_OUT1                                                     | trimac_fifo_block/user_side_FIFO/tx_fifo_i/n_0_data_count[3]_i_2                                                                                                                                                                                            | trimac_fifo_block/user_side_FIFO/tx_fifo_i/n_0_data_count[3]_i_1                                                                                                                                              |                1 |              4 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_axi4_tg_inst/traffic_gen_inst/blen_gen_inst/n_0_gen20_taps.lfsr_q[20]_i_2                                                                                                                                                               | u_mig_example_top/u_axi4_tg_inst/traffic_gen_inst/addr_gen_inst/O1                                                                                                                                            |                1 |              4 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_axi4_tg_inst/traffic_gen_inst/blen_gen_inst/n_0_gen20_taps.lfsr_q[20]_i_2                                                                                                                                                               | u_mig_example_top/u_axi4_tg_inst/traffic_gen_inst/addr_gen_inst/O2                                                                                                                                            |                1 |              4 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0_0                                                                                                   | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O34[0]                                                                                                                            |                2 |              4 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                    | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                     |                1 |              4 |
|  example_clocks/clock_generator/CLK_OUT2                                                     |                                                                                                                                                                                                                                                             | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/man_reset.sync_mgmt_reset_host_i/I15[0]                                                                             |                1 |              4 |
|  example_clocks/clock_generator/CLK_OUT2                                                     | axi_lite_controller/n_0_s_axi_awaddr[10]_i_1                                                                                                                                                                                                                |                                                                                                                                                                                                               |                1 |              4 |
|  example_clocks/clock_generator/CLK_OUT2                                                     | axi_lite_controller/n_0_s_axi_araddr[10]_i_1                                                                                                                                                                                                                |                                                                                                                                                                                                               |                1 |              4 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_prbs_2nd_edge_taps_r[4]_i_2                                                                 | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_prbs_2nd_edge_taps_r[4]_i_1                   |                3 |              4 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0_1                                                                                     | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/n_0_wait_cnt_r[3]_i_1__0                            |                1 |              4 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/E[0]                                                                                              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/O10[0]                                                          |                2 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/addr_filter_top/address_filter_inst/broadcastaddressmatch_int_0                                                                                                   | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/addr_filter_top/address_filter_inst/n_0_address_match_i_1                                                           |                2 |              4 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_dqs_count_r[3]_i_1                                                                                        | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O7[1]                                                                                                                             |                3 |              4 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/O4[0]                                                                                                                                                              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/n_0_reset_reg                                                                                                                         |                1 |              4 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                      | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |                3 |              4 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/E[0]                                                                                                                                                                 | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/n_0_reset_reg                                                                                                                         |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk |                                                                                                                                                                                                                                                             | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/rxgen/bad_pfc_opcode_int                                                                                            |                1 |              4 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/n_0_wrcal_dqs_cnt_r[3]_i_1                                                                                                  | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O2                                                                                                                                |                1 |              4 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/n_0_cal2_state_r[3]_i_1                                                                                                     | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/SR[0]                                                                                                                             |                2 |              4 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/detect_rd_cnt0_0                                                                                | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/n_0_detect_rd_cnt[3]_i_1                          |                2 |              4 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                                 | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_wait_cnt_r[3]_i_1                                                         |                1 |              4 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_regl_dqs_cnt[3]_i_1                                                                                                     |                                                                                                                                                                                                               |                2 |              4 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_cnt_shift_r[3]_i_2                                                                                                      | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/cnt_shift_r0                                                                  |                1 |              4 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in14_in                                                                                                                  | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_oclk_wr_cnt[3]_i_1                                                         |                2 |              4 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                 | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_num_refresh[3]_i_1                                                         |                1 |              4 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              |                                                                                                                                                                                                                                                             | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_wait_state_cnt_r[3]_i_1                       |                1 |              4 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_wrcal_wr_cnt[3]_i_2                                                                                                      | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_wrcal_wr_cnt[3]_i_1                                                        |                1 |              4 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              |                                                                                                                                                                                                                                                             | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/O3                                                                          |                2 |              4 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              |                                                                                                                                                                                                                                                             | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_incdec_wait_cnt[3]_i_1                                      |                1 |              4 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              |                                                                                                                                                                                                                                                             | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_wait_cnt_r[3]_i_1                                      |                1 |              4 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              |                                                                                                                                                                                                                                                             | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/O12                                                                                            |                3 |              5 |
|  example_clocks/clock_generator/CLK_OUT1                                                     |                                                                                                                                                                                                                                                             | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_rst_in                                                                                                                     |                1 |              5 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_dqs_tap_count_r[0][1][5]_i_1                                                                           | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O7[1]                                                                                                                             |                1 |              5 |
|  example_clocks/clock_generator/CLK_OUT1                                                     | basic_pat_gen_inst/axi_pat_check_inst/packet_count0                                                                                                                                                                                                         | trimac_fifo_block/user_side_FIFO/rx_fifo_i/I8[0]                                                                                                                                                              |                1 |              5 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_smallest[7][5]_i_1                                                                                        | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O6[1]                                                                                                                             |                1 |              5 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_smallest[6][5]_i_1                                                                                        | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O6[1]                                                                                                                             |                1 |              5 |
|  example_clocks/clock_generator/CLK_OUT1                                                     | example_resets/dcm_sync/data_out                                                                                                                                                                                                                            | example_resets/reset_in0                                                                                                                                                                                      |                1 |              5 |
|  example_clocks/clock_generator/CLK_OUT1                                                     | example_resets/dcm_sync/data_out                                                                                                                                                                                                                            | trimac_fifo_block/trimac_sup_block/reset_in00_out                                                                                                                                                             |                1 |              5 |
|  example_clocks/clock_generator/CLK_OUT1                                                     | example_resets/dcm_sync/data_out                                                                                                                                                                                                                            | xlnx_opt_                                                                                                                                                                                                     |                1 |              5 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_smallest[4][5]_i_1                                                                                        | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O6[1]                                                                                                                             |                1 |              5 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_axi4_tg_inst/traffic_gen_inst/blen_gen_inst/n_0_gen20_taps.lfsr_q[20]_i_2                                                                                                                                                               | u_mig_example_top/u_axi4_tg_inst/traffic_gen_inst/addr_gen_inst/O3                                                                                                                                            |                1 |              5 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/n_0_init_dec_cnt[5]_i_1                                                                         | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O17                                                                                                                               |                1 |              5 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_fine_inc[4][5]_i_1                                                                                        | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O6[0]                                                                                                                             |                2 |              5 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/n_0_entry_cnt[4]_i_1  | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                1 |              5 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_prbs_state_r[4]_i_1                                                                         | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                   |                3 |              5 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/I13[0]                                                                                                                    |                                                                                                                                                                                                               |                1 |              5 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_fine_inc[0][5]_i_1                                                                                        | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O6[0]                                                                                                                             |                4 |              5 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_fine_inc[2][5]_i_1                                                                                        | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O6[0]                                                                                                                             |                2 |              5 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_second_edge_taps_r[5]_i_2                                                                                               | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_second_edge_taps_r[5]_i_1                                                 |                2 |              5 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/n_0_entry_cnt[4]_i_1  | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                1 |              5 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/I9[0]                                                                                                                     |                                                                                                                                                                                                               |                2 |              5 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_idelay_tap_cnt_r[0][7][4]_i_1                                                                                           |                                                                                                                                                                                                               |                3 |              5 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_idelay_tap_cnt_r[0][6][4]_i_1                                                                                           |                                                                                                                                                                                                               |                3 |              5 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_idelay_tap_cnt_r[0][5][4]_i_1                                                                                           |                                                                                                                                                                                                               |                2 |              5 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_idelay_tap_cnt_r[0][4][4]_i_1                                                                                           |                                                                                                                                                                                                               |                2 |              5 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_idelay_tap_cnt_r[0][3][4]_i_1                                                                                           |                                                                                                                                                                                                               |                2 |              5 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_idelay_tap_cnt_r[0][2][4]_i_1                                                                                           |                                                                                                                                                                                                               |                3 |              5 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_idelay_tap_cnt_r[0][1][4]_i_1                                                                                           |                                                                                                                                                                                                               |                3 |              5 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_idelay_tap_cnt_r[0][0][4]_i_1                                                                                           |                                                                                                                                                                                                               |                3 |              5 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_idel_dec_cnt[4]_i_1                                                                                                     | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                   |                3 |              5 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2                                                                      | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1                        |                1 |              5 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2                                                                      | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1                        |                1 |              5 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2                                                                      | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1                        |                1 |              5 |
|  example_clocks/clock_generator/CLK_OUT2                                                     | example_resets/O1                                                                                                                                                                                                                                           | xlnx_opt_                                                                                                                                                                                                     |                1 |              5 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2                                                                      | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1                        |                1 |              5 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2                                                                      | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1                        |                1 |              5 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2                                                                      | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1                        |                1 |              5 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_prbs_1st_edge_taps_r[5]_i_2                                                                 | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_prbs_1st_edge_taps_r[5]_i_1                   |                2 |              5 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2                                                                      | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1                        |                1 |              5 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_match_flag_and[4]_i_1                                                                       | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                   |                2 |              5 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_2                                                                      | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1                        |                1 |              5 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/n_0_entry_cnt[4]_i_1  | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                1 |              5 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_cal1_dlyce_dq_r_reg                                                                                                     | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/idelay_tap_limit_r0                                                           |                1 |              5 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/n_0_entry_cnt[4]_i_1  | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                1 |              5 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/n_0_entry_cnt[4]_i_1  | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                1 |              5 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/n_0_entry_cnt[4]_i_1  | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                1 |              5 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/n_0_entry_cnt[4]_i_1  | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                1 |              5 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_fine_inc[3][5]_i_1                                                                                        | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O6[0]                                                                                                                             |                3 |              5 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/n_0_entry_cnt[4]_i_1  | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                1 |              5 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              |                                                                                                                                                                                                                                                             | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_ocal_final_cnt_r_mux_c[5]_i_1                          |                1 |              5 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/I11[0]                                                                                                                    |                                                                                                                                                                                                               |                3 |              5 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/I8[0]                                                                                                                     |                                                                                                                                                                                                               |                2 |              5 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                          | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/n_0_maint_prescaler.maint_prescaler_r[4]_i_1                                                   |                1 |              5 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_stg1_wr_rd_cnt[8]_i_1                                                                                                    |                                                                                                                                                                                                               |                2 |              5 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/O7                                                                                                                                                                 | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/n_0_reset_reg                                                                                                                         |                1 |              5 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_fine_inc[5][5]_i_1                                                                                        | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O6[0]                                                                                                                             |                2 |              5 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_smallest[5][5]_i_1                                                                                        | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O6[1]                                                                                                                             |                2 |              5 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        |                                                                                                                                                                                                                                                             | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/man_block.managen/conf/int_tx_rst_asynch                                                                            |                1 |              5 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                               | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/SR[0]                                                                                       |                1 |              5 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_fine_inc[6][5]_i_1                                                                                        | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O6[0]                                                                                                                             |                2 |              5 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              |                                                                                                                                                                                                                                                             | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_cal1_wait_cnt_r[4]_i_1                                                    |                1 |              5 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_fine_inc[7][5]_i_1                                                                                        | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O6[0]                                                                                                                             |                3 |              5 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_fine_inc[1][5]_i_1                                                                                        | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O6[0]                                                                                                                             |                3 |              5 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                               | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/SR[0]                                                                                       |                1 |              5 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              |                                                                                                                                                                                                                                                             | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/n_0_not_empty_wait_cnt[4]_i_1                                                 |                1 |              5 |
|  example_clocks/clkin1_bufg                                                                  |                                                                                                                                                                                                                                                             | example_clocks/n_0_mmcm_reset_gen_i_1                                                                                                                                                                         |                1 |              5 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/O1                     |                                                                                                                                                                                                                                                             |                                                                                                                                                                                                               |                4 |              5 |
|  example_clocks/clock_generator/CLK_OUT3                                                     |                                                                                                                                                                                                                                                             | example_resets/idelayctrl_reset_in                                                                                                                                                                            |                1 |              5 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                       | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O16[0]                                                                                                                            |                1 |              5 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_smallest[0][5]_i_1                                                                                        | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O6[1]                                                                                                                             |                2 |              5 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk |                                                                                                                                                                                                                                                             | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/man_block.managen/conf/int_rx_rst_asynch                                                                            |                1 |              5 |
|  example_clocks/clock_generator/CLK_OUT2                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/man_reset.sync_mgmt_reset_host_i/int_tx_ifg_del_en                                                                                                                |                                                                                                                                                                                                               |                3 |              5 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_state_r[4]_i_1                                                                                         | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O5[1]                                                                                                                             |                4 |              5 |
|  example_clocks/clock_generator/CLK_OUT2                                                     |                                                                                                                                                                                                                                                             | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/man_reset.sync_mgmt_reset_host_i/int_mgmt_host_reset_input                                                          |                1 |              5 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_dqs_tap_count_r[0][6][5]_i_1                                                                           | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O5[0]                                                                                                                             |                1 |              5 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_smallest[1][5]_i_1                                                                                        | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O6[1]                                                                                                                             |                1 |              5 |
|  example_clocks/clock_generator/CLK_OUT2                                                     |                                                                                                                                                                                                                                                             | example_resets/SR[0]                                                                                                                                                                                          |                4 |              5 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_smallest[2][5]_i_1                                                                                        | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O6[1]                                                                                                                             |                2 |              5 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_axi4_tg_inst/traffic_gen_inst/n_0_cmd_gen_csr[6]_i_1                                                                                                                                                                                    |                                                                                                                                                                                                               |                1 |              5 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_smallest[3][5]_i_1                                                                                        | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O6[1]                                                                                                                             |                1 |              5 |
|  example_clocks/clock_generator/CLK_OUT2                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/man_block.managen/phy/mdio_clk_fall                                                                                                                               | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/man_block.managen/phy/n_0_state_count[5]_i_1                                                                        |                1 |              6 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/n_0_rank_final_loop[0].bank_final_loop[1].final_data_offset[0][11]_i_1                          | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O8                                                                                                                                |                2 |              6 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/n_0_rank_final_loop[0].bank_final_loop[1].final_data_offset_mc[0][11]_i_1                       |                                                                                                                                                                                                               |                3 |              6 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/n_0_rank_final_loop[0].final_do_max[0][5]_i_1                                                   | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O7[0]                                                                                                                             |                2 |              6 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/n_0_rd_byte_data_offset[0][11]_i_2                                                              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/n_0_rd_byte_data_offset[0][11]_i_1                |                2 |              6 |
|  example_clocks/clock_generator/CLK_OUT1                                                     | basic_pat_gen_inst/address_swap_inst/wr_slot1                                                                                                                                                                                                               | example_resets/O2[0]                                                                                                                                                                                          |                2 |              6 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/n_0_rd_byte_data_offset[0][17]_i_2                                                              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/n_0_rd_byte_data_offset[0][17]_i_1                |                3 |              6 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/n_0_rd_byte_data_offset[0][5]_i_2                                                               | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/n_0_rd_byte_data_offset[0][5]_i_1                 |                2 |              6 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0_0                                                                                 | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/n_0_delaydec_cnt_r[5]_i_1                           |                1 |              6 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_fine_dec_cnt[5]_i_1                                                                                       | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O4[0]                                                                                                                             |                4 |              6 |
|  example_clocks/clock_generator/CLK_OUT1                                                     | basic_pat_gen_inst/axi_pat_gen_inst/O1                                                                                                                                                                                                                      | example_resets/O2[0]                                                                                                                                                                                          |                1 |              6 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_rdlvl_dqs_tap_cnt_r[0][3][5]_i_1                                                                                        | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                   |                3 |              6 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_dqs_tap_count_r[0][2][5]_i_1                                                                           | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O5[1]                                                                                                                             |                2 |              6 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_dqs_tap_count_r[0][3][5]_i_1                                                                           | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O7[1]                                                                                                                             |                2 |              6 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_dqs_tap_count_r[0][4][5]_i_1                                                                           | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O5[1]                                                                                                                             |                3 |              6 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_dqs_tap_count_r[0][5][5]_i_1                                                                           | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O7[1]                                                                                                                             |                2 |              6 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_dqs_tap_count_r[0][7][5]_i_1                                                                           | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O7[1]                                                                                                                             |                2 |              6 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_tap_count_r[5]_i_1                                                                                     | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O5[1]                                                                                                                             |                3 |              6 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/O73[0]                                                                                                   | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O15[0]                                                                                                                            |                2 |              6 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/E[0]                                                                                                     | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O15[0]                                                                                                                            |                3 |              6 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_ocal_dec_cnt[5]_i_1                                                                                  | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O14[0]                                                                                                                            |                2 |              6 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_ocal_fall_edge2_taps[5]_i_1                                                                          | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O14[0]                                                                                                                            |                5 |              6 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_ocal_inc_cnt[5]_i_1                                                                                  | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O14[0]                                                                                                                            |                3 |              6 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_ocal_rise_edge1_taps[5]_i_1                                                                          | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O14[0]                                                                                                                            |                4 |              6 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_ocal_rise_right_edge[5]_i_1                                                                          | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O15[0]                                                                                                                            |                2 |              6 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_stg2_dec_cnt[5]_i_1                                                                                  | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O15[0]                                                                                                                            |                3 |              6 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_stg2_tap_cnt[5]_i_1                                                                                  | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O14[0]                                                                                                                            |                2 |              6 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_stg3_incdec_limit[5]_i_1                                                                             | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O14[0]                                                                                                                            |                2 |              6 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_stg3_left_limit[5]_i_1                                                                               | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O15[0]                                                                                                                            |                3 |              6 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/E[0]                                                                                                                         | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O17                                                                                                                               |                2 |              6 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_cal1_state_r[5]_i_1                                                                                                     | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                   |                4 |              6 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_cnt_idel_dec_cpt_r[5]_i_1                                                                                               |                                                                                                                                                                                                               |                4 |              6 |
|  example_clocks/clock_generator/CLK_OUT2                                                     |                                                                                                                                                                                                                                                             | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/man_reset.sync_mgmt_reset_host_i/I86[0]                                                                             |                1 |              6 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_first_edge_taps_r[5]_i_2                                                                                                | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_first_edge_taps_r[5]_i_1                                                  |                2 |              6 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_pi_rdval_cnt[5]_i_1                                                                                                     | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                   |                2 |              6 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_rdlvl_dqs_tap_cnt_r[0][0][5]_i_1                                                                                        | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                   |                3 |              6 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_rdlvl_dqs_tap_cnt_r[0][1][5]_i_1                                                                                        | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                   |                3 |              6 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_rdlvl_dqs_tap_cnt_r[0][2][5]_i_1                                                                                        | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                   |                4 |              6 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_rdlvl_dqs_tap_cnt_r[0][4][5]_i_1                                                                                        | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                   |                3 |              6 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_rdlvl_dqs_tap_cnt_r[0][5][5]_i_1                                                                                        | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                   |                3 |              6 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_rdlvl_dqs_tap_cnt_r[0][6][5]_i_1                                                                                        | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                   |                3 |              6 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_rdlvl_dqs_tap_cnt_r[0][7][5]_i_1                                                                                        | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                   |                3 |              6 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_right_edge_taps_r[5]_i_1                                                                                                |                                                                                                                                                                                                               |                2 |              6 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_tap_cnt_cpt_r[5]_i_2                                                                                                    | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_tap_cnt_cpt_r[5]_i_1                                                      |                4 |              6 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer_r0_0                                                                                                                           | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/n_0_refresh_timer.refresh_timer_r[5]_i_1                                                       |                2 |              6 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/O27[0]                                                                                                                                                 | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |                3 |              6 |
|  example_clocks/clock_generator/CLK_OUT2                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/ipic_mux_inst/O10[0]                                                                                                                                              | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/man_reset.sync_mgmt_reset_host_i/int_mgmt_host_reset                                                                |                3 |              6 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk |                                                                                                                                                                                                                                                             | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/rxgen/O4                                                                                                            |                1 |              6 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk | trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr0                                                                                                                                                                                                      | trimac_fifo_block/rx_mac_reset_gen/reset_out                                                                                                                                                                  |                2 |              6 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/addr_filter_top/address_filter_inst/n_0_counter[5]_i_2                                                                                                            | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/rxgen/O3[0]                                                                                                         |                2 |              6 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/flow/rx/data_count                                                                                                                                                | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/rxgen/SR[0]                                                                                                         |                2 |              6 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_ocal_final_cnt_r[5]_i_2                                                                              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/SR[0]                                                      |                2 |              6 |
|  example_clocks/clock_generator/CLK_OUT2                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/man_reset.sync_mgmt_reset_host_i/int_rx_ps_lt_disable                                                                                                             |                                                                                                                                                                                                               |                3 |              6 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/tx_axi_intf.tx_axi_shim/INT_CRC_MODE                                                                                                                              | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/sync_tx_reset_i/SR[0]                                                                                               |                2 |              6 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/tx_axi_intf.tx_axi_shim/tx_ce_sample                                                                                                                              | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/flow/tx_pause/sync_good_rx/SR[0]                                                                                    |                1 |              6 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/txgen/TX_SM1/n_0_IFG_COUNT[7]_i_1                                                                                                                                 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/sync_tx_reset_i/SR[0]                                                                                               |                2 |              6 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out2        |                                                                                                                                                                                                                                                             | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/reset90gen/data_out                                                                                                                |                2 |              6 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out2        |                                                                                                                                                                                                                                                             | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/n_0_counter[5]_i_1                                                                                                                 |                2 |              6 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              |                                                                                                                                                                                                                                                             | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O4[0]                                                                                                                             |                6 |              6 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              |                                                                                                                                                                                                                                                             | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O22[0]                                                                                                                            |                3 |              6 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              |                                                                                                                                                                                                                                                             | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_pi_stg2_reg_l_timing[5]_i_1                                               |                5 |              6 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_axi4_tg_inst/traffic_gen_inst/blen_gen_inst/n_0_gen20_taps.lfsr_q[20]_i_2                                                                                                                                                               | u_mig_example_top/u_axi4_tg_inst/traffic_gen_inst/blen_gen_inst/n_0_gen20_taps.lfsr_q[20]_i_1                                                                                                                 |                2 |              6 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/O16                                                                                             | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/SR[0]                                                                                                                             |                2 |              6 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_fine_pi_dec_cnt[5]_i_1                                                                      | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/SR[0]                                                                                                                             |                3 |              6 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_largest_left_edge[5]_i_1                                                                    | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/SR[0]                                                                                                                             |                1 |              6 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_prbs_dec_tap_cnt[5]_i_1                                                                     | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/SR[0]                                                                                                                             |                3 |              6 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_prbs_dqs_tap_cnt_r[5]_i_1                                                                   | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                   |                4 |              6 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_prbs_inc_tap_cnt[5]_i_1                                                                     | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                   |                3 |              6 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_smallest_right_edge[5]_i_1                                                                  | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                   |                2 |              6 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/first_fail_detect                                                                               | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O8                                                                                                                                |                3 |              6 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/n_0_dec_cnt[5]_i_1                                                                              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O8                                                                                                                                |                2 |              6 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/n_0_inc_cnt[5]_i_1                                                                              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O17                                                                                                                               |                3 |              6 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              |                                                                                                                                                                                                                                                             | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_cnt_cmd_r[6]_i_1                                                           |                2 |              7 |
|  example_clocks/clock_generator/CLK_OUT2                                                     | axi_lite_controller/n_0_mdio_wr_data[20]_i_1                                                                                                                                                                                                                |                                                                                                                                                                                                               |                4 |              7 |
|  example_clocks/clock_generator/CLK_OUT2                                                     | axi_lite_controller/n_0_mdio_op[1]_i_1                                                                                                                                                                                                                      | example_resets/SR[0]                                                                                                                                                                                          |                3 |              7 |
|  example_clocks/clock_generator/CLK_OUT2                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/n_0_FSM_onehot_access_cs[7]_i_1                                                                                                              | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/O1                                                                                             |                4 |              7 |
|  example_clocks/clock_generator/CLK_OUT2                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/counter_en_i                                                                                                   |                                                                                                                                                                                                               |                2 |              7 |
|  example_clocks/clkin1_bufg                                                                  |                                                                                                                                                                                                                                                             |                                                                                                                                                                                                               |                2 |              7 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/E[0]                                                                                                                                         | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SR[0]                                                                                                   |                2 |              7 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              |                                                                                                                                                                                                                                                             | u_mig_example_top/u_axi4_tg_inst/traffic_gen_inst/curr_wr_ptr0                                                                                                                                                |                3 |              7 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/rxgen/RX_SM/O11                                                                                                                                                   | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/sync_rx_reset_i/O1                                                                                                  |                4 |              7 |
|  example_clocks/clock_generator/CLK_OUT1                                                     |                                                                                                                                                                                                                                                             | example_resets/SS[0]                                                                                                                                                                                          |                3 |              8 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_row_cnt_victim_rotate.complex_row_cnt[7]_i_2                                                                             | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_row_cnt_victim_rotate.complex_row_cnt[7]_i_1                               |                3 |              8 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_rd_valid_r2_reg                                                                             | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_71_out                                          |                5 |              8 |
|  example_clocks/clock_generator/CLK_OUT1                                                     | basic_pat_gen_inst/axi_pat_gen_inst/n_0_tdata[7]_i_1                                                                                                                                                                                                        |                                                                                                                                                                                                               |                3 |              8 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_previous_r0                                                                                           |                                                                                                                                                                                                               |                2 |              8 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/tx_axi_intf.tx_axi_shim/tx_ce_sample                                                                                                                              | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/tx_axi_intf.tx_axi_shim/O3[0]                                                                                       |                2 |              8 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              |                                                                                                                                                                                                                                                             | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads02_out                                                              |                2 |              8 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/tx_axi_intf.tx_axi_shim/n_0_tx_data[7]_i_1                                                                                                                        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/sync_tx_reset_i/SR[0]                                                                                               |                3 |              8 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0               | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              8 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_rd_data_edge_detect_r[7]_i_2                                                                              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r0                                          |                2 |              8 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0               | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              8 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/tx_axi_intf.tx_axi_shim/tx_ce_sample                                                                                                                              | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/tx_axi_intf.tx_axi_shim/O5                                                                                          |                2 |              8 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt0                                                                                        | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_bit_cnt[7]_i_1                                |                2 |              8 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/n_0_wr_ptr[3]_i_1     | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              8 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/tx_axi_intf.tx_axi_shim/tx_ce_sample                                                                                                                              | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/txgen/TX_SM1/n_0_DATA_REG[2][7]_i_1                                                                                 |                2 |              8 |
|  example_clocks/clock_generator/CLK_OUT1                                                     | trimac_fifo_block/user_side_FIFO/tx_fifo_i/O8[0]                                                                                                                                                                                                            |                                                                                                                                                                                                               |                4 |              8 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/O6[0]                                                                                                                                     | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |                4 |              8 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/rx_axi_shim/rx_mac_tdata0                                                                                                                                         | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/sync_rx_reset_i/O1                                                                                                  |                3 |              8 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | trimac_fifo_block/user_side_FIFO/tx_fifo_i/n_0_tx_axis_mac_tdata_int[7]_i_1                                                                                                                                                                                 |                                                                                                                                                                                                               |                3 |              8 |
|  example_clocks/clock_generator/CLK_OUT2                                                     |                                                                                                                                                                                                                                                             | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/addr_filter_top/address_filter_inst/n_0_ram_rd_byte[7]_i_1                                                          |                4 |              8 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/flow/rx/n_0_pause_opcode_early[7]_i_2                                                                                                                             | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/rxgen/SR[0]                                                                                                         |                1 |              8 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_axi4_tg_inst/axi4_wrapper_inst/wr_len_cntr0                                                                                                                                                                                             | u_mig_example_top/u_axi4_tg_inst/axi4_wrapper_inst/p_3_in45_in                                                                                                                                                |                2 |              8 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1                                                                                           |                                                                                                                                                                                                               |                2 |              8 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/O39[0]                                                                                                                                    | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |                3 |              8 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/n_0_wr_ptr[3]_i_1     | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              8 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              |                                                                                                                                                                                                                                                             | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                3 |              8 |
|  example_clocks/clock_generator/CLK_OUT2                                                     | axi_lite_controller/n_0_s_axi_awaddr[10]_i_1                                                                                                                                                                                                                | axi_lite_controller/n_0_s_axi_awaddr[11]_i_1                                                                                                                                                                  |                1 |              8 |
|  example_clocks/clock_generator/CLK_OUT2                                                     | axi_lite_controller/n_0_s_axi_araddr[10]_i_1                                                                                                                                                                                                                | axi_lite_controller/n_0_s_axi_araddr[11]_i_1                                                                                                                                                                  |                1 |              8 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_axi4_tg_inst/traffic_gen_inst/I68[0]                                                                                                                                                                                                    | u_mig_example_top/u_axi4_tg_inst/axi4_wrapper_inst/p_3_in45_in                                                                                                                                                |                2 |              8 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_addr_le                                                                                                                                                | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/n_0_reset_reg                                                                                                                         |                3 |              8 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/rd_buf_we_r1                                                                                                                                                   |                                                                                                                                                                                                               |                1 |              8 |
|  example_clocks/clock_generator/CLK_OUT1                                                     | basic_pat_gen_inst/axi_pat_check_inst/n_0_expected_data[7]_i_1                                                                                                                                                                                              |                                                                                                                                                                                                               |                4 |              8 |
|  example_clocks/clock_generator/CLK_OUT1                                                     | basic_pat_gen_inst/axi_pat_check_inst/n_0_packet_size[15]_i_1                                                                                                                                                                                               |                                                                                                                                                                                                               |                3 |              8 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/rd_addr0                                                                                                                                    | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/n_0_rd_addr[7]_i_1                                                                            |                3 |              8 |
|  example_clocks/clock_generator/CLK_OUT1                                                     | basic_pat_gen_inst/axi_pat_check_inst/n_0_packet_size[7]_i_1                                                                                                                                                                                                |                                                                                                                                                                                                               |                3 |              8 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/tx_axi_intf.tx_axi_shim/E[0]                                                                                                                                      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/sync_tx_reset_i/SR[0]                                                                                               |                3 |              8 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0               | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                1 |              8 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_axi4_tg_inst/traffic_gen_inst/n_0_blen_cntr[7]_i_2__0                                                                                                                                                                                   | u_mig_example_top/u_axi4_tg_inst/traffic_gen_inst/n_0_blen_cntr[7]_i_1__0                                                                                                                                     |                3 |              8 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              |                                                                                                                                                                                                                                                             | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O6[0]                                                                                                                             |                3 |              8 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0               | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              8 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/tx_axi_intf.tx_axi_shim/tx_ce_sample                                                                                                                              | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/txgen/TX_SM1/n_0_CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED[7]_i_1                                                      |                2 |              8 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/n_0_wr_ptr[3]_i_1     | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              8 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0               | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                1 |              8 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                        |                                                                                                                                                                                                               |                2 |              8 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/tx_axi_intf.tx_axi_shim/tx_ce_sample                                                                                                                              | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/tx_axi_intf.tx_axi_shim/O6                                                                                          |                2 |              8 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0               | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              8 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0               | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              8 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              |                                                                                                                                                                                                                                                             | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_1_out                                           |                4 |              8 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              |                                                                                                                                                                                                                                                             | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                4 |              8 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0               | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                2 |              8 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              |                                                                                                                                                                                                                                                             | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                3 |              8 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              |                                                                                                                                                                                                                                                             | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                5 |              9 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              |                                                                                                                                                                                                                                                             | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                5 |              9 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              |                                                                                                                                                                                                                                                             | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                5 |              9 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              |                                                                                                                                                                                                                                                             | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                4 |              9 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              |                                                                                                                                                                                                                                                             | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                4 |              9 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              |                                                                                                                                                                                                                                                             | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                5 |              9 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_rd_valid_r2_reg                                                                             | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O22[0]                                                                                                                            |                3 |              9 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              |                                                                                                                                                                                                                                                             | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                4 |              9 |
|  example_clocks/clock_generator/CLK_OUT1                                                     | trimac_fifo_block/user_side_FIFO/rx_fifo_i/n_0_rd_frames[8]_i_1                                                                                                                                                                                             | example_resets/O2[0]                                                                                                                                                                                          |                3 |              9 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_po_rdval_cnt[8]_i_1                                                                                       | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O17                                                                                                                               |                4 |              9 |
|  example_clocks/clock_generator/CLK_OUT1                                                     | trimac_fifo_block/user_side_FIFO/tx_fifo_i/n_0_gen_fd_count.wr_frames[8]_i_1                                                                                                                                                                                | example_resets/O2[0]                                                                                                                                                                                          |                3 |              9 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              |                                                                                                                                                                                                                                                             | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_done_r                                                         |                3 |              9 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              |                                                                                                                                                                                                                                                             | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                5 |              9 |
|  example_clocks/clock_generator/CLK_OUT1                                                     | trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_accept_pipe_reg[1]_7                                                                                                                                                                                          |                                                                                                                                                                                                               |                3 |              9 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                   | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O16[0]                                                                                                                            |                3 |              9 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/n_0_RD_PRI_REG.rd_starve_cnt[8]_i_2                                                                                                                   | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SS[0]                                                                                                   |                3 |              9 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              |                                                                                                                                                                                                                                                             | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/SR[0]                                                                                                                             |                5 |             10 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_axi4_tg_inst/traffic_gen_inst/addr_gen_inst/n_0_gen32_taps.lfsr_q[32]_i_2                                                                                                                                                               | u_mig_example_top/u_axi4_tg_inst/traffic_gen_inst/addr_gen_inst/O1                                                                                                                                            |                2 |             10 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/rd_en                                                                                                                                                                                                |                                                                                                                                                                                                               |                2 |             10 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/p_24_out                                                                                        | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O7[0]                                                                                                                             |                4 |             10 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              |                                                                                                                                                                                                                                                             | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/pb_detect_edge_setup                                                          |               10 |             10 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_axi4_tg_inst/traffic_gen_inst/addr_gen_inst/n_0_gen32_taps.lfsr_q[32]_i_2                                                                                                                                                               | u_mig_example_top/u_axi4_tg_inst/traffic_gen_inst/addr_gen_inst/O3                                                                                                                                            |                2 |             10 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_axi4_tg_inst/traffic_gen_inst/addr_gen_inst/n_0_gen32_taps.lfsr_q[32]_i_2                                                                                                                                                               | u_mig_example_top/u_axi4_tg_inst/traffic_gen_inst/addr_gen_inst/O2                                                                                                                                            |                2 |             10 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                             | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O12                                                                                                                               |                3 |             10 |
|  example_clocks/clock_generator/CLK_OUT1                                                     | trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_accept_pipe_reg[0]_6                                                                                                                                                                                          |                                                                                                                                                                                                               |                2 |             10 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/O5                                                                                                                                                             | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |                3 |             11 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/n_0_tempmon_state[10]_i_1                                                                                                 | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/SS[0]                                                                                                                             |                5 |             11 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/O1                     | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/sample_timer_en                                                                                                                                                            | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/sample_timer0                                                                                                                |                3 |             11 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk |                                                                                                                                                                                                                                                             | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/rxgen/RX_SM/O4                                                                                                      |                3 |             11 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_axi4_tg_inst/axi4_wrapper_inst/sel                                                                                                                                                                                                      | u_mig_example_top/u_axi4_tg_inst/axi4_wrapper_inst/rd_wdog_cntr0                                                                                                                                              |                3 |             11 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_axi4_tg_inst/axi4_wrapper_inst/n_0_wr_wdog_cntr[10]_i_2                                                                                                                                                                                 | u_mig_example_top/u_axi4_tg_inst/axi4_wrapper_inst/n_0_wr_wdog_cntr[10]_i_1                                                                                                                                   |                3 |             11 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/rxgen/RX_SM/E[0]                                                                                                                                                  | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/sync_rx_reset_i/I16[0]                                                                                              |                2 |             11 |
|  example_clocks/clock_generator/CLK_OUT1                                                     | trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_start_addr_load                                                                                                                                                                                               | example_resets/O2[0]                                                                                                                                                                                          |                4 |             12 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              |                                                                                                                                                                                                                                                             | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O17                                                                                                                               |                9 |             12 |
|  example_clocks/clock_generator/CLK_OUT1                                                     | trimac_fifo_block/user_side_FIFO/tx_fifo_i/n_0_wr_addr[0]_i_1                                                                                                                                                                                               | example_resets/O2[0]                                                                                                                                                                                          |                3 |             12 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/n_0_rd_ptr_rep[3]_i_1 | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                3 |             12 |
|  example_clocks/clock_generator/CLK_OUT1                                                     | trimac_fifo_block/user_side_FIFO/rx_fifo_i/n_0_rd_addr[0]_i_1                                                                                                                                                                                               | example_resets/O2[0]                                                                                                                                                                                          |                3 |             12 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0               | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                3 |             12 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/n_0_rd_ptr_rep[3]_i_1 | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                5 |             12 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_ocal_final_cnt_r_mux_b[5]_i_1                                                                        | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/SR[0]                                                      |                6 |             12 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0               | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                4 |             12 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/n_0_rd_ptr_rep[3]_i_1 | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                3 |             12 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0               | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |             12 |
|  example_clocks/clock_generator/CLK_OUT2                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/ipic_mux_inst/O9[0]                                                                                                                                               | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/man_reset.sync_mgmt_reset_host_i/int_mgmt_host_reset                                                                |                4 |             12 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/n_0_rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][5]_i_1                        |                                                                                                                                                                                                               |                3 |             12 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              |                                                                                                                                                                                                                                                             | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O16[0]                                                                                                                            |                5 |             12 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0               | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                4 |             12 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                        | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O12                                                                                                                               |                3 |             12 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0               | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                2 |             12 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/I108[0]                                                                                                                      | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/SR[0]                                                                                                                             |                3 |             12 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0               | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                3 |             12 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/n_0_device_temp_r[11]_i_1                                                                                                                                                  |                                                                                                                                                                                                               |               12 |             12 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0               | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                3 |             12 |
|  example_clocks/clock_generator/CLK_OUT2                                                     | axi_lite_controller/n_0_addr[11]_i_1__0                                                                                                                                                                                                                     | example_resets/SR[0]                                                                                                                                                                                          |                4 |             12 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0               | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                3 |             12 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk | trimac_fifo_block/user_side_FIFO/rx_fifo_i/n_0_wr_addr[0]_i_1__1                                                                                                                                                                                            | trimac_fifo_block/rx_mac_reset_gen/reset_out                                                                                                                                                                  |                3 |             12 |
|  example_clocks/clock_generator/CLK_OUT1                                                     | trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_txfer_en                                                                                                                                                                                                      | example_resets/O2[0]                                                                                                                                                                                          |                3 |             12 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/O1                     | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/n_0_xadc_supplied_temperature.temperature[11]_i_1                                                                                                                          | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/rst_r2                                                                                                                       |                3 |             12 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/samp_edge_cnt0_r0                                                                                                           | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_samp_edge_cnt0_r[0]_i_1                                                   |                3 |             12 |
|  example_clocks/clock_generator/CLK_OUT1                                                     | basic_pat_gen_inst/axi_pat_gen_inst/n_0_byte_count[0]_i_1                                                                                                                                                                                                   | example_resets/O2[0]                                                                                                                                                                                          |                3 |             12 |
|  example_clocks/clock_generator/CLK_OUT1                                                     | basic_pat_gen_inst/axi_pat_gen_inst/pkt_size0                                                                                                                                                                                                               | example_resets/O2[0]                                                                                                                                                                                          |                3 |             12 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk | trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_start_addr_load                                                                                                                                                                                               | trimac_fifo_block/rx_mac_reset_gen/reset_out                                                                                                                                                                  |                2 |             12 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_en                                                                                                                                                                                                      | trimac_fifo_block/tx_mac_reset_gen/reset_out                                                                                                                                                                  |                3 |             12 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                         | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_samp_edge_cnt0_r[0]_i_1                                                   |                3 |             12 |
|  example_clocks/clock_generator/CLK_OUT3                                                     |                                                                                                                                                                                                                                                             | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_out                                                                                                      |                3 |             13 |
|  example_clocks/clock_generator/CLK_OUT1                                                     | basic_pat_gen_inst/axi_pat_gen_inst/n_0_credit_count[0]_i_1                                                                                                                                                                                                 | example_resets/O2[0]                                                                                                                                                                                          |                4 |             13 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              |                                                                                                                                                                                                                                                             | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                4 |             14 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              |                                                                                                                                                                                                                                                             | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst |                5 |             14 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              |                                                                                                                                                                                                                                                             | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                5 |             14 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              |                                                                                                                                                                                                                                                             | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                7 |             14 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              |                                                                                                                                                                                                                                                             | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                5 |             14 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              |                                                                                                                                                                                                                                                             | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst |                7 |             14 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              |                                                                                                                                                                                                                                                             | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst |                4 |             14 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              |                                                                                                                                                                                                                                                             | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst |                5 |             14 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              |                                                                                                                                                                                                                                                             | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O14[0]                                                                                                                            |               10 |             14 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/rxgen/FRAME_DECODER/n_0_STATISTICS_LENGTH[13]_i_1                                                                                                                 |                                                                                                                                                                                                               |                2 |             14 |
|  example_clocks/clock_generator/CLK_OUT2                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/man_reset.sync_mgmt_reset_host_i/I82[0]                                                                                                                           |                                                                                                                                                                                                               |                4 |             15 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              |                                                                                                                                                                                                                                                             | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_calib_data_offset_0[5]_i_1                                                 |                4 |             15 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/n_0_FSM_onehot_fine_adj_state_r[15]_i_1                                                         | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O13                                                                                                                               |               10 |             15 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              |                                                                                                                                                                                                                                                             | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/O27                                                                          |                3 |             15 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/O1                     |                                                                                                                                                                                                                                                             | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/rst_r2                                                                                                                       |                6 |             15 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/txgen/TX_SM1/n_0_BYTE_COUNT[0][14]_i_1                                                                                                                            | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/sync_tx_reset_i/SR[0]                                                                                               |                2 |             15 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/rxgen/RX_SM/O12[0]                                                                                                                                                | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/sync_rx_reset_i/O1                                                                                                  |                2 |             15 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk |                                                                                                                                                                                                                                                             | trimac_fifo_block/rx_mac_reset_gen/reset_out                                                                                                                                                                  |                7 |             15 |
|  example_clocks/clock_generator/CLK_OUT2                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/man_reset.sync_mgmt_reset_host_i/I79[0]                                                                                                                           |                                                                                                                                                                                                               |                7 |             15 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/rxgen/FRAME_DECODER/n_0_STATISTICS_LENGTH[13]_i_1                                                                                                                 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/rxgen/RX_SM/O4                                                                                                      |                4 |             15 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/O1                     |                                                                                                                                                                                                                                                             | xlnx_opt_                                                                                                                                                                                                     |                4 |             15 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/tx_axi_intf.tx_axi_shim/O4[0]                                                                                                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/sync_tx_reset_i/SR[0]                                                                                               |                2 |             16 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              |                                                                                                                                                                                                                                                             | u_mig_example_top/u_axi4_tg_inst/traffic_gen_inst/data_gen_chk_inst/wrd_cntr_rst                                                                                                                              |               12 |             16 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              |                                                                                                                                                                                                                                                             | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1                   |                7 |             16 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/O57                                                                                             | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/O49                                                        |               11 |             16 |
|  example_clocks/clock_generator/CLK_OUT2                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/man_block.managen/phy/I88[0]                                                                                                                                      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/man_reset.sync_mgmt_reset_host_i/int_mgmt_host_reset                                                                |                3 |             16 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/flow/rx/E[0]                                                                                                                                                      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/sync_rx_reset_i/O1                                                                                                  |                3 |             16 |
|  example_clocks/clock_generator/CLK_OUT1                                                     |                                                                                                                                                                                                                                                             | n_0_pause_val[15]_i_1                                                                                                                                                                                         |                3 |             16 |
|  example_clocks/clock_generator/CLK_OUT2                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/ipic_mux_inst/O8[0]                                                                                                                                               | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/man_reset.sync_mgmt_reset_host_i/int_mgmt_host_reset                                                                |                6 |             16 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/flow/tx_pause/sync_good_rx/O17                                                                                                                                    | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/sync_tx_reset_i/SR[0]                                                                                               |                4 |             16 |
|  example_clocks/clock_generator/CLK_OUT2                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/addr_filter_top/address_filter_inst/n_0_ram_field_wr_uc_reg                                                                                                       |                                                                                                                                                                                                               |                4 |             16 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/addr_filter_top/address_filter_inst/load_wr                                                                                                                       |                                                                                                                                                                                                               |                4 |             16 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/flow/tx/E[0]                                                                                                                                                      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/sync_tx_reset_i/SR[0]                                                                                               |                3 |             16 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/O24                                                                                                                                                                  |                                                                                                                                                                                                               |                2 |             16 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/n_0_occupied_counter.occ_cnt[15]_i_1                                                                                                                           | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/n_0_reset_reg                                                                                                                         |                4 |             16 |
|  example_clocks/clock_generator/CLK_OUT1                                                     | trimac_fifo_block/user_side_FIFO/rx_fifo_i/O1                                                                                                                                                                                                               | example_resets/clear                                                                                                                                                                                          |                4 |             16 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              |                                                                                                                                                                                                                                                             | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O5[1]                                                                                                                             |                4 |             17 |
|  example_clocks/clock_generator/CLK_OUT1                                                     | trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_en                                                                                                                                                                                                            |                                                                                                                                                                                                               |                3 |             17 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              |                                                                                                                                                                                                                                                             | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/n_0_reset_reg                                                                                                                         |                8 |             17 |
|  example_clocks/clock_generator/CLK_OUT1                                                     | basic_pat_gen_inst/address_swap_inst/n_0_ram_loop[0].RAM64X1D_inst_i_1__0                                                                                                                                                                                   |                                                                                                                                                                                                               |                5 |             18 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              |                                                                                                                                                                                                                                                             | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O15[0]                                                                                                                            |               16 |             18 |
|  example_clocks/clock_generator/CLK_OUT1                                                     | basic_pat_gen_inst/axi_pat_gen_inst/O1                                                                                                                                                                                                                      |                                                                                                                                                                                                               |                5 |             18 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_FSM_onehot_ocal_state_r[21]_i_1                                                                      | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O16[0]                                                                                                                            |               14 |             20 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        |                                                                                                                                                                                                                                                             | trimac_fifo_block/tx_mac_reset_gen/reset_out                                                                                                                                                                  |                6 |             20 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/n_0_zq_cntrl.zq_timer.zq_timer_r[0]_i_2                                                                                                      | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_timer_r0                                                                                    |                5 |             20 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              |                                                                                                                                                                                                                                                             | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O7[1]                                                                                                                             |               11 |             20 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_gen_final_tap[0].final_val[0][5]_i_1                                                                      | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O7[0]                                                                                                                             |                7 |             21 |
|  example_clocks/clock_generator/CLK_OUT2                                                     |                                                                                                                                                                                                                                                             | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/O1                                                                                             |               10 |             22 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              |                                                                                                                                                                                                                                                             | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |                9 |             23 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/tx_axi_intf.tx_axi_shim/O2[0]                                                                                                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/sync_tx_reset_i/SR[0]                                                                                               |                5 |             23 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_gen_final_tap[0].final_val[0][5]_i_1                                                                      | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O4[0]                                                                                                                             |                8 |             24 |
|  example_clocks/clock_generator/CLK_OUT2                                                     | axi_lite_controller/n_0_FSM_onehot_axi_state[24]_i_2                                                                                                                                                                                                        | example_resets/SR[0]                                                                                                                                                                                          |                8 |             24 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out2        |                                                                                                                                                                                                                                                             |                                                                                                                                                                                                               |                6 |             24 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                     | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/n_0_reset_reg                                                                                                                         |               13 |             24 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/rd_en                                                                                                                                                                                                | trimac_fifo_block/tx_mac_reset_gen/reset_out                                                                                                                                                                  |                7 |             24 |
|  example_clocks/clock_generator/CLK_OUT2                                                     | axi_lite_controller/n_0_mdio_wr_data[20]_i_1                                                                                                                                                                                                                | axi_lite_controller/n_0_mdio_wr_data[31]_i_1                                                                                                                                                                  |                5 |             25 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                               | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/n_0_reset_reg                                                                                                                         |               12 |             26 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_axi4_tg_inst/traffic_gen_inst/n_0_curr_blen2[7]_i_1                                                                                                                                                                                     | u_mig_example_top/u_axi4_tg_inst/traffic_gen_inst/p_1_in                                                                                                                                                      |                6 |             27 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/E[0]                                                                                                                    |                                                                                                                                                                                                               |               10 |             27 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/E[0]                                                                                                                    |                                                                                                                                                                                                               |               12 |             27 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_axi4_tg_inst/traffic_gen_inst/n_0_curr_blen1[7]_i_1                                                                                                                                                                                     | u_mig_example_top/u_axi4_tg_inst/traffic_gen_inst/p_1_in                                                                                                                                                      |                5 |             27 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                      |                                                                                                                                                                                                               |               10 |             27 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_axi4_tg_inst/traffic_gen_inst/p_0_in7_in                                                                                                                                                                                                | u_mig_example_top/u_axi4_tg_inst/traffic_gen_inst/p_1_in                                                                                                                                                      |                9 |             27 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_axi4_tg_inst/traffic_gen_inst/E[0]                                                                                                                                                                                                      | u_mig_example_top/u_axi4_tg_inst/axi4_wrapper_inst/SS[0]                                                                                                                                                      |                8 |             27 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                      |                                                                                                                                                                                                               |               13 |             27 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              |                                                                                                                                                                                                                                                             | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O8                                                                                                                                |               17 |             28 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              |                                                                                                                                                                                                                                                             | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O12                                                                                                                               |                9 |             28 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              |                                                                                                                                                                                                                                                             | u_mig_example_top/u_axi4_tg_inst/axi4_wrapper_inst/SS[0]                                                                                                                                                      |               17 |             28 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable                                                                                                                                                                    | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/sync_tx_reset_i/SR[0]                                                                                               |                9 |             28 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk | trimac_fifo_block/trimac_sup_block/O5[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                               |                7 |             29 |
|  example_clocks/clock_generator/CLK_OUT2                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/man_block.managen/phy/n_0_mdio_data[31]_i_1                                                                                                                       |                                                                                                                                                                                                               |                5 |             30 |
|  example_clocks/clock_generator/CLK_OUT2                                                     | axi_lite_controller/n_0_axi_wr_data[31]_i_1                                                                                                                                                                                                                 | example_resets/SR[0]                                                                                                                                                                                          |               10 |             32 |
|  example_clocks/clock_generator/CLK_OUT2                                                     |                                                                                                                                                                                                                                                             | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/addr_filter_top/address_filter_inst/n_0_ip2bus_data[31]_i_1__1                                                      |                8 |             32 |
|  example_clocks/clock_generator/CLK_OUT2                                                     |                                                                                                                                                                                                                                                             | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/ipic_mux_inst/SR[0]                                                                                                 |               13 |             32 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_axi4_tg_inst/traffic_gen_inst/data_gen_chk_inst/n_0_lfsr_q[32]_i_1                                                                                                                                                                      |                                                                                                                                                                                                               |                5 |             32 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/tx_axi_intf.tx_axi_shim/tx_ce_sample                                                                                                                              | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/txgen/TX_SM1/n_0_PREAMBLE_PIPE_reg[2]                                                                               |               10 |             32 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_axi4_tg_inst/axi4_wrapper_inst/n_0_data_axi_wr.axi_wd_data[511]_i_1                                                                                                                                                                     | u_mig_example_top/u_axi4_tg_inst/axi4_wrapper_inst/p_3_in45_in                                                                                                                                                |               12 |             32 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/rxgen/FCS_CHECK/n_0_CALC[31]_i_2                                                                                                                                  | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/rxgen/RX_SM/SR[0]                                                                                                   |               11 |             32 |
|  example_clocks/clock_generator/CLK_OUT2                                                     | axi_lite_controller/p_19_in                                                                                                                                                                                                                                 | axi_lite_controller/n_0_s_axi_wdata[31]_i_1                                                                                                                                                                   |                7 |             32 |
|  example_clocks/clock_generator/CLK_OUT2                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/ipic_mux_inst/n_0_ip2bus_data[31]_i_2                                                                                                                             | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/ipic_mux_inst/n_0_ip2bus_data[31]_i_1                                                                               |               10 |             32 |
|  example_clocks/clock_generator/CLK_OUT2                                                     | axi_lite_controller/n_0_axi_rd_data[31]_i_2                                                                                                                                                                                                                 | axi_lite_controller/n_0_axi_rd_data[31]_i_1                                                                                                                                                                   |                5 |             32 |
|  example_clocks/clock_generator/CLK_OUT2                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/addr_filter_top/address_filter_inst/n_0_cpu_data_shift[31]_i_1                                                                                                    | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/man_reset.sync_mgmt_reset_host_i/int_mgmt_host_reset                                                                |                8 |             32 |
|  example_clocks/clock_generator/CLK_OUT2                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rvalid_i                                                                                                                               | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/O1                                                                                             |                6 |             32 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/O37[0]                                                                                                                                    | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |               12 |             33 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | trimac_fifo_block/trimac_sup_block/E[0]                                                                                                                                                                                                                     |                                                                                                                                                                                                               |                6 |             33 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                      | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |               12 |             33 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_axi4_tg_inst/axi4_wrapper_inst/wrap_w0                                                                                                                                                                                                  | u_mig_example_top/u_axi4_tg_inst/axi4_wrapper_inst/SS[0]                                                                                                                                                      |               11 |             35 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              |                                                                                                                                                                                                                                                             | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O13                                                                                                                               |               23 |             35 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              |                                                                                                                                                                                                                                                             | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/SS[0]                                                                                                                             |               10 |             38 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              |                                                                                                                                                                                                                                                             | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/n_0_rstdiv0_sync_r[11]_i_1                                                                                                        |               22 |             39 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/O22                                                                                             | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/O24                                               |                8 |             40 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              |                                                                                                                                                                                                                                                             | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O5[0]                                                                                                                             |               14 |             43 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              |                                                                                                                                                                                                                                                             | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O2                                                                                                                                |               27 |             46 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                 |                                                                                                                                                                                                               |                6 |             48 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/O57                                                                                             | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/O3                                                                            |               19 |             48 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/O19[0]                                                                                                                      |                                                                                                                                                                                                               |               13 |             48 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              |                                                                                                                                                                                                                                                             | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O9[0]                                                                                                                             |               14 |             50 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              |                                                                                                                                                                                                                                                             | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O10[0]                                                                                                                            |               17 |             50 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              |                                                                                                                                                                                                                                                             | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O11[0]                                                                                                                            |               14 |             50 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              |                                                                                                                                                                                                                                                             | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O3[0]                                                                                                                             |               11 |             50 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        |                                                                                                                                                                                                                                                             | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/sync_tx_reset_i/SR[0]                                                                                               |               24 |             51 |
|  example_clocks/clock_generator/CLK_OUT1                                                     |                                                                                                                                                                                                                                                             | example_resets/O2[0]                                                                                                                                                                                          |               29 |             52 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/tx_axi_intf.tx_axi_shim/tx_ce_sample                                                                                                                              | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/sync_tx_reset_i/SR[0]                                                                                               |               23 |             55 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                 |                                                                                                                                                                                                               |                7 |             56 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/phy_rddata_en                                                                                                                               |                                                                                                                                                                                                               |               39 |             56 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk |                                                                                                                                                                                                                                                             | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/sync_rx_reset_i/O1                                                                                                  |               20 |             62 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/O57                                                                                             | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/O51                                                        |               42 |             64 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/store_sr_r1                                                                                                                 |                                                                                                                                                                                                               |               20 |             64 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_axi4_tg_inst/axi4_wrapper_inst/wrdata_r10                                                                                                                                                                                               | u_mig_example_top/u_axi4_tg_inst/axi4_wrapper_inst/p_3_in45_in                                                                                                                                                |               17 |             64 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/store_sr_r0                                                                                                                 |                                                                                                                                                                                                               |               16 |             64 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/O1                                                                                                                                                             | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |               33 |             64 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_axi4_tg_inst/traffic_gen_inst/data_gen_chk_inst/dgen_en                                                                                                                                                                                 | u_mig_example_top/u_axi4_tg_inst/traffic_gen_inst/data_gen_chk_inst/O1                                                                                                                                        |               11 |             64 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/O57                                                                                             | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/O48                                                        |               22 |             64 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/mux_rd_valid_r                                                                                  |                                                                                                                                                                                                               |               26 |             64 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_mux_rd_valid_r_reg                                                                                                      |                                                                                                                                                                                                               |               32 |             64 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              |                                                                                                                                                                                                                                                             | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                   |               39 |             67 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/O57                                                                                             | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/O47                                                        |               46 |             80 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable                                                                                                                                                                                   | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/sync_rx_reset_i/O1                                                                                                  |               26 |             85 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/tx_axi_intf.tx_axi_shim/tx_ce_sample                                                                                                                              |                                                                                                                                                                                                               |               25 |             87 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable                                                                                                                                                                                   |                                                                                                                                                                                                               |               27 |             88 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en     |                                                                                                                                                                                                               |               12 |             96 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en     |                                                                                                                                                                                                               |               12 |             96 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en     |                                                                                                                                                                                                               |               12 |             96 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en     |                                                                                                                                                                                                               |               12 |             96 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en     |                                                                                                                                                                                                               |               12 |             96 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en     |                                                                                                                                                                                                               |               12 |             96 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk |                                                                                                                                                                                                                                                             |                                                                                                                                                                                                               |               35 |            100 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en     |                                                                                                                                                                                                               |               13 |            104 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en     |                                                                                                                                                                                                               |               13 |            104 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        |                                                                                                                                                                                                                                                             |                                                                                                                                                                                                               |               43 |            111 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                 |                                                                                                                                                                                                               |               14 |            112 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                 |                                                                                                                                                                                                               |               14 |            112 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                 |                                                                                                                                                                                                               |               14 |            112 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                 |                                                                                                                                                                                                               |               14 |            112 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                 |                                                                                                                                                                                                               |               14 |            112 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                 |                                                                                                                                                                                                               |               14 |            112 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                 |                                                                                                                                                                                                               |               14 |            112 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                 |                                                                                                                                                                                                               |               14 |            112 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                 |                                                                                                                                                                                                               |               14 |            112 |
|  example_clocks/clock_generator/CLK_OUT2                                                     |                                                                                                                                                                                                                                                             | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/man_reset.sync_mgmt_reset_host_i/int_mgmt_host_reset                                                                |               36 |            122 |
|  example_clocks/clock_generator/CLK_OUT1                                                     |                                                                                                                                                                                                                                                             |                                                                                                                                                                                                               |               61 |            191 |
|  example_clocks/clock_generator/CLK_OUT2                                                     |                                                                                                                                                                                                                                                             |                                                                                                                                                                                                               |               69 |            216 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/O57                                                                                             | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/O50                                                        |              116 |            240 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/s_axi_rvalid                                                                                                                             |                                                                                                                                                                                                               |              141 |            512 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/O1                                                                                                                                                             |                                                                                                                                                                                                               |              132 |            512 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_axi4_tg_inst/axi4_wrapper_inst/n_0_data_axi_rd.rddata[511]_i_1                                                                                                                                                                          |                                                                                                                                                                                                               |              187 |            512 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/ui_rd_data0/rd_buf_we                                                                                                                                                               |                                                                                                                                                                                                               |               86 |            688 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                     |                                                                                                                                                                                                               |               96 |            768 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/O1                                                                                                                                                             |                                                                                                                                                                                                               |              351 |           1088 |
|  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1              |                                                                                                                                                                                                                                                             |                                                                                                                                                                                                               |             1368 |           4298 |
+----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


