// Seed: 3200161754
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    input id_1,
    input id_2
);
  wor id_3;
  assign id_0 = 1'b0;
  supply1 id_4;
  assign id_4 = id_3;
  logic id_5 = 1;
  logic id_6, id_7, id_8, id_9, id_10;
  assign id_4[1] = id_6;
endmodule
