EESchema Schematic File Version 4
LIBS:8051-cache
EELAYER 26 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 6
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 4050 1050 700  4300
U 5DED3C2A
F0 "IO0" 50
F1 "IO0.sch" 50
F2 "A0" I R 4750 1250 50 
F3 "A1" I R 4750 1350 50 
F4 "A4" I R 4750 1650 50 
F5 "A5" I R 4750 1750 50 
F6 "A6" I R 4750 1850 50 
F7 "~WR" I R 4750 3800 50 
F8 "~RD" I R 4750 3700 50 
F9 "+5V" I R 4750 1150 50 
F10 "GND" I R 4750 5250 50 
F11 "D0" I R 4750 2850 50 
F12 "D1" I R 4750 2950 50 
F13 "D2" I R 4750 3050 50 
F14 "D3" I R 4750 3150 50 
F15 "D4" I R 4750 3250 50 
F16 "D5" I R 4750 3350 50 
F17 "D6" I R 4750 3450 50 
F18 "D7" I R 4750 3550 50 
F19 "~IORQ" I R 4750 3900 50 
F20 "RESET" I R 4750 5150 50 
$EndSheet
$Sheet
S 4950 1050 700  4300
U 5D59EC5C
F0 "IO1" 50
F1 "IO1.sch" 50
F2 "A0" I R 5650 1250 50 
F3 "A1" I R 5650 1350 50 
F4 "A4" I R 5650 1650 50 
F5 "A5" I R 5650 1750 50 
F6 "A6" I R 5650 1850 50 
F7 "~WR" I R 5650 3800 50 
F8 "~RD" I R 5650 3700 50 
F9 "+5V" I R 5650 1150 50 
F10 "GND" I R 5650 5250 50 
F11 "D0" I R 5650 2850 50 
F12 "D1" I R 5650 2950 50 
F13 "D2" I R 5650 3050 50 
F14 "D3" I R 5650 3150 50 
F15 "D4" I R 5650 3250 50 
F16 "D5" I R 5650 3350 50 
F17 "D6" I R 5650 3450 50 
F18 "D7" I R 5650 3550 50 
F19 "~IORQ" I R 5650 3900 50 
F20 "RESET" I R 5650 5150 50 
$EndSheet
$Sheet
S 5900 1050 700  4300
U 5E17A1DA
F0 "Memory" 50
F1 "Memory.sch" 50
F2 "A0" I R 6600 1250 50 
F3 "A1" I R 6600 1350 50 
F4 "A2" I R 6600 1450 50 
F5 "A3" I R 6600 1550 50 
F6 "A4" I R 6600 1650 50 
F7 "A5" I R 6600 1750 50 
F8 "A6" I R 6600 1850 50 
F9 "A7" I R 6600 1950 50 
F10 "A8" I R 6600 2050 50 
F11 "A9" I R 6600 2150 50 
F12 "A10" I R 6600 2250 50 
F13 "A11" I R 6600 2350 50 
F14 "A12" I R 6600 2450 50 
F15 "A13" I R 6600 2550 50 
F16 "A14" I R 6600 2650 50 
F17 "A15" I R 6600 2750 50 
F18 "~WR" I R 6600 3800 50 
F19 "~RD" I R 6600 3700 50 
F20 "+5V" I R 6600 1150 50 
F21 "GND" I R 6600 5250 50 
F22 "D0" I R 6600 2850 50 
F23 "D1" I R 6600 2950 50 
F24 "D2" I R 6600 3050 50 
F25 "D3" I R 6600 3150 50 
F26 "D4" I R 6600 3250 50 
F27 "D5" I R 6600 3350 50 
F28 "D6" I R 6600 3450 50 
F29 "D7" I R 6600 3550 50 
F30 "~MEMRQ" I R 6600 4000 50 
$EndSheet
$Sheet
S 6750 1050 700  4300
U 5D62F4AC
F0 "ATA.sch" 50
F1 "ATA.sch" 50
$EndSheet
$Sheet
S 3100 1050 700  4300
U 5C68B4BB
F0 "CPU" 50
F1 "CPU.sch" 50
F2 "A0" I R 3800 1250 50 
F3 "A1" I R 3800 1350 50 
F4 "A2" I R 3800 1450 50 
F5 "A3" I R 3800 1550 50 
F6 "A4" I R 3800 1650 50 
F7 "A5" I R 3800 1750 50 
F8 "A6" I R 3800 1850 50 
F9 "A7" I R 3800 1950 50 
F10 "A8" I R 3800 2050 50 
F11 "A9" I R 3800 2150 50 
F12 "A10" I R 3800 2250 50 
F13 "A11" I R 3800 2350 50 
F14 "A12" I R 3800 2450 50 
F15 "A13" I R 3800 2550 50 
F16 "A14" I R 3800 2650 50 
F17 "A15" I R 3800 2750 50 
F18 "~WR" I R 3800 3800 50 
F19 "~RD" I R 3800 3700 50 
F20 "+5V" I R 3800 1150 50 
F21 "GND" I R 3800 5250 50 
F22 "D0" I R 3800 2850 50 
F23 "D1" I R 3800 2950 50 
F24 "D2" I R 3800 3050 50 
F25 "D3" I R 3800 3150 50 
F26 "D4" I R 3800 3250 50 
F27 "D5" I R 3800 3350 50 
F28 "D6" I R 3800 3450 50 
F29 "D7" I R 3800 3550 50 
F30 "~IORQ" I R 3800 3900 50 
F31 "~MEMRQ" I R 3800 4000 50 
F33 "RESET" I R 3800 5150 50 
$EndSheet
$EndSCHEMATC
