Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Mar 30 22:05:25 2022
| Host         : LAPTOP-GRCVOBS5 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file MIPS_CPU_TOP_control_sets_placed.rpt
| Design       : MIPS_CPU_TOP
| Device       : xc7a35t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   281 |
|    Minimum number of control sets                        |   281 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   103 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   281 |
| >= 0 to < 4        |    13 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |   266 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |             443 |          143 |
| No           | Yes                   | No                     |              40 |           21 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |            8237 |         3356 |
| Yes          | Yes                   | No                     |             224 |           98 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+---------------------------------------------+------------------------------------+------------------+----------------+--------------+
|          Clock Signal         |                Enable Signal                |          Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------+---------------------------------------------+------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                |                                             | IDc/state_reg[0]_LDC_i_1_n_0       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                |                                             | IDc/state_reg[1]_LDC_i_1_n_0       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                |                                             | IDc/state_reg[0]_LDC_i_2_n_0       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                |                                             | IDc/state_reg[3]_LDC_i_2_n_0       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                |                                             | IDc/state_reg[2]_LDC_i_1_n_0       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                |                                             | IDc/state_reg[2]_LDC_i_2_n_0       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                |                                             | IDc/state_reg[3]_LDC_i_1_n_0       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                |                                             | IDc/state_reg[1]_LDC_i_2_n_0       |                1 |              1 |         1.00 |
|  idexe/fun_inter_reg[4]_0     |                                             |                                    |                1 |              1 |         1.00 |
|  IDc/state_reg[0]_LDC_i_1_n_0 |                                             | IDc/state_reg[0]_LDC_i_2_n_0       |                1 |              1 |         1.00 |
|  IDc/state_reg[1]_LDC_i_1_n_0 |                                             | IDc/state_reg[1]_LDC_i_2_n_0       |                1 |              1 |         1.00 |
|  IDc/state_reg[2]_LDC_i_1_n_0 |                                             | IDc/state_reg[2]_LDC_i_2_n_0       |                1 |              1 |         1.00 |
|  IDc/state_reg[3]_LDC_i_1_n_0 |                                             | IDc/state_reg[3]_LDC_i_2_n_0       |                1 |              1 |         1.00 |
|  IDc/E[0]                     |                                             | areset_IBUF                        |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG                | IDc/state_reg[3]_C_0[0]                     | areset_IBUF                        |                5 |             13 |         2.60 |
|  clk_IBUF_BUFG                | cp0/Reg_CP0                                 | areset_IBUF                        |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[2]_rep__11_3[0]  | areset_IBUF                        |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[4]_rep_1[0]      | areset_IBUF                        |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[3]_rep__11_1[0]  | areset_IBUF                        |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[3]_rep__11_2[0]  | areset_IBUF                        |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[4]_0[0]          | areset_IBUF                        |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[2]_rep__11_8[0]  | areset_IBUF                        |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[4]_5[0]          | areset_IBUF                        |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[5]_5[0]          | areset_IBUF                        |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[2]_rep__11_9[0]  | areset_IBUF                        |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[4]_10[0]         | areset_IBUF                        |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[2]_rep__11_7[0]  | areset_IBUF                        |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[3]_rep__11_3[0]  | areset_IBUF                        |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[4]_1[0]          | areset_IBUF                        |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[4]_4[0]          | areset_IBUF                        |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[5]_0[0]          | areset_IBUF                        |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[5]_3[0]          | areset_IBUF                        |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[5]_6[0]          | areset_IBUF                        |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[4]_12[0]         | areset_IBUF                        |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[2]_rep__11_4[0]  | areset_IBUF                        |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[5]_2[0]          | areset_IBUF                        |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[4]_9[0]          | areset_IBUF                        |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[4]_13[0]         | areset_IBUF                        |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[4]_8[0]          | areset_IBUF                        |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[5]_9[0]          | areset_IBUF                        |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[5]_8[0]          | areset_IBUF                        |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[4]_11[0]         | areset_IBUF                        |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[4]_7[0]          | areset_IBUF                        |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[4]_2[0]          | areset_IBUF                        |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[7]_0[0]          | areset_IBUF                        |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[2]_rep__11_5[0]  | areset_IBUF                        |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[5]_1[0]          | areset_IBUF                        |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[4]_rep_2[0]      | areset_IBUF                        |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[5]_7[0]          | areset_IBUF                        |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[4]_6[0]          | areset_IBUF                        |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[2]_rep__11_6[0]  | areset_IBUF                        |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[4]_rep_3[0]      | areset_IBUF                        |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[5]_10[0]         | areset_IBUF                        |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[4]_3[0]          | areset_IBUF                        |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG                | exemem/E[0]                                 | areset_IBUF                        |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep_18[0]    | areset_IBUF                        |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep_42[0]    | areset_IBUF                        |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep_48[0]    | areset_IBUF                        |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep_49[0]    | areset_IBUF                        |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep_14[0]    | areset_IBUF                        |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep_5[0]     | areset_IBUF                        |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep_50[0]    | areset_IBUF                        |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep_23[0]    | areset_IBUF                        |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep_29[0]    | areset_IBUF                        |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep_52[0]    | areset_IBUF                        |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep_55[0]    | areset_IBUF                        |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep_7[0]     | areset_IBUF                        |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep_8[0]     | areset_IBUF                        |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep_37[0]    | areset_IBUF                        |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep_41[0]    | areset_IBUF                        |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep_62[0]    | areset_IBUF                        |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep_6[0]     | areset_IBUF                        |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep_9[0]     | areset_IBUF                        |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep_1[0]     | areset_IBUF                        |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep_11[0]    | areset_IBUF                        |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__0_0[0]  | areset_IBUF                        |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep_40[0]    | areset_IBUF                        |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep_45[0]    | areset_IBUF                        |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep_26[0]    | areset_IBUF                        |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep_19[0]    | areset_IBUF                        |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep_30[0]    | areset_IBUF                        |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep_47[0]    | areset_IBUF                        |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep_51[0]    | areset_IBUF                        |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep_4[0]     | areset_IBUF                        |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep_17[0]    | areset_IBUF                        |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep_22[0]    | areset_IBUF                        |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep_35[0]    | areset_IBUF                        |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep_3[0]     | areset_IBUF                        |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep_54[0]    | areset_IBUF                        |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep_21[0]    | areset_IBUF                        |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep_31[0]    | areset_IBUF                        |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep_58[0]    | areset_IBUF                        |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep_33[0]    | areset_IBUF                        |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep_57[0]    | areset_IBUF                        |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep_60[0]    | areset_IBUF                        |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep_34[0]    | areset_IBUF                        |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep_59[0]    | areset_IBUF                        |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep_61[0]    | areset_IBUF                        |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep_20[0]    | areset_IBUF                        |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep_28[0]    | areset_IBUF                        |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep_10[0]    | areset_IBUF                        |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep_39[0]    | areset_IBUF                        |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep_46[0]    | areset_IBUF                        |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep_12[0]    | areset_IBUF                        |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep_53[0]    | areset_IBUF                        |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep_27[0]    | areset_IBUF                        |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep_56[0]    | areset_IBUF                        |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep_36[0]    | areset_IBUF                        |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep_38[0]    | areset_IBUF                        |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep_25[0]    | areset_IBUF                        |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep_32[0]    | areset_IBUF                        |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep_16[0]    | areset_IBUF                        |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep_13[0]    | areset_IBUF                        |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep_2[0]     | areset_IBUF                        |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep_0[0]     | areset_IBUF                        |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep_43[0]    | areset_IBUF                        |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep_44[0]    | areset_IBUF                        |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep_15[0]    | areset_IBUF                        |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep_24[0]    | areset_IBUF                        |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__0_11[0] | areset_IBUF                        |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__0_6[0]  | areset_IBUF                        |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__0_51[0] | areset_IBUF                        |               19 |             32 |         1.68 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__0_35[0] | areset_IBUF                        |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__0_60[0] | areset_IBUF                        |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__0_62[0] | areset_IBUF                        |               22 |             32 |         1.45 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__0_32[0] | areset_IBUF                        |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__0_22[0] | areset_IBUF                        |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__0_7[0]  | areset_IBUF                        |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__0_8[0]  | areset_IBUF                        |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__0_4[0]  | areset_IBUF                        |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__0_9[0]  | areset_IBUF                        |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__0_20[0] | areset_IBUF                        |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__0_5[0]  | areset_IBUF                        |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__0_37[0] | areset_IBUF                        |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__0_34[0] | areset_IBUF                        |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__0_1[0]  | areset_IBUF                        |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__0_42[0] | areset_IBUF                        |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__0_2[0]  | areset_IBUF                        |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__0_61[0] | areset_IBUF                        |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__1_0[0]  | areset_IBUF                        |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__0_41[0] | areset_IBUF                        |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__1_1[0]  | areset_IBUF                        |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__0_24[0] | areset_IBUF                        |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__0_10[0] | areset_IBUF                        |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__0_16[0] | areset_IBUF                        |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__0_27[0] | areset_IBUF                        |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__0_17[0] | areset_IBUF                        |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__0_23[0] | areset_IBUF                        |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__0_30[0] | areset_IBUF                        |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__0_44[0] | areset_IBUF                        |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__0_47[0] | areset_IBUF                        |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__0_14[0] | areset_IBUF                        |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__0_19[0] | areset_IBUF                        |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__0_48[0] | areset_IBUF                        |               20 |             32 |         1.60 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__0_50[0] | areset_IBUF                        |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__0_33[0] | areset_IBUF                        |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__0_28[0] | areset_IBUF                        |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__0_46[0] | areset_IBUF                        |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__0_54[0] | areset_IBUF                        |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__0_12[0] | areset_IBUF                        |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__0_26[0] | areset_IBUF                        |               23 |             32 |         1.39 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__0_31[0] | areset_IBUF                        |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__0_15[0] | areset_IBUF                        |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__0_21[0] | areset_IBUF                        |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__0_3[0]  | areset_IBUF                        |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__0_13[0] | areset_IBUF                        |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__0_39[0] | areset_IBUF                        |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__0_57[0] | areset_IBUF                        |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__0_56[0] | areset_IBUF                        |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__0_25[0] | areset_IBUF                        |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__0_58[0] | areset_IBUF                        |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__0_49[0] | areset_IBUF                        |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__0_40[0] | areset_IBUF                        |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__0_43[0] | areset_IBUF                        |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__0_29[0] | areset_IBUF                        |               20 |             32 |         1.60 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__0_36[0] | areset_IBUF                        |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__0_45[0] | areset_IBUF                        |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__0_38[0] | areset_IBUF                        |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__0_52[0] | areset_IBUF                        |               20 |             32 |         1.60 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__0_53[0] | areset_IBUF                        |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__0_55[0] | areset_IBUF                        |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__0_18[0] | areset_IBUF                        |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__0_59[0] | areset_IBUF                        |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__1_23[0] | areset_IBUF                        |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__1_46[0] | areset_IBUF                        |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__1_52[0] | areset_IBUF                        |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__1_2[0]  | areset_IBUF                        |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__1_53[0] | areset_IBUF                        |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__1_55[0] | areset_IBUF                        |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__1_58[0] | areset_IBUF                        |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__1_16[0] | areset_IBUF                        |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__1_5[0]  | areset_IBUF                        |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__1_6[0]  | areset_IBUF                        |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__1_57[0] | areset_IBUF                        |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__1_61[0] | areset_IBUF                        |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__1_63[0] | areset_IBUF                        |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__1_21[0] | areset_IBUF                        |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__1_37[0] | areset_IBUF                        |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__1_34[0] | areset_IBUF                        |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__1_49[0] | areset_IBUF                        |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__1_7[0]  | areset_IBUF                        |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__1_28[0] | areset_IBUF                        |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__1_3[0]  | areset_IBUF                        |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__1_39[0] | areset_IBUF                        |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__1_8[0]  | areset_IBUF                        |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__1_33[0] | areset_IBUF                        |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__1_10[0] | areset_IBUF                        |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__1_41[0] | areset_IBUF                        |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__1_42[0] | areset_IBUF                        |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__1_30[0] | areset_IBUF                        |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__1_47[0] | areset_IBUF                        |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__1_19[0] | areset_IBUF                        |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__1_45[0] | areset_IBUF                        |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__1_50[0] | areset_IBUF                        |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__1_14[0] | areset_IBUF                        |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__1_54[0] | areset_IBUF                        |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__1_59[0] | areset_IBUF                        |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__1_22[0] | areset_IBUF                        |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__1_43[0] | areset_IBUF                        |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__1_60[0] | areset_IBUF                        |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__1_62[0] | areset_IBUF                        |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__1_17[0] | areset_IBUF                        |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__1_4[0]  | areset_IBUF                        |               19 |             32 |         1.68 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__1_48[0] | areset_IBUF                        |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__1_9[0]  | areset_IBUF                        |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[2]_0[0]          | areset_IBUF                        |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[2]_rep__11_1[0]  | areset_IBUF                        |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__1_25[0] | areset_IBUF                        |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__1_20[0] | areset_IBUF                        |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__1_29[0] | areset_IBUF                        |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__1_31[0] | areset_IBUF                        |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__1_56[0] | areset_IBUF                        |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__1_11[0] | areset_IBUF                        |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__1_26[0] | areset_IBUF                        |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__1_35[0] | areset_IBUF                        |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__1_13[0] | areset_IBUF                        |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__1_15[0] | areset_IBUF                        |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__1_40[0] | areset_IBUF                        |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__1_44[0] | areset_IBUF                        |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__1_36[0] | areset_IBUF                        |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__1_51[0] | areset_IBUF                        |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__1_27[0] | areset_IBUF                        |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__1_12[0] | areset_IBUF                        |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__1_32[0] | areset_IBUF                        |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__1_24[0] | areset_IBUF                        |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__1_18[0] | areset_IBUF                        |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[2]_rep__11_18[0] | areset_IBUF                        |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[2]_rep__11_20[0] | areset_IBUF                        |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[2]_rep__11_21[0] | areset_IBUF                        |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[2]_rep__11_23[0] | areset_IBUF                        |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[2]_rep__11_24[0] | areset_IBUF                        |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[2]_rep__11_26[0] | areset_IBUF                        |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[2]_rep__11_25[0] | areset_IBUF                        |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[2]_rep__11_14[0] | areset_IBUF                        |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[2]_rep__11_11[0] | areset_IBUF                        |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[2]_rep__11_19[0] | areset_IBUF                        |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[2]_rep__11_27[0] | areset_IBUF                        |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[2]_rep__11_22[0] | areset_IBUF                        |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[2]_rep__11_28[0] | areset_IBUF                        |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[2]_rep__11_2[0]  | areset_IBUF                        |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[2]_rep__11_29[0] | areset_IBUF                        |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[2]_rep__11_16[0] | areset_IBUF                        |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[2]_rep__11_13[0] | areset_IBUF                        |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[2]_rep__11_17[0] | areset_IBUF                        |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[2]_rep__11_12[0] | areset_IBUF                        |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[2]_rep__11_10[0] | areset_IBUF                        |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[2]_rep__11_15[0] | areset_IBUF                        |               17 |             32 |         1.88 |
| ~clk_IBUF_BUFG                | memwb/rf_write_addr_inter_reg[1]_2          | memwb/rf_write_addr_inter_reg[0]_2 |               18 |             32 |         1.78 |
| ~clk_IBUF_BUFG                | memwb/rf_write_addr_inter_reg[1]_0          | memwb/rf_write_addr_inter_reg[4]_0 |               14 |             32 |         2.29 |
| ~clk_IBUF_BUFG                | memwb/rf_write_addr_inter_reg[1]_4          | memwb/rf_write_addr_inter_reg[1]_3 |               14 |             32 |         2.29 |
| ~clk_IBUF_BUFG                | memwb/rf_write_addr_inter_reg[4]_2          | memwb/rf_write_addr_inter_reg[4]_1 |               14 |             32 |         2.29 |
| ~clk_IBUF_BUFG                | memwb/rf_write_addr_inter_reg[4]_3          | memwb/rf_write_addr_inter_reg[0]_0 |               11 |             32 |         2.91 |
| ~clk_IBUF_BUFG                | memwb/rf_write_addr_inter_reg[4]_5          | memwb/rf_write_addr_inter_reg[1]_1 |               14 |             32 |         2.29 |
| ~clk_IBUF_BUFG                | memwb/rf_write_addr_inter_reg[4]_4          | memwb/rf_write_addr_inter_reg[0]_1 |               13 |             32 |         2.46 |
| ~Ifena_BUFG                   |                                             | areset_IBUF                        |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[2]_rep__11_32[0] | areset_IBUF                        |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[2]_rep__11_33[0] | areset_IBUF                        |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[2]_rep__11_31[0] | areset_IBUF                        |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[2]_rep__11_30[0] | areset_IBUF                        |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG                | exemem/immediate_inter_reg[11]_rep__1_38[0] | areset_IBUF                        |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG                |                                             | areset_IBUF                        |              135 |            435 |         3.22 |
+-------------------------------+---------------------------------------------+------------------------------------+------------------+----------------+--------------+


