CONFIG ?= bitchain
TARGET := picorv32
PICKLED_CONTEXT := $(FPGA_DIR)/ctx.pickled
SIM_MAKEFILE := Makefile.sim
PARTIAL_IOBINDING := io.partial

.PHONY: all project
all: $(SIM_MAKEFILE) $(PICKLED_CONTEXT)
	make -f $(SIM_MAKEFILE)

project: $(SIM_MAKEFILE) $(PICKLED_CONTEXT)

clean:
	if [ -f $(SIM_MAKEFILE) ]; then make -f $(SIM_MAKEFILE) cleanall; fi
	rm -rf $(SIM_MAKEFILE) $(TARGET)_host_wrapper.v synth.ys io.pads

$(SIM_MAKEFILE): $(PICKLED_CONTEXT) $(PARTIAL_IOBINDING) ../$(TARGET)_host.v ../$(TARGET).v
	python -m prga_tools.$(CONFIG).simproj \
		--fix_io $(PARTIAL_IOBINDING) \
		-t ../$(TARGET)_host.v --testbench_top picorv32_wrapper \
		--testbench_plus_args firmware=../firmware.hex max_cycle=10000000 quiet \
		-m ../$(TARGET).v --model_top picorv32_axi \
		--model_parameters COMPRESSED_ISA=1 ENABLE_MUL=1 ENABLE_DIV=1 ENABLE_IRQ=1 ENABLE_TRACE=1 \
		--makefile $@ \
		$(PICKLED_CONTEXT)

$(PICKLED_CONTEXT):
	make -C $(FPGA_DIR)

$(PARTIAL_IOBINDING):

%: project
	make -f $(SIM_MAKEFILE) $@
