// Seed: 2312338473
module module_0 (
    output tri id_0,
    input tri0 id_1,
    output supply1 id_2,
    input tri0 id_3,
    input uwire id_4,
    input tri1 id_5,
    input tri0 id_6,
    input wire id_7,
    input tri1 id_8,
    output tri0 id_9,
    input supply0 id_10,
    input supply1 id_11
);
endmodule
module module_1 (
    input wand id_0,
    output logic id_1,
    input supply1 id_2,
    input tri1 id_3,
    input supply0 id_4,
    output wire id_5,
    input tri0 id_6,
    input tri1 id_7,
    output tri0 id_8
);
  assign id_5 = 1;
  assign id_8 = id_3 - id_2;
  id_10(
      .id_0(id_4),
      .id_1(id_7),
      .id_2(1'b0),
      .id_3(""),
      .id_4(id_3),
      .id_5(1'b0),
      .id_6(id_7),
      .id_7(),
      .id_8(1),
      .id_9(1)
  );
  wire id_11;
  module_0(
      id_8, id_6, id_5, id_6, id_6, id_2, id_7, id_7, id_2, id_5, id_2, id_7
  );
  initial begin : id_12
    id_1 <= 1;
  end
endmodule
