# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_4.srcs/sources_1/new/7SEG.vhd" \
"../../../../project_4.srcs/sources_1/new/CLOCK05.vhd" \
"../../../../project_4.srcs/sources_1/new/CLOCK60.vhd" \
"../../../../project_4.srcs/sources_1/new/MAXTER.vhd" \
"../../../../project_4.srcs/sources_1/new/mux.vhd" \
"../../../../project_4.srcs/sim_1/new/testbench.vhd" \

# Do not sort compile order
nosort
