<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `src/imxrt105/peripherals/usbnc.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>usbnc.rs - source</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../SourceSerif4-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../FiraSans-Regular.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../FiraSans-Medium.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../SourceCodePro-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../SourceSerif4-Bold.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../SourceCodePro-Semibold.ttf.woff2"><link rel="stylesheet" type="text/css" href="../../../../normalize.css"><link rel="stylesheet" type="text/css" href="../../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../../../ayu.css" disabled><link rel="stylesheet" type="text/css" href="../../../../dark.css" disabled><link rel="stylesheet" type="text/css" href="../../../../light.css" id="themeStyle"><script id="default-settings" ></script><script src="../../../../storage.js"></script><script defer src="../../../../source-script.js"></script><script defer src="../../../../source-files.js"></script><script defer src="../../../../main.js"></script><noscript><link rel="stylesheet" href="../../../../noscript.css"></noscript><link rel="alternate icon" type="image/png" href="../../../../favicon-16x16.png"><link rel="alternate icon" type="image/png" href="../../../../favicon-32x32.png"><link rel="icon" type="image/svg+xml" href="../../../../favicon.svg"></head><body class="rustdoc source"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle">&#9776;</button><a class="sidebar-logo" href="../../../../imxrt_ral/index.html"><div class="logo-container"><img class="rust-logo" src="../../../../rust-logo.svg" alt="logo"></div>
        </a><h2 class="location"></h2>
    </nav>
    <nav class="sidebar"><a class="sidebar-logo" href="../../../../imxrt_ral/index.html"><div class="logo-container"><img class="rust-logo" src="../../../../rust-logo.svg" alt="logo"></div>
        </a></nav><main><div class="width-limiter"><div class="sub-container"><a class="sub-logo-container" href="../../../../imxrt_ral/index.html"><img class="rust-logo" src="../../../../rust-logo.svg" alt="logo"></a><nav class="sub"><form class="search-form"><div class="search-container"><span></span><input class="search-input" name="search" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><button type="button" id="help-button" title="help">?</button><div id="settings-menu" tabindex="-1">
                                <a href="../../../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../../../wheel.svg"></a></div>
                        </div></form></nav></div><section id="main-content" class="content"><div class="example-wrap"><pre class="line-numbers"><span id="1">1</span>
<span id="2">2</span>
<span id="3">3</span>
<span id="4">4</span>
<span id="5">5</span>
<span id="6">6</span>
<span id="7">7</span>
<span id="8">8</span>
<span id="9">9</span>
<span id="10">10</span>
<span id="11">11</span>
<span id="12">12</span>
<span id="13">13</span>
<span id="14">14</span>
<span id="15">15</span>
<span id="16">16</span>
<span id="17">17</span>
<span id="18">18</span>
<span id="19">19</span>
<span id="20">20</span>
<span id="21">21</span>
<span id="22">22</span>
<span id="23">23</span>
<span id="24">24</span>
<span id="25">25</span>
<span id="26">26</span>
<span id="27">27</span>
<span id="28">28</span>
<span id="29">29</span>
<span id="30">30</span>
<span id="31">31</span>
<span id="32">32</span>
<span id="33">33</span>
<span id="34">34</span>
<span id="35">35</span>
<span id="36">36</span>
<span id="37">37</span>
<span id="38">38</span>
<span id="39">39</span>
<span id="40">40</span>
<span id="41">41</span>
<span id="42">42</span>
<span id="43">43</span>
<span id="44">44</span>
<span id="45">45</span>
<span id="46">46</span>
<span id="47">47</span>
<span id="48">48</span>
<span id="49">49</span>
<span id="50">50</span>
<span id="51">51</span>
<span id="52">52</span>
<span id="53">53</span>
<span id="54">54</span>
<span id="55">55</span>
<span id="56">56</span>
<span id="57">57</span>
<span id="58">58</span>
<span id="59">59</span>
<span id="60">60</span>
<span id="61">61</span>
<span id="62">62</span>
<span id="63">63</span>
<span id="64">64</span>
<span id="65">65</span>
<span id="66">66</span>
<span id="67">67</span>
<span id="68">68</span>
<span id="69">69</span>
<span id="70">70</span>
<span id="71">71</span>
<span id="72">72</span>
<span id="73">73</span>
<span id="74">74</span>
<span id="75">75</span>
<span id="76">76</span>
<span id="77">77</span>
<span id="78">78</span>
<span id="79">79</span>
<span id="80">80</span>
<span id="81">81</span>
<span id="82">82</span>
<span id="83">83</span>
<span id="84">84</span>
<span id="85">85</span>
<span id="86">86</span>
<span id="87">87</span>
<span id="88">88</span>
<span id="89">89</span>
<span id="90">90</span>
<span id="91">91</span>
<span id="92">92</span>
<span id="93">93</span>
<span id="94">94</span>
<span id="95">95</span>
<span id="96">96</span>
<span id="97">97</span>
<span id="98">98</span>
<span id="99">99</span>
<span id="100">100</span>
<span id="101">101</span>
<span id="102">102</span>
<span id="103">103</span>
<span id="104">104</span>
<span id="105">105</span>
<span id="106">106</span>
<span id="107">107</span>
<span id="108">108</span>
<span id="109">109</span>
<span id="110">110</span>
<span id="111">111</span>
<span id="112">112</span>
<span id="113">113</span>
<span id="114">114</span>
<span id="115">115</span>
<span id="116">116</span>
<span id="117">117</span>
<span id="118">118</span>
<span id="119">119</span>
<span id="120">120</span>
<span id="121">121</span>
<span id="122">122</span>
<span id="123">123</span>
<span id="124">124</span>
<span id="125">125</span>
<span id="126">126</span>
<span id="127">127</span>
<span id="128">128</span>
<span id="129">129</span>
<span id="130">130</span>
<span id="131">131</span>
<span id="132">132</span>
<span id="133">133</span>
<span id="134">134</span>
<span id="135">135</span>
<span id="136">136</span>
<span id="137">137</span>
<span id="138">138</span>
<span id="139">139</span>
<span id="140">140</span>
<span id="141">141</span>
<span id="142">142</span>
<span id="143">143</span>
<span id="144">144</span>
<span id="145">145</span>
<span id="146">146</span>
<span id="147">147</span>
<span id="148">148</span>
<span id="149">149</span>
<span id="150">150</span>
<span id="151">151</span>
<span id="152">152</span>
<span id="153">153</span>
<span id="154">154</span>
<span id="155">155</span>
<span id="156">156</span>
<span id="157">157</span>
<span id="158">158</span>
<span id="159">159</span>
<span id="160">160</span>
<span id="161">161</span>
<span id="162">162</span>
<span id="163">163</span>
<span id="164">164</span>
<span id="165">165</span>
<span id="166">166</span>
<span id="167">167</span>
<span id="168">168</span>
<span id="169">169</span>
<span id="170">170</span>
<span id="171">171</span>
<span id="172">172</span>
<span id="173">173</span>
<span id="174">174</span>
<span id="175">175</span>
<span id="176">176</span>
<span id="177">177</span>
<span id="178">178</span>
<span id="179">179</span>
<span id="180">180</span>
<span id="181">181</span>
<span id="182">182</span>
<span id="183">183</span>
<span id="184">184</span>
<span id="185">185</span>
<span id="186">186</span>
<span id="187">187</span>
<span id="188">188</span>
<span id="189">189</span>
<span id="190">190</span>
<span id="191">191</span>
<span id="192">192</span>
<span id="193">193</span>
<span id="194">194</span>
<span id="195">195</span>
<span id="196">196</span>
<span id="197">197</span>
<span id="198">198</span>
<span id="199">199</span>
<span id="200">200</span>
<span id="201">201</span>
<span id="202">202</span>
<span id="203">203</span>
<span id="204">204</span>
<span id="205">205</span>
<span id="206">206</span>
<span id="207">207</span>
<span id="208">208</span>
<span id="209">209</span>
<span id="210">210</span>
<span id="211">211</span>
<span id="212">212</span>
<span id="213">213</span>
<span id="214">214</span>
<span id="215">215</span>
<span id="216">216</span>
<span id="217">217</span>
<span id="218">218</span>
<span id="219">219</span>
<span id="220">220</span>
<span id="221">221</span>
<span id="222">222</span>
<span id="223">223</span>
<span id="224">224</span>
<span id="225">225</span>
<span id="226">226</span>
<span id="227">227</span>
<span id="228">228</span>
<span id="229">229</span>
<span id="230">230</span>
<span id="231">231</span>
<span id="232">232</span>
<span id="233">233</span>
<span id="234">234</span>
<span id="235">235</span>
<span id="236">236</span>
<span id="237">237</span>
<span id="238">238</span>
<span id="239">239</span>
<span id="240">240</span>
<span id="241">241</span>
<span id="242">242</span>
<span id="243">243</span>
<span id="244">244</span>
<span id="245">245</span>
<span id="246">246</span>
<span id="247">247</span>
<span id="248">248</span>
<span id="249">249</span>
<span id="250">250</span>
<span id="251">251</span>
<span id="252">252</span>
<span id="253">253</span>
<span id="254">254</span>
<span id="255">255</span>
<span id="256">256</span>
<span id="257">257</span>
<span id="258">258</span>
<span id="259">259</span>
<span id="260">260</span>
<span id="261">261</span>
<span id="262">262</span>
<span id="263">263</span>
<span id="264">264</span>
<span id="265">265</span>
<span id="266">266</span>
<span id="267">267</span>
<span id="268">268</span>
<span id="269">269</span>
<span id="270">270</span>
<span id="271">271</span>
<span id="272">272</span>
<span id="273">273</span>
<span id="274">274</span>
<span id="275">275</span>
<span id="276">276</span>
<span id="277">277</span>
<span id="278">278</span>
<span id="279">279</span>
<span id="280">280</span>
<span id="281">281</span>
<span id="282">282</span>
<span id="283">283</span>
<span id="284">284</span>
<span id="285">285</span>
<span id="286">286</span>
<span id="287">287</span>
<span id="288">288</span>
<span id="289">289</span>
<span id="290">290</span>
<span id="291">291</span>
<span id="292">292</span>
<span id="293">293</span>
<span id="294">294</span>
</pre><pre class="rust"><code><span class="attribute">#![<span class="ident">allow</span>(<span class="ident">non_snake_case</span>, <span class="ident">non_upper_case_globals</span>)]</span>
<span class="attribute">#![<span class="ident">allow</span>(<span class="ident">non_camel_case_types</span>)]</span>
<span class="doccomment">//! USB</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! Used by: imxrt1051, imxrt1052</span>

<span class="kw">use</span> <span class="ident"><span class="kw">crate</span>::RWRegister</span>;

<span class="doccomment">/// USB OTG1 Control Register</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">USB_OTG1_CTRL</span> {

    <span class="doccomment">/// Disable OTG1 Overcurrent Detection</span>
    <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">OVER_CUR_DIS</span> {
        <span class="doccomment">/// Offset (7 bits)</span>
        <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">offset</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">7</span>;
        <span class="doccomment">/// Mask (1 bit: 1 &lt;&lt; 7)</span>
        <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">mask</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="ident">offset</span>;
        <span class="doccomment">/// Read-only values (empty)</span>
        <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">R</span> {}
        <span class="doccomment">/// Write-only values (empty)</span>
        <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">W</span> {}
        <span class="doccomment">/// Read-write values</span>
        <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">RW</span> {

            <span class="doccomment">/// 0b0: Enables overcurrent detection</span>
            <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">OVER_CUR_DIS_0</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0b0</span>;

            <span class="doccomment">/// 0b1: Disables overcurrent detection</span>
            <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">OVER_CUR_DIS_1</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0b1</span>;
        }
    }

    <span class="doccomment">/// OTG1 Polarity of Overcurrent The polarity of OTG1 port overcurrent event</span>
    <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">OVER_CUR_POL</span> {
        <span class="doccomment">/// Offset (8 bits)</span>
        <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">offset</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">8</span>;
        <span class="doccomment">/// Mask (1 bit: 1 &lt;&lt; 8)</span>
        <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">mask</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="ident">offset</span>;
        <span class="doccomment">/// Read-only values (empty)</span>
        <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">R</span> {}
        <span class="doccomment">/// Write-only values (empty)</span>
        <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">W</span> {}
        <span class="doccomment">/// Read-write values</span>
        <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">RW</span> {

            <span class="doccomment">/// 0b0: High active (high on this signal represents an overcurrent condition)</span>
            <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">OVER_CUR_POL_0</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0b0</span>;

            <span class="doccomment">/// 0b1: Low active (low on this signal represents an overcurrent condition)</span>
            <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">OVER_CUR_POL_1</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0b1</span>;
        }
    }

    <span class="doccomment">/// OTG1 Power Polarity This bit should be set according to PMIC Power Pin polarity.</span>
    <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">PWR_POL</span> {
        <span class="doccomment">/// Offset (9 bits)</span>
        <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">offset</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">9</span>;
        <span class="doccomment">/// Mask (1 bit: 1 &lt;&lt; 9)</span>
        <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">mask</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="ident">offset</span>;
        <span class="doccomment">/// Read-only values (empty)</span>
        <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">R</span> {}
        <span class="doccomment">/// Write-only values (empty)</span>
        <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">W</span> {}
        <span class="doccomment">/// Read-write values</span>
        <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">RW</span> {

            <span class="doccomment">/// 0b0: PMIC Power Pin is Low active.</span>
            <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">PWR_POL_0</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0b0</span>;

            <span class="doccomment">/// 0b1: PMIC Power Pin is High active.</span>
            <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">PWR_POL_1</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0b1</span>;
        }
    }

    <span class="doccomment">/// OTG1 Wake-up Interrupt Enable This bit enables or disables the OTG1 wake-up interrupt</span>
    <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">WIE</span> {
        <span class="doccomment">/// Offset (10 bits)</span>
        <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">offset</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">10</span>;
        <span class="doccomment">/// Mask (1 bit: 1 &lt;&lt; 10)</span>
        <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">mask</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="ident">offset</span>;
        <span class="doccomment">/// Read-only values (empty)</span>
        <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">R</span> {}
        <span class="doccomment">/// Write-only values (empty)</span>
        <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">W</span> {}
        <span class="doccomment">/// Read-write values</span>
        <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">RW</span> {

            <span class="doccomment">/// 0b0: Interrupt Disabled</span>
            <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">WIE_0</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0b0</span>;

            <span class="doccomment">/// 0b1: Interrupt Enabled</span>
            <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">WIE_1</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0b1</span>;
        }
    }

    <span class="doccomment">/// OTG1 Software Wake-up Enable</span>
    <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">WKUP_SW_EN</span> {
        <span class="doccomment">/// Offset (14 bits)</span>
        <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">offset</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">14</span>;
        <span class="doccomment">/// Mask (1 bit: 1 &lt;&lt; 14)</span>
        <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">mask</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="ident">offset</span>;
        <span class="doccomment">/// Read-only values (empty)</span>
        <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">R</span> {}
        <span class="doccomment">/// Write-only values (empty)</span>
        <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">W</span> {}
        <span class="doccomment">/// Read-write values</span>
        <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">RW</span> {

            <span class="doccomment">/// 0b0: Disable</span>
            <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">WKUP_SW_EN_0</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0b0</span>;

            <span class="doccomment">/// 0b1: Enable</span>
            <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">WKUP_SW_EN_1</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0b1</span>;
        }
    }

    <span class="doccomment">/// OTG1 Software Wake-up</span>
    <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">WKUP_SW</span> {
        <span class="doccomment">/// Offset (15 bits)</span>
        <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">offset</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">15</span>;
        <span class="doccomment">/// Mask (1 bit: 1 &lt;&lt; 15)</span>
        <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">mask</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="ident">offset</span>;
        <span class="doccomment">/// Read-only values (empty)</span>
        <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">R</span> {}
        <span class="doccomment">/// Write-only values (empty)</span>
        <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">W</span> {}
        <span class="doccomment">/// Read-write values</span>
        <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">RW</span> {

            <span class="doccomment">/// 0b0: Inactive</span>
            <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">WKUP_SW_0</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0b0</span>;

            <span class="doccomment">/// 0b1: Force wake-up</span>
            <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">WKUP_SW_1</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0b1</span>;
        }
    }

    <span class="doccomment">/// OTG1 Wake-up on ID change enable</span>
    <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">WKUP_ID_EN</span> {
        <span class="doccomment">/// Offset (16 bits)</span>
        <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">offset</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">16</span>;
        <span class="doccomment">/// Mask (1 bit: 1 &lt;&lt; 16)</span>
        <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">mask</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="ident">offset</span>;
        <span class="doccomment">/// Read-only values (empty)</span>
        <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">R</span> {}
        <span class="doccomment">/// Write-only values (empty)</span>
        <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">W</span> {}
        <span class="doccomment">/// Read-write values</span>
        <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">RW</span> {

            <span class="doccomment">/// 0b0: Disable</span>
            <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">WKUP_ID_EN_0</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0b0</span>;

            <span class="doccomment">/// 0b1: Enable</span>
            <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">WKUP_ID_EN_1</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0b1</span>;
        }
    }

    <span class="doccomment">/// OTG1 wake-up on VBUS change enable</span>
    <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">WKUP_VBUS_EN</span> {
        <span class="doccomment">/// Offset (17 bits)</span>
        <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">offset</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">17</span>;
        <span class="doccomment">/// Mask (1 bit: 1 &lt;&lt; 17)</span>
        <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">mask</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="ident">offset</span>;
        <span class="doccomment">/// Read-only values (empty)</span>
        <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">R</span> {}
        <span class="doccomment">/// Write-only values (empty)</span>
        <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">W</span> {}
        <span class="doccomment">/// Read-write values</span>
        <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">RW</span> {

            <span class="doccomment">/// 0b0: Disable</span>
            <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">WKUP_VBUS_EN_0</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0b0</span>;

            <span class="doccomment">/// 0b1: Enable</span>
            <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">WKUP_VBUS_EN_1</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0b1</span>;
        }
    }

    <span class="doccomment">/// Wake-up on DPDM change enable</span>
    <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">WKUP_DPDM_EN</span> {
        <span class="doccomment">/// Offset (29 bits)</span>
        <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">offset</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">29</span>;
        <span class="doccomment">/// Mask (1 bit: 1 &lt;&lt; 29)</span>
        <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">mask</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="ident">offset</span>;
        <span class="doccomment">/// Read-only values (empty)</span>
        <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">R</span> {}
        <span class="doccomment">/// Write-only values (empty)</span>
        <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">W</span> {}
        <span class="doccomment">/// Read-write values</span>
        <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">RW</span> {

            <span class="doccomment">/// 0b0: DPDM changes wake-up to be disabled only when VBUS is 0.</span>
            <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">WKUP_DPDM_EN_0</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0b0</span>;

            <span class="doccomment">/// 0b1: (Default) DPDM changes wake-up to be enabled, it is for device only.</span>
            <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">WKUP_DPDM_EN_1</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0b1</span>;
        }
    }

    <span class="doccomment">/// OTG1 Wake-up Interrupt Request This bit indicates that a wake-up interrupt request is received on the OTG1 port</span>
    <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">WIR</span> {
        <span class="doccomment">/// Offset (31 bits)</span>
        <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">offset</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">31</span>;
        <span class="doccomment">/// Mask (1 bit: 1 &lt;&lt; 31)</span>
        <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">mask</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="ident">offset</span>;
        <span class="doccomment">/// Read-only values (empty)</span>
        <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">R</span> {}
        <span class="doccomment">/// Write-only values (empty)</span>
        <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">W</span> {}
        <span class="doccomment">/// Read-write values</span>
        <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">RW</span> {

            <span class="doccomment">/// 0b0: No wake-up interrupt request received</span>
            <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">WIR_0</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0b0</span>;

            <span class="doccomment">/// 0b1: Wake-up Interrupt Request received</span>
            <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">WIR_1</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0b1</span>;
        }
    }
}

<span class="doccomment">/// OTG1 UTMI PHY Control 0 Register</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">USB_OTG1_PHY_CTRL_0</span> {

    <span class="doccomment">/// Indicating whether OTG1 UTMI PHY clock is valid</span>
    <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">UTMI_CLK_VLD</span> {
        <span class="doccomment">/// Offset (31 bits)</span>
        <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">offset</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">31</span>;
        <span class="doccomment">/// Mask (1 bit: 1 &lt;&lt; 31)</span>
        <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">mask</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="ident">offset</span>;
        <span class="doccomment">/// Read-only values (empty)</span>
        <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">R</span> {}
        <span class="doccomment">/// Write-only values (empty)</span>
        <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">W</span> {}
        <span class="doccomment">/// Read-write values</span>
        <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">RW</span> {

            <span class="doccomment">/// 0b0: Invalid</span>
            <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">UTMI_CLK_VLD_0</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0b0</span>;

            <span class="doccomment">/// 0b1: Valid</span>
            <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">UTMI_CLK_VLD_1</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0b1</span>;
        }
    }
}
<span class="attribute">#[<span class="ident">repr</span>(<span class="ident">C</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">RegisterBlock</span> {
    <span class="ident">_reserved1</span>: [<span class="ident">u32</span>; <span class="number">512</span>],

    <span class="doccomment">/// USB OTG1 Control Register</span>
    <span class="kw">pub</span> <span class="ident">USB_OTG1_CTRL</span>: <span class="ident">RWRegister</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,

    <span class="ident">_reserved2</span>: [<span class="ident">u32</span>; <span class="number">5</span>],

    <span class="doccomment">/// OTG1 UTMI PHY Control 0 Register</span>
    <span class="kw">pub</span> <span class="ident">USB_OTG1_PHY_CTRL_0</span>: <span class="ident">RWRegister</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
}
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">ResetValues</span> {
    <span class="kw">pub</span> <span class="ident">USB_OTG1_CTRL</span>: <span class="ident">u32</span>,
    <span class="kw">pub</span> <span class="ident">USB_OTG1_PHY_CTRL_0</span>: <span class="ident">u32</span>,
}
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">Instance</span><span class="op">&lt;</span><span class="kw">const</span> <span class="ident">N</span>: <span class="ident">u8</span><span class="op">&gt;</span> {
    <span class="attribute">#[<span class="ident">cfg_attr</span>(<span class="ident">feature</span> <span class="op">=</span> <span class="string">&quot;nosync&quot;</span>, <span class="ident">allow</span>(<span class="ident">unused</span>))]</span>
    <span class="kw">pub</span>(<span class="kw">crate</span>) <span class="ident">addr</span>: <span class="ident">u32</span>,
    <span class="attribute">#[<span class="ident">cfg_attr</span>(<span class="ident">feature</span> <span class="op">=</span> <span class="string">&quot;nosync&quot;</span>, <span class="ident">allow</span>(<span class="ident">unused</span>))]</span>
    <span class="kw">pub</span>(<span class="kw">crate</span>) <span class="ident">intrs</span>: <span class="kw-2">&amp;</span><span class="lifetime">&#39;static</span> [<span class="ident"><span class="kw">crate</span>::Interrupt</span>],
}

<span class="attribute">#[<span class="ident">cfg</span>(<span class="ident">not</span>(<span class="ident">feature</span> <span class="op">=</span> <span class="string">&quot;nosync&quot;</span>))]</span>
<span class="kw">impl</span><span class="op">&lt;</span><span class="kw">const</span> <span class="ident">N</span>: <span class="ident">u8</span><span class="op">&gt;</span> <span class="ident">::core::ops::Deref</span> <span class="kw">for</span> <span class="ident">Instance</span><span class="op">&lt;</span><span class="ident">N</span><span class="op">&gt;</span> {
    <span class="kw">type</span> <span class="ident">Target</span> <span class="op">=</span> <span class="ident">RegisterBlock</span>;
    <span class="attribute">#[<span class="ident">inline</span>(<span class="ident">always</span>)]</span>
    <span class="kw">fn</span> <span class="ident">deref</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span><span class="ident">RegisterBlock</span> {
        <span class="kw">unsafe</span> { <span class="kw-2">&amp;</span><span class="kw-2">*</span>(<span class="self">self</span>.<span class="ident">addr</span> <span class="kw">as</span> <span class="kw-2">*const</span> <span class="kw">_</span>) }
    }
}

<span class="attribute">#[<span class="ident">cfg</span>(<span class="ident">not</span>(<span class="ident">feature</span> <span class="op">=</span> <span class="string">&quot;nosync&quot;</span>))]</span>
<span class="kw">unsafe</span> <span class="kw">impl</span><span class="op">&lt;</span><span class="kw">const</span> <span class="ident">N</span>: <span class="ident">u8</span><span class="op">&gt;</span> <span class="ident">Send</span> <span class="kw">for</span> <span class="ident">Instance</span><span class="op">&lt;</span><span class="ident">N</span><span class="op">&gt;</span> {}

<span class="attribute">#[<span class="ident">cfg</span>(<span class="ident">not</span>(<span class="ident">feature</span> <span class="op">=</span> <span class="string">&quot;nosync&quot;</span>))]</span>
<span class="kw">impl</span><span class="op">&lt;</span><span class="kw">const</span> <span class="ident">N</span>: <span class="ident">u8</span><span class="op">&gt;</span> <span class="ident">Instance</span><span class="op">&lt;</span><span class="ident">N</span><span class="op">&gt;</span> {
    <span class="doccomment">/// Return the interrupt signals associated with this</span>
    <span class="doccomment">/// peripheral instance</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Collection may be empty if there is no interrupt signal</span>
    <span class="doccomment">/// associated with the peripheral. There&#39;s no guarantee for</span>
    <span class="doccomment">/// interrupt signal ordering in the collection.</span>
    <span class="attribute">#[<span class="ident">inline</span>(<span class="ident">always</span>)]</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="kw">fn</span> <span class="ident">interrupts</span><span class="op">&lt;</span><span class="lifetime">&#39;a</span><span class="op">&gt;</span>(<span class="kw-2">&amp;</span><span class="lifetime">&#39;a</span> <span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span><span class="lifetime">&#39;a</span> [<span class="ident"><span class="kw">crate</span>::Interrupt</span>] {
        <span class="self">self</span>.<span class="ident">intrs</span>
    }
}
</code></pre></div>
</section></div></main><div id="rustdoc-vars" data-root-path="../../../../" data-current-crate="imxrt_ral" data-themes="ayu,dark,light" data-resource-suffix="" data-rustdoc-version="1.63.0 (4b91a6ea7 2022-08-08)" ></div>
</body></html>