<?xml version="1.0" encoding="UTF-8" ?>
<exp:Configuration xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:exp="http://com.marvell.cpa"
	xsi:schemaLocation="http://com.marvell.cpa target.xsd ">
	<!-- Refer PJ1 Datasheet (MV-S105191-00 Rev.2.0) Chapter 4.21 -->
	<!-- Refer PJ1 Datasheet (MV-S105191-00 Rev.2.0) Chapter 4.21 -->
	<!-- The zone of all pj1 EventSets is 0xE000000. The event id configured in saf is (zone | event id). The real hardware 
		event id is ((1 << (0xFFFFF & configured event id)) + 1) -->
	<EventSet name="PMN2" zone="0xE000000">
		<Event id="0x1" name="Cycle count" type="occurrence">
			<Description>Counts the number of clock cycles. Every clock cycle increments the counter</Description>
		</Event>
		<Event id="0x3" name="L1 D-Cache access" type="occurrence">
			<Description>Counts the number of data-cache accesses (read hits / misses and write hits / misses)</Description>
		</Event>
		<Event id="0x4" name="D-TLB miss" type="occurrence">
			<Description>Counts the number of TLB misses for data entries</Description>
		</Event>
		<Event id="0x8" name="Branch mispredicted" type="occurrence">
			<Description>Counts the number of times branch prediction causes the wrong branch to be prefetched</Description>
		</Event>
		<Event id="0x9" name="Write buffer write beat" type="occurrence">
			<Description>Counts the number times the bus returns RDY to the write buffer, useful to determine the write bufferâ€™s average write latency (WB Write Latency/WB Write Beat)</Description>
		</Event>
		<Event id="0xA" name="A1 stage stall" type="duration">
			<Description>Counts the number of cycles ALU A1 is stalled</Description>
		</Event>
		<Event id="0xB" name="L1 D-Cache read latency" type="duration">
			<Description>Counts the number of cycles the data cache requests the bus for a read</Description>
		</Event>
		<Event id="0xC" name="L1 D-Cache write latency" type="duration">
			<Description>Counts the number of cycles the data cache requests the bus for a write</Description>
		</Event>
		<Event id="0x10" name="BIU simultaneous access" type="duration">
			<Description>Counts the number of cycles the bus is requested by more than one master</Description>
		</Event>
		<Event id="0x18" name="WMMX2 hold issue stage" type="duration">
			<Description>Counts the number of cycles the SIMD coprocessor holds in its Issue (IS) stage</Description>
		</Event>
		<Event id="0x19" name="WMMX2 instruction FIFO full" type="duration">
			<Description>Counts the number of cycles the SIMD coprocessor instruction buffer is full</Description>
		</Event>
		<Event id="0x1D" name="L2-Cache read hit" type="occurrence">
			<Description>The number of read accesses served from the L2C</Description>
		</Event>
		<Event id="0x1E" name="L2-Cache read miss" type="occurrence">
			<Description>The number of L2C read accesses that resulted in an external read request</Description>
		</Event>
	</EventSet>
</exp:Configuration>
