<stg><name>dct_1d</name>


<trans_list>

<trans id="281" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:0 %src_offset_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %src_offset

]]></Node>
<StgValue><ssdm name="src_offset_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
entry:1 %tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %src_offset_read, i3 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="6">
<![CDATA[
entry:2 %zext_ln8 = zext i6 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln8"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3 %src_addr = getelementptr i16 %src, i64 0, i64 %zext_ln8

]]></Node>
<StgValue><ssdm name="src_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
entry:4 %tmp_3 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %src_offset_read, i3 1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="6">
<![CDATA[
entry:5 %zext_ln24 = zext i6 %tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln24"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:6 %src_addr_1 = getelementptr i16 %src, i64 0, i64 %zext_ln24

]]></Node>
<StgValue><ssdm name="src_addr_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="6">
<![CDATA[
entry:33 %src_load = load i6 %src_addr

]]></Node>
<StgValue><ssdm name="src_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="6">
<![CDATA[
entry:35 %src_load_1 = load i6 %src_addr_1

]]></Node>
<StgValue><ssdm name="src_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
entry:7 %tmp_4 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %src_offset_read, i3 2

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="6">
<![CDATA[
entry:8 %zext_ln24_1 = zext i6 %tmp_4

]]></Node>
<StgValue><ssdm name="zext_ln24_1"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:9 %src_addr_2 = getelementptr i16 %src, i64 0, i64 %zext_ln24_1

]]></Node>
<StgValue><ssdm name="src_addr_2"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
entry:10 %tmp_5 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %src_offset_read, i3 3

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="6">
<![CDATA[
entry:11 %zext_ln24_2 = zext i6 %tmp_5

]]></Node>
<StgValue><ssdm name="zext_ln24_2"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:12 %src_addr_3 = getelementptr i16 %src, i64 0, i64 %zext_ln24_2

]]></Node>
<StgValue><ssdm name="src_addr_3"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="6">
<![CDATA[
entry:33 %src_load = load i6 %src_addr

]]></Node>
<StgValue><ssdm name="src_load"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="6">
<![CDATA[
entry:35 %src_load_1 = load i6 %src_addr_1

]]></Node>
<StgValue><ssdm name="src_load_1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="6">
<![CDATA[
entry:37 %src_load_2 = load i6 %src_addr_2

]]></Node>
<StgValue><ssdm name="src_load_2"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="6">
<![CDATA[
entry:39 %src_load_3 = load i6 %src_addr_3

]]></Node>
<StgValue><ssdm name="src_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
entry:13 %tmp_6 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %src_offset_read, i3 4

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="6">
<![CDATA[
entry:14 %zext_ln24_3 = zext i6 %tmp_6

]]></Node>
<StgValue><ssdm name="zext_ln24_3"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:15 %src_addr_4 = getelementptr i16 %src, i64 0, i64 %zext_ln24_3

]]></Node>
<StgValue><ssdm name="src_addr_4"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
entry:22 %tmp_10 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %src_offset_read, i3 7

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="6">
<![CDATA[
entry:23 %zext_ln24_6 = zext i6 %tmp_10

]]></Node>
<StgValue><ssdm name="zext_ln24_6"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:24 %src_addr_7 = getelementptr i16 %src, i64 0, i64 %zext_ln24_6

]]></Node>
<StgValue><ssdm name="src_addr_7"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="6">
<![CDATA[
entry:37 %src_load_2 = load i6 %src_addr_2

]]></Node>
<StgValue><ssdm name="src_load_2"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="6">
<![CDATA[
entry:39 %src_load_3 = load i6 %src_addr_3

]]></Node>
<StgValue><ssdm name="src_load_3"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="6">
<![CDATA[
entry:41 %src_load_4 = load i6 %src_addr_4

]]></Node>
<StgValue><ssdm name="src_load_4"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="6">
<![CDATA[
entry:50 %src_load_7 = load i6 %src_addr_7

]]></Node>
<StgValue><ssdm name="src_load_7"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="29" op_0_bw="16">
<![CDATA[
entry:68 %sext_ln24_28 = sext i16 %src_load_1

]]></Node>
<StgValue><ssdm name="sext_ln24_28"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:69 %mul_ln24 = mul i29 %sext_ln24_28, i29 9633

]]></Node>
<StgValue><ssdm name="mul_ln24"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
entry:16 %tmp_7 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %src_offset_read, i3 5

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="6">
<![CDATA[
entry:17 %zext_ln24_4 = zext i6 %tmp_7

]]></Node>
<StgValue><ssdm name="zext_ln24_4"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:18 %src_addr_5 = getelementptr i16 %src, i64 0, i64 %zext_ln24_4

]]></Node>
<StgValue><ssdm name="src_addr_5"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
entry:19 %tmp_8 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %src_offset_read, i3 6

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="6">
<![CDATA[
entry:20 %zext_ln24_5 = zext i6 %tmp_8

]]></Node>
<StgValue><ssdm name="zext_ln24_5"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:21 %src_addr_6 = getelementptr i16 %src, i64 0, i64 %zext_ln24_5

]]></Node>
<StgValue><ssdm name="src_addr_6"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="17" op_0_bw="16">
<![CDATA[
entry:40 %sext_ln24_20 = sext i16 %src_load_3

]]></Node>
<StgValue><ssdm name="sext_ln24_20"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="6">
<![CDATA[
entry:41 %src_load_4 = load i6 %src_addr_4

]]></Node>
<StgValue><ssdm name="src_load_4"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="17" op_0_bw="16">
<![CDATA[
entry:43 %sext_ln11_2 = sext i16 %src_load_4

]]></Node>
<StgValue><ssdm name="sext_ln11_2"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="6">
<![CDATA[
entry:44 %src_load_5 = load i6 %src_addr_5

]]></Node>
<StgValue><ssdm name="src_load_5"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="6">
<![CDATA[
entry:47 %src_load_6 = load i6 %src_addr_6

]]></Node>
<StgValue><ssdm name="src_load_6"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="6">
<![CDATA[
entry:50 %src_load_7 = load i6 %src_addr_7

]]></Node>
<StgValue><ssdm name="src_load_7"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="29" op_0_bw="16">
<![CDATA[
entry:72 %sext_ln24_30 = sext i16 %src_load_7

]]></Node>
<StgValue><ssdm name="sext_ln24_30"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:73 %mul_ln24_15 = mul i29 %sext_ln24_30, i29 536859550

]]></Node>
<StgValue><ssdm name="mul_ln24_15"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:74 %tmp4 = sub i17 %sext_ln24_20, i17 %sext_ln11_2

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="29" op_0_bw="17">
<![CDATA[
entry:75 %tmp4_cast = sext i17 %tmp4

]]></Node>
<StgValue><ssdm name="tmp4_cast"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:76 %tmp5 = mul i29 %tmp4_cast, i29 2260

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="29" op_0_bw="16">
<![CDATA[
entry:105 %sext_ln24_31 = sext i16 %src_load_2

]]></Node>
<StgValue><ssdm name="sext_ln24_31"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:106 %mul_ln24_16 = mul i29 %sext_ln24_31, i29 536859550

]]></Node>
<StgValue><ssdm name="mul_ln24_16"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:110 %tmp22 = sub i17 %sext_ln11_2, i17 %sext_ln24_20

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="29" op_0_bw="17">
<![CDATA[
entry:111 %tmp22_cast = sext i17 %tmp22

]]></Node>
<StgValue><ssdm name="tmp22_cast"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:112 %tmp23 = mul i29 %tmp22_cast, i29 6436

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="29" op_0_bw="16">
<![CDATA[
entry:135 %sext_ln24_33 = sext i16 %src_load_3

]]></Node>
<StgValue><ssdm name="sext_ln24_33"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:136 %mul_ln24_20 = mul i29 %sext_ln24_33, i29 9633

]]></Node>
<StgValue><ssdm name="mul_ln24_20"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="29" op_0_bw="16">
<![CDATA[
entry:137 %sext_ln24_34 = sext i16 %src_load_4

]]></Node>
<StgValue><ssdm name="sext_ln24_34"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:138 %mul_ln24_21 = mul i29 %sext_ln24_34, i29 536861280

]]></Node>
<StgValue><ssdm name="mul_ln24_21"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:165 %mul_ln24_25 = mul i29 %sext_ln24_34, i29 11363

]]></Node>
<StgValue><ssdm name="mul_ln24_25"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="17" op_0_bw="16">
<![CDATA[
entry:34 %sext_ln24 = sext i16 %src_load

]]></Node>
<StgValue><ssdm name="sext_ln24"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="17" op_0_bw="16">
<![CDATA[
entry:36 %sext_ln24_18 = sext i16 %src_load_1

]]></Node>
<StgValue><ssdm name="sext_ln24_18"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="17" op_0_bw="16">
<![CDATA[
entry:38 %sext_ln24_19 = sext i16 %src_load_2

]]></Node>
<StgValue><ssdm name="sext_ln24_19"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="18" op_0_bw="16">
<![CDATA[
entry:42 %sext_ln11 = sext i16 %src_load_4

]]></Node>
<StgValue><ssdm name="sext_ln11"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="6">
<![CDATA[
entry:44 %src_load_5 = load i6 %src_addr_5

]]></Node>
<StgValue><ssdm name="src_load_5"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="17" op_0_bw="16">
<![CDATA[
entry:46 %sext_ln24_22 = sext i16 %src_load_5

]]></Node>
<StgValue><ssdm name="sext_ln24_22"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="6">
<![CDATA[
entry:47 %src_load_6 = load i6 %src_addr_6

]]></Node>
<StgValue><ssdm name="src_load_6"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="17" op_0_bw="16">
<![CDATA[
entry:48 %sext_ln24_23 = sext i16 %src_load_6

]]></Node>
<StgValue><ssdm name="sext_ln24_23"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="17" op_0_bw="16">
<![CDATA[
entry:51 %sext_ln24_25 = sext i16 %src_load_7

]]></Node>
<StgValue><ssdm name="sext_ln24_25"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="18" op_0_bw="16">
<![CDATA[
entry:52 %sext_ln24_26 = sext i16 %src_load_7

]]></Node>
<StgValue><ssdm name="sext_ln24_26"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="29" op_0_bw="29" op_1_bw="16" op_2_bw="13">
<![CDATA[
entry:53 %shl_ln = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %src_load_7, i13 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:54 %tmp = add i16 %src_load_2, i16 %src_load_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:55 %tmp1 = add i16 %src_load_5, i16 %src_load_6

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:56 %tmp235 = add i16 %tmp1, i16 %tmp

]]></Node>
<StgValue><ssdm name="tmp235"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="29" op_0_bw="29" op_1_bw="16" op_2_bw="13">
<![CDATA[
entry:58 %tmp_9 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %src_load, i13 4096

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:59 %tmp5733 = add i16 %src_load_4, i16 %src_load_3

]]></Node>
<StgValue><ssdm name="tmp5733"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="29" op_0_bw="29" op_1_bw="16" op_2_bw="13">
<![CDATA[
entry:60 %tmp15 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp5733, i13 0

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:61 %add_ln24 = add i29 %tmp_9, i29 %shl_ln

]]></Node>
<StgValue><ssdm name="add_ln24"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:62 %tmp_16 = add i29 %add_ln24, i29 %tmp15

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="29" op_0_bw="16">
<![CDATA[
entry:70 %sext_ln24_29 = sext i16 %src_load_6

]]></Node>
<StgValue><ssdm name="sext_ln24_29"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:71 %mul_ln24_14 = mul i29 %sext_ln24_29, i29 536861280

]]></Node>
<StgValue><ssdm name="mul_ln24_14"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:73 %mul_ln24_15 = mul i29 %sext_ln24_30, i29 536859550

]]></Node>
<StgValue><ssdm name="mul_ln24_15"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:76 %tmp5 = mul i29 %tmp4_cast, i29 2260

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:77 %tmp7 = sub i17 %sext_ln24_19, i17 %sext_ln24_22

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:94 %tmp17 = sub i17 %sext_ln24, i17 %sext_ln24_20

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="18" op_0_bw="17">
<![CDATA[
entry:95 %tmp17_cast = sext i17 %tmp17

]]></Node>
<StgValue><ssdm name="tmp17_cast"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:96 %tmp18 = sub i18 %tmp17_cast, i18 %sext_ln11

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:97 %tmp19 = add i18 %tmp18, i18 %sext_ln24_26

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:109 %mul_ln24_18 = mul i29 %sext_ln24_30, i29 536861280

]]></Node>
<StgValue><ssdm name="mul_ln24_18"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:112 %tmp23 = mul i29 %tmp22_cast, i29 6436

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:113 %tmp25 = sub i17 %sext_ln24_23, i17 %sext_ln24_18

]]></Node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="29" op_0_bw="17">
<![CDATA[
entry:114 %tmp25_cast17 = sext i17 %tmp25

]]></Node>
<StgValue><ssdm name="tmp25_cast17"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:115 %mul_ln26_7 = mul i29 %tmp25_cast17, i29 2260

]]></Node>
<StgValue><ssdm name="mul_ln26_7"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:124 %tmp27 = add i17 %sext_ln24_23, i17 %sext_ln24_22

]]></Node>
<StgValue><ssdm name="tmp27"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="17">
<![CDATA[
entry:126 %empty = trunc i17 %tmp27

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:138 %mul_ln24_21 = mul i29 %sext_ln24_34, i29 536861280

]]></Node>
<StgValue><ssdm name="mul_ln24_21"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:141 %tmp35 = sub i17 %sext_ln24, i17 %sext_ln24_25

]]></Node>
<StgValue><ssdm name="tmp35"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="29" op_0_bw="17">
<![CDATA[
entry:142 %sext_ln26 = sext i17 %tmp35

]]></Node>
<StgValue><ssdm name="sext_ln26"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:143 %mul_ln26_8 = mul i29 %sext_ln26, i29 6436

]]></Node>
<StgValue><ssdm name="mul_ln26_8"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:164 %mul_ln24_24 = mul i29 %sext_ln24_33, i29 536859550

]]></Node>
<StgValue><ssdm name="mul_ln24_24"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:165 %mul_ln24_25 = mul i29 %sext_ln24_34, i29 11363

]]></Node>
<StgValue><ssdm name="mul_ln24_25"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="117" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:25 %dst_addr = getelementptr i16 %dst, i64 0, i64 %zext_ln8

]]></Node>
<StgValue><ssdm name="dst_addr"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="18" op_0_bw="16">
<![CDATA[
entry:45 %sext_ln24_21 = sext i16 %src_load_5

]]></Node>
<StgValue><ssdm name="sext_ln24_21"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="29" op_0_bw="29" op_1_bw="16" op_2_bw="13">
<![CDATA[
entry:57 %tmp3 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp235, i13 0

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:63 %add_ln26 = add i29 %tmp_16, i29 %tmp3

]]></Node>
<StgValue><ssdm name="add_ln26"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:64 %trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln26, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:65 %store_ln26 = store i16 %trunc_ln, i6 %dst_addr

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="29" op_0_bw="16">
<![CDATA[
entry:66 %sext_ln24_27 = sext i16 %src_load

]]></Node>
<StgValue><ssdm name="sext_ln24_27"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:67 %mul_ln11 = mul i29 %sext_ln24_27, i29 11363

]]></Node>
<StgValue><ssdm name="mul_ln11"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:71 %mul_ln24_14 = mul i29 %sext_ln24_29, i29 536861280

]]></Node>
<StgValue><ssdm name="mul_ln24_14"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:73 %mul_ln24_15 = mul i29 %sext_ln24_30, i29 536859550

]]></Node>
<StgValue><ssdm name="mul_ln24_15"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:76 %tmp5 = mul i29 %tmp4_cast, i29 2260

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="29" op_0_bw="17">
<![CDATA[
entry:78 %tmp7_cast15 = sext i17 %tmp7

]]></Node>
<StgValue><ssdm name="tmp7_cast15"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:79 %mul_ln26 = mul i29 %tmp7_cast15, i29 6436

]]></Node>
<StgValue><ssdm name="mul_ln26"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:80 %add_ln26_30 = add i29 %mul_ln24, i29 %tmp5

]]></Node>
<StgValue><ssdm name="add_ln26_30"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:83 %add_ln26_33 = add i29 %mul_ln24_15, i29 4096

]]></Node>
<StgValue><ssdm name="add_ln26_33"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:88 %tmp11 = sub i17 %sext_ln24_18, i17 %sext_ln24_19

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="18" op_0_bw="17">
<![CDATA[
entry:89 %tmp11_cast = sext i17 %tmp11

]]></Node>
<StgValue><ssdm name="tmp11_cast"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:90 %tmp12 = sub i18 %tmp11_cast, i18 %sext_ln24_21

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="29" op_0_bw="18">
<![CDATA[
entry:98 %tmp19_cast = sext i18 %tmp19

]]></Node>
<StgValue><ssdm name="tmp19_cast"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:99 %mul_ln26_6 = mul i29 %tmp19_cast, i29 10703

]]></Node>
<StgValue><ssdm name="mul_ln26_6"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:104 %mul_ln11_2 = mul i29 %sext_ln24_27, i29 9633

]]></Node>
<StgValue><ssdm name="mul_ln11_2"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="29" op_0_bw="16">
<![CDATA[
entry:107 %sext_ln24_32 = sext i16 %src_load_5

]]></Node>
<StgValue><ssdm name="sext_ln24_32"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:108 %mul_ln24_17 = mul i29 %sext_ln24_32, i29 11363

]]></Node>
<StgValue><ssdm name="mul_ln24_17"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:109 %mul_ln24_18 = mul i29 %sext_ln24_30, i29 536861280

]]></Node>
<StgValue><ssdm name="mul_ln24_18"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:112 %tmp23 = mul i29 %tmp22_cast, i29 6436

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:115 %mul_ln26_7 = mul i29 %tmp25_cast17, i29 2260

]]></Node>
<StgValue><ssdm name="mul_ln26_7"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:116 %add_ln26_36 = add i29 %mul_ln24_16, i29 %tmp23

]]></Node>
<StgValue><ssdm name="add_ln26_36"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="29" op_0_bw="17">
<![CDATA[
entry:125 %tmp27_cast = sext i17 %tmp27

]]></Node>
<StgValue><ssdm name="tmp27_cast"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="29" op_0_bw="29" op_1_bw="16" op_2_bw="13">
<![CDATA[
entry:127 %p_shl2 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %empty, i13 0

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:128 %tmp28 = sub i29 %tmp27_cast, i29 %p_shl2

]]></Node>
<StgValue><ssdm name="tmp28"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="29" op_0_bw="29" op_1_bw="16" op_2_bw="13">
<![CDATA[
entry:129 %p_shl = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp, i13 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:130 %sub_ln26 = sub i29 %tmp_16, i29 %p_shl

]]></Node>
<StgValue><ssdm name="sub_ln26"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:131 %add_ln26_11 = add i29 %sub_ln26, i29 %tmp28

]]></Node>
<StgValue><ssdm name="add_ln26_11"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:132 %trunc_ln26_1 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln26_11, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln26_1"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:138 %mul_ln24_21 = mul i29 %sext_ln24_34, i29 536861280

]]></Node>
<StgValue><ssdm name="mul_ln24_21"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:139 %mul_ln24_22 = mul i29 %sext_ln24_29, i29 11363

]]></Node>
<StgValue><ssdm name="mul_ln24_22"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:143 %mul_ln26_8 = mul i29 %sext_ln26, i29 6436

]]></Node>
<StgValue><ssdm name="mul_ln26_8"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:144 %add_ln26_41 = add i29 %mul_ln24_20, i29 %mul_ln24_21

]]></Node>
<StgValue><ssdm name="add_ln26_41"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:152 %tmp39 = sub i17 %sext_ln24_19, i17 %sext_ln24_18

]]></Node>
<StgValue><ssdm name="tmp39"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="18" op_0_bw="17">
<![CDATA[
entry:153 %tmp39_cast = sext i17 %tmp39

]]></Node>
<StgValue><ssdm name="tmp39_cast"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:154 %tmp40 = add i18 %tmp39_cast, i18 %sext_ln24_21

]]></Node>
<StgValue><ssdm name="tmp40"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:165 %mul_ln24_25 = mul i29 %sext_ln24_34, i29 11363

]]></Node>
<StgValue><ssdm name="mul_ln24_25"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:168 %mul_ln26_10 = mul i29 %sext_ln26, i29 2260

]]></Node>
<StgValue><ssdm name="mul_ln26_10"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:169 %add_ln26_47 = add i29 %mul_ln24_24, i29 %mul_ln24_25

]]></Node>
<StgValue><ssdm name="add_ln26_47"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="161" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:29 %dst_addr_11 = getelementptr i16 %dst, i64 0, i64 %zext_ln24_3

]]></Node>
<StgValue><ssdm name="dst_addr_11"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="18" op_0_bw="16">
<![CDATA[
entry:49 %sext_ln24_24 = sext i16 %src_load_6

]]></Node>
<StgValue><ssdm name="sext_ln24_24"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:67 %mul_ln11 = mul i29 %sext_ln24_27, i29 11363

]]></Node>
<StgValue><ssdm name="mul_ln11"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:71 %mul_ln24_14 = mul i29 %sext_ln24_29, i29 536861280

]]></Node>
<StgValue><ssdm name="mul_ln24_14"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:80 %add_ln26_30 = add i29 %mul_ln24, i29 %tmp5

]]></Node>
<StgValue><ssdm name="add_ln26_30"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:82 %add_ln26_32 = add i29 %mul_ln26, i29 %mul_ln24_14

]]></Node>
<StgValue><ssdm name="add_ln26_32"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:83 %add_ln26_33 = add i29 %mul_ln24_15, i29 4096

]]></Node>
<StgValue><ssdm name="add_ln26_33"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:91 %tmp13 = add i18 %tmp12, i18 %sext_ln24_24

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="29" op_0_bw="18">
<![CDATA[
entry:92 %tmp13_cast = sext i18 %tmp13

]]></Node>
<StgValue><ssdm name="tmp13_cast"/></StgValue>
</operation>

<operation id="170" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:93 %tmp14 = mul i29 %tmp13_cast, i29 4433

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:99 %mul_ln26_6 = mul i29 %tmp19_cast, i29 10703

]]></Node>
<StgValue><ssdm name="mul_ln26_6"/></StgValue>
</operation>

<operation id="172" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:104 %mul_ln11_2 = mul i29 %sext_ln24_27, i29 9633

]]></Node>
<StgValue><ssdm name="mul_ln11_2"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:109 %mul_ln24_18 = mul i29 %sext_ln24_30, i29 536861280

]]></Node>
<StgValue><ssdm name="mul_ln24_18"/></StgValue>
</operation>

<operation id="174" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:115 %mul_ln26_7 = mul i29 %tmp25_cast17, i29 2260

]]></Node>
<StgValue><ssdm name="mul_ln26_7"/></StgValue>
</operation>

<operation id="175" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:116 %add_ln26_36 = add i29 %mul_ln24_16, i29 %tmp23

]]></Node>
<StgValue><ssdm name="add_ln26_36"/></StgValue>
</operation>

<operation id="176" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:118 %add_ln26_38 = add i29 %mul_ln24_17, i29 %mul_ln26_7

]]></Node>
<StgValue><ssdm name="add_ln26_38"/></StgValue>
</operation>

<operation id="177" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:119 %add_ln26_39 = add i29 %mul_ln24_18, i29 4096

]]></Node>
<StgValue><ssdm name="add_ln26_39"/></StgValue>
</operation>

<operation id="178" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:133 %store_ln26 = store i16 %trunc_ln26_1, i6 %dst_addr_11

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="179" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:134 %mul_ln24_19 = mul i29 %sext_ln24_28, i29 536859550

]]></Node>
<StgValue><ssdm name="mul_ln24_19"/></StgValue>
</operation>

<operation id="180" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:139 %mul_ln24_22 = mul i29 %sext_ln24_29, i29 11363

]]></Node>
<StgValue><ssdm name="mul_ln24_22"/></StgValue>
</operation>

<operation id="181" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:140 %tmp33 = mul i29 %tmp7_cast15, i29 2260

]]></Node>
<StgValue><ssdm name="tmp33"/></StgValue>
</operation>

<operation id="182" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:143 %mul_ln26_8 = mul i29 %sext_ln26, i29 6436

]]></Node>
<StgValue><ssdm name="mul_ln26_8"/></StgValue>
</operation>

<operation id="183" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:144 %add_ln26_41 = add i29 %mul_ln24_20, i29 %mul_ln24_21

]]></Node>
<StgValue><ssdm name="add_ln26_41"/></StgValue>
</operation>

<operation id="184" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:147 %add_ln26_44 = add i29 %mul_ln26_8, i29 4096

]]></Node>
<StgValue><ssdm name="add_ln26_44"/></StgValue>
</operation>

<operation id="185" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:158 %mul_ln26_9 = mul i29 %tmp19_cast, i29 4433

]]></Node>
<StgValue><ssdm name="mul_ln26_9"/></StgValue>
</operation>

<operation id="186" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:163 %mul_ln24_23 = mul i29 %sext_ln24_31, i29 9633

]]></Node>
<StgValue><ssdm name="mul_ln24_23"/></StgValue>
</operation>

<operation id="187" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:168 %mul_ln26_10 = mul i29 %sext_ln26, i29 2260

]]></Node>
<StgValue><ssdm name="mul_ln26_10"/></StgValue>
</operation>

<operation id="188" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:169 %add_ln26_47 = add i29 %mul_ln24_24, i29 %mul_ln24_25

]]></Node>
<StgValue><ssdm name="add_ln26_47"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="189" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:67 %mul_ln11 = mul i29 %sext_ln24_27, i29 11363

]]></Node>
<StgValue><ssdm name="mul_ln11"/></StgValue>
</operation>

<operation id="190" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:81 %add_ln26_31 = add i29 %add_ln26_30, i29 %mul_ln11

]]></Node>
<StgValue><ssdm name="add_ln26_31"/></StgValue>
</operation>

<operation id="191" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:82 %add_ln26_32 = add i29 %mul_ln26, i29 %mul_ln24_14

]]></Node>
<StgValue><ssdm name="add_ln26_32"/></StgValue>
</operation>

<operation id="192" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:93 %tmp14 = mul i29 %tmp13_cast, i29 4433

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="193" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:99 %mul_ln26_6 = mul i29 %tmp19_cast, i29 10703

]]></Node>
<StgValue><ssdm name="mul_ln26_6"/></StgValue>
</operation>

<operation id="194" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:100 %add_ln26_35 = add i29 %mul_ln26_6, i29 4096

]]></Node>
<StgValue><ssdm name="add_ln26_35"/></StgValue>
</operation>

<operation id="195" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:104 %mul_ln11_2 = mul i29 %sext_ln24_27, i29 9633

]]></Node>
<StgValue><ssdm name="mul_ln11_2"/></StgValue>
</operation>

<operation id="196" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:117 %add_ln26_37 = add i29 %add_ln26_36, i29 %mul_ln11_2

]]></Node>
<StgValue><ssdm name="add_ln26_37"/></StgValue>
</operation>

<operation id="197" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:118 %add_ln26_38 = add i29 %mul_ln24_17, i29 %mul_ln26_7

]]></Node>
<StgValue><ssdm name="add_ln26_38"/></StgValue>
</operation>

<operation id="198" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:119 %add_ln26_39 = add i29 %mul_ln24_18, i29 4096

]]></Node>
<StgValue><ssdm name="add_ln26_39"/></StgValue>
</operation>

<operation id="199" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:134 %mul_ln24_19 = mul i29 %sext_ln24_28, i29 536859550

]]></Node>
<StgValue><ssdm name="mul_ln24_19"/></StgValue>
</operation>

<operation id="200" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:139 %mul_ln24_22 = mul i29 %sext_ln24_29, i29 11363

]]></Node>
<StgValue><ssdm name="mul_ln24_22"/></StgValue>
</operation>

<operation id="201" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:146 %add_ln26_43 = add i29 %tmp33, i29 %mul_ln24_22

]]></Node>
<StgValue><ssdm name="add_ln26_43"/></StgValue>
</operation>

<operation id="202" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:147 %add_ln26_44 = add i29 %mul_ln26_8, i29 4096

]]></Node>
<StgValue><ssdm name="add_ln26_44"/></StgValue>
</operation>

<operation id="203" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:158 %mul_ln26_9 = mul i29 %tmp19_cast, i29 4433

]]></Node>
<StgValue><ssdm name="mul_ln26_9"/></StgValue>
</operation>

<operation id="204" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:163 %mul_ln24_23 = mul i29 %sext_ln24_31, i29 9633

]]></Node>
<StgValue><ssdm name="mul_ln24_23"/></StgValue>
</operation>

<operation id="205" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:168 %mul_ln26_10 = mul i29 %sext_ln26, i29 2260

]]></Node>
<StgValue><ssdm name="mul_ln26_10"/></StgValue>
</operation>

<operation id="206" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:172 %add_ln26_50 = add i29 %mul_ln26_10, i29 4096

]]></Node>
<StgValue><ssdm name="add_ln26_50"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="207" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:81 %add_ln26_31 = add i29 %add_ln26_30, i29 %mul_ln11

]]></Node>
<StgValue><ssdm name="add_ln26_31"/></StgValue>
</operation>

<operation id="208" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:84 %add_ln26_34 = add i29 %add_ln26_33, i29 %add_ln26_32

]]></Node>
<StgValue><ssdm name="add_ln26_34"/></StgValue>
</operation>

<operation id="209" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:85 %add_ln26_8 = add i29 %add_ln26_34, i29 %add_ln26_31

]]></Node>
<StgValue><ssdm name="add_ln26_8"/></StgValue>
</operation>

<operation id="210" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:86 %trunc_ln26_8 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln26_8, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln26_8"/></StgValue>
</operation>

<operation id="211" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:93 %tmp14 = mul i29 %tmp13_cast, i29 4433

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="212" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:100 %add_ln26_35 = add i29 %mul_ln26_6, i29 4096

]]></Node>
<StgValue><ssdm name="add_ln26_35"/></StgValue>
</operation>

<operation id="213" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:101 %add_ln26_9 = add i29 %add_ln26_35, i29 %tmp14

]]></Node>
<StgValue><ssdm name="add_ln26_9"/></StgValue>
</operation>

<operation id="214" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:117 %add_ln26_37 = add i29 %add_ln26_36, i29 %mul_ln11_2

]]></Node>
<StgValue><ssdm name="add_ln26_37"/></StgValue>
</operation>

<operation id="215" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:120 %add_ln26_40 = add i29 %add_ln26_39, i29 %add_ln26_38

]]></Node>
<StgValue><ssdm name="add_ln26_40"/></StgValue>
</operation>

<operation id="216" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:121 %add_ln26_10 = add i29 %add_ln26_40, i29 %add_ln26_37

]]></Node>
<StgValue><ssdm name="add_ln26_10"/></StgValue>
</operation>

<operation id="217" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:122 %trunc_ln26_s = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln26_10, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln26_s"/></StgValue>
</operation>

<operation id="218" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:134 %mul_ln24_19 = mul i29 %sext_ln24_28, i29 536859550

]]></Node>
<StgValue><ssdm name="mul_ln24_19"/></StgValue>
</operation>

<operation id="219" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:145 %add_ln26_42 = add i29 %add_ln26_41, i29 %mul_ln24_19

]]></Node>
<StgValue><ssdm name="add_ln26_42"/></StgValue>
</operation>

<operation id="220" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:146 %add_ln26_43 = add i29 %tmp33, i29 %mul_ln24_22

]]></Node>
<StgValue><ssdm name="add_ln26_43"/></StgValue>
</operation>

<operation id="221" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:158 %mul_ln26_9 = mul i29 %tmp19_cast, i29 4433

]]></Node>
<StgValue><ssdm name="mul_ln26_9"/></StgValue>
</operation>

<operation id="222" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:159 %add_ln26_46 = add i29 %mul_ln26_9, i29 4096

]]></Node>
<StgValue><ssdm name="add_ln26_46"/></StgValue>
</operation>

<operation id="223" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:163 %mul_ln24_23 = mul i29 %sext_ln24_31, i29 9633

]]></Node>
<StgValue><ssdm name="mul_ln24_23"/></StgValue>
</operation>

<operation id="224" st_id="9" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:166 %mul_ln24_26 = mul i29 %sext_ln24_32, i29 536861280

]]></Node>
<StgValue><ssdm name="mul_ln24_26"/></StgValue>
</operation>

<operation id="225" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:167 %tmp51 = mul i29 %tmp25_cast17, i29 6436

]]></Node>
<StgValue><ssdm name="tmp51"/></StgValue>
</operation>

<operation id="226" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:170 %add_ln26_48 = add i29 %add_ln26_47, i29 %mul_ln24_23

]]></Node>
<StgValue><ssdm name="add_ln26_48"/></StgValue>
</operation>

<operation id="227" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:172 %add_ln26_50 = add i29 %mul_ln26_10, i29 4096

]]></Node>
<StgValue><ssdm name="add_ln26_50"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="228" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:26 %dst_addr_8 = getelementptr i16 %dst, i64 0, i64 %zext_ln24

]]></Node>
<StgValue><ssdm name="dst_addr_8"/></StgValue>
</operation>

<operation id="229" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:87 %store_ln26 = store i16 %trunc_ln26_8, i6 %dst_addr_8

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="230" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:101 %add_ln26_9 = add i29 %add_ln26_35, i29 %tmp14

]]></Node>
<StgValue><ssdm name="add_ln26_9"/></StgValue>
</operation>

<operation id="231" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:102 %trunc_ln26_9 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln26_9, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln26_9"/></StgValue>
</operation>

<operation id="232" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:145 %add_ln26_42 = add i29 %add_ln26_41, i29 %mul_ln24_19

]]></Node>
<StgValue><ssdm name="add_ln26_42"/></StgValue>
</operation>

<operation id="233" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:148 %add_ln26_45 = add i29 %add_ln26_44, i29 %add_ln26_43

]]></Node>
<StgValue><ssdm name="add_ln26_45"/></StgValue>
</operation>

<operation id="234" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:149 %add_ln26_12 = add i29 %add_ln26_45, i29 %add_ln26_42

]]></Node>
<StgValue><ssdm name="add_ln26_12"/></StgValue>
</operation>

<operation id="235" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:150 %trunc_ln26_2 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln26_12, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln26_2"/></StgValue>
</operation>

<operation id="236" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:159 %add_ln26_46 = add i29 %mul_ln26_9, i29 4096

]]></Node>
<StgValue><ssdm name="add_ln26_46"/></StgValue>
</operation>

<operation id="237" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:167 %tmp51 = mul i29 %tmp25_cast17, i29 6436

]]></Node>
<StgValue><ssdm name="tmp51"/></StgValue>
</operation>

<operation id="238" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:170 %add_ln26_48 = add i29 %add_ln26_47, i29 %mul_ln24_23

]]></Node>
<StgValue><ssdm name="add_ln26_48"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="239" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:27 %dst_addr_9 = getelementptr i16 %dst, i64 0, i64 %zext_ln24_1

]]></Node>
<StgValue><ssdm name="dst_addr_9"/></StgValue>
</operation>

<operation id="240" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:103 %store_ln26 = store i16 %trunc_ln26_9, i6 %dst_addr_9

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="241" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:155 %tmp41 = sub i18 %tmp40, i18 %sext_ln24_24

]]></Node>
<StgValue><ssdm name="tmp41"/></StgValue>
</operation>

<operation id="242" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="29" op_0_bw="18">
<![CDATA[
entry:156 %tmp41_cast = sext i18 %tmp41

]]></Node>
<StgValue><ssdm name="tmp41_cast"/></StgValue>
</operation>

<operation id="243" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:157 %tmp42 = mul i29 %tmp41_cast, i29 10703

]]></Node>
<StgValue><ssdm name="tmp42"/></StgValue>
</operation>

<operation id="244" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:167 %tmp51 = mul i29 %tmp25_cast17, i29 6436

]]></Node>
<StgValue><ssdm name="tmp51"/></StgValue>
</operation>

<operation id="245" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:171 %add_ln26_49 = add i29 %mul_ln24_26, i29 %tmp51

]]></Node>
<StgValue><ssdm name="add_ln26_49"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="246" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:28 %dst_addr_10 = getelementptr i16 %dst, i64 0, i64 %zext_ln24_2

]]></Node>
<StgValue><ssdm name="dst_addr_10"/></StgValue>
</operation>

<operation id="247" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:30 %dst_addr_12 = getelementptr i16 %dst, i64 0, i64 %zext_ln24_4

]]></Node>
<StgValue><ssdm name="dst_addr_12"/></StgValue>
</operation>

<operation id="248" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:123 %store_ln26 = store i16 %trunc_ln26_s, i6 %dst_addr_10

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="249" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:151 %store_ln26 = store i16 %trunc_ln26_2, i6 %dst_addr_12

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="250" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:157 %tmp42 = mul i29 %tmp41_cast, i29 10703

]]></Node>
<StgValue><ssdm name="tmp42"/></StgValue>
</operation>

<operation id="251" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:171 %add_ln26_49 = add i29 %mul_ln24_26, i29 %tmp51

]]></Node>
<StgValue><ssdm name="add_ln26_49"/></StgValue>
</operation>

<operation id="252" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:173 %add_ln26_51 = add i29 %add_ln26_50, i29 %add_ln26_49

]]></Node>
<StgValue><ssdm name="add_ln26_51"/></StgValue>
</operation>

<operation id="253" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:174 %add_ln26_14 = add i29 %add_ln26_51, i29 %add_ln26_48

]]></Node>
<StgValue><ssdm name="add_ln26_14"/></StgValue>
</operation>

<operation id="254" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:175 %trunc_ln26_4 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln26_14, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln26_4"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="255" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:32 %dst_addr_14 = getelementptr i16 %dst, i64 0, i64 %zext_ln24_6

]]></Node>
<StgValue><ssdm name="dst_addr_14"/></StgValue>
</operation>

<operation id="256" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:157 %tmp42 = mul i29 %tmp41_cast, i29 10703

]]></Node>
<StgValue><ssdm name="tmp42"/></StgValue>
</operation>

<operation id="257" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:160 %add_ln26_13 = add i29 %add_ln26_46, i29 %tmp42

]]></Node>
<StgValue><ssdm name="add_ln26_13"/></StgValue>
</operation>

<operation id="258" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:176 %store_ln26 = store i16 %trunc_ln26_4, i6 %dst_addr_14

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="259" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:160 %add_ln26_13 = add i29 %add_ln26_46, i29 %tmp42

]]></Node>
<StgValue><ssdm name="add_ln26_13"/></StgValue>
</operation>

<operation id="260" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:161 %trunc_ln26_3 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln26_13, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln26_3"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">
</state>

<state id="16" st_id="16">
</state>

<state id="17" st_id="17">

<operation id="261" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:31 %dst_addr_13 = getelementptr i16 %dst, i64 0, i64 %zext_ln24_5

]]></Node>
<StgValue><ssdm name="dst_addr_13"/></StgValue>
</operation>

<operation id="262" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
entry:162 %store_ln26 = store i16 %trunc_ln26_3, i6 %dst_addr_13

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="263" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0">
<![CDATA[
entry:177 %ret_ln28 = ret

]]></Node>
<StgValue><ssdm name="ret_ln28"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
