0.7
2020.2
Nov  8 2024
22:36:57
C:/Users/elina/CapstoneVHDL/ECG_Compression/ECG_Compression.gen/sources_1/ip/bram_ecg/bram_ecg_sim_netlist.vhdl,1771418795,vhdl,,,,\bram_ecg_blk_mem_gen_mux__parameterized0\;\bram_ecg_blk_mem_gen_prim_width__parameterized0\;\bram_ecg_blk_mem_gen_prim_width__parameterized10\;\bram_ecg_blk_mem_gen_prim_width__parameterized11\;\bram_ecg_blk_mem_gen_prim_width__parameterized12\;\bram_ecg_blk_mem_gen_prim_width__parameterized13\;\bram_ecg_blk_mem_gen_prim_width__parameterized14\;\bram_ecg_blk_mem_gen_prim_width__parameterized15\;\bram_ecg_blk_mem_gen_prim_width__parameterized16\;\bram_ecg_blk_mem_gen_prim_width__parameterized17\;\bram_ecg_blk_mem_gen_prim_width__parameterized18\;\bram_ecg_blk_mem_gen_prim_width__parameterized19\;\bram_ecg_blk_mem_gen_prim_width__parameterized1\;\bram_ecg_blk_mem_gen_prim_width__parameterized20\;\bram_ecg_blk_mem_gen_prim_width__parameterized21\;\bram_ecg_blk_mem_gen_prim_width__parameterized22\;\bram_ecg_blk_mem_gen_prim_width__parameterized23\;\bram_ecg_blk_mem_gen_prim_width__parameterized24\;\bram_ecg_blk_mem_gen_prim_width__parameterized25\;\bram_ecg_blk_mem_gen_prim_width__parameterized26\;\bram_ecg_blk_mem_gen_prim_width__parameterized27\;\bram_ecg_blk_mem_gen_prim_width__parameterized28\;\bram_ecg_blk_mem_gen_prim_width__parameterized29\;\bram_ecg_blk_mem_gen_prim_width__parameterized2\;\bram_ecg_blk_mem_gen_prim_width__parameterized30\;\bram_ecg_blk_mem_gen_prim_width__parameterized31\;\bram_ecg_blk_mem_gen_prim_width__parameterized32\;\bram_ecg_blk_mem_gen_prim_width__parameterized33\;\bram_ecg_blk_mem_gen_prim_width__parameterized34\;\bram_ecg_blk_mem_gen_prim_width__parameterized35\;\bram_ecg_blk_mem_gen_prim_width__parameterized36\;\bram_ecg_blk_mem_gen_prim_width__parameterized37\;\bram_ecg_blk_mem_gen_prim_width__parameterized38\;\bram_ecg_blk_mem_gen_prim_width__parameterized39\;\bram_ecg_blk_mem_gen_prim_width__parameterized3\;\bram_ecg_blk_mem_gen_prim_width__parameterized40\;\bram_ecg_blk_mem_gen_prim_width__parameterized41\;\bram_ecg_blk_mem_gen_prim_width__parameterized42\;\bram_ecg_blk_mem_gen_prim_width__parameterized43\;\bram_ecg_blk_mem_gen_prim_width__parameterized44\;\bram_ecg_blk_mem_gen_prim_width__parameterized4\;\bram_ecg_blk_mem_gen_prim_width__parameterized5\;\bram_ecg_blk_mem_gen_prim_width__parameterized6\;\bram_ecg_blk_mem_gen_prim_width__parameterized7\;\bram_ecg_blk_mem_gen_prim_width__parameterized8\;\bram_ecg_blk_mem_gen_prim_width__parameterized9\;\bram_ecg_blk_mem_gen_prim_wrapper_init__parameterized0\;\bram_ecg_blk_mem_gen_prim_wrapper_init__parameterized10\;\bram_ecg_blk_mem_gen_prim_wrapper_init__parameterized11\;\bram_ecg_blk_mem_gen_prim_wrapper_init__parameterized12\;\bram_ecg_blk_mem_gen_prim_wrapper_init__parameterized13\;\bram_ecg_blk_mem_gen_prim_wrapper_init__parameterized14\;\bram_ecg_blk_mem_gen_prim_wrapper_init__parameterized15\;\bram_ecg_blk_mem_gen_prim_wrapper_init__parameterized16\;\bram_ecg_blk_mem_gen_prim_wrapper_init__parameterized17\;\bram_ecg_blk_mem_gen_prim_wrapper_init__parameterized18\;\bram_ecg_blk_mem_gen_prim_wrapper_init__parameterized19\;\bram_ecg_blk_mem_gen_prim_wrapper_init__parameterized1\;\bram_ecg_blk_mem_gen_prim_wrapper_init__parameterized20\;\bram_ecg_blk_mem_gen_prim_wrapper_init__parameterized21\;\bram_ecg_blk_mem_gen_prim_wrapper_init__parameterized22\;\bram_ecg_blk_mem_gen_prim_wrapper_init__parameterized23\;\bram_ecg_blk_mem_gen_prim_wrapper_init__parameterized24\;\bram_ecg_blk_mem_gen_prim_wrapper_init__parameterized25\;\bram_ecg_blk_mem_gen_prim_wrapper_init__parameterized26\;\bram_ecg_blk_mem_gen_prim_wrapper_init__parameterized27\;\bram_ecg_blk_mem_gen_prim_wrapper_init__parameterized28\;\bram_ecg_blk_mem_gen_prim_wrapper_init__parameterized29\;\bram_ecg_blk_mem_gen_prim_wrapper_init__parameterized2\;\bram_ecg_blk_mem_gen_prim_wrapper_init__parameterized30\;\bram_ecg_blk_mem_gen_prim_wrapper_init__parameterized31\;\bram_ecg_blk_mem_gen_prim_wrapper_init__parameterized32\;\bram_ecg_blk_mem_gen_prim_wrapper_init__parameterized33\;\bram_ecg_blk_mem_gen_prim_wrapper_init__parameterized34\;\bram_ecg_blk_mem_gen_prim_wrapper_init__parameterized35\;\bram_ecg_blk_mem_gen_prim_wrapper_init__parameterized36\;\bram_ecg_blk_mem_gen_prim_wrapper_init__parameterized37\;\bram_ecg_blk_mem_gen_prim_wrapper_init__parameterized38\;\bram_ecg_blk_mem_gen_prim_wrapper_init__parameterized39\;\bram_ecg_blk_mem_gen_prim_wrapper_init__parameterized3\;\bram_ecg_blk_mem_gen_prim_wrapper_init__parameterized40\;\bram_ecg_blk_mem_gen_prim_wrapper_init__parameterized41\;\bram_ecg_blk_mem_gen_prim_wrapper_init__parameterized42\;\bram_ecg_blk_mem_gen_prim_wrapper_init__parameterized43\;\bram_ecg_blk_mem_gen_prim_wrapper_init__parameterized44\;\bram_ecg_blk_mem_gen_prim_wrapper_init__parameterized4\;\bram_ecg_blk_mem_gen_prim_wrapper_init__parameterized5\;\bram_ecg_blk_mem_gen_prim_wrapper_init__parameterized6\;\bram_ecg_blk_mem_gen_prim_wrapper_init__parameterized7\;\bram_ecg_blk_mem_gen_prim_wrapper_init__parameterized8\;\bram_ecg_blk_mem_gen_prim_wrapper_init__parameterized9\;bram_ecg;bram_ecg_bindec;bram_ecg_bindec_0;bram_ecg_blk_mem_gen_generic_cstr;bram_ecg_blk_mem_gen_mux;bram_ecg_blk_mem_gen_prim_width;bram_ecg_blk_mem_gen_prim_wrapper_init;bram_ecg_blk_mem_gen_top;bram_ecg_blk_mem_gen_v8_4_9;bram_ecg_blk_mem_gen_v8_4_9_synth,,,,,,,,
C:/Users/elina/CapstoneVHDL/ECG_Compression/ECG_Compression.srcs/sim_1/new/bram_test_tb.vhd,1770908807,vhdl,,,,bram_test_tb,,,,,,,,
C:/Users/elina/CapstoneVHDL/ECG_Compression/ECG_Compression.srcs/sim_1/new/bram_test_tb2.vhd,1770915480,vhdl,,,,bram_test_tb2,,,,,,,,
C:/Users/elina/CapstoneVHDL/ECG_Compression/ECG_Compression.srcs/sim_1/new/full16BitSubtractor_tb.vhd,1770832009,vhdl,,,,full16bitsubtractor_tb,,,,,,,,
C:/Users/elina/CapstoneVHDL/ECG_Compression/ECG_Compression.srcs/sim_1/new/fullAdder12_tb.vhd,1770420505,vhdl,,,,fulladder12_tb,,,,,,,,
C:/Users/elina/CapstoneVHDL/ECG_Compression/ECG_Compression.srcs/sim_1/new/fullAdder16_tb.vhd,1770639121,vhdl,,,,fulladder16_tb,,,,,,,,
C:/Users/elina/CapstoneVHDL/ECG_Compression/ECG_Compression.srcs/sim_1/new/fullAdder17_tb.vhd,1770637583,vhdl,,,,fulladder17_tb,,,,,,,,
C:/Users/elina/CapstoneVHDL/ECG_Compression/ECG_Compression.srcs/sim_1/new/fullAdder_tb.vhd,1770419314,vhdl,,,,fulladder_tb,,,,,,,,
C:/Users/elina/CapstoneVHDL/ECG_Compression/ECG_Compression.srcs/sim_1/new/golmbRice_tb.vhd,1771416790,vhdl,,,,golmbrice_tb,,,,,,,,
C:/Users/elina/CapstoneVHDL/ECG_Compression/ECG_Compression.srcs/sim_1/new/halfAdder_tb.vhd,1770831847,vhdl,,,,halfadder_tb,,,,,,,,
C:/Users/elina/CapstoneVHDL/ECG_Compression/ECG_Compression.srcs/sim_1/new/kEstimator_tb.vhd,1771371326,vhdl,,,,kestimator_tb,,,,,,,,
C:/Users/elina/CapstoneVHDL/ECG_Compression/ECG_Compression.srcs/sim_1/new/linearPredictor2_tb.vhd,1770832175,vhdl,,,,linearpredictor2_tb,,,,,,,,
C:/Users/elina/CapstoneVHDL/ECG_Compression/ECG_Compression.srcs/sim_1/new/mappingToUnsigned_tb.vhd,1770420567,vhdl,,,,mappingtounsigned_tb,,,,,,,,
C:/Users/elina/CapstoneVHDL/ECG_Compression/ECG_Compression.srcs/sim_1/new/parameterKEstimator_tb.vhd,1770917711,vhdl,,,,parameterkestimator_tb,,,,,,,,
C:/Users/elina/CapstoneVHDL/ECG_Compression/ECG_Compression.srcs/sim_1/new/parameterK_tb.vhd,1770830797,vhdl,,,,parameterk_tb,,,,,,,,
C:/Users/elina/CapstoneVHDL/ECG_Compression/ECG_Compression.srcs/sources_1/new/bram_test.vhd,1770915271,vhdl,,,,bram_test,,,,,,,,
C:/Users/elina/CapstoneVHDL/ECG_Compression/ECG_Compression.srcs/sources_1/new/full16BitSubtractor.vhd,1770419895,vhdl,,,,full16bitsubtractor,,,,,,,,
C:/Users/elina/CapstoneVHDL/ECG_Compression/ECG_Compression.srcs/sources_1/new/fullAdder.vhd,1770419431,vhdl,,,,fulladder,,,,,,,,
C:/Users/elina/CapstoneVHDL/ECG_Compression/ECG_Compression.srcs/sources_1/new/fullAdder12.vhd,1770420575,vhdl,,,,fulladder12,,,,,,,,
C:/Users/elina/CapstoneVHDL/ECG_Compression/ECG_Compression.srcs/sources_1/new/fullAdder16.vhd,1770637935,vhdl,,,,fulladder16,,,,,,,,
C:/Users/elina/CapstoneVHDL/ECG_Compression/ECG_Compression.srcs/sources_1/new/fullAdder17.vhd,1770637825,vhdl,,,,fulladder17,,,,,,,,
C:/Users/elina/CapstoneVHDL/ECG_Compression/ECG_Compression.srcs/sources_1/new/fullAdder26.vhd,1770811939,vhdl,,,,fulladder26,,,,,,,,
C:/Users/elina/CapstoneVHDL/ECG_Compression/ECG_Compression.srcs/sources_1/new/golombRice.vhd,1771499996,vhdl,,,,golombrice,,,,,,,,
C:/Users/elina/CapstoneVHDL/ECG_Compression/ECG_Compression.srcs/sources_1/new/golomb_correct.vhd,1770979287,vhdl,,,,golomb_correct,,,,,,,,
C:/Users/elina/CapstoneVHDL/ECG_Compression/ECG_Compression.srcs/sources_1/new/halfAdder.vhd,1770419057,vhdl,,,,halfadder,,,,,,,,
C:/Users/elina/CapstoneVHDL/ECG_Compression/ECG_Compression.srcs/sources_1/new/kEstimator.vhd,1771499984,vhdl,,,,kestimator,,,,,,,,
C:/Users/elina/CapstoneVHDL/ECG_Compression/ECG_Compression.srcs/sources_1/new/linearPredictor2.vhd,1770830369,vhdl,,,,linearpredictor2,,,,,,,,
C:/Users/elina/CapstoneVHDL/ECG_Compression/ECG_Compression.srcs/sources_1/new/mappingToUnsigned.vhd,1771359317,vhdl,,,,mappingtounsigned,,,,,,,,
C:/Users/elina/CapstoneVHDL/ECG_Compression/ECG_Compression.srcs/sources_1/new/parameterK.vhd,1770830719,vhdl,,,,parameterk,,,,,,,,
C:/Users/elina/CapstoneVHDL/ECG_Compression/ECG_Compression.srcs/sources_1/new/parameterKEst2.vhd,1770917693,vhdl,,,,parameterkest2,,,,,,,,
C:/Users/elina/CapstoneVHDL/ECG_Compression/ECG_Compression.srcs/sources_1/new/parameterKEstimator.vhd,1770917441,vhdl,,,,parameterkestimator,,,,,,,,
