$date
	Tue May  8 21:55:38 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test_TLC $end
$scope module DUT $end
$var wire 1 ! RA $end
$var wire 1 " RB $end
$var wire 1 # TA $end
$var wire 1 $ TB $end
$var wire 1 % clk $end
$var wire 1 & rst $end
$var wire 1 ' YB $end
$var wire 1 ( YA $end
$var wire 1 ) GB $end
$var wire 1 * GA $end
$var reg 2 + nextstate [1:0] $end
$var reg 2 , state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 ,
b1 +
1*
0)
0(
0'
1&
1%
x$
x#
1"
0!
$end
#5000
0%
#10000
b10 +
0*
1(
b1 ,
1%
0$
0#
0&
#15000
0%
#20000
b11 +
1!
0"
0(
1)
b10 ,
1%
1#
#25000
0%
#30000
b10 +
1%
1$
#35000
0%
#40000
1%
#45000
0%
#50000
1%
0#
#55000
0%
#60000
0)
1'
b11 ,
b0 +
1%
0$
#65000
0%
#70000
0!
1"
1*
0'
b0 ,
1%
1#
#75000
0%
#80000
0*
1(
b1 ,
b10 +
1%
1$
0#
#85000
0%
#90000
b11 +
1!
0"
0(
1)
b10 ,
1%
0$
#95000
0%
#100000
b0 +
0)
1'
b11 ,
1%
#105000
0%
#110000
0!
1"
1*
0'
b0 ,
1%
1#
#115000
0%
#120000
0*
1(
b1 ,
b10 +
1%
1$
0#
#125000
0%
#130000
b11 +
1!
0"
0(
1)
b10 ,
1%
0$
1#
#135000
0%
#140000
b10 +
1%
1$
0#
#145000
0%
#150000
0)
1'
b11 ,
b0 +
1%
0$
1#
#155000
0%
#160000
0!
1"
1*
0'
b0 ,
1%
1$
#165000
0%
#170000
1%
#175000
0%
#180000
1%
#185000
0%
#190000
0*
1(
b1 ,
b10 +
1%
0#
#195000
0%
#200000
1!
0"
0(
1)
b10 ,
1%
