v 20130925 2
C 40000 40000 0 0 0 title-B.sym
C 46400 48100 1 0 0 asic-pmos-1.sym
{
T 47800 48900 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 47300 48900 5 10 1 1 0 0 1
refdes=M4
T 47300 48400 5 8 1 0 0 0 1
w=2u
T 47300 48200 5 8 1 0 0 0 1
l=11u
}
C 45400 48100 1 0 1 asic-pmos-1.sym
{
T 44000 48900 5 8 0 0 0 6 1
device=PMOS_TRANSISTOR
T 44500 48900 5 10 1 1 0 6 1
refdes=M3
T 44500 48400 5 8 1 0 0 6 1
w=2u
T 44500 48200 5 8 1 0 0 6 1
l=11u
}
N 45400 48600 45800 48600 4
N 45800 48600 45800 47800 4
N 45800 47800 47000 47800 4
N 47000 47400 47000 48100 4
N 44600 49200 47200 49200 4
N 44800 48000 46100 48000 4
N 46100 48000 46100 48600 4
N 44800 47400 44800 48100 4
N 46400 48600 46100 48600 4
N 44700 48600 44600 48600 4
C 44200 46400 1 0 0 asic-nmos-1.sym
{
T 45600 47200 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 45100 47200 5 10 1 1 0 0 1
refdes=M1
T 45100 46700 5 8 1 0 0 0 1
w=1u
T 45100 46500 5 8 1 0 0 0 1
l=11u
}
C 47600 46400 1 0 1 asic-nmos-1.sym
{
T 46200 47200 5 8 0 0 0 6 1
device=NMOS_TRANSISTOR
T 46700 47200 5 10 1 1 0 6 1
refdes=M2
T 46700 46700 5 8 1 0 0 6 1
w=1u
T 46700 46500 5 8 1 0 0 6 1
l=11u
}
N 46900 46900 46800 46900 4
N 46800 46900 46800 46200 4
N 44800 46200 47000 46200 4
N 47000 46200 47000 46400 4
N 44900 46900 45000 46900 4
N 45000 46900 45000 46200 4
N 44800 46200 44800 46400 4
C 45300 44800 1 0 0 asic-nmos-1.sym
{
T 46700 45600 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 46200 45600 5 10 1 1 0 0 1
refdes=M5
T 46200 45100 5 8 1 0 0 0 1
w=8u
T 46200 44900 5 8 1 0 0 0 1
l=11u
}
N 45900 45800 45900 46200 4
N 46000 45300 46100 45300 4
N 46100 44600 46100 45300 4
N 45900 44800 45900 44500 4
N 45900 44600 46100 44600 4
T 40800 50500 9 10 1 0 0 0 1
D LATCH
C 43600 46800 1 0 0 in-1.sym
{
T 43600 47100 5 10 0 0 0 0 1
device=INPUT
T 43600 47100 5 10 1 1 0 0 1
refdes=D
}
C 48200 46800 1 0 1 in-1.sym
{
T 48200 47100 5 10 0 0 0 6 1
device=INPUT
T 48200 47100 5 10 1 1 0 6 1
refdes=\_D\_
}
C 44700 45200 1 0 0 in-1.sym
{
T 44700 45500 5 10 0 0 0 0 1
device=port
T 44700 45500 5 10 1 1 0 0 1
refdes=CLK
}
C 44400 47900 1 0 1 out-1.sym
{
T 44400 48200 5 10 0 0 0 6 1
device=OUTPUT
T 43700 47900 5 10 1 1 0 6 1
refdes=\_Q\_
}
N 44600 48600 44600 49200 4
N 44800 49100 44800 49200 4
N 47200 49200 47200 48600 4
N 47200 48600 47100 48600 4
N 47000 49100 47000 49200 4
C 46000 50000 1 90 1 in-1.sym
{
T 45500 49900 5 10 1 1 0 2 1
refdes=V+
}
C 46100 44500 1 180 0 vee-1.sym
C 47800 45500 1 0 0 in-1.sym
{
T 47800 45800 5 10 1 1 0 0 1
refdes=V-
}
N 48700 45600 48400 45600 4
C 48900 45400 1 180 0 vee-1.sym
N 48700 45400 48700 45600 4
N 45900 49400 45900 49200 4
C 47400 47700 1 0 0 out-1.sym
{
T 47400 48000 5 10 0 0 0 0 1
device=OUTPUT
T 48100 47700 5 10 1 1 0 0 1
refdes=Q
}
N 47400 47800 47000 47800 4
N 44800 48000 44400 48000 4
