{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1645997853153 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645997853153 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 27 16:37:33 2022 " "Processing started: Sun Feb 27 16:37:33 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645997853153 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997853153 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997853153 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1645997853456 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1645997853456 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Lab4.sv(16) " "Verilog HDL information at Lab4.sv(16): always construct contains both blocking and non-blocking assignments" {  } { { "Lab4.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1645997858777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab4 " "Found entity 1: Lab4" {  } { { "Lab4.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645997858779 ""} { "Info" "ISGN_ENTITY_NAME" "2 B2D " "Found entity 2: B2D" {  } { { "Lab4.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645997858779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997858779 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab4 " "Elaborating entity \"Lab4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1645997858828 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Lab4.sv(29) " "Verilog HDL assignment warning at Lab4.sv(29): truncated value with size 32 to match size of target (7)" {  } { { "Lab4.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645997858829 "|Lab4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Lab4.sv(46) " "Verilog HDL assignment warning at Lab4.sv(46): truncated value with size 32 to match size of target (7)" {  } { { "Lab4.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645997858829 "|Lab4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Lab4.sv(51) " "Verilog HDL assignment warning at Lab4.sv(51): truncated value with size 32 to match size of target (7)" {  } { { "Lab4.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645997858829 "|Lab4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Lab4.sv(56) " "Verilog HDL assignment warning at Lab4.sv(56): truncated value with size 32 to match size of target (7)" {  } { { "Lab4.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645997858829 "|Lab4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lab4.sv(83) " "Verilog HDL assignment warning at Lab4.sv(83): truncated value with size 32 to match size of target (4)" {  } { { "Lab4.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645997858830 "|Lab4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lab4.sv(84) " "Verilog HDL assignment warning at Lab4.sv(84): truncated value with size 32 to match size of target (4)" {  } { { "Lab4.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645997858830 "|Lab4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "B2D B2D:hex01 " "Elaborating entity \"B2D\" for hierarchy \"B2D:hex01\"" {  } { { "Lab4.sv" "hex01" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645997858845 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flashing Lab4.sv(100) " "Verilog HDL Always Construct warning at Lab4.sv(100): variable \"flashing\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 100 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1645997858845 "|Lab4|B2D:hex01"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flashing Lab4.sv(101) " "Verilog HDL Always Construct warning at Lab4.sv(101): variable \"flashing\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 101 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1645997858845 "|Lab4|B2D:hex01"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flashing Lab4.sv(102) " "Verilog HDL Always Construct warning at Lab4.sv(102): variable \"flashing\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1645997858845 "|Lab4|B2D:hex01"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flashing Lab4.sv(103) " "Verilog HDL Always Construct warning at Lab4.sv(103): variable \"flashing\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 103 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1645997858845 "|Lab4|B2D:hex01"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flashing Lab4.sv(104) " "Verilog HDL Always Construct warning at Lab4.sv(104): variable \"flashing\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 104 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1645997858845 "|Lab4|B2D:hex01"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flashing Lab4.sv(105) " "Verilog HDL Always Construct warning at Lab4.sv(105): variable \"flashing\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 105 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1645997858845 "|Lab4|B2D:hex01"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flashing Lab4.sv(106) " "Verilog HDL Always Construct warning at Lab4.sv(106): variable \"flashing\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 106 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1645997858846 "|Lab4|B2D:hex01"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flashing Lab4.sv(107) " "Verilog HDL Always Construct warning at Lab4.sv(107): variable \"flashing\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1645997858846 "|Lab4|B2D:hex01"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flashing Lab4.sv(108) " "Verilog HDL Always Construct warning at Lab4.sv(108): variable \"flashing\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 108 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1645997858846 "|Lab4|B2D:hex01"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flashing Lab4.sv(109) " "Verilog HDL Always Construct warning at Lab4.sv(109): variable \"flashing\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1645997858846 "|Lab4|B2D:hex01"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Lab4.sv(99) " "Verilog HDL Case Statement warning at Lab4.sv(99): incomplete case statement has no default case item" {  } { { "Lab4.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 99 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1645997858846 "|Lab4|B2D:hex01"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "outputBus Lab4.sv(98) " "Verilog HDL Always Construct warning at Lab4.sv(98): inferring latch(es) for variable \"outputBus\", which holds its previous value in one or more paths through the always construct" {  } { { "Lab4.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 98 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1645997858846 "|Lab4|B2D:hex01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputBus\[0\] Lab4.sv(98) " "Inferred latch for \"outputBus\[0\]\" at Lab4.sv(98)" {  } { { "Lab4.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997858846 "|Lab4|B2D:hex01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputBus\[1\] Lab4.sv(98) " "Inferred latch for \"outputBus\[1\]\" at Lab4.sv(98)" {  } { { "Lab4.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997858846 "|Lab4|B2D:hex01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputBus\[2\] Lab4.sv(98) " "Inferred latch for \"outputBus\[2\]\" at Lab4.sv(98)" {  } { { "Lab4.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997858846 "|Lab4|B2D:hex01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputBus\[3\] Lab4.sv(98) " "Inferred latch for \"outputBus\[3\]\" at Lab4.sv(98)" {  } { { "Lab4.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997858846 "|Lab4|B2D:hex01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputBus\[4\] Lab4.sv(98) " "Inferred latch for \"outputBus\[4\]\" at Lab4.sv(98)" {  } { { "Lab4.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997858846 "|Lab4|B2D:hex01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputBus\[5\] Lab4.sv(98) " "Inferred latch for \"outputBus\[5\]\" at Lab4.sv(98)" {  } { { "Lab4.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997858846 "|Lab4|B2D:hex01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputBus\[6\] Lab4.sv(98) " "Inferred latch for \"outputBus\[6\]\" at Lab4.sv(98)" {  } { { "Lab4.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997858846 "|Lab4|B2D:hex01"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "Lab4.sv" "Mod0" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 83 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645997859035 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "Lab4.sv" "Div0" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 84 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645997859035 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "Lab4.sv" "Mod1" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 84 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645997859035 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1645997859035 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "Lab4.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 83 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645997859064 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645997859064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645997859064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645997859064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645997859064 ""}  } { { "Lab4.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 83 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645997859064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bkl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bkl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bkl " "Found entity 1: lpm_divide_bkl" {  } { { "db/lpm_divide_bkl.tdf" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/db/lpm_divide_bkl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645997859100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997859100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/db/sign_div_unsign_akh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645997859109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997859109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uee.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uee.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uee " "Found entity 1: alt_u_div_uee" {  } { { "db/alt_u_div_uee.tdf" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/db/alt_u_div_uee.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645997859119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997859119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645997859157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997859157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645997859193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997859193 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "Lab4.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 84 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645997859199 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645997859199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645997859199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645997859199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645997859199 ""}  } { { "Lab4.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 84 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645997859199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8sl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_8sl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8sl " "Found entity 1: lpm_divide_8sl" {  } { { "db/lpm_divide_8sl.tdf" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/db/lpm_divide_8sl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645997859235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997859235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "B2D:hex01\|outputBus\[0\] " "Latch B2D:hex01\|outputBus\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currNum_tmp1\[1\] " "Ports D and ENA on the latch are fed by the same signal currNum_tmp1\[1\]" {  } { { "Lab4.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645997859352 ""}  } { { "Lab4.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645997859352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "B2D:hex01\|outputBus\[1\] " "Latch B2D:hex01\|outputBus\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currNum_tmp1\[1\] " "Ports D and ENA on the latch are fed by the same signal currNum_tmp1\[1\]" {  } { { "Lab4.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645997859353 ""}  } { { "Lab4.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645997859353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "B2D:hex01\|outputBus\[2\] " "Latch B2D:hex01\|outputBus\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currNum_tmp1\[1\] " "Ports D and ENA on the latch are fed by the same signal currNum_tmp1\[1\]" {  } { { "Lab4.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645997859353 ""}  } { { "Lab4.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645997859353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "B2D:hex01\|outputBus\[3\] " "Latch B2D:hex01\|outputBus\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currNum_tmp1\[1\] " "Ports D and ENA on the latch are fed by the same signal currNum_tmp1\[1\]" {  } { { "Lab4.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645997859353 ""}  } { { "Lab4.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645997859353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "B2D:hex01\|outputBus\[4\] " "Latch B2D:hex01\|outputBus\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currNum_tmp1\[1\] " "Ports D and ENA on the latch are fed by the same signal currNum_tmp1\[1\]" {  } { { "Lab4.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645997859353 ""}  } { { "Lab4.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645997859353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "B2D:hex01\|outputBus\[5\] " "Latch B2D:hex01\|outputBus\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currNum_tmp1\[1\] " "Ports D and ENA on the latch are fed by the same signal currNum_tmp1\[1\]" {  } { { "Lab4.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645997859353 ""}  } { { "Lab4.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645997859353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "B2D:hex01\|outputBus\[6\] " "Latch B2D:hex01\|outputBus\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currNum_tmp1\[1\] " "Ports D and ENA on the latch are fed by the same signal currNum_tmp1\[1\]" {  } { { "Lab4.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645997859353 ""}  } { { "Lab4.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645997859353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "B2D:hex02\|outputBus\[0\] " "Latch B2D:hex02\|outputBus\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Mod1\|lpm_divide_bkl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_uee:divider\|StageOut\[33\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Mod1\|lpm_divide_bkl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_uee:divider\|StageOut\[33\]~synth" {  } { { "db/alt_u_div_uee.tdf" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/db/alt_u_div_uee.tdf" 74 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645997859353 ""}  } { { "Lab4.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645997859353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "B2D:hex02\|outputBus\[1\] " "Latch B2D:hex02\|outputBus\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Mod1\|lpm_divide_bkl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_uee:divider\|StageOut\[33\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Mod1\|lpm_divide_bkl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_uee:divider\|StageOut\[33\]~synth" {  } { { "db/alt_u_div_uee.tdf" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/db/alt_u_div_uee.tdf" 74 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645997859353 ""}  } { { "Lab4.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645997859353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "B2D:hex02\|outputBus\[2\] " "Latch B2D:hex02\|outputBus\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Mod1\|lpm_divide_bkl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_uee:divider\|StageOut\[33\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Mod1\|lpm_divide_bkl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_uee:divider\|StageOut\[33\]~synth" {  } { { "db/alt_u_div_uee.tdf" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/db/alt_u_div_uee.tdf" 74 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645997859353 ""}  } { { "Lab4.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645997859353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "B2D:hex02\|outputBus\[3\] " "Latch B2D:hex02\|outputBus\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Mod1\|lpm_divide_bkl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_uee:divider\|StageOut\[33\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Mod1\|lpm_divide_bkl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_uee:divider\|StageOut\[33\]~synth" {  } { { "db/alt_u_div_uee.tdf" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/db/alt_u_div_uee.tdf" 74 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645997859353 ""}  } { { "Lab4.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645997859353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "B2D:hex02\|outputBus\[4\] " "Latch B2D:hex02\|outputBus\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Mod1\|lpm_divide_bkl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_uee:divider\|StageOut\[33\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Mod1\|lpm_divide_bkl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_uee:divider\|StageOut\[33\]~synth" {  } { { "db/alt_u_div_uee.tdf" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/db/alt_u_div_uee.tdf" 74 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645997859353 ""}  } { { "Lab4.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645997859353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "B2D:hex02\|outputBus\[5\] " "Latch B2D:hex02\|outputBus\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Mod1\|lpm_divide_bkl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_uee:divider\|StageOut\[33\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Mod1\|lpm_divide_bkl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_uee:divider\|StageOut\[33\]~synth" {  } { { "db/alt_u_div_uee.tdf" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/db/alt_u_div_uee.tdf" 74 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645997859353 ""}  } { { "Lab4.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645997859353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "B2D:hex02\|outputBus\[6\] " "Latch B2D:hex02\|outputBus\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Mod1\|lpm_divide_bkl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_uee:divider\|StageOut\[33\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Mod1\|lpm_divide_bkl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_uee:divider\|StageOut\[33\]~synth" {  } { { "db/alt_u_div_uee.tdf" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/db/alt_u_div_uee.tdf" 74 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645997859353 ""}  } { { "Lab4.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645997859353 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1645997859507 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_bkl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_uee:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_bkl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_uee:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uee.tdf" "add_sub_6_result_int\[0\]~10" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/db/alt_u_div_uee.tdf" 57 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645997859814 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1645997859814 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/output_files/Lab4.map.smsg " "Generated suppressed messages file C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/output_files/Lab4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997859835 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1645997859900 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645997859900 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "312 " "Implemented 312 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1645997859934 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1645997859934 ""} { "Info" "ICUT_CUT_TM_LCELLS" "293 " "Implemented 293 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1645997859934 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1645997859934 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4826 " "Peak virtual memory: 4826 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645997859946 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 27 16:37:39 2022 " "Processing ended: Sun Feb 27 16:37:39 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645997859946 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645997859946 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645997859946 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1645997859946 ""}
