digraph "CFG for '_Z16histogram_kernelPfS_S_iiiiiiiiii' function" {
	label="CFG for '_Z16histogram_kernelPfS_S_iiiiiiiiii' function";

	Node0x4c9dd20 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%13:\l  %14 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %15 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %16 = getelementptr i8, i8 addrspace(4)* %15, i64 4\l  %17 = bitcast i8 addrspace(4)* %16 to i16 addrspace(4)*\l  %18 = load i16, i16 addrspace(4)* %17, align 4, !range !4, !invariant.load !5\l  %19 = zext i16 %18 to i32\l  %20 = mul i32 %14, %19\l  %21 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %22 = add i32 %20, %21\l  %23 = icmp slt i32 %22, %3\l  br i1 %23, label %24, label %214\l|{<s0>T|<s1>F}}"];
	Node0x4c9dd20:s0 -> Node0x4ca0360;
	Node0x4c9dd20:s1 -> Node0x4ca03f0;
	Node0x4ca0360 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%24:\l24:                                               \l  %25 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %26 = getelementptr i8, i8 addrspace(4)* %15, i64 6\l  %27 = bitcast i8 addrspace(4)* %26 to i16 addrspace(4)*\l  %28 = load i16, i16 addrspace(4)* %27, align 2, !range !4, !invariant.load !5\l  %29 = zext i16 %28 to i32\l  %30 = mul i32 %25, %29\l  %31 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !6\l  %32 = add i32 %30, %31\l  %33 = icmp slt i32 %32, %4\l  br i1 %33, label %34, label %214\l|{<s0>T|<s1>F}}"];
	Node0x4ca0360:s0 -> Node0x4c9efd0;
	Node0x4ca0360:s1 -> Node0x4ca03f0;
	Node0x4c9efd0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%34:\l34:                                               \l  %35 = mul nsw i32 %32, %7\l  %36 = add nsw i32 %35, %22\l  %37 = mul nsw i32 %32, %8\l  %38 = add nsw i32 %37, %22\l  %39 = sitofp i32 %12 to float\l  %40 = fdiv contract float 1.000000e+00, %39\l  %41 = sext i32 %38 to i64\l  %42 = getelementptr inbounds float, float addrspace(1)* %1, i64 %41\l  %43 = load float, float addrspace(1)* %42, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %44 = fdiv contract float %43, %40\l  %45 = fadd contract float %44, -5.000000e-01\l  %46 = tail call float @llvm.floor.f32(float %45)\l  %47 = fptosi float %46 to i32\l  %48 = add nsw i32 %47, %12\l  %49 = srem i32 %48, %12\l  %50 = add nsw i32 %49, 1\l  %51 = sitofp i32 %50 to float\l  %52 = fsub contract float %44, %51\l  %53 = fcmp contract olt float %52, -5.000000e-01\l  %54 = select i1 %53, float %39, float -0.000000e+00\l  %55 = fadd contract float %52, %54\l  %56 = srem i32 %50, %12\l  %57 = getelementptr inbounds [64 x i32], [64 x i32] addrspace(3)*\l... @_ZZ16histogram_kernelPfS_S_iiiiiiiiiiE10s_lbin_pos, i32 0, i32 %21\l  store i32 %49, i32 addrspace(3)* %57, align 4, !tbaa !11\l  %58 = fpext float %55 to double\l  %59 = fsub contract double 5.000000e-01, %58\l  %60 = sext i32 %36 to i64\l  %61 = getelementptr inbounds float, float addrspace(1)* %0, i64 %60\l  %62 = load float, float addrspace(1)* %61, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %63 = fpext float %62 to double\l  %64 = fmul contract double %59, %63\l  %65 = fptrunc double %64 to float\l  %66 = getelementptr inbounds [64 x float], [64 x float] addrspace(3)*\l... @_ZZ16histogram_kernelPfS_S_iiiiiiiiiiE6s_lbin, i32 0, i32 %21\l  store float %65, float addrspace(3)* %66, align 4, !tbaa !7\l  %67 = getelementptr inbounds [64 x i32], [64 x i32] addrspace(3)*\l... @_ZZ16histogram_kernelPfS_S_iiiiiiiiiiE10s_rbin_pos, i32 0, i32 %21\l  store i32 %56, i32 addrspace(3)* %67, align 4, !tbaa !11\l  %68 = fadd contract double %58, 5.000000e-01\l  %69 = fmul contract double %68, %63\l  %70 = fptrunc double %69 to float\l  %71 = getelementptr inbounds [64 x float], [64 x float] addrspace(3)*\l... @_ZZ16histogram_kernelPfS_S_iiiiiiiiiiE6s_rbin, i32 0, i32 %21\l  store float %70, float addrspace(3)* %71, align 4, !tbaa !7\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %72 = getelementptr inbounds [72 x float], [72 x float] addrspace(3)*\l... @_ZZ16histogram_kernelPfS_S_iiiiiiiiiiE6s_hist, i32 0, i32 %21\l  store float 0.000000e+00, float addrspace(3)* %72, align 4, !tbaa !7\l  %73 = icmp ult i32 %21, 8\l  br i1 %73, label %74, label %198\l|{<s0>T|<s1>F}}"];
	Node0x4c9efd0:s0 -> Node0x4ca59d0;
	Node0x4c9efd0:s1 -> Node0x4ca5c80;
	Node0x4ca59d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%74:\l74:                                               \l  %75 = add nuw nsw i32 %21, 64\l  %76 = getelementptr inbounds [72 x float], [72 x float] addrspace(3)*\l... @_ZZ16histogram_kernelPfS_S_iiiiiiiiiiE6s_hist, i32 0, i32 %75\l  store float 0.000000e+00, float addrspace(3)* %76, align 4, !tbaa !7\l  %77 = mul nuw nsw i32 %21, 9\l  %78 = shl nuw nsw i32 %21, 3\l  %79 = add nuw nsw i32 %78, 1\l  %80 = getelementptr inbounds [64 x float], [64 x float] addrspace(3)*\l... @_ZZ16histogram_kernelPfS_S_iiiiiiiiiiE6s_lbin, i32 0, i32 %79\l  %81 = load float, float addrspace(3)* %80, align 4, !tbaa !7\l  %82 = getelementptr inbounds [64 x i32], [64 x i32] addrspace(3)*\l... @_ZZ16histogram_kernelPfS_S_iiiiiiiiiiE10s_lbin_pos, i32 0, i32 %79\l  %83 = load i32, i32 addrspace(3)* %82, align 4, !tbaa !11\l  %84 = add nsw i32 %83, %77\l  %85 = getelementptr inbounds [72 x float], [72 x float] addrspace(3)*\l... @_ZZ16histogram_kernelPfS_S_iiiiiiiiiiE6s_hist, i32 0, i32 %84\l  %86 = load float, float addrspace(3)* %85, align 4, !tbaa !7\l  %87 = fadd contract float %81, %86\l  store float %87, float addrspace(3)* %85, align 4, !tbaa !7\l  %88 = getelementptr inbounds [64 x float], [64 x float] addrspace(3)*\l... @_ZZ16histogram_kernelPfS_S_iiiiiiiiiiE6s_rbin, i32 0, i32 %79\l  %89 = load float, float addrspace(3)* %88, align 4, !tbaa !7\l  %90 = getelementptr inbounds [64 x i32], [64 x i32] addrspace(3)*\l... @_ZZ16histogram_kernelPfS_S_iiiiiiiiiiE10s_rbin_pos, i32 0, i32 %79\l  %91 = load i32, i32 addrspace(3)* %90, align 4, !tbaa !11\l  %92 = add nsw i32 %91, %77\l  %93 = getelementptr inbounds [72 x float], [72 x float] addrspace(3)*\l... @_ZZ16histogram_kernelPfS_S_iiiiiiiiiiE6s_hist, i32 0, i32 %92\l  %94 = load float, float addrspace(3)* %93, align 4, !tbaa !7\l  %95 = fadd contract float %89, %94\l  store float %95, float addrspace(3)* %93, align 4, !tbaa !7\l  %96 = add nuw nsw i32 %78, 2\l  %97 = getelementptr inbounds [64 x float], [64 x float] addrspace(3)*\l... @_ZZ16histogram_kernelPfS_S_iiiiiiiiiiE6s_lbin, i32 0, i32 %96\l  %98 = load float, float addrspace(3)* %97, align 8, !tbaa !7\l  %99 = getelementptr inbounds [64 x i32], [64 x i32] addrspace(3)*\l... @_ZZ16histogram_kernelPfS_S_iiiiiiiiiiE10s_lbin_pos, i32 0, i32 %96\l  %100 = load i32, i32 addrspace(3)* %99, align 8, !tbaa !11\l  %101 = add nsw i32 %100, %77\l  %102 = getelementptr inbounds [72 x float], [72 x float] addrspace(3)*\l... @_ZZ16histogram_kernelPfS_S_iiiiiiiiiiE6s_hist, i32 0, i32 %101\l  %103 = load float, float addrspace(3)* %102, align 4, !tbaa !7\l  %104 = fadd contract float %98, %103\l  store float %104, float addrspace(3)* %102, align 4, !tbaa !7\l  %105 = getelementptr inbounds [64 x float], [64 x float] addrspace(3)*\l... @_ZZ16histogram_kernelPfS_S_iiiiiiiiiiE6s_rbin, i32 0, i32 %96\l  %106 = load float, float addrspace(3)* %105, align 8, !tbaa !7\l  %107 = getelementptr inbounds [64 x i32], [64 x i32] addrspace(3)*\l... @_ZZ16histogram_kernelPfS_S_iiiiiiiiiiE10s_rbin_pos, i32 0, i32 %96\l  %108 = load i32, i32 addrspace(3)* %107, align 8, !tbaa !11\l  %109 = add nsw i32 %108, %77\l  %110 = getelementptr inbounds [72 x float], [72 x float] addrspace(3)*\l... @_ZZ16histogram_kernelPfS_S_iiiiiiiiiiE6s_hist, i32 0, i32 %109\l  %111 = load float, float addrspace(3)* %110, align 4, !tbaa !7\l  %112 = fadd contract float %106, %111\l  store float %112, float addrspace(3)* %110, align 4, !tbaa !7\l  %113 = add nuw nsw i32 %78, 3\l  %114 = getelementptr inbounds [64 x float], [64 x float] addrspace(3)*\l... @_ZZ16histogram_kernelPfS_S_iiiiiiiiiiE6s_lbin, i32 0, i32 %113\l  %115 = load float, float addrspace(3)* %114, align 4, !tbaa !7\l  %116 = getelementptr inbounds [64 x i32], [64 x i32] addrspace(3)*\l... @_ZZ16histogram_kernelPfS_S_iiiiiiiiiiE10s_lbin_pos, i32 0, i32 %113\l  %117 = load i32, i32 addrspace(3)* %116, align 4, !tbaa !11\l  %118 = add nsw i32 %117, %77\l  %119 = getelementptr inbounds [72 x float], [72 x float] addrspace(3)*\l... @_ZZ16histogram_kernelPfS_S_iiiiiiiiiiE6s_hist, i32 0, i32 %118\l  %120 = load float, float addrspace(3)* %119, align 4, !tbaa !7\l  %121 = fadd contract float %115, %120\l  store float %121, float addrspace(3)* %119, align 4, !tbaa !7\l  %122 = getelementptr inbounds [64 x float], [64 x float] addrspace(3)*\l... @_ZZ16histogram_kernelPfS_S_iiiiiiiiiiE6s_rbin, i32 0, i32 %113\l  %123 = load float, float addrspace(3)* %122, align 4, !tbaa !7\l  %124 = getelementptr inbounds [64 x i32], [64 x i32] addrspace(3)*\l... @_ZZ16histogram_kernelPfS_S_iiiiiiiiiiE10s_rbin_pos, i32 0, i32 %113\l  %125 = load i32, i32 addrspace(3)* %124, align 4, !tbaa !11\l  %126 = add nsw i32 %125, %77\l  %127 = getelementptr inbounds [72 x float], [72 x float] addrspace(3)*\l... @_ZZ16histogram_kernelPfS_S_iiiiiiiiiiE6s_hist, i32 0, i32 %126\l  %128 = load float, float addrspace(3)* %127, align 4, !tbaa !7\l  %129 = fadd contract float %123, %128\l  store float %129, float addrspace(3)* %127, align 4, !tbaa !7\l  %130 = add nuw nsw i32 %78, 4\l  %131 = getelementptr inbounds [64 x float], [64 x float] addrspace(3)*\l... @_ZZ16histogram_kernelPfS_S_iiiiiiiiiiE6s_lbin, i32 0, i32 %130\l  %132 = load float, float addrspace(3)* %131, align 16, !tbaa !7\l  %133 = getelementptr inbounds [64 x i32], [64 x i32] addrspace(3)*\l... @_ZZ16histogram_kernelPfS_S_iiiiiiiiiiE10s_lbin_pos, i32 0, i32 %130\l  %134 = load i32, i32 addrspace(3)* %133, align 16, !tbaa !11\l  %135 = add nsw i32 %134, %77\l  %136 = getelementptr inbounds [72 x float], [72 x float] addrspace(3)*\l... @_ZZ16histogram_kernelPfS_S_iiiiiiiiiiE6s_hist, i32 0, i32 %135\l  %137 = load float, float addrspace(3)* %136, align 4, !tbaa !7\l  %138 = fadd contract float %132, %137\l  store float %138, float addrspace(3)* %136, align 4, !tbaa !7\l  %139 = getelementptr inbounds [64 x float], [64 x float] addrspace(3)*\l... @_ZZ16histogram_kernelPfS_S_iiiiiiiiiiE6s_rbin, i32 0, i32 %130\l  %140 = load float, float addrspace(3)* %139, align 16, !tbaa !7\l  %141 = getelementptr inbounds [64 x i32], [64 x i32] addrspace(3)*\l... @_ZZ16histogram_kernelPfS_S_iiiiiiiiiiE10s_rbin_pos, i32 0, i32 %130\l  %142 = load i32, i32 addrspace(3)* %141, align 16, !tbaa !11\l  %143 = add nsw i32 %142, %77\l  %144 = getelementptr inbounds [72 x float], [72 x float] addrspace(3)*\l... @_ZZ16histogram_kernelPfS_S_iiiiiiiiiiE6s_hist, i32 0, i32 %143\l  %145 = load float, float addrspace(3)* %144, align 4, !tbaa !7\l  %146 = fadd contract float %140, %145\l  store float %146, float addrspace(3)* %144, align 4, !tbaa !7\l  %147 = add nuw nsw i32 %78, 5\l  %148 = getelementptr inbounds [64 x float], [64 x float] addrspace(3)*\l... @_ZZ16histogram_kernelPfS_S_iiiiiiiiiiE6s_lbin, i32 0, i32 %147\l  %149 = load float, float addrspace(3)* %148, align 4, !tbaa !7\l  %150 = getelementptr inbounds [64 x i32], [64 x i32] addrspace(3)*\l... @_ZZ16histogram_kernelPfS_S_iiiiiiiiiiE10s_lbin_pos, i32 0, i32 %147\l  %151 = load i32, i32 addrspace(3)* %150, align 4, !tbaa !11\l  %152 = add nsw i32 %151, %77\l  %153 = getelementptr inbounds [72 x float], [72 x float] addrspace(3)*\l... @_ZZ16histogram_kernelPfS_S_iiiiiiiiiiE6s_hist, i32 0, i32 %152\l  %154 = load float, float addrspace(3)* %153, align 4, !tbaa !7\l  %155 = fadd contract float %149, %154\l  store float %155, float addrspace(3)* %153, align 4, !tbaa !7\l  %156 = getelementptr inbounds [64 x float], [64 x float] addrspace(3)*\l... @_ZZ16histogram_kernelPfS_S_iiiiiiiiiiE6s_rbin, i32 0, i32 %147\l  %157 = load float, float addrspace(3)* %156, align 4, !tbaa !7\l  %158 = getelementptr inbounds [64 x i32], [64 x i32] addrspace(3)*\l... @_ZZ16histogram_kernelPfS_S_iiiiiiiiiiE10s_rbin_pos, i32 0, i32 %147\l  %159 = load i32, i32 addrspace(3)* %158, align 4, !tbaa !11\l  %160 = add nsw i32 %159, %77\l  %161 = getelementptr inbounds [72 x float], [72 x float] addrspace(3)*\l... @_ZZ16histogram_kernelPfS_S_iiiiiiiiiiE6s_hist, i32 0, i32 %160\l  %162 = load float, float addrspace(3)* %161, align 4, !tbaa !7\l  %163 = fadd contract float %157, %162\l  store float %163, float addrspace(3)* %161, align 4, !tbaa !7\l  %164 = add nuw nsw i32 %78, 6\l  %165 = getelementptr inbounds [64 x float], [64 x float] addrspace(3)*\l... @_ZZ16histogram_kernelPfS_S_iiiiiiiiiiE6s_lbin, i32 0, i32 %164\l  %166 = load float, float addrspace(3)* %165, align 8, !tbaa !7\l  %167 = getelementptr inbounds [64 x i32], [64 x i32] addrspace(3)*\l... @_ZZ16histogram_kernelPfS_S_iiiiiiiiiiE10s_lbin_pos, i32 0, i32 %164\l  %168 = load i32, i32 addrspace(3)* %167, align 8, !tbaa !11\l  %169 = add nsw i32 %168, %77\l  %170 = getelementptr inbounds [72 x float], [72 x float] addrspace(3)*\l... @_ZZ16histogram_kernelPfS_S_iiiiiiiiiiE6s_hist, i32 0, i32 %169\l  %171 = load float, float addrspace(3)* %170, align 4, !tbaa !7\l  %172 = fadd contract float %166, %171\l  store float %172, float addrspace(3)* %170, align 4, !tbaa !7\l  %173 = getelementptr inbounds [64 x float], [64 x float] addrspace(3)*\l... @_ZZ16histogram_kernelPfS_S_iiiiiiiiiiE6s_rbin, i32 0, i32 %164\l  %174 = load float, float addrspace(3)* %173, align 8, !tbaa !7\l  %175 = getelementptr inbounds [64 x i32], [64 x i32] addrspace(3)*\l... @_ZZ16histogram_kernelPfS_S_iiiiiiiiiiE10s_rbin_pos, i32 0, i32 %164\l  %176 = load i32, i32 addrspace(3)* %175, align 8, !tbaa !11\l  %177 = add nsw i32 %176, %77\l  %178 = getelementptr inbounds [72 x float], [72 x float] addrspace(3)*\l... @_ZZ16histogram_kernelPfS_S_iiiiiiiiiiE6s_hist, i32 0, i32 %177\l  %179 = load float, float addrspace(3)* %178, align 4, !tbaa !7\l  %180 = fadd contract float %174, %179\l  store float %180, float addrspace(3)* %178, align 4, !tbaa !7\l  %181 = add nuw nsw i32 %78, 7\l  %182 = getelementptr inbounds [64 x float], [64 x float] addrspace(3)*\l... @_ZZ16histogram_kernelPfS_S_iiiiiiiiiiE6s_lbin, i32 0, i32 %181\l  %183 = load float, float addrspace(3)* %182, align 4, !tbaa !7\l  %184 = getelementptr inbounds [64 x i32], [64 x i32] addrspace(3)*\l... @_ZZ16histogram_kernelPfS_S_iiiiiiiiiiE10s_lbin_pos, i32 0, i32 %181\l  %185 = load i32, i32 addrspace(3)* %184, align 4, !tbaa !11\l  %186 = add nsw i32 %185, %77\l  %187 = getelementptr inbounds [72 x float], [72 x float] addrspace(3)*\l... @_ZZ16histogram_kernelPfS_S_iiiiiiiiiiE6s_hist, i32 0, i32 %186\l  %188 = load float, float addrspace(3)* %187, align 4, !tbaa !7\l  %189 = fadd contract float %183, %188\l  store float %189, float addrspace(3)* %187, align 4, !tbaa !7\l  %190 = getelementptr inbounds [64 x float], [64 x float] addrspace(3)*\l... @_ZZ16histogram_kernelPfS_S_iiiiiiiiiiE6s_rbin, i32 0, i32 %181\l  %191 = load float, float addrspace(3)* %190, align 4, !tbaa !7\l  %192 = getelementptr inbounds [64 x i32], [64 x i32] addrspace(3)*\l... @_ZZ16histogram_kernelPfS_S_iiiiiiiiiiE10s_rbin_pos, i32 0, i32 %181\l  %193 = load i32, i32 addrspace(3)* %192, align 4, !tbaa !11\l  %194 = add nsw i32 %193, %77\l  %195 = getelementptr inbounds [72 x float], [72 x float] addrspace(3)*\l... @_ZZ16histogram_kernelPfS_S_iiiiiiiiiiE6s_hist, i32 0, i32 %194\l  %196 = load float, float addrspace(3)* %195, align 4, !tbaa !7\l  %197 = fadd contract float %191, %196\l  store float %197, float addrspace(3)* %195, align 4, !tbaa !7\l  br label %198\l}"];
	Node0x4ca59d0 -> Node0x4ca5c80;
	Node0x4ca5c80 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%198:\l198:                                              \l  %199 = sdiv i32 %32, %11\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %200 = mul nsw i32 %199, %9\l  %201 = add i32 %200, %21\l  %202 = sext i32 %201 to i64\l  %203 = getelementptr inbounds float, float addrspace(1)* %2, i64 %202\l  %204 = load float, float addrspace(3)* %72, align 4, !tbaa !7\l  %205 = atomicrmw fadd float addrspace(1)* %203, float %204\l... syncscope(\"agent-one-as\") monotonic, align 4\l  br i1 %73, label %206, label %214\l|{<s0>T|<s1>F}}"];
	Node0x4ca5c80:s0 -> Node0x4ca63e0;
	Node0x4ca5c80:s1 -> Node0x4ca03f0;
	Node0x4ca63e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%206:\l206:                                              \l  %207 = add nsw i32 %201, 64\l  %208 = sext i32 %207 to i64\l  %209 = getelementptr inbounds float, float addrspace(1)* %2, i64 %208\l  %210 = add nuw nsw i32 %21, 64\l  %211 = getelementptr inbounds [72 x float], [72 x float] addrspace(3)*\l... @_ZZ16histogram_kernelPfS_S_iiiiiiiiiiE6s_hist, i32 0, i32 %210\l  %212 = load float, float addrspace(3)* %211, align 4, !tbaa !7\l  %213 = atomicrmw fadd float addrspace(1)* %209, float %212\l... syncscope(\"agent-one-as\") monotonic, align 4\l  br label %214\l}"];
	Node0x4ca63e0 -> Node0x4ca03f0;
	Node0x4ca03f0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%214:\l214:                                              \l  ret void\l}"];
}
