{
  "$schema": "https://raw.githubusercontent.com/jsonresume/resume-schema/refs/heads/master/job-schema.json",
  "basics": {
    "name": "Keerthana Pamidimukkala",
    "label": "Signal & Power Integrity Engineer II (SI/PI) — Hardware Engineering",
    "email": "pamidimukkala.keerthana@gmail.com",
    "phone": "5732021630",
    "url": "https://resume.keerthana.io",
    "summary": "Signal Integrity / Power Integrity engineer (simulation-led) with senior-scope ownership of SI/PI analysis, high-speed interface validation, and design-review readiness. I focus on outcome-driven execution: translating simulation + lab evidence into clear design decisions, improving measurement throughput, and building reusable processes (templates, test benches, documentation) that help teams move faster with fewer re-spins.",
    "location": {
      "address": "13378 188th Ave SE",
      "postalCode": "98272",
      "city": "Monroe",
      "region": "WA",
      "countryCode": "US"
    },
    "profiles": [
      {
        "network": "LinkedIn",
        "username": "keerthanapamidimukkala",
        "url": "https://www.linkedin.com/in/keerthanapamidimukkala"
      }
    ]
  },
  "work": [
    {
      "name": "Microsoft",
      "position": "Signal Integrity Engineer II",
      "location": "Redmond, WA",
      "startDate": "2024-12",
      "endDate": "Present",
      "summary": "Lead simulation-driven SI/PI sign-off and close the loop with targeted lab correlation to drive layout/BOM decisions.",
      "highlights": [
        "Lead simulation-driven SI/PI sign-off (channel health, AC impedance, DC integrity), then close the loop with targeted lab correlation to drive layout/BOM decisions.",
        "Cost & BOM Optimization: Drive measurable cost reductions by validating component removal (e.g., eliminating Common Mode Chokes on MIPI interfaces) through rigorous simulation-measurement correlation.",
        "Drive DV/EV readiness by converting SI/PI findings into concrete mitigation actions, aligning owners, and keeping risk/closure status unambiguous.",
        "Own SI/PI analysis across high-speed links and PDNs; translate AC/DC results into actionable design guidance for readiness decisions.",
        "Improve lab data quality and throughput by tightening measurement workflows (calibration verification, fixture validation, traceability) and codifying repeatable practices.",
        "Lead cross-team technical discussions with a 'close-the-loop' approach: problem statement → evidence → decision → follow-up."
      ]
    },
    {
      "name": "Microsoft",
      "position": "Signal Integrity Engineer",
      "location": "Redmond, WA",
      "startDate": "2021-11",
      "endDate": "2024-12",
      "summary": "Increased program confidence by owning PI/PDN analysis and translating results into clear design guidance for GO/readiness decisions.",
      "highlights": [
        "Vendor Strategy & Tooling: Shaped Intel's simulation roadmap (e.g., transitioning iCAT to iPDS) to align vendor tooling releases with internal design workflows and platform timelines.",
        "Process Quality (ISO 9001): Led SI Design Lab technical audits (ISO 9001), establishing strict calibration/verification protocols that ensured measurement traceability and data integrity.",
        "Increased program confidence by owning PI/PDN analysis (AC/DC impedance and DC integrity checks) and translating results into clear design guidance for GO/readiness decisions.",
        "Reduced time-to-closure on compliance/debug issues by documenting edge-case behaviors (e.g., UFS/LPDDR5x spec alignment) and publishing clear test/analysis guidance.",
        "Standardized execution through disciplined collateral (simulation matrices, report updates, review inputs) so assumptions and remaining risk stay transparent.",
        "Clarified reporting definitions and analysis expectations (e.g., impedance interpretation) to unblock reviews and align cross-team decision-making."
      ]
    },
    {
      "name": "Microsoft",
      "position": "Signal Integrity Test Engineer",
      "location": "Redmond, WA",
      "startDate": "2019-06",
      "endDate": "2021-11",
      "summary": "Built correlation between measurement and models by generating/validating S-parameter inputs and applying de-embedding.",
      "highlights": [
        "Built correlation between measurement and models by generating/validating S-parameter inputs, applying de-embedding, and feeding findings back into simulation assumptions.",
        "Delivered reliable high-speed validation by pairing disciplined lab execution with correlation/triage practices that help teams converge on root cause faster.",
        "Executed and interpreted TX/RX measurements for common high-speed standards and correlated results to compliance specifications.",
        "Performed embedded measurements for multiple interfaces (e.g., PCIe/USB/MIPI/eMMC) to support correlation with simulations and guide debug direction.",
        "Improved measurement quality via de-embedding practices and careful fixture/test-point validation.",
        "Communicated crisp status and technical findings across cross-functional partners through regular updates and progress readouts."
      ]
    },
    {
      "name": "Microsoft (via Cascade Engineering Services)",
      "position": "Signal Integrity Test Engineer (Contractor)",
      "location": "Redmond, WA",
      "startDate": "2018-04",
      "endDate": "2018-12",
      "summary": "Executed high-speed SI validation in a production lab setting, focusing on repeatable measurements and clear reporting.",
      "highlights": [
        "Executed high-speed SI validation in a production lab setting, focusing on repeatable measurements, clear reporting, and fast debug turnaround.",
        "Supported compliance and interoperability testing workflows and troubleshoot test setups and application software issues.",
        "Contributed hands-on lab execution (rework/soldering as needed) to enable rapid iteration during bring-up and failure analysis.",
        "Strengthened reporting efficiency by building structured tracking of test status and matrices for cross-team visibility."
      ]
    },
    {
      "name": "Apple Inc.",
      "position": "Intern, Electromagnetic Compatibility (EMC) Design Engineering",
      "location": "Cupertino, CA",
      "startDate": "2017-02",
      "endDate": "2017-08",
      "summary": "Supported EMC compliance design/validation across products, including radiated/conducted emissions testing.",
      "highlights": [
        "Supported EMC compliance design/validation across products, including radiated/conducted emissions testing and ESD susceptibility evaluation.",
        "Helped standardize HDMI 2.1 cable test methods by evaluating and improving approaches to quantify cable quality.",
        "Built a MATLAB tool to aggregate and organize EMC test results over selectable time ranges to speed analysis and reporting.",
        "Collaborated with cross-functional Wireless Design partners; provided test-case inputs and regular progress updates."
      ]
    },
    {
      "name": "Missouri University of Science and Technology",
      "position": "Graduate Research Assistant, EMC Laboratory",
      "location": "Rolla, MO",
      "startDate": "2016-04",
      "endDate": "2017-01",
      "summary": "Validated and characterized analog CMOS circuits implemented in a test IC.",
      "highlights": [
        "Validated and characterized analog CMOS circuits implemented in a test IC; measured and simulated circuit response to ESD events and compared results.",
        "Performed IC-level immunity modeling by correlating post-layout simulation results with measured data and diagnosing faults through experimentation and careful analysis."
      ]
    }
  ],
  "education": [
    {
      "institution": "Missouri University of Science and Technology",
      "area": "Electrical Engineering",
      "studyType": "M.S.",
      "startDate": "2016-01",
      "endDate": "2017-12"
    },
    {
      "institution": "Jawaharlal Nehru Technological University",
      "area": "Electronics & Communication Engineering",
      "studyType": "B.Tech.",
      "startDate": "2011-08",
      "endDate": "2015-05"
    }
  ],
  "skills": [
    {
      "name": "Signal Integrity (SI)",
      "keywords": [
        "High-speed serial channel analysis",
        "Compliance channel simulation",
        "Channel margin analysis",
        "Simulation-measurement correlation"
      ]
    },
    {
      "name": "Power Integrity (PI/PDN)",
      "keywords": [
        "AC/DC PDN analysis",
        "Impedance sign-off",
        "IR-drop/DCR checks",
        "PI risk assessment",
        "Capacitor placement and optimization"
      ]
    },
    {
      "name": "High-speed Interfaces",
      "keywords": [
        "PCIe Gen 5",
        "Thunderbolt 5",
        "USB 4",
        "LPDDR5x",
        "DP 2.0",
        "HDMI 2.0",
        "MIPI",
        "UFS",
        "DDR/eMMC",
        "SPI",
        "UART",
        "I2C (validation + compliance context)"
      ]
    },
    {
      "name": "Measurement & Lab",
      "keywords": [
        "VNA",
        "TDR",
        "BERT",
        "Oscilloscope",
        "Spectrum analyzer",
        "Calibration/fixture verification",
        "De-embedding"
      ]
    },
    {
      "name": "Simulation & Modeling",
      "keywords": [
        "ANSYS EDT",
        "ANSYS SIwave",
        "Hyperlynx",
        "Simbeor",
        "PowerSI",
        "HFSS",
        "ADS",
        "Custom simulation SW (Intel, Qualcomm)",
        "Instrument-control workflows",
        "Report/matrix execution discipline"
      ]
    },
    {
      "name": "Research & Development",
      "keywords": [
        "Cross-product analyses",
        "Pre-layout insertion loss budget analyses",
        "Via optimization",
        "PCB layout editing",
        "Component placement optimization",
        "IBIS/IBIS-AMI model evaluation",
        "Tool comparison",
        "2.5D vs 3D simulation analysis"
      ]
    },
    {
      "name": "Process & Leadership",
      "keywords": [
        "Design reviews",
        "Risk mitigation",
        "Templates/matrices",
        "Documentation",
        "Cross-team alignment",
        "$ savings through minimizing/optimizing component usage"
      ]
    }
  ],
  "key_differentiators": {
    "summary": "Core pillars of my senior-scope engineering approach:",
    "points": [
      {
        "header": "Senior-Scope Ownership",
        "detail": "End-to-end ownership of SI/PI analysis, high-speed interface validation, and design-review readiness, operating beyond simple execution to drive program-level decisions."
      },
      {
        "header": "Outcome-Driven Execution",
        "detail": "Focus on translating simulation and lab evidence into concrete design decisions (BOM optimization, layout changes) rather than just generating data."
      },
      {
        "header": "Process Scalability",
        "detail": "Proven ability to build reusable processes, templates, and documentation (e.g., ISO 9001 audits, vendor tooling roadmaps) that enable teams to move faster with fewer re-spins."
      }
    ]
  }
}
