### 2020 年春季学期 COD 实验报告 & 代码

原项目/历史记录请见 https://github.com/ustcpetergu/USTC-COD-Labs/

- Lab1: ALU & sort
- Lab2: Regfile & RAM & FIFO
- Lab3: Single cycle CPU
- Lab4: Multiple cycle CPU
- Lab5: 5-stage pipeline CPU
- Lab6: CPU & UART on ebaz4205 (testing video in report.md)

Rebuild projects from TCL(for example):

```
vivado -mode batch -source lab6.tcl -tclargs --project_name lab6
```