set SCRIPTES_VERSION 2021.2
set CURRENT_VERSION [version -short]

if { [string first $SCRIPTES_VERSION $CURRENT_VERSION] == -1 } {
    puts "ERROR: This script was generated using Vivado $SCRIPTES_VERSION and is being run in $CURRENT_VERSION of Vivado.\n"
    exit 1
}

set DEVICE xcvc1902-vsvd1760-2MP-e-S
set MAX_THREADS 24

set SYNTH_TOP xilinx_dma_pcie_ep
set SIM_TOP board

set RUN_SIM false

proc reportCriticalPaths { FILENAME DELAYTYPE WLEVLE MAX_PATHS NWORST} {
    # Open the specified output file in write mode
    set FILEHANDLE [open $FILENAME w]
    # Write the current date and CSV format to a file header
    puts $FILEHANDLE "#\n# File created on [clock format [clock seconds]]\n#\n"
    puts $FILEHANDLE "Startpoint,Endpoint,DelayType,Slack,#Levels,#LUTs"
    # The $path variable contains a Timing Path object.
    set ERR 0
    foreach path [get_timing_paths -$DELAYTYPE -max_paths $MAX_PATHS -nworst $NWORST] {
        if { [get_property SLACK $path] < 0 } {
            set LUTS [get_cells -filter {REF_NAME =~ LUT*} -of_object $path]
            set STARTPOINT [get_property STARTPOINT_PIN $path]
            set ENDPOINT [get_property ENDPOINT_PIN $path]
            set SLACK [get_property SLACK $path]
            set LEVELS [get_property LOGIC_LEVELS $path]
            puts $FILEHANDLE "$STARTPOINT,$ENDPOINT,$DELAYTYPE,$SLACK,$LEVELS,[llength $LUTS]"
            if { [string match "WARNING" $WLEVLE] } {
                puts "WARNING: $DELAYTYPE timing violation."
            } else {
                puts "ERROR: $DELAYTYPE timing violation."
                incr ERR
            }
        }
    }
    close $FILEHANDLE
    puts "CSV file $FILENAME has been created.\n"
    if { $ERR > 0 } {
        puts "ERROR: $DELAYTYPE timing closure failed."
        exit 1
    }
    return 0
}; # End PROC


set ROOTDIR [pwd]
set WORKDIR $ROOTDIR/work
set LOGDIR $ROOTDIR/work/log

file mkdir $WORKDIR
file mkdir $LOGDIR

cd $WORKDIR

create_project -in_memory -part $DEVICE
set_param general.maxThreads $MAX_THREADS
set_property XPM_LIBRARIES {XPM_CDC XPM_FIFO XPM_MEMORY} [current_project]
set_property default_lib xil_defaultlib [current_project]

# add source file
read_verilog -library xil_defaultlib [glob $ROOTDIR/src/hdl/*.v]
read_verilog -library xil_defaultlib -sv [glob $ROOTDIR/src/hdl/*.sv]

# rebuild IP
foreach FILE [glob $ROOTDIR/src/ip/*.tcl] {
    source $FILE
}
generate_target all [get_ips]
synth_ip [get_ips]
# finish rebuild IP

# rebuild block design
source $ROOTDIR/src/bd/build_mrmac.tcl
source $ROOTDIR/src/bd/build_xdma.tcl
generate_target all [get_files $WORKDIR/.srcs/sources_1/bd/mrmac_subsystem/mrmac_subsystem.bd]
generate_target all [get_files $WORKDIR/.srcs/sources_1/bd/xdma_endpoint/xdma_endpoint.bd]
# finish rebuild block design


if { $RUN_SIM } {
# start simulation
# add testbench file
    read_verilog -library xil_defaultlib [glob $ROOTDIR/src/tb/*.v]
    read_verilog -library xil_defaultlib [glob $ROOTDIR/src/tb/*.vh]

    source $ROOTDIR/src/bd/build_xdma_tb.tcl
    generate_target all [get_files $WORKDIR/.srcs/sources_1/bd/xdma_rootcomplex/xdma_rootcomplex.bd]

    save_project_as sim $WORKDIR -force
    set_property top $SIM_TOP [get_fileset sim_1]
    launch_simulation -simset sim_1 -mode behavioral
    run all
}
# finish simulation

read_xdc [glob $ROOTDIR/src/xdc/*.xdc]

synth_design -top $SYNTH_TOP -part $DEVICE
write_checkpoint -force $LOGDIR/post_synth
report_utilization -file $LOGDIR/post_synth_util.rpt
report_timing -sort_by group -max_paths 100 -path_type summary -file $LOGDIR/post_synth_timing.rpt

reportCriticalPaths $LOGDIR/post_synth_hold_critpath_report.csv hold WARNING 50 1
reportCriticalPaths $LOGDIR/post_synth_setup_critpath_report.csv setup ERROR 50 1

# tcl check violation
report_qor_assessment -file $LOGDIR/post_synth_qor_assessment.rpt
report_qor_suggestions -file $LOGDIR/post_synth_qor_suggestions.rpt

opt_design
place_design
phys_opt_design
write_checkpoint -force $LOGDIR/post_place

route_design
write_checkpoint -force $LOGDIR/post_route
report_timing_summary -file $LOGDIR/post_route_timing_summary.rpt
report_timing -sort_by group -max_paths 100 -path_type summary -file $LOGDIR/post_route_timing.rpt
report_utilization -file $LOGDIR/post_route_util.rpt

reportCriticalPaths $LOGDIR/post_route_hold_critpath_report.csv hold ERROR 50 1
reportCriticalPaths $LOGDIR/post_route_setup_critpath_report.csv setup ERROR 50 1

report_qor_assessment -file $LOGDIR/post_route_qor_assessment.rpt
report_qor_suggestions -file $LOGDIR/post_route_qor_suggestions.rpt
report_cdc -file $LOGDIR/post_route_cdc.rpt

# write_verilog -force $WORKDIR/imp_netlist.v
# write_xdc -no_fixed_only -force $WORKDIR/imp.xdc

# write_bitstream -file $WORKDIR/bitstream.bit

