<root><simulation><result_generated_time />2023-05-17 19:06:19<layer><layer_spec />{'B': 1, 'K': 16, 'C': 256, 'OY': 3, 'OX': 3, 'IY': 9, 'IX': 9, 'FY': 3, 'FX': 3, 'SY': 3, 'SX': 3, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />331776<total_data_size_element />{'W': 36864, 'I': 20736, 'O': 144}<total_data_reuse />{'W': 9, 'I': 16.0, 'O': 2304}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['K_2', 'OY_15']}, {'Row': ['C_8', 'K_2', 'OY_2']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />3360</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [64, 1, 1], 'I': [18, 1, 1], 'O': [288, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 3)], [('OY', 3)]], [[('K', 8)], [('C', 2), ('K', 4)]], [], []]<I />[[[('K', 8)], [('K', 4)]], [[('OY', 3)], [('C', 2), ('OY', 3)]], [], []]<O />[[[], [('C', 2)]], [[('K', 8), ('OY', 3)], [('K', 4), ('OY', 3)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[], [('FY', 3), ('C', 2), ('FX', 3), ('C', 64), ('OX', 3)], []]<I />[[], [('FY', 3), ('C', 2), ('FX', 3), ('C', 64), ('OX', 3)], []]<O />[[('FY', 3), ('C', 2), ('FX', 3), ('C', 64)], [('OX', 3)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [9.0, 1, 3, 1], 'I': [32.0, 1.0, 1.0, 1.0], 'O': [2.0, 1152, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [8, 589824, 589824], 'I': [8, 497664, 497664], 'O': [8, 6912, 6912], 'O_partial': [8, 0, 0], 'O_final': [0, 6912, 6912]}<actual_mem_utilization_individual />{'W': [0.02, 0.02, 0.0], 'I': [0.02, 0.01, 0.0], 'O': [0.02, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.03, 0.0], 'I': [0.02, 0.03, 0.0], 'O': [0.02, 0.03, 0.0]}<effective_mem_size_bit />{'W': [8, 589824, 589824], 'I': [8, 497664, 497664], 'O': [8, 2304, 6912], 'O_partial': [8, 0, 0], 'O_final': [0, 2304, 6912]}<total_unit_count />{'W': [576, 64, 1, 1], 'I': [576, 18, 1, 1], 'O': [576, 288, 1, 1]}<unique_unit_count />{'W': [64, 64, 1, 1], 'I': [18, 18, 1, 1], 'O': [288, 288, 1, 1]}<duplicate_unit_count />{'W': [9.0, 1.0, 1.0, 1.0], 'I': [32.0, 1.0, 1.0, 1.0], 'O': [2.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[110592, 110592], [110592, 36864], [36864, 0]]<I />[[20736, 20736], [20736, 20736], [20736, 0]]<O />[[(165744, 165888), (144, 0)], [(0, 144), (144, 0)], [(0, 144), (0, 0)]]<O_partial />[[(165744, 165888), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (144, 0)], [(0, 144), (144, 0)], [(0, 144), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[13824, 13824], [1728, 576], [144, 0]]<I />[[2592, 2592], [324, 324], [81, 0]]<O />[[(20718, 20736), (18, 0)], [(0, 2), (2, 0)], [(0, 1), (0, 0)]]<O_partial />[([20718, 20736], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [18, 0]), ([0, 2], [2, 0]), ([0, 1], [0, 0])]</mem_access_count_word><mac_count><active />331776<idle />258048</mac_count></basic_info><energy><total_energy />738791.3<mem_energy_breakdown><W />[9.7, 235.4, 191.8]<I />[1.8, 64.2, 107.9]<O />[14.5, 0.4, 0.7]</mem_energy_breakdown><MAC_energy><active_MAC />725262.3<idle_MAC />12902.4<total />738164.7000000001</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.3483<utilization_without_data_loading />0.5625<utilization_spatial />0.5625<utilization_temporal_with_data_loading />0.6192<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />5581<latency_cycle_without_data_loading />3456<ideal_computing_cycle />3456<data_loading><load_cycle_total />2125<load_cycle_individual />{'W': [1, 1152, 0], 'I': [1, 972, 0]}<load_cycle_combined />{'W': 1152, 'I': 972}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-3455], [-3455, 0], [-3456, -3456]], 'I': [[-3455], [-3455, -3455], [-3456, -3456]], 'O': [[-3456], [-3456, -3444], [-3442, -3453]]}<mem_stall_cycle_shared />{'W': [[-3455], [-3455, 0], [0, 0]], 'I': [[-3455], [-3455, 0], [0, 0]], 'O': [[-3456], [-3456, -3444], [-3442, -3453]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 589824, 589824], 'I': [8, 497664, 497664], 'O': [8, 6912, 6912], 'O_partial': [8, 0, 0], 'O_final': [0, 6912, 6912]}<data_size_each_level_total />{'W': [512, 589824, 589824], 'I': [144, 497664, 497664], 'O': [2304, 6912, 6912]}<loop_cycles_each_level />{'W': [1, 3456, 3456], 'I': [1, 3456, 3456], 'O': [1152, 3456, 3456]}<top_ir_loop_size />{'W': [1, 3, 1], 'I': [1, 1, 1], 'O': [1152, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [512.0, 170.7], [170.7, 170.7]], 'I': [[8.0, 8.0], [144.0, 144.0], [144.0, 144.0]], 'O': [[8.0, 0.0], [2.0, 2.0], [2.0, 2.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [512.0, 512.0], [512.0, 170.7]], 'I': [[8.0, 8.0], [144.0, 144.0], [144.0, 144.0]], 'O': [[8.0, 8.0], [2304.0, 2.0], [2.0, 2.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [512.0, 170.7], [170.7, 0]], 'I': [[8.0, 8.0], [144.0, 144.0], [144.0, 0]], 'O': [[8.0, 0.0], [2.0, 2.0], [2.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [658.0, 316.7], [314.7, 2.0]], 'I': [[8.0, 8.0], [658.0, 316.7], [314.7, 2.0]], 'O': [[8.0, 0.0], [658.0, 316.7], [314.7, 2.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 3456], [1, 1, 3456], [3456, 3456, 1]], 'I': [[1, 1, 3456], [1, 1, 3456], [3456, 3456, 1]], 'O': [[1, 1, 3456], [1152, 1152, 3], [3456, 3456, 1]]}<trans_time_real />{'W': [[0, 1, 3456], [[0, 1, 3456], [1, 1, 3456]], [[1152, 3456, 1], [288, 3456, 1]]], 'I': [[0, 1, 3456], [[0, 1, 3456], [0, 1, 3456]], [[972, 3456, 1], [243, 3456, 1]]], 'O': [[0, 1, 3456], [[0, 1152, 3], [4, 1152, 3]], [[14, 3456, 1], [3, 3456, 1]]]}<single_stall_cycle />{'W': [[-1], [-1, 0], [-2304, -3168]], 'I': [[-1], [-1, -1], [-2484, -3213]], 'O': [[-1], [-1152, -1148], [-3442, -3453]]}<single_stall_count />{'W': [3455, 3455, 0], 'I': [3455, 3455, 0], 'O': [3456, 3, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [3455, 0], 'I': [0, 0], 'O': [12, 14]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [14, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-1, -3456], [-3444, -3442]], 1: [[-3456, -3456], [-3442, -3456]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.8<mem_area />120.6<mem_area_percentage />99.8 %</area></results><elapsed_time_second />0</simulation></root>