// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// *****************************************************************************
// This file contains a Verilog test bench template that is freely editable to  
// suit user's needs .Comments are provided in each section to help the user    
// fill out necessary details.                                                  
// *****************************************************************************
// Generated on "05/05/2024 21:36:52"
                                                                                
// Verilog Test Bench template for design : tm_0827_chap6
// 
// Simulation tool : ModelSim (Verilog)
// 

`timescale 1 ns/ 1 ns
module py_1810_6_test();
// constants                                           
// general purpose registers

// test vector input registers

reg clk;
reg en;
// wires                                               
wire CLK;
wire [1:0]  Q;
wire [3:0]  Y;
wire [6:0]  codeout;
wire [2:0]  seg;

// assign statements (if any)                          
py_1810_6 i1 (
// port map - connection between master ports and signals/registers   
	.CLK(CLK),
	.Q(Q),
	.Y(Y),
	.clk(clk),
	.codeout(codeout),
	.en(en),
	.seg(seg)
);
initial                                                
begin                                                  
// code that executes only once                        
// insert code here --> begin                          
	clk=0;
	en=1;
	#4000000
	en=0;
	#1000000
	en=1;																		
// --> end                                             
$display("Running testbench");                       
end                                                    
always #10 clk=~clk;                                                
// optional sensitivity list                           
// @(event1 or event2 or .... eventn)                  
                                              
endmodule
