//Copyright (C)2014-2024 Gowin Semiconductor Corporation.
//All rights reserved.

INTRODUCTION:
The document contains two main sections: Timing Report Directory and Core Timing Report.

============================================================
Note:Timing Report Directory

1. Timing Message
2. Timing Summaries
	2.1 STA Tool Run Summary
	2.2 Clock Summary
	2.3 Max Frequency Summary
	2.4 Total Negative Slack Summary
3. Timing Details
	3.1 Path Slacks Table
		3.1.1 Setup Paths Table
		3.1.2 Hold Paths Table
		3.1.3 Recovery Paths Table
		3.1.4 Removal Paths Table
	3.2 Minimum Pulse Width Table
	3.3 Timing Report By Analysis Type
		3.3.1 Setup Analysis Report
		3.3.2 Hold Analysis Report
		3.3.3 Recovery Analysis Report
		3.3.4 Removal Analysis Report
	3.4 Minimum Pulse Width Report
	3.5 High Fanout Nets Report
	3.6 Route Congestions Report
	3.7 Timing Exceptions Report
		3.7.1 Setup Analysis Report
		3.7.2 Hold Analysis Report
		3.7.3 Recovery Analysis Report
		3.7.4 Recovery Analysis Report
	3.8 Timing Constraints Report

============================================================

Note:Core Timing Report

1. Timing Messages
<Report Title>: Timing Analysis Report
<Design File>: C:\Users\GuilhermeY\Github\GowinFPGA\GowinProjects\Neo_Data_acquisition_ADC\impl\gwsynthesis\Neo_Acquisition.vg
<Physical Constraints File>: C:\Users\GuilhermeY\Github\GowinFPGA\GowinProjects\Neo_Data_acquisition_ADC\src\PSRAM_UART_pins.cst
<Timing Constraints File>: C:\Users\GuilhermeY\Github\GowinFPGA\GowinProjects\Neo_Data_acquisition_ADC\src\Neo_Acquisition.sdc
<Tool Version>: V1.9.9.01 (64-bit)
<Part Number>: GW1NZ-LV1QN48C6/I5
<Device>: GW1NZ-1
<Created Time>: Fri Apr 11 07:42:39 2025


2. Timing Summaries
2.1 STA Tool Run Summary
<Setup Delay Model>:Slow 1.14V 85C C6/I5
<Hold Delay Model>:Fast 1.26V 0C C6/I5
<Numbers of Paths Analyzed>:2712
<Numbers of Endpoints Analyzed>:1322
<Numbers of Falling Endpoints>:116
<Numbers of Setup Violated Endpoints>:0
<Numbers of Hold Violated Endpoints>:0

2.2 Clock Summary
                Clock Name                    Type      Period    Frequency   Rise     Fall        Source       Master            Objects           
 ========================================= =========== ========= =========== ======= ======== ================ ========= ========================== 
  sys_clk                                   Base        37.037    27.000MHz   0.000   18.519                              sys_clk_ibuf/I            
  clk2/rpll_inst/CLKOUT.default_gen_clk     Generated   16.667    60.000MHz   0.000   8.333    sys_clk_ibuf/I   sys_clk   clk2/rpll_inst/CLKOUT     
  clk2/rpll_inst/CLKOUTP.default_gen_clk    Generated   16.667    60.000MHz   0.000   8.333    sys_clk_ibuf/I   sys_clk   clk2/rpll_inst/CLKOUTP    
  clk2/rpll_inst/CLKOUTD.default_gen_clk    Generated   100.000   10.000MHz   0.000   50.000   sys_clk_ibuf/I   sys_clk   clk2/rpll_inst/CLKOUTD    
  clk2/rpll_inst/CLKOUTD3.default_gen_clk   Generated   50.000    20.000MHz   0.000   25.000   sys_clk_ibuf/I   sys_clk   clk2/rpll_inst/CLKOUTD3   

2.3 Max Frequency Summary
  NO.                 Clock Name                 Constraint    Actual Fmax    Level   Entity  
 ===== ======================================== ============= ============== ======= ======== 
  1     clk2/rpll_inst/CLKOUT.default_gen_clk    60.000(MHz)   60.704(MHz)    5       TOP     
  2     clk2/rpll_inst/CLKOUTD.default_gen_clk   10.000(MHz)   304.242(MHz)   2       TOP     
No timing paths to get frequency of sys_clk!
No timing paths to get frequency of clk2/rpll_inst/CLKOUTP.default_gen_clk!
No timing paths to get frequency of clk2/rpll_inst/CLKOUTD3.default_gen_clk!

2.4 Total Negative Slack Summary
                Clock Name                  Analysis Type   EndPoints TNS   Number of EndPoints  
 ========================================= =============== =============== ===================== 
  sys_clk                                   setup           0.000           0                    
  sys_clk                                   hold            0.000           0                    
  clk2/rpll_inst/CLKOUT.default_gen_clk     setup           0.000           0                    
  clk2/rpll_inst/CLKOUT.default_gen_clk     hold            0.000           0                    
  clk2/rpll_inst/CLKOUTP.default_gen_clk    setup           0.000           0                    
  clk2/rpll_inst/CLKOUTP.default_gen_clk    hold            0.000           0                    
  clk2/rpll_inst/CLKOUTD.default_gen_clk    setup           0.000           0                    
  clk2/rpll_inst/CLKOUTD.default_gen_clk    hold            0.000           0                    
  clk2/rpll_inst/CLKOUTD3.default_gen_clk   setup           0.000           0                    
  clk2/rpll_inst/CLKOUTD3.default_gen_clk   hold            0.000           0                    


3. Timing Details
3.1 Path Slacks Table
3.1.1 Setup Paths Table
<Report Command>:report_timing -setup -max_paths 25 -max_common_paths 1
  Path Number   Path Slack               From Node                                To Node                                    From Clock                                   To Clock                    Relation   Clock Skew   Data Delay  
 ============= ============ =================================== ============================================ =========================================== =========================================== ========== ============ ============ 
  1             0.097        initialize/spi_start_s1/Q           initialize/PSRAM_com/counter_4_s0/D          clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   8.333      -0.019       7.855       
  2             0.373        initialize/spi_start_s1/Q           initialize/PSRAM_com/counter_3_s0/D          clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   8.333      -0.019       7.579       
  3             0.619        initialize/spi_start_s1/Q           initialize/PSRAM_com/counter_0_s0/D          clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   8.333      -0.019       7.333       
  4             0.619        initialize/spi_start_s1/Q           initialize/PSRAM_com/counter_2_s0/D          clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   8.333      -0.019       7.333       
  5             0.683        initialize/spi_start_s1/Q           initialize/PSRAM_com/ended_s2/CE             clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   8.333      -0.019       7.625       
  6             1.134        read_write_0_s2/Q                   initialize/PSRAM_com/n595_s0/CE              clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   8.333      -0.019       7.175       
  7             1.134        read_write_0_s2/Q                   initialize/PSRAM_com/n594_s0/CE              clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   8.333      -0.019       7.175       
  8             1.207        initialize/spi_start_s1/Q           initialize/PSRAM_com/mem_sio_reg_0_s0/D      clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   8.333      -0.019       6.745       
  9             1.288        initialize/spi_start_s1/Q           initialize/PSRAM_com/ended_s2/D              clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   8.333      -0.019       6.664       
  10            1.297        initialize/PSRAM_com/fifo_rd_s0/Q   fifo_inst/count_7_s1/D                       clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   8.333      0.019        6.618       
  11            1.502        read_write_0_s2/Q                   initialize/PSRAM_com/n634_s0/CE              clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   8.333      -0.019       6.807       
  12            1.502        read_write_0_s2/Q                   initialize/PSRAM_com/n596_s0/CE              clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   8.333      -0.019       6.807       
  13            1.685        initialize/PSRAM_com/fifo_rd_s0/Q   fifo_inst/count_6_s1/D                       clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   8.333      0.019        6.230       
  14            1.954        read_write_0_s2/Q                   initialize/PSRAM_com/n634_s0/D               clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   8.333      -0.019       5.998       
  15            2.182        initialize/PSRAM_com/fifo_rd_s0/Q   address_acq_17_s0/CE                         clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   8.333      0.019        6.089       
  16            2.182        initialize/PSRAM_com/fifo_rd_s0/Q   address_acq_18_s0/CE                         clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   8.333      0.019        6.089       
  17            2.208        initialize/PSRAM_com/fifo_rd_s0/Q   address_acq_14_s0/CE                         clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   8.333      0.019        6.063       
  18            2.208        initialize/PSRAM_com/fifo_rd_s0/Q   address_acq_19_s0/CE                         clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   8.333      0.019        6.063       
  19            2.208        initialize/PSRAM_com/fifo_rd_s0/Q   address_acq_20_s0/CE                         clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   8.333      0.019        6.063       
  20            2.208        initialize/PSRAM_com/fifo_rd_s0/Q   address_acq_21_s0/CE                         clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   8.333      0.019        6.063       
  21            2.283        initialize/PSRAM_com/ended_s2/Q     com_start_s0/D                               clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   8.333      0.019        5.631       
  22            2.373        initialize/PSRAM_com/fifo_rd_s0/Q   fifo_inst/count_5_s1/D                       clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   8.333      0.019        5.542       
  23            2.394        initialize/spi_start_s1/Q           initialize/PSRAM_com/burst_counter_0_s0/CE   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   8.333      -0.019       5.915       
  24            2.394        initialize/spi_start_s1/Q           initialize/PSRAM_com/burst_counter_2_s0/CE   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   8.333      -0.019       5.915       
  25            2.430        initialize/PSRAM_com/fifo_rd_s0/Q   fifo_inst/count_4_s1/D                       clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   8.333      0.019        5.485       

3.1.2 Hold Paths Table
<Report Command>:report_timing -hold -max_paths 25 -max_common_paths 1
  Path Number   Path Slack                     From Node                                           To Node                                          From Clock                                   To Clock                    Relation   Clock Skew   Data Delay  
 ============= ============ =============================================== ====================================================== ============================================ =========================================== ========== ============ ============ 
  1             0.556        debuttonA/sync_button_debounced/resync_2_s0/Q   debuttonA/sync_button_debounced/button_once_s0/RESET   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.571       
  2             0.564        UART1/byteReady_s1/Q                            UART1/flag_acq_s0/CE                                   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.579       
  3             0.570        UART1/buffer[8]_0_s0/Q                          UART1/samples_before_8_s0/D                            clk2/rpll_inst/CLKOUT.default_gen_clk:[R]    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.570       
  4             0.570        UART1/buffer[8]_3_s0/Q                          UART1/samples_before_11_s0/D                           clk2/rpll_inst/CLKOUT.default_gen_clk:[R]    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.570       
  5             0.570        UART1/buffer[7]_4_s0/Q                          UART1/samples_before_20_s0/D                           clk2/rpll_inst/CLKOUT.default_gen_clk:[R]    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.570       
  6             0.570        UART1/buffer[5]_2_s0/Q                          UART1/samples_after_10_s0/D                            clk2/rpll_inst/CLKOUT.default_gen_clk:[R]    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.570       
  7             0.570        UART1/buffer[5]_7_s0/Q                          UART1/samples_after_15_s0/D                            clk2/rpll_inst/CLKOUT.default_gen_clk:[R]    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.570       
  8             0.570        PP_post_process/read_cmp_s0/Q                   send_uart_s0/D                                         clk2/rpll_inst/CLKOUT.default_gen_clk:[R]    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.570       
  9             0.572        initialize/PSRAM_com/data_out_6_s0/Q            initialize/PSRAM_com/data_out_10_s0/D                  clk2/rpll_inst/CLKOUT.default_gen_clk:[F]    clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   0.000      0.000        0.572       
  10            0.572        initialize/PSRAM_com/data_out_7_s0/Q            initialize/PSRAM_com/data_out_11_s0/D                  clk2/rpll_inst/CLKOUT.default_gen_clk:[F]    clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   0.000      0.000        0.572       
  11            0.574        UART1/dataIn_6_s0/Q                             UART1/buffer[8]_6_s0/D                                 clk2/rpll_inst/CLKOUT.default_gen_clk:[R]    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.574       
  12            0.574        UART1/dataIn_2_s0/Q                             UART1/dataIn_1_s0/D                                    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.574       
  13            0.576        UART1/dataIn_0_s0/Q                             UART1/buffer[8]_0_s0/D                                 clk2/rpll_inst/CLKOUT.default_gen_clk:[R]    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.576       
  14            0.576        UART1/dataIn_3_s0/Q                             UART1/dataIn_2_s0/D                                    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.576       
  15            0.577        UART1/dataIn_5_s0/Q                             UART1/dataIn_4_s0/D                                    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.577       
  16            0.688        ADC_submodule/adc_data_5_s0/Q                   fifo_inst/fifo_mem_fifo_mem_0_0_s/DI[5]                clk2/rpll_inst/CLKOUTD.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      -0.058       0.862       
  17            0.688        ADC_submodule/adc_data_0_s0/Q                   fifo_inst/fifo_mem_fifo_mem_0_0_s/DI[0]                clk2/rpll_inst/CLKOUTD.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      -0.058       0.862       
  18            0.707        ADC_submodule/adc_data_10_s0/Q                  fifo_inst/fifo_mem_fifo_mem_0_0_s/DI[10]               clk2/rpll_inst/CLKOUTD.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      -0.058       0.881       
  19            0.707        ADC_submodule/adc_data_9_s0/Q                   fifo_inst/fifo_mem_fifo_mem_0_0_s/DI[9]                clk2/rpll_inst/CLKOUTD.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      -0.058       0.881       
  20            0.707        ADC_submodule/adc_data_11_s0/Q                  fifo_inst/fifo_mem_fifo_mem_0_0_s/DI[11]               clk2/rpll_inst/CLKOUTD.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      -0.058       0.881       
  21            0.707        ADC_submodule/adc_data_1_s0/Q                   fifo_inst/fifo_mem_fifo_mem_0_0_s/DI[1]                clk2/rpll_inst/CLKOUTD.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      -0.058       0.881       
  22            0.708        initialize/PSRAM_com/burst_counter_6_s0/Q       initialize/PSRAM_com/burst_counter_6_s0/D              clk2/rpll_inst/CLKOUT.default_gen_clk:[F]    clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   0.000      0.000        0.708       
  23            0.708        UART1/rxCounter_2_s1/Q                          UART1/rxCounter_2_s1/D                                 clk2/rpll_inst/CLKOUT.default_gen_clk:[R]    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  24            0.708        UART1/txCounter_3_s2/Q                          UART1/txCounter_3_s2/D                                 clk2/rpll_inst/CLKOUT.default_gen_clk:[R]    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  25            0.708        UART1/txCounter_10_s2/Q                         UART1/txCounter_10_s2/D                                clk2/rpll_inst/CLKOUT.default_gen_clk:[R]    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       

3.1.3 Recovery Paths Table
<Report Command>:report_timing -recovery -max_paths 25 -max_common_paths 1
  Path Number   Path Slack    From Node                    To Node                                   From Clock                                   To Clock                    Relation   Clock Skew   Data Delay  
 ============= ============ ============= ========================================== =========================================== =========================================== ========== ============ ============ 
  1             14.344       rst_PP_s0/Q   PP_post_process/read_pointer_0_s7/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        2.279       
  2             14.344       rst_PP_s0/Q   PP_post_process/read_pointer_3_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        2.279       
  3             14.344       rst_PP_s0/Q   PP_post_process/read_pointer_4_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        2.279       
  4             14.344       rst_PP_s0/Q   PP_post_process/read_pointer_5_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        2.279       
  5             14.344       rst_PP_s0/Q   PP_post_process/read_pointer_6_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        2.279       
  6             14.344       rst_PP_s0/Q   PP_post_process/d_flag_write_s0/CLEAR      clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        2.279       
  7             14.354       rst_PP_s0/Q   PP_post_process/last_switch_s0/CLEAR       clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        2.270       
  8             14.817       rst_PP_s0/Q   PP_post_process/buffer_select_s2/CLEAR     clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        1.806       
  9             14.817       rst_PP_s0/Q   PP_post_process/write_pointer_7_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        1.806       
  10            14.817       rst_PP_s0/Q   PP_post_process/write_pointer_6_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        1.806       
  11            14.827       rst_PP_s0/Q   PP_post_process/read_pointer_1_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        1.796       
  12            14.827       rst_PP_s0/Q   PP_post_process/read_pointer_2_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        1.796       
  13            14.987       rst_PP_s0/Q   PP_post_process/read_cmp_s0/CLEAR          clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        1.636       
  14            14.987       rst_PP_s0/Q   PP_post_process/d_flag_read_s0/CLEAR       clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        1.636       
  15            14.994       rst_PP_s0/Q   PP_post_process/read_pointer_7_s10/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        1.630       
  16            14.994       rst_PP_s0/Q   PP_post_process/write_pointer_0_s7/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        1.630       
  17            14.994       rst_PP_s0/Q   PP_post_process/write_pointer_3_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        1.630       
  18            14.994       rst_PP_s0/Q   PP_post_process/write_pointer_4_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        1.630       
  19            14.994       rst_PP_s0/Q   PP_post_process/write_pointer_5_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        1.630       
  20            15.003       rst_PP_s0/Q   PP_post_process/write_pointer_1_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        1.621       
  21            15.003       rst_PP_s0/Q   PP_post_process/write_pointer_2_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        1.621       
  22            15.337       rst_PP_s0/Q   PP_post_process/stop_PP_s0/CLEAR           clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        1.286       

3.1.4 Removal Paths Table
<Report Command>:report_timing -removal -max_paths 25 -max_common_paths 1
  Path Number   Path Slack    From Node                    To Node                                   From Clock                                   To Clock                    Relation   Clock Skew   Data Delay  
 ============= ============ ============= ========================================== =========================================== =========================================== ========== ============ ============ 
  1             0.873        rst_PP_s0/Q   PP_post_process/write_pointer_1_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.888       
  2             0.873        rst_PP_s0/Q   PP_post_process/write_pointer_2_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.888       
  3             0.881        rst_PP_s0/Q   PP_post_process/read_pointer_7_s10/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.896       
  4             0.881        rst_PP_s0/Q   PP_post_process/write_pointer_0_s7/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.896       
  5             0.881        rst_PP_s0/Q   PP_post_process/write_pointer_3_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.896       
  6             0.881        rst_PP_s0/Q   PP_post_process/write_pointer_4_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.896       
  7             0.881        rst_PP_s0/Q   PP_post_process/write_pointer_5_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.896       
  8             0.883        rst_PP_s0/Q   PP_post_process/read_cmp_s0/CLEAR          clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.898       
  9             0.883        rst_PP_s0/Q   PP_post_process/d_flag_read_s0/CLEAR       clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.898       
  10            0.896        rst_PP_s0/Q   PP_post_process/stop_PP_s0/CLEAR           clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.911       
  11            1.097        rst_PP_s0/Q   PP_post_process/read_pointer_1_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.112       
  12            1.097        rst_PP_s0/Q   PP_post_process/read_pointer_2_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.112       
  13            1.103        rst_PP_s0/Q   PP_post_process/buffer_select_s2/CLEAR     clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.118       
  14            1.103        rst_PP_s0/Q   PP_post_process/write_pointer_7_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.118       
  15            1.103        rst_PP_s0/Q   PP_post_process/write_pointer_6_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.118       
  16            1.156        rst_PP_s0/Q   PP_post_process/last_switch_s0/CLEAR       clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.171       
  17            1.163        rst_PP_s0/Q   PP_post_process/read_pointer_0_s7/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.178       
  18            1.163        rst_PP_s0/Q   PP_post_process/read_pointer_3_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.178       
  19            1.163        rst_PP_s0/Q   PP_post_process/read_pointer_4_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.178       
  20            1.163        rst_PP_s0/Q   PP_post_process/read_pointer_5_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.178       
  21            1.163        rst_PP_s0/Q   PP_post_process/read_pointer_6_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.178       
  22            1.163        rst_PP_s0/Q   PP_post_process/d_flag_write_s0/CLEAR      clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.178       

3.2 Minimum Pulse Width Table
Report Command:report_min_pulse_width -nworst 10 -detail
  Number   Slack   Actual Width   Required Width        Type                         Clock                                  Objects                 
 ======== ======= ============== ================ ================= ======================================= ======================================= 
  1        7.005   8.255          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   d_com_start_s0                         
  2        7.005   8.255          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   d_flag_acq_s0                          
  3        7.005   8.255          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   n1634_s0                               
  4        7.005   8.255          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   n1642_s0                               
  5        7.005   8.255          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   read_5_s0                              
  6        7.005   8.255          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   address_acq_18_s0                      
  7        7.005   8.255          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   samples_after_adjusted_20_s0           
  8        7.005   8.255          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   UART1/buffer[8]_0_s0                   
  9        7.005   8.255          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   initialize/PSRAM_com/address_reg_8_s0  
  10       7.005   8.255          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   initialize/PSRAM_com/address_reg_9_s0  

3.3 Timing Report By Analysis Type
3.3.1 Setup Analysis Report
Report Command:report_timing -setup -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : 0.097
Data Arrival Time : 10.482
Data Required Time: 10.579
From              : spi_start_s1
To                : counter_4_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383    2.383   tCL    RR   572      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627    0.244   tNET   RR   1        R9C19[2][A]   initialize/spi_start_s1/CLK            
  3.085    0.458   tC2Q   RF   4        R9C19[2][A]   initialize/spi_start_s1/Q              
  4.716    1.631   tNET   FF   1        R3C17[0][B]   initialize/PSRAM_com/n515_s2/I1        
  5.538    0.822   tINS   FF   8        R3C17[0][B]   initialize/PSRAM_com/n515_s2/F         
  6.375    0.838   tNET   FF   1        R4C16[0][B]   initialize/PSRAM_com/n548_s8/I3        
  7.197    0.822   tINS   FF   2        R4C16[0][B]   initialize/PSRAM_com/n548_s8/F         
  8.023    0.825   tNET   FF   1        R4C18[1][B]   initialize/PSRAM_com/n550_s2/I2        
  8.845    0.822   tINS   FF   3        R4C18[1][B]   initialize/PSRAM_com/n550_s2/F         
  9.660    0.815   tNET   FF   1        R3C17[1][B]   initialize/PSRAM_com/n550_s1/I2        
  10.482   0.822   tINS   FF   1        R3C17[1][B]   initialize/PSRAM_com/n550_s1/F         
  10.482   0.000   tNET   FF   1        R3C17[1][B]   initialize/PSRAM_com/counter_4_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  8.333    8.333                                       active clock edge time                 
  8.333    0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  10.716   2.383    tCL    FF   572      PLL_R         clk2/rpll_inst/CLKOUT                  
  10.979   0.262    tNET   FF   1        R3C17[1][B]   initialize/PSRAM_com/counter_4_s0/CLK  
  10.579   -0.400   tSu         1        R3C17[1][B]   initialize/PSRAM_com/counter_4_s0      

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 8.333
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 3.288 41.858%, 
                    route: 4.109 52.307%, 
                    tC2Q: 0.458 5.835%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path2						
Path Summary:
Slack             : 0.373
Data Arrival Time : 10.206
Data Required Time: 10.579
From              : spi_start_s1
To                : counter_3_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383    2.383   tCL    RR   572      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627    0.244   tNET   RR   1        R9C19[2][A]   initialize/spi_start_s1/CLK            
  3.085    0.458   tC2Q   RF   4        R9C19[2][A]   initialize/spi_start_s1/Q              
  4.716    1.631   tNET   FF   1        R3C17[0][B]   initialize/PSRAM_com/n515_s2/I1        
  5.538    0.822   tINS   FF   8        R3C17[0][B]   initialize/PSRAM_com/n515_s2/F         
  6.375    0.838   tNET   FF   1        R4C16[0][B]   initialize/PSRAM_com/n548_s8/I3        
  7.197    0.822   tINS   FF   2        R4C16[0][B]   initialize/PSRAM_com/n548_s8/F         
  7.692    0.495   tNET   FF   1        R4C18[3][A]   initialize/PSRAM_com/n548_s7/I2        
  8.753    1.061   tINS   FR   3        R4C18[3][A]   initialize/PSRAM_com/n548_s7/F         
  9.174    0.421   tNET   RR   1        R5C18[1][A]   initialize/PSRAM_com/n551_s1/I0        
  10.206   1.032   tINS   RF   1        R5C18[1][A]   initialize/PSRAM_com/n551_s1/F         
  10.206   0.000   tNET   FF   1        R5C18[1][A]   initialize/PSRAM_com/counter_3_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  8.333    8.333                                       active clock edge time                 
  8.333    0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  10.716   2.383    tCL    FF   572      PLL_R         clk2/rpll_inst/CLKOUT                  
  10.979   0.262    tNET   FF   1        R5C18[1][A]   initialize/PSRAM_com/counter_3_s0/CLK  
  10.579   -0.400   tSu         1        R5C18[1][A]   initialize/PSRAM_com/counter_3_s0      

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 8.333
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 3.737 49.308%, 
                    route: 3.384 44.644%, 
                    tC2Q: 0.458 6.048%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path3						
Path Summary:
Slack             : 0.619
Data Arrival Time : 9.960
Data Required Time: 10.579
From              : spi_start_s1
To                : counter_0_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   572      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627   0.244   tNET   RR   1        R9C19[2][A]   initialize/spi_start_s1/CLK            
  3.085   0.458   tC2Q   RF   4        R9C19[2][A]   initialize/spi_start_s1/Q              
  4.716   1.631   tNET   FF   1        R3C17[0][B]   initialize/PSRAM_com/n515_s2/I1        
  5.538   0.822   tINS   FF   8        R3C17[0][B]   initialize/PSRAM_com/n515_s2/F         
  6.375   0.838   tNET   FF   1        R4C16[0][B]   initialize/PSRAM_com/n548_s8/I3        
  7.197   0.822   tINS   FF   2        R4C16[0][B]   initialize/PSRAM_com/n548_s8/F         
  8.023   0.825   tNET   FF   1        R4C18[1][B]   initialize/PSRAM_com/n550_s2/I2        
  8.845   0.822   tINS   FF   3        R4C18[1][B]   initialize/PSRAM_com/n550_s2/F         
  8.861   0.016   tNET   FF   1        R4C18[2][A]   initialize/PSRAM_com/n554_s1/I2        
  9.960   1.099   tINS   FF   1        R4C18[2][A]   initialize/PSRAM_com/n554_s1/F         
  9.960   0.000   tNET   FF   1        R4C18[2][A]   initialize/PSRAM_com/counter_0_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  8.333    8.333                                       active clock edge time                 
  8.333    0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  10.716   2.383    tCL    FF   572      PLL_R         clk2/rpll_inst/CLKOUT                  
  10.979   0.262    tNET   FF   1        R4C18[2][A]   initialize/PSRAM_com/counter_0_s0/CLK  
  10.579   -0.400   tSu         1        R4C18[2][A]   initialize/PSRAM_com/counter_0_s0      

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 8.333
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 3.565 48.614%, 
                    route: 3.310 45.136%, 
                    tC2Q: 0.458 6.250%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path4						
Path Summary:
Slack             : 0.619
Data Arrival Time : 9.960
Data Required Time: 10.579
From              : spi_start_s1
To                : counter_2_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   572      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627   0.244   tNET   RR   1        R9C19[2][A]   initialize/spi_start_s1/CLK            
  3.085   0.458   tC2Q   RF   4        R9C19[2][A]   initialize/spi_start_s1/Q              
  4.716   1.631   tNET   FF   1        R3C17[0][B]   initialize/PSRAM_com/n515_s2/I1        
  5.538   0.822   tINS   FF   8        R3C17[0][B]   initialize/PSRAM_com/n515_s2/F         
  6.375   0.838   tNET   FF   1        R4C16[0][B]   initialize/PSRAM_com/n548_s8/I3        
  7.197   0.822   tINS   FF   2        R4C16[0][B]   initialize/PSRAM_com/n548_s8/F         
  8.023   0.825   tNET   FF   1        R4C18[1][B]   initialize/PSRAM_com/n550_s2/I2        
  8.845   0.822   tINS   FF   3        R4C18[1][B]   initialize/PSRAM_com/n550_s2/F         
  8.861   0.016   tNET   FF   1        R4C18[0][A]   initialize/PSRAM_com/n552_s1/I3        
  9.960   1.099   tINS   FF   1        R4C18[0][A]   initialize/PSRAM_com/n552_s1/F         
  9.960   0.000   tNET   FF   1        R4C18[0][A]   initialize/PSRAM_com/counter_2_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  8.333    8.333                                       active clock edge time                 
  8.333    0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  10.716   2.383    tCL    FF   572      PLL_R         clk2/rpll_inst/CLKOUT                  
  10.979   0.262    tNET   FF   1        R4C18[0][A]   initialize/PSRAM_com/counter_2_s0/CLK  
  10.579   -0.400   tSu         1        R4C18[0][A]   initialize/PSRAM_com/counter_2_s0      

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 8.333
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 3.565 48.614%, 
                    route: 3.310 45.136%, 
                    tC2Q: 0.458 6.250%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path5						
Path Summary:
Slack             : 0.683
Data Arrival Time : 10.252
Data Required Time: 10.935
From              : spi_start_s1
To                : ended_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383    2.383   tCL    RR   572      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627    0.244   tNET   RR   1        R9C19[2][A]   initialize/spi_start_s1/CLK            
  3.085    0.458   tC2Q   RF   4        R9C19[2][A]   initialize/spi_start_s1/Q              
  4.716    1.631   tNET   FF   1        R3C17[0][B]   initialize/PSRAM_com/n515_s2/I1        
  5.538    0.822   tINS   FF   8        R3C17[0][B]   initialize/PSRAM_com/n515_s2/F         
  6.375    0.838   tNET   FF   1        R4C16[0][B]   initialize/PSRAM_com/n548_s8/I3        
  7.197    0.822   tINS   FF   2        R4C16[0][B]   initialize/PSRAM_com/n548_s8/F         
  7.692    0.495   tNET   FF   1        R4C18[3][A]   initialize/PSRAM_com/n548_s7/I2        
  8.791    1.099   tINS   FF   3        R4C18[3][A]   initialize/PSRAM_com/n548_s7/F         
  9.291    0.500   tNET   FF   1        R5C18[3][B]   initialize/PSRAM_com/n548_s3/I2        
  9.916    0.625   tINS   FR   1        R5C18[3][B]   initialize/PSRAM_com/n548_s3/F         
  10.252   0.336   tNET   RR   1        R5C18[0][B]   initialize/PSRAM_com/ended_s2/CE       

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  8.333    8.333                                       active clock edge time                 
  8.333    0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  10.716   2.383    tCL    FF   572      PLL_R         clk2/rpll_inst/CLKOUT                  
  10.979   0.262    tNET   FF   1        R5C18[0][B]   initialize/PSRAM_com/ended_s2/CLK      
  10.935   -0.043   tSu         1        R5C18[0][B]   initialize/PSRAM_com/ended_s2          

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 8.333
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 3.368 44.168%, 
                    route: 3.799 49.821%, 
                    tC2Q: 0.458 6.011%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path6						
Path Summary:
Slack             : 1.134
Data Arrival Time : 9.801
Data Required Time: 10.935
From              : read_write_0_s2
To                : n595_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   572      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627   0.244   tNET   RR   1        R3C15[0][B]   read_write_0_s2/CLK                    
  3.085   0.458   tC2Q   RF   4        R3C15[0][B]   read_write_0_s2/Q                      
  4.235   1.150   tNET   FF   1        R4C15[3][A]   initialize/PSRAM_com/n621_s11/I0       
  5.057   0.822   tINS   FF   5        R4C15[3][A]   initialize/PSRAM_com/n621_s11/F        
  5.553   0.496   tNET   FF   1        R4C17[0][B]   initialize/PSRAM_com/n633_s2/I3        
  6.375   0.822   tINS   FF   1        R4C17[0][B]   initialize/PSRAM_com/n633_s2/F         
  6.380   0.005   tNET   FF   1        R4C17[1][B]   initialize/PSRAM_com/n633_s0/I2        
  7.479   1.099   tINS   FF   3        R4C17[1][B]   initialize/PSRAM_com/n633_s0/F         
  8.294   0.814   tNET   FF   1        R5C18[0][A]   initialize/PSRAM_com/n616_s0/I3        
  9.096   0.802   tINS   FR   4        R5C18[0][A]   initialize/PSRAM_com/n616_s0/F         
  9.801   0.706   tNET   RR   1        R5C17[1][B]   initialize/PSRAM_com/n595_s0/CE        

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  8.333    8.333                                       active clock edge time                 
  8.333    0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  10.716   2.383    tCL    FF   572      PLL_R         clk2/rpll_inst/CLKOUT                  
  10.979   0.262    tNET   FF   1        R5C17[1][B]   initialize/PSRAM_com/n595_s0/CLK       
  10.935   -0.043   tSu         1        R5C17[1][B]   initialize/PSRAM_com/n595_s0           

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 8.333
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 3.545 49.410%, 
                    route: 3.171 44.201%, 
                    tC2Q: 0.458 6.388%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path7						
Path Summary:
Slack             : 1.134
Data Arrival Time : 9.801
Data Required Time: 10.935
From              : read_write_0_s2
To                : n594_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   572      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627   0.244   tNET   RR   1        R3C15[0][B]   read_write_0_s2/CLK                    
  3.085   0.458   tC2Q   RF   4        R3C15[0][B]   read_write_0_s2/Q                      
  4.235   1.150   tNET   FF   1        R4C15[3][A]   initialize/PSRAM_com/n621_s11/I0       
  5.057   0.822   tINS   FF   5        R4C15[3][A]   initialize/PSRAM_com/n621_s11/F        
  5.553   0.496   tNET   FF   1        R4C17[0][B]   initialize/PSRAM_com/n633_s2/I3        
  6.375   0.822   tINS   FF   1        R4C17[0][B]   initialize/PSRAM_com/n633_s2/F         
  6.380   0.005   tNET   FF   1        R4C17[1][B]   initialize/PSRAM_com/n633_s0/I2        
  7.479   1.099   tINS   FF   3        R4C17[1][B]   initialize/PSRAM_com/n633_s0/F         
  8.294   0.814   tNET   FF   1        R5C18[0][A]   initialize/PSRAM_com/n616_s0/I3        
  9.096   0.802   tINS   FR   4        R5C18[0][A]   initialize/PSRAM_com/n616_s0/F         
  9.801   0.706   tNET   RR   1        R5C17[1][A]   initialize/PSRAM_com/n594_s0/CE        

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  8.333    8.333                                       active clock edge time                 
  8.333    0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  10.716   2.383    tCL    FF   572      PLL_R         clk2/rpll_inst/CLKOUT                  
  10.979   0.262    tNET   FF   1        R5C17[1][A]   initialize/PSRAM_com/n594_s0/CLK       
  10.935   -0.043   tSu         1        R5C17[1][A]   initialize/PSRAM_com/n594_s0           

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 8.333
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 3.545 49.410%, 
                    route: 3.171 44.201%, 
                    tC2Q: 0.458 6.388%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path8						
Path Summary:
Slack             : 1.207
Data Arrival Time : 9.372
Data Required Time: 10.579
From              : spi_start_s1
To                : mem_sio_reg_0_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                    
 ======= ======= ====== ==== ======== ============= ========================================= 
  0.000   0.000                                      active clock edge time                   
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   572      PLL_R         clk2/rpll_inst/CLKOUT                    
  2.627   0.244   tNET   RR   1        R9C19[2][A]   initialize/spi_start_s1/CLK              
  3.085   0.458   tC2Q   RF   4        R9C19[2][A]   initialize/spi_start_s1/Q                
  4.545   1.460   tNET   FF   1        R3C18[3][B]   initialize/PSRAM_com/mem_ce_d_s/I1       
  5.171   0.626   tINS   FF   9        R3C18[3][B]   initialize/PSRAM_com/mem_ce_d_s/F        
  6.015   0.843   tNET   FF   1        R4C19[2][A]   initialize/PSRAM_com/n512_s8/I1          
  7.047   1.032   tINS   FF   1        R4C19[2][A]   initialize/PSRAM_com/n512_s8/F           
  7.052   0.005   tNET   FF   1        R4C19[3][B]   initialize/PSRAM_com/n512_s3/I3          
  7.854   0.802   tINS   FR   1        R4C19[3][B]   initialize/PSRAM_com/n512_s3/F           
  8.273   0.419   tNET   RR   1        R4C18[1][A]   initialize/PSRAM_com/n512_s0/I2          
  9.372   1.099   tINS   RF   1        R4C18[1][A]   initialize/PSRAM_com/n512_s0/F           
  9.372   0.000   tNET   FF   1        R4C18[1][A]   initialize/PSRAM_com/mem_sio_reg_0_s0/D  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                     
 ======== ======== ====== ==== ======== ============= =========================================== 
  8.333    8.333                                       active clock edge time                     
  8.333    0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk      
  10.716   2.383    tCL    FF   572      PLL_R         clk2/rpll_inst/CLKOUT                      
  10.979   0.262    tNET   FF   1        R4C18[1][A]   initialize/PSRAM_com/mem_sio_reg_0_s0/CLK  
  10.579   -0.400   tSu         1        R4C18[1][A]   initialize/PSRAM_com/mem_sio_reg_0_s0      

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 8.333
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 3.559 52.765%, 
                    route: 2.728 40.440%, 
                    tC2Q: 0.458 6.795%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path9						
Path Summary:
Slack             : 1.288
Data Arrival Time : 9.291
Data Required Time: 10.579
From              : spi_start_s1
To                : ended_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   572      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627   0.244   tNET   RR   1        R9C19[2][A]   initialize/spi_start_s1/CLK            
  3.085   0.458   tC2Q   RF   4        R9C19[2][A]   initialize/spi_start_s1/Q              
  4.716   1.631   tNET   FF   1        R3C17[0][B]   initialize/PSRAM_com/n515_s2/I1        
  5.538   0.822   tINS   FF   8        R3C17[0][B]   initialize/PSRAM_com/n515_s2/F         
  6.375   0.838   tNET   FF   1        R4C16[0][B]   initialize/PSRAM_com/n548_s8/I3        
  7.197   0.822   tINS   FF   2        R4C16[0][B]   initialize/PSRAM_com/n548_s8/F         
  7.692   0.495   tNET   FF   1        R4C18[3][A]   initialize/PSRAM_com/n548_s7/I2        
  8.791   1.099   tINS   FF   3        R4C18[3][A]   initialize/PSRAM_com/n548_s7/F         
  9.291   0.500   tNET   FF   1        R5C18[0][B]   initialize/PSRAM_com/ended_s2/D        

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  8.333    8.333                                       active clock edge time                 
  8.333    0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  10.716   2.383    tCL    FF   572      PLL_R         clk2/rpll_inst/CLKOUT                  
  10.979   0.262    tNET   FF   1        R5C18[0][B]   initialize/PSRAM_com/ended_s2/CLK      
  10.579   -0.400   tSu         1        R5C18[0][B]   initialize/PSRAM_com/ended_s2          

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 8.333
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 2.743 41.161%, 
                    route: 3.463 51.962%, 
                    tC2Q: 0.458 6.878%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path10						
Path Summary:
Slack             : 1.297
Data Arrival Time : 17.597
Data Required Time: 18.893
From              : fifo_rd_s0
To                : count_7_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  8.333    8.333                                      active clock edge time                 
  8.333    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  10.716   2.383   tCL    FF   572      PLL_R         clk2/rpll_inst/CLKOUT                  
  10.979   0.262   tNET   FF   1        R3C16[1][A]   initialize/PSRAM_com/fifo_rd_s0/CLK    
  11.437   0.458   tC2Q   FF   8        R3C16[1][A]   initialize/PSRAM_com/fifo_rd_s0/Q      
  13.398   1.961   tNET   FF   1        R8C19[1][B]   fifo_inst/n104_1_s1/I1                 
  14.220   0.822   tINS   FF   1        R8C19[1][B]   fifo_inst/n104_1_s1/F                  
  15.672   1.453   tNET   FF   2        R8C18[0][A]   fifo_inst/n160_1_s/CIN                 
  15.729   0.057   tINS   FF   1        R8C18[0][A]   fifo_inst/n160_1_s/COUT                
  15.729   0.000   tNET   FF   2        R8C18[0][B]   fifo_inst/n159_1_s/CIN                 
  15.786   0.057   tINS   FF   1        R8C18[0][B]   fifo_inst/n159_1_s/COUT                
  15.786   0.000   tNET   FF   2        R8C18[1][A]   fifo_inst/n158_1_s/CIN                 
  15.843   0.057   tINS   FF   1        R8C18[1][A]   fifo_inst/n158_1_s/COUT                
  15.843   0.000   tNET   FF   2        R8C18[1][B]   fifo_inst/n157_1_s/CIN                 
  15.900   0.057   tINS   FF   1        R8C18[1][B]   fifo_inst/n157_1_s/COUT                
  15.900   0.000   tNET   FF   2        R8C18[2][A]   fifo_inst/n156_1_s/CIN                 
  15.957   0.057   tINS   FF   1        R8C18[2][A]   fifo_inst/n156_1_s/COUT                
  15.957   0.000   tNET   FF   2        R8C18[2][B]   fifo_inst/n155_1_s/CIN                 
  16.014   0.057   tINS   FF   1        R8C18[2][B]   fifo_inst/n155_1_s/COUT                
  16.014   0.000   tNET   FF   2        R8C19[0][A]   fifo_inst/n154_1_s/CIN                 
  16.071   0.057   tINS   FF   1        R8C19[0][A]   fifo_inst/n154_1_s/COUT                
  16.071   0.000   tNET   FF   2        R8C19[0][B]   fifo_inst/n153_1_s/CIN                 
  16.634   0.563   tINS   FF   1        R8C19[0][B]   fifo_inst/n153_1_s/SUM                 
  17.597   0.962   tNET   FF   1        R8C19[2][B]   fifo_inst/count_7_s1/D                 

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  16.667   16.667                                      active clock edge time                 
  16.667   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  19.050   2.383    tCL    RR   572      PLL_R         clk2/rpll_inst/CLKOUT                  
  19.293   0.244    tNET   RR   1        R8C19[2][B]   fifo_inst/count_7_s1/CLK               
  18.893   -0.400   tSu         1        R8C19[2][B]   fifo_inst/count_7_s1                   

Path Statistics:
Clock Skew: -0.019
Setup Relationship: 8.333
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)
Arrival Data Path Delay: (cell: 1.784 26.957%, 
                    route: 4.376 66.117%, 
                    tC2Q: 0.458 6.926%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path11						
Path Summary:
Slack             : 1.502
Data Arrival Time : 9.434
Data Required Time: 10.935
From              : read_write_0_s2
To                : n634_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   572      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627   0.244   tNET   RR   1        R3C15[0][B]   read_write_0_s2/CLK                    
  3.085   0.458   tC2Q   RF   4        R3C15[0][B]   read_write_0_s2/Q                      
  4.235   1.150   tNET   FF   1        R4C15[3][A]   initialize/PSRAM_com/n621_s11/I0       
  5.057   0.822   tINS   FF   5        R4C15[3][A]   initialize/PSRAM_com/n621_s11/F        
  5.553   0.496   tNET   FF   1        R4C17[0][B]   initialize/PSRAM_com/n633_s2/I3        
  6.375   0.822   tINS   FF   1        R4C17[0][B]   initialize/PSRAM_com/n633_s2/F         
  6.380   0.005   tNET   FF   1        R4C17[1][B]   initialize/PSRAM_com/n633_s0/I2        
  7.479   1.099   tINS   FF   3        R4C17[1][B]   initialize/PSRAM_com/n633_s0/F         
  8.294   0.814   tNET   FF   1        R5C18[0][A]   initialize/PSRAM_com/n616_s0/I3        
  9.096   0.802   tINS   FR   4        R5C18[0][A]   initialize/PSRAM_com/n616_s0/F         
  9.434   0.338   tNET   RR   1        R5C18[2][B]   initialize/PSRAM_com/n634_s0/CE        

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  8.333    8.333                                       active clock edge time                 
  8.333    0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  10.716   2.383    tCL    FF   572      PLL_R         clk2/rpll_inst/CLKOUT                  
  10.979   0.262    tNET   FF   1        R5C18[2][B]   initialize/PSRAM_com/n634_s0/CLK       
  10.935   -0.043   tSu         1        R5C18[2][B]   initialize/PSRAM_com/n634_s0           

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 8.333
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 3.545 52.079%, 
                    route: 2.804 41.188%, 
                    tC2Q: 0.458 6.733%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path12						
Path Summary:
Slack             : 1.502
Data Arrival Time : 9.434
Data Required Time: 10.935
From              : read_write_0_s2
To                : n596_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   572      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627   0.244   tNET   RR   1        R3C15[0][B]   read_write_0_s2/CLK                    
  3.085   0.458   tC2Q   RF   4        R3C15[0][B]   read_write_0_s2/Q                      
  4.235   1.150   tNET   FF   1        R4C15[3][A]   initialize/PSRAM_com/n621_s11/I0       
  5.057   0.822   tINS   FF   5        R4C15[3][A]   initialize/PSRAM_com/n621_s11/F        
  5.553   0.496   tNET   FF   1        R4C17[0][B]   initialize/PSRAM_com/n633_s2/I3        
  6.375   0.822   tINS   FF   1        R4C17[0][B]   initialize/PSRAM_com/n633_s2/F         
  6.380   0.005   tNET   FF   1        R4C17[1][B]   initialize/PSRAM_com/n633_s0/I2        
  7.479   1.099   tINS   FF   3        R4C17[1][B]   initialize/PSRAM_com/n633_s0/F         
  8.294   0.814   tNET   FF   1        R5C18[0][A]   initialize/PSRAM_com/n616_s0/I3        
  9.096   0.802   tINS   FR   4        R5C18[0][A]   initialize/PSRAM_com/n616_s0/F         
  9.434   0.338   tNET   RR   1        R5C18[2][A]   initialize/PSRAM_com/n596_s0/CE        

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  8.333    8.333                                       active clock edge time                 
  8.333    0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  10.716   2.383    tCL    FF   572      PLL_R         clk2/rpll_inst/CLKOUT                  
  10.979   0.262    tNET   FF   1        R5C18[2][A]   initialize/PSRAM_com/n596_s0/CLK       
  10.935   -0.043   tSu         1        R5C18[2][A]   initialize/PSRAM_com/n596_s0           

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 8.333
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 3.545 52.079%, 
                    route: 2.804 41.188%, 
                    tC2Q: 0.458 6.733%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path13						
Path Summary:
Slack             : 1.685
Data Arrival Time : 17.209
Data Required Time: 18.893
From              : fifo_rd_s0
To                : count_6_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  8.333    8.333                                      active clock edge time                 
  8.333    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  10.716   2.383   tCL    FF   572      PLL_R         clk2/rpll_inst/CLKOUT                  
  10.979   0.262   tNET   FF   1        R3C16[1][A]   initialize/PSRAM_com/fifo_rd_s0/CLK    
  11.437   0.458   tC2Q   FF   8        R3C16[1][A]   initialize/PSRAM_com/fifo_rd_s0/Q      
  13.398   1.961   tNET   FF   1        R8C19[1][B]   fifo_inst/n104_1_s1/I1                 
  14.220   0.822   tINS   FF   1        R8C19[1][B]   fifo_inst/n104_1_s1/F                  
  15.672   1.453   tNET   FF   2        R8C18[0][A]   fifo_inst/n160_1_s/CIN                 
  15.729   0.057   tINS   FF   1        R8C18[0][A]   fifo_inst/n160_1_s/COUT                
  15.729   0.000   tNET   FF   2        R8C18[0][B]   fifo_inst/n159_1_s/CIN                 
  15.786   0.057   tINS   FF   1        R8C18[0][B]   fifo_inst/n159_1_s/COUT                
  15.786   0.000   tNET   FF   2        R8C18[1][A]   fifo_inst/n158_1_s/CIN                 
  15.843   0.057   tINS   FF   1        R8C18[1][A]   fifo_inst/n158_1_s/COUT                
  15.843   0.000   tNET   FF   2        R8C18[1][B]   fifo_inst/n157_1_s/CIN                 
  15.900   0.057   tINS   FF   1        R8C18[1][B]   fifo_inst/n157_1_s/COUT                
  15.900   0.000   tNET   FF   2        R8C18[2][A]   fifo_inst/n156_1_s/CIN                 
  15.957   0.057   tINS   FF   1        R8C18[2][A]   fifo_inst/n156_1_s/COUT                
  15.957   0.000   tNET   FF   2        R8C18[2][B]   fifo_inst/n155_1_s/CIN                 
  16.014   0.057   tINS   FF   1        R8C18[2][B]   fifo_inst/n155_1_s/COUT                
  16.014   0.000   tNET   FF   2        R8C19[0][A]   fifo_inst/n154_1_s/CIN                 
  16.577   0.563   tINS   FF   1        R8C19[0][A]   fifo_inst/n154_1_s/SUM                 
  17.209   0.631   tNET   FF   1        R8C19[2][A]   fifo_inst/count_6_s1/D                 

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  16.667   16.667                                      active clock edge time                 
  16.667   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  19.050   2.383    tCL    RR   572      PLL_R         clk2/rpll_inst/CLKOUT                  
  19.293   0.244    tNET   RR   1        R8C19[2][A]   fifo_inst/count_6_s1/CLK               
  18.893   -0.400   tSu         1        R8C19[2][A]   fifo_inst/count_6_s1                   

Path Statistics:
Clock Skew: -0.019
Setup Relationship: 8.333
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)
Arrival Data Path Delay: (cell: 1.727 27.720%, 
                    route: 4.045 64.923%, 
                    tC2Q: 0.458 7.357%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path14						
Path Summary:
Slack             : 1.954
Data Arrival Time : 8.624
Data Required Time: 10.579
From              : read_write_0_s2
To                : n634_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   572      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627   0.244   tNET   RR   1        R3C15[0][B]   read_write_0_s2/CLK                    
  3.085   0.458   tC2Q   RF   4        R3C15[0][B]   read_write_0_s2/Q                      
  4.235   1.150   tNET   FF   1        R4C15[3][A]   initialize/PSRAM_com/n621_s11/I0       
  5.057   0.822   tINS   FF   5        R4C15[3][A]   initialize/PSRAM_com/n621_s11/F        
  5.553   0.496   tNET   FF   1        R4C17[0][B]   initialize/PSRAM_com/n633_s2/I3        
  6.375   0.822   tINS   FF   1        R4C17[0][B]   initialize/PSRAM_com/n633_s2/F         
  6.380   0.005   tNET   FF   1        R4C17[1][B]   initialize/PSRAM_com/n633_s0/I2        
  7.479   1.099   tINS   FF   3        R4C17[1][B]   initialize/PSRAM_com/n633_s0/F         
  8.624   1.145   tNET   FF   1        R5C18[2][B]   initialize/PSRAM_com/n634_s0/D         

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  8.333    8.333                                       active clock edge time                 
  8.333    0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  10.716   2.383    tCL    FF   572      PLL_R         clk2/rpll_inst/CLKOUT                  
  10.979   0.262    tNET   FF   1        R5C18[2][B]   initialize/PSRAM_com/n634_s0/CLK       
  10.579   -0.400   tSu         1        R5C18[2][B]   initialize/PSRAM_com/n634_s0           

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 8.333
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 2.743 45.735%, 
                    route: 2.796 46.623%, 
                    tC2Q: 0.458 7.642%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path15						
Path Summary:
Slack             : 2.182
Data Arrival Time : 17.068
Data Required Time: 19.250
From              : fifo_rd_s0
To                : address_acq_17_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======= ====== ==== ======== ============== ======================================= 
  8.333    8.333                                       active clock edge time                 
  8.333    0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  10.716   2.383   tCL    FF   572      PLL_R          clk2/rpll_inst/CLKOUT                  
  10.979   0.262   tNET   FF   1        R3C16[1][A]    initialize/PSRAM_com/fifo_rd_s0/CLK    
  11.437   0.458   tC2Q   FF   8        R3C16[1][A]    initialize/PSRAM_com/fifo_rd_s0/Q      
  12.897   1.460   tNET   FF   1        R4C11[3][A]    i_21_s4/I1                             
  13.522   0.625   tINS   FR   38       R4C11[3][A]    i_21_s4/F                              
  17.068   3.546   tNET   RR   1        R10C15[2][A]   address_acq_17_s0/CE                   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======== ====== ==== ======== ============== ======================================= 
  16.667   16.667                                       active clock edge time                 
  16.667   0.000                                        clk2/rpll_inst/CLKOUT.default_gen_clk  
  19.050   2.383    tCL    RR   572      PLL_R          clk2/rpll_inst/CLKOUT                  
  19.293   0.244    tNET   RR   1        R10C15[2][A]   address_acq_17_s0/CLK                  
  19.250   -0.043   tSu         1        R10C15[2][A]   address_acq_17_s0                      

Path Statistics:
Clock Skew: -0.019
Setup Relationship: 8.333
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)
Arrival Data Path Delay: (cell: 0.625 10.264%, 
                    route: 5.006 82.209%, 
                    tC2Q: 0.458 7.527%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path16						
Path Summary:
Slack             : 2.182
Data Arrival Time : 17.068
Data Required Time: 19.250
From              : fifo_rd_s0
To                : address_acq_18_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======= ====== ==== ======== ============== ======================================= 
  8.333    8.333                                       active clock edge time                 
  8.333    0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  10.716   2.383   tCL    FF   572      PLL_R          clk2/rpll_inst/CLKOUT                  
  10.979   0.262   tNET   FF   1        R3C16[1][A]    initialize/PSRAM_com/fifo_rd_s0/CLK    
  11.437   0.458   tC2Q   FF   8        R3C16[1][A]    initialize/PSRAM_com/fifo_rd_s0/Q      
  12.897   1.460   tNET   FF   1        R4C11[3][A]    i_21_s4/I1                             
  13.522   0.625   tINS   FR   38       R4C11[3][A]    i_21_s4/F                              
  17.068   3.546   tNET   RR   1        R10C15[2][B]   address_acq_18_s0/CE                   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======== ====== ==== ======== ============== ======================================= 
  16.667   16.667                                       active clock edge time                 
  16.667   0.000                                        clk2/rpll_inst/CLKOUT.default_gen_clk  
  19.050   2.383    tCL    RR   572      PLL_R          clk2/rpll_inst/CLKOUT                  
  19.293   0.244    tNET   RR   1        R10C15[2][B]   address_acq_18_s0/CLK                  
  19.250   -0.043   tSu         1        R10C15[2][B]   address_acq_18_s0                      

Path Statistics:
Clock Skew: -0.019
Setup Relationship: 8.333
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)
Arrival Data Path Delay: (cell: 0.625 10.264%, 
                    route: 5.006 82.209%, 
                    tC2Q: 0.458 7.527%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path17						
Path Summary:
Slack             : 2.208
Data Arrival Time : 17.042
Data Required Time: 19.250
From              : fifo_rd_s0
To                : address_acq_14_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======= ====== ==== ======== ============== ======================================= 
  8.333    8.333                                       active clock edge time                 
  8.333    0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  10.716   2.383   tCL    FF   572      PLL_R          clk2/rpll_inst/CLKOUT                  
  10.979   0.262   tNET   FF   1        R3C16[1][A]    initialize/PSRAM_com/fifo_rd_s0/CLK    
  11.437   0.458   tC2Q   FF   8        R3C16[1][A]    initialize/PSRAM_com/fifo_rd_s0/Q      
  12.897   1.460   tNET   FF   1        R4C11[3][A]    i_21_s4/I1                             
  13.522   0.625   tINS   FR   38       R4C11[3][A]    i_21_s4/F                              
  17.042   3.520   tNET   RR   1        R10C14[2][B]   address_acq_14_s0/CE                   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======== ====== ==== ======== ============== ======================================= 
  16.667   16.667                                       active clock edge time                 
  16.667   0.000                                        clk2/rpll_inst/CLKOUT.default_gen_clk  
  19.050   2.383    tCL    RR   572      PLL_R          clk2/rpll_inst/CLKOUT                  
  19.293   0.244    tNET   RR   1        R10C14[2][B]   address_acq_14_s0/CLK                  
  19.250   -0.043   tSu         1        R10C14[2][B]   address_acq_14_s0                      

Path Statistics:
Clock Skew: -0.019
Setup Relationship: 8.333
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)
Arrival Data Path Delay: (cell: 0.625 10.308%, 
                    route: 4.980 82.133%, 
                    tC2Q: 0.458 7.559%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path18						
Path Summary:
Slack             : 2.208
Data Arrival Time : 17.042
Data Required Time: 19.250
From              : fifo_rd_s0
To                : address_acq_19_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======= ====== ==== ======== ============== ======================================= 
  8.333    8.333                                       active clock edge time                 
  8.333    0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  10.716   2.383   tCL    FF   572      PLL_R          clk2/rpll_inst/CLKOUT                  
  10.979   0.262   tNET   FF   1        R3C16[1][A]    initialize/PSRAM_com/fifo_rd_s0/CLK    
  11.437   0.458   tC2Q   FF   8        R3C16[1][A]    initialize/PSRAM_com/fifo_rd_s0/Q      
  12.897   1.460   tNET   FF   1        R4C11[3][A]    i_21_s4/I1                             
  13.522   0.625   tINS   FR   38       R4C11[3][A]    i_21_s4/F                              
  17.042   3.520   tNET   RR   1        R10C14[1][B]   address_acq_19_s0/CE                   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======== ====== ==== ======== ============== ======================================= 
  16.667   16.667                                       active clock edge time                 
  16.667   0.000                                        clk2/rpll_inst/CLKOUT.default_gen_clk  
  19.050   2.383    tCL    RR   572      PLL_R          clk2/rpll_inst/CLKOUT                  
  19.293   0.244    tNET   RR   1        R10C14[1][B]   address_acq_19_s0/CLK                  
  19.250   -0.043   tSu         1        R10C14[1][B]   address_acq_19_s0                      

Path Statistics:
Clock Skew: -0.019
Setup Relationship: 8.333
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)
Arrival Data Path Delay: (cell: 0.625 10.308%, 
                    route: 4.980 82.133%, 
                    tC2Q: 0.458 7.559%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path19						
Path Summary:
Slack             : 2.208
Data Arrival Time : 17.042
Data Required Time: 19.250
From              : fifo_rd_s0
To                : address_acq_20_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======= ====== ==== ======== ============== ======================================= 
  8.333    8.333                                       active clock edge time                 
  8.333    0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  10.716   2.383   tCL    FF   572      PLL_R          clk2/rpll_inst/CLKOUT                  
  10.979   0.262   tNET   FF   1        R3C16[1][A]    initialize/PSRAM_com/fifo_rd_s0/CLK    
  11.437   0.458   tC2Q   FF   8        R3C16[1][A]    initialize/PSRAM_com/fifo_rd_s0/Q      
  12.897   1.460   tNET   FF   1        R4C11[3][A]    i_21_s4/I1                             
  13.522   0.625   tINS   FR   38       R4C11[3][A]    i_21_s4/F                              
  17.042   3.520   tNET   RR   1        R10C14[2][A]   address_acq_20_s0/CE                   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======== ====== ==== ======== ============== ======================================= 
  16.667   16.667                                       active clock edge time                 
  16.667   0.000                                        clk2/rpll_inst/CLKOUT.default_gen_clk  
  19.050   2.383    tCL    RR   572      PLL_R          clk2/rpll_inst/CLKOUT                  
  19.293   0.244    tNET   RR   1        R10C14[2][A]   address_acq_20_s0/CLK                  
  19.250   -0.043   tSu         1        R10C14[2][A]   address_acq_20_s0                      

Path Statistics:
Clock Skew: -0.019
Setup Relationship: 8.333
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)
Arrival Data Path Delay: (cell: 0.625 10.308%, 
                    route: 4.980 82.133%, 
                    tC2Q: 0.458 7.559%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path20						
Path Summary:
Slack             : 2.208
Data Arrival Time : 17.042
Data Required Time: 19.250
From              : fifo_rd_s0
To                : address_acq_21_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======= ====== ==== ======== ============== ======================================= 
  8.333    8.333                                       active clock edge time                 
  8.333    0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  10.716   2.383   tCL    FF   572      PLL_R          clk2/rpll_inst/CLKOUT                  
  10.979   0.262   tNET   FF   1        R3C16[1][A]    initialize/PSRAM_com/fifo_rd_s0/CLK    
  11.437   0.458   tC2Q   FF   8        R3C16[1][A]    initialize/PSRAM_com/fifo_rd_s0/Q      
  12.897   1.460   tNET   FF   1        R4C11[3][A]    i_21_s4/I1                             
  13.522   0.625   tINS   FR   38       R4C11[3][A]    i_21_s4/F                              
  17.042   3.520   tNET   RR   1        R10C14[1][A]   address_acq_21_s0/CE                   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======== ====== ==== ======== ============== ======================================= 
  16.667   16.667                                       active clock edge time                 
  16.667   0.000                                        clk2/rpll_inst/CLKOUT.default_gen_clk  
  19.050   2.383    tCL    RR   572      PLL_R          clk2/rpll_inst/CLKOUT                  
  19.293   0.244    tNET   RR   1        R10C14[1][A]   address_acq_21_s0/CLK                  
  19.250   -0.043   tSu         1        R10C14[1][A]   address_acq_21_s0                      

Path Statistics:
Clock Skew: -0.019
Setup Relationship: 8.333
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)
Arrival Data Path Delay: (cell: 0.625 10.308%, 
                    route: 4.980 82.133%, 
                    tC2Q: 0.458 7.559%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path21						
Path Summary:
Slack             : 2.283
Data Arrival Time : 16.610
Data Required Time: 18.893
From              : ended_s2
To                : com_start_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  8.333    8.333                                      active clock edge time                 
  8.333    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  10.716   2.383   tCL    FF   572      PLL_R         clk2/rpll_inst/CLKOUT                  
  10.979   0.262   tNET   FF   1        R5C18[0][B]   initialize/PSRAM_com/ended_s2/CLK      
  11.437   0.458   tC2Q   FF   6        R5C18[0][B]   initialize/PSRAM_com/ended_s2/Q        
  12.596   1.159   tNET   FF   1        R3C14[1][A]   n1078_s22/I1                           
  13.695   1.099   tINS   FF   1        R3C14[1][A]   n1078_s22/F                            
  13.700   0.005   tNET   FF   1        R3C14[3][A]   n1078_s20/I2                           
  14.325   0.625   tINS   FR   1        R3C14[3][A]   n1078_s20/F                            
  14.744   0.419   tNET   RR   1        R2C14[2][B]   n1078_s18/I1                           
  15.369   0.625   tINS   RR   1        R2C14[2][B]   n1078_s18/F                            
  15.788   0.419   tNET   RR   1        R2C13[1][A]   n1078_s17/I1                           
  16.610   0.822   tINS   RF   1        R2C13[1][A]   n1078_s17/F                            
  16.610   0.000   tNET   FF   1        R2C13[1][A]   com_start_s0/D                         

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  16.667   16.667                                      active clock edge time                 
  16.667   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  19.050   2.383    tCL    RR   572      PLL_R         clk2/rpll_inst/CLKOUT                  
  19.293   0.244    tNET   RR   1        R2C13[1][A]   com_start_s0/CLK                       
  18.893   -0.400   tSu         1        R2C13[1][A]   com_start_s0                           

Path Statistics:
Clock Skew: -0.019
Setup Relationship: 8.333
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)
Arrival Data Path Delay: (cell: 3.171 56.310%, 
                    route: 2.002 35.551%, 
                    tC2Q: 0.458 8.139%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path22						
Path Summary:
Slack             : 2.373
Data Arrival Time : 16.520
Data Required Time: 18.893
From              : fifo_rd_s0
To                : count_5_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  8.333    8.333                                      active clock edge time                 
  8.333    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  10.716   2.383   tCL    FF   572      PLL_R         clk2/rpll_inst/CLKOUT                  
  10.979   0.262   tNET   FF   1        R3C16[1][A]   initialize/PSRAM_com/fifo_rd_s0/CLK    
  11.437   0.458   tC2Q   FF   8        R3C16[1][A]   initialize/PSRAM_com/fifo_rd_s0/Q      
  13.398   1.961   tNET   FF   1        R8C19[1][B]   fifo_inst/n104_1_s1/I1                 
  14.220   0.822   tINS   FF   1        R8C19[1][B]   fifo_inst/n104_1_s1/F                  
  15.672   1.453   tNET   FF   2        R8C18[0][A]   fifo_inst/n160_1_s/CIN                 
  15.729   0.057   tINS   FF   1        R8C18[0][A]   fifo_inst/n160_1_s/COUT                
  15.729   0.000   tNET   FF   2        R8C18[0][B]   fifo_inst/n159_1_s/CIN                 
  15.786   0.057   tINS   FF   1        R8C18[0][B]   fifo_inst/n159_1_s/COUT                
  15.786   0.000   tNET   FF   2        R8C18[1][A]   fifo_inst/n158_1_s/CIN                 
  15.843   0.057   tINS   FF   1        R8C18[1][A]   fifo_inst/n158_1_s/COUT                
  15.843   0.000   tNET   FF   2        R8C18[1][B]   fifo_inst/n157_1_s/CIN                 
  15.900   0.057   tINS   FF   1        R8C18[1][B]   fifo_inst/n157_1_s/COUT                
  15.900   0.000   tNET   FF   2        R8C18[2][A]   fifo_inst/n156_1_s/CIN                 
  15.957   0.057   tINS   FF   1        R8C18[2][A]   fifo_inst/n156_1_s/COUT                
  15.957   0.000   tNET   FF   2        R8C18[2][B]   fifo_inst/n155_1_s/CIN                 
  16.520   0.563   tINS   FF   1        R8C18[2][B]   fifo_inst/n155_1_s/SUM                 
  16.520   0.000   tNET   FF   1        R8C18[2][B]   fifo_inst/count_5_s1/D                 

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  16.667   16.667                                      active clock edge time                 
  16.667   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  19.050   2.383    tCL    RR   572      PLL_R         clk2/rpll_inst/CLKOUT                  
  19.293   0.244    tNET   RR   1        R8C18[2][B]   fifo_inst/count_5_s1/CLK               
  18.893   -0.400   tSu         1        R8C18[2][B]   fifo_inst/count_5_s1                   

Path Statistics:
Clock Skew: -0.019
Setup Relationship: 8.333
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)
Arrival Data Path Delay: (cell: 1.670 30.136%, 
                    route: 3.413 61.594%, 
                    tC2Q: 0.458 8.271%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path23						
Path Summary:
Slack             : 2.394
Data Arrival Time : 8.542
Data Required Time: 10.935
From              : spi_start_s1
To                : burst_counter_0_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                          NODE                     
 ======= ======= ====== ==== ======== ============= ============================================ 
  0.000   0.000                                      active clock edge time                      
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk       
  2.383   2.383   tCL    RR   572      PLL_R         clk2/rpll_inst/CLKOUT                       
  2.627   0.244   tNET   RR   1        R9C19[2][A]   initialize/spi_start_s1/CLK                 
  3.085   0.458   tC2Q   RF   4        R9C19[2][A]   initialize/spi_start_s1/Q                   
  4.716   1.631   tNET   FF   1        R3C17[0][B]   initialize/PSRAM_com/n515_s2/I1             
  5.518   0.802   tINS   FR   8        R3C17[0][B]   initialize/PSRAM_com/n515_s2/F              
  5.948   0.431   tNET   RR   1        R3C16[3][A]   initialize/PSRAM_com/burst_counter_6_s7/I2  
  6.574   0.626   tINS   RF   1        R3C16[3][A]   initialize/PSRAM_com/burst_counter_6_s7/F   
  6.580   0.005   tNET   FF   1        R3C16[2][A]   initialize/PSRAM_com/burst_counter_6_s4/I3  
  7.382   0.802   tINS   FR   7        R3C16[2][A]   initialize/PSRAM_com/burst_counter_6_s4/F   
  8.542   1.160   tNET   RR   1        R2C19[2][A]   initialize/PSRAM_com/burst_counter_0_s0/CE  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                      
 ======== ======== ====== ==== ======== ============= ============================================= 
  8.333    8.333                                       active clock edge time                       
  8.333    0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk        
  10.716   2.383    tCL    FF   572      PLL_R         clk2/rpll_inst/CLKOUT                        
  10.979   0.262    tNET   FF   1        R2C19[2][A]   initialize/PSRAM_com/burst_counter_0_s0/CLK  
  10.935   -0.043   tSu         1        R2C19[2][A]   initialize/PSRAM_com/burst_counter_0_s0      

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 8.333
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 2.230 37.702%, 
                    route: 3.226 54.549%, 
                    tC2Q: 0.458 7.749%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path24						
Path Summary:
Slack             : 2.394
Data Arrival Time : 8.542
Data Required Time: 10.935
From              : spi_start_s1
To                : burst_counter_2_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                          NODE                     
 ======= ======= ====== ==== ======== ============= ============================================ 
  0.000   0.000                                      active clock edge time                      
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk       
  2.383   2.383   tCL    RR   572      PLL_R         clk2/rpll_inst/CLKOUT                       
  2.627   0.244   tNET   RR   1        R9C19[2][A]   initialize/spi_start_s1/CLK                 
  3.085   0.458   tC2Q   RF   4        R9C19[2][A]   initialize/spi_start_s1/Q                   
  4.716   1.631   tNET   FF   1        R3C17[0][B]   initialize/PSRAM_com/n515_s2/I1             
  5.518   0.802   tINS   FR   8        R3C17[0][B]   initialize/PSRAM_com/n515_s2/F              
  5.948   0.431   tNET   RR   1        R3C16[3][A]   initialize/PSRAM_com/burst_counter_6_s7/I2  
  6.574   0.626   tINS   RF   1        R3C16[3][A]   initialize/PSRAM_com/burst_counter_6_s7/F   
  6.580   0.005   tNET   FF   1        R3C16[2][A]   initialize/PSRAM_com/burst_counter_6_s4/I3  
  7.382   0.802   tINS   FR   7        R3C16[2][A]   initialize/PSRAM_com/burst_counter_6_s4/F   
  8.542   1.160   tNET   RR   1        R2C19[2][B]   initialize/PSRAM_com/burst_counter_2_s0/CE  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                      
 ======== ======== ====== ==== ======== ============= ============================================= 
  8.333    8.333                                       active clock edge time                       
  8.333    0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk        
  10.716   2.383    tCL    FF   572      PLL_R         clk2/rpll_inst/CLKOUT                        
  10.979   0.262    tNET   FF   1        R2C19[2][B]   initialize/PSRAM_com/burst_counter_2_s0/CLK  
  10.935   -0.043   tSu         1        R2C19[2][B]   initialize/PSRAM_com/burst_counter_2_s0      

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 8.333
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 2.230 37.702%, 
                    route: 3.226 54.549%, 
                    tC2Q: 0.458 7.749%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path25						
Path Summary:
Slack             : 2.430
Data Arrival Time : 16.463
Data Required Time: 18.893
From              : fifo_rd_s0
To                : count_4_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  8.333    8.333                                      active clock edge time                 
  8.333    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  10.716   2.383   tCL    FF   572      PLL_R         clk2/rpll_inst/CLKOUT                  
  10.979   0.262   tNET   FF   1        R3C16[1][A]   initialize/PSRAM_com/fifo_rd_s0/CLK    
  11.437   0.458   tC2Q   FF   8        R3C16[1][A]   initialize/PSRAM_com/fifo_rd_s0/Q      
  13.398   1.961   tNET   FF   1        R8C19[1][B]   fifo_inst/n104_1_s1/I1                 
  14.220   0.822   tINS   FF   1        R8C19[1][B]   fifo_inst/n104_1_s1/F                  
  15.672   1.453   tNET   FF   2        R8C18[0][A]   fifo_inst/n160_1_s/CIN                 
  15.729   0.057   tINS   FF   1        R8C18[0][A]   fifo_inst/n160_1_s/COUT                
  15.729   0.000   tNET   FF   2        R8C18[0][B]   fifo_inst/n159_1_s/CIN                 
  15.786   0.057   tINS   FF   1        R8C18[0][B]   fifo_inst/n159_1_s/COUT                
  15.786   0.000   tNET   FF   2        R8C18[1][A]   fifo_inst/n158_1_s/CIN                 
  15.843   0.057   tINS   FF   1        R8C18[1][A]   fifo_inst/n158_1_s/COUT                
  15.843   0.000   tNET   FF   2        R8C18[1][B]   fifo_inst/n157_1_s/CIN                 
  15.900   0.057   tINS   FF   1        R8C18[1][B]   fifo_inst/n157_1_s/COUT                
  15.900   0.000   tNET   FF   2        R8C18[2][A]   fifo_inst/n156_1_s/CIN                 
  16.463   0.563   tINS   FF   1        R8C18[2][A]   fifo_inst/n156_1_s/SUM                 
  16.463   0.000   tNET   FF   1        R8C18[2][A]   fifo_inst/count_4_s1/D                 

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  16.667   16.667                                      active clock edge time                 
  16.667   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  19.050   2.383    tCL    RR   572      PLL_R         clk2/rpll_inst/CLKOUT                  
  19.293   0.244    tNET   RR   1        R8C18[2][A]   fifo_inst/count_4_s1/CLK               
  18.893   -0.400   tSu         1        R8C18[2][A]   fifo_inst/count_4_s1                   

Path Statistics:
Clock Skew: -0.019
Setup Relationship: 8.333
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)
Arrival Data Path Delay: (cell: 1.613 29.409%, 
                    route: 3.413 62.234%, 
                    tC2Q: 0.458 8.357%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

3.3.2 Hold Analysis Report
Report Command:report_timing -hold -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : 0.556
Data Arrival Time : 3.138
Data Required Time: 2.582
From              : resync_2_s0
To                : button_once_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                               NODE                          
 ======= ======= ====== ==== ======== ============ ====================================================== 
  0.000   0.000                                     active clock edge time                                
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk                 
  2.383   2.383   tCL    RR   572      PLL_R        clk2/rpll_inst/CLKOUT                                 
  2.567   0.185   tNET   RR   1        R2C9[1][A]   debuttonA/sync_button_debounced/resync_2_s0/CLK       
  2.901   0.333   tC2Q   RR   2        R2C9[1][A]   debuttonA/sync_button_debounced/resync_2_s0/Q         
  3.138   0.238   tNET   RR   1        R2C9[2][A]   debuttonA/sync_button_debounced/button_once_s0/RESET  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                              NODE                         
 ======= ======= ====== ==== ======== ============ ==================================================== 
  0.000   0.000                                     active clock edge time                              
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk               
  2.383   2.383   tCL    RR   572      PLL_R        clk2/rpll_inst/CLKOUT                               
  2.567   0.185   tNET   RR   1        R2C9[2][A]   debuttonA/sync_button_debounced/button_once_s0/CLK  
  2.582   0.015   tHld        1        R2C9[2][A]   debuttonA/sync_button_debounced/button_once_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.238 41.613%, 
                    tC2Q: 0.333 58.387%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path2						
Path Summary:
Slack             : 0.564
Data Arrival Time : 3.147
Data Required Time: 2.582
From              : byteReady_s1
To                : flag_acq_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   572      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R10C3[0][A]   UART1/byteReady_s1/CLK                 
  2.901   0.333   tC2Q   RR   14       R10C3[0][A]   UART1/byteReady_s1/Q                   
  3.147   0.246   tNET   RR   1        R10C3[1][A]   UART1/flag_acq_s0/CE                   

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   572      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R10C3[1][A]   UART1/flag_acq_s0/CLK                  
  2.582   0.015   tHld        1        R10C3[1][A]   UART1/flag_acq_s0                      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.246 42.477%, 
                    tC2Q: 0.333 57.523%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path3						
Path Summary:
Slack             : 0.570
Data Arrival Time : 3.137
Data Required Time: 2.567
From              : buffer[8]_0_s0
To                : samples_before_8_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   572      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R5C2[1][B]   UART1/buffer[8]_0_s0/CLK               
  2.901   0.333   tC2Q   RR   1        R5C2[1][B]   UART1/buffer[8]_0_s0/Q                 
  3.137   0.236   tNET   RR   1        R5C2[0][A]   UART1/samples_before_8_s0/D            

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   572      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R5C2[0][A]   UART1/samples_before_8_s0/CLK          
  2.567   0.000   tHld        1        R5C2[0][A]   UART1/samples_before_8_s0              

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.236 41.492%, 
                    tC2Q: 0.333 58.508%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path4						
Path Summary:
Slack             : 0.570
Data Arrival Time : 3.137
Data Required Time: 2.567
From              : buffer[8]_3_s0
To                : samples_before_11_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   572      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R3C6[0][A]   UART1/buffer[8]_3_s0/CLK               
  2.901   0.333   tC2Q   RR   1        R3C6[0][A]   UART1/buffer[8]_3_s0/Q                 
  3.137   0.236   tNET   RR   1        R3C6[1][A]   UART1/samples_before_11_s0/D           

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   572      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R3C6[1][A]   UART1/samples_before_11_s0/CLK         
  2.567   0.000   tHld        1        R3C6[1][A]   UART1/samples_before_11_s0             

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.236 41.492%, 
                    tC2Q: 0.333 58.508%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path5						
Path Summary:
Slack             : 0.570
Data Arrival Time : 3.137
Data Required Time: 2.567
From              : buffer[7]_4_s0
To                : samples_before_20_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   572      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R5C5[0][A]   UART1/buffer[7]_4_s0/CLK               
  2.901   0.333   tC2Q   RR   1        R5C5[0][A]   UART1/buffer[7]_4_s0/Q                 
  3.137   0.236   tNET   RR   1        R5C5[1][B]   UART1/samples_before_20_s0/D           

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   572      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R5C5[1][B]   UART1/samples_before_20_s0/CLK         
  2.567   0.000   tHld        1        R5C5[1][B]   UART1/samples_before_20_s0             

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.236 41.492%, 
                    tC2Q: 0.333 58.508%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path6						
Path Summary:
Slack             : 0.570
Data Arrival Time : 3.137
Data Required Time: 2.567
From              : buffer[5]_2_s0
To                : samples_after_10_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   572      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R9C5[1][B]   UART1/buffer[5]_2_s0/CLK               
  2.901   0.333   tC2Q   RR   1        R9C5[1][B]   UART1/buffer[5]_2_s0/Q                 
  3.137   0.236   tNET   RR   1        R9C5[2][B]   UART1/samples_after_10_s0/D            

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   572      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R9C5[2][B]   UART1/samples_after_10_s0/CLK          
  2.567   0.000   tHld        1        R9C5[2][B]   UART1/samples_after_10_s0              

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.236 41.492%, 
                    tC2Q: 0.333 58.508%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path7						
Path Summary:
Slack             : 0.570
Data Arrival Time : 3.137
Data Required Time: 2.567
From              : buffer[5]_7_s0
To                : samples_after_15_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   572      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R9C5[1][A]   UART1/buffer[5]_7_s0/CLK               
  2.901   0.333   tC2Q   RR   1        R9C5[1][A]   UART1/buffer[5]_7_s0/Q                 
  3.137   0.236   tNET   RR   1        R9C5[2][A]   UART1/samples_after_15_s0/D            

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   572      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R9C5[2][A]   UART1/samples_after_15_s0/CLK          
  2.567   0.000   tHld        1        R9C5[2][A]   UART1/samples_after_15_s0              

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.236 41.492%, 
                    tC2Q: 0.333 58.508%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path8						
Path Summary:
Slack             : 0.570
Data Arrival Time : 3.137
Data Required Time: 2.567
From              : read_cmp_s0
To                : send_uart_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   572      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R4C14[1][A]   PP_post_process/read_cmp_s0/CLK        
  2.901   0.333   tC2Q   RR   1        R4C14[1][A]   PP_post_process/read_cmp_s0/Q          
  3.137   0.236   tNET   RR   1        R4C14[0][B]   send_uart_s0/D                         

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   572      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R4C14[0][B]   send_uart_s0/CLK                       
  2.567   0.000   tHld        1        R4C14[0][B]   send_uart_s0                           

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.236 41.492%, 
                    tC2Q: 0.333 58.508%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path9						
Path Summary:
Slack             : 0.572
Data Arrival Time : 11.484
Data Required Time: 10.912
From              : data_out_6_s0
To                : data_out_10_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======= ====== ==== ======== ============= ======================================== 
  8.333    8.333                                      active clock edge time                  
  8.333    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  10.716   2.383   tCL    FF   572      PLL_R         clk2/rpll_inst/CLKOUT                   
  10.912   0.195   tNET   FF   1        R4C16[1][B]   initialize/PSRAM_com/data_out_6_s0/CLK  
  11.245   0.333   tC2Q   FR   4        R4C16[1][B]   initialize/PSRAM_com/data_out_6_s0/Q    
  11.484   0.239   tNET   RR   1        R4C16[0][A]   initialize/PSRAM_com/data_out_10_s0/D   

Data Required Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                    
 ======== ======= ====== ==== ======== ============= ========================================= 
  8.333    8.333                                      active clock edge time                   
  8.333    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk    
  10.716   2.383   tCL    FF   572      PLL_R         clk2/rpll_inst/CLKOUT                    
  10.912   0.195   tNET   FF   1        R4C16[0][A]   initialize/PSRAM_com/data_out_10_s0/CLK  
  10.912   0.000   tHld        1        R4C16[0][A]   initialize/PSRAM_com/data_out_10_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.195 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.239 41.734%, 
                    tC2Q: 0.333 58.266%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.195 100.000%)

						Path10						
Path Summary:
Slack             : 0.572
Data Arrival Time : 11.484
Data Required Time: 10.912
From              : data_out_7_s0
To                : data_out_11_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======= ====== ==== ======== ============= ======================================== 
  8.333    8.333                                      active clock edge time                  
  8.333    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  10.716   2.383   tCL    FF   572      PLL_R         clk2/rpll_inst/CLKOUT                   
  10.912   0.195   tNET   FF   1        R3C15[1][B]   initialize/PSRAM_com/data_out_7_s0/CLK  
  11.245   0.333   tC2Q   FR   4        R3C15[1][B]   initialize/PSRAM_com/data_out_7_s0/Q    
  11.484   0.239   tNET   RR   1        R3C15[1][A]   initialize/PSRAM_com/data_out_11_s0/D   

Data Required Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                    
 ======== ======= ====== ==== ======== ============= ========================================= 
  8.333    8.333                                      active clock edge time                   
  8.333    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk    
  10.716   2.383   tCL    FF   572      PLL_R         clk2/rpll_inst/CLKOUT                    
  10.912   0.195   tNET   FF   1        R3C15[1][A]   initialize/PSRAM_com/data_out_11_s0/CLK  
  10.912   0.000   tHld        1        R3C15[1][A]   initialize/PSRAM_com/data_out_11_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.195 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.239 41.734%, 
                    tC2Q: 0.333 58.266%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.195 100.000%)

						Path11						
Path Summary:
Slack             : 0.574
Data Arrival Time : 3.142
Data Required Time: 2.567
From              : dataIn_6_s0
To                : buffer[8]_6_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   572      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R5C2[2][A]   UART1/dataIn_6_s0/CLK                  
  2.901   0.333   tC2Q   RR   10       R5C2[2][A]   UART1/dataIn_6_s0/Q                    
  3.142   0.241   tNET   RR   1        R5C2[1][A]   UART1/buffer[8]_6_s0/D                 

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   572      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R5C2[1][A]   UART1/buffer[8]_6_s0/CLK               
  2.567   0.000   tHld        1        R5C2[1][A]   UART1/buffer[8]_6_s0                   

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.241 41.973%, 
                    tC2Q: 0.333 58.027%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path12						
Path Summary:
Slack             : 0.574
Data Arrival Time : 3.142
Data Required Time: 2.567
From              : dataIn_2_s0
To                : dataIn_1_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   572      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R2C4[0][A]   UART1/dataIn_2_s0/CLK                  
  2.901   0.333   tC2Q   RR   12       R2C4[0][A]   UART1/dataIn_2_s0/Q                    
  3.142   0.241   tNET   RR   1        R2C4[1][B]   UART1/dataIn_1_s0/D                    

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   572      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R2C4[1][B]   UART1/dataIn_1_s0/CLK                  
  2.567   0.000   tHld        1        R2C4[1][B]   UART1/dataIn_1_s0                      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.241 41.973%, 
                    tC2Q: 0.333 58.027%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path13						
Path Summary:
Slack             : 0.576
Data Arrival Time : 3.143
Data Required Time: 2.567
From              : dataIn_0_s0
To                : buffer[8]_0_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   572      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R5C2[2][B]   UART1/dataIn_0_s0/CLK                  
  2.901   0.333   tC2Q   RR   11       R5C2[2][B]   UART1/dataIn_0_s0/Q                    
  3.143   0.242   tNET   RR   1        R5C2[1][B]   UART1/buffer[8]_0_s0/D                 

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   572      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R5C2[1][B]   UART1/buffer[8]_0_s0/CLK               
  2.567   0.000   tHld        1        R5C2[1][B]   UART1/buffer[8]_0_s0                   

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.242 42.092%, 
                    tC2Q: 0.333 57.908%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path14						
Path Summary:
Slack             : 0.576
Data Arrival Time : 3.143
Data Required Time: 2.567
From              : dataIn_3_s0
To                : dataIn_2_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   572      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R2C4[0][B]   UART1/dataIn_3_s0/CLK                  
  2.901   0.333   tC2Q   RR   12       R2C4[0][B]   UART1/dataIn_3_s0/Q                    
  3.143   0.242   tNET   RR   1        R2C4[0][A]   UART1/dataIn_2_s0/D                    

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   572      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R2C4[0][A]   UART1/dataIn_2_s0/CLK                  
  2.567   0.000   tHld        1        R2C4[0][A]   UART1/dataIn_2_s0                      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.242 42.092%, 
                    tC2Q: 0.333 57.908%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path15						
Path Summary:
Slack             : 0.577
Data Arrival Time : 3.144
Data Required Time: 2.567
From              : dataIn_5_s0
To                : dataIn_4_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   572      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R2C4[2][A]   UART1/dataIn_5_s0/CLK                  
  2.901   0.333   tC2Q   RR   12       R2C4[2][A]   UART1/dataIn_5_s0/Q                    
  3.144   0.243   tNET   RR   1        R2C4[1][A]   UART1/dataIn_4_s0/D                    

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   572      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R2C4[1][A]   UART1/dataIn_4_s0/CLK                  
  2.567   0.000   tHld        1        R2C4[1][A]   UART1/dataIn_4_s0                      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.243 42.211%, 
                    tC2Q: 0.333 57.789%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path16						
Path Summary:
Slack             : 0.688
Data Arrival Time : 3.371
Data Required Time: 2.683
From              : adc_data_5_s0
To                : fifo_mem_fifo_mem_0_0_s
Launch Clk        : clk2/rpll_inst/CLKOUTD.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                    
 ======= ======= ====== ==== ======== ============= ========================================= 
  0.000   0.000                                      active clock edge time                   
  0.000   0.000                                      clk2/rpll_inst/CLKOUTD.default_gen_clk   
  2.325   2.325   tCL    RR   22       PLL_R         clk2/rpll_inst/CLKOUTD                   
  2.509   0.185   tNET   RR   1        R4C19[1][A]   ADC_submodule/adc_data_5_s0/CLK          
  2.843   0.333   tC2Q   RR   1        R4C19[1][A]   ADC_submodule/adc_data_5_s0/Q            
  3.371   0.529   tNET   RR   1        BSRAM_R6[3]   fifo_inst/fifo_mem_fifo_mem_0_0_s/DI[5]  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============= ======================================== 
  0.000   0.000                                      active clock edge time                  
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   572      PLL_R         clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        BSRAM_R6[3]   fifo_inst/fifo_mem_fifo_mem_0_0_s/CLKA  
  2.597   0.030   tUnc                               fifo_inst/fifo_mem_fifo_mem_0_0_s       
  2.683   0.086   tHld        1        BSRAM_R6[3]   fifo_inst/fifo_mem_fifo_mem_0_0_s       

Path Statistics:
Clock Skew: 0.058
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.529 61.331%, 
                    tC2Q: 0.333 38.669%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path17						
Path Summary:
Slack             : 0.688
Data Arrival Time : 3.371
Data Required Time: 2.683
From              : adc_data_0_s0
To                : fifo_mem_fifo_mem_0_0_s
Launch Clk        : clk2/rpll_inst/CLKOUTD.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                    
 ======= ======= ====== ==== ======== ============= ========================================= 
  0.000   0.000                                      active clock edge time                   
  0.000   0.000                                      clk2/rpll_inst/CLKOUTD.default_gen_clk   
  2.325   2.325   tCL    RR   22       PLL_R         clk2/rpll_inst/CLKOUTD                   
  2.509   0.185   tNET   RR   1        R5C19[1][A]   ADC_submodule/adc_data_0_s0/CLK          
  2.843   0.333   tC2Q   RR   1        R5C19[1][A]   ADC_submodule/adc_data_0_s0/Q            
  3.371   0.529   tNET   RR   1        BSRAM_R6[3]   fifo_inst/fifo_mem_fifo_mem_0_0_s/DI[0]  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============= ======================================== 
  0.000   0.000                                      active clock edge time                  
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   572      PLL_R         clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        BSRAM_R6[3]   fifo_inst/fifo_mem_fifo_mem_0_0_s/CLKA  
  2.597   0.030   tUnc                               fifo_inst/fifo_mem_fifo_mem_0_0_s       
  2.683   0.086   tHld        1        BSRAM_R6[3]   fifo_inst/fifo_mem_fifo_mem_0_0_s       

Path Statistics:
Clock Skew: 0.058
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.529 61.331%, 
                    tC2Q: 0.333 38.669%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path18						
Path Summary:
Slack             : 0.707
Data Arrival Time : 3.390
Data Required Time: 2.683
From              : adc_data_10_s0
To                : fifo_mem_fifo_mem_0_0_s
Launch Clk        : clk2/rpll_inst/CLKOUTD.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============= ========================================== 
  0.000   0.000                                      active clock edge time                    
  0.000   0.000                                      clk2/rpll_inst/CLKOUTD.default_gen_clk    
  2.325   2.325   tCL    RR   22       PLL_R         clk2/rpll_inst/CLKOUTD                    
  2.509   0.185   tNET   RR   1        IOR3[B]       ADC_submodule/adc_data_10_s0/CLK          
  2.843   0.333   tC2Q   RR   1        IOR3[B]       ADC_submodule/adc_data_10_s0/Q            
  3.390   0.548   tNET   RR   1        BSRAM_R6[3]   fifo_inst/fifo_mem_fifo_mem_0_0_s/DI[10]  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============= ======================================== 
  0.000   0.000                                      active clock edge time                  
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   572      PLL_R         clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        BSRAM_R6[3]   fifo_inst/fifo_mem_fifo_mem_0_0_s/CLKA  
  2.597   0.030   tUnc                               fifo_inst/fifo_mem_fifo_mem_0_0_s       
  2.683   0.086   tHld        1        BSRAM_R6[3]   fifo_inst/fifo_mem_fifo_mem_0_0_s       

Path Statistics:
Clock Skew: 0.058
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.548 62.168%, 
                    tC2Q: 0.333 37.832%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path19						
Path Summary:
Slack             : 0.707
Data Arrival Time : 3.390
Data Required Time: 2.683
From              : adc_data_9_s0
To                : fifo_mem_fifo_mem_0_0_s
Launch Clk        : clk2/rpll_inst/CLKOUTD.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                    
 ======= ======= ====== ==== ======== ============= ========================================= 
  0.000   0.000                                      active clock edge time                   
  0.000   0.000                                      clk2/rpll_inst/CLKOUTD.default_gen_clk   
  2.325   2.325   tCL    RR   22       PLL_R         clk2/rpll_inst/CLKOUTD                   
  2.509   0.185   tNET   RR   1        R7C19[0][A]   ADC_submodule/adc_data_9_s0/CLK          
  2.843   0.333   tC2Q   RR   1        R7C19[0][A]   ADC_submodule/adc_data_9_s0/Q            
  3.390   0.548   tNET   RR   1        BSRAM_R6[3]   fifo_inst/fifo_mem_fifo_mem_0_0_s/DI[9]  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============= ======================================== 
  0.000   0.000                                      active clock edge time                  
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   572      PLL_R         clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        BSRAM_R6[3]   fifo_inst/fifo_mem_fifo_mem_0_0_s/CLKA  
  2.597   0.030   tUnc                               fifo_inst/fifo_mem_fifo_mem_0_0_s       
  2.683   0.086   tHld        1        BSRAM_R6[3]   fifo_inst/fifo_mem_fifo_mem_0_0_s       

Path Statistics:
Clock Skew: 0.058
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.548 62.168%, 
                    tC2Q: 0.333 37.832%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path20						
Path Summary:
Slack             : 0.707
Data Arrival Time : 3.391
Data Required Time: 2.683
From              : adc_data_11_s0
To                : fifo_mem_fifo_mem_0_0_s
Launch Clk        : clk2/rpll_inst/CLKOUTD.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============= ========================================== 
  0.000   0.000                                      active clock edge time                    
  0.000   0.000                                      clk2/rpll_inst/CLKOUTD.default_gen_clk    
  2.325   2.325   tCL    RR   22       PLL_R         clk2/rpll_inst/CLKOUTD                    
  2.509   0.185   tNET   RR   1        IOR9[A]       ADC_submodule/adc_data_11_s0/CLK          
  2.843   0.333   tC2Q   RR   1        IOR9[A]       ADC_submodule/adc_data_11_s0/Q            
  3.391   0.548   tNET   RR   1        BSRAM_R6[3]   fifo_inst/fifo_mem_fifo_mem_0_0_s/DI[11]  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============= ======================================== 
  0.000   0.000                                      active clock edge time                  
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   572      PLL_R         clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        BSRAM_R6[3]   fifo_inst/fifo_mem_fifo_mem_0_0_s/CLKA  
  2.597   0.030   tUnc                               fifo_inst/fifo_mem_fifo_mem_0_0_s       
  2.683   0.086   tHld        1        BSRAM_R6[3]   fifo_inst/fifo_mem_fifo_mem_0_0_s       

Path Statistics:
Clock Skew: 0.058
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.548 62.185%, 
                    tC2Q: 0.333 37.815%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path21						
Path Summary:
Slack             : 0.707
Data Arrival Time : 3.391
Data Required Time: 2.683
From              : adc_data_1_s0
To                : fifo_mem_fifo_mem_0_0_s
Launch Clk        : clk2/rpll_inst/CLKOUTD.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                    
 ======= ======= ====== ==== ======== ============= ========================================= 
  0.000   0.000                                      active clock edge time                   
  0.000   0.000                                      clk2/rpll_inst/CLKOUTD.default_gen_clk   
  2.325   2.325   tCL    RR   22       PLL_R         clk2/rpll_inst/CLKOUTD                   
  2.509   0.185   tNET   RR   1        IOR7[A]       ADC_submodule/adc_data_1_s0/CLK          
  2.843   0.333   tC2Q   RR   1        IOR7[A]       ADC_submodule/adc_data_1_s0/Q            
  3.391   0.548   tNET   RR   1        BSRAM_R6[3]   fifo_inst/fifo_mem_fifo_mem_0_0_s/DI[1]  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============= ======================================== 
  0.000   0.000                                      active clock edge time                  
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   572      PLL_R         clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        BSRAM_R6[3]   fifo_inst/fifo_mem_fifo_mem_0_0_s/CLKA  
  2.597   0.030   tUnc                               fifo_inst/fifo_mem_fifo_mem_0_0_s       
  2.683   0.086   tHld        1        BSRAM_R6[3]   fifo_inst/fifo_mem_fifo_mem_0_0_s       

Path Statistics:
Clock Skew: 0.058
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.548 62.185%, 
                    tC2Q: 0.333 37.815%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path22						
Path Summary:
Slack             : 0.708
Data Arrival Time : 11.619
Data Required Time: 10.912
From              : burst_counter_6_s0
To                : burst_counter_6_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                          NODE                      
 ======== ======= ====== ==== ======== ============= ============================================= 
  8.333    8.333                                      active clock edge time                       
  8.333    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk        
  10.716   2.383   tCL    FF   572      PLL_R         clk2/rpll_inst/CLKOUT                        
  10.912   0.195   tNET   FF   1        R2C16[0][A]   initialize/PSRAM_com/burst_counter_6_s0/CLK  
  11.245   0.333   tC2Q   FR   2        R2C16[0][A]   initialize/PSRAM_com/burst_counter_6_s0/Q    
  11.247   0.002   tNET   RR   1        R2C16[0][A]   initialize/PSRAM_com/n283_s10/I2             
  11.619   0.372   tINS   RF   1        R2C16[0][A]   initialize/PSRAM_com/n283_s10/F              
  11.619   0.000   tNET   FF   1        R2C16[0][A]   initialize/PSRAM_com/burst_counter_6_s0/D    

Data Required Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                          NODE                      
 ======== ======= ====== ==== ======== ============= ============================================= 
  8.333    8.333                                      active clock edge time                       
  8.333    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk        
  10.716   2.383   tCL    FF   572      PLL_R         clk2/rpll_inst/CLKOUT                        
  10.912   0.195   tNET   FF   1        R2C16[0][A]   initialize/PSRAM_com/burst_counter_6_s0/CLK  
  10.912   0.000   tHld        1        R2C16[0][A]   initialize/PSRAM_com/burst_counter_6_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.195 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.195 100.000%)

						Path23						
Path Summary:
Slack             : 0.708
Data Arrival Time : 3.275
Data Required Time: 2.567
From              : rxCounter_2_s1
To                : rxCounter_2_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   572      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R9C5[0][A]   UART1/rxCounter_2_s1/CLK               
  2.901   0.333   tC2Q   RR   4        R9C5[0][A]   UART1/rxCounter_2_s1/Q                 
  2.903   0.002   tNET   RR   1        R9C5[0][A]   UART1/n162_s11/I3                      
  3.275   0.372   tINS   RF   1        R9C5[0][A]   UART1/n162_s11/F                       
  3.275   0.000   tNET   FF   1        R9C5[0][A]   UART1/rxCounter_2_s1/D                 

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   572      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R9C5[0][A]   UART1/rxCounter_2_s1/CLK               
  2.567   0.000   tHld        1        R9C5[0][A]   UART1/rxCounter_2_s1                   

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path24						
Path Summary:
Slack             : 0.708
Data Arrival Time : 3.275
Data Required Time: 2.567
From              : txCounter_3_s2
To                : txCounter_3_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   572      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R7C4[0][A]   UART1/txCounter_3_s2/CLK               
  2.901   0.333   tC2Q   RR   3        R7C4[0][A]   UART1/txCounter_3_s2/Q                 
  2.903   0.002   tNET   RR   1        R7C4[0][A]   UART1/n966_s20/I3                      
  3.275   0.372   tINS   RF   1        R7C4[0][A]   UART1/n966_s20/F                       
  3.275   0.000   tNET   FF   1        R7C4[0][A]   UART1/txCounter_3_s2/D                 

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   572      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R7C4[0][A]   UART1/txCounter_3_s2/CLK               
  2.567   0.000   tHld        1        R7C4[0][A]   UART1/txCounter_3_s2                   

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path25						
Path Summary:
Slack             : 0.708
Data Arrival Time : 3.275
Data Required Time: 2.567
From              : txCounter_10_s2
To                : txCounter_10_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   572      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R4C2[0][A]   UART1/txCounter_10_s2/CLK              
  2.901   0.333   tC2Q   RR   2        R4C2[0][A]   UART1/txCounter_10_s2/Q                
  2.903   0.002   tNET   RR   1        R4C2[0][A]   UART1/n959_s22/I3                      
  3.275   0.372   tINS   RF   1        R4C2[0][A]   UART1/n959_s22/F                       
  3.275   0.000   tNET   FF   1        R4C2[0][A]   UART1/txCounter_10_s2/D                

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   572      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R4C2[0][A]   UART1/txCounter_10_s2/CLK              
  2.567   0.000   tHld        1        R4C2[0][A]   UART1/txCounter_10_s2                  

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

3.3.3 Recovery Analysis Report
Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : 14.344
Data Arrival Time : 4.906
Data Required Time: 19.250
From              : rst_PP_s0
To                : read_pointer_0_s7
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============== ========================================= 
  0.000   0.000                                       active clock edge time                   
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   572      PLL_R          clk2/rpll_inst/CLKOUT                    
  2.627   0.244   tNET   RR   1        R8C13[2][A]    rst_PP_s0/CLK                            
  3.085   0.458   tC2Q   RF   33       R8C13[2][A]    rst_PP_s0/Q                              
  4.906   1.821   tNET   FF   1        R10C16[2][A]   PP_post_process/read_pointer_0_s7/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======== ====== ==== ======== ============== ======================================= 
  16.667   16.667                                       active clock edge time                 
  16.667   0.000                                        clk2/rpll_inst/CLKOUT.default_gen_clk  
  19.050   2.383    tCL    RR   572      PLL_R          clk2/rpll_inst/CLKOUT                  
  19.293   0.244    tNET   RR   1        R10C16[2][A]   PP_post_process/read_pointer_0_s7/CLK  
  19.250   -0.043   tSu         1        R10C16[2][A]   PP_post_process/read_pointer_0_s7      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.821 79.888%, 
                    tC2Q: 0.458 20.112%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path2						
Path Summary:
Slack             : 14.344
Data Arrival Time : 4.906
Data Required Time: 19.250
From              : rst_PP_s0
To                : read_pointer_3_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============== ========================================= 
  0.000   0.000                                       active clock edge time                   
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   572      PLL_R          clk2/rpll_inst/CLKOUT                    
  2.627   0.244   tNET   RR   1        R8C13[2][A]    rst_PP_s0/CLK                            
  3.085   0.458   tC2Q   RF   33       R8C13[2][A]    rst_PP_s0/Q                              
  4.906   1.821   tNET   FF   1        R10C16[1][A]   PP_post_process/read_pointer_3_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======== ====== ==== ======== ============== ======================================= 
  16.667   16.667                                       active clock edge time                 
  16.667   0.000                                        clk2/rpll_inst/CLKOUT.default_gen_clk  
  19.050   2.383    tCL    RR   572      PLL_R          clk2/rpll_inst/CLKOUT                  
  19.293   0.244    tNET   RR   1        R10C16[1][A]   PP_post_process/read_pointer_3_s1/CLK  
  19.250   -0.043   tSu         1        R10C16[1][A]   PP_post_process/read_pointer_3_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.821 79.888%, 
                    tC2Q: 0.458 20.112%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path3						
Path Summary:
Slack             : 14.344
Data Arrival Time : 4.906
Data Required Time: 19.250
From              : rst_PP_s0
To                : read_pointer_4_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============== ========================================= 
  0.000   0.000                                       active clock edge time                   
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   572      PLL_R          clk2/rpll_inst/CLKOUT                    
  2.627   0.244   tNET   RR   1        R8C13[2][A]    rst_PP_s0/CLK                            
  3.085   0.458   tC2Q   RF   33       R8C13[2][A]    rst_PP_s0/Q                              
  4.906   1.821   tNET   FF   1        R10C16[0][A]   PP_post_process/read_pointer_4_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======== ====== ==== ======== ============== ======================================= 
  16.667   16.667                                       active clock edge time                 
  16.667   0.000                                        clk2/rpll_inst/CLKOUT.default_gen_clk  
  19.050   2.383    tCL    RR   572      PLL_R          clk2/rpll_inst/CLKOUT                  
  19.293   0.244    tNET   RR   1        R10C16[0][A]   PP_post_process/read_pointer_4_s1/CLK  
  19.250   -0.043   tSu         1        R10C16[0][A]   PP_post_process/read_pointer_4_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.821 79.888%, 
                    tC2Q: 0.458 20.112%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path4						
Path Summary:
Slack             : 14.344
Data Arrival Time : 4.906
Data Required Time: 19.250
From              : rst_PP_s0
To                : read_pointer_5_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============== ========================================= 
  0.000   0.000                                       active clock edge time                   
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   572      PLL_R          clk2/rpll_inst/CLKOUT                    
  2.627   0.244   tNET   RR   1        R8C13[2][A]    rst_PP_s0/CLK                            
  3.085   0.458   tC2Q   RF   33       R8C13[2][A]    rst_PP_s0/Q                              
  4.906   1.821   tNET   FF   1        R10C16[0][B]   PP_post_process/read_pointer_5_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======== ====== ==== ======== ============== ======================================= 
  16.667   16.667                                       active clock edge time                 
  16.667   0.000                                        clk2/rpll_inst/CLKOUT.default_gen_clk  
  19.050   2.383    tCL    RR   572      PLL_R          clk2/rpll_inst/CLKOUT                  
  19.293   0.244    tNET   RR   1        R10C16[0][B]   PP_post_process/read_pointer_5_s1/CLK  
  19.250   -0.043   tSu         1        R10C16[0][B]   PP_post_process/read_pointer_5_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.821 79.888%, 
                    tC2Q: 0.458 20.112%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path5						
Path Summary:
Slack             : 14.344
Data Arrival Time : 4.906
Data Required Time: 19.250
From              : rst_PP_s0
To                : read_pointer_6_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============== ========================================= 
  0.000   0.000                                       active clock edge time                   
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   572      PLL_R          clk2/rpll_inst/CLKOUT                    
  2.627   0.244   tNET   RR   1        R8C13[2][A]    rst_PP_s0/CLK                            
  3.085   0.458   tC2Q   RF   33       R8C13[2][A]    rst_PP_s0/Q                              
  4.906   1.821   tNET   FF   1        R10C16[1][B]   PP_post_process/read_pointer_6_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======== ====== ==== ======== ============== ======================================= 
  16.667   16.667                                       active clock edge time                 
  16.667   0.000                                        clk2/rpll_inst/CLKOUT.default_gen_clk  
  19.050   2.383    tCL    RR   572      PLL_R          clk2/rpll_inst/CLKOUT                  
  19.293   0.244    tNET   RR   1        R10C16[1][B]   PP_post_process/read_pointer_6_s1/CLK  
  19.250   -0.043   tSu         1        R10C16[1][B]   PP_post_process/read_pointer_6_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.821 79.888%, 
                    tC2Q: 0.458 20.112%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path6						
Path Summary:
Slack             : 14.344
Data Arrival Time : 4.906
Data Required Time: 19.250
From              : rst_PP_s0
To                : d_flag_write_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   572      PLL_R          clk2/rpll_inst/CLKOUT                  
  2.627   0.244   tNET   RR   1        R8C13[2][A]    rst_PP_s0/CLK                          
  3.085   0.458   tC2Q   RF   33       R8C13[2][A]    rst_PP_s0/Q                            
  4.906   1.821   tNET   FF   1        R10C16[2][B]   PP_post_process/d_flag_write_s0/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======== ====== ==== ======== ============== ======================================= 
  16.667   16.667                                       active clock edge time                 
  16.667   0.000                                        clk2/rpll_inst/CLKOUT.default_gen_clk  
  19.050   2.383    tCL    RR   572      PLL_R          clk2/rpll_inst/CLKOUT                  
  19.293   0.244    tNET   RR   1        R10C16[2][B]   PP_post_process/d_flag_write_s0/CLK    
  19.250   -0.043   tSu         1        R10C16[2][B]   PP_post_process/d_flag_write_s0        

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.821 79.888%, 
                    tC2Q: 0.458 20.112%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path7						
Path Summary:
Slack             : 14.354
Data Arrival Time : 4.897
Data Required Time: 19.250
From              : rst_PP_s0
To                : last_switch_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   572      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627   0.244   tNET   RR   1        R8C13[2][A]   rst_PP_s0/CLK                          
  3.085   0.458   tC2Q   RF   33       R8C13[2][A]   rst_PP_s0/Q                            
  4.897   1.811   tNET   FF   1        R9C16[0][A]   PP_post_process/last_switch_s0/CLEAR   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  16.667   16.667                                      active clock edge time                 
  16.667   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  19.050   2.383    tCL    RR   572      PLL_R         clk2/rpll_inst/CLKOUT                  
  19.293   0.244    tNET   RR   1        R9C16[0][A]   PP_post_process/last_switch_s0/CLK     
  19.250   -0.043   tSu         1        R9C16[0][A]   PP_post_process/last_switch_s0         

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.811 79.807%, 
                    tC2Q: 0.458 20.193%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path8						
Path Summary:
Slack             : 14.817
Data Arrival Time : 4.433
Data Required Time: 19.250
From              : rst_PP_s0
To                : buffer_select_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============= ======================================== 
  0.000   0.000                                      active clock edge time                  
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   572      PLL_R         clk2/rpll_inst/CLKOUT                   
  2.627   0.244   tNET   RR   1        R8C13[2][A]   rst_PP_s0/CLK                           
  3.085   0.458   tC2Q   RF   33       R8C13[2][A]   rst_PP_s0/Q                             
  4.433   1.348   tNET   FF   1        R8C17[1][A]   PP_post_process/buffer_select_s2/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  16.667   16.667                                      active clock edge time                 
  16.667   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  19.050   2.383    tCL    RR   572      PLL_R         clk2/rpll_inst/CLKOUT                  
  19.293   0.244    tNET   RR   1        R8C17[1][A]   PP_post_process/buffer_select_s2/CLK   
  19.250   -0.043   tSu         1        R8C17[1][A]   PP_post_process/buffer_select_s2       

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.348 74.620%, 
                    tC2Q: 0.458 25.380%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path9						
Path Summary:
Slack             : 14.817
Data Arrival Time : 4.433
Data Required Time: 19.250
From              : rst_PP_s0
To                : write_pointer_7_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============= ========================================== 
  0.000   0.000                                      active clock edge time                    
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   572      PLL_R         clk2/rpll_inst/CLKOUT                     
  2.627   0.244   tNET   RR   1        R8C13[2][A]   rst_PP_s0/CLK                             
  3.085   0.458   tC2Q   RF   33       R8C13[2][A]   rst_PP_s0/Q                               
  4.433   1.348   tNET   FF   1        R8C17[0][B]   PP_post_process/write_pointer_7_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======== ====== ==== ======== ============= ======================================== 
  16.667   16.667                                      active clock edge time                  
  16.667   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk   
  19.050   2.383    tCL    RR   572      PLL_R         clk2/rpll_inst/CLKOUT                   
  19.293   0.244    tNET   RR   1        R8C17[0][B]   PP_post_process/write_pointer_7_s1/CLK  
  19.250   -0.043   tSu         1        R8C17[0][B]   PP_post_process/write_pointer_7_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.348 74.620%, 
                    tC2Q: 0.458 25.380%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path10						
Path Summary:
Slack             : 14.817
Data Arrival Time : 4.433
Data Required Time: 19.250
From              : rst_PP_s0
To                : write_pointer_6_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============= ========================================== 
  0.000   0.000                                      active clock edge time                    
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   572      PLL_R         clk2/rpll_inst/CLKOUT                     
  2.627   0.244   tNET   RR   1        R8C13[2][A]   rst_PP_s0/CLK                             
  3.085   0.458   tC2Q   RF   33       R8C13[2][A]   rst_PP_s0/Q                               
  4.433   1.348   tNET   FF   1        R8C17[0][A]   PP_post_process/write_pointer_6_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======== ====== ==== ======== ============= ======================================== 
  16.667   16.667                                      active clock edge time                  
  16.667   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk   
  19.050   2.383    tCL    RR   572      PLL_R         clk2/rpll_inst/CLKOUT                   
  19.293   0.244    tNET   RR   1        R8C17[0][A]   PP_post_process/write_pointer_6_s1/CLK  
  19.250   -0.043   tSu         1        R8C17[0][A]   PP_post_process/write_pointer_6_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.348 74.620%, 
                    tC2Q: 0.458 25.380%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path11						
Path Summary:
Slack             : 14.827
Data Arrival Time : 4.423
Data Required Time: 19.250
From              : rst_PP_s0
To                : read_pointer_1_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============== ========================================= 
  0.000   0.000                                       active clock edge time                   
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   572      PLL_R          clk2/rpll_inst/CLKOUT                    
  2.627   0.244   tNET   RR   1        R8C13[2][A]    rst_PP_s0/CLK                            
  3.085   0.458   tC2Q   RF   33       R8C13[2][A]    rst_PP_s0/Q                              
  4.423   1.338   tNET   FF   1        R10C15[1][B]   PP_post_process/read_pointer_1_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======== ====== ==== ======== ============== ======================================= 
  16.667   16.667                                       active clock edge time                 
  16.667   0.000                                        clk2/rpll_inst/CLKOUT.default_gen_clk  
  19.050   2.383    tCL    RR   572      PLL_R          clk2/rpll_inst/CLKOUT                  
  19.293   0.244    tNET   RR   1        R10C15[1][B]   PP_post_process/read_pointer_1_s1/CLK  
  19.250   -0.043   tSu         1        R10C15[1][B]   PP_post_process/read_pointer_1_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.338 74.481%, 
                    tC2Q: 0.458 25.519%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path12						
Path Summary:
Slack             : 14.827
Data Arrival Time : 4.423
Data Required Time: 19.250
From              : rst_PP_s0
To                : read_pointer_2_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============== ========================================= 
  0.000   0.000                                       active clock edge time                   
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   572      PLL_R          clk2/rpll_inst/CLKOUT                    
  2.627   0.244   tNET   RR   1        R8C13[2][A]    rst_PP_s0/CLK                            
  3.085   0.458   tC2Q   RF   33       R8C13[2][A]    rst_PP_s0/Q                              
  4.423   1.338   tNET   FF   1        R10C15[1][A]   PP_post_process/read_pointer_2_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======== ====== ==== ======== ============== ======================================= 
  16.667   16.667                                       active clock edge time                 
  16.667   0.000                                        clk2/rpll_inst/CLKOUT.default_gen_clk  
  19.050   2.383    tCL    RR   572      PLL_R          clk2/rpll_inst/CLKOUT                  
  19.293   0.244    tNET   RR   1        R10C15[1][A]   PP_post_process/read_pointer_2_s1/CLK  
  19.250   -0.043   tSu         1        R10C15[1][A]   PP_post_process/read_pointer_2_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.338 74.481%, 
                    tC2Q: 0.458 25.519%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path13						
Path Summary:
Slack             : 14.987
Data Arrival Time : 4.263
Data Required Time: 19.250
From              : rst_PP_s0
To                : read_cmp_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   572      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627   0.244   tNET   RR   1        R8C13[2][A]   rst_PP_s0/CLK                          
  3.085   0.458   tC2Q   RF   33       R8C13[2][A]   rst_PP_s0/Q                            
  4.263   1.178   tNET   FF   1        R4C14[1][A]   PP_post_process/read_cmp_s0/CLEAR      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  16.667   16.667                                      active clock edge time                 
  16.667   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  19.050   2.383    tCL    RR   572      PLL_R         clk2/rpll_inst/CLKOUT                  
  19.293   0.244    tNET   RR   1        R4C14[1][A]   PP_post_process/read_cmp_s0/CLK        
  19.250   -0.043   tSu         1        R4C14[1][A]   PP_post_process/read_cmp_s0            

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.178 71.983%, 
                    tC2Q: 0.458 28.017%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path14						
Path Summary:
Slack             : 14.987
Data Arrival Time : 4.263
Data Required Time: 19.250
From              : rst_PP_s0
To                : d_flag_read_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   572      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627   0.244   tNET   RR   1        R8C13[2][A]   rst_PP_s0/CLK                          
  3.085   0.458   tC2Q   RF   33       R8C13[2][A]   rst_PP_s0/Q                            
  4.263   1.178   tNET   FF   1        R4C14[1][B]   PP_post_process/d_flag_read_s0/CLEAR   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  16.667   16.667                                      active clock edge time                 
  16.667   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  19.050   2.383    tCL    RR   572      PLL_R         clk2/rpll_inst/CLKOUT                  
  19.293   0.244    tNET   RR   1        R4C14[1][B]   PP_post_process/d_flag_read_s0/CLK     
  19.250   -0.043   tSu         1        R4C14[1][B]   PP_post_process/d_flag_read_s0         

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.178 71.983%, 
                    tC2Q: 0.458 28.017%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path15						
Path Summary:
Slack             : 14.994
Data Arrival Time : 4.257
Data Required Time: 19.250
From              : rst_PP_s0
To                : read_pointer_7_s10
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============= ========================================== 
  0.000   0.000                                      active clock edge time                    
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   572      PLL_R         clk2/rpll_inst/CLKOUT                     
  2.627   0.244   tNET   RR   1        R8C13[2][A]   rst_PP_s0/CLK                             
  3.085   0.458   tC2Q   RF   33       R8C13[2][A]   rst_PP_s0/Q                               
  4.257   1.171   tNET   FF   1        R9C17[1][A]   PP_post_process/read_pointer_7_s10/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======== ====== ==== ======== ============= ======================================== 
  16.667   16.667                                      active clock edge time                  
  16.667   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk   
  19.050   2.383    tCL    RR   572      PLL_R         clk2/rpll_inst/CLKOUT                   
  19.293   0.244    tNET   RR   1        R9C17[1][A]   PP_post_process/read_pointer_7_s10/CLK  
  19.250   -0.043   tSu         1        R9C17[1][A]   PP_post_process/read_pointer_7_s10      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.171 71.878%, 
                    tC2Q: 0.458 28.122%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path16						
Path Summary:
Slack             : 14.994
Data Arrival Time : 4.257
Data Required Time: 19.250
From              : rst_PP_s0
To                : write_pointer_0_s7
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============= ========================================== 
  0.000   0.000                                      active clock edge time                    
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   572      PLL_R         clk2/rpll_inst/CLKOUT                     
  2.627   0.244   tNET   RR   1        R8C13[2][A]   rst_PP_s0/CLK                             
  3.085   0.458   tC2Q   RF   33       R8C13[2][A]   rst_PP_s0/Q                               
  4.257   1.171   tNET   FF   1        R9C17[1][B]   PP_post_process/write_pointer_0_s7/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======== ====== ==== ======== ============= ======================================== 
  16.667   16.667                                      active clock edge time                  
  16.667   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk   
  19.050   2.383    tCL    RR   572      PLL_R         clk2/rpll_inst/CLKOUT                   
  19.293   0.244    tNET   RR   1        R9C17[1][B]   PP_post_process/write_pointer_0_s7/CLK  
  19.250   -0.043   tSu         1        R9C17[1][B]   PP_post_process/write_pointer_0_s7      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.171 71.878%, 
                    tC2Q: 0.458 28.122%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path17						
Path Summary:
Slack             : 14.994
Data Arrival Time : 4.257
Data Required Time: 19.250
From              : rst_PP_s0
To                : write_pointer_3_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============= ========================================== 
  0.000   0.000                                      active clock edge time                    
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   572      PLL_R         clk2/rpll_inst/CLKOUT                     
  2.627   0.244   tNET   RR   1        R8C13[2][A]   rst_PP_s0/CLK                             
  3.085   0.458   tC2Q   RF   33       R8C13[2][A]   rst_PP_s0/Q                               
  4.257   1.171   tNET   FF   1        R9C17[0][A]   PP_post_process/write_pointer_3_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======== ====== ==== ======== ============= ======================================== 
  16.667   16.667                                      active clock edge time                  
  16.667   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk   
  19.050   2.383    tCL    RR   572      PLL_R         clk2/rpll_inst/CLKOUT                   
  19.293   0.244    tNET   RR   1        R9C17[0][A]   PP_post_process/write_pointer_3_s1/CLK  
  19.250   -0.043   tSu         1        R9C17[0][A]   PP_post_process/write_pointer_3_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.171 71.878%, 
                    tC2Q: 0.458 28.122%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path18						
Path Summary:
Slack             : 14.994
Data Arrival Time : 4.257
Data Required Time: 19.250
From              : rst_PP_s0
To                : write_pointer_4_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============= ========================================== 
  0.000   0.000                                      active clock edge time                    
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   572      PLL_R         clk2/rpll_inst/CLKOUT                     
  2.627   0.244   tNET   RR   1        R8C13[2][A]   rst_PP_s0/CLK                             
  3.085   0.458   tC2Q   RF   33       R8C13[2][A]   rst_PP_s0/Q                               
  4.257   1.171   tNET   FF   1        R9C17[2][B]   PP_post_process/write_pointer_4_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======== ====== ==== ======== ============= ======================================== 
  16.667   16.667                                      active clock edge time                  
  16.667   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk   
  19.050   2.383    tCL    RR   572      PLL_R         clk2/rpll_inst/CLKOUT                   
  19.293   0.244    tNET   RR   1        R9C17[2][B]   PP_post_process/write_pointer_4_s1/CLK  
  19.250   -0.043   tSu         1        R9C17[2][B]   PP_post_process/write_pointer_4_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.171 71.878%, 
                    tC2Q: 0.458 28.122%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path19						
Path Summary:
Slack             : 14.994
Data Arrival Time : 4.257
Data Required Time: 19.250
From              : rst_PP_s0
To                : write_pointer_5_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============= ========================================== 
  0.000   0.000                                      active clock edge time                    
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   572      PLL_R         clk2/rpll_inst/CLKOUT                     
  2.627   0.244   tNET   RR   1        R8C13[2][A]   rst_PP_s0/CLK                             
  3.085   0.458   tC2Q   RF   33       R8C13[2][A]   rst_PP_s0/Q                               
  4.257   1.171   tNET   FF   1        R9C17[2][A]   PP_post_process/write_pointer_5_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======== ====== ==== ======== ============= ======================================== 
  16.667   16.667                                      active clock edge time                  
  16.667   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk   
  19.050   2.383    tCL    RR   572      PLL_R         clk2/rpll_inst/CLKOUT                   
  19.293   0.244    tNET   RR   1        R9C17[2][A]   PP_post_process/write_pointer_5_s1/CLK  
  19.250   -0.043   tSu         1        R9C17[2][A]   PP_post_process/write_pointer_5_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.171 71.878%, 
                    tC2Q: 0.458 28.122%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path20						
Path Summary:
Slack             : 15.003
Data Arrival Time : 4.248
Data Required Time: 19.250
From              : rst_PP_s0
To                : write_pointer_1_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                          NODE                    
 ======= ======= ====== ==== ======== ============== ========================================== 
  0.000   0.000                                       active clock edge time                    
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   572      PLL_R          clk2/rpll_inst/CLKOUT                     
  2.627   0.244   tNET   RR   1        R8C13[2][A]    rst_PP_s0/CLK                             
  3.085   0.458   tC2Q   RF   33       R8C13[2][A]    rst_PP_s0/Q                               
  4.248   1.162   tNET   FF   1        R10C17[0][B]   PP_post_process/write_pointer_1_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                   
 ======== ======== ====== ==== ======== ============== ======================================== 
  16.667   16.667                                       active clock edge time                  
  16.667   0.000                                        clk2/rpll_inst/CLKOUT.default_gen_clk   
  19.050   2.383    tCL    RR   572      PLL_R          clk2/rpll_inst/CLKOUT                   
  19.293   0.244    tNET   RR   1        R10C17[0][B]   PP_post_process/write_pointer_1_s1/CLK  
  19.250   -0.043   tSu         1        R10C17[0][B]   PP_post_process/write_pointer_1_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.162 71.720%, 
                    tC2Q: 0.458 28.280%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path21						
Path Summary:
Slack             : 15.003
Data Arrival Time : 4.248
Data Required Time: 19.250
From              : rst_PP_s0
To                : write_pointer_2_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                          NODE                    
 ======= ======= ====== ==== ======== ============== ========================================== 
  0.000   0.000                                       active clock edge time                    
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   572      PLL_R          clk2/rpll_inst/CLKOUT                     
  2.627   0.244   tNET   RR   1        R8C13[2][A]    rst_PP_s0/CLK                             
  3.085   0.458   tC2Q   RF   33       R8C13[2][A]    rst_PP_s0/Q                               
  4.248   1.162   tNET   FF   1        R10C17[0][A]   PP_post_process/write_pointer_2_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                   
 ======== ======== ====== ==== ======== ============== ======================================== 
  16.667   16.667                                       active clock edge time                  
  16.667   0.000                                        clk2/rpll_inst/CLKOUT.default_gen_clk   
  19.050   2.383    tCL    RR   572      PLL_R          clk2/rpll_inst/CLKOUT                   
  19.293   0.244    tNET   RR   1        R10C17[0][A]   PP_post_process/write_pointer_2_s1/CLK  
  19.250   -0.043   tSu         1        R10C17[0][A]   PP_post_process/write_pointer_2_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.162 71.720%, 
                    tC2Q: 0.458 28.280%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path22						
Path Summary:
Slack             : 15.337
Data Arrival Time : 3.913
Data Required Time: 19.250
From              : rst_PP_s0
To                : stop_PP_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   572      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627   0.244   tNET   RR   1        R8C13[2][A]   rst_PP_s0/CLK                          
  3.085   0.458   tC2Q   RF   33       R8C13[2][A]   rst_PP_s0/Q                            
  3.913   0.828   tNET   FF   1        R9C14[1][A]   PP_post_process/stop_PP_s0/CLEAR       

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  16.667   16.667                                      active clock edge time                 
  16.667   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  19.050   2.383    tCL    RR   572      PLL_R         clk2/rpll_inst/CLKOUT                  
  19.293   0.244    tNET   RR   1        R9C14[1][A]   PP_post_process/stop_PP_s0/CLK         
  19.250   -0.043   tSu         1        R9C14[1][A]   PP_post_process/stop_PP_s0             

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.828 64.356%, 
                    tC2Q: 0.458 35.644%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

3.3.4 Removal Analysis Report
Report Command:report_timing -removal -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : 0.873
Data Arrival Time : 3.456
Data Required Time: 2.582
From              : rst_PP_s0
To                : write_pointer_1_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                          NODE                    
 ======= ======= ====== ==== ======== ============== ========================================== 
  0.000   0.000                                       active clock edge time                    
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   572      PLL_R          clk2/rpll_inst/CLKOUT                     
  2.567   0.185   tNET   RR   1        R8C13[2][A]    rst_PP_s0/CLK                             
  2.901   0.333   tC2Q   RR   33       R8C13[2][A]    rst_PP_s0/Q                               
  3.456   0.555   tNET   RR   1        R10C17[0][B]   PP_post_process/write_pointer_1_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                   
 ======= ======= ====== ==== ======== ============== ======================================== 
  0.000   0.000                                       active clock edge time                  
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   572      PLL_R          clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        R10C17[0][B]   PP_post_process/write_pointer_1_s1/CLK  
  2.582   0.015   tHld        1        R10C17[0][B]   PP_post_process/write_pointer_1_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.555 62.469%, 
                    tC2Q: 0.333 37.531%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path2						
Path Summary:
Slack             : 0.873
Data Arrival Time : 3.456
Data Required Time: 2.582
From              : rst_PP_s0
To                : write_pointer_2_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                          NODE                    
 ======= ======= ====== ==== ======== ============== ========================================== 
  0.000   0.000                                       active clock edge time                    
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   572      PLL_R          clk2/rpll_inst/CLKOUT                     
  2.567   0.185   tNET   RR   1        R8C13[2][A]    rst_PP_s0/CLK                             
  2.901   0.333   tC2Q   RR   33       R8C13[2][A]    rst_PP_s0/Q                               
  3.456   0.555   tNET   RR   1        R10C17[0][A]   PP_post_process/write_pointer_2_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                   
 ======= ======= ====== ==== ======== ============== ======================================== 
  0.000   0.000                                       active clock edge time                  
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   572      PLL_R          clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        R10C17[0][A]   PP_post_process/write_pointer_2_s1/CLK  
  2.582   0.015   tHld        1        R10C17[0][A]   PP_post_process/write_pointer_2_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.555 62.469%, 
                    tC2Q: 0.333 37.531%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path3						
Path Summary:
Slack             : 0.881
Data Arrival Time : 3.463
Data Required Time: 2.582
From              : rst_PP_s0
To                : read_pointer_7_s10
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============= ========================================== 
  0.000   0.000                                      active clock edge time                    
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   572      PLL_R         clk2/rpll_inst/CLKOUT                     
  2.567   0.185   tNET   RR   1        R8C13[2][A]   rst_PP_s0/CLK                             
  2.901   0.333   tC2Q   RR   33       R8C13[2][A]   rst_PP_s0/Q                               
  3.463   0.562   tNET   RR   1        R9C17[1][A]   PP_post_process/read_pointer_7_s10/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============= ======================================== 
  0.000   0.000                                      active clock edge time                  
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   572      PLL_R         clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        R9C17[1][A]   PP_post_process/read_pointer_7_s10/CLK  
  2.582   0.015   tHld        1        R9C17[1][A]   PP_post_process/read_pointer_7_s10      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.562 62.784%, 
                    tC2Q: 0.333 37.216%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path4						
Path Summary:
Slack             : 0.881
Data Arrival Time : 3.463
Data Required Time: 2.582
From              : rst_PP_s0
To                : write_pointer_0_s7
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============= ========================================== 
  0.000   0.000                                      active clock edge time                    
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   572      PLL_R         clk2/rpll_inst/CLKOUT                     
  2.567   0.185   tNET   RR   1        R8C13[2][A]   rst_PP_s0/CLK                             
  2.901   0.333   tC2Q   RR   33       R8C13[2][A]   rst_PP_s0/Q                               
  3.463   0.562   tNET   RR   1        R9C17[1][B]   PP_post_process/write_pointer_0_s7/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============= ======================================== 
  0.000   0.000                                      active clock edge time                  
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   572      PLL_R         clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        R9C17[1][B]   PP_post_process/write_pointer_0_s7/CLK  
  2.582   0.015   tHld        1        R9C17[1][B]   PP_post_process/write_pointer_0_s7      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.562 62.784%, 
                    tC2Q: 0.333 37.216%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path5						
Path Summary:
Slack             : 0.881
Data Arrival Time : 3.463
Data Required Time: 2.582
From              : rst_PP_s0
To                : write_pointer_3_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============= ========================================== 
  0.000   0.000                                      active clock edge time                    
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   572      PLL_R         clk2/rpll_inst/CLKOUT                     
  2.567   0.185   tNET   RR   1        R8C13[2][A]   rst_PP_s0/CLK                             
  2.901   0.333   tC2Q   RR   33       R8C13[2][A]   rst_PP_s0/Q                               
  3.463   0.562   tNET   RR   1        R9C17[0][A]   PP_post_process/write_pointer_3_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============= ======================================== 
  0.000   0.000                                      active clock edge time                  
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   572      PLL_R         clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        R9C17[0][A]   PP_post_process/write_pointer_3_s1/CLK  
  2.582   0.015   tHld        1        R9C17[0][A]   PP_post_process/write_pointer_3_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.562 62.784%, 
                    tC2Q: 0.333 37.216%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path6						
Path Summary:
Slack             : 0.881
Data Arrival Time : 3.463
Data Required Time: 2.582
From              : rst_PP_s0
To                : write_pointer_4_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============= ========================================== 
  0.000   0.000                                      active clock edge time                    
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   572      PLL_R         clk2/rpll_inst/CLKOUT                     
  2.567   0.185   tNET   RR   1        R8C13[2][A]   rst_PP_s0/CLK                             
  2.901   0.333   tC2Q   RR   33       R8C13[2][A]   rst_PP_s0/Q                               
  3.463   0.562   tNET   RR   1        R9C17[2][B]   PP_post_process/write_pointer_4_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============= ======================================== 
  0.000   0.000                                      active clock edge time                  
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   572      PLL_R         clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        R9C17[2][B]   PP_post_process/write_pointer_4_s1/CLK  
  2.582   0.015   tHld        1        R9C17[2][B]   PP_post_process/write_pointer_4_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.562 62.784%, 
                    tC2Q: 0.333 37.216%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path7						
Path Summary:
Slack             : 0.881
Data Arrival Time : 3.463
Data Required Time: 2.582
From              : rst_PP_s0
To                : write_pointer_5_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============= ========================================== 
  0.000   0.000                                      active clock edge time                    
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   572      PLL_R         clk2/rpll_inst/CLKOUT                     
  2.567   0.185   tNET   RR   1        R8C13[2][A]   rst_PP_s0/CLK                             
  2.901   0.333   tC2Q   RR   33       R8C13[2][A]   rst_PP_s0/Q                               
  3.463   0.562   tNET   RR   1        R9C17[2][A]   PP_post_process/write_pointer_5_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============= ======================================== 
  0.000   0.000                                      active clock edge time                  
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   572      PLL_R         clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        R9C17[2][A]   PP_post_process/write_pointer_5_s1/CLK  
  2.582   0.015   tHld        1        R9C17[2][A]   PP_post_process/write_pointer_5_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.562 62.784%, 
                    tC2Q: 0.333 37.216%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path8						
Path Summary:
Slack             : 0.883
Data Arrival Time : 3.466
Data Required Time: 2.582
From              : rst_PP_s0
To                : read_cmp_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   572      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R8C13[2][A]   rst_PP_s0/CLK                          
  2.901   0.333   tC2Q   RR   33       R8C13[2][A]   rst_PP_s0/Q                            
  3.466   0.565   tNET   RR   1        R4C14[1][A]   PP_post_process/read_cmp_s0/CLEAR      

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   572      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R4C14[1][A]   PP_post_process/read_cmp_s0/CLK        
  2.582   0.015   tHld        1        R4C14[1][A]   PP_post_process/read_cmp_s0            

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.565 62.900%, 
                    tC2Q: 0.333 37.100%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path9						
Path Summary:
Slack             : 0.883
Data Arrival Time : 3.466
Data Required Time: 2.582
From              : rst_PP_s0
To                : d_flag_read_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   572      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R8C13[2][A]   rst_PP_s0/CLK                          
  2.901   0.333   tC2Q   RR   33       R8C13[2][A]   rst_PP_s0/Q                            
  3.466   0.565   tNET   RR   1        R4C14[1][B]   PP_post_process/d_flag_read_s0/CLEAR   

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   572      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R4C14[1][B]   PP_post_process/d_flag_read_s0/CLK     
  2.582   0.015   tHld        1        R4C14[1][B]   PP_post_process/d_flag_read_s0         

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.565 62.900%, 
                    tC2Q: 0.333 37.100%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path10						
Path Summary:
Slack             : 0.896
Data Arrival Time : 3.478
Data Required Time: 2.582
From              : rst_PP_s0
To                : stop_PP_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   572      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R8C13[2][A]   rst_PP_s0/CLK                          
  2.901   0.333   tC2Q   RR   33       R8C13[2][A]   rst_PP_s0/Q                            
  3.478   0.577   tNET   RR   1        R9C14[1][A]   PP_post_process/stop_PP_s0/CLEAR       

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   572      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R9C14[1][A]   PP_post_process/stop_PP_s0/CLK         
  2.582   0.015   tHld        1        R9C14[1][A]   PP_post_process/stop_PP_s0             

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.577 63.402%, 
                    tC2Q: 0.333 36.598%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path11						
Path Summary:
Slack             : 1.097
Data Arrival Time : 3.679
Data Required Time: 2.582
From              : rst_PP_s0
To                : read_pointer_1_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============== ========================================= 
  0.000   0.000                                       active clock edge time                   
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   572      PLL_R          clk2/rpll_inst/CLKOUT                    
  2.567   0.185   tNET   RR   1        R8C13[2][A]    rst_PP_s0/CLK                            
  2.901   0.333   tC2Q   RR   33       R8C13[2][A]    rst_PP_s0/Q                              
  3.679   0.778   tNET   RR   1        R10C15[1][B]   PP_post_process/read_pointer_1_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   572      PLL_R          clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R10C15[1][B]   PP_post_process/read_pointer_1_s1/CLK  
  2.582   0.015   tHld        1        R10C15[1][B]   PP_post_process/read_pointer_1_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.778 70.019%, 
                    tC2Q: 0.333 29.981%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path12						
Path Summary:
Slack             : 1.097
Data Arrival Time : 3.679
Data Required Time: 2.582
From              : rst_PP_s0
To                : read_pointer_2_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============== ========================================= 
  0.000   0.000                                       active clock edge time                   
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   572      PLL_R          clk2/rpll_inst/CLKOUT                    
  2.567   0.185   tNET   RR   1        R8C13[2][A]    rst_PP_s0/CLK                            
  2.901   0.333   tC2Q   RR   33       R8C13[2][A]    rst_PP_s0/Q                              
  3.679   0.778   tNET   RR   1        R10C15[1][A]   PP_post_process/read_pointer_2_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   572      PLL_R          clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R10C15[1][A]   PP_post_process/read_pointer_2_s1/CLK  
  2.582   0.015   tHld        1        R10C15[1][A]   PP_post_process/read_pointer_2_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.778 70.019%, 
                    tC2Q: 0.333 29.981%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path13						
Path Summary:
Slack             : 1.103
Data Arrival Time : 3.685
Data Required Time: 2.582
From              : rst_PP_s0
To                : buffer_select_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============= ======================================== 
  0.000   0.000                                      active clock edge time                  
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   572      PLL_R         clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        R8C13[2][A]   rst_PP_s0/CLK                           
  2.901   0.333   tC2Q   RR   33       R8C13[2][A]   rst_PP_s0/Q                             
  3.685   0.785   tNET   RR   1        R8C17[1][A]   PP_post_process/buffer_select_s2/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   572      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R8C17[1][A]   PP_post_process/buffer_select_s2/CLK   
  2.582   0.015   tHld        1        R8C17[1][A]   PP_post_process/buffer_select_s2       

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.785 70.185%, 
                    tC2Q: 0.333 29.815%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path14						
Path Summary:
Slack             : 1.103
Data Arrival Time : 3.685
Data Required Time: 2.582
From              : rst_PP_s0
To                : write_pointer_7_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============= ========================================== 
  0.000   0.000                                      active clock edge time                    
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   572      PLL_R         clk2/rpll_inst/CLKOUT                     
  2.567   0.185   tNET   RR   1        R8C13[2][A]   rst_PP_s0/CLK                             
  2.901   0.333   tC2Q   RR   33       R8C13[2][A]   rst_PP_s0/Q                               
  3.685   0.785   tNET   RR   1        R8C17[0][B]   PP_post_process/write_pointer_7_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============= ======================================== 
  0.000   0.000                                      active clock edge time                  
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   572      PLL_R         clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        R8C17[0][B]   PP_post_process/write_pointer_7_s1/CLK  
  2.582   0.015   tHld        1        R8C17[0][B]   PP_post_process/write_pointer_7_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.785 70.185%, 
                    tC2Q: 0.333 29.815%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path15						
Path Summary:
Slack             : 1.103
Data Arrival Time : 3.685
Data Required Time: 2.582
From              : rst_PP_s0
To                : write_pointer_6_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============= ========================================== 
  0.000   0.000                                      active clock edge time                    
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   572      PLL_R         clk2/rpll_inst/CLKOUT                     
  2.567   0.185   tNET   RR   1        R8C13[2][A]   rst_PP_s0/CLK                             
  2.901   0.333   tC2Q   RR   33       R8C13[2][A]   rst_PP_s0/Q                               
  3.685   0.785   tNET   RR   1        R8C17[0][A]   PP_post_process/write_pointer_6_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============= ======================================== 
  0.000   0.000                                      active clock edge time                  
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   572      PLL_R         clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        R8C17[0][A]   PP_post_process/write_pointer_6_s1/CLK  
  2.582   0.015   tHld        1        R8C17[0][A]   PP_post_process/write_pointer_6_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.785 70.185%, 
                    tC2Q: 0.333 29.815%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path16						
Path Summary:
Slack             : 1.156
Data Arrival Time : 3.738
Data Required Time: 2.582
From              : rst_PP_s0
To                : last_switch_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   572      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R8C13[2][A]   rst_PP_s0/CLK                          
  2.901   0.333   tC2Q   RR   33       R8C13[2][A]   rst_PP_s0/Q                            
  3.738   0.838   tNET   RR   1        R9C16[0][A]   PP_post_process/last_switch_s0/CLEAR   

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   572      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R9C16[0][A]   PP_post_process/last_switch_s0/CLK     
  2.582   0.015   tHld        1        R9C16[0][A]   PP_post_process/last_switch_s0         

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.838 71.534%, 
                    tC2Q: 0.333 28.466%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path17						
Path Summary:
Slack             : 1.163
Data Arrival Time : 3.746
Data Required Time: 2.582
From              : rst_PP_s0
To                : read_pointer_0_s7
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============== ========================================= 
  0.000   0.000                                       active clock edge time                   
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   572      PLL_R          clk2/rpll_inst/CLKOUT                    
  2.567   0.185   tNET   RR   1        R8C13[2][A]    rst_PP_s0/CLK                            
  2.901   0.333   tC2Q   RR   33       R8C13[2][A]    rst_PP_s0/Q                              
  3.746   0.845   tNET   RR   1        R10C16[2][A]   PP_post_process/read_pointer_0_s7/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   572      PLL_R          clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R10C16[2][A]   PP_post_process/read_pointer_0_s7/CLK  
  2.582   0.015   tHld        1        R10C16[2][A]   PP_post_process/read_pointer_0_s7      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.845 71.715%, 
                    tC2Q: 0.333 28.285%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path18						
Path Summary:
Slack             : 1.163
Data Arrival Time : 3.746
Data Required Time: 2.582
From              : rst_PP_s0
To                : read_pointer_3_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============== ========================================= 
  0.000   0.000                                       active clock edge time                   
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   572      PLL_R          clk2/rpll_inst/CLKOUT                    
  2.567   0.185   tNET   RR   1        R8C13[2][A]    rst_PP_s0/CLK                            
  2.901   0.333   tC2Q   RR   33       R8C13[2][A]    rst_PP_s0/Q                              
  3.746   0.845   tNET   RR   1        R10C16[1][A]   PP_post_process/read_pointer_3_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   572      PLL_R          clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R10C16[1][A]   PP_post_process/read_pointer_3_s1/CLK  
  2.582   0.015   tHld        1        R10C16[1][A]   PP_post_process/read_pointer_3_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.845 71.715%, 
                    tC2Q: 0.333 28.285%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path19						
Path Summary:
Slack             : 1.163
Data Arrival Time : 3.746
Data Required Time: 2.582
From              : rst_PP_s0
To                : read_pointer_4_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============== ========================================= 
  0.000   0.000                                       active clock edge time                   
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   572      PLL_R          clk2/rpll_inst/CLKOUT                    
  2.567   0.185   tNET   RR   1        R8C13[2][A]    rst_PP_s0/CLK                            
  2.901   0.333   tC2Q   RR   33       R8C13[2][A]    rst_PP_s0/Q                              
  3.746   0.845   tNET   RR   1        R10C16[0][A]   PP_post_process/read_pointer_4_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   572      PLL_R          clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R10C16[0][A]   PP_post_process/read_pointer_4_s1/CLK  
  2.582   0.015   tHld        1        R10C16[0][A]   PP_post_process/read_pointer_4_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.845 71.715%, 
                    tC2Q: 0.333 28.285%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path20						
Path Summary:
Slack             : 1.163
Data Arrival Time : 3.746
Data Required Time: 2.582
From              : rst_PP_s0
To                : read_pointer_5_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============== ========================================= 
  0.000   0.000                                       active clock edge time                   
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   572      PLL_R          clk2/rpll_inst/CLKOUT                    
  2.567   0.185   tNET   RR   1        R8C13[2][A]    rst_PP_s0/CLK                            
  2.901   0.333   tC2Q   RR   33       R8C13[2][A]    rst_PP_s0/Q                              
  3.746   0.845   tNET   RR   1        R10C16[0][B]   PP_post_process/read_pointer_5_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   572      PLL_R          clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R10C16[0][B]   PP_post_process/read_pointer_5_s1/CLK  
  2.582   0.015   tHld        1        R10C16[0][B]   PP_post_process/read_pointer_5_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.845 71.715%, 
                    tC2Q: 0.333 28.285%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path21						
Path Summary:
Slack             : 1.163
Data Arrival Time : 3.746
Data Required Time: 2.582
From              : rst_PP_s0
To                : read_pointer_6_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============== ========================================= 
  0.000   0.000                                       active clock edge time                   
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   572      PLL_R          clk2/rpll_inst/CLKOUT                    
  2.567   0.185   tNET   RR   1        R8C13[2][A]    rst_PP_s0/CLK                            
  2.901   0.333   tC2Q   RR   33       R8C13[2][A]    rst_PP_s0/Q                              
  3.746   0.845   tNET   RR   1        R10C16[1][B]   PP_post_process/read_pointer_6_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   572      PLL_R          clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R10C16[1][B]   PP_post_process/read_pointer_6_s1/CLK  
  2.582   0.015   tHld        1        R10C16[1][B]   PP_post_process/read_pointer_6_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.845 71.715%, 
                    tC2Q: 0.333 28.285%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path22						
Path Summary:
Slack             : 1.163
Data Arrival Time : 3.746
Data Required Time: 2.582
From              : rst_PP_s0
To                : d_flag_write_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   572      PLL_R          clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R8C13[2][A]    rst_PP_s0/CLK                          
  2.901   0.333   tC2Q   RR   33       R8C13[2][A]    rst_PP_s0/Q                            
  3.746   0.845   tNET   RR   1        R10C16[2][B]   PP_post_process/d_flag_write_s0/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   572      PLL_R          clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R10C16[2][B]   PP_post_process/d_flag_write_s0/CLK    
  2.582   0.015   tHld        1        R10C16[2][B]   PP_post_process/d_flag_write_s0        

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.845 71.715%, 
                    tC2Q: 0.333 28.285%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

3.4 Minimum Pulse Width Report
Report Command:report_min_pulse_width -nworst 10 -detail

								MPW1
MPW Summary:
Slack:          7.005
Actual Width:   8.255
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        d_com_start_s0

Late clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  8.333    0.000               active clock edge time                 
  8.333    0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  10.716   2.383   tCL    FF   clk2/rpll_inst/CLKOUT                  
  10.979   0.262   tNET   FF   d_com_start_s0/CLK                     

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  16.667   0.000               active clock edge time                 
  16.667   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  19.050   2.383   tCL    RR   clk2/rpll_inst/CLKOUT                  
  19.234   0.185   tNET   RR   d_com_start_s0/CLK                     

								MPW2
MPW Summary:
Slack:          7.005
Actual Width:   8.255
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        d_flag_acq_s0

Late clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  8.333    0.000               active clock edge time                 
  8.333    0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  10.716   2.383   tCL    FF   clk2/rpll_inst/CLKOUT                  
  10.979   0.262   tNET   FF   d_flag_acq_s0/CLK                      

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  16.667   0.000               active clock edge time                 
  16.667   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  19.050   2.383   tCL    RR   clk2/rpll_inst/CLKOUT                  
  19.234   0.185   tNET   RR   d_flag_acq_s0/CLK                      

								MPW3
MPW Summary:
Slack:          7.005
Actual Width:   8.255
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        n1634_s0

Late clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  8.333    0.000               active clock edge time                 
  8.333    0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  10.716   2.383   tCL    FF   clk2/rpll_inst/CLKOUT                  
  10.979   0.262   tNET   FF   n1634_s0/CLK                           

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  16.667   0.000               active clock edge time                 
  16.667   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  19.050   2.383   tCL    RR   clk2/rpll_inst/CLKOUT                  
  19.234   0.185   tNET   RR   n1634_s0/CLK                           

								MPW4
MPW Summary:
Slack:          7.005
Actual Width:   8.255
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        n1642_s0

Late clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  8.333    0.000               active clock edge time                 
  8.333    0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  10.716   2.383   tCL    FF   clk2/rpll_inst/CLKOUT                  
  10.979   0.262   tNET   FF   n1642_s0/CLK                           

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  16.667   0.000               active clock edge time                 
  16.667   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  19.050   2.383   tCL    RR   clk2/rpll_inst/CLKOUT                  
  19.234   0.185   tNET   RR   n1642_s0/CLK                           

								MPW5
MPW Summary:
Slack:          7.005
Actual Width:   8.255
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        read_5_s0

Late clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  8.333    0.000               active clock edge time                 
  8.333    0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  10.716   2.383   tCL    FF   clk2/rpll_inst/CLKOUT                  
  10.979   0.262   tNET   FF   read_5_s0/CLK                          

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  16.667   0.000               active clock edge time                 
  16.667   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  19.050   2.383   tCL    RR   clk2/rpll_inst/CLKOUT                  
  19.234   0.185   tNET   RR   read_5_s0/CLK                          

								MPW6
MPW Summary:
Slack:          7.005
Actual Width:   8.255
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        address_acq_18_s0

Late clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  8.333    0.000               active clock edge time                 
  8.333    0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  10.716   2.383   tCL    FF   clk2/rpll_inst/CLKOUT                  
  10.979   0.262   tNET   FF   address_acq_18_s0/CLK                  

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  16.667   0.000               active clock edge time                 
  16.667   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  19.050   2.383   tCL    RR   clk2/rpll_inst/CLKOUT                  
  19.234   0.185   tNET   RR   address_acq_18_s0/CLK                  

								MPW7
MPW Summary:
Slack:          7.005
Actual Width:   8.255
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        samples_after_adjusted_20_s0

Late clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  8.333    0.000               active clock edge time                 
  8.333    0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  10.716   2.383   tCL    FF   clk2/rpll_inst/CLKOUT                  
  10.979   0.262   tNET   FF   samples_after_adjusted_20_s0/CLK       

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  16.667   0.000               active clock edge time                 
  16.667   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  19.050   2.383   tCL    RR   clk2/rpll_inst/CLKOUT                  
  19.234   0.185   tNET   RR   samples_after_adjusted_20_s0/CLK       

								MPW8
MPW Summary:
Slack:          7.005
Actual Width:   8.255
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        UART1/buffer[8]_0_s0

Late clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  8.333    0.000               active clock edge time                 
  8.333    0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  10.716   2.383   tCL    FF   clk2/rpll_inst/CLKOUT                  
  10.979   0.262   tNET   FF   UART1/buffer[8]_0_s0/CLK               

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  16.667   0.000               active clock edge time                 
  16.667   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  19.050   2.383   tCL    RR   clk2/rpll_inst/CLKOUT                  
  19.234   0.185   tNET   RR   UART1/buffer[8]_0_s0/CLK               

								MPW9
MPW Summary:
Slack:          7.005
Actual Width:   8.255
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        initialize/PSRAM_com/address_reg_8_s0

Late clock Path:
    AT     DELAY   TYPE   RF                     NODE                     
 ======== ======= ====== ==== =========================================== 
  8.333    0.000               active clock edge time                     
  8.333    0.000               clk2/rpll_inst/CLKOUT.default_gen_clk      
  10.716   2.383   tCL    FF   clk2/rpll_inst/CLKOUT                      
  10.979   0.262   tNET   FF   initialize/PSRAM_com/address_reg_8_s0/CLK  

Early clock Path:
    AT     DELAY   TYPE   RF                     NODE                     
 ======== ======= ====== ==== =========================================== 
  16.667   0.000               active clock edge time                     
  16.667   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk      
  19.050   2.383   tCL    RR   clk2/rpll_inst/CLKOUT                      
  19.234   0.185   tNET   RR   initialize/PSRAM_com/address_reg_8_s0/CLK  

								MPW10
MPW Summary:
Slack:          7.005
Actual Width:   8.255
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        initialize/PSRAM_com/address_reg_9_s0

Late clock Path:
    AT     DELAY   TYPE   RF                     NODE                     
 ======== ======= ====== ==== =========================================== 
  8.333    0.000               active clock edge time                     
  8.333    0.000               clk2/rpll_inst/CLKOUT.default_gen_clk      
  10.716   2.383   tCL    FF   clk2/rpll_inst/CLKOUT                      
  10.979   0.262   tNET   FF   initialize/PSRAM_com/address_reg_9_s0/CLK  

Early clock Path:
    AT     DELAY   TYPE   RF                     NODE                     
 ======== ======= ====== ==== =========================================== 
  16.667   0.000               active clock edge time                     
  16.667   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk      
  19.050   2.383   tCL    RR   clk2/rpll_inst/CLKOUT                      
  19.234   0.185   tNET   RR   initialize/PSRAM_com/address_reg_9_s0/CLK  

3.5 High Fanout Nets Report
Report Command:report_high_fanout_nets -max_nets 10
  FANOUT        NET NAME        WORST SLACK   MAX DELAY  
 ======== ==================== ============= =========== 
  572      clk_PSRAM            0.097         0.661      
  123      n1071_14             5.804         4.264      
  55       process[1]           6.103         1.002      
  48       stop_acquisition_8   6.926         1.977      
  44       n1725_6              9.242         1.530      
  38       i_21_8               2.182         4.726      
  34       process[0]           6.075         2.019      
  33       rst_PP               8.602         1.821      
  32       read_PP_0_12         11.136        1.807      
  31       counter[0]           7.747         1.517      

3.6 Route Congestions Report
Report Command:report_route_congestion -max_grids 10
  GRID LOC   ROUTE CONGESTIONS  
 ========== =================== 
  R3C9       1.000              
  R3C11      1.000              
  R7C4       1.000              
  R5C17      1.000              
  R9C6       1.000              
  R10C6      1.000              
  R9C15      1.000              
  R7C18      1.000              
  R8C9       1.000              
  R8C11      1.000              

3.7 Timing Exceptions Report
3.7.1 Setup Analysis Report
Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.7.2 Hold Analysis Report
Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.7.3 Recovery Analysis Report
Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.7.4 Removal Analysis Report
Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.8 Timing Constraints Report
  SDC Command Type   State   Detail Command  
 ================== ======= ================ 

