//----------------------------------------------------------------------------
// Example
//----------------------------------------------------------------------------

module add
(
  input  [3:0] a, b,
  output [3:0] sum
);

  assign sum = a + b;

endmodule

//----------------------------------------------------------------------------
// Task
//----------------------------------------------------------------------------

module signed_add_with_saturation
(
  input  [3:0] a, b,
  output [3:0] sum
);

  // Task:
  //
  // Implement a module that adds two signed numbers with saturation.
  //
  // "Adding with saturation" means:
  //
  // When the result does not fit into 4 bits,
  // and the arguments are positive,
  // the sum should be set to the maximum positive number.
  //
  // When the result does not fit into 4 bits,
  // and the arguments are negative,
  // the sum should be set to the minimum negative number.

  logic [4:0] temp_sum; 
  logic overflow;

  assign temp_sum = {a[3], a} + {b[3], b};
  assign overflow = (a[3] == b[3]) && (a[3] != temp_sum[3]);
  // b1000 - 7, b0111 - -8
  assign sum = overflow ? (a[3] ? 4'b1000 : 4'b0111) : temp_sum[3:0];


endmodule
