{"vcs1":{"timestamp_begin":1741687374.334340261, "rt":6.39, "ut":6.10, "st":0.23}}
{"vcselab":{"timestamp_begin":1741687380.794664639, "rt":0.28, "ut":0.17, "st":0.11}}
{"link":{"timestamp_begin":1741687381.129729379, "rt":0.28, "ut":0.14, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1741687374.045797107}
{"VCS_COMP_START_TIME": 1741687374.045797107}
{"VCS_COMP_END_TIME": 1741687381.472678110}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 378608}}
{"vcselab": {"peak_mem": 174728}}
