// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out

input and_gate_a;
input and_gate_b;
output and_gate_out;

and_gate( 
    and_gate_a, 
    and_gate_b, 
    and_gate_out );

// Design a module that implements a NAND gate

module nand_gate( 
    input a, 
    input b, 
    output out );

    // assign the NAND of a and b to out

input nand_gate_a;
input nand_gate_b;
output nand_gate_out;

nand_gate( 
    nand_gate_a, 
    nand_gate_b, 
    nand_gate_out );

// Design a module that implements a NOR gate

module nor_gate( 
    input a, 
endmodule
