	component QD1 is
		port (
			button_pio_export           : in    std_logic_vector(3 downto 0)  := (others => 'X'); -- export
			clk_clk                     : in    std_logic                     := 'X';             -- clk
			clk_sdram_clk               : out   std_logic;                                        -- clk
			led_pio_export              : out   std_logic_vector(7 downto 0);                     -- export
			reset_reset_n               : in    std_logic                     := 'X';             -- reset_n
			sdram_wire_addr             : out   std_logic_vector(11 downto 0);                    -- addr
			sdram_wire_ba               : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_wire_cas_n            : out   std_logic;                                        -- cas_n
			sdram_wire_cke              : out   std_logic;                                        -- cke
			sdram_wire_cs_n             : out   std_logic;                                        -- cs_n
			sdram_wire_dq               : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			sdram_wire_dqm              : out   std_logic_vector(1 downto 0);                     -- dqm
			sdram_wire_ras_n            : out   std_logic;                                        -- ras_n
			sdram_wire_we_n             : out   std_logic;                                        -- we_n
			switch_pio_export           : in    std_logic_vector(7 downto 0)  := (others => 'X'); -- export
			the_altpll_areset_export    : in    std_logic                     := 'X';             -- export
			the_altpll_locked_export    : out   std_logic;                                        -- export
			the_altpll_phasedone_export : out   std_logic                                         -- export
		);
	end component QD1;

