
** RISC V RV32I implemented in verilog . 
** pending 
compliance tests
pipelining
CSR

