<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Shield Code: Uotghs Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Shield Code<span id="projectnumber">&#160;6.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="structUotghs-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">Uotghs Struct Reference</div></div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for Uotghs:</div>
<div class="dyncontent">
<div class="center"><img src="structUotghs__coll__graph.png" border="0" usemap="#aUotghs_coll__map" alt="Collaboration graph"/></div>
<map name="aUotghs_coll__map" id="aUotghs_coll__map">
<area shape="rect" title=" " alt="" coords="110,93,178,119"/>
<area shape="rect" href="structUotghsDevdma.html" title="UotghsDevdma hardware registers." alt="" coords="5,5,128,31"/>
<area shape="rect" href="structUotghsHstdma.html" title="UotghsHstdma hardware registers." alt="" coords="163,5,282,31"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:ac3dced728ab758d82392a5245ecbf1e2"><td class="memItemLeft" align="right" valign="top"><a id="ac3dced728ab758d82392a5245ecbf1e2" name="ac3dced728ab758d82392a5245ecbf1e2"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>UOTGHS_DEVCTRL</b></td></tr>
<tr class="memdesc:ac3dced728ab758d82392a5245ecbf1e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x0000) Device General Control Register <br /></td></tr>
<tr class="separator:ac3dced728ab758d82392a5245ecbf1e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1331ca28b24f3a277de95be55e0d139a"><td class="memItemLeft" align="right" valign="top"><a id="a1331ca28b24f3a277de95be55e0d139a" name="a1331ca28b24f3a277de95be55e0d139a"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>UOTGHS_DEVISR</b></td></tr>
<tr class="memdesc:a1331ca28b24f3a277de95be55e0d139a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x0004) Device Global Interrupt Status Register <br /></td></tr>
<tr class="separator:a1331ca28b24f3a277de95be55e0d139a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebe20e87610591acb21a5b0dc5ef4ebb"><td class="memItemLeft" align="right" valign="top"><a id="aebe20e87610591acb21a5b0dc5ef4ebb" name="aebe20e87610591acb21a5b0dc5ef4ebb"></a>
__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>UOTGHS_DEVICR</b></td></tr>
<tr class="memdesc:aebe20e87610591acb21a5b0dc5ef4ebb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x0008) Device Global Interrupt Clear Register <br /></td></tr>
<tr class="separator:aebe20e87610591acb21a5b0dc5ef4ebb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afda49618baa6c270a6b97f9da36bdaf4"><td class="memItemLeft" align="right" valign="top"><a id="afda49618baa6c270a6b97f9da36bdaf4" name="afda49618baa6c270a6b97f9da36bdaf4"></a>
__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>UOTGHS_DEVIFR</b></td></tr>
<tr class="memdesc:afda49618baa6c270a6b97f9da36bdaf4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x000C) Device Global Interrupt Set Register <br /></td></tr>
<tr class="separator:afda49618baa6c270a6b97f9da36bdaf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e31a14fc9dae0da68ef92572f4ee395"><td class="memItemLeft" align="right" valign="top"><a id="a1e31a14fc9dae0da68ef92572f4ee395" name="a1e31a14fc9dae0da68ef92572f4ee395"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>UOTGHS_DEVIMR</b></td></tr>
<tr class="memdesc:a1e31a14fc9dae0da68ef92572f4ee395"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x0010) Device Global Interrupt Mask Register <br /></td></tr>
<tr class="separator:a1e31a14fc9dae0da68ef92572f4ee395"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a617eaf778f68ab09cb093995449e62c7"><td class="memItemLeft" align="right" valign="top"><a id="a617eaf778f68ab09cb093995449e62c7" name="a617eaf778f68ab09cb093995449e62c7"></a>
__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>UOTGHS_DEVIDR</b></td></tr>
<tr class="memdesc:a617eaf778f68ab09cb093995449e62c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x0014) Device Global Interrupt Disable Register <br /></td></tr>
<tr class="separator:a617eaf778f68ab09cb093995449e62c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4bdccdfde2168211ca9b697a79ac7ca"><td class="memItemLeft" align="right" valign="top"><a id="ae4bdccdfde2168211ca9b697a79ac7ca" name="ae4bdccdfde2168211ca9b697a79ac7ca"></a>
__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>UOTGHS_DEVIER</b></td></tr>
<tr class="memdesc:ae4bdccdfde2168211ca9b697a79ac7ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x0018) Device Global Interrupt Enable Register <br /></td></tr>
<tr class="separator:ae4bdccdfde2168211ca9b697a79ac7ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dcba082231713c5c693a5117d798c9f"><td class="memItemLeft" align="right" valign="top"><a id="a6dcba082231713c5c693a5117d798c9f" name="a6dcba082231713c5c693a5117d798c9f"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>UOTGHS_DEVEPT</b></td></tr>
<tr class="memdesc:a6dcba082231713c5c693a5117d798c9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x001C) Device Endpoint Register <br /></td></tr>
<tr class="separator:a6dcba082231713c5c693a5117d798c9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad92b20e5e0ed03bd4e47ecb0016d420a"><td class="memItemLeft" align="right" valign="top"><a id="ad92b20e5e0ed03bd4e47ecb0016d420a" name="ad92b20e5e0ed03bd4e47ecb0016d420a"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>UOTGHS_DEVFNUM</b></td></tr>
<tr class="memdesc:ad92b20e5e0ed03bd4e47ecb0016d420a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x0020) Device Frame Number Register <br /></td></tr>
<tr class="separator:ad92b20e5e0ed03bd4e47ecb0016d420a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8f567dbdf56b602c579de15a03fd127"><td class="memItemLeft" align="right" valign="top"><a id="ac8f567dbdf56b602c579de15a03fd127" name="ac8f567dbdf56b602c579de15a03fd127"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b> [55]</td></tr>
<tr class="separator:ac8f567dbdf56b602c579de15a03fd127"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a750a992c2a9e8ceab3f639b6d8375d65"><td class="memItemLeft" align="right" valign="top"><a id="a750a992c2a9e8ceab3f639b6d8375d65" name="a750a992c2a9e8ceab3f639b6d8375d65"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>UOTGHS_DEVEPTCFG</b> [10]</td></tr>
<tr class="memdesc:a750a992c2a9e8ceab3f639b6d8375d65"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x100) Device Endpoint Configuration Register (n = 0) <br /></td></tr>
<tr class="separator:a750a992c2a9e8ceab3f639b6d8375d65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ca0ba67adfcf2a8bc9cb30b43216430"><td class="memItemLeft" align="right" valign="top"><a id="a4ca0ba67adfcf2a8bc9cb30b43216430" name="a4ca0ba67adfcf2a8bc9cb30b43216430"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b> [2]</td></tr>
<tr class="separator:a4ca0ba67adfcf2a8bc9cb30b43216430"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd59c1415ab8730823cd25913980eb6a"><td class="memItemLeft" align="right" valign="top"><a id="acd59c1415ab8730823cd25913980eb6a" name="acd59c1415ab8730823cd25913980eb6a"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>UOTGHS_DEVEPTISR</b> [10]</td></tr>
<tr class="memdesc:acd59c1415ab8730823cd25913980eb6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x130) Device Endpoint Status Register (n = 0) <br /></td></tr>
<tr class="separator:acd59c1415ab8730823cd25913980eb6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04ad6167ced5fbd3a8fc65d137467fee"><td class="memItemLeft" align="right" valign="top"><a id="a04ad6167ced5fbd3a8fc65d137467fee" name="a04ad6167ced5fbd3a8fc65d137467fee"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b> [2]</td></tr>
<tr class="separator:a04ad6167ced5fbd3a8fc65d137467fee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf344c031d33c355687485b399742830"><td class="memItemLeft" align="right" valign="top"><a id="adf344c031d33c355687485b399742830" name="adf344c031d33c355687485b399742830"></a>
__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>UOTGHS_DEVEPTICR</b> [10]</td></tr>
<tr class="memdesc:adf344c031d33c355687485b399742830"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x160) Device Endpoint Clear Register (n = 0) <br /></td></tr>
<tr class="separator:adf344c031d33c355687485b399742830"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa39eed23e5ab90529311b996e96ffe21"><td class="memItemLeft" align="right" valign="top"><a id="aa39eed23e5ab90529311b996e96ffe21" name="aa39eed23e5ab90529311b996e96ffe21"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b> [2]</td></tr>
<tr class="separator:aa39eed23e5ab90529311b996e96ffe21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe669bebb1f76627136cfe86fe46f21a"><td class="memItemLeft" align="right" valign="top"><a id="abe669bebb1f76627136cfe86fe46f21a" name="abe669bebb1f76627136cfe86fe46f21a"></a>
__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>UOTGHS_DEVEPTIFR</b> [10]</td></tr>
<tr class="memdesc:abe669bebb1f76627136cfe86fe46f21a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x190) Device Endpoint Set Register (n = 0) <br /></td></tr>
<tr class="separator:abe669bebb1f76627136cfe86fe46f21a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabba754759c4ce8e3c15c4f8db8a8bb4"><td class="memItemLeft" align="right" valign="top"><a id="aabba754759c4ce8e3c15c4f8db8a8bb4" name="aabba754759c4ce8e3c15c4f8db8a8bb4"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved5</b> [2]</td></tr>
<tr class="separator:aabba754759c4ce8e3c15c4f8db8a8bb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5f5b5c96694bd96409c3fddb8b2c1aa"><td class="memItemLeft" align="right" valign="top"><a id="ac5f5b5c96694bd96409c3fddb8b2c1aa" name="ac5f5b5c96694bd96409c3fddb8b2c1aa"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>UOTGHS_DEVEPTIMR</b> [10]</td></tr>
<tr class="memdesc:ac5f5b5c96694bd96409c3fddb8b2c1aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x1C0) Device Endpoint Mask Register (n = 0) <br /></td></tr>
<tr class="separator:ac5f5b5c96694bd96409c3fddb8b2c1aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c73dae2b1ff9cc623d57792cd6e7ccb"><td class="memItemLeft" align="right" valign="top"><a id="a8c73dae2b1ff9cc623d57792cd6e7ccb" name="a8c73dae2b1ff9cc623d57792cd6e7ccb"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved6</b> [2]</td></tr>
<tr class="separator:a8c73dae2b1ff9cc623d57792cd6e7ccb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8758e94f4557dfcdcccabd763482f29"><td class="memItemLeft" align="right" valign="top"><a id="af8758e94f4557dfcdcccabd763482f29" name="af8758e94f4557dfcdcccabd763482f29"></a>
__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>UOTGHS_DEVEPTIER</b> [10]</td></tr>
<tr class="memdesc:af8758e94f4557dfcdcccabd763482f29"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x1F0) Device Endpoint Enable Register (n = 0) <br /></td></tr>
<tr class="separator:af8758e94f4557dfcdcccabd763482f29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab469cb3ac52de813737962ed4da963c9"><td class="memItemLeft" align="right" valign="top"><a id="ab469cb3ac52de813737962ed4da963c9" name="ab469cb3ac52de813737962ed4da963c9"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved7</b> [2]</td></tr>
<tr class="separator:ab469cb3ac52de813737962ed4da963c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7a2134fd6a9a2f6617b6c4a6fea1019"><td class="memItemLeft" align="right" valign="top"><a id="ab7a2134fd6a9a2f6617b6c4a6fea1019" name="ab7a2134fd6a9a2f6617b6c4a6fea1019"></a>
__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>UOTGHS_DEVEPTIDR</b> [10]</td></tr>
<tr class="memdesc:ab7a2134fd6a9a2f6617b6c4a6fea1019"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x220) Device Endpoint Disable Register (n = 0) <br /></td></tr>
<tr class="separator:ab7a2134fd6a9a2f6617b6c4a6fea1019"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65ece8f37435f699859aa9f082896566"><td class="memItemLeft" align="right" valign="top"><a id="a65ece8f37435f699859aa9f082896566" name="a65ece8f37435f699859aa9f082896566"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved8</b> [50]</td></tr>
<tr class="separator:a65ece8f37435f699859aa9f082896566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2825cb370ef93ff6a5692016d32b15d6"><td class="memItemLeft" align="right" valign="top"><a id="a2825cb370ef93ff6a5692016d32b15d6" name="a2825cb370ef93ff6a5692016d32b15d6"></a>
<a class="el" href="structUotghsDevdma.html">UotghsDevdma</a>&#160;</td><td class="memItemRight" valign="bottom"><b>UOTGHS_DEVDMA</b> [UOTGHSDEVDMA_NUMBER]</td></tr>
<tr class="memdesc:a2825cb370ef93ff6a5692016d32b15d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x310) n = 1 .. 6 <br /></td></tr>
<tr class="separator:a2825cb370ef93ff6a5692016d32b15d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fa47c027b87eb2fe4bc90cbf0b5f65d"><td class="memItemLeft" align="right" valign="top"><a id="a0fa47c027b87eb2fe4bc90cbf0b5f65d" name="a0fa47c027b87eb2fe4bc90cbf0b5f65d"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved9</b> [36]</td></tr>
<tr class="separator:a0fa47c027b87eb2fe4bc90cbf0b5f65d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bb677d290b86e8755b809710f0efff4"><td class="memItemLeft" align="right" valign="top"><a id="a3bb677d290b86e8755b809710f0efff4" name="a3bb677d290b86e8755b809710f0efff4"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>UOTGHS_HSTCTRL</b></td></tr>
<tr class="memdesc:a3bb677d290b86e8755b809710f0efff4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x0400) Host General Control Register <br /></td></tr>
<tr class="separator:a3bb677d290b86e8755b809710f0efff4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad27c642fba39a8ff07fb59e504c41eb4"><td class="memItemLeft" align="right" valign="top"><a id="ad27c642fba39a8ff07fb59e504c41eb4" name="ad27c642fba39a8ff07fb59e504c41eb4"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>UOTGHS_HSTISR</b></td></tr>
<tr class="memdesc:ad27c642fba39a8ff07fb59e504c41eb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x0404) Host Global Interrupt Status Register <br /></td></tr>
<tr class="separator:ad27c642fba39a8ff07fb59e504c41eb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecb56c9928fd74da507aee8cca0a565e"><td class="memItemLeft" align="right" valign="top"><a id="aecb56c9928fd74da507aee8cca0a565e" name="aecb56c9928fd74da507aee8cca0a565e"></a>
__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>UOTGHS_HSTICR</b></td></tr>
<tr class="memdesc:aecb56c9928fd74da507aee8cca0a565e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x0408) Host Global Interrupt Clear Register <br /></td></tr>
<tr class="separator:aecb56c9928fd74da507aee8cca0a565e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a528ebfbba6c8f04dfdfb8537f0730d7e"><td class="memItemLeft" align="right" valign="top"><a id="a528ebfbba6c8f04dfdfb8537f0730d7e" name="a528ebfbba6c8f04dfdfb8537f0730d7e"></a>
__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>UOTGHS_HSTIFR</b></td></tr>
<tr class="memdesc:a528ebfbba6c8f04dfdfb8537f0730d7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x040C) Host Global Interrupt Set Register <br /></td></tr>
<tr class="separator:a528ebfbba6c8f04dfdfb8537f0730d7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c5d9f7702e0d032b98d35b1f886f468"><td class="memItemLeft" align="right" valign="top"><a id="a3c5d9f7702e0d032b98d35b1f886f468" name="a3c5d9f7702e0d032b98d35b1f886f468"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>UOTGHS_HSTIMR</b></td></tr>
<tr class="memdesc:a3c5d9f7702e0d032b98d35b1f886f468"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x0410) Host Global Interrupt Mask Register <br /></td></tr>
<tr class="separator:a3c5d9f7702e0d032b98d35b1f886f468"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa45bd82bd54524bb559892f943b3bfd9"><td class="memItemLeft" align="right" valign="top"><a id="aa45bd82bd54524bb559892f943b3bfd9" name="aa45bd82bd54524bb559892f943b3bfd9"></a>
__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>UOTGHS_HSTIDR</b></td></tr>
<tr class="memdesc:aa45bd82bd54524bb559892f943b3bfd9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x0414) Host Global Interrupt Disable Register <br /></td></tr>
<tr class="separator:aa45bd82bd54524bb559892f943b3bfd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a088f3633e22b49639e1fc18916e90e23"><td class="memItemLeft" align="right" valign="top"><a id="a088f3633e22b49639e1fc18916e90e23" name="a088f3633e22b49639e1fc18916e90e23"></a>
__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>UOTGHS_HSTIER</b></td></tr>
<tr class="memdesc:a088f3633e22b49639e1fc18916e90e23"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x0418) Host Global Interrupt Enable Register <br /></td></tr>
<tr class="separator:a088f3633e22b49639e1fc18916e90e23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5d0d327c6434f4d1c4b9871d6626157"><td class="memItemLeft" align="right" valign="top"><a id="ac5d0d327c6434f4d1c4b9871d6626157" name="ac5d0d327c6434f4d1c4b9871d6626157"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>UOTGHS_HSTPIP</b></td></tr>
<tr class="memdesc:ac5d0d327c6434f4d1c4b9871d6626157"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x0041C) Host Pipe Register <br /></td></tr>
<tr class="separator:ac5d0d327c6434f4d1c4b9871d6626157"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14c2ad0f15569fd399d00709412d756f"><td class="memItemLeft" align="right" valign="top"><a id="a14c2ad0f15569fd399d00709412d756f" name="a14c2ad0f15569fd399d00709412d756f"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>UOTGHS_HSTFNUM</b></td></tr>
<tr class="memdesc:a14c2ad0f15569fd399d00709412d756f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x0420) Host Frame Number Register <br /></td></tr>
<tr class="separator:a14c2ad0f15569fd399d00709412d756f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5614158ffee69f191d43fb477da659b5"><td class="memItemLeft" align="right" valign="top"><a id="a5614158ffee69f191d43fb477da659b5" name="a5614158ffee69f191d43fb477da659b5"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>UOTGHS_HSTADDR1</b></td></tr>
<tr class="memdesc:a5614158ffee69f191d43fb477da659b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x0424) Host Address 1 Register <br /></td></tr>
<tr class="separator:a5614158ffee69f191d43fb477da659b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a651e9247f2a00c41640053e1d4a77bab"><td class="memItemLeft" align="right" valign="top"><a id="a651e9247f2a00c41640053e1d4a77bab" name="a651e9247f2a00c41640053e1d4a77bab"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>UOTGHS_HSTADDR2</b></td></tr>
<tr class="memdesc:a651e9247f2a00c41640053e1d4a77bab"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x0428) Host Address 2 Register <br /></td></tr>
<tr class="separator:a651e9247f2a00c41640053e1d4a77bab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab39443151836abb0788059c5941f485b"><td class="memItemLeft" align="right" valign="top"><a id="ab39443151836abb0788059c5941f485b" name="ab39443151836abb0788059c5941f485b"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>UOTGHS_HSTADDR3</b></td></tr>
<tr class="memdesc:ab39443151836abb0788059c5941f485b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x042C) Host Address 3 Register <br /></td></tr>
<tr class="separator:ab39443151836abb0788059c5941f485b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e65a8f5a2bb383e9b084c1ce5eb514c"><td class="memItemLeft" align="right" valign="top"><a id="a9e65a8f5a2bb383e9b084c1ce5eb514c" name="a9e65a8f5a2bb383e9b084c1ce5eb514c"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved10</b> [52]</td></tr>
<tr class="separator:a9e65a8f5a2bb383e9b084c1ce5eb514c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8b1c0b9e3cbfd3eb8a11e72cd0ce437"><td class="memItemLeft" align="right" valign="top"><a id="ae8b1c0b9e3cbfd3eb8a11e72cd0ce437" name="ae8b1c0b9e3cbfd3eb8a11e72cd0ce437"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>UOTGHS_HSTPIPCFG</b> [10]</td></tr>
<tr class="memdesc:ae8b1c0b9e3cbfd3eb8a11e72cd0ce437"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x500) Host Pipe Configuration Register (n = 0) <br /></td></tr>
<tr class="separator:ae8b1c0b9e3cbfd3eb8a11e72cd0ce437"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89b666a19d6f07f2a3b1f4b069bd8513"><td class="memItemLeft" align="right" valign="top"><a id="a89b666a19d6f07f2a3b1f4b069bd8513" name="a89b666a19d6f07f2a3b1f4b069bd8513"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved11</b> [2]</td></tr>
<tr class="separator:a89b666a19d6f07f2a3b1f4b069bd8513"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfbf153647dece5865f5574d1529eac8"><td class="memItemLeft" align="right" valign="top"><a id="abfbf153647dece5865f5574d1529eac8" name="abfbf153647dece5865f5574d1529eac8"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>UOTGHS_HSTPIPISR</b> [10]</td></tr>
<tr class="memdesc:abfbf153647dece5865f5574d1529eac8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x530) Host Pipe Status Register (n = 0) <br /></td></tr>
<tr class="separator:abfbf153647dece5865f5574d1529eac8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4aba4d6d152f2101244e5b2248520fc"><td class="memItemLeft" align="right" valign="top"><a id="aa4aba4d6d152f2101244e5b2248520fc" name="aa4aba4d6d152f2101244e5b2248520fc"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved12</b> [2]</td></tr>
<tr class="separator:aa4aba4d6d152f2101244e5b2248520fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa80ed3355539ac971ec9ee482119c30e"><td class="memItemLeft" align="right" valign="top"><a id="aa80ed3355539ac971ec9ee482119c30e" name="aa80ed3355539ac971ec9ee482119c30e"></a>
__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>UOTGHS_HSTPIPICR</b> [10]</td></tr>
<tr class="memdesc:aa80ed3355539ac971ec9ee482119c30e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x560) Host Pipe Clear Register (n = 0) <br /></td></tr>
<tr class="separator:aa80ed3355539ac971ec9ee482119c30e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fabaf776133a1c76f3dd77574b4fe94"><td class="memItemLeft" align="right" valign="top"><a id="a7fabaf776133a1c76f3dd77574b4fe94" name="a7fabaf776133a1c76f3dd77574b4fe94"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved13</b> [2]</td></tr>
<tr class="separator:a7fabaf776133a1c76f3dd77574b4fe94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62d3a9474df56f2a2b5a258ca62bdc7b"><td class="memItemLeft" align="right" valign="top"><a id="a62d3a9474df56f2a2b5a258ca62bdc7b" name="a62d3a9474df56f2a2b5a258ca62bdc7b"></a>
__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>UOTGHS_HSTPIPIFR</b> [10]</td></tr>
<tr class="memdesc:a62d3a9474df56f2a2b5a258ca62bdc7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x590) Host Pipe Set Register (n = 0) <br /></td></tr>
<tr class="separator:a62d3a9474df56f2a2b5a258ca62bdc7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c78b197e6ba7b07077a3933a11e051b"><td class="memItemLeft" align="right" valign="top"><a id="a1c78b197e6ba7b07077a3933a11e051b" name="a1c78b197e6ba7b07077a3933a11e051b"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved14</b> [2]</td></tr>
<tr class="separator:a1c78b197e6ba7b07077a3933a11e051b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ede2881e5ba0dd575ff8fd6a4c60ebf"><td class="memItemLeft" align="right" valign="top"><a id="a3ede2881e5ba0dd575ff8fd6a4c60ebf" name="a3ede2881e5ba0dd575ff8fd6a4c60ebf"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>UOTGHS_HSTPIPIMR</b> [10]</td></tr>
<tr class="memdesc:a3ede2881e5ba0dd575ff8fd6a4c60ebf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x5C0) Host Pipe Mask Register (n = 0) <br /></td></tr>
<tr class="separator:a3ede2881e5ba0dd575ff8fd6a4c60ebf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ffdc0fb1f91e78c193b402a678a898a"><td class="memItemLeft" align="right" valign="top"><a id="a2ffdc0fb1f91e78c193b402a678a898a" name="a2ffdc0fb1f91e78c193b402a678a898a"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved15</b> [2]</td></tr>
<tr class="separator:a2ffdc0fb1f91e78c193b402a678a898a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6daea27c510691e2964854b84935d58"><td class="memItemLeft" align="right" valign="top"><a id="af6daea27c510691e2964854b84935d58" name="af6daea27c510691e2964854b84935d58"></a>
__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>UOTGHS_HSTPIPIER</b> [10]</td></tr>
<tr class="memdesc:af6daea27c510691e2964854b84935d58"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x5F0) Host Pipe Enable Register (n = 0) <br /></td></tr>
<tr class="separator:af6daea27c510691e2964854b84935d58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2dfeb353be1d8a74bdedf1bf2cc0bb7"><td class="memItemLeft" align="right" valign="top"><a id="af2dfeb353be1d8a74bdedf1bf2cc0bb7" name="af2dfeb353be1d8a74bdedf1bf2cc0bb7"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved16</b> [2]</td></tr>
<tr class="separator:af2dfeb353be1d8a74bdedf1bf2cc0bb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a3c218f605e29082829d9bca096bb7c"><td class="memItemLeft" align="right" valign="top"><a id="a8a3c218f605e29082829d9bca096bb7c" name="a8a3c218f605e29082829d9bca096bb7c"></a>
__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>UOTGHS_HSTPIPIDR</b> [10]</td></tr>
<tr class="memdesc:a8a3c218f605e29082829d9bca096bb7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x620) Host Pipe Disable Register (n = 0) <br /></td></tr>
<tr class="separator:a8a3c218f605e29082829d9bca096bb7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81f2ddcc670a0611605dd2660965594c"><td class="memItemLeft" align="right" valign="top"><a id="a81f2ddcc670a0611605dd2660965594c" name="a81f2ddcc670a0611605dd2660965594c"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved17</b> [2]</td></tr>
<tr class="separator:a81f2ddcc670a0611605dd2660965594c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bdb953957d9bf0bfc2c4a4281c0d6dc"><td class="memItemLeft" align="right" valign="top"><a id="a2bdb953957d9bf0bfc2c4a4281c0d6dc" name="a2bdb953957d9bf0bfc2c4a4281c0d6dc"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>UOTGHS_HSTPIPINRQ</b> [10]</td></tr>
<tr class="memdesc:a2bdb953957d9bf0bfc2c4a4281c0d6dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x650) Host Pipe IN Request Register (n = 0) <br /></td></tr>
<tr class="separator:a2bdb953957d9bf0bfc2c4a4281c0d6dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e74948a3cc77a57c892c9210306ea88"><td class="memItemLeft" align="right" valign="top"><a id="a7e74948a3cc77a57c892c9210306ea88" name="a7e74948a3cc77a57c892c9210306ea88"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved18</b> [2]</td></tr>
<tr class="separator:a7e74948a3cc77a57c892c9210306ea88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6c560b1ccafecf7586e572cb17b21d9"><td class="memItemLeft" align="right" valign="top"><a id="ac6c560b1ccafecf7586e572cb17b21d9" name="ac6c560b1ccafecf7586e572cb17b21d9"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>UOTGHS_HSTPIPERR</b> [10]</td></tr>
<tr class="memdesc:ac6c560b1ccafecf7586e572cb17b21d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x680) Host Pipe Error Register (n = 0) <br /></td></tr>
<tr class="separator:ac6c560b1ccafecf7586e572cb17b21d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28686e63664fa5bb5bce7ddf59fcc045"><td class="memItemLeft" align="right" valign="top"><a id="a28686e63664fa5bb5bce7ddf59fcc045" name="a28686e63664fa5bb5bce7ddf59fcc045"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved19</b> [26]</td></tr>
<tr class="separator:a28686e63664fa5bb5bce7ddf59fcc045"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad32a2283701ddeff3cd6fa18c6a184c7"><td class="memItemLeft" align="right" valign="top"><a id="ad32a2283701ddeff3cd6fa18c6a184c7" name="ad32a2283701ddeff3cd6fa18c6a184c7"></a>
<a class="el" href="structUotghsHstdma.html">UotghsHstdma</a>&#160;</td><td class="memItemRight" valign="bottom"><b>UOTGHS_HSTDMA</b> [UOTGHSHSTDMA_NUMBER]</td></tr>
<tr class="memdesc:ad32a2283701ddeff3cd6fa18c6a184c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x710) n = 1 .. 6 <br /></td></tr>
<tr class="separator:ad32a2283701ddeff3cd6fa18c6a184c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f58696ee510a1bddf42f869eb20b607"><td class="memItemLeft" align="right" valign="top"><a id="a4f58696ee510a1bddf42f869eb20b607" name="a4f58696ee510a1bddf42f869eb20b607"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved20</b> [36]</td></tr>
<tr class="separator:a4f58696ee510a1bddf42f869eb20b607"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5255ac166c269575de2fc654640d1e22"><td class="memItemLeft" align="right" valign="top"><a id="a5255ac166c269575de2fc654640d1e22" name="a5255ac166c269575de2fc654640d1e22"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>UOTGHS_CTRL</b></td></tr>
<tr class="memdesc:a5255ac166c269575de2fc654640d1e22"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x0800) General Control Register <br /></td></tr>
<tr class="separator:a5255ac166c269575de2fc654640d1e22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a49df2eae9c1e43178f7709daa6bed6"><td class="memItemLeft" align="right" valign="top"><a id="a8a49df2eae9c1e43178f7709daa6bed6" name="a8a49df2eae9c1e43178f7709daa6bed6"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>UOTGHS_SR</b></td></tr>
<tr class="memdesc:a8a49df2eae9c1e43178f7709daa6bed6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x0804) General Status Register <br /></td></tr>
<tr class="separator:a8a49df2eae9c1e43178f7709daa6bed6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0cdc78ed4e6b687bd76d3eb57bb5d3f"><td class="memItemLeft" align="right" valign="top"><a id="af0cdc78ed4e6b687bd76d3eb57bb5d3f" name="af0cdc78ed4e6b687bd76d3eb57bb5d3f"></a>
__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>UOTGHS_SCR</b></td></tr>
<tr class="memdesc:af0cdc78ed4e6b687bd76d3eb57bb5d3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x0808) General Status Clear Register <br /></td></tr>
<tr class="separator:af0cdc78ed4e6b687bd76d3eb57bb5d3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc12755c42087119f6746bd9216ddc2e"><td class="memItemLeft" align="right" valign="top"><a id="abc12755c42087119f6746bd9216ddc2e" name="abc12755c42087119f6746bd9216ddc2e"></a>
__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>UOTGHS_SFR</b></td></tr>
<tr class="memdesc:abc12755c42087119f6746bd9216ddc2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x080C) General Status Set Register <br /></td></tr>
<tr class="separator:abc12755c42087119f6746bd9216ddc2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96d038c5424dd75c0fbb022360fb6177"><td class="memItemLeft" align="right" valign="top"><a id="a96d038c5424dd75c0fbb022360fb6177" name="a96d038c5424dd75c0fbb022360fb6177"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved21</b> [7]</td></tr>
<tr class="separator:a96d038c5424dd75c0fbb022360fb6177"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa0ee28f59e0830077a7eeb46e4e36ed"><td class="memItemLeft" align="right" valign="top"><a id="afa0ee28f59e0830077a7eeb46e4e36ed" name="afa0ee28f59e0830077a7eeb46e4e36ed"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>UOTGHS_FSM</b></td></tr>
<tr class="memdesc:afa0ee28f59e0830077a7eeb46e4e36ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x082C) General Finite State Machine Register <br /></td></tr>
<tr class="separator:afa0ee28f59e0830077a7eeb46e4e36ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>src/cmsis_include/component/<a class="el" href="uotghs_8h_source.html">uotghs.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
