{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 08 19:59:11 2020 " "Info: Processing started: Sun Nov 08 19:59:11 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab5 -c Lab5 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab5 -c Lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "Lab5 EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design Lab5" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "f:/utils/quarus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/utils/quarus/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba5/" 0 { } { { 0 { 0 ""} 0 280 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "44 44 " "Critical Warning: No exact pin location assignment(s) for 44 pins of 44 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "master1\[8\] " "Info: Pin master1\[8\] not assigned to an exact location on the device" {  } { { "f:/utils/quarus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/utils/quarus/quartus/bin/pin_planner.ppl" { master1[8] } } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba5/main.bdf" { { 120 976 1152 136 "master1\[8..0\]" "" } } } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { master1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba5/" 0 { } { { 0 { 0 ""} 0 181 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "master1\[7\] " "Info: Pin master1\[7\] not assigned to an exact location on the device" {  } { { "f:/utils/quarus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/utils/quarus/quartus/bin/pin_planner.ppl" { master1[7] } } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba5/main.bdf" { { 120 976 1152 136 "master1\[8..0\]" "" } } } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { master1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba5/" 0 { } { { 0 { 0 ""} 0 182 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "master1\[6\] " "Info: Pin master1\[6\] not assigned to an exact location on the device" {  } { { "f:/utils/quarus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/utils/quarus/quartus/bin/pin_planner.ppl" { master1[6] } } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba5/main.bdf" { { 120 976 1152 136 "master1\[8..0\]" "" } } } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { master1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba5/" 0 { } { { 0 { 0 ""} 0 183 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "master1\[5\] " "Info: Pin master1\[5\] not assigned to an exact location on the device" {  } { { "f:/utils/quarus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/utils/quarus/quartus/bin/pin_planner.ppl" { master1[5] } } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba5/main.bdf" { { 120 976 1152 136 "master1\[8..0\]" "" } } } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { master1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba5/" 0 { } { { 0 { 0 ""} 0 184 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "master1\[4\] " "Info: Pin master1\[4\] not assigned to an exact location on the device" {  } { { "f:/utils/quarus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/utils/quarus/quartus/bin/pin_planner.ppl" { master1[4] } } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba5/main.bdf" { { 120 976 1152 136 "master1\[8..0\]" "" } } } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { master1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba5/" 0 { } { { 0 { 0 ""} 0 185 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "master1\[3\] " "Info: Pin master1\[3\] not assigned to an exact location on the device" {  } { { "f:/utils/quarus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/utils/quarus/quartus/bin/pin_planner.ppl" { master1[3] } } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba5/main.bdf" { { 120 976 1152 136 "master1\[8..0\]" "" } } } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { master1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba5/" 0 { } { { 0 { 0 ""} 0 186 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "master1\[2\] " "Info: Pin master1\[2\] not assigned to an exact location on the device" {  } { { "f:/utils/quarus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/utils/quarus/quartus/bin/pin_planner.ppl" { master1[2] } } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba5/main.bdf" { { 120 976 1152 136 "master1\[8..0\]" "" } } } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { master1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba5/" 0 { } { { 0 { 0 ""} 0 187 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "master1\[1\] " "Info: Pin master1\[1\] not assigned to an exact location on the device" {  } { { "f:/utils/quarus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/utils/quarus/quartus/bin/pin_planner.ppl" { master1[1] } } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba5/main.bdf" { { 120 976 1152 136 "master1\[8..0\]" "" } } } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { master1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba5/" 0 { } { { 0 { 0 ""} 0 188 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "master1\[0\] " "Info: Pin master1\[0\] not assigned to an exact location on the device" {  } { { "f:/utils/quarus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/utils/quarus/quartus/bin/pin_planner.ppl" { master1[0] } } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba5/main.bdf" { { 120 976 1152 136 "master1\[8..0\]" "" } } } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { master1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba5/" 0 { } { { 0 { 0 ""} 0 189 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "master2\[8\] " "Info: Pin master2\[8\] not assigned to an exact location on the device" {  } { { "f:/utils/quarus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/utils/quarus/quartus/bin/pin_planner.ppl" { master2[8] } } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba5/main.bdf" { { 264 976 1152 280 "master2\[8..0\]" "" } } } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { master2[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba5/" 0 { } { { 0 { 0 ""} 0 190 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "master2\[7\] " "Info: Pin master2\[7\] not assigned to an exact location on the device" {  } { { "f:/utils/quarus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/utils/quarus/quartus/bin/pin_planner.ppl" { master2[7] } } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba5/main.bdf" { { 264 976 1152 280 "master2\[8..0\]" "" } } } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { master2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba5/" 0 { } { { 0 { 0 ""} 0 191 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "master2\[6\] " "Info: Pin master2\[6\] not assigned to an exact location on the device" {  } { { "f:/utils/quarus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/utils/quarus/quartus/bin/pin_planner.ppl" { master2[6] } } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba5/main.bdf" { { 264 976 1152 280 "master2\[8..0\]" "" } } } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { master2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba5/" 0 { } { { 0 { 0 ""} 0 192 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "master2\[5\] " "Info: Pin master2\[5\] not assigned to an exact location on the device" {  } { { "f:/utils/quarus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/utils/quarus/quartus/bin/pin_planner.ppl" { master2[5] } } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba5/main.bdf" { { 264 976 1152 280 "master2\[8..0\]" "" } } } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { master2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba5/" 0 { } { { 0 { 0 ""} 0 193 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "master2\[4\] " "Info: Pin master2\[4\] not assigned to an exact location on the device" {  } { { "f:/utils/quarus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/utils/quarus/quartus/bin/pin_planner.ppl" { master2[4] } } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba5/main.bdf" { { 264 976 1152 280 "master2\[8..0\]" "" } } } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { master2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba5/" 0 { } { { 0 { 0 ""} 0 194 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "master2\[3\] " "Info: Pin master2\[3\] not assigned to an exact location on the device" {  } { { "f:/utils/quarus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/utils/quarus/quartus/bin/pin_planner.ppl" { master2[3] } } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba5/main.bdf" { { 264 976 1152 280 "master2\[8..0\]" "" } } } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { master2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba5/" 0 { } { { 0 { 0 ""} 0 195 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "master2\[2\] " "Info: Pin master2\[2\] not assigned to an exact location on the device" {  } { { "f:/utils/quarus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/utils/quarus/quartus/bin/pin_planner.ppl" { master2[2] } } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba5/main.bdf" { { 264 976 1152 280 "master2\[8..0\]" "" } } } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { master2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba5/" 0 { } { { 0 { 0 ""} 0 196 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "master2\[1\] " "Info: Pin master2\[1\] not assigned to an exact location on the device" {  } { { "f:/utils/quarus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/utils/quarus/quartus/bin/pin_planner.ppl" { master2[1] } } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba5/main.bdf" { { 264 976 1152 280 "master2\[8..0\]" "" } } } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { master2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba5/" 0 { } { { 0 { 0 ""} 0 197 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "master2\[0\] " "Info: Pin master2\[0\] not assigned to an exact location on the device" {  } { { "f:/utils/quarus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/utils/quarus/quartus/bin/pin_planner.ppl" { master2[0] } } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba5/main.bdf" { { 264 976 1152 280 "master2\[8..0\]" "" } } } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { master2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba5/" 0 { } { { 0 { 0 ""} 0 198 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "master3\[8\] " "Info: Pin master3\[8\] not assigned to an exact location on the device" {  } { { "f:/utils/quarus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/utils/quarus/quartus/bin/pin_planner.ppl" { master3[8] } } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba5/main.bdf" { { 408 976 1152 424 "master3\[8..0\]" "" } } } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { master3[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba5/" 0 { } { { 0 { 0 ""} 0 199 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "master3\[7\] " "Info: Pin master3\[7\] not assigned to an exact location on the device" {  } { { "f:/utils/quarus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/utils/quarus/quartus/bin/pin_planner.ppl" { master3[7] } } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba5/main.bdf" { { 408 976 1152 424 "master3\[8..0\]" "" } } } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { master3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba5/" 0 { } { { 0 { 0 ""} 0 200 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "master3\[6\] " "Info: Pin master3\[6\] not assigned to an exact location on the device" {  } { { "f:/utils/quarus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/utils/quarus/quartus/bin/pin_planner.ppl" { master3[6] } } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba5/main.bdf" { { 408 976 1152 424 "master3\[8..0\]" "" } } } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { master3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba5/" 0 { } { { 0 { 0 ""} 0 201 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "master3\[5\] " "Info: Pin master3\[5\] not assigned to an exact location on the device" {  } { { "f:/utils/quarus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/utils/quarus/quartus/bin/pin_planner.ppl" { master3[5] } } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba5/main.bdf" { { 408 976 1152 424 "master3\[8..0\]" "" } } } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { master3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba5/" 0 { } { { 0 { 0 ""} 0 202 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "master3\[4\] " "Info: Pin master3\[4\] not assigned to an exact location on the device" {  } { { "f:/utils/quarus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/utils/quarus/quartus/bin/pin_planner.ppl" { master3[4] } } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba5/main.bdf" { { 408 976 1152 424 "master3\[8..0\]" "" } } } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { master3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba5/" 0 { } { { 0 { 0 ""} 0 203 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "master3\[3\] " "Info: Pin master3\[3\] not assigned to an exact location on the device" {  } { { "f:/utils/quarus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/utils/quarus/quartus/bin/pin_planner.ppl" { master3[3] } } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba5/main.bdf" { { 408 976 1152 424 "master3\[8..0\]" "" } } } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { master3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba5/" 0 { } { { 0 { 0 ""} 0 204 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "master3\[2\] " "Info: Pin master3\[2\] not assigned to an exact location on the device" {  } { { "f:/utils/quarus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/utils/quarus/quartus/bin/pin_planner.ppl" { master3[2] } } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba5/main.bdf" { { 408 976 1152 424 "master3\[8..0\]" "" } } } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { master3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba5/" 0 { } { { 0 { 0 ""} 0 205 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "master3\[1\] " "Info: Pin master3\[1\] not assigned to an exact location on the device" {  } { { "f:/utils/quarus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/utils/quarus/quartus/bin/pin_planner.ppl" { master3[1] } } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba5/main.bdf" { { 408 976 1152 424 "master3\[8..0\]" "" } } } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { master3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba5/" 0 { } { { 0 { 0 ""} 0 206 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "master3\[0\] " "Info: Pin master3\[0\] not assigned to an exact location on the device" {  } { { "f:/utils/quarus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/utils/quarus/quartus/bin/pin_planner.ppl" { master3[0] } } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba5/main.bdf" { { 408 976 1152 424 "master3\[8..0\]" "" } } } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { master3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba5/" 0 { } { { 0 { 0 ""} 0 207 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "req1 " "Info: Pin req1 not assigned to an exact location on the device" {  } { { "f:/utils/quarus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/utils/quarus/quartus/bin/pin_planner.ppl" { req1 } } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba5/main.bdf" { { 144 1024 1200 160 "req1" "" } { 136 984 1024 152 "req1" "" } { 200 56 80 216 "req1" "" } } } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { req1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba5/" 0 { } { { 0 { 0 ""} 0 208 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "req2 " "Info: Pin req2 not assigned to an exact location on the device" {  } { { "f:/utils/quarus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/utils/quarus/quartus/bin/pin_planner.ppl" { req2 } } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba5/main.bdf" { { 288 1024 1200 304 "req2" "" } { 280 984 1024 296 "req2" "" } { 248 56 80 264 "req2" "" } } } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { req2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba5/" 0 { } { { 0 { 0 ""} 0 210 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "req3 " "Info: Pin req3 not assigned to an exact location on the device" {  } { { "f:/utils/quarus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/utils/quarus/quartus/bin/pin_planner.ppl" { req3 } } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba5/main.bdf" { { 432 1024 1200 448 "req3" "" } { 424 984 1024 440 "req3" "" } { 296 56 80 312 "req3" "" } } } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { req3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba5/" 0 { } { { 0 { 0 ""} 0 211 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "eq1 " "Info: Pin eq1 not assigned to an exact location on the device" {  } { { "f:/utils/quarus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/utils/quarus/quartus/bin/pin_planner.ppl" { eq1 } } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba5/main.bdf" { { 8 152 328 24 "eq1" "" } { 0 88 152 16 "eq1" "" } { 184 56 80 200 "eq1" "" } } } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { eq1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba5/" 0 { } { { 0 { 0 ""} 0 212 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[3\] " "Info: Pin q\[3\] not assigned to an exact location on the device" {  } { { "f:/utils/quarus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/utils/quarus/quartus/bin/pin_planner.ppl" { q[3] } } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba5/main.bdf" { { -40 -192 -16 -24 "q\[3..0\]" "" } { 64 -224 -200 80 "q\[1\]" "" } { 69 -239 -224 100 "q\[3..0\]" "" } } } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba5/" 0 { } { { 0 { 0 ""} 0 174 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[2\] " "Info: Pin q\[2\] not assigned to an exact location on the device" {  } { { "f:/utils/quarus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/utils/quarus/quartus/bin/pin_planner.ppl" { q[2] } } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba5/main.bdf" { { -40 -192 -16 -24 "q\[3..0\]" "" } { 64 -224 -200 80 "q\[1\]" "" } { 69 -239 -224 100 "q\[3..0\]" "" } } } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba5/" 0 { } { { 0 { 0 ""} 0 175 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[1\] " "Info: Pin q\[1\] not assigned to an exact location on the device" {  } { { "f:/utils/quarus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/utils/quarus/quartus/bin/pin_planner.ppl" { q[1] } } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba5/main.bdf" { { -40 -192 -16 -24 "q\[3..0\]" "" } { 64 -224 -200 80 "q\[1\]" "" } { 69 -239 -224 100 "q\[3..0\]" "" } } } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba5/" 0 { } { { 0 { 0 ""} 0 176 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[0\] " "Info: Pin q\[0\] not assigned to an exact location on the device" {  } { { "f:/utils/quarus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/utils/quarus/quartus/bin/pin_planner.ppl" { q[0] } } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba5/main.bdf" { { -40 -192 -16 -24 "q\[3..0\]" "" } { 64 -224 -200 80 "q\[1\]" "" } { 69 -239 -224 100 "q\[3..0\]" "" } } } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba5/" 0 { } { { 0 { 0 ""} 0 177 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "eq4 " "Info: Pin eq4 not assigned to an exact location on the device" {  } { { "f:/utils/quarus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/utils/quarus/quartus/bin/pin_planner.ppl" { eq4 } } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba5/main.bdf" { { 56 152 328 72 "eq4" "" } { 16 -440 -392 32 "eq4" "" } { 48 88 152 64 "eq4" "" } } } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { eq4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba5/" 0 { } { { 0 { 0 ""} 0 213 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EN " "Info: Pin EN not assigned to an exact location on the device" {  } { { "f:/utils/quarus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/utils/quarus/quartus/bin/pin_planner.ppl" { EN } } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba5/main.bdf" { { 160 -432 -256 176 "EN" "" } { 152 -456 -432 168 "EN" "" } { 64 -440 -392 80 "EN" "" } { 248 -504 -456 264 "EN" "" } } } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba5/" 0 { } { { 0 { 0 ""} 0 214 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "access " "Info: Pin access not assigned to an exact location on the device" {  } { { "f:/utils/quarus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/utils/quarus/quartus/bin/pin_planner.ppl" { access } } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba5/main.bdf" { { 232 368 544 248 "access" "" } { 152 -606 -571 168 "access" "" } { 224 328 373 240 "access" "" } } } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { access } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba5/" 0 { } { { 0 { 0 ""} 0 216 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "eq2 " "Info: Pin eq2 not assigned to an exact location on the device" {  } { { "f:/utils/quarus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/utils/quarus/quartus/bin/pin_planner.ppl" { eq2 } } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba5/main.bdf" { { 24 152 328 40 "eq2" "" } { 16 88 152 32 "eq2" "" } { 232 56 80 248 "eq2" "" } } } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { eq2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba5/" 0 { } { { 0 { 0 ""} 0 218 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "eq3 " "Info: Pin eq3 not assigned to an exact location on the device" {  } { { "f:/utils/quarus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/utils/quarus/quartus/bin/pin_planner.ppl" { eq3 } } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba5/main.bdf" { { 40 152 328 56 "eq3" "" } { 32 88 152 48 "eq3" "" } { 280 56 80 296 "eq3" "" } } } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { eq3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba5/" 0 { } { { 0 { 0 ""} 0 219 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cnt2\[2\] " "Info: Pin cnt2\[2\] not assigned to an exact location on the device" {  } { { "f:/utils/quarus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/utils/quarus/quartus/bin/pin_planner.ppl" { cnt2[2] } } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba5/main.bdf" { { 328 -224 -48 344 "cnt2\[2..0\]" "" } } } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba5/" 0 { } { { 0 { 0 ""} 0 178 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cnt2\[1\] " "Info: Pin cnt2\[1\] not assigned to an exact location on the device" {  } { { "f:/utils/quarus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/utils/quarus/quartus/bin/pin_planner.ppl" { cnt2[1] } } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba5/main.bdf" { { 328 -224 -48 344 "cnt2\[2..0\]" "" } } } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba5/" 0 { } { { 0 { 0 ""} 0 179 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cnt2\[0\] " "Info: Pin cnt2\[0\] not assigned to an exact location on the device" {  } { { "f:/utils/quarus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/utils/quarus/quartus/bin/pin_planner.ppl" { cnt2[0] } } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba5/main.bdf" { { 328 -224 -48 344 "cnt2\[2..0\]" "" } } } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba5/" 0 { } { { 0 { 0 ""} 0 180 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Info: Pin CLK not assigned to an exact location on the device" {  } { { "f:/utils/quarus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/utils/quarus/quartus/bin/pin_planner.ppl" { CLK } } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba5/main.bdf" { { -168 -384 -216 -152 "CLK" "" } { 144 712 743 160 "CLK" "" } { 48 -440 -392 64 "CLK" "" } { 224 -456 -392 240 "CLK" "" } } } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba5/" 0 { } { { 0 { 0 ""} 0 209 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node CLK (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "master:inst\|lpm_counter1:inst10\|lpm_counter:lpm_counter_component\|cntr_vaj:auto_generated\|counter_reg_bit1a\[3\] " "Info: Destination node master:inst\|lpm_counter1:inst10\|lpm_counter:lpm_counter_component\|cntr_vaj:auto_generated\|counter_reg_bit1a\[3\]" {  } { { "db/cntr_vaj.tdf" "" { Text "F:/5 sem/SiFO/Laba5/db/cntr_vaj.tdf" 59 19 0 } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { master:inst|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba5/" 0 { } { { 0 { 0 ""} 0 145 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "master:inst\|lpm_counter1:inst10\|lpm_counter:lpm_counter_component\|cntr_vaj:auto_generated\|counter_reg_bit1a\[2\] " "Info: Destination node master:inst\|lpm_counter1:inst10\|lpm_counter:lpm_counter_component\|cntr_vaj:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_vaj.tdf" "" { Text "F:/5 sem/SiFO/Laba5/db/cntr_vaj.tdf" 59 19 0 } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { master:inst|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba5/" 0 { } { { 0 { 0 ""} 0 147 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "master:inst\|lpm_counter1:inst10\|lpm_counter:lpm_counter_component\|cntr_vaj:auto_generated\|counter_reg_bit1a\[1\] " "Info: Destination node master:inst\|lpm_counter1:inst10\|lpm_counter:lpm_counter_component\|cntr_vaj:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_vaj.tdf" "" { Text "F:/5 sem/SiFO/Laba5/db/cntr_vaj.tdf" 59 19 0 } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { master:inst|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba5/" 0 { } { { 0 { 0 ""} 0 149 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "master:inst\|lpm_counter1:inst10\|lpm_counter:lpm_counter_component\|cntr_vaj:auto_generated\|counter_reg_bit1a\[0\] " "Info: Destination node master:inst\|lpm_counter1:inst10\|lpm_counter:lpm_counter_component\|cntr_vaj:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_vaj.tdf" "" { Text "F:/5 sem/SiFO/Laba5/db/cntr_vaj.tdf" 59 19 0 } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { master:inst|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba5/" 0 { } { { 0 { 0 ""} 0 151 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "master:inst1\|lpm_counter1:inst10\|lpm_counter:lpm_counter_component\|cntr_vaj:auto_generated\|counter_reg_bit1a\[3\] " "Info: Destination node master:inst1\|lpm_counter1:inst10\|lpm_counter:lpm_counter_component\|cntr_vaj:auto_generated\|counter_reg_bit1a\[3\]" {  } { { "db/cntr_vaj.tdf" "" { Text "F:/5 sem/SiFO/Laba5/db/cntr_vaj.tdf" 59 19 0 } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { master:inst1|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba5/" 0 { } { { 0 { 0 ""} 0 269 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "master:inst1\|lpm_counter1:inst10\|lpm_counter:lpm_counter_component\|cntr_vaj:auto_generated\|counter_reg_bit1a\[2\] " "Info: Destination node master:inst1\|lpm_counter1:inst10\|lpm_counter:lpm_counter_component\|cntr_vaj:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_vaj.tdf" "" { Text "F:/5 sem/SiFO/Laba5/db/cntr_vaj.tdf" 59 19 0 } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { master:inst1|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba5/" 0 { } { { 0 { 0 ""} 0 270 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "master:inst1\|lpm_counter1:inst10\|lpm_counter:lpm_counter_component\|cntr_vaj:auto_generated\|counter_reg_bit1a\[1\] " "Info: Destination node master:inst1\|lpm_counter1:inst10\|lpm_counter:lpm_counter_component\|cntr_vaj:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_vaj.tdf" "" { Text "F:/5 sem/SiFO/Laba5/db/cntr_vaj.tdf" 59 19 0 } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { master:inst1|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba5/" 0 { } { { 0 { 0 ""} 0 271 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "master:inst1\|lpm_counter1:inst10\|lpm_counter:lpm_counter_component\|cntr_vaj:auto_generated\|counter_reg_bit1a\[0\] " "Info: Destination node master:inst1\|lpm_counter1:inst10\|lpm_counter:lpm_counter_component\|cntr_vaj:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_vaj.tdf" "" { Text "F:/5 sem/SiFO/Laba5/db/cntr_vaj.tdf" 59 19 0 } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { master:inst1|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba5/" 0 { } { { 0 { 0 ""} 0 272 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "master:inst2\|lpm_counter1:inst10\|lpm_counter:lpm_counter_component\|cntr_vaj:auto_generated\|counter_reg_bit1a\[3\] " "Info: Destination node master:inst2\|lpm_counter1:inst10\|lpm_counter:lpm_counter_component\|cntr_vaj:auto_generated\|counter_reg_bit1a\[3\]" {  } { { "db/cntr_vaj.tdf" "" { Text "F:/5 sem/SiFO/Laba5/db/cntr_vaj.tdf" 59 19 0 } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { master:inst2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba5/" 0 { } { { 0 { 0 ""} 0 242 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "master:inst2\|lpm_counter1:inst10\|lpm_counter:lpm_counter_component\|cntr_vaj:auto_generated\|counter_reg_bit1a\[2\] " "Info: Destination node master:inst2\|lpm_counter1:inst10\|lpm_counter:lpm_counter_component\|cntr_vaj:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_vaj.tdf" "" { Text "F:/5 sem/SiFO/Laba5/db/cntr_vaj.tdf" 59 19 0 } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { master:inst2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba5/" 0 { } { { 0 { 0 ""} 0 243 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/utils/quarus/quartus/bin/pin_planner.ppl" { CLK } } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba5/main.bdf" { { -168 -384 -216 -152 "CLK" "" } { 144 712 743 160 "CLK" "" } { 48 -440 -392 64 "CLK" "" } { 224 -456 -392 240 "CLK" "" } } } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba5/" 0 { } { { 0 { 0 ""} 0 209 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lpm_compare2:inst19\|lpm_compare:lpm_compare_component\|cmpr_h8j:auto_generated\|aneb_result_wire\[0\]  " "Info: Automatically promoted node lpm_compare2:inst19\|lpm_compare:lpm_compare_component\|cmpr_h8j:auto_generated\|aneb_result_wire\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/cmpr_h8j.tdf" "" { Text "F:/5 sem/SiFO/Laba5/db/cmpr_h8j.tdf" 30 18 0 } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_compare2:inst19|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/5 sem/SiFO/Laba5/" 0 { } { { 0 { 0 ""} 0 81 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "43 unused 3.3V 0 43 0 " "Info: Number of I/O pins in group: 43 (unused VREF, 3.3V VCCIO, 0 input, 43 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "1.273 ns register register " "Info: Estimated most critical path is register to register delay of 1.273 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst31 1 REG LAB_X5_Y2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X5_Y2; Fanout = 9; REG Node = 'inst31'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst31 } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba5/main.bdf" { { 144 -568 -504 224 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.527 ns) + CELL(0.746 ns) 1.273 ns lpm_counter4:inst7\|lpm_counter:lpm_counter_component\|cntr_bvj:auto_generated\|safe_q\[0\] 2 REG LAB_X2_Y2 3 " "Info: 2: + IC(0.527 ns) + CELL(0.746 ns) = 1.273 ns; Loc. = LAB_X2_Y2; Fanout = 3; REG Node = 'lpm_counter4:inst7\|lpm_counter:lpm_counter_component\|cntr_bvj:auto_generated\|safe_q\[0\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.273 ns" { inst31 lpm_counter4:inst7|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_bvj.tdf" "" { Text "F:/5 sem/SiFO/Laba5/db/cntr_bvj.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.746 ns ( 58.60 % ) " "Info: Total cell delay = 0.746 ns ( 58.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.527 ns ( 41.40 % ) " "Info: Total interconnect delay = 0.527 ns ( 41.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.273 ns" { inst31 lpm_counter4:inst7|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X12_Y13 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X12_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "43 " "Warning: Found 43 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "master1\[8\] 0 " "Info: Pin \"master1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "master1\[7\] 0 " "Info: Pin \"master1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "master1\[6\] 0 " "Info: Pin \"master1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "master1\[5\] 0 " "Info: Pin \"master1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "master1\[4\] 0 " "Info: Pin \"master1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "master1\[3\] 0 " "Info: Pin \"master1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "master1\[2\] 0 " "Info: Pin \"master1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "master1\[1\] 0 " "Info: Pin \"master1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "master1\[0\] 0 " "Info: Pin \"master1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "master2\[8\] 0 " "Info: Pin \"master2\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "master2\[7\] 0 " "Info: Pin \"master2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "master2\[6\] 0 " "Info: Pin \"master2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "master2\[5\] 0 " "Info: Pin \"master2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "master2\[4\] 0 " "Info: Pin \"master2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "master2\[3\] 0 " "Info: Pin \"master2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "master2\[2\] 0 " "Info: Pin \"master2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "master2\[1\] 0 " "Info: Pin \"master2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "master2\[0\] 0 " "Info: Pin \"master2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "master3\[8\] 0 " "Info: Pin \"master3\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "master3\[7\] 0 " "Info: Pin \"master3\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "master3\[6\] 0 " "Info: Pin \"master3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "master3\[5\] 0 " "Info: Pin \"master3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "master3\[4\] 0 " "Info: Pin \"master3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "master3\[3\] 0 " "Info: Pin \"master3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "master3\[2\] 0 " "Info: Pin \"master3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "master3\[1\] 0 " "Info: Pin \"master3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "master3\[0\] 0 " "Info: Pin \"master3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "req1 0 " "Info: Pin \"req1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "req2 0 " "Info: Pin \"req2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "req3 0 " "Info: Pin \"req3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "eq1 0 " "Info: Pin \"eq1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[3\] 0 " "Info: Pin \"q\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[2\] 0 " "Info: Pin \"q\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[1\] 0 " "Info: Pin \"q\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[0\] 0 " "Info: Pin \"q\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "eq4 0 " "Info: Pin \"eq4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EN 0 " "Info: Pin \"EN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "access 0 " "Info: Pin \"access\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "eq2 0 " "Info: Pin \"eq2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "eq3 0 " "Info: Pin \"eq3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cnt2\[2\] 0 " "Info: Pin \"cnt2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cnt2\[1\] 0 " "Info: Pin \"cnt2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cnt2\[0\] 0 " "Info: Pin \"cnt2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "284 " "Info: Peak virtual memory: 284 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 08 19:59:14 2020 " "Info: Processing ended: Sun Nov 08 19:59:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
