{
  "module_name": "clk-mt6795-mfg.c",
  "hash_id": "614df915477728e0e6826436911975adcbab14a50774ce960ec95c2670aa76cc",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/mediatek/clk-mt6795-mfg.c",
  "human_readable_source": "\n \n\n#include <dt-bindings/clock/mediatek,mt6795-clk.h>\n#include <linux/module.h>\n#include <linux/platform_device.h>\n#include \"clk-gate.h\"\n#include \"clk-mtk.h\"\n\nstatic const struct mtk_gate_regs mfg_cg_regs = {\n\t.set_ofs = 0x4,\n\t.clr_ofs = 0x8,\n\t.sta_ofs = 0x0,\n};\n\n#define GATE_MFG(_id, _name, _parent, _shift)\t\t\t\\\n\tGATE_MTK(_id, _name, _parent, &mfg_cg_regs, _shift, &mtk_clk_gate_ops_setclr)\n\nstatic const struct mtk_gate mfg_clks[] = {\n\tGATE_MFG(CLK_MFG_BAXI, \"mfg_baxi\", \"axi_mfg_in_sel\", 0),\n\tGATE_MFG(CLK_MFG_BMEM, \"mfg_bmem\", \"mem_mfg_in_sel\", 1),\n\tGATE_MFG(CLK_MFG_BG3D, \"mfg_bg3d\", \"mfg_sel\", 2),\n\tGATE_MFG(CLK_MFG_B26M, \"mfg_b26m\", \"clk26m\", 3),\n};\n\nstatic const struct mtk_clk_desc mfg_desc = {\n\t.clks = mfg_clks,\n\t.num_clks = ARRAY_SIZE(mfg_clks),\n};\n\nstatic const struct of_device_id of_match_clk_mt6795_mfg[] = {\n\t{ .compatible = \"mediatek,mt6795-mfgcfg\", .data = &mfg_desc },\n\t{   }\n};\nMODULE_DEVICE_TABLE(of, of_match_clk_mt6795_mfg);\n\nstatic struct platform_driver clk_mt6795_mfg_drv = {\n\t.driver = {\n\t\t.name = \"clk-mt6795-mfg\",\n\t\t.of_match_table = of_match_clk_mt6795_mfg,\n\t},\n\t.probe = mtk_clk_simple_probe,\n\t.remove_new = mtk_clk_simple_remove,\n};\nmodule_platform_driver(clk_mt6795_mfg_drv);\n\nMODULE_DESCRIPTION(\"MediaTek MT6795 mfg clocks driver\");\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}