<?xml version="1.0" encoding="UTF-8"?>
<section name="Workbench">
	<item key="scw_hwspec" value="/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2"/>
</section>
