INFO: [VRFC 10-2263] Analyzing Verilog file "/home/VLSI-24/17P61A0405/JK/JK.srcs/sources_1/new/JK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JK
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/VLSI-24/17P61A0405/JK/JK.srcs/sim_1/new/JK_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JK_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/VLSI-24/17P61A0405/JK/JK.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
