Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Dec  3 22:28:37 2022
| Host         : PcFraLenzi running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a35t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   289 |
|    Minimum number of control sets                        |   289 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   492 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   289 |
| >= 0 to < 4        |    34 |
| >= 4 to < 6        |    24 |
| >= 6 to < 8        |     8 |
| >= 8 to < 10       |   136 |
| >= 10 to < 12      |     9 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     3 |
| >= 16              |    70 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1648 |          456 |
| No           | No                    | Yes                    |             721 |          244 |
| No           | Yes                   | No                     |             344 |          130 |
| Yes          | No                    | No                     |             626 |          183 |
| Yes          | No                    | Yes                    |            1138 |          362 |
| Yes          | Yes                   | No                     |             439 |          112 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                  Clock Signal                                 |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/data_counter[2]     |                                                                                                                                                                                                                                                          | design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/halfway_reg_i_1__0_n_0                                                                                                                                                         |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/data_counter[1]     |                                                                                                                                                                                                                                                          | design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/halfway_reg_i_1__1_n_0                                                                                                                                                         |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                         | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/data_counter        |                                                                                                                                                                                                                                                          | design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/halfway_reg_i_1__2_n_0                                                                                                                                                         |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                        | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_reg[3] |                                                                                                                                                                                                                                                          | design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/halfway_reg_i_1_n_0                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                        | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                               |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz/inst/clk_out1                                             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                2 |              3 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             |                                                                                                                                                                                                                                                          | design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/state                                                                                                                                                                                           | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/rx_baud_tick__0                                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             |                                                                                                                                                                                                                                                          | design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                                    |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             |                                                                                                                                                                                                                                                          | design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                                    |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                    | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                     |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/rst_clk_wiz_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                            | design_1_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                               |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                          | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                        |                2 |              7 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz/inst/clk_out1                                             |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                      |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/sel_12                                                                                                                                                                                    | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/clear                                                                                                                                                                    |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[56][0]_85                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[61][0]_81                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[62][0]_80                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[57][1]_75                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[8][1]_38                                                                                                                                                                                                   | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[8][0]_121                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[61][1]_78                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[51][0]_2                                                                                                                                                                                                   | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[58][1]_76                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/E[0]                                                                                                                                                                                         | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in[7]_i_1_n_0                                                                                                                                                                              | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[14][0]_116                                                                                                                                                                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[23][0]_16                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[12][0]_118                                                                                                                                                                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[24][0]_109                                                                                                                                                                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[25][0]_108                                                                                                                                                                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[0][1]_32                                                                                                                                                                                                   | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[15][0]_10                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[15][1]_11                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[10][0]_119                                                                                                                                                                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[18][0]_113                                                                                                                                                                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[1][0]_126                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[0][0]_127                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[14][1]_43                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[16][0]_115                                                                                                                                                                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[18][1]_46                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[20][0]_112                                                                                                                                                                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[11][1]_27                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[16][1]_44                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[11][0]_26                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[20][1]_47                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[19][0]_28                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[19][1]_29                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[13][1]_42                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[21][0]_111                                                                                                                                                                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[21][1]_48                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[22][1]_49                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[10][1]_40                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[24][1]_50                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[13][0]_117                                                                                                                                                                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[23][1]_17                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[25][1]_51                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[12][1]_41                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[17][1]_45                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[1][1]_33                                                                                                                                                                                                   | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[22][0]_110                                                                                                                                                                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[17][0]_114                                                                                                                                                                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[26][0]_107                                                                                                                                                                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[26][1]_52                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[46][0]_92                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[46][1]_67                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[47][0]_12                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[35][0]_0                                                                                                                                                                                                   | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[45][1]_66                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[47][1]_13                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[48][0]_91                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[48][1]_68                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[49][0]_90                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[49][1]_69                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[4][0]_124                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[4][1]_35                                                                                                                                                                                                   | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[30][1]_55                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[29][0]_105                                                                                                                                                                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[34][0]_101                                                                                                                                                                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[42][0]_95                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[31][0]_8                                                                                                                                                                                                   | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[37][1]_60                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[44][0]_94                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[44][1]_65                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[30][0]_104                                                                                                                                                                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[34][1]_58                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[39][1]_21                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[32][0]_103                                                                                                                                                                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[32][1]_56                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[29][1]_54                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[2][0]_125                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[33][1]_57                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[36][0]_100                                                                                                                                                                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[28][1]_53                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[2][1]_34                                                                                                                                                                                                   | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[27][1]_25                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[33][0]_102                                                                                                                                                                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[39][0]_20                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[38][0]_98                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[3][0]_30                                                                                                                                                                                                   | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[28][0]_106                                                                                                                                                                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[3][1]_31                                                                                                                                                                                                   | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[27][0]_24                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[41][0]_96                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[36][1]_59                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[37][0]_99                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[40][0]_97                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[31][1]_9                                                                                                                                                                                                   | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[35][1]_1                                                                                                                                                                                                   | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[38][1]_61                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[40][1]_62                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[42][1]_64                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[43][0]_22                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[43][1]_23                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[41][1]_63                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[45][0]_93                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[5][1]_36                                                                                                                                                                                                   | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[62][1]_79                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[6][0]_122                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[60][1]_77                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[6][1]_37                                                                                                                                                                                                   | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[63][0]_7                                                                                                                                                                                                   | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[7][0]_14                                                                                                                                                                                                   | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[52][1]_71                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[7][1]_15                                                                                                                                                                                                   | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[57][0]_84                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[58][0]_83                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[63][1]_6                                                                                                                                                                                                   | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[9][1]_39                                                                                                                                                                                                   | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[54][1]_73                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[50][0]_89                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[50][1]_70                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[55][0]_18                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[59][0]_4                                                                                                                                                                                                   | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[60][0]_82                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[52][0]_88                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[53][0]_87                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[54][0]_86                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[55][1]_19                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[56][1]_74                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[59][1]_5                                                                                                                                                                                                   | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[5][0]_123                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[9][0]_120                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[51][1]_3                                                                                                                                                                                                   | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/input_buf[53][1]_72                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                       | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                  |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_tx_count[2]_i_1_n_0                                                                                                                                                                     | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                3 |             10 |         3.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                            | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                               |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                            | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                         |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                             |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_data_vec                                                                                                                                                                             | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/data_counter[5]_i_1_n_0                                                                                                                                                                                              | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                4 |             12 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             |                                                                                                                                                                                                                                                          | design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                           |                5 |             12 |         2.40 |
|  design_1_i/clk_wiz/inst/clk_out1                                             |                                                                                                                                                                                                                                                          | design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                           |                6 |             12 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                5 |             15 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             |                                                                                                                                                                                                                                                          | design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                     |                5 |             15 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             |                                                                                                                                                                                                                                                          | design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                     |                6 |             15 |         2.50 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz/inst/clk_out1                                             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                6 |             16 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI_Input_Interface_0/U0/Re_data0                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                3 |             18 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                4 |             18 |         4.50 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                          | design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                     |                6 |             23 |         3.83 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                          | design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                     |                6 |             23 |         3.83 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             28 |         5.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                9 |             31 |         3.44 |
|  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/halfway_pp1_BUFG    |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               11 |             32 |         2.91 |
| ~design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/halfway_pp1_BUFG    |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               13 |             32 |         2.46 |
|  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/halfway_pp1_BUFG    |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               14 |             32 |         2.29 |
| ~design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/halfway_pp1_BUFG    |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               19 |             32 |         1.68 |
|  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/halfway_pp1_BUFG    |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               12 |             32 |         2.67 |
| ~design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/halfway_pp1_BUFG    |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               15 |             32 |         2.13 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/halfway_pp1_BUFG    |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               14 |             32 |         2.29 |
| ~design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/halfway_pp1_BUFG    |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               18 |             32 |         1.78 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             33 |         3.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                      |                                                                                                                                                                                                                                         |                9 |             33 |         3.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |               10 |             34 |         3.40 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                 | design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                           |                9 |             34 |         3.78 |
|  design_1_i/clk_wiz/inst/clk_out1                                             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               16 |             41 |         2.56 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                 | design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                           |               12 |             45 |         3.75 |
|  design_1_i/clk_wiz/inst/clk_out1                                             |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                               |               15 |             46 |         3.07 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |               12 |             49 |         4.08 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |               12 |             49 |         4.08 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                       |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               26 |             63 |         2.42 |
|  design_1_i/clk_wiz/inst/clk_out1                                             | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                    |                                                                                                                                                                                                                                         |               26 |            103 |         3.96 |
|  design_1_i/clk_wiz/inst/clk_out1                                             |                                                                                                                                                                                                                                                          | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |              207 |            611 |         2.95 |
|  design_1_i/clk_wiz/inst/clk_out1                                             |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              315 |           1451 |         4.61 |
+-------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


