<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>design_1_mem16384X32_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.FREQ_HZ">50000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN">design_1_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>mem16384X32</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Jan 05 10:19:42 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:14e963e3</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>design_1_mem16384X32_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Jan 05 16:40:52 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:14e963e3</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>mem16384X32</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Jan 05 10:19:42 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:cafe8569</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>design_1_mem16384X32_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Jan 05 16:40:52 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:cafe8569</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Jan 05 16:42:31 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:14e963e3</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>write_enable1</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_in1</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">19</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>address1</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>write_enable2</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_in2</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">19</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>address2</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_out1</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">19</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_out2</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">19</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../../../../../../FPGA/ip_repo/mem16384/mem16384.srcs/sources_1/imports/CNN_hdl/weight_mem.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/design_1_mem16384X32_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../../../../../../FPGA/ip_repo/mem16384/mem16384.srcs/sources_1/imports/CNN_hdl/weight_mem.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/design_1_mem16384X32_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>design_1_mem16384X32_0_0.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_mem16384X32_0_0_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_mem16384X32_0_0_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_mem16384X32_0_0_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_mem16384X32_0_0_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>mem16384X32_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">design_1_mem16384X32_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>mem16384X32_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>3</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ad640e_ARCHIVE_LOCATION">d:/fpga/ip_repo/mem16384/mem16384.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1923cdd1_ARCHIVE_LOCATION">d:/fpga/ip_repo/mem16384/mem16384.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2840e2fd_ARCHIVE_LOCATION">d:/fpga/ip_repo/mem16384/mem16384.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c8ccbf_ARCHIVE_LOCATION">d:/fpga/ip_repo/mem16384/mem16384.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31d8d2fa_ARCHIVE_LOCATION">d:/fpga/ip_repo/mem16384/mem16384.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@574f377b_ARCHIVE_LOCATION">d:/fpga/ip_repo/mem16384/mem16384.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f544f09_ARCHIVE_LOCATION">d:/fpga/ip_repo/mem16384/mem16384.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a67f779_ARCHIVE_LOCATION">d:/fpga/ip_repo/mem16384/mem16384.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fa79f0a_ARCHIVE_LOCATION">d:/fpga/ip_repo/mem16384/mem16384.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b1bfc2_ARCHIVE_LOCATION">d:/fpga/ip_repo/mem16384/mem16384.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f2313ad_ARCHIVE_LOCATION">d:/fpga/ip_repo/mem16384/mem16384.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2189c3ad_ARCHIVE_LOCATION">d:/fpga/ip_repo/mem16384/mem16384.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62c1d146_ARCHIVE_LOCATION">d:/fpga/ip_repo/mem16384/mem16384.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27b00fa7_ARCHIVE_LOCATION">d:/fpga/ip_repo/mem16384/mem16384.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e88d673_ARCHIVE_LOCATION">d:/fpga/ip_repo/mem16384/mem16384.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b2fbeae_ARCHIVE_LOCATION">d:/fpga/ip_repo/mem16384/mem16384.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ff9b990_ARCHIVE_LOCATION">d:/fpga/ip_repo/mem16384/mem16384.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@522e7a70_ARCHIVE_LOCATION">d:/fpga/ip_repo/mem16384/mem16384.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32601197_ARCHIVE_LOCATION">d:/fpga/ip_repo/mem16384/mem16384.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63ecbc91_ARCHIVE_LOCATION">d:/fpga/ip_repo/mem16384/mem16384.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6df42c05_ARCHIVE_LOCATION">d:/fpga/ip_repo/mem16384/mem16384.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d8a5449_ARCHIVE_LOCATION">d:/fpga/ip_repo/mem16384/mem16384.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bc912ef_ARCHIVE_LOCATION">d:/fpga/ip_repo/mem16384/mem16384.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63c44a44_ARCHIVE_LOCATION">d:/fpga/ip_repo/mem16384/mem16384.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@204ccdbc_ARCHIVE_LOCATION">d:/fpga/ip_repo/mem16384/mem16384.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72ca45b_ARCHIVE_LOCATION">d:/fpga/ip_repo/mem16384/mem16384.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cd0dabf_ARCHIVE_LOCATION">d:/fpga/ip_repo/mem16384/mem16384.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@310dd1e5_ARCHIVE_LOCATION">d:/fpga/ip_repo/mem16384/mem16384.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f18c68a_ARCHIVE_LOCATION">d:/fpga/ip_repo/mem16384/mem16384.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@148b6e6c_ARCHIVE_LOCATION">d:/fpga/ip_repo/mem16384/mem16384.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ed72a20_ARCHIVE_LOCATION">d:/fpga/ip_repo/mem16384/mem16384.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@219915cd_ARCHIVE_LOCATION">d:/fpga/ip_repo/mem16384/mem16384.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dd5ced4_ARCHIVE_LOCATION">d:/fpga/ip_repo/mem16384/mem16384.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7239c94b_ARCHIVE_LOCATION">d:/fpga/ip_repo/mem16384/mem16384.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bc2c1f7_ARCHIVE_LOCATION">d:/fpga/ip_repo/mem16384/mem16384.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5029465a_ARCHIVE_LOCATION">d:/fpga/ip_repo/mem16384/mem16384.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fcabc40_ARCHIVE_LOCATION">d:/fpga/ip_repo/mem16384/mem16384.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@134e329f_ARCHIVE_LOCATION">d:/fpga/ip_repo/mem16384/mem16384.srcs/sources_1/imports/cnn_hdl</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd_and_user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="a88d4390"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="fd26d975"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="d1b8ae0e"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="e4aa176f"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
