<stg><name>makeSuperPoint_alignedToLine8</name>


<trans_list>

<trans id="457" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="2" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1180" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1180" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="525" from="3" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1180_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="526" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1180_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="524" from="4" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="475" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="18" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1313" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1313" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="533" from="19" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1313_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="534" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1313_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="528" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="529" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="530" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="531" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="532" from="24" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="488" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="537" from="27" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1293" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="538" from="27" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1293" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="536" from="28" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="29" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="1"/>
<literal name="icmp_ln1214" val="1"/>
<literal name="icmp_ln1216" val="1"/>
</and_exp><and_exp><literal name="leftRight_read" val="1"/>
<literal name="icmp_ln1214" val="0"/>
<literal name="icmp_ln1229" val="0"/>
</and_exp><and_exp><literal name="leftRight_read" val="0"/>
<literal name="icmp_ln1257" val="1"/>
<literal name="icmp_ln1259" val="0"/>
</and_exp><and_exp><literal name="leftRight_read" val="0"/>
<literal name="icmp_ln1257" val="0"/>
<literal name="icmp_ln1272" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="29" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="0"/>
<literal name="icmp_ln1257" val="0"/>
<literal name="icmp_ln1272" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="501" from="29" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="0"/>
<literal name="icmp_ln1257" val="1"/>
<literal name="icmp_ln1259" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="507" from="29" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="1"/>
<literal name="icmp_ln1214" val="0"/>
<literal name="icmp_ln1229" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="513" from="29" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="1"/>
<literal name="icmp_ln1214" val="1"/>
<literal name="icmp_ln1216" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="541" from="30" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1272_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="542" from="30" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1272_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="540" from="31" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="518" from="32" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="545" from="33" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1259_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="33" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1259_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="544" from="34" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="549" from="35" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1229_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="35" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1229_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="548" from="36" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="37" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1216_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="37" to="38">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1216_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="38" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="557" from="39" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="558" from="39" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="556" from="40" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5 %i_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %i

]]></Node>
<StgValue><ssdm name="i_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="64">
<![CDATA[
:8 %row_list_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="row_list_V"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="3">
<![CDATA[
:9 %zext_ln1176 = zext i3 %i_read

]]></Node>
<StgValue><ssdm name="zext_ln1176"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12 %radii_addr = getelementptr i25 %radii, i64 0, i64 %zext_ln1176

]]></Node>
<StgValue><ssdm name="radii_addr"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="25" op_0_bw="3">
<![CDATA[
:13 %y = load i3 %radii_addr

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14 %GDn_points_addr = getelementptr i32 %GDn_points, i64 0, i64 %zext_ln1176

]]></Node>
<StgValue><ssdm name="GDn_points_addr"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="3">
<![CDATA[
:15 %GDn_points_load = load i3 %GDn_points_addr

]]></Node>
<StgValue><ssdm name="GDn_points_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0 %p_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read1

]]></Node>
<StgValue><ssdm name="p_read"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1 %leftRight_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %leftRight

]]></Node>
<StgValue><ssdm name="leftRight_read"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %original_ppl_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %original_ppl

]]></Node>
<StgValue><ssdm name="original_ppl_read"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %apexZ0_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %apexZ0

]]></Node>
<StgValue><ssdm name="apexZ0_read"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %z_top_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %z_top

]]></Node>
<StgValue><ssdm name="z_top_read"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="32">
<![CDATA[
:6 %empty = trunc i32 %original_ppl_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %GDn_points, void @empty_14, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
:10 %tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %i_read, i7 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="11" op_0_bw="10">
<![CDATA[
:11 %zext_ln1176_1 = zext i10 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln1176_1"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="25" op_0_bw="3">
<![CDATA[
:13 %y = load i3 %radii_addr

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="3">
<![CDATA[
:15 %GDn_points_load = load i3 %GDn_points_addr

]]></Node>
<StgValue><ssdm name="GDn_points_load"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16 %icmp_ln1180 = icmp_sgt  i32 %GDn_points_load, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln1180"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:17 %br_ln1180 = br i1 %icmp_ln1180, void %._crit_edge52, void %.lr.ph51.preheader

]]></Node>
<StgValue><ssdm name="br_ln1180"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1180" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph51.preheader:0 %br_ln0 = br void %.lr.ph51

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
.lr.ph51:0 %row_list_size = phi i31 %add_ln1182, void %.split52, i31 0, void %.lr.ph51.preheader

]]></Node>
<StgValue><ssdm name="row_list_size"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.lr.ph51:1 %j = phi i8 %j_1, void %.split52, i8 0, void %.lr.ph51.preheader

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.lr.ph51:2 %add_ln1182 = add i31 %row_list_size, i31 1

]]></Node>
<StgValue><ssdm name="add_ln1182"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.lr.ph51:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.lr.ph51:4 %empty_108 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="empty_108"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="31">
<![CDATA[
.lr.ph51:5 %zext_ln1180 = zext i31 %row_list_size

]]></Node>
<StgValue><ssdm name="zext_ln1180"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph51:6 %icmp_ln1180_1 = icmp_eq  i32 %zext_ln1180, i32 %GDn_points_load

]]></Node>
<StgValue><ssdm name="icmp_ln1180_1"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph51:7 %br_ln1180 = br i1 %icmp_ln1180_1, void %.split52, void %._crit_edge52.loopexit

]]></Node>
<StgValue><ssdm name="br_ln1180"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1180_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="11" op_0_bw="8">
<![CDATA[
.split52:2 %zext_ln1182 = zext i8 %j

]]></Node>
<StgValue><ssdm name="zext_ln1182"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1180_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split52:3 %add_ln1182_1 = add i11 %zext_ln1176_1, i11 %zext_ln1182

]]></Node>
<StgValue><ssdm name="add_ln1182_1"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1180_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split52:4 %shl_ln1182 = shl i11 %add_ln1182_1, i11 1

]]></Node>
<StgValue><ssdm name="shl_ln1182"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1180_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split52:5 %or_ln1182 = or i11 %shl_ln1182, i11 1

]]></Node>
<StgValue><ssdm name="or_ln1182"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1180_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="11">
<![CDATA[
.split52:6 %zext_ln1182_1 = zext i11 %or_ln1182

]]></Node>
<StgValue><ssdm name="zext_ln1182_1"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1180_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split52:7 %GDarrayDecoded_addr = getelementptr i32 %GDarrayDecoded, i64 0, i64 %zext_ln1182_1

]]></Node>
<StgValue><ssdm name="GDarrayDecoded_addr"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1180_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="11">
<![CDATA[
.split52:9 %GDarrayDecoded_load = load i11 %GDarrayDecoded_addr

]]></Node>
<StgValue><ssdm name="GDarrayDecoded_load"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1180_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split52:11 %j_1 = add i8 %j, i8 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1180_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="31">
<![CDATA[
.split52:0 %lftr_wideiv_cast = zext i31 %row_list_size

]]></Node>
<StgValue><ssdm name="lftr_wideiv_cast"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1180_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split52:1 %specloopname_ln1178 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0

]]></Node>
<StgValue><ssdm name="specloopname_ln1178"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1180_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split52:8 %row_list_V_addr = getelementptr i32 %row_list_V, i64 0, i64 %lftr_wideiv_cast

]]></Node>
<StgValue><ssdm name="row_list_V_addr"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1180_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="11">
<![CDATA[
.split52:9 %GDarrayDecoded_load = load i11 %GDarrayDecoded_addr

]]></Node>
<StgValue><ssdm name="GDarrayDecoded_load"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1180_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.split52:10 %store_ln1182 = store i32 %GDarrayDecoded_load, i7 %row_list_V_addr

]]></Node>
<StgValue><ssdm name="store_ln1182"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1180_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
.split52:12 %br_ln0 = br void %.lr.ph51

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1180" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge52.loopexit:0 %br_ln0 = br void %._crit_edge52

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
._crit_edge52:4 %add_ln1186 = add i25 %y, i25 28554432

]]></Node>
<StgValue><ssdm name="add_ln1186"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="25">
<![CDATA[
._crit_edge52:5 %zext_ln1186 = zext i25 %add_ln1186

]]></Node>
<StgValue><ssdm name="zext_ln1186"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="64">
<![CDATA[
._crit_edge52:6 %conv = sitofp i64 %zext_ln1186

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="89" st_id="6" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="64">
<![CDATA[
._crit_edge52:6 %conv = sitofp i64 %zext_ln1186

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="90" st_id="7" stage="6" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge52:7 %i_op_assign = fdiv i32 %conv, i32 2e+07

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="91" st_id="8" stage="5" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge52:7 %i_op_assign = fdiv i32 %conv, i32 2e+07

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="92" st_id="9" stage="4" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge52:7 %i_op_assign = fdiv i32 %conv, i32 2e+07

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="93" st_id="10" stage="3" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge52:7 %i_op_assign = fdiv i32 %conv, i32 2e+07

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="94" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="33" op_0_bw="32">
<![CDATA[
._crit_edge52:1 %sext_ln215 = sext i32 %z_top_read

]]></Node>
<StgValue><ssdm name="sext_ln215"/></StgValue>
</operation>

<operation id="95" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="33" op_0_bw="32">
<![CDATA[
._crit_edge52:2 %sext_ln215_26 = sext i32 %apexZ0_read

]]></Node>
<StgValue><ssdm name="sext_ln215_26"/></StgValue>
</operation>

<operation id="96" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
._crit_edge52:3 %ret = sub i33 %sext_ln215, i33 %sext_ln215_26

]]></Node>
<StgValue><ssdm name="ret"/></StgValue>
</operation>

<operation id="97" st_id="11" stage="2" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge52:7 %i_op_assign = fdiv i32 %conv, i32 2e+07

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>

<operation id="98" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="33">
<![CDATA[
._crit_edge52:8 %sext_ln1422 = sext i33 %ret

]]></Node>
<StgValue><ssdm name="sext_ln1422"/></StgValue>
</operation>

<operation id="99" st_id="11" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="64">
<![CDATA[
._crit_edge52:9 %conv_i = sitofp i64 %sext_ln1422

]]></Node>
<StgValue><ssdm name="conv_i"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="100" st_id="12" stage="1" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge52:7 %i_op_assign = fdiv i32 %conv, i32 2e+07

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>

<operation id="101" st_id="12" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="64">
<![CDATA[
._crit_edge52:9 %conv_i = sitofp i64 %sext_ln1422

]]></Node>
<StgValue><ssdm name="conv_i"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="102" st_id="13" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge52:10 %i_op_assign_1 = fmul i32 %conv_i, i32 %i_op_assign

]]></Node>
<StgValue><ssdm name="i_op_assign_1"/></StgValue>
</operation>

<operation id="103" st_id="13" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge52:11 %conv_i2 = sitofp i32 %apexZ0_read

]]></Node>
<StgValue><ssdm name="conv_i2"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="104" st_id="14" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge52:10 %i_op_assign_1 = fmul i32 %conv_i, i32 %i_op_assign

]]></Node>
<StgValue><ssdm name="i_op_assign_1"/></StgValue>
</operation>

<operation id="105" st_id="14" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge52:11 %conv_i2 = sitofp i32 %apexZ0_read

]]></Node>
<StgValue><ssdm name="conv_i2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="106" st_id="15" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge52:12 %dc = fadd i32 %i_op_assign_1, i32 %conv_i2

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="107" st_id="16" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge52:12 %dc = fadd i32 %i_op_assign_1, i32 %conv_i2

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="108" st_id="17" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge52:12 %dc = fadd i32 %i_op_assign_1, i32 %conv_i2

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="109" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge52:0 %row_list_size_1 = phi i32 0, void, i32 %GDn_points_load, void %._crit_edge52.loopexit

]]></Node>
<StgValue><ssdm name="row_list_size_1"/></StgValue>
</operation>

<operation id="110" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge52:13 %data_V = bitcast i32 %dc

]]></Node>
<StgValue><ssdm name="data_V"/></StgValue>
</operation>

<operation id="111" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge52:14 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="112" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge52:15 %tmp_63 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="113" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge52:16 %tmp_64 = trunc i32 %data_V

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="114" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
._crit_edge52:17 %mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_64, i1 0

]]></Node>
<StgValue><ssdm name="mantissa"/></StgValue>
</operation>

<operation id="115" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="111" op_0_bw="25">
<![CDATA[
._crit_edge52:18 %zext_ln15 = zext i25 %mantissa

]]></Node>
<StgValue><ssdm name="zext_ln15"/></StgValue>
</operation>

<operation id="116" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge52:19 %zext_ln341 = zext i8 %tmp_63

]]></Node>
<StgValue><ssdm name="zext_ln341"/></StgValue>
</operation>

<operation id="117" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge52:20 %add_ln341 = add i9 %zext_ln341, i9 385

]]></Node>
<StgValue><ssdm name="add_ln341"/></StgValue>
</operation>

<operation id="118" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
._crit_edge52:21 %isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln341, i32 8

]]></Node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="119" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge52:22 %sub_ln1311 = sub i8 127, i8 %tmp_63

]]></Node>
<StgValue><ssdm name="sub_ln1311"/></StgValue>
</operation>

<operation id="120" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge52:23 %sext_ln1311 = sext i8 %sub_ln1311

]]></Node>
<StgValue><ssdm name="sext_ln1311"/></StgValue>
</operation>

<operation id="121" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
._crit_edge52:24 %ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln341

]]></Node>
<StgValue><ssdm name="ush"/></StgValue>
</operation>

<operation id="122" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge52:25 %sh_prom_i_i_i_i_i_cast_cast_cast = sext i9 %ush

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_i_i_i_cast_cast_cast"/></StgValue>
</operation>

<operation id="123" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="111" op_0_bw="32">
<![CDATA[
._crit_edge52:26 %sh_prom_i_i_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i_cast_cast_cast

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_i_i_i_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="124" st_id="18" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="111" op_0_bw="111" op_1_bw="111">
<![CDATA[
._crit_edge52:27 %r_V = lshr i111 %zext_ln15, i111 %sh_prom_i_i_i_i_i_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="125" st_id="18" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="111" op_0_bw="111" op_1_bw="111">
<![CDATA[
._crit_edge52:28 %r_V_9 = shl i111 %zext_ln15, i111 %sh_prom_i_i_i_i_i_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>

<operation id="126" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="111" op_2_bw="32">
<![CDATA[
._crit_edge52:29 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i111.i32, i111 %r_V, i32 24

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="127" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="1">
<![CDATA[
._crit_edge52:30 %zext_ln662 = zext i1 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln662"/></StgValue>
</operation>

<operation id="128" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="111" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge52:31 %tmp_36 = partselect i64 @_ssdm_op_PartSelect.i64.i111.i32.i32, i111 %r_V_9, i32 24, i32 87

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="129" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge52:32 %val = select i1 %isNeg, i64 %zext_ln662, i64 %tmp_36

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>

<operation id="130" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge52:33 %result_V_5 = sub i64 0, i64 %val

]]></Node>
<StgValue><ssdm name="result_V_5"/></StgValue>
</operation>

<operation id="131" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge52:34 %result_V = select i1 %p_Result_s, i64 %result_V_5, i64 %val

]]></Node>
<StgValue><ssdm name="result_V"/></StgValue>
</operation>

<operation id="132" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge52:35 %icmp_ln1313 = icmp_sgt  i32 %row_list_size_1, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln1313"/></StgValue>
</operation>

<operation id="133" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge52:36 %br_ln1313 = br i1 %icmp_ln1313, void %_Z16mSP_findLRBoundsiP6ap_intILi32EEiRiS2_.exit, void %.lr.ph.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln1313"/></StgValue>
</operation>

<operation id="134" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1313" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph.i.preheader:0 %br_ln0 = br void %.lr.ph.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="135" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.lr.ph.i:0 %start_value = phi i64 %start_value_2, void %.split49, i64 9223372036854775807, void %.lr.ph.i.preheader

]]></Node>
<StgValue><ssdm name="start_value"/></StgValue>
</operation>

<operation id="136" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph.i:1 %start_index = phi i32 %start_index_2, void %.split49, i32 0, void %.lr.ph.i.preheader

]]></Node>
<StgValue><ssdm name="start_index"/></StgValue>
</operation>

<operation id="137" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.lr.ph.i:2 %p_x_assign_2 = phi i64 %select_ln1315_2, void %.split49, i64 9223372036854775807, void %.lr.ph.i.preheader

]]></Node>
<StgValue><ssdm name="p_x_assign_2"/></StgValue>
</operation>

<operation id="138" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.lr.ph.i:3 %j_21 = phi i8 %j_3, void %.split49, i8 0, void %.lr.ph.i.preheader

]]></Node>
<StgValue><ssdm name="j_21"/></StgValue>
</operation>

<operation id="139" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph.i:4 %j_3 = add i8 %j_21, i8 1

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="140" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.lr.ph.i:5 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="141" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="8">
<![CDATA[
.lr.ph.i:6 %zext_ln1313 = zext i8 %j_21

]]></Node>
<StgValue><ssdm name="zext_ln1313"/></StgValue>
</operation>

<operation id="142" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph.i:7 %icmp_ln1313_1 = icmp_slt  i32 %zext_ln1313, i32 %row_list_size_1

]]></Node>
<StgValue><ssdm name="icmp_ln1313_1"/></StgValue>
</operation>

<operation id="143" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.lr.ph.i:8 %empty_109 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="empty_109"/></StgValue>
</operation>

<operation id="144" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph.i:9 %br_ln1313 = br i1 %icmp_ln1313_1, void %_Z18mSP_findStartIndexP6ap_intILi32EEilRiRl.exit, void %.split49

]]></Node>
<StgValue><ssdm name="br_ln1313"/></StgValue>
</operation>

<operation id="145" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1313_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="8">
<![CDATA[
.split49:1 %zext_ln1315 = zext i8 %j_21

]]></Node>
<StgValue><ssdm name="zext_ln1315"/></StgValue>
</operation>

<operation id="146" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1313_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split49:2 %row_list_V_addr_1 = getelementptr i32 %row_list_V, i64 0, i64 %zext_ln1315

]]></Node>
<StgValue><ssdm name="row_list_V_addr_1"/></StgValue>
</operation>

<operation id="147" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1313_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="7">
<![CDATA[
.split49:3 %row_list_V_load = load i7 %row_list_V_addr_1

]]></Node>
<StgValue><ssdm name="row_list_V_load"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="148" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1313_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="7">
<![CDATA[
.split49:3 %row_list_V_load = load i7 %row_list_V_addr_1

]]></Node>
<StgValue><ssdm name="row_list_V_load"/></StgValue>
</operation>

<operation id="149" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1313_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="32">
<![CDATA[
.split49:4 %sext_ln534 = sext i32 %row_list_V_load

]]></Node>
<StgValue><ssdm name="sext_ln534"/></StgValue>
</operation>

<operation id="150" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1313_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split49:5 %start_value_1 = sub i64 %sext_ln534, i64 %result_V

]]></Node>
<StgValue><ssdm name="start_value_1"/></StgValue>
</operation>

<operation id="151" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1313_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.split49:7 %tmp_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %start_value_1, i32 63

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="152" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1313_1" val="1"/>
<literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split49:6 %sub_ln180 = sub i64 0, i64 %start_value_1

]]></Node>
<StgValue><ssdm name="sub_ln180"/></StgValue>
</operation>

<operation id="153" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1313_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split49:8 %select_ln180 = select i1 %tmp_58, i64 %sub_ln180, i64 %start_value_1

]]></Node>
<StgValue><ssdm name="select_ln180"/></StgValue>
</operation>

<operation id="154" st_id="21" stage="2" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1313_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64">
<![CDATA[
.split49:9 %conv2_i = sitodp i64 %select_ln180

]]></Node>
<StgValue><ssdm name="conv2_i"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="155" st_id="22" stage="1" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1313_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64">
<![CDATA[
.split49:9 %conv2_i = sitodp i64 %select_ln180

]]></Node>
<StgValue><ssdm name="conv2_i"/></StgValue>
</operation>

<operation id="156" st_id="22" stage="2" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1313_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64">
<![CDATA[
.split49:10 %dc_9 = sitodp i64 %p_x_assign_2

]]></Node>
<StgValue><ssdm name="dc_9"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="157" st_id="23" stage="1" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1313_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64">
<![CDATA[
.split49:10 %dc_9 = sitodp i64 %p_x_assign_2

]]></Node>
<StgValue><ssdm name="dc_9"/></StgValue>
</operation>

<operation id="158" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1313_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64">
<![CDATA[
.split49:11 %data_V_10 = bitcast i64 %dc_9

]]></Node>
<StgValue><ssdm name="data_V_10"/></StgValue>
</operation>

<operation id="159" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1313_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="63" op_0_bw="64">
<![CDATA[
.split49:12 %trunc_ln368 = trunc i64 %data_V_10

]]></Node>
<StgValue><ssdm name="trunc_ln368"/></StgValue>
</operation>

<operation id="160" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1313_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="52" op_0_bw="64">
<![CDATA[
.split49:13 %trunc_ln1315 = trunc i64 %data_V_10

]]></Node>
<StgValue><ssdm name="trunc_ln1315"/></StgValue>
</operation>

<operation id="161" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1313_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="63">
<![CDATA[
.split49:14 %p_Result_7 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 0, i63 %trunc_ln368

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="162" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1313_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64">
<![CDATA[
.split49:15 %bitcast_ln521 = bitcast i64 %p_Result_7

]]></Node>
<StgValue><ssdm name="bitcast_ln521"/></StgValue>
</operation>

<operation id="163" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1313_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64">
<![CDATA[
.split49:16 %bitcast_ln1315 = bitcast i64 %conv2_i

]]></Node>
<StgValue><ssdm name="bitcast_ln1315"/></StgValue>
</operation>

<operation id="164" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1313_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split49:17 %tmp_32 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln1315, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="165" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1313_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="52" op_0_bw="64">
<![CDATA[
.split49:18 %trunc_ln1315_1 = trunc i64 %bitcast_ln1315

]]></Node>
<StgValue><ssdm name="trunc_ln1315_1"/></StgValue>
</operation>

<operation id="166" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1313_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split49:19 %tmp_33 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_10, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="167" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1313_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split49:20 %icmp_ln1315 = icmp_ne  i11 %tmp_32, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln1315"/></StgValue>
</operation>

<operation id="168" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1313_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split49:21 %icmp_ln1315_1 = icmp_eq  i52 %trunc_ln1315_1, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln1315_1"/></StgValue>
</operation>

<operation id="169" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1313_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split49:23 %icmp_ln1315_2 = icmp_ne  i11 %tmp_33, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln1315_2"/></StgValue>
</operation>

<operation id="170" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1313_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split49:24 %icmp_ln1315_3 = icmp_eq  i52 %trunc_ln1315, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln1315_3"/></StgValue>
</operation>

<operation id="171" st_id="23" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1313_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split49:27 %tmp_34 = fcmp_olt  i64 %conv2_i, i64 %bitcast_ln521

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="172" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1313_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split49:0 %specloopname_ln500 = specloopname void @_ssdm_op_SpecLoopName, void @empty

]]></Node>
<StgValue><ssdm name="specloopname_ln500"/></StgValue>
</operation>

<operation id="173" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1313_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split49:22 %or_ln1315 = or i1 %icmp_ln1315_1, i1 %icmp_ln1315

]]></Node>
<StgValue><ssdm name="or_ln1315"/></StgValue>
</operation>

<operation id="174" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1313_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split49:25 %or_ln1315_1 = or i1 %icmp_ln1315_3, i1 %icmp_ln1315_2

]]></Node>
<StgValue><ssdm name="or_ln1315_1"/></StgValue>
</operation>

<operation id="175" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1313_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split49:26 %and_ln1315 = and i1 %or_ln1315, i1 %or_ln1315_1

]]></Node>
<StgValue><ssdm name="and_ln1315"/></StgValue>
</operation>

<operation id="176" st_id="24" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1313_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split49:27 %tmp_34 = fcmp_olt  i64 %conv2_i, i64 %bitcast_ln521

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="177" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1313_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split49:28 %and_ln1315_1 = and i1 %and_ln1315, i1 %tmp_34

]]></Node>
<StgValue><ssdm name="and_ln1315_1"/></StgValue>
</operation>

<operation id="178" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1313_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split49:29 %start_value_2 = select i1 %and_ln1315_1, i64 %start_value_1, i64 %start_value

]]></Node>
<StgValue><ssdm name="start_value_2"/></StgValue>
</operation>

<operation id="179" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1313_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split49:30 %start_index_2 = select i1 %and_ln1315_1, i32 %zext_ln1313, i32 %start_index

]]></Node>
<StgValue><ssdm name="start_index_2"/></StgValue>
</operation>

<operation id="180" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1313_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split49:31 %select_ln1315_2 = select i1 %and_ln1315_1, i64 %start_value_1, i64 %p_x_assign_2

]]></Node>
<StgValue><ssdm name="select_ln1315_2"/></StgValue>
</operation>

<operation id="181" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1313_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
.split49:32 %br_ln0 = br void %.lr.ph.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="182" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="3" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z18mSP_findStartIndexP6ap_intILi32EEilRiRl.exit:0 %trapezoid_edges_V_addr = getelementptr i26 %trapezoid_edges_V, i64 0, i64 %zext_ln1176

]]></Node>
<StgValue><ssdm name="trapezoid_edges_V_addr"/></StgValue>
</operation>

<operation id="183" st_id="25" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="26" op_0_bw="3">
<![CDATA[
_Z18mSP_findStartIndexP6ap_intILi32EEilRiRl.exit:1 %rhs_13 = load i3 %trapezoid_edges_V_addr

]]></Node>
<StgValue><ssdm name="rhs_13"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="184" st_id="26" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="26" op_0_bw="3">
<![CDATA[
_Z18mSP_findStartIndexP6ap_intILi32EEilRiRl.exit:1 %rhs_13 = load i3 %trapezoid_edges_V_addr

]]></Node>
<StgValue><ssdm name="rhs_13"/></StgValue>
</operation>

<operation id="185" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="33" op_0_bw="26">
<![CDATA[
_Z18mSP_findStartIndexP6ap_intILi32EEilRiRl.exit:2 %rhs_18 = zext i26 %rhs_13

]]></Node>
<StgValue><ssdm name="rhs_18"/></StgValue>
</operation>

<operation id="186" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
_Z18mSP_findStartIndexP6ap_intILi32EEilRiRl.exit:3 %br_ln1293 = br void

]]></Node>
<StgValue><ssdm name="br_ln1293"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="187" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0 %left_bound = phi i32 0, void %_Z18mSP_findStartIndexP6ap_intILi32EEilRiRl.exit, i32 %left_bound_1, void %.split46

]]></Node>
<StgValue><ssdm name="left_bound"/></StgValue>
</operation>

<operation id="188" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %right_bound = phi i32 0, void %_Z18mSP_findStartIndexP6ap_intILi32EEilRiRl.exit, i32 %right_bound_3, void %.split46

]]></Node>
<StgValue><ssdm name="right_bound"/></StgValue>
</operation>

<operation id="189" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:2 %j_22 = phi i8 0, void %_Z18mSP_findStartIndexP6ap_intILi32EEilRiRl.exit, i8 %j_5, void %.split46

]]></Node>
<StgValue><ssdm name="j_22"/></StgValue>
</operation>

<operation id="190" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:3 %rbVal = phi i64 9223372036854775807, void %_Z18mSP_findStartIndexP6ap_intILi32EEilRiRl.exit, i64 %rbVal_2, void %.split46

]]></Node>
<StgValue><ssdm name="rbVal"/></StgValue>
</operation>

<operation id="191" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:4 %lbVal = phi i64 9223372036854775807, void %_Z18mSP_findStartIndexP6ap_intILi32EEilRiRl.exit, i64 %lbVal_1, void %.split46

]]></Node>
<StgValue><ssdm name="lbVal"/></StgValue>
</operation>

<operation id="192" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5 %j_5 = add i8 %j_22, i8 1

]]></Node>
<StgValue><ssdm name="j_5"/></StgValue>
</operation>

<operation id="193" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:6 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="194" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="8">
<![CDATA[
:7 %zext_ln1293 = zext i8 %j_22

]]></Node>
<StgValue><ssdm name="zext_ln1293"/></StgValue>
</operation>

<operation id="195" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8 %icmp_ln1293 = icmp_slt  i32 %zext_ln1293, i32 %row_list_size_1

]]></Node>
<StgValue><ssdm name="icmp_ln1293"/></StgValue>
</operation>

<operation id="196" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:9 %empty_110 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 255, i64 0

]]></Node>
<StgValue><ssdm name="empty_110"/></StgValue>
</operation>

<operation id="197" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln1293 = br i1 %icmp_ln1293, void %_Z16mSP_findLRBoundsiP6ap_intILi32EEiRiS2_.exit.loopexit, void %.split46

]]></Node>
<StgValue><ssdm name="br_ln1293"/></StgValue>
</operation>

<operation id="198" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="8">
<![CDATA[
.split46:1 %zext_ln1295 = zext i8 %j_22

]]></Node>
<StgValue><ssdm name="zext_ln1295"/></StgValue>
</operation>

<operation id="199" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split46:2 %row_list_V_addr_2 = getelementptr i32 %row_list_V, i64 0, i64 %zext_ln1295

]]></Node>
<StgValue><ssdm name="row_list_V_addr_2"/></StgValue>
</operation>

<operation id="200" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="7">
<![CDATA[
.split46:3 %lhs = load i7 %row_list_V_addr_2

]]></Node>
<StgValue><ssdm name="lhs"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="201" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split46:0 %specloopname_ln1192 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35

]]></Node>
<StgValue><ssdm name="specloopname_ln1192"/></StgValue>
</operation>

<operation id="202" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="7">
<![CDATA[
.split46:3 %lhs = load i7 %row_list_V_addr_2

]]></Node>
<StgValue><ssdm name="lhs"/></StgValue>
</operation>

<operation id="203" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="33" op_0_bw="32">
<![CDATA[
.split46:4 %sext_ln215_27 = sext i32 %lhs

]]></Node>
<StgValue><ssdm name="sext_ln215_27"/></StgValue>
</operation>

<operation id="204" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.split46:5 %ret_32 = add i33 %sext_ln215_27, i33 %rhs_18

]]></Node>
<StgValue><ssdm name="ret_32"/></StgValue>
</operation>

<operation id="205" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.split46:6 %sub_ln180_2 = sub i33 0, i33 %ret_32

]]></Node>
<StgValue><ssdm name="sub_ln180_2"/></StgValue>
</operation>

<operation id="206" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
.split46:7 %tmp_59 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %ret_32, i32 32

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="207" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
.split46:8 %select_ln180_1 = select i1 %tmp_59, i33 %sub_ln180_2, i33 %ret_32

]]></Node>
<StgValue><ssdm name="select_ln180_1"/></StgValue>
</operation>

<operation id="208" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="33">
<![CDATA[
.split46:9 %sext_ln1295 = sext i33 %select_ln180_1

]]></Node>
<StgValue><ssdm name="sext_ln1295"/></StgValue>
</operation>

<operation id="209" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:10 %icmp_ln1295 = icmp_slt  i64 %sext_ln1295, i64 %lbVal

]]></Node>
<StgValue><ssdm name="icmp_ln1295"/></StgValue>
</operation>

<operation id="210" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split46:11 %left_bound_1 = select i1 %icmp_ln1295, i32 %zext_ln1293, i32 %left_bound

]]></Node>
<StgValue><ssdm name="left_bound_1"/></StgValue>
</operation>

<operation id="211" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split46:12 %lbVal_1 = select i1 %icmp_ln1295, i64 %sext_ln1295, i64 %lbVal

]]></Node>
<StgValue><ssdm name="lbVal_1"/></StgValue>
</operation>

<operation id="212" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.split46:13 %ret_33 = sub i33 %sext_ln215_27, i33 %rhs_18

]]></Node>
<StgValue><ssdm name="ret_33"/></StgValue>
</operation>

<operation id="213" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.split46:14 %sub_ln180_3 = sub i33 0, i33 %ret_33

]]></Node>
<StgValue><ssdm name="sub_ln180_3"/></StgValue>
</operation>

<operation id="214" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
.split46:15 %tmp_60 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %ret_33, i32 32

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="215" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
.split46:16 %rbVal_1 = select i1 %tmp_60, i33 %sub_ln180_3, i33 %ret_33

]]></Node>
<StgValue><ssdm name="rbVal_1"/></StgValue>
</operation>

<operation id="216" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="33">
<![CDATA[
.split46:17 %sext_ln1301 = sext i33 %rbVal_1

]]></Node>
<StgValue><ssdm name="sext_ln1301"/></StgValue>
</operation>

<operation id="217" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:18 %icmp_ln1301 = icmp_slt  i64 %sext_ln1301, i64 %rbVal

]]></Node>
<StgValue><ssdm name="icmp_ln1301"/></StgValue>
</operation>

<operation id="218" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split46:19 %right_bound_3 = select i1 %icmp_ln1301, i32 %zext_ln1293, i32 %right_bound

]]></Node>
<StgValue><ssdm name="right_bound_3"/></StgValue>
</operation>

<operation id="219" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split46:20 %rbVal_2 = select i1 %icmp_ln1301, i64 %sext_ln1301, i64 %rbVal

]]></Node>
<StgValue><ssdm name="rbVal_2"/></StgValue>
</operation>

<operation id="220" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0">
<![CDATA[
.split46:21 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="221" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1313" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0">
<![CDATA[
_Z16mSP_findLRBoundsiP6ap_intILi32EEiRiS2_.exit.loopexit:0 %br_ln0 = br void %_Z16mSP_findLRBoundsiP6ap_intILi32EEiRiS2_.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="222" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_Z16mSP_findLRBoundsiP6ap_intILi32EEiRiS2_.exit:0 %start_index_29 = phi i32 0, void %._crit_edge52, i32 %start_index, void %_Z16mSP_findLRBoundsiP6ap_intILi32EEiRiS2_.exit.loopexit

]]></Node>
<StgValue><ssdm name="start_index_29"/></StgValue>
</operation>

<operation id="223" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_Z16mSP_findLRBoundsiP6ap_intILi32EEiRiS2_.exit:1 %start_value_28 = phi i64 9223372036854775807, void %._crit_edge52, i64 %start_value, void %_Z16mSP_findLRBoundsiP6ap_intILi32EEiRiS2_.exit.loopexit

]]></Node>
<StgValue><ssdm name="start_value_28"/></StgValue>
</operation>

<operation id="224" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_Z16mSP_findLRBoundsiP6ap_intILi32EEiRiS2_.exit:2 %left_bound_2 = phi i32 0, void %._crit_edge52, i32 %left_bound, void %_Z16mSP_findLRBoundsiP6ap_intILi32EEiRiS2_.exit.loopexit

]]></Node>
<StgValue><ssdm name="left_bound_2"/></StgValue>
</operation>

<operation id="225" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_Z16mSP_findLRBoundsiP6ap_intILi32EEiRiS2_.exit:3 %right_bound_2 = phi i32 0, void %._crit_edge52, i32 %right_bound, void %_Z16mSP_findLRBoundsiP6ap_intILi32EEiRiS2_.exit.loopexit

]]></Node>
<StgValue><ssdm name="right_bound_2"/></StgValue>
</operation>

<operation id="226" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z16mSP_findLRBoundsiP6ap_intILi32EEiRiS2_.exit:4 %br_ln1207 = br i1 %leftRight_read, void, void

]]></Node>
<StgValue><ssdm name="br_ln1207"/></StgValue>
</operation>

<operation id="227" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %add_ln1242 = add i32 %row_list_size_1, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln1242"/></StgValue>
</operation>

<operation id="228" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %icmp_ln1242 = icmp_ne  i32 %start_index_29, i32 %add_ln1242

]]></Node>
<StgValue><ssdm name="icmp_ln1242"/></StgValue>
</operation>

<operation id="229" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2 %icmp_ln1247 = icmp_slt  i64 %start_value_28, i64 18446744073709551606

]]></Node>
<StgValue><ssdm name="icmp_ln1247"/></StgValue>
</operation>

<operation id="230" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3 %and_ln1242 = and i1 %icmp_ln1242, i1 %icmp_ln1247

]]></Node>
<StgValue><ssdm name="and_ln1242"/></StgValue>
</operation>

<operation id="231" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %add_ln1249 = add i32 %start_index_29, i32 1

]]></Node>
<StgValue><ssdm name="add_ln1249"/></StgValue>
</operation>

<operation id="232" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5 %select_ln1242 = select i1 %and_ln1242, i32 %add_ln1249, i32 %start_index_29

]]></Node>
<StgValue><ssdm name="select_ln1242"/></StgValue>
</operation>

<operation id="233" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %sub_ln1257 = sub i32 %select_ln1242, i32 %original_ppl_read

]]></Node>
<StgValue><ssdm name="sub_ln1257"/></StgValue>
</operation>

<operation id="234" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="32">
<![CDATA[
:7 %trunc_ln1257 = trunc i32 %sub_ln1257

]]></Node>
<StgValue><ssdm name="trunc_ln1257"/></StgValue>
</operation>

<operation id="235" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8 %add_ln1257 = add i32 %sub_ln1257, i32 1

]]></Node>
<StgValue><ssdm name="add_ln1257"/></StgValue>
</operation>

<operation id="236" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9 %icmp_ln1257 = icmp_slt  i32 %add_ln1257, i32 %left_bound_2

]]></Node>
<StgValue><ssdm name="icmp_ln1257"/></StgValue>
</operation>

<operation id="237" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln1257 = br i1 %icmp_ln1257, void, void

]]></Node>
<StgValue><ssdm name="br_ln1257"/></StgValue>
</operation>

<operation id="238" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="0"/>
<literal name="icmp_ln1257" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0 %j_9 = add i8 %trunc_ln1257, i8 1

]]></Node>
<StgValue><ssdm name="j_9"/></StgValue>
</operation>

<operation id="239" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="0"/>
<literal name="icmp_ln1257" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="8">
<![CDATA[
:1 %zext_ln1272 = zext i8 %j_9

]]></Node>
<StgValue><ssdm name="zext_ln1272"/></StgValue>
</operation>

<operation id="240" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="0"/>
<literal name="icmp_ln1257" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %icmp_ln1272 = icmp_sgt  i32 %zext_ln1272, i32 %select_ln1242

]]></Node>
<StgValue><ssdm name="icmp_ln1272"/></StgValue>
</operation>

<operation id="241" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="0"/>
<literal name="icmp_ln1257" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln1272 = br i1 %icmp_ln1272, void %.lr.ph45.preheader, void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln1272"/></StgValue>
</operation>

<operation id="242" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="0"/>
<literal name="icmp_ln1257" val="0"/>
<literal name="icmp_ln1272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph45.preheader:0 %br_ln0 = br void %.lr.ph45

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="243" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="0"/>
<literal name="icmp_ln1257" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="32">
<![CDATA[
:0 %j_8 = trunc i32 %left_bound_2

]]></Node>
<StgValue><ssdm name="j_8"/></StgValue>
</operation>

<operation id="244" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="0"/>
<literal name="icmp_ln1257" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %add89 = add i32 %left_bound_2, i32 %original_ppl_read

]]></Node>
<StgValue><ssdm name="add89"/></StgValue>
</operation>

<operation id="245" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="0"/>
<literal name="icmp_ln1257" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="8">
<![CDATA[
:2 %zext_ln1259 = zext i8 %j_8

]]></Node>
<StgValue><ssdm name="zext_ln1259"/></StgValue>
</operation>

<operation id="246" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="0"/>
<literal name="icmp_ln1257" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %icmp_ln1259 = icmp_slt  i32 %zext_ln1259, i32 %add89

]]></Node>
<StgValue><ssdm name="icmp_ln1259"/></StgValue>
</operation>

<operation id="247" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="0"/>
<literal name="icmp_ln1257" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln1259 = br i1 %icmp_ln1259, void %._crit_edge, void %.lr.ph37.preheader

]]></Node>
<StgValue><ssdm name="br_ln1259"/></StgValue>
</operation>

<operation id="248" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="0"/>
<literal name="icmp_ln1257" val="1"/>
<literal name="icmp_ln1259" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph37.preheader:0 %sub_ln1259 = sub i32 %add89, i32 %zext_ln1259

]]></Node>
<StgValue><ssdm name="sub_ln1259"/></StgValue>
</operation>

<operation id="249" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="0"/>
<literal name="icmp_ln1257" val="1"/>
<literal name="icmp_ln1259" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
.lr.ph37.preheader:1 %tmp_38 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %sub_ln1259, i1 0

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="250" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="0"/>
<literal name="icmp_ln1257" val="1"/>
<literal name="icmp_ln1259" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph37.preheader:2 %br_ln1259 = br void

]]></Node>
<StgValue><ssdm name="br_ln1259"/></StgValue>
</operation>

<operation id="251" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %icmp_ln1209 = icmp_ne  i32 %start_index_29, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln1209"/></StgValue>
</operation>

<operation id="252" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1 %icmp_ln1209_1 = icmp_sgt  i64 %start_value_28, i64 10

]]></Node>
<StgValue><ssdm name="icmp_ln1209_1"/></StgValue>
</operation>

<operation id="253" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2 %and_ln1209 = and i1 %icmp_ln1209, i1 %icmp_ln1209_1

]]></Node>
<StgValue><ssdm name="and_ln1209"/></StgValue>
</operation>

<operation id="254" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %add_ln1211 = add i32 %start_index_29, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln1211"/></StgValue>
</operation>

<operation id="255" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4 %select_ln1209 = select i1 %and_ln1209, i32 %add_ln1211, i32 %start_index_29

]]></Node>
<StgValue><ssdm name="select_ln1209"/></StgValue>
</operation>

<operation id="256" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %add_ln1214 = add i32 %select_ln1209, i32 %original_ppl_read

]]></Node>
<StgValue><ssdm name="add_ln1214"/></StgValue>
</operation>

<operation id="257" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="8" op_0_bw="32">
<![CDATA[
:6 %trunc_ln1214 = trunc i32 %right_bound_2

]]></Node>
<StgValue><ssdm name="trunc_ln1214"/></StgValue>
</operation>

<operation id="258" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %add_ln1214_1 = add i32 %right_bound_2, i32 1

]]></Node>
<StgValue><ssdm name="add_ln1214_1"/></StgValue>
</operation>

<operation id="259" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8 %add_ln1214_2 = add i8 %trunc_ln1214, i8 1

]]></Node>
<StgValue><ssdm name="add_ln1214_2"/></StgValue>
</operation>

<operation id="260" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9 %icmp_ln1214 = icmp_sgt  i32 %add_ln1214, i32 %add_ln1214_1

]]></Node>
<StgValue><ssdm name="icmp_ln1214"/></StgValue>
</operation>

<operation id="261" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln1214 = br i1 %icmp_ln1214, void, void

]]></Node>
<StgValue><ssdm name="br_ln1214"/></StgValue>
</operation>

<operation id="262" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="1"/>
<literal name="icmp_ln1214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="8" op_0_bw="32">
<![CDATA[
:0 %j_7 = trunc i32 %select_ln1209

]]></Node>
<StgValue><ssdm name="j_7"/></StgValue>
</operation>

<operation id="263" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="1"/>
<literal name="icmp_ln1214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="8">
<![CDATA[
:1 %zext_ln1229 = zext i8 %j_7

]]></Node>
<StgValue><ssdm name="zext_ln1229"/></StgValue>
</operation>

<operation id="264" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="1"/>
<literal name="icmp_ln1214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %icmp_ln1229 = icmp_slt  i32 %zext_ln1229, i32 %add_ln1214

]]></Node>
<StgValue><ssdm name="icmp_ln1229"/></StgValue>
</operation>

<operation id="265" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="1"/>
<literal name="icmp_ln1214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln1229 = br i1 %icmp_ln1229, void %._crit_edge, void %.lr.ph29.preheader

]]></Node>
<StgValue><ssdm name="br_ln1229"/></StgValue>
</operation>

<operation id="266" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="1"/>
<literal name="icmp_ln1214" val="0"/>
<literal name="icmp_ln1229" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph29.preheader:0 %sub_ln1229 = sub i32 %add_ln1214, i32 %zext_ln1229

]]></Node>
<StgValue><ssdm name="sub_ln1229"/></StgValue>
</operation>

<operation id="267" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="1"/>
<literal name="icmp_ln1214" val="0"/>
<literal name="icmp_ln1229" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
.lr.ph29.preheader:1 %tmp_37 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %sub_ln1229, i1 0

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="268" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="1"/>
<literal name="icmp_ln1214" val="0"/>
<literal name="icmp_ln1229" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph29.preheader:2 %br_ln1229 = br void

]]></Node>
<StgValue><ssdm name="br_ln1229"/></StgValue>
</operation>

<operation id="269" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="1"/>
<literal name="icmp_ln1214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0 %j_6 = sub i8 %add_ln1214_2, i8 %empty

]]></Node>
<StgValue><ssdm name="j_6"/></StgValue>
</operation>

<operation id="270" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="1"/>
<literal name="icmp_ln1214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="8">
<![CDATA[
:1 %zext_ln1216 = zext i8 %j_6

]]></Node>
<StgValue><ssdm name="zext_ln1216"/></StgValue>
</operation>

<operation id="271" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="1"/>
<literal name="icmp_ln1214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %icmp_ln1216 = icmp_sgt  i32 %zext_ln1216, i32 %right_bound_2

]]></Node>
<StgValue><ssdm name="icmp_ln1216"/></StgValue>
</operation>

<operation id="272" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="1"/>
<literal name="icmp_ln1214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln1216 = br i1 %icmp_ln1216, void %.lr.ph.preheader, void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln1216"/></StgValue>
</operation>

<operation id="273" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="1"/>
<literal name="icmp_ln1214" val="1"/>
<literal name="icmp_ln1216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph.preheader:0 %br_ln0 = br void %.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="274" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.lr.ph45:0 %temp_size_3 = phi i9 %add_ln1279, void %.split43, i9 0, void %.lr.ph45.preheader

]]></Node>
<StgValue><ssdm name="temp_size_3"/></StgValue>
</operation>

<operation id="275" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.lr.ph45:1 %j_13 = phi i8 %j_20, void %.split43, i8 %j_9, void %.lr.ph45.preheader

]]></Node>
<StgValue><ssdm name="j_13"/></StgValue>
</operation>

<operation id="276" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.lr.ph45:2 %add_ln1279 = add i9 %temp_size_3, i9 1

]]></Node>
<StgValue><ssdm name="add_ln1279"/></StgValue>
</operation>

<operation id="277" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.lr.ph45:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="278" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="8">
<![CDATA[
.lr.ph45:4 %zext_ln1272_1 = zext i8 %j_13

]]></Node>
<StgValue><ssdm name="zext_ln1272_1"/></StgValue>
</operation>

<operation id="279" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph45:5 %icmp_ln1272_1 = icmp_sgt  i32 %zext_ln1272_1, i32 %select_ln1242

]]></Node>
<StgValue><ssdm name="icmp_ln1272_1"/></StgValue>
</operation>

<operation id="280" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph45:6 %br_ln1272 = br i1 %icmp_ln1272_1, void %.split43, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln1272"/></StgValue>
</operation>

<operation id="281" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1272_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
.split43:0 %tmp_41 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %temp_size_3, i1 0

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="282" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1272_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="11" op_0_bw="8">
<![CDATA[
.split43:7 %zext_ln1276_1 = zext i8 %j_13

]]></Node>
<StgValue><ssdm name="zext_ln1276_1"/></StgValue>
</operation>

<operation id="283" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1272_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split43:8 %add_ln1276 = add i11 %zext_ln1176_1, i11 %zext_ln1276_1

]]></Node>
<StgValue><ssdm name="add_ln1276"/></StgValue>
</operation>

<operation id="284" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1272_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
.split43:9 %tmp_62 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %add_ln1276, i1 0

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="285" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1272_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="12">
<![CDATA[
.split43:10 %zext_ln1276_2 = zext i12 %tmp_62

]]></Node>
<StgValue><ssdm name="zext_ln1276_2"/></StgValue>
</operation>

<operation id="286" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1272_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split43:11 %shl_ln1276 = shl i11 %add_ln1276, i11 1

]]></Node>
<StgValue><ssdm name="shl_ln1276"/></StgValue>
</operation>

<operation id="287" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1272_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split43:12 %GDarrayDecoded_addr_10 = getelementptr i32 %GDarrayDecoded, i64 0, i64 %zext_ln1276_2

]]></Node>
<StgValue><ssdm name="GDarrayDecoded_addr_10"/></StgValue>
</operation>

<operation id="288" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1272_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split43:13 %or_ln1276_1 = or i11 %shl_ln1276, i11 1

]]></Node>
<StgValue><ssdm name="or_ln1276_1"/></StgValue>
</operation>

<operation id="289" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1272_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="11">
<![CDATA[
.split43:14 %zext_ln1276_3 = zext i11 %or_ln1276_1

]]></Node>
<StgValue><ssdm name="zext_ln1276_3"/></StgValue>
</operation>

<operation id="290" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1272_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split43:15 %GDarrayDecoded_addr_11 = getelementptr i32 %GDarrayDecoded, i64 0, i64 %zext_ln1276_3

]]></Node>
<StgValue><ssdm name="GDarrayDecoded_addr_11"/></StgValue>
</operation>

<operation id="291" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1272_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="11">
<![CDATA[
.split43:16 %GDarrayDecoded_load_6 = load i11 %GDarrayDecoded_addr_10

]]></Node>
<StgValue><ssdm name="GDarrayDecoded_load_6"/></StgValue>
</operation>

<operation id="292" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1272_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="11">
<![CDATA[
.split43:18 %GDarrayDecoded_load_9 = load i11 %GDarrayDecoded_addr_11

]]></Node>
<StgValue><ssdm name="GDarrayDecoded_load_9"/></StgValue>
</operation>

<operation id="293" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1272_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split43:20 %j_20 = add i8 %j_13, i8 1

]]></Node>
<StgValue><ssdm name="j_20"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="294" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1272_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="10">
<![CDATA[
.split43:1 %zext_ln1276 = zext i10 %tmp_41

]]></Node>
<StgValue><ssdm name="zext_ln1276"/></StgValue>
</operation>

<operation id="295" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1272_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split43:2 %temp_V_addr_5 = getelementptr i32 %temp_V, i64 0, i64 %zext_ln1276

]]></Node>
<StgValue><ssdm name="temp_V_addr_5"/></StgValue>
</operation>

<operation id="296" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1272_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split43:3 %or_ln1276 = or i10 %tmp_41, i10 1

]]></Node>
<StgValue><ssdm name="or_ln1276"/></StgValue>
</operation>

<operation id="297" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1272_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.split43:4 %tmp_42 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 0, i10 %or_ln1276

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="298" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1272_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split43:5 %temp_V_addr_6 = getelementptr i32 %temp_V, i64 0, i64 %tmp_42

]]></Node>
<StgValue><ssdm name="temp_V_addr_6"/></StgValue>
</operation>

<operation id="299" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1272_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split43:6 %specloopname_ln1205 = specloopname void @_ssdm_op_SpecLoopName, void @empty_44

]]></Node>
<StgValue><ssdm name="specloopname_ln1205"/></StgValue>
</operation>

<operation id="300" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1272_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="11">
<![CDATA[
.split43:16 %GDarrayDecoded_load_6 = load i11 %GDarrayDecoded_addr_10

]]></Node>
<StgValue><ssdm name="GDarrayDecoded_load_6"/></StgValue>
</operation>

<operation id="301" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1272_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.split43:17 %store_ln1276 = store i32 %GDarrayDecoded_load_6, i8 %temp_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln1276"/></StgValue>
</operation>

<operation id="302" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1272_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="11">
<![CDATA[
.split43:18 %GDarrayDecoded_load_9 = load i11 %GDarrayDecoded_addr_11

]]></Node>
<StgValue><ssdm name="GDarrayDecoded_load_9"/></StgValue>
</operation>

<operation id="303" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1272_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.split43:19 %store_ln1276 = store i32 %GDarrayDecoded_load_9, i8 %temp_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln1276"/></StgValue>
</operation>

<operation id="304" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1272_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0">
<![CDATA[
.split43:21 %br_ln0 = br void %.lr.ph45

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="305" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="0"/>
<literal name="icmp_ln1257" val="0"/>
<literal name="icmp_ln1272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.loopexit:0 %br_ln0 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="306" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="0"/>
<literal name="icmp_ln1257" val="1"/>
<literal name="icmp_ln1259" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.loopexit218:0 %br_ln0 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="307" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="1"/>
<literal name="icmp_ln1214" val="0"/>
<literal name="icmp_ln1229" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.loopexit219:0 %br_ln0 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="308" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="1"/>
<literal name="icmp_ln1214" val="1"/>
<literal name="icmp_ln1216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.loopexit220:0 %br_ln0 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="309" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:0 %add_ln1284 = add i8 %p_read, i8 1

]]></Node>
<StgValue><ssdm name="add_ln1284"/></StgValue>
</operation>

<operation id="310" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="3" op_0_bw="8">
<![CDATA[
._crit_edge:1 %trunc_ln13 = trunc i8 %p_read

]]></Node>
<StgValue><ssdm name="trunc_ln13"/></StgValue>
</operation>

<operation id="311" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:2 %br_ln9 = br void

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="312" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="33" op_0_bw="33" op_1_bw="0" op_2_bw="33" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten13 = phi i33 0, void %.lr.ph37.preheader, i33 %add_ln1259, void %.lr.ph37

]]></Node>
<StgValue><ssdm name="indvar_flatten13"/></StgValue>
</operation>

<operation id="313" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:1 %temp_size_2 = phi i64 0, void %.lr.ph37.preheader, i64 %select_ln1259_2, void %.lr.ph37

]]></Node>
<StgValue><ssdm name="temp_size_2"/></StgValue>
</operation>

<operation id="314" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:2 %j_12 = phi i8 %j_8, void %.lr.ph37.preheader, i8 %select_ln1259_1, void %.lr.ph37

]]></Node>
<StgValue><ssdm name="j_12"/></StgValue>
</operation>

<operation id="315" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:3 %z_1 = phi i2 0, void %.lr.ph37.preheader, i2 %add_ln1261, void %.lr.ph37

]]></Node>
<StgValue><ssdm name="z_1"/></StgValue>
</operation>

<operation id="316" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:4 %add_ln1259 = add i33 %indvar_flatten13, i33 1

]]></Node>
<StgValue><ssdm name="add_ln1259"/></StgValue>
</operation>

<operation id="317" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:5 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="318" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
:6 %icmp_ln1259_1 = icmp_eq  i33 %indvar_flatten13, i33 %tmp_38

]]></Node>
<StgValue><ssdm name="icmp_ln1259_1"/></StgValue>
</operation>

<operation id="319" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln1259 = br i1 %icmp_ln1259_1, void %.lr.ph37, void %._crit_edge.loopexit218

]]></Node>
<StgValue><ssdm name="br_ln1259"/></StgValue>
</operation>

<operation id="320" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1259_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph37:0 %add_ln1266 = add i64 %temp_size_2, i64 1

]]></Node>
<StgValue><ssdm name="add_ln1266"/></StgValue>
</operation>

<operation id="321" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1259_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph37:1 %j_19 = add i8 %j_12, i8 1

]]></Node>
<StgValue><ssdm name="j_19"/></StgValue>
</operation>

<operation id="322" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1259_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph37:3 %icmp_ln1261 = icmp_eq  i2 %z_1, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln1261"/></StgValue>
</operation>

<operation id="323" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1259_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.lr.ph37:4 %select_ln1259 = select i1 %icmp_ln1261, i2 0, i2 %z_1

]]></Node>
<StgValue><ssdm name="select_ln1259"/></StgValue>
</operation>

<operation id="324" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1259_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.lr.ph37:5 %select_ln1259_1 = select i1 %icmp_ln1261, i8 %j_19, i8 %j_12

]]></Node>
<StgValue><ssdm name="select_ln1259_1"/></StgValue>
</operation>

<operation id="325" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1259_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="11" op_0_bw="8">
<![CDATA[
.lr.ph37:6 %zext_ln1263 = zext i8 %select_ln1259_1

]]></Node>
<StgValue><ssdm name="zext_ln1263"/></StgValue>
</operation>

<operation id="326" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1259_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph37:7 %add_ln1263 = add i11 %zext_ln1176_1, i11 %zext_ln1263

]]></Node>
<StgValue><ssdm name="add_ln1263"/></StgValue>
</operation>

<operation id="327" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1259_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph37:8 %empty_112 = shl i11 %add_ln1263, i11 1

]]></Node>
<StgValue><ssdm name="empty_112"/></StgValue>
</operation>

<operation id="328" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1259_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph37:10 %select_ln1259_2 = select i1 %icmp_ln1261, i64 %add_ln1266, i64 %temp_size_2

]]></Node>
<StgValue><ssdm name="select_ln1259_2"/></StgValue>
</operation>

<operation id="329" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1259_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="7" op_0_bw="64">
<![CDATA[
.lr.ph37:11 %trunc_ln1263 = trunc i64 %select_ln1259_2

]]></Node>
<StgValue><ssdm name="trunc_ln1263"/></StgValue>
</operation>

<operation id="330" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1259_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
.lr.ph37:12 %tmp_97_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln1263, i1 0

]]></Node>
<StgValue><ssdm name="tmp_97_cast"/></StgValue>
</operation>

<operation id="331" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1259_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="11" op_0_bw="2">
<![CDATA[
.lr.ph37:13 %zext_ln1263_1 = zext i2 %select_ln1259

]]></Node>
<StgValue><ssdm name="zext_ln1263_1"/></StgValue>
</operation>

<operation id="332" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1259_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="2">
<![CDATA[
.lr.ph37:14 %zext_ln1263_2 = zext i2 %select_ln1259

]]></Node>
<StgValue><ssdm name="zext_ln1263_2"/></StgValue>
</operation>

<operation id="333" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1259_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph37:15 %add_ln1263_1 = add i8 %tmp_97_cast, i8 %zext_ln1263_2

]]></Node>
<StgValue><ssdm name="add_ln1263_1"/></StgValue>
</operation>

<operation id="334" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1259_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph37:18 %add_ln1263_2 = add i11 %empty_112, i11 %zext_ln1263_1

]]></Node>
<StgValue><ssdm name="add_ln1263_2"/></StgValue>
</operation>

<operation id="335" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1259_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="11">
<![CDATA[
.lr.ph37:19 %zext_ln1263_4 = zext i11 %add_ln1263_2

]]></Node>
<StgValue><ssdm name="zext_ln1263_4"/></StgValue>
</operation>

<operation id="336" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1259_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph37:20 %GDarrayDecoded_addr_8 = getelementptr i32 %GDarrayDecoded, i64 0, i64 %zext_ln1263_4

]]></Node>
<StgValue><ssdm name="GDarrayDecoded_addr_8"/></StgValue>
</operation>

<operation id="337" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1259_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="11">
<![CDATA[
.lr.ph37:22 %GDarrayDecoded_load_8 = load i11 %GDarrayDecoded_addr_8

]]></Node>
<StgValue><ssdm name="GDarrayDecoded_load_8"/></StgValue>
</operation>

<operation id="338" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1259_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph37:24 %add_ln1261 = add i2 %select_ln1259, i2 1

]]></Node>
<StgValue><ssdm name="add_ln1261"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="339" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1259_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.lr.ph37:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_1259_5_VITIS_LOOP_1261_6_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="340" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1259_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.lr.ph37:9 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="341" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1259_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="8">
<![CDATA[
.lr.ph37:16 %zext_ln1263_3 = zext i8 %add_ln1263_1

]]></Node>
<StgValue><ssdm name="zext_ln1263_3"/></StgValue>
</operation>

<operation id="342" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1259_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph37:17 %temp_V_addr_2 = getelementptr i32 %temp_V, i64 0, i64 %zext_ln1263_3

]]></Node>
<StgValue><ssdm name="temp_V_addr_2"/></StgValue>
</operation>

<operation id="343" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1259_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.lr.ph37:21 %specloopname_ln1261 = specloopname void @_ssdm_op_SpecLoopName, void @empty_43

]]></Node>
<StgValue><ssdm name="specloopname_ln1261"/></StgValue>
</operation>

<operation id="344" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1259_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="11">
<![CDATA[
.lr.ph37:22 %GDarrayDecoded_load_8 = load i11 %GDarrayDecoded_addr_8

]]></Node>
<StgValue><ssdm name="GDarrayDecoded_load_8"/></StgValue>
</operation>

<operation id="345" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1259_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.lr.ph37:23 %store_ln1263 = store i32 %GDarrayDecoded_load_8, i8 %temp_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln1263"/></StgValue>
</operation>

<operation id="346" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1259_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph37:25 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="347" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="33" op_0_bw="33" op_1_bw="0" op_2_bw="33" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten = phi i33 0, void %.lr.ph29.preheader, i33 %add_ln1229, void %.lr.ph29

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="348" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:1 %temp_size_1 = phi i64 0, void %.lr.ph29.preheader, i64 %select_ln1229_2, void %.lr.ph29

]]></Node>
<StgValue><ssdm name="temp_size_1"/></StgValue>
</operation>

<operation id="349" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:2 %j_11 = phi i8 %j_7, void %.lr.ph29.preheader, i8 %select_ln1229_1, void %.lr.ph29

]]></Node>
<StgValue><ssdm name="j_11"/></StgValue>
</operation>

<operation id="350" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:3 %z = phi i2 0, void %.lr.ph29.preheader, i2 %add_ln1231, void %.lr.ph29

]]></Node>
<StgValue><ssdm name="z"/></StgValue>
</operation>

<operation id="351" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:4 %add_ln1229 = add i33 %indvar_flatten, i33 1

]]></Node>
<StgValue><ssdm name="add_ln1229"/></StgValue>
</operation>

<operation id="352" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:5 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="353" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
:6 %icmp_ln1229_1 = icmp_eq  i33 %indvar_flatten, i33 %tmp_37

]]></Node>
<StgValue><ssdm name="icmp_ln1229_1"/></StgValue>
</operation>

<operation id="354" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln1229 = br i1 %icmp_ln1229_1, void %.lr.ph29, void %._crit_edge.loopexit219

]]></Node>
<StgValue><ssdm name="br_ln1229"/></StgValue>
</operation>

<operation id="355" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1229_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph29:0 %add_ln1236 = add i64 %temp_size_1, i64 1

]]></Node>
<StgValue><ssdm name="add_ln1236"/></StgValue>
</operation>

<operation id="356" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1229_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph29:1 %j_17 = add i8 %j_11, i8 1

]]></Node>
<StgValue><ssdm name="j_17"/></StgValue>
</operation>

<operation id="357" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1229_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph29:3 %icmp_ln1231 = icmp_eq  i2 %z, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln1231"/></StgValue>
</operation>

<operation id="358" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1229_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.lr.ph29:4 %select_ln1229 = select i1 %icmp_ln1231, i2 0, i2 %z

]]></Node>
<StgValue><ssdm name="select_ln1229"/></StgValue>
</operation>

<operation id="359" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1229_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.lr.ph29:5 %select_ln1229_1 = select i1 %icmp_ln1231, i8 %j_17, i8 %j_11

]]></Node>
<StgValue><ssdm name="select_ln1229_1"/></StgValue>
</operation>

<operation id="360" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1229_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="11" op_0_bw="8">
<![CDATA[
.lr.ph29:6 %zext_ln1233 = zext i8 %select_ln1229_1

]]></Node>
<StgValue><ssdm name="zext_ln1233"/></StgValue>
</operation>

<operation id="361" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1229_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph29:7 %add_ln1233 = add i11 %zext_ln1176_1, i11 %zext_ln1233

]]></Node>
<StgValue><ssdm name="add_ln1233"/></StgValue>
</operation>

<operation id="362" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1229_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph29:8 %empty_111 = shl i11 %add_ln1233, i11 1

]]></Node>
<StgValue><ssdm name="empty_111"/></StgValue>
</operation>

<operation id="363" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1229_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph29:10 %select_ln1229_2 = select i1 %icmp_ln1231, i64 %add_ln1236, i64 %temp_size_1

]]></Node>
<StgValue><ssdm name="select_ln1229_2"/></StgValue>
</operation>

<operation id="364" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1229_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="7" op_0_bw="64">
<![CDATA[
.lr.ph29:11 %trunc_ln1233 = trunc i64 %select_ln1229_2

]]></Node>
<StgValue><ssdm name="trunc_ln1233"/></StgValue>
</operation>

<operation id="365" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1229_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
.lr.ph29:12 %tmp_93_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln1233, i1 0

]]></Node>
<StgValue><ssdm name="tmp_93_cast"/></StgValue>
</operation>

<operation id="366" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1229_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="11" op_0_bw="2">
<![CDATA[
.lr.ph29:13 %zext_ln1233_1 = zext i2 %select_ln1229

]]></Node>
<StgValue><ssdm name="zext_ln1233_1"/></StgValue>
</operation>

<operation id="367" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1229_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="2">
<![CDATA[
.lr.ph29:14 %zext_ln1233_2 = zext i2 %select_ln1229

]]></Node>
<StgValue><ssdm name="zext_ln1233_2"/></StgValue>
</operation>

<operation id="368" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1229_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph29:15 %add_ln1233_1 = add i8 %tmp_93_cast, i8 %zext_ln1233_2

]]></Node>
<StgValue><ssdm name="add_ln1233_1"/></StgValue>
</operation>

<operation id="369" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1229_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph29:18 %add_ln1233_2 = add i11 %empty_111, i11 %zext_ln1233_1

]]></Node>
<StgValue><ssdm name="add_ln1233_2"/></StgValue>
</operation>

<operation id="370" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1229_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="11">
<![CDATA[
.lr.ph29:19 %zext_ln1233_4 = zext i11 %add_ln1233_2

]]></Node>
<StgValue><ssdm name="zext_ln1233_4"/></StgValue>
</operation>

<operation id="371" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1229_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph29:20 %GDarrayDecoded_addr_7 = getelementptr i32 %GDarrayDecoded, i64 0, i64 %zext_ln1233_4

]]></Node>
<StgValue><ssdm name="GDarrayDecoded_addr_7"/></StgValue>
</operation>

<operation id="372" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1229_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="11">
<![CDATA[
.lr.ph29:22 %GDarrayDecoded_load_7 = load i11 %GDarrayDecoded_addr_7

]]></Node>
<StgValue><ssdm name="GDarrayDecoded_load_7"/></StgValue>
</operation>

<operation id="373" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1229_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph29:24 %add_ln1231 = add i2 %select_ln1229, i2 1

]]></Node>
<StgValue><ssdm name="add_ln1231"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="374" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1229_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.lr.ph29:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_1229_3_VITIS_LOOP_1231_4_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="375" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1229_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.lr.ph29:9 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="376" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1229_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="8">
<![CDATA[
.lr.ph29:16 %zext_ln1233_3 = zext i8 %add_ln1233_1

]]></Node>
<StgValue><ssdm name="zext_ln1233_3"/></StgValue>
</operation>

<operation id="377" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1229_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph29:17 %temp_V_addr_1 = getelementptr i32 %temp_V, i64 0, i64 %zext_ln1233_3

]]></Node>
<StgValue><ssdm name="temp_V_addr_1"/></StgValue>
</operation>

<operation id="378" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1229_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.lr.ph29:21 %specloopname_ln1231 = specloopname void @_ssdm_op_SpecLoopName, void @empty_42

]]></Node>
<StgValue><ssdm name="specloopname_ln1231"/></StgValue>
</operation>

<operation id="379" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1229_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="11">
<![CDATA[
.lr.ph29:22 %GDarrayDecoded_load_7 = load i11 %GDarrayDecoded_addr_7

]]></Node>
<StgValue><ssdm name="GDarrayDecoded_load_7"/></StgValue>
</operation>

<operation id="380" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1229_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.lr.ph29:23 %store_ln1233 = store i32 %GDarrayDecoded_load_7, i8 %temp_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln1233"/></StgValue>
</operation>

<operation id="381" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1229_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph29:25 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="382" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.lr.ph:0 %temp_size = phi i9 %add_ln1223, void %.split28, i9 0, void %.lr.ph.preheader

]]></Node>
<StgValue><ssdm name="temp_size"/></StgValue>
</operation>

<operation id="383" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.lr.ph:1 %j_10 = phi i8 %j_16, void %.split28, i8 %j_6, void %.lr.ph.preheader

]]></Node>
<StgValue><ssdm name="j_10"/></StgValue>
</operation>

<operation id="384" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.lr.ph:2 %add_ln1223 = add i9 %temp_size, i9 1

]]></Node>
<StgValue><ssdm name="add_ln1223"/></StgValue>
</operation>

<operation id="385" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.lr.ph:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="386" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="8">
<![CDATA[
.lr.ph:4 %zext_ln1216_1 = zext i8 %j_10

]]></Node>
<StgValue><ssdm name="zext_ln1216_1"/></StgValue>
</operation>

<operation id="387" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:5 %icmp_ln1216_1 = icmp_sgt  i32 %zext_ln1216_1, i32 %right_bound_2

]]></Node>
<StgValue><ssdm name="icmp_ln1216_1"/></StgValue>
</operation>

<operation id="388" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph:6 %br_ln1216 = br i1 %icmp_ln1216_1, void %.split28, void %._crit_edge.loopexit220

]]></Node>
<StgValue><ssdm name="br_ln1216"/></StgValue>
</operation>

<operation id="389" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1216_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
.split28:0 %tmp_39 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %temp_size, i1 0

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="390" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1216_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="11" op_0_bw="8">
<![CDATA[
.split28:7 %zext_ln1220_1 = zext i8 %j_10

]]></Node>
<StgValue><ssdm name="zext_ln1220_1"/></StgValue>
</operation>

<operation id="391" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1216_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split28:8 %add_ln1220 = add i11 %zext_ln1176_1, i11 %zext_ln1220_1

]]></Node>
<StgValue><ssdm name="add_ln1220"/></StgValue>
</operation>

<operation id="392" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1216_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
.split28:9 %tmp_61 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %add_ln1220, i1 0

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="393" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1216_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="12">
<![CDATA[
.split28:10 %zext_ln1220_2 = zext i12 %tmp_61

]]></Node>
<StgValue><ssdm name="zext_ln1220_2"/></StgValue>
</operation>

<operation id="394" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1216_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split28:11 %shl_ln1220 = shl i11 %add_ln1220, i11 1

]]></Node>
<StgValue><ssdm name="shl_ln1220"/></StgValue>
</operation>

<operation id="395" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1216_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split28:12 %GDarrayDecoded_addr_6 = getelementptr i32 %GDarrayDecoded, i64 0, i64 %zext_ln1220_2

]]></Node>
<StgValue><ssdm name="GDarrayDecoded_addr_6"/></StgValue>
</operation>

<operation id="396" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1216_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split28:13 %or_ln1220_1 = or i11 %shl_ln1220, i11 1

]]></Node>
<StgValue><ssdm name="or_ln1220_1"/></StgValue>
</operation>

<operation id="397" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1216_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="64" op_0_bw="11">
<![CDATA[
.split28:14 %zext_ln1220_3 = zext i11 %or_ln1220_1

]]></Node>
<StgValue><ssdm name="zext_ln1220_3"/></StgValue>
</operation>

<operation id="398" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1216_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split28:15 %GDarrayDecoded_addr_9 = getelementptr i32 %GDarrayDecoded, i64 0, i64 %zext_ln1220_3

]]></Node>
<StgValue><ssdm name="GDarrayDecoded_addr_9"/></StgValue>
</operation>

<operation id="399" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1216_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="11">
<![CDATA[
.split28:16 %GDarrayDecoded_load_4 = load i11 %GDarrayDecoded_addr_6

]]></Node>
<StgValue><ssdm name="GDarrayDecoded_load_4"/></StgValue>
</operation>

<operation id="400" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1216_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="11">
<![CDATA[
.split28:18 %GDarrayDecoded_load_5 = load i11 %GDarrayDecoded_addr_9

]]></Node>
<StgValue><ssdm name="GDarrayDecoded_load_5"/></StgValue>
</operation>

<operation id="401" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1216_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split28:20 %j_16 = add i8 %j_10, i8 1

]]></Node>
<StgValue><ssdm name="j_16"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="402" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1216_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="10">
<![CDATA[
.split28:1 %zext_ln1220 = zext i10 %tmp_39

]]></Node>
<StgValue><ssdm name="zext_ln1220"/></StgValue>
</operation>

<operation id="403" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1216_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split28:2 %temp_V_addr = getelementptr i32 %temp_V, i64 0, i64 %zext_ln1220

]]></Node>
<StgValue><ssdm name="temp_V_addr"/></StgValue>
</operation>

<operation id="404" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1216_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split28:3 %or_ln1220 = or i10 %tmp_39, i10 1

]]></Node>
<StgValue><ssdm name="or_ln1220"/></StgValue>
</operation>

<operation id="405" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1216_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.split28:4 %tmp_40 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 0, i10 %or_ln1220

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="406" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1216_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split28:5 %temp_V_addr_3 = getelementptr i32 %temp_V, i64 0, i64 %tmp_40

]]></Node>
<StgValue><ssdm name="temp_V_addr_3"/></StgValue>
</operation>

<operation id="407" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1216_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split28:6 %specloopname_ln1205 = specloopname void @_ssdm_op_SpecLoopName, void @empty_41

]]></Node>
<StgValue><ssdm name="specloopname_ln1205"/></StgValue>
</operation>

<operation id="408" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1216_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="11">
<![CDATA[
.split28:16 %GDarrayDecoded_load_4 = load i11 %GDarrayDecoded_addr_6

]]></Node>
<StgValue><ssdm name="GDarrayDecoded_load_4"/></StgValue>
</operation>

<operation id="409" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1216_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.split28:17 %store_ln1220 = store i32 %GDarrayDecoded_load_4, i8 %temp_V_addr

]]></Node>
<StgValue><ssdm name="store_ln1220"/></StgValue>
</operation>

<operation id="410" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1216_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="11">
<![CDATA[
.split28:18 %GDarrayDecoded_load_5 = load i11 %GDarrayDecoded_addr_9

]]></Node>
<StgValue><ssdm name="GDarrayDecoded_load_5"/></StgValue>
</operation>

<operation id="411" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1216_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.split28:19 %store_ln1220 = store i32 %GDarrayDecoded_load_5, i8 %temp_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln1220"/></StgValue>
</operation>

<operation id="412" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1216_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="0">
<![CDATA[
.split28:21 %br_ln0 = br void %.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="413" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten21 = phi i6 0, void %._crit_edge, i6 %add_ln9_1, void %.split9

]]></Node>
<StgValue><ssdm name="indvar_flatten21"/></StgValue>
</operation>

<operation id="414" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:1 %i_16 = phi i5 0, void %._crit_edge, i5 %select_ln9_1, void %.split9

]]></Node>
<StgValue><ssdm name="i_16"/></StgValue>
</operation>

<operation id="415" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:2 %j_18 = phi i2 0, void %._crit_edge, i2 %add_ln11, void %.split9

]]></Node>
<StgValue><ssdm name="j_18"/></StgValue>
</operation>

<operation id="416" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3 %add_ln9_1 = add i6 %indvar_flatten21, i6 1

]]></Node>
<StgValue><ssdm name="add_ln9_1"/></StgValue>
</operation>

<operation id="417" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="418" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:5 %icmp_ln9 = icmp_eq  i6 %indvar_flatten21, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln9"/></StgValue>
</operation>

<operation id="419" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln9 = br i1 %icmp_ln9, void %.split24, void %_Z19initWedgeSuperPointRA16_A2_6ap_intILi32EEPS1_i.exit

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="420" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split24:0 %add_ln9 = add i5 %i_16, i5 1

]]></Node>
<StgValue><ssdm name="add_ln9"/></StgValue>
</operation>

<operation id="421" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split24:3 %icmp_ln11 = icmp_eq  i2 %j_18, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln11"/></StgValue>
</operation>

<operation id="422" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split24:4 %select_ln9 = select i1 %icmp_ln11, i2 0, i2 %j_18

]]></Node>
<StgValue><ssdm name="select_ln9"/></StgValue>
</operation>

<operation id="423" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split24:5 %select_ln9_1 = select i1 %icmp_ln11, i5 %add_ln9, i5 %i_16

]]></Node>
<StgValue><ssdm name="select_ln9_1"/></StgValue>
</operation>

<operation id="424" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.split24:6 %tmp_43 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %select_ln9_1, i1 0

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="425" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="7" op_0_bw="6">
<![CDATA[
.split24:7 %tmp_102_cast = zext i6 %tmp_43

]]></Node>
<StgValue><ssdm name="tmp_102_cast"/></StgValue>
</operation>

<operation id="426" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="7" op_0_bw="2">
<![CDATA[
.split24:9 %zext_ln13 = zext i2 %select_ln9

]]></Node>
<StgValue><ssdm name="zext_ln13"/></StgValue>
</operation>

<operation id="427" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split24:10 %add_ln13 = add i7 %tmp_102_cast, i7 %zext_ln13

]]></Node>
<StgValue><ssdm name="add_ln13"/></StgValue>
</operation>

<operation id="428" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="7">
<![CDATA[
.split24:11 %zext_ln13_1 = zext i7 %add_ln13

]]></Node>
<StgValue><ssdm name="zext_ln13_1"/></StgValue>
</operation>

<operation id="429" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split24:12 %temp_V_addr_4 = getelementptr i32 %temp_V, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="temp_V_addr_4"/></StgValue>
</operation>

<operation id="430" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split24:13 %init_patch_addr = getelementptr i32 %init_patch, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="init_patch_addr"/></StgValue>
</operation>

<operation id="431" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split24:14 %init_patch1_addr = getelementptr i32 %init_patch1, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="init_patch1_addr"/></StgValue>
</operation>

<operation id="432" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split24:15 %init_patch2_addr = getelementptr i32 %init_patch2, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="init_patch2_addr"/></StgValue>
</operation>

<operation id="433" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split24:16 %init_patch3_addr = getelementptr i32 %init_patch3, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="init_patch3_addr"/></StgValue>
</operation>

<operation id="434" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split24:17 %init_patch4_addr = getelementptr i32 %init_patch4, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="init_patch4_addr"/></StgValue>
</operation>

<operation id="435" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="8">
<![CDATA[
.split24:19 %temp_V_load = load i8 %temp_V_addr_4

]]></Node>
<StgValue><ssdm name="temp_V_load"/></StgValue>
</operation>

<operation id="436" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
.split24:20 %switch_ln13 = switch i3 %trunc_ln13, void %branch4, i3 0, void %branch0, i3 1, void %branch1, i3 2, void %branch2, i3 3, void %branch3

]]></Node>
<StgValue><ssdm name="switch_ln13"/></StgValue>
</operation>

<operation id="437" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split9:0 %add_ln11 = add i2 %select_ln9, i2 1

]]></Node>
<StgValue><ssdm name="add_ln11"/></StgValue>
</operation>

<operation id="438" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="0">
<![CDATA[
.split9:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="439" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split24:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @initWedgeSP_loop_VITIS_LOOP_11_1_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="440" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split24:2 %empty_113 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="empty_113"/></StgValue>
</operation>

<operation id="441" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split24:8 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="442" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split24:18 %specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_40

]]></Node>
<StgValue><ssdm name="specloopname_ln11"/></StgValue>
</operation>

<operation id="443" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="8">
<![CDATA[
.split24:19 %temp_V_load = load i8 %temp_V_addr_4

]]></Node>
<StgValue><ssdm name="temp_V_load"/></StgValue>
</operation>

<operation id="444" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln13" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch3:0 %store_ln13 = store i32 %temp_V_load, i5 %init_patch3_addr

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="445" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln13" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="0">
<![CDATA[
branch3:1 %br_ln13 = br void %.split9

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="446" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln13" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch2:0 %store_ln13 = store i32 %temp_V_load, i5 %init_patch2_addr

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="447" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln13" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="0">
<![CDATA[
branch2:1 %br_ln13 = br void %.split9

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="448" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch1:0 %store_ln13 = store i32 %temp_V_load, i5 %init_patch1_addr

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="449" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="0">
<![CDATA[
branch1:1 %br_ln13 = br void %.split9

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="450" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch0:0 %store_ln13 = store i32 %temp_V_load, i5 %init_patch_addr

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="451" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="0">
<![CDATA[
branch0:1 %br_ln13 = br void %.split9

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="452" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln13" val="!0"/>
<literal name="trunc_ln13" val="!1"/>
<literal name="trunc_ln13" val="!2"/>
<literal name="trunc_ln13" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch4:0 %store_ln13 = store i32 %temp_V_load, i5 %init_patch4_addr

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="453" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln13" val="!0"/>
<literal name="trunc_ln13" val="!1"/>
<literal name="trunc_ln13" val="!2"/>
<literal name="trunc_ln13" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="0">
<![CDATA[
branch4:1 %br_ln13 = br void %.split9

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="454" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="40" op_0_bw="40" op_1_bw="32">
<![CDATA[
_Z19initWedgeSuperPointRA16_A2_6ap_intILi32EEPS1_i.exit:0 %mrv = insertvalue i40 <undef>, i32 %original_ppl_read

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="455" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="40" op_0_bw="40" op_1_bw="8">
<![CDATA[
_Z19initWedgeSuperPointRA16_A2_6ap_intILi32EEPS1_i.exit:1 %mrv_1 = insertvalue i40 %mrv, i8 %add_ln1284

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="456" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="40">
<![CDATA[
_Z19initWedgeSuperPointRA16_A2_6ap_intILi32EEPS1_i.exit:2 %ret_ln1285 = ret i40 %mrv_1

]]></Node>
<StgValue><ssdm name="ret_ln1285"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
