-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity main_operator_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    this_p_read : IN STD_LOGIC_VECTOR (31 downto 0);
    this_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    this_1_ce0 : OUT STD_LOGIC;
    this_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    this_1_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    this_1_ce1 : OUT STD_LOGIC;
    this_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    this_1_address2 : OUT STD_LOGIC_VECTOR (5 downto 0);
    this_1_ce2 : OUT STD_LOGIC;
    this_1_q2 : IN STD_LOGIC_VECTOR (31 downto 0);
    this_1_offset : IN STD_LOGIC_VECTOR (3 downto 0);
    b_p_read : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read3 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read14 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read25 : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4235_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4235_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4235_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
    grp_fu_4235_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_4235_p_ce : OUT STD_LOGIC;
    grp_fu_12725_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_12725_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_12725_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_12725_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_12725_p_ce : OUT STD_LOGIC;
    grp_fu_12733_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_12733_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_12733_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
    grp_fu_12733_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_12733_p_ce : OUT STD_LOGIC );
end;


architecture behav of main_operator_2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (31 downto 0) := "00000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (31 downto 0) := "00000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (31 downto 0) := "00000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (31 downto 0) := "00001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (31 downto 0) := "00010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (31 downto 0) := "00100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (31 downto 0) := "01000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (31 downto 0) := "10000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv6_2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv32_FFFFFFFE : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111110";
    constant ap_const_lv6_3F : STD_LOGIC_VECTOR (5 downto 0) := "111111";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal reg_445 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal sub_ln61_fu_463_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln61_reg_968 : STD_LOGIC_VECTOR (5 downto 0);
    signal this_1_addr_reg_975 : STD_LOGIC_VECTOR (5 downto 0);
    signal this_1_addr_3_reg_981 : STD_LOGIC_VECTOR (5 downto 0);
    signal this_1_addr_4_reg_986 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln61_fu_496_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln61_reg_991 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln61_12_fu_520_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln61_12_reg_995 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln61_13_fu_526_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln61_13_reg_1000 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln61_fu_536_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln61_reg_1005 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal icmp_ln61_10_fu_542_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln61_10_reg_1009 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln61_3_fu_582_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln61_3_reg_1013 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal trunc_ln138_fu_592_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln138_reg_1017 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln138_1_fu_596_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln138_1_reg_1022 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln141_fu_600_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln141_reg_1028 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln144_fu_606_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln144_reg_1032 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_612_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_1036 : STD_LOGIC_VECTOR (0 downto 0);
    signal diff_p_1_fu_620_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal diff_p_1_reg_1040 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln116_fu_626_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln116_reg_1045 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal tmp_98_fu_660_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_98_reg_1074 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal tmp_94_reg_1093 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal and_ln77_fu_739_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_reg_1102 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal empty_fu_748_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_reg_1106 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal icmp_ln92_fu_753_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln92_reg_1112 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln92_fu_759_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal xor_ln92_reg_1116 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_100_fu_800_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal icmp_ln104_fu_805_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln104_reg_1136 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln104_fu_827_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln104_reg_1140 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal grp_p_sum_1_fu_381_ap_start : STD_LOGIC;
    signal grp_p_sum_1_fu_381_ap_done : STD_LOGIC;
    signal grp_p_sum_1_fu_381_ap_idle : STD_LOGIC;
    signal grp_p_sum_1_fu_381_ap_ready : STD_LOGIC;
    signal grp_p_sum_1_fu_381_a_1_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_p_sum_1_fu_381_a_1_ce0 : STD_LOGIC;
    signal grp_p_sum_1_fu_381_a_1_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_p_sum_1_fu_381_a_1_ce1 : STD_LOGIC;
    signal grp_p_sum_1_fu_381_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_sum_1_fu_381_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_sum_1_fu_381_ap_return_2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_sum_1_fu_381_ap_return_3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_sum_1_fu_381_grp_fu_433_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_sum_1_fu_381_grp_fu_433_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_sum_1_fu_381_grp_fu_433_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_sum_1_fu_381_grp_fu_433_p_ce : STD_LOGIC;
    signal grp_p_sum_1_fu_381_grp_fu_438_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_sum_1_fu_381_grp_fu_438_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_sum_1_fu_381_grp_fu_438_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_p_sum_1_fu_381_grp_fu_438_p_ce : STD_LOGIC;
    signal grp_p_sum_1_fu_381_grp_fu_1175_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_sum_1_fu_381_grp_fu_1175_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_sum_1_fu_381_grp_fu_1175_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_p_sum_1_fu_381_grp_fu_1175_p_ce : STD_LOGIC;
    signal grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393_ap_start : STD_LOGIC;
    signal grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393_ap_done : STD_LOGIC;
    signal grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393_ap_idle : STD_LOGIC;
    signal grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393_ap_ready : STD_LOGIC;
    signal grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393_idx_tmp_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393_idx_tmp_out_ap_vld : STD_LOGIC;
    signal grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393_grp_fu_1175_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393_grp_fu_1175_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393_grp_fu_1175_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393_grp_fu_1175_p_ce : STD_LOGIC;
    signal grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_403_ap_start : STD_LOGIC;
    signal grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_403_ap_done : STD_LOGIC;
    signal grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_403_ap_idle : STD_LOGIC;
    signal grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_403_ap_ready : STD_LOGIC;
    signal grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_403_agg_result_1_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_403_agg_result_1_1_out_ap_vld : STD_LOGIC;
    signal grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_403_agg_result_112_0_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_403_agg_result_112_0_out_ap_vld : STD_LOGIC;
    signal grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_403_agg_result_12_0_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_403_agg_result_12_0_out_ap_vld : STD_LOGIC;
    signal grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417_ap_start : STD_LOGIC;
    signal grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417_ap_done : STD_LOGIC;
    signal grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417_ap_idle : STD_LOGIC;
    signal grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417_ap_ready : STD_LOGIC;
    signal grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417_agg_result_1_4_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417_agg_result_1_4_out_ap_vld : STD_LOGIC;
    signal grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417_agg_result_112_3_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417_agg_result_112_3_out_ap_vld : STD_LOGIC;
    signal grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417_agg_result_12_3_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417_agg_result_12_3_out_ap_vld : STD_LOGIC;
    signal agg_result_1_0_reg_209 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_agg_result_112_5_phi_fu_222_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal agg_result_112_5_reg_219 : STD_LOGIC_VECTOR (31 downto 0);
    signal agg_result_1_3_reg_229 : STD_LOGIC_VECTOR (31 downto 0);
    signal agg_result_112_2_reg_240 : STD_LOGIC_VECTOR (31 downto 0);
    signal agg_result_12_2_reg_251 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_base_0_lcssa_i_i1720_phi_fu_265_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal base_0_lcssa_i_i1720_reg_261 : STD_LOGIC_VECTOR (1 downto 0);
    signal base_fu_783_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal agg_result_01_0_reg_273 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_agg_result_1_6_phi_fu_287_p18 : STD_LOGIC_VECTOR (31 downto 0);
    signal agg_result_1_6_reg_284 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal ap_phi_mux_agg_result_112_6_phi_fu_312_p18 : STD_LOGIC_VECTOR (31 downto 0);
    signal agg_result_112_6_reg_309 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_agg_result_12_5_phi_fu_337_p18 : STD_LOGIC_VECTOR (31 downto 0);
    signal agg_result_12_5_reg_334 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_agg_result_01_4_phi_fu_360_p18 : STD_LOGIC_VECTOR (31 downto 0);
    signal agg_result_01_4_reg_357 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_sum_1_fu_381_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_403_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal zext_ln61_4_fu_469_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln136_fu_480_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln136_1_fu_491_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln117_fu_639_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln117_1_fu_685_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln117_3_fu_698_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal grp_fu_433_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_433_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal grp_fu_438_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_438_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_97_fu_455_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln61_fu_451_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln136_fu_474_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln136_1_fu_485_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal bitcast_ln61_fu_502_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_fu_506_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln61_fu_516_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal or_ln61_fu_532_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln61_2_fu_547_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_90_fu_550_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln61_2_fu_560_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln61_15_fu_570_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln61_14_fu_564_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln61_2_fu_576_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal diff_p_fu_588_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln117_fu_630_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln117_fu_634_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal xor_ln117_fu_667_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln117_fu_672_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln117_1_fu_680_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln117_2_fu_690_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln117_2_fu_693_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal bitcast_ln77_fu_703_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_95_fu_707_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln77_fu_717_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln77_4_fu_727_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln77_fu_721_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln77_fu_733_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln92_fu_778_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal xor_ln100_fu_790_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal sext_ln100_fu_796_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln104_fu_811_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln104_4_fu_815_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln104_fu_821_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_433_ce : STD_LOGIC;
    signal grp_fu_438_ce : STD_LOGIC;
    signal grp_fu_438_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_1175_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1175_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1175_ce : STD_LOGIC;
    signal grp_fu_1175_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_return_0_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_return_1_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_return_2_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_return_3_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component main_p_sum_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read13 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        a_1_ce0 : OUT STD_LOGIC;
        a_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_1_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        a_1_ce1 : OUT STD_LOGIC;
        a_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_1_offset : IN STD_LOGIC_VECTOR (3 downto 0);
        p_read4 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read10 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read11 : IN STD_LOGIC_VECTOR (31 downto 0);
        diff_p : IN STD_LOGIC_VECTOR (1 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_433_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_433_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_433_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_433_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_433_p_ce : OUT STD_LOGIC;
        grp_fu_438_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_438_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_438_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_438_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_438_p_ce : OUT STD_LOGIC;
        grp_fu_1175_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1175_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1175_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_1175_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1175_p_ce : OUT STD_LOGIC );
    end component;


    component main_operator_2_Pipeline_VITIS_LOOP_84_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        agg_result_1_0 : IN STD_LOGIC_VECTOR (31 downto 0);
        agg_result_112_5 : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp_94 : IN STD_LOGIC_VECTOR (31 downto 0);
        idx_tmp_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        idx_tmp_out_ap_vld : OUT STD_LOGIC;
        grp_fu_1175_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1175_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1175_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_1175_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1175_p_ce : OUT STD_LOGIC );
    end component;


    component main_operator_2_Pipeline_VITIS_LOOP_92_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        agg_result_1_0 : IN STD_LOGIC_VECTOR (31 downto 0);
        agg_result_112_5 : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp_94 : IN STD_LOGIC_VECTOR (31 downto 0);
        zext_ln92 : IN STD_LOGIC_VECTOR (1 downto 0);
        xor_ln92 : IN STD_LOGIC_VECTOR (1 downto 0);
        agg_result_1_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        agg_result_1_1_out_ap_vld : OUT STD_LOGIC;
        agg_result_112_0_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        agg_result_112_0_out_ap_vld : OUT STD_LOGIC;
        agg_result_12_0_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        agg_result_12_0_out_ap_vld : OUT STD_LOGIC );
    end component;


    component main_operator_2_Pipeline_VITIS_LOOP_104_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        agg_result_1_3 : IN STD_LOGIC_VECTOR (31 downto 0);
        agg_result_112_2 : IN STD_LOGIC_VECTOR (31 downto 0);
        agg_result_12_2 : IN STD_LOGIC_VECTOR (31 downto 0);
        zext_ln104 : IN STD_LOGIC_VECTOR (1 downto 0);
        zext_ln104_8 : IN STD_LOGIC_VECTOR (2 downto 0);
        agg_result_1_4_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        agg_result_1_4_out_ap_vld : OUT STD_LOGIC;
        agg_result_112_3_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        agg_result_112_3_out_ap_vld : OUT STD_LOGIC;
        agg_result_12_3_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        agg_result_12_3_out_ap_vld : OUT STD_LOGIC );
    end component;


    component main_fadd_32ns_32ns_32_4_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component main_fcmp_32ns_32ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    grp_p_sum_1_fu_381 : component main_p_sum_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_p_sum_1_fu_381_ap_start,
        ap_done => grp_p_sum_1_fu_381_ap_done,
        ap_idle => grp_p_sum_1_fu_381_ap_idle,
        ap_ready => grp_p_sum_1_fu_381_ap_ready,
        p_read13 => this_p_read,
        a_1_address0 => grp_p_sum_1_fu_381_a_1_address0,
        a_1_ce0 => grp_p_sum_1_fu_381_a_1_ce0,
        a_1_q0 => this_1_q0,
        a_1_address1 => grp_p_sum_1_fu_381_a_1_address1,
        a_1_ce1 => grp_p_sum_1_fu_381_a_1_ce1,
        a_1_q1 => this_1_q1,
        a_1_offset => this_1_offset,
        p_read4 => p_read3,
        p_read10 => p_read14,
        p_read11 => p_read25,
        diff_p => trunc_ln138_reg_1017,
        ap_return_0 => grp_p_sum_1_fu_381_ap_return_0,
        ap_return_1 => grp_p_sum_1_fu_381_ap_return_1,
        ap_return_2 => grp_p_sum_1_fu_381_ap_return_2,
        ap_return_3 => grp_p_sum_1_fu_381_ap_return_3,
        grp_fu_433_p_din0 => grp_p_sum_1_fu_381_grp_fu_433_p_din0,
        grp_fu_433_p_din1 => grp_p_sum_1_fu_381_grp_fu_433_p_din1,
        grp_fu_433_p_opcode => grp_p_sum_1_fu_381_grp_fu_433_p_opcode,
        grp_fu_433_p_dout0 => grp_fu_12725_p_dout0,
        grp_fu_433_p_ce => grp_p_sum_1_fu_381_grp_fu_433_p_ce,
        grp_fu_438_p_din0 => grp_p_sum_1_fu_381_grp_fu_438_p_din0,
        grp_fu_438_p_din1 => grp_p_sum_1_fu_381_grp_fu_438_p_din1,
        grp_fu_438_p_opcode => grp_p_sum_1_fu_381_grp_fu_438_p_opcode,
        grp_fu_438_p_dout0 => grp_fu_12733_p_dout0,
        grp_fu_438_p_ce => grp_p_sum_1_fu_381_grp_fu_438_p_ce,
        grp_fu_1175_p_din0 => grp_p_sum_1_fu_381_grp_fu_1175_p_din0,
        grp_fu_1175_p_din1 => grp_p_sum_1_fu_381_grp_fu_1175_p_din1,
        grp_fu_1175_p_opcode => grp_p_sum_1_fu_381_grp_fu_1175_p_opcode,
        grp_fu_1175_p_dout0 => grp_fu_4235_p_dout0,
        grp_fu_1175_p_ce => grp_p_sum_1_fu_381_grp_fu_1175_p_ce);

    grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393 : component main_operator_2_Pipeline_VITIS_LOOP_84_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393_ap_start,
        ap_done => grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393_ap_done,
        ap_idle => grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393_ap_idle,
        ap_ready => grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393_ap_ready,
        agg_result_1_0 => agg_result_1_0_reg_209,
        agg_result_112_5 => agg_result_112_5_reg_219,
        tmp_94 => tmp_94_reg_1093,
        idx_tmp_out => grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393_idx_tmp_out,
        idx_tmp_out_ap_vld => grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393_idx_tmp_out_ap_vld,
        grp_fu_1175_p_din0 => grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393_grp_fu_1175_p_din0,
        grp_fu_1175_p_din1 => grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393_grp_fu_1175_p_din1,
        grp_fu_1175_p_opcode => grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393_grp_fu_1175_p_opcode,
        grp_fu_1175_p_dout0 => grp_fu_4235_p_dout0,
        grp_fu_1175_p_ce => grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393_grp_fu_1175_p_ce);

    grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_403 : component main_operator_2_Pipeline_VITIS_LOOP_92_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_403_ap_start,
        ap_done => grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_403_ap_done,
        ap_idle => grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_403_ap_idle,
        ap_ready => grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_403_ap_ready,
        agg_result_1_0 => agg_result_1_0_reg_209,
        agg_result_112_5 => agg_result_112_5_reg_219,
        tmp_94 => tmp_94_reg_1093,
        zext_ln92 => empty_reg_1106,
        xor_ln92 => xor_ln92_reg_1116,
        agg_result_1_1_out => grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_403_agg_result_1_1_out,
        agg_result_1_1_out_ap_vld => grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_403_agg_result_1_1_out_ap_vld,
        agg_result_112_0_out => grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_403_agg_result_112_0_out,
        agg_result_112_0_out_ap_vld => grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_403_agg_result_112_0_out_ap_vld,
        agg_result_12_0_out => grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_403_agg_result_12_0_out,
        agg_result_12_0_out_ap_vld => grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_403_agg_result_12_0_out_ap_vld);

    grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417 : component main_operator_2_Pipeline_VITIS_LOOP_104_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417_ap_start,
        ap_done => grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417_ap_done,
        ap_idle => grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417_ap_idle,
        ap_ready => grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417_ap_ready,
        agg_result_1_3 => agg_result_1_3_reg_229,
        agg_result_112_2 => agg_result_112_2_reg_240,
        agg_result_12_2 => agg_result_12_2_reg_251,
        zext_ln104 => base_0_lcssa_i_i1720_reg_261,
        zext_ln104_8 => select_ln104_reg_1140,
        agg_result_1_4_out => grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417_agg_result_1_4_out,
        agg_result_1_4_out_ap_vld => grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417_agg_result_1_4_out_ap_vld,
        agg_result_112_3_out => grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417_agg_result_112_3_out,
        agg_result_112_3_out_ap_vld => grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417_agg_result_112_3_out_ap_vld,
        agg_result_12_3_out => grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417_agg_result_12_3_out,
        agg_result_12_3_out_ap_vld => grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417_agg_result_12_3_out_ap_vld);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_return_0_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_0_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
                    ap_return_0_preg <= ap_phi_mux_agg_result_01_4_phi_fu_360_p18;
                end if; 
            end if;
        end if;
    end process;


    ap_return_1_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_1_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
                    ap_return_1_preg <= ap_phi_mux_agg_result_1_6_phi_fu_287_p18;
                end if; 
            end if;
        end if;
    end process;


    ap_return_2_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_2_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
                    ap_return_2_preg <= ap_phi_mux_agg_result_112_6_phi_fu_312_p18;
                end if; 
            end if;
        end if;
    end process;


    ap_return_3_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_3_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
                    ap_return_3_preg <= ap_phi_mux_agg_result_12_5_phi_fu_337_p18;
                end if; 
            end if;
        end if;
    end process;


    grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state26) and ((icmp_ln104_fu_805_p2 = ap_const_lv1_0) or (icmp_ln92_reg_1112 = ap_const_lv1_0)))) then 
                    grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417_ap_ready = ap_const_logic_1)) then 
                    grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state22) and (ap_const_lv1_1 = and_ln77_fu_739_p2))) then 
                    grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393_ap_ready = ap_const_logic_1)) then 
                    grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_403_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_403_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln92_fu_753_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state24))) then 
                    grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_403_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_403_ap_ready = ap_const_logic_1)) then 
                    grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_403_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_p_sum_1_fu_381_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_p_sum_1_fu_381_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_p_sum_1_fu_381_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_p_sum_1_fu_381_ap_ready = ap_const_logic_1)) then 
                    grp_p_sum_1_fu_381_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    agg_result_01_0_reg_273_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln104_fu_805_p2 = ap_const_lv1_0) and (icmp_ln92_reg_1112 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state26))) then 
                agg_result_01_0_reg_273 <= tmp_100_fu_800_p2;
            elsif (((icmp_ln92_fu_753_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state24))) then 
                agg_result_01_0_reg_273 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    agg_result_01_4_reg_357_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln104_fu_805_p2 = ap_const_lv1_1) and (icmp_ln92_reg_1112 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state26))) then 
                agg_result_01_4_reg_357 <= tmp_100_fu_800_p2;
            elsif ((((ap_const_logic_1 = ap_CS_fsm_state22) and (ap_const_lv1_0 = and_ln77_fu_739_p2)) or ((ap_const_logic_1 = ap_CS_fsm_state21) and (icmp_ln116_reg_1045 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state4) and (((icmp_ln144_fu_606_p2 = ap_const_lv1_1) and (icmp_ln141_fu_600_p2 = ap_const_lv1_0) and (icmp_ln61_10_reg_1009 = ap_const_lv1_0)) or ((icmp_ln144_fu_606_p2 = ap_const_lv1_1) and (icmp_ln141_fu_600_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln61_3_fu_582_p2)))) or ((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_const_lv1_1 = and_ln61_fu_536_p2) and (icmp_ln61_reg_991 = ap_const_lv1_1)))) then 
                agg_result_01_4_reg_357 <= b_p_read;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state28) and (((((((((icmp_ln104_reg_1136 = ap_const_lv1_0) and (icmp_ln116_reg_1045 = ap_const_lv1_1) and (tmp_reg_1036 = ap_const_lv1_1) and (icmp_ln144_reg_1032 = ap_const_lv1_0) and (icmp_ln141_reg_1028 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln61_3_reg_1013) and (ap_const_lv1_0 = and_ln61_reg_1005) and (ap_const_lv1_1 = and_ln77_reg_1102)) or ((icmp_ln92_reg_1112 = ap_const_lv1_0) and (icmp_ln116_reg_1045 = ap_const_lv1_1) and (tmp_reg_1036 = ap_const_lv1_1) and (icmp_ln144_reg_1032 = ap_const_lv1_0) and (icmp_ln141_reg_1028 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln61_3_reg_1013) and (ap_const_lv1_0 = and_ln61_reg_1005) and (ap_const_lv1_1 = and_ln77_reg_1102))) or ((icmp_ln104_reg_1136 = ap_const_lv1_0) and (icmp_ln116_reg_1045 = ap_const_lv1_1) and (tmp_reg_1036 = ap_const_lv1_1) and (icmp_ln144_reg_1032 = ap_const_lv1_0) and (icmp_ln141_reg_1028 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln61_reg_1005) and (icmp_ln61_10_reg_1009 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_reg_1102))) or ((icmp_ln92_reg_1112 = ap_const_lv1_0) and (icmp_ln116_reg_1045 = ap_const_lv1_1) and (tmp_reg_1036 = ap_const_lv1_1) and (icmp_ln144_reg_1032 = ap_const_lv1_0) and (icmp_ln141_reg_1028 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln61_reg_1005) and (icmp_ln61_10_reg_1009 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_reg_1102))) or ((icmp_ln104_reg_1136 = ap_const_lv1_0) and (icmp_ln116_reg_1045 = ap_const_lv1_1) and (tmp_reg_1036 = ap_const_lv1_1) and (icmp_ln144_reg_1032 = ap_const_lv1_0) and (icmp_ln141_reg_1028 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln61_3_reg_1013) and (ap_const_lv1_1 = and_ln77_reg_1102) and (icmp_ln61_reg_991 = ap_const_lv1_0))) or ((icmp_ln92_reg_1112 = ap_const_lv1_0) and (icmp_ln116_reg_1045 = ap_const_lv1_1) and (tmp_reg_1036 = ap_const_lv1_1) and (icmp_ln144_reg_1032 = ap_const_lv1_0) and (icmp_ln141_reg_1028 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln61_3_reg_1013) and (ap_const_lv1_1 = and_ln77_reg_1102) and (icmp_ln61_reg_991 = ap_const_lv1_0))) or ((icmp_ln104_reg_1136 = ap_const_lv1_0) and (icmp_ln116_reg_1045 = ap_const_lv1_1) and (tmp_reg_1036 = ap_const_lv1_1) and (icmp_ln144_reg_1032 = ap_const_lv1_0) and (icmp_ln141_reg_1028 = ap_const_lv1_0) and (icmp_ln61_10_reg_1009 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_reg_1102) and (icmp_ln61_reg_991 = ap_const_lv1_0))) or ((icmp_ln92_reg_1112 = ap_const_lv1_0) and (icmp_ln116_reg_1045 = ap_const_lv1_1) and (tmp_reg_1036 = ap_const_lv1_1) and (icmp_ln144_reg_1032 = ap_const_lv1_0) and (icmp_ln141_reg_1028 = ap_const_lv1_0) and (icmp_ln61_10_reg_1009 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_reg_1102) and (icmp_ln61_reg_991 = ap_const_lv1_0))))) then 
                agg_result_01_4_reg_357 <= agg_result_01_0_reg_273;
            elsif (((grp_p_sum_1_fu_381_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                agg_result_01_4_reg_357 <= grp_p_sum_1_fu_381_ap_return_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state30))) then 
                agg_result_01_4_reg_357 <= this_p_read;
            end if; 
        end if;
    end process;

    agg_result_112_2_reg_240_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln104_fu_805_p2 = ap_const_lv1_0) and (icmp_ln92_reg_1112 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state26))) then 
                agg_result_112_2_reg_240 <= grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_403_agg_result_112_0_out;
            elsif (((icmp_ln92_fu_753_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state24))) then 
                agg_result_112_2_reg_240 <= agg_result_112_5_reg_219;
            end if; 
        end if;
    end process;

    agg_result_112_5_reg_219_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_98_fu_660_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                agg_result_112_5_reg_219 <= p_read14;
            elsif (((tmp_98_reg_1074 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state16))) then 
                agg_result_112_5_reg_219 <= grp_fu_12725_p_dout0;
            end if; 
        end if;
    end process;

    agg_result_112_6_reg_309_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state21) and (icmp_ln116_reg_1045 = ap_const_lv1_0))) then 
                agg_result_112_6_reg_309 <= ap_phi_mux_agg_result_112_5_phi_fu_222_p4;
            elsif (((icmp_ln104_fu_805_p2 = ap_const_lv1_1) and (icmp_ln92_reg_1112 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state26))) then 
                agg_result_112_6_reg_309 <= grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_403_agg_result_112_0_out;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state22) and (ap_const_lv1_0 = and_ln77_fu_739_p2))) then 
                agg_result_112_6_reg_309 <= agg_result_112_5_reg_219;
            elsif ((((ap_const_logic_1 = ap_CS_fsm_state4) and (((icmp_ln144_fu_606_p2 = ap_const_lv1_1) and (icmp_ln141_fu_600_p2 = ap_const_lv1_0) and (icmp_ln61_10_reg_1009 = ap_const_lv1_0)) or ((icmp_ln144_fu_606_p2 = ap_const_lv1_1) and (icmp_ln141_fu_600_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln61_3_fu_582_p2)))) or ((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_const_lv1_1 = and_ln61_fu_536_p2) and (icmp_ln61_reg_991 = ap_const_lv1_1)))) then 
                agg_result_112_6_reg_309 <= p_read14;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state28) and (((((((((icmp_ln104_reg_1136 = ap_const_lv1_0) and (icmp_ln116_reg_1045 = ap_const_lv1_1) and (tmp_reg_1036 = ap_const_lv1_1) and (icmp_ln144_reg_1032 = ap_const_lv1_0) and (icmp_ln141_reg_1028 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln61_3_reg_1013) and (ap_const_lv1_0 = and_ln61_reg_1005) and (ap_const_lv1_1 = and_ln77_reg_1102)) or ((icmp_ln92_reg_1112 = ap_const_lv1_0) and (icmp_ln116_reg_1045 = ap_const_lv1_1) and (tmp_reg_1036 = ap_const_lv1_1) and (icmp_ln144_reg_1032 = ap_const_lv1_0) and (icmp_ln141_reg_1028 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln61_3_reg_1013) and (ap_const_lv1_0 = and_ln61_reg_1005) and (ap_const_lv1_1 = and_ln77_reg_1102))) or ((icmp_ln104_reg_1136 = ap_const_lv1_0) and (icmp_ln116_reg_1045 = ap_const_lv1_1) and (tmp_reg_1036 = ap_const_lv1_1) and (icmp_ln144_reg_1032 = ap_const_lv1_0) and (icmp_ln141_reg_1028 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln61_reg_1005) and (icmp_ln61_10_reg_1009 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_reg_1102))) or ((icmp_ln92_reg_1112 = ap_const_lv1_0) and (icmp_ln116_reg_1045 = ap_const_lv1_1) and (tmp_reg_1036 = ap_const_lv1_1) and (icmp_ln144_reg_1032 = ap_const_lv1_0) and (icmp_ln141_reg_1028 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln61_reg_1005) and (icmp_ln61_10_reg_1009 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_reg_1102))) or ((icmp_ln104_reg_1136 = ap_const_lv1_0) and (icmp_ln116_reg_1045 = ap_const_lv1_1) and (tmp_reg_1036 = ap_const_lv1_1) and (icmp_ln144_reg_1032 = ap_const_lv1_0) and (icmp_ln141_reg_1028 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln61_3_reg_1013) and (ap_const_lv1_1 = and_ln77_reg_1102) and (icmp_ln61_reg_991 = ap_const_lv1_0))) or ((icmp_ln92_reg_1112 = ap_const_lv1_0) and (icmp_ln116_reg_1045 = ap_const_lv1_1) and (tmp_reg_1036 = ap_const_lv1_1) and (icmp_ln144_reg_1032 = ap_const_lv1_0) and (icmp_ln141_reg_1028 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln61_3_reg_1013) and (ap_const_lv1_1 = and_ln77_reg_1102) and (icmp_ln61_reg_991 = ap_const_lv1_0))) or ((icmp_ln104_reg_1136 = ap_const_lv1_0) and (icmp_ln116_reg_1045 = ap_const_lv1_1) and (tmp_reg_1036 = ap_const_lv1_1) and (icmp_ln144_reg_1032 = ap_const_lv1_0) and (icmp_ln141_reg_1028 = ap_const_lv1_0) and (icmp_ln61_10_reg_1009 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_reg_1102) and (icmp_ln61_reg_991 = ap_const_lv1_0))) or ((icmp_ln92_reg_1112 = ap_const_lv1_0) and (icmp_ln116_reg_1045 = ap_const_lv1_1) and (tmp_reg_1036 = ap_const_lv1_1) and (icmp_ln144_reg_1032 = ap_const_lv1_0) and (icmp_ln141_reg_1028 = ap_const_lv1_0) and (icmp_ln61_10_reg_1009 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_reg_1102) and (icmp_ln61_reg_991 = ap_const_lv1_0))))) then 
                agg_result_112_6_reg_309 <= grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417_agg_result_112_3_out;
            elsif (((grp_p_sum_1_fu_381_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                agg_result_112_6_reg_309 <= grp_p_sum_1_fu_381_ap_return_2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state30))) then 
                agg_result_112_6_reg_309 <= this_1_q1;
            end if; 
        end if;
    end process;

    agg_result_12_2_reg_251_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln104_fu_805_p2 = ap_const_lv1_0) and (icmp_ln92_reg_1112 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state26))) then 
                agg_result_12_2_reg_251 <= grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_403_agg_result_12_0_out;
            elsif (((icmp_ln92_fu_753_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state24))) then 
                agg_result_12_2_reg_251 <= tmp_94_reg_1093;
            end if; 
        end if;
    end process;

    agg_result_12_5_reg_334_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state21) and (icmp_ln116_reg_1045 = ap_const_lv1_0))) then 
                agg_result_12_5_reg_334 <= grp_fu_12725_p_dout0;
            elsif (((icmp_ln104_fu_805_p2 = ap_const_lv1_1) and (icmp_ln92_reg_1112 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state26))) then 
                agg_result_12_5_reg_334 <= grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_403_agg_result_12_0_out;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state22) and (ap_const_lv1_0 = and_ln77_fu_739_p2))) then 
                agg_result_12_5_reg_334 <= tmp_94_reg_1093;
            elsif ((((ap_const_logic_1 = ap_CS_fsm_state4) and (((icmp_ln144_fu_606_p2 = ap_const_lv1_1) and (icmp_ln141_fu_600_p2 = ap_const_lv1_0) and (icmp_ln61_10_reg_1009 = ap_const_lv1_0)) or ((icmp_ln144_fu_606_p2 = ap_const_lv1_1) and (icmp_ln141_fu_600_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln61_3_fu_582_p2)))) or ((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_const_lv1_1 = and_ln61_fu_536_p2) and (icmp_ln61_reg_991 = ap_const_lv1_1)))) then 
                agg_result_12_5_reg_334 <= p_read25;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state28) and (((((((((icmp_ln104_reg_1136 = ap_const_lv1_0) and (icmp_ln116_reg_1045 = ap_const_lv1_1) and (tmp_reg_1036 = ap_const_lv1_1) and (icmp_ln144_reg_1032 = ap_const_lv1_0) and (icmp_ln141_reg_1028 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln61_3_reg_1013) and (ap_const_lv1_0 = and_ln61_reg_1005) and (ap_const_lv1_1 = and_ln77_reg_1102)) or ((icmp_ln92_reg_1112 = ap_const_lv1_0) and (icmp_ln116_reg_1045 = ap_const_lv1_1) and (tmp_reg_1036 = ap_const_lv1_1) and (icmp_ln144_reg_1032 = ap_const_lv1_0) and (icmp_ln141_reg_1028 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln61_3_reg_1013) and (ap_const_lv1_0 = and_ln61_reg_1005) and (ap_const_lv1_1 = and_ln77_reg_1102))) or ((icmp_ln104_reg_1136 = ap_const_lv1_0) and (icmp_ln116_reg_1045 = ap_const_lv1_1) and (tmp_reg_1036 = ap_const_lv1_1) and (icmp_ln144_reg_1032 = ap_const_lv1_0) and (icmp_ln141_reg_1028 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln61_reg_1005) and (icmp_ln61_10_reg_1009 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_reg_1102))) or ((icmp_ln92_reg_1112 = ap_const_lv1_0) and (icmp_ln116_reg_1045 = ap_const_lv1_1) and (tmp_reg_1036 = ap_const_lv1_1) and (icmp_ln144_reg_1032 = ap_const_lv1_0) and (icmp_ln141_reg_1028 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln61_reg_1005) and (icmp_ln61_10_reg_1009 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_reg_1102))) or ((icmp_ln104_reg_1136 = ap_const_lv1_0) and (icmp_ln116_reg_1045 = ap_const_lv1_1) and (tmp_reg_1036 = ap_const_lv1_1) and (icmp_ln144_reg_1032 = ap_const_lv1_0) and (icmp_ln141_reg_1028 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln61_3_reg_1013) and (ap_const_lv1_1 = and_ln77_reg_1102) and (icmp_ln61_reg_991 = ap_const_lv1_0))) or ((icmp_ln92_reg_1112 = ap_const_lv1_0) and (icmp_ln116_reg_1045 = ap_const_lv1_1) and (tmp_reg_1036 = ap_const_lv1_1) and (icmp_ln144_reg_1032 = ap_const_lv1_0) and (icmp_ln141_reg_1028 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln61_3_reg_1013) and (ap_const_lv1_1 = and_ln77_reg_1102) and (icmp_ln61_reg_991 = ap_const_lv1_0))) or ((icmp_ln104_reg_1136 = ap_const_lv1_0) and (icmp_ln116_reg_1045 = ap_const_lv1_1) and (tmp_reg_1036 = ap_const_lv1_1) and (icmp_ln144_reg_1032 = ap_const_lv1_0) and (icmp_ln141_reg_1028 = ap_const_lv1_0) and (icmp_ln61_10_reg_1009 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_reg_1102) and (icmp_ln61_reg_991 = ap_const_lv1_0))) or ((icmp_ln92_reg_1112 = ap_const_lv1_0) and (icmp_ln116_reg_1045 = ap_const_lv1_1) and (tmp_reg_1036 = ap_const_lv1_1) and (icmp_ln144_reg_1032 = ap_const_lv1_0) and (icmp_ln141_reg_1028 = ap_const_lv1_0) and (icmp_ln61_10_reg_1009 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_reg_1102) and (icmp_ln61_reg_991 = ap_const_lv1_0))))) then 
                agg_result_12_5_reg_334 <= grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417_agg_result_12_3_out;
            elsif (((grp_p_sum_1_fu_381_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                agg_result_12_5_reg_334 <= grp_p_sum_1_fu_381_ap_return_3;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state30))) then 
                agg_result_12_5_reg_334 <= this_1_q0;
            end if; 
        end if;
    end process;

    agg_result_1_0_reg_209_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (((icmp_ln116_fu_626_p2 = ap_const_lv1_0) and (tmp_fu_612_p3 = ap_const_lv1_1) and (icmp_ln144_fu_606_p2 = ap_const_lv1_0) and (icmp_ln141_fu_600_p2 = ap_const_lv1_0) and (icmp_ln61_10_reg_1009 = ap_const_lv1_0)) or ((icmp_ln116_fu_626_p2 = ap_const_lv1_0) and (tmp_fu_612_p3 = ap_const_lv1_1) and (icmp_ln144_fu_606_p2 = ap_const_lv1_0) and (icmp_ln141_fu_600_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln61_3_fu_582_p2))))) then 
                agg_result_1_0_reg_209 <= p_read3;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln116_reg_1045 = ap_const_lv1_1))) then 
                agg_result_1_0_reg_209 <= grp_fu_12725_p_dout0;
            end if; 
        end if;
    end process;

    agg_result_1_3_reg_229_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln104_fu_805_p2 = ap_const_lv1_0) and (icmp_ln92_reg_1112 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state26))) then 
                agg_result_1_3_reg_229 <= grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_403_agg_result_1_1_out;
            elsif (((icmp_ln92_fu_753_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state24))) then 
                agg_result_1_3_reg_229 <= agg_result_1_0_reg_209;
            end if; 
        end if;
    end process;

    agg_result_1_6_reg_284_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln104_fu_805_p2 = ap_const_lv1_1) and (icmp_ln92_reg_1112 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state26))) then 
                agg_result_1_6_reg_284 <= grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_403_agg_result_1_1_out;
            elsif ((((ap_const_logic_1 = ap_CS_fsm_state22) and (ap_const_lv1_0 = and_ln77_fu_739_p2)) or ((ap_const_logic_1 = ap_CS_fsm_state21) and (icmp_ln116_reg_1045 = ap_const_lv1_0)))) then 
                agg_result_1_6_reg_284 <= agg_result_1_0_reg_209;
            elsif ((((ap_const_logic_1 = ap_CS_fsm_state4) and (((icmp_ln144_fu_606_p2 = ap_const_lv1_1) and (icmp_ln141_fu_600_p2 = ap_const_lv1_0) and (icmp_ln61_10_reg_1009 = ap_const_lv1_0)) or ((icmp_ln144_fu_606_p2 = ap_const_lv1_1) and (icmp_ln141_fu_600_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln61_3_fu_582_p2)))) or ((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_const_lv1_1 = and_ln61_fu_536_p2) and (icmp_ln61_reg_991 = ap_const_lv1_1)))) then 
                agg_result_1_6_reg_284 <= p_read3;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state28) and (((((((((icmp_ln104_reg_1136 = ap_const_lv1_0) and (icmp_ln116_reg_1045 = ap_const_lv1_1) and (tmp_reg_1036 = ap_const_lv1_1) and (icmp_ln144_reg_1032 = ap_const_lv1_0) and (icmp_ln141_reg_1028 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln61_3_reg_1013) and (ap_const_lv1_0 = and_ln61_reg_1005) and (ap_const_lv1_1 = and_ln77_reg_1102)) or ((icmp_ln92_reg_1112 = ap_const_lv1_0) and (icmp_ln116_reg_1045 = ap_const_lv1_1) and (tmp_reg_1036 = ap_const_lv1_1) and (icmp_ln144_reg_1032 = ap_const_lv1_0) and (icmp_ln141_reg_1028 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln61_3_reg_1013) and (ap_const_lv1_0 = and_ln61_reg_1005) and (ap_const_lv1_1 = and_ln77_reg_1102))) or ((icmp_ln104_reg_1136 = ap_const_lv1_0) and (icmp_ln116_reg_1045 = ap_const_lv1_1) and (tmp_reg_1036 = ap_const_lv1_1) and (icmp_ln144_reg_1032 = ap_const_lv1_0) and (icmp_ln141_reg_1028 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln61_reg_1005) and (icmp_ln61_10_reg_1009 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_reg_1102))) or ((icmp_ln92_reg_1112 = ap_const_lv1_0) and (icmp_ln116_reg_1045 = ap_const_lv1_1) and (tmp_reg_1036 = ap_const_lv1_1) and (icmp_ln144_reg_1032 = ap_const_lv1_0) and (icmp_ln141_reg_1028 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln61_reg_1005) and (icmp_ln61_10_reg_1009 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_reg_1102))) or ((icmp_ln104_reg_1136 = ap_const_lv1_0) and (icmp_ln116_reg_1045 = ap_const_lv1_1) and (tmp_reg_1036 = ap_const_lv1_1) and (icmp_ln144_reg_1032 = ap_const_lv1_0) and (icmp_ln141_reg_1028 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln61_3_reg_1013) and (ap_const_lv1_1 = and_ln77_reg_1102) and (icmp_ln61_reg_991 = ap_const_lv1_0))) or ((icmp_ln92_reg_1112 = ap_const_lv1_0) and (icmp_ln116_reg_1045 = ap_const_lv1_1) and (tmp_reg_1036 = ap_const_lv1_1) and (icmp_ln144_reg_1032 = ap_const_lv1_0) and (icmp_ln141_reg_1028 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln61_3_reg_1013) and (ap_const_lv1_1 = and_ln77_reg_1102) and (icmp_ln61_reg_991 = ap_const_lv1_0))) or ((icmp_ln104_reg_1136 = ap_const_lv1_0) and (icmp_ln116_reg_1045 = ap_const_lv1_1) and (tmp_reg_1036 = ap_const_lv1_1) and (icmp_ln144_reg_1032 = ap_const_lv1_0) and (icmp_ln141_reg_1028 = ap_const_lv1_0) and (icmp_ln61_10_reg_1009 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_reg_1102) and (icmp_ln61_reg_991 = ap_const_lv1_0))) or ((icmp_ln92_reg_1112 = ap_const_lv1_0) and (icmp_ln116_reg_1045 = ap_const_lv1_1) and (tmp_reg_1036 = ap_const_lv1_1) and (icmp_ln144_reg_1032 = ap_const_lv1_0) and (icmp_ln141_reg_1028 = ap_const_lv1_0) and (icmp_ln61_10_reg_1009 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_reg_1102) and (icmp_ln61_reg_991 = ap_const_lv1_0))))) then 
                agg_result_1_6_reg_284 <= grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417_agg_result_1_4_out;
            elsif (((grp_p_sum_1_fu_381_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                agg_result_1_6_reg_284 <= grp_p_sum_1_fu_381_ap_return_1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state30))) then 
                agg_result_1_6_reg_284 <= this_1_q2;
            end if; 
        end if;
    end process;

    base_0_lcssa_i_i1720_reg_261_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln104_fu_805_p2 = ap_const_lv1_0) and (icmp_ln92_reg_1112 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state26))) then 
                base_0_lcssa_i_i1720_reg_261 <= base_fu_783_p2;
            elsif (((icmp_ln92_fu_753_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state24))) then 
                base_0_lcssa_i_i1720_reg_261 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln61_10_reg_1009 = ap_const_lv1_1))) then
                and_ln61_3_reg_1013 <= and_ln61_3_fu_582_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln61_reg_991 = ap_const_lv1_1))) then
                and_ln61_reg_1005 <= and_ln61_fu_536_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state22)) then
                and_ln77_reg_1102 <= and_ln77_fu_739_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (((tmp_fu_612_p3 = ap_const_lv1_1) and (icmp_ln144_fu_606_p2 = ap_const_lv1_0) and (icmp_ln141_fu_600_p2 = ap_const_lv1_0) and (icmp_ln61_10_reg_1009 = ap_const_lv1_0)) or ((tmp_fu_612_p3 = ap_const_lv1_1) and (icmp_ln144_fu_606_p2 = ap_const_lv1_0) and (icmp_ln141_fu_600_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln61_3_fu_582_p2))))) then
                diff_p_1_reg_1040 <= diff_p_1_fu_620_p2;
                icmp_ln116_reg_1045 <= icmp_ln116_fu_626_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state24)) then
                empty_reg_1106 <= empty_fu_748_p1;
                icmp_ln92_reg_1112 <= icmp_ln92_fu_753_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln92_reg_1112 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state26))) then
                icmp_ln104_reg_1136 <= icmp_ln104_fu_805_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and ((ap_const_lv1_0 = and_ln61_3_fu_582_p2) or (icmp_ln61_10_reg_1009 = ap_const_lv1_0)))) then
                icmp_ln141_reg_1028 <= icmp_ln141_fu_600_p2;
                trunc_ln138_1_reg_1022 <= trunc_ln138_1_fu_596_p1;
                trunc_ln138_reg_1017 <= trunc_ln138_fu_592_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (((icmp_ln141_fu_600_p2 = ap_const_lv1_0) and (icmp_ln61_10_reg_1009 = ap_const_lv1_0)) or ((icmp_ln141_fu_600_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln61_3_fu_582_p2))))) then
                icmp_ln144_reg_1032 <= icmp_ln144_fu_606_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and ((ap_const_lv1_0 = and_ln61_fu_536_p2) or (icmp_ln61_reg_991 = ap_const_lv1_0)))) then
                icmp_ln61_10_reg_1009 <= icmp_ln61_10_fu_542_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                icmp_ln61_12_reg_995 <= icmp_ln61_12_fu_520_p2;
                icmp_ln61_13_reg_1000 <= icmp_ln61_13_fu_526_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                icmp_ln61_reg_991 <= icmp_ln61_fu_496_p2;
                sub_ln61_reg_968 <= sub_ln61_fu_463_p2;
                this_1_addr_3_reg_981 <= zext_ln136_fu_480_p1(6 - 1 downto 0);
                this_1_addr_4_reg_986 <= zext_ln136_1_fu_491_p1(6 - 1 downto 0);
                this_1_addr_reg_975 <= zext_ln61_4_fu_469_p1(6 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state12))) then
                reg_445 <= this_1_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state26) and ((icmp_ln104_fu_805_p2 = ap_const_lv1_0) or (icmp_ln92_reg_1112 = ap_const_lv1_0)))) then
                select_ln104_reg_1140 <= select_ln104_fu_827_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state21)) then
                tmp_94_reg_1093 <= grp_fu_12725_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
                tmp_98_reg_1074 <= diff_p_1_reg_1040(1 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (((icmp_ln144_fu_606_p2 = ap_const_lv1_0) and (icmp_ln141_fu_600_p2 = ap_const_lv1_0) and (icmp_ln61_10_reg_1009 = ap_const_lv1_0)) or ((icmp_ln144_fu_606_p2 = ap_const_lv1_0) and (icmp_ln141_fu_600_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln61_3_fu_582_p2))))) then
                tmp_reg_1036 <= diff_p_fu_588_p2(31 downto 31);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln92_fu_753_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state24))) then
                xor_ln92_reg_1116 <= xor_ln92_fu_759_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, icmp_ln61_fu_496_p2, icmp_ln61_reg_991, and_ln61_fu_536_p2, ap_CS_fsm_state3, icmp_ln61_10_reg_1009, and_ln61_3_fu_582_p2, ap_CS_fsm_state4, icmp_ln141_fu_600_p2, icmp_ln144_fu_606_p2, tmp_fu_612_p3, icmp_ln116_fu_626_p2, icmp_ln116_reg_1045, ap_CS_fsm_state6, tmp_98_fu_660_p3, ap_CS_fsm_state11, ap_CS_fsm_state21, and_ln77_fu_739_p2, ap_CS_fsm_state22, ap_CS_fsm_state24, icmp_ln92_fu_753_p2, icmp_ln92_reg_1112, ap_CS_fsm_state26, icmp_ln104_fu_805_p2, grp_p_sum_1_fu_381_ap_done, grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393_ap_done, grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_403_ap_done, grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417_ap_done, ap_CS_fsm_state23, ap_CS_fsm_state25, ap_CS_fsm_state27)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln61_fu_496_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln61_fu_496_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and ((ap_const_lv1_0 = and_ln61_fu_536_p2) or (icmp_ln61_reg_991 = ap_const_lv1_0)))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state28;
                end if;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (((icmp_ln116_fu_626_p2 = ap_const_lv1_0) and (tmp_fu_612_p3 = ap_const_lv1_1) and (icmp_ln144_fu_606_p2 = ap_const_lv1_0) and (icmp_ln141_fu_600_p2 = ap_const_lv1_0) and (icmp_ln61_10_reg_1009 = ap_const_lv1_0)) or ((icmp_ln116_fu_626_p2 = ap_const_lv1_0) and (tmp_fu_612_p3 = ap_const_lv1_1) and (icmp_ln144_fu_606_p2 = ap_const_lv1_0) and (icmp_ln141_fu_600_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln61_3_fu_582_p2))))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (((icmp_ln116_fu_626_p2 = ap_const_lv1_1) and (tmp_fu_612_p3 = ap_const_lv1_1) and (icmp_ln144_fu_606_p2 = ap_const_lv1_0) and (icmp_ln141_fu_600_p2 = ap_const_lv1_0) and (icmp_ln61_10_reg_1009 = ap_const_lv1_0)) or ((icmp_ln116_fu_626_p2 = ap_const_lv1_1) and (tmp_fu_612_p3 = ap_const_lv1_1) and (icmp_ln144_fu_606_p2 = ap_const_lv1_0) and (icmp_ln141_fu_600_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln61_3_fu_582_p2))))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (((tmp_fu_612_p3 = ap_const_lv1_0) and (icmp_ln144_fu_606_p2 = ap_const_lv1_0) and (icmp_ln141_fu_600_p2 = ap_const_lv1_0) and (icmp_ln61_10_reg_1009 = ap_const_lv1_0)) or ((tmp_fu_612_p3 = ap_const_lv1_0) and (icmp_ln144_fu_606_p2 = ap_const_lv1_0) and (icmp_ln141_fu_600_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln61_3_fu_582_p2))))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (((icmp_ln144_fu_606_p2 = ap_const_lv1_1) and (icmp_ln141_fu_600_p2 = ap_const_lv1_0) and (icmp_ln61_10_reg_1009 = ap_const_lv1_0)) or ((icmp_ln144_fu_606_p2 = ap_const_lv1_1) and (icmp_ln141_fu_600_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln61_3_fu_582_p2))))) then
                    ap_NS_fsm <= ap_ST_fsm_state28;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (((icmp_ln141_fu_600_p2 = ap_const_lv1_1) and (icmp_ln61_10_reg_1009 = ap_const_lv1_0)) or ((icmp_ln141_fu_600_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln61_3_fu_582_p2))))) then
                    ap_NS_fsm <= ap_ST_fsm_state29;
                else
                    ap_NS_fsm <= ap_ST_fsm_state31;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((grp_p_sum_1_fu_381_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state28;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if (((tmp_98_fu_660_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state21) and (icmp_ln116_reg_1045 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state28;
                else
                    ap_NS_fsm <= ap_ST_fsm_state22;
                end if;
            when ap_ST_fsm_state22 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state22) and (ap_const_lv1_0 = and_ln77_fu_739_p2))) then
                    ap_NS_fsm <= ap_ST_fsm_state28;
                else
                    ap_NS_fsm <= ap_ST_fsm_state23;
                end if;
            when ap_ST_fsm_state23 => 
                if (((grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state23))) then
                    ap_NS_fsm <= ap_ST_fsm_state24;
                else
                    ap_NS_fsm <= ap_ST_fsm_state23;
                end if;
            when ap_ST_fsm_state24 => 
                if (((icmp_ln92_fu_753_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state24))) then
                    ap_NS_fsm <= ap_ST_fsm_state26;
                else
                    ap_NS_fsm <= ap_ST_fsm_state25;
                end if;
            when ap_ST_fsm_state25 => 
                if (((grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_403_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state25))) then
                    ap_NS_fsm <= ap_ST_fsm_state26;
                else
                    ap_NS_fsm <= ap_ST_fsm_state25;
                end if;
            when ap_ST_fsm_state26 => 
                if (((icmp_ln104_fu_805_p2 = ap_const_lv1_1) and (icmp_ln92_reg_1112 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state26))) then
                    ap_NS_fsm <= ap_ST_fsm_state28;
                else
                    ap_NS_fsm <= ap_ST_fsm_state27;
                end if;
            when ap_ST_fsm_state27 => 
                if (((grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state27))) then
                    ap_NS_fsm <= ap_ST_fsm_state28;
                else
                    ap_NS_fsm <= ap_ST_fsm_state27;
                end if;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln104_fu_821_p2 <= std_logic_vector(unsigned(zext_ln104_fu_811_p1) + unsigned(ap_const_lv3_1));
    add_ln117_1_fu_680_p2 <= std_logic_vector(unsigned(sub_ln61_reg_968) + unsigned(select_ln117_fu_672_p3));
    add_ln117_2_fu_693_p2 <= std_logic_vector(unsigned(sub_ln61_reg_968) + unsigned(zext_ln117_2_fu_690_p1));
    add_ln117_fu_634_p2 <= std_logic_vector(unsigned(sub_ln61_reg_968) + unsigned(sext_ln117_fu_630_p1));
    add_ln136_1_fu_485_p2 <= std_logic_vector(unsigned(sub_ln61_fu_463_p2) + unsigned(ap_const_lv6_2));
    add_ln136_fu_474_p2 <= std_logic_vector(unsigned(sub_ln61_fu_463_p2) + unsigned(ap_const_lv6_1));
    and_ln61_3_fu_582_p2 <= (or_ln61_2_fu_576_p2 and grp_fu_12733_p_dout0);
    and_ln61_fu_536_p2 <= (or_ln61_fu_532_p2 and grp_fu_12733_p_dout0);
    and_ln77_fu_739_p2 <= (or_ln77_fu_733_p2 and grp_fu_12733_p_dout0);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state28 <= ap_CS_fsm(27);
    ap_CS_fsm_state29 <= ap_CS_fsm(28);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state30 <= ap_CS_fsm(29);
    ap_CS_fsm_state31 <= ap_CS_fsm(30);
    ap_CS_fsm_state32 <= ap_CS_fsm(31);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;

    ap_ST_fsm_state23_blk_assign_proc : process(grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393_ap_done)
    begin
        if ((grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state23_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state23_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state24_blk <= ap_const_logic_0;

    ap_ST_fsm_state25_blk_assign_proc : process(grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_403_ap_done)
    begin
        if ((grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_403_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state25_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state25_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state26_blk <= ap_const_logic_0;

    ap_ST_fsm_state27_blk_assign_proc : process(grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417_ap_done)
    begin
        if ((grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state27_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state27_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state28_blk <= ap_const_logic_0;
    ap_ST_fsm_state29_blk <= ap_const_logic_0;
    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state30_blk <= ap_const_logic_0;
    ap_ST_fsm_state31_blk <= ap_const_logic_0;
    ap_ST_fsm_state32_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_p_sum_1_fu_381_ap_done)
    begin
        if ((grp_p_sum_1_fu_381_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state28)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state28) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_agg_result_01_4_phi_fu_360_p18_assign_proc : process(icmp_ln61_reg_991, and_ln61_reg_1005, icmp_ln61_10_reg_1009, and_ln61_3_reg_1013, icmp_ln141_reg_1028, icmp_ln144_reg_1032, tmp_reg_1036, icmp_ln116_reg_1045, and_ln77_reg_1102, icmp_ln92_reg_1112, icmp_ln104_reg_1136, agg_result_01_0_reg_273, ap_CS_fsm_state28, agg_result_01_4_reg_357)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state28) and (((((((((icmp_ln104_reg_1136 = ap_const_lv1_0) and (icmp_ln116_reg_1045 = ap_const_lv1_1) and (tmp_reg_1036 = ap_const_lv1_1) and (icmp_ln144_reg_1032 = ap_const_lv1_0) and (icmp_ln141_reg_1028 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln61_3_reg_1013) and (ap_const_lv1_0 = and_ln61_reg_1005) and (ap_const_lv1_1 = and_ln77_reg_1102)) or ((icmp_ln92_reg_1112 = ap_const_lv1_0) and (icmp_ln116_reg_1045 = ap_const_lv1_1) and (tmp_reg_1036 = ap_const_lv1_1) and (icmp_ln144_reg_1032 = ap_const_lv1_0) and (icmp_ln141_reg_1028 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln61_3_reg_1013) and (ap_const_lv1_0 = and_ln61_reg_1005) and (ap_const_lv1_1 = and_ln77_reg_1102))) or ((icmp_ln104_reg_1136 = ap_const_lv1_0) and (icmp_ln116_reg_1045 = ap_const_lv1_1) and (tmp_reg_1036 = ap_const_lv1_1) and (icmp_ln144_reg_1032 = ap_const_lv1_0) and (icmp_ln141_reg_1028 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln61_reg_1005) and (icmp_ln61_10_reg_1009 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_reg_1102))) or ((icmp_ln92_reg_1112 = ap_const_lv1_0) and (icmp_ln116_reg_1045 = ap_const_lv1_1) and (tmp_reg_1036 = ap_const_lv1_1) and (icmp_ln144_reg_1032 = ap_const_lv1_0) and (icmp_ln141_reg_1028 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln61_reg_1005) and (icmp_ln61_10_reg_1009 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_reg_1102))) or ((icmp_ln104_reg_1136 = ap_const_lv1_0) and (icmp_ln116_reg_1045 = ap_const_lv1_1) and (tmp_reg_1036 = ap_const_lv1_1) and (icmp_ln144_reg_1032 = ap_const_lv1_0) and (icmp_ln141_reg_1028 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln61_3_reg_1013) and (ap_const_lv1_1 = and_ln77_reg_1102) and (icmp_ln61_reg_991 = ap_const_lv1_0))) or ((icmp_ln92_reg_1112 = ap_const_lv1_0) and (icmp_ln116_reg_1045 = ap_const_lv1_1) and (tmp_reg_1036 = ap_const_lv1_1) and (icmp_ln144_reg_1032 = ap_const_lv1_0) and (icmp_ln141_reg_1028 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln61_3_reg_1013) and (ap_const_lv1_1 = and_ln77_reg_1102) and (icmp_ln61_reg_991 = ap_const_lv1_0))) or ((icmp_ln104_reg_1136 = ap_const_lv1_0) and (icmp_ln116_reg_1045 = ap_const_lv1_1) and (tmp_reg_1036 = ap_const_lv1_1) and (icmp_ln144_reg_1032 = ap_const_lv1_0) and (icmp_ln141_reg_1028 = ap_const_lv1_0) and (icmp_ln61_10_reg_1009 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_reg_1102) and (icmp_ln61_reg_991 = ap_const_lv1_0))) or ((icmp_ln92_reg_1112 = ap_const_lv1_0) and (icmp_ln116_reg_1045 = ap_const_lv1_1) and (tmp_reg_1036 = ap_const_lv1_1) and (icmp_ln144_reg_1032 = ap_const_lv1_0) and (icmp_ln141_reg_1028 = ap_const_lv1_0) and (icmp_ln61_10_reg_1009 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_reg_1102) and (icmp_ln61_reg_991 = ap_const_lv1_0))))) then 
            ap_phi_mux_agg_result_01_4_phi_fu_360_p18 <= agg_result_01_0_reg_273;
        else 
            ap_phi_mux_agg_result_01_4_phi_fu_360_p18 <= agg_result_01_4_reg_357;
        end if; 
    end process;

    ap_phi_mux_agg_result_112_5_phi_fu_222_p4 <= agg_result_112_5_reg_219;

    ap_phi_mux_agg_result_112_6_phi_fu_312_p18_assign_proc : process(icmp_ln61_reg_991, and_ln61_reg_1005, icmp_ln61_10_reg_1009, and_ln61_3_reg_1013, icmp_ln141_reg_1028, icmp_ln144_reg_1032, tmp_reg_1036, icmp_ln116_reg_1045, and_ln77_reg_1102, icmp_ln92_reg_1112, icmp_ln104_reg_1136, grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417_agg_result_112_3_out, ap_CS_fsm_state28, agg_result_112_6_reg_309)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state28) and (((((((((icmp_ln104_reg_1136 = ap_const_lv1_0) and (icmp_ln116_reg_1045 = ap_const_lv1_1) and (tmp_reg_1036 = ap_const_lv1_1) and (icmp_ln144_reg_1032 = ap_const_lv1_0) and (icmp_ln141_reg_1028 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln61_3_reg_1013) and (ap_const_lv1_0 = and_ln61_reg_1005) and (ap_const_lv1_1 = and_ln77_reg_1102)) or ((icmp_ln92_reg_1112 = ap_const_lv1_0) and (icmp_ln116_reg_1045 = ap_const_lv1_1) and (tmp_reg_1036 = ap_const_lv1_1) and (icmp_ln144_reg_1032 = ap_const_lv1_0) and (icmp_ln141_reg_1028 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln61_3_reg_1013) and (ap_const_lv1_0 = and_ln61_reg_1005) and (ap_const_lv1_1 = and_ln77_reg_1102))) or ((icmp_ln104_reg_1136 = ap_const_lv1_0) and (icmp_ln116_reg_1045 = ap_const_lv1_1) and (tmp_reg_1036 = ap_const_lv1_1) and (icmp_ln144_reg_1032 = ap_const_lv1_0) and (icmp_ln141_reg_1028 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln61_reg_1005) and (icmp_ln61_10_reg_1009 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_reg_1102))) or ((icmp_ln92_reg_1112 = ap_const_lv1_0) and (icmp_ln116_reg_1045 = ap_const_lv1_1) and (tmp_reg_1036 = ap_const_lv1_1) and (icmp_ln144_reg_1032 = ap_const_lv1_0) and (icmp_ln141_reg_1028 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln61_reg_1005) and (icmp_ln61_10_reg_1009 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_reg_1102))) or ((icmp_ln104_reg_1136 = ap_const_lv1_0) and (icmp_ln116_reg_1045 = ap_const_lv1_1) and (tmp_reg_1036 = ap_const_lv1_1) and (icmp_ln144_reg_1032 = ap_const_lv1_0) and (icmp_ln141_reg_1028 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln61_3_reg_1013) and (ap_const_lv1_1 = and_ln77_reg_1102) and (icmp_ln61_reg_991 = ap_const_lv1_0))) or ((icmp_ln92_reg_1112 = ap_const_lv1_0) and (icmp_ln116_reg_1045 = ap_const_lv1_1) and (tmp_reg_1036 = ap_const_lv1_1) and (icmp_ln144_reg_1032 = ap_const_lv1_0) and (icmp_ln141_reg_1028 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln61_3_reg_1013) and (ap_const_lv1_1 = and_ln77_reg_1102) and (icmp_ln61_reg_991 = ap_const_lv1_0))) or ((icmp_ln104_reg_1136 = ap_const_lv1_0) and (icmp_ln116_reg_1045 = ap_const_lv1_1) and (tmp_reg_1036 = ap_const_lv1_1) and (icmp_ln144_reg_1032 = ap_const_lv1_0) and (icmp_ln141_reg_1028 = ap_const_lv1_0) and (icmp_ln61_10_reg_1009 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_reg_1102) and (icmp_ln61_reg_991 = ap_const_lv1_0))) or ((icmp_ln92_reg_1112 = ap_const_lv1_0) and (icmp_ln116_reg_1045 = ap_const_lv1_1) and (tmp_reg_1036 = ap_const_lv1_1) and (icmp_ln144_reg_1032 = ap_const_lv1_0) and (icmp_ln141_reg_1028 = ap_const_lv1_0) and (icmp_ln61_10_reg_1009 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_reg_1102) and (icmp_ln61_reg_991 = ap_const_lv1_0))))) then 
            ap_phi_mux_agg_result_112_6_phi_fu_312_p18 <= grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417_agg_result_112_3_out;
        else 
            ap_phi_mux_agg_result_112_6_phi_fu_312_p18 <= agg_result_112_6_reg_309;
        end if; 
    end process;


    ap_phi_mux_agg_result_12_5_phi_fu_337_p18_assign_proc : process(icmp_ln61_reg_991, and_ln61_reg_1005, icmp_ln61_10_reg_1009, and_ln61_3_reg_1013, icmp_ln141_reg_1028, icmp_ln144_reg_1032, tmp_reg_1036, icmp_ln116_reg_1045, and_ln77_reg_1102, icmp_ln92_reg_1112, icmp_ln104_reg_1136, grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417_agg_result_12_3_out, ap_CS_fsm_state28, agg_result_12_5_reg_334)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state28) and (((((((((icmp_ln104_reg_1136 = ap_const_lv1_0) and (icmp_ln116_reg_1045 = ap_const_lv1_1) and (tmp_reg_1036 = ap_const_lv1_1) and (icmp_ln144_reg_1032 = ap_const_lv1_0) and (icmp_ln141_reg_1028 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln61_3_reg_1013) and (ap_const_lv1_0 = and_ln61_reg_1005) and (ap_const_lv1_1 = and_ln77_reg_1102)) or ((icmp_ln92_reg_1112 = ap_const_lv1_0) and (icmp_ln116_reg_1045 = ap_const_lv1_1) and (tmp_reg_1036 = ap_const_lv1_1) and (icmp_ln144_reg_1032 = ap_const_lv1_0) and (icmp_ln141_reg_1028 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln61_3_reg_1013) and (ap_const_lv1_0 = and_ln61_reg_1005) and (ap_const_lv1_1 = and_ln77_reg_1102))) or ((icmp_ln104_reg_1136 = ap_const_lv1_0) and (icmp_ln116_reg_1045 = ap_const_lv1_1) and (tmp_reg_1036 = ap_const_lv1_1) and (icmp_ln144_reg_1032 = ap_const_lv1_0) and (icmp_ln141_reg_1028 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln61_reg_1005) and (icmp_ln61_10_reg_1009 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_reg_1102))) or ((icmp_ln92_reg_1112 = ap_const_lv1_0) and (icmp_ln116_reg_1045 = ap_const_lv1_1) and (tmp_reg_1036 = ap_const_lv1_1) and (icmp_ln144_reg_1032 = ap_const_lv1_0) and (icmp_ln141_reg_1028 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln61_reg_1005) and (icmp_ln61_10_reg_1009 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_reg_1102))) or ((icmp_ln104_reg_1136 = ap_const_lv1_0) and (icmp_ln116_reg_1045 = ap_const_lv1_1) and (tmp_reg_1036 = ap_const_lv1_1) and (icmp_ln144_reg_1032 = ap_const_lv1_0) and (icmp_ln141_reg_1028 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln61_3_reg_1013) and (ap_const_lv1_1 = and_ln77_reg_1102) and (icmp_ln61_reg_991 = ap_const_lv1_0))) or ((icmp_ln92_reg_1112 = ap_const_lv1_0) and (icmp_ln116_reg_1045 = ap_const_lv1_1) and (tmp_reg_1036 = ap_const_lv1_1) and (icmp_ln144_reg_1032 = ap_const_lv1_0) and (icmp_ln141_reg_1028 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln61_3_reg_1013) and (ap_const_lv1_1 = and_ln77_reg_1102) and (icmp_ln61_reg_991 = ap_const_lv1_0))) or ((icmp_ln104_reg_1136 = ap_const_lv1_0) and (icmp_ln116_reg_1045 = ap_const_lv1_1) and (tmp_reg_1036 = ap_const_lv1_1) and (icmp_ln144_reg_1032 = ap_const_lv1_0) and (icmp_ln141_reg_1028 = ap_const_lv1_0) and (icmp_ln61_10_reg_1009 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_reg_1102) and (icmp_ln61_reg_991 = ap_const_lv1_0))) or ((icmp_ln92_reg_1112 = ap_const_lv1_0) and (icmp_ln116_reg_1045 = ap_const_lv1_1) and (tmp_reg_1036 = ap_const_lv1_1) and (icmp_ln144_reg_1032 = ap_const_lv1_0) and (icmp_ln141_reg_1028 = ap_const_lv1_0) and (icmp_ln61_10_reg_1009 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_reg_1102) and (icmp_ln61_reg_991 = ap_const_lv1_0))))) then 
            ap_phi_mux_agg_result_12_5_phi_fu_337_p18 <= grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417_agg_result_12_3_out;
        else 
            ap_phi_mux_agg_result_12_5_phi_fu_337_p18 <= agg_result_12_5_reg_334;
        end if; 
    end process;


    ap_phi_mux_agg_result_1_6_phi_fu_287_p18_assign_proc : process(icmp_ln61_reg_991, and_ln61_reg_1005, icmp_ln61_10_reg_1009, and_ln61_3_reg_1013, icmp_ln141_reg_1028, icmp_ln144_reg_1032, tmp_reg_1036, icmp_ln116_reg_1045, and_ln77_reg_1102, icmp_ln92_reg_1112, icmp_ln104_reg_1136, grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417_agg_result_1_4_out, agg_result_1_6_reg_284, ap_CS_fsm_state28)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state28) and (((((((((icmp_ln104_reg_1136 = ap_const_lv1_0) and (icmp_ln116_reg_1045 = ap_const_lv1_1) and (tmp_reg_1036 = ap_const_lv1_1) and (icmp_ln144_reg_1032 = ap_const_lv1_0) and (icmp_ln141_reg_1028 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln61_3_reg_1013) and (ap_const_lv1_0 = and_ln61_reg_1005) and (ap_const_lv1_1 = and_ln77_reg_1102)) or ((icmp_ln92_reg_1112 = ap_const_lv1_0) and (icmp_ln116_reg_1045 = ap_const_lv1_1) and (tmp_reg_1036 = ap_const_lv1_1) and (icmp_ln144_reg_1032 = ap_const_lv1_0) and (icmp_ln141_reg_1028 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln61_3_reg_1013) and (ap_const_lv1_0 = and_ln61_reg_1005) and (ap_const_lv1_1 = and_ln77_reg_1102))) or ((icmp_ln104_reg_1136 = ap_const_lv1_0) and (icmp_ln116_reg_1045 = ap_const_lv1_1) and (tmp_reg_1036 = ap_const_lv1_1) and (icmp_ln144_reg_1032 = ap_const_lv1_0) and (icmp_ln141_reg_1028 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln61_reg_1005) and (icmp_ln61_10_reg_1009 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_reg_1102))) or ((icmp_ln92_reg_1112 = ap_const_lv1_0) and (icmp_ln116_reg_1045 = ap_const_lv1_1) and (tmp_reg_1036 = ap_const_lv1_1) and (icmp_ln144_reg_1032 = ap_const_lv1_0) and (icmp_ln141_reg_1028 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln61_reg_1005) and (icmp_ln61_10_reg_1009 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_reg_1102))) or ((icmp_ln104_reg_1136 = ap_const_lv1_0) and (icmp_ln116_reg_1045 = ap_const_lv1_1) and (tmp_reg_1036 = ap_const_lv1_1) and (icmp_ln144_reg_1032 = ap_const_lv1_0) and (icmp_ln141_reg_1028 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln61_3_reg_1013) and (ap_const_lv1_1 = and_ln77_reg_1102) and (icmp_ln61_reg_991 = ap_const_lv1_0))) or ((icmp_ln92_reg_1112 = ap_const_lv1_0) and (icmp_ln116_reg_1045 = ap_const_lv1_1) and (tmp_reg_1036 = ap_const_lv1_1) and (icmp_ln144_reg_1032 = ap_const_lv1_0) and (icmp_ln141_reg_1028 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln61_3_reg_1013) and (ap_const_lv1_1 = and_ln77_reg_1102) and (icmp_ln61_reg_991 = ap_const_lv1_0))) or ((icmp_ln104_reg_1136 = ap_const_lv1_0) and (icmp_ln116_reg_1045 = ap_const_lv1_1) and (tmp_reg_1036 = ap_const_lv1_1) and (icmp_ln144_reg_1032 = ap_const_lv1_0) and (icmp_ln141_reg_1028 = ap_const_lv1_0) and (icmp_ln61_10_reg_1009 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_reg_1102) and (icmp_ln61_reg_991 = ap_const_lv1_0))) or ((icmp_ln92_reg_1112 = ap_const_lv1_0) and (icmp_ln116_reg_1045 = ap_const_lv1_1) and (tmp_reg_1036 = ap_const_lv1_1) and (icmp_ln144_reg_1032 = ap_const_lv1_0) and (icmp_ln141_reg_1028 = ap_const_lv1_0) and (icmp_ln61_10_reg_1009 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_reg_1102) and (icmp_ln61_reg_991 = ap_const_lv1_0))))) then 
            ap_phi_mux_agg_result_1_6_phi_fu_287_p18 <= grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417_agg_result_1_4_out;
        else 
            ap_phi_mux_agg_result_1_6_phi_fu_287_p18 <= agg_result_1_6_reg_284;
        end if; 
    end process;


    ap_phi_mux_base_0_lcssa_i_i1720_phi_fu_265_p4_assign_proc : process(icmp_ln92_reg_1112, ap_CS_fsm_state26, icmp_ln104_fu_805_p2, base_0_lcssa_i_i1720_reg_261, base_fu_783_p2)
    begin
        if (((icmp_ln104_fu_805_p2 = ap_const_lv1_0) and (icmp_ln92_reg_1112 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state26))) then 
            ap_phi_mux_base_0_lcssa_i_i1720_phi_fu_265_p4 <= base_fu_783_p2;
        else 
            ap_phi_mux_base_0_lcssa_i_i1720_phi_fu_265_p4 <= base_0_lcssa_i_i1720_reg_261;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_return_0_assign_proc : process(ap_CS_fsm_state28, ap_phi_mux_agg_result_01_4_phi_fu_360_p18, ap_return_0_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            ap_return_0 <= ap_phi_mux_agg_result_01_4_phi_fu_360_p18;
        else 
            ap_return_0 <= ap_return_0_preg;
        end if; 
    end process;


    ap_return_1_assign_proc : process(ap_phi_mux_agg_result_1_6_phi_fu_287_p18, ap_CS_fsm_state28, ap_return_1_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            ap_return_1 <= ap_phi_mux_agg_result_1_6_phi_fu_287_p18;
        else 
            ap_return_1 <= ap_return_1_preg;
        end if; 
    end process;


    ap_return_2_assign_proc : process(ap_CS_fsm_state28, ap_phi_mux_agg_result_112_6_phi_fu_312_p18, ap_return_2_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            ap_return_2 <= ap_phi_mux_agg_result_112_6_phi_fu_312_p18;
        else 
            ap_return_2 <= ap_return_2_preg;
        end if; 
    end process;


    ap_return_3_assign_proc : process(ap_CS_fsm_state28, ap_phi_mux_agg_result_12_5_phi_fu_337_p18, ap_return_3_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            ap_return_3 <= ap_phi_mux_agg_result_12_5_phi_fu_337_p18;
        else 
            ap_return_3 <= ap_return_3_preg;
        end if; 
    end process;

    base_fu_783_p2 <= std_logic_vector(unsigned(sub_ln92_fu_778_p2) + unsigned(ap_const_lv2_1));
    bitcast_ln61_2_fu_547_p1 <= p_read3;
    bitcast_ln61_fu_502_p1 <= this_1_q0;
    bitcast_ln77_fu_703_p1 <= agg_result_1_0_reg_209;
    diff_p_1_fu_620_p2 <= std_logic_vector(unsigned(ap_const_lv2_0) - unsigned(trunc_ln138_fu_592_p1));
    diff_p_fu_588_p2 <= std_logic_vector(unsigned(this_p_read) - unsigned(b_p_read));
    empty_fu_748_p1 <= grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393_idx_tmp_out(2 - 1 downto 0);

    grp_fu_1175_ce_assign_proc : process(ap_CS_fsm_state6, grp_p_sum_1_fu_381_grp_fu_1175_p_ce, grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393_grp_fu_1175_p_ce, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_1175_ce <= grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393_grp_fu_1175_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_1175_ce <= grp_p_sum_1_fu_381_grp_fu_1175_p_ce;
        else 
            grp_fu_1175_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1175_opcode_assign_proc : process(ap_CS_fsm_state6, grp_p_sum_1_fu_381_grp_fu_1175_p_opcode, grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393_grp_fu_1175_p_opcode, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_1175_opcode <= grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393_grp_fu_1175_p_opcode;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_1175_opcode <= grp_p_sum_1_fu_381_grp_fu_1175_p_opcode;
        else 
            grp_fu_1175_opcode <= "XXXXX";
        end if; 
    end process;


    grp_fu_1175_p0_assign_proc : process(ap_CS_fsm_state6, grp_p_sum_1_fu_381_grp_fu_1175_p_din0, grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393_grp_fu_1175_p_din0, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_1175_p0 <= grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393_grp_fu_1175_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_1175_p0 <= grp_p_sum_1_fu_381_grp_fu_1175_p_din0;
        else 
            grp_fu_1175_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1175_p1_assign_proc : process(ap_CS_fsm_state6, grp_p_sum_1_fu_381_grp_fu_1175_p_din1, grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393_grp_fu_1175_p_din1, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_1175_p1 <= grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393_grp_fu_1175_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_1175_p1 <= grp_p_sum_1_fu_381_grp_fu_1175_p_din1;
        else 
            grp_fu_1175_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_12725_p_ce <= grp_fu_433_ce;
    grp_fu_12725_p_din0 <= grp_fu_433_p0;
    grp_fu_12725_p_din1 <= grp_fu_433_p1;
    grp_fu_12725_p_opcode <= ap_const_lv2_0;
    grp_fu_12733_p_ce <= grp_fu_438_ce;
    grp_fu_12733_p_din0 <= grp_fu_438_p0;
    grp_fu_12733_p_din1 <= grp_fu_438_p1;
    grp_fu_12733_p_opcode <= grp_fu_438_opcode;
    grp_fu_4235_p_ce <= grp_fu_1175_ce;
    grp_fu_4235_p_din0 <= grp_fu_1175_p0;
    grp_fu_4235_p_din1 <= grp_fu_1175_p1;
    grp_fu_4235_p_opcode <= grp_fu_1175_opcode;

    grp_fu_433_ce_assign_proc : process(ap_CS_fsm_state6, grp_p_sum_1_fu_381_grp_fu_433_p_ce)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_433_ce <= grp_p_sum_1_fu_381_grp_fu_433_p_ce;
        else 
            grp_fu_433_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_433_p0_assign_proc : process(reg_445, ap_CS_fsm_state6, grp_p_sum_1_fu_381_grp_fu_433_p_din0, ap_CS_fsm_state8, ap_CS_fsm_state13, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_433_p0 <= grp_p_sum_1_fu_381_grp_fu_433_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_fu_433_p0 <= reg_445;
        else 
            grp_fu_433_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_433_p1_assign_proc : process(p_read3, p_read14, p_read25, ap_CS_fsm_state6, grp_p_sum_1_fu_381_grp_fu_433_p_din1, ap_CS_fsm_state8, ap_CS_fsm_state13, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_433_p1 <= grp_p_sum_1_fu_381_grp_fu_433_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_fu_433_p1 <= p_read25;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_433_p1 <= p_read14;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_433_p1 <= p_read3;
        else 
            grp_fu_433_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_438_ce_assign_proc : process(ap_CS_fsm_state6, grp_p_sum_1_fu_381_grp_fu_438_p_ce)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_438_ce <= grp_p_sum_1_fu_381_grp_fu_438_p_ce;
        else 
            grp_fu_438_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_438_opcode_assign_proc : process(ap_CS_fsm_state2, icmp_ln61_reg_991, and_ln61_fu_536_p2, ap_CS_fsm_state3, icmp_ln61_10_fu_542_p2, icmp_ln116_reg_1045, ap_CS_fsm_state6, ap_CS_fsm_state21, grp_p_sum_1_fu_381_grp_fu_438_p_opcode)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_438_opcode <= grp_p_sum_1_fu_381_grp_fu_438_p_opcode;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_logic_1 = ap_CS_fsm_state21) and (icmp_ln116_reg_1045 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state3) and (((icmp_ln61_10_fu_542_p2 = ap_const_lv1_1) and (icmp_ln61_reg_991 = ap_const_lv1_0)) or ((ap_const_lv1_0 = and_ln61_fu_536_p2) and (icmp_ln61_10_fu_542_p2 = ap_const_lv1_1)))))) then 
            grp_fu_438_opcode <= ap_const_lv5_1;
        else 
            grp_fu_438_opcode <= "XXXXX";
        end if; 
    end process;


    grp_fu_438_p0_assign_proc : process(this_1_q0, p_read3, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state6, ap_CS_fsm_state21, grp_p_sum_1_fu_381_grp_fu_438_p_din0, agg_result_1_0_reg_209)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_438_p0 <= grp_p_sum_1_fu_381_grp_fu_438_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_438_p0 <= agg_result_1_0_reg_209;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_438_p0 <= p_read3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_438_p0 <= this_1_q0;
        else 
            grp_fu_438_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_438_p1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state6, ap_CS_fsm_state21, grp_p_sum_1_fu_381_grp_fu_438_p_din1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_438_p1 <= grp_p_sum_1_fu_381_grp_fu_438_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            grp_fu_438_p1 <= ap_const_lv32_0;
        else 
            grp_fu_438_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417_ap_start <= grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417_ap_start_reg;
    grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393_ap_start <= grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393_ap_start_reg;
    grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_403_ap_start <= grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_403_ap_start_reg;
    grp_p_sum_1_fu_381_ap_start <= grp_p_sum_1_fu_381_ap_start_reg;
    icmp_ln104_4_fu_815_p2 <= "0" when (ap_phi_mux_base_0_lcssa_i_i1720_phi_fu_265_p4 = ap_const_lv2_3) else "1";
    icmp_ln104_fu_805_p2 <= "1" when (base_fu_783_p2 = ap_const_lv2_3) else "0";
    icmp_ln116_fu_626_p2 <= "1" when (this_p_read = b_p_read) else "0";
    icmp_ln141_fu_600_p2 <= "1" when (signed(diff_p_fu_588_p2) > signed(ap_const_lv32_2)) else "0";
    icmp_ln144_fu_606_p2 <= "1" when (signed(diff_p_fu_588_p2) < signed(ap_const_lv32_FFFFFFFE)) else "0";
    icmp_ln61_10_fu_542_p2 <= "1" when (b_p_read = ap_const_lv32_0) else "0";
    icmp_ln61_12_fu_520_p2 <= "0" when (tmp_s_fu_506_p4 = ap_const_lv8_FF) else "1";
    icmp_ln61_13_fu_526_p2 <= "1" when (trunc_ln61_fu_516_p1 = ap_const_lv23_0) else "0";
    icmp_ln61_14_fu_564_p2 <= "0" when (tmp_90_fu_550_p4 = ap_const_lv8_FF) else "1";
    icmp_ln61_15_fu_570_p2 <= "1" when (trunc_ln61_2_fu_560_p1 = ap_const_lv23_0) else "0";
    icmp_ln61_fu_496_p2 <= "1" when (this_p_read = ap_const_lv32_0) else "0";
    icmp_ln77_4_fu_727_p2 <= "1" when (trunc_ln77_fu_717_p1 = ap_const_lv23_0) else "0";
    icmp_ln77_fu_721_p2 <= "0" when (tmp_95_fu_707_p4 = ap_const_lv8_FF) else "1";
    icmp_ln92_fu_753_p2 <= "1" when (unsigned(grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393_idx_tmp_out) < unsigned(ap_const_lv32_3)) else "0";
    or_ln61_2_fu_576_p2 <= (icmp_ln61_15_fu_570_p2 or icmp_ln61_14_fu_564_p2);
    or_ln61_fu_532_p2 <= (icmp_ln61_13_reg_1000 or icmp_ln61_12_reg_995);
    or_ln77_fu_733_p2 <= (icmp_ln77_fu_721_p2 or icmp_ln77_4_fu_727_p2);
    select_ln104_fu_827_p3 <= 
        ap_const_lv3_3 when (icmp_ln104_4_fu_815_p2(0) = '1') else 
        add_ln104_fu_821_p2;
    select_ln117_fu_672_p3 <= 
        ap_const_lv6_3F when (xor_ln117_fu_667_p2(0) = '1') else 
        ap_const_lv6_0;
        sext_ln100_fu_796_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(xor_ln100_fu_790_p2),32));

        sext_ln117_fu_630_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln138_fu_592_p1),6));

    sub_ln61_fu_463_p2 <= std_logic_vector(unsigned(tmp_97_fu_455_p3) - unsigned(zext_ln61_fu_451_p1));
    sub_ln92_fu_778_p2 <= std_logic_vector(signed(ap_const_lv2_2) - signed(empty_reg_1106));

    this_1_address0_assign_proc : process(ap_CS_fsm_state1, this_1_addr_4_reg_986, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state11, ap_CS_fsm_state16, grp_p_sum_1_fu_381_a_1_address0, zext_ln61_4_fu_469_p1, zext_ln117_fu_639_p1, zext_ln117_1_fu_685_p1, zext_ln117_3_fu_698_p1, ap_CS_fsm_state29, ap_CS_fsm_state31)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            this_1_address0 <= this_1_addr_4_reg_986;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            this_1_address0 <= zext_ln117_3_fu_698_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            this_1_address0 <= zext_ln117_1_fu_685_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            this_1_address0 <= zext_ln117_fu_639_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            this_1_address0 <= zext_ln61_4_fu_469_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            this_1_address0 <= grp_p_sum_1_fu_381_a_1_address0;
        else 
            this_1_address0 <= "XXXXXX";
        end if; 
    end process;


    this_1_address1_assign_proc : process(this_1_addr_3_reg_981, ap_CS_fsm_state6, grp_p_sum_1_fu_381_a_1_address1, ap_CS_fsm_state29, ap_CS_fsm_state31)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            this_1_address1 <= this_1_addr_3_reg_981;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            this_1_address1 <= grp_p_sum_1_fu_381_a_1_address1;
        else 
            this_1_address1 <= "XXXXXX";
        end if; 
    end process;

    this_1_address2 <= this_1_addr_reg_975;

    this_1_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state11, ap_CS_fsm_state16, grp_p_sum_1_fu_381_a_1_ce0, ap_CS_fsm_state29, ap_CS_fsm_state31)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            this_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            this_1_ce0 <= grp_p_sum_1_fu_381_a_1_ce0;
        else 
            this_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    this_1_ce1_assign_proc : process(ap_CS_fsm_state6, grp_p_sum_1_fu_381_a_1_ce1, ap_CS_fsm_state29, ap_CS_fsm_state31)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            this_1_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            this_1_ce1 <= grp_p_sum_1_fu_381_a_1_ce1;
        else 
            this_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    this_1_ce2_assign_proc : process(ap_CS_fsm_state29, ap_CS_fsm_state31)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            this_1_ce2 <= ap_const_logic_1;
        else 
            this_1_ce2 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_100_fu_800_p2 <= std_logic_vector(signed(sext_ln100_fu_796_p1) + signed(b_p_read));
    tmp_90_fu_550_p4 <= bitcast_ln61_2_fu_547_p1(30 downto 23);
    tmp_95_fu_707_p4 <= bitcast_ln77_fu_703_p1(30 downto 23);
    tmp_97_fu_455_p3 <= (this_1_offset & ap_const_lv2_0);
    tmp_98_fu_660_p3 <= diff_p_1_reg_1040(1 downto 1);
    tmp_fu_612_p3 <= diff_p_fu_588_p2(31 downto 31);
    tmp_s_fu_506_p4 <= bitcast_ln61_fu_502_p1(30 downto 23);
    trunc_ln138_1_fu_596_p1 <= diff_p_fu_588_p2(1 - 1 downto 0);
    trunc_ln138_fu_592_p1 <= diff_p_fu_588_p2(2 - 1 downto 0);
    trunc_ln61_2_fu_560_p1 <= bitcast_ln61_2_fu_547_p1(23 - 1 downto 0);
    trunc_ln61_fu_516_p1 <= bitcast_ln61_fu_502_p1(23 - 1 downto 0);
    trunc_ln77_fu_717_p1 <= bitcast_ln77_fu_703_p1(23 - 1 downto 0);
    xor_ln100_fu_790_p2 <= (sub_ln92_fu_778_p2 xor ap_const_lv2_2);
    xor_ln117_fu_667_p2 <= (trunc_ln138_1_reg_1022 xor ap_const_lv1_1);
    xor_ln92_fu_759_p2 <= (empty_fu_748_p1 xor ap_const_lv2_3);
    zext_ln104_fu_811_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_base_0_lcssa_i_i1720_phi_fu_265_p4),3));
    zext_ln117_1_fu_685_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln117_1_fu_680_p2),64));
    zext_ln117_2_fu_690_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln138_1_reg_1022),6));
    zext_ln117_3_fu_698_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln117_2_fu_693_p2),64));
    zext_ln117_fu_639_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln117_fu_634_p2),64));
    zext_ln136_1_fu_491_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln136_1_fu_485_p2),64));
    zext_ln136_fu_480_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln136_fu_474_p2),64));
    zext_ln61_4_fu_469_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln61_fu_463_p2),64));
    zext_ln61_fu_451_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(this_1_offset),6));
end behav;
