<HTML>
<HEAD><TITLE>Report Index</TITLE></HEAD>
<BODY text="#000000" bgcolor="#FFFFFF">
<table COLS=2 WIDTH="100%" >
  <tr>
   <td><IMG SRC="./synopsys_logo.gif" ALT="Synopsys"></td>
   <td><div align=right>coreAssembler</div></td>
  </tr>
</table>
<HR WIDTH="100%">
<H1><CENTER>Generated Reports</CENTER></H1>
<table BORDER=4 CELLSPACING=1 CELLPADDING=1 ROWS=3 COLS=2 WIDTH="100%">
<tr><td><b>Report</b></td><td><b>Description</b></td></tr>
<tr>

<td><a href="file:/home/warehouse/lbremer/566_project/coreAssembler_ip/report/address_map.html">Memory Address Maps</a></td>

<td>AHB and APB Memory Address Maps</td>

</tr>



<tr>

<td><a href="file:/home/warehouse/lbremer/566_project/coreAssembler_ip/report/./SubsystemSourceCode.html">Subsystem Source Code</a></td>

<td>Documents the source files of the subsystem.</td>

</tr>



<tr>

<td><a href="file:/home/warehouse/lbremer/566_project/coreAssembler_ip/report/./MemoryMap.html">Memory Map</a></td>

<td>This report documents the address ranges assigned to each slave in the 
subsystem.</td>

</tr>



</table>
<H1><CENTER>Activity Summary Reports</CENTER></H1>
<table BORDER=4 CELLSPACING=1 CELLPADDING=1 ROWS=37 COLS=2 WIDTH="100%">
<tr><td><b>Report</b></td><td><b>Description</b></td></tr>
<tr>

<td><a href="file:/home/warehouse/lbremer/566_project/coreAssembler_ip/report/Technology.html">TechSetup</a></td>

<td>Report for the TechSetup activity</td>

</tr>



<tr>

<td><a href="file:/home/warehouse/lbremer/566_project/coreAssembler_ip/report/TestStrat.html">SpecifyTestMethodology</a></td>

<td>Report for the SpecifyTestMethodology activity</td>

</tr>



<tr>

<td><a href="file:/home/warehouse/lbremer/566_project/coreAssembler_ip/report/../report/synthesis.html">Synthesize</a></td>

<td>Report for the Synthesize activity</td>

</tr>



<tr>

<td><a href="file:/home/warehouse/lbremer/566_project/coreAssembler_ip/report/Clocks.html">SpecifyClocks</a></td>

<td>Report for the SpecifyClocks activity</td>

</tr>



<tr>

<td><a href="file:/home/warehouse/lbremer/566_project/coreAssembler_ip/report/ReportConstraints.html">InitializeSubsystemConstraints</a></td>

<td>Report for the InitializeSubsystemConstraints activity</td>

</tr>



<tr>

<td><a href="file:/home/warehouse/lbremer/566_project/coreAssembler_ip/report/SynthStrat.html">SpecifySynthesisMethodology</a></td>

<td>Report for the SpecifySynthesisMethodology activity</td>

</tr>



<tr>

<td><a href="file:/home/warehouse/lbremer/566_project/coreAssembler_ip/report/ChipContext.html">SpecifyOperatingConditionsAndWireLoads</a></td>

<td>Report for the SpecifyOperatingConditionsAndWireLoads activity</td>

</tr>



<tr>

<td><a href="file:/home/warehouse/lbremer/566_project/coreAssembler_ip/report/PortConstraints.html">SpecifyPortConstraints</a></td>

<td>Report for the SpecifyPortConstraints activity</td>

</tr>



</table>

<HR WIDTH="100%">
<table COLS=2 WIDTH="100%" >
  <tr>
   <td><IMG SRC="./synopsys_logo.gif" ALT="Synopsys"></td>
   <td><div align=right>coreAssembler</div></td>
  </tr>
</table>
</BODY></HTML>

