Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Dec  5 16:41:31 2019
| Host         : BallooniMagic running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: d1/clk_out_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: g1/clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.394        0.000                      0                   55        0.205        0.000                      0                   55        4.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.394        0.000                      0                   55        0.205        0.000                      0                   55        4.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.394ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.394ns  (required time - arrival time)
  Source:                 g1/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.218ns  (logic 1.563ns (37.053%)  route 2.655ns (62.947%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.986ns = ( 13.986 - 10.000 ) 
    Source Clock Delay      (SCD):    4.238ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.307     4.238    g1/clk
    SLICE_X1Y72          FDRE                                         r  g1/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDRE (Prop_fdre_C_Q)         0.341     4.579 r  g1/counter_reg[5]/Q
                         net (fo=2, routed)           0.596     5.175    g1/counter_reg[5]
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492     5.667 r  g1/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.667    g1/counter_reg[0]_i_10_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.756 r  g1/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.756    g1/counter_reg[0]_i_11_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.845 r  g1/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.007     5.852    g1/counter_reg[0]_i_13_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.082 f  g1/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.560     6.642    g1/p_0_in[18]
    SLICE_X2Y75          LUT6 (Prop_lut6_I1_O)        0.225     6.867 r  g1/counter[0]_i_5/O
                         net (fo=2, routed)           0.649     7.516    g1/counter[0]_i_5_n_0
    SLICE_X2Y73          LUT5 (Prop_lut5_I2_O)        0.097     7.613 r  g1/counter[0]_i_1/O
                         net (fo=27, routed)          0.843     8.456    g1/clear
    SLICE_X1Y77          FDRE                                         r  g1/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.208    13.986    g1/clk
    SLICE_X1Y77          FDRE                                         r  g1/counter_reg[24]/C
                         clock pessimism              0.214    14.200    
                         clock uncertainty           -0.035    14.164    
    SLICE_X1Y77          FDRE (Setup_fdre_C_R)       -0.314    13.850    g1/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         13.850    
                         arrival time                          -8.456    
  -------------------------------------------------------------------
                         slack                                  5.394    

Slack (MET) :             5.394ns  (required time - arrival time)
  Source:                 g1/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.218ns  (logic 1.563ns (37.053%)  route 2.655ns (62.947%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.986ns = ( 13.986 - 10.000 ) 
    Source Clock Delay      (SCD):    4.238ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.307     4.238    g1/clk
    SLICE_X1Y72          FDRE                                         r  g1/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDRE (Prop_fdre_C_Q)         0.341     4.579 r  g1/counter_reg[5]/Q
                         net (fo=2, routed)           0.596     5.175    g1/counter_reg[5]
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492     5.667 r  g1/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.667    g1/counter_reg[0]_i_10_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.756 r  g1/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.756    g1/counter_reg[0]_i_11_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.845 r  g1/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.007     5.852    g1/counter_reg[0]_i_13_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.082 f  g1/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.560     6.642    g1/p_0_in[18]
    SLICE_X2Y75          LUT6 (Prop_lut6_I1_O)        0.225     6.867 r  g1/counter[0]_i_5/O
                         net (fo=2, routed)           0.649     7.516    g1/counter[0]_i_5_n_0
    SLICE_X2Y73          LUT5 (Prop_lut5_I2_O)        0.097     7.613 r  g1/counter[0]_i_1/O
                         net (fo=27, routed)          0.843     8.456    g1/clear
    SLICE_X1Y77          FDRE                                         r  g1/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.208    13.986    g1/clk
    SLICE_X1Y77          FDRE                                         r  g1/counter_reg[25]/C
                         clock pessimism              0.214    14.200    
                         clock uncertainty           -0.035    14.164    
    SLICE_X1Y77          FDRE (Setup_fdre_C_R)       -0.314    13.850    g1/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         13.850    
                         arrival time                          -8.456    
  -------------------------------------------------------------------
                         slack                                  5.394    

Slack (MET) :             5.394ns  (required time - arrival time)
  Source:                 g1/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.218ns  (logic 1.563ns (37.053%)  route 2.655ns (62.947%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.986ns = ( 13.986 - 10.000 ) 
    Source Clock Delay      (SCD):    4.238ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.307     4.238    g1/clk
    SLICE_X1Y72          FDRE                                         r  g1/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDRE (Prop_fdre_C_Q)         0.341     4.579 r  g1/counter_reg[5]/Q
                         net (fo=2, routed)           0.596     5.175    g1/counter_reg[5]
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492     5.667 r  g1/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.667    g1/counter_reg[0]_i_10_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.756 r  g1/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.756    g1/counter_reg[0]_i_11_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.845 r  g1/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.007     5.852    g1/counter_reg[0]_i_13_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.082 f  g1/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.560     6.642    g1/p_0_in[18]
    SLICE_X2Y75          LUT6 (Prop_lut6_I1_O)        0.225     6.867 r  g1/counter[0]_i_5/O
                         net (fo=2, routed)           0.649     7.516    g1/counter[0]_i_5_n_0
    SLICE_X2Y73          LUT5 (Prop_lut5_I2_O)        0.097     7.613 r  g1/counter[0]_i_1/O
                         net (fo=27, routed)          0.843     8.456    g1/clear
    SLICE_X1Y77          FDRE                                         r  g1/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.208    13.986    g1/clk
    SLICE_X1Y77          FDRE                                         r  g1/counter_reg[26]/C
                         clock pessimism              0.214    14.200    
                         clock uncertainty           -0.035    14.164    
    SLICE_X1Y77          FDRE (Setup_fdre_C_R)       -0.314    13.850    g1/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         13.850    
                         arrival time                          -8.456    
  -------------------------------------------------------------------
                         slack                                  5.394    

Slack (MET) :             5.492ns  (required time - arrival time)
  Source:                 g1/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.118ns  (logic 1.563ns (37.953%)  route 2.555ns (62.047%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.984ns = ( 13.984 - 10.000 ) 
    Source Clock Delay      (SCD):    4.238ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.307     4.238    g1/clk
    SLICE_X1Y72          FDRE                                         r  g1/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDRE (Prop_fdre_C_Q)         0.341     4.579 r  g1/counter_reg[5]/Q
                         net (fo=2, routed)           0.596     5.175    g1/counter_reg[5]
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492     5.667 r  g1/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.667    g1/counter_reg[0]_i_10_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.756 r  g1/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.756    g1/counter_reg[0]_i_11_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.845 r  g1/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.007     5.852    g1/counter_reg[0]_i_13_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.082 f  g1/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.560     6.642    g1/p_0_in[18]
    SLICE_X2Y75          LUT6 (Prop_lut6_I1_O)        0.225     6.867 r  g1/counter[0]_i_5/O
                         net (fo=2, routed)           0.649     7.516    g1/counter[0]_i_5_n_0
    SLICE_X2Y73          LUT5 (Prop_lut5_I2_O)        0.097     7.613 r  g1/counter[0]_i_1/O
                         net (fo=27, routed)          0.743     8.356    g1/clear
    SLICE_X1Y76          FDRE                                         r  g1/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.206    13.984    g1/clk
    SLICE_X1Y76          FDRE                                         r  g1/counter_reg[20]/C
                         clock pessimism              0.214    14.198    
                         clock uncertainty           -0.035    14.162    
    SLICE_X1Y76          FDRE (Setup_fdre_C_R)       -0.314    13.848    g1/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         13.848    
                         arrival time                          -8.356    
  -------------------------------------------------------------------
                         slack                                  5.492    

Slack (MET) :             5.492ns  (required time - arrival time)
  Source:                 g1/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.118ns  (logic 1.563ns (37.953%)  route 2.555ns (62.047%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.984ns = ( 13.984 - 10.000 ) 
    Source Clock Delay      (SCD):    4.238ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.307     4.238    g1/clk
    SLICE_X1Y72          FDRE                                         r  g1/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDRE (Prop_fdre_C_Q)         0.341     4.579 r  g1/counter_reg[5]/Q
                         net (fo=2, routed)           0.596     5.175    g1/counter_reg[5]
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492     5.667 r  g1/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.667    g1/counter_reg[0]_i_10_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.756 r  g1/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.756    g1/counter_reg[0]_i_11_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.845 r  g1/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.007     5.852    g1/counter_reg[0]_i_13_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.082 f  g1/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.560     6.642    g1/p_0_in[18]
    SLICE_X2Y75          LUT6 (Prop_lut6_I1_O)        0.225     6.867 r  g1/counter[0]_i_5/O
                         net (fo=2, routed)           0.649     7.516    g1/counter[0]_i_5_n_0
    SLICE_X2Y73          LUT5 (Prop_lut5_I2_O)        0.097     7.613 r  g1/counter[0]_i_1/O
                         net (fo=27, routed)          0.743     8.356    g1/clear
    SLICE_X1Y76          FDRE                                         r  g1/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.206    13.984    g1/clk
    SLICE_X1Y76          FDRE                                         r  g1/counter_reg[21]/C
                         clock pessimism              0.214    14.198    
                         clock uncertainty           -0.035    14.162    
    SLICE_X1Y76          FDRE (Setup_fdre_C_R)       -0.314    13.848    g1/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         13.848    
                         arrival time                          -8.356    
  -------------------------------------------------------------------
                         slack                                  5.492    

Slack (MET) :             5.492ns  (required time - arrival time)
  Source:                 g1/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.118ns  (logic 1.563ns (37.953%)  route 2.555ns (62.047%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.984ns = ( 13.984 - 10.000 ) 
    Source Clock Delay      (SCD):    4.238ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.307     4.238    g1/clk
    SLICE_X1Y72          FDRE                                         r  g1/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDRE (Prop_fdre_C_Q)         0.341     4.579 r  g1/counter_reg[5]/Q
                         net (fo=2, routed)           0.596     5.175    g1/counter_reg[5]
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492     5.667 r  g1/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.667    g1/counter_reg[0]_i_10_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.756 r  g1/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.756    g1/counter_reg[0]_i_11_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.845 r  g1/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.007     5.852    g1/counter_reg[0]_i_13_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.082 f  g1/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.560     6.642    g1/p_0_in[18]
    SLICE_X2Y75          LUT6 (Prop_lut6_I1_O)        0.225     6.867 r  g1/counter[0]_i_5/O
                         net (fo=2, routed)           0.649     7.516    g1/counter[0]_i_5_n_0
    SLICE_X2Y73          LUT5 (Prop_lut5_I2_O)        0.097     7.613 r  g1/counter[0]_i_1/O
                         net (fo=27, routed)          0.743     8.356    g1/clear
    SLICE_X1Y76          FDRE                                         r  g1/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.206    13.984    g1/clk
    SLICE_X1Y76          FDRE                                         r  g1/counter_reg[22]/C
                         clock pessimism              0.214    14.198    
                         clock uncertainty           -0.035    14.162    
    SLICE_X1Y76          FDRE (Setup_fdre_C_R)       -0.314    13.848    g1/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         13.848    
                         arrival time                          -8.356    
  -------------------------------------------------------------------
                         slack                                  5.492    

Slack (MET) :             5.492ns  (required time - arrival time)
  Source:                 g1/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.118ns  (logic 1.563ns (37.953%)  route 2.555ns (62.047%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.984ns = ( 13.984 - 10.000 ) 
    Source Clock Delay      (SCD):    4.238ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.307     4.238    g1/clk
    SLICE_X1Y72          FDRE                                         r  g1/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDRE (Prop_fdre_C_Q)         0.341     4.579 r  g1/counter_reg[5]/Q
                         net (fo=2, routed)           0.596     5.175    g1/counter_reg[5]
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492     5.667 r  g1/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.667    g1/counter_reg[0]_i_10_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.756 r  g1/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.756    g1/counter_reg[0]_i_11_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.845 r  g1/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.007     5.852    g1/counter_reg[0]_i_13_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.082 f  g1/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.560     6.642    g1/p_0_in[18]
    SLICE_X2Y75          LUT6 (Prop_lut6_I1_O)        0.225     6.867 r  g1/counter[0]_i_5/O
                         net (fo=2, routed)           0.649     7.516    g1/counter[0]_i_5_n_0
    SLICE_X2Y73          LUT5 (Prop_lut5_I2_O)        0.097     7.613 r  g1/counter[0]_i_1/O
                         net (fo=27, routed)          0.743     8.356    g1/clear
    SLICE_X1Y76          FDRE                                         r  g1/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.206    13.984    g1/clk
    SLICE_X1Y76          FDRE                                         r  g1/counter_reg[23]/C
                         clock pessimism              0.214    14.198    
                         clock uncertainty           -0.035    14.162    
    SLICE_X1Y76          FDRE (Setup_fdre_C_R)       -0.314    13.848    g1/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         13.848    
                         arrival time                          -8.356    
  -------------------------------------------------------------------
                         slack                                  5.492    

Slack (MET) :             5.600ns  (required time - arrival time)
  Source:                 g1/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.010ns  (logic 1.563ns (38.978%)  route 2.447ns (61.022%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.983ns = ( 13.983 - 10.000 ) 
    Source Clock Delay      (SCD):    4.238ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.307     4.238    g1/clk
    SLICE_X1Y72          FDRE                                         r  g1/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDRE (Prop_fdre_C_Q)         0.341     4.579 r  g1/counter_reg[5]/Q
                         net (fo=2, routed)           0.596     5.175    g1/counter_reg[5]
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492     5.667 r  g1/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.667    g1/counter_reg[0]_i_10_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.756 r  g1/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.756    g1/counter_reg[0]_i_11_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.845 r  g1/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.007     5.852    g1/counter_reg[0]_i_13_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.082 f  g1/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.560     6.642    g1/p_0_in[18]
    SLICE_X2Y75          LUT6 (Prop_lut6_I1_O)        0.225     6.867 r  g1/counter[0]_i_5/O
                         net (fo=2, routed)           0.649     7.516    g1/counter[0]_i_5_n_0
    SLICE_X2Y73          LUT5 (Prop_lut5_I2_O)        0.097     7.613 r  g1/counter[0]_i_1/O
                         net (fo=27, routed)          0.635     8.247    g1/clear
    SLICE_X1Y75          FDRE                                         r  g1/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.205    13.983    g1/clk
    SLICE_X1Y75          FDRE                                         r  g1/counter_reg[16]/C
                         clock pessimism              0.214    14.197    
                         clock uncertainty           -0.035    14.161    
    SLICE_X1Y75          FDRE (Setup_fdre_C_R)       -0.314    13.847    g1/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         13.847    
                         arrival time                          -8.247    
  -------------------------------------------------------------------
                         slack                                  5.600    

Slack (MET) :             5.600ns  (required time - arrival time)
  Source:                 g1/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.010ns  (logic 1.563ns (38.978%)  route 2.447ns (61.022%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.983ns = ( 13.983 - 10.000 ) 
    Source Clock Delay      (SCD):    4.238ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.307     4.238    g1/clk
    SLICE_X1Y72          FDRE                                         r  g1/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDRE (Prop_fdre_C_Q)         0.341     4.579 r  g1/counter_reg[5]/Q
                         net (fo=2, routed)           0.596     5.175    g1/counter_reg[5]
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492     5.667 r  g1/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.667    g1/counter_reg[0]_i_10_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.756 r  g1/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.756    g1/counter_reg[0]_i_11_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.845 r  g1/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.007     5.852    g1/counter_reg[0]_i_13_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.082 f  g1/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.560     6.642    g1/p_0_in[18]
    SLICE_X2Y75          LUT6 (Prop_lut6_I1_O)        0.225     6.867 r  g1/counter[0]_i_5/O
                         net (fo=2, routed)           0.649     7.516    g1/counter[0]_i_5_n_0
    SLICE_X2Y73          LUT5 (Prop_lut5_I2_O)        0.097     7.613 r  g1/counter[0]_i_1/O
                         net (fo=27, routed)          0.635     8.247    g1/clear
    SLICE_X1Y75          FDRE                                         r  g1/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.205    13.983    g1/clk
    SLICE_X1Y75          FDRE                                         r  g1/counter_reg[17]/C
                         clock pessimism              0.214    14.197    
                         clock uncertainty           -0.035    14.161    
    SLICE_X1Y75          FDRE (Setup_fdre_C_R)       -0.314    13.847    g1/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         13.847    
                         arrival time                          -8.247    
  -------------------------------------------------------------------
                         slack                                  5.600    

Slack (MET) :             5.600ns  (required time - arrival time)
  Source:                 g1/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.010ns  (logic 1.563ns (38.978%)  route 2.447ns (61.022%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.983ns = ( 13.983 - 10.000 ) 
    Source Clock Delay      (SCD):    4.238ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.307     4.238    g1/clk
    SLICE_X1Y72          FDRE                                         r  g1/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDRE (Prop_fdre_C_Q)         0.341     4.579 r  g1/counter_reg[5]/Q
                         net (fo=2, routed)           0.596     5.175    g1/counter_reg[5]
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492     5.667 r  g1/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.667    g1/counter_reg[0]_i_10_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.756 r  g1/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.756    g1/counter_reg[0]_i_11_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.845 r  g1/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.007     5.852    g1/counter_reg[0]_i_13_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.082 f  g1/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.560     6.642    g1/p_0_in[18]
    SLICE_X2Y75          LUT6 (Prop_lut6_I1_O)        0.225     6.867 r  g1/counter[0]_i_5/O
                         net (fo=2, routed)           0.649     7.516    g1/counter[0]_i_5_n_0
    SLICE_X2Y73          LUT5 (Prop_lut5_I2_O)        0.097     7.613 r  g1/counter[0]_i_1/O
                         net (fo=27, routed)          0.635     8.247    g1/clear
    SLICE_X1Y75          FDRE                                         r  g1/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.205    13.983    g1/clk
    SLICE_X1Y75          FDRE                                         r  g1/counter_reg[18]/C
                         clock pessimism              0.214    14.197    
                         clock uncertainty           -0.035    14.161    
    SLICE_X1Y75          FDRE (Setup_fdre_C_R)       -0.314    13.847    g1/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         13.847    
                         arrival time                          -8.247    
  -------------------------------------------------------------------
                         slack                                  5.600    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 g1/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.924%)  route 0.110ns (37.076%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.592     1.511    g1/clk
    SLICE_X3Y73          FDRE                                         r  g1/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  g1/clk_out_reg/Q
                         net (fo=4, routed)           0.110     1.762    g1/CLK
    SLICE_X3Y73          LUT6 (Prop_lut6_I5_O)        0.045     1.807 r  g1/clk_out_i_1/O
                         net (fo=1, routed)           0.000     1.807    g1/clk_out_i_1_n_0
    SLICE_X3Y73          FDRE                                         r  g1/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.862     2.027    g1/clk
    SLICE_X3Y73          FDRE                                         r  g1/clk_out_reg/C
                         clock pessimism             -0.515     1.511    
    SLICE_X3Y73          FDRE (Hold_fdre_C_D)         0.091     1.602    g1/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 g1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.348%)  route 0.115ns (31.652%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.594     1.513    g1/clk
    SLICE_X1Y71          FDRE                                         r  g1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  g1/counter_reg[3]/Q
                         net (fo=2, routed)           0.115     1.770    g1/counter_reg[3]
    SLICE_X1Y71          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.878 r  g1/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.878    g1/counter_reg[0]_i_2_n_4
    SLICE_X1Y71          FDRE                                         r  g1/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.865     2.030    g1/clk
    SLICE_X1Y71          FDRE                                         r  g1/counter_reg[3]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X1Y71          FDRE (Hold_fdre_C_D)         0.105     1.618    g1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 g1/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.348%)  route 0.115ns (31.652%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.591     1.510    g1/clk
    SLICE_X1Y74          FDRE                                         r  g1/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  g1/counter_reg[15]/Q
                         net (fo=2, routed)           0.115     1.767    g1/counter_reg[15]
    SLICE_X1Y74          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.875 r  g1/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.875    g1/counter_reg[12]_i_1_n_4
    SLICE_X1Y74          FDRE                                         r  g1/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.861     2.026    g1/clk
    SLICE_X1Y74          FDRE                                         r  g1/counter_reg[15]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X1Y74          FDRE (Hold_fdre_C_D)         0.105     1.615    g1/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 g1/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.348%)  route 0.115ns (31.652%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.591     1.510    g1/clk
    SLICE_X1Y75          FDRE                                         r  g1/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  g1/counter_reg[19]/Q
                         net (fo=2, routed)           0.115     1.767    g1/counter_reg[19]
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.875 r  g1/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.875    g1/counter_reg[16]_i_1_n_4
    SLICE_X1Y75          FDRE                                         r  g1/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.861     2.026    g1/clk
    SLICE_X1Y75          FDRE                                         r  g1/counter_reg[19]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X1Y75          FDRE (Hold_fdre_C_D)         0.105     1.615    g1/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 g1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.348%)  route 0.115ns (31.652%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.594     1.513    g1/clk
    SLICE_X1Y72          FDRE                                         r  g1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  g1/counter_reg[7]/Q
                         net (fo=2, routed)           0.115     1.770    g1/counter_reg[7]
    SLICE_X1Y72          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.878 r  g1/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.878    g1/counter_reg[4]_i_1_n_4
    SLICE_X1Y72          FDRE                                         r  g1/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.864     2.029    g1/clk
    SLICE_X1Y72          FDRE                                         r  g1/counter_reg[7]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X1Y72          FDRE (Hold_fdre_C_D)         0.105     1.618    g1/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 g1/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.348%)  route 0.115ns (31.652%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.592     1.511    g1/clk
    SLICE_X1Y73          FDRE                                         r  g1/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  g1/counter_reg[11]/Q
                         net (fo=2, routed)           0.115     1.768    g1/counter_reg[11]
    SLICE_X1Y73          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.876 r  g1/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.876    g1/counter_reg[8]_i_1_n_4
    SLICE_X1Y73          FDRE                                         r  g1/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.862     2.027    g1/clk
    SLICE_X1Y73          FDRE                                         r  g1/counter_reg[11]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X1Y73          FDRE (Hold_fdre_C_D)         0.105     1.616    g1/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 g1/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.348%)  route 0.115ns (31.652%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.592     1.511    g1/clk
    SLICE_X1Y76          FDRE                                         r  g1/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  g1/counter_reg[23]/Q
                         net (fo=2, routed)           0.115     1.768    g1/counter_reg[23]
    SLICE_X1Y76          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.876 r  g1/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.876    g1/counter_reg[20]_i_1_n_4
    SLICE_X1Y76          FDRE                                         r  g1/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.862     2.027    g1/clk
    SLICE_X1Y76          FDRE                                         r  g1/counter_reg[23]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X1Y76          FDRE (Hold_fdre_C_D)         0.105     1.616    g1/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 g1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.252ns (68.574%)  route 0.115ns (31.426%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.594     1.513    g1/clk
    SLICE_X1Y71          FDRE                                         r  g1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  g1/counter_reg[2]/Q
                         net (fo=2, routed)           0.115     1.770    g1/counter_reg[2]
    SLICE_X1Y71          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.881 r  g1/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.881    g1/counter_reg[0]_i_2_n_5
    SLICE_X1Y71          FDRE                                         r  g1/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.865     2.030    g1/clk
    SLICE_X1Y71          FDRE                                         r  g1/counter_reg[2]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X1Y71          FDRE (Hold_fdre_C_D)         0.105     1.618    g1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 g1/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.252ns (68.574%)  route 0.115ns (31.426%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.591     1.510    g1/clk
    SLICE_X1Y74          FDRE                                         r  g1/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  g1/counter_reg[14]/Q
                         net (fo=2, routed)           0.115     1.767    g1/counter_reg[14]
    SLICE_X1Y74          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.878 r  g1/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.878    g1/counter_reg[12]_i_1_n_5
    SLICE_X1Y74          FDRE                                         r  g1/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.861     2.026    g1/clk
    SLICE_X1Y74          FDRE                                         r  g1/counter_reg[14]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X1Y74          FDRE (Hold_fdre_C_D)         0.105     1.615    g1/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 g1/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.252ns (68.574%)  route 0.115ns (31.426%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.591     1.510    g1/clk
    SLICE_X1Y75          FDRE                                         r  g1/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  g1/counter_reg[18]/Q
                         net (fo=2, routed)           0.115     1.767    g1/counter_reg[18]
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.878 r  g1/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.878    g1/counter_reg[16]_i_1_n_5
    SLICE_X1Y75          FDRE                                         r  g1/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.861     2.026    g1/clk
    SLICE_X1Y75          FDRE                                         r  g1/counter_reg[18]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X1Y75          FDRE (Hold_fdre_C_D)         0.105     1.615    g1/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y73     g1/clk_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y71     g1/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y73     g1/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y73     g1/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y74     g1/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y74     g1/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y74     g1/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y74     g1/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y75     g1/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y74     g1/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y74     g1/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y74     g1/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y74     g1/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y75     g1/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y75     g1/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y75     g1/counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y75     g1/counter_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y73     g1/clk_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y73     g1/clk_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y73     g1/clk_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y71     g1/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y73     g1/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y73     g1/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y71     g1/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y76     g1/counter_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y76     g1/counter_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y76     g1/counter_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y76     g1/counter_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y77     g1/counter_reg[24]/C



