INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Projects/piplinecpu/pipeline/pipeline.srcs/sources_1/ip/irom/sim/irom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Projects/piplinecpu/pipeline/pipeline.srcs/sources_1/imports/piplinecpu/Basys3_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Basys3_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Projects/piplinecpu/pipeline/pipeline.srcs/sources_1/imports/piplinecpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Projects/piplinecpu/pipeline/pipeline.srcs/sources_1/imports/piplinecpu/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Projects/piplinecpu/pipeline/pipeline.srcs/sources_1/imports/piplinecpu/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_5_32
INFO: [VRFC 10-311] analyzing module decoder_6_64
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Projects/piplinecpu/pipeline/pipeline.srcs/sources_1/imports/piplinecpu/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Projects/piplinecpu/pipeline/pipeline.srcs/sources_1/imports/piplinecpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Projects/piplinecpu/pipeline/pipeline.srcs/sim_1/imports/piplinecpu/simu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Projects/piplinecpu/pipeline/pipeline.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
