{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1640864304327 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640864304335 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 30 12:38:24 2021 " "Processing started: Thu Dec 30 12:38:24 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640864304335 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864304335 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ES_mini_project_TRDB_D5M_LT24 -c ES_mini_project_TRDB_D5M_LT24 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ES_mini_project_TRDB_D5M_LT24 -c ES_mini_project_TRDB_D5M_LT24" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864304335 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1640864310471 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1640864310472 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "soc_system.qsys " "Elaborating Platform Designer system entity \"soc_system.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864326192 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.30.12:38:52 Progress: Loading quartus/soc_system.qsys " "2021.12.30.12:38:52 Progress: Loading quartus/soc_system.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864332983 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.30.12:38:54 Progress: Reading input file " "2021.12.30.12:38:54 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864334354 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.30.12:38:54 Progress: Adding LCD_controller_0 \[LCD_controller 1.0\] " "2021.12.30.12:38:54 Progress: Adding LCD_controller_0 \[LCD_controller 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864334536 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.30.12:38:56 Progress: Parameterizing module LCD_controller_0 " "2021.12.30.12:38:56 Progress: Parameterizing module LCD_controller_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864336683 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.30.12:38:56 Progress: Adding address_span_extender_0 \[altera_address_span_extender 18.1\] " "2021.12.30.12:38:56 Progress: Adding address_span_extender_0 \[altera_address_span_extender 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864336688 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.30.12:38:56 Progress: Parameterizing module address_span_extender_0 " "2021.12.30.12:38:56 Progress: Parameterizing module address_span_extender_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864336890 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.30.12:38:56 Progress: Adding clk_0 \[clock_source 18.1\] " "2021.12.30.12:38:56 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864336891 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.30.12:38:57 Progress: Parameterizing module clk_0 " "2021.12.30.12:38:57 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864337115 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.30.12:38:57 Progress: Adding hps_0 \[altera_hps 18.1\] " "2021.12.30.12:38:57 Progress: Adding hps_0 \[altera_hps 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864337116 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.30.12:38:58 Progress: Parameterizing module hps_0 " "2021.12.30.12:38:58 Progress: Parameterizing module hps_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864338919 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.30.12:38:58 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\] " "2021.12.30.12:38:58 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864338966 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.30.12:38:58 Progress: Parameterizing module jtag_uart_0 " "2021.12.30.12:38:58 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864338988 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.30.12:38:58 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\] " "2021.12.30.12:38:58 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864338989 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.30.12:38:59 Progress: Parameterizing module nios2_gen2_0 " "2021.12.30.12:38:59 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864339158 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.30.12:38:59 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\] " "2021.12.30.12:38:59 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864339161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.30.12:38:59 Progress: Parameterizing module onchip_memory2_0 " "2021.12.30.12:38:59 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864339183 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.30.12:38:59 Progress: Building connections " "2021.12.30.12:38:59 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864339184 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.30.12:38:59 Progress: Parameterizing connections " "2021.12.30.12:38:59 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864339255 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.30.12:38:59 Progress: Validating " "2021.12.30.12:38:59 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864339257 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.30.12:39:16 Progress: Done reading input file " "2021.12.30.12:39:16 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864356253 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_system.hps_0: Setting the slave port width of interface f2h_sdram0 to 32 results in bandwidth under-utilization.  Altera recommends you set the interface data width to 64-bit or greater. " "Soc_system.hps_0: Setting the slave port width of interface f2h_sdram0 to 32 results in bandwidth under-utilization.  Altera recommends you set the interface data width to 64-bit or greater." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864361923 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73 " "Soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864361923 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39 " "Soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864361923 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_system.hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz " "Soc_system.hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864361924 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies. " "Soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864361924 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Soc_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864361928 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH " "Soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864364418 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master address_span_extender_0.expanded_master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 30 bit wide. " "Interconnect is inserted between master address_span_extender_0.expanded_master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 30 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864376612 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master address_span_extender_0.expanded_master and slave hps_0.f2h_sdram0_data because the master has burstcount signal 7 bit wide, but the slave is 8 bit wide. " "Interconnect is inserted between master address_span_extender_0.expanded_master and slave hps_0.f2h_sdram0_data because the master has burstcount signal 7 bit wide, but the slave is 8 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864376613 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LCD_controller_0: \"soc_system\" instantiated LCD_controller \"LCD_controller_0\" " "LCD_controller_0: \"soc_system\" instantiated LCD_controller \"LCD_controller_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864387612 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Address_span_extender_0: \"soc_system\" instantiated altera_address_span_extender \"address_span_extender_0\" " "Address_span_extender_0: \"soc_system\" instantiated altera_address_span_extender \"address_span_extender_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864387620 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: \"Running  for module: hps_0\" " "Hps_0: \"Running  for module: hps_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864387624 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: Setting the slave port width of interface f2h_sdram0 to 32 results in bandwidth under-utilization.  Altera recommends you set the interface data width to 64-bit or greater. " "Hps_0: Setting the slave port width of interface f2h_sdram0 to 32 results in bandwidth under-utilization.  Altera recommends you set the interface data width to 64-bit or greater." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864387687 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: HPS Main PLL counter settings: n = 0  m = 73 " "Hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864388447 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39 " "Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864389047 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz " "Hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864389050 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies. " "Hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864389051 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: \"soc_system\" instantiated altera_hps \"hps_0\" " "Hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864394260 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'soc_system_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'soc_system_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864394275 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart_0 --dir=C:/Users/YASSIN~1/AppData/Local/Temp/alt8991_4233416867570392426.dir/0004_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/YASSIN~1/AppData/Local/Temp/alt8991_4233416867570392426.dir/0004_jtag_uart_0_gen//soc_system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart_0 --dir=C:/Users/YASSIN~1/AppData/Local/Temp/alt8991_4233416867570392426.dir/0004_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/YASSIN~1/AppData/Local/Temp/alt8991_4233416867570392426.dir/0004_jtag_uart_0_gen//soc_system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864394275 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'soc_system_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'soc_system_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864394811 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864394827 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"soc_system\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"soc_system\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864396534 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864396542 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=C:/Users/YASSIN~1/AppData/Local/Temp/alt8991_4233416867570392426.dir/0005_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/YASSIN~1/AppData/Local/Temp/alt8991_4233416867570392426.dir/0005_onchip_memory2_0_gen//soc_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=C:/Users/YASSIN~1/AppData/Local/Temp/alt8991_4233416867570392426.dir/0005_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/YASSIN~1/AppData/Local/Temp/alt8991_4233416867570392426.dir/0005_onchip_memory2_0_gen//soc_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864396542 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864397461 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864397492 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864406565 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864407448 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864408355 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864409246 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864410167 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864415706 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864419237 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\" " "Mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864421064 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864421076 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864421083 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\" " "Fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864421116 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\" " "Hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864422879 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'soc_system_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'soc_system_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864422901 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=soc_system_nios2_gen2_0_cpu --dir=C:/Users/YASSIN~1/AppData/Local/Temp/alt8991_4233416867570392426.dir/0009_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/YASSIN~1/AppData/Local/Temp/alt8991_4233416867570392426.dir/0009_cpu_gen//soc_system_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=soc_system_nios2_gen2_0_cpu --dir=C:/Users/YASSIN~1/AppData/Local/Temp/alt8991_4233416867570392426.dir/0009_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/YASSIN~1/AppData/Local/Temp/alt8991_4233416867570392426.dir/0009_cpu_gen//soc_system_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864422901 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.12.30 12:40:23 (*) Starting Nios II generation " "Cpu: # 2021.12.30 12:40:23 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864434090 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.12.30 12:40:23 (*)   Checking for plaintext license. " "Cpu: # 2021.12.30 12:40:23 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864434090 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.12.30 12:40:24 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2021.12.30 12:40:24 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864434090 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.12.30 12:40:24 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2021.12.30 12:40:24 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864434091 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.12.30 12:40:24 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2021.12.30 12:40:24 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864434091 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.12.30 12:40:24 (*)   Plaintext license not found. " "Cpu: # 2021.12.30 12:40:24 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864434091 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.12.30 12:40:24 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2021.12.30 12:40:24 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864434091 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.12.30 12:40:25 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2021.12.30 12:40:25 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864434091 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.12.30 12:40:25 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2021.12.30 12:40:25 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864434092 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.12.30 12:40:25 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2021.12.30 12:40:25 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864434092 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.12.30 12:40:25 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2021.12.30 12:40:25 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864434092 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.12.30 12:40:25 (*)   Elaborating CPU configuration settings " "Cpu: # 2021.12.30 12:40:25 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864434092 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.12.30 12:40:25 (*)   Creating all objects for CPU " "Cpu: # 2021.12.30 12:40:25 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864434092 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.12.30 12:40:25 (*)     Testbench " "Cpu: # 2021.12.30 12:40:25 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864434093 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.12.30 12:40:25 (*)     Instruction decoding " "Cpu: # 2021.12.30 12:40:25 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864434093 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.12.30 12:40:25 (*)       Instruction fields " "Cpu: # 2021.12.30 12:40:25 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864434093 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.12.30 12:40:26 (*)       Instruction decodes " "Cpu: # 2021.12.30 12:40:26 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864434093 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.12.30 12:40:26 (*)       Signals for RTL simulation waveforms " "Cpu: # 2021.12.30 12:40:26 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864434094 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.12.30 12:40:26 (*)       Instruction controls " "Cpu: # 2021.12.30 12:40:26 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864434094 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.12.30 12:40:26 (*)     Pipeline frontend " "Cpu: # 2021.12.30 12:40:26 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864434094 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.12.30 12:40:27 (*)     Pipeline backend " "Cpu: # 2021.12.30 12:40:27 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864434094 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.12.30 12:40:30 (*)   Generating RTL from CPU objects " "Cpu: # 2021.12.30 12:40:30 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864434094 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.12.30 12:40:32 (*)   Creating encrypted RTL " "Cpu: # 2021.12.30 12:40:32 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864434094 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.12.30 12:40:34 (*) Done Nios II generation " "Cpu: # 2021.12.30 12:40:34 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864434095 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'soc_system_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'soc_system_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864434095 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864434118 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LCD_controller_0_avalon_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"LCD_controller_0_avalon_master_translator\" " "LCD_controller_0_avalon_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"LCD_controller_0_avalon_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864434132 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Address_span_extender_0_windowed_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"address_span_extender_0_windowed_slave_translator\" " "Address_span_extender_0_windowed_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"address_span_extender_0_windowed_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864434136 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LCD_controller_0_avalon_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"LCD_controller_0_avalon_master_agent\" " "LCD_controller_0_avalon_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"LCD_controller_0_avalon_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864434140 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Address_span_extender_0_windowed_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"address_span_extender_0_windowed_slave_agent\" " "Address_span_extender_0_windowed_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"address_span_extender_0_windowed_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864434145 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Address_span_extender_0_windowed_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"address_span_extender_0_windowed_slave_agent_rsp_fifo\" " "Address_span_extender_0_windowed_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"address_span_extender_0_windowed_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864434151 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864434185 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864434213 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864434240 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864434256 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864434287 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\" " "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864434315 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_gen2_0_data_master_limiter\" " "Nios2_gen2_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_gen2_0_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864434324 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864434342 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Address_span_extender_0_windowed_slave_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"address_span_extender_0_windowed_slave_burst_adapter\" " "Address_span_extender_0_windowed_slave_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"address_span_extender_0_windowed_slave_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864434358 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864434379 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864434386 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864434394 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\" " "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864434402 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864434434 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864434449 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864434464 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864434470 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864434486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864434487 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864434505 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864434506 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\" " "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864434520 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864434521 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864436226 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864436254 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864436279 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864436286 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864436298 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864436300 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864436311 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864436313 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Border: \"hps_io\" instantiated altera_interface_generator \"border\" " "Border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864470095 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864470129 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system: Done \"soc_system\" with 44 modules, 120 files " "Soc_system: Done \"soc_system\" with 44 modules, 120 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864470130 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "soc_system.qsys " "Finished elaborating Platform Designer system entity \"soc_system.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864472213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prog_epfl/lab_4/hw/hdl/fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /prog_epfl/lab_4/hw/hdl/fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo-SYN " "Found design unit 1: fifo-SYN" {  } { { "../hdl/FIFO.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/hdl/FIFO.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864479825 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "../hdl/FIFO.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/hdl/FIFO.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864479825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864479825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prog_epfl/lab_4/hw/hdl/master_interface_dma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /prog_epfl/lab_4/hw/hdl/master_interface_dma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Master_Interface_DMA-rtl " "Found design unit 1: Master_Interface_DMA-rtl" {  } { { "../hdl/Master_Interface_DMA.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/hdl/Master_Interface_DMA.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864479833 ""} { "Info" "ISGN_ENTITY_NAME" "1 Master_Interface_DMA " "Found entity 1: Master_Interface_DMA" {  } { { "../hdl/Master_Interface_DMA.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/hdl/Master_Interface_DMA.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864479833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864479833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prog_epfl/lab_4/hw/hdl/lcd_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /prog_epfl/lab_4/hw/hdl/lcd_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_controller-struct " "Found design unit 1: LCD_controller-struct" {  } { { "../hdl/LCD_controller.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/hdl/LCD_controller.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864479840 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_controller " "Found entity 1: LCD_controller" {  } { { "../hdl/LCD_controller.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/hdl/LCD_controller.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864479840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864479840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prog_epfl/lab_4/hw/hdl/slave_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /prog_epfl/lab_4/hw/hdl/slave_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Slave_Interface-comp " "Found design unit 1: Slave_Interface-comp" {  } { { "../hdl/Slave_Interface.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/hdl/Slave_Interface.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864479847 ""} { "Info" "ISGN_ENTITY_NAME" "1 Slave_Interface " "Found entity 1: Slave_Interface" {  } { { "../hdl/Slave_Interface.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/hdl/Slave_Interface.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864479847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864479847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prog_epfl/lab_4/hw/hdl/de0_nano_soc_trdb_d5m_lt24_top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /prog_epfl/lab_4/hw/hdl/de0_nano_soc_trdb_d5m_lt24_top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE0_Nano_SoC_TRDB_D5M_LT24_top_level-rtl " "Found design unit 1: DE0_Nano_SoC_TRDB_D5M_LT24_top_level-rtl" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 125 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864479855 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SoC_TRDB_D5M_LT24_top_level " "Found entity 1: DE0_Nano_SoC_TRDB_D5M_LT24_top_level" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864479855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864479855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/soc_system.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/soc_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system " "Found entity 1: soc_system" {  } { { "db/ip/soc_system/soc_system.v" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/soc_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864479889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864479889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/fifo_entity.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/soc_system/submodules/fifo_entity.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIFO_entity-struct " "Found design unit 1: FIFO_entity-struct" {  } { { "db/ip/soc_system/submodules/fifo_entity.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/fifo_entity.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864479901 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO_entity " "Found entity 1: FIFO_entity" {  } { { "db/ip/soc_system/submodules/fifo_entity.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/fifo_entity.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864479901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864479901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/lcd_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/soc_system/submodules/lcd_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_controller-struct " "Found design unit 1: LCD_controller-struct" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864479913 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_controller " "Found entity 1: LCD_controller" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864479913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864479913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/lt24_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/soc_system/submodules/lt24_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LT24_Interface-rtl " "Found design unit 1: LT24_Interface-rtl" {  } { { "db/ip/soc_system/submodules/lt24_interface.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/lt24_interface.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864479926 ""} { "Info" "ISGN_ENTITY_NAME" "1 LT24_Interface " "Found entity 1: LT24_Interface" {  } { { "db/ip/soc_system/submodules/lt24_interface.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/lt24_interface.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864479926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864479926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/master_interface_dma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/soc_system/submodules/master_interface_dma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Master_Interface_DMA-rtl " "Found design unit 1: Master_Interface_DMA-rtl" {  } { { "db/ip/soc_system/submodules/master_interface_dma.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/master_interface_dma.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864479938 ""} { "Info" "ISGN_ENTITY_NAME" "1 Master_Interface_DMA " "Found entity 1: Master_Interface_DMA" {  } { { "db/ip/soc_system/submodules/master_interface_dma.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/master_interface_dma.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864479938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864479938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/slave_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/soc_system/submodules/slave_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Slave_Interface-comp " "Found design unit 1: Slave_Interface-comp" {  } { { "db/ip/soc_system/submodules/slave_interface.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/slave_interface.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864479943 ""} { "Info" "ISGN_ENTITY_NAME" "1 Slave_Interface " "Found entity 1: Slave_Interface" {  } { { "db/ip/soc_system/submodules/slave_interface.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/slave_interface.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864479943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864479943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864479964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864479964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_address_span_extender.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_address_span_extender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_address_span_extender " "Found entity 1: altera_address_span_extender" {  } { { "db/ip/soc_system/submodules/altera_address_span_extender.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/altera_address_span_extender.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864479984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864479984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864479992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864479992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864480000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864480000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864480019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864480019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/soc_system/submodules/altera_default_burst_converter.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864480037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864480037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/soc_system/submodules/altera_incr_burst_converter.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864480054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864480054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "db/ip/soc_system/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864480062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864480062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864480096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864480096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864480105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864480105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "db/ip/soc_system/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864480113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864480113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864480133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864480133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864480141 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864480141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864480141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864480160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864480160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864480202 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864480202 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864480202 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864480202 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864480202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864480202 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1640864480235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864480240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864480240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864480248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864480248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864480266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864480266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_agent.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864480285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864480285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_translator.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864480305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864480305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864480328 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864480328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864480328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864480350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864480350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864480369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864480369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864480397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864480397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/soc_system/submodules/altera_reset_controller.v" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864480421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864480421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/soc_system/submodules/altera_reset_synchronizer.v" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864480442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864480442 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/soc_system/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1640864480459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/soc_system/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864480464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864480464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "db/ip/soc_system/submodules/hps_sdram.v" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864480490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864480490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864480512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864480512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864480528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864480528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864480551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864480551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864480574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864480574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864480583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864480583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864480592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864480592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864480665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864480665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864480676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864480676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_iss_probe.v" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864480685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864480685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864480695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864480695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_reset.v" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864480705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864480705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_reset_sync.v" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864480714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864480714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "db/ip/soc_system/submodules/hps_sdram_pll.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864480724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864480724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0 " "Found entity 1: soc_system_hps_0" {  } { { "db/ip/soc_system/submodules/soc_system_hps_0.v" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864480744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864480744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_fpga_interfaces " "Found entity 1: soc_system_hps_0_fpga_interfaces" {  } { { "db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864480766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864480766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io " "Found entity 1: soc_system_hps_0_hps_io" {  } { { "db/ip/soc_system/submodules/soc_system_hps_0_hps_io.v" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864480785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864480785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io_border " "Found entity 1: soc_system_hps_0_hps_io_border" {  } { { "db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864480806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864480806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper " "Found entity 1: soc_system_irq_mapper" {  } { { "db/ip/soc_system/submodules/soc_system_irq_mapper.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864480824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864480824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_jtag_uart_0_sim_scfifo_w " "Found entity 1: soc_system_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864480870 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_jtag_uart_0_scfifo_w " "Found entity 2: soc_system_jtag_uart_0_scfifo_w" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864480870 ""} { "Info" "ISGN_ENTITY_NAME" "3 soc_system_jtag_uart_0_sim_scfifo_r " "Found entity 3: soc_system_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864480870 ""} { "Info" "ISGN_ENTITY_NAME" "4 soc_system_jtag_uart_0_scfifo_r " "Found entity 4: soc_system_jtag_uart_0_scfifo_r" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864480870 ""} { "Info" "ISGN_ENTITY_NAME" "5 soc_system_jtag_uart_0 " "Found entity 5: soc_system_jtag_uart_0" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864480870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864480870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0 " "Found entity 1: soc_system_mm_interconnect_0" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864480910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864480910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864480922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864480922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864480942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864480942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864480955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864480955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864480976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864480976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux_002 " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux_002" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864480988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864480988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864481010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864481010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux_001 " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux_001" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864481021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864481021 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1640864481026 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1640864481027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864481039 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router " "Found entity 2: soc_system_mm_interconnect_0_router" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864481039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864481039 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1640864481054 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1640864481055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864481065 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_001 " "Found entity 2: soc_system_mm_interconnect_0_router_001" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864481065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864481065 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1640864481083 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1640864481083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864481096 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_002 " "Found entity 2: soc_system_mm_interconnect_0_router_002" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864481096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864481096 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1640864481101 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1640864481102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_003_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864481114 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_003 " "Found entity 2: soc_system_mm_interconnect_0_router_003" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864481114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864481114 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_004.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1640864481119 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_004.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1640864481119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_004_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_004.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864481131 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_004 " "Found entity 2: soc_system_mm_interconnect_0_router_004" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_004.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864481131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864481131 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_006.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1640864481136 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_006.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1640864481137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_006_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_006_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_006.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864481149 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_006 " "Found entity 2: soc_system_mm_interconnect_0_router_006" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_006.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864481149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864481149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864481170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864481170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864481196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864481196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864481219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864481219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux_002 " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux_002" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864481240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864481240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1 " "Found entity 1: soc_system_mm_interconnect_1" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864481267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864481267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_demux " "Found entity 1: soc_system_mm_interconnect_1_cmd_demux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864481287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864481287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_mux " "Found entity 1: soc_system_mm_interconnect_1_cmd_mux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864481300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864481300 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1640864481305 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1640864481306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864481319 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router " "Found entity 2: soc_system_mm_interconnect_1_router" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864481319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864481319 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1640864481334 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1640864481334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_001_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_001_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864481348 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router_001 " "Found entity 2: soc_system_mm_interconnect_1_router_001" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864481348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864481348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_mux " "Found entity 1: soc_system_mm_interconnect_1_rsp_mux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864481368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864481368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_nios2_gen2_0 " "Found entity 1: soc_system_nios2_gen2_0" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0.v" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864481393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864481393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: soc_system_nios2_gen2_0_cpu_ic_data_module" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864482650 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: soc_system_nios2_gen2_0_cpu_ic_tag_module" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864482650 ""} { "Info" "ISGN_ENTITY_NAME" "3 soc_system_nios2_gen2_0_cpu_bht_module " "Found entity 3: soc_system_nios2_gen2_0_cpu_bht_module" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864482650 ""} { "Info" "ISGN_ENTITY_NAME" "4 soc_system_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: soc_system_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864482650 ""} { "Info" "ISGN_ENTITY_NAME" "5 soc_system_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: soc_system_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864482650 ""} { "Info" "ISGN_ENTITY_NAME" "6 soc_system_nios2_gen2_0_cpu_dc_tag_module " "Found entity 6: soc_system_nios2_gen2_0_cpu_dc_tag_module" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864482650 ""} { "Info" "ISGN_ENTITY_NAME" "7 soc_system_nios2_gen2_0_cpu_dc_data_module " "Found entity 7: soc_system_nios2_gen2_0_cpu_dc_data_module" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864482650 ""} { "Info" "ISGN_ENTITY_NAME" "8 soc_system_nios2_gen2_0_cpu_dc_victim_module " "Found entity 8: soc_system_nios2_gen2_0_cpu_dc_victim_module" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864482650 ""} { "Info" "ISGN_ENTITY_NAME" "9 soc_system_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 9: soc_system_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864482650 ""} { "Info" "ISGN_ENTITY_NAME" "10 soc_system_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 10: soc_system_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864482650 ""} { "Info" "ISGN_ENTITY_NAME" "11 soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 11: soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864482650 ""} { "Info" "ISGN_ENTITY_NAME" "12 soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 12: soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864482650 ""} { "Info" "ISGN_ENTITY_NAME" "13 soc_system_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 13: soc_system_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864482650 ""} { "Info" "ISGN_ENTITY_NAME" "14 soc_system_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 14: soc_system_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864482650 ""} { "Info" "ISGN_ENTITY_NAME" "15 soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 15: soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864482650 ""} { "Info" "ISGN_ENTITY_NAME" "16 soc_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: soc_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864482650 ""} { "Info" "ISGN_ENTITY_NAME" "17 soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864482650 ""} { "Info" "ISGN_ENTITY_NAME" "18 soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864482650 ""} { "Info" "ISGN_ENTITY_NAME" "19 soc_system_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 19: soc_system_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864482650 ""} { "Info" "ISGN_ENTITY_NAME" "20 soc_system_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 20: soc_system_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864482650 ""} { "Info" "ISGN_ENTITY_NAME" "21 soc_system_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: soc_system_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864482650 ""} { "Info" "ISGN_ENTITY_NAME" "22 soc_system_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: soc_system_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864482650 ""} { "Info" "ISGN_ENTITY_NAME" "23 soc_system_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: soc_system_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864482650 ""} { "Info" "ISGN_ENTITY_NAME" "24 soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864482650 ""} { "Info" "ISGN_ENTITY_NAME" "25 soc_system_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: soc_system_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864482650 ""} { "Info" "ISGN_ENTITY_NAME" "26 soc_system_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: soc_system_nios2_gen2_0_cpu_nios2_oci" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864482650 ""} { "Info" "ISGN_ENTITY_NAME" "27 soc_system_nios2_gen2_0_cpu " "Found entity 27: soc_system_nios2_gen2_0_cpu" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864482650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864482650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: soc_system_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864482665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864482665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: soc_system_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864482688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864482688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: soc_system_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864482711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864482711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_nios2_gen2_0_cpu_mult_cell " "Found entity 1: soc_system_nios2_gen2_0_cpu_mult_cell" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_mult_cell.v" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864482734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864482734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_nios2_gen2_0_cpu_test_bench " "Found entity 1: soc_system_nios2_gen2_0_cpu_test_bench" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864482762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864482762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_onchip_memory2_0 " "Found entity 1: soc_system_onchip_memory2_0" {  } { { "db/ip/soc_system/submodules/soc_system_onchip_memory2_0.v" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864482777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864482777 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_pll.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1640864482783 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_Nano_SoC_TRDB_D5M_LT24_top_level " "Elaborating entity \"DE0_Nano_SoC_TRDB_D5M_LT24_top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1640864483165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system soc_system:u0 " "Elaborating entity \"soc_system\" for hierarchy \"soc_system:u0\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "u0" { Text "C:/PROG_EPFL/Lab_4/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864483212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_controller soc_system:u0\|LCD_controller:lcd_controller_0 " "Elaborating entity \"LCD_controller\" for hierarchy \"soc_system:u0\|LCD_controller:lcd_controller_0\"" {  } { { "db/ip/soc_system/soc_system.v" "lcd_controller_0" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/soc_system.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864483273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Slave_Interface soc_system:u0\|LCD_controller:lcd_controller_0\|Slave_Interface:Slave_interface_inst " "Elaborating entity \"Slave_Interface\" for hierarchy \"soc_system:u0\|LCD_controller:lcd_controller_0\|Slave_Interface:Slave_interface_inst\"" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "Slave_interface_inst" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864483305 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RegCmdDataReady slave_interface.vhd(59) " "Verilog HDL or VHDL warning at slave_interface.vhd(59): object \"RegCmdDataReady\" assigned a value but never read" {  } { { "db/ip/soc_system/submodules/slave_interface.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/slave_interface.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640864483306 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|LCD_controller:lcd_controller_0|Slave_Interface:Slave_interface_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Master_Interface_DMA soc_system:u0\|LCD_controller:lcd_controller_0\|Master_Interface_DMA:Master_Interface_DMA_inst " "Elaborating entity \"Master_Interface_DMA\" for hierarchy \"soc_system:u0\|LCD_controller:lcd_controller_0\|Master_Interface_DMA:Master_Interface_DMA_inst\"" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "Master_Interface_DMA_inst" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864483357 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start_address master_interface_dma.vhd(70) " "Verilog HDL or VHDL warning at master_interface_dma.vhd(70): object \"start_address\" assigned a value but never read" {  } { { "db/ip/soc_system/submodules/master_interface_dma.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/master_interface_dma.vhd" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640864483359 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|LCD_controller:lcd_controller_0|Master_Interface_DMA:Master_Interface_DMA_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "burst_tot master_interface_dma.vhd(127) " "VHDL Process Statement warning at master_interface_dma.vhd(127): signal \"burst_tot\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/soc_system/submodules/master_interface_dma.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/master_interface_dma.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640864483360 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|LCD_controller:lcd_controller_0|Master_Interface_DMA:Master_Interface_DMA_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "am_readdatavalid master_interface_dma.vhd(138) " "VHDL Process Statement warning at master_interface_dma.vhd(138): signal \"am_readdatavalid\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/soc_system/submodules/master_interface_dma.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/master_interface_dma.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640864483361 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|LCD_controller:lcd_controller_0|Master_Interface_DMA:Master_Interface_DMA_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "burst_tot master_interface_dma.vhd(141) " "VHDL Process Statement warning at master_interface_dma.vhd(141): signal \"burst_tot\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/soc_system/submodules/master_interface_dma.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/master_interface_dma.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640864483361 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|LCD_controller:lcd_controller_0|Master_Interface_DMA:Master_Interface_DMA_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "burst_tot master_interface_dma.vhd(143) " "VHDL Process Statement warning at master_interface_dma.vhd(143): signal \"burst_tot\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/soc_system/submodules/master_interface_dma.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/master_interface_dma.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640864483361 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|LCD_controller:lcd_controller_0|Master_Interface_DMA:Master_Interface_DMA_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "end_address master_interface_dma.vhd(149) " "VHDL Process Statement warning at master_interface_dma.vhd(149): signal \"end_address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/soc_system/submodules/master_interface_dma.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/master_interface_dma.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640864483361 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|LCD_controller:lcd_controller_0|Master_Interface_DMA:Master_Interface_DMA_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "display_finished master_interface_dma.vhd(156) " "VHDL Process Statement warning at master_interface_dma.vhd(156): signal \"display_finished\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/soc_system/submodules/master_interface_dma.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/master_interface_dma.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640864483361 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|LCD_controller:lcd_controller_0|Master_Interface_DMA:Master_Interface_DMA_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state master_interface_dma.vhd(97) " "VHDL Process Statement warning at master_interface_dma.vhd(97): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/soc_system/submodules/master_interface_dma.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/master_interface_dma.vhd" 97 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1640864483362 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|LCD_controller:lcd_controller_0|Master_Interface_DMA:Master_Interface_DMA_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "transfer_start master_interface_dma.vhd(97) " "VHDL Process Statement warning at master_interface_dma.vhd(97): inferring latch(es) for signal or variable \"transfer_start\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/soc_system/submodules/master_interface_dma.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/master_interface_dma.vhd" 97 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1640864483363 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|LCD_controller:lcd_controller_0|Master_Interface_DMA:Master_Interface_DMA_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "transfer_start master_interface_dma.vhd(97) " "Inferred latch for \"transfer_start\" at master_interface_dma.vhd(97)" {  } { { "db/ip/soc_system/submodules/master_interface_dma.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/master_interface_dma.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864483375 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|LCD_controller:lcd_controller_0|Master_Interface_DMA:Master_Interface_DMA_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.WAIT_DISPLAY master_interface_dma.vhd(97) " "Inferred latch for \"next_state.WAIT_DISPLAY\" at master_interface_dma.vhd(97)" {  } { { "db/ip/soc_system/submodules/master_interface_dma.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/master_interface_dma.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864483375 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|LCD_controller:lcd_controller_0|Master_Interface_DMA:Master_Interface_DMA_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.VERIFY_ADDRESS master_interface_dma.vhd(97) " "Inferred latch for \"next_state.VERIFY_ADDRESS\" at master_interface_dma.vhd(97)" {  } { { "db/ip/soc_system/submodules/master_interface_dma.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/master_interface_dma.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864483376 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|LCD_controller:lcd_controller_0|Master_Interface_DMA:Master_Interface_DMA_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.READ_DATA master_interface_dma.vhd(97) " "Inferred latch for \"next_state.READ_DATA\" at master_interface_dma.vhd(97)" {  } { { "db/ip/soc_system/submodules/master_interface_dma.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/master_interface_dma.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864483376 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|LCD_controller:lcd_controller_0|Master_Interface_DMA:Master_Interface_DMA_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.READ_REQUEST master_interface_dma.vhd(97) " "Inferred latch for \"next_state.READ_REQUEST\" at master_interface_dma.vhd(97)" {  } { { "db/ip/soc_system/submodules/master_interface_dma.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/master_interface_dma.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864483376 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|LCD_controller:lcd_controller_0|Master_Interface_DMA:Master_Interface_DMA_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.IDLE master_interface_dma.vhd(97) " "Inferred latch for \"next_state.IDLE\" at master_interface_dma.vhd(97)" {  } { { "db/ip/soc_system/submodules/master_interface_dma.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/master_interface_dma.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864483376 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|LCD_controller:lcd_controller_0|Master_Interface_DMA:Master_Interface_DMA_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.INIT master_interface_dma.vhd(97) " "Inferred latch for \"next_state.INIT\" at master_interface_dma.vhd(97)" {  } { { "db/ip/soc_system/submodules/master_interface_dma.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/master_interface_dma.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864483377 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|LCD_controller:lcd_controller_0|Master_Interface_DMA:Master_Interface_DMA_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LT24_Interface soc_system:u0\|LCD_controller:lcd_controller_0\|LT24_Interface:LT24_Interface_inst " "Elaborating entity \"LT24_Interface\" for hierarchy \"soc_system:u0\|LCD_controller:lcd_controller_0\|LT24_Interface:LT24_Interface_inst\"" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "LT24_Interface_inst" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864483421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_entity soc_system:u0\|LCD_controller:lcd_controller_0\|FIFO_entity:FIFO_entity_inst " "Elaborating entity \"FIFO_entity\" for hierarchy \"soc_system:u0\|LCD_controller:lcd_controller_0\|FIFO_entity:FIFO_entity_inst\"" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "FIFO_entity_inst" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864483458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO soc_system:u0\|LCD_controller:lcd_controller_0\|FIFO_entity:FIFO_entity_inst\|FIFO:FIFO_inst " "Elaborating entity \"FIFO\" for hierarchy \"soc_system:u0\|LCD_controller:lcd_controller_0\|FIFO_entity:FIFO_entity_inst\|FIFO:FIFO_inst\"" {  } { { "db/ip/soc_system/submodules/fifo_entity.vhd" "FIFO_inst" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/fifo_entity.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864483479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo soc_system:u0\|LCD_controller:lcd_controller_0\|FIFO_entity:FIFO_entity_inst\|FIFO:FIFO_inst\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"soc_system:u0\|LCD_controller:lcd_controller_0\|FIFO_entity:FIFO_entity_inst\|FIFO:FIFO_inst\|scfifo:scfifo_component\"" {  } { { "../hdl/FIFO.vhd" "scfifo_component" { Text "C:/PROG_EPFL/Lab_4/hw/hdl/FIFO.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864483914 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|LCD_controller:lcd_controller_0\|FIFO_entity:FIFO_entity_inst\|FIFO:FIFO_inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"soc_system:u0\|LCD_controller:lcd_controller_0\|FIFO_entity:FIFO_entity_inst\|FIFO:FIFO_inst\|scfifo:scfifo_component\"" {  } { { "../hdl/FIFO.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/hdl/FIFO.vhd" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864483926 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|LCD_controller:lcd_controller_0\|FIFO_entity:FIFO_entity_inst\|FIFO:FIFO_inst\|scfifo:scfifo_component " "Instantiated megafunction \"soc_system:u0\|LCD_controller:lcd_controller_0\|FIFO_entity:FIFO_entity_inst\|FIFO:FIFO_inst\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640864483927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 224 " "Parameter \"almost_full_value\" = \"224\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640864483927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640864483927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640864483927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640864483927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640864483927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640864483927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640864483927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640864483927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640864483927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640864483927 ""}  } { { "../hdl/FIFO.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/hdl/FIFO.vhd" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640864483927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_qac1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_qac1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_qac1 " "Found entity 1: scfifo_qac1" {  } { { "db/scfifo_qac1.tdf" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/scfifo_qac1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864484040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864484040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_qac1 soc_system:u0\|LCD_controller:lcd_controller_0\|FIFO_entity:FIFO_entity_inst\|FIFO:FIFO_inst\|scfifo:scfifo_component\|scfifo_qac1:auto_generated " "Elaborating entity \"scfifo_qac1\" for hierarchy \"soc_system:u0\|LCD_controller:lcd_controller_0\|FIFO_entity:FIFO_entity_inst\|FIFO:FIFO_inst\|scfifo:scfifo_component\|scfifo_qac1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864484052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_ks91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_ks91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_ks91 " "Found entity 1: a_dpfifo_ks91" {  } { { "db/a_dpfifo_ks91.tdf" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/a_dpfifo_ks91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864484107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864484107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_ks91 soc_system:u0\|LCD_controller:lcd_controller_0\|FIFO_entity:FIFO_entity_inst\|FIFO:FIFO_inst\|scfifo:scfifo_component\|scfifo_qac1:auto_generated\|a_dpfifo_ks91:dpfifo " "Elaborating entity \"a_dpfifo_ks91\" for hierarchy \"soc_system:u0\|LCD_controller:lcd_controller_0\|FIFO_entity:FIFO_entity_inst\|FIFO:FIFO_inst\|scfifo:scfifo_component\|scfifo_qac1:auto_generated\|a_dpfifo_ks91:dpfifo\"" {  } { { "db/scfifo_qac1.tdf" "dpfifo" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/scfifo_qac1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864484119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_08f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_08f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_08f " "Found entity 1: a_fefifo_08f" {  } { { "db/a_fefifo_08f.tdf" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/a_fefifo_08f.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864484174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864484174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_08f soc_system:u0\|LCD_controller:lcd_controller_0\|FIFO_entity:FIFO_entity_inst\|FIFO:FIFO_inst\|scfifo:scfifo_component\|scfifo_qac1:auto_generated\|a_dpfifo_ks91:dpfifo\|a_fefifo_08f:fifo_state " "Elaborating entity \"a_fefifo_08f\" for hierarchy \"soc_system:u0\|LCD_controller:lcd_controller_0\|FIFO_entity:FIFO_entity_inst\|FIFO:FIFO_inst\|scfifo:scfifo_component\|scfifo_qac1:auto_generated\|a_dpfifo_ks91:dpfifo\|a_fefifo_08f:fifo_state\"" {  } { { "db/a_dpfifo_ks91.tdf" "fifo_state" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/a_dpfifo_ks91.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864484193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1h7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1h7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1h7 " "Found entity 1: cntr_1h7" {  } { { "db/cntr_1h7.tdf" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/cntr_1h7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864484289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864484289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1h7 soc_system:u0\|LCD_controller:lcd_controller_0\|FIFO_entity:FIFO_entity_inst\|FIFO:FIFO_inst\|scfifo:scfifo_component\|scfifo_qac1:auto_generated\|a_dpfifo_ks91:dpfifo\|a_fefifo_08f:fifo_state\|cntr_1h7:count_usedw " "Elaborating entity \"cntr_1h7\" for hierarchy \"soc_system:u0\|LCD_controller:lcd_controller_0\|FIFO_entity:FIFO_entity_inst\|FIFO:FIFO_inst\|scfifo:scfifo_component\|scfifo_qac1:auto_generated\|a_dpfifo_ks91:dpfifo\|a_fefifo_08f:fifo_state\|cntr_1h7:count_usedw\"" {  } { { "db/a_fefifo_08f.tdf" "count_usedw" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/a_fefifo_08f.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864484314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aus1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aus1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aus1 " "Found entity 1: altsyncram_aus1" {  } { { "db/altsyncram_aus1.tdf" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/altsyncram_aus1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864484438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864484438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aus1 soc_system:u0\|LCD_controller:lcd_controller_0\|FIFO_entity:FIFO_entity_inst\|FIFO:FIFO_inst\|scfifo:scfifo_component\|scfifo_qac1:auto_generated\|a_dpfifo_ks91:dpfifo\|altsyncram_aus1:FIFOram " "Elaborating entity \"altsyncram_aus1\" for hierarchy \"soc_system:u0\|LCD_controller:lcd_controller_0\|FIFO_entity:FIFO_entity_inst\|FIFO:FIFO_inst\|scfifo:scfifo_component\|scfifo_qac1:auto_generated\|a_dpfifo_ks91:dpfifo\|altsyncram_aus1:FIFOram\"" {  } { { "db/a_dpfifo_ks91.tdf" "FIFOram" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/a_dpfifo_ks91.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864484458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lgb " "Found entity 1: cntr_lgb" {  } { { "db/cntr_lgb.tdf" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/cntr_lgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864484568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864484568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_lgb soc_system:u0\|LCD_controller:lcd_controller_0\|FIFO_entity:FIFO_entity_inst\|FIFO:FIFO_inst\|scfifo:scfifo_component\|scfifo_qac1:auto_generated\|a_dpfifo_ks91:dpfifo\|cntr_lgb:rd_ptr_count " "Elaborating entity \"cntr_lgb\" for hierarchy \"soc_system:u0\|LCD_controller:lcd_controller_0\|FIFO_entity:FIFO_entity_inst\|FIFO:FIFO_inst\|scfifo:scfifo_component\|scfifo_qac1:auto_generated\|a_dpfifo_ks91:dpfifo\|cntr_lgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_ks91.tdf" "rd_ptr_count" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/a_dpfifo_ks91.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864484588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_address_span_extender soc_system:u0\|altera_address_span_extender:address_span_extender_0 " "Elaborating entity \"altera_address_span_extender\" for hierarchy \"soc_system:u0\|altera_address_span_extender:address_span_extender_0\"" {  } { { "db/ip/soc_system/soc_system.v" "address_span_extender_0" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/soc_system.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864484672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0 soc_system:u0\|soc_system_hps_0:hps_0 " "Elaborating entity \"soc_system_hps_0\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\"" {  } { { "db/ip/soc_system/soc_system.v" "hps_0" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/soc_system.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864484718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_fpga_interfaces soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"soc_system_hps_0_fpga_interfaces\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "db/ip/soc_system/submodules/soc_system_hps_0.v" "fpga_interfaces" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864484744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_hps_io soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io " "Elaborating entity \"soc_system_hps_0_hps_io\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\"" {  } { { "db/ip/soc_system/submodules/soc_system_hps_0.v" "hps_io" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864484782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_hps_io_border soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border " "Elaborating entity \"soc_system_hps_0_hps_io_border\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\"" {  } { { "db/ip/soc_system/submodules/soc_system_hps_0_hps_io.v" "border" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864484828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sv" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864484885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "db/ip/soc_system/submodules/hps_sdram.v" "pll" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864484957 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "db/ip/soc_system/submodules/hps_sdram_pll.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640864484958 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "db/ip/soc_system/submodules/hps_sdram_pll.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640864484959 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "db/ip/soc_system/submodules/hps_sdram.v" "p0" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864484977 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864484979 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0.sv" "umemphy" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864485046 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1640864485050 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640864485051 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1640864485059 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640864485059 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864485178 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640864485178 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640864485178 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864485198 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640864485210 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640864485210 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640864485210 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640864485210 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864485243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864485503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864485562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864485587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864485616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864485799 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864485813 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640864485814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640864485814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640864485814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640864485814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640864485814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640864485814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640864485814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640864485814 ""}  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640864485814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ddio_out_uqe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864485926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864485926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864485937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864485991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864486017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864486041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "db/ip/soc_system/submodules/hps_sdram.v" "seq" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864486473 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "db/ip/soc_system/submodules/hps_sdram.v" "seq" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1640864486475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "db/ip/soc_system/submodules/hps_sdram.v" "c0" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864486491 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640864486540 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640864486541 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640864486541 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640864486541 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640864486541 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640864486541 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "db/ip/soc_system/submodules/hps_sdram.v" "oct" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864487093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "db/ip/soc_system/submodules/hps_sdram.v" "dll" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864487111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_jtag_uart_0 soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"soc_system_jtag_uart_0\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\"" {  } { { "db/ip/soc_system/soc_system.v" "jtag_uart_0" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/soc_system.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864487132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_jtag_uart_0_scfifo_w soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w " "Elaborating entity \"soc_system_jtag_uart_0_scfifo_w\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\"" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" "the_soc_system_jtag_uart_0_scfifo_w" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864487157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" "wfifo" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864487444 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864487454 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640864487454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640864487454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640864487454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640864487454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640864487454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640864487454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640864487454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640864487454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640864487454 ""}  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640864487454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864487570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864487570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864487582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864487635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864487635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864487654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864487710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864487710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864487735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864487836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864487836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864487868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864487973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864487973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864487999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864488104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864488104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864488128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_jtag_uart_0_scfifo_r soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r " "Elaborating entity \"soc_system_jtag_uart_0_scfifo_r\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r\"" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" "the_soc_system_jtag_uart_0_scfifo_r" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864488217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" "soc_system_jtag_uart_0_alt_jtag_atlantic" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864488961 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864488991 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640864488991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640864488991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640864488991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640864488991 ""}  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640864488991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864489220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864489505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0 soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"soc_system_nios2_gen2_0\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\"" {  } { { "db/ip/soc_system/soc_system.v" "nios2_gen2_0" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/soc_system.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864489623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu " "Elaborating entity \"soc_system_nios2_gen2_0_cpu\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0.v" "cpu" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864489714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_test_bench soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_test_bench:the_soc_system_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_test_bench\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_test_bench:the_soc_system_nios2_gen2_0_cpu_test_bench\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_test_bench" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 5972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864490393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_ic_data_module soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_ic_data_module:soc_system_nios2_gen2_0_cpu_ic_data " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_ic_data_module\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_ic_data_module:soc_system_nios2_gen2_0_cpu_ic_data\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "soc_system_nios2_gen2_0_cpu_ic_data" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 6974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864490488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_ic_data_module:soc_system_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_ic_data_module:soc_system_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864490751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spj1 " "Found entity 1: altsyncram_spj1" {  } { { "db/altsyncram_spj1.tdf" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/altsyncram_spj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864490908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864490908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spj1 soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_ic_data_module:soc_system_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated " "Elaborating entity \"altsyncram_spj1\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_ic_data_module:soc_system_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864490924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_ic_tag_module soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_ic_tag_module:soc_system_nios2_gen2_0_cpu_ic_tag " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_ic_tag_module\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_ic_tag_module:soc_system_nios2_gen2_0_cpu_ic_tag\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "soc_system_nios2_gen2_0_cpu_ic_tag" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 7040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864491067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_ic_tag_module:soc_system_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_ic_tag_module:soc_system_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864491131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tgj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tgj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tgj1 " "Found entity 1: altsyncram_tgj1" {  } { { "db/altsyncram_tgj1.tdf" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/altsyncram_tgj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864491292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864491292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tgj1 soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_ic_tag_module:soc_system_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_tgj1:auto_generated " "Elaborating entity \"altsyncram_tgj1\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_ic_tag_module:soc_system_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_tgj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864491307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_bht_module soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_bht_module:soc_system_nios2_gen2_0_cpu_bht " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_bht_module\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_bht_module:soc_system_nios2_gen2_0_cpu_bht\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "soc_system_nios2_gen2_0_cpu_bht" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 7238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864491449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_bht_module:soc_system_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_bht_module:soc_system_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864491499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdj1 " "Found entity 1: altsyncram_pdj1" {  } { { "db/altsyncram_pdj1.tdf" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/altsyncram_pdj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864491646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864491646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pdj1 soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_bht_module:soc_system_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated " "Elaborating entity \"altsyncram_pdj1\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_bht_module:soc_system_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864491660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_register_bank_a_module soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_register_bank_a_module:soc_system_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_register_bank_a_module:soc_system_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "soc_system_nios2_gen2_0_cpu_register_bank_a" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 8195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864491787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_register_bank_a_module:soc_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_register_bank_a_module:soc_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864491837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_voi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_voi1 " "Found entity 1: altsyncram_voi1" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/altsyncram_voi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864491994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864491994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_voi1 soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_register_bank_a_module:soc_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated " "Elaborating entity \"altsyncram_voi1\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_register_bank_a_module:soc_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864492010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_register_bank_b_module soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_register_bank_b_module:soc_system_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_register_bank_b_module:soc_system_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "soc_system_nios2_gen2_0_cpu_register_bank_b" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 8213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864492163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_mult_cell soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_mult_cell\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_mult_cell" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 8798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864492292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864492403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_37p2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_37p2 " "Found entity 1: altera_mult_add_37p2" {  } { { "db/altera_mult_add_37p2.v" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/altera_mult_add_37p2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864492543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864492543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_37p2 soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated " "Elaborating entity \"altera_mult_add_37p2\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864492589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "altera_mult_add_rtl1" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864492910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864493034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864493149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864493220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864493456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864494103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864494172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864494401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864494639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864494710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864494781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864495025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864496754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864497223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864497303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864497495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864497570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864497796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864498035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_dc_tag_module soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_dc_tag_module:soc_system_nios2_gen2_0_cpu_dc_tag " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_dc_tag_module\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_dc_tag_module:soc_system_nios2_gen2_0_cpu_dc_tag\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "soc_system_nios2_gen2_0_cpu_dc_tag" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 9220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864507329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_dc_tag_module:soc_system_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_dc_tag_module:soc_system_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864507382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5pi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5pi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5pi1 " "Found entity 1: altsyncram_5pi1" {  } { { "db/altsyncram_5pi1.tdf" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/altsyncram_5pi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864507555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864507555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5pi1 soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_dc_tag_module:soc_system_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_5pi1:auto_generated " "Elaborating entity \"altsyncram_5pi1\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_dc_tag_module:soc_system_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_5pi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864507571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_dc_data_module soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_dc_data_module:soc_system_nios2_gen2_0_cpu_dc_data " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_dc_data_module\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_dc_data_module:soc_system_nios2_gen2_0_cpu_dc_data\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "soc_system_nios2_gen2_0_cpu_dc_data" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 9286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864507715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_dc_data_module:soc_system_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_dc_data_module:soc_system_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864507773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4kl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4kl1 " "Found entity 1: altsyncram_4kl1" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/altsyncram_4kl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864507951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864507951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4kl1 soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_dc_data_module:soc_system_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated " "Elaborating entity \"altsyncram_4kl1\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_dc_data_module:soc_system_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864507966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_dc_victim_module soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_dc_victim_module:soc_system_nios2_gen2_0_cpu_dc_victim " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_dc_victim_module\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_dc_victim_module:soc_system_nios2_gen2_0_cpu_dc_victim\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "soc_system_nios2_gen2_0_cpu_dc_victim" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 9398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864508108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_dc_victim_module:soc_system_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_dc_victim_module:soc_system_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864508164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_baj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_baj1 " "Found entity 1: altsyncram_baj1" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/altsyncram_baj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864508373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864508373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_baj1 soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_dc_victim_module:soc_system_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated " "Elaborating entity \"altsyncram_baj1\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_dc_victim_module:soc_system_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864508397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 10151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864508552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_debug soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864508659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864508789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_break soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_break:the_soc_system_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_break:the_soc_system_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864508877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864509014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864509082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_itrace soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_itrace:the_soc_system_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_itrace:the_soc_system_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864509167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864509246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_td_mode soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace\|soc_system_nios2_gen2_0_cpu_nios2_oci_td_mode:soc_system_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace\|soc_system_nios2_gen2_0_cpu_nios2_oci_td_mode:soc_system_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "soc_system_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864509383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_fifo soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864509460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo\|soc_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_soc_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo\|soc_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_soc_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864509578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864509649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864509719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_pib soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_pib:the_soc_system_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_pib:the_soc_system_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864509793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_im soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_im:the_soc_system_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_im:the_soc_system_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864509859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_avalon_reg soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864509935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_ocimem soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864510011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "soc_system_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864510134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864510185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864510349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864510349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864510365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_debug_slave_wrapper soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864510476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_debug_slave_tck soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|soc_system_nios2_gen2_0_cpu_debug_slave_tck:the_soc_system_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|soc_system_nios2_gen2_0_cpu_debug_slave_tck:the_soc_system_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_soc_system_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864510503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_debug_slave_sysclk soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|soc_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|soc_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864510635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "soc_system_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864510868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864510908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864510959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864511007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_onchip_memory2_0 soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"soc_system_onchip_memory2_0\" for hierarchy \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\"" {  } { { "db/ip/soc_system/soc_system.v" "onchip_memory2_0" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/soc_system.v" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864511084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/soc_system/submodules/soc_system_onchip_memory2_0.v" "the_altsyncram" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864511127 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/soc_system/submodules/soc_system_onchip_memory2_0.v" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864511145 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640864511146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file soc_system_onchip_memory2_0.hex " "Parameter \"init_file\" = \"soc_system_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640864511146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640864511146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32768 " "Parameter \"maximum_depth\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640864511146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640864511146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640864511146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640864511146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640864511146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640864511146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640864511146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640864511146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640864511146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640864511146 ""}  } { { "db/ip/soc_system/submodules/soc_system_onchip_memory2_0.v" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640864511146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aqn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aqn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aqn1 " "Found entity 1: altsyncram_aqn1" {  } { { "db/altsyncram_aqn1.tdf" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/altsyncram_aqn1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864511314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864511314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aqn1 soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_aqn1:auto_generated " "Elaborating entity \"altsyncram_aqn1\" for hierarchy \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_aqn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864511330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/decode_8la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864513583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864513583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_aqn1:auto_generated\|decode_8la:decode3 " "Elaborating entity \"decode_8la\" for hierarchy \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_aqn1:auto_generated\|decode_8la:decode3\"" {  } { { "db/altsyncram_aqn1.tdf" "decode3" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/altsyncram_aqn1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864513604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5hb " "Found entity 1: mux_5hb" {  } { { "db/mux_5hb.tdf" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/mux_5hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864513716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864513716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5hb soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_aqn1:auto_generated\|mux_5hb:mux2 " "Elaborating entity \"mux_5hb\" for hierarchy \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_aqn1:auto_generated\|mux_5hb:mux2\"" {  } { { "db/altsyncram_aqn1.tdf" "mux2" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/altsyncram_aqn1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864513736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"soc_system_mm_interconnect_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/soc_system/soc_system.v" "mm_interconnect_0" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/soc_system.v" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864514997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:lcd_controller_0_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:lcd_controller_0_avalon_master_translator\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "lcd_controller_0_avalon_master_translator" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864515361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864515405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864515436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:address_span_extender_0_windowed_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:address_span_extender_0_windowed_slave_translator\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "address_span_extender_0_windowed_slave_translator" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 749 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864515465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864515492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lcd_controller_0_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lcd_controller_0_avalon_slave_translator\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "lcd_controller_0_avalon_slave_translator" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864515519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864515550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 1005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864515578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:lcd_controller_0_avalon_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:lcd_controller_0_avalon_master_agent\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "lcd_controller_0_avalon_master_agent" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 1086 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864515603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 1167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864515630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 1248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864515653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:address_span_extender_0_windowed_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:address_span_extender_0_windowed_slave_agent\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "address_span_extender_0_windowed_slave_agent" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 1332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864515680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:address_span_extender_0_windowed_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:address_span_extender_0_windowed_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864515715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "address_span_extender_0_windowed_slave_agent_rsp_fifo" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 1373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864515749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 1457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864515801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router " "Elaborating entity \"soc_system_mm_interconnect_0_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "router" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 1889 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864515904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864515947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_001 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"soc_system_mm_interconnect_0_router_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "router_001" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 1905 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864515967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_001_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_001:router_001\|soc_system_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_001_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_001:router_001\|soc_system_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864516013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"soc_system_mm_interconnect_0_router_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "router_002" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 1921 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864516033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864516076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_003 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"soc_system_mm_interconnect_0_router_003\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "router_003" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 1937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864516096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_003_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_003:router_003\|soc_system_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_003_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_003:router_003\|soc_system_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864516122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_004 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"soc_system_mm_interconnect_0_router_004\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "router_004" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 1953 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864516142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_004_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_004:router_004\|soc_system_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_004_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_004:router_004\|soc_system_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864516167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_006 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"soc_system_mm_interconnect_0_router_006\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_006:router_006\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "router_006" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 1985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864516215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_006_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_006:router_006\|soc_system_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_006_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_006:router_006\|soc_system_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864516242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "nios2_gen2_0_data_master_limiter" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 2051 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864516284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_limiter" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864516318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:address_span_extender_0_windowed_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:address_span_extender_0_windowed_slave_burst_adapter\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "address_span_extender_0_windowed_slave_burst_adapter" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 2151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864516353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:address_span_extender_0_windowed_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:address_span_extender_0_windowed_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864516384 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 3 altera_merlin_burst_adapter_13_1.sv(794) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(794): truncated value with size 10 to match size of target (3)" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640864516404 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:address_span_extender_0_windowed_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:address_span_extender_0_windowed_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:address_span_extender_0_windowed_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864516491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:address_span_extender_0_windowed_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:address_span_extender_0_windowed_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864516514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:address_span_extender_0_windowed_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:address_span_extender_0_windowed_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864516528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:address_span_extender_0_windowed_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:address_span_extender_0_windowed_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864516555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:address_span_extender_0_windowed_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:address_span_extender_0_windowed_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864516576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "cmd_demux" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 2168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864516666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux_001 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 2209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864516689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux_002 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "cmd_demux_002" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 2232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864516722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "cmd_mux" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 2255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864516751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864516786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864516800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux_001 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 2272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864516820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_demux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "rsp_demux" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 2358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864516904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "rsp_mux" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 2455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864516988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux_001 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 2496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864517015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_001.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864517071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864517085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux_002 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "rsp_mux_002" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 2519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864517109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864517140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 2548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864517164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864517188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"soc_system_mm_interconnect_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\"" {  } { { "db/ip/soc_system/soc_system.v" "mm_interconnect_1" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/soc_system.v" 451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864517307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:address_span_extender_0_expanded_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:address_span_extender_0_expanded_master_translator\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "address_span_extender_0_expanded_master_translator" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864517420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "hps_0_f2h_sdram0_data_translator" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864517468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:address_span_extender_0_expanded_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:address_span_extender_0_expanded_master_agent\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "address_span_extender_0_expanded_master_agent" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864517494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "hps_0_f2h_sdram0_data_agent" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864517520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864517557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "hps_0_f2h_sdram0_data_agent_rsp_fifo" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864517590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router " "Elaborating entity \"soc_system_mm_interconnect_1_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "router" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864517866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_default_decode soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\|soc_system_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\|soc_system_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" "the_default_decode" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864517912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_001 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"soc_system_mm_interconnect_1_router_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_001:router_001\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "router_001" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864517934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_001_default_decode soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_001:router_001\|soc_system_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_001_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_001:router_001\|soc_system_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864517960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_demux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "cmd_demux" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864517981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_mux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "cmd_mux" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864518005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_rsp_mux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_1_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "rsp_mux" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864518042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_irq_mapper soc_system:u0\|soc_system_irq_mapper:irq_mapper " "Elaborating entity \"soc_system_irq_mapper\" for hierarchy \"soc_system:u0\|soc_system_irq_mapper:irq_mapper\"" {  } { { "db/ip/soc_system/soc_system.v" "irq_mapper" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/soc_system.v" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864518096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/soc_system/soc_system.v" "rst_controller" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/soc_system.v" 521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864518114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/soc_system/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864518134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/soc_system/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864518150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/soc_system/soc_system.v" "rst_controller_001" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/soc_system.v" 584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864518165 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_soc_system_nios2_gen2_0_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_soc_system_nios2_gen2_0_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1640864520713 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_oci_itrace:the_soc_system_nios2_gen2_0_cpu_nios2_oci_itrace"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qb84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qb84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qb84 " "Found entity 1: altsyncram_qb84" {  } { { "db/altsyncram_qb84.tdf" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/altsyncram_qb84.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864527619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864527619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ilc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ilc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ilc " "Found entity 1: mux_ilc" {  } { { "db/mux_ilc.tdf" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/mux_ilc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864528426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864528426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/decode_vnf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864528843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864528843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_79i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_79i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_79i " "Found entity 1: cntr_79i" {  } { { "db/cntr_79i.tdf" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/cntr_79i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864529545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864529545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e9c " "Found entity 1: cmpr_e9c" {  } { { "db/cmpr_e9c.tdf" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/cmpr_e9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864529692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864529692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3vi " "Found entity 1: cntr_3vi" {  } { { "db/cntr_3vi.tdf" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/cntr_3vi.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864530053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864530053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_59i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_59i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_59i " "Found entity 1: cntr_59i" {  } { { "db/cntr_59i.tdf" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/cntr_59i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864530580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864530580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/cmpr_d9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864530723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864530723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/cntr_kri.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864531053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864531053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/cmpr_99c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864531195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864531195 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864532028 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1640864532711 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.12.30.12:42:19 Progress: Loading sldb0ea1b78/alt_sld_fab_wrapper_hw.tcl " "2021.12.30.12:42:19 Progress: Loading sldb0ea1b78/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864539332 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864544403 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864544707 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864551604 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864551839 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864552083 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864552362 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864552369 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864552370 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1640864553138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb0ea1b78/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb0ea1b78/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldb0ea1b78/alt_sld_fab.v" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/sldb0ea1b78/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864553737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864553737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864553941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864553941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864553995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864553995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864554134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864554134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 222 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864554312 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864554312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864554312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640864554485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864554485 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1640864568178 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1640864568178 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1640864568294 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1640864568294 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1640864568294 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1640864568294 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1640864568294 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "34 " "34 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1640864568325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|LCD_controller:lcd_controller_0\|Master_Interface_DMA:Master_Interface_DMA_inst\|transfer_start " "Latch soc_system:u0\|LCD_controller:lcd_controller_0\|Master_Interface_DMA:Master_Interface_DMA_inst\|transfer_start has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|LCD_controller:lcd_controller_0\|Master_Interface_DMA:Master_Interface_DMA_inst\|state.READ_DATA " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|LCD_controller:lcd_controller_0\|Master_Interface_DMA:Master_Interface_DMA_inst\|state.READ_DATA" {  } { { "db/ip/soc_system/submodules/master_interface_dma.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/master_interface_dma.vhd" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640864568755 ""}  } { { "db/ip/soc_system/submodules/master_interface_dma.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/master_interface_dma.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640864568755 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|LCD_controller:lcd_controller_0\|Master_Interface_DMA:Master_Interface_DMA_inst\|next_state.READ_DATA_2310 " "Latch soc_system:u0\|LCD_controller:lcd_controller_0\|Master_Interface_DMA:Master_Interface_DMA_inst\|next_state.READ_DATA_2310 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|LCD_controller:lcd_controller_0\|Master_Interface_DMA:Master_Interface_DMA_inst\|state.READ_DATA " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|LCD_controller:lcd_controller_0\|Master_Interface_DMA:Master_Interface_DMA_inst\|state.READ_DATA" {  } { { "db/ip/soc_system/submodules/master_interface_dma.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/master_interface_dma.vhd" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640864568755 ""}  } { { "db/ip/soc_system/submodules/master_interface_dma.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/master_interface_dma.vhd" 97 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640864568755 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|LCD_controller:lcd_controller_0\|Master_Interface_DMA:Master_Interface_DMA_inst\|next_state.VERIFY_ADDRESS_2298 " "Latch soc_system:u0\|LCD_controller:lcd_controller_0\|Master_Interface_DMA:Master_Interface_DMA_inst\|next_state.VERIFY_ADDRESS_2298 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|LCD_controller:lcd_controller_0\|Master_Interface_DMA:Master_Interface_DMA_inst\|state.READ_DATA " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|LCD_controller:lcd_controller_0\|Master_Interface_DMA:Master_Interface_DMA_inst\|state.READ_DATA" {  } { { "db/ip/soc_system/submodules/master_interface_dma.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/master_interface_dma.vhd" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640864568756 ""}  } { { "db/ip/soc_system/submodules/master_interface_dma.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/master_interface_dma.vhd" 97 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640864568756 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HPS_CONV_USB_N~synth " "Node \"HPS_CONV_USB_N~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 74 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640864573525 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640864573525 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640864573525 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640864573525 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640864573525 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640864573525 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640864573525 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640864573525 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640864573525 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640864573525 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640864573525 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640864573525 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640864573525 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640864573525 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640864573525 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640864573525 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640864573525 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640864573525 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640864573525 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640864573525 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640864573525 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640864573525 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640864573525 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640864573525 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640864573525 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640864573525 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640864573525 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640864573525 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640864573525 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640864573525 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640864573525 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640864573525 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640864573525 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 84 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640864573525 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 84 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640864573525 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 84 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640864573525 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 84 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640864573525 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640864573525 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640864573525 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640864573525 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640864573525 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_INT_N~synth " "Node \"HPS_ENET_INT_N~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 92 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640864573525 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_MDIO~synth " "Node \"HPS_ENET_MDIO~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 94 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640864573525 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GSENSOR_INT~synth " "Node \"HPS_GSENSOR_INT~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 100 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640864573525 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C0_SCLK~synth " "Node \"HPS_I2C0_SCLK~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 101 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640864573525 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C0_SDAT~synth " "Node \"HPS_I2C0_SDAT~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 102 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640864573525 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SCLK~synth " "Node \"HPS_I2C1_SCLK~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 103 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640864573525 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SDAT~synth " "Node \"HPS_I2C1_SDAT~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 104 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640864573525 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_KEY_N~synth " "Node \"HPS_KEY_N~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 105 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640864573525 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LED~synth " "Node \"HPS_LED~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 106 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640864573525 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LTC_GPIO~synth " "Node \"HPS_LTC_GPIO~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 107 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640864573525 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_CMD~synth " "Node \"HPS_SD_CMD~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 109 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640864573525 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[0\]~synth " "Node \"HPS_SD_DATA\[0\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 110 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640864573525 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[1\]~synth " "Node \"HPS_SD_DATA\[1\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 110 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640864573525 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[2\]~synth " "Node \"HPS_SD_DATA\[2\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 110 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640864573525 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[3\]~synth " "Node \"HPS_SD_DATA\[3\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 110 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640864573525 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SPIM_SS~synth " "Node \"HPS_SPIM_SS~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 114 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640864573525 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[0\]~synth " "Node \"HPS_USB_DATA\[0\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640864573525 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[1\]~synth " "Node \"HPS_USB_DATA\[1\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640864573525 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[2\]~synth " "Node \"HPS_USB_DATA\[2\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640864573525 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[3\]~synth " "Node \"HPS_USB_DATA\[3\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640864573525 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[4\]~synth " "Node \"HPS_USB_DATA\[4\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640864573525 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[5\]~synth " "Node \"HPS_USB_DATA\[5\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640864573525 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[6\]~synth " "Node \"HPS_USB_DATA\[6\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640864573525 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[7\]~synth " "Node \"HPS_USB_DATA\[7\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640864573525 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1640864573525 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_LT24_RD_N VCC " "Pin \"GPIO_0_LT24_RD_N\" is stuck at VCC" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640864573529 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|GPIO_0_LT24_RD_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1640864573529 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864574286 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "soc_system:u0\|LCD_controller:lcd_controller_0\|Master_Interface_DMA:Master_Interface_DMA_inst\|burst_cnt\[0\] Low " "Register soc_system:u0\|LCD_controller:lcd_controller_0\|Master_Interface_DMA:Master_Interface_DMA_inst\|burst_cnt\[0\] will power up to Low" {  } { { "db/ip/soc_system/submodules/master_interface_dma.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/master_interface_dma.vhd" 173 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1640864574787 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "soc_system:u0\|LCD_controller:lcd_controller_0\|Master_Interface_DMA:Master_Interface_DMA_inst\|burst_cnt\[31\] Low " "Register soc_system:u0\|LCD_controller:lcd_controller_0\|Master_Interface_DMA:Master_Interface_DMA_inst\|burst_cnt\[31\] will power up to Low" {  } { { "db/ip/soc_system/submodules/master_interface_dma.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/master_interface_dma.vhd" 173 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1640864574787 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "soc_system:u0\|LCD_controller:lcd_controller_0\|Master_Interface_DMA:Master_Interface_DMA_inst\|current_address\[0\] Low " "Register soc_system:u0\|LCD_controller:lcd_controller_0\|Master_Interface_DMA:Master_Interface_DMA_inst\|current_address\[0\] will power up to Low" {  } { { "db/ip/soc_system/submodules/master_interface_dma.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/master_interface_dma.vhd" 173 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1640864574787 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "soc_system:u0\|LCD_controller:lcd_controller_0\|Master_Interface_DMA:Master_Interface_DMA_inst\|end_address\[0\] Low " "Register soc_system:u0\|LCD_controller:lcd_controller_0\|Master_Interface_DMA:Master_Interface_DMA_inst\|end_address\[0\] will power up to Low" {  } { { "db/ip/soc_system/submodules/master_interface_dma.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/master_interface_dma.vhd" 173 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1640864574787 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "soc_system:u0\|LCD_controller:lcd_controller_0\|Master_Interface_DMA:Master_Interface_DMA_inst\|current_address\[31\] Low " "Register soc_system:u0\|LCD_controller:lcd_controller_0\|Master_Interface_DMA:Master_Interface_DMA_inst\|current_address\[31\] will power up to Low" {  } { { "db/ip/soc_system/submodules/master_interface_dma.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/master_interface_dma.vhd" 173 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1640864574787 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "soc_system:u0\|LCD_controller:lcd_controller_0\|Master_Interface_DMA:Master_Interface_DMA_inst\|end_address\[31\] Low " "Register soc_system:u0\|LCD_controller:lcd_controller_0\|Master_Interface_DMA:Master_Interface_DMA_inst\|end_address\[31\] will power up to Low" {  } { { "db/ip/soc_system/submodules/master_interface_dma.vhd" "" { Text "C:/PROG_EPFL/Lab_4/hw/quartus/db/ip/soc_system/submodules/master_interface_dma.vhd" 173 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1640864574787 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1640864574787 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "91 " "91 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1640864578840 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "soc_system_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"soc_system_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864579583 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864580568 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864581620 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864582642 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/PROG_EPFL/Lab_4/hw/quartus/output_files/ES_mini_project_TRDB_D5M_LT24.map.smsg " "Generated suppressed messages file C:/PROG_EPFL/Lab_4/hw/quartus/output_files/ES_mini_project_TRDB_D5M_LT24.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864584448 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 145 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 145 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1640864596464 ""}
{ "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO_TOP" "16 " "Attempting to remove 16 I/O cell(s) that do not connect to top-level pins or have illegal connectivity" { { "Info" "IAMERGE_UNCONNECTED_COMPLEX_WYSIWYG_IO" "pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_0_~output " "Failed to remove I/O cell \"pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_0_~output\"" {  } {  } 0 35028 "Failed to remove I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640864596505 ""} { "Info" "IAMERGE_UNCONNECTED_COMPLEX_WYSIWYG_IO" "pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_10_~output " "Failed to remove I/O cell \"pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_10_~output\"" {  } {  } 0 35028 "Failed to remove I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640864596505 ""} { "Info" "IAMERGE_UNCONNECTED_COMPLEX_WYSIWYG_IO" "pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_11_~output " "Failed to remove I/O cell \"pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_11_~output\"" {  } {  } 0 35028 "Failed to remove I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640864596505 ""} { "Info" "IAMERGE_UNCONNECTED_COMPLEX_WYSIWYG_IO" "pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_12_~output " "Failed to remove I/O cell \"pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_12_~output\"" {  } {  } 0 35028 "Failed to remove I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640864596505 ""} { "Info" "IAMERGE_UNCONNECTED_COMPLEX_WYSIWYG_IO" "pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_13_~output " "Failed to remove I/O cell \"pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_13_~output\"" {  } {  } 0 35028 "Failed to remove I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640864596505 ""} { "Info" "IAMERGE_UNCONNECTED_COMPLEX_WYSIWYG_IO" "pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_14_~output " "Failed to remove I/O cell \"pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_14_~output\"" {  } {  } 0 35028 "Failed to remove I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640864596505 ""} { "Info" "IAMERGE_UNCONNECTED_COMPLEX_WYSIWYG_IO" "pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_15_~output " "Failed to remove I/O cell \"pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_15_~output\"" {  } {  } 0 35028 "Failed to remove I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640864596505 ""} { "Info" "IAMERGE_UNCONNECTED_COMPLEX_WYSIWYG_IO" "pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_1_~output " "Failed to remove I/O cell \"pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_1_~output\"" {  } {  } 0 35028 "Failed to remove I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640864596505 ""} { "Info" "IAMERGE_UNCONNECTED_COMPLEX_WYSIWYG_IO" "pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_2_~output " "Failed to remove I/O cell \"pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_2_~output\"" {  } {  } 0 35028 "Failed to remove I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640864596505 ""} { "Info" "IAMERGE_UNCONNECTED_COMPLEX_WYSIWYG_IO" "pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_3_~output " "Failed to remove I/O cell \"pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_3_~output\"" {  } {  } 0 35028 "Failed to remove I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640864596505 ""} { "Info" "IAMERGE_UNCONNECTED_COMPLEX_WYSIWYG_IO" "pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_4_~output " "Failed to remove I/O cell \"pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_4_~output\"" {  } {  } 0 35028 "Failed to remove I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640864596505 ""} { "Info" "IAMERGE_UNCONNECTED_COMPLEX_WYSIWYG_IO" "pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_5_~output " "Failed to remove I/O cell \"pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_5_~output\"" {  } {  } 0 35028 "Failed to remove I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640864596505 ""} { "Info" "IAMERGE_UNCONNECTED_COMPLEX_WYSIWYG_IO" "pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_6_~output " "Failed to remove I/O cell \"pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_6_~output\"" {  } {  } 0 35028 "Failed to remove I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640864596505 ""} { "Info" "IAMERGE_UNCONNECTED_COMPLEX_WYSIWYG_IO" "pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_7_~output " "Failed to remove I/O cell \"pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_7_~output\"" {  } {  } 0 35028 "Failed to remove I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640864596505 ""} { "Info" "IAMERGE_UNCONNECTED_COMPLEX_WYSIWYG_IO" "pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_8_~output " "Failed to remove I/O cell \"pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_8_~output\"" {  } {  } 0 35028 "Failed to remove I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640864596505 ""} { "Info" "IAMERGE_UNCONNECTED_COMPLEX_WYSIWYG_IO" "pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_9_~output " "Failed to remove I/O cell \"pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_9_~output\"" {  } {  } 0 35028 "Failed to remove I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640864596505 ""}  } {  } 0 35026 "Attempting to remove %1!d! I/O cell(s) that do not connect to top-level pins or have illegal connectivity" 0 0 "Analysis & Synthesis" 0 -1 1640864596505 ""}
{ "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN_TOP" "" "Found I/O pins in lower-level partitions that are not connected in the top-level design" { { "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN" "pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_0_~output Top " "I/O cell \"pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_0_~output\" is not connected to partition \"Top\"" {  } {  } 1 35034 "I/O cell \"%1!s!\" is not connected to partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1640864596505 ""} { "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN" "pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_10_~output Top " "I/O cell \"pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_10_~output\" is not connected to partition \"Top\"" {  } {  } 1 35034 "I/O cell \"%1!s!\" is not connected to partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1640864596505 ""} { "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN" "pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_11_~output Top " "I/O cell \"pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_11_~output\" is not connected to partition \"Top\"" {  } {  } 1 35034 "I/O cell \"%1!s!\" is not connected to partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1640864596505 ""} { "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN" "pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_12_~output Top " "I/O cell \"pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_12_~output\" is not connected to partition \"Top\"" {  } {  } 1 35034 "I/O cell \"%1!s!\" is not connected to partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1640864596505 ""} { "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN" "pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_13_~output Top " "I/O cell \"pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_13_~output\" is not connected to partition \"Top\"" {  } {  } 1 35034 "I/O cell \"%1!s!\" is not connected to partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1640864596505 ""} { "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN" "pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_14_~output Top " "I/O cell \"pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_14_~output\" is not connected to partition \"Top\"" {  } {  } 1 35034 "I/O cell \"%1!s!\" is not connected to partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1640864596505 ""} { "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN" "pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_15_~output Top " "I/O cell \"pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_15_~output\" is not connected to partition \"Top\"" {  } {  } 1 35034 "I/O cell \"%1!s!\" is not connected to partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1640864596505 ""} { "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN" "pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_1_~output Top " "I/O cell \"pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_1_~output\" is not connected to partition \"Top\"" {  } {  } 1 35034 "I/O cell \"%1!s!\" is not connected to partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1640864596505 ""} { "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN" "pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_2_~output Top " "I/O cell \"pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_2_~output\" is not connected to partition \"Top\"" {  } {  } 1 35034 "I/O cell \"%1!s!\" is not connected to partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1640864596505 ""} { "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN" "pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_3_~output Top " "I/O cell \"pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_3_~output\" is not connected to partition \"Top\"" {  } {  } 1 35034 "I/O cell \"%1!s!\" is not connected to partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1640864596505 ""} { "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN" "pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_4_~output Top " "I/O cell \"pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_4_~output\" is not connected to partition \"Top\"" {  } {  } 1 35034 "I/O cell \"%1!s!\" is not connected to partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1640864596505 ""} { "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN" "pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_5_~output Top " "I/O cell \"pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_5_~output\" is not connected to partition \"Top\"" {  } {  } 1 35034 "I/O cell \"%1!s!\" is not connected to partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1640864596505 ""} { "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN" "pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_6_~output Top " "I/O cell \"pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_6_~output\" is not connected to partition \"Top\"" {  } {  } 1 35034 "I/O cell \"%1!s!\" is not connected to partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1640864596505 ""} { "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN" "pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_7_~output Top " "I/O cell \"pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_7_~output\" is not connected to partition \"Top\"" {  } {  } 1 35034 "I/O cell \"%1!s!\" is not connected to partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1640864596505 ""} { "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN" "pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_8_~output Top " "I/O cell \"pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_8_~output\" is not connected to partition \"Top\"" {  } {  } 1 35034 "I/O cell \"%1!s!\" is not connected to partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1640864596505 ""} { "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN" "pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_9_~output Top " "I/O cell \"pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_9_~output\" is not connected to partition \"Top\"" {  } {  } 1 35034 "I/O cell \"%1!s!\" is not connected to partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1640864596505 ""}  } {  } 1 35033 "Found I/O pins in lower-level partitions that are not connected in the top-level design" 0 0 "Analysis & Synthesis" 0 -1 1640864596505 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "18 0 0 0 0 " "Adding 18 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1640864596789 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640864596789 ""}
{ "Error" "EAMERGE_PARTITION_WITH_PIN_TOP" "Top " "Partition \"Top\" contains I/O cells that do not connect to top-level pins or have illegal connectivity" { { "Error" "EAMERGE_OUTPUT_PORT_MUST_DRIVE_PIN" "pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_0_ Top <nothing> " "Output port \"pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_0_\" on partition \"Top\" must drive a top-level pin but is driving \"<nothing>\"" {  } {  } 0 35032 "Output port \"%1!s!\" on partition \"%2!s!\" must drive a top-level pin but is driving \"%3!s!\"" 0 0 "Design Software" 0 -1 1640864597246 ""} { "Error" "EAMERGE_OUTPUT_PORT_MUST_DRIVE_PIN" "pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_10_ Top <nothing> " "Output port \"pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_10_\" on partition \"Top\" must drive a top-level pin but is driving \"<nothing>\"" {  } {  } 0 35032 "Output port \"%1!s!\" on partition \"%2!s!\" must drive a top-level pin but is driving \"%3!s!\"" 0 0 "Design Software" 0 -1 1640864597246 ""} { "Error" "EAMERGE_OUTPUT_PORT_MUST_DRIVE_PIN" "pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_11_ Top <nothing> " "Output port \"pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_11_\" on partition \"Top\" must drive a top-level pin but is driving \"<nothing>\"" {  } {  } 0 35032 "Output port \"%1!s!\" on partition \"%2!s!\" must drive a top-level pin but is driving \"%3!s!\"" 0 0 "Design Software" 0 -1 1640864597246 ""} { "Error" "EAMERGE_OUTPUT_PORT_MUST_DRIVE_PIN" "pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_12_ Top <nothing> " "Output port \"pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_12_\" on partition \"Top\" must drive a top-level pin but is driving \"<nothing>\"" {  } {  } 0 35032 "Output port \"%1!s!\" on partition \"%2!s!\" must drive a top-level pin but is driving \"%3!s!\"" 0 0 "Design Software" 0 -1 1640864597246 ""} { "Error" "EAMERGE_OUTPUT_PORT_MUST_DRIVE_PIN" "pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_13_ Top <nothing> " "Output port \"pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_13_\" on partition \"Top\" must drive a top-level pin but is driving \"<nothing>\"" {  } {  } 0 35032 "Output port \"%1!s!\" on partition \"%2!s!\" must drive a top-level pin but is driving \"%3!s!\"" 0 0 "Design Software" 0 -1 1640864597246 ""} { "Error" "EAMERGE_OUTPUT_PORT_MUST_DRIVE_PIN" "pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_14_ Top <nothing> " "Output port \"pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_14_\" on partition \"Top\" must drive a top-level pin but is driving \"<nothing>\"" {  } {  } 0 35032 "Output port \"%1!s!\" on partition \"%2!s!\" must drive a top-level pin but is driving \"%3!s!\"" 0 0 "Design Software" 0 -1 1640864597246 ""} { "Error" "EAMERGE_OUTPUT_PORT_MUST_DRIVE_PIN" "pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_15_ Top <nothing> " "Output port \"pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_15_\" on partition \"Top\" must drive a top-level pin but is driving \"<nothing>\"" {  } {  } 0 35032 "Output port \"%1!s!\" on partition \"%2!s!\" must drive a top-level pin but is driving \"%3!s!\"" 0 0 "Design Software" 0 -1 1640864597246 ""} { "Error" "EAMERGE_OUTPUT_PORT_MUST_DRIVE_PIN" "pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_1_ Top <nothing> " "Output port \"pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_1_\" on partition \"Top\" must drive a top-level pin but is driving \"<nothing>\"" {  } {  } 0 35032 "Output port \"%1!s!\" on partition \"%2!s!\" must drive a top-level pin but is driving \"%3!s!\"" 0 0 "Design Software" 0 -1 1640864597246 ""} { "Error" "EAMERGE_OUTPUT_PORT_MUST_DRIVE_PIN" "pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_2_ Top <nothing> " "Output port \"pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_2_\" on partition \"Top\" must drive a top-level pin but is driving \"<nothing>\"" {  } {  } 0 35032 "Output port \"%1!s!\" on partition \"%2!s!\" must drive a top-level pin but is driving \"%3!s!\"" 0 0 "Design Software" 0 -1 1640864597246 ""} { "Error" "EAMERGE_OUTPUT_PORT_MUST_DRIVE_PIN" "pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_3_ Top <nothing> " "Output port \"pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_3_\" on partition \"Top\" must drive a top-level pin but is driving \"<nothing>\"" {  } {  } 0 35032 "Output port \"%1!s!\" on partition \"%2!s!\" must drive a top-level pin but is driving \"%3!s!\"" 0 0 "Design Software" 0 -1 1640864597246 ""} { "Error" "EAMERGE_OUTPUT_PORT_MUST_DRIVE_PIN" "pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_4_ Top <nothing> " "Output port \"pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_4_\" on partition \"Top\" must drive a top-level pin but is driving \"<nothing>\"" {  } {  } 0 35032 "Output port \"%1!s!\" on partition \"%2!s!\" must drive a top-level pin but is driving \"%3!s!\"" 0 0 "Design Software" 0 -1 1640864597246 ""} { "Error" "EAMERGE_OUTPUT_PORT_MUST_DRIVE_PIN" "pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_5_ Top <nothing> " "Output port \"pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_5_\" on partition \"Top\" must drive a top-level pin but is driving \"<nothing>\"" {  } {  } 0 35032 "Output port \"%1!s!\" on partition \"%2!s!\" must drive a top-level pin but is driving \"%3!s!\"" 0 0 "Design Software" 0 -1 1640864597246 ""} { "Error" "EAMERGE_OUTPUT_PORT_MUST_DRIVE_PIN" "pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_6_ Top <nothing> " "Output port \"pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_6_\" on partition \"Top\" must drive a top-level pin but is driving \"<nothing>\"" {  } {  } 0 35032 "Output port \"%1!s!\" on partition \"%2!s!\" must drive a top-level pin but is driving \"%3!s!\"" 0 0 "Design Software" 0 -1 1640864597246 ""} { "Error" "EAMERGE_OUTPUT_PORT_MUST_DRIVE_PIN" "pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_7_ Top <nothing> " "Output port \"pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_7_\" on partition \"Top\" must drive a top-level pin but is driving \"<nothing>\"" {  } {  } 0 35032 "Output port \"%1!s!\" on partition \"%2!s!\" must drive a top-level pin but is driving \"%3!s!\"" 0 0 "Design Software" 0 -1 1640864597246 ""} { "Error" "EAMERGE_OUTPUT_PORT_MUST_DRIVE_PIN" "pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_8_ Top <nothing> " "Output port \"pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_8_\" on partition \"Top\" must drive a top-level pin but is driving \"<nothing>\"" {  } {  } 0 35032 "Output port \"%1!s!\" on partition \"%2!s!\" must drive a top-level pin but is driving \"%3!s!\"" 0 0 "Design Software" 0 -1 1640864597246 ""} { "Error" "EAMERGE_OUTPUT_PORT_MUST_DRIVE_PIN" "pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_9_ Top <nothing> " "Output port \"pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_9_\" on partition \"Top\" must drive a top-level pin but is driving \"<nothing>\"" {  } {  } 0 35032 "Output port \"%1!s!\" on partition \"%2!s!\" must drive a top-level pin but is driving \"%3!s!\"" 0 0 "Design Software" 0 -1 1640864597246 ""}  } {  } 0 35030 "Partition \"%1!s!\" contains I/O cells that do not connect to top-level pins or have illegal connectivity" 0 0 "Analysis & Synthesis" 0 -1 1640864597246 ""}
{ "Error" "ECUT_CUT_ATOM_IO_OBUF_BAD_DST_CONNECTION" "O pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_0_~output " "Output port O of I/O output buffer \"pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_0_~output\" must drive a top-level pin" {  } {  } 0 15856 "Output port %1!s! of I/O output buffer \"%2!s!\" must drive a top-level pin" 0 0 "Analysis & Synthesis" 0 -1 1640864597436 ""}
{ "Error" "ECUT_CUT_ATOM_IO_OBUF_BAD_DST_CONNECTION" "O pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_10_~output " "Output port O of I/O output buffer \"pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_10_~output\" must drive a top-level pin" {  } {  } 0 15856 "Output port %1!s! of I/O output buffer \"%2!s!\" must drive a top-level pin" 0 0 "Analysis & Synthesis" 0 -1 1640864597436 ""}
{ "Error" "ECUT_CUT_ATOM_IO_OBUF_BAD_DST_CONNECTION" "O pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_11_~output " "Output port O of I/O output buffer \"pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_11_~output\" must drive a top-level pin" {  } {  } 0 15856 "Output port %1!s! of I/O output buffer \"%2!s!\" must drive a top-level pin" 0 0 "Analysis & Synthesis" 0 -1 1640864597436 ""}
{ "Error" "ECUT_CUT_ATOM_IO_OBUF_BAD_DST_CONNECTION" "O pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_12_~output " "Output port O of I/O output buffer \"pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_12_~output\" must drive a top-level pin" {  } {  } 0 15856 "Output port %1!s! of I/O output buffer \"%2!s!\" must drive a top-level pin" 0 0 "Analysis & Synthesis" 0 -1 1640864597436 ""}
{ "Error" "ECUT_CUT_ATOM_IO_OBUF_BAD_DST_CONNECTION" "O pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_13_~output " "Output port O of I/O output buffer \"pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_13_~output\" must drive a top-level pin" {  } {  } 0 15856 "Output port %1!s! of I/O output buffer \"%2!s!\" must drive a top-level pin" 0 0 "Analysis & Synthesis" 0 -1 1640864597436 ""}
{ "Error" "ECUT_CUT_ATOM_IO_OBUF_BAD_DST_CONNECTION" "O pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_14_~output " "Output port O of I/O output buffer \"pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_14_~output\" must drive a top-level pin" {  } {  } 0 15856 "Output port %1!s! of I/O output buffer \"%2!s!\" must drive a top-level pin" 0 0 "Analysis & Synthesis" 0 -1 1640864597436 ""}
{ "Error" "ECUT_CUT_ATOM_IO_OBUF_BAD_DST_CONNECTION" "O pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_15_~output " "Output port O of I/O output buffer \"pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_15_~output\" must drive a top-level pin" {  } {  } 0 15856 "Output port %1!s! of I/O output buffer \"%2!s!\" must drive a top-level pin" 0 0 "Analysis & Synthesis" 0 -1 1640864597436 ""}
{ "Error" "ECUT_CUT_ATOM_IO_OBUF_BAD_DST_CONNECTION" "O pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_1_~output " "Output port O of I/O output buffer \"pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_1_~output\" must drive a top-level pin" {  } {  } 0 15856 "Output port %1!s! of I/O output buffer \"%2!s!\" must drive a top-level pin" 0 0 "Analysis & Synthesis" 0 -1 1640864597436 ""}
{ "Error" "ECUT_CUT_ATOM_IO_OBUF_BAD_DST_CONNECTION" "O pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_2_~output " "Output port O of I/O output buffer \"pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_2_~output\" must drive a top-level pin" {  } {  } 0 15856 "Output port %1!s! of I/O output buffer \"%2!s!\" must drive a top-level pin" 0 0 "Analysis & Synthesis" 0 -1 1640864597436 ""}
{ "Error" "ECUT_CUT_ATOM_IO_OBUF_BAD_DST_CONNECTION" "O pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_3_~output " "Output port O of I/O output buffer \"pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_3_~output\" must drive a top-level pin" {  } {  } 0 15856 "Output port %1!s! of I/O output buffer \"%2!s!\" must drive a top-level pin" 0 0 "Analysis & Synthesis" 0 -1 1640864597436 ""}
{ "Error" "ECUT_CUT_ATOM_IO_OBUF_BAD_DST_CONNECTION" "O pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_4_~output " "Output port O of I/O output buffer \"pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_4_~output\" must drive a top-level pin" {  } {  } 0 15856 "Output port %1!s! of I/O output buffer \"%2!s!\" must drive a top-level pin" 0 0 "Analysis & Synthesis" 0 -1 1640864597436 ""}
{ "Error" "ECUT_CUT_ATOM_IO_OBUF_BAD_DST_CONNECTION" "O pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_5_~output " "Output port O of I/O output buffer \"pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_5_~output\" must drive a top-level pin" {  } {  } 0 15856 "Output port %1!s! of I/O output buffer \"%2!s!\" must drive a top-level pin" 0 0 "Analysis & Synthesis" 0 -1 1640864597436 ""}
{ "Error" "ECUT_CUT_ATOM_IO_OBUF_BAD_DST_CONNECTION" "O pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_6_~output " "Output port O of I/O output buffer \"pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_6_~output\" must drive a top-level pin" {  } {  } 0 15856 "Output port %1!s! of I/O output buffer \"%2!s!\" must drive a top-level pin" 0 0 "Analysis & Synthesis" 0 -1 1640864597436 ""}
{ "Error" "ECUT_CUT_ATOM_IO_OBUF_BAD_DST_CONNECTION" "O pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_7_~output " "Output port O of I/O output buffer \"pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_7_~output\" must drive a top-level pin" {  } {  } 0 15856 "Output port %1!s! of I/O output buffer \"%2!s!\" must drive a top-level pin" 0 0 "Analysis & Synthesis" 0 -1 1640864597436 ""}
{ "Error" "ECUT_CUT_ATOM_IO_OBUF_BAD_DST_CONNECTION" "O pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_8_~output " "Output port O of I/O output buffer \"pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_8_~output\" must drive a top-level pin" {  } {  } 0 15856 "Output port %1!s! of I/O output buffer \"%2!s!\" must drive a top-level pin" 0 0 "Analysis & Synthesis" 0 -1 1640864597436 ""}
{ "Error" "ECUT_CUT_ATOM_IO_OBUF_BAD_DST_CONNECTION" "O pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_9_~output " "Output port O of I/O output buffer \"pre_syn.bp.u0_lcd_controller_0_LT24_Interface_inst_LT24_D_9_~output\" must drive a top-level pin" {  } {  } 0 15856 "Output port %1!s! of I/O output buffer \"%2!s!\" must drive a top-level pin" 0 0 "Analysis & Synthesis" 0 -1 1640864597436 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 33 s 143 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 33 errors, 143 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5278 " "Peak virtual memory: 5278 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640864598114 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 30 12:43:18 2021 " "Processing ended: Thu Dec 30 12:43:18 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640864598114 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:04:54 " "Elapsed time: 00:04:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640864598114 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:06:51 " "Total CPU time (on all processors): 00:06:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640864598114 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864598114 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 35 s 143 s " "Quartus Prime Full Compilation was unsuccessful. 35 errors, 143 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1640864598984 ""}
