INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/samum/Comp541/Lab2b/Lab2b.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/samum/Comp541/Lab2b/Lab2b.srcs/sources_1/imports/new/add_sub_8bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/samum/Comp541/Lab2b/Lab2b.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/samum/Comp541/Lab2b/Lab2b.srcs/sources_1/new/comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/samum/Comp541/Lab2b/Lab2b.srcs/sources_1/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/samum/Comp541/Lab2b/Lab2b.srcs/sources_1/new/logical.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logical
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/samum/Comp541/Lab2b/Lab2b.srcs/sources_1/new/shifter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/samum/Comp541/Lab2b/Lab2b.srcs/sim_4/new/Test432Bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab3_Part4_test_32bit
WARNING: [VRFC 10-8361] illegal leading underscore character in based number '_10' [C:/Users/samum/Comp541/Lab2b/Lab2b.srcs/sim_4/new/Test432Bit.sv:56]
WARNING: [VRFC 10-8361] illegal leading underscore character in based number '_100' [C:/Users/samum/Comp541/Lab2b/Lab2b.srcs/sim_4/new/Test432Bit.sv:57]
WARNING: [VRFC 10-8361] illegal leading underscore character in based number '_10' [C:/Users/samum/Comp541/Lab2b/Lab2b.srcs/sim_4/new/Test432Bit.sv:58]
WARNING: [VRFC 10-8361] illegal leading underscore character in based number '_1' [C:/Users/samum/Comp541/Lab2b/Lab2b.srcs/sim_4/new/Test432Bit.sv:59]
WARNING: [VRFC 10-8361] illegal leading underscore character in based number '_2' [C:/Users/samum/Comp541/Lab2b/Lab2b.srcs/sim_4/new/Test432Bit.sv:60]
WARNING: [VRFC 10-8361] illegal leading underscore character in based number '_2' [C:/Users/samum/Comp541/Lab2b/Lab2b.srcs/sim_4/new/Test432Bit.sv:61]
WARNING: [VRFC 10-8361] illegal leading underscore character in based number '_1' [C:/Users/samum/Comp541/Lab2b/Lab2b.srcs/sim_4/new/Test432Bit.sv:62]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/samum/Comp541/Lab2b/Lab2b.sim/sim_4/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
