# computer-architecture-lab
Sem6 CA lab assignment and project

weekly assignment Verilog
project:  python

lab1: floating point adder

lab2: floating point multiplier

lab3: Logic unit 

lab4: Barrel shifter

lab5: Instruction fetch unit

lab6: register file

lab7: cache

project: Tomasulo Algorithm, handles WAW hazard using register renaming.

