
@InProceedings{	  Brej2006,
  author	= {Brej, C F and Garside, J D},
  booktitle	= {Proc. IEEE/ACM Int. Conf. Comput. Des.},
  pages		= {158--163},
  title		= {{Early Output Logic using Anti-Tokens}},
  year		= {2006}
}

@PhDThesis{	  Moreira2016,
  author	= {Moreira, Matheus Trevisan},
  keywords	= {ARQUITETURA DE REDES,CIENCIAS EXATAS E DA TERRA::CIENCIA
		  DA COMPUTACAO,CIRCUITOS ASS{\'{I}}NCRONOS,ENGENHARIA
		  EL{\'{E}}TRICA,INFORM{\'{A}}TICA,PROJETO DE CIRCUITOS},
  month		= jan,
  publisher	= {Pontif{\'{i}}cia Universidade Cat{\'{o}}lica do Rio Grande
		  do Sul},
  school	= {Pontifical Catholic University of Rio Grande do Sul},
  title		= {{Asynchronous circuits : innovations in components, cell
		  libraries and design templates}},
  url		= {http://tede2.pucrs.br:80/tede2/handle/tede/6635},
  year		= {2016}
}

@Article{	  Nowick1996,
  author	= {Nowick, S. M.},
  doi		= {10.1049/ip-cdt:19960704},
  issn		= {13502387},
  journal	= {IEE Proc. Comput. Digit. Tech.},
  keywords	= {Adders,Asynchronous systems,Datapath design,Speculative
		  completion},
  number	= {5},
  pages		= {301--306},
  publisher	= {Institution of Engineering and Technology},
  title		= {{Design of a low-latency asynchronous adder using
		  speculative completion}},
  volume	= {143},
  year		= {1996}
}

@InProceedings{	  Sartori2019,
  author	= {Sartori, Marcos L.L. and Wuerdig, Rodrigo N. and Moreira,
		  Matheus T. and Calazans, Ney L.V.},
  booktitle	= {Proc. - Int. Symp. Asynchronous Circuits Syst.},
  doi		= {10.1109/ASYNC.2019.00023},
  isbn		= {9781538647479},
  issn		= {15228681},
  keywords	= {Asynchronous circuits,Cycle time,EDA,QDI},
  month		= may,
  pages		= {114--123},
  publisher	= {IEEE Computer Society},
  title		= {{Pulsar: Constraining QDI circuits cycle time using
		  traditional EDA tools}},
  volume	= {2019-May},
  year		= {2019}
}

@InProceedings{	  Yakovlev2013,
  author	= {Yakovlev, Alex and Vivet, Pascal and Renaudin, Marc},
  booktitle	= {DATE '13 Proc. Conf. Des. Autom. Test Eur.},
  isbn		= {9783981537000},
  keywords	= {CAD flow,GALS,asynchronous design,component,handshake
		  circuits},
  title		= {{Advances in Asynchronous logic: from Principles to GALS
		  {\&} NoC, Recent Industry Applications, and Commercial CAD
		  tools}},
  year		= {2013}
}

@InProceedings{	  Zhou2006b,
  address	= {New York, New York, USA},
  author	= {Zhou, Yu and Sokolov, Danil and Yakovlev, Alex},
  booktitle	= {Proc. 2006 IEEE/ACM Int. Conf. Comput. Des. - ICCAD '06},
  doi		= {10.1145/1233501.1233533},
  pages		= {158},
  publisher	= {Association for Computing Machinery (ACM)},
  title		= {{Cost-aware synthesis of asynchronous circuits based on
		  partial acknowledgement}},
  url		= {http://portal.acm.org/citation.cfm?doid=1233501.1233533},
  year		= {2006}
}
