Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Oct 24 10:02:48 2024
| Host         : CSE-P07-2168-47 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sevenSegUsingBehavioral_timing_summary_routed.rpt -pb sevenSegUsingBehavioral_timing_summary_routed.pb -rpx sevenSegUsingBehavioral_timing_summary_routed.rpx -warn_on_violation
| Design       : sevenSegUsingBehavioral
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   11          inf        0.000                      0                   11           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sel[0]
                            (input port)
  Destination:            anode_active[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.769ns  (logic 5.323ns (49.433%)  route 5.445ns (50.567%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sel[0] (IN)
                         net (fo=0)                   0.000     0.000    sel[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sel_IBUF[0]_inst/O
                         net (fo=4, routed)           3.638     5.091    sel_IBUF[0]
    SLICE_X65Y26         LUT2 (Prop_lut2_I0_O)        0.152     5.243 r  anode_active_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.807     7.050    anode_active_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.718    10.769 r  anode_active_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.769    anode_active[3]
    W4                                                                r  anode_active[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[0]
                            (input port)
  Destination:            anode_active[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.663ns  (logic 5.310ns (49.798%)  route 5.353ns (50.202%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sel[0] (IN)
                         net (fo=0)                   0.000     0.000    sel[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sel_IBUF[0]_inst/O
                         net (fo=4, routed)           3.636     5.089    sel_IBUF[0]
    SLICE_X65Y26         LUT2 (Prop_lut2_I0_O)        0.152     5.241 r  anode_active_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.717     6.958    anode_active_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705    10.663 r  anode_active_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.663    anode_active[0]
    U2                                                                r  anode_active[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[0]
                            (input port)
  Destination:            anode_active[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.518ns  (logic 5.076ns (48.257%)  route 5.443ns (51.743%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sel[0] (IN)
                         net (fo=0)                   0.000     0.000    sel[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sel_IBUF[0]_inst/O
                         net (fo=4, routed)           3.636     5.089    sel_IBUF[0]
    SLICE_X65Y26         LUT2 (Prop_lut2_I0_O)        0.124     5.213 r  anode_active_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.807     7.019    anode_active_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    10.518 r  anode_active_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.518    anode_active[1]
    U4                                                                r  anode_active[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[0]
                            (input port)
  Destination:            anode_active[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.405ns  (logic 5.100ns (49.012%)  route 5.306ns (50.988%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sel[0] (IN)
                         net (fo=0)                   0.000     0.000    sel[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sel_IBUF[0]_inst/O
                         net (fo=4, routed)           3.638     5.091    sel_IBUF[0]
    SLICE_X65Y26         LUT2 (Prop_lut2_I1_O)        0.124     5.215 r  anode_active_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.668     6.882    anode_active_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    10.405 r  anode_active_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.405    anode_active[2]
    V4                                                                r  anode_active[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num[3]
                            (input port)
  Destination:            segments[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.500ns  (logic 5.354ns (56.359%)  route 4.146ns (43.641%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  num[3] (IN)
                         net (fo=0)                   0.000     0.000    num[3]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  num_IBUF[3]_inst/O
                         net (fo=7, routed)           2.070     3.538    num_IBUF[3]
    SLICE_X65Y23         LUT4 (Prop_lut4_I0_O)        0.152     3.690 r  segments_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.076     5.767    segments_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.733     9.500 r  segments_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.500    segments[0]
    U7                                                                r  segments[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num[1]
                            (input port)
  Destination:            segments[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.312ns  (logic 5.341ns (57.360%)  route 3.971ns (42.640%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  num[1] (IN)
                         net (fo=0)                   0.000     0.000    num[1]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  num_IBUF[1]_inst/O
                         net (fo=7, routed)           2.302     3.757    num_IBUF[1]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.154     3.911 r  segments_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.669     5.580    segments_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.732     9.312 r  segments_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.312    segments[5]
    W6                                                                r  segments[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num[0]
                            (input port)
  Destination:            segments[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.246ns  (logic 5.352ns (57.883%)  route 3.894ns (42.117%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  num[0] (IN)
                         net (fo=0)                   0.000     0.000    num[0]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  num_IBUF[0]_inst/O
                         net (fo=7, routed)           2.086     3.543    num_IBUF[0]
    SLICE_X65Y23         LUT4 (Prop_lut4_I2_O)        0.152     3.695 r  segments_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.808     5.502    segments_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744     9.246 r  segments_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.246    segments[3]
    V8                                                                r  segments[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num[1]
                            (input port)
  Destination:            segments[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.091ns  (logic 5.114ns (56.258%)  route 3.976ns (43.742%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  num[1] (IN)
                         net (fo=0)                   0.000     0.000    num[1]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  num_IBUF[1]_inst/O
                         net (fo=7, routed)           2.302     3.757    num_IBUF[1]
    SLICE_X65Y23         LUT4 (Prop_lut4_I2_O)        0.124     3.881 r  segments_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.674     5.556    segments_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535     9.091 r  segments_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.091    segments[4]
    U8                                                                r  segments[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num[3]
                            (input port)
  Destination:            segments[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.036ns  (logic 5.097ns (56.411%)  route 3.939ns (43.589%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  num[3] (IN)
                         net (fo=0)                   0.000     0.000    num[3]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  num_IBUF[3]_inst/O
                         net (fo=7, routed)           2.070     3.538    num_IBUF[3]
    SLICE_X65Y23         LUT4 (Prop_lut4_I0_O)        0.124     3.662 r  segments_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.869     5.531    segments_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504     9.036 r  segments_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.036    segments[1]
    V5                                                                r  segments[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num[0]
                            (input port)
  Destination:            segments[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.900ns  (logic 5.100ns (57.305%)  route 3.800ns (42.695%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  num[0] (IN)
                         net (fo=0)                   0.000     0.000    num[0]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  num_IBUF[0]_inst/O
                         net (fo=7, routed)           2.086     3.543    num_IBUF[0]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.124     3.667 r  segments_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.713     5.380    segments_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520     8.900 r  segments_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.900    segments[2]
    U5                                                                r  segments[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 num[1]
                            (input port)
  Destination:            segments[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.507ns  (logic 1.480ns (59.033%)  route 1.027ns (40.967%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  num[1] (IN)
                         net (fo=0)                   0.000     0.000    num[1]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  num_IBUF[1]_inst/O
                         net (fo=7, routed)           0.697     0.920    num_IBUF[1]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.045     0.965 r  segments_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.331     1.295    segments_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         1.212     2.507 r  segments_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.507    segments[6]
    W7                                                                r  segments[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num[3]
                            (input port)
  Destination:            segments[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.540ns  (logic 1.518ns (59.756%)  route 1.022ns (40.244%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  num[3] (IN)
                         net (fo=0)                   0.000     0.000    num[3]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  num_IBUF[3]_inst/O
                         net (fo=7, routed)           0.698     0.934    num_IBUF[3]
    SLICE_X65Y23         LUT4 (Prop_lut4_I0_O)        0.045     0.979 r  segments_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.324     1.304    segments_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         1.236     2.540 r  segments_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.540    segments[4]
    U8                                                                r  segments[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num[1]
                            (input port)
  Destination:            segments[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.573ns  (logic 1.489ns (57.875%)  route 1.084ns (42.125%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  num[1] (IN)
                         net (fo=0)                   0.000     0.000    num[1]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  num_IBUF[1]_inst/O
                         net (fo=7, routed)           0.728     0.951    num_IBUF[1]
    SLICE_X65Y23         LUT4 (Prop_lut4_I1_O)        0.045     0.996 r  segments_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.356     1.352    segments_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         1.221     2.573 r  segments_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.573    segments[2]
    U5                                                                r  segments[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num[3]
                            (input port)
  Destination:            segments[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.607ns  (logic 1.574ns (60.364%)  route 1.033ns (39.636%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  num[3] (IN)
                         net (fo=0)                   0.000     0.000    num[3]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  num_IBUF[3]_inst/O
                         net (fo=7, routed)           0.698     0.934    num_IBUF[3]
    SLICE_X65Y23         LUT4 (Prop_lut4_I0_O)        0.042     0.976 r  segments_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.336     1.312    segments_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         1.295     2.607 r  segments_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.607    segments[5]
    W6                                                                r  segments[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num[1]
                            (input port)
  Destination:            segments[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.617ns  (logic 1.474ns (56.311%)  route 1.143ns (43.689%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  num[1] (IN)
                         net (fo=0)                   0.000     0.000    num[1]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  num_IBUF[1]_inst/O
                         net (fo=7, routed)           0.727     0.950    num_IBUF[1]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.045     0.995 r  segments_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.417     1.412    segments_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         1.206     2.617 r  segments_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.617    segments[1]
    V5                                                                r  segments[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num[1]
                            (input port)
  Destination:            segments[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.703ns  (logic 1.576ns (58.297%)  route 1.127ns (41.703%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  num[1] (IN)
                         net (fo=0)                   0.000     0.000    num[1]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  num_IBUF[1]_inst/O
                         net (fo=7, routed)           0.728     0.951    num_IBUF[1]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.049     1.000 r  segments_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.400     1.399    segments_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.303     2.703 r  segments_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.703    segments[3]
    V8                                                                r  segments[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num[1]
                            (input port)
  Destination:            segments[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.801ns  (logic 1.566ns (55.904%)  route 1.235ns (44.096%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  num[1] (IN)
                         net (fo=0)                   0.000     0.000    num[1]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  num_IBUF[1]_inst/O
                         net (fo=7, routed)           0.727     0.950    num_IBUF[1]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.048     0.998 r  segments_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.508     1.506    segments_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         1.294     2.801 r  segments_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.801    segments[0]
    U7                                                                r  segments[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[1]
                            (input port)
  Destination:            anode_active[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.483ns  (logic 1.498ns (43.015%)  route 1.985ns (56.985%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sel[1] (IN)
                         net (fo=0)                   0.000     0.000    sel[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sel_IBUF[1]_inst/O
                         net (fo=4, routed)           1.648     1.878    sel_IBUF[1]
    SLICE_X65Y26         LUT2 (Prop_lut2_I0_O)        0.045     1.923 r  anode_active_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.337     2.259    anode_active_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.483 r  anode_active_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.483    anode_active[2]
    V4                                                                r  anode_active[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[1]
                            (input port)
  Destination:            anode_active[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.515ns  (logic 1.475ns (41.958%)  route 2.040ns (58.042%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sel[1] (IN)
                         net (fo=0)                   0.000     0.000    sel[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  sel_IBUF[1]_inst/O
                         net (fo=4, routed)           1.648     1.878    sel_IBUF[1]
    SLICE_X65Y26         LUT2 (Prop_lut2_I1_O)        0.045     1.923 r  anode_active_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.392     2.314    anode_active_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.515 r  anode_active_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.515    anode_active[1]
    U4                                                                r  anode_active[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[1]
                            (input port)
  Destination:            anode_active[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.550ns  (logic 1.539ns (43.367%)  route 2.010ns (56.633%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sel[1] (IN)
                         net (fo=0)                   0.000     0.000    sel[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sel_IBUF[1]_inst/O
                         net (fo=4, routed)           1.648     1.878    sel_IBUF[1]
    SLICE_X65Y26         LUT2 (Prop_lut2_I1_O)        0.044     1.922 r  anode_active_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.362     2.284    anode_active_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.266     3.550 r  anode_active_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.550    anode_active[0]
    U2                                                                r  anode_active[0] (OUT)
  -------------------------------------------------------------------    -------------------





