// Seed: 275272352
module module_0 ();
  wor id_1;
  reg id_3;
  initial begin : LABEL_0
    id_3 <= 1 == id_2;
  end
  assign id_1 = id_2;
  for (id_4 = 1; 1; id_2 = id_4) begin : LABEL_0
    id_5(
        .id_0(1),
        .id_1(1 && id_1),
        .id_2(1'b0),
        .id_3(1),
        .id_4(id_4),
        .id_5(id_3),
        .id_6(id_3),
        .id_7(id_1 && 1),
        .id_8(1),
        .id_9(id_2),
        .id_10(id_4 ^ 1),
        .id_11(1'd0),
        .id_12(id_4),
        .id_13(id_3),
        .id_14(1'b0)
    );
  end
  wire id_6;
  always @(*) id_4 = 1;
  wor  id_7 = id_4;
  wire id_8;
endmodule
module module_1 (
    output wand id_0,
    input  wor  id_1,
    input  tri1 id_2,
    input  tri1 id_3
);
  final $display(id_2);
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
endmodule
