Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Fri Apr  5 22:09:05 2019
| Host         : DESKTOP-EPHBFNF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a50t-fgg484
| Speed File   : -3  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 193 register/latch pins with no clock driven by root clock pin: acd_inst/control/pipe_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 418 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.108        0.000                      0                 1094        0.116        0.000                      0                 1094        0.480        0.000                       0                  1002  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
inst0/inst/clk_in1    {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_0  {0.000 1.250}        2.500           400.000         
  clkfbout_clk_wiz_0  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
inst0/inst/clk_in1                                                                                                                                                      1.100        0.000                       0                     1  
  clk_out1_clk_wiz_0        0.108        0.000                      0                 1063        0.116        0.000                      0                 1063        0.480        0.000                       0                   998  
  clkfbout_clk_wiz_0                                                                                                                                                    3.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0        0.374        0.000                      0                   31        0.838        0.000                      0                   31  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  inst0/inst/clk_in1
  To Clock:  inst0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         inst0/inst/clk_in1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { inst0/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1  inst0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y1  inst0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1  inst0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1  inst0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1  inst0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1  inst0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.480ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (required time - arrival time)
  Source:                 debounce_inst2/PB_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            debounce_inst2/PB_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.276ns  (logic 0.684ns (30.053%)  route 1.592ns (69.947%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.384ns = ( 0.116 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.861ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=997, routed)         1.273    -2.861    debounce_inst2/clk_out1
    SLICE_X2Y68          FDRE                                         r  debounce_inst2/PB_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.393    -2.468 f  debounce_inst2/PB_cnt_reg[5]/Q
                         net (fo=2, routed)           0.600    -1.868    debounce_inst2/PB_cnt_reg[5]
    SLICE_X0Y68          LUT5 (Prop_lut5_I2_O)        0.097    -1.771 r  debounce_inst2/PB_state_i_4__0/O
                         net (fo=1, routed)           0.199    -1.571    debounce_inst2/PB_state_i_4__0_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I5_O)        0.097    -1.474 r  debounce_inst2/PB_state_i_2__0/O
                         net (fo=1, routed)           0.457    -1.017    debounce_inst2/PB_state_i_2__0_n_0
    SLICE_X3Y69          LUT4 (Prop_lut4_I0_O)        0.097    -0.920 r  debounce_inst2/PB_state_i_1__0/O
                         net (fo=1, routed)           0.335    -0.585    debounce_inst2/PB_state_i_1__0_n_0
    SLICE_X3Y69          FDRE                                         r  debounce_inst2/PB_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=997, routed)         1.174     0.116    debounce_inst2/clk_out1
    SLICE_X3Y69          FDRE                                         r  debounce_inst2/PB_state_reg/C
                         clock pessimism             -0.501    -0.385    
                         clock uncertainty           -0.054    -0.439    
    SLICE_X3Y69          FDRE (Setup_fdre_C_D)       -0.038    -0.477    debounce_inst2/PB_state_reg
  -------------------------------------------------------------------
                         required time                         -0.477    
                         arrival time                           0.585    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.200ns  (required time - arrival time)
  Source:                 step_up_FF_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.318ns  (logic 1.084ns (46.772%)  route 1.234ns (53.228%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.382ns = ( 0.118 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.914ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=997, routed)         1.220    -2.914    clk_OBUF
    SLICE_X9Y87          FDRE                                         r  step_up_FF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.341    -2.573 r  step_up_FF_reg/Q
                         net (fo=265, routed)         1.234    -1.339    acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X7Y83          LUT2 (Prop_lut2_I1_O)        0.097    -1.242 r  acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[9].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000    -1.242    acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig155_out
    SLICE_X7Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    -0.830 r  acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.830    acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[2]_11
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    -0.596 r  acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[12].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=1, routed)           0.000    -0.596    acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[15].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X7Y84          FDRE                                         r  acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=997, routed)         1.176     0.118    acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X7Y84          FDRE                                         r  acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][15]/C
                         clock pessimism             -0.517    -0.399    
                         clock uncertainty           -0.054    -0.453    
    SLICE_X7Y84          FDRE (Setup_fdre_C_D)        0.056    -0.397    acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][15]
  -------------------------------------------------------------------
                         required time                         -0.397    
                         arrival time                           0.596    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.204ns  (required time - arrival time)
  Source:                 step_up_FF_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.314ns  (logic 1.080ns (46.680%)  route 1.234ns (53.320%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.382ns = ( 0.118 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.914ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=997, routed)         1.220    -2.914    clk_OBUF
    SLICE_X9Y87          FDRE                                         r  step_up_FF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.341    -2.573 r  step_up_FF_reg/Q
                         net (fo=265, routed)         1.234    -1.339    acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X7Y83          LUT2 (Prop_lut2_I1_O)        0.097    -1.242 r  acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[9].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000    -1.242    acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig155_out
    SLICE_X7Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    -0.830 r  acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.830    acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[2]_11
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    -0.600 r  acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[12].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=1, routed)           0.000    -0.600    acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[13].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X7Y84          FDRE                                         r  acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=997, routed)         1.176     0.118    acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X7Y84          FDRE                                         r  acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][13]/C
                         clock pessimism             -0.517    -0.399    
                         clock uncertainty           -0.054    -0.453    
    SLICE_X7Y84          FDRE (Setup_fdre_C_D)        0.056    -0.397    acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][13]
  -------------------------------------------------------------------
                         required time                         -0.397    
                         arrival time                           0.600    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.224ns  (required time - arrival time)
  Source:                 step_up_FF_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[7].b_is_even.pp_out_reg_reg[7][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 1.347ns (58.617%)  route 0.951ns (41.383%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.377ns = ( 0.123 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.914ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=997, routed)         1.220    -2.914    clk_OBUF
    SLICE_X9Y87          FDRE                                         r  step_up_FF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.341    -2.573 r  step_up_FF_reg/Q
                         net (fo=265, routed)         0.951    -1.622    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/B[1]
    SLICE_X0Y85          LUT2 (Prop_lut2_I1_O)        0.097    -1.525 r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[7].carrychain[1].ppsub.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000    -1.525    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[7].carrychain[1].ppsub.stageN.muxcy0_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    -1.113 r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[7].carrychain[0].ppsub.stageLSB.muxcy1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -1.113    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[7]_3
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    -1.024 r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[7].carrychain[4].ppsub.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -1.024    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[7]_7
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    -0.935 r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[7].carrychain[8].ppsub.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.935    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[7]_11
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    -0.846 r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[7].carrychain[12].ppsub.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.846    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[7]_15
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    -0.616 r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[7].carrychain[16].ppsub.stageN.muxcy0_CARRY4/O[1]
                         net (fo=1, routed)           0.000    -0.616    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[7].carrychain[17].ppsub.stageN.xorcy0__0
    SLICE_X0Y89          FDRE                                         r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[7].b_is_even.pp_out_reg_reg[7][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=997, routed)         1.181     0.123    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X0Y89          FDRE                                         r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[7].b_is_even.pp_out_reg_reg[7][17]/C
                         clock pessimism             -0.517    -0.394    
                         clock uncertainty           -0.054    -0.448    
    SLICE_X0Y89          FDRE (Setup_fdre_C_D)        0.056    -0.392    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[7].b_is_even.pp_out_reg_reg[7][17]
  -------------------------------------------------------------------
                         required time                         -0.392    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.231ns  (required time - arrival time)
  Source:                 step_up_FF_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[5].b_is_even.pp_out_reg_reg[5][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.084ns (47.422%)  route 1.202ns (52.578%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.382ns = ( 0.118 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.914ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=997, routed)         1.220    -2.914    clk_OBUF
    SLICE_X9Y87          FDRE                                         r  step_up_FF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.341    -2.573 f  step_up_FF_reg/Q
                         net (fo=265, routed)         1.202    -1.371    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/B[1]
    SLICE_X4Y83          LUT2 (Prop_lut2_I1_O)        0.097    -1.274 r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000    -1.274    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig64_out
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    -0.862 r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.862    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[5]_3
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    -0.628 r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=1, routed)           0.000    -0.628    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[7].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X4Y84          FDRE                                         r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[5].b_is_even.pp_out_reg_reg[5][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=997, routed)         1.176     0.118    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X4Y84          FDRE                                         r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[5].b_is_even.pp_out_reg_reg[5][7]/C
                         clock pessimism             -0.517    -0.399    
                         clock uncertainty           -0.054    -0.453    
    SLICE_X4Y84          FDRE (Setup_fdre_C_D)        0.056    -0.397    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[5].b_is_even.pp_out_reg_reg[5][7]
  -------------------------------------------------------------------
                         required time                         -0.397    
                         arrival time                           0.628    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.235ns  (required time - arrival time)
  Source:                 step_up_FF_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[5].b_is_even.pp_out_reg_reg[5][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.282ns  (logic 1.080ns (47.330%)  route 1.202ns (52.670%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.382ns = ( 0.118 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.914ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=997, routed)         1.220    -2.914    clk_OBUF
    SLICE_X9Y87          FDRE                                         r  step_up_FF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.341    -2.573 f  step_up_FF_reg/Q
                         net (fo=265, routed)         1.202    -1.371    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/B[1]
    SLICE_X4Y83          LUT2 (Prop_lut2_I1_O)        0.097    -1.274 r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000    -1.274    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig64_out
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    -0.862 r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.862    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[5]_3
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    -0.632 r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=1, routed)           0.000    -0.632    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X4Y84          FDRE                                         r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[5].b_is_even.pp_out_reg_reg[5][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=997, routed)         1.176     0.118    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X4Y84          FDRE                                         r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[5].b_is_even.pp_out_reg_reg[5][5]/C
                         clock pessimism             -0.517    -0.399    
                         clock uncertainty           -0.054    -0.453    
    SLICE_X4Y84          FDRE (Setup_fdre_C_D)        0.056    -0.397    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[5].b_is_even.pp_out_reg_reg[5][5]
  -------------------------------------------------------------------
                         required time                         -0.397    
                         arrival time                           0.632    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.245ns  (required time - arrival time)
  Source:                 step_up_FF_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.269ns  (logic 1.084ns (47.779%)  route 1.185ns (52.221%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.385ns = ( 0.115 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.914ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=997, routed)         1.220    -2.914    clk_OBUF
    SLICE_X9Y87          FDRE                                         r  step_up_FF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.341    -2.573 f  step_up_FF_reg/Q
                         net (fo=265, routed)         1.185    -1.388    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/B[1]
    SLICE_X4Y79          LUT2 (Prop_lut2_I1_O)        0.097    -1.291 r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000    -1.291    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig163_out
    SLICE_X4Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    -0.879 r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.879    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[2]_3
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    -0.645 r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=1, routed)           0.000    -0.645    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[7].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X4Y80          FDRE                                         r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=997, routed)         1.173     0.115    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X4Y80          FDRE                                         r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][7]/C
                         clock pessimism             -0.517    -0.402    
                         clock uncertainty           -0.054    -0.456    
    SLICE_X4Y80          FDRE (Setup_fdre_C_D)        0.056    -0.400    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][7]
  -------------------------------------------------------------------
                         required time                         -0.400    
                         arrival time                           0.645    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.249ns  (required time - arrival time)
  Source:                 step_up_FF_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 1.080ns (47.687%)  route 1.185ns (52.313%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.385ns = ( 0.115 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.914ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=997, routed)         1.220    -2.914    clk_OBUF
    SLICE_X9Y87          FDRE                                         r  step_up_FF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.341    -2.573 f  step_up_FF_reg/Q
                         net (fo=265, routed)         1.185    -1.388    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/B[1]
    SLICE_X4Y79          LUT2 (Prop_lut2_I1_O)        0.097    -1.291 r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000    -1.291    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig163_out
    SLICE_X4Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    -0.879 r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.879    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[2]_3
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    -0.649 r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=1, routed)           0.000    -0.649    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X4Y80          FDRE                                         r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=997, routed)         1.173     0.115    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X4Y80          FDRE                                         r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][5]/C
                         clock pessimism             -0.517    -0.402    
                         clock uncertainty           -0.054    -0.456    
    SLICE_X4Y80          FDRE (Setup_fdre_C_D)        0.056    -0.400    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -0.400    
                         arrival time                           0.649    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.253ns  (required time - arrival time)
  Source:                 step_up_FF_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 1.031ns (45.526%)  route 1.234ns (54.474%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.382ns = ( 0.118 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.914ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=997, routed)         1.220    -2.914    clk_OBUF
    SLICE_X9Y87          FDRE                                         r  step_up_FF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.341    -2.573 r  step_up_FF_reg/Q
                         net (fo=265, routed)         1.234    -1.339    acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X7Y83          LUT2 (Prop_lut2_I1_O)        0.097    -1.242 r  acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[9].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000    -1.242    acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig155_out
    SLICE_X7Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    -0.830 r  acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.830    acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[2]_11
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    -0.649 r  acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[12].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[2]
                         net (fo=1, routed)           0.000    -0.649    acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[14].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X7Y84          FDRE                                         r  acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=997, routed)         1.176     0.118    acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X7Y84          FDRE                                         r  acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][14]/C
                         clock pessimism             -0.517    -0.399    
                         clock uncertainty           -0.054    -0.453    
    SLICE_X7Y84          FDRE (Setup_fdre_C_D)        0.056    -0.397    acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][14]
  -------------------------------------------------------------------
                         required time                         -0.397    
                         arrival time                           0.649    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.257ns  (required time - arrival time)
  Source:                 step_up_FF_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[1].b_is_even.pp_out_reg_reg[1][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.237ns  (logic 1.053ns (47.075%)  route 1.184ns (52.925%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.443ns = ( 0.057 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.914ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=997, routed)         1.220    -2.914    clk_OBUF
    SLICE_X9Y87          FDRE                                         r  step_up_FF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.341    -2.573 r  step_up_FF_reg/Q
                         net (fo=265, routed)         1.184    -1.389    acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/B[5]
    SLICE_X12Y80         LUT2 (Prop_lut2_I1_O)        0.097    -1.292 r  acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[6].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000    -1.292    acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig191_out
    SLICE_X12Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286    -1.006 r  acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -1.006    acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[1]_7
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    -0.914 r  acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.914    acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[1]_11
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237    -0.677 r  acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[12].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=1, routed)           0.000    -0.677    acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[15].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X12Y82         FDRE                                         r  acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[1].b_is_even.pp_out_reg_reg[1][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=997, routed)         1.115     0.057    acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X12Y82         FDRE                                         r  acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[1].b_is_even.pp_out_reg_reg[1][15]/C
                         clock pessimism             -0.517    -0.460    
                         clock uncertainty           -0.054    -0.514    
    SLICE_X12Y82         FDRE (Setup_fdre_C_D)        0.094    -0.420    acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[1].b_is_even.pp_out_reg_reg[1][15]
  -------------------------------------------------------------------
                         required time                         -0.420    
                         arrival time                           0.677    
  -------------------------------------------------------------------
                         slack                                  0.257    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][3]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.322%)  route 0.097ns (40.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.771ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=997, routed)         0.581    -0.771    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X1Y78          FDRE                                         r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.630 r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][3]/Q
                         net (fo=1, routed)           0.097    -0.533    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg_n_0_[0][3]
    SLICE_X2Y77          SRL16E                                       r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][3]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=997, routed)         0.849    -0.730    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X2Y77          SRL16E                                       r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][3]_srl2/CLK
                         clock pessimism             -0.028    -0.758    
    SLICE_X2Y77          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.649    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][3]_srl2
  -------------------------------------------------------------------
                         required time                          0.649    
                         arrival time                          -0.533    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].middlestages.belowdiagonal.piperegister/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[3].slices[1].laststage.belowdiagonal.piperegister/i_no_async_controls.output_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=997, routed)         0.584    -0.768    acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].middlestages.belowdiagonal.piperegister/CLK
    SLICE_X5Y83          FDRE                                         r  acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].middlestages.belowdiagonal.piperegister/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.627 r  acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].middlestages.belowdiagonal.piperegister/i_no_async_controls.output_reg[4]/Q
                         net (fo=1, routed)           0.055    -0.572    acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[3].slices[1].laststage.belowdiagonal.piperegister/D[3]
    SLICE_X5Y83          FDRE                                         r  acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[3].slices[1].laststage.belowdiagonal.piperegister/i_no_async_controls.output_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=997, routed)         0.853    -0.726    acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[3].slices[1].laststage.belowdiagonal.piperegister/CLK
    SLICE_X5Y83          FDRE                                         r  acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[3].slices[1].laststage.belowdiagonal.piperegister/i_no_async_controls.output_reg[4]/C
                         clock pessimism             -0.042    -0.768    
    SLICE_X5Y83          FDRE (Hold_fdre_C_D)         0.078    -0.690    acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[3].slices[1].laststage.belowdiagonal.piperegister/i_no_async_controls.output_reg[4]
  -------------------------------------------------------------------
                         required time                          0.690    
                         arrival time                          -0.572    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/d1.dout_i_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.765ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=997, routed)         0.587    -0.765    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X3Y86          FDRE                                         r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.624 r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][18]/Q
                         net (fo=1, routed)           0.055    -0.569    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/D[14]
    SLICE_X3Y86          FDRE                                         r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/d1.dout_i_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=997, routed)         0.856    -0.722    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/CLK
    SLICE_X3Y86          FDRE                                         r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/d1.dout_i_reg[18]/C
                         clock pessimism             -0.043    -0.765    
    SLICE_X3Y86          FDRE (Hold_fdre_C_D)         0.076    -0.689    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/d1.dout_i_reg[18]
  -------------------------------------------------------------------
                         required time                          0.689    
                         arrival time                          -0.569    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/d1.dout_i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.764ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=997, routed)         0.588    -0.764    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X3Y87          FDRE                                         r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.623 r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][22]/Q
                         net (fo=1, routed)           0.055    -0.568    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/D[18]
    SLICE_X3Y87          FDRE                                         r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/d1.dout_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=997, routed)         0.858    -0.721    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/CLK
    SLICE_X3Y87          FDRE                                         r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/d1.dout_i_reg[22]/C
                         clock pessimism             -0.043    -0.764    
    SLICE_X3Y87          FDRE (Hold_fdre_C_D)         0.076    -0.688    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/d1.dout_i_reg[22]
  -------------------------------------------------------------------
                         required time                          0.688    
                         arrival time                          -0.568    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/d1.dout_i_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.765ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=997, routed)         0.587    -0.765    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X3Y86          FDRE                                         r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.624 r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][16]/Q
                         net (fo=1, routed)           0.055    -0.569    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/D[12]
    SLICE_X3Y86          FDRE                                         r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/d1.dout_i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=997, routed)         0.856    -0.722    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/CLK
    SLICE_X3Y86          FDRE                                         r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/d1.dout_i_reg[16]/C
                         clock pessimism             -0.043    -0.765    
    SLICE_X3Y86          FDRE (Hold_fdre_C_D)         0.075    -0.690    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/d1.dout_i_reg[16]
  -------------------------------------------------------------------
                         required time                          0.690    
                         arrival time                          -0.569    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].middlestages.belowdiagonal.piperegister/i_no_async_controls.output_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.770ns
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=997, routed)         0.582    -0.770    acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X5Y81          FDRE                                         r  acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.629 r  acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=1, routed)           0.055    -0.574    acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].middlestages.belowdiagonal.piperegister/D[0]
    SLICE_X5Y81          FDRE                                         r  acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].middlestages.belowdiagonal.piperegister/i_no_async_controls.output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=997, routed)         0.851    -0.728    acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].middlestages.belowdiagonal.piperegister/CLK
    SLICE_X5Y81          FDRE                                         r  acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].middlestages.belowdiagonal.piperegister/i_no_async_controls.output_reg[1]/C
                         clock pessimism             -0.042    -0.770    
    SLICE_X5Y81          FDRE (Hold_fdre_C_D)         0.075    -0.695    acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].middlestages.belowdiagonal.piperegister/i_no_async_controls.output_reg[1]
  -------------------------------------------------------------------
                         required time                          0.695    
                         arrival time                          -0.574    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.322%)  route 0.097ns (40.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.771ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=997, routed)         0.581    -0.771    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X1Y78          FDRE                                         r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.630 r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][2]/Q
                         net (fo=1, routed)           0.097    -0.533    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg_n_0_[0][2]
    SLICE_X2Y77          SRL16E                                       r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=997, routed)         0.849    -0.730    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X2Y77          SRL16E                                       r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][2]_srl2/CLK
                         clock pessimism             -0.028    -0.758    
    SLICE_X2Y77          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.656    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][2]_srl2
  -------------------------------------------------------------------
                         required time                          0.656    
                         arrival time                          -0.533    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/d1.dout_i_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.765ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=997, routed)         0.587    -0.765    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X3Y86          FDRE                                         r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.624 r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][17]/Q
                         net (fo=1, routed)           0.055    -0.569    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/D[13]
    SLICE_X3Y86          FDRE                                         r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/d1.dout_i_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=997, routed)         0.856    -0.722    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/CLK
    SLICE_X3Y86          FDRE                                         r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/d1.dout_i_reg[17]/C
                         clock pessimism             -0.043    -0.765    
    SLICE_X3Y86          FDRE (Hold_fdre_C_D)         0.071    -0.694    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/d1.dout_i_reg[17]
  -------------------------------------------------------------------
                         required time                          0.694    
                         arrival time                          -0.569    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 acd_inst/adc/sync/sreg_dco_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/adc/sync/sreg_dco_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.141ns (69.211%)  route 0.063ns (30.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=997, routed)         0.578    -0.774    acd_inst/adc/sync/clk_out1
    SLICE_X0Y74          FDRE                                         r  acd_inst/adc/sync/sreg_dco_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.141    -0.633 r  acd_inst/adc/sync/sreg_dco_reg[0]/Q
                         net (fo=1, routed)           0.063    -0.570    acd_inst/adc/sync/sreg_dco[0]
    SLICE_X0Y74          FDRE                                         r  acd_inst/adc/sync/sreg_dco_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=997, routed)         0.845    -0.733    acd_inst/adc/sync/clk_out1
    SLICE_X0Y74          FDRE                                         r  acd_inst/adc/sync/sreg_dco_reg[1]/C
                         clock pessimism             -0.041    -0.774    
    SLICE_X0Y74          FDRE (Hold_fdre_C_D)         0.075    -0.699    acd_inst/adc/sync/sreg_dco_reg[1]
  -------------------------------------------------------------------
                         required time                          0.699    
                         arrival time                          -0.570    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][3]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.732%)  route 0.115ns (41.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=997, routed)         0.553    -0.799    acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X10Y79         FDRE                                         r  acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.164    -0.635 r  acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][3]/Q
                         net (fo=1, routed)           0.115    -0.520    acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg_n_0_[0][3]
    SLICE_X8Y80          SRL16E                                       r  acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][3]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=997, routed)         0.822    -0.757    acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X8Y80          SRL16E                                       r  acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][3]_srl2/CLK
                         clock pessimism             -0.007    -0.764    
    SLICE_X8Y80          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.655    acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][3]_srl2
  -------------------------------------------------------------------
                         required time                          0.655    
                         arrival time                          -0.520    
  -------------------------------------------------------------------
                         slack                                  0.135    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { inst0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         2.500       0.908      BUFGCTRL_X0Y16  inst0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y1  inst0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X7Y72     acd_inst/adc/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X7Y71     acd_inst/adc/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X7Y71     acd_inst/adc/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X6Y72     acd_inst/adc/aclk_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X7Y79     acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][1]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X7Y79     acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][2]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X7Y79     acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][3]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X7Y80     acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][4]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  inst0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.770         1.250       0.480      SLICE_X2Y75     acd_inst/adc/fdata_reg[6]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.770         1.250       0.480      SLICE_X2Y75     acd_inst/adc/fdata_reg[7]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.770         1.250       0.480      SLICE_X10Y77    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.770         1.250       0.480      SLICE_X8Y80     acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.770         1.250       0.480      SLICE_X2Y77     acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.770         1.250       0.480      SLICE_X2Y77     acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.770         1.250       0.480      SLICE_X8Y80     acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.770         1.250       0.480      SLICE_X10Y77    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][1]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.770         1.250       0.480      SLICE_X8Y80     acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.770         1.250       0.480      SLICE_X2Y77     acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.770         1.250       0.480      SLICE_X2Y75     acd_inst/adc/fdata_reg[6]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.770         1.250       0.480      SLICE_X2Y75     acd_inst/adc/fdata_reg[7]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.770         1.250       0.480      SLICE_X10Y77    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][1]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.770         1.250       0.480      SLICE_X10Y77    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][1]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.770         1.250       0.480      SLICE_X8Y80     acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.770         1.250       0.480      SLICE_X8Y80     acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.770         1.250       0.480      SLICE_X2Y77     acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.770         1.250       0.480      SLICE_X2Y77     acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.770         1.250       0.480      SLICE_X2Y77     acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.770         1.250       0.480      SLICE_X2Y77     acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][3]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { inst0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y17  inst0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1  inst0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1  inst0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y1  inst0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1  inst0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.374ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.838ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.374ns  (required time - arrival time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/pipe_clk_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.566ns  (logic 0.313ns (19.988%)  route 1.253ns (80.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.444ns = ( 0.056 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.862ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=997, routed)         1.272    -2.862    debounce_inst2/clk_out1
    SLICE_X3Y69          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.313    -2.549 f  debounce_inst2/PB_state_reg/Q
                         net (fo=278, routed)         1.253    -1.296    acd_inst/control/SR[0]
    SLICE_X11Y69         FDCE                                         f  acd_inst/control/pipe_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=997, routed)         1.114     0.056    acd_inst/control/clk_out1
    SLICE_X11Y69         FDCE                                         r  acd_inst/control/pipe_clk_reg/C
                         clock pessimism             -0.517    -0.461    
                         clock uncertainty           -0.054    -0.515    
    SLICE_X11Y69         FDCE (Recov_fdce_C_CLR)     -0.407    -0.922    acd_inst/control/pipe_clk_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.383ns  (required time - arrival time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/dac/FSM_sequential_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.615ns  (logic 0.313ns (19.386%)  route 1.302ns (80.614%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.387ns = ( 0.113 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.862ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=997, routed)         1.272    -2.862    debounce_inst2/clk_out1
    SLICE_X3Y69          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.313    -2.549 f  debounce_inst2/PB_state_reg/Q
                         net (fo=278, routed)         1.302    -1.247    acd_inst/dac/SR[0]
    SLICE_X0Y78          FDCE                                         f  acd_inst/dac/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=997, routed)         1.171     0.113    acd_inst/dac/clk_out1
    SLICE_X0Y78          FDCE                                         r  acd_inst/dac/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.517    -0.404    
                         clock uncertainty           -0.054    -0.458    
    SLICE_X0Y78          FDCE (Recov_fdce_C_CLR)     -0.407    -0.865    acd_inst/dac/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.865    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.383ns  (required time - arrival time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/dac/FSM_sequential_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.615ns  (logic 0.313ns (19.386%)  route 1.302ns (80.614%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.387ns = ( 0.113 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.862ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=997, routed)         1.272    -2.862    debounce_inst2/clk_out1
    SLICE_X3Y69          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.313    -2.549 f  debounce_inst2/PB_state_reg/Q
                         net (fo=278, routed)         1.302    -1.247    acd_inst/dac/SR[0]
    SLICE_X0Y78          FDCE                                         f  acd_inst/dac/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=997, routed)         1.171     0.113    acd_inst/dac/clk_out1
    SLICE_X0Y78          FDCE                                         r  acd_inst/dac/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.517    -0.404    
                         clock uncertainty           -0.054    -0.458    
    SLICE_X0Y78          FDCE (Recov_fdce_C_CLR)     -0.407    -0.865    acd_inst/dac/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.865    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.383ns  (required time - arrival time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/dac/count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.615ns  (logic 0.313ns (19.386%)  route 1.302ns (80.614%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.387ns = ( 0.113 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.862ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=997, routed)         1.272    -2.862    debounce_inst2/clk_out1
    SLICE_X3Y69          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.313    -2.549 f  debounce_inst2/PB_state_reg/Q
                         net (fo=278, routed)         1.302    -1.247    acd_inst/dac/SR[0]
    SLICE_X0Y78          FDCE                                         f  acd_inst/dac/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=997, routed)         1.171     0.113    acd_inst/dac/clk_out1
    SLICE_X0Y78          FDCE                                         r  acd_inst/dac/count_reg[0]/C
                         clock pessimism             -0.517    -0.404    
                         clock uncertainty           -0.054    -0.458    
    SLICE_X0Y78          FDCE (Recov_fdce_C_CLR)     -0.407    -0.865    acd_inst/dac/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.865    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.398ns  (required time - arrival time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.541ns  (logic 0.313ns (20.313%)  route 1.228ns (79.687%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.445ns = ( 0.055 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.862ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=997, routed)         1.272    -2.862    debounce_inst2/clk_out1
    SLICE_X3Y69          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.313    -2.549 f  debounce_inst2/PB_state_reg/Q
                         net (fo=278, routed)         1.228    -1.321    acd_inst/control/SR[0]
    SLICE_X9Y69          FDCE                                         f  acd_inst/control/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=997, routed)         1.113     0.055    acd_inst/control/clk_out1
    SLICE_X9Y69          FDCE                                         r  acd_inst/control/count_reg[5]/C
                         clock pessimism             -0.517    -0.462    
                         clock uncertainty           -0.054    -0.516    
    SLICE_X9Y69          FDCE (Recov_fdce_C_CLR)     -0.407    -0.923    acd_inst/control/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (required time - arrival time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.541ns  (logic 0.313ns (20.313%)  route 1.228ns (79.687%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.445ns = ( 0.055 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.862ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=997, routed)         1.272    -2.862    debounce_inst2/clk_out1
    SLICE_X3Y69          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.313    -2.549 f  debounce_inst2/PB_state_reg/Q
                         net (fo=278, routed)         1.228    -1.321    acd_inst/control/SR[0]
    SLICE_X9Y69          FDCE                                         f  acd_inst/control/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=997, routed)         1.113     0.055    acd_inst/control/clk_out1
    SLICE_X9Y69          FDCE                                         r  acd_inst/control/count_reg[6]/C
                         clock pessimism             -0.517    -0.462    
                         clock uncertainty           -0.054    -0.516    
    SLICE_X9Y69          FDCE (Recov_fdce_C_CLR)     -0.407    -0.923    acd_inst/control/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (required time - arrival time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.541ns  (logic 0.313ns (20.313%)  route 1.228ns (79.687%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.445ns = ( 0.055 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.862ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=997, routed)         1.272    -2.862    debounce_inst2/clk_out1
    SLICE_X3Y69          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.313    -2.549 f  debounce_inst2/PB_state_reg/Q
                         net (fo=278, routed)         1.228    -1.321    acd_inst/control/SR[0]
    SLICE_X9Y69          FDCE                                         f  acd_inst/control/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=997, routed)         1.113     0.055    acd_inst/control/clk_out1
    SLICE_X9Y69          FDCE                                         r  acd_inst/control/count_reg[7]/C
                         clock pessimism             -0.517    -0.462    
                         clock uncertainty           -0.054    -0.516    
    SLICE_X9Y69          FDCE (Recov_fdce_C_CLR)     -0.407    -0.923    acd_inst/control/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.434ns  (required time - arrival time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/FSM_onehot_state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.541ns  (logic 0.313ns (20.313%)  route 1.228ns (79.687%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.445ns = ( 0.055 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.862ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=997, routed)         1.272    -2.862    debounce_inst2/clk_out1
    SLICE_X3Y69          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.313    -2.549 f  debounce_inst2/PB_state_reg/Q
                         net (fo=278, routed)         1.228    -1.321    acd_inst/control/SR[0]
    SLICE_X8Y69          FDPE                                         f  acd_inst/control/FSM_onehot_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=997, routed)         1.113     0.055    acd_inst/control/clk_out1
    SLICE_X8Y69          FDPE                                         r  acd_inst/control/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.517    -0.462    
                         clock uncertainty           -0.054    -0.516    
    SLICE_X8Y69          FDPE (Recov_fdpe_C_PRE)     -0.371    -0.887    acd_inst/control/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.440ns  (required time - arrival time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/clk_count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.566ns  (logic 0.313ns (19.988%)  route 1.253ns (80.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.444ns = ( 0.056 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.862ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=997, routed)         1.272    -2.862    debounce_inst2/clk_out1
    SLICE_X3Y69          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.313    -2.549 f  debounce_inst2/PB_state_reg/Q
                         net (fo=278, routed)         1.253    -1.296    acd_inst/control/SR[0]
    SLICE_X10Y69         FDCE                                         f  acd_inst/control/clk_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=997, routed)         1.114     0.056    acd_inst/control/clk_out1
    SLICE_X10Y69         FDCE                                         r  acd_inst/control/clk_count_reg[0]/C
                         clock pessimism             -0.517    -0.461    
                         clock uncertainty           -0.054    -0.515    
    SLICE_X10Y69         FDCE (Recov_fdce_C_CLR)     -0.341    -0.856    acd_inst/control/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.856    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (required time - arrival time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/clk_count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.566ns  (logic 0.313ns (19.988%)  route 1.253ns (80.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.444ns = ( 0.056 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.862ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=997, routed)         1.272    -2.862    debounce_inst2/clk_out1
    SLICE_X3Y69          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.313    -2.549 f  debounce_inst2/PB_state_reg/Q
                         net (fo=278, routed)         1.253    -1.296    acd_inst/control/SR[0]
    SLICE_X10Y69         FDCE                                         f  acd_inst/control/clk_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=997, routed)         1.114     0.056    acd_inst/control/clk_out1
    SLICE_X10Y69         FDCE                                         r  acd_inst/control/clk_count_reg[1]/C
                         clock pessimism             -0.517    -0.461    
                         clock uncertainty           -0.054    -0.515    
    SLICE_X10Y69         FDCE (Recov_fdce_C_CLR)     -0.341    -0.856    acd_inst/control/clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.856    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.440    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.838ns  (arrival time - required time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/wr_i_en_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.128ns (17.734%)  route 0.594ns (82.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=997, routed)         0.583    -0.769    debounce_inst2/clk_out1
    SLICE_X3Y69          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.128    -0.641 f  debounce_inst2/PB_state_reg/Q
                         net (fo=278, routed)         0.594    -0.047    acd_inst/control/SR[0]
    SLICE_X1Y75          FDCE                                         f  acd_inst/control/wr_i_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=997, routed)         0.845    -0.733    acd_inst/control/clk_out1
    SLICE_X1Y75          FDCE                                         r  acd_inst/control/wr_i_en_reg/C
                         clock pessimism             -0.007    -0.740    
    SLICE_X1Y75          FDCE (Remov_fdce_C_CLR)     -0.145    -0.885    acd_inst/control/wr_i_en_reg
  -------------------------------------------------------------------
                         required time                          0.885    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.860ns  (arrival time - required time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/dac/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.128ns (17.057%)  route 0.622ns (82.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=997, routed)         0.583    -0.769    debounce_inst2/clk_out1
    SLICE_X3Y69          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.128    -0.641 f  debounce_inst2/PB_state_reg/Q
                         net (fo=278, routed)         0.622    -0.018    acd_inst/dac/SR[0]
    SLICE_X0Y80          FDCE                                         f  acd_inst/dac/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=997, routed)         0.851    -0.727    acd_inst/dac/clk_out1
    SLICE_X0Y80          FDCE                                         r  acd_inst/dac/count_reg[1]/C
                         clock pessimism             -0.007    -0.734    
    SLICE_X0Y80          FDCE (Remov_fdce_C_CLR)     -0.145    -0.879    acd_inst/dac/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.879    
                         arrival time                          -0.018    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.860ns  (arrival time - required time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/dac/count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.128ns (17.057%)  route 0.622ns (82.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=997, routed)         0.583    -0.769    debounce_inst2/clk_out1
    SLICE_X3Y69          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.128    -0.641 f  debounce_inst2/PB_state_reg/Q
                         net (fo=278, routed)         0.622    -0.018    acd_inst/dac/SR[0]
    SLICE_X0Y80          FDCE                                         f  acd_inst/dac/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=997, routed)         0.851    -0.727    acd_inst/dac/clk_out1
    SLICE_X0Y80          FDCE                                         r  acd_inst/dac/count_reg[3]/C
                         clock pessimism             -0.007    -0.734    
    SLICE_X0Y80          FDCE (Remov_fdce_C_CLR)     -0.145    -0.879    acd_inst/dac/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.879    
                         arrival time                          -0.018    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/ADC_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.128ns (16.563%)  route 0.645ns (83.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=997, routed)         0.583    -0.769    debounce_inst2/clk_out1
    SLICE_X3Y69          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.128    -0.641 f  debounce_inst2/PB_state_reg/Q
                         net (fo=278, routed)         0.645     0.004    acd_inst/control/SR[0]
    SLICE_X1Y77          FDCE                                         f  acd_inst/control/ADC_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=997, routed)         0.849    -0.730    acd_inst/control/clk_out1
    SLICE_X1Y77          FDCE                                         r  acd_inst/control/ADC_reg[15]/C
                         clock pessimism             -0.007    -0.737    
    SLICE_X1Y77          FDCE (Remov_fdce_C_CLR)     -0.145    -0.882    acd_inst/control/ADC_reg[15]
  -------------------------------------------------------------------
                         required time                          0.882    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/ADC_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.128ns (16.563%)  route 0.645ns (83.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=997, routed)         0.583    -0.769    debounce_inst2/clk_out1
    SLICE_X3Y69          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.128    -0.641 f  debounce_inst2/PB_state_reg/Q
                         net (fo=278, routed)         0.645     0.004    acd_inst/control/SR[0]
    SLICE_X1Y77          FDCE                                         f  acd_inst/control/ADC_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=997, routed)         0.849    -0.730    acd_inst/control/clk_out1
    SLICE_X1Y77          FDCE                                         r  acd_inst/control/ADC_reg[4]/C
                         clock pessimism             -0.007    -0.737    
    SLICE_X1Y77          FDCE (Remov_fdce_C_CLR)     -0.145    -0.882    acd_inst/control/ADC_reg[4]
  -------------------------------------------------------------------
                         required time                          0.882    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/ADC_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.128ns (16.563%)  route 0.645ns (83.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=997, routed)         0.583    -0.769    debounce_inst2/clk_out1
    SLICE_X3Y69          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.128    -0.641 f  debounce_inst2/PB_state_reg/Q
                         net (fo=278, routed)         0.645     0.004    acd_inst/control/SR[0]
    SLICE_X1Y77          FDCE                                         f  acd_inst/control/ADC_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=997, routed)         0.849    -0.730    acd_inst/control/clk_out1
    SLICE_X1Y77          FDCE                                         r  acd_inst/control/ADC_reg[5]/C
                         clock pessimism             -0.007    -0.737    
    SLICE_X1Y77          FDCE (Remov_fdce_C_CLR)     -0.145    -0.882    acd_inst/control/ADC_reg[5]
  -------------------------------------------------------------------
                         required time                          0.882    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/ADC_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.128ns (16.563%)  route 0.645ns (83.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=997, routed)         0.583    -0.769    debounce_inst2/clk_out1
    SLICE_X3Y69          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.128    -0.641 f  debounce_inst2/PB_state_reg/Q
                         net (fo=278, routed)         0.645     0.004    acd_inst/control/SR[0]
    SLICE_X1Y77          FDCE                                         f  acd_inst/control/ADC_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=997, routed)         0.849    -0.730    acd_inst/control/clk_out1
    SLICE_X1Y77          FDCE                                         r  acd_inst/control/ADC_reg[7]/C
                         clock pessimism             -0.007    -0.737    
    SLICE_X1Y77          FDCE (Remov_fdce_C_CLR)     -0.145    -0.882    acd_inst/control/ADC_reg[7]
  -------------------------------------------------------------------
                         required time                          0.882    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/ADC_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.128ns (16.563%)  route 0.645ns (83.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=997, routed)         0.583    -0.769    debounce_inst2/clk_out1
    SLICE_X3Y69          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.128    -0.641 f  debounce_inst2/PB_state_reg/Q
                         net (fo=278, routed)         0.645     0.004    acd_inst/control/SR[0]
    SLICE_X1Y77          FDCE                                         f  acd_inst/control/ADC_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=997, routed)         0.849    -0.730    acd_inst/control/clk_out1
    SLICE_X1Y77          FDCE                                         r  acd_inst/control/ADC_reg[8]/C
                         clock pessimism             -0.007    -0.737    
    SLICE_X1Y77          FDCE (Remov_fdce_C_CLR)     -0.145    -0.882    acd_inst/control/ADC_reg[8]
  -------------------------------------------------------------------
                         required time                          0.882    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.906ns  (arrival time - required time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/FSM_onehot_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.128ns (16.207%)  route 0.662ns (83.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=997, routed)         0.583    -0.769    debounce_inst2/clk_out1
    SLICE_X3Y69          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.128    -0.641 f  debounce_inst2/PB_state_reg/Q
                         net (fo=278, routed)         0.662     0.021    acd_inst/control/SR[0]
    SLICE_X8Y70          FDCE                                         f  acd_inst/control/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=997, routed)         0.821    -0.758    acd_inst/control/clk_out1
    SLICE_X8Y70          FDCE                                         r  acd_inst/control/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.007    -0.765    
    SLICE_X8Y70          FDCE (Remov_fdce_C_CLR)     -0.120    -0.885    acd_inst/control/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.885    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                  0.906    

Slack (MET) :             0.906ns  (arrival time - required time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.128ns (16.207%)  route 0.662ns (83.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=997, routed)         0.583    -0.769    debounce_inst2/clk_out1
    SLICE_X3Y69          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.128    -0.641 f  debounce_inst2/PB_state_reg/Q
                         net (fo=278, routed)         0.662     0.021    acd_inst/control/SR[0]
    SLICE_X8Y70          FDCE                                         f  acd_inst/control/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=997, routed)         0.821    -0.758    acd_inst/control/clk_out1
    SLICE_X8Y70          FDCE                                         r  acd_inst/control/count_reg[1]/C
                         clock pessimism             -0.007    -0.765    
    SLICE_X8Y70          FDCE (Remov_fdce_C_CLR)     -0.120    -0.885    acd_inst/control/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.885    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                  0.906    





