project -load "C:/Users/Abdullah/Projects/FPGA/Workplace/ModBulb_modulation_FPGA/synthesis/Top_syn.prj"
project -run -clean
project -save
