// Seed: 4108128259
module module_0 ();
  logic id_1;
  ;
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout reg id_5;
  output reg id_4;
  input wire id_3;
  input wire id_2;
  module_0 modCall_1 ();
  input wire id_1;
  buf primCall (id_4, id_5);
  initial begin : LABEL_0
    #1;
    id_5 <= 1;
    {-1'h0} += -1;
    id_4 <= 1;
    id_5 = id_2;
    id_5 <= -1;
    `define pp_6 0
    id_5 = id_3;
    id_5 = 1;
    id_5 <= 1;
  end
  wire id_7;
  initial begin : LABEL_1
    id_4 <= id_7;
    id_4 <= 1 ? module_1 : -1'b0;
    $clog2(62);
    ;
  end
endmodule
