<annotationInfo>
<annotationInfo>
<item  id="35" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="r" contextFuncName="conv_1" moduleName="conv_1" rtlName="r_fu_18198_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="36" filename="cnn_ap_type/conv_1.cpp" linenumber="8" name="icmp_ln8" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln8_fu_18204_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="37" filename="cnn_ap_type/conv_1.cpp" linenumber="8" name="add_ln8" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln8_fu_18210_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="42" filename="cnn_ap_type/conv_1.cpp" linenumber="11" name="icmp_ln11" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln11_fu_18216_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="43" filename="cnn_ap_type/conv_1.cpp" linenumber="32" name="select_ln32" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln32_fu_18222_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="44" filename="cnn_ap_type/conv_1.cpp" linenumber="32" name="select_ln32_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln32_1_fu_18230_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="45" filename="cnn_ap_type/conv_1.cpp" linenumber="30" name="zext_ln203" contextFuncName="conv_1" moduleName="conv_1" rtlName="grp_fu_32912_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="46" filename="cnn_ap_type/conv_1.cpp" linenumber="32" name="zext_ln32" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln32_fu_18238_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="47" filename="cnn_ap_type/conv_1.cpp" linenumber="30" name="mul_ln203" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_mac_muladd_5ng8j_U7" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="48" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln23" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln23_fu_18398_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="49" filename="cnn_ap_type/conv_1.cpp" linenumber="32" name="select_ln32_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln32_2_fu_18404_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="50" filename="cnn_ap_type/conv_1.cpp" linenumber="32" name="zext_ln32_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln32_1_fu_19245_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="51" filename="cnn_ap_type/conv_1.cpp" linenumber="32" name="select_ln32_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln32_3_fu_18412_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="52" filename="cnn_ap_type/conv_1.cpp" linenumber="32" name="add_ln32" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln32_fu_18420_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="53" filename="cnn_ap_type/conv_1.cpp" linenumber="32" name="zext_ln32_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln32_2_fu_22976_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="57" filename="cnn_ap_type/conv_1.cpp" linenumber="30" name="zext_ln203_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="grp_fu_32912_p20" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="58" filename="cnn_ap_type/conv_1.cpp" linenumber="30" name="add_ln203" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_mac_muladd_5ng8j_U7" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="59" filename="cnn_ap_type/conv_1.cpp" linenumber="30" name="p_shl_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="p_shl_cast_fu_31603_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="60" filename="cnn_ap_type/conv_1.cpp" linenumber="30" name="tmp" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_fu_31610_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="61" filename="cnn_ap_type/conv_1.cpp" linenumber="30" name="zext_ln203_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln203_14_fu_31617_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="62" filename="cnn_ap_type/conv_1.cpp" linenumber="30" name="sub_ln203" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln203_fu_31621_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="63" filename="cnn_ap_type/conv_1.cpp" linenumber="30" name="zext_ln203_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln203_15_fu_31627_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="65" filename="cnn_ap_type/conv_1.cpp" linenumber="30" name="or_ln203" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln203_fu_32478_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="66" filename="cnn_ap_type/conv_1.cpp" linenumber="30" name="zext_ln203_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln203_16_fu_32483_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="68" filename="cnn_ap_type/conv_1.cpp" linenumber="30" name="add_ln203_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln203_6_fu_32770_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="69" filename="cnn_ap_type/conv_1.cpp" linenumber="30" name="zext_ln203_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln203_17_fu_32775_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="71" filename="cnn_ap_type/conv_1.cpp" linenumber="30" name="add_ln203_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln203_7_fu_32794_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="72" filename="cnn_ap_type/conv_1.cpp" linenumber="30" name="zext_ln203_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln203_18_fu_32799_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="74" filename="cnn_ap_type/conv_1.cpp" linenumber="30" name="add_ln203_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln203_8_fu_32818_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="75" filename="cnn_ap_type/conv_1.cpp" linenumber="30" name="zext_ln203_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln203_19_fu_32823_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="77" filename="cnn_ap_type/conv_1.cpp" linenumber="30" name="add_ln203_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln203_9_fu_32828_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="78" filename="cnn_ap_type/conv_1.cpp" linenumber="30" name="zext_ln203_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln203_20_fu_32833_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="187" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_803" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_803_fu_19407_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="188" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="trunc_ln" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln_fu_19415_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="189" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln403" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln403_fu_19425_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="190" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_804" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_804_fu_19429_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="191" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_805" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_805_fu_19437_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="192" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="zext_ln415" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln415_fu_19445_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="193" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln415" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln415_fu_19449_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="194" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln415" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln415_fu_19455_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="195" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_806" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_806_fu_19459_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="196" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln416" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln416_fu_19467_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="197" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln416" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln416_fu_19473_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="198" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_807" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_807_fu_19479_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="199" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_808" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_808_fu_19487_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="205" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln781" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln781_fu_19496_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="206" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_fu_19502_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="207" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln785" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln785_fu_19508_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="208" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_209" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_209_fu_19514_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="209" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln785" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln785_fu_19520_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="210" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_fu_19526_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="211" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln786" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln786_fu_19532_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="212" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln786" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln786_fu_19538_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="213" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_208" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_208_fu_19544_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="214" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_fu_19550_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="215" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_322" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_322_fu_19556_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="216" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_323" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_323_fu_19562_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="217" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_fu_19568_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="218" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln388" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln388_fu_19576_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="219" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_167" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_167_fu_19584_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="220" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="c" contextFuncName="conv_1" moduleName="conv_1" rtlName="c_fu_25601_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="328" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln1118" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln1118_fu_19592_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="329" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="shl_ln" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln_fu_19596_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="330" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln1118_33" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln1118_33_fu_19604_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="331" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sub_ln1118" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln1118_fu_19608_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="332" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="shl_ln3" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln3_fu_19614_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="333" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln728" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln728_fu_19622_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="334" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln1192" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln1192_fu_19626_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="335" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln1192" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln1192_fu_19630_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="336" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_809" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_809_reg_36668" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="337" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="trunc_ln708_s" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln708_s_reg_36674" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="338" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_810" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_810_fu_20354_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="339" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_811" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_811_reg_36679" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="340" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="zext_ln415_103" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln415_103_fu_20361_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="341" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln415_103" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln415_103_fu_20364_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="342" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_812" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_812_fu_20369_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="343" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln416_171" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln416_171_fu_20377_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="344" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln416_103" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln416_103_fu_20383_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="345" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_813" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_813_fu_20389_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="346" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_814" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_814_reg_36684" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="349" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_815" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_815_fu_20397_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="350" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln779" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln779_fu_20404_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="351" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln779" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln779_fu_20410_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="355" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln781_103" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln781_103_fu_20416_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="356" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_210" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_210_fu_20421_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="357" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln785_103" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln785_103_fu_20426_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="358" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_211" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_211_fu_20432_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="359" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln785_103" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln785_103_fu_20437_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="360" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_209" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_209_fu_20443_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="361" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln786_103" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln786_103_fu_20449_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="362" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln786_109" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln786_109_fu_20455_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="363" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_210" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_210_fu_20461_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="364" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_324" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_324_fu_20466_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="365" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_325" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_325_fu_20472_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="366" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_326" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_326_fu_20478_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="367" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_109" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_109_fu_20484_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="368" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln388_109" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln388_109_fu_20492_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="369" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_168" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_168_fu_20500_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="478" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="mul_ln1118" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_mul_mul_8s_14cud_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="479" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="shl_ln728_s" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln728_s_fu_20508_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="480" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln728_102" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln728_102_fu_20516_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="481" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln1192_142" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln1192_142_fu_20520_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="482" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln1192_154" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln1192_154_fu_20523_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="483" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln1192_103" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln1192_103_fu_20528_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="484" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_816" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_816_reg_37622" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="485" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="trunc_ln708_101" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln708_101_fu_20542_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="486" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_817" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_817_fu_20552_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="487" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_818" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_818_fu_20560_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="488" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="zext_ln415_104" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln415_104_fu_20568_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="489" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln415_104" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln415_104_fu_20572_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="490" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_819" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_819_fu_20578_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="491" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln416_172" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln416_172_fu_20586_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="492" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln416_104" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln416_104_fu_20592_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="493" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_820" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_820_reg_37639" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="494" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_821" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_821_reg_37644" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="497" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_822" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_822_fu_20615_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="498" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln779_103" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln779_103_fu_20623_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="499" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln779_42" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln779_42_fu_20629_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="503" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln781_104" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln781_104_fu_20636_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="504" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_212" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_212_fu_21476_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="505" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln785_104" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln785_104_fu_21480_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="506" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_213" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_213_fu_21485_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="507" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln785_104" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln785_104_fu_21490_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="508" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_211" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_211_fu_20642_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="509" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln786_104" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln786_104_fu_21496_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="510" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln786_110" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln786_110_fu_21500_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="511" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_212" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_212_fu_21506_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="512" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_327" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_327_fu_21511_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="513" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_328" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_328_fu_21517_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="514" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_329" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_329_fu_21522_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="515" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_110" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_110_fu_21527_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="516" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln388_110" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln388_110_fu_21534_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="517" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_169" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_169_fu_21541_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="626" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="mul_ln1118_33" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_mac_muladd_7sibs_U13" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="627" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="shl_ln728_100" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln728_100_fu_21553_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="629" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln1192_143" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_mac_muladd_7sibs_U13" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="630" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln1192_104" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_mac_muladd_7sibs_U13" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="631" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_823" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_823_fu_21565_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="632" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="trunc_ln708_102" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln708_102_fu_21572_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="633" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_824" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_824_fu_21581_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="634" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_825" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_825_fu_21588_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="635" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="zext_ln415_105" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln415_105_fu_21595_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="636" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln415_105" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln415_105_fu_21599_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="637" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_826" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_826_fu_21605_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="638" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln416_173" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln416_173_fu_21613_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="639" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln416_105" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln416_105_fu_21619_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="640" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_827" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_827_fu_21625_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="641" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_828" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_828_fu_21633_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="644" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_829" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_829_fu_21641_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="645" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln779_104" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln779_104_fu_21648_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="646" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln779_43" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln779_43_fu_21654_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="650" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln781_105" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln781_105_fu_21661_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="651" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_214" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_214_fu_21667_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="652" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln785_105" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln785_105_fu_21673_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="653" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_215" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_215_fu_21679_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="654" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln785_105" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln785_105_fu_21685_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="655" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_213" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_213_fu_21691_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="656" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln786_105" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln786_105_fu_21697_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="657" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln786_111" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln786_111_fu_21703_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="658" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_214" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_214_fu_21709_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="659" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_330" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_330_fu_21715_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="660" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_331" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_331_fu_21721_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="661" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_332" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_332_fu_21727_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="662" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_111" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_111_fu_21733_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="663" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln388_111" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln388_111_fu_21741_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="664" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_170" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_170_fu_21749_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="773" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="mul_ln1118_34" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_mac_muladd_21hbi_U14" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="774" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="shl_ln728_101" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln728_101_fu_21761_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="776" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln1192_144" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_mac_muladd_21hbi_U14" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="777" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln1192_105" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_mac_muladd_21hbi_U14" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="778" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_830" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_830_reg_38746" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="779" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="trunc_ln708_103" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln708_103_reg_38752" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="780" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_831" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_831_fu_23135_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="781" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_832" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_832_reg_38757" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="782" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="zext_ln415_106" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln415_106_fu_23142_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="783" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln415_106" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln415_106_fu_23145_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="784" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_833" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_833_fu_23150_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="785" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln416_174" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln416_174_fu_23158_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="786" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln416_106" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln416_106_fu_23164_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="787" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_834" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_834_fu_23170_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="788" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_835" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_835_reg_38762" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="791" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_836" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_836_fu_23178_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="792" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln779_105" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln779_105_fu_23185_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="793" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln779_44" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln779_44_fu_23191_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="797" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln781_106" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln781_106_fu_23197_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="798" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_216" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_216_fu_23202_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="799" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln785_106" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln785_106_fu_23207_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="800" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_217" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_217_fu_23213_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="801" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln785_106" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln785_106_fu_23218_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="802" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_215" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_215_fu_23224_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="803" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln786_106" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln786_106_fu_23230_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="804" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln786_112" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln786_112_fu_23236_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="805" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_216" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_216_fu_23242_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="806" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_333" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_333_fu_23247_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="807" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_334" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_334_fu_23253_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="808" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_335" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_335_fu_23259_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="809" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_112" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_112_fu_23265_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="810" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln388_112" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln388_112_fu_23273_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="811" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_171" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_171_fu_23281_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="920" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="mul_ln1118_35" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_mac_muladd_20jbC_U21" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="921" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="shl_ln728_102" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln728_102_fu_24352_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="923" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln1192_145" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_mac_muladd_20jbC_U21" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="924" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln1192_106" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_mac_muladd_20jbC_U21" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="925" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_837" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_837_fu_24363_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="926" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="trunc_ln708_104" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln708_104_fu_24370_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="927" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_838" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_838_fu_24379_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="928" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_839" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_839_fu_24386_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="929" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="zext_ln415_107" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln415_107_fu_24393_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="930" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln415_107" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln415_107_fu_24397_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="931" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_840" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_840_fu_24403_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="932" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln416_175" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln416_175_fu_24411_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="933" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln416_107" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln416_107_fu_24417_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="934" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_841" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_841_fu_24423_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="935" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_842" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_842_fu_24431_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="938" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_843" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_843_fu_24439_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="939" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln779_106" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln779_106_fu_24446_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="940" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln779_45" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln779_45_fu_24452_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="944" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln781_107" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln781_107_fu_24459_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="945" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_218" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_218_fu_24465_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="946" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln785_107" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln785_107_fu_24471_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="947" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_219" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_219_fu_24477_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="948" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln785_107" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln785_107_fu_24483_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="949" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_217" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_217_fu_24489_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="950" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln786_107" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln786_107_fu_24495_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="951" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln786_113" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln786_113_fu_24501_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="952" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_218" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_218_fu_24507_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="953" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_336" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_336_fu_24513_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="954" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_337" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_337_fu_24519_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="955" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_338" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_338_fu_24525_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="956" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_113" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_113_fu_24531_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="957" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln388_113" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln388_113_fu_24539_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="958" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_172" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_172_fu_24547_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1066" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="shl_ln1118_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln1118_1_fu_24555_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1067" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln1118_38" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln1118_38_fu_24563_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1068" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="shl_ln1118_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln1118_2_fu_24567_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1069" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln1118_39" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln1118_39_fu_24575_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1070" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln1118" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln1118_fu_24579_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="28" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1071" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="shl_ln728_103" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln728_103_fu_24585_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1072" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln728_106" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln728_106_fu_24593_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1073" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln1192_146" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln1192_146_fu_24597_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1074" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln1192_107" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln1192_107_fu_24601_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1075" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_844" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_844_reg_41140" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1076" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="trunc_ln708_105" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln708_105_fu_24615_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1077" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_845" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_845_fu_24625_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1078" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_846" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_846_fu_24633_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1079" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="zext_ln415_108" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln415_108_fu_24641_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1080" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln415_108" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln415_108_fu_24645_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1081" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_847" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_847_fu_24651_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1082" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln416_176" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln416_176_fu_24659_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1083" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln416_108" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln416_108_fu_24665_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1084" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_848" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_848_reg_41158" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1085" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_849" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_849_reg_41164" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1088" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_850" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_850_fu_24687_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1089" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln779_107" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln779_107_fu_24695_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1090" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln779_46" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln779_46_fu_24701_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1094" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln781_108" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln781_108_fu_25606_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1095" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_220" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_220_fu_25610_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1096" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln785_108" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln785_108_fu_25614_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1097" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_221" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_221_fu_25619_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1098" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln785_108" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln785_108_fu_25624_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1099" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_219" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_219_fu_25630_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1100" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln786_108" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln786_108_fu_25635_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1101" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln786_114" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln786_114_fu_25641_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1102" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_220" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_220_fu_25647_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1103" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_339" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_339_fu_25652_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1104" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_340" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_340_fu_25658_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1105" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_341" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_341_fu_25664_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1106" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_114" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_114_fu_25670_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1107" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln388_114" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln388_114_fu_25677_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1108" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_173" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_173_fu_25684_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1217" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="mul_ln1118_36" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_mac_muladd_9neOg_U25" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1218" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="shl_ln728_104" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln728_104_fu_25696_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1220" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln1192_108" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_mac_muladd_9neOg_U25" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1221" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_851" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_851_fu_25708_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1222" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="trunc_ln708_106" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln708_106_fu_25715_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1223" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_852" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_852_fu_25724_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1224" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_853" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_853_fu_25731_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1225" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="zext_ln415_109" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln415_109_fu_25738_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1226" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln415_109" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln415_109_fu_25742_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1227" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_854" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_854_fu_25748_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1228" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln416_177" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln416_177_fu_25756_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1229" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln416_109" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln416_109_fu_25762_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1230" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_855" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_855_fu_25768_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1231" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_856" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_856_fu_25776_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1234" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_857" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_857_fu_25784_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1235" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln779_108" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln779_108_fu_25791_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1236" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln779_47" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln779_47_fu_25797_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1240" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln781_109" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln781_109_fu_25804_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1241" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_222" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_222_fu_25810_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1242" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln785_109" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln785_109_fu_25816_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1243" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_223" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_223_fu_25822_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1244" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln785_109" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln785_109_fu_25828_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1245" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_221" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_221_fu_25834_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1246" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln786_109" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln786_109_fu_25840_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1247" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln786_115" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln786_115_fu_25846_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1248" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_222" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_222_fu_25852_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1249" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_342" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_342_fu_25858_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1250" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_343" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_343_fu_25864_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1251" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_344" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_344_fu_25870_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1252" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_115" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_115_fu_25876_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1253" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln388_115" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln388_115_fu_25884_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1254" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_174" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_174_fu_25892_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1363" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="mul_ln1118_37" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_mul_mul_8ns_1dEe_U26" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1364" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="shl_ln728_105" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln728_105_fu_26693_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1365" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln728_108" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln728_108_fu_26700_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1366" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln1192_147" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln1192_147_fu_26704_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1367" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln1192_155" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln1192_155_fu_26707_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1368" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln1192_109" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln1192_109_fu_26712_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1369" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_858" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_858_fu_26718_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1370" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="trunc_ln708_107" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln708_107_fu_26726_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1371" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_859" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_859_fu_26736_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1372" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_860" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_860_fu_26744_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1373" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="zext_ln415_110" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln415_110_fu_26752_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1374" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln415_110" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln415_110_fu_26756_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1375" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_861" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_861_fu_26762_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1376" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln416_178" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln416_178_fu_26770_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1377" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln416_110" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln416_110_fu_26776_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1378" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_862" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_862_fu_26782_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1379" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_863" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_863_fu_26790_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1382" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_864" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_864_fu_26799_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1383" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln779_109" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln779_109_fu_26807_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1384" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln779_48" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln779_48_fu_26813_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1388" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln781_110" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln781_110_fu_26820_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1389" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_224" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_224_fu_26826_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1390" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln785_110" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln785_110_fu_26832_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1391" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_225" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_225_fu_26838_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1392" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln785_110" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln785_110_fu_26844_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1393" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_223" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_223_fu_26850_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1394" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln786_110" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln786_110_fu_26856_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1395" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln786_116" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln786_116_fu_26862_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1396" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_224" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_224_fu_26868_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1397" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_345" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_345_fu_26874_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1398" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_346" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_346_fu_26880_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1399" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_347" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_347_fu_26886_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1400" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_116" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_116_fu_26892_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1401" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln388_116" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln388_116_fu_26900_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1402" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_175" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_175_fu_26908_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1403" filename="cnn_ap_type/conv_1.cpp" linenumber="26" name="sext_ln703" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln703_fu_26916_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1404" filename="cnn_ap_type/conv_1.cpp" linenumber="26" name="add_ln1192_110" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln1192_110_fu_26920_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1405" filename="cnn_ap_type/conv_1.cpp" linenumber="26" name="tmp_865" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_865_fu_26926_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1406" filename="cnn_ap_type/conv_1.cpp" linenumber="26" name="add_ln703" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln703_fu_26934_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1407" filename="cnn_ap_type/conv_1.cpp" linenumber="26" name="tmp_866" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_866_fu_26940_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1408" filename="cnn_ap_type/conv_1.cpp" linenumber="26" name="xor_ln786_117" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln786_117_fu_26948_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1409" filename="cnn_ap_type/conv_1.cpp" linenumber="26" name="and_ln786_225" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_225_fu_26954_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1410" filename="cnn_ap_type/conv_1.cpp" linenumber="26" name="xor_ln340" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln340_fu_26960_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1411" filename="cnn_ap_type/conv_1.cpp" linenumber="26" name="xor_ln340_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln340_9_fu_26966_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1412" filename="cnn_ap_type/conv_1.cpp" linenumber="26" name="or_ln340_348" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_348_fu_26972_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1413" filename="cnn_ap_type/conv_1.cpp" linenumber="26" name="select_ln340_117" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_117_fu_26978_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1414" filename="cnn_ap_type/conv_1.cpp" linenumber="26" name="select_ln388_117" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln388_117_fu_26986_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1415" filename="cnn_ap_type/conv_1.cpp" linenumber="26" name="select_ln340_176" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_176_fu_26994_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1416" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="icmp_ln885" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln885_fu_27002_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1419" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="tmp_867" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_867_reg_43353" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1420" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="sub_ln889" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln889_fu_27008_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1421" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="select_ln888" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln888_fu_28520_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1422" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="p_Result_s" contextFuncName="conv_1" moduleName="conv_1" rtlName="p_Result_s_fu_28526_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1423" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="p_Result_s_64" contextFuncName="conv_1" moduleName="conv_1" rtlName="p_Result_s_64_fu_28536_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1424" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="l" contextFuncName="conv_1" moduleName="conv_1" rtlName="l_fu_28544_p3" latency="0" BRAM="-1" DSP="-1" FF="40" LUT="36" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1425" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="sub_ln894" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln894_fu_28552_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1426" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="trunc_ln894" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln894_fu_28558_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1427" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="add_ln894" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln894_fu_28562_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1428" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="tmp_868" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_868_fu_28568_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1429" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="icmp_ln897" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln897_fu_28578_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1430" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="trunc_ln897" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln897_fu_28584_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1431" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="sub_ln897" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln897_fu_28588_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1432" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="zext_ln897" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln897_fu_28594_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1433" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="lshr_ln897" contextFuncName="conv_1" moduleName="conv_1" rtlName="lshr_ln897_fu_28598_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="31" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1434" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="and_ln897_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln897_6_fu_28604_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1435" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="icmp_ln897_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln897_2_fu_28610_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1436" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="and_ln897" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln897_fu_28616_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1437" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="tmp_869" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_869_fu_28622_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1438" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="xor_ln899" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln899_fu_28630_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1439" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="add_ln899" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln899_fu_28636_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1440" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="p_Result_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="p_Result_12_fu_28642_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1441" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="and_ln899" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln899_fu_28650_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1442" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="or_ln899" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln899_fu_28656_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1443" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="or_ln" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln_fu_28662_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1444" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="zext_ln907" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln907_fu_28670_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1445" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="zext_ln908" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln908_fu_28674_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1446" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="icmp_ln908" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln908_fu_28678_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1447" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="add_ln908" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln908_fu_28684_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1448" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="lshr_ln908" contextFuncName="conv_1" moduleName="conv_1" rtlName="lshr_ln908_fu_28690_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="101" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1449" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="zext_ln908_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln908_3_fu_28696_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1450" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="sub_ln908" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln908_fu_28700_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1451" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="zext_ln908_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln908_2_fu_28706_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1452" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="shl_ln908" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln908_fu_28710_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="182" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1453" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="select_ln908" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln908_fu_28716_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1454" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="zext_ln911" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln911_fu_28724_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1455" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="add_ln911" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln911_fu_28728_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="71" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1456" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="lshr_ln" contextFuncName="conv_1" moduleName="conv_1" rtlName="lshr_ln_reg_43358" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1457" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="zext_ln912" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln912_fu_30147_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1458" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="tmp_870" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_870_reg_43363" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1459" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="select_ln915" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln915_fu_30150_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1460" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="trunc_ln893" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln893_fu_28752_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1461" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="sub_ln915" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln915_fu_30157_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1462" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="add_ln915" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln915_fu_30162_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1463" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="tmp_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_3_fu_30168_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1464" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="p_Result_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="p_Result_13_fu_30175_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1465" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="bitcast_ln729" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln729_fu_30187_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1466" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="trunc_ln1" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln1_reg_43373" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1467" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="icmp_ln924" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln924_fu_30192_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1468" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="icmp_ln924_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln924_2_fu_30198_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1469" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="or_ln924" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln924_fu_31632_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1470" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="tmp_69" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_dcmp_64ns_64nbkb_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1471" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="and_ln924" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln924_fu_31636_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1586" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="mul_ln1118_38" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_mul_mul_8ns_1dEe_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1587" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_871" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_871_reg_34377" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1588" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="trunc_ln708_108" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln708_108_fu_18441_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1589" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_872" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_872_fu_18450_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1590" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_873" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_873_fu_18457_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1591" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="zext_ln415_111" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln415_111_fu_18464_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1592" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln415_111" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln415_111_fu_18468_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1593" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_874" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_874_fu_18474_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1594" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln416_179" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln416_179_fu_18482_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1595" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln416_111" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln416_111_fu_18488_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1596" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_875" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_875_reg_34394" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1597" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_876" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_876_reg_34399" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1600" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_877" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_877_fu_18510_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1601" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln779_110" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln779_110_fu_18517_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1602" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln779_49" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln779_49_fu_18523_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1606" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln781_111" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln781_111_fu_18530_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1607" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_226" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_226_fu_18542_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1608" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln785_111" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln785_111_fu_18546_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1609" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_227" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_227_fu_18551_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1610" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln785_111" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln785_111_fu_18556_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1611" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_226" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_226_fu_18536_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1612" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln786_111" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln786_111_fu_18562_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1613" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln786_118" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln786_118_fu_18566_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1614" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_227" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_227_fu_18572_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1615" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_349" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_349_fu_18577_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1616" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_350" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_350_fu_18583_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1617" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_351" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_351_fu_18588_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1618" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_118" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_118_fu_18593_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1619" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln388_118" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln388_118_fu_18600_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1620" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_177" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_177_fu_18607_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1728" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="shl_ln1118_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln1118_3_fu_18615_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1729" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln1118_43" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln1118_43_fu_18623_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1730" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="shl_ln1118_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln1118_4_fu_18627_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1731" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln1118_44" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln1118_44_fu_18635_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1732" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sub_ln1118_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln1118_1_fu_18639_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1733" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="shl_ln728_106" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln728_106_fu_18645_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1734" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln728_109" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln728_109_fu_18653_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1735" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln1192_148" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln1192_148_fu_18657_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1736" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln1192_156" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln1192_156_fu_18661_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1737" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln1192_111" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln1192_111_fu_18667_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1738" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_878" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_878_fu_18673_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1739" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="trunc_ln708_109" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln708_109_fu_18681_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1740" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_879" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_879_fu_18691_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1741" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_880" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_880_fu_18699_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1742" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="zext_ln415_112" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln415_112_fu_18707_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1743" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln415_112" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln415_112_fu_18711_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1744" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_881" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_881_fu_18717_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1745" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln416_180" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln416_180_fu_18725_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1746" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln416_112" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln416_112_fu_18731_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1747" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_882" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_882_fu_18737_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1748" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_883" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_883_fu_18745_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1751" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_884" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_884_fu_18754_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1752" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln779_111" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln779_111_fu_18762_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1753" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln779_50" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln779_50_fu_18768_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1757" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln781_112" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln781_112_fu_18775_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1758" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_228" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_228_fu_18781_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1759" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln785_112" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln785_112_fu_18787_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1760" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_229" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_229_fu_18793_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1761" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln785_112" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln785_112_fu_18799_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1762" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_228" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_228_fu_18805_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1763" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln786_112" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln786_112_fu_18811_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1764" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln786_119" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln786_119_fu_18817_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1765" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_229" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_229_fu_18823_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1766" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_352" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_352_fu_18829_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1767" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_353" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_353_fu_18835_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1768" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_354" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_354_fu_18841_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1769" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_119" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_119_fu_18847_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1770" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln388_119" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln388_119_fu_18855_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1771" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_178" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_178_fu_18863_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1880" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="mul_ln1118_39" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_mac_muladd_9neOg_U4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1881" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="shl_ln728_107" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln728_107_fu_18875_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1883" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln1192_112" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_mac_muladd_9neOg_U4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1884" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_885" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_885_reg_35476" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1885" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="trunc_ln708_110" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln708_110_reg_35482" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1886" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_886" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_886_fu_19670_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1887" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_887" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_887_reg_35487" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1888" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="zext_ln415_113" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln415_113_fu_19677_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1889" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln415_113" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln415_113_fu_19680_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1890" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_888" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_888_fu_19685_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1891" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln416_181" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln416_181_fu_19693_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1892" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln416_113" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln416_113_fu_19699_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1893" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_889" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_889_reg_37094" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1894" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_890" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_890_reg_35492" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1897" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_891" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_891_fu_19713_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1898" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln779_112" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln779_112_fu_19720_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1899" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln779_51" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln779_51_fu_19726_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1903" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln781_113" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln781_113_fu_20648_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1904" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_230" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_230_fu_20652_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1905" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln785_113" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln785_113_fu_20656_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1906" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_231" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_231_fu_20661_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1907" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln785_113" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln785_113_fu_20666_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1908" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_230" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_230_fu_20672_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1909" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln786_113" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln786_113_fu_20677_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1910" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln786_120" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln786_120_fu_20683_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1911" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_231" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_231_fu_20689_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1912" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_355" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_355_fu_20694_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1913" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_356" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_356_fu_20700_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1914" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_357" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_357_fu_20706_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1915" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_120" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_120_fu_20712_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1916" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln388_120" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln388_120_fu_20719_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1917" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_179" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_179_fu_20726_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2026" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="mul_ln1118_40" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_mac_muladd_21hbi_U11" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2027" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="shl_ln728_108" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln728_108_fu_20738_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2029" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln1192_149" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_mac_muladd_21hbi_U11" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2030" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln1192_113" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_mac_muladd_21hbi_U11" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2031" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_892" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_892_reg_37671" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2032" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="trunc_ln708_111" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln708_111_fu_20757_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2033" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_893" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_893_fu_20766_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2034" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_894" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_894_fu_20773_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2035" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="zext_ln415_114" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln415_114_fu_20780_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2036" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln415_114" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln415_114_fu_20784_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2037" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_895" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_895_fu_20790_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2038" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln416_182" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln416_182_fu_20798_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2039" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln416_114" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln416_114_fu_20804_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2040" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_896" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_896_reg_37689" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2041" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_897" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_897_reg_37695" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2044" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_898" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_898_fu_20825_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2045" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln779_113" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln779_113_fu_20832_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2046" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln779_52" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln779_52_fu_20838_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2050" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln781_114" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln781_114_fu_21803_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2051" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_232" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_232_fu_21807_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2052" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln785_114" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln785_114_fu_21811_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2053" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_233" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_233_fu_21816_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2054" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln785_114" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln785_114_fu_21821_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2055" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_232" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_232_fu_21827_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2056" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln786_114" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln786_114_fu_21832_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2057" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln786_121" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln786_121_fu_21838_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2058" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_233" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_233_fu_21844_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2059" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_358" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_358_fu_21849_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2060" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_359" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_359_fu_21855_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2061" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_360" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_360_fu_21861_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2062" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_121" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_121_fu_21867_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2063" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln388_121" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln388_121_fu_21874_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2064" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_180" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_180_fu_21881_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2172" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="shl_ln1118_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln1118_5_fu_21889_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2173" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln1118_47" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln1118_47_fu_21897_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2174" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sub_ln1118_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln1118_2_fu_21901_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2175" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="shl_ln1118_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln1118_6_fu_21907_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2176" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln1118_48" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln1118_48_fu_21915_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2177" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sub_ln1118_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln1118_3_fu_21919_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2178" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="shl_ln728_109" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln728_109_fu_21925_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2179" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln728_112" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln728_112_fu_21933_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2180" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln1192_150" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln1192_150_fu_21937_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2181" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln1192_114" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln1192_114_fu_21941_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2182" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_899" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_899_reg_38770" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2183" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="trunc_ln708_112" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln708_112_fu_21955_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2184" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_900" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_900_fu_21965_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2185" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_901" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_901_fu_21973_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2186" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="zext_ln415_115" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln415_115_fu_21981_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2187" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln415_115" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln415_115_fu_21985_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2188" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_902" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_902_fu_21991_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2189" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln416_183" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln416_183_fu_21999_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2190" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln416_115" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln416_115_fu_22005_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2191" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_903" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_903_reg_38788" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2192" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_904" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_904_reg_38794" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2195" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_905" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_905_fu_22027_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2196" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln779_114" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln779_114_fu_22035_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2197" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln779_53" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln779_53_fu_22041_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2201" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln781_115" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln781_115_fu_23289_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2202" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_234" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_234_fu_23293_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2203" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln785_115" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln785_115_fu_23297_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2204" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_235" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_235_fu_23302_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2205" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln785_115" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln785_115_fu_23307_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2206" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_234" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_234_fu_23313_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2207" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln786_115" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln786_115_fu_23318_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2208" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln786_122" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln786_122_fu_23324_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2209" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_235" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_235_fu_23330_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2210" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_361" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_361_fu_23335_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2211" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_362" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_362_fu_23341_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2212" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_363" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_363_fu_23347_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2213" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_122" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_122_fu_23353_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2214" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln388_122" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln388_122_fu_23360_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2215" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_181" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_181_fu_23367_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2323" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="shl_ln728_110" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln728_110_fu_24707_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2324" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln1192_151" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln1192_151_fu_24714_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2325" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln1192_152" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln1192_152_fu_24718_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2326" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sub_ln1192" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln1192_fu_24722_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2327" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_906" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_906_reg_41181" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2328" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="trunc_ln708_113" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln708_113_fu_24736_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2329" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_907" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_907_fu_24746_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2330" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_908" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_908_fu_24754_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2331" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="zext_ln415_116" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln415_116_fu_24762_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2332" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln415_116" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln415_116_fu_24766_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2333" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_909" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_909_fu_24772_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2334" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln416_184" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln416_184_fu_24780_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2335" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln416_116" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln416_116_fu_24786_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2336" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_910" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_910_reg_41199" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2337" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_911" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_911_reg_41205" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2340" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_912" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_912_fu_24808_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2341" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln779_115" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln779_115_fu_24816_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2342" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln779_54" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln779_54_fu_24822_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2346" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln781_116" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln781_116_fu_25904_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2347" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_236" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_236_fu_25908_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2348" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln785_116" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln785_116_fu_25912_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2349" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_237" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_237_fu_25917_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2350" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln785_116" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln785_116_fu_25922_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2351" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_236" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_236_fu_25928_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2352" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln786_116" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln786_116_fu_25933_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2353" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln786_123" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln786_123_fu_25939_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2354" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_237" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_237_fu_25945_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2355" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_364" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_364_fu_25950_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2356" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_365" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_365_fu_25956_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2357" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_366" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_366_fu_25962_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2358" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_123" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_123_fu_25968_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2359" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln388_123" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln388_123_fu_25975_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2360" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_182" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_182_fu_25982_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2469" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="mul_ln1118_41" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_mac_muladd_9skbM_U29" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2470" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="shl_ln728_111" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln728_111_fu_27018_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2472" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln1192_115" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_mac_muladd_9skbM_U29" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2473" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_913" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_913_fu_27029_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2474" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="trunc_ln708_114" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln708_114_fu_27036_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2475" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_914" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_914_fu_27045_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2476" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_915" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_915_fu_27052_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2477" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="zext_ln415_117" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln415_117_fu_27059_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2478" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln415_117" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln415_117_fu_27063_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2479" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_916" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_916_fu_27069_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2480" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln416_185" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln416_185_fu_27077_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2481" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln416_117" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln416_117_fu_27083_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2482" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_917" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_917_fu_27089_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2483" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_918" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_918_fu_27097_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2486" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_919" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_919_fu_27105_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2487" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln779_116" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln779_116_fu_27112_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2488" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln779_55" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln779_55_fu_27118_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2492" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln781_117" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln781_117_fu_27125_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2493" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_238" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_238_fu_27131_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2494" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln785_117" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln785_117_fu_27137_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2495" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_239" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_239_fu_27143_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2496" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln785_117" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln785_117_fu_27149_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2497" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_238" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_238_fu_27155_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2498" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln786_117" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln786_117_fu_27161_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2499" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln786_124" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln786_124_fu_27167_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2500" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_239" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_239_fu_27173_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2501" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_367" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_367_fu_27179_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2502" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_368" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_368_fu_27185_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2503" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_369" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_369_fu_27191_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2504" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_124" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_124_fu_27197_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2505" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln388_124" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln388_124_fu_27205_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2506" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_183" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_183_fu_27213_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2615" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="mul_ln1118_42" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_mul_mul_8s_14cud_U27" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2616" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="shl_ln728_112" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln728_112_fu_27221_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2617" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln728_114" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln728_114_fu_27229_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2618" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln1192_153" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln1192_153_fu_27233_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2619" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln1192_157" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln1192_157_fu_27236_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2620" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln1192_116" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln1192_116_fu_27241_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2621" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_920" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_920_reg_43178" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2622" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="trunc_ln708_115" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln708_115_fu_27255_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2623" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_921" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_921_fu_27265_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2624" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_922" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_922_fu_27273_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2625" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="zext_ln415_118" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln415_118_fu_27281_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2626" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln415_118" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln415_118_fu_27285_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2627" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_923" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_923_fu_27291_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2628" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln416_186" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln416_186_fu_27299_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2629" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln416_118" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln416_118_fu_27305_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2630" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_924" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_924_reg_43196" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2631" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_925" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_925_reg_43202" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2634" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_926" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_926_fu_27327_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2635" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln779_117" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln779_117_fu_27335_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2636" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln779_56" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln779_56_fu_27341_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2640" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln781_118" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln781_118_fu_28766_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2641" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_240" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_240_fu_28770_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2642" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln785_118" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln785_118_fu_28774_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2643" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_241" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_241_fu_28779_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2644" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln785_118" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln785_118_fu_28784_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2645" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_240" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_240_fu_28790_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2646" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln786_118" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln786_118_fu_28795_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2647" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln786_125" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln786_125_fu_28801_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2648" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_241" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_241_fu_28807_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2649" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_370" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_370_fu_28812_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2650" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_371" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_371_fu_28818_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2651" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_372" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_372_fu_28824_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2652" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_125" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_125_fu_28830_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2653" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln388_125" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln388_125_fu_28837_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2654" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_184" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_184_fu_28844_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2762" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="shl_ln1118_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln1118_7_fu_28852_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2763" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln1118_51" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln1118_51_fu_28860_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2764" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="shl_ln1118_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln1118_8_fu_28864_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2765" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln1118_52" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln1118_52_fu_28872_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2766" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sub_ln1118_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln1118_4_fu_28876_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2767" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="shl_ln728_113" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln728_113_fu_28882_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2768" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln728_115" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln728_115_fu_28890_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2769" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln1192_154" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln1192_154_fu_28894_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2770" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln1192_158" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln1192_158_fu_28898_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2771" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln1192_117" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln1192_117_fu_28904_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2772" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_927" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_927_fu_28910_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2773" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="trunc_ln708_116" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln708_116_fu_28918_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2774" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_928" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_928_fu_28928_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2775" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_929" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_929_fu_28936_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2776" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="zext_ln415_119" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln415_119_fu_28944_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2777" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln415_119" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln415_119_fu_28948_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2778" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_930" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_930_fu_28954_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2779" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln416_187" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln416_187_fu_28962_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2780" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln416_119" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln416_119_fu_28968_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2781" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_931" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_931_fu_28974_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2782" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_932" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_932_fu_28982_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2785" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_933" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_933_fu_28991_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2786" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln779_118" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln779_118_fu_28999_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2787" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln779_57" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln779_57_fu_29005_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2791" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln781_119" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln781_119_fu_29012_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2792" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_242" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_242_fu_29018_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2793" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln785_119" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln785_119_fu_29024_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2794" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_243" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_243_fu_29030_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2795" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln785_119" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln785_119_fu_29036_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2796" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_242" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_242_fu_29042_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2797" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln786_119" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln786_119_fu_29048_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2798" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln786_126" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln786_126_fu_29054_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2799" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_243" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_243_fu_29060_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2800" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_373" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_373_fu_29066_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2801" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_374" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_374_fu_29072_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2802" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_375" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_375_fu_29078_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2803" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_126" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_126_fu_29084_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2804" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln388_126" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln388_126_fu_29092_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2805" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_185" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_185_fu_29100_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2806" filename="cnn_ap_type/conv_1.cpp" linenumber="26" name="sext_ln703_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln703_3_fu_30203_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2807" filename="cnn_ap_type/conv_1.cpp" linenumber="26" name="add_ln1192_118" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln1192_118_fu_30206_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2808" filename="cnn_ap_type/conv_1.cpp" linenumber="26" name="tmp_934" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_934_fu_30212_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2809" filename="cnn_ap_type/conv_1.cpp" linenumber="26" name="add_ln703_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln703_1_fu_30220_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2810" filename="cnn_ap_type/conv_1.cpp" linenumber="26" name="tmp_935" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_935_fu_30225_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2811" filename="cnn_ap_type/conv_1.cpp" linenumber="26" name="xor_ln786_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln786_1_fu_30233_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2812" filename="cnn_ap_type/conv_1.cpp" linenumber="26" name="and_ln786_244" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_244_fu_30239_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2813" filename="cnn_ap_type/conv_1.cpp" linenumber="26" name="xor_ln340_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln340_10_fu_30245_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2814" filename="cnn_ap_type/conv_1.cpp" linenumber="26" name="xor_ln340_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln340_11_fu_30251_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2815" filename="cnn_ap_type/conv_1.cpp" linenumber="26" name="or_ln340_376" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_376_fu_30257_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2816" filename="cnn_ap_type/conv_1.cpp" linenumber="26" name="select_ln340_127" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_127_fu_30263_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2817" filename="cnn_ap_type/conv_1.cpp" linenumber="26" name="select_ln388_127" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln388_127_fu_30271_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2818" filename="cnn_ap_type/conv_1.cpp" linenumber="26" name="select_ln340_186" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_186_fu_30279_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2819" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="icmp_ln885_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln885_1_fu_30287_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2822" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="tmp_936" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_936_reg_43547" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2823" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="sub_ln889_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln889_1_fu_30301_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2824" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="select_ln888_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln888_1_fu_30307_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2825" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="p_Result_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="p_Result_1_fu_30315_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2826" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="p_Result_124_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="p_Result_124_1_fu_30325_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2827" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="l_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="l_1_fu_30333_p3" latency="0" BRAM="-1" DSP="-1" FF="40" LUT="36" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2828" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="sub_ln894_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln894_1_fu_30341_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2829" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="trunc_ln894_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln894_1_fu_30347_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2830" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="add_ln894_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln894_1_fu_30351_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2831" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="tmp_937" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_937_fu_30357_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2832" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="icmp_ln897_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln897_3_fu_30367_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2833" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="trunc_ln897_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln897_1_fu_30373_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2834" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="sub_ln897_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln897_1_fu_30377_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2835" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="zext_ln897_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln897_1_fu_30383_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2836" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="lshr_ln897_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="lshr_ln897_1_fu_30387_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="31" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2837" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="and_ln897_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln897_7_fu_30393_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2838" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="icmp_ln897_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln897_4_fu_30399_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2839" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="and_ln897_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln897_1_fu_31642_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2840" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="tmp_938" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_938_fu_31646_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2841" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="xor_ln899_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln899_1_fu_31653_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2842" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="add_ln899_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln899_1_fu_31659_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2843" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="p_Result_112_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="p_Result_112_1_fu_31664_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2844" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="and_ln899_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln899_1_fu_31671_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2845" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="or_ln899_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln899_6_fu_31677_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2846" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="or_ln899_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln899_1_fu_31683_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2847" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="zext_ln907_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln907_1_fu_31691_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2848" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="zext_ln908_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln908_4_fu_31694_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2849" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="icmp_ln908_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln908_1_fu_31697_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2850" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="add_ln908_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln908_1_fu_31702_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2851" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="lshr_ln908_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="lshr_ln908_1_fu_31707_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="101" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2852" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="zext_ln908_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln908_5_fu_31713_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2853" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="sub_ln908_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln908_1_fu_31717_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2854" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="zext_ln908_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln908_6_fu_31722_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2855" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="shl_ln908_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln908_1_fu_31726_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="182" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2856" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="select_ln908_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln908_1_fu_31732_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2857" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="zext_ln911_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln911_1_fu_31740_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2858" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="add_ln911_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln911_1_fu_31744_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="71" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2859" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="lshr_ln912_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="lshr_ln912_1_fu_31750_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2860" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="zext_ln912_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln912_1_fu_31760_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2861" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="tmp_939" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_939_fu_31764_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2862" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="select_ln915_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln915_1_fu_31772_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2863" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="trunc_ln893_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln893_1_fu_30405_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2864" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="sub_ln915_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln915_1_fu_31780_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2865" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="add_ln915_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln915_1_fu_31785_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2866" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="tmp_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_4_fu_31791_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2867" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="p_Result_126_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="p_Result_126_1_fu_31798_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2868" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="bitcast_ln729_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln729_1_fu_31810_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2869" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="trunc_ln924_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln924_1_fu_31815_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2870" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="icmp_ln924_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln924_3_fu_31825_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2871" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="icmp_ln924_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln924_4_fu_31831_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2872" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="or_ln924_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln924_1_fu_32488_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2873" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="tmp_70" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_dcmp_64ns_64nbkb_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2874" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="and_ln924_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln924_1_fu_32492_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2988" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="shl_ln1118_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln1118_9_fu_18917_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2989" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln1118_53" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln1118_53_fu_18925_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2990" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="shl_ln1118_s" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln1118_s_fu_18929_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2991" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln1118_54" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln1118_54_fu_18937_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2992" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sub_ln1118_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln1118_5_fu_18941_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="28" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2993" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_940" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_940_fu_18947_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2994" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="trunc_ln708_117" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln708_117_fu_18955_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2995" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln708" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln708_fu_18965_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2996" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_941" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_941_fu_18969_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2997" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_942" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_942_fu_18977_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2998" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="zext_ln415_120" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln415_120_fu_18985_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2999" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln415_120" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln415_120_fu_18989_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3000" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_943" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_943_fu_18995_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3001" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln416_188" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln416_188_fu_19003_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3002" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln416_120" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln416_120_fu_19009_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3003" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_944" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_944_fu_19015_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3004" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_945" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_945_fu_19023_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3010" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln781_120" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln781_120_fu_19032_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3011" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_244" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_244_fu_19038_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3012" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln785_120" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln785_120_fu_19044_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3013" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_245" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_245_fu_19050_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3014" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln785_120" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln785_120_fu_19056_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3015" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_245" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_245_fu_19062_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3016" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln786_120" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln786_120_fu_19068_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3017" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln786_127" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln786_127_fu_19074_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3018" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_246" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_246_fu_19080_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3019" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_377" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_377_fu_19086_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3020" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_378" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_378_fu_19092_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3021" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_379" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_379_fu_19098_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3022" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_128" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_128_fu_19104_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3023" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln388_128" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln388_128_fu_19112_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3024" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_187" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_187_fu_19120_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3133" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="mul_ln1118_43" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_mac_muladd_6sfYi_U5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3134" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="shl_ln728_114" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln728_114_fu_19132_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3136" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln1192_155" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_mac_muladd_6sfYi_U5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3137" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln1192_119" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_mac_muladd_6sfYi_U5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3138" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_946" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_946_reg_35504" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3139" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="trunc_ln708_118" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln708_118_fu_19151_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3140" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_947" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_947_fu_19160_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3141" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_948" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_948_fu_19167_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3142" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="zext_ln415_121" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln415_121_fu_19174_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3143" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln415_121" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln415_121_fu_19178_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3144" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_949" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_949_fu_19184_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3145" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln416_189" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln416_189_fu_19192_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3146" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln416_121" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln416_121_fu_19198_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3147" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_950" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_950_reg_35522" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3148" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_951" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_951_reg_35528" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3151" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_952" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_952_fu_19219_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3152" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln779_119" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln779_119_fu_19226_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3153" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln779_58" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln779_58_fu_19232_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3157" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln781_121" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln781_121_fu_19731_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3158" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_246" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_246_fu_19735_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3159" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln785_121" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln785_121_fu_19739_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3160" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_247" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_247_fu_19744_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3161" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln785_121" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln785_121_fu_19749_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3162" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_247" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_247_fu_19755_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3163" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln786_121" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln786_121_fu_19760_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3164" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln786_128" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln786_128_fu_19766_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3165" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_248" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_248_fu_19772_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3166" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_380" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_380_fu_19777_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3167" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_381" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_381_fu_19783_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3168" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_382" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_382_fu_19789_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3169" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_129" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_129_fu_19795_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3170" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln388_129" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln388_129_fu_19802_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3171" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_188" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_188_fu_19809_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3280" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="mul_ln1118_44" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_mac_muladd_9neOg_U8" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3281" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="shl_ln728_115" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln728_115_fu_19821_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3283" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln1192_120" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_mac_muladd_9neOg_U8" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3284" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_953" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_953_reg_37365" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3285" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="trunc_ln708_119" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln708_119_fu_19840_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3286" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_954" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_954_fu_19849_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3287" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_955" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_955_fu_19856_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3288" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="zext_ln415_122" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln415_122_fu_19863_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3289" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln415_122" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln415_122_fu_19867_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3290" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_956" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_956_fu_19873_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3291" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln416_190" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln416_190_fu_19881_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3292" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln416_122" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln416_122_fu_19887_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3293" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_957" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_957_reg_37383" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3294" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_958" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_958_reg_37389" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3297" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_959" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_959_fu_19908_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3298" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln779_120" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln779_120_fu_19915_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3299" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln779_59" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln779_59_fu_19921_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3303" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln781_122" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln781_122_fu_20844_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3304" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_248" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_248_fu_20848_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3305" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln785_122" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln785_122_fu_20852_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3306" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_249" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_249_fu_20857_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3307" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln785_122" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln785_122_fu_20862_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3308" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_249" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_249_fu_20868_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3309" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln786_122" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln786_122_fu_20873_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3310" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln786_129" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln786_129_fu_20879_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3311" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_250" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_250_fu_20885_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3312" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_383" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_383_fu_20890_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3313" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_384" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_384_fu_20896_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3314" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_385" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_385_fu_20902_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3315" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_130" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_130_fu_20908_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3316" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln388_130" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln388_130_fu_20915_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3317" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_189" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_189_fu_20922_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3426" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="mul_ln1118_45" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_mul_mul_8ns_1dEe_U15" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3427" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="shl_ln728_116" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln728_116_fu_22051_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3428" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln728_118" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln728_118_fu_22058_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3429" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln1192_156" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln1192_156_fu_22062_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3430" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln1192_159" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln1192_159_fu_22065_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3431" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln1192_121" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln1192_121_fu_22070_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3432" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_960" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_960_reg_38936" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3433" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="trunc_ln708_120" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln708_120_fu_22084_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3434" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_961" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_961_fu_22094_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3435" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_962" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_962_fu_22102_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3436" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="zext_ln415_123" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln415_123_fu_22110_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3437" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln415_123" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln415_123_fu_22114_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3438" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_963" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_963_fu_22120_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3439" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln416_191" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln416_191_fu_22128_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3440" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln416_123" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln416_123_fu_22134_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3441" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_964" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_964_reg_38954" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3442" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_965" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_965_reg_38960" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3445" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_966" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_966_fu_22156_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3446" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln779_121" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln779_121_fu_22164_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3447" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln779_60" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln779_60_fu_22170_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3451" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln781_123" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln781_123_fu_23375_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3452" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_250" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_250_fu_23379_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3453" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln785_123" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln785_123_fu_23383_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3454" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_251" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_251_fu_23388_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3455" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln785_123" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln785_123_fu_23393_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3456" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_251" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_251_fu_23399_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3457" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln786_123" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln786_123_fu_23404_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3458" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln786_130" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln786_130_fu_23410_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3459" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_252" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_252_fu_23416_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3460" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_386" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_386_fu_23421_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3461" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_387" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_387_fu_23427_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3462" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_388" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_388_fu_23433_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3463" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_131" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_131_fu_23439_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3464" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln388_131" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln388_131_fu_23446_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3465" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_190" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_190_fu_23453_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3574" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="mul_ln1118_46" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_mac_muladd_20jbC_U17" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3575" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="shl_ln728_117" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln728_117_fu_23465_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3577" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln1192_157" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_mac_muladd_20jbC_U17" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3578" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln1192_122" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_mac_muladd_20jbC_U17" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3579" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_967" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_967_reg_40844" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3580" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="trunc_ln708_121" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln708_121_fu_23484_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3581" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_968" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_968_fu_23493_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3582" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_969" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_969_fu_23500_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3583" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="zext_ln415_124" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln415_124_fu_23507_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3584" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln415_124" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln415_124_fu_23511_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3585" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_970" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_970_fu_23517_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3586" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln416_192" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln416_192_fu_23525_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3587" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln416_124" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln416_124_fu_23531_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3588" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_971" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_971_reg_40862" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3589" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_972" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_972_reg_40868" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3592" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_973" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_973_fu_23552_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3593" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln779_122" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln779_122_fu_23559_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3594" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln779_61" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln779_61_fu_23565_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3598" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln781_124" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln781_124_fu_24828_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3599" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_252" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_252_fu_24832_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3600" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln785_124" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln785_124_fu_24836_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3601" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_253" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_253_fu_24841_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3602" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln785_124" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln785_124_fu_24846_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3603" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_253" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_253_fu_24852_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3604" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln786_124" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln786_124_fu_24857_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3605" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln786_131" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln786_131_fu_24863_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3606" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_254" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_254_fu_24869_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3607" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_389" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_389_fu_24874_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3608" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_390" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_390_fu_24880_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3609" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_391" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_391_fu_24886_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3610" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_132" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_132_fu_24892_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3611" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln388_132" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln388_132_fu_24899_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3612" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_191" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_191_fu_24906_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3721" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="mul_ln1118_47" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_mul_mul_8ns_1dEe_U12" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3722" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="shl_ln728_118" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln728_118_fu_24914_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3723" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln728_120" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln728_120_fu_24922_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3724" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln1192_158" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln1192_158_fu_24926_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3725" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln1192_160" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln1192_160_fu_24929_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3726" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln1192_123" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln1192_123_fu_24934_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3727" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_974" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_974_reg_41232" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3728" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="trunc_ln708_122" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln708_122_fu_24948_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3729" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_975" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_975_fu_24958_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3730" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_976" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_976_fu_24966_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3731" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="zext_ln415_125" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln415_125_fu_24974_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3732" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln415_125" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln415_125_fu_24978_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3733" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_977" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_977_fu_24984_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3734" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln416_193" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln416_193_fu_24992_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3735" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln416_125" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln416_125_fu_24998_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3736" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_978" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_978_reg_41250" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3737" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_979" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_979_reg_41256" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3740" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_980" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_980_fu_25020_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3741" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln779_123" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln779_123_fu_25028_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3742" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln779_62" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln779_62_fu_25034_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3746" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln781_125" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln781_125_fu_25994_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3747" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_254" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_254_fu_25998_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3748" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln785_125" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln785_125_fu_26002_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3749" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_255" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_255_fu_26007_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3750" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln785_125" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln785_125_fu_26012_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3751" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_255" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_255_fu_26018_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3752" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln786_125" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln786_125_fu_26023_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3753" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln786_132" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln786_132_fu_26029_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3754" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_256" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_256_fu_26035_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3755" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_392" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_392_fu_26040_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3756" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_393" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_393_fu_26046_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3757" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_394" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_394_fu_26052_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3758" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_133" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_133_fu_26058_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3759" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln388_133" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln388_133_fu_26065_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3760" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_192" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_192_fu_26072_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3868" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="shl_ln1118_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln1118_10_fu_26080_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3869" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln1118_60" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln1118_60_fu_26088_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3870" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="shl_ln1118_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln1118_11_fu_26092_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3871" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln1118_61" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln1118_61_fu_26100_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3872" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln1118_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln1118_1_fu_26104_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="26" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3873" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="shl_ln728_119" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln728_119_fu_26110_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3874" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln728_121" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln728_121_fu_26118_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3875" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln1192_159" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln1192_159_fu_26122_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3876" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln1192_124" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln1192_124_fu_26126_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3877" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_981" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_981_reg_42155" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3878" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="trunc_ln708_123" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln708_123_fu_26140_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3879" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_982" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_982_fu_26150_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3880" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_983" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_983_fu_26158_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3881" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="zext_ln415_126" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln415_126_fu_26166_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3882" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln415_126" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln415_126_fu_26170_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3883" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_984" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_984_fu_26176_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3884" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln416_194" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln416_194_fu_26184_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3885" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln416_126" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln416_126_fu_26190_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3886" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_985" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_985_reg_42173" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3887" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_986" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_986_reg_42179" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3890" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_987" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_987_fu_26212_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3891" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln779_124" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln779_124_fu_26220_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3892" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln779_63" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln779_63_fu_26226_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3896" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln781_126" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln781_126_fu_27347_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3897" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_256" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_256_fu_27351_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3898" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln785_126" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln785_126_fu_27355_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3899" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_257" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_257_fu_27360_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3900" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln785_126" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln785_126_fu_27365_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3901" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_257" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_257_fu_27371_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3902" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln786_126" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln786_126_fu_27376_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3903" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln786_133" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln786_133_fu_27382_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3904" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_258" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_258_fu_27388_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3905" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_395" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_395_fu_27393_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3906" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_396" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_396_fu_27399_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3907" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_397" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_397_fu_27405_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3908" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_134" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_134_fu_27411_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3909" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln388_134" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln388_134_fu_27418_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3910" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_193" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_193_fu_27425_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4018" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="shl_ln1118_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln1118_12_fu_27433_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4019" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln1118_62" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln1118_62_fu_27441_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4020" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="shl_ln1118_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln1118_13_fu_27445_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4021" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln1118_63" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln1118_63_fu_27453_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4022" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln1118_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln1118_2_fu_27457_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="26" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4023" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="shl_ln728_120" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln728_120_fu_27463_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4024" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln728_122" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln728_122_fu_27471_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4025" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln1192_160" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln1192_160_fu_27475_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4026" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln1192_125" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln1192_125_fu_27479_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4027" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_988" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_988_fu_27485_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4028" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="trunc_ln708_124" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln708_124_fu_27493_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4029" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_989" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_989_fu_27503_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4030" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_990" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_990_fu_27511_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4031" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="zext_ln415_127" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln415_127_fu_27519_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4032" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln415_127" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln415_127_fu_27523_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4033" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_991" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_991_fu_27529_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4034" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln416_195" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln416_195_fu_27537_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4035" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln416_127" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln416_127_fu_27543_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4036" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_992" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_992_fu_27549_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4037" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_993" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_993_fu_27557_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4040" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_994" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_994_fu_27566_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4041" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln779_125" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln779_125_fu_27574_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4042" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln779_64" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln779_64_fu_27580_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4046" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln781_127" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln781_127_fu_27587_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4047" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_258" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_258_fu_27593_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4048" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln785_127" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln785_127_fu_27599_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4049" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_259" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_259_fu_27605_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4050" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln785_127" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln785_127_fu_27611_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4051" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_259" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_259_fu_27617_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4052" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln786_127" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln786_127_fu_27623_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4053" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln786_134" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln786_134_fu_27629_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4054" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_260" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_260_fu_27635_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4055" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_398" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_398_fu_27641_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4056" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_399" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_399_fu_27647_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4057" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_400" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_400_fu_27653_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4058" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_135" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_135_fu_27659_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4059" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln388_135" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln388_135_fu_27667_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4060" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_194" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_194_fu_27675_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4169" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="mul_ln1118_48" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_mul_mul_8ns_1dEe_U28" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4170" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="shl_ln728_121" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln728_121_fu_29108_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4171" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln728_123" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln728_123_fu_29115_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4172" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln1192_161" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln1192_161_fu_29119_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4173" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln1192_161" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln1192_161_fu_29122_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4174" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln1192_126" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln1192_126_fu_29127_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4175" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_995" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_995_fu_29133_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4176" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="trunc_ln708_125" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln708_125_fu_29141_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4177" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_996" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_996_fu_29151_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4178" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_997" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_997_fu_29159_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4179" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="zext_ln415_128" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln415_128_fu_29167_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4180" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln415_128" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln415_128_fu_29171_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4181" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_998" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_998_fu_29177_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4182" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln416_196" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln416_196_fu_29185_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4183" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln416_128" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln416_128_fu_29191_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4184" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_999" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_999_fu_29197_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4185" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1000" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1000_fu_29205_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4188" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1001" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1001_fu_29214_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4189" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln779_126" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln779_126_fu_29222_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4190" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln779_65" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln779_65_fu_29228_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4194" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln781_128" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln781_128_fu_29235_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4195" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_260" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_260_fu_29241_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4196" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln785_128" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln785_128_fu_29247_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4197" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_261" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_261_fu_29253_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4198" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln785_128" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln785_128_fu_29259_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4199" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_261" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_261_fu_29265_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4200" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln786_128" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln786_128_fu_29271_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4201" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln786_135" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln786_135_fu_29277_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4202" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_262" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_262_fu_29283_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4203" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_401" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_401_fu_29289_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4204" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_402" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_402_fu_29295_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4205" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_403" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_403_fu_29301_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4206" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_136" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_136_fu_29307_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4207" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln388_136" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln388_136_fu_29315_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4208" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_195" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_195_fu_29323_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4209" filename="cnn_ap_type/conv_1.cpp" linenumber="26" name="sext_ln703_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln703_4_fu_29331_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4210" filename="cnn_ap_type/conv_1.cpp" linenumber="26" name="add_ln1192_127" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln1192_127_fu_29335_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4211" filename="cnn_ap_type/conv_1.cpp" linenumber="26" name="tmp_1002" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1002_fu_29341_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4212" filename="cnn_ap_type/conv_1.cpp" linenumber="26" name="add_ln703_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln703_2_fu_29349_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4213" filename="cnn_ap_type/conv_1.cpp" linenumber="26" name="tmp_1003" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1003_fu_29355_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4214" filename="cnn_ap_type/conv_1.cpp" linenumber="26" name="xor_ln786_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln786_2_fu_29363_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4215" filename="cnn_ap_type/conv_1.cpp" linenumber="26" name="and_ln786_263" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_263_fu_29369_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4216" filename="cnn_ap_type/conv_1.cpp" linenumber="26" name="xor_ln340_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln340_12_fu_29375_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4217" filename="cnn_ap_type/conv_1.cpp" linenumber="26" name="xor_ln340_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln340_13_fu_29381_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4218" filename="cnn_ap_type/conv_1.cpp" linenumber="26" name="or_ln340_404" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_404_fu_29387_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4219" filename="cnn_ap_type/conv_1.cpp" linenumber="26" name="select_ln340_137" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_137_fu_29393_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4220" filename="cnn_ap_type/conv_1.cpp" linenumber="26" name="select_ln388_137" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln388_137_fu_29401_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4221" filename="cnn_ap_type/conv_1.cpp" linenumber="26" name="select_ln340_196" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_196_fu_29409_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4222" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="icmp_ln885_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln885_2_fu_29417_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4225" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="tmp_1004" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1004_reg_43591" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4226" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="sub_ln889_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln889_2_fu_29423_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4227" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="select_ln888_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln888_2_fu_30416_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4228" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="p_Result_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="p_Result_2_fu_30422_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4229" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="p_Result_124_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="p_Result_124_2_fu_30432_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4230" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="l_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="l_2_fu_30440_p3" latency="0" BRAM="-1" DSP="-1" FF="40" LUT="36" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4231" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="sub_ln894_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln894_2_fu_30448_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4232" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="trunc_ln894_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln894_2_fu_30454_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4233" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="add_ln894_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln894_2_fu_30458_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4234" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="tmp_1005" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1005_fu_30464_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4235" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="icmp_ln897_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln897_5_fu_30474_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4236" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="trunc_ln897_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln897_2_fu_30480_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4237" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="sub_ln897_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln897_2_fu_30484_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4238" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="zext_ln897_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln897_2_fu_30490_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4239" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="lshr_ln897_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="lshr_ln897_2_fu_30494_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="31" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4240" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="and_ln897_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln897_8_fu_30500_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4241" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="icmp_ln897_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln897_6_fu_30506_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4242" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="and_ln897_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln897_2_fu_30512_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4243" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="tmp_1006" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1006_fu_30518_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4244" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="xor_ln899_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln899_2_fu_30526_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4245" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="add_ln899_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln899_2_fu_30532_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4246" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="p_Result_112_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="p_Result_112_2_fu_30538_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4247" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="and_ln899_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln899_2_fu_30546_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4248" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="or_ln899_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln899_7_fu_30552_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4249" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="or_ln899_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln899_2_fu_30558_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4250" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="zext_ln907_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln907_2_fu_30566_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4251" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="zext_ln908_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln908_7_fu_30570_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4252" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="icmp_ln908_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln908_2_fu_30574_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4253" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="add_ln908_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln908_2_fu_30580_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4254" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="lshr_ln908_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="lshr_ln908_2_fu_30586_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="101" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4255" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="zext_ln908_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln908_12_fu_30592_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4256" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="sub_ln908_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln908_2_fu_30596_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4257" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="zext_ln908_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln908_8_fu_30602_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4258" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="shl_ln908_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln908_2_fu_30606_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="182" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4259" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="select_ln908_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln908_2_fu_30612_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4260" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="zext_ln911_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln911_2_fu_30620_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4261" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="add_ln911_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln911_2_fu_30624_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="71" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4262" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="lshr_ln912_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="lshr_ln912_2_reg_43596" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4263" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="zext_ln912_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln912_2_fu_31837_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4264" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="tmp_1007" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1007_reg_43601" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4265" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="select_ln915_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln915_2_fu_31840_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4266" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="trunc_ln893_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln893_2_fu_30648_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4267" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="sub_ln915_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln915_2_fu_31847_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4268" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="add_ln915_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln915_2_fu_31852_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4269" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="tmp_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_5_fu_31858_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4270" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="p_Result_126_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="p_Result_126_2_fu_31865_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4271" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="bitcast_ln729_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln729_2_fu_32498_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4272" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="trunc_ln924_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln924_2_reg_43611" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4273" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="icmp_ln924_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln924_5_fu_31877_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4274" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="icmp_ln924_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln924_6_fu_31883_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4275" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="or_ln924_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln924_2_fu_32780_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4276" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="tmp_71" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_dcmp_64ns_64nbkb_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4277" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="and_ln924_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln924_2_fu_32784_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4391" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln1118_65" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln1118_65_fu_19927_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4392" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sub_ln1118_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln1118_6_fu_19931_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4393" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1008" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1008_fu_19937_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4394" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="trunc_ln708_126" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln708_126_fu_19945_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4395" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln403_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln403_1_fu_19955_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4396" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1009" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1009_fu_19959_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4397" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1010" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1010_fu_19967_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4398" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="zext_ln415_129" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln415_129_fu_19975_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4399" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln415_129" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln415_129_fu_19979_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4400" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln415_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln415_1_fu_19985_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4401" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1011" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1011_fu_19989_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4402" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln416_197" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln416_197_fu_19997_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4403" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln416_129" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln416_129_fu_20003_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4404" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1012" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1012_fu_20009_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4405" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1013" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1013_fu_20017_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4411" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln781_129" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln781_129_fu_20026_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4412" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_262" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_262_fu_20032_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4413" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln785_129" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln785_129_fu_20038_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4414" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_263" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_263_fu_20044_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4415" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln785_129" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln785_129_fu_20050_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4416" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_264" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_264_fu_20056_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4417" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln786_129" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln786_129_fu_20062_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4418" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln786_136" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln786_136_fu_20068_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4419" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_265" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_265_fu_20074_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4420" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_405" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_405_fu_20080_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4421" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_406" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_406_fu_20086_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4422" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_407" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_407_fu_20092_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4423" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_138" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_138_fu_20098_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4424" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln388_138" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln388_138_fu_20106_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4425" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_197" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_197_fu_20114_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4534" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="mul_ln1118_49" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_mac_muladd_6sfYi_U9" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4535" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="shl_ln728_122" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln728_122_fu_20126_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4537" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln1192_162" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_mac_muladd_6sfYi_U9" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4538" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln1192_128" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_mac_muladd_6sfYi_U9" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4539" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1014" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1014_reg_37535" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4540" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="trunc_ln708_127" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln708_127_fu_20145_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4541" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1015" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1015_fu_20154_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4542" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1016" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1016_fu_20161_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4543" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="zext_ln415_130" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln415_130_fu_20168_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4544" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln415_130" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln415_130_fu_20172_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4545" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1017" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1017_fu_20178_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4546" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln416_198" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln416_198_fu_20186_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4547" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln416_130" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln416_130_fu_20192_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4548" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1018" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1018_reg_37553" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4549" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1019" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1019_reg_37559" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4552" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1020" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1020_fu_20213_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4553" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln779_127" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln779_127_fu_20220_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4554" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln779_66" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln779_66_fu_20226_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4558" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln781_130" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln781_130_fu_20934_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4559" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_264" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_264_fu_20938_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4560" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln785_130" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln785_130_fu_20942_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4561" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_265" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_265_fu_20947_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4562" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln785_130" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln785_130_fu_20952_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4563" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_266" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_266_fu_20958_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4564" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln786_130" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln786_130_fu_20963_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4565" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln786_137" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln786_137_fu_20969_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4566" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_267" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_267_fu_20975_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4567" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_408" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_408_fu_20980_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4568" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_409" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_409_fu_20986_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4569" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_410" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_410_fu_20992_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4570" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_139" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_139_fu_20998_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4571" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln388_139" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln388_139_fu_21005_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4572" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_198" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_198_fu_21012_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4681" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="mul_ln1118_50" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_mul_mul_8s_14cud_U6" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4682" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="shl_ln728_123" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln728_123_fu_21020_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4683" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln728_125" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln728_125_fu_21028_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4684" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln1192_163" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln1192_163_fu_21032_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4685" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln1192_162" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln1192_162_fu_21035_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4686" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln1192_129" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln1192_129_fu_21040_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4687" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1021" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1021_reg_38108" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4688" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="trunc_ln708_128" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln708_128_fu_21054_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4689" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1022" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1022_fu_21064_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4690" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1023" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1023_fu_21072_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4691" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="zext_ln415_131" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln415_131_fu_21080_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4692" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln415_131" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln415_131_fu_21084_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4693" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1024" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1024_fu_21090_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4694" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln416_199" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln416_199_fu_21098_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4695" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln416_131" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln416_131_fu_21104_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4696" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1025" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1025_reg_38126" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4697" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1026" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1026_reg_38132" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4700" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1027" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1027_fu_21126_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4701" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln779_128" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln779_128_fu_21134_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4702" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln779_67" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln779_67_fu_21140_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4706" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln781_131" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln781_131_fu_22176_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4707" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_266" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_266_fu_22180_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4708" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln785_131" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln785_131_fu_22184_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4709" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_267" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_267_fu_22189_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4710" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln785_131" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln785_131_fu_22194_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4711" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_268" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_268_fu_22200_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4712" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln786_131" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln786_131_fu_22205_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4713" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln786_138" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln786_138_fu_22211_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4714" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_269" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_269_fu_22217_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4715" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_411" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_411_fu_22222_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4716" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_412" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_412_fu_22228_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4717" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_413" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_413_fu_22234_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4718" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_140" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_140_fu_22240_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4719" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln388_140" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln388_140_fu_22247_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4720" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_199" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_199_fu_22254_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4829" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="mul_ln1118_51" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_mac_muladd_9neOg_U16" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4830" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="shl_ln728_124" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln728_124_fu_22266_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4832" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln1192_130" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_mac_muladd_9neOg_U16" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4833" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1028" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1028_reg_38977" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4834" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="trunc_ln708_129" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln708_129_fu_22285_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4835" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1029" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1029_fu_22294_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4836" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1030" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1030_fu_22301_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4837" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="zext_ln415_132" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln415_132_fu_22308_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4838" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln415_132" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln415_132_fu_22312_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4839" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1031" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1031_fu_22318_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4840" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln416_200" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln416_200_fu_22326_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4841" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln416_132" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln416_132_fu_22332_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4842" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1032" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1032_reg_38995" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4843" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1033" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1033_reg_39001" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4846" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1034" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1034_fu_22353_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4847" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln779_129" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln779_129_fu_22360_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4848" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln779_68" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln779_68_fu_22366_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4852" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln781_132" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln781_132_fu_23571_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4853" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_268" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_268_fu_23575_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4854" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln785_132" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln785_132_fu_23579_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4855" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_269" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_269_fu_23584_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4856" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln785_132" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln785_132_fu_23589_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4857" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_270" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_270_fu_23595_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4858" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln786_132" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln786_132_fu_23600_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4859" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln786_139" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln786_139_fu_23606_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4860" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_271" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_271_fu_23612_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4861" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_414" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_414_fu_23617_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4862" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_415" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_415_fu_23623_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4863" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_416" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_416_fu_23629_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4864" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_141" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_141_fu_23635_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4865" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln388_141" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln388_141_fu_23642_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4866" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_200" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_200_fu_23649_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4974" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln1118_69" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln1118_69_fu_23657_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4975" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="shl_ln1118_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln1118_14_fu_23661_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4976" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln1118_70" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln1118_70_fu_23669_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4977" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln1118_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln1118_3_fu_23673_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="26" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4978" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="shl_ln728_125" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln728_125_fu_23679_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4979" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln728_127" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln728_127_fu_23687_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4980" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln1192_164" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln1192_164_fu_23691_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4981" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln1192_131" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln1192_131_fu_23695_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4982" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1035" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1035_reg_40880" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4983" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="trunc_ln708_130" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln708_130_fu_23709_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4984" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1036" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1036_fu_23719_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4985" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1037" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1037_fu_23727_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4986" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="zext_ln415_133" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln415_133_fu_23735_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4987" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln415_133" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln415_133_fu_23739_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4988" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1038" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1038_fu_23745_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4989" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln416_201" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln416_201_fu_23753_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4990" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln416_133" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln416_133_fu_23759_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4991" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1039" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1039_reg_40898" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4992" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1040" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1040_reg_40904" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4995" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1041" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1041_fu_23781_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4996" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln779_130" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln779_130_fu_23789_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4997" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln779_69" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln779_69_fu_23795_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5001" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln781_133" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln781_133_fu_25040_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5002" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_270" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_270_fu_25044_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5003" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln785_133" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln785_133_fu_25048_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5004" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_271" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_271_fu_25053_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5005" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln785_133" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln785_133_fu_25058_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5006" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_272" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_272_fu_25064_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5007" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln786_133" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln786_133_fu_25069_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5008" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln786_140" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln786_140_fu_25075_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5009" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_273" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_273_fu_25081_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5010" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_417" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_417_fu_25086_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5011" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_418" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_418_fu_25092_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5012" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_419" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_419_fu_25098_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5013" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_142" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_142_fu_25104_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5014" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln388_142" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln388_142_fu_25111_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5015" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_201" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_201_fu_25118_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5124" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="mul_ln1118_52" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_mac_muladd_9skbM_U22" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5125" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="shl_ln728_126" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln728_126_fu_25130_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5127" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln1192_132" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_mac_muladd_9skbM_U22" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5128" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1042" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1042_reg_41658" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5129" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="trunc_ln708_131" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln708_131_fu_25149_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5130" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1043" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1043_fu_25158_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5131" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1044" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1044_fu_25165_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5132" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="zext_ln415_134" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln415_134_fu_25172_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5133" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln415_134" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln415_134_fu_25176_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5134" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1045" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1045_fu_25182_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5135" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln416_202" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln416_202_fu_25190_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5136" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln416_134" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln416_134_fu_25196_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5137" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1046" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1046_reg_41676" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5138" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1047" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1047_reg_41682" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5141" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1048" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1048_fu_25217_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5142" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln779_131" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln779_131_fu_25224_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5143" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln779_70" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln779_70_fu_25230_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5147" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln781_134" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln781_134_fu_26236_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5148" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_272" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_272_fu_26240_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5149" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln785_134" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln785_134_fu_26244_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5150" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_273" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_273_fu_26249_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5151" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln785_134" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln785_134_fu_26254_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5152" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_274" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_274_fu_26260_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5153" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln786_134" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln786_134_fu_26265_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5154" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln786_141" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln786_141_fu_26271_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5155" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_275" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_275_fu_26277_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5156" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_420" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_420_fu_26282_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5157" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_421" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_421_fu_26288_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5158" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_422" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_422_fu_26294_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5159" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_143" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_143_fu_26300_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5160" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln388_143" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln388_143_fu_26307_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5161" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_202" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_202_fu_26314_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5270" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="mul_ln1118_53" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_mac_muladd_9neOg_U30" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5271" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="shl_ln728_127" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln728_127_fu_27687_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5273" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln1192_133" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_mac_muladd_9neOg_U30" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5274" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1049" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1049_fu_27698_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5275" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="trunc_ln708_132" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln708_132_fu_27705_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5276" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1050" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1050_fu_27714_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5277" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1051" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1051_fu_27721_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5278" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="zext_ln415_135" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln415_135_fu_27728_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5279" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln415_135" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln415_135_fu_27732_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5280" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1052" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1052_fu_27738_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5281" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln416_203" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln416_203_fu_27746_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5282" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln416_135" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln416_135_fu_27752_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5283" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1053" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1053_fu_27758_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5284" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1054" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1054_fu_27766_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5287" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1055" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1055_fu_27774_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5288" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln779_132" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln779_132_fu_27781_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5289" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln779_71" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln779_71_fu_27787_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5293" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln781_135" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln781_135_fu_27794_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5294" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_274" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_274_fu_27800_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5295" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln785_135" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln785_135_fu_27806_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5296" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_275" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_275_fu_27812_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5297" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln785_135" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln785_135_fu_27818_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5298" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_276" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_276_fu_27824_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5299" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln786_135" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln786_135_fu_27830_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5300" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln786_142" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln786_142_fu_27836_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5301" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_277" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_277_fu_27842_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5302" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_423" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_423_fu_27848_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5303" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_424" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_424_fu_27854_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5304" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_425" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_425_fu_27860_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5305" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_144" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_144_fu_27866_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5306" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln388_144" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln388_144_fu_27874_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5307" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_203" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_203_fu_27882_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5416" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="mul_ln1118_54" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_mac_muladd_9neOg_U31" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5417" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="shl_ln728_128" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln728_128_fu_27894_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5419" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln1192_134" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_mac_muladd_9neOg_U31" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5420" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1056" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1056_reg_43233" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5421" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="trunc_ln708_133" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln708_133_reg_43239" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5422" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1057" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1057_fu_29429_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5423" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1058" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1058_reg_43244" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5424" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="zext_ln415_136" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln415_136_fu_29436_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5425" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln415_136" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln415_136_fu_29439_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5426" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1059" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1059_fu_29444_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5427" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln416_204" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln416_204_fu_29452_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5428" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln416_136" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln416_136_fu_29458_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5429" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1060" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1060_fu_29464_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5430" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1061" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1061_reg_43249" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5433" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1062" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1062_fu_29472_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5434" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln779_133" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln779_133_fu_29479_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5435" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln779_72" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln779_72_fu_29485_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5439" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln781_136" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln781_136_fu_29491_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5440" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_276" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_276_fu_29496_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5441" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln785_136" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln785_136_fu_29501_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5442" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_277" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_277_fu_29507_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5443" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln785_136" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln785_136_fu_29512_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5444" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_278" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_278_fu_29518_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5445" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln786_136" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln786_136_fu_29524_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5446" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln786_143" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln786_143_fu_29530_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5447" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_279" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_279_fu_29536_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5448" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_426" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_426_fu_29541_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5449" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_427" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_427_fu_29547_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5450" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_428" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_428_fu_29553_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5451" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_145" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_145_fu_29559_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5452" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln388_145" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln388_145_fu_29567_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5453" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_204" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_204_fu_29575_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5562" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="mul_ln1118_55" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_mac_muladd_6sfYi_U33" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5563" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="shl_ln728_129" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln728_129_fu_29587_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5565" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln1192_165" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_mac_muladd_6sfYi_U33" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5566" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln1192_135" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_mac_muladd_6sfYi_U33" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5567" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1063" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1063_reg_43412" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5568" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="trunc_ln708_134" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln708_134_fu_29606_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5569" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1064" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1064_fu_29615_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5570" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1065" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1065_fu_29622_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5571" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="zext_ln415_137" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln415_137_fu_29629_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5572" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln415_137" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln415_137_fu_29633_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5573" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1066" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1066_fu_29639_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5574" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln416_205" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln416_205_fu_29647_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5575" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln416_137" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln416_137_fu_29653_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5576" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1067" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1067_reg_43429" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5577" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1068" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1068_reg_43434" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5580" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1069" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1069_fu_29675_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5581" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln779_134" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln779_134_fu_29682_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5582" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln779_73" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln779_73_fu_29688_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5586" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln781_137" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln781_137_fu_29695_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5587" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_278" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_278_fu_30662_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5588" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln785_137" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln785_137_fu_30666_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5589" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_279" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_279_fu_30671_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5590" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln785_137" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln785_137_fu_30676_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5591" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_280" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_280_fu_29701_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5592" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln786_137" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln786_137_fu_30682_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5593" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln786_144" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln786_144_fu_30686_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5594" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_281" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_281_fu_30692_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5595" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_429" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_429_fu_30697_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5596" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_430" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_430_fu_30703_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5597" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_431" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_431_fu_30708_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5598" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_146" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_146_fu_30713_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5599" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln388_146" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln388_146_fu_30720_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5600" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_205" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_205_fu_30727_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5601" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="icmp_ln885_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln885_3_fu_30735_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5604" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="tmp_1070" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1070_reg_43625" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5605" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="sub_ln889_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln889_3_fu_30749_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5606" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="select_ln888_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln888_3_fu_30755_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5607" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="p_Result_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="p_Result_3_fu_30763_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5608" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="p_Result_124_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="p_Result_124_3_fu_30773_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5609" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="l_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="l_3_fu_30781_p3" latency="0" BRAM="-1" DSP="-1" FF="40" LUT="36" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5610" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="sub_ln894_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln894_3_fu_30789_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5611" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="trunc_ln894_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln894_3_fu_30795_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5612" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="add_ln894_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln894_3_fu_30799_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5613" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="tmp_1071" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1071_fu_30805_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5614" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="icmp_ln897_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln897_7_fu_30815_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5615" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="trunc_ln897_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln897_3_fu_30821_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5616" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="sub_ln897_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln897_3_fu_30825_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5617" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="zext_ln897_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln897_3_fu_30831_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5618" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="lshr_ln897_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="lshr_ln897_3_fu_30835_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="31" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5619" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="and_ln897_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln897_9_fu_30841_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5620" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="icmp_ln897_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln897_8_fu_30847_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5621" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="and_ln897_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln897_3_fu_30853_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5622" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="tmp_1072" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1072_fu_30859_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5623" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="xor_ln899_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln899_3_fu_30867_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5624" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="add_ln899_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln899_3_fu_30873_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5625" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="p_Result_112_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="p_Result_112_3_fu_30879_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5626" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="and_ln899_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln899_3_fu_30887_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5627" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="or_ln899_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln899_8_fu_30893_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5628" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="or_ln899_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln899_3_fu_30899_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5629" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="zext_ln907_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln907_3_fu_31888_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5630" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="zext_ln908_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln908_13_fu_31891_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5631" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="icmp_ln908_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln908_3_fu_30907_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5632" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="add_ln908_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln908_3_fu_31894_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5633" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="lshr_ln908_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="lshr_ln908_3_fu_31899_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="101" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5634" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="zext_ln908_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln908_14_fu_31905_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5635" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="sub_ln908_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln908_3_fu_31909_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5636" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="zext_ln908_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln908_9_fu_31914_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5637" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="shl_ln908_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln908_3_fu_31918_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="182" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5638" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="select_ln908_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln908_3_fu_31924_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5639" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="zext_ln911_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln911_3_fu_31931_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5640" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="add_ln911_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln911_3_fu_31934_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="71" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5641" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="lshr_ln912_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="lshr_ln912_3_fu_31940_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5642" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="zext_ln912_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln912_3_fu_31950_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5643" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="tmp_1073" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1073_fu_31954_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5644" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="select_ln915_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln915_3_fu_31962_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5645" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="trunc_ln893_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln893_3_fu_30913_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5646" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="sub_ln915_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln915_3_fu_31970_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5647" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="add_ln915_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln915_3_fu_31975_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5648" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="tmp_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_6_fu_31981_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5649" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="p_Result_126_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="p_Result_126_3_fu_31988_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5650" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="bitcast_ln729_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln729_3_fu_32790_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5651" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="trunc_ln924_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln924_3_fu_32000_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5652" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="icmp_ln924_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln924_7_fu_32010_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5653" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="icmp_ln924_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln924_8_fu_32016_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5654" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="or_ln924_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln924_3_fu_32804_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5655" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="tmp_72" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_dcmp_64ns_64nbkb_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5656" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="and_ln924_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln924_3_fu_32808_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5770" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="shl_ln1118_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln1118_15_fu_20232_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5771" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln1118_75" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln1118_75_fu_20240_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5772" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="shl_ln1118_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln1118_16_fu_20244_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5773" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln1118_76" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln1118_76_fu_20252_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5774" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sub_ln1118_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln1118_7_fu_20256_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="25" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5775" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1074" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1074_reg_37571" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5776" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="trunc_ln708_135" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln708_135_fu_20270_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5777" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln403_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln403_2_fu_20280_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5778" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1075" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1075_fu_20284_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5779" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1076" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1076_fu_20292_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5780" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="zext_ln415_138" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln415_138_fu_20300_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5781" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln415_138" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln415_138_fu_20304_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5782" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln415_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln415_2_fu_20310_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5783" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1077" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1077_fu_20314_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5784" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln416_206" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln416_206_fu_20322_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5785" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln416_138" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln416_138_fu_20328_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5786" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1078" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1078_reg_37589" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5787" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1079" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1079_reg_37595" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5793" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln781_138" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln781_138_fu_21146_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5794" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_280" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_280_fu_21150_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5795" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln785_138" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln785_138_fu_21154_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5796" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_281" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_281_fu_21159_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5797" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln785_138" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln785_138_fu_21164_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5798" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_282" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_282_fu_21170_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5799" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln786_138" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln786_138_fu_21175_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5800" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln786_145" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln786_145_fu_21181_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5801" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_283" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_283_fu_21187_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5802" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_432" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_432_fu_21192_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5803" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_433" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_433_fu_21198_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5804" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_434" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_434_fu_21204_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5805" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_147" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_147_fu_21210_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5806" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln388_147" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln388_147_fu_21217_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5807" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_206" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_206_fu_21224_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5916" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="mul_ln1118_56" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_mul_mul_8ns_1dEe_U10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5917" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="shl_ln728_130" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln728_130_fu_21232_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5918" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln728_132" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln728_132_fu_21240_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5919" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln1192_166" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln1192_166_fu_21244_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5920" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln1192_163" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln1192_163_fu_21247_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5921" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln1192_136" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln1192_136_fu_21252_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5922" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1080" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1080_reg_38404" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5923" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="trunc_ln708_136" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln708_136_fu_21266_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5924" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1081" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1081_fu_21276_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5925" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1082" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1082_fu_21284_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5926" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="zext_ln415_139" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln415_139_fu_21292_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5927" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln415_139" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln415_139_fu_21296_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5928" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1083" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1083_fu_21302_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5929" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln416_207" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln416_207_fu_21310_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5930" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln416_139" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln416_139_fu_21316_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5931" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1084" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1084_reg_38422" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5932" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1085" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1085_reg_38428" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5935" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1086" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1086_fu_21338_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5936" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln779_135" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln779_135_fu_21346_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5937" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln779_74" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln779_74_fu_21352_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5941" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln781_139" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln781_139_fu_22372_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5942" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_282" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_282_fu_22376_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5943" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln785_139" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln785_139_fu_22380_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5944" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_283" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_283_fu_22385_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5945" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln785_139" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln785_139_fu_22390_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5946" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_284" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_284_fu_22396_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5947" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln786_139" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln786_139_fu_22401_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5948" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln786_146" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln786_146_fu_22407_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5949" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_285" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_285_fu_22413_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5950" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_435" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_435_fu_22418_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5951" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_436" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_436_fu_22424_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5952" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_437" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_437_fu_22430_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5953" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_148" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_148_fu_22436_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5954" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln388_148" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln388_148_fu_22443_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5955" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_207" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_207_fu_22450_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6063" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="shl_ln1118_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln1118_17_fu_22458_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6064" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln1118_78" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln1118_78_fu_22466_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6065" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="shl_ln1118_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln1118_18_fu_22470_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6066" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln1118_79" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln1118_79_fu_22478_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6067" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln1118_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln1118_4_fu_22482_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="28" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6068" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="shl_ln728_131" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln728_131_fu_22488_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6069" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln728_133" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln728_133_fu_22496_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6070" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln1192_167" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln1192_167_fu_22500_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6071" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln1192_137" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln1192_137_fu_22504_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6072" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1087" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1087_reg_39148" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6073" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="trunc_ln708_137" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln708_137_fu_22518_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6074" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1088" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1088_fu_22528_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6075" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1089" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1089_fu_22536_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6076" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="zext_ln415_140" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln415_140_fu_22544_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6077" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln415_140" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln415_140_fu_22548_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6078" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1090" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1090_fu_22554_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6079" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln416_208" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln416_208_fu_22562_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6080" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln416_140" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln416_140_fu_22568_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6081" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1091" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1091_reg_39166" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6082" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1092" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1092_reg_39172" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6085" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1093" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1093_fu_22590_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6086" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln779_136" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln779_136_fu_22598_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6087" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln779_75" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln779_75_fu_22604_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6091" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln781_140" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln781_140_fu_23801_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6092" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_284" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_284_fu_23805_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6093" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln785_140" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln785_140_fu_23809_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6094" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_285" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_285_fu_23814_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6095" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln785_140" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln785_140_fu_23819_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6096" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_286" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_286_fu_23825_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6097" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln786_140" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln786_140_fu_23830_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6098" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln786_147" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln786_147_fu_23836_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6099" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_287" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_287_fu_23842_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6100" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_438" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_438_fu_23847_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6101" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_439" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_439_fu_23853_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6102" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_440" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_440_fu_23859_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6103" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_149" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_149_fu_23865_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6104" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln388_149" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln388_149_fu_23872_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6105" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_208" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_208_fu_23879_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6214" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="mul_ln1118_57" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_mac_muladd_9skbM_U18" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6215" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="shl_ln728_132" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln728_132_fu_23891_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6217" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln1192_138" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_mac_muladd_9skbM_U18" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6218" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1094" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1094_reg_41046" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6219" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="trunc_ln708_138" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln708_138_fu_23910_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6220" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1095" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1095_fu_23919_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6221" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1096" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1096_fu_23926_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6222" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="zext_ln415_141" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln415_141_fu_23933_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6223" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln415_141" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln415_141_fu_23937_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6224" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1097" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1097_fu_23943_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6225" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln416_209" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln416_209_fu_23951_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6226" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln416_141" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln416_141_fu_23957_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6227" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1098" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1098_reg_41063" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6228" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1099" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1099_reg_41068" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6231" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1100" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1100_fu_23979_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6232" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln779_137" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln779_137_fu_23986_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6233" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln779_76" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln779_76_fu_23992_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6237" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln781_141" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln781_141_fu_23999_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6238" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_286" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_286_fu_25236_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6239" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln785_141" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln785_141_fu_25240_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6240" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_287" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_287_fu_25245_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6241" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln785_141" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln785_141_fu_25250_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6242" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_288" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_288_fu_24005_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6243" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln786_141" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln786_141_fu_25256_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6244" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln786_148" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln786_148_fu_25260_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6245" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_289" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_289_fu_25266_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6246" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_441" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_441_fu_25271_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6247" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_442" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_442_fu_25277_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6248" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_443" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_443_fu_25282_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6249" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_150" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_150_fu_25287_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6250" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln388_150" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln388_150_fu_25294_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6251" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_209" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_209_fu_25301_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6359" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln1118_81" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln1118_81_fu_25309_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6360" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="shl_ln1118_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln1118_19_fu_25313_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6361" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln1118_82" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln1118_82_fu_25321_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6362" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sub_ln1118_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln1118_8_fu_25325_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="26" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6363" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="shl_ln728_133" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln728_133_fu_25331_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6364" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln728_135" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln728_135_fu_25339_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6365" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln1192_168" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln1192_168_fu_25343_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6366" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln1192_139" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln1192_139_fu_25347_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6367" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1101" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1101_fu_25353_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6368" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="trunc_ln708_139" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln708_139_fu_25361_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6369" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1102" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1102_fu_25371_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6370" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1103" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1103_fu_25379_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6371" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="zext_ln415_142" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln415_142_fu_25387_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6372" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln415_142" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln415_142_fu_25391_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6373" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1104" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1104_fu_25397_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6374" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln416_210" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln416_210_fu_25405_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6375" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln416_142" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln416_142_fu_25411_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6376" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1105" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1105_fu_25417_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6377" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1106" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1106_fu_25425_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6380" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1107" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1107_fu_25434_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6381" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln779_138" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln779_138_fu_25442_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6382" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln779_77" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln779_77_fu_25448_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6386" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln781_142" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln781_142_fu_25455_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6387" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_288" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_288_fu_25461_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6388" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln785_142" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln785_142_fu_25467_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6389" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_289" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_289_fu_25473_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6390" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln785_142" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln785_142_fu_25479_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6391" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_290" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_290_fu_25485_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6392" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln786_142" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln786_142_fu_25491_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6393" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln786_149" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln786_149_fu_25497_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6394" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_291" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_291_fu_25503_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6395" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_444" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_444_fu_25509_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6396" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_445" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_445_fu_25515_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6397" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_446" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_446_fu_25521_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6398" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_151" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_151_fu_25527_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6399" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln388_151" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln388_151_fu_25535_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6400" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_210" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_210_fu_25543_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6509" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="mul_ln1118_58" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_mac_muladd_20jbC_U23" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6510" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="shl_ln728_134" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln728_134_fu_25555_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6512" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln1192_169" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_mac_muladd_20jbC_U23" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6513" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln1192_140" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_mac_muladd_20jbC_U23" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6514" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1108" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1108_reg_41964" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6515" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="trunc_ln708_140" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln708_140_reg_41970" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6516" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1109" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1109_fu_26322_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6517" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1110" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1110_reg_41975" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6518" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="zext_ln415_143" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln415_143_fu_26329_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6519" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln415_143" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln415_143_fu_26332_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6520" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1111" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1111_fu_26337_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6521" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln416_211" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln416_211_fu_26345_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6522" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln416_143" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln416_143_fu_26351_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6523" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1112" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1112_reg_42479" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6524" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1113" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1113_reg_41980" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6527" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1114" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1114_fu_26365_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6528" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln779_139" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln779_139_fu_26372_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6529" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln779_78" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln779_78_fu_26378_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6533" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln781_143" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln781_143_fu_27936_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6534" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_290" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_290_fu_27940_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6535" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln785_143" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln785_143_fu_27944_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6536" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_291" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_291_fu_27949_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6537" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln785_143" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln785_143_fu_27954_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6538" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_292" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_292_fu_27960_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6539" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln786_143" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln786_143_fu_27965_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6540" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln786_150" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln786_150_fu_27971_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6541" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_293" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_293_fu_27977_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6542" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_447" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_447_fu_27982_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6543" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_448" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_448_fu_27988_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6544" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_449" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_449_fu_27994_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6545" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_152" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_152_fu_28000_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6546" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln388_152" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln388_152_fu_28007_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6547" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_211" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_211_fu_28014_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6655" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="shl_ln1118_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln1118_20_fu_28022_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6656" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln1118_84" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln1118_84_fu_28030_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6657" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="shl_ln1118_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln1118_21_fu_28034_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6658" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln1118_85" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln1118_85_fu_28042_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6659" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sub_ln1118_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln1118_9_fu_28046_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6660" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="shl_ln728_135" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln728_135_fu_28052_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6661" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln728_137" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln728_137_fu_28060_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6662" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln1192_170" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln1192_170_fu_28064_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6663" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln1192_164" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln1192_164_fu_28068_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6664" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln1192_141" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln1192_141_fu_28074_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6665" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1115" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1115_reg_43262" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6666" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="trunc_ln708_141" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln708_141_fu_28088_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6667" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1116" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1116_fu_28098_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6668" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1117" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1117_fu_28106_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6669" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="zext_ln415_144" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln415_144_fu_28114_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6670" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln415_144" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln415_144_fu_28118_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6671" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1118" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1118_fu_28124_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6672" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln416_212" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln416_212_fu_28132_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6673" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln416_144" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln416_144_fu_28138_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6674" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1119" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1119_reg_43280" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6675" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1120" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1120_reg_43286" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6678" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1121" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1121_fu_28160_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6679" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln779_140" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln779_140_fu_28168_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6680" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln779_79" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln779_79_fu_28174_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6684" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln781_144" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln781_144_fu_29707_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6685" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_292" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_292_fu_29711_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6686" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln785_144" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln785_144_fu_29715_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6687" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_293" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_293_fu_29720_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6688" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln785_144" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln785_144_fu_29725_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6689" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_294" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_294_fu_29731_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6690" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln786_144" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln786_144_fu_29736_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6691" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln786_151" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln786_151_fu_29742_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6692" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_295" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_295_fu_29748_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6693" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_450" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_450_fu_29753_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6694" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_451" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_451_fu_29759_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6695" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_452" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_452_fu_29765_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6696" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_153" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_153_fu_29771_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6697" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln388_153" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln388_153_fu_29778_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6698" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_212" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_212_fu_29785_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6807" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="mul_ln1118_59" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_mac_muladd_9skbM_U34" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6808" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="shl_ln728_136" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln728_136_fu_29797_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6810" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln1192_142" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_mac_muladd_9skbM_U34" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6811" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1122" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1122_reg_43451" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6812" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="trunc_ln708_142" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln708_142_fu_29816_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6813" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1123" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1123_fu_29825_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6814" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1124" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1124_fu_29832_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6815" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="zext_ln415_145" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln415_145_fu_29839_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6816" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln415_145" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln415_145_fu_29843_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6817" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1125" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1125_fu_29849_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6818" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln416_213" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln416_213_fu_29857_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6819" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln416_145" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln416_145_fu_29863_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6820" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1126" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1126_reg_43469" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6821" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1127" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1127_reg_43475" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6824" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1128" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1128_fu_29884_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6825" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln779_141" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln779_141_fu_29891_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6826" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln779_80" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln779_80_fu_29897_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6830" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln781_145" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln781_145_fu_30917_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6831" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_294" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_294_fu_30921_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6832" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln785_145" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln785_145_fu_30925_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6833" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_295" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_295_fu_30930_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6834" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln785_145" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln785_145_fu_30935_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6835" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_296" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_296_fu_30941_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6836" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln786_145" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln786_145_fu_30946_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6837" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln786_152" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln786_152_fu_30952_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6838" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_297" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_297_fu_30958_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6839" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_453" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_453_fu_30963_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6840" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_454" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_454_fu_30969_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6841" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_455" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_455_fu_30975_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6842" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_154" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_154_fu_30981_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6843" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln388_154" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln388_154_fu_30988_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6844" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_213" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_213_fu_30995_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6953" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="mul_ln1118_60" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_mac_muladd_9skbM_U35" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6954" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="shl_ln728_137" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln728_137_fu_31007_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6956" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln1192_143" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_mac_muladd_9skbM_U35" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6957" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1129" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1129_fu_31019_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6958" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="trunc_ln708_143" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln708_143_fu_31026_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6959" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1130" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1130_fu_31035_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6960" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1131" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1131_fu_31042_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6961" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="zext_ln415_146" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln415_146_fu_31049_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6962" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln415_146" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln415_146_fu_31053_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6963" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1132" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1132_fu_31059_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6964" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln416_214" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln416_214_fu_31067_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6965" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln416_146" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln416_146_fu_31073_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6966" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1133" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1133_fu_31079_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6967" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1134" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1134_fu_31087_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6970" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1135" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1135_fu_31095_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6971" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln779_142" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln779_142_fu_31102_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6972" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln779_81" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln779_81_fu_31108_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6976" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln781_146" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln781_146_fu_31115_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6977" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_296" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_296_fu_31121_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6978" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln785_146" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln785_146_fu_31127_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6979" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_297" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_297_fu_31133_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6980" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln785_146" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln785_146_fu_31139_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6981" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_298" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_298_fu_31145_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6982" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln786_146" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln786_146_fu_31151_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6983" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln786_153" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln786_153_fu_31157_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6984" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_299" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_299_fu_31163_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6985" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_456" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_456_fu_31169_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6986" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_457" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_457_fu_31175_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6987" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_458" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_458_fu_31181_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6988" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_155" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_155_fu_31187_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6989" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln388_155" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln388_155_fu_31195_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6990" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_214" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_214_fu_31203_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6991" filename="cnn_ap_type/conv_1.cpp" linenumber="26" name="sext_ln703_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln703_5_fu_31211_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6992" filename="cnn_ap_type/conv_1.cpp" linenumber="26" name="add_ln1192_144" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln1192_144_fu_31215_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6993" filename="cnn_ap_type/conv_1.cpp" linenumber="26" name="tmp_1136" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1136_reg_43661" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6994" filename="cnn_ap_type/conv_1.cpp" linenumber="26" name="add_ln703_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln703_3_fu_31229_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6995" filename="cnn_ap_type/conv_1.cpp" linenumber="26" name="tmp_1137" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1137_reg_43674" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6996" filename="cnn_ap_type/conv_1.cpp" linenumber="26" name="xor_ln786_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln786_4_fu_32022_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6997" filename="cnn_ap_type/conv_1.cpp" linenumber="26" name="and_ln786_300" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_300_fu_32027_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6998" filename="cnn_ap_type/conv_1.cpp" linenumber="26" name="xor_ln340_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln340_14_fu_32032_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="6999" filename="cnn_ap_type/conv_1.cpp" linenumber="26" name="xor_ln340_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln340_15_fu_32036_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7000" filename="cnn_ap_type/conv_1.cpp" linenumber="26" name="or_ln340_459" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_459_fu_32041_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7001" filename="cnn_ap_type/conv_1.cpp" linenumber="26" name="select_ln340_156" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_156_fu_32046_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7002" filename="cnn_ap_type/conv_1.cpp" linenumber="26" name="select_ln388_156" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln388_156_fu_32053_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7003" filename="cnn_ap_type/conv_1.cpp" linenumber="26" name="select_ln340_215" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_215_fu_32060_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7004" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="icmp_ln885_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln885_4_fu_32068_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7007" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="tmp_1138" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1138_reg_43772" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7008" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="sub_ln889_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln889_4_fu_32082_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7009" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="select_ln888_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln888_4_fu_32088_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7010" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="p_Result_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="p_Result_4_fu_32096_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7011" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="p_Result_124_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="p_Result_124_4_fu_32106_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7012" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="l_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="l_4_fu_32114_p3" latency="0" BRAM="-1" DSP="-1" FF="40" LUT="36" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7013" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="sub_ln894_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln894_4_fu_32122_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7014" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="trunc_ln894_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln894_4_fu_32128_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7015" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="add_ln894_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln894_4_fu_32132_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7016" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="tmp_1139" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1139_fu_32138_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7017" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="icmp_ln897_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln897_9_fu_32148_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7018" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="trunc_ln897_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln897_4_fu_32154_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7019" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="sub_ln897_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln897_4_fu_32158_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7020" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="zext_ln897_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln897_4_fu_32164_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7021" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="lshr_ln897_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="lshr_ln897_4_fu_32168_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="31" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7022" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="and_ln897_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln897_10_fu_32174_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7023" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="icmp_ln897_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln897_10_fu_32180_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7024" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="and_ln897_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln897_4_fu_32186_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7025" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="tmp_1140" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1140_fu_32192_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7026" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="xor_ln899_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln899_4_fu_32200_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7027" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="add_ln899_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln899_4_fu_32206_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7028" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="p_Result_112_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="p_Result_112_4_fu_32212_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7029" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="and_ln899_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln899_4_fu_32220_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7030" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="or_ln899_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln899_9_fu_32226_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7031" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="or_ln899_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln899_4_fu_32232_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7032" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="zext_ln907_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln907_4_fu_32502_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7033" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="zext_ln908_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln908_15_fu_32505_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7034" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="icmp_ln908_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln908_4_fu_32240_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7035" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="add_ln908_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln908_4_fu_32508_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7036" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="lshr_ln908_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="lshr_ln908_4_fu_32513_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="101" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7037" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="zext_ln908_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln908_16_fu_32519_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7038" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="sub_ln908_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln908_4_fu_32523_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7039" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="zext_ln908_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln908_10_fu_32528_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7040" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="shl_ln908_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln908_4_fu_32532_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="182" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7041" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="select_ln908_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln908_4_fu_32538_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7042" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="zext_ln911_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln911_4_fu_32545_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7043" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="add_ln911_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln911_4_fu_32548_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="71" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7044" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="lshr_ln912_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="lshr_ln912_4_fu_32554_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7045" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="zext_ln912_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln912_4_fu_32564_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7046" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="tmp_1141" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1141_fu_32568_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7047" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="select_ln915_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln915_4_fu_32576_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7048" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="trunc_ln893_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln893_4_fu_32246_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7049" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="sub_ln915_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln915_4_fu_32584_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7050" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="add_ln915_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln915_4_fu_32589_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7051" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="tmp_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_7_fu_32595_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7052" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="p_Result_126_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="p_Result_126_4_fu_32602_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7053" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="bitcast_ln729_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln729_4_fu_32814_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7054" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="trunc_ln924_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln924_4_fu_32614_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7055" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="icmp_ln924_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln924_9_fu_32624_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7056" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="icmp_ln924_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln924_10_fu_32630_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7057" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="or_ln924_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln924_4_fu_32838_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7058" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="tmp_73" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_dcmp_64ns_64nbkb_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7059" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="and_ln924_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln924_4_fu_32842_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7174" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="mul_ln1118_61" contextFuncName="conv_1" moduleName="conv_1" rtlName="mul_ln1118_61_fu_21362_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="6" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7175" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1142" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1142_reg_38570" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7176" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="trunc_ln708_144" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln708_144_fu_21376_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7177" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln403_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln403_3_fu_21386_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7178" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1143" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1143_fu_21390_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7179" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1144" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1144_fu_21398_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7180" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="zext_ln415_147" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln415_147_fu_21406_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7181" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln415_147" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln415_147_fu_21410_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7182" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln415_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln415_3_fu_21416_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7183" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1145" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1145_fu_21420_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7184" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln416_215" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln416_215_fu_21428_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7185" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln416_147" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln416_147_fu_21434_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7186" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1146" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1146_reg_38588" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7187" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1147" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1147_reg_38594" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7190" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1148" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1148_fu_21456_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7191" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln779_143" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln779_143_fu_21464_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7192" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln779_82" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln779_82_fu_21470_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7196" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln781_147" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln781_147_fu_22610_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7197" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_298" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_298_fu_22614_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7198" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln785_147" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln785_147_fu_22618_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7199" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_299" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_299_fu_22623_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7200" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln785_147" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln785_147_fu_22628_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7201" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_301" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_301_fu_22634_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7202" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln786_147" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln786_147_fu_22639_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7203" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln786_154" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln786_154_fu_22645_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7204" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_302" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_302_fu_22651_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7205" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_460" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_460_fu_22656_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7206" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_461" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_461_fu_22662_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7207" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_462" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_462_fu_22668_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7208" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_157" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_157_fu_22674_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7209" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln388_157" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln388_157_fu_22681_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7210" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_216" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_216_fu_22688_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7318" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="shl_ln1118_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln1118_22_fu_22696_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7319" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln1118_89" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln1118_89_fu_22704_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7320" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="shl_ln1118_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln1118_23_fu_22708_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7321" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln1118_90" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln1118_90_fu_22716_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7322" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln1118_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln1118_5_fu_22720_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="28" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7323" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="shl_ln728_138" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln728_138_fu_22726_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7324" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln728_140" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln728_140_fu_22734_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7325" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln1192_171" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln1192_171_fu_22738_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7326" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln1192_145" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln1192_145_fu_22742_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7327" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1149" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1149_fu_22748_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7328" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="trunc_ln708_145" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln708_145_fu_22756_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7329" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1150" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1150_fu_22766_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7330" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1151" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1151_fu_22774_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7331" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="zext_ln415_148" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln415_148_fu_22782_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7332" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln415_148" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln415_148_fu_22786_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7333" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1152" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1152_fu_22792_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7334" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln416_216" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln416_216_fu_22800_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7335" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln416_148" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln416_148_fu_22806_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7336" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1153" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1153_fu_22812_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7337" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1154" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1154_fu_22820_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7340" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1155" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1155_fu_22829_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7341" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln779_144" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln779_144_fu_22837_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7342" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln779_83" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln779_83_fu_22843_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7346" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln781_148" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln781_148_fu_22850_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7347" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_300" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_300_fu_22856_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7348" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln785_148" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln785_148_fu_22862_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7349" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_301" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_301_fu_22868_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7350" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln785_148" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln785_148_fu_22874_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7351" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_303" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_303_fu_22880_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7352" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln786_148" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln786_148_fu_22886_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7353" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln786_155" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln786_155_fu_22892_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7354" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_304" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_304_fu_22898_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7355" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_463" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_463_fu_22904_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7356" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_464" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_464_fu_22910_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7357" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_465" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_465_fu_22916_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7358" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_158" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_158_fu_22922_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7359" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln388_158" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln388_158_fu_22930_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7360" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_217" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_217_fu_22938_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7468" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="shl_ln1118_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln1118_24_fu_22946_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7469" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln1118_91" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln1118_91_fu_22954_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7470" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="shl_ln1118_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln1118_25_fu_22958_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7471" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln1118_92" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln1118_92_fu_22966_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7472" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sub_ln1118_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln1118_10_fu_22970_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7473" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="shl_ln728_139" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln728_139_fu_24011_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7474" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln728_141" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln728_141_fu_24018_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7475" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln1192_172" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln1192_172_fu_24022_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7476" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln1192_165" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln1192_165_fu_24025_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7477" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln1192_146" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln1192_146_fu_24030_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7478" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1156" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1156_fu_24036_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7479" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="trunc_ln708_146" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln708_146_fu_24044_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7480" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1157" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1157_fu_24054_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7481" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1158" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1158_fu_24062_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7482" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="zext_ln415_149" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln415_149_fu_24070_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7483" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln415_149" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln415_149_fu_24074_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7484" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1159" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1159_fu_24080_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7485" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln416_217" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln416_217_fu_24088_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7486" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln416_149" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln416_149_fu_24094_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7487" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1160" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1160_fu_24100_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7488" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1161" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1161_fu_24108_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7491" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1162" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1162_fu_24117_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7492" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln779_145" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln779_145_fu_24125_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7493" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln779_84" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln779_84_fu_24131_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7497" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln781_149" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln781_149_fu_24138_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7498" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_302" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_302_fu_24144_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7499" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln785_149" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln785_149_fu_24150_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7500" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_303" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_303_fu_24156_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7501" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln785_149" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln785_149_fu_24162_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7502" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_305" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_305_fu_24168_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7503" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln786_149" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln786_149_fu_24174_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7504" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln786_156" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln786_156_fu_24180_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7505" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_306" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_306_fu_24186_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7506" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_466" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_466_fu_24192_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7507" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_467" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_467_fu_24198_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7508" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_468" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_468_fu_24204_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7509" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_159" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_159_fu_24210_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7510" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln388_159" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln388_159_fu_24218_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7511" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_218" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_218_fu_24226_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7620" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="mul_ln1118_62" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_mac_muladd_9skbM_U19" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7621" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="shl_ln728_140" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln728_140_fu_24238_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7623" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln1192_147" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_mac_muladd_9skbM_U19" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7624" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1163" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1163_reg_41094" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7625" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="trunc_ln708_147" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln708_147_fu_24257_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7626" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1164" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1164_fu_24266_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7627" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1165" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1165_fu_24273_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7628" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="zext_ln415_150" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln415_150_fu_24280_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7629" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln415_150" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln415_150_fu_24284_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7630" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1166" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1166_fu_24290_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7631" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln416_218" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln416_218_fu_24298_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7632" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln416_150" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln416_150_fu_24304_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7633" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1167" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1167_reg_41112" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7634" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1168" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1168_reg_41118" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7637" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1169" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1169_fu_24325_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7638" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln779_146" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln779_146_fu_24332_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7639" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln779_85" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln779_85_fu_24338_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7643" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln781_150" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln781_150_fu_26383_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7644" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_304" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_304_fu_26387_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7645" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln785_150" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln785_150_fu_26391_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7646" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_305" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_305_fu_26396_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7647" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln785_150" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln785_150_fu_26401_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7648" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_307" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_307_fu_26407_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7649" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln786_150" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln786_150_fu_26412_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7650" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln786_157" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln786_157_fu_26418_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7651" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_308" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_308_fu_26424_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7652" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_469" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_469_fu_26429_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7653" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_470" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_470_fu_26435_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7654" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_471" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_471_fu_26441_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7655" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_160" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_160_fu_26447_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7656" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln388_160" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln388_160_fu_26454_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7657" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_219" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_219_fu_26461_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7766" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="mul_ln1118_63" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_mul_mul_8s_14cud_U20" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7767" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="shl_ln728_141" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln728_141_fu_26469_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7768" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln728_143" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln728_143_fu_26477_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7769" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln1192_173" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln1192_173_fu_26481_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7770" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln1192_166" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln1192_166_fu_26484_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7771" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln1192_148" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln1192_148_fu_26489_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7772" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1170" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1170_fu_26495_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7773" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="trunc_ln708_148" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln708_148_fu_26503_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7774" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1171" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1171_fu_26513_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7775" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1172" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1172_fu_26521_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7776" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="zext_ln415_151" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln415_151_fu_26529_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7777" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln415_151" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln415_151_fu_26533_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7778" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1173" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1173_fu_26539_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7779" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln416_219" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln416_219_fu_26547_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7780" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln416_151" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln416_151_fu_26553_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7781" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1174" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1174_fu_26559_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7782" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1175" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1175_fu_26567_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7785" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1176" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1176_fu_26576_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7786" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln779_147" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln779_147_fu_26584_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7787" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln779_86" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln779_86_fu_26590_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7791" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln781_151" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln781_151_fu_26597_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7792" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_306" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_306_fu_26603_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7793" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln785_151" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln785_151_fu_26609_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7794" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_307" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_307_fu_26615_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7795" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln785_151" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln785_151_fu_26621_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7796" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_309" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_309_fu_26627_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7797" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln786_151" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln786_151_fu_26633_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7798" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln786_158" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln786_158_fu_26639_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7799" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_310" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_310_fu_26645_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7800" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_472" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_472_fu_26651_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7801" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_473" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_473_fu_26657_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7802" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_474" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_474_fu_26663_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7803" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_161" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_161_fu_26669_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7804" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln388_161" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln388_161_fu_26677_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7805" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_220" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_220_fu_26685_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7914" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="mul_ln1118_64" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_mul_mul_8ns_1dEe_U24" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7915" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="shl_ln728_142" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln728_142_fu_28180_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7916" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln728_144" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln728_144_fu_28187_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7917" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln1192_174" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln1192_174_fu_28191_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7918" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln1192_167" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln1192_167_fu_28194_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7919" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln1192_149" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln1192_149_fu_28199_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7920" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1177" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1177_fu_28205_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7921" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="trunc_ln708_149" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln708_149_fu_28213_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7922" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1178" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1178_fu_28223_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7923" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1179" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1179_fu_28231_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7924" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="zext_ln415_152" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln415_152_fu_28239_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7925" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln415_152" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln415_152_fu_28243_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7926" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1180" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1180_fu_28249_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7927" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln416_220" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln416_220_fu_28257_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7928" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln416_152" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln416_152_fu_28263_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7929" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1181" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1181_fu_28269_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7930" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1182" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1182_fu_28277_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7933" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1183" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1183_fu_28286_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7934" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln779_148" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln779_148_fu_28294_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7935" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln779_87" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln779_87_fu_28300_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7939" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln781_152" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln781_152_fu_28307_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7940" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_308" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_308_fu_28313_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7941" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln785_152" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln785_152_fu_28319_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7942" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_309" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_309_fu_28325_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7943" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln785_152" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln785_152_fu_28331_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7944" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_311" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_311_fu_28337_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7945" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln786_152" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln786_152_fu_28343_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7946" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln786_159" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln786_159_fu_28349_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7947" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_312" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_312_fu_28355_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7948" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_475" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_475_fu_28361_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7949" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_476" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_476_fu_28367_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7950" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_477" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_477_fu_28373_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7951" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_162" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_162_fu_28379_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7952" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln388_162" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln388_162_fu_28387_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="7953" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_221" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_221_fu_28395_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8062" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="mul_ln1118_65" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_mac_muladd_9skbM_U32" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8063" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="shl_ln728_143" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln728_143_fu_28407_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8065" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln1192_150" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_mac_muladd_9skbM_U32" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8066" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1184" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1184_reg_43307" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8067" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="trunc_ln708_150" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln708_150_fu_28426_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8068" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1185" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1185_fu_28435_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8069" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1186" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1186_fu_28442_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8070" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="zext_ln415_153" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln415_153_fu_28449_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8071" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln415_153" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln415_153_fu_28453_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8072" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1187" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1187_fu_28459_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8073" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln416_221" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln416_221_fu_28467_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8074" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln416_153" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln416_153_fu_28473_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8075" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1188" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1188_reg_43325" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8076" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1189" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1189_reg_43331" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8079" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1190" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1190_fu_28494_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8080" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln779_149" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln779_149_fu_28501_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8081" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln779_88" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln779_88_fu_28507_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8085" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln781_153" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln781_153_fu_29903_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8086" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_310" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_310_fu_29907_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8087" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln785_153" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln785_153_fu_29911_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8088" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_311" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_311_fu_29916_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8089" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln785_153" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln785_153_fu_29921_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8090" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_313" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_313_fu_29927_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8091" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln786_153" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln786_153_fu_29932_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8092" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln786_160" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln786_160_fu_29938_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8093" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_314" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_314_fu_29944_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8094" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_478" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_478_fu_29949_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8095" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_479" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_479_fu_29955_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8096" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_480" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_480_fu_29961_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8097" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_163" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_163_fu_29967_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8098" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln388_163" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln388_163_fu_29974_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8099" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_222" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_222_fu_29981_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8207" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="shl_ln1118_26" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln1118_26_fu_29989_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8208" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln1118_97" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln1118_97_fu_29997_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8209" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sub_ln1118_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln1118_11_fu_30001_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8210" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="shl_ln1118_27" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln1118_27_fu_30007_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8211" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln1118_98" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln1118_98_fu_30015_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8212" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sub_ln1118_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln1118_12_fu_30019_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8213" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="shl_ln728_144" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln728_144_fu_30025_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8214" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln728_146" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln728_146_fu_30033_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8215" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln1192_175" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln1192_175_fu_30037_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8216" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln1192_151" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln1192_151_fu_30041_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8217" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1191" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1191_reg_43487" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8218" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="trunc_ln708_151" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln708_151_fu_30055_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8219" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1192" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1192_fu_30065_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8220" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1193" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1193_fu_30073_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8221" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="zext_ln415_154" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln415_154_fu_30081_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8222" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln415_154" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln415_154_fu_30085_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8223" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1194" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1194_fu_30091_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8224" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln416_222" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln416_222_fu_30099_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8225" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln416_154" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln416_154_fu_30105_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8226" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1195" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1195_reg_43505" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8227" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1196" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1196_reg_43511" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8230" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1197" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1197_fu_30127_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8231" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln779_150" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln779_150_fu_30135_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8232" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln779_89" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln779_89_fu_30141_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8236" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln781_154" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln781_154_fu_31243_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8237" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_312" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_312_fu_31247_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8238" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln785_154" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln785_154_fu_31251_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8239" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_313" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_313_fu_31256_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8240" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln785_154" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln785_154_fu_31261_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8241" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_315" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_315_fu_31267_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8242" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln786_154" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln786_154_fu_31272_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8243" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln786_161" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln786_161_fu_31278_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8244" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_316" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_316_fu_31284_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8245" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_481" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_481_fu_31289_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8246" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_482" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_482_fu_31295_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8247" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_483" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_483_fu_31301_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8248" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_164" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_164_fu_31307_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8249" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln388_164" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln388_164_fu_31314_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8250" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_223" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_223_fu_31321_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8358" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln1118_99" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln1118_99_fu_31329_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8359" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="shl_ln1118_28" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln1118_28_fu_31333_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8360" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln1118_100" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln1118_100_fu_31341_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8361" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln1118_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln1118_6_fu_31345_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="28" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8362" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="shl_ln728_145" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln728_145_fu_31351_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8363" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln728_147" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln728_147_fu_31359_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8364" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="sext_ln1192_176" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln1192_176_fu_31363_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8365" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln1192_152" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln1192_152_fu_31367_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8366" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1198" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1198_fu_31373_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8367" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="trunc_ln708_152" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln708_152_fu_31381_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8368" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1199" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1199_fu_31391_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8369" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1200" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1200_fu_31399_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8370" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="zext_ln415_155" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln415_155_fu_31407_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8371" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="add_ln415_155" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln415_155_fu_31411_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8372" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1201" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1201_fu_31417_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8373" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln416_223" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln416_223_fu_31425_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8374" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln416_155" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln416_155_fu_31431_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8375" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1202" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1202_fu_31437_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8376" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1203" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1203_fu_31445_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8379" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="tmp_1204" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1204_fu_31454_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8380" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln779_151" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln779_151_fu_31462_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8381" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln779_90" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln779_90_fu_31468_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8385" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln781_155" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln781_155_fu_31475_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8386" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_314" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_314_fu_31481_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8387" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln785_155" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln785_155_fu_31487_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8388" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln785_315" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln785_315_fu_31493_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8389" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln785_155" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln785_155_fu_31499_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8390" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_317" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_317_fu_31505_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8391" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln786_155" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln786_155_fu_31511_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8392" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="xor_ln786_162" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln786_162_fu_31517_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8393" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="and_ln786_318" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_318_fu_31523_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8394" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_484" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_484_fu_31529_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8395" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_485" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_485_fu_31535_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8396" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="or_ln340_486" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_486_fu_31541_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8397" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_165" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_165_fu_31547_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8398" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln388_165" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln388_165_fu_31555_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8399" filename="cnn_ap_type/conv_1.cpp" linenumber="23" name="select_ln340_224" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_224_fu_31563_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8400" filename="cnn_ap_type/conv_1.cpp" linenumber="26" name="sext_ln703_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln703_6_fu_31571_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8401" filename="cnn_ap_type/conv_1.cpp" linenumber="26" name="add_ln1192_153" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln1192_153_fu_31575_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8402" filename="cnn_ap_type/conv_1.cpp" linenumber="26" name="tmp_1205" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1205_reg_43685" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8403" filename="cnn_ap_type/conv_1.cpp" linenumber="26" name="add_ln703_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln703_4_fu_31589_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8404" filename="cnn_ap_type/conv_1.cpp" linenumber="26" name="tmp_1206" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1206_reg_43698" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8405" filename="cnn_ap_type/conv_1.cpp" linenumber="26" name="xor_ln786_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln786_5_fu_32250_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8406" filename="cnn_ap_type/conv_1.cpp" linenumber="26" name="and_ln786_319" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln786_319_fu_32255_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8407" filename="cnn_ap_type/conv_1.cpp" linenumber="26" name="xor_ln340_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln340_16_fu_32260_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8408" filename="cnn_ap_type/conv_1.cpp" linenumber="26" name="xor_ln340_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln340_17_fu_32264_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8409" filename="cnn_ap_type/conv_1.cpp" linenumber="26" name="or_ln340_487" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln340_487_fu_32269_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8410" filename="cnn_ap_type/conv_1.cpp" linenumber="26" name="select_ln340_166" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_166_fu_32274_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8411" filename="cnn_ap_type/conv_1.cpp" linenumber="26" name="select_ln388_166" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln388_166_fu_32281_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8412" filename="cnn_ap_type/conv_1.cpp" linenumber="26" name="select_ln340_225" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln340_225_fu_32288_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8413" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="icmp_ln885_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln885_5_fu_32296_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8416" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="tmp_1207" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1207_reg_43813" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8417" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="sub_ln889_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln889_5_fu_32310_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8418" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="select_ln888_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln888_5_fu_32316_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8419" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="p_Result_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="p_Result_5_fu_32324_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8420" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="p_Result_124_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="p_Result_124_5_fu_32334_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8421" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="l_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="l_5_fu_32342_p3" latency="0" BRAM="-1" DSP="-1" FF="40" LUT="36" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8422" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="sub_ln894_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln894_5_fu_32350_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8423" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="trunc_ln894_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln894_5_fu_32356_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8424" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="add_ln894_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln894_5_fu_32360_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8425" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="tmp_1208" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1208_fu_32366_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8426" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="icmp_ln897_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln897_12_fu_32376_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8427" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="trunc_ln897_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln897_5_fu_32382_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8428" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="sub_ln897_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln897_5_fu_32386_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8429" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="zext_ln897_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln897_5_fu_32392_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8430" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="lshr_ln897_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="lshr_ln897_5_fu_32396_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="31" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8431" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="and_ln897_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln897_11_fu_32402_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8432" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="icmp_ln897_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln897_11_fu_32408_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8433" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="and_ln897_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln897_5_fu_32414_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8434" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="tmp_1209" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1209_fu_32420_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8435" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="xor_ln899_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln899_5_fu_32428_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8436" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="add_ln899_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln899_5_fu_32434_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8437" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="p_Result_112_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="p_Result_112_5_fu_32440_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8438" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="and_ln899_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln899_5_fu_32448_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8439" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="or_ln899_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln899_10_fu_32454_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8440" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="or_ln899_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln899_5_fu_32460_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8441" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="zext_ln907_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln907_5_fu_32636_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8442" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="zext_ln908_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln908_17_fu_32639_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8443" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="icmp_ln908_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln908_5_fu_32468_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8444" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="add_ln908_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln908_5_fu_32642_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8445" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="lshr_ln908_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="lshr_ln908_5_fu_32647_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="101" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8446" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="zext_ln908_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln908_18_fu_32653_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8447" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="sub_ln908_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln908_5_fu_32657_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8448" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="zext_ln908_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln908_11_fu_32662_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8449" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="shl_ln908_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln908_5_fu_32666_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="182" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8450" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="select_ln908_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln908_5_fu_32672_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8451" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="zext_ln911_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln911_5_fu_32679_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8452" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="add_ln911_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln911_5_fu_32682_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="71" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8453" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="lshr_ln912_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="lshr_ln912_5_fu_32688_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8454" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="zext_ln912_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln912_5_fu_32698_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8455" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="tmp_1210" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_1210_fu_32702_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8456" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="select_ln915_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln915_5_fu_32710_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8457" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="trunc_ln893_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln893_5_fu_32474_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8458" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="sub_ln915_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln915_5_fu_32718_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8459" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="add_ln915_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln915_5_fu_32723_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8460" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="tmp_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_8_fu_32729_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8461" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="p_Result_126_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="p_Result_126_5_fu_32736_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8462" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="bitcast_ln729_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln729_5_fu_32848_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8463" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="trunc_ln924_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln924_5_fu_32748_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8464" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="icmp_ln924_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln924_11_fu_32758_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8465" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="icmp_ln924_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln924_12_fu_32764_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8466" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="or_ln924_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln924_5_fu_32852_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8467" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="tmp_74" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_dcmp_64ns_64nbkb_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8468" filename="cnn_ap_type/conv_1.cpp" linenumber="29" name="and_ln924_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln924_5_fu_32856_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="15" filename="cnn_ap_type/max_pool_1.cpp" linenumber="26" name="shl_ln" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="shl_ln_fu_266_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="16" filename="cnn_ap_type/max_pool_1.cpp" linenumber="26" name="or_ln26" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln26_fu_274_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="17" filename="cnn_ap_type/max_pool_1.cpp" linenumber="10" name="icmp_ln10" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln10_fu_280_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="18" filename="cnn_ap_type/max_pool_1.cpp" linenumber="10" name="add_ln10" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln10_fu_286_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="21" filename="cnn_ap_type/max_pool_1.cpp" linenumber="10" name="f" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="f_fu_292_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="24" filename="cnn_ap_type/max_pool_1.cpp" linenumber="13" name="icmp_ln13" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln13_fu_298_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="25" filename="cnn_ap_type/max_pool_1.cpp" linenumber="29" name="select_ln29_4" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln29_4_fu_304_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="26" filename="cnn_ap_type/max_pool_1.cpp" linenumber="29" name="select_ln29_5" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln29_5_fu_312_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="27" filename="cnn_ap_type/max_pool_1.cpp" linenumber="29" name="zext_ln29" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln29_fu_420_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="28" filename="cnn_ap_type/max_pool_1.cpp" linenumber="29" name="select_ln29_6" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln29_6_fu_320_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="29" filename="cnn_ap_type/max_pool_1.cpp" linenumber="29" name="select_ln29_7" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln29_7_fu_328_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="30" filename="cnn_ap_type/max_pool_1.cpp" linenumber="29" name="xor_ln29" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="xor_ln29_fu_336_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="31" filename="cnn_ap_type/max_pool_1.cpp" linenumber="16" name="icmp_ln16" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln16_fu_342_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="32" filename="cnn_ap_type/max_pool_1.cpp" linenumber="29" name="and_ln29" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln29_fu_348_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="33" filename="cnn_ap_type/max_pool_1.cpp" linenumber="13" name="r" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="r_fu_354_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="35" filename="cnn_ap_type/max_pool_1.cpp" linenumber="13" name="or_ln13" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln13_fu_360_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="36" filename="cnn_ap_type/max_pool_1.cpp" linenumber="13" name="select_ln13" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln13_fu_366_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="37" filename="cnn_ap_type/max_pool_1.cpp" linenumber="26" name="shl_ln26_mid1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="shl_ln26_mid1_fu_374_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="38" filename="cnn_ap_type/max_pool_1.cpp" linenumber="13" name="select_ln13_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln13_1_fu_423_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="39" filename="cnn_ap_type/max_pool_1.cpp" linenumber="36" name="zext_ln203" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="grp_fu_720_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="40" filename="cnn_ap_type/max_pool_1.cpp" linenumber="36" name="mul_ln203" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="cnn_mac_muladd_5nlbW_U75" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="41" filename="cnn_ap_type/max_pool_1.cpp" linenumber="13" name="select_ln13_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln13_2_fu_382_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="42" filename="cnn_ap_type/max_pool_1.cpp" linenumber="29" name="zext_ln1494" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="mul_ln1494_fu_394_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="43" filename="cnn_ap_type/max_pool_1.cpp" linenumber="29" name="mul_ln1494" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="mul_ln1494_fu_394_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="44" filename="cnn_ap_type/max_pool_1.cpp" linenumber="26" name="or_ln26_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln26_1_fu_400_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="45" filename="cnn_ap_type/max_pool_1.cpp" linenumber="13" name="select_ln13_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln13_3_fu_406_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="46" filename="cnn_ap_type/max_pool_1.cpp" linenumber="29" name="zext_ln1494_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="mul_ln1494_1_fu_431_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="47" filename="cnn_ap_type/max_pool_1.cpp" linenumber="29" name="mul_ln1494_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="mul_ln1494_1_fu_431_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="51" filename="cnn_ap_type/max_pool_1.cpp" linenumber="27" name="shl_ln2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="shl_ln2_fu_437_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="52" filename="cnn_ap_type/max_pool_1.cpp" linenumber="29" name="zext_ln1494_4" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln1494_4_fu_444_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="53" filename="cnn_ap_type/max_pool_1.cpp" linenumber="29" name="add_ln1494" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln1494_fu_448_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="54" filename="cnn_ap_type/max_pool_1.cpp" linenumber="29" name="p_shl6_cast" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="p_shl6_cast_fu_453_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="55" filename="cnn_ap_type/max_pool_1.cpp" linenumber="29" name="tmp" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_fu_461_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="56" filename="cnn_ap_type/max_pool_1.cpp" linenumber="29" name="zext_ln1494_5" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln1494_5_fu_469_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="57" filename="cnn_ap_type/max_pool_1.cpp" linenumber="29" name="sub_ln1494" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sub_ln1494_fu_473_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="58" filename="cnn_ap_type/max_pool_1.cpp" linenumber="29" name="add_ln1494_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln1494_2_fu_479_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="59" filename="cnn_ap_type/max_pool_1.cpp" linenumber="29" name="zext_ln1494_6" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln1494_6_fu_485_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="61" filename="cnn_ap_type/max_pool_1.cpp" linenumber="29" name="add_ln1494_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln1494_3_fu_490_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="62" filename="cnn_ap_type/max_pool_1.cpp" linenumber="29" name="p_shl4_cast" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="p_shl4_cast_fu_496_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="63" filename="cnn_ap_type/max_pool_1.cpp" linenumber="29" name="tmp_7" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_7_fu_504_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="64" filename="cnn_ap_type/max_pool_1.cpp" linenumber="29" name="zext_ln1494_7" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln1494_7_fu_512_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="65" filename="cnn_ap_type/max_pool_1.cpp" linenumber="29" name="sub_ln1494_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sub_ln1494_1_fu_516_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="66" filename="cnn_ap_type/max_pool_1.cpp" linenumber="29" name="add_ln1494_4" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln1494_4_fu_522_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="67" filename="cnn_ap_type/max_pool_1.cpp" linenumber="29" name="zext_ln1494_8" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln1494_8_fu_629_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="70" filename="cnn_ap_type/max_pool_1.cpp" linenumber="29" name="trunc_ln1494" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln1494_fu_633_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="71" filename="cnn_ap_type/max_pool_1.cpp" linenumber="29" name="icmp_ln1494" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln1494_fu_637_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="72" filename="cnn_ap_type/max_pool_1.cpp" linenumber="29" name="select_ln29" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln29_fu_643_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="73" filename="cnn_ap_type/max_pool_1.cpp" linenumber="29" name="zext_ln29_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln29_1_fu_651_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="74" filename="cnn_ap_type/max_pool_1.cpp" linenumber="27" name="or_ln27" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln27_fu_528_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="75" filename="cnn_ap_type/max_pool_1.cpp" linenumber="29" name="zext_ln1494_9" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln1494_9_fu_534_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="76" filename="cnn_ap_type/max_pool_1.cpp" linenumber="29" name="add_ln1494_5" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln1494_5_fu_538_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="77" filename="cnn_ap_type/max_pool_1.cpp" linenumber="29" name="p_shl2_cast" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="p_shl2_cast_fu_543_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="78" filename="cnn_ap_type/max_pool_1.cpp" linenumber="29" name="tmp_8" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_8_fu_551_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="79" filename="cnn_ap_type/max_pool_1.cpp" linenumber="29" name="zext_ln1494_10" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln1494_10_fu_559_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="80" filename="cnn_ap_type/max_pool_1.cpp" linenumber="29" name="sub_ln1494_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sub_ln1494_2_fu_563_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="81" filename="cnn_ap_type/max_pool_1.cpp" linenumber="29" name="add_ln1494_6" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln1494_6_fu_569_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="82" filename="cnn_ap_type/max_pool_1.cpp" linenumber="29" name="zext_ln1494_11" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln1494_11_fu_575_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="84" filename="cnn_ap_type/max_pool_1.cpp" linenumber="29" name="add_ln1494_7" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln1494_7_fu_580_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="85" filename="cnn_ap_type/max_pool_1.cpp" linenumber="29" name="p_shl_cast" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="p_shl_cast_fu_586_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="86" filename="cnn_ap_type/max_pool_1.cpp" linenumber="29" name="tmp_9" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_9_fu_594_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="87" filename="cnn_ap_type/max_pool_1.cpp" linenumber="29" name="zext_ln1494_12" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln1494_12_fu_602_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="88" filename="cnn_ap_type/max_pool_1.cpp" linenumber="29" name="sub_ln1494_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sub_ln1494_3_fu_606_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="89" filename="cnn_ap_type/max_pool_1.cpp" linenumber="29" name="add_ln1494_8" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln1494_8_fu_612_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="90" filename="cnn_ap_type/max_pool_1.cpp" linenumber="29" name="zext_ln1494_13" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln1494_13_fu_655_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="93" filename="cnn_ap_type/max_pool_1.cpp" linenumber="29" name="icmp_ln1494_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln1494_1_fu_659_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="94" filename="cnn_ap_type/max_pool_1.cpp" linenumber="29" name="select_ln29_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln29_1_fu_665_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="96" filename="cnn_ap_type/max_pool_1.cpp" linenumber="29" name="icmp_ln1494_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln1494_2_fu_676_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="97" filename="cnn_ap_type/max_pool_1.cpp" linenumber="29" name="select_ln29_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln29_2_fu_681_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="99" filename="cnn_ap_type/max_pool_1.cpp" linenumber="29" name="icmp_ln1494_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln1494_3_fu_688_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="100" filename="cnn_ap_type/max_pool_1.cpp" linenumber="29" name="select_ln29_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln29_3_fu_694_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="101" filename="cnn_ap_type/max_pool_1.cpp" linenumber="36" name="zext_ln203_4" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="grp_fu_720_p20" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="102" filename="cnn_ap_type/max_pool_1.cpp" linenumber="36" name="add_ln203" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="cnn_mac_muladd_5nlbW_U75" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="103" filename="cnn_ap_type/max_pool_1.cpp" linenumber="36" name="zext_ln203_5" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln203_5_fu_711_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="131" filename="cnn_ap_type/max_pool_1.cpp" linenumber="16" name="c" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="c_fu_618_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="132" filename="cnn_ap_type/max_pool_1.cpp" linenumber="13" name="add_ln13" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln13_fu_414_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="133" filename="cnn_ap_type/max_pool_1.cpp" linenumber="13" name="select_ln13_4" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln13_4_fu_623_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="70" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="r" contextFuncName="conv_2" moduleName="conv_2" rtlName="r_fu_1576_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="71" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="c" contextFuncName="conv_2" moduleName="conv_2" rtlName="c_fu_1582_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="72" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln26_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln26_1_fu_1588_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="73" filename="cnn_ap_type/conv_2.cpp" linenumber="8" name="icmp_ln8" contextFuncName="conv_2" moduleName="conv_2" rtlName="icmp_ln8_fu_1594_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="74" filename="cnn_ap_type/conv_2.cpp" linenumber="8" name="add_ln8" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln8_fu_1600_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="79" filename="cnn_ap_type/conv_2.cpp" linenumber="11" name="icmp_ln11" contextFuncName="conv_2" moduleName="conv_2" rtlName="icmp_ln11_fu_1606_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="80" filename="cnn_ap_type/conv_2.cpp" linenumber="37" name="select_ln37" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln37_fu_1612_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="81" filename="cnn_ap_type/conv_2.cpp" linenumber="37" name="select_ln37_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln37_1_fu_1620_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="82" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="zext_ln1117" contextFuncName="conv_2" moduleName="conv_2" rtlName="mul_ln1117_fu_1632_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="83" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="mul_ln1117" contextFuncName="conv_2" moduleName="conv_2" rtlName="mul_ln1117_fu_1632_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="84" filename="cnn_ap_type/conv_2.cpp" linenumber="35" name="zext_ln203" contextFuncName="conv_2" moduleName="conv_2" rtlName="grp_fu_15093_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="85" filename="cnn_ap_type/conv_2.cpp" linenumber="35" name="mul_ln203" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_mac_muladd_5nlbW_U85" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="86" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln26" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln26_fu_1638_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="87" filename="cnn_ap_type/conv_2.cpp" linenumber="37" name="select_ln37_2" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln37_2_fu_1644_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="88" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="zext_ln1117_101" contextFuncName="conv_2" moduleName="conv_2" rtlName="mul_ln1117_50_fu_1867_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="89" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="mul_ln1117_50" contextFuncName="conv_2" moduleName="conv_2" rtlName="mul_ln1117_50_fu_1867_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="90" filename="cnn_ap_type/conv_2.cpp" linenumber="37" name="select_ln37_3" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln37_3_fu_1652_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="91" filename="cnn_ap_type/conv_2.cpp" linenumber="37" name="add_ln37" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln37_fu_1660_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="92" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="zext_ln1117_102" contextFuncName="conv_2" moduleName="conv_2" rtlName="mul_ln1117_51_fu_2181_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="93" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="mul_ln1117_51" contextFuncName="conv_2" moduleName="conv_2" rtlName="mul_ln1117_51_fu_2181_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="94" filename="cnn_ap_type/conv_2.cpp" linenumber="37" name="select_ln37_4" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln37_4_fu_1666_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="95" filename="cnn_ap_type/conv_2.cpp" linenumber="37" name="select_ln37_5" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln37_5_fu_1674_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="96" filename="cnn_ap_type/conv_2.cpp" linenumber="37" name="xor_ln37" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln37_fu_1682_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="97" filename="cnn_ap_type/conv_2.cpp" linenumber="14" name="icmp_ln14" contextFuncName="conv_2" moduleName="conv_2" rtlName="icmp_ln14_fu_1688_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="98" filename="cnn_ap_type/conv_2.cpp" linenumber="37" name="and_ln37" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln37_fu_1694_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="99" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln26_3" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln26_3_fu_1700_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="101" filename="cnn_ap_type/conv_2.cpp" linenumber="37" name="or_ln37" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln37_fu_1706_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="102" filename="cnn_ap_type/conv_2.cpp" linenumber="37" name="select_ln37_6" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln37_6_fu_1712_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="103" filename="cnn_ap_type/conv_2.cpp" linenumber="37" name="select_ln37_7" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln37_7_fu_1720_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="104" filename="cnn_ap_type/conv_2.cpp" linenumber="37" name="zext_ln37" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln37_fu_1728_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="105" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1117" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln1117_fu_1732_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="106" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="zext_ln1117_103" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln1117_103_fu_1738_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="108" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1117_50" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln1117_50_fu_1873_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="109" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="zext_ln1117_104" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln1117_104_fu_1878_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="111" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1117_51" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln1117_51_fu_2187_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="112" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="zext_ln1117_105" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln1117_105_fu_2677_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="129" filename="cnn_ap_type/conv_2.cpp" linenumber="35" name="add_ln203" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_mac_muladd_5nlbW_U85" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="130" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_100_cast" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_100_cast_fu_3169_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="131" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln26_4" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln26_4_fu_1748_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="132" filename="cnn_ap_type/conv_2.cpp" linenumber="37" name="select_ln37_8" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln37_8_fu_1754_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="133" filename="cnn_ap_type/conv_2.cpp" linenumber="37" name="zext_ln37_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln37_1_fu_1762_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="134" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1117_52" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln1117_52_fu_1766_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="135" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="zext_ln1117_106" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln1117_106_fu_1772_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="137" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1117_53" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln1117_53_fu_2192_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="138" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="zext_ln1117_107" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln1117_107_fu_2196_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="140" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1117_54" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln1117_54_fu_2206_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="141" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="zext_ln1117_108" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln1117_108_fu_2686_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="158" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln26_5" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln26_5_fu_1782_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="159" filename="cnn_ap_type/conv_2.cpp" linenumber="37" name="select_ln37_9" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln37_9_fu_1788_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="160" filename="cnn_ap_type/conv_2.cpp" linenumber="37" name="zext_ln37_2" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln37_2_fu_1888_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="161" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1117_55" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln1117_55_fu_1891_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="162" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="zext_ln1117_109" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln1117_109_fu_1896_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="164" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1117_56" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln1117_56_fu_2211_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="165" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="zext_ln1117_110" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln1117_110_fu_2215_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="167" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1117_57" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln1117_57_fu_2225_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="168" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="zext_ln1117_111" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln1117_111_fu_3176_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="188" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="zext_ln26" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_fu_1796_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="189" filename="cnn_ap_type/conv_2.cpp" linenumber="35" name="zext_ln203_11" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln203_11_fu_3185_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="190" filename="cnn_ap_type/conv_2.cpp" linenumber="35" name="add_ln203_5" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln203_5_fu_3188_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="191" filename="cnn_ap_type/conv_2.cpp" linenumber="35" name="zext_ln203_12" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln203_12_fu_3194_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="198" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="mul_ln1118" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_mul_mul_8s_14cud_U86" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="199" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_fu_1914_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="200" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="trunc_ln6" contextFuncName="conv_2" moduleName="conv_2" rtlName="trunc_ln6_fu_1921_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="201" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_420" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_420_fu_1930_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="202" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_421" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_421_fu_1937_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="203" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="zext_ln415" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln415_fu_1944_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="204" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln415" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln415_fu_1948_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="205" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_422" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_422_fu_1954_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="206" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_65" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_65_fu_1962_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="207" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_fu_1968_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="208" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_423" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_423_fu_1974_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="209" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_424" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_424_fu_1982_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="210" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_425" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_425_fu_1989_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="211" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln779" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln779_fu_1996_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="212" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_66" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_66_fu_2002_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="213" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_60" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_60_fu_2008_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="214" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_fu_2014_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="215" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_103" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_103_fu_2020_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="216" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln781" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln781_fu_2026_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="217" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_fu_2032_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="218" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln785" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln785_fu_2038_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="219" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_102" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_102_fu_2044_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="220" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln785" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln785_fu_2050_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="221" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_fu_2056_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="222" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln786" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln786_fu_2062_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="223" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln786_55" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln786_55_fu_2068_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="224" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_100" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_100_fu_2074_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="225" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_160" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_160_fu_2080_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="226" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_161" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_161_fu_2086_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="227" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_162" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_162_fu_2092_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="233" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="mul_ln1192" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_mac_muladd_14bgk_U94" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="234" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_fu_2098_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="235" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln388" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln388_fu_2106_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="236" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_111" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_111_fu_2114_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="237" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="shl_ln" contextFuncName="conv_2" moduleName="conv_2" rtlName="shl_ln_fu_2236_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="239" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1192" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_mac_muladd_14bgk_U94" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="240" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_426" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_426_fu_2247_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="241" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="trunc_ln708_s" contextFuncName="conv_2" moduleName="conv_2" rtlName="trunc_ln708_s_fu_2254_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="242" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_427" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_427_fu_2263_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="243" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_428" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_428_fu_2270_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="244" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="zext_ln415_50" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln415_50_fu_2277_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="245" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln415_50" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln415_50_fu_2281_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="246" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_429" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_429_fu_2287_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="247" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_fu_2295_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="248" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_50" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_50_fu_2301_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="249" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_430" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_430_fu_2307_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="250" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_431" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_431_fu_2315_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="251" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_432" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_432_fu_2322_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="252" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln779_50" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln779_50_fu_2329_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="253" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_67" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_67_fu_2335_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="254" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_61" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_61_fu_2341_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="255" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_8" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_8_fu_2347_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="256" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_104" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_104_fu_2353_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="257" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln781_50" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln781_50_fu_2359_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="258" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_103" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_103_fu_2365_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="259" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln785_50" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln785_50_fu_2371_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="260" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_104" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_104_fu_2377_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="261" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln785_50" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln785_50_fu_2383_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="262" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_101" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_101_fu_2389_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="263" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln786_50" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln786_50_fu_2395_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="264" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln786_56" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln786_56_fu_2401_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="265" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_102" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_102_fu_2407_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="266" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_163" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_163_fu_2413_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="267" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_164" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_164_fu_2419_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="268" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_165" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_165_fu_2425_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="274" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="mul_ln1118_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_mul_mul_14s_8bfk_U87" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="275" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="sext_ln1118_2" contextFuncName="conv_2" moduleName="conv_2" rtlName="sext_ln1118_2_fu_2431_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="276" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_112" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_112_fu_2434_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="277" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln388_55" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln388_55_fu_2442_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="278" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_113" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_113_fu_2450_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="279" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="shl_ln728_s" contextFuncName="conv_2" moduleName="conv_2" rtlName="shl_ln728_s_fu_2458_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="280" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="sext_ln728_50" contextFuncName="conv_2" moduleName="conv_2" rtlName="sext_ln728_50_fu_2466_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="281" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1192_103" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln1192_103_fu_2470_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="282" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1192_50" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln1192_50_fu_2475_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="283" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_433" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_433_fu_2481_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="284" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="trunc_ln708_49" contextFuncName="conv_2" moduleName="conv_2" rtlName="trunc_ln708_49_fu_2489_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="285" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_434" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_434_fu_2499_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="286" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_435" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_435_fu_2507_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="287" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="zext_ln415_51" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln415_51_fu_2515_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="288" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln415_51" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln415_51_fu_2519_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="289" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_436" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_436_fu_2525_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="290" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_68" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_68_fu_2533_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="291" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_51" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_51_fu_2539_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="292" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_437" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_437_reg_16467" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="293" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_438" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_438_reg_16472" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="294" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_439" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_439_fu_2561_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="295" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln779_51" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln779_51_fu_2569_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="296" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_69" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_69_fu_2575_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="297" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_62" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_62_fu_2581_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="298" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_9" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_9_fu_2587_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="299" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_105" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_105_fu_2593_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="300" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln781_51" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln781_51_fu_2599_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="301" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_105" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_105_fu_2695_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="302" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln785_51" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln785_51_fu_2699_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="303" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_106" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_106_fu_2605_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="304" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln785_51" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln785_51_fu_2704_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="305" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_103" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_103_fu_2611_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="306" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln786_51" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln786_51_fu_2617_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="307" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln786_57" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln786_57_fu_2623_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="308" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_104" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_104_fu_2629_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="309" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_166" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_166_fu_2709_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="310" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_167" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_167_fu_2714_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="311" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_168" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_168_fu_2718_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="317" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="mul_ln1118_2" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_mul_mul_14s_8bfk_U88" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="318" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="sext_ln1118_4" contextFuncName="conv_2" moduleName="conv_2" rtlName="sext_ln1118_4_fu_2723_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="319" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_114" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_114_fu_2726_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="320" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln388_56" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln388_56_fu_2733_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="321" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_115" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_115_fu_2739_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="322" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="shl_ln728_49" contextFuncName="conv_2" moduleName="conv_2" rtlName="shl_ln728_49_fu_2747_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="323" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="sext_ln728_51" contextFuncName="conv_2" moduleName="conv_2" rtlName="sext_ln728_51_fu_2755_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="324" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1192_104" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln1192_104_fu_2759_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="325" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1192_51" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln1192_51_fu_2764_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="326" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_440" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_440_fu_2770_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="327" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="trunc_ln708_50" contextFuncName="conv_2" moduleName="conv_2" rtlName="trunc_ln708_50_fu_2778_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="328" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_441" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_441_fu_2788_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="329" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_442" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_442_fu_2796_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="330" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="zext_ln415_52" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln415_52_fu_2804_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="331" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln415_52" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln415_52_fu_2808_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="332" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_443" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_443_fu_2814_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="333" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_70" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_70_fu_2822_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="334" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_52" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_52_fu_2828_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="335" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_444" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_444_fu_2834_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="336" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_445" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_445_fu_2842_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="337" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_446" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_446_fu_2850_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="338" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln779_52" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln779_52_fu_2858_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="339" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_71" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_71_fu_2864_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="340" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_63" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_63_fu_2870_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="341" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_10" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_10_fu_2876_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="342" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_106" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_106_fu_2882_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="343" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln781_52" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln781_52_fu_2888_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="344" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_107" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_107_fu_2894_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="345" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln785_52" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln785_52_fu_2900_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="346" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_108" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_108_fu_2906_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="347" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln785_52" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln785_52_fu_2912_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="348" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_105" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_105_fu_2918_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="349" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln786_52" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln786_52_fu_2924_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="350" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln786_58" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln786_58_fu_2930_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="351" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_106" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_106_fu_2936_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="352" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_169" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_169_fu_2942_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="353" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_170" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_170_fu_2948_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="354" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_171" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_171_fu_2954_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="360" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="mul_ln1192_50" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_mac_muladd_14bgk_U101" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="361" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_116" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_116_fu_2966_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="362" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln388_57" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln388_57_fu_2974_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="363" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_117" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_117_fu_2982_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="364" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="shl_ln728_50" contextFuncName="conv_2" moduleName="conv_2" rtlName="shl_ln728_50_fu_2990_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="366" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1192_52" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_mac_muladd_14bgk_U101" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="367" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_447" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_447_reg_16625" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="368" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="trunc_ln708_51" contextFuncName="conv_2" moduleName="conv_2" rtlName="trunc_ln708_51_fu_3009_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="369" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_448" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_448_fu_3018_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="370" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_449" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_449_fu_3025_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="371" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="zext_ln415_53" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln415_53_fu_3032_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="372" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln415_53" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln415_53_fu_3036_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="373" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_450" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_450_fu_3042_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="374" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_72" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_72_fu_3050_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="375" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_53" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_53_fu_3056_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="376" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_451" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_451_reg_16643" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="377" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_452" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_452_reg_16648" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="378" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_453" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_453_fu_3077_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="379" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln779_53" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln779_53_fu_3084_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="380" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_73" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_73_fu_3090_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="381" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_64" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_64_fu_3096_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="382" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_11" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_11_fu_3102_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="383" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_107" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_107_fu_3108_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="384" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln781_53" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln781_53_fu_3199_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="385" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_109" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_109_fu_3203_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="386" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln785_53" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln785_53_fu_3207_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="387" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_110" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_110_fu_3212_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="388" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln785_53" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln785_53_fu_3217_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="389" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_107" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_107_fu_3114_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="390" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln786_53" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln786_53_fu_3223_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="391" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln786_59" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln786_59_fu_3228_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="392" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_108" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_108_fu_3234_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="393" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_172" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_172_fu_3239_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="394" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_173" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_173_fu_3245_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="395" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_174" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_174_fu_3250_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="401" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="mul_ln1118_3" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_mul_mul_14s_8bfk_U89" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="402" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="sext_ln1118_6" contextFuncName="conv_2" moduleName="conv_2" rtlName="sext_ln1118_6_fu_3256_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="403" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_118" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_118_fu_3259_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="404" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln388_58" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln388_58_fu_3266_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="405" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_119" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_119_fu_3273_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="406" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="shl_ln728_51" contextFuncName="conv_2" moduleName="conv_2" rtlName="shl_ln728_51_fu_3281_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="407" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="sext_ln728_53" contextFuncName="conv_2" moduleName="conv_2" rtlName="sext_ln728_53_fu_3289_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="408" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1192_105" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln1192_105_fu_3293_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="409" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1192_53" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln1192_53_fu_3298_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="410" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_454" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_454_fu_3304_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="411" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="trunc_ln708_52" contextFuncName="conv_2" moduleName="conv_2" rtlName="trunc_ln708_52_fu_3312_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="412" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_455" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_455_fu_3322_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="413" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_456" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_456_fu_3330_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="414" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="zext_ln415_54" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln415_54_fu_3338_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="415" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln415_54" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln415_54_fu_3342_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="416" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_457" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_457_fu_3348_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="417" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_74" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_74_fu_3356_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="418" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_54" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_54_fu_3362_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="419" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_458" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_458_fu_3368_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="420" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_459" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_459_fu_3376_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="421" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_460" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_460_fu_3384_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="422" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln779_54" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln779_54_fu_3392_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="423" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_75" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_75_fu_3398_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="424" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_65" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_65_fu_3404_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="425" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_12" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_12_fu_3410_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="426" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_108" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_108_fu_3416_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="427" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln781_54" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln781_54_fu_3422_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="428" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_111" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_111_fu_3428_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="429" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln785_54" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln785_54_fu_3434_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="430" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_112" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_112_fu_3440_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="431" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln785_54" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln785_54_fu_3446_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="432" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_109" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_109_fu_3452_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="433" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln786_54" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln786_54_fu_3458_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="434" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln786_60" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln786_60_fu_3464_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="435" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_110" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_110_fu_3470_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="436" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_175" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_175_fu_3476_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="437" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_176" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_176_fu_3482_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="438" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_177" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_177_fu_3488_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="444" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="mul_ln1118_4" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_mul_mul_14s_8bfk_U90" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="445" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="sext_ln1118_8" contextFuncName="conv_2" moduleName="conv_2" rtlName="sext_ln1118_8_fu_3617_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="446" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_120" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_120_fu_3494_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="447" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln388_59" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln388_59_fu_3502_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="448" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_121" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_121_fu_3510_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="449" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="shl_ln728_52" contextFuncName="conv_2" moduleName="conv_2" rtlName="shl_ln728_52_fu_3518_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="450" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="sext_ln728_54" contextFuncName="conv_2" moduleName="conv_2" rtlName="sext_ln728_54_fu_3620_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="451" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1192_106" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln1192_106_fu_3526_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="452" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1192_54" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln1192_54_fu_3623_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="453" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_461" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_461_fu_3629_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="454" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="trunc_ln708_53" contextFuncName="conv_2" moduleName="conv_2" rtlName="trunc_ln708_53_reg_16767" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="455" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_462" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_462_reg_16772" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="456" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_463" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_463_reg_16778" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="457" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="zext_ln415_55" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln415_55_fu_3637_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="458" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln415_55" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln415_55_fu_3640_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="459" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_464" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_464_fu_3645_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="460" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_76" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_76_fu_3653_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="461" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_55" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_55_fu_3659_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="462" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_465" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_465_fu_3664_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="463" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_466" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_466_fu_3672_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="464" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_467" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_467_fu_3680_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="465" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln779_55" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln779_55_fu_3688_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="466" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_77" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_77_fu_3694_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="467" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_66" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_66_fu_3699_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="468" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_13" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_13_fu_3705_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="469" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_109" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_109_fu_3711_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="470" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln781_55" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln781_55_fu_3717_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="471" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_113" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_113_fu_3723_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="472" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln785_55" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln785_55_fu_3729_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="473" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_114" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_114_fu_3735_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="474" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln785_55" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln785_55_fu_3741_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="475" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_111" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_111_fu_3747_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="476" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln786_55" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln786_55_fu_3753_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="477" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln786_61" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln786_61_fu_3759_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="478" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_112" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_112_fu_3765_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="479" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_178" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_178_fu_3771_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="480" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_179" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_179_fu_3777_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="481" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_180" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_180_fu_3783_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="487" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="mul_ln1192_51" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_mac_muladd_14bgk_U116" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="488" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_122" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_122_fu_3795_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="489" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln388_60" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln388_60_fu_3803_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="490" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_123" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_123_fu_3811_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="491" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="shl_ln728_53" contextFuncName="conv_2" moduleName="conv_2" rtlName="shl_ln728_53_fu_3819_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="493" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1192_55" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_mac_muladd_14bgk_U116" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="494" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_468" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_468_fu_3831_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="495" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="trunc_ln708_54" contextFuncName="conv_2" moduleName="conv_2" rtlName="trunc_ln708_54_fu_3838_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="496" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_469" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_469_fu_3847_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="497" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_470" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_470_fu_3854_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="498" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="zext_ln415_56" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln415_56_fu_3861_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="499" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln415_56" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln415_56_fu_3865_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="500" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_471" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_471_fu_3871_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="501" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_78" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_78_fu_3879_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="502" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_56" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_56_fu_3885_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="503" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_472" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_472_fu_3891_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="504" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_473" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_473_fu_3899_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="505" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_474" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_474_fu_3906_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="506" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln779_56" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln779_56_fu_3913_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="507" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_79" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_79_fu_3919_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="508" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_67" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_67_fu_3925_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="509" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_14" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_14_fu_3931_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="510" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_110" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_110_fu_3937_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="511" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln781_56" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln781_56_fu_3943_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="512" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_115" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_115_fu_3949_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="513" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln785_56" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln785_56_fu_3955_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="514" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_116" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_116_fu_3961_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="515" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln785_56" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln785_56_fu_3967_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="516" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_113" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_113_fu_3973_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="517" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln786_56" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln786_56_fu_3979_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="518" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln786_62" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln786_62_fu_3985_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="519" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_114" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_114_fu_3991_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="520" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_181" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_181_fu_3997_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="521" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_182" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_182_fu_4003_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="522" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_183" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_183_fu_4009_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="528" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="mul_ln1118_5" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_mul_mul_14s_8bfk_U91" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="529" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="sext_ln1118_10" contextFuncName="conv_2" moduleName="conv_2" rtlName="sext_ln1118_10_fu_4074_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="530" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_124" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_124_fu_4015_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="531" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln388_61" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln388_61_fu_4023_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="532" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_125" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_125_fu_4031_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="533" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="shl_ln728_54" contextFuncName="conv_2" moduleName="conv_2" rtlName="shl_ln728_54_fu_4077_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="534" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="sext_ln728_56" contextFuncName="conv_2" moduleName="conv_2" rtlName="sext_ln728_56_fu_4084_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="535" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1192_107" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln1192_107_fu_4088_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="536" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1192_56" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln1192_56_fu_4093_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="537" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_475" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_475_fu_4099_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="538" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="trunc_ln708_55" contextFuncName="conv_2" moduleName="conv_2" rtlName="trunc_ln708_55_fu_4107_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="539" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_476" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_476_fu_4117_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="540" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_477" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_477_fu_4125_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="541" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="zext_ln415_57" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln415_57_fu_4133_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="542" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln415_57" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln415_57_fu_4137_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="543" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_478" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_478_fu_4143_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="544" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_80" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_80_fu_4151_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="545" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_57" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_57_fu_4157_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="546" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_479" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_479_fu_4163_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="547" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_480" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_480_fu_4171_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="548" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_481" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_481_fu_4179_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="549" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln779_57" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln779_57_fu_4187_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="550" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_81" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_81_fu_4193_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="551" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_68" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_68_fu_4199_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="552" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_15" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_15_fu_4205_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="553" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_111" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_111_fu_4211_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="554" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln781_57" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln781_57_fu_4217_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="555" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_117" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_117_fu_4223_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="556" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln785_57" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln785_57_fu_4229_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="557" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_118" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_118_fu_4235_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="558" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln785_57" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln785_57_fu_4241_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="559" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_115" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_115_fu_4247_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="560" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln786_57" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln786_57_fu_4253_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="561" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln786_63" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln786_63_fu_4259_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="562" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_116" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_116_fu_4265_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="563" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_184" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_184_fu_4271_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="564" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_185" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_185_fu_4277_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="565" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_186" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_186_fu_4283_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="571" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="mul_ln1118_6" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_mul_mul_14s_8bfk_U92" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="572" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="sext_ln1118_12" contextFuncName="conv_2" moduleName="conv_2" rtlName="sext_ln1118_12_fu_4289_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="573" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_126" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_126_fu_4292_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="574" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln388_62" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln388_62_fu_4300_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="575" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_127" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_127_fu_4308_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="576" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="shl_ln728_55" contextFuncName="conv_2" moduleName="conv_2" rtlName="shl_ln728_55_fu_4316_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="577" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="sext_ln728_57" contextFuncName="conv_2" moduleName="conv_2" rtlName="sext_ln728_57_fu_4324_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="578" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1192_108" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln1192_108_fu_4328_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="579" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1192_57" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln1192_57_fu_4333_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="580" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_482" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_482_fu_4339_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="581" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="trunc_ln708_56" contextFuncName="conv_2" moduleName="conv_2" rtlName="trunc_ln708_56_fu_4347_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="582" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_483" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_483_fu_4357_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="583" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_484" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_484_fu_4365_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="584" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="zext_ln415_58" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln415_58_fu_4373_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="585" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln415_58" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln415_58_fu_4377_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="586" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_485" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_485_fu_4383_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="587" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_82" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_82_fu_4391_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="588" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_58" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_58_fu_4397_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="589" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_486" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_486_fu_4403_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="590" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_487" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_487_fu_4411_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="591" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_488" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_488_fu_4419_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="592" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln779_58" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln779_58_fu_4427_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="593" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_83" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_83_fu_4433_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="594" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_69" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_69_fu_4439_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="595" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_16" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_16_fu_4445_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="596" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_112" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_112_fu_4451_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="597" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln781_58" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln781_58_fu_4457_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="598" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_119" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_119_fu_4463_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="599" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln785_58" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln785_58_fu_4469_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="600" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_120" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_120_fu_4475_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="601" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln785_58" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln785_58_fu_4481_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="602" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_117" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_117_fu_4487_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="603" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln786_58" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln786_58_fu_4493_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="604" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln786_64" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln786_64_fu_4499_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="605" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_118" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_118_fu_4505_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="606" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_187" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_187_fu_4511_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="607" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_188" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_188_fu_4525_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="608" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_189" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_189_fu_4529_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="614" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="mul_ln1192_52" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_mac_muladd_14bgk_U122" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="615" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_128" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_128_fu_4517_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="616" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln388_63" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln388_63_fu_4540_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="617" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_129" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_129_fu_4546_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="618" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="shl_ln728_56" contextFuncName="conv_2" moduleName="conv_2" rtlName="shl_ln728_56_fu_4553_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="620" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1192_58" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_mac_muladd_14bgk_U122" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="621" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_489" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_489_fu_4565_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="622" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="trunc_ln708_57" contextFuncName="conv_2" moduleName="conv_2" rtlName="trunc_ln708_57_fu_4572_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="623" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_490" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_490_fu_4581_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="624" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_491" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_491_fu_4588_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="625" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="zext_ln415_59" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln415_59_fu_4595_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="626" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln415_59" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln415_59_fu_4599_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="627" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_492" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_492_fu_4605_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="628" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_84" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_84_fu_4613_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="629" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_59" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_59_fu_4619_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="630" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_493" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_493_fu_4625_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="631" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_494" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_494_fu_4633_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="632" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_495" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_495_fu_4640_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="633" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln779_59" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln779_59_fu_4647_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="634" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_85" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_85_fu_4653_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="635" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_70" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_70_fu_4659_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="636" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_17" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_17_fu_4665_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="637" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_113" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_113_fu_4671_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="638" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln781_59" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln781_59_fu_4677_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="639" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_121" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_121_fu_4683_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="640" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln785_59" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln785_59_fu_4689_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="641" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_122" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_122_fu_4695_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="642" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln785_59" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln785_59_fu_4701_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="643" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_119" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_119_fu_4707_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="644" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln786_59" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln786_59_fu_4713_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="645" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln786_65" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln786_65_fu_4719_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="646" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_120" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_120_fu_4725_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="647" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_190" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_190_fu_4731_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="648" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_191" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_191_fu_4737_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="649" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_192" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_192_fu_4743_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="655" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="mul_ln1118_7" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_mul_mul_14s_8bfk_U93" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="656" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="sext_ln1118_14" contextFuncName="conv_2" moduleName="conv_2" rtlName="sext_ln1118_14_fu_4749_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="657" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_130" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_130_fu_4752_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="658" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln388_64" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln388_64_fu_4760_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="659" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_131" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_131_fu_4768_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="660" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="shl_ln728_57" contextFuncName="conv_2" moduleName="conv_2" rtlName="shl_ln728_57_fu_4776_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="661" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="sext_ln728_59" contextFuncName="conv_2" moduleName="conv_2" rtlName="sext_ln728_59_fu_4784_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="662" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1192_109" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln1192_109_fu_4788_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="663" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1192_59" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln1192_59_fu_4793_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="664" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_496" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_496_reg_16930" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="665" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="trunc_ln708_58" contextFuncName="conv_2" moduleName="conv_2" rtlName="trunc_ln708_58_fu_4807_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="666" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_497" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_497_fu_4817_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="667" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_498" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_498_fu_4825_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="668" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="zext_ln415_60" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln415_60_fu_4833_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="669" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln415_60" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln415_60_fu_4837_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="670" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_499" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_499_fu_4843_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="671" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_86" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_86_fu_4851_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="672" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_60" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_60_fu_4857_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="673" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_500" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_500_reg_16947" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="674" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_501" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_501_reg_16952" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="675" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_502" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_502_fu_4879_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="676" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln779_60" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln779_60_fu_4887_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="677" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_87" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_87_fu_4893_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="678" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_71" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_71_fu_4899_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="679" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_18" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_18_fu_4905_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="680" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_114" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_114_fu_4911_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="681" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln781_60" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln781_60_fu_4917_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="682" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_123" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_123_fu_4929_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="683" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln785_60" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln785_60_fu_4933_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="684" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_124" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_124_fu_4938_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="685" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln785_60" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln785_60_fu_4943_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="686" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_121" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_121_fu_4923_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="687" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln786_60" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln786_60_fu_4949_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="688" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln786_66" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln786_66_fu_4953_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="689" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_122" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_122_fu_4959_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="690" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_193" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_193_fu_4964_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="691" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_194" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_194_fu_4970_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="692" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_195" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_195_fu_4975_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="698" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="mul_ln1118_8" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_mul_mul_14s_8bfk_U95" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="699" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="sext_ln1118_16" contextFuncName="conv_2" moduleName="conv_2" rtlName="sext_ln1118_16_fu_4980_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="700" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_132" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_132_fu_4983_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="701" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln388_65" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln388_65_fu_4990_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="702" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_133" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_133_fu_4997_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="703" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="shl_ln728_58" contextFuncName="conv_2" moduleName="conv_2" rtlName="shl_ln728_58_fu_5005_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="704" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="sext_ln728_60" contextFuncName="conv_2" moduleName="conv_2" rtlName="sext_ln728_60_fu_5013_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="705" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1192_110" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln1192_110_fu_5017_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="706" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1192_60" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln1192_60_fu_5022_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="707" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_503" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_503_fu_5028_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="708" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="trunc_ln708_59" contextFuncName="conv_2" moduleName="conv_2" rtlName="trunc_ln708_59_fu_5036_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="709" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_504" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_504_fu_5046_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="710" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_505" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_505_fu_5054_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="711" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="zext_ln415_61" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln415_61_fu_5062_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="712" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln415_61" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln415_61_fu_5066_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="713" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_506" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_506_fu_5072_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="714" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_88" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_88_fu_5080_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="715" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_61" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_61_fu_5086_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="716" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_507" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_507_fu_5092_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="717" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_508" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_508_fu_5100_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="718" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_509" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_509_fu_5108_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="719" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln779_61" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln779_61_fu_5116_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="720" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_89" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_89_fu_5122_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="721" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_72" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_72_fu_5128_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="722" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_19" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_19_fu_5134_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="723" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_115" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_115_fu_5140_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="724" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln781_61" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln781_61_fu_5146_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="725" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_125" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_125_fu_5152_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="726" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln785_61" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln785_61_fu_5158_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="727" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_126" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_126_fu_5164_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="728" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln785_61" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln785_61_fu_5170_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="729" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_123" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_123_fu_5176_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="730" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln786_61" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln786_61_fu_5182_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="731" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln786_67" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln786_67_fu_5188_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="732" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_124" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_124_fu_5194_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="733" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_196" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_196_fu_5200_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="734" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_197" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_197_fu_5206_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="735" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_198" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_198_fu_5212_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="741" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="mul_ln1192_53" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_mac_muladd_14bgk_U123" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="742" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_134" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_134_fu_5224_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="743" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln388_66" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln388_66_fu_5232_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="744" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_135" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_135_fu_5240_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="745" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="shl_ln728_59" contextFuncName="conv_2" moduleName="conv_2" rtlName="shl_ln728_59_fu_5248_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="747" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1192_61" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_mac_muladd_14bgk_U123" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="748" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_510" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_510_reg_16974" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="749" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="trunc_ln708_60" contextFuncName="conv_2" moduleName="conv_2" rtlName="trunc_ln708_60_fu_5267_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="750" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_511" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_511_reg_16980" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="751" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_512" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_512_fu_5283_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="752" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="zext_ln415_62" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln415_62_fu_5290_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="753" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln415_62" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln415_62_fu_5294_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="754" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_513" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_513_reg_16992" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="755" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_90" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_90_fu_5323_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="756" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_62" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_62_fu_5328_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="757" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_514" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_514_reg_16998" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="758" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_515" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_515_reg_17004" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="759" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_516" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_516_fu_5333_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="760" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln779_62" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln779_62_fu_5340_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="761" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_91" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_91_fu_5346_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="762" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_73" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_73_fu_5351_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="763" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_20" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_20_fu_5356_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="764" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_116" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_116_fu_5362_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="765" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln781_62" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln781_62_fu_5367_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="766" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_127" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_127_fu_5372_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="767" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln785_62" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln785_62_fu_5377_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="768" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_128" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_128_fu_5382_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="769" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln785_62" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln785_62_fu_5387_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="770" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_125" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_125_fu_5393_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="771" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln786_62" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln786_62_fu_5398_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="772" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln786_68" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln786_68_fu_5404_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="773" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_126" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_126_fu_5410_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="774" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_199" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_199_fu_5415_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="775" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_200" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_200_fu_5421_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="776" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_201" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_201_fu_5427_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="782" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="mul_ln1118_9" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_mul_mul_14s_8bfk_U96" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="783" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="sext_ln1118_18" contextFuncName="conv_2" moduleName="conv_2" rtlName="sext_ln1118_18_fu_5433_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="784" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_136" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_136_fu_5436_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="785" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln388_67" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln388_67_fu_5443_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="786" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_137" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_137_fu_5450_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="787" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="shl_ln728_60" contextFuncName="conv_2" moduleName="conv_2" rtlName="shl_ln728_60_fu_5458_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="788" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="sext_ln728_62" contextFuncName="conv_2" moduleName="conv_2" rtlName="sext_ln728_62_fu_5466_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="789" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1192_111" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln1192_111_fu_5470_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="790" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1192_62" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln1192_62_fu_5475_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="791" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_517" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_517_fu_5481_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="792" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="trunc_ln708_61" contextFuncName="conv_2" moduleName="conv_2" rtlName="trunc_ln708_61_fu_5489_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="793" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_518" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_518_fu_5499_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="794" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_519" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_519_fu_5507_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="795" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="zext_ln415_63" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln415_63_fu_5515_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="796" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln415_63" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln415_63_fu_5519_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="797" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_520" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_520_fu_5525_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="798" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_92" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_92_fu_5533_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="799" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_63" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_63_fu_5539_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="800" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_521" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_521_fu_5545_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="801" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_522" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_522_fu_5553_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="802" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_523" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_523_fu_5561_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="803" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln779_63" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln779_63_fu_5569_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="804" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_93" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_93_fu_5575_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="805" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_74" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_74_fu_5581_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="806" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_21" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_21_fu_5587_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="807" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_117" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_117_fu_5593_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="808" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln781_63" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln781_63_fu_5599_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="809" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_129" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_129_fu_5605_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="810" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln785_63" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln785_63_fu_5611_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="811" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_130" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_130_fu_5617_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="812" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln785_63" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln785_63_fu_5623_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="813" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_127" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_127_fu_5629_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="814" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln786_63" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln786_63_fu_5635_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="815" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln786_69" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln786_69_fu_5641_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="816" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_128" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_128_fu_5647_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="817" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_202" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_202_fu_5653_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="818" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_203" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_203_fu_5659_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="819" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_204" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_204_fu_5665_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="825" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="mul_ln1118_10" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_mul_mul_14s_8bfk_U97" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="826" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="sext_ln1118_20" contextFuncName="conv_2" moduleName="conv_2" rtlName="sext_ln1118_20_fu_5734_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="827" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_138" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_138_fu_5671_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="828" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln388_68" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln388_68_fu_5679_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="829" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_139" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_139_fu_5687_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="830" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="shl_ln728_61" contextFuncName="conv_2" moduleName="conv_2" rtlName="shl_ln728_61_fu_5695_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="831" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="sext_ln728_63" contextFuncName="conv_2" moduleName="conv_2" rtlName="sext_ln728_63_fu_5737_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="832" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1192_112" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln1192_112_fu_5703_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="833" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1192_63" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln1192_63_fu_5740_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="834" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_524" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_524_fu_5746_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="835" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="trunc_ln708_62" contextFuncName="conv_2" moduleName="conv_2" rtlName="trunc_ln708_62_reg_17016" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="836" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_525" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_525_reg_17021" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="837" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_526" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_526_reg_17027" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="838" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="zext_ln415_64" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln415_64_fu_5754_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="839" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln415_64" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln415_64_fu_5757_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="840" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_527" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_527_fu_5762_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="841" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_94" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_94_fu_5770_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="842" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_64" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_64_fu_5776_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="843" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_528" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_528_fu_5781_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="844" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_529" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_529_fu_5789_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="845" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_530" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_530_fu_5797_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="846" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln779_64" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln779_64_fu_5805_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="847" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_95" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_95_fu_5811_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="848" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_75" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_75_fu_5816_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="849" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_22" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_22_fu_5822_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="850" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_118" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_118_fu_5828_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="851" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln781_64" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln781_64_fu_5834_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="852" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_131" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_131_fu_5840_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="853" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln785_64" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln785_64_fu_5846_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="854" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_132" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_132_fu_5852_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="855" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln785_64" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln785_64_fu_5858_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="856" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_129" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_129_fu_5864_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="857" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln786_64" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln786_64_fu_5870_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="858" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln786_70" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln786_70_fu_5876_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="859" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_130" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_130_fu_5882_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="860" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_205" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_205_fu_5888_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="861" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_206" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_206_fu_5894_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="862" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_207" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_207_fu_5900_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="868" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="mul_ln1192_54" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_mac_muladd_14bgk_U124" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="869" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_140" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_140_fu_5912_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="870" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln388_69" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln388_69_fu_5920_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="871" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_141" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_141_fu_5928_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="872" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="shl_ln728_62" contextFuncName="conv_2" moduleName="conv_2" rtlName="shl_ln728_62_fu_5936_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="874" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1192_64" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_mac_muladd_14bgk_U124" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="875" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_531" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_531_fu_5948_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="876" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="trunc_ln708_63" contextFuncName="conv_2" moduleName="conv_2" rtlName="trunc_ln708_63_fu_5955_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="877" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_532" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_532_fu_5964_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="878" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_533" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_533_fu_5971_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="879" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="zext_ln415_65" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln415_65_fu_5978_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="880" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln415_65" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln415_65_fu_5982_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="881" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_534" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_534_fu_5988_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="882" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_96" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_96_fu_5996_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="883" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_65" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_65_fu_6002_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="884" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_535" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_535_fu_6008_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="885" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_536" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_536_fu_6016_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="886" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_537" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_537_fu_6023_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="887" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln779_65" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln779_65_fu_6030_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="888" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_97" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_97_fu_6036_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="889" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_76" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_76_fu_6042_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="890" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_23" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_23_fu_6048_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="891" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_119" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_119_fu_6054_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="892" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln781_65" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln781_65_fu_6060_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="893" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_133" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_133_fu_6066_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="894" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln785_65" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln785_65_fu_6072_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="895" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_134" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_134_fu_6078_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="896" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln785_65" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln785_65_fu_6084_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="897" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_131" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_131_fu_6090_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="898" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln786_65" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln786_65_fu_6096_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="899" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln786_71" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln786_71_fu_6102_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="900" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_132" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_132_fu_6108_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="901" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_208" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_208_fu_6114_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="902" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_209" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_209_fu_6120_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="903" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_210" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_210_fu_6126_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="909" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="mul_ln1192_55" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_mac_muladd_14bgk_U125" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="910" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_142" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_142_fu_6132_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="911" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln388_70" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln388_70_fu_6140_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="912" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_143" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_143_fu_6148_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="913" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="shl_ln728_63" contextFuncName="conv_2" moduleName="conv_2" rtlName="shl_ln728_63_fu_6162_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="915" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1192_65" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_mac_muladd_14bgk_U125" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="916" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_538" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_538_fu_6173_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="917" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="trunc_ln708_64" contextFuncName="conv_2" moduleName="conv_2" rtlName="trunc_ln708_64_fu_6180_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="918" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_539" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_539_fu_6189_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="919" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_540" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_540_fu_6196_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="920" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="zext_ln415_66" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln415_66_fu_6203_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="921" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln415_66" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln415_66_fu_6207_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="922" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_541" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_541_fu_6213_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="923" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_98" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_98_fu_6221_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="924" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_66" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_66_fu_6227_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="925" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_542" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_542_fu_6233_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="926" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_543" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_543_fu_6241_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="927" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_544" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_544_fu_6248_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="928" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln779_66" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln779_66_fu_6255_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="929" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_99" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_99_fu_6261_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="930" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_77" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_77_fu_6267_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="931" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_24" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_24_fu_6273_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="932" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_120" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_120_fu_6279_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="933" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln781_66" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln781_66_fu_6285_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="934" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_135" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_135_fu_6291_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="935" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln785_66" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln785_66_fu_6297_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="936" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_136" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_136_fu_6303_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="937" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln785_66" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln785_66_fu_6309_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="938" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_133" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_133_fu_6315_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="939" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln786_66" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln786_66_fu_6321_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="940" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln786_72" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln786_72_fu_6327_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="941" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_134" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_134_fu_6333_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="942" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_211" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_211_fu_6339_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="943" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_212" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_212_fu_6345_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="944" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_213" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_213_fu_6351_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="950" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="mul_ln1118_11" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_mul_mul_14s_8bfk_U98" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="951" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="sext_ln1118_22" contextFuncName="conv_2" moduleName="conv_2" rtlName="sext_ln1118_22_fu_6357_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="952" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_144" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_144_fu_6360_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="953" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln388_71" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln388_71_fu_6368_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="954" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_145" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_145_fu_6376_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="955" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="shl_ln728_64" contextFuncName="conv_2" moduleName="conv_2" rtlName="shl_ln728_64_fu_6384_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="956" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="sext_ln728_66" contextFuncName="conv_2" moduleName="conv_2" rtlName="sext_ln728_66_fu_6392_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="957" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1192_113" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln1192_113_fu_6396_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="958" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1192_66" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln1192_66_fu_6401_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="959" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_545" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_545_fu_6407_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="960" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="trunc_ln708_65" contextFuncName="conv_2" moduleName="conv_2" rtlName="trunc_ln708_65_fu_6415_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="961" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_546" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_546_fu_6425_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="962" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_547" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_547_fu_6433_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="963" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="zext_ln415_67" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln415_67_fu_6441_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="964" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln415_67" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln415_67_fu_6445_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="965" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_548" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_548_fu_6451_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="966" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_100" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_100_fu_6459_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="967" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_67" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_67_fu_6465_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="968" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_549" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_549_reg_17048" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="969" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_550" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_550_reg_17053" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="970" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_551" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_551_fu_6487_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="971" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln779_67" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln779_67_fu_6495_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="972" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_101" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_101_fu_6501_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="973" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_78" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_78_fu_6507_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="974" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_25" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_25_fu_6513_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="975" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_121" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_121_fu_6519_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="976" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln781_67" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln781_67_fu_6525_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="977" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_137" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_137_fu_6561_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="978" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln785_67" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln785_67_fu_6565_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="979" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_138" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_138_fu_6531_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="980" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln785_67" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln785_67_fu_6570_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="981" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_135" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_135_fu_6537_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="982" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln786_67" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln786_67_fu_6543_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="983" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln786_73" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln786_73_fu_6549_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="984" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_136" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_136_fu_6555_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="985" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_214" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_214_fu_6575_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="986" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_215" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_215_fu_6580_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="987" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_216" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_216_fu_6584_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="993" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="mul_ln1192_56" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_mac_muladd_14bgk_U126" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="994" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_146" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_146_fu_6595_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="995" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln388_72" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln388_72_fu_6602_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="996" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_147" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_147_fu_6608_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="997" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="shl_ln728_65" contextFuncName="conv_2" moduleName="conv_2" rtlName="shl_ln728_65_fu_6616_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="999" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1192_67" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_mac_muladd_14bgk_U126" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1000" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_552" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_552_fu_6628_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1001" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="trunc_ln708_66" contextFuncName="conv_2" moduleName="conv_2" rtlName="trunc_ln708_66_fu_6635_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1002" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_553" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_553_fu_6644_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1003" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_554" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_554_fu_6651_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1004" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="zext_ln415_68" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln415_68_fu_6658_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1005" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln415_68" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln415_68_fu_6662_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1006" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_555" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_555_fu_6668_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1007" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_102" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_102_fu_6676_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1008" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_68" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_68_fu_6682_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1009" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_556" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_556_fu_6688_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1010" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_557" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_557_fu_6696_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1011" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_558" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_558_fu_6703_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1012" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln779_68" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln779_68_fu_6710_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1013" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_103" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_103_fu_6716_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1014" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_79" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_79_fu_6722_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1015" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_26" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_26_fu_6728_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1016" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_122" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_122_fu_6734_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1017" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln781_68" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln781_68_fu_6740_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1018" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_139" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_139_fu_6746_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1019" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln785_68" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln785_68_fu_6752_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1020" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_140" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_140_fu_6758_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1021" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln785_68" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln785_68_fu_6764_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1022" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_137" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_137_fu_6770_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1023" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln786_68" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln786_68_fu_6776_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1024" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln786_74" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln786_74_fu_6782_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1025" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_138" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_138_fu_6788_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1026" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_217" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_217_fu_6794_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1027" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_218" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_218_fu_6800_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1028" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_219" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_219_fu_6806_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1034" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="mul_ln1118_12" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_mul_mul_14s_8bfk_U99" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1035" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="sext_ln1118_24" contextFuncName="conv_2" moduleName="conv_2" rtlName="sext_ln1118_24_fu_6812_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1036" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_148" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_148_fu_6815_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1037" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln388_73" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln388_73_fu_6823_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1038" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_149" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_149_fu_6831_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1039" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="shl_ln728_66" contextFuncName="conv_2" moduleName="conv_2" rtlName="shl_ln728_66_fu_6839_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1040" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="sext_ln728_68" contextFuncName="conv_2" moduleName="conv_2" rtlName="sext_ln728_68_fu_6847_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1041" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1192_114" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln1192_114_fu_6851_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1042" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1192_68" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln1192_68_fu_6856_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1043" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_559" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_559_reg_17080" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1044" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="trunc_ln708_67" contextFuncName="conv_2" moduleName="conv_2" rtlName="trunc_ln708_67_fu_6870_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1045" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_560" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_560_fu_6880_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1046" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_561" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_561_fu_6888_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1047" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="zext_ln415_69" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln415_69_fu_6896_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1048" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln415_69" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln415_69_fu_6900_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1049" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_562" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_562_fu_6906_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1050" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_104" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_104_fu_6914_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1051" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_69" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_69_fu_6920_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1052" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_563" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_563_reg_17098" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1053" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_564" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_564_reg_17103" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1054" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_565" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_565_fu_6942_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1055" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln779_69" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln779_69_fu_6950_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1056" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_105" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_105_fu_6956_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1057" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_80" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_80_fu_6962_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1058" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_27" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_27_fu_6968_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1059" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_123" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_123_fu_6974_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1060" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln781_69" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln781_69_fu_6986_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1061" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_141" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_141_fu_6990_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1062" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln785_69" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln785_69_fu_6994_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1063" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_142" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_142_fu_6999_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1064" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln785_69" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln785_69_fu_7004_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1065" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_139" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_139_fu_6980_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1066" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln786_69" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln786_69_fu_7010_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1067" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln786_75" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln786_75_fu_7015_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1068" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_140" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_140_fu_7021_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1069" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_220" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_220_fu_7026_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1070" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_221" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_221_fu_7032_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1071" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_222" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_222_fu_7037_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1077" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="mul_ln1192_57" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_mac_muladd_14bgk_U127" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1078" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_150" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_150_fu_7049_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1079" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln388_74" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln388_74_fu_7056_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1080" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_151" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_151_fu_7063_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1081" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="shl_ln728_67" contextFuncName="conv_2" moduleName="conv_2" rtlName="shl_ln728_67_fu_7071_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1083" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1192_69" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_mac_muladd_14bgk_U127" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1084" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_566" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_566_fu_7083_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1085" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="trunc_ln708_68" contextFuncName="conv_2" moduleName="conv_2" rtlName="trunc_ln708_68_fu_7090_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1086" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_567" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_567_fu_7099_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1087" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_568" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_568_fu_7106_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1088" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="zext_ln415_70" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln415_70_fu_7113_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1089" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln415_70" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln415_70_fu_7117_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1090" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_569" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_569_fu_7123_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1091" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_106" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_106_fu_7131_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1092" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_70" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_70_fu_7137_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1093" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_570" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_570_fu_7143_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1094" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_571" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_571_fu_7151_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1095" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_572" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_572_fu_7158_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1096" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln779_70" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln779_70_fu_7165_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1097" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_107" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_107_fu_7171_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1098" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_81" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_81_fu_7177_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1099" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_28" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_28_fu_7183_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1100" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_124" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_124_fu_7189_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1101" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln781_70" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln781_70_fu_7195_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1102" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_143" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_143_fu_7201_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1103" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln785_70" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln785_70_fu_7207_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1104" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_144" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_144_fu_7213_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1105" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln785_70" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln785_70_fu_7219_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1106" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_141" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_141_fu_7225_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1107" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln786_70" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln786_70_fu_7231_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1108" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln786_76" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln786_76_fu_7237_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1109" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_142" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_142_fu_7243_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1110" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_223" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_223_fu_7249_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1111" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_224" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_224_fu_7255_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1112" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_225" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_225_fu_7261_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1118" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="mul_ln1118_13" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_mul_mul_14s_8bfk_U100" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1119" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="sext_ln1118_26" contextFuncName="conv_2" moduleName="conv_2" rtlName="sext_ln1118_26_fu_7330_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1120" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_152" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_152_fu_7267_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1121" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln388_75" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln388_75_fu_7275_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1122" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_153" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_153_fu_7283_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1123" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="shl_ln728_68" contextFuncName="conv_2" moduleName="conv_2" rtlName="shl_ln728_68_fu_7291_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1124" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="sext_ln728_70" contextFuncName="conv_2" moduleName="conv_2" rtlName="sext_ln728_70_fu_7333_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1125" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1192_115" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln1192_115_fu_7299_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1126" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1192_70" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln1192_70_fu_7336_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1127" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_573" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_573_fu_7342_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1128" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="trunc_ln708_69" contextFuncName="conv_2" moduleName="conv_2" rtlName="trunc_ln708_69_reg_17120" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1129" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_574" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_574_reg_17125" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1130" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_575" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_575_reg_17131" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1131" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="zext_ln415_71" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln415_71_fu_7350_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1132" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln415_71" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln415_71_fu_7353_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1133" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_576" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_576_fu_7358_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1134" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_108" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_108_fu_7366_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1135" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_71" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_71_fu_7372_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1136" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_577" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_577_fu_7377_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1137" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_578" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_578_fu_7385_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1138" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_579" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_579_fu_7393_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1139" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln779_71" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln779_71_fu_7401_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1140" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_109" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_109_fu_7407_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1141" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_82" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_82_fu_7412_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1142" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_29" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_29_fu_7418_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1143" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_125" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_125_fu_7424_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1144" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln781_71" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln781_71_fu_7430_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1145" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_145" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_145_fu_7436_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1146" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln785_71" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln785_71_fu_7442_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1147" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_146" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_146_fu_7448_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1148" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln785_71" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln785_71_fu_7454_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1149" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_143" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_143_fu_7460_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1150" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln786_71" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln786_71_fu_7466_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1151" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln786_77" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln786_77_fu_7472_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1152" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_144" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_144_fu_7478_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1153" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_226" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_226_fu_7484_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1154" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_227" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_227_fu_7490_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1155" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_228" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_228_fu_7496_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1161" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="mul_ln1192_58" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_mac_muladd_14bgk_U128" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1162" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_154" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_154_fu_7508_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1163" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln388_76" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln388_76_fu_7516_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1164" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_155" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_155_fu_7524_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1165" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="shl_ln728_69" contextFuncName="conv_2" moduleName="conv_2" rtlName="shl_ln728_69_fu_7532_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1167" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1192_71" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_mac_muladd_14bgk_U128" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1168" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_580" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_580_fu_7544_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1169" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="trunc_ln708_70" contextFuncName="conv_2" moduleName="conv_2" rtlName="trunc_ln708_70_fu_7551_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1170" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_581" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_581_fu_7560_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1171" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_582" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_582_fu_7567_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1172" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="zext_ln415_72" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln415_72_fu_7574_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1173" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln415_72" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln415_72_fu_7578_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1174" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_583" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_583_fu_7584_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1175" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_110" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_110_fu_7592_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1176" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_72" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_72_fu_7598_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1177" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_584" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_584_fu_7604_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1178" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_585" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_585_fu_7612_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1179" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_586" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_586_fu_7619_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1180" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln779_72" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln779_72_fu_7626_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1181" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_111" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_111_fu_7632_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1182" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_83" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_83_fu_7638_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1183" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_30" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_30_fu_7644_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1184" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_126" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_126_fu_7650_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1185" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln781_72" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln781_72_fu_7656_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1186" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_147" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_147_fu_7662_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1187" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln785_72" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln785_72_fu_7668_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1188" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_148" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_148_fu_7674_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1189" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln785_72" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln785_72_fu_7680_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1190" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_145" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_145_fu_7686_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1191" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln786_72" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln786_72_fu_7692_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1192" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln786_78" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln786_78_fu_7698_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1193" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_146" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_146_fu_7704_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1194" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_229" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_229_fu_7710_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1195" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_230" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_230_fu_7716_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1196" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_231" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_231_fu_7722_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1202" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="mul_ln1118_14" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_mul_mul_14s_8bfk_U102" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1203" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="sext_ln1118_28" contextFuncName="conv_2" moduleName="conv_2" rtlName="sext_ln1118_28_fu_7752_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1204" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_156" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_156_fu_7728_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1205" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln388_77" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln388_77_fu_7736_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1206" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_157" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_157_fu_7744_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1207" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="shl_ln728_70" contextFuncName="conv_2" moduleName="conv_2" rtlName="shl_ln728_70_fu_7755_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1208" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="sext_ln728_72" contextFuncName="conv_2" moduleName="conv_2" rtlName="sext_ln728_72_fu_7762_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1209" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1192_116" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln1192_116_fu_7766_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1210" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1192_72" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln1192_72_fu_7771_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1211" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_587" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_587_fu_7777_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1212" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="trunc_ln708_71" contextFuncName="conv_2" moduleName="conv_2" rtlName="trunc_ln708_71_fu_7785_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1213" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_588" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_588_fu_7795_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1214" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_589" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_589_fu_7803_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1215" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="zext_ln415_73" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln415_73_fu_7811_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1216" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln415_73" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln415_73_fu_7815_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1217" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_590" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_590_fu_7821_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1218" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_112" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_112_fu_7829_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1219" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_73" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_73_fu_7835_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1220" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_591" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_591_fu_7841_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1221" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_592" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_592_fu_7849_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1222" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_593" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_593_fu_7857_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1223" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln779_73" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln779_73_fu_7865_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1224" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_113" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_113_fu_7871_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1225" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_84" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_84_fu_7877_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1226" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_31" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_31_fu_7883_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1227" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_127" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_127_fu_7889_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1228" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln781_73" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln781_73_fu_7895_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1229" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_149" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_149_fu_7901_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1230" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln785_73" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln785_73_fu_7907_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1231" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_150" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_150_fu_7913_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1232" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln785_73" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln785_73_fu_7919_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1233" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_147" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_147_fu_7925_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1234" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln786_73" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln786_73_fu_7931_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1235" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln786_79" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln786_79_fu_7937_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1236" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_148" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_148_fu_7943_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1237" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_232" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_232_fu_7949_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1238" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_233" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_233_fu_7955_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1239" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_234" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_234_fu_7961_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1245" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="mul_ln1192_59" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_mac_muladd_14bgk_U129" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1246" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_158" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_158_fu_7973_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1247" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln388_78" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln388_78_fu_7981_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1248" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_159" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_159_fu_7989_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1249" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="shl_ln728_71" contextFuncName="conv_2" moduleName="conv_2" rtlName="shl_ln728_71_fu_7997_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1251" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1192_73" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_mac_muladd_14bgk_U129" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1252" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_594" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_594_fu_8009_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1253" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="trunc_ln708_72" contextFuncName="conv_2" moduleName="conv_2" rtlName="trunc_ln708_72_fu_8016_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1254" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_595" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_595_fu_8025_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1255" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_596" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_596_fu_8032_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1256" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="zext_ln415_74" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln415_74_fu_8039_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1257" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln415_74" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln415_74_fu_8043_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1258" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_597" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_597_fu_8049_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1259" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_114" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_114_fu_8057_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1260" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_74" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_74_fu_8063_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1261" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_598" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_598_reg_17152" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1262" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_599" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_599_reg_17157" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1263" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_600" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_600_fu_8084_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1264" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln779_74" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln779_74_fu_8091_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1265" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_115" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_115_fu_8097_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1266" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_85" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_85_fu_8103_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1267" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_32" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_32_fu_8109_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1268" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_128" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_128_fu_8115_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1269" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln781_74" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln781_74_fu_8121_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1270" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_151" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_151_fu_8157_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1271" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln785_74" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln785_74_fu_8161_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1272" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_152" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_152_fu_8127_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1273" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln785_74" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln785_74_fu_8166_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1274" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_149" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_149_fu_8133_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1275" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln786_74" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln786_74_fu_8139_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1276" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln786_80" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln786_80_fu_8145_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1277" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_150" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_150_fu_8151_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1278" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_235" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_235_fu_8171_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1279" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_236" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_236_fu_8176_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1280" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_237" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_237_fu_8180_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1286" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="mul_ln1118_15" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_mul_mul_14s_8bfk_U103" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1287" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="sext_ln1118_30" contextFuncName="conv_2" moduleName="conv_2" rtlName="sext_ln1118_30_fu_8185_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1288" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_160" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_160_fu_8188_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1289" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln388_79" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln388_79_fu_8195_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1290" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_161" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_161_fu_8201_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1291" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="shl_ln728_72" contextFuncName="conv_2" moduleName="conv_2" rtlName="shl_ln728_72_fu_8209_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1292" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="sext_ln728_74" contextFuncName="conv_2" moduleName="conv_2" rtlName="sext_ln728_74_fu_8217_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1293" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1192_117" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln1192_117_fu_8221_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1294" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1192_74" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln1192_74_fu_8226_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1295" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_601" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_601_fu_8232_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1296" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="trunc_ln708_73" contextFuncName="conv_2" moduleName="conv_2" rtlName="trunc_ln708_73_fu_8240_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1297" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_602" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_602_fu_8250_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1298" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_603" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_603_fu_8258_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1299" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="zext_ln415_75" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln415_75_fu_8266_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1300" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln415_75" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln415_75_fu_8270_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1301" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_604" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_604_fu_8276_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1302" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_116" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_116_fu_8284_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1303" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_75" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_75_fu_8290_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1304" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_605" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_605_fu_8296_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1305" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_606" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_606_fu_8304_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1306" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_607" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_607_fu_8312_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1307" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln779_75" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln779_75_fu_8320_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1308" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_117" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_117_fu_8326_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1309" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_86" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_86_fu_8332_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1310" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_33" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_33_fu_8338_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1311" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_129" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_129_fu_8344_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1312" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln781_75" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln781_75_fu_8350_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1313" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_153" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_153_fu_8356_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1314" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln785_75" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln785_75_fu_8362_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1315" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_154" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_154_fu_8368_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1316" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln785_75" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln785_75_fu_8374_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1317" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_151" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_151_fu_8380_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1318" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln786_75" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln786_75_fu_8386_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1319" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln786_81" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln786_81_fu_8392_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1320" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_152" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_152_fu_8398_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1321" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_238" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_238_fu_8404_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1322" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_239" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_239_fu_8410_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1323" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_240" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_240_fu_8416_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1329" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="mul_ln1118_16" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_mul_mul_14s_8bfk_U104" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1330" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="sext_ln1118_32" contextFuncName="conv_2" moduleName="conv_2" rtlName="sext_ln1118_32_fu_8422_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1331" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_163" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_163_fu_8425_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1332" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln388_80" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln388_80_fu_8433_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1333" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_164" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_164_fu_8441_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1334" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="shl_ln728_73" contextFuncName="conv_2" moduleName="conv_2" rtlName="shl_ln728_73_fu_8449_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1335" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="sext_ln728_75" contextFuncName="conv_2" moduleName="conv_2" rtlName="sext_ln728_75_fu_8457_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1336" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1192_118" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln1192_118_fu_8461_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1337" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1192_75" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln1192_75_fu_8466_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1338" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_608" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_608_reg_17184" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1339" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="trunc_ln708_74" contextFuncName="conv_2" moduleName="conv_2" rtlName="trunc_ln708_74_fu_8480_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1340" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_609" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_609_fu_8490_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1341" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_610" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_610_fu_8498_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1342" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="zext_ln415_76" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln415_76_fu_8506_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1343" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln415_76" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln415_76_fu_8510_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1344" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_611" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_611_fu_8516_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1345" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_118" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_118_fu_8524_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1346" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_76" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_76_fu_8530_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1347" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_612" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_612_reg_17201" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1348" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_613" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_613_reg_17206" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1349" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_614" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_614_fu_8552_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1350" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln779_76" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln779_76_fu_8560_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1351" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_119" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_119_fu_8566_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1352" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_87" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_87_fu_8572_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1353" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_34" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_34_fu_8578_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1354" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_130" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_130_fu_8584_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1355" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln781_76" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln781_76_fu_8590_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1356" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_155" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_155_fu_8602_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1357" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln785_76" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln785_76_fu_8606_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1358" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_156" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_156_fu_8611_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1359" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln785_76" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln785_76_fu_8616_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1360" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_153" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_153_fu_8596_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1361" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln786_76" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln786_76_fu_8622_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1362" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln786_82" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln786_82_fu_8626_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1363" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_154" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_154_fu_8632_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1364" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_241" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_241_fu_8637_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1365" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_242" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_242_fu_8643_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1366" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_243" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_243_fu_8648_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1372" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="mul_ln1192_60" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_mac_muladd_14bil_U130" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1373" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_165" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_165_fu_8659_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1374" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln388_81" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln388_81_fu_8666_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1375" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_166" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_166_fu_8673_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1376" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="shl_ln728_74" contextFuncName="conv_2" moduleName="conv_2" rtlName="shl_ln728_74_fu_8681_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1378" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1192_76" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_mac_muladd_14bil_U130" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1379" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_615" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_615_fu_8693_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1380" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="trunc_ln708_75" contextFuncName="conv_2" moduleName="conv_2" rtlName="trunc_ln708_75_fu_8700_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1381" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_616" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_616_fu_8709_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1382" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_617" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_617_fu_8716_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1383" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="zext_ln415_77" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln415_77_fu_8723_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1384" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln415_77" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln415_77_fu_8727_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1385" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_618" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_618_fu_8733_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1386" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_120" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_120_fu_8741_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1387" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_77" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_77_fu_8747_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1388" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_619" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_619_fu_8753_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1389" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_620" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_620_fu_8761_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1390" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_s" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_s_fu_8768_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1391" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="icmp_ln879" contextFuncName="conv_2" moduleName="conv_2" rtlName="icmp_ln879_fu_8777_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1392" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="icmp_ln768" contextFuncName="conv_2" moduleName="conv_2" rtlName="icmp_ln768_fu_8783_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1393" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln777" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln777_fu_8789_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1394" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_621" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_621_fu_8797_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1395" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln779_77" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln779_77_fu_8804_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1396" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln779" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln779_fu_8810_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1397" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln416" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln416_fu_8816_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1398" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln781_77" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln781_77_fu_8824_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1399" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_157" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_157_fu_8830_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1400" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln785_77" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln785_77_fu_8836_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1401" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_158" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_158_fu_8842_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1402" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln785_77" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln785_77_fu_8848_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1403" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_155" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_155_fu_8854_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1404" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln786_77" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln786_77_fu_8860_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1405" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln786_83" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln786_83_fu_8866_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1406" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_156" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_156_fu_8872_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1407" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_244" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_244_fu_8878_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1408" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_245" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_245_fu_8884_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1409" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_246" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_246_fu_8890_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1415" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="mul_ln1118_17" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_mul_mul_14s_8bfk_U105" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1416" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="sext_ln1118_34" contextFuncName="conv_2" moduleName="conv_2" rtlName="sext_ln1118_34_fu_8896_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1417" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_167" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_167_fu_8899_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1418" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln388_82" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln388_82_fu_8907_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1419" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_168" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_168_fu_8915_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1420" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="shl_ln728_75" contextFuncName="conv_2" moduleName="conv_2" rtlName="shl_ln728_75_fu_8923_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1421" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="sext_ln728_77" contextFuncName="conv_2" moduleName="conv_2" rtlName="sext_ln728_77_fu_8931_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1422" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1192_119" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln1192_119_fu_8935_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1423" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1192_77" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln1192_77_fu_8940_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1424" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_622" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_622_reg_17228" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1425" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="trunc_ln708_76" contextFuncName="conv_2" moduleName="conv_2" rtlName="trunc_ln708_76_fu_8954_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1426" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_623" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_623_reg_17234" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1427" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_624" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_624_fu_8972_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1428" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="zext_ln415_78" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln415_78_fu_8980_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1429" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln415_78" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln415_78_fu_8984_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1430" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_625" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_625_reg_17246" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1431" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_121" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_121_fu_9014_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1432" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_78" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_78_fu_9019_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1433" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_626" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_626_reg_17252" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1434" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_627" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_627_reg_17258" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1435" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_628" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_628_fu_9024_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1436" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln779_78" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln779_78_fu_9031_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1437" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_122" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_122_fu_9037_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1438" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_88" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_88_fu_9042_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1439" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_35" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_35_fu_9047_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1440" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_131" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_131_fu_9053_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1441" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln781_78" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln781_78_fu_9058_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1442" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_159" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_159_fu_9063_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1443" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln785_78" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln785_78_fu_9068_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1444" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_160" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_160_fu_9073_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1445" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln785_78" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln785_78_fu_9078_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1446" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_157" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_157_fu_9084_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1447" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln786_78" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln786_78_fu_9089_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1448" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln786_84" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln786_84_fu_9095_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1449" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_158" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_158_fu_9101_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1450" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_247" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_247_fu_9106_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1451" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_248" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_248_fu_9112_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1452" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_249" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_249_fu_9118_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1458" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="mul_ln1118_18" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_mul_mul_14s_8bfk_U106" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1459" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="sext_ln1118_36" contextFuncName="conv_2" moduleName="conv_2" rtlName="sext_ln1118_36_fu_9124_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1460" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_169" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_169_fu_9127_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1461" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln388_83" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln388_83_fu_9134_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1462" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_170" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_170_fu_9141_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1463" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="shl_ln728_76" contextFuncName="conv_2" moduleName="conv_2" rtlName="shl_ln728_76_fu_9149_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1464" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="sext_ln728_78" contextFuncName="conv_2" moduleName="conv_2" rtlName="sext_ln728_78_fu_9157_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1465" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1192_120" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln1192_120_fu_9161_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1466" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1192_78" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln1192_78_fu_9166_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1467" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_629" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_629_fu_9172_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1468" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="trunc_ln708_77" contextFuncName="conv_2" moduleName="conv_2" rtlName="trunc_ln708_77_fu_9180_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1469" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_630" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_630_fu_9190_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1470" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_631" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_631_fu_9198_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1471" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="zext_ln415_79" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln415_79_fu_9206_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1472" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln415_79" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln415_79_fu_9210_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1473" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_632" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_632_fu_9216_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1474" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_123" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_123_fu_9224_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1475" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_79" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_79_fu_9230_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1476" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_633" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_633_fu_9236_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1477" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_634" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_634_fu_9244_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1478" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_635" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_635_fu_9252_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1479" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln779_79" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln779_79_fu_9260_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1480" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_124" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_124_fu_9266_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1481" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_89" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_89_fu_9272_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1482" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_36" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_36_fu_9278_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1483" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_132" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_132_fu_9284_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1484" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln781_79" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln781_79_fu_9290_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1485" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_161" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_161_fu_9296_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1486" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln785_79" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln785_79_fu_9302_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1487" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_162" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_162_fu_9308_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1488" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln785_79" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln785_79_fu_9314_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1489" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_159" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_159_fu_9320_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1490" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln786_79" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln786_79_fu_9326_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1491" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln786_85" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln786_85_fu_9332_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1492" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_160" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_160_fu_9338_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1493" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_250" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_250_fu_9344_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1494" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_251" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_251_fu_9350_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1495" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_252" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_252_fu_9356_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1501" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="mul_ln1192_61" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_mac_muladd_14bgk_U131" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1502" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_171" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_171_fu_9368_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1503" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln388_84" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln388_84_fu_9376_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1504" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_172" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_172_fu_9384_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1505" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="shl_ln728_77" contextFuncName="conv_2" moduleName="conv_2" rtlName="shl_ln728_77_fu_9392_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1507" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1192_79" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_mac_muladd_14bgk_U131" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1508" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_636" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_636_reg_17270" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1509" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="trunc_ln708_78" contextFuncName="conv_2" moduleName="conv_2" rtlName="trunc_ln708_78_reg_17276" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1510" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_637" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_637_reg_17281" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1511" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_638" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_638_reg_17287" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1512" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="zext_ln415_80" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln415_80_fu_9441_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1513" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln415_80" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln415_80_fu_9444_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1514" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_639" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_639_fu_9449_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1515" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_125" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_125_fu_9457_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1516" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_80" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_80_fu_9463_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1517" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_640" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_640_fu_9468_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1518" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_641" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_641_reg_17292" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1519" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_642" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_642_fu_9476_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1520" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln779_80" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln779_80_fu_9483_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1521" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_126" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_126_fu_9489_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1522" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_90" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_90_fu_9494_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1523" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_37" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_37_fu_9500_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1524" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_133" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_133_fu_9506_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1525" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln781_80" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln781_80_fu_9511_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1526" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_163" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_163_fu_9516_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1527" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln785_80" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln785_80_fu_9521_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1528" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_164" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_164_fu_9527_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1529" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln785_80" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln785_80_fu_9532_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1530" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_161" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_161_fu_9538_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1531" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln786_80" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln786_80_fu_9544_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1532" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln786_86" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln786_86_fu_9550_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1533" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_162" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_162_fu_9556_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1534" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_253" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_253_fu_9561_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1535" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_254" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_254_fu_9567_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1536" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_255" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_255_fu_9573_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1542" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="mul_ln1118_19" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_mul_mul_14s_8bfk_U107" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1543" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="sext_ln1118_38" contextFuncName="conv_2" moduleName="conv_2" rtlName="sext_ln1118_38_fu_9579_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1544" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_173" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_173_fu_9582_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1545" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln388_85" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln388_85_fu_9590_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1546" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_174" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_174_fu_9598_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1547" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="shl_ln728_78" contextFuncName="conv_2" moduleName="conv_2" rtlName="shl_ln728_78_fu_9606_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1548" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="sext_ln728_80" contextFuncName="conv_2" moduleName="conv_2" rtlName="sext_ln728_80_fu_9614_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1549" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1192_121" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln1192_121_fu_9618_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1550" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1192_80" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln1192_80_fu_9623_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1551" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_643" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_643_fu_9629_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1552" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="trunc_ln708_79" contextFuncName="conv_2" moduleName="conv_2" rtlName="trunc_ln708_79_fu_9637_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1553" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_644" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_644_fu_9647_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1554" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_645" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_645_fu_9655_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1555" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="zext_ln415_81" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln415_81_fu_9663_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1556" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln415_81" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln415_81_fu_9667_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1557" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_646" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_646_fu_9673_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1558" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_127" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_127_fu_9681_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1559" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_81" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_81_fu_9687_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1560" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_647" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_647_fu_9693_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1561" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_648" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_648_fu_9701_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1562" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_649" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_649_fu_9709_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1563" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln779_81" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln779_81_fu_9717_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1564" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_128" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_128_fu_9723_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1565" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_91" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_91_fu_9729_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1566" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_38" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_38_fu_9735_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1567" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_134" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_134_fu_9741_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1568" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln781_81" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln781_81_fu_9747_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1569" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_165" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_165_fu_9753_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1570" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln785_81" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln785_81_fu_9759_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1571" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_166" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_166_fu_9765_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1572" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln785_81" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln785_81_fu_9771_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1573" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_163" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_163_fu_9777_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1574" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln786_81" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln786_81_fu_9783_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1575" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln786_87" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln786_87_fu_9789_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1576" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_164" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_164_fu_9795_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1577" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_256" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_256_fu_9801_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1578" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_257" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_257_fu_9807_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1579" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_258" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_258_fu_9813_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1585" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="mul_ln1192_62" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_mac_muladd_14bgk_U132" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1586" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_175" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_175_fu_9819_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1587" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln388_86" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln388_86_fu_9827_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1588" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_176" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_176_fu_9835_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1589" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="shl_ln728_79" contextFuncName="conv_2" moduleName="conv_2" rtlName="shl_ln728_79_fu_9849_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1591" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1192_81" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_mac_muladd_14bgk_U132" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1592" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_650" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_650_fu_9860_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1593" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="trunc_ln708_80" contextFuncName="conv_2" moduleName="conv_2" rtlName="trunc_ln708_80_fu_9867_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1594" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_651" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_651_fu_9876_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1595" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_652" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_652_fu_9883_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1596" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="zext_ln415_82" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln415_82_fu_9890_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1597" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln415_82" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln415_82_fu_9894_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1598" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_653" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_653_fu_9900_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1599" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_129" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_129_fu_9908_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1600" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_82" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_82_fu_9914_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1601" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_654" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_654_fu_9920_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1602" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_655" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_655_fu_9928_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1603" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_656" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_656_fu_9935_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1604" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln779_82" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln779_82_fu_9942_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1605" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_130" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_130_fu_9948_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1606" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_92" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_92_fu_9954_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1607" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_39" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_39_fu_9960_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1608" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_135" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_135_fu_9966_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1609" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln781_82" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln781_82_fu_9972_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1610" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_167" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_167_fu_9978_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1611" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln785_82" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln785_82_fu_9984_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1612" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_168" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_168_fu_9990_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1613" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln785_82" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln785_82_fu_9996_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1614" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_165" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_165_fu_10002_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1615" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln786_82" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln786_82_fu_10008_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1616" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln786_88" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln786_88_fu_10014_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1617" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_166" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_166_fu_10020_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1618" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_259" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_259_fu_10026_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1619" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_260" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_260_fu_10032_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1620" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_261" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_261_fu_10038_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1626" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="mul_ln1192_63" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_mac_muladd_14bgk_U133" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1627" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_177" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_177_fu_10050_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1628" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln388_87" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln388_87_fu_10058_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1629" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_178" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_178_fu_10066_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1630" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="shl_ln728_80" contextFuncName="conv_2" moduleName="conv_2" rtlName="shl_ln728_80_fu_10074_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1632" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1192_82" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_mac_muladd_14bgk_U133" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1633" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_657" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_657_reg_17304" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1634" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="trunc_ln708_81" contextFuncName="conv_2" moduleName="conv_2" rtlName="trunc_ln708_81_fu_10093_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1635" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_658" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_658_fu_10102_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1636" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_659" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_659_fu_10109_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1637" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="zext_ln415_83" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln415_83_fu_10116_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1638" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln415_83" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln415_83_fu_10120_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1639" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_660" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_660_fu_10126_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1640" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_131" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_131_fu_10134_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1641" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_83" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_83_fu_10140_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1642" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_661" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_661_reg_17321" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1643" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_662" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_662_reg_17326" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1644" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_663" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_663_fu_10161_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1645" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln779_83" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln779_83_fu_10168_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1646" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_132" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_132_fu_10174_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1647" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_93" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_93_fu_10180_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1648" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_40" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_40_fu_10186_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1649" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_136" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_136_fu_10192_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1650" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln781_83" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln781_83_fu_10198_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1651" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_169" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_169_fu_10210_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1652" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln785_83" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln785_83_fu_10214_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1653" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_170" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_170_fu_10219_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1654" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln785_83" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln785_83_fu_10224_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1655" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_167" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_167_fu_10204_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1656" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln786_83" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln786_83_fu_10230_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1657" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln786_89" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln786_89_fu_10234_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1658" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_168" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_168_fu_10240_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1659" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_262" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_262_fu_10245_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1660" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_263" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_263_fu_10251_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1661" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_264" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_264_fu_10256_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1667" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="mul_ln1118_20" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_mul_mul_14s_8bfk_U108" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1668" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="sext_ln1118_40" contextFuncName="conv_2" moduleName="conv_2" rtlName="sext_ln1118_40_fu_10261_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1669" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_179" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_179_fu_10264_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1670" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln388_88" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln388_88_fu_10271_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1671" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_180" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_180_fu_10278_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1672" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="shl_ln728_81" contextFuncName="conv_2" moduleName="conv_2" rtlName="shl_ln728_81_fu_10286_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1673" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="sext_ln728_83" contextFuncName="conv_2" moduleName="conv_2" rtlName="sext_ln728_83_fu_10294_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1674" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1192_122" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln1192_122_fu_10298_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1675" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1192_83" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln1192_83_fu_10303_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1676" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_664" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_664_fu_10309_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1677" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="trunc_ln708_82" contextFuncName="conv_2" moduleName="conv_2" rtlName="trunc_ln708_82_fu_10317_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1678" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_665" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_665_fu_10327_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1679" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_666" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_666_fu_10335_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1680" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="zext_ln415_84" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln415_84_fu_10343_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1681" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln415_84" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln415_84_fu_10347_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1682" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_667" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_667_fu_10353_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1683" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_133" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_133_fu_10361_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1684" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_84" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_84_fu_10367_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1685" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_668" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_668_fu_10373_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1686" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_669" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_669_fu_10381_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1687" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_670" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_670_fu_10389_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1688" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln779_84" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln779_84_fu_10397_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1689" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_134" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_134_fu_10403_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1690" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_94" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_94_fu_10409_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1691" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_41" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_41_fu_10415_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1692" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_137" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_137_fu_10421_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1693" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln781_84" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln781_84_fu_10427_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1694" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_171" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_171_fu_10433_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1695" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln785_84" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln785_84_fu_10439_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1696" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_172" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_172_fu_10445_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1697" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln785_84" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln785_84_fu_10451_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1698" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_169" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_169_fu_10457_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1699" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln786_84" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln786_84_fu_10463_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1700" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln786_90" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln786_90_fu_10469_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1701" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_170" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_170_fu_10475_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1702" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_265" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_265_fu_10481_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1703" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_266" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_266_fu_10487_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1704" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_267" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_267_fu_10493_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1710" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="mul_ln1118_21" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_mul_mul_14s_8bfk_U109" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1711" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="sext_ln1118_42" contextFuncName="conv_2" moduleName="conv_2" rtlName="sext_ln1118_42_fu_10499_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1712" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_181" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_181_fu_10502_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1713" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln388_89" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln388_89_fu_10510_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1714" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_182" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_182_fu_10518_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1715" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="shl_ln728_82" contextFuncName="conv_2" moduleName="conv_2" rtlName="shl_ln728_82_fu_10526_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1716" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="sext_ln728_84" contextFuncName="conv_2" moduleName="conv_2" rtlName="sext_ln728_84_fu_10534_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1717" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1192_123" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln1192_123_fu_10538_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1718" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1192_84" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln1192_84_fu_10543_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1719" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_671" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_671_reg_17343" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1720" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="trunc_ln708_83" contextFuncName="conv_2" moduleName="conv_2" rtlName="trunc_ln708_83_fu_10557_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1721" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_672" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_672_fu_10567_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1722" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_673" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_673_fu_10575_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1723" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="zext_ln415_85" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln415_85_fu_10583_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1724" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln415_85" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln415_85_fu_10587_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1725" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_674" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_674_fu_10593_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1726" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_135" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_135_fu_10601_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1727" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_85" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_85_fu_10607_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1728" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_675" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_675_reg_17361" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1729" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_676" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_676_reg_17366" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1730" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_677" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_677_fu_10629_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1731" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln779_85" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln779_85_fu_10637_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1732" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_136" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_136_fu_10643_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1733" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_95" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_95_fu_10649_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1734" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_42" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_42_fu_10655_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1735" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_138" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_138_fu_10661_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1736" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln781_85" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln781_85_fu_10673_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1737" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_173" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_173_fu_10677_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1738" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln785_85" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln785_85_fu_10681_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1739" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_174" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_174_fu_10686_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1740" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln785_85" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln785_85_fu_10691_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1741" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_171" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_171_fu_10667_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1742" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln786_85" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln786_85_fu_10697_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1743" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln786_91" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln786_91_fu_10702_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1744" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_172" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_172_fu_10708_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1745" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_268" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_268_fu_10713_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1746" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_269" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_269_fu_10719_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1747" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_270" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_270_fu_10724_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1753" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="mul_ln1192_64" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_mac_muladd_14bgk_U134" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1754" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_183" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_183_fu_10736_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1755" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln388_90" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln388_90_fu_10743_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1756" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_184" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_184_fu_10750_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1757" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="shl_ln728_83" contextFuncName="conv_2" moduleName="conv_2" rtlName="shl_ln728_83_fu_10758_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1759" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1192_85" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_mac_muladd_14bgk_U134" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1760" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_678" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_678_fu_10770_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1761" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="trunc_ln708_84" contextFuncName="conv_2" moduleName="conv_2" rtlName="trunc_ln708_84_fu_10777_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1762" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_679" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_679_fu_10786_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1763" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_680" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_680_fu_10793_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1764" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="zext_ln415_86" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln415_86_fu_10800_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1765" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln415_86" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln415_86_fu_10804_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1766" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_681" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_681_fu_10810_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1767" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_137" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_137_fu_10818_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1768" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_86" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_86_fu_10824_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1769" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_682" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_682_fu_10830_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1770" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_683" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_683_fu_10838_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1771" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_684" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_684_fu_10845_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1772" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln779_86" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln779_86_fu_10852_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1773" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_138" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_138_fu_10858_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1774" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_96" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_96_fu_10864_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1775" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_43" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_43_fu_10870_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1776" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_139" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_139_fu_10876_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1777" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln781_86" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln781_86_fu_10882_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1778" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_175" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_175_fu_10888_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1779" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln785_86" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln785_86_fu_10894_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1780" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_176" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_176_fu_10900_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1781" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln785_86" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln785_86_fu_10906_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1782" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_173" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_173_fu_10912_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1783" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln786_86" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln786_86_fu_10918_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1784" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln786_92" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln786_92_fu_10924_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1785" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_174" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_174_fu_10930_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1786" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_271" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_271_fu_10936_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1787" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_272" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_272_fu_10942_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1788" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_273" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_273_fu_10948_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1794" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="mul_ln1118_22" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_mul_mul_14s_8bfk_U110" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1795" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="sext_ln1118_44" contextFuncName="conv_2" moduleName="conv_2" rtlName="sext_ln1118_44_fu_10978_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1796" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_185" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_185_fu_10954_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1797" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln388_91" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln388_91_fu_10962_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1798" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_186" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_186_fu_10970_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1799" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="shl_ln728_84" contextFuncName="conv_2" moduleName="conv_2" rtlName="shl_ln728_84_fu_10981_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1800" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="sext_ln728_86" contextFuncName="conv_2" moduleName="conv_2" rtlName="sext_ln728_86_fu_10988_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1801" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1192_124" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln1192_124_fu_10992_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1802" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1192_86" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln1192_86_fu_10997_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1803" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_685" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_685_fu_11003_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1804" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="trunc_ln708_85" contextFuncName="conv_2" moduleName="conv_2" rtlName="trunc_ln708_85_fu_11011_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1805" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_686" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_686_fu_11021_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1806" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_687" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_687_fu_11029_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1807" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="zext_ln415_87" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln415_87_fu_11037_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1808" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln415_87" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln415_87_fu_11041_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1809" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_688" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_688_fu_11047_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1810" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_139" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_139_fu_11055_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1811" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_87" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_87_fu_11061_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1812" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_689" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_689_fu_11067_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1813" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_690" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_690_fu_11075_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1814" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_691" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_691_fu_11083_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1815" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln779_87" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln779_87_fu_11091_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1816" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_140" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_140_fu_11097_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1817" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_97" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_97_fu_11103_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1818" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_44" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_44_fu_11109_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1819" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_140" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_140_fu_11115_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1820" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln781_87" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln781_87_fu_11121_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1821" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_177" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_177_fu_11127_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1822" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln785_87" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln785_87_fu_11133_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1823" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_178" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_178_fu_11139_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1824" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln785_87" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln785_87_fu_11145_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1825" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_175" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_175_fu_11151_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1826" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln786_87" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln786_87_fu_11157_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1827" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln786_93" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln786_93_fu_11163_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1828" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_176" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_176_fu_11169_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1829" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_274" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_274_fu_11175_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1830" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_275" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_275_fu_11181_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1831" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_276" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_276_fu_11187_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1837" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="mul_ln1192_65" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_mac_muladd_14bgk_U135" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1838" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_187" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_187_fu_11193_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1839" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln388_92" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln388_92_fu_11201_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1840" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_188" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_188_fu_11209_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1841" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="shl_ln728_85" contextFuncName="conv_2" moduleName="conv_2" rtlName="shl_ln728_85_fu_11223_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1843" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1192_87" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_mac_muladd_14bgk_U135" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1844" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_692" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_692_fu_11234_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1845" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="trunc_ln708_86" contextFuncName="conv_2" moduleName="conv_2" rtlName="trunc_ln708_86_fu_11241_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1846" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_693" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_693_fu_11250_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1847" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_694" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_694_fu_11257_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1848" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="zext_ln415_88" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln415_88_fu_11264_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1849" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln415_88" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln415_88_fu_11268_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1850" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_695" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_695_fu_11274_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1851" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_141" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_141_fu_11282_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1852" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_88" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_88_fu_11288_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1853" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_696" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_696_fu_11294_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1854" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_697" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_697_fu_11302_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1855" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_698" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_698_fu_11309_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1856" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln779_88" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln779_88_fu_11316_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1857" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_142" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_142_fu_11322_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1858" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_98" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_98_fu_11328_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1859" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_45" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_45_fu_11334_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1860" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_141" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_141_fu_11340_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1861" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln781_88" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln781_88_fu_11346_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1862" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_179" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_179_fu_11352_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1863" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln785_88" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln785_88_fu_11358_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1864" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_180" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_180_fu_11364_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1865" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln785_88" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln785_88_fu_11370_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1866" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_177" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_177_fu_11376_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1867" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln786_88" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln786_88_fu_11382_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1868" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln786_94" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln786_94_fu_11388_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1869" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_178" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_178_fu_11394_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1870" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_277" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_277_fu_11400_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1871" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_278" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_278_fu_11406_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1872" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_279" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_279_fu_11412_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1878" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="mul_ln1192_66" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_mac_muladd_14bgk_U136" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1879" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_189" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_189_fu_11424_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1880" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln388_93" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln388_93_fu_11432_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1881" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_190" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_190_fu_11440_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1882" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="shl_ln728_86" contextFuncName="conv_2" moduleName="conv_2" rtlName="shl_ln728_86_fu_11448_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1884" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1192_88" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_mac_muladd_14bgk_U136" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1885" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_699" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_699_reg_17388" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1886" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="trunc_ln708_87" contextFuncName="conv_2" moduleName="conv_2" rtlName="trunc_ln708_87_fu_11467_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1887" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_700" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_700_fu_11476_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1888" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_701" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_701_fu_11483_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1889" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="zext_ln415_89" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln415_89_fu_11490_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1890" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln415_89" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln415_89_fu_11494_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1891" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_702" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_702_fu_11500_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1892" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_143" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_143_fu_11508_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1893" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_89" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_89_fu_11514_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1894" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_703" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_703_reg_17405" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1895" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_704" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_704_reg_17410" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1896" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_705" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_705_fu_11535_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1897" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln779_89" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln779_89_fu_11542_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1898" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_144" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_144_fu_11548_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1899" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_99" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_99_fu_11554_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1900" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_46" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_46_fu_11560_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1901" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_142" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_142_fu_11566_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1902" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln781_89" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln781_89_fu_11572_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1903" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_181" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_181_fu_11584_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1904" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln785_89" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln785_89_fu_11588_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1905" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_182" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_182_fu_11593_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1906" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln785_89" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln785_89_fu_11598_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1907" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_179" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_179_fu_11578_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1908" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln786_89" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln786_89_fu_11604_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1909" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln786_95" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln786_95_fu_11608_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1910" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_180" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_180_fu_11614_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1911" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_280" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_280_fu_11619_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1912" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_281" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_281_fu_11625_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1913" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_282" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_282_fu_11630_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1919" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="mul_ln1118_23" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_mul_mul_14s_8bfk_U111" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1920" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="sext_ln1118_46" contextFuncName="conv_2" moduleName="conv_2" rtlName="sext_ln1118_46_fu_11635_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1921" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_191" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_191_fu_11638_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1922" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln388_94" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln388_94_fu_11645_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1923" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_192" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_192_fu_11652_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1924" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="shl_ln728_87" contextFuncName="conv_2" moduleName="conv_2" rtlName="shl_ln728_87_fu_11660_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1925" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="sext_ln728_89" contextFuncName="conv_2" moduleName="conv_2" rtlName="sext_ln728_89_fu_11668_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1926" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1192_125" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln1192_125_fu_11672_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1927" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1192_89" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln1192_89_fu_11677_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1928" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_706" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_706_fu_11683_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1929" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="trunc_ln708_88" contextFuncName="conv_2" moduleName="conv_2" rtlName="trunc_ln708_88_fu_11691_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1930" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_707" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_707_fu_11701_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1931" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_708" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_708_fu_11709_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1932" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="zext_ln415_90" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln415_90_fu_11717_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1933" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln415_90" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln415_90_fu_11721_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1934" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_709" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_709_fu_11727_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1935" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_145" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_145_fu_11735_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1936" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_90" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_90_fu_11741_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1937" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_710" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_710_fu_11747_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1938" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_711" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_711_fu_11755_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1939" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_712" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_712_fu_11763_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1940" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln779_90" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln779_90_fu_11771_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1941" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_146" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_146_fu_11777_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1942" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_100" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_100_fu_11783_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1943" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_47" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_47_fu_11789_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1944" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_143" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_143_fu_11795_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1945" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln781_90" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln781_90_fu_11801_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1946" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_183" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_183_fu_11807_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1947" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln785_90" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln785_90_fu_11813_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1948" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_184" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_184_fu_11819_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1949" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln785_90" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln785_90_fu_11825_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1950" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_181" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_181_fu_11831_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1951" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln786_90" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln786_90_fu_11837_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1952" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln786_96" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln786_96_fu_11843_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1953" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_182" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_182_fu_11849_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1954" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_283" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_283_fu_11855_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1955" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_284" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_284_fu_11861_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1956" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_285" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_285_fu_11867_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1962" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="mul_ln1118_24" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_mul_mul_14s_8bfk_U112" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1963" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="sext_ln1118_48" contextFuncName="conv_2" moduleName="conv_2" rtlName="sext_ln1118_48_fu_11873_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1964" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_193" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_193_fu_11876_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1965" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln388_95" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln388_95_fu_11884_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1966" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_194" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_194_fu_11892_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1967" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="shl_ln728_88" contextFuncName="conv_2" moduleName="conv_2" rtlName="shl_ln728_88_fu_11900_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1968" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="sext_ln728_90" contextFuncName="conv_2" moduleName="conv_2" rtlName="sext_ln728_90_fu_11908_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1969" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1192_126" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln1192_126_fu_11912_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1970" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1192_90" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln1192_90_fu_11917_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1971" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_713" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_713_reg_17427" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1972" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="trunc_ln708_89" contextFuncName="conv_2" moduleName="conv_2" rtlName="trunc_ln708_89_fu_11931_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1973" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_714" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_714_fu_11941_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1974" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_715" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_715_fu_11949_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1975" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="zext_ln415_91" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln415_91_fu_11957_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1976" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln415_91" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln415_91_fu_11961_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1977" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_716" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_716_fu_11967_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1978" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_147" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_147_fu_11975_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1979" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_91" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_91_fu_11981_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1980" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_717" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_717_reg_17445" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1981" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_718" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_718_reg_17450" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1982" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_719" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_719_fu_12003_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1983" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln779_91" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln779_91_fu_12011_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1984" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_148" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_148_fu_12017_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1985" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_101" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_101_fu_12023_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1986" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_48" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_48_fu_12029_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1987" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_144" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_144_fu_12035_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1988" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln781_91" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln781_91_fu_12047_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1989" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_185" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_185_fu_12051_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1990" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln785_91" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln785_91_fu_12055_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1991" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_186" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_186_fu_12060_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1992" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln785_91" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln785_91_fu_12065_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1993" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_183" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_183_fu_12041_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1994" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln786_91" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln786_91_fu_12071_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1995" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln786_97" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln786_97_fu_12076_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1996" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_184" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_184_fu_12082_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1997" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_286" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_286_fu_12087_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1998" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_287" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_287_fu_12093_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1999" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_288" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_288_fu_12098_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2005" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="mul_ln1192_67" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_mac_muladd_14bgk_U137" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2006" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_195" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_195_fu_12110_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2007" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln388_96" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln388_96_fu_12117_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2008" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_196" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_196_fu_12124_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2009" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="shl_ln728_89" contextFuncName="conv_2" moduleName="conv_2" rtlName="shl_ln728_89_fu_12132_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2011" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1192_91" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_mac_muladd_14bgk_U137" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2012" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_720" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_720_fu_12144_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2013" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="trunc_ln708_90" contextFuncName="conv_2" moduleName="conv_2" rtlName="trunc_ln708_90_fu_12151_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2014" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_721" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_721_fu_12160_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2015" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_722" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_722_fu_12167_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2016" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="zext_ln415_92" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln415_92_fu_12174_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2017" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln415_92" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln415_92_fu_12178_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2018" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_723" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_723_fu_12184_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2019" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_149" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_149_fu_12192_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2020" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_92" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_92_fu_12198_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2021" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_724" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_724_fu_12204_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2022" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_725" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_725_fu_12212_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2023" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_726" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_726_fu_12219_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2024" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln779_92" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln779_92_fu_12226_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2025" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_150" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_150_fu_12232_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2026" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_102" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_102_fu_12238_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2027" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_49" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_49_fu_12244_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2028" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_145" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_145_fu_12250_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2029" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln781_92" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln781_92_fu_12256_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2030" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_187" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_187_fu_12262_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2031" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln785_92" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln785_92_fu_12268_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2032" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_188" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_188_fu_12274_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2033" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln785_92" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln785_92_fu_12280_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2034" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_185" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_185_fu_12286_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2035" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln786_92" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln786_92_fu_12292_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2036" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln786_98" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln786_98_fu_12298_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2037" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_186" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_186_fu_12304_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2038" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_289" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_289_fu_12310_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2039" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_290" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_290_fu_12316_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2040" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_291" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_291_fu_12322_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2046" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="mul_ln1118_25" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_mul_mul_14s_7bhl_U113" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2047" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="sext_ln1118_50" contextFuncName="conv_2" moduleName="conv_2" rtlName="sext_ln1118_50_fu_12352_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2048" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_197" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_197_fu_12328_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2049" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln388_97" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln388_97_fu_12336_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2050" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_198" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_198_fu_12344_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2051" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="shl_ln728_90" contextFuncName="conv_2" moduleName="conv_2" rtlName="shl_ln728_90_fu_12355_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2052" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="sext_ln728_92" contextFuncName="conv_2" moduleName="conv_2" rtlName="sext_ln728_92_fu_12362_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2053" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="sext_ln1192_137" contextFuncName="conv_2" moduleName="conv_2" rtlName="sext_ln1192_137_fu_12366_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2054" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1192_102" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln1192_102_fu_12369_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2055" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1192_92" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln1192_92_fu_12375_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2056" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_727" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_727_fu_12381_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2057" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="trunc_ln708_91" contextFuncName="conv_2" moduleName="conv_2" rtlName="trunc_ln708_91_fu_12389_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2058" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_728" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_728_fu_12399_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2059" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_729" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_729_fu_12407_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2060" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="zext_ln415_93" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln415_93_fu_12415_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2061" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln415_93" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln415_93_fu_12419_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2062" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_730" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_730_fu_12425_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2063" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_151" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_151_fu_12433_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2064" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_93" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_93_fu_12439_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2065" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_731" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_731_fu_12445_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2066" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_732" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_732_fu_12453_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2067" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_733" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_733_fu_12461_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2068" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln779_93" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln779_93_fu_12469_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2069" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_152" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_152_fu_12475_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2070" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_103" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_103_fu_12481_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2071" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_50" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_50_fu_12487_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2072" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_146" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_146_fu_12493_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2073" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln781_93" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln781_93_fu_12499_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2074" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_189" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_189_fu_12505_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2075" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln785_93" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln785_93_fu_12511_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2076" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_190" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_190_fu_12517_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2077" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln785_93" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln785_93_fu_12523_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2078" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_187" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_187_fu_12529_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2079" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln786_93" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln786_93_fu_12535_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2080" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln786_99" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln786_99_fu_12541_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2081" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_188" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_188_fu_12547_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2082" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_292" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_292_fu_12553_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2083" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_293" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_293_fu_12559_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2084" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_294" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_294_fu_12565_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2090" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="mul_ln1118_26" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_mul_mul_14s_8bfk_U114" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2091" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="sext_ln1118_52" contextFuncName="conv_2" moduleName="conv_2" rtlName="sext_ln1118_52_fu_12571_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2092" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_199" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_199_fu_12574_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2093" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln388_98" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln388_98_fu_12582_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2094" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_200" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_200_fu_12590_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2095" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="shl_ln728_91" contextFuncName="conv_2" moduleName="conv_2" rtlName="shl_ln728_91_fu_12598_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2096" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="sext_ln728_93" contextFuncName="conv_2" moduleName="conv_2" rtlName="sext_ln728_93_fu_12606_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2097" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1192_127" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln1192_127_fu_12610_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2098" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1192_93" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln1192_93_fu_12615_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2099" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_734" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_734_reg_17467" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2100" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="trunc_ln708_92" contextFuncName="conv_2" moduleName="conv_2" rtlName="trunc_ln708_92_fu_12629_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2101" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_735" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_735_fu_12639_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2102" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_736" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_736_fu_12647_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2103" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="zext_ln415_94" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln415_94_fu_12655_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2104" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln415_94" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln415_94_fu_12659_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2105" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_737" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_737_fu_12665_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2106" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_153" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_153_fu_12673_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2107" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_94" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_94_fu_12679_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2108" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_738" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_738_reg_17485" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2109" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_739" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_739_reg_17490" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2110" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_740" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_740_fu_12701_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2111" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln779_94" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln779_94_fu_12709_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2112" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_154" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_154_fu_12715_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2113" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_104" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_104_fu_12721_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2114" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_51" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_51_fu_12727_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2115" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_147" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_147_fu_12733_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2116" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln781_94" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln781_94_fu_12745_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2117" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_191" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_191_fu_12749_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2118" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln785_94" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln785_94_fu_12753_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2119" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_192" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_192_fu_12758_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2120" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln785_94" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln785_94_fu_12763_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2121" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_189" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_189_fu_12739_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2122" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln786_94" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln786_94_fu_12769_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2123" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln786_100" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln786_100_fu_12774_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2124" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_190" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_190_fu_12780_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2125" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_295" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_295_fu_12785_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2126" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_296" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_296_fu_12791_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2127" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_297" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_297_fu_12796_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2133" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="mul_ln1192_68" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_mac_muladd_14bgk_U138" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2134" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_201" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_201_fu_12802_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2135" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln388_99" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln388_99_fu_12809_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2136" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_202" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_202_fu_12816_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2137" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="shl_ln728_92" contextFuncName="conv_2" moduleName="conv_2" rtlName="shl_ln728_92_fu_12830_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2139" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1192_94" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_mac_muladd_14bgk_U138" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2140" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_741" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_741_fu_12841_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2141" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="trunc_ln708_93" contextFuncName="conv_2" moduleName="conv_2" rtlName="trunc_ln708_93_fu_12848_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2142" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_742" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_742_fu_12857_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2143" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_743" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_743_fu_12864_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2144" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="zext_ln415_95" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln415_95_fu_12871_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2145" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln415_95" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln415_95_fu_12875_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2146" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_744" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_744_fu_12881_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2147" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_155" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_155_fu_12889_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2148" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_95" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_95_fu_12895_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2149" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_745" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_745_fu_12901_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2150" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_746" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_746_fu_12909_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2151" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_747" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_747_fu_12916_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2152" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln779_95" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln779_95_fu_12923_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2153" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_156" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_156_fu_12929_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2154" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_105" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_105_fu_12935_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2155" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_52" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_52_fu_12941_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2156" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_148" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_148_fu_12947_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2157" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln781_95" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln781_95_fu_12953_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2158" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_193" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_193_fu_12959_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2159" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln785_95" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln785_95_fu_12965_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2160" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_194" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_194_fu_12971_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2161" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln785_95" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln785_95_fu_12977_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2162" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_191" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_191_fu_12983_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2163" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln786_95" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln786_95_fu_12989_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2164" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln786_101" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln786_101_fu_12995_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2165" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_192" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_192_fu_13001_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2166" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_298" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_298_fu_13007_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2167" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_299" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_299_fu_13013_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2168" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_300" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_300_fu_13019_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2174" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="mul_ln1118_27" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_mul_mul_14s_8bfk_U115" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2175" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="sext_ln1118_54" contextFuncName="conv_2" moduleName="conv_2" rtlName="sext_ln1118_54_fu_13025_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2176" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_203" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_203_fu_13028_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2177" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln388_100" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln388_100_fu_13036_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2178" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_204" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_204_fu_13044_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2179" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="shl_ln728_93" contextFuncName="conv_2" moduleName="conv_2" rtlName="shl_ln728_93_fu_13052_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2180" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="sext_ln728_95" contextFuncName="conv_2" moduleName="conv_2" rtlName="sext_ln728_95_fu_13060_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2181" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1192_128" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln1192_128_fu_13064_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2182" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1192_95" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln1192_95_fu_13069_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2183" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_748" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_748_fu_13075_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2184" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="trunc_ln708_94" contextFuncName="conv_2" moduleName="conv_2" rtlName="trunc_ln708_94_fu_13083_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2185" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_749" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_749_fu_13093_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2186" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_750" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_750_fu_13101_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2187" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="zext_ln415_96" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln415_96_fu_13109_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2188" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln415_96" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln415_96_fu_13113_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2189" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_751" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_751_fu_13119_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2190" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_157" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_157_fu_13127_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2191" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_96" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_96_fu_13133_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2192" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_752" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_752_reg_17518" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2193" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_753" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_753_reg_17523" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2194" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_754" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_754_fu_13155_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2195" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln779_96" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln779_96_fu_13163_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2196" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_158" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_158_fu_13169_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2197" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_106" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_106_fu_13175_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2198" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_53" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_53_fu_13181_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2199" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_149" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_149_fu_13187_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2200" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln781_96" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln781_96_fu_13193_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2201" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_195" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_195_fu_13229_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2202" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln785_96" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln785_96_fu_13233_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2203" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_196" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_196_fu_13199_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2204" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln785_96" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln785_96_fu_13238_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2205" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_193" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_193_fu_13205_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2206" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln786_96" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln786_96_fu_13211_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2207" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln786_102" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln786_102_fu_13217_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2208" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_194" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_194_fu_13223_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2209" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_301" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_301_fu_13243_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2210" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_302" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_302_fu_13248_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2211" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_303" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_303_fu_13252_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2217" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="mul_ln1118_28" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_mul_mul_14s_8bfk_U117" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2218" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="sext_ln1118_56" contextFuncName="conv_2" moduleName="conv_2" rtlName="sext_ln1118_56_fu_13257_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2219" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_205" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_205_fu_13260_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2220" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln388_101" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln388_101_fu_13267_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2221" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_206" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_206_fu_13273_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2222" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="shl_ln728_94" contextFuncName="conv_2" moduleName="conv_2" rtlName="shl_ln728_94_fu_13281_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2223" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="sext_ln728_96" contextFuncName="conv_2" moduleName="conv_2" rtlName="sext_ln728_96_fu_13289_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2224" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1192_129" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln1192_129_fu_13293_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2225" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1192_96" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln1192_96_fu_13298_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2226" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_755" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_755_fu_13304_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2227" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="trunc_ln708_95" contextFuncName="conv_2" moduleName="conv_2" rtlName="trunc_ln708_95_fu_13312_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2228" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_756" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_756_fu_13322_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2229" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_757" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_757_fu_13330_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2230" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="zext_ln415_97" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln415_97_fu_13338_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2231" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln415_97" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln415_97_fu_13342_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2232" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_758" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_758_fu_13348_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2233" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_159" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_159_fu_13356_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2234" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_97" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_97_fu_13362_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2235" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_759" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_759_fu_13368_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2236" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_760" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_760_fu_13376_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2237" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_761" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_761_fu_13384_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2238" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln779_97" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln779_97_fu_13392_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2239" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_160" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_160_fu_13398_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2240" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_107" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_107_fu_13404_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2241" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_54" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_54_fu_13410_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2242" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_150" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_150_fu_13416_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2243" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln781_97" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln781_97_fu_13422_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2244" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_197" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_197_fu_13428_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2245" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln785_97" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln785_97_fu_13434_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2246" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_198" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_198_fu_13440_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2247" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln785_97" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln785_97_fu_13446_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2248" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_195" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_195_fu_13452_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2249" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln786_97" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln786_97_fu_13458_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2250" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln786_103" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln786_103_fu_13464_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2251" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_196" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_196_fu_13470_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2252" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_304" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_304_fu_13476_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2253" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_305" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_305_fu_13482_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2254" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_306" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_306_fu_13488_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2260" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="mul_ln1118_29" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_mul_mul_14s_8bfk_U118" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2261" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="sext_ln1118_58" contextFuncName="conv_2" moduleName="conv_2" rtlName="sext_ln1118_58_fu_13494_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2262" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_207" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_207_fu_13497_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2263" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln388_102" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln388_102_fu_13505_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2264" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_208" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_208_fu_13513_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2265" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="shl_ln728_95" contextFuncName="conv_2" moduleName="conv_2" rtlName="shl_ln728_95_fu_13521_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2266" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="sext_ln728_97" contextFuncName="conv_2" moduleName="conv_2" rtlName="sext_ln728_97_fu_13529_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2267" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1192_130" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln1192_130_fu_13533_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2268" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1192_97" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln1192_97_fu_13538_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2269" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_762" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_762_reg_17550" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2270" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="trunc_ln708_96" contextFuncName="conv_2" moduleName="conv_2" rtlName="trunc_ln708_96_fu_13552_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2271" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_763" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_763_fu_13562_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2272" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_764" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_764_fu_13570_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2273" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="zext_ln415_98" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln415_98_fu_13578_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2274" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln415_98" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln415_98_fu_13582_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2275" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_765" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_765_fu_13588_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2276" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_161" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_161_fu_13596_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2277" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_98" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_98_fu_13602_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2278" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_766" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_766_reg_17567" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2279" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_767" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_767_reg_17572" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2280" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_768" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_768_fu_13624_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2281" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln779_98" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln779_98_fu_13632_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2282" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_162" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_162_fu_13638_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2283" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_108" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_108_fu_13644_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2284" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_55" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_55_fu_13650_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2285" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_151" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_151_fu_13656_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2286" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln781_98" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln781_98_fu_13662_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2287" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_199" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_199_fu_13674_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2288" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln785_98" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln785_98_fu_13678_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2289" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_200" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_200_fu_13683_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2290" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln785_98" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln785_98_fu_13688_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2291" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_197" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_197_fu_13668_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2292" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln786_98" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln786_98_fu_13694_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2293" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln786_104" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln786_104_fu_13698_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2294" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_198" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_198_fu_13704_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2295" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_307" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_307_fu_13709_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2296" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_308" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_308_fu_13715_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2297" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_309" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_309_fu_13720_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2303" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="mul_ln1118_30" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_mul_mul_14s_8bfk_U119" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2304" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="sext_ln1118_60" contextFuncName="conv_2" moduleName="conv_2" rtlName="sext_ln1118_60_fu_13725_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2305" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_209" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_209_fu_13728_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2306" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln388_103" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln388_103_fu_13735_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2307" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_210" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_210_fu_13742_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2308" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="shl_ln728_96" contextFuncName="conv_2" moduleName="conv_2" rtlName="shl_ln728_96_fu_13750_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2309" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="sext_ln728_98" contextFuncName="conv_2" moduleName="conv_2" rtlName="sext_ln728_98_fu_13758_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2310" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1192_131" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln1192_131_fu_13762_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2311" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1192_98" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln1192_98_fu_13767_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2312" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_769" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_769_fu_13773_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2313" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="trunc_ln708_97" contextFuncName="conv_2" moduleName="conv_2" rtlName="trunc_ln708_97_fu_13781_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2314" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_770" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_770_fu_13791_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2315" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_771" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_771_fu_13799_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2316" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="zext_ln415_99" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln415_99_fu_13807_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2317" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln415_99" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln415_99_fu_13811_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2318" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_772" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_772_fu_13817_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2319" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_163" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_163_fu_13825_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2320" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_99" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_99_fu_13831_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2321" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_773" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_773_fu_13837_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2322" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_774" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_774_fu_13845_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2323" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_775" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_775_fu_13853_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2324" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln779_99" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln779_99_fu_13861_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2325" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_164" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_164_fu_13867_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2326" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_109" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_109_fu_13873_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2327" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_56" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_56_fu_13879_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2328" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_152" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_152_fu_13885_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2329" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln781_99" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln781_99_fu_13891_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2330" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_201" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_201_fu_13897_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2331" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln785_99" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln785_99_fu_13903_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2332" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_202" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_202_fu_13909_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2333" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln785_99" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln785_99_fu_13915_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2334" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_199" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_199_fu_13921_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2335" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln786_99" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln786_99_fu_13927_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2336" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln786_105" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln786_105_fu_13933_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2337" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_200" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_200_fu_13939_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2338" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_310" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_310_fu_13945_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2339" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_311" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_311_fu_13951_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2340" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_312" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_312_fu_13957_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2346" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="mul_ln1118_31" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_mul_mul_14s_8bfk_U120" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2347" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="sext_ln1118_62" contextFuncName="conv_2" moduleName="conv_2" rtlName="sext_ln1118_62_fu_13963_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2348" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_211" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_211_fu_13966_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2349" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln388_104" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln388_104_fu_13974_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2350" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_212" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_212_fu_13982_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2351" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="shl_ln728_97" contextFuncName="conv_2" moduleName="conv_2" rtlName="shl_ln728_97_fu_13990_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2352" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="sext_ln728_99" contextFuncName="conv_2" moduleName="conv_2" rtlName="sext_ln728_99_fu_13998_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2353" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1192_132" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln1192_132_fu_14002_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2354" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1192_99" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln1192_99_fu_14007_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2355" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_776" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_776_reg_17589" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2356" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="trunc_ln708_98" contextFuncName="conv_2" moduleName="conv_2" rtlName="trunc_ln708_98_fu_14021_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2357" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_777" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_777_fu_14031_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2358" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_778" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_778_fu_14039_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2359" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="zext_ln415_100" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln415_100_fu_14047_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2360" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln415_100" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln415_100_fu_14051_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2361" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_779" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_779_fu_14057_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2362" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_165" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_165_fu_14065_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2363" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_100" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_100_fu_14071_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2364" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_780" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_780_reg_17607" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2365" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_781" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_781_reg_17612" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2366" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_782" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_782_fu_14093_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2367" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln779_100" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln779_100_fu_14101_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2368" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_166" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_166_fu_14107_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2369" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_110" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_110_fu_14113_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2370" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_57" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_57_fu_14119_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2371" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_153" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_153_fu_14125_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2372" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln781_100" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln781_100_fu_14137_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2373" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_203" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_203_fu_14141_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2374" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln785_100" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln785_100_fu_14145_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2375" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_204" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_204_fu_14150_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2376" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln785_100" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln785_100_fu_14155_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2377" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_201" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_201_fu_14131_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2378" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln786_100" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln786_100_fu_14161_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2379" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln786_106" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln786_106_fu_14166_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2380" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_202" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_202_fu_14172_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2381" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_313" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_313_fu_14177_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2382" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_314" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_314_fu_14183_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2383" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_315" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_315_fu_14188_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2389" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="mul_ln1192_69" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_mac_muladd_14bgk_U139" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2390" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_213" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_213_fu_14194_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2391" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln388_105" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln388_105_fu_14201_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2392" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_214" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_214_fu_14208_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2393" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="shl_ln728_98" contextFuncName="conv_2" moduleName="conv_2" rtlName="shl_ln728_98_fu_14222_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2395" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1192_100" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_mac_muladd_14bgk_U139" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2396" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_783" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_783_fu_14233_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2397" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="trunc_ln708_99" contextFuncName="conv_2" moduleName="conv_2" rtlName="trunc_ln708_99_fu_14240_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2398" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_784" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_784_fu_14249_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2399" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_785" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_785_fu_14256_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2400" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="zext_ln415_101" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln415_101_fu_14263_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2401" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln415_101" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln415_101_fu_14267_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2402" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_786" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_786_fu_14273_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2403" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_167" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_167_fu_14281_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2404" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_101" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_101_fu_14287_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2405" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_787" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_787_fu_14293_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2406" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_788" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_788_fu_14301_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2407" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_789" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_789_fu_14308_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2408" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln779_101" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln779_101_fu_14315_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2409" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_168" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_168_fu_14321_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2410" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_111" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_111_fu_14327_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2411" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_58" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_58_fu_14333_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2412" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_154" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_154_fu_14339_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2413" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln781_101" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln781_101_fu_14345_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2414" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_205" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_205_fu_14351_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2415" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln785_101" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln785_101_fu_14357_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2416" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_206" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_206_fu_14363_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2417" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln785_101" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln785_101_fu_14369_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2418" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_203" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_203_fu_14375_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2419" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln786_101" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln786_101_fu_14381_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2420" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln786_107" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln786_107_fu_14387_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2421" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_204" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_204_fu_14393_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2422" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_316" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_316_fu_14399_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2423" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_317" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_317_fu_14405_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2424" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_318" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_318_fu_14411_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2430" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="mul_ln1118_32" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_mul_mul_14s_8bfk_U121" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2431" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="sext_ln1118_64" contextFuncName="conv_2" moduleName="conv_2" rtlName="sext_ln1118_64_fu_14417_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2432" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_215" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_215_fu_14420_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2433" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln388_106" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln388_106_fu_14428_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2434" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_216" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_216_fu_14436_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2435" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="shl_ln728_99" contextFuncName="conv_2" moduleName="conv_2" rtlName="shl_ln728_99_fu_14444_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2436" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="sext_ln728_101" contextFuncName="conv_2" moduleName="conv_2" rtlName="sext_ln728_101_fu_14452_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2437" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1192_133" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln1192_133_fu_14456_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2438" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln1192_101" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln1192_101_fu_14461_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2439" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_790" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_790_reg_17629" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2440" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="trunc_ln708_100" contextFuncName="conv_2" moduleName="conv_2" rtlName="trunc_ln708_100_fu_14475_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2441" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_791" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_791_fu_14485_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2442" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_792" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_792_fu_14493_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2443" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="zext_ln415_102" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln415_102_fu_14501_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2444" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="add_ln415_102" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln415_102_fu_14505_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2445" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_793" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_793_fu_14511_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2446" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_169" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_169_fu_14519_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2447" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_102" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_102_fu_14525_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2448" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_794" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_794_reg_17647" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2449" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_795" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_795_reg_17652" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2450" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="tmp_796" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_796_fu_14547_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2451" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln779_102" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln779_102_fu_14555_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2452" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln416_170" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln416_170_fu_14561_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2453" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_112" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_112_fu_14567_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2454" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln416_59" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln416_59_fu_14573_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2455" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln416_155" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln416_155_fu_14579_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2456" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln781_102" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln781_102_fu_14591_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2457" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_207" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_207_fu_14595_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2458" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln785_102" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln785_102_fu_14599_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2459" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln785_208" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln785_208_fu_14604_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2460" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln785_102" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln785_102_fu_14609_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2461" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_205" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_205_fu_14585_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2462" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln786_102" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln786_102_fu_14615_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2463" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="xor_ln786_108" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln786_108_fu_14620_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2464" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="and_ln786_206" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln786_206_fu_14626_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2465" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_319" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_319_fu_14631_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2466" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_320" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_320_fu_14637_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2467" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="or_ln340_321" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_321_fu_14642_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2468" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_107" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_107_fu_14648_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2469" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln388_107" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln388_107_fu_14655_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2470" filename="cnn_ap_type/conv_2.cpp" linenumber="26" name="select_ln340_162" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_162_fu_14662_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2471" filename="cnn_ap_type/conv_2.cpp" linenumber="31" name="lhs_V" contextFuncName="conv_2" moduleName="conv_2" rtlName="lhs_V_fu_14670_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2474" filename="cnn_ap_type/conv_2.cpp" linenumber="31" name="sext_ln1265" contextFuncName="conv_2" moduleName="conv_2" rtlName="sext_ln1265_fu_14674_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2475" filename="cnn_ap_type/conv_2.cpp" linenumber="31" name="rhs_V" contextFuncName="conv_2" moduleName="conv_2" rtlName="rhs_V_fu_14677_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2476" filename="cnn_ap_type/conv_2.cpp" linenumber="31" name="ret_V" contextFuncName="conv_2" moduleName="conv_2" rtlName="ret_V_fu_14680_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2477" filename="cnn_ap_type/conv_2.cpp" linenumber="31" name="p_Result_39" contextFuncName="conv_2" moduleName="conv_2" rtlName="p_Result_39_fu_14686_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2478" filename="cnn_ap_type/conv_2.cpp" linenumber="31" name="w_sum_V" contextFuncName="conv_2" moduleName="conv_2" rtlName="w_sum_V_fu_14694_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2479" filename="cnn_ap_type/conv_2.cpp" linenumber="31" name="p_Result_40" contextFuncName="conv_2" moduleName="conv_2" rtlName="p_Result_40_fu_14700_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2480" filename="cnn_ap_type/conv_2.cpp" linenumber="31" name="xor_ln786" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln786_fu_14708_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2481" filename="cnn_ap_type/conv_2.cpp" linenumber="31" name="underflow" contextFuncName="conv_2" moduleName="conv_2" rtlName="underflow_fu_14714_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2482" filename="cnn_ap_type/conv_2.cpp" linenumber="31" name="xor_ln340" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln340_fu_14720_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2483" filename="cnn_ap_type/conv_2.cpp" linenumber="31" name="xor_ln340_8" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln340_8_fu_14726_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2484" filename="cnn_ap_type/conv_2.cpp" linenumber="31" name="or_ln340" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln340_fu_14732_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2485" filename="cnn_ap_type/conv_2.cpp" linenumber="31" name="select_ln340_108" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln340_108_fu_14738_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2486" filename="cnn_ap_type/conv_2.cpp" linenumber="31" name="select_ln388_108" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln388_108_fu_14746_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2487" filename="cnn_ap_type/conv_2.cpp" linenumber="31" name="p_Val2_36" contextFuncName="conv_2" moduleName="conv_2" rtlName="p_Val2_36_fu_14754_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2488" filename="cnn_ap_type/conv_2.cpp" linenumber="34" name="icmp_ln885" contextFuncName="conv_2" moduleName="conv_2" rtlName="icmp_ln885_fu_14762_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2491" filename="cnn_ap_type/conv_2.cpp" linenumber="34" name="p_Result_36" contextFuncName="conv_2" moduleName="conv_2" rtlName="p_Result_36_reg_17680" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2492" filename="cnn_ap_type/conv_2.cpp" linenumber="34" name="tmp_V" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_V_fu_14768_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2493" filename="cnn_ap_type/conv_2.cpp" linenumber="34" name="tmp_V_4" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_V_4_fu_14781_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2494" filename="cnn_ap_type/conv_2.cpp" linenumber="34" name="p_Result_s" contextFuncName="conv_2" moduleName="conv_2" rtlName="p_Result_s_fu_14787_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2495" filename="cnn_ap_type/conv_2.cpp" linenumber="34" name="p_Result_37" contextFuncName="conv_2" moduleName="conv_2" rtlName="p_Result_37_fu_14797_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2496" filename="cnn_ap_type/conv_2.cpp" linenumber="34" name="l" contextFuncName="conv_2" moduleName="conv_2" rtlName="l_fu_14805_p3" latency="0" BRAM="-1" DSP="-1" FF="40" LUT="36" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2497" filename="cnn_ap_type/conv_2.cpp" linenumber="34" name="sub_ln894" contextFuncName="conv_2" moduleName="conv_2" rtlName="sub_ln894_fu_14813_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2498" filename="cnn_ap_type/conv_2.cpp" linenumber="34" name="trunc_ln894" contextFuncName="conv_2" moduleName="conv_2" rtlName="trunc_ln894_fu_14819_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2499" filename="cnn_ap_type/conv_2.cpp" linenumber="34" name="lsb_index" contextFuncName="conv_2" moduleName="conv_2" rtlName="lsb_index_fu_14823_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2500" filename="cnn_ap_type/conv_2.cpp" linenumber="34" name="tmp_800" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_800_fu_14829_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2501" filename="cnn_ap_type/conv_2.cpp" linenumber="34" name="icmp_ln897" contextFuncName="conv_2" moduleName="conv_2" rtlName="icmp_ln897_fu_14839_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2502" filename="cnn_ap_type/conv_2.cpp" linenumber="34" name="trunc_ln897" contextFuncName="conv_2" moduleName="conv_2" rtlName="trunc_ln897_fu_14845_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2503" filename="cnn_ap_type/conv_2.cpp" linenumber="34" name="sub_ln897" contextFuncName="conv_2" moduleName="conv_2" rtlName="sub_ln897_fu_14849_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2504" filename="cnn_ap_type/conv_2.cpp" linenumber="34" name="zext_ln897" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln897_fu_14855_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2505" filename="cnn_ap_type/conv_2.cpp" linenumber="34" name="lshr_ln897" contextFuncName="conv_2" moduleName="conv_2" rtlName="lshr_ln897_fu_14859_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="31" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2506" filename="cnn_ap_type/conv_2.cpp" linenumber="34" name="p_Result_33" contextFuncName="conv_2" moduleName="conv_2" rtlName="p_Result_33_fu_14865_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2507" filename="cnn_ap_type/conv_2.cpp" linenumber="34" name="icmp_ln897_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="icmp_ln897_1_fu_14871_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2508" filename="cnn_ap_type/conv_2.cpp" linenumber="34" name="a" contextFuncName="conv_2" moduleName="conv_2" rtlName="a_fu_14877_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2509" filename="cnn_ap_type/conv_2.cpp" linenumber="34" name="tmp_801" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_801_fu_14883_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2510" filename="cnn_ap_type/conv_2.cpp" linenumber="34" name="xor_ln899" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln899_fu_14891_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2511" filename="cnn_ap_type/conv_2.cpp" linenumber="34" name="add_ln899" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln899_fu_14897_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2512" filename="cnn_ap_type/conv_2.cpp" linenumber="34" name="p_Result_34" contextFuncName="conv_2" moduleName="conv_2" rtlName="p_Result_34_fu_14903_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2513" filename="cnn_ap_type/conv_2.cpp" linenumber="34" name="and_ln899" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln899_fu_14911_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2514" filename="cnn_ap_type/conv_2.cpp" linenumber="34" name="or_ln899" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln899_fu_14917_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2515" filename="cnn_ap_type/conv_2.cpp" linenumber="34" name="or_ln" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln_fu_14923_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2516" filename="cnn_ap_type/conv_2.cpp" linenumber="34" name="m" contextFuncName="conv_2" moduleName="conv_2" rtlName="m_fu_14931_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2517" filename="cnn_ap_type/conv_2.cpp" linenumber="34" name="zext_ln907_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln907_1_fu_14935_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2518" filename="cnn_ap_type/conv_2.cpp" linenumber="34" name="icmp_ln908" contextFuncName="conv_2" moduleName="conv_2" rtlName="icmp_ln908_fu_14939_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2519" filename="cnn_ap_type/conv_2.cpp" linenumber="34" name="add_ln908" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln908_fu_14945_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2520" filename="cnn_ap_type/conv_2.cpp" linenumber="34" name="lshr_ln908" contextFuncName="conv_2" moduleName="conv_2" rtlName="lshr_ln908_fu_14951_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="101" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2521" filename="cnn_ap_type/conv_2.cpp" linenumber="34" name="zext_ln908" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln908_fu_14957_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2522" filename="cnn_ap_type/conv_2.cpp" linenumber="34" name="sub_ln908" contextFuncName="conv_2" moduleName="conv_2" rtlName="sub_ln908_fu_14961_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2523" filename="cnn_ap_type/conv_2.cpp" linenumber="34" name="zext_ln908_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln908_1_fu_14967_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2524" filename="cnn_ap_type/conv_2.cpp" linenumber="34" name="shl_ln908" contextFuncName="conv_2" moduleName="conv_2" rtlName="shl_ln908_fu_14971_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="182" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2525" filename="cnn_ap_type/conv_2.cpp" linenumber="34" name="m_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="m_1_fu_14977_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2526" filename="cnn_ap_type/conv_2.cpp" linenumber="34" name="zext_ln911" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln911_fu_14985_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2527" filename="cnn_ap_type/conv_2.cpp" linenumber="34" name="m_2" contextFuncName="conv_2" moduleName="conv_2" rtlName="m_2_fu_14989_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="71" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2528" filename="cnn_ap_type/conv_2.cpp" linenumber="34" name="m_5" contextFuncName="conv_2" moduleName="conv_2" rtlName="m_5_reg_17685" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2529" filename="cnn_ap_type/conv_2.cpp" linenumber="34" name="m_6" contextFuncName="conv_2" moduleName="conv_2" rtlName="m_6_fu_15027_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2530" filename="cnn_ap_type/conv_2.cpp" linenumber="34" name="tmp_802" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_802_reg_17690" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2531" filename="cnn_ap_type/conv_2.cpp" linenumber="34" name="select_ln915" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln915_fu_15030_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2532" filename="cnn_ap_type/conv_2.cpp" linenumber="34" name="trunc_ln893" contextFuncName="conv_2" moduleName="conv_2" rtlName="trunc_ln893_fu_15013_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2533" filename="cnn_ap_type/conv_2.cpp" linenumber="34" name="sub_ln915" contextFuncName="conv_2" moduleName="conv_2" rtlName="sub_ln915_fu_15037_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2534" filename="cnn_ap_type/conv_2.cpp" linenumber="34" name="add_ln915" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln915_fu_15042_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2535" filename="cnn_ap_type/conv_2.cpp" linenumber="34" name="tmp_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_1_fu_15048_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2536" filename="cnn_ap_type/conv_2.cpp" linenumber="34" name="p_Result_38" contextFuncName="conv_2" moduleName="conv_2" rtlName="p_Result_38_fu_15055_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2537" filename="cnn_ap_type/conv_2.cpp" linenumber="34" name="bitcast_ln729" contextFuncName="conv_2" moduleName="conv_2" rtlName="grp_fu_1571_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2538" filename="cnn_ap_type/conv_2.cpp" linenumber="34" name="trunc_ln" contextFuncName="conv_2" moduleName="conv_2" rtlName="trunc_ln_reg_17700" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2539" filename="cnn_ap_type/conv_2.cpp" linenumber="34" name="icmp_ln924" contextFuncName="conv_2" moduleName="conv_2" rtlName="icmp_ln924_fu_15072_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2540" filename="cnn_ap_type/conv_2.cpp" linenumber="34" name="icmp_ln924_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="icmp_ln924_1_fu_15078_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2541" filename="cnn_ap_type/conv_2.cpp" linenumber="34" name="or_ln924" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln924_fu_15083_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2542" filename="cnn_ap_type/conv_2.cpp" linenumber="34" name="tmp_68" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_dcmp_64ns_64nbkb_U84" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2543" filename="cnn_ap_type/conv_2.cpp" linenumber="34" name="and_ln924" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln924_fu_15087_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2551" filename="cnn_ap_type/conv_2.cpp" linenumber="14" name="f" contextFuncName="conv_2" moduleName="conv_2" rtlName="f_fu_3606_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2552" filename="cnn_ap_type/conv_2.cpp" linenumber="11" name="add_ln11" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln11_fu_1855_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2553" filename="cnn_ap_type/conv_2.cpp" linenumber="11" name="select_ln11" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln11_fu_3611_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="6" filename="cnn_ap_type/max_pool_2.cpp" linenumber="10" name="icmp_ln10" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="icmp_ln10_fu_171_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8" filename="cnn_ap_type/max_pool_2.cpp" linenumber="10" name="f" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="f_fu_177_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="13" filename="cnn_ap_type/max_pool_2.cpp" linenumber="13" name="zext_ln13" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="zext_ln13_fu_183_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="14" filename="cnn_ap_type/max_pool_2.cpp" linenumber="13" name="zext_ln13_1" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="zext_ln13_1_fu_187_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="18" filename="cnn_ap_type/max_pool_2.cpp" linenumber="13" name="icmp_ln13" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="icmp_ln13_fu_191_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="20" filename="cnn_ap_type/max_pool_2.cpp" linenumber="13" name="r" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="r_fu_197_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="25" filename="cnn_ap_type/max_pool_2.cpp" linenumber="26" name="shl_ln" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="shl_ln_fu_203_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="26" filename="cnn_ap_type/max_pool_2.cpp" linenumber="36" name="zext_ln203" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="zext_ln203_fu_211_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="27" filename="cnn_ap_type/max_pool_2.cpp" linenumber="36" name="tmp_4" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="tmp_4_fu_215_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="28" filename="cnn_ap_type/max_pool_2.cpp" linenumber="36" name="zext_ln203_1" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="zext_ln203_1_fu_223_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="29" filename="cnn_ap_type/max_pool_2.cpp" linenumber="36" name="add_ln203" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="add_ln203_fu_227_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="33" filename="cnn_ap_type/max_pool_2.cpp" linenumber="16" name="icmp_ln16" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="icmp_ln16_fu_233_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="35" filename="cnn_ap_type/max_pool_2.cpp" linenumber="16" name="c" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="c_fu_239_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="40" filename="cnn_ap_type/max_pool_2.cpp" linenumber="27" name="shl_ln1" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="shl_ln1_fu_245_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="45" filename="cnn_ap_type/max_pool_2.cpp" linenumber="20" name="zext_ln20" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="zext_ln20_fu_253_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="46" filename="cnn_ap_type/max_pool_2.cpp" linenumber="20" name="icmp_ln20" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="icmp_ln20_fu_257_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="48" filename="cnn_ap_type/max_pool_2.cpp" linenumber="20" name="mpr" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="mpr_fu_263_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="53" filename="cnn_ap_type/max_pool_2.cpp" linenumber="26" name="i" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="i_fu_269_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="54" filename="cnn_ap_type/max_pool_2.cpp" linenumber="29" name="zext_ln1494" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="mul_ln1494_fu_278_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="55" filename="cnn_ap_type/max_pool_2.cpp" linenumber="29" name="mul_ln1494" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="mul_ln1494_fu_278_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="60" filename="cnn_ap_type/max_pool_2.cpp" linenumber="23" name="zext_ln23" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="zext_ln23_fu_311_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="61" filename="cnn_ap_type/max_pool_2.cpp" linenumber="23" name="icmp_ln23" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="icmp_ln23_fu_315_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="63" filename="cnn_ap_type/max_pool_2.cpp" linenumber="23" name="mpc" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="mpc_fu_321_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="67" filename="cnn_ap_type/max_pool_2.cpp" linenumber="27" name="j" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="j_fu_327_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="68" filename="cnn_ap_type/max_pool_2.cpp" linenumber="29" name="zext_ln1494_1" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="zext_ln1494_1_fu_332_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="69" filename="cnn_ap_type/max_pool_2.cpp" linenumber="29" name="add_ln1494" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="add_ln1494_fu_336_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="70" filename="cnn_ap_type/max_pool_2.cpp" linenumber="29" name="tmp_8_cast" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="tmp_8_cast_fu_341_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="71" filename="cnn_ap_type/max_pool_2.cpp" linenumber="29" name="add_ln1494_1" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="add_ln1494_1_fu_349_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="72" filename="cnn_ap_type/max_pool_2.cpp" linenumber="29" name="zext_ln1494_2" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="zext_ln1494_2_fu_354_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="75" filename="cnn_ap_type/max_pool_2.cpp" linenumber="29" name="icmp_ln1494" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="icmp_ln1494_fu_359_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="76" filename="cnn_ap_type/max_pool_2.cpp" linenumber="29" name="select_ln29" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="select_ln29_fu_365_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="82" filename="cnn_ap_type/max_pool_2.cpp" linenumber="36" name="zext_ln203_2" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="zext_ln203_2_fu_284_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="83" filename="cnn_ap_type/max_pool_2.cpp" linenumber="36" name="add_ln203_1" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="add_ln203_1_fu_288_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="84" filename="cnn_ap_type/max_pool_2.cpp" linenumber="36" name="tmp_6_cast" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="tmp_6_cast_fu_293_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="85" filename="cnn_ap_type/max_pool_2.cpp" linenumber="36" name="add_ln203_2" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="add_ln203_2_fu_301_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="86" filename="cnn_ap_type/max_pool_2.cpp" linenumber="36" name="zext_ln203_3" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="zext_ln203_3_fu_306_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="56" filename="cnn_ap_type/flat.cpp" linenumber="6" name="icmp_ln6" contextFuncName="flat" moduleName="flat" rtlName="icmp_ln6_fu_1034_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="58" filename="cnn_ap_type/flat.cpp" linenumber="6" name="r" contextFuncName="flat" moduleName="flat" rtlName="r_fu_1040_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="63" filename="cnn_ap_type/flat.cpp" linenumber="15" name="i" contextFuncName="flat" moduleName="flat" rtlName="i_fu_1046_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="64" filename="cnn_ap_type/flat.cpp" linenumber="14" name="zext_ln203_6" contextFuncName="flat" moduleName="flat" rtlName="zext_ln203_6_fu_1052_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="65" filename="cnn_ap_type/flat.cpp" linenumber="14" name="tmp_s" contextFuncName="flat" moduleName="flat" rtlName="tmp_s_fu_1056_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="66" filename="cnn_ap_type/flat.cpp" linenumber="14" name="zext_ln203_7" contextFuncName="flat" moduleName="flat" rtlName="zext_ln203_7_fu_1064_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="67" filename="cnn_ap_type/flat.cpp" linenumber="14" name="add_ln203" contextFuncName="flat" moduleName="flat" rtlName="add_ln203_fu_1068_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="72" filename="cnn_ap_type/flat.cpp" linenumber="9" name="icmp_ln9" contextFuncName="flat" moduleName="flat" rtlName="icmp_ln9_fu_1074_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="74" filename="cnn_ap_type/flat.cpp" linenumber="9" name="c" contextFuncName="flat" moduleName="flat" rtlName="c_fu_1080_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="79" filename="cnn_ap_type/flat.cpp" linenumber="15" name="add_ln15" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_fu_1086_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="80" filename="cnn_ap_type/flat.cpp" linenumber="14" name="zext_ln203_8" contextFuncName="flat" moduleName="flat" rtlName="zext_ln203_8_fu_1092_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="81" filename="cnn_ap_type/flat.cpp" linenumber="14" name="add_ln203_3" contextFuncName="flat" moduleName="flat" rtlName="add_ln203_3_fu_1096_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="82" filename="cnn_ap_type/flat.cpp" linenumber="12" name="tmp_18_cast" contextFuncName="flat" moduleName="flat" rtlName="tmp_18_cast_fu_1101_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="87" filename="cnn_ap_type/flat.cpp" linenumber="12" name="icmp_ln12" contextFuncName="flat" moduleName="flat" rtlName="icmp_ln12_fu_1109_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="89" filename="cnn_ap_type/flat.cpp" linenumber="12" name="f" contextFuncName="flat" moduleName="flat" rtlName="f_fu_1115_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="93" filename="cnn_ap_type/flat.cpp" linenumber="14" name="zext_ln203_9" contextFuncName="flat" moduleName="flat" rtlName="zext_ln203_9_fu_1121_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="94" filename="cnn_ap_type/flat.cpp" linenumber="14" name="add_ln203_4" contextFuncName="flat" moduleName="flat" rtlName="add_ln203_4_fu_1125_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="95" filename="cnn_ap_type/flat.cpp" linenumber="14" name="zext_ln203_10" contextFuncName="flat" moduleName="flat" rtlName="zext_ln203_10_fu_1130_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="98" filename="cnn_ap_type/flat.cpp" linenumber="14" name="tmp_1" contextFuncName="flat" moduleName="flat" rtlName="tmp_1_fu_1135_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="99" filename="cnn_ap_type/flat.cpp" linenumber="14" name="trunc_ln203" contextFuncName="flat" moduleName="flat" rtlName="trunc_ln203_fu_1145_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="100" filename="cnn_ap_type/flat.cpp" linenumber="14" name="zext_ln203" contextFuncName="flat" moduleName="flat" rtlName="zext_ln203_fu_1149_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="303" filename="cnn_ap_type/flat.cpp" linenumber="15" name="add_ln15_1" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_1_fu_1203_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="156" filename="cnn_ap_type/dense_1.cpp" linenumber="9" name="icmp_ln9" contextFuncName="dense_1" moduleName="dense_1" rtlName="icmp_ln9_fu_7310_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="158" filename="cnn_ap_type/dense_1.cpp" linenumber="9" name="i" contextFuncName="dense_1" moduleName="dense_1" rtlName="i_fu_7316_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="163" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln14" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln14_fu_7322_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="164" filename="cnn_ap_type/dense_1.cpp" linenumber="13" name="zext_ln13" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln13_fu_7326_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="170" filename="cnn_ap_type/dense_1.cpp" linenumber="13" name="icmp_ln13" contextFuncName="dense_1" moduleName="dense_1" rtlName="icmp_ln13_fu_7638_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="176" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117" contextFuncName="dense_1" moduleName="dense_1" rtlName="grp_fu_42031_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="177" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1117" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_7nbll_U397" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="178" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1117" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_7nbll_U397" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="179" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_2" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln1117_2_fu_7648_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="181" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="lshr_ln" contextFuncName="dense_1" moduleName="dense_1" rtlName="lshr_ln_fu_8776_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="182" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1116_8" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln1116_8_fu_8786_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="183" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="trunc_ln1116" contextFuncName="dense_1" moduleName="dense_1" rtlName="trunc_ln1116_fu_7652_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="184" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1116" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln1116_fu_7656_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="285" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_6" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_5032_14_1_1_U259" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="289" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1192" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_14bgk_U447" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="290" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="shl_ln" contextFuncName="dense_1" moduleName="dense_1" rtlName="shl_ln_fu_9135_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="292" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1192" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_14bgk_U447" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="293" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_40" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_40_fu_9147_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="294" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="trunc_ln4" contextFuncName="dense_1" moduleName="dense_1" rtlName="trunc_ln4_fu_9154_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="295" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_42" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_42_fu_9163_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="296" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_44" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_44_fu_9170_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="297" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln415" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln415_fu_9177_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="298" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln415" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln415_fu_9181_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="299" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_46" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_46_fu_9187_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="300" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln416_8" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln416_8_fu_9195_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="301" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln416" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln416_fu_9201_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="302" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_48" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_48_fu_9207_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="303" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_50" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_50_fu_9215_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="304" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_52" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_52_fu_9222_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="305" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln779" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln779_fu_9229_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="306" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln416_9" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln416_9_fu_9235_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="307" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln416_8" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln416_8_fu_9241_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="308" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln416" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln416_fu_9247_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="309" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln416_50" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln416_50_fu_9253_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="310" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln781" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln781_fu_9259_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="311" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_fu_9265_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="312" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln785" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln785_fu_9271_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="313" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_3" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_3_fu_9277_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="314" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln785" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln785_fu_9283_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="315" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_fu_9289_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="316" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln786" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln786_fu_9295_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="317" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln786_5" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln786_5_fu_9301_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="318" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_50" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_50_fu_9307_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="319" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_10" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_10_fu_9313_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="320" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_11" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_11_fu_9319_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="321" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_12" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_12_fu_9325_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="323" filename="cnn_ap_type/dense_1.cpp" linenumber="13" name="or_ln13" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln13_fu_7710_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="324" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_3" contextFuncName="dense_1" moduleName="dense_1" rtlName="grp_fu_42039_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="325" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1117_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_7nbll_U398" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="326" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1117_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_7nbll_U398" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="327" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_4" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln1117_4_fu_7720_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="329" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln1116" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln1116_fu_7724_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="330" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1116_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln1116_1_fu_7730_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="431" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_s" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_5032_14_1_1_U260" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="435" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1192_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_9skbM_U448" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="436" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_11" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_11_fu_9338_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="437" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln388_5" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln388_5_fu_9346_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="438" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_14" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_14_fu_9354_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="439" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="shl_ln728_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="shl_ln728_1_fu_9362_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="441" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1192_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_9skbM_U448" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="442" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_54" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_54_reg_44961" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="443" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="trunc_ln708_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="trunc_ln708_1_fu_9381_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="444" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_56" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_56_fu_9390_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="445" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_58" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_58_fu_9397_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="446" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln415_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln415_1_fu_9404_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="447" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln415_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln415_1_fu_9408_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="448" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_60" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_60_fu_9414_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="449" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln416" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln416_fu_9422_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="450" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln416_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln416_1_fu_9428_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="451" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_62" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_62_reg_44979" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="452" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_64" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_64_reg_44984" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="453" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_66" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_66_fu_9449_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="454" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln779_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln779_1_fu_9456_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="455" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln416_10" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln416_10_fu_9462_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="456" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln416_9" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln416_9_fu_9468_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="457" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln416_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln416_1_fu_9474_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="458" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln416_51" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln416_51_fu_9480_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="459" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln781_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln781_1_fu_12486_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="460" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_4" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_4_fu_12490_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="461" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln785_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln785_1_fu_12494_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="462" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_5" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_5_fu_12499_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="463" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln785_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln785_1_fu_12504_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="464" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_1_fu_9486_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="465" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln786_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln786_1_fu_12510_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="466" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln786_6" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln786_6_fu_12515_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="467" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_51" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_51_fu_12521_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="468" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_13" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_13_fu_12526_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="469" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_14" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_14_fu_12532_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="470" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_15" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_15_fu_12537_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="471" filename="cnn_ap_type/dense_1.cpp" linenumber="13" name="add_ln13" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln13_fu_7784_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="472" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_5" contextFuncName="dense_1" moduleName="dense_1" rtlName="grp_fu_42047_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="473" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1117_2" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_7nbll_U399" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="474" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1117_2" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_7nbll_U399" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="475" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_6" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln1117_6_fu_9002_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="477" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="lshr_ln1116_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="lshr_ln1116_1_reg_43688" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="478" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1116_9" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_2_fu_9495_p51" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="479" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1116" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln1116_fu_9006_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="480" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1116_2" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln1116_2_fu_9011_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="581" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_2" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_5032_14_1_1_U261" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="585" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1192_2" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_9skbM_U449" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="586" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_15" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_15_fu_12550_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="587" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln388_6" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln388_6_fu_12557_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="588" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_16" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_16_fu_12564_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="589" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="shl_ln728_2" contextFuncName="dense_1" moduleName="dense_1" rtlName="shl_ln728_2_fu_12572_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="591" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1192_2" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_9skbM_U449" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="592" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_68" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_68_fu_12584_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="593" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="trunc_ln708_2" contextFuncName="dense_1" moduleName="dense_1" rtlName="trunc_ln708_2_fu_12591_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="594" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_70" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_70_fu_12600_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="595" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_72" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_72_fu_12607_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="596" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln415_2" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln415_2_fu_12614_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="597" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln415_2" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln415_2_fu_12618_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="598" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_74" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_74_fu_12624_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="599" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln416_11" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln416_11_fu_12632_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="600" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln416_2" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln416_2_fu_12638_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="601" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_76" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_76_fu_12644_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="602" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_78" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_78_fu_12652_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="603" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_80" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_80_fu_12659_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="604" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln779_2" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln779_2_fu_12666_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="605" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln416_12" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln416_12_fu_12672_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="606" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln416_10" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln416_10_fu_12678_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="607" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln416_2" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln416_2_fu_12684_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="608" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln416_52" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln416_52_fu_12690_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="609" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln781_2" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln781_2_fu_12696_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="610" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_6" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_6_fu_12702_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="611" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln785_2" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln785_2_fu_12708_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="612" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_7" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_7_fu_12714_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="613" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln785_2" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln785_2_fu_12720_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="614" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_2" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_2_fu_12726_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="615" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln786_2" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln786_2_fu_12732_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="616" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln786_7" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln786_7_fu_12738_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="617" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_52" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_52_fu_12744_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="618" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_16" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_16_fu_12750_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="619" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_17" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_17_fu_12756_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="620" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_18" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_18_fu_12762_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="621" filename="cnn_ap_type/dense_1.cpp" linenumber="13" name="add_ln13_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln13_1_fu_7804_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="622" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_7" contextFuncName="dense_1" moduleName="dense_1" rtlName="grp_fu_42054_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="623" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1117_3" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_7nbll_U400" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="624" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1117_3" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_7nbll_U400" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="625" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_8" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln1117_8_fu_9065_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="627" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="lshr_ln1116_2" contextFuncName="dense_1" moduleName="dense_1" rtlName="lshr_ln1116_2_reg_43698" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="628" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1116_10" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_4_fu_9604_p51" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="629" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1116_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln1116_1_fu_9069_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="630" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1116_3" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln1116_3_fu_9074_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="731" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_4" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_5032_14_1_1_U262" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="735" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1192_3" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_9skbM_U450" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="736" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_17" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_17_fu_12775_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="737" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln388_7" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln388_7_fu_12783_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="738" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_18" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_18_fu_12791_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="739" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="shl_ln728_3" contextFuncName="dense_1" moduleName="dense_1" rtlName="shl_ln728_3_fu_12799_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="741" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1192_3" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_9skbM_U450" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="742" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_82" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_82_reg_45571" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="743" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="trunc_ln708_3" contextFuncName="dense_1" moduleName="dense_1" rtlName="trunc_ln708_3_reg_45577" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="744" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_84" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_84_reg_45582" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="745" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_86" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_86_reg_45588" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="746" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln415_3" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln415_3_fu_15842_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="747" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln415_3" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln415_3_fu_15845_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="748" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_88" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_88_fu_15850_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="749" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln416_13" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln416_13_fu_15858_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="750" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln416_3" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln416_3_fu_15864_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="751" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_90" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_90_fu_15869_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="752" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_92" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_92_reg_45593" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="753" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_94" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_94_fu_15877_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="754" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln779_3" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln779_3_fu_15884_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="755" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln416_14" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln416_14_fu_15890_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="756" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln416_11" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln416_11_fu_15895_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="757" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln416_3" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln416_3_fu_15901_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="758" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln416_53" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln416_53_fu_15907_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="759" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln781_3" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln781_3_fu_15912_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="760" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_8" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_8_fu_15917_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="761" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln785_3" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln785_3_fu_15922_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="762" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_9" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_9_fu_15928_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="763" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln785_3" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln785_3_fu_15933_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="764" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_3" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_3_fu_15939_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="765" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln786_3" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln786_3_fu_15945_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="766" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln786_8" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln786_8_fu_15951_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="767" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_53" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_53_fu_15957_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="768" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_19" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_19_fu_15962_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="769" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_20" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_20_fu_15968_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="770" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_21" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_21_fu_15974_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="771" filename="cnn_ap_type/dense_1.cpp" linenumber="13" name="add_ln13_2" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln13_2_fu_7824_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="772" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_9" contextFuncName="dense_1" moduleName="dense_1" rtlName="grp_fu_42061_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="773" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1117_4" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_7nbll_U401" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="774" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1117_4" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_7nbll_U401" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="775" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_10" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln1117_10_fu_9710_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="777" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="lshr_ln1116_3" contextFuncName="dense_1" moduleName="dense_1" rtlName="lshr_ln1116_3_reg_43708" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="778" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1116_11" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_8_fu_12851_p51" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="779" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln1116" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln1116_fu_9714_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="780" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1116_4" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln1116_4_fu_9719_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="881" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_8" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_5032_14_1_1_U273" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="885" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1192_4" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_9skbM_U451" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="886" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_19" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_19_fu_15987_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="887" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln388_8" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln388_8_fu_15995_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="888" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_22" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_22_fu_16003_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="889" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="shl_ln728_4" contextFuncName="dense_1" moduleName="dense_1" rtlName="shl_ln728_4_fu_16011_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="891" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1192_4" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_9skbM_U451" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="892" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_96" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_96_fu_16023_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="893" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="trunc_ln708_4" contextFuncName="dense_1" moduleName="dense_1" rtlName="trunc_ln708_4_fu_16030_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="894" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_98" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_98_fu_16039_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="895" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_100" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_100_fu_16046_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="896" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln415_4" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln415_4_fu_16053_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="897" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln415_4" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln415_4_fu_16057_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="898" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_101" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_101_fu_16063_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="899" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln416_15" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln416_15_fu_16071_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="900" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln416_4" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln416_4_fu_16077_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="901" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_102" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_102_fu_16083_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="902" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_103" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_103_fu_16091_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="903" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_104" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_104_fu_16098_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="904" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln779_4" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln779_4_fu_16105_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="905" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln416_16" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln416_16_fu_16111_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="906" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln416_12" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln416_12_fu_16117_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="907" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln416_4" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln416_4_fu_16123_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="908" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln416_54" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln416_54_fu_16129_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="909" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln781_4" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln781_4_fu_16135_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="910" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_10" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_10_fu_16141_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="911" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln785_4" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln785_4_fu_16147_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="912" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_11" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_11_fu_16153_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="913" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln785_4" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln785_4_fu_16159_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="914" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_4" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_4_fu_16165_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="915" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln786_4" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln786_4_fu_16171_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="916" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln786_9" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln786_9_fu_16177_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="917" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_54" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_54_fu_16183_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="918" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_22" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_22_fu_16189_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="919" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_23" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_23_fu_16195_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="920" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_24" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_24_fu_16201_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="921" filename="cnn_ap_type/dense_1.cpp" linenumber="13" name="add_ln13_3" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln13_3_fu_7844_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="922" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_11" contextFuncName="dense_1" moduleName="dense_1" rtlName="grp_fu_42068_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="923" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1117_5" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_7nbll_U402" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="924" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1117_5" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_7nbll_U402" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="925" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_12" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln1117_12_fu_9773_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="927" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="lshr_ln1116_4" contextFuncName="dense_1" moduleName="dense_1" rtlName="lshr_ln1116_4_reg_43718" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="928" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1116_12" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_5_fu_12960_p51" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="929" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1116_2" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln1116_2_fu_9777_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="930" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1116_5" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln1116_5_fu_9782_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1031" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_5" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_5032_14_1_1_U274" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1035" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1192_5" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_9skbM_U452" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1036" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_23" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_23_fu_16207_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1037" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln388_9" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln388_9_fu_16215_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1038" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_24" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_24_fu_16223_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1039" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="shl_ln728_5" contextFuncName="dense_1" moduleName="dense_1" rtlName="shl_ln728_5_fu_19114_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1041" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1192_5" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_9skbM_U452" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1042" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_105" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_105_fu_19125_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1043" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="trunc_ln708_5" contextFuncName="dense_1" moduleName="dense_1" rtlName="trunc_ln708_5_fu_19132_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1044" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_106" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_106_fu_19141_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1045" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_107" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_107_fu_19148_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1046" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln415_5" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln415_5_fu_19155_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1047" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln415_5" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln415_5_fu_19159_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1048" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_108" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_108_fu_19165_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1049" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln416_17" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln416_17_fu_19173_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1050" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln416_5" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln416_5_fu_19179_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1051" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_109" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_109_fu_19185_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1052" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_110" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_110_fu_19193_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1053" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_111" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_111_fu_19200_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1054" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln779_5" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln779_5_fu_19207_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1055" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln416_18" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln416_18_fu_19213_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1056" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln416_13" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln416_13_fu_19219_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1057" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln416_5" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln416_5_fu_19225_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1058" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln416_55" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln416_55_fu_19231_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1059" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln781_5" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln781_5_fu_19237_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1060" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_12" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_12_fu_19243_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1061" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln785_5" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln785_5_fu_19249_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1062" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_13" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_13_fu_19255_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1063" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln785_5" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln785_5_fu_19261_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1064" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_5" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_5_fu_19267_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1065" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln786_5" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln786_5_fu_19273_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1066" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln786_10" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln786_10_fu_19279_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1067" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_55" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_55_fu_19285_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1068" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_25" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_25_fu_19291_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1069" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_26" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_26_fu_19297_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1070" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_27" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_27_fu_19303_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1071" filename="cnn_ap_type/dense_1.cpp" linenumber="13" name="add_ln13_4" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln13_4_fu_7864_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1072" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_13" contextFuncName="dense_1" moduleName="dense_1" rtlName="grp_fu_42075_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1073" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1117_6" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_7nbll_U403" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1074" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1117_6" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_7nbll_U403" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1075" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_14" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln1117_14_fu_13066_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1077" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="lshr_ln1116_5" contextFuncName="dense_1" moduleName="dense_1" rtlName="lshr_ln1116_5_reg_43728" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1078" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1116_13" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_7_fu_16234_p51" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1079" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1116_3" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln1116_3_fu_13070_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1080" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1116_6" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln1116_6_fu_13075_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1181" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_7" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_5032_14_1_1_U285" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1185" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1192_6" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_9skbM_U453" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1186" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_25" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_25_fu_19316_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1187" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln388_10" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln388_10_fu_19324_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1188" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_26" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_26_fu_19332_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1189" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="shl_ln728_6" contextFuncName="dense_1" moduleName="dense_1" rtlName="shl_ln728_6_fu_19340_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1191" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1192_6" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_9skbM_U453" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1192" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_112" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_112_reg_46245" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1193" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="trunc_ln708_6" contextFuncName="dense_1" moduleName="dense_1" rtlName="trunc_ln708_6_fu_19359_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1194" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_113" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_113_fu_19368_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1195" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_114" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_114_fu_19375_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1196" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln415_6" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln415_6_fu_19382_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1197" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln415_6" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln415_6_fu_19386_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1198" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_115" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_115_fu_19392_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1199" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln416_19" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln416_19_fu_19400_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1200" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln416_6" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln416_6_fu_19406_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1201" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_116" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_116_reg_46263" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1202" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_117" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_117_reg_46268" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1203" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_118" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_118_fu_19427_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1204" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln779_6" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln779_6_fu_19434_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1205" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln416_20" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln416_20_fu_19440_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1206" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln416_14" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln416_14_fu_19446_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1207" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln416_6" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln416_6_fu_19452_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1208" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln416_56" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln416_56_fu_19458_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1209" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln781_6" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln781_6_fu_19478_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1210" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_14" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_14_fu_19482_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1211" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln785_6" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln785_6_fu_19486_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1212" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_15" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_15_fu_19491_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1213" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln785_6" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln785_6_fu_19496_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1214" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_6" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_6_fu_19464_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1215" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln786_6" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln786_6_fu_19502_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1216" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln786_11" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln786_11_fu_19507_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1217" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_56" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_56_fu_19513_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1218" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_28" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_28_fu_19518_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1219" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_29" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_29_fu_19524_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1220" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_30" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_30_fu_19529_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1221" filename="cnn_ap_type/dense_1.cpp" linenumber="13" name="add_ln13_5" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln13_5_fu_7884_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1222" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_15" contextFuncName="dense_1" moduleName="dense_1" rtlName="grp_fu_42082_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1223" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1117_7" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_7nbll_U404" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1224" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1117_7" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_7nbll_U404" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1225" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_16" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln1117_16_fu_13129_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1227" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="lshr_ln1116_6" contextFuncName="dense_1" moduleName="dense_1" rtlName="lshr_ln1116_6_reg_43738" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1228" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1116_14" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_10_fu_16343_p51" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1229" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1116_4" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln1116_4_fu_13133_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1230" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1116_7" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln1116_7_fu_13138_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1331" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_10" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_5032_14_1_1_U286" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1335" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1192_7" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_9skbM_U454" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1336" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_27" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_27_fu_19542_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1337" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln388_11" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln388_11_fu_19549_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1338" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_30" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_30_fu_19556_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1339" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="shl_ln728_7" contextFuncName="dense_1" moduleName="dense_1" rtlName="shl_ln728_7_fu_19564_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1341" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1192_7" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_9skbM_U454" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1342" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_119" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_119_fu_19576_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1343" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="trunc_ln708_7" contextFuncName="dense_1" moduleName="dense_1" rtlName="trunc_ln708_7_fu_19583_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1344" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_120" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_120_fu_19592_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1345" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_121" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_121_fu_19599_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1346" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln415_7" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln415_7_fu_19606_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1347" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln415_7" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln415_7_fu_19610_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1348" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_122" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_122_fu_19616_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1349" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln416_21" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln416_21_fu_19624_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1350" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln416_7" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln416_7_fu_19630_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1351" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_123" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_123_fu_19636_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1352" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_124" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_124_fu_19644_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1353" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_125" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_125_fu_19651_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1354" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln779_7" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln779_7_fu_19658_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1355" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln416_22" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln416_22_fu_19664_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1356" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln416_15" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln416_15_fu_19670_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1357" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln416_7" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln416_7_fu_19676_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1358" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln416_57" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln416_57_fu_19682_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1359" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln781_7" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln781_7_fu_19688_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1360" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_16" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_16_fu_19694_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1361" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln785_7" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln785_7_fu_19700_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1362" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_17" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_17_fu_19706_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1363" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln785_7" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln785_7_fu_19712_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1364" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_7" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_7_fu_19718_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1365" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln786_7" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln786_7_fu_19724_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1366" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln786_12" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln786_12_fu_19730_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1367" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_57" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_57_fu_19736_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1368" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_31" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_31_fu_19742_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1369" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_32" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_32_fu_19748_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1370" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_33" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_33_fu_19754_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1371" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_12" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_12_fu_19760_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1372" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln388_12" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln388_12_fu_19768_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1373" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_31" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_31_fu_19776_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1374" filename="cnn_ap_type/dense_1.cpp" linenumber="13" name="add_ln13_6" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln13_6_fu_7904_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1375" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_17" contextFuncName="dense_1" moduleName="dense_1" rtlName="grp_fu_42089_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1376" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1117_8" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_7nbll_U405" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1377" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1117_8" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_7nbll_U405" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1378" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_18" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln1117_18_fu_16449_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1380" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_11" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_11_reg_43748" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1534" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1192_8" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_14bgk_U455" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1535" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="shl_ln728_8" contextFuncName="dense_1" moduleName="dense_1" rtlName="shl_ln728_8_fu_19792_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1537" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1192_8" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_14bgk_U455" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1538" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_126" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_126_reg_46786" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1539" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="trunc_ln708_8" contextFuncName="dense_1" moduleName="dense_1" rtlName="trunc_ln708_8_reg_46792" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1540" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_127" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_127_fu_19842_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1541" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_128" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_128_reg_46797" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1542" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln415_8" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln415_8_fu_19849_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1543" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln415_8" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln415_8_fu_19852_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1544" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_129" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_129_fu_19857_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1545" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln416_23" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln416_23_fu_19865_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1546" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln416_8" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln416_8_fu_19871_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1547" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_130" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_130_fu_19877_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1548" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_131" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_131_reg_46802" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1551" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_132" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_132_fu_19885_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1552" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln779_8" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln779_8_fu_19892_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1553" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln779" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln779_fu_19898_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1557" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln781_8" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln781_8_fu_19904_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1558" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_18" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_18_fu_19909_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1559" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln785_8" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln785_8_fu_19914_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1560" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_19" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_19_fu_19920_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1561" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln785_8" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln785_8_fu_19925_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1562" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_8" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_8_fu_19931_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1563" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln786_8" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln786_8_fu_19937_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1564" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln786_13" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln786_13_fu_19943_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1565" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_58" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_58_fu_19949_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1566" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_34" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_34_fu_19954_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1567" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_35" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_35_fu_19960_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1568" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_36" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_36_fu_19966_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1569" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_13" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_13_fu_19972_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1570" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln388_13" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln388_13_fu_19980_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1571" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_32" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_32_fu_19988_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1572" filename="cnn_ap_type/dense_1.cpp" linenumber="13" name="add_ln13_7" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln13_7_fu_7924_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1573" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_19" contextFuncName="dense_1" moduleName="dense_1" rtlName="grp_fu_42096_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1574" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1117_9" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_9nbml_U406" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1575" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1117_9" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_9nbml_U406" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1576" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_20" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln1117_20_fu_16453_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1578" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_12" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_12_reg_43757" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1701" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1192_9" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_14bgk_U456" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1702" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="shl_ln728_9" contextFuncName="dense_1" moduleName="dense_1" rtlName="shl_ln728_9_fu_20004_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1704" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1192_9" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_14bgk_U456" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1705" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_133" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_133_reg_47304" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1706" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="trunc_ln708_9" contextFuncName="dense_1" moduleName="dense_1" rtlName="trunc_ln708_9_fu_20023_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1707" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_134" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_134_fu_20032_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1708" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_135" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_135_fu_20039_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1709" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln415_9" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln415_9_fu_20046_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1710" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln415_9" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln415_9_fu_20050_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1711" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_136" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_136_fu_20056_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1712" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln416_24" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln416_24_fu_20064_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1713" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln416_9" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln416_9_fu_20070_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1714" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_137" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_137_reg_47321" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1715" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_138" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_138_reg_47326" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1718" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_139" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_139_fu_20092_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1719" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln779_9" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln779_9_fu_20099_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1720" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln779_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln779_1_fu_20105_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1724" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln781_9" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln781_9_fu_20112_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1725" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_20" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_20_fu_20132_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1726" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln785_9" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln785_9_fu_20136_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1727" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_21" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_21_fu_20141_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1728" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln785_9" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln785_9_fu_20146_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1729" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_9" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_9_fu_20118_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1730" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln786_9" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln786_9_fu_20152_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1731" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln786_14" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln786_14_fu_20156_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1732" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_59" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_59_fu_20162_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1733" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_37" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_37_fu_20167_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1734" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_38" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_38_fu_20173_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1735" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_39" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_39_fu_20178_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1736" filename="cnn_ap_type/dense_1.cpp" linenumber="13" name="add_ln13_8" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln13_8_fu_7944_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1737" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_21" contextFuncName="dense_1" moduleName="dense_1" rtlName="grp_fu_42103_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1738" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1117_10" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_7nbll_U407" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1739" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1117_10" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_7nbll_U407" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1740" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_22" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln1117_22_fu_19470_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1742" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_13" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_13_reg_43766" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1743" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1116_15" contextFuncName="dense_1" moduleName="dense_1" rtlName="phi_ln1116_2_fu_9839_p129" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1744" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="phi_ln1116_2" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_1287_14_1_1_U263" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1748" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1192_10" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_14bgk_U457" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1749" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_33" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_33_fu_20190_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1750" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln388_14" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln388_14_fu_20197_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1751" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_34" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_34_fu_20204_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1752" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="shl_ln728_s" contextFuncName="dense_1" moduleName="dense_1" rtlName="shl_ln728_s_fu_20212_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1754" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1192_10" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_14bgk_U457" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1755" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_140" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_140_fu_20224_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1756" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="trunc_ln708_s" contextFuncName="dense_1" moduleName="dense_1" rtlName="trunc_ln708_s_fu_20231_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1757" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_141" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_141_fu_20240_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1758" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_142" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_142_fu_20247_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1759" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln415_10" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln415_10_fu_20254_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1760" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln415_10" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln415_10_fu_20258_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1761" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_143" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_143_fu_20264_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1762" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln416_25" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln416_25_fu_20272_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1763" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln416_10" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln416_10_fu_20278_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1764" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_144" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_144_fu_20284_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1765" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_145" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_145_fu_20292_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1768" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_146" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_146_fu_20300_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1769" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln779_10" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln779_10_fu_20307_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1770" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln779_2" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln779_2_fu_20313_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1774" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln781_10" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln781_10_fu_20320_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1775" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_22" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_22_fu_20326_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1776" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln785_10" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln785_10_fu_20332_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1777" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_23" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_23_fu_20338_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1778" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln785_10" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln785_10_fu_20344_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1779" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_10" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_10_fu_20350_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1780" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln786_10" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln786_10_fu_20356_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1781" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln786_15" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln786_15_fu_20362_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1782" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_60" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_60_fu_20368_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1783" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_40" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_40_fu_20374_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1784" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_41" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_41_fu_20380_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1785" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_42" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_42_fu_20386_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1786" filename="cnn_ap_type/dense_1.cpp" linenumber="13" name="add_ln13_9" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln13_9_fu_7964_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1787" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_23" contextFuncName="dense_1" moduleName="dense_1" rtlName="grp_fu_42110_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1788" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1117_11" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_7nbll_U408" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1789" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1117_11" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_7nbll_U408" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1790" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_24" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln1117_24_fu_19474_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1792" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_14" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_14_reg_43776" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1793" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1116_16" contextFuncName="dense_1" moduleName="dense_1" rtlName="phi_ln1116_3_fu_10104_p129" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1794" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="phi_ln1116_3" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_1287_14_1_1_U264" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1798" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1192_11" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_14bgk_U458" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1799" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_35" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_35_fu_20399_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1800" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln388_15" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln388_15_fu_20407_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1801" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_38" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_38_fu_20415_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1802" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="shl_ln728_10" contextFuncName="dense_1" moduleName="dense_1" rtlName="shl_ln728_10_fu_20423_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1804" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1192_11" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_14bgk_U458" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1805" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_147" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_147_reg_47833" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1806" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="trunc_ln708_10" contextFuncName="dense_1" moduleName="dense_1" rtlName="trunc_ln708_10_reg_47839" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1807" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_148" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_148_fu_20473_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1808" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_149" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_149_reg_47844" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1809" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln415_11" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln415_11_fu_20480_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1810" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln415_11" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln415_11_fu_20483_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1811" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_150" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_150_fu_20488_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1812" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln416_26" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln416_26_fu_20496_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1813" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln416_11" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln416_11_fu_20502_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1814" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_151" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_151_fu_20508_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1815" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_152" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_152_reg_47849" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1818" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_153" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_153_fu_20516_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1819" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln779_11" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln779_11_fu_20523_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1820" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln779_3" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln779_3_fu_20529_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1824" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln781_11" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln781_11_fu_20535_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1825" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_24" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_24_fu_20540_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1826" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln785_11" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln785_11_fu_20545_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1827" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_25" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_25_fu_20551_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1828" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln785_11" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln785_11_fu_20556_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1829" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_11" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_11_fu_20562_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1830" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln786_11" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln786_11_fu_20568_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1831" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln786_16" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln786_16_fu_20574_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1832" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_61" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_61_fu_20580_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1833" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_43" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_43_fu_20585_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1834" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_44" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_44_fu_20591_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1835" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_45" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_45_fu_20597_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1836" filename="cnn_ap_type/dense_1.cpp" linenumber="13" name="add_ln13_10" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln13_10_fu_7984_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1837" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_25" contextFuncName="dense_1" moduleName="dense_1" rtlName="grp_fu_42117_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1838" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1117_12" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_7nbll_U409" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1839" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1117_12" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_7nbll_U409" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1840" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_26" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln1117_26_fu_19834_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1842" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_15" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_15_reg_43786" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1843" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1116_17" contextFuncName="dense_1" moduleName="dense_1" rtlName="phi_ln1116_4_fu_13195_p129" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1844" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="phi_ln1116_4" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_1287_14_1_1_U275" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1848" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1192_12" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_14bgk_U459" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1849" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_39" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_39_fu_20610_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1850" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln388_16" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln388_16_fu_20618_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1851" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_40" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_40_fu_20626_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1852" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="shl_ln728_11" contextFuncName="dense_1" moduleName="dense_1" rtlName="shl_ln728_11_fu_20634_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1854" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1192_12" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_14bgk_U459" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1855" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_154" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_154_reg_48041" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1856" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="trunc_ln708_11" contextFuncName="dense_1" moduleName="dense_1" rtlName="trunc_ln708_11_fu_20653_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1857" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_155" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_155_fu_20662_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1858" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_156" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_156_fu_20669_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1859" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln415_12" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln415_12_fu_20676_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1860" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln415_12" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln415_12_fu_20680_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1861" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_157" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_157_fu_20686_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1862" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln416_27" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln416_27_fu_20694_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1863" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln416_12" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln416_12_fu_20700_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1864" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_158" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_158_reg_48058" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1865" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_159" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_159_reg_48063" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1868" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_160" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_160_fu_20722_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1869" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln779_12" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln779_12_fu_20729_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1870" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln779_4" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln779_4_fu_20735_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1874" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln781_12" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln781_12_fu_20742_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1875" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_26" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_26_fu_20762_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1876" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln785_12" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln785_12_fu_20766_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1877" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_27" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_27_fu_20771_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1878" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln785_12" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln785_12_fu_20776_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1879" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_12" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_12_fu_20748_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1880" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln786_12" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln786_12_fu_20782_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1881" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln786_17" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln786_17_fu_20786_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1882" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_62" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_62_fu_20792_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1883" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_46" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_46_fu_20797_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1884" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_47" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_47_fu_20803_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1885" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_48" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_48_fu_20808_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1886" filename="cnn_ap_type/dense_1.cpp" linenumber="13" name="add_ln13_11" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln13_11_fu_8004_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1887" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_27" contextFuncName="dense_1" moduleName="dense_1" rtlName="grp_fu_42124_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1888" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1117_13" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_7nbll_U410" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1889" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1117_13" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_7nbll_U410" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1890" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_28" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln1117_28_fu_19838_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1892" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_16" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_16_reg_43796" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1893" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1116_18" contextFuncName="dense_1" moduleName="dense_1" rtlName="phi_ln1116_5_fu_13460_p129" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1894" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="phi_ln1116_5" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_1287_14_1_1_U276" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1898" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1192_13" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_14bgk_U460" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1899" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_41" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_41_fu_20820_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1900" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln388_17" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln388_17_fu_20827_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1901" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_42" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_42_fu_20834_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1902" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="shl_ln728_12" contextFuncName="dense_1" moduleName="dense_1" rtlName="shl_ln728_12_fu_20842_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1904" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1192_13" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_14bgk_U460" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1905" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_161" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_161_fu_20854_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1906" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="trunc_ln708_12" contextFuncName="dense_1" moduleName="dense_1" rtlName="trunc_ln708_12_fu_20861_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1907" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_162" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_162_fu_20870_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1908" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_163" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_163_fu_20877_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1909" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln415_13" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln415_13_fu_20884_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1910" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln415_13" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln415_13_fu_20888_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1911" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_164" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_164_fu_20894_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1912" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln416_28" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln416_28_fu_20902_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1913" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln416_13" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln416_13_fu_20908_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1914" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_165" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_165_fu_20914_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1915" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_166" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_166_fu_20922_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1918" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_167" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_167_fu_20930_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1919" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln779_13" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln779_13_fu_20937_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1920" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln779_5" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln779_5_fu_20943_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1924" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln781_13" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln781_13_fu_20950_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1925" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_28" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_28_fu_20956_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1926" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln785_13" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln785_13_fu_20962_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1927" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_29" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_29_fu_20968_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1928" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln785_13" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln785_13_fu_20974_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1929" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_13" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_13_fu_20980_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1930" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln786_13" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln786_13_fu_20986_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1931" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln786_18" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln786_18_fu_20992_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1932" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_63" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_63_fu_20998_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1933" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_49" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_49_fu_21004_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1934" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_50" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_50_fu_21010_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1935" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_51" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_51_fu_21016_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1936" filename="cnn_ap_type/dense_1.cpp" linenumber="13" name="add_ln13_12" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln13_12_fu_8024_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1937" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_29" contextFuncName="dense_1" moduleName="dense_1" rtlName="grp_fu_42131_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1938" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1117_14" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_7nbll_U411" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1939" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1117_14" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_7nbll_U411" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1940" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_30" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln1117_30_fu_20124_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1942" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_17" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_17_reg_43806" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1943" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1116_19" contextFuncName="dense_1" moduleName="dense_1" rtlName="phi_ln1116_6_fu_16460_p129" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1944" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="phi_ln1116_6" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_1287_14_1_1_U287" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1948" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1192_14" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_14bgk_U461" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1949" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_43" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_43_fu_21029_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1950" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln388_18" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln388_18_fu_21037_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1951" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_46" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_46_fu_21045_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1952" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="shl_ln728_13" contextFuncName="dense_1" moduleName="dense_1" rtlName="shl_ln728_13_fu_21053_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1954" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1192_14" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_14bgk_U461" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1955" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_168" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_168_reg_48260" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1956" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="trunc_ln708_13" contextFuncName="dense_1" moduleName="dense_1" rtlName="trunc_ln708_13_reg_48266" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1957" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_169" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_169_fu_21103_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1958" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_170" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_170_reg_48271" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1959" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln415_14" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln415_14_fu_21110_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1960" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln415_14" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln415_14_fu_21113_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1961" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_171" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_171_fu_21118_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1962" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln416_29" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln416_29_fu_21126_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1963" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln416_14" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln416_14_fu_21132_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1964" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_172" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_172_fu_21138_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1965" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_173" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_173_reg_48276" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1968" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_174" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_174_fu_21146_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1969" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln779_14" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln779_14_fu_21153_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1970" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln779_6" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln779_6_fu_21159_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1974" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln781_14" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln781_14_fu_21165_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1975" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_30" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_30_fu_21170_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1976" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln785_14" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln785_14_fu_21175_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1977" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_31" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_31_fu_21181_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1978" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln785_14" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln785_14_fu_21186_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1979" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_14" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_14_fu_21192_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1980" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln786_14" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln786_14_fu_21198_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1981" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln786_19" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln786_19_fu_21204_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1982" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_64" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_64_fu_21210_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1983" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_52" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_52_fu_21215_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1984" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_53" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_53_fu_21221_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1985" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_54" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_54_fu_21227_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1986" filename="cnn_ap_type/dense_1.cpp" linenumber="13" name="add_ln13_13" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln13_13_fu_8044_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1987" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_31" contextFuncName="dense_1" moduleName="dense_1" rtlName="grp_fu_42138_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1988" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1117_15" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_7nbll_U412" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1989" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1117_15" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_7nbll_U412" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1990" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_32" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln1117_32_fu_20128_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1992" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_18" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_18_reg_43816" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1993" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1116_20" contextFuncName="dense_1" moduleName="dense_1" rtlName="phi_ln1116_7_fu_16725_p129" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1994" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="phi_ln1116_7" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_1287_14_1_1_U288" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1998" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1192_15" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_14bgk_U462" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="1999" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_47" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_47_fu_21240_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2000" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln388_19" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln388_19_fu_21248_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2001" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_48" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_48_fu_21256_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2002" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="shl_ln728_14" contextFuncName="dense_1" moduleName="dense_1" rtlName="shl_ln728_14_fu_21264_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2004" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1192_15" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_14bgk_U462" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2005" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_175" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_175_reg_48448" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2006" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="trunc_ln708_14" contextFuncName="dense_1" moduleName="dense_1" rtlName="trunc_ln708_14_fu_21283_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2007" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_176" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_176_fu_21292_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2008" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_177" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_177_fu_21299_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2009" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln415_15" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln415_15_fu_21306_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2010" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln415_15" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln415_15_fu_21310_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2011" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_178" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_178_fu_21316_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2012" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln416_30" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln416_30_fu_21324_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2013" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln416_15" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln416_15_fu_21330_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2014" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_179" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_179_reg_48465" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2015" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_180" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_180_reg_48470" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2018" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_181" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_181_fu_21352_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2019" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln779_15" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln779_15_fu_21359_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2020" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln779_7" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln779_7_fu_21365_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2024" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln781_15" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln781_15_fu_21372_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2025" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_32" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_32_fu_21392_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2026" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln785_15" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln785_15_fu_21396_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2027" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_33" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_33_fu_21401_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2028" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln785_15" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln785_15_fu_21406_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2029" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_15" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_15_fu_21378_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2030" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln786_15" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln786_15_fu_21412_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2031" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln786_20" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln786_20_fu_21416_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2032" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_65" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_65_fu_21422_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2033" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_55" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_55_fu_21427_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2034" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_56" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_56_fu_21433_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2035" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_57" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_57_fu_21438_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2036" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_20" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_20_fu_21443_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2037" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln388_20" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln388_20_fu_21450_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2038" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_49" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_49_fu_21457_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2039" filename="cnn_ap_type/dense_1.cpp" linenumber="13" name="add_ln13_14" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln13_14_fu_8064_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2040" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_33" contextFuncName="dense_1" moduleName="dense_1" rtlName="grp_fu_42145_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2041" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1117_16" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_9nbml_U413" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2042" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1117_16" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_9nbml_U413" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2043" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_34" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln1117_34_fu_20465_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2045" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_19" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_19_reg_43826" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2196" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1192_16" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_14bgk_U463" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2197" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="shl_ln728_15" contextFuncName="dense_1" moduleName="dense_1" rtlName="shl_ln728_15_fu_21473_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2199" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1192_16" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_14bgk_U463" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2200" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_182" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_182_fu_21485_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2201" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="trunc_ln708_15" contextFuncName="dense_1" moduleName="dense_1" rtlName="trunc_ln708_15_fu_21492_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2202" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_183" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_183_fu_21501_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2203" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_184" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_184_fu_21508_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2204" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln415_16" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln415_16_fu_21515_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2205" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln415_16" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln415_16_fu_21519_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2206" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_185" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_185_fu_21525_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2207" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln416_31" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln416_31_fu_21533_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2208" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln416_16" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln416_16_fu_21539_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2209" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_186" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_186_fu_21545_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2210" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_187" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_187_fu_21553_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2213" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_188" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_188_fu_21561_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2214" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln779_16" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln779_16_fu_21568_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2215" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln779_8" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln779_8_fu_21574_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2219" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln781_16" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln781_16_fu_21581_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2220" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_34" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_34_fu_21587_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2221" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln785_16" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln785_16_fu_21593_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2222" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_35" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_35_fu_21599_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2223" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln785_16" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln785_16_fu_21605_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2224" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_16" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_16_fu_21611_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2225" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln786_16" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln786_16_fu_21617_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2226" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln786_21" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln786_21_fu_21623_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2227" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_66" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_66_fu_21629_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2228" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_58" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_58_fu_21635_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2229" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_59" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_59_fu_21641_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2230" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_60" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_60_fu_21647_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2231" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_21" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_21_fu_21653_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2232" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln388_21" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln388_21_fu_21661_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2233" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_50" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_50_fu_21669_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2234" filename="cnn_ap_type/dense_1.cpp" linenumber="13" name="add_ln13_15" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln13_15_fu_8084_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2235" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_35" contextFuncName="dense_1" moduleName="dense_1" rtlName="grp_fu_42152_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2236" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1117_17" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_9nbml_U414" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2237" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1117_17" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_9nbml_U414" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2238" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_36" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln1117_36_fu_20469_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2240" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_20" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_20_reg_43835" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2360" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1192_17" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_14bgk_U464" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2361" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="shl_ln728_16" contextFuncName="dense_1" moduleName="dense_1" rtlName="shl_ln728_16_fu_21685_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2363" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1192_17" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_14bgk_U464" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2364" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_189" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_189_reg_48507" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2365" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="trunc_ln708_16" contextFuncName="dense_1" moduleName="dense_1" rtlName="trunc_ln708_16_reg_48513" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2366" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_190" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_190_fu_21727_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2367" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_191" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_191_reg_48518" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2368" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln415_17" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln415_17_fu_21734_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2369" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln415_17" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln415_17_fu_21737_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2370" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_192" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_192_fu_21742_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2371" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln416_32" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln416_32_fu_21750_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2372" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln416_17" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln416_17_fu_21756_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2373" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_193" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_193_fu_21762_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2374" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_194" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_194_reg_48523" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2377" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_195" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_195_fu_21770_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2378" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln779_17" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln779_17_fu_21777_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2379" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln779_9" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln779_9_fu_21783_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2383" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln781_17" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln781_17_fu_21789_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2384" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_36" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_36_fu_21794_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2385" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln785_17" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln785_17_fu_21799_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2386" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_37" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_37_fu_21805_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2387" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln785_17" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln785_17_fu_21810_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2388" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_17" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_17_fu_21816_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2389" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln786_17" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln786_17_fu_21822_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2390" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln786_22" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln786_22_fu_21828_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2391" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_67" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_67_fu_21834_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2392" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_61" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_61_fu_21839_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2393" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_62" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_62_fu_21845_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2394" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_63" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_63_fu_21851_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2395" filename="cnn_ap_type/dense_1.cpp" linenumber="13" name="add_ln13_16" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln13_16_fu_8104_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2396" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_37" contextFuncName="dense_1" moduleName="dense_1" rtlName="grp_fu_42159_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2397" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1117_18" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_7nbll_U415" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2398" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1117_18" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_7nbll_U415" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2399" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_38" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln1117_38_fu_20754_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2401" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_21" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_21_reg_43844" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2402" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1116_21" contextFuncName="dense_1" moduleName="dense_1" rtlName="phi_ln1116_s_fu_10369_p129" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2403" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="phi_ln1116_s" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_1287_14_1_1_U265" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2407" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1192_18" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_14bgk_U465" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2408" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_51" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_51_fu_21864_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2409" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln388_22" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln388_22_fu_21872_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2410" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_55" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_55_fu_21880_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2411" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="shl_ln728_17" contextFuncName="dense_1" moduleName="dense_1" rtlName="shl_ln728_17_fu_21888_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2413" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1192_18" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_14bgk_U465" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2414" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_196" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_196_reg_48535" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2415" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="trunc_ln708_17" contextFuncName="dense_1" moduleName="dense_1" rtlName="trunc_ln708_17_fu_21907_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2416" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_197" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_197_fu_21916_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2417" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_198" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_198_fu_21923_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2418" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln415_18" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln415_18_fu_21930_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2419" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln415_18" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln415_18_fu_21934_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2420" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_199" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_199_fu_21940_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2421" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln416_33" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln416_33_fu_21948_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2422" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln416_18" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln416_18_fu_21954_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2423" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_200" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_200_reg_48552" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2424" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_201" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_201_reg_48557" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2427" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_202" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_202_fu_21976_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2428" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln779_18" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln779_18_fu_21983_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2429" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln779_10" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln779_10_fu_21989_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2433" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln781_18" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln781_18_fu_21996_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2434" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_38" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_38_fu_22016_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2435" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln785_18" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln785_18_fu_22020_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2436" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_39" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_39_fu_22025_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2437" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln785_18" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln785_18_fu_22030_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2438" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_18" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_18_fu_22002_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2439" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln786_18" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln786_18_fu_22036_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2440" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln786_23" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln786_23_fu_22040_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2441" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_68" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_68_fu_22046_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2442" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_64" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_64_fu_22051_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2443" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_65" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_65_fu_22057_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2444" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_66" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_66_fu_22062_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2445" filename="cnn_ap_type/dense_1.cpp" linenumber="13" name="add_ln13_17" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln13_17_fu_8124_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2446" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_39" contextFuncName="dense_1" moduleName="dense_1" rtlName="grp_fu_42166_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2447" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1117_19" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_7nbll_U416" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2448" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1117_19" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_7nbll_U416" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2449" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_40" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln1117_40_fu_20758_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2451" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_22" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_22_reg_43854" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2452" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1116_22" contextFuncName="dense_1" moduleName="dense_1" rtlName="phi_ln1116_10_fu_10634_p129" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2453" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="phi_ln1116_10" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_1287_14_1_1_U266" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2457" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1192_19" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_14bgk_U466" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2458" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_56" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_56_fu_22074_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2459" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln388_23" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln388_23_fu_22081_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2460" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_57" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_57_fu_22088_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2461" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="shl_ln728_18" contextFuncName="dense_1" moduleName="dense_1" rtlName="shl_ln728_18_fu_22096_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2463" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1192_19" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_14bgk_U466" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2464" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_203" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_203_fu_22108_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2465" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="trunc_ln708_18" contextFuncName="dense_1" moduleName="dense_1" rtlName="trunc_ln708_18_fu_22115_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2466" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_204" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_204_fu_22124_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2467" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_205" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_205_fu_22131_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2468" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln415_19" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln415_19_fu_22138_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2469" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln415_19" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln415_19_fu_22142_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2470" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_206" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_206_fu_22148_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2471" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln416_34" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln416_34_fu_22156_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2472" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln416_19" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln416_19_fu_22162_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2473" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_207" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_207_fu_22168_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2474" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_208" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_208_fu_22176_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2477" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_209" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_209_fu_22184_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2478" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln779_19" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln779_19_fu_22191_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2479" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln779_11" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln779_11_fu_22197_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2483" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln781_19" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln781_19_fu_22204_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2484" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_40" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_40_fu_22210_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2485" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln785_19" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln785_19_fu_22216_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2486" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_41" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_41_fu_22222_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2487" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln785_19" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln785_19_fu_22228_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2488" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_19" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_19_fu_22234_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2489" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln786_19" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln786_19_fu_22240_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2490" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln786_24" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln786_24_fu_22246_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2491" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_69" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_69_fu_22252_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2492" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_67" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_67_fu_22258_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2493" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_68" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_68_fu_22264_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2494" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_69" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_69_fu_22270_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2495" filename="cnn_ap_type/dense_1.cpp" linenumber="13" name="add_ln13_18" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln13_18_fu_8144_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2496" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_41" contextFuncName="dense_1" moduleName="dense_1" rtlName="grp_fu_42173_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2497" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1117_20" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_7nbll_U417" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2498" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1117_20" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_7nbll_U417" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2499" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_42" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln1117_42_fu_21095_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2501" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_23" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_23_reg_43864" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2502" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1116_23" contextFuncName="dense_1" moduleName="dense_1" rtlName="phi_ln1116_11_fu_13725_p129" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2503" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="phi_ln1116_11" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_1287_14_1_1_U277" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2507" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1192_20" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_14bgk_U467" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2508" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_58" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_58_fu_22283_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2509" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln388_24" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln388_24_fu_22291_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2510" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_59" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_59_fu_22299_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2511" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="shl_ln728_19" contextFuncName="dense_1" moduleName="dense_1" rtlName="shl_ln728_19_fu_22307_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2513" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1192_20" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_14bgk_U467" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2514" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_210" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_210_reg_48594" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2515" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="trunc_ln708_19" contextFuncName="dense_1" moduleName="dense_1" rtlName="trunc_ln708_19_reg_48600" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2516" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_211" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_211_fu_22357_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2517" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_212" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_212_reg_48605" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2518" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln415_20" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln415_20_fu_22364_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2519" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln415_20" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln415_20_fu_22367_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2520" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_213" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_213_fu_22372_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2521" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln416_35" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln416_35_fu_22380_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2522" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln416_20" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln416_20_fu_22386_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2523" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_214" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_214_fu_22392_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2524" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_215" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_215_reg_48610" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2527" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_216" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_216_fu_22400_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2528" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln779_20" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln779_20_fu_22407_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2529" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln779_12" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln779_12_fu_22413_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2533" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln781_20" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln781_20_fu_22419_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2534" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_42" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_42_fu_22424_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2535" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln785_20" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln785_20_fu_22429_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2536" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_43" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_43_fu_22435_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2537" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln785_20" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln785_20_fu_22440_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2538" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_20" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_20_fu_22446_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2539" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln786_20" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln786_20_fu_22452_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2540" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln786_25" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln786_25_fu_22458_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2541" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_70" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_70_fu_22464_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2542" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_70" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_70_fu_22469_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2543" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_71" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_71_fu_22475_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2544" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_72" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_72_fu_22481_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2545" filename="cnn_ap_type/dense_1.cpp" linenumber="13" name="add_ln13_19" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln13_19_fu_8164_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2546" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_43" contextFuncName="dense_1" moduleName="dense_1" rtlName="grp_fu_42180_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2547" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1117_21" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_7nbll_U418" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2548" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1117_21" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_7nbll_U418" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2549" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_44" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln1117_44_fu_21099_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2551" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_24" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_24_reg_43874" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2552" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1116_24" contextFuncName="dense_1" moduleName="dense_1" rtlName="phi_ln1116_12_fu_13990_p129" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2553" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="phi_ln1116_12" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_1287_14_1_1_U278" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2557" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1192_21" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_14bgk_U468" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2558" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_60" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_60_fu_22494_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2559" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln388_25" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln388_25_fu_22502_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2560" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_61" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_61_fu_22510_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2561" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="shl_ln728_20" contextFuncName="dense_1" moduleName="dense_1" rtlName="shl_ln728_20_fu_22518_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2563" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1192_21" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_14bgk_U468" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2564" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_217" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_217_reg_48632" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2565" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="trunc_ln708_20" contextFuncName="dense_1" moduleName="dense_1" rtlName="trunc_ln708_20_fu_22537_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2566" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_218" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_218_fu_22546_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2567" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_219" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_219_fu_22553_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2568" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln415_21" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln415_21_fu_22560_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2569" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln415_21" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln415_21_fu_22564_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2570" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_220" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_220_fu_22570_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2571" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln416_36" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln416_36_fu_22578_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2572" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln416_21" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln416_21_fu_22584_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2573" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_221" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_221_reg_48649" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2574" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_222" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_222_reg_48654" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2577" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_223" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_223_fu_22606_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2578" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln779_21" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln779_21_fu_22613_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2579" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln779_13" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln779_13_fu_22619_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2583" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln781_21" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln781_21_fu_22626_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2584" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_44" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_44_fu_22646_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2585" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln785_21" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln785_21_fu_22650_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2586" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_45" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_45_fu_22655_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2587" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln785_21" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln785_21_fu_22660_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2588" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_21" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_21_fu_22632_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2589" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln786_21" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln786_21_fu_22666_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2590" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln786_26" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln786_26_fu_22670_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2591" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_71" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_71_fu_22676_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2592" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_73" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_73_fu_22681_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2593" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_74" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_74_fu_22687_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2594" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_75" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_75_fu_22692_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2595" filename="cnn_ap_type/dense_1.cpp" linenumber="13" name="add_ln13_20" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln13_20_fu_8184_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2596" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_45" contextFuncName="dense_1" moduleName="dense_1" rtlName="grp_fu_42187_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2597" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1117_22" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_7nbll_U419" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2598" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1117_22" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_7nbll_U419" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2599" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_46" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln1117_46_fu_21384_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2601" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_25" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_25_reg_43884" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2602" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1116_25" contextFuncName="dense_1" moduleName="dense_1" rtlName="phi_ln1116_13_fu_16990_p129" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2603" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="phi_ln1116_13" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_1287_14_1_1_U289" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2607" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1192_22" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_14bgk_U469" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2608" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_62" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_62_fu_22704_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2609" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln388_26" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln388_26_fu_22711_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2610" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_63" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_63_fu_22718_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2611" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="shl_ln728_21" contextFuncName="dense_1" moduleName="dense_1" rtlName="shl_ln728_21_fu_22726_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2613" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1192_22" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_14bgk_U469" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2614" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_224" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_224_fu_22738_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2615" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="trunc_ln708_21" contextFuncName="dense_1" moduleName="dense_1" rtlName="trunc_ln708_21_fu_22745_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2616" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_225" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_225_fu_22754_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2617" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_226" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_226_fu_22761_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2618" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln415_22" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln415_22_fu_22768_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2619" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln415_22" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln415_22_fu_22772_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2620" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_227" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_227_fu_22778_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2621" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln416_37" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln416_37_fu_22786_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2622" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln416_22" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln416_22_fu_22792_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2623" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_228" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_228_fu_22798_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2624" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_229" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_229_fu_22806_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2627" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_230" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_230_fu_22814_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2628" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln779_22" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln779_22_fu_22821_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2629" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln779_14" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln779_14_fu_22827_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2633" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln781_22" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln781_22_fu_22834_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2634" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_46" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_46_fu_22840_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2635" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln785_22" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln785_22_fu_22846_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2636" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_47" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_47_fu_22852_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2637" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln785_22" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln785_22_fu_22858_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2638" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_22" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_22_fu_22864_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2639" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln786_22" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln786_22_fu_22870_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2640" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln786_27" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln786_27_fu_22876_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2641" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_72" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_72_fu_22882_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2642" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_76" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_76_fu_22888_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2643" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_77" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_77_fu_22894_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2644" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_78" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_78_fu_22900_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2645" filename="cnn_ap_type/dense_1.cpp" linenumber="13" name="add_ln13_21" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln13_21_fu_8204_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2646" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_47" contextFuncName="dense_1" moduleName="dense_1" rtlName="grp_fu_42194_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2647" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1117_23" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_7nbll_U420" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2648" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1117_23" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_7nbll_U420" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2649" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_48" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln1117_48_fu_21388_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2651" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_26" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_26_reg_43894" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2652" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1116_26" contextFuncName="dense_1" moduleName="dense_1" rtlName="phi_ln1116_14_fu_17255_p129" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2653" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="phi_ln1116_14" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_1287_14_1_1_U290" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2657" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1192_23" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_14bgk_U470" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2658" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_64" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_64_fu_22913_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2659" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln388_27" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln388_27_fu_22921_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2660" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_65" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_65_fu_22929_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2661" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="shl_ln728_22" contextFuncName="dense_1" moduleName="dense_1" rtlName="shl_ln728_22_fu_22937_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2663" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1192_23" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_14bgk_U470" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2664" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_231" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_231_reg_48691" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2665" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="trunc_ln708_22" contextFuncName="dense_1" moduleName="dense_1" rtlName="trunc_ln708_22_reg_48697" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2666" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_232" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_232_fu_22979_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2667" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_233" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_233_reg_48702" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2668" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln415_23" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln415_23_fu_22986_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2669" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln415_23" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln415_23_fu_22989_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2670" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_234" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_234_fu_22994_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2671" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln416_38" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln416_38_fu_23002_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2672" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln416_23" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln416_23_fu_23008_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2673" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_235" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_235_fu_23014_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2674" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_236" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_236_reg_48707" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2677" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_237" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_237_fu_23022_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2678" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln779_23" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln779_23_fu_23029_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2679" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln779_15" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln779_15_fu_23035_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2683" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln781_23" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln781_23_fu_23041_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2684" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_48" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_48_fu_23046_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2685" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln785_23" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln785_23_fu_23051_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2686" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_49" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_49_fu_23057_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2687" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln785_23" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln785_23_fu_23062_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2688" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_23" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_23_fu_23068_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2689" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln786_23" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln786_23_fu_23074_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2690" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln786_28" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln786_28_fu_23080_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2691" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_73" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_73_fu_23086_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2692" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_79" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_79_fu_23091_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2693" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_80" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_80_fu_23097_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2694" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_81" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_81_fu_23103_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2695" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_28" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_28_fu_23109_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2696" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln388_28" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln388_28_fu_23117_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2697" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_66" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_66_fu_23125_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2698" filename="cnn_ap_type/dense_1.cpp" linenumber="13" name="add_ln13_22" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln13_22_fu_8224_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2699" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_49" contextFuncName="dense_1" moduleName="dense_1" rtlName="grp_fu_42201_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2700" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1117_24" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_9nbml_U421" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2701" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1117_24" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_9nbml_U421" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2702" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_50" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln1117_50_fu_8234_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2704" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_27" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_27_reg_43904" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2852" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1192_24" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_14bgk_U471" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2853" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="shl_ln728_23" contextFuncName="dense_1" moduleName="dense_1" rtlName="shl_ln728_23_fu_23141_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2855" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1192_24" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_14bgk_U471" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2856" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_238" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_238_reg_48719" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2857" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="trunc_ln708_23" contextFuncName="dense_1" moduleName="dense_1" rtlName="trunc_ln708_23_fu_23160_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2858" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_239" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_239_fu_23169_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2859" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_240" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_240_fu_23176_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2860" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln415_24" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln415_24_fu_23183_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2861" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln415_24" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln415_24_fu_23187_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2862" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_241" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_241_fu_23193_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2863" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln416_39" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln416_39_fu_23201_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2864" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln416_24" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln416_24_fu_23207_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2865" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_242" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_242_reg_48736" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2866" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_243" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_243_reg_48741" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2869" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_244" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_244_fu_23229_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2870" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln779_24" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln779_24_fu_23236_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2871" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln779_16" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln779_16_fu_23242_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2875" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln781_24" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln781_24_fu_23249_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2876" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_50" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_50_fu_23269_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2877" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln785_24" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln785_24_fu_23273_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2878" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_51" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_51_fu_23278_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2879" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln785_24" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln785_24_fu_23283_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2880" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_24" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_24_fu_23255_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2881" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln786_24" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln786_24_fu_23289_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2882" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln786_29" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln786_29_fu_23293_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2883" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_74" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_74_fu_23299_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2884" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_82" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_82_fu_23304_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2885" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_83" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_83_fu_23310_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2886" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_84" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_84_fu_23315_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2887" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_29" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_29_fu_23320_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2888" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln388_29" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln388_29_fu_23327_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2889" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_67" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_67_fu_23334_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2890" filename="cnn_ap_type/dense_1.cpp" linenumber="13" name="add_ln13_23" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln13_23_fu_8248_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2891" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_51" contextFuncName="dense_1" moduleName="dense_1" rtlName="grp_fu_42209_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2892" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1117_25" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_9nbml_U422" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2893" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1117_25" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_9nbml_U422" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2894" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_52" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln1117_52_fu_8258_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="2896" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_28" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_28_reg_43913" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3013" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1192_25" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_14bgk_U472" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3014" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="shl_ln728_24" contextFuncName="dense_1" moduleName="dense_1" rtlName="shl_ln728_24_fu_23350_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3016" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1192_25" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_14bgk_U472" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3017" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_245" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_245_fu_23362_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3018" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="trunc_ln708_24" contextFuncName="dense_1" moduleName="dense_1" rtlName="trunc_ln708_24_fu_23369_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3019" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_246" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_246_fu_23378_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3020" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_247" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_247_fu_23385_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3021" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln415_25" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln415_25_fu_23392_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3022" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln415_25" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln415_25_fu_23396_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3023" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_248" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_248_fu_23402_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3024" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln416_40" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln416_40_fu_23410_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3025" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln416_25" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln416_25_fu_23416_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3026" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_249" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_249_fu_23422_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3027" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_250" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_250_fu_23430_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3030" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_251" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_251_fu_23438_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3031" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln779_25" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln779_25_fu_23445_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3032" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln779_17" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln779_17_fu_23451_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3036" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln781_25" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln781_25_fu_23458_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3037" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_52" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_52_fu_23464_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3038" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln785_25" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln785_25_fu_23470_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3039" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_53" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_53_fu_23476_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3040" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln785_25" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln785_25_fu_23482_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3041" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_25" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_25_fu_23488_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3042" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln786_25" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln786_25_fu_23494_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3043" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln786_30" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln786_30_fu_23500_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3044" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_75" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_75_fu_23506_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3045" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_85" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_85_fu_23512_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3046" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_86" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_86_fu_23518_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3047" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_87" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_87_fu_23524_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3048" filename="cnn_ap_type/dense_1.cpp" linenumber="13" name="add_ln13_24" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln13_24_fu_8272_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3049" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_53" contextFuncName="dense_1" moduleName="dense_1" rtlName="grp_fu_42217_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3050" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1117_26" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_7nbll_U423" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3051" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1117_26" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_7nbll_U423" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3052" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_54" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln1117_54_fu_22008_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3054" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_29" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_29_reg_43922" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3055" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1116_27" contextFuncName="dense_1" moduleName="dense_1" rtlName="phi_ln1116_17_fu_10899_p129" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3056" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="phi_ln1116_17" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_1287_14_1_1_U267" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3060" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1192_26" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_14bgk_U473" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3061" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_68" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_68_fu_23537_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3062" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln388_30" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln388_30_fu_23545_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3063" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_69" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_69_fu_23553_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3064" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="shl_ln728_25" contextFuncName="dense_1" moduleName="dense_1" rtlName="shl_ln728_25_fu_23561_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3066" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1192_26" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_14bgk_U473" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3067" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_252" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_252_reg_48778" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3068" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="trunc_ln708_25" contextFuncName="dense_1" moduleName="dense_1" rtlName="trunc_ln708_25_reg_48784" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3069" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_253" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_253_fu_23611_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3070" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_254" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_254_reg_48789" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3071" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln415_26" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln415_26_fu_23618_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3072" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln415_26" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln415_26_fu_23621_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3073" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_255" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_255_fu_23626_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3074" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln416_41" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln416_41_fu_23634_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3075" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln416_26" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln416_26_fu_23640_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3076" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_256" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_256_fu_23646_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3077" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_257" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_257_reg_48794" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3080" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_258" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_258_fu_23654_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3081" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln779_26" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln779_26_fu_23661_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3082" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln779_18" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln779_18_fu_23667_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3086" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln781_26" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln781_26_fu_23673_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3087" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_54" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_54_fu_23678_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3088" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln785_26" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln785_26_fu_23683_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3089" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_55" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_55_fu_23689_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3090" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln785_26" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln785_26_fu_23694_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3091" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_26" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_26_fu_23700_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3092" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln786_26" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln786_26_fu_23706_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3093" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln786_31" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln786_31_fu_23712_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3094" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_76" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_76_fu_23718_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3095" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_88" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_88_fu_23723_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3096" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_89" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_89_fu_23729_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3097" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_90" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_90_fu_23735_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3098" filename="cnn_ap_type/dense_1.cpp" linenumber="13" name="add_ln13_25" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln13_25_fu_8292_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3099" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_55" contextFuncName="dense_1" moduleName="dense_1" rtlName="grp_fu_42224_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3100" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1117_27" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_7nbll_U424" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3101" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1117_27" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_7nbll_U424" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3102" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_56" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln1117_56_fu_22012_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3104" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_30" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_30_reg_43932" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3105" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1116_28" contextFuncName="dense_1" moduleName="dense_1" rtlName="phi_ln1116_18_fu_11164_p129" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3106" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="phi_ln1116_18" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_1287_14_1_1_U268" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3110" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1192_27" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_14bgk_U474" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3111" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_70" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_70_fu_23748_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3112" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln388_31" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln388_31_fu_23756_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3113" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_71" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_71_fu_23764_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3114" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="shl_ln728_26" contextFuncName="dense_1" moduleName="dense_1" rtlName="shl_ln728_26_fu_23772_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3116" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1192_27" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_14bgk_U474" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3117" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_259" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_259_reg_48816" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3118" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="trunc_ln708_26" contextFuncName="dense_1" moduleName="dense_1" rtlName="trunc_ln708_26_fu_23791_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3119" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_260" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_260_fu_23800_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3120" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_261" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_261_fu_23807_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3121" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln415_27" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln415_27_fu_23814_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3122" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln415_27" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln415_27_fu_23818_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3123" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_262" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_262_fu_23824_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3124" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln416_42" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln416_42_fu_23832_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3125" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln416_27" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln416_27_fu_23838_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3126" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_263" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_263_reg_48833" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3127" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_264" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_264_reg_48838" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3130" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_265" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_265_fu_23860_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3131" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln779_27" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln779_27_fu_23867_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3132" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln779_19" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln779_19_fu_23873_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3136" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln781_27" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln781_27_fu_23880_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3137" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_56" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_56_fu_23900_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3138" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln785_27" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln785_27_fu_23904_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3139" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_57" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_57_fu_23909_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3140" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln785_27" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln785_27_fu_23914_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3141" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_27" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_27_fu_23886_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3142" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln786_27" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln786_27_fu_23920_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3143" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln786_32" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln786_32_fu_23924_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3144" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_77" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_77_fu_23930_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3145" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_91" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_91_fu_23935_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3146" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_92" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_92_fu_23941_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3147" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_93" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_93_fu_23946_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3148" filename="cnn_ap_type/dense_1.cpp" linenumber="13" name="add_ln13_26" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln13_26_fu_8312_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3149" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_57" contextFuncName="dense_1" moduleName="dense_1" rtlName="grp_fu_42231_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3150" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1117_28" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_7nbll_U425" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3151" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1117_28" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_7nbll_U425" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3152" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_58" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln1117_58_fu_22349_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3154" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_31" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_31_reg_43942" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3155" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1116_29" contextFuncName="dense_1" moduleName="dense_1" rtlName="phi_ln1116_19_fu_14255_p129" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3156" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="phi_ln1116_19" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_1287_14_1_1_U279" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3160" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1192_28" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_14bgk_U475" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3161" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_72" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_72_fu_23958_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3162" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln388_32" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln388_32_fu_23965_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3163" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_73" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_73_fu_23972_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3164" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="shl_ln728_27" contextFuncName="dense_1" moduleName="dense_1" rtlName="shl_ln728_27_fu_23980_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3166" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1192_28" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_14bgk_U475" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3167" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_266" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_266_fu_23992_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3168" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="trunc_ln708_27" contextFuncName="dense_1" moduleName="dense_1" rtlName="trunc_ln708_27_fu_23999_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3169" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_267" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_267_fu_24008_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3170" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_268" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_268_fu_24015_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3171" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln415_28" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln415_28_fu_24022_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3172" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln415_28" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln415_28_fu_24026_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3173" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_269" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_269_fu_24032_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3174" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln416_43" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln416_43_fu_24040_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3175" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln416_28" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln416_28_fu_24046_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3176" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_270" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_270_fu_24052_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3177" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_271" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_271_fu_24060_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3180" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_272" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_272_fu_24068_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3181" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln779_28" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln779_28_fu_24075_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3182" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln779_20" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln779_20_fu_24081_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3186" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln781_28" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln781_28_fu_24088_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3187" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_58" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_58_fu_24094_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3188" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln785_28" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln785_28_fu_24100_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3189" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_59" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_59_fu_24106_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3190" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln785_28" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln785_28_fu_24112_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3191" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_28" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_28_fu_24118_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3192" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln786_28" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln786_28_fu_24124_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3193" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln786_33" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln786_33_fu_24130_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3194" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_78" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_78_fu_24136_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3195" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_94" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_94_fu_24142_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3196" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_95" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_95_fu_24148_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3197" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_96" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_96_fu_24154_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3198" filename="cnn_ap_type/dense_1.cpp" linenumber="13" name="add_ln13_27" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln13_27_fu_8332_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3199" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_59" contextFuncName="dense_1" moduleName="dense_1" rtlName="grp_fu_42238_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3200" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1117_29" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_7nbll_U426" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3201" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1117_29" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_7nbll_U426" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3202" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_60" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln1117_60_fu_22353_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3204" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_32" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_32_reg_43952" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3205" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1116_30" contextFuncName="dense_1" moduleName="dense_1" rtlName="phi_ln1116_20_fu_14520_p129" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3206" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="phi_ln1116_20" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_1287_14_1_1_U280" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3210" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1192_29" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_14bgk_U476" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3211" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_74" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_74_fu_24167_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3212" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln388_33" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln388_33_fu_24175_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3213" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_75" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_75_fu_24183_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3214" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="shl_ln728_28" contextFuncName="dense_1" moduleName="dense_1" rtlName="shl_ln728_28_fu_24191_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3216" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1192_29" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_14bgk_U476" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3217" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_273" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_273_reg_48880" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3218" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="trunc_ln708_28" contextFuncName="dense_1" moduleName="dense_1" rtlName="trunc_ln708_28_reg_48886" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3219" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_274" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_274_fu_24233_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3220" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_275" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_275_reg_48891" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3221" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln415_29" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln415_29_fu_24240_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3222" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln415_29" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln415_29_fu_24243_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3223" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_276" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_276_fu_24248_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3224" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln416_44" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln416_44_fu_24256_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3225" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln416_29" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln416_29_fu_24262_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3226" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_277" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_277_fu_24268_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3227" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_278" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_278_reg_48896" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3230" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_279" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_279_fu_24276_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3231" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln779_29" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln779_29_fu_24283_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3232" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln779_21" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln779_21_fu_24289_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3236" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln781_29" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln781_29_fu_24295_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3237" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_60" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_60_fu_24300_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3238" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln785_29" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln785_29_fu_24305_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3239" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_61" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_61_fu_24311_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3240" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln785_29" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln785_29_fu_24316_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3241" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_29" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_29_fu_24322_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3242" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln786_29" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln786_29_fu_24328_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3243" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln786_34" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln786_34_fu_24334_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3244" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_79" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_79_fu_24340_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3245" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_97" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_97_fu_24345_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3246" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_98" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_98_fu_24351_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3247" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_99" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_99_fu_24357_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3248" filename="cnn_ap_type/dense_1.cpp" linenumber="13" name="add_ln13_28" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln13_28_fu_8352_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3249" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_61" contextFuncName="dense_1" moduleName="dense_1" rtlName="grp_fu_42245_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3250" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1117_30" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_7nbll_U427" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3251" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1117_30" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_7nbll_U427" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3252" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_62" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln1117_62_fu_22638_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3254" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_33" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_33_reg_43962" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3255" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1116_31" contextFuncName="dense_1" moduleName="dense_1" rtlName="phi_ln1116_21_fu_17520_p129" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3256" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="phi_ln1116_21" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_1287_14_1_1_U291" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3260" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1192_30" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_14bgk_U477" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3261" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_76" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_76_fu_24370_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3262" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln388_34" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln388_34_fu_24378_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3263" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_77" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_77_fu_24386_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3264" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="shl_ln728_29" contextFuncName="dense_1" moduleName="dense_1" rtlName="shl_ln728_29_fu_24394_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3266" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1192_30" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_14bgk_U477" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3267" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_280" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_280_reg_48908" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3268" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="trunc_ln708_29" contextFuncName="dense_1" moduleName="dense_1" rtlName="trunc_ln708_29_fu_24413_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3269" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_281" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_281_fu_24422_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3270" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_282" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_282_fu_24429_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3271" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln415_30" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln415_30_fu_24436_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3272" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln415_30" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln415_30_fu_24440_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3273" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_283" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_283_fu_24446_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3274" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln416_45" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln416_45_fu_24454_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3275" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln416_30" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln416_30_fu_24460_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3276" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_284" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_284_reg_48925" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3277" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_285" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_285_reg_48930" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3280" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_286" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_286_fu_24482_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3281" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln779_30" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln779_30_fu_24489_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3282" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln779_22" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln779_22_fu_24495_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3286" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln781_30" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln781_30_fu_24502_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3287" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_62" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_62_fu_24522_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3288" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln785_30" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln785_30_fu_24526_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3289" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_63" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_63_fu_24531_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3290" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln785_30" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln785_30_fu_24536_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3291" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_30" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_30_fu_24508_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3292" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln786_30" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln786_30_fu_24542_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3293" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln786_35" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln786_35_fu_24546_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3294" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_80" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_80_fu_24552_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3295" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_100" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_100_fu_24557_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3296" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_101" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_101_fu_24563_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3297" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_102" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_102_fu_24568_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3298" filename="cnn_ap_type/dense_1.cpp" linenumber="13" name="add_ln13_29" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln13_29_fu_8372_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3299" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_63" contextFuncName="dense_1" moduleName="dense_1" rtlName="grp_fu_42252_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3300" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1117_31" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_7nbll_U428" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3301" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1117_31" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_7nbll_U428" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3302" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_64" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln1117_64_fu_22642_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3304" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_34" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_34_reg_43972" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3305" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1116_32" contextFuncName="dense_1" moduleName="dense_1" rtlName="phi_ln1116_22_fu_17785_p129" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3306" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="phi_ln1116_22" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_1287_14_1_1_U292" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3310" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1192_31" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_14bgk_U478" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3311" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_78" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_78_fu_24580_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3312" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln388_35" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln388_35_fu_24587_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3313" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_79" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_79_fu_24594_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3314" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="shl_ln728_30" contextFuncName="dense_1" moduleName="dense_1" rtlName="shl_ln728_30_fu_24602_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3316" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1192_31" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_14bgk_U478" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3317" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_287" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_287_fu_24614_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3318" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="trunc_ln708_30" contextFuncName="dense_1" moduleName="dense_1" rtlName="trunc_ln708_30_fu_24621_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3319" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_288" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_288_fu_24630_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3320" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_289" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_289_fu_24637_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3321" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln415_31" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln415_31_fu_24644_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3322" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln415_31" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln415_31_fu_24648_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3323" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_290" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_290_fu_24654_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3324" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln416_46" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln416_46_fu_24662_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3325" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln416_31" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln416_31_fu_24668_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3326" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_291" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_291_fu_24674_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3327" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_292" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_292_fu_24682_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3330" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_293" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_293_fu_24690_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3331" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln779_31" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln779_31_fu_24697_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3332" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln779_23" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln779_23_fu_24703_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3336" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln781_31" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln781_31_fu_24710_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3337" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_64" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_64_fu_24716_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3338" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln785_31" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln785_31_fu_24722_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3339" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_65" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_65_fu_24728_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3340" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln785_31" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln785_31_fu_24734_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3341" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_31" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_31_fu_24740_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3342" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln786_31" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln786_31_fu_24746_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3343" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln786_36" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln786_36_fu_24752_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3344" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_81" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_81_fu_24758_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3345" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_103" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_103_fu_24764_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3346" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_104" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_104_fu_24770_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3347" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_105" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_105_fu_24776_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3348" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_36" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_36_fu_24782_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3349" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln388_36" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln388_36_fu_24790_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3350" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_80" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_80_fu_24798_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3351" filename="cnn_ap_type/dense_1.cpp" linenumber="13" name="add_ln13_30" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln13_30_fu_8392_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3352" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_65" contextFuncName="dense_1" moduleName="dense_1" rtlName="grp_fu_42259_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3353" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1117_32" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_9nbml_U429" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3354" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1117_32" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_9nbml_U429" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3355" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_66" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln1117_66_fu_8402_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3357" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_35" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_35_reg_43982" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3502" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1192_32" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_14bgk_U479" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3503" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="shl_ln728_31" contextFuncName="dense_1" moduleName="dense_1" rtlName="shl_ln728_31_fu_24814_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3505" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1192_32" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_14bgk_U479" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3506" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_294" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_294_reg_48972" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3507" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="trunc_ln708_31" contextFuncName="dense_1" moduleName="dense_1" rtlName="trunc_ln708_31_reg_48978" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3508" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_295" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_295_fu_24864_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3509" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_296" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_296_reg_48983" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3510" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln415_32" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln415_32_fu_24871_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3511" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln415_32" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln415_32_fu_24874_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3512" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_297" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_297_fu_24879_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3513" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln416_47" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln416_47_fu_24887_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3514" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln416_32" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln416_32_fu_24893_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3515" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_298" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_298_fu_24899_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3516" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_299" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_299_reg_48988" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3519" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_300" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_300_fu_24907_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3520" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln779_32" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln779_32_fu_24914_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3521" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln779_24" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln779_24_fu_24920_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3525" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln781_32" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln781_32_fu_24926_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3526" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_66" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_66_fu_24931_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3527" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln785_32" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln785_32_fu_24936_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3528" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_67" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_67_fu_24942_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3529" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln785_32" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln785_32_fu_24947_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3530" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_32" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_32_fu_24953_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3531" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln786_32" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln786_32_fu_24959_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3532" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln786_37" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln786_37_fu_24965_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3533" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_82" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_82_fu_24971_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3534" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_106" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_106_fu_24976_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3535" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_107" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_107_fu_24982_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3536" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_108" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_108_fu_24988_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3537" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_37" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_37_fu_24994_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3538" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln388_37" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln388_37_fu_25002_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3539" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_81" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_81_fu_25010_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3540" filename="cnn_ap_type/dense_1.cpp" linenumber="13" name="add_ln13_31" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln13_31_fu_8416_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3541" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_67" contextFuncName="dense_1" moduleName="dense_1" rtlName="grp_fu_42267_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3542" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1117_33" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_9nbml_U430" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3543" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1117_33" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_9nbml_U430" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3544" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_68" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln1117_68_fu_8426_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3546" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_36" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_36_reg_43991" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3660" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1192_33" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_14bgk_U480" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3661" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="shl_ln728_32" contextFuncName="dense_1" moduleName="dense_1" rtlName="shl_ln728_32_fu_25026_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3663" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1192_33" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_14bgk_U480" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3664" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_301" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_301_reg_49010" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3665" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="trunc_ln708_32" contextFuncName="dense_1" moduleName="dense_1" rtlName="trunc_ln708_32_fu_25045_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3666" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_302" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_302_fu_25054_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3667" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_303" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_303_fu_25061_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3668" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln415_33" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln415_33_fu_25068_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3669" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln415_33" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln415_33_fu_25072_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3670" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_304" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_304_fu_25078_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3671" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln416_48" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln416_48_fu_25086_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3672" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln416_33" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln416_33_fu_25092_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3673" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_305" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_305_reg_49027" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3674" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_306" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_306_reg_49032" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3677" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_307" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_307_fu_25114_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3678" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln779_33" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln779_33_fu_25121_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3679" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln779_25" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln779_25_fu_25127_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3683" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln781_33" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln781_33_fu_25134_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3684" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_68" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_68_fu_25154_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3685" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln785_33" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln785_33_fu_25158_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3686" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_69" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_69_fu_25163_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3687" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln785_33" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln785_33_fu_25168_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3688" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_33" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_33_fu_25140_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3689" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln786_33" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln786_33_fu_25174_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3690" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln786_38" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln786_38_fu_25178_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3691" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_83" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_83_fu_25184_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3692" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_109" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_109_fu_25189_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3693" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_110" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_110_fu_25195_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3694" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_111" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_111_fu_25200_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3695" filename="cnn_ap_type/dense_1.cpp" linenumber="13" name="add_ln13_32" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln13_32_fu_8440_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3696" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_69" contextFuncName="dense_1" moduleName="dense_1" rtlName="grp_fu_42275_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3697" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1117_34" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_7nbll_U431" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3698" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1117_34" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_7nbll_U431" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3699" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_70" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln1117_70_fu_23261_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3701" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_37" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_37_reg_44000" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3702" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1116_33" contextFuncName="dense_1" moduleName="dense_1" rtlName="phi_ln1116_25_fu_11429_p129" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3703" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="phi_ln1116_25" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_1287_14_1_1_U269" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3707" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1192_34" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_14bgk_U481" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3708" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_82" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_82_fu_25212_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3709" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln388_38" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln388_38_fu_25219_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3710" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_83" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_83_fu_25226_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3711" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="shl_ln728_33" contextFuncName="dense_1" moduleName="dense_1" rtlName="shl_ln728_33_fu_25234_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3713" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1192_34" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_14bgk_U481" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3714" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_308" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_308_fu_25246_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3715" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="trunc_ln708_33" contextFuncName="dense_1" moduleName="dense_1" rtlName="trunc_ln708_33_fu_25253_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3716" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_309" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_309_fu_25262_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3717" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_310" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_310_fu_25269_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3718" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln415_34" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln415_34_fu_25276_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3719" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln415_34" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln415_34_fu_25280_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3720" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_311" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_311_fu_25286_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3721" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln416_49" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln416_49_fu_25294_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3722" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln416_34" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln416_34_fu_25300_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3723" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_312" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_312_fu_25306_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3724" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_313" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_313_fu_25314_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3727" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_314" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_314_fu_25322_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3728" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln779_34" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln779_34_fu_25329_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3729" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln779_26" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln779_26_fu_25335_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3733" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln781_34" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln781_34_fu_25342_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3734" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_70" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_70_fu_25348_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3735" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln785_34" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln785_34_fu_25354_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3736" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_71" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_71_fu_25360_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3737" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln785_34" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln785_34_fu_25366_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3738" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_34" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_34_fu_25372_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3739" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln786_34" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln786_34_fu_25378_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3740" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln786_39" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln786_39_fu_25384_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3741" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_84" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_84_fu_25390_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3742" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_112" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_112_fu_25396_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3743" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_113" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_113_fu_25402_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3744" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_114" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_114_fu_25408_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3745" filename="cnn_ap_type/dense_1.cpp" linenumber="13" name="add_ln13_33" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln13_33_fu_8460_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3746" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_71" contextFuncName="dense_1" moduleName="dense_1" rtlName="grp_fu_42282_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3747" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1117_35" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_7nbll_U432" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3748" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1117_35" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_7nbll_U432" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3749" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_72" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln1117_72_fu_23265_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3751" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_39" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_39_reg_44010" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3752" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1116_34" contextFuncName="dense_1" moduleName="dense_1" rtlName="phi_ln1116_26_fu_11694_p129" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3753" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="phi_ln1116_26" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_1287_14_1_1_U270" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3757" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1192_35" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_14bgk_U482" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3758" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_84" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_84_fu_25421_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3759" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln388_39" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln388_39_fu_25429_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3760" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_85" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_85_fu_25437_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3761" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="shl_ln728_34" contextFuncName="dense_1" moduleName="dense_1" rtlName="shl_ln728_34_fu_25445_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3763" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1192_35" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_14bgk_U482" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3764" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_315" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_315_reg_49074" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3765" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="trunc_ln708_34" contextFuncName="dense_1" moduleName="dense_1" rtlName="trunc_ln708_34_reg_49080" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3766" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_316" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_316_fu_25487_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3767" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_317" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_317_reg_49085" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3768" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln415_35" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln415_35_fu_25494_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3769" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln415_35" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln415_35_fu_25497_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3770" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_318" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_318_fu_25502_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3771" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln416_50" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln416_50_fu_25510_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3772" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln416_35" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln416_35_fu_25516_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3773" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_319" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_319_fu_25522_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3774" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_320" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_320_reg_49090" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3777" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_321" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_321_fu_25530_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3778" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln779_35" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln779_35_fu_25537_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3779" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln779_27" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln779_27_fu_25543_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3783" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln781_35" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln781_35_fu_25549_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3784" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_72" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_72_fu_25554_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3785" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln785_35" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln785_35_fu_25559_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3786" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_73" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_73_fu_25565_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3787" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln785_35" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln785_35_fu_25570_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3788" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_35" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_35_fu_25576_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3789" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln786_35" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln786_35_fu_25582_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3790" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln786_40" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln786_40_fu_25588_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3791" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_85" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_85_fu_25594_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3792" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_115" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_115_fu_25599_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3793" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_116" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_116_fu_25605_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3794" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_117" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_117_fu_25611_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3795" filename="cnn_ap_type/dense_1.cpp" linenumber="13" name="add_ln13_34" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln13_34_fu_8480_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3796" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_73" contextFuncName="dense_1" moduleName="dense_1" rtlName="grp_fu_42289_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3797" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1117_36" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_7nbll_U433" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3798" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1117_36" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_7nbll_U433" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3799" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_74" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln1117_74_fu_23603_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3801" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_41" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_41_reg_44020" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3802" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1116_35" contextFuncName="dense_1" moduleName="dense_1" rtlName="phi_ln1116_27_fu_14785_p129" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3803" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="phi_ln1116_27" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_1287_14_1_1_U281" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3807" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1192_36" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_14bgk_U483" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3808" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_86" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_86_fu_25624_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3809" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln388_40" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln388_40_fu_25632_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3810" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_87" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_87_fu_25640_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3811" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="shl_ln728_35" contextFuncName="dense_1" moduleName="dense_1" rtlName="shl_ln728_35_fu_25648_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3813" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1192_36" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_14bgk_U483" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3814" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_322" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_322_reg_49102" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3815" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="trunc_ln708_35" contextFuncName="dense_1" moduleName="dense_1" rtlName="trunc_ln708_35_fu_25667_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3816" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_323" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_323_fu_25676_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3817" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_324" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_324_fu_25683_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3818" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln415_36" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln415_36_fu_25690_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3819" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln415_36" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln415_36_fu_25694_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3820" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_325" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_325_fu_25700_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3821" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln416_51" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln416_51_fu_25708_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3822" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln416_36" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln416_36_fu_25714_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3823" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_326" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_326_reg_49119" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3824" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_327" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_327_reg_49124" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3827" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_328" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_328_fu_25736_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3828" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln779_36" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln779_36_fu_25743_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3829" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln779_28" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln779_28_fu_25749_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3833" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln781_36" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln781_36_fu_25756_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3834" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_74" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_74_fu_25768_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3835" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln785_36" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln785_36_fu_25772_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3836" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_75" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_75_fu_25777_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3837" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln785_36" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln785_36_fu_25782_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3838" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_36" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_36_fu_25762_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3839" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln786_36" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln786_36_fu_25788_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3840" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln786_41" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln786_41_fu_25792_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3841" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_86" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_86_fu_25798_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3842" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_118" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_118_fu_25803_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3843" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_119" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_119_fu_25809_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3844" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_120" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_120_fu_25814_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3845" filename="cnn_ap_type/dense_1.cpp" linenumber="13" name="add_ln13_35" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln13_35_fu_8500_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3846" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_75" contextFuncName="dense_1" moduleName="dense_1" rtlName="grp_fu_42296_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3847" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1117_37" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_7nbll_U434" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3848" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1117_37" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_7nbll_U434" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3849" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_76" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln1117_76_fu_23607_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3851" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_43" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_43_reg_44030" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3852" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1116_36" contextFuncName="dense_1" moduleName="dense_1" rtlName="phi_ln1116_28_fu_15050_p129" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3853" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="phi_ln1116_28" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_1287_14_1_1_U282" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3857" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1192_37" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_14bgk_U484" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3858" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_88" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_88_fu_25825_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3859" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln388_41" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln388_41_fu_25832_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3860" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_89" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_89_fu_25839_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3861" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="shl_ln728_36" contextFuncName="dense_1" moduleName="dense_1" rtlName="shl_ln728_36_fu_25847_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3863" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1192_37" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_14bgk_U484" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3864" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_329" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_329_fu_25859_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3865" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="trunc_ln708_36" contextFuncName="dense_1" moduleName="dense_1" rtlName="trunc_ln708_36_fu_25866_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3866" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_330" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_330_fu_25875_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3867" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_331" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_331_fu_25882_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3868" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln415_37" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln415_37_fu_25889_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3869" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln415_37" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln415_37_fu_25893_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3870" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_332" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_332_fu_25899_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3871" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln416_52" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln416_52_fu_25907_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3872" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln416_37" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln416_37_fu_25913_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3873" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_333" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_333_fu_25919_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3874" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_334" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_334_fu_25927_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3877" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_335" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_335_fu_25935_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3878" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln779_37" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln779_37_fu_25942_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3879" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln779_29" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln779_29_fu_25948_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3883" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln781_37" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln781_37_fu_25955_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3884" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_76" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_76_fu_25961_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3885" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln785_37" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln785_37_fu_25967_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3886" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_77" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_77_fu_25973_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3887" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln785_37" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln785_37_fu_25979_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3888" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_37" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_37_fu_25985_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3889" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln786_37" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln786_37_fu_25991_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3890" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln786_42" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln786_42_fu_25997_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3891" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_87" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_87_fu_26003_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3892" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_121" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_121_fu_26009_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3893" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_122" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_122_fu_26015_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3894" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_123" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_123_fu_26021_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3895" filename="cnn_ap_type/dense_1.cpp" linenumber="13" name="add_ln13_36" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln13_36_fu_8520_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3896" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_77" contextFuncName="dense_1" moduleName="dense_1" rtlName="grp_fu_42303_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3897" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1117_38" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_7nbll_U435" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3898" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1117_38" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_7nbll_U435" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3899" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_78" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln1117_78_fu_23892_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3901" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_45" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_45_reg_44040" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3902" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1116_37" contextFuncName="dense_1" moduleName="dense_1" rtlName="phi_ln1116_29_fu_18050_p129" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3903" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="phi_ln1116_29" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_1287_14_1_1_U293" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3907" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1192_38" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_14bgk_U485" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3908" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_90" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_90_fu_26034_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3909" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln388_42" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln388_42_fu_26042_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3910" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_91" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_91_fu_26050_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3911" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="shl_ln728_37" contextFuncName="dense_1" moduleName="dense_1" rtlName="shl_ln728_37_fu_26058_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3913" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1192_38" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_14bgk_U485" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3914" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_336" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_336_reg_49156" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3915" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="trunc_ln708_37" contextFuncName="dense_1" moduleName="dense_1" rtlName="trunc_ln708_37_reg_49162" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3916" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_337" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_337_fu_26100_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3917" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_338" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_338_reg_49167" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3918" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln415_38" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln415_38_fu_26107_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3919" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln415_38" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln415_38_fu_26110_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3920" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_339" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_339_fu_26115_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3921" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln416_53" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln416_53_fu_26123_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3922" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln416_38" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln416_38_fu_26129_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3923" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_340" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_340_fu_26135_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3924" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_341" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_341_reg_49172" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3927" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_342" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_342_fu_26143_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3928" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln779_38" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln779_38_fu_26150_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3929" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln779_30" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln779_30_fu_26156_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3933" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln781_38" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln781_38_fu_26162_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3934" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_78" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_78_fu_26167_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3935" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln785_38" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln785_38_fu_26172_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3936" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_79" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_79_fu_26178_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3937" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln785_38" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln785_38_fu_26183_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3938" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_38" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_38_fu_26189_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3939" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln786_38" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln786_38_fu_26195_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3940" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln786_43" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln786_43_fu_26201_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3941" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_88" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_88_fu_26207_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3942" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_124" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_124_fu_26212_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3943" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_125" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_125_fu_26218_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3944" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_126" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_126_fu_26224_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3945" filename="cnn_ap_type/dense_1.cpp" linenumber="13" name="add_ln13_37" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln13_37_fu_8540_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3946" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_79" contextFuncName="dense_1" moduleName="dense_1" rtlName="grp_fu_42310_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3947" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1117_39" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_7nbll_U436" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3948" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1117_39" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_7nbll_U436" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3949" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_80" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln1117_80_fu_23896_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3951" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_47" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_47_reg_44050" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3952" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1116_38" contextFuncName="dense_1" moduleName="dense_1" rtlName="phi_ln1116_30_fu_18315_p129" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3953" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="phi_ln1116_30" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_1287_14_1_1_U294" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3957" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1192_39" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_14bgk_U486" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3958" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_92" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_92_fu_26237_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3959" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln388_43" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln388_43_fu_26245_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3960" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_93" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_93_fu_26253_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3961" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="shl_ln728_38" contextFuncName="dense_1" moduleName="dense_1" rtlName="shl_ln728_38_fu_26261_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3963" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1192_39" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_14bgk_U486" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3964" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_343" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_343_reg_49184" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3965" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="trunc_ln708_38" contextFuncName="dense_1" moduleName="dense_1" rtlName="trunc_ln708_38_fu_26280_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3966" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_344" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_344_fu_26289_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3967" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_345" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_345_fu_26296_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3968" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln415_39" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln415_39_fu_26303_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3969" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln415_39" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln415_39_fu_26307_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3970" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_346" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_346_fu_26313_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3971" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln416_54" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln416_54_fu_26321_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3972" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln416_39" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln416_39_fu_26327_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3973" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_347" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_347_reg_49201" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3974" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_348" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_348_reg_49206" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3977" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_349" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_349_fu_26349_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3978" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln779_39" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln779_39_fu_26356_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3979" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln779_31" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln779_31_fu_26362_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3983" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln781_39" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln781_39_fu_26369_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3984" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_80" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_80_fu_26381_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3985" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln785_39" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln785_39_fu_26385_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3986" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_81" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_81_fu_26390_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3987" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln785_39" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln785_39_fu_26395_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3988" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_39" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_39_fu_26375_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3989" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln786_39" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln786_39_fu_26401_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3990" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln786_44" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln786_44_fu_26405_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3991" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_89" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_89_fu_26411_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3992" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_127" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_127_fu_26416_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3993" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_128" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_128_fu_26422_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3994" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_129" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_129_fu_26427_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3995" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_44" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_44_fu_26432_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3996" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln388_44" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln388_44_fu_26439_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3997" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_94" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_94_fu_26446_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3998" filename="cnn_ap_type/dense_1.cpp" linenumber="13" name="add_ln13_38" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln13_38_fu_8560_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="3999" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_81" contextFuncName="dense_1" moduleName="dense_1" rtlName="grp_fu_42317_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4000" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1117_40" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_9nbml_U437" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4001" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1117_40" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_9nbml_U437" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4002" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_82" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln1117_82_fu_8570_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4004" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_49" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_49_reg_44060" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4146" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1192_40" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_14bgk_U487" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4147" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="shl_ln728_39" contextFuncName="dense_1" moduleName="dense_1" rtlName="shl_ln728_39_fu_26462_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4149" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1192_40" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_14bgk_U487" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4150" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_350" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_350_fu_26474_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4151" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="trunc_ln708_39" contextFuncName="dense_1" moduleName="dense_1" rtlName="trunc_ln708_39_fu_26481_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4152" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_351" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_351_fu_26490_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4153" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_352" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_352_fu_26497_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4154" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln415_40" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln415_40_fu_26504_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4155" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln415_40" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln415_40_fu_26508_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4156" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_353" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_353_fu_26514_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4157" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln416_55" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln416_55_fu_26522_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4158" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln416_40" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln416_40_fu_26528_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4159" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_354" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_354_fu_26534_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4160" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_355" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_355_fu_26542_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4163" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_356" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_356_fu_26550_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4164" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln779_40" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln779_40_fu_26557_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4165" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln779_32" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln779_32_fu_26563_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4169" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln781_40" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln781_40_fu_26570_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4170" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_82" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_82_fu_26576_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4171" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln785_40" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln785_40_fu_26582_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4172" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_83" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_83_fu_26588_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4173" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln785_40" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln785_40_fu_26594_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4174" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_40" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_40_fu_26600_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4175" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln786_40" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln786_40_fu_26606_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4176" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln786_45" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln786_45_fu_26612_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4177" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_90" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_90_fu_26618_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4178" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_130" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_130_fu_26624_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4179" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_131" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_131_fu_26630_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4180" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_132" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_132_fu_26636_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4181" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_45" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_45_fu_26642_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4182" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln388_45" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln388_45_fu_26650_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4183" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_95" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_95_fu_26658_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4184" filename="cnn_ap_type/dense_1.cpp" linenumber="13" name="add_ln13_39" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln13_39_fu_8584_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4185" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_83" contextFuncName="dense_1" moduleName="dense_1" rtlName="grp_fu_42325_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4186" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1117_41" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_9nbml_U438" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4187" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1117_41" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_9nbml_U438" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4188" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_84" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln1117_84_fu_8594_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4190" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_51" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_51_reg_44069" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4301" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1192_41" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_14bgk_U488" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4302" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="shl_ln728_40" contextFuncName="dense_1" moduleName="dense_1" rtlName="shl_ln728_40_fu_26673_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4304" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1192_41" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_14bgk_U488" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4305" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_357" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_357_reg_49233" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4306" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="trunc_ln708_40" contextFuncName="dense_1" moduleName="dense_1" rtlName="trunc_ln708_40_reg_49239" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4307" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_358" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_358_fu_26715_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4308" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_359" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_359_reg_49244" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4309" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln415_41" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln415_41_fu_26722_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4310" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln415_41" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln415_41_fu_26725_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4311" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_360" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_360_fu_26730_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4312" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln416_56" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln416_56_fu_26738_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4313" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln416_41" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln416_41_fu_26744_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4314" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_361" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_361_fu_26750_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4315" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_362" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_362_reg_49249" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4318" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_363" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_363_fu_26758_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4319" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln779_41" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln779_41_fu_26765_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4320" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln779_33" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln779_33_fu_26771_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4324" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln781_41" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln781_41_fu_26777_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4325" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_84" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_84_fu_26782_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4326" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln785_41" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln785_41_fu_26787_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4327" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_85" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_85_fu_26793_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4328" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln785_41" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln785_41_fu_26798_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4329" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_41" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_41_fu_26804_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4330" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln786_41" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln786_41_fu_26810_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4331" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln786_46" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln786_46_fu_26816_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4332" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_91" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_91_fu_26822_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4333" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_133" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_133_fu_26827_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4334" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_134" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_134_fu_26833_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4335" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_135" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_135_fu_26839_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4336" filename="cnn_ap_type/dense_1.cpp" linenumber="13" name="add_ln13_40" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln13_40_fu_8608_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4337" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_85" contextFuncName="dense_1" moduleName="dense_1" rtlName="grp_fu_42333_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4338" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1117_42" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_7nbll_U439" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4339" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1117_42" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_7nbll_U439" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4340" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_86" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln1117_86_fu_24514_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4342" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_53" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_53_reg_44078" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4343" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1116_39" contextFuncName="dense_1" moduleName="dense_1" rtlName="phi_ln1116_33_fu_11959_p129" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4344" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="phi_ln1116_33" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_1287_14_1_1_U271" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4348" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1192_42" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_14bgk_U489" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4349" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_96" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_96_fu_26852_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4350" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln388_46" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln388_46_fu_26860_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4351" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_97" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_97_fu_26868_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4352" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="shl_ln728_41" contextFuncName="dense_1" moduleName="dense_1" rtlName="shl_ln728_41_fu_26876_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4354" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1192_42" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_14bgk_U489" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4355" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_364" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_364_reg_49261" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4356" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="trunc_ln708_41" contextFuncName="dense_1" moduleName="dense_1" rtlName="trunc_ln708_41_fu_26895_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4357" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_365" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_365_fu_26904_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4358" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_366" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_366_fu_26911_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4359" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln415_42" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln415_42_fu_26918_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4360" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln415_42" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln415_42_fu_26922_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4361" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_367" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_367_fu_26928_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4362" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln416_57" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln416_57_fu_26936_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4363" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln416_42" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln416_42_fu_26942_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4364" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_368" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_368_reg_49278" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4365" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_369" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_369_reg_49283" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4368" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_370" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_370_fu_26964_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4369" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln779_42" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln779_42_fu_26971_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4370" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln779_34" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln779_34_fu_26977_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4374" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln781_42" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln781_42_fu_26984_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4375" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_86" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_86_fu_26996_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4376" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln785_42" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln785_42_fu_27000_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4377" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_87" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_87_fu_27005_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4378" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln785_42" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln785_42_fu_27010_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4379" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_42" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_42_fu_26990_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4380" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln786_42" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln786_42_fu_27016_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4381" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln786_47" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln786_47_fu_27020_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4382" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_92" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_92_fu_27026_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4383" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_136" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_136_fu_27031_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4384" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_137" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_137_fu_27037_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4385" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_138" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_138_fu_27042_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4386" filename="cnn_ap_type/dense_1.cpp" linenumber="13" name="add_ln13_41" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln13_41_fu_8628_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4387" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_87" contextFuncName="dense_1" moduleName="dense_1" rtlName="grp_fu_42340_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4388" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1117_43" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_7nbll_U440" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4389" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1117_43" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_7nbll_U440" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4390" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_88" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln1117_88_fu_24518_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4392" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_55" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_55_reg_44088" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4393" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1116_40" contextFuncName="dense_1" moduleName="dense_1" rtlName="phi_ln1116_34_fu_12224_p129" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4394" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="phi_ln1116_34" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_1287_14_1_1_U272" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4398" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1192_43" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_14bgk_U490" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4399" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_98" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_98_fu_27054_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4400" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln388_47" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln388_47_fu_27061_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4401" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_99" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_99_fu_27068_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4402" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="shl_ln728_42" contextFuncName="dense_1" moduleName="dense_1" rtlName="shl_ln728_42_fu_27076_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4404" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1192_43" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_14bgk_U490" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4405" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_371" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_371_fu_27088_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4406" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="trunc_ln708_42" contextFuncName="dense_1" moduleName="dense_1" rtlName="trunc_ln708_42_fu_27095_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4407" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_372" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_372_fu_27104_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4408" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_373" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_373_fu_27111_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4409" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln415_43" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln415_43_fu_27118_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4410" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln415_43" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln415_43_fu_27122_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4411" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_374" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_374_fu_27128_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4412" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln416_58" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln416_58_fu_27136_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4413" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln416_43" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln416_43_fu_27142_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4414" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_375" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_375_fu_27148_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4415" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_376" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_376_fu_27156_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4418" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_377" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_377_fu_27164_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4419" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln779_43" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln779_43_fu_27171_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4420" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln779_35" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln779_35_fu_27177_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4424" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln781_43" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln781_43_fu_27184_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4425" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_88" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_88_fu_27190_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4426" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln785_43" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln785_43_fu_27196_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4427" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_89" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_89_fu_27202_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4428" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln785_43" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln785_43_fu_27208_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4429" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_43" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_43_fu_27214_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4430" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln786_43" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln786_43_fu_27220_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4431" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln786_48" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln786_48_fu_27226_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4432" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_93" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_93_fu_27232_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4433" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_139" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_139_fu_27238_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4434" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_140" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_140_fu_27244_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4435" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_141" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_141_fu_27250_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4436" filename="cnn_ap_type/dense_1.cpp" linenumber="13" name="add_ln13_42" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln13_42_fu_8648_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4437" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_89" contextFuncName="dense_1" moduleName="dense_1" rtlName="grp_fu_42347_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4438" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1117_44" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_7nbll_U441" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4439" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1117_44" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_7nbll_U441" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4440" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_90" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln1117_90_fu_24856_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4442" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_57" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_57_reg_44098" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4443" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1116_41" contextFuncName="dense_1" moduleName="dense_1" rtlName="phi_ln1116_35_fu_15315_p129" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4444" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="phi_ln1116_35" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_1287_14_1_1_U283" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4448" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1192_44" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_14bgk_U491" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4449" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_100" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_100_fu_27263_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4450" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln388_48" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln388_48_fu_27271_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4451" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_101" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_101_fu_27279_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4452" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="shl_ln728_43" contextFuncName="dense_1" moduleName="dense_1" rtlName="shl_ln728_43_fu_27287_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4454" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1192_44" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_14bgk_U491" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4455" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_378" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_378_reg_49310" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4456" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="trunc_ln708_43" contextFuncName="dense_1" moduleName="dense_1" rtlName="trunc_ln708_43_reg_49316" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4457" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_379" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_379_fu_27329_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4458" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_380" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_380_reg_49321" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4459" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln415_44" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln415_44_fu_27336_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4460" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln415_44" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln415_44_fu_27339_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4461" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_381" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_381_fu_27344_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4462" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln416_59" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln416_59_fu_27352_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4463" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln416_44" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln416_44_fu_27358_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4464" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_382" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_382_fu_27364_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4465" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_383" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_383_reg_49326" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4468" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_384" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_384_fu_27372_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4469" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln779_44" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln779_44_fu_27379_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4470" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln779_36" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln779_36_fu_27385_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4474" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln781_44" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln781_44_fu_27391_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4475" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_90" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_90_fu_27396_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4476" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln785_44" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln785_44_fu_27401_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4477" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_91" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_91_fu_27407_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4478" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln785_44" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln785_44_fu_27412_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4479" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_44" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_44_fu_27418_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4480" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln786_44" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln786_44_fu_27424_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4481" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln786_49" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln786_49_fu_27430_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4482" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_94" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_94_fu_27436_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4483" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_142" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_142_fu_27441_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4484" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_143" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_143_fu_27447_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4485" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_144" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_144_fu_27453_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4486" filename="cnn_ap_type/dense_1.cpp" linenumber="13" name="add_ln13_43" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln13_43_fu_8668_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4487" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_91" contextFuncName="dense_1" moduleName="dense_1" rtlName="grp_fu_42354_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4488" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1117_45" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_7nbll_U442" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4489" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1117_45" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_7nbll_U442" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4490" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_92" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln1117_92_fu_24860_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4492" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_59" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_59_reg_44108" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4493" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1116_42" contextFuncName="dense_1" moduleName="dense_1" rtlName="phi_ln1116_36_fu_15580_p129" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4494" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="phi_ln1116_36" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_1287_14_1_1_U284" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4498" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1192_45" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_14bgk_U492" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4499" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_102" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_102_fu_27465_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4500" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln388_49" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln388_49_fu_27473_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4501" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_106" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_106_fu_27481_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4502" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="shl_ln728_44" contextFuncName="dense_1" moduleName="dense_1" rtlName="shl_ln728_44_fu_27489_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4504" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1192_45" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_14bgk_U492" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4505" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_385" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_385_reg_49338" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4506" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="trunc_ln708_44" contextFuncName="dense_1" moduleName="dense_1" rtlName="trunc_ln708_44_fu_27508_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4507" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_386" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_386_fu_27517_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4508" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_387" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_387_fu_27524_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4509" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln415_45" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln415_45_fu_27531_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4510" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln415_45" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln415_45_fu_27535_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4511" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_388" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_388_fu_27541_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4512" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln416_60" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln416_60_fu_27549_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4513" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln416_45" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln416_45_fu_27555_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4514" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_389" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_389_reg_49355" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4515" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_390" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_390_reg_49360" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4518" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_391" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_391_fu_27577_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4519" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln779_45" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln779_45_fu_27584_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4520" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln779_37" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln779_37_fu_27590_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4524" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln781_45" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln781_45_fu_27597_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4525" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_92" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_92_fu_27609_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4526" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln785_45" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln785_45_fu_27613_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4527" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_93" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_93_fu_27618_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4528" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln785_45" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln785_45_fu_27623_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4529" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_45" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_45_fu_27603_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4530" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln786_45" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln786_45_fu_27629_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4531" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln786_50" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln786_50_fu_27633_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4532" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_95" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_95_fu_27639_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4533" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_145" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_145_fu_27644_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4534" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_146" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_146_fu_27650_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4535" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_147" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_147_fu_27655_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4536" filename="cnn_ap_type/dense_1.cpp" linenumber="13" name="add_ln13_44" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln13_44_fu_8688_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4537" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_93" contextFuncName="dense_1" moduleName="dense_1" rtlName="grp_fu_42361_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4538" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1117_46" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_7nbll_U443" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4539" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1117_46" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_7nbll_U443" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4540" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_94" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln1117_94_fu_25146_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4542" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_61" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_61_reg_44118" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4543" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1116_43" contextFuncName="dense_1" moduleName="dense_1" rtlName="phi_ln1116_37_fu_18580_p129" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4544" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="phi_ln1116_37" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_1287_14_1_1_U295" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4548" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1192_46" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_14bgk_U493" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4549" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_107" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_107_fu_27667_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4550" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln388_50" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln388_50_fu_27674_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4551" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_108" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_108_fu_27681_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4552" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="shl_ln728_45" contextFuncName="dense_1" moduleName="dense_1" rtlName="shl_ln728_45_fu_27689_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4554" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1192_46" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_14bgk_U493" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4555" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_392" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_392_fu_27701_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4556" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="trunc_ln708_45" contextFuncName="dense_1" moduleName="dense_1" rtlName="trunc_ln708_45_fu_27708_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4557" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_393" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_393_fu_27717_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4558" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_394" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_394_fu_27724_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4559" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln415_46" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln415_46_fu_27731_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4560" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln415_46" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln415_46_fu_27735_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4561" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_395" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_395_fu_27741_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4562" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln416_61" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln416_61_fu_27749_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4563" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln416_46" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln416_46_fu_27755_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4564" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_396" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_396_fu_27761_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4565" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_397" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_397_fu_27769_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4568" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_398" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_398_fu_27777_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4569" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln779_46" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln779_46_fu_27784_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4570" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln779_38" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln779_38_fu_27790_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4574" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln781_46" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln781_46_fu_27797_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4575" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_94" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_94_fu_27803_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4576" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln785_46" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln785_46_fu_27809_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4577" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_95" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_95_fu_27815_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4578" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln785_46" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln785_46_fu_27821_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4579" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_46" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_46_fu_27827_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4580" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln786_46" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln786_46_fu_27833_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4581" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln786_51" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln786_51_fu_27839_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4582" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_96" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_96_fu_27845_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4583" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_148" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_148_fu_27851_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4584" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_149" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_149_fu_27857_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4585" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_150" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_150_fu_27863_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4586" filename="cnn_ap_type/dense_1.cpp" linenumber="13" name="add_ln13_45" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln13_45_fu_8708_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4587" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_95" contextFuncName="dense_1" moduleName="dense_1" rtlName="grp_fu_42368_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4588" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1117_47" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_7nbll_U444" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4589" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1117_47" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_7nbll_U444" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4590" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_96" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln1117_96_fu_25150_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4592" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_63" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_63_reg_44128" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4593" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1116_44" contextFuncName="dense_1" moduleName="dense_1" rtlName="phi_ln1116_38_fu_18845_p129" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4594" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="phi_ln1116_38" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_1287_14_1_1_U296" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4598" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1192_47" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_14bgk_U494" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4599" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_109" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_109_fu_27876_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4600" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln388_51" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln388_51_fu_27884_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4601" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_110" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_110_fu_27892_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4602" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="shl_ln728_46" contextFuncName="dense_1" moduleName="dense_1" rtlName="shl_ln728_46_fu_27900_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4604" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1192_47" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_14bgk_U494" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4605" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_399" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_399_reg_49387" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4606" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="trunc_ln708_46" contextFuncName="dense_1" moduleName="dense_1" rtlName="trunc_ln708_46_reg_49393" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4607" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_400" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_400_fu_27948_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4608" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_401" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_401_reg_49398" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4609" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln415_47" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln415_47_fu_27955_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4610" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln415_47" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln415_47_fu_27958_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4611" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_402" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_402_fu_27963_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4612" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln416_62" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln416_62_fu_27971_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4613" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln416_47" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln416_47_fu_27977_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4614" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_403" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_403_fu_27983_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4615" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_404" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_404_reg_49403" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4618" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_405" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_405_fu_27991_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4619" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln779_47" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln779_47_fu_27998_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4620" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln779_39" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln779_39_fu_28004_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4624" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln781_47" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln781_47_fu_28010_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4625" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_96" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_96_fu_28015_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4626" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln785_47" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln785_47_fu_28020_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4627" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_97" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_97_fu_28026_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4628" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln785_47" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln785_47_fu_28031_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4629" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_47" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_47_fu_28037_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4630" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln786_47" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln786_47_fu_28043_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4631" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln786_52" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln786_52_fu_28049_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4632" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_97" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_97_fu_28055_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4633" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_151" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_151_fu_28060_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4634" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_152" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_152_fu_28066_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4635" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_153" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_153_fu_28072_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4636" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_52" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_52_fu_28078_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4637" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln388_52" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln388_52_fu_28086_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4638" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_103" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_103_fu_28094_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4639" filename="cnn_ap_type/dense_1.cpp" linenumber="13" name="add_ln13_46" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln13_46_fu_8728_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4640" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_97" contextFuncName="dense_1" moduleName="dense_1" rtlName="grp_fu_42375_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4641" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1117_48" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_9nbml_U445" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4642" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1117_48" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_9nbml_U445" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4643" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_98" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln1117_98_fu_8738_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4645" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_65" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_65_reg_44138" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4784" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1192_48" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_14bgk_U495" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4785" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="shl_ln728_47" contextFuncName="dense_1" moduleName="dense_1" rtlName="shl_ln728_47_fu_28110_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4787" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1192_48" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_14bgk_U495" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4788" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_406" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_406_reg_49420" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4789" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="trunc_ln708_47" contextFuncName="dense_1" moduleName="dense_1" rtlName="trunc_ln708_47_fu_28129_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4790" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_407" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_407_fu_28138_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4791" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_408" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_408_fu_28145_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4792" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln415_48" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln415_48_fu_28152_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4793" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln415_48" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln415_48_fu_28156_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4794" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_409" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_409_fu_28162_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4795" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln416_63" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln416_63_fu_28170_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4796" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln416_48" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln416_48_fu_28176_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4797" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_410" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_410_reg_49438" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4798" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_411" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_411_reg_49444" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4801" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_412" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_412_fu_28197_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4802" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln779_48" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln779_48_fu_28204_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4803" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln779_40" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln779_40_fu_28210_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4807" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln781_48" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln781_48_fu_28216_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4808" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_98" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_98_fu_28220_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4809" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln785_48" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln785_48_fu_28224_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4810" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_99" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_99_fu_28229_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4811" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln785_48" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln785_48_fu_28234_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4812" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_48" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_48_fu_28240_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4813" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln786_48" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln786_48_fu_28245_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4814" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln786_53" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln786_53_fu_28251_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4815" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_98" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_98_fu_28257_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4816" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_154" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_154_fu_28262_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4817" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_155" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_155_fu_28268_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4818" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_156" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_156_fu_28274_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4819" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_53" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_53_fu_28280_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4820" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln388_53" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln388_53_fu_28287_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4821" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_104" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_104_fu_28294_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4822" filename="cnn_ap_type/dense_1.cpp" linenumber="13" name="add_ln13_47" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln13_47_fu_8752_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4823" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_99" contextFuncName="dense_1" moduleName="dense_1" rtlName="grp_fu_42383_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4824" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1117_49" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_9nbml_U446" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4825" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1117_49" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_9nbml_U446" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4826" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln1117_100" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln1117_100_fu_8762_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4828" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_67" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_67_reg_44147" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4936" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="mul_ln1192_49" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_14bgk_U496" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4937" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="shl_ln728_48" contextFuncName="dense_1" moduleName="dense_1" rtlName="shl_ln728_48_fu_28309_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4939" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln1192_49" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mac_muladd_14bgk_U496" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4940" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_413" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_413_fu_28321_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4941" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="trunc_ln708_48" contextFuncName="dense_1" moduleName="dense_1" rtlName="trunc_ln708_48_fu_28328_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4942" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_414" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_414_fu_28337_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4943" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_415" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_415_fu_28344_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4944" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="zext_ln415_49" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln415_49_fu_28351_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4945" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="add_ln415_49" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln415_49_fu_28355_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4946" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_416" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_416_fu_28361_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4947" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln416_64" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln416_64_fu_28369_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4948" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln416_49" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln416_49_fu_28375_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4949" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_417" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_417_fu_28381_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4950" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_418" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_418_fu_28389_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4953" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="tmp_419" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_419_fu_28397_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4954" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln779_49" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln779_49_fu_28404_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4955" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln779_41" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln779_41_fu_28410_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4959" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln781_49" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln781_49_fu_28417_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4960" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_100" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_100_fu_28423_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4961" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln785_49" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln785_49_fu_28429_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4962" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln785_101" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln785_101_fu_28435_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4963" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln785_49" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln785_49_fu_28441_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4964" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_49" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_49_fu_28447_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4965" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln786_49" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln786_49_fu_28453_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4966" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="xor_ln786_54" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln786_54_fu_28459_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4967" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="and_ln786_99" contextFuncName="dense_1" moduleName="dense_1" rtlName="and_ln786_99_fu_28465_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4968" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_157" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_157_fu_28471_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4969" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_158" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_158_fu_28477_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4970" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="or_ln340_159" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_159_fu_28483_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4971" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_54" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_54_fu_28489_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4972" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln388_54" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln388_54_fu_28497_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4973" filename="cnn_ap_type/dense_1.cpp" linenumber="14" name="select_ln340_105" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_105_fu_28505_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4974" filename="cnn_ap_type/dense_1.cpp" linenumber="13" name="add_ln13_48" contextFuncName="dense_1" moduleName="dense_1" rtlName="add_ln13_48_fu_27942_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4977" filename="cnn_ap_type/dense_1.cpp" linenumber="17" name="lhs_V" contextFuncName="dense_1" moduleName="dense_1" rtlName="lhs_V_fu_35213_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4980" filename="cnn_ap_type/dense_1.cpp" linenumber="17" name="sext_ln1265" contextFuncName="dense_1" moduleName="dense_1" rtlName="sext_ln1265_fu_35217_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4981" filename="cnn_ap_type/dense_1.cpp" linenumber="17" name="rhs_V" contextFuncName="dense_1" moduleName="dense_1" rtlName="rhs_V_fu_35221_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4982" filename="cnn_ap_type/dense_1.cpp" linenumber="17" name="ret_V" contextFuncName="dense_1" moduleName="dense_1" rtlName="ret_V_fu_35225_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4983" filename="cnn_ap_type/dense_1.cpp" linenumber="17" name="p_Result_s" contextFuncName="dense_1" moduleName="dense_1" rtlName="p_Result_s_fu_35231_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4984" filename="cnn_ap_type/dense_1.cpp" linenumber="17" name="p_Val2_33" contextFuncName="dense_1" moduleName="dense_1" rtlName="p_Val2_33_fu_35239_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4985" filename="cnn_ap_type/dense_1.cpp" linenumber="17" name="p_Result_27" contextFuncName="dense_1" moduleName="dense_1" rtlName="p_Result_27_fu_35245_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4986" filename="cnn_ap_type/dense_1.cpp" linenumber="17" name="xor_ln786" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln786_fu_35253_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4987" filename="cnn_ap_type/dense_1.cpp" linenumber="17" name="underflow" contextFuncName="dense_1" moduleName="dense_1" rtlName="underflow_fu_35259_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4988" filename="cnn_ap_type/dense_1.cpp" linenumber="17" name="xor_ln340_7" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln340_7_fu_35265_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4989" filename="cnn_ap_type/dense_1.cpp" linenumber="17" name="xor_ln340" contextFuncName="dense_1" moduleName="dense_1" rtlName="xor_ln340_fu_35271_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4990" filename="cnn_ap_type/dense_1.cpp" linenumber="17" name="or_ln340" contextFuncName="dense_1" moduleName="dense_1" rtlName="or_ln340_fu_35277_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4991" filename="cnn_ap_type/dense_1.cpp" linenumber="17" name="select_ln340" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_fu_35283_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4992" filename="cnn_ap_type/dense_1.cpp" linenumber="17" name="select_ln388" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln388_fu_35291_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4993" filename="cnn_ap_type/dense_1.cpp" linenumber="17" name="select_ln340_10" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln340_10_fu_35299_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4994" filename="cnn_ap_type/dense_1.cpp" linenumber="17" name="trunc_ln203" contextFuncName="dense_1" moduleName="dense_1" rtlName="trunc_ln203_fu_35307_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4995" filename="cnn_ap_type/dense_1.cpp" linenumber="19" name="tmp_38" contextFuncName="dense_1" moduleName="dense_1" rtlName="tmp_38_fu_35311_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4996" filename="cnn_ap_type/dense_1.cpp" linenumber="19" name="select_ln19" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln19_fu_35319_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4997" filename="cnn_ap_type/dense_1.cpp" linenumber="19" name="zext_ln19" contextFuncName="dense_1" moduleName="dense_1" rtlName="zext_ln19_fu_35327_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4998" filename="cnn_ap_type/dense_1.cpp" linenumber="19" name="dense_1_out_V98_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_14_1_1_U347" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="4999" filename="cnn_ap_type/dense_1.cpp" linenumber="19" name="dense_1_out_V65_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_14_1_1_U348" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5000" filename="cnn_ap_type/dense_1.cpp" linenumber="9" name="write_flag147_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_1_1_1_U297" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5001" filename="cnn_ap_type/dense_1.cpp" linenumber="19" name="dense_1_out_V97_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_14_1_1_U349" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5002" filename="cnn_ap_type/dense_1.cpp" linenumber="9" name="write_flag51_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_1_1_1_U298" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5003" filename="cnn_ap_type/dense_1.cpp" linenumber="9" name="write_flag144_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_1_1_1_U299" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5004" filename="cnn_ap_type/dense_1.cpp" linenumber="19" name="dense_1_out_V96_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_14_1_1_U350" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5005" filename="cnn_ap_type/dense_1.cpp" linenumber="19" name="dense_1_out_V66_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_14_1_1_U351" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5006" filename="cnn_ap_type/dense_1.cpp" linenumber="9" name="write_flag141_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_1_1_1_U300" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5007" filename="cnn_ap_type/dense_1.cpp" linenumber="19" name="dense_1_out_V95_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_14_1_1_U352" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5008" filename="cnn_ap_type/dense_1.cpp" linenumber="9" name="write_flag54_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_1_1_1_U301" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5009" filename="cnn_ap_type/dense_1.cpp" linenumber="9" name="write_flag138_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_1_1_1_U302" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5010" filename="cnn_ap_type/dense_1.cpp" linenumber="19" name="dense_1_out_V94_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_14_1_1_U353" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5011" filename="cnn_ap_type/dense_1.cpp" linenumber="19" name="dense_1_out_V67_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_14_1_1_U354" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5012" filename="cnn_ap_type/dense_1.cpp" linenumber="9" name="write_flag135_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_1_1_1_U303" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5013" filename="cnn_ap_type/dense_1.cpp" linenumber="19" name="dense_1_out_V93_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_14_1_1_U355" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5014" filename="cnn_ap_type/dense_1.cpp" linenumber="9" name="write_flag57_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_1_1_1_U304" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5015" filename="cnn_ap_type/dense_1.cpp" linenumber="9" name="write_flag132_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_1_1_1_U305" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5016" filename="cnn_ap_type/dense_1.cpp" linenumber="19" name="dense_1_out_V92_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_14_1_1_U356" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5017" filename="cnn_ap_type/dense_1.cpp" linenumber="19" name="dense_1_out_V68_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_14_1_1_U357" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5018" filename="cnn_ap_type/dense_1.cpp" linenumber="9" name="write_flag129_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_1_1_1_U306" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5019" filename="cnn_ap_type/dense_1.cpp" linenumber="19" name="dense_1_out_V91_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_14_1_1_U358" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5020" filename="cnn_ap_type/dense_1.cpp" linenumber="9" name="write_flag60_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_1_1_1_U307" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5021" filename="cnn_ap_type/dense_1.cpp" linenumber="9" name="write_flag126_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_1_1_1_U308" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5022" filename="cnn_ap_type/dense_1.cpp" linenumber="19" name="dense_1_out_V90_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_14_1_1_U359" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5023" filename="cnn_ap_type/dense_1.cpp" linenumber="19" name="dense_1_out_V69_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_14_1_1_U360" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5024" filename="cnn_ap_type/dense_1.cpp" linenumber="9" name="write_flag123_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_1_1_1_U309" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5025" filename="cnn_ap_type/dense_1.cpp" linenumber="19" name="dense_1_out_V89_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_14_1_1_U361" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5026" filename="cnn_ap_type/dense_1.cpp" linenumber="9" name="write_flag63_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_1_1_1_U310" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5027" filename="cnn_ap_type/dense_1.cpp" linenumber="9" name="write_flag120_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_1_1_1_U311" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5028" filename="cnn_ap_type/dense_1.cpp" linenumber="19" name="dense_1_out_V88_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_14_1_1_U362" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5029" filename="cnn_ap_type/dense_1.cpp" linenumber="19" name="dense_1_out_V70_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_14_1_1_U363" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5030" filename="cnn_ap_type/dense_1.cpp" linenumber="9" name="write_flag117_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_1_1_1_U312" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5031" filename="cnn_ap_type/dense_1.cpp" linenumber="19" name="dense_1_out_V87_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_14_1_1_U364" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5032" filename="cnn_ap_type/dense_1.cpp" linenumber="9" name="write_flag66_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_1_1_1_U313" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5033" filename="cnn_ap_type/dense_1.cpp" linenumber="9" name="write_flag114_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_1_1_1_U314" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5034" filename="cnn_ap_type/dense_1.cpp" linenumber="19" name="dense_1_out_V86_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_14_1_1_U365" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5035" filename="cnn_ap_type/dense_1.cpp" linenumber="19" name="dense_1_out_V71_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_14_1_1_U366" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5036" filename="cnn_ap_type/dense_1.cpp" linenumber="9" name="write_flag111_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_1_1_1_U315" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5037" filename="cnn_ap_type/dense_1.cpp" linenumber="19" name="dense_1_out_V85_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_14_1_1_U367" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5038" filename="cnn_ap_type/dense_1.cpp" linenumber="9" name="write_flag69_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_1_1_1_U316" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5039" filename="cnn_ap_type/dense_1.cpp" linenumber="9" name="write_flag108_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_1_1_1_U317" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5040" filename="cnn_ap_type/dense_1.cpp" linenumber="19" name="dense_1_out_V84_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_14_1_1_U368" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5041" filename="cnn_ap_type/dense_1.cpp" linenumber="19" name="dense_1_out_V72_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_14_1_1_U369" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5042" filename="cnn_ap_type/dense_1.cpp" linenumber="9" name="write_flag105_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_1_1_1_U318" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5043" filename="cnn_ap_type/dense_1.cpp" linenumber="19" name="dense_1_out_V83_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_14_1_1_U370" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5044" filename="cnn_ap_type/dense_1.cpp" linenumber="9" name="write_flag72_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_1_1_1_U319" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5045" filename="cnn_ap_type/dense_1.cpp" linenumber="9" name="write_flag102_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_1_1_1_U320" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5046" filename="cnn_ap_type/dense_1.cpp" linenumber="19" name="dense_1_out_V82_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_14_1_1_U371" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5047" filename="cnn_ap_type/dense_1.cpp" linenumber="19" name="dense_1_out_V73_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_14_1_1_U372" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5048" filename="cnn_ap_type/dense_1.cpp" linenumber="9" name="write_flag99_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_1_1_1_U321" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5049" filename="cnn_ap_type/dense_1.cpp" linenumber="19" name="dense_1_out_V81_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_14_1_1_U373" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5050" filename="cnn_ap_type/dense_1.cpp" linenumber="9" name="write_flag75_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_1_1_1_U322" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5051" filename="cnn_ap_type/dense_1.cpp" linenumber="9" name="write_flag96_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_1_1_1_U323" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5052" filename="cnn_ap_type/dense_1.cpp" linenumber="19" name="dense_1_out_V80_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_14_1_1_U374" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5053" filename="cnn_ap_type/dense_1.cpp" linenumber="19" name="dense_1_out_V74_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_14_1_1_U375" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5054" filename="cnn_ap_type/dense_1.cpp" linenumber="9" name="write_flag93_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_1_1_1_U324" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5055" filename="cnn_ap_type/dense_1.cpp" linenumber="19" name="dense_1_out_V79_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_14_1_1_U376" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5056" filename="cnn_ap_type/dense_1.cpp" linenumber="9" name="write_flag78_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_1_1_1_U325" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5057" filename="cnn_ap_type/dense_1.cpp" linenumber="9" name="write_flag90_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_1_1_1_U326" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5058" filename="cnn_ap_type/dense_1.cpp" linenumber="19" name="dense_1_out_V78_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_14_1_1_U377" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5059" filename="cnn_ap_type/dense_1.cpp" linenumber="19" name="dense_1_out_V75_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_14_1_1_U378" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5060" filename="cnn_ap_type/dense_1.cpp" linenumber="9" name="write_flag87_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_1_1_1_U327" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5061" filename="cnn_ap_type/dense_1.cpp" linenumber="19" name="dense_1_out_V77_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_14_1_1_U379" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5062" filename="cnn_ap_type/dense_1.cpp" linenumber="9" name="write_flag81_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_1_1_1_U328" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5063" filename="cnn_ap_type/dense_1.cpp" linenumber="9" name="write_flag84_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_1_1_1_U329" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5064" filename="cnn_ap_type/dense_1.cpp" linenumber="19" name="dense_1_out_V76_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_14_1_1_U380" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5065" filename="cnn_ap_type/dense_1.cpp" linenumber="9" name="write_flag48_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_1_1_1_U330" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5066" filename="cnn_ap_type/dense_1.cpp" linenumber="19" name="dense_1_out_V64_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_14_1_1_U381" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5067" filename="cnn_ap_type/dense_1.cpp" linenumber="9" name="write_flag_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_1_1_1_U331" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5068" filename="cnn_ap_type/dense_1.cpp" linenumber="9" name="write_flag45_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_1_1_1_U332" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5069" filename="cnn_ap_type/dense_1.cpp" linenumber="19" name="dense_1_out_V63_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_14_1_1_U382" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5070" filename="cnn_ap_type/dense_1.cpp" linenumber="19" name="dense_1_out_V_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_14_1_1_U383" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5071" filename="cnn_ap_type/dense_1.cpp" linenumber="9" name="write_flag42_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_1_1_1_U333" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5072" filename="cnn_ap_type/dense_1.cpp" linenumber="19" name="dense_1_out_V62_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_14_1_1_U384" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5073" filename="cnn_ap_type/dense_1.cpp" linenumber="9" name="write_flag3_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_1_1_1_U334" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5074" filename="cnn_ap_type/dense_1.cpp" linenumber="9" name="write_flag39_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_1_1_1_U335" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5075" filename="cnn_ap_type/dense_1.cpp" linenumber="19" name="dense_1_out_V61_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_14_1_1_U385" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5076" filename="cnn_ap_type/dense_1.cpp" linenumber="19" name="dense_1_out_V50_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_14_1_1_U386" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5077" filename="cnn_ap_type/dense_1.cpp" linenumber="9" name="write_flag36_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_1_1_1_U336" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5078" filename="cnn_ap_type/dense_1.cpp" linenumber="19" name="dense_1_out_V60_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_14_1_1_U387" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5079" filename="cnn_ap_type/dense_1.cpp" linenumber="9" name="write_flag6_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_1_1_1_U337" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5080" filename="cnn_ap_type/dense_1.cpp" linenumber="9" name="write_flag33_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_1_1_1_U338" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5081" filename="cnn_ap_type/dense_1.cpp" linenumber="19" name="dense_1_out_V59_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_14_1_1_U388" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5082" filename="cnn_ap_type/dense_1.cpp" linenumber="19" name="dense_1_out_V51_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_14_1_1_U389" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5083" filename="cnn_ap_type/dense_1.cpp" linenumber="9" name="write_flag30_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_1_1_1_U339" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5084" filename="cnn_ap_type/dense_1.cpp" linenumber="19" name="dense_1_out_V58_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_14_1_1_U390" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5085" filename="cnn_ap_type/dense_1.cpp" linenumber="9" name="write_flag9_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_1_1_1_U340" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5086" filename="cnn_ap_type/dense_1.cpp" linenumber="9" name="write_flag27_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_1_1_1_U341" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5087" filename="cnn_ap_type/dense_1.cpp" linenumber="19" name="dense_1_out_V57_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_14_1_1_U391" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5088" filename="cnn_ap_type/dense_1.cpp" linenumber="19" name="dense_1_out_V52_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_14_1_1_U392" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5089" filename="cnn_ap_type/dense_1.cpp" linenumber="9" name="write_flag24_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_1_1_1_U342" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5090" filename="cnn_ap_type/dense_1.cpp" linenumber="19" name="dense_1_out_V56_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_14_1_1_U393" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5091" filename="cnn_ap_type/dense_1.cpp" linenumber="9" name="write_flag12_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_1_1_1_U343" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5092" filename="cnn_ap_type/dense_1.cpp" linenumber="9" name="write_flag21_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_1_1_1_U344" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5093" filename="cnn_ap_type/dense_1.cpp" linenumber="19" name="dense_1_out_V55_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_14_1_1_U394" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5094" filename="cnn_ap_type/dense_1.cpp" linenumber="19" name="dense_1_out_V53_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_14_1_1_U395" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5095" filename="cnn_ap_type/dense_1.cpp" linenumber="9" name="write_flag18_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_1_1_1_U345" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5096" filename="cnn_ap_type/dense_1.cpp" linenumber="19" name="dense_1_out_V54_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_14_1_1_U396" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5097" filename="cnn_ap_type/dense_1.cpp" linenumber="9" name="write_flag15_1" contextFuncName="dense_1" moduleName="dense_1" rtlName="cnn_mux_646_1_1_1_U346" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="5101" filename="cnn_ap_type/dense_1.cpp" linenumber="23" name="select_ln23" contextFuncName="dense_1" moduleName="dense_1" rtlName="select_ln23_fu_7330_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="107" filename="cnn_ap_type/dense_2.cpp" linenumber="9" name="icmp_ln9" contextFuncName="dense_2" moduleName="dense_2" rtlName="icmp_ln9_fu_553_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="109" filename="cnn_ap_type/dense_2.cpp" linenumber="9" name="i" contextFuncName="dense_2" moduleName="dense_2" rtlName="i_fu_559_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="114" filename="cnn_ap_type/dense_2.cpp" linenumber="14" name="zext_ln14" contextFuncName="dense_2" moduleName="dense_2" rtlName="zext_ln14_fu_565_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="115" filename="cnn_ap_type/dense_2.cpp" linenumber="13" name="zext_ln13" contextFuncName="dense_2" moduleName="dense_2" rtlName="zext_ln13_fu_569_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="120" filename="cnn_ap_type/dense_2.cpp" linenumber="13" name="icmp_ln13" contextFuncName="dense_2" moduleName="dense_2" rtlName="icmp_ln13_fu_573_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="122" filename="cnn_ap_type/dense_2.cpp" linenumber="13" name="j" contextFuncName="dense_2" moduleName="dense_2" rtlName="j_fu_579_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="126" filename="cnn_ap_type/dense_2.cpp" linenumber="14" name="tmp_s" contextFuncName="dense_2" moduleName="dense_2" rtlName="tmp_s_fu_585_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="127" filename="cnn_ap_type/dense_2.cpp" linenumber="14" name="zext_ln1117" contextFuncName="dense_2" moduleName="dense_2" rtlName="zext_ln1117_fu_593_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="128" filename="cnn_ap_type/dense_2.cpp" linenumber="14" name="tmp_4" contextFuncName="dense_2" moduleName="dense_2" rtlName="tmp_4_fu_597_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="129" filename="cnn_ap_type/dense_2.cpp" linenumber="14" name="zext_ln1117_1" contextFuncName="dense_2" moduleName="dense_2" rtlName="zext_ln1117_1_fu_605_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="130" filename="cnn_ap_type/dense_2.cpp" linenumber="14" name="sub_ln1117" contextFuncName="dense_2" moduleName="dense_2" rtlName="sub_ln1117_fu_609_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="131" filename="cnn_ap_type/dense_2.cpp" linenumber="14" name="add_ln1117" contextFuncName="dense_2" moduleName="dense_2" rtlName="add_ln1117_fu_615_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="132" filename="cnn_ap_type/dense_2.cpp" linenumber="14" name="sext_ln1117" contextFuncName="dense_2" moduleName="dense_2" rtlName="sext_ln1117_fu_620_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="134" filename="cnn_ap_type/dense_2.cpp" linenumber="14" name="tmp_3" contextFuncName="dense_2" moduleName="dense_2" rtlName="cnn_mux_506_14_1_1_U604" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="138" filename="cnn_ap_type/dense_2.cpp" linenumber="14" name="mul_ln703" contextFuncName="dense_2" moduleName="dense_2" rtlName="cnn_mac_muladd_14bgk_U605" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="139" filename="cnn_ap_type/dense_2.cpp" linenumber="14" name="lhs_V_3" contextFuncName="dense_2" moduleName="dense_2" rtlName="lhs_V_3_fu_688_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="141" filename="cnn_ap_type/dense_2.cpp" linenumber="14" name="ret_V" contextFuncName="dense_2" moduleName="dense_2" rtlName="cnn_mac_muladd_14bgk_U605" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="142" filename="cnn_ap_type/dense_2.cpp" linenumber="14" name="p_Result_s" contextFuncName="dense_2" moduleName="dense_2" rtlName="p_Result_s_fu_700_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="143" filename="cnn_ap_type/dense_2.cpp" linenumber="14" name="p_Val2_30" contextFuncName="dense_2" moduleName="dense_2" rtlName="p_Val2_30_fu_707_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="144" filename="cnn_ap_type/dense_2.cpp" linenumber="14" name="p_Result_23" contextFuncName="dense_2" moduleName="dense_2" rtlName="p_Result_23_fu_716_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="145" filename="cnn_ap_type/dense_2.cpp" linenumber="14" name="tmp_29" contextFuncName="dense_2" moduleName="dense_2" rtlName="tmp_29_fu_723_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="146" filename="cnn_ap_type/dense_2.cpp" linenumber="14" name="zext_ln415" contextFuncName="dense_2" moduleName="dense_2" rtlName="zext_ln415_fu_730_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="147" filename="cnn_ap_type/dense_2.cpp" linenumber="14" name="sum_V" contextFuncName="dense_2" moduleName="dense_2" rtlName="sum_V_fu_734_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="148" filename="cnn_ap_type/dense_2.cpp" linenumber="14" name="tmp_30" contextFuncName="dense_2" moduleName="dense_2" rtlName="tmp_30_fu_740_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="149" filename="cnn_ap_type/dense_2.cpp" linenumber="14" name="xor_ln416_3" contextFuncName="dense_2" moduleName="dense_2" rtlName="xor_ln416_3_fu_748_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="150" filename="cnn_ap_type/dense_2.cpp" linenumber="14" name="carry_2" contextFuncName="dense_2" moduleName="dense_2" rtlName="carry_2_fu_754_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="151" filename="cnn_ap_type/dense_2.cpp" linenumber="14" name="p_Result_24" contextFuncName="dense_2" moduleName="dense_2" rtlName="p_Result_24_fu_760_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="152" filename="cnn_ap_type/dense_2.cpp" linenumber="14" name="Range2_all_ones" contextFuncName="dense_2" moduleName="dense_2" rtlName="Range2_all_ones_fu_768_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="153" filename="cnn_ap_type/dense_2.cpp" linenumber="14" name="tmp_33" contextFuncName="dense_2" moduleName="dense_2" rtlName="tmp_33_fu_775_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="154" filename="cnn_ap_type/dense_2.cpp" linenumber="14" name="xor_ln779" contextFuncName="dense_2" moduleName="dense_2" rtlName="xor_ln779_fu_782_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="155" filename="cnn_ap_type/dense_2.cpp" linenumber="14" name="xor_ln416_4" contextFuncName="dense_2" moduleName="dense_2" rtlName="xor_ln416_4_fu_788_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="156" filename="cnn_ap_type/dense_2.cpp" linenumber="14" name="or_ln416_2" contextFuncName="dense_2" moduleName="dense_2" rtlName="or_ln416_2_fu_794_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="157" filename="cnn_ap_type/dense_2.cpp" linenumber="14" name="or_ln416" contextFuncName="dense_2" moduleName="dense_2" rtlName="or_ln416_fu_800_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="158" filename="cnn_ap_type/dense_2.cpp" linenumber="14" name="deleted_ones" contextFuncName="dense_2" moduleName="dense_2" rtlName="deleted_ones_fu_806_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="159" filename="cnn_ap_type/dense_2.cpp" linenumber="14" name="and_ln781" contextFuncName="dense_2" moduleName="dense_2" rtlName="and_ln781_fu_812_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="160" filename="cnn_ap_type/dense_2.cpp" linenumber="14" name="xor_ln785" contextFuncName="dense_2" moduleName="dense_2" rtlName="xor_ln785_fu_818_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="161" filename="cnn_ap_type/dense_2.cpp" linenumber="14" name="or_ln785" contextFuncName="dense_2" moduleName="dense_2" rtlName="or_ln785_fu_824_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="162" filename="cnn_ap_type/dense_2.cpp" linenumber="14" name="xor_ln785_2" contextFuncName="dense_2" moduleName="dense_2" rtlName="xor_ln785_2_fu_830_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="163" filename="cnn_ap_type/dense_2.cpp" linenumber="14" name="overflow" contextFuncName="dense_2" moduleName="dense_2" rtlName="overflow_fu_836_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="164" filename="cnn_ap_type/dense_2.cpp" linenumber="14" name="and_ln786" contextFuncName="dense_2" moduleName="dense_2" rtlName="and_ln786_fu_842_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="165" filename="cnn_ap_type/dense_2.cpp" linenumber="14" name="or_ln786" contextFuncName="dense_2" moduleName="dense_2" rtlName="or_ln786_fu_848_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="166" filename="cnn_ap_type/dense_2.cpp" linenumber="14" name="xor_ln786_4" contextFuncName="dense_2" moduleName="dense_2" rtlName="xor_ln786_4_fu_854_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="167" filename="cnn_ap_type/dense_2.cpp" linenumber="14" name="underflow" contextFuncName="dense_2" moduleName="dense_2" rtlName="underflow_fu_860_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="168" filename="cnn_ap_type/dense_2.cpp" linenumber="14" name="or_ln340_7" contextFuncName="dense_2" moduleName="dense_2" rtlName="or_ln340_7_fu_866_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="169" filename="cnn_ap_type/dense_2.cpp" linenumber="14" name="or_ln340_8" contextFuncName="dense_2" moduleName="dense_2" rtlName="or_ln340_8_fu_872_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="170" filename="cnn_ap_type/dense_2.cpp" linenumber="14" name="or_ln340_9" contextFuncName="dense_2" moduleName="dense_2" rtlName="or_ln340_9_fu_878_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="171" filename="cnn_ap_type/dense_2.cpp" linenumber="14" name="select_ln340_4" contextFuncName="dense_2" moduleName="dense_2" rtlName="select_ln340_4_fu_884_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="172" filename="cnn_ap_type/dense_2.cpp" linenumber="14" name="select_ln388_4" contextFuncName="dense_2" moduleName="dense_2" rtlName="select_ln388_4_fu_892_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="173" filename="cnn_ap_type/dense_2.cpp" linenumber="14" name="select_ln340_9" contextFuncName="dense_2" moduleName="dense_2" rtlName="select_ln340_9_fu_900_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="176" filename="cnn_ap_type/dense_2.cpp" linenumber="17" name="lhs_V" contextFuncName="dense_2" moduleName="dense_2" rtlName="lhs_V_fu_908_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="179" filename="cnn_ap_type/dense_2.cpp" linenumber="17" name="sext_ln1265" contextFuncName="dense_2" moduleName="dense_2" rtlName="sext_ln1265_fu_912_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="180" filename="cnn_ap_type/dense_2.cpp" linenumber="17" name="rhs_V" contextFuncName="dense_2" moduleName="dense_2" rtlName="rhs_V_fu_916_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="181" filename="cnn_ap_type/dense_2.cpp" linenumber="17" name="ret_V_8" contextFuncName="dense_2" moduleName="dense_2" rtlName="ret_V_8_fu_920_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="182" filename="cnn_ap_type/dense_2.cpp" linenumber="17" name="p_Result_25" contextFuncName="dense_2" moduleName="dense_2" rtlName="p_Result_25_fu_926_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="183" filename="cnn_ap_type/dense_2.cpp" linenumber="17" name="p_Val2_28" contextFuncName="dense_2" moduleName="dense_2" rtlName="p_Val2_28_fu_934_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="184" filename="cnn_ap_type/dense_2.cpp" linenumber="17" name="p_Result_26" contextFuncName="dense_2" moduleName="dense_2" rtlName="p_Result_26_fu_940_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="185" filename="cnn_ap_type/dense_2.cpp" linenumber="17" name="xor_ln786" contextFuncName="dense_2" moduleName="dense_2" rtlName="xor_ln786_fu_948_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="186" filename="cnn_ap_type/dense_2.cpp" linenumber="17" name="underflow_4" contextFuncName="dense_2" moduleName="dense_2" rtlName="underflow_4_fu_954_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="187" filename="cnn_ap_type/dense_2.cpp" linenumber="17" name="xor_ln340_6" contextFuncName="dense_2" moduleName="dense_2" rtlName="xor_ln340_6_fu_960_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="188" filename="cnn_ap_type/dense_2.cpp" linenumber="17" name="xor_ln340" contextFuncName="dense_2" moduleName="dense_2" rtlName="xor_ln340_fu_966_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="189" filename="cnn_ap_type/dense_2.cpp" linenumber="17" name="or_ln340" contextFuncName="dense_2" moduleName="dense_2" rtlName="or_ln340_fu_972_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="190" filename="cnn_ap_type/dense_2.cpp" linenumber="17" name="select_ln340" contextFuncName="dense_2" moduleName="dense_2" rtlName="select_ln340_fu_978_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="191" filename="cnn_ap_type/dense_2.cpp" linenumber="17" name="select_ln388" contextFuncName="dense_2" moduleName="dense_2" rtlName="select_ln388_fu_986_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="192" filename="cnn_ap_type/dense_2.cpp" linenumber="17" name="select_ln340_8" contextFuncName="dense_2" moduleName="dense_2" rtlName="select_ln340_8_fu_994_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="193" filename="cnn_ap_type/dense_2.cpp" linenumber="17" name="trunc_ln203" contextFuncName="dense_2" moduleName="dense_2" rtlName="trunc_ln203_fu_1002_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="195" filename="cnn_ap_type/dense_2.cpp" linenumber="19" name="tmp_26" contextFuncName="dense_2" moduleName="dense_2" rtlName="tmp_26_fu_1006_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="196" filename="cnn_ap_type/dense_2.cpp" linenumber="19" name="select_ln19" contextFuncName="dense_2" moduleName="dense_2" rtlName="dense_2_out_V_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="7" filename="C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h" linenumber="182" name="x_l_V" contextFuncName="exp&lt;15, 7&gt;" moduleName="exp&lt;15, 7&gt;" rtlName="x_l_V_fu_159_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="8" filename="C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h" linenumber="185" name="p_Result_15" contextFuncName="exp&lt;15, 7&gt;" moduleName="exp&lt;15, 7&gt;" rtlName="p_Result_15_fu_163_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="9" filename="C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h" linenumber="187" name="trunc_ln612" contextFuncName="exp&lt;15, 7&gt;" moduleName="exp&lt;15, 7&gt;" rtlName="trunc_ln612_fu_173_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="10" filename="C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h" linenumber="187" name="p_Result_16" contextFuncName="exp&lt;15, 7&gt;" moduleName="exp&lt;15, 7&gt;" rtlName="p_Result_16_fu_177_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="11" filename="C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h" linenumber="191" name="tmp" contextFuncName="exp&lt;15, 7&gt;" moduleName="exp&lt;15, 7&gt;" rtlName="tmp_reg_621" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="12" filename="C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h" linenumber="191" name="p_Result_s" contextFuncName="exp&lt;15, 7&gt;" moduleName="exp&lt;15, 7&gt;" rtlName="p_Result_s_fu_193_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="13" filename="C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h" linenumber="191" name="xor_ln191" contextFuncName="exp&lt;15, 7&gt;" moduleName="exp&lt;15, 7&gt;" rtlName="xor_ln191_fu_201_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="14" filename="C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h" linenumber="191" name="p_Result_1" contextFuncName="exp&lt;15, 7&gt;" moduleName="exp&lt;15, 7&gt;" rtlName="p_Result_1_fu_207_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="15" filename="C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h" linenumber="191" name="xor_ln191_1" contextFuncName="exp&lt;15, 7&gt;" moduleName="exp&lt;15, 7&gt;" rtlName="xor_ln191_1_fu_215_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="16" filename="C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h" linenumber="191" name="p_Result_2" contextFuncName="exp&lt;15, 7&gt;" moduleName="exp&lt;15, 7&gt;" rtlName="p_Result_2_fu_221_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="17" filename="C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h" linenumber="191" name="xor_ln191_2" contextFuncName="exp&lt;15, 7&gt;" moduleName="exp&lt;15, 7&gt;" rtlName="xor_ln191_2_fu_229_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="18" filename="C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h" linenumber="191" name="p_Result_3" contextFuncName="exp&lt;15, 7&gt;" moduleName="exp&lt;15, 7&gt;" rtlName="p_Result_3_fu_235_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="19" filename="C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h" linenumber="191" name="xor_ln191_3" contextFuncName="exp&lt;15, 7&gt;" moduleName="exp&lt;15, 7&gt;" rtlName="xor_ln191_3_fu_243_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="20" filename="C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h" linenumber="191" name="p_Result_4" contextFuncName="exp&lt;15, 7&gt;" moduleName="exp&lt;15, 7&gt;" rtlName="p_Result_4_fu_249_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="21" filename="C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h" linenumber="191" name="xor_ln191_4" contextFuncName="exp&lt;15, 7&gt;" moduleName="exp&lt;15, 7&gt;" rtlName="xor_ln191_4_fu_257_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="22" filename="C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h" linenumber="191" name="p_Result_5" contextFuncName="exp&lt;15, 7&gt;" moduleName="exp&lt;15, 7&gt;" rtlName="p_Result_5_fu_263_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="23" filename="C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h" linenumber="191" name="xor_ln191_5" contextFuncName="exp&lt;15, 7&gt;" moduleName="exp&lt;15, 7&gt;" rtlName="xor_ln191_5_fu_271_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="24" filename="C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h" linenumber="191" name="p_Result_6" contextFuncName="exp&lt;15, 7&gt;" moduleName="exp&lt;15, 7&gt;" rtlName="p_Result_6_fu_277_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="25" filename="C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h" linenumber="191" name="xor_ln191_6" contextFuncName="exp&lt;15, 7&gt;" moduleName="exp&lt;15, 7&gt;" rtlName="xor_ln191_6_fu_285_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="26" filename="C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h" linenumber="191" name="p_Result_7" contextFuncName="exp&lt;15, 7&gt;" moduleName="exp&lt;15, 7&gt;" rtlName="p_Result_7_fu_291_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="27" filename="C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h" linenumber="191" name="xor_ln191_7" contextFuncName="exp&lt;15, 7&gt;" moduleName="exp&lt;15, 7&gt;" rtlName="xor_ln191_7_fu_299_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="28" filename="C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h" linenumber="194" name="icmp_ln1498" contextFuncName="exp&lt;15, 7&gt;" moduleName="exp&lt;15, 7&gt;" rtlName="icmp_ln1498_fu_305_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="29" filename="C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h" linenumber="194" name="icmp_ln1494" contextFuncName="exp&lt;15, 7&gt;" moduleName="exp&lt;15, 7&gt;" rtlName="icmp_ln1494_fu_311_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="30" filename="C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h" linenumber="194" name="and_ln194" contextFuncName="exp&lt;15, 7&gt;" moduleName="exp&lt;15, 7&gt;" rtlName="and_ln194_fu_317_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="31" filename="C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h" linenumber="195" name="xor_ln195" contextFuncName="exp&lt;15, 7&gt;" moduleName="exp&lt;15, 7&gt;" rtlName="xor_ln195_fu_492_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="32" filename="C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h" linenumber="195" name="select_ln195" contextFuncName="exp&lt;15, 7&gt;" moduleName="exp&lt;15, 7&gt;" rtlName="select_ln195_fu_497_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="33" filename="C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h" linenumber="202" name="p_Result_s_55" contextFuncName="exp&lt;15, 7&gt;" moduleName="exp&lt;15, 7&gt;" rtlName="p_Result_s_55_reg_627" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="34" filename="C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h" linenumber="202" name="p_Result_17" contextFuncName="exp&lt;15, 7&gt;" moduleName="exp&lt;15, 7&gt;" rtlName="p_Result_17_fu_413_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="35" filename="C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h" linenumber="204" name="tmp_V" contextFuncName="exp&lt;15, 7&gt;" moduleName="exp&lt;15, 7&gt;" rtlName="tmp_V_fu_333_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="36" filename="C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h" linenumber="207" name="trunc_ln612_1" contextFuncName="exp&lt;15, 7&gt;" moduleName="exp&lt;15, 7&gt;" rtlName="trunc_ln612_1_fu_343_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="37" filename="C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h" linenumber="207" name="tmp_V_1" contextFuncName="exp&lt;15, 7&gt;" moduleName="exp&lt;15, 7&gt;" rtlName="tmp_V_1_fu_347_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="38" filename="C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h" linenumber="214" name="zext_ln544" contextFuncName="exp&lt;15, 7&gt;" moduleName="exp&lt;15, 7&gt;" rtlName="zext_ln544_fu_355_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="41" filename="C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h" linenumber="217" name="p_Result_18" contextFuncName="exp&lt;15, 7&gt;" moduleName="exp&lt;15, 7&gt;" rtlName="p_Result_18_fu_419_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="42" filename="C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h" linenumber="229" name="zext_ln544_1" contextFuncName="exp&lt;15, 7&gt;" moduleName="exp&lt;15, 7&gt;" rtlName="zext_ln544_1_fu_360_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="45" filename="C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h" linenumber="231" name="r_V" contextFuncName="exp&lt;15, 7&gt;" moduleName="exp&lt;15, 7&gt;" rtlName="r_V_5_fu_436_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="46" filename="C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h" linenumber="231" name="zext_ln1118" contextFuncName="exp&lt;15, 7&gt;" moduleName="exp&lt;15, 7&gt;" rtlName="r_V_5_fu_436_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="47" filename="C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h" linenumber="231" name="r_V_5" contextFuncName="exp&lt;15, 7&gt;" moduleName="exp&lt;15, 7&gt;" rtlName="r_V_5_fu_436_p2" latency="0" BRAM="-1" DSP="1" FF="0" LUT="47" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="48" filename="C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h" linenumber="232" name="f_x_msb_2_lsb_s_V" contextFuncName="exp&lt;15, 7&gt;" moduleName="exp&lt;15, 7&gt;" rtlName="f_x_msb_2_lsb_s_V_fu_442_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="49" filename="C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h" linenumber="233" name="lhs_V" contextFuncName="exp&lt;15, 7&gt;" moduleName="exp&lt;15, 7&gt;" rtlName="lhs_V_fu_452_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="50" filename="C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h" linenumber="233" name="rhs_V" contextFuncName="exp&lt;15, 7&gt;" moduleName="exp&lt;15, 7&gt;" rtlName="rhs_V_fu_456_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="51" filename="C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h" linenumber="233" name="zext_ln728" contextFuncName="exp&lt;15, 7&gt;" moduleName="exp&lt;15, 7&gt;" rtlName="zext_ln728_fu_467_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="52" filename="C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h" linenumber="233" name="ret_V" contextFuncName="exp&lt;15, 7&gt;" moduleName="exp&lt;15, 7&gt;" rtlName="ret_V_fu_471_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="53" filename="C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h" linenumber="233" name="zext_ln703" contextFuncName="exp&lt;15, 7&gt;" moduleName="exp&lt;15, 7&gt;" rtlName="zext_ln703_fu_477_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="54" filename="C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h" linenumber="233" name="exp_x_msb_2_lsb_m_1_s" contextFuncName="exp&lt;15, 7&gt;" moduleName="exp&lt;15, 7&gt;" rtlName="exp_x_msb_2_lsb_m_1_s_fu_481_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="55" filename="C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h" linenumber="245" name="zext_ln544_2" contextFuncName="exp&lt;15, 7&gt;" moduleName="exp&lt;15, 7&gt;" rtlName="zext_ln544_2_fu_487_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="58" filename="C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h" linenumber="246" name="r_V_2" contextFuncName="exp&lt;15, 7&gt;" moduleName="exp&lt;15, 7&gt;" rtlName="r_V_6_fu_512_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="59" filename="C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h" linenumber="246" name="zext_ln1118_1" contextFuncName="exp&lt;15, 7&gt;" moduleName="exp&lt;15, 7&gt;" rtlName="r_V_6_fu_512_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="60" filename="C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h" linenumber="246" name="r_V_6" contextFuncName="exp&lt;15, 7&gt;" moduleName="exp&lt;15, 7&gt;" rtlName="r_V_6_fu_512_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="47" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="61" filename="C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h" linenumber="247" name="y_lo_s_V" contextFuncName="exp&lt;15, 7&gt;" moduleName="exp&lt;15, 7&gt;" rtlName="y_lo_s_V_fu_518_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="62" filename="C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h" linenumber="248" name="y_l_V" contextFuncName="exp&lt;15, 7&gt;" moduleName="exp&lt;15, 7&gt;" rtlName="y_l_V_fu_528_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="63" filename="C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h" linenumber="249" name="y_V" contextFuncName="exp&lt;15, 7&gt;" moduleName="exp&lt;15, 7&gt;" rtlName="y_V_fu_534_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="64" filename="C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h" linenumber="194" name="or_ln194" contextFuncName="exp&lt;15, 7&gt;" moduleName="exp&lt;15, 7&gt;" rtlName="or_ln194_fu_365_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="65" filename="C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h" linenumber="194" name="or_ln194_1" contextFuncName="exp&lt;15, 7&gt;" moduleName="exp&lt;15, 7&gt;" rtlName="or_ln194_1_fu_371_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="66" filename="C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h" linenumber="194" name="or_ln194_2" contextFuncName="exp&lt;15, 7&gt;" moduleName="exp&lt;15, 7&gt;" rtlName="or_ln194_2_fu_377_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="67" filename="C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h" linenumber="194" name="or_ln194_3" contextFuncName="exp&lt;15, 7&gt;" moduleName="exp&lt;15, 7&gt;" rtlName="or_ln194_3_fu_383_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="68" filename="C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h" linenumber="194" name="or_ln194_4" contextFuncName="exp&lt;15, 7&gt;" moduleName="exp&lt;15, 7&gt;" rtlName="or_ln194_4_fu_389_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="69" filename="C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h" linenumber="194" name="or_ln194_5" contextFuncName="exp&lt;15, 7&gt;" moduleName="exp&lt;15, 7&gt;" rtlName="or_ln194_5_fu_395_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="70" filename="C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h" linenumber="194" name="or_ln194_6" contextFuncName="exp&lt;15, 7&gt;" moduleName="exp&lt;15, 7&gt;" rtlName="or_ln194_6_fu_401_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="71" filename="C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h" linenumber="194" name="or_ln194_7" contextFuncName="exp&lt;15, 7&gt;" moduleName="exp&lt;15, 7&gt;" rtlName="or_ln194_7_fu_407_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="72" filename="C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h" linenumber="194" name="p_Val2_19" contextFuncName="exp&lt;15, 7&gt;" moduleName="exp&lt;15, 7&gt;" rtlName="p_Val2_19_fu_544_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="22" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="73" filename="C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h" linenumber="255" name="tmp_10" contextFuncName="exp&lt;15, 7&gt;" moduleName="exp&lt;15, 7&gt;" rtlName="tmp_10_fu_551_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="74" filename="C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h" linenumber="255" name="icmp_ln255" contextFuncName="exp&lt;15, 7&gt;" moduleName="exp&lt;15, 7&gt;" rtlName="icmp_ln255_fu_561_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="75" filename="C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h" linenumber="255" name="tmp_11" contextFuncName="exp&lt;15, 7&gt;" moduleName="exp&lt;15, 7&gt;" rtlName="tmp_11_fu_567_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="76" filename="C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h" linenumber="255" name="or_ln255" contextFuncName="exp&lt;15, 7&gt;" moduleName="exp&lt;15, 7&gt;" rtlName="or_ln255_fu_575_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="77" filename="C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h" linenumber="255" name="tmp_12" contextFuncName="exp&lt;15, 7&gt;" moduleName="exp&lt;15, 7&gt;" rtlName="tmp_12_fu_581_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="78" filename="C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h" linenumber="255" name="icmp_ln255_1" contextFuncName="exp&lt;15, 7&gt;" moduleName="exp&lt;15, 7&gt;" rtlName="icmp_ln255_1_fu_591_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="79" filename="C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h" linenumber="255" name="or_ln255_1" contextFuncName="exp&lt;15, 7&gt;" moduleName="exp&lt;15, 7&gt;" rtlName="or_ln255_1_fu_597_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="80" filename="C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h" linenumber="267" name="tmp_s" contextFuncName="exp&lt;15, 7&gt;" moduleName="exp&lt;15, 7&gt;" rtlName="tmp_s_fu_603_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="81" filename="C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h" linenumber="267" name="r_V_4" contextFuncName="exp&lt;15, 7&gt;" moduleName="exp&lt;15, 7&gt;" rtlName="ap_return" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="10" filename="cnn_ap_type/dense_out.cpp" linenumber="12" name="icmp_ln12" contextFuncName="soft_max" moduleName="soft_max" rtlName="icmp_ln12_fu_170_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="12" filename="cnn_ap_type/dense_out.cpp" linenumber="12" name="m" contextFuncName="soft_max" moduleName="soft_max" rtlName="m_fu_176_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="16" filename="cnn_ap_type/dense_out.cpp" linenumber="13" name="zext_ln13" contextFuncName="soft_max" moduleName="soft_max" rtlName="zext_ln13_fu_182_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="19" filename="cnn_ap_type/dense_out.cpp" linenumber="13" name="icmp_ln1495" contextFuncName="soft_max" moduleName="soft_max" rtlName="icmp_ln1495_fu_191_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="20" filename="cnn_ap_type/dense_out.cpp" linenumber="13" name="select_ln13" contextFuncName="soft_max" moduleName="soft_max" rtlName="select_ln13_fu_197_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="23" filename="cnn_ap_type/dense_out.cpp" linenumber="22" name="rhs_V" contextFuncName="soft_max" moduleName="soft_max" rtlName="rhs_V_fu_187_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="28" filename="cnn_ap_type/dense_out.cpp" linenumber="20" name="icmp_ln20" contextFuncName="soft_max" moduleName="soft_max" rtlName="icmp_ln20_fu_205_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="30" filename="cnn_ap_type/dense_out.cpp" linenumber="20" name="i" contextFuncName="soft_max" moduleName="soft_max" rtlName="i_fu_211_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="34" filename="cnn_ap_type/dense_out.cpp" linenumber="22" name="zext_ln22" contextFuncName="soft_max" moduleName="soft_max" rtlName="zext_ln22_fu_217_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="37" filename="cnn_ap_type/dense_out.cpp" linenumber="22" name="lhs_V" contextFuncName="soft_max" moduleName="soft_max" rtlName="lhs_V_fu_226_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="38" filename="cnn_ap_type/dense_out.cpp" linenumber="22" name="ret_V" contextFuncName="soft_max" moduleName="soft_max" rtlName="grp_exp_15_7_s_fu_159_x_V" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="39" filename="C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot\hls_math.h" linenumber="1178" name="p_Val2_2" contextFuncName="exp&lt;15, 7&gt;" moduleName="soft_max" rtlName="grp_exp_15_7_s_fu_159" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="40" filename="cnn_ap_type/dense_out.cpp" linenumber="22" name="p_Result_s" contextFuncName="soft_max" moduleName="soft_max" rtlName="p_Result_s_fu_236_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="41" filename="cnn_ap_type/dense_out.cpp" linenumber="22" name="p_Val2_3" contextFuncName="soft_max" moduleName="soft_max" rtlName="p_Val2_3_fu_244_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="42" filename="cnn_ap_type/dense_out.cpp" linenumber="22" name="p_Result_1" contextFuncName="soft_max" moduleName="soft_max" rtlName="p_Result_1_fu_248_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="43" filename="cnn_ap_type/dense_out.cpp" linenumber="22" name="xor_ln786" contextFuncName="soft_max" moduleName="soft_max" rtlName="xor_ln786_fu_256_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="44" filename="cnn_ap_type/dense_out.cpp" linenumber="22" name="underflow" contextFuncName="soft_max" moduleName="soft_max" rtlName="underflow_fu_262_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="45" filename="cnn_ap_type/dense_out.cpp" linenumber="22" name="xor_ln340_3" contextFuncName="soft_max" moduleName="soft_max" rtlName="xor_ln340_3_fu_268_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="46" filename="cnn_ap_type/dense_out.cpp" linenumber="22" name="xor_ln340" contextFuncName="soft_max" moduleName="soft_max" rtlName="xor_ln340_fu_274_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="47" filename="cnn_ap_type/dense_out.cpp" linenumber="22" name="or_ln340" contextFuncName="soft_max" moduleName="soft_max" rtlName="or_ln340_fu_280_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="48" filename="cnn_ap_type/dense_out.cpp" linenumber="22" name="select_ln340" contextFuncName="soft_max" moduleName="soft_max" rtlName="select_ln340_fu_286_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="49" filename="cnn_ap_type/dense_out.cpp" linenumber="22" name="select_ln388" contextFuncName="soft_max" moduleName="soft_max" rtlName="select_ln388_fu_294_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="50" filename="cnn_ap_type/dense_out.cpp" linenumber="22" name="p_Val2_5" contextFuncName="soft_max" moduleName="soft_max" rtlName="p_Val2_5_fu_302_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="52" filename="cnn_ap_type/dense_out.cpp" linenumber="23" name="lhs_V_1" contextFuncName="soft_max" moduleName="soft_max" rtlName="lhs_V_1_fu_310_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="53" filename="cnn_ap_type/dense_out.cpp" linenumber="23" name="rhs_V_1" contextFuncName="soft_max" moduleName="soft_max" rtlName="rhs_V_1_fu_314_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="54" filename="cnn_ap_type/dense_out.cpp" linenumber="23" name="ret_V_2" contextFuncName="soft_max" moduleName="soft_max" rtlName="ret_V_2_fu_317_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="55" filename="cnn_ap_type/dense_out.cpp" linenumber="23" name="p_Result_2" contextFuncName="soft_max" moduleName="soft_max" rtlName="p_Result_2_fu_323_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="56" filename="cnn_ap_type/dense_out.cpp" linenumber="23" name="sum_V" contextFuncName="soft_max" moduleName="soft_max" rtlName="sum_V_fu_331_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="57" filename="cnn_ap_type/dense_out.cpp" linenumber="23" name="p_Result_3" contextFuncName="soft_max" moduleName="soft_max" rtlName="p_Result_3_fu_336_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="58" filename="cnn_ap_type/dense_out.cpp" linenumber="23" name="xor_ln786_2" contextFuncName="soft_max" moduleName="soft_max" rtlName="xor_ln786_2_fu_344_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="59" filename="cnn_ap_type/dense_out.cpp" linenumber="23" name="underflow_1" contextFuncName="soft_max" moduleName="soft_max" rtlName="underflow_1_fu_350_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="60" filename="cnn_ap_type/dense_out.cpp" linenumber="23" name="xor_ln340_4" contextFuncName="soft_max" moduleName="soft_max" rtlName="xor_ln340_4_fu_356_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="61" filename="cnn_ap_type/dense_out.cpp" linenumber="23" name="xor_ln340_2" contextFuncName="soft_max" moduleName="soft_max" rtlName="xor_ln340_2_fu_362_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="62" filename="cnn_ap_type/dense_out.cpp" linenumber="23" name="or_ln340_1" contextFuncName="soft_max" moduleName="soft_max" rtlName="or_ln340_1_fu_368_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="63" filename="cnn_ap_type/dense_out.cpp" linenumber="23" name="select_ln340_2" contextFuncName="soft_max" moduleName="soft_max" rtlName="select_ln340_2_fu_374_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="64" filename="cnn_ap_type/dense_out.cpp" linenumber="23" name="select_ln388_2" contextFuncName="soft_max" moduleName="soft_max" rtlName="select_ln388_2_fu_382_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="65" filename="cnn_ap_type/dense_out.cpp" linenumber="23" name="select_ln340_4" contextFuncName="soft_max" moduleName="soft_max" rtlName="select_ln340_4_fu_390_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="68" filename="cnn_ap_type/dense_out.cpp" linenumber="27" name="sext_ln27" contextFuncName="soft_max" moduleName="soft_max" rtlName="sext_ln27_fu_222_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="72" filename="cnn_ap_type/dense_out.cpp" linenumber="27" name="icmp_ln27" contextFuncName="soft_max" moduleName="soft_max" rtlName="icmp_ln27_fu_398_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="74" filename="cnn_ap_type/dense_out.cpp" linenumber="27" name="j" contextFuncName="soft_max" moduleName="soft_max" rtlName="j_fu_404_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="78" filename="cnn_ap_type/dense_out.cpp" linenumber="29" name="zext_ln29" contextFuncName="soft_max" moduleName="soft_max" rtlName="zext_ln29_fu_410_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="81" filename="cnn_ap_type/dense_out.cpp" linenumber="29" name="t_V" contextFuncName="soft_max" moduleName="soft_max" rtlName="grp_fu_423_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="82" filename="cnn_ap_type/dense_out.cpp" linenumber="29" name="r_V" contextFuncName="soft_max" moduleName="soft_max" rtlName="cnn_sdiv_22ns_14sbsm_U664" latency="25" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="83" filename="cnn_ap_type/dense_out.cpp" linenumber="29" name="p_Result_4" contextFuncName="soft_max" moduleName="soft_max" rtlName="p_Result_4_fu_428_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="84" filename="cnn_ap_type/dense_out.cpp" linenumber="29" name="p_Val2_10" contextFuncName="soft_max" moduleName="soft_max" rtlName="p_Val2_10_fu_436_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="85" filename="cnn_ap_type/dense_out.cpp" linenumber="29" name="p_Result_5" contextFuncName="soft_max" moduleName="soft_max" rtlName="p_Result_5_fu_440_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="86" filename="cnn_ap_type/dense_out.cpp" linenumber="29" name="tmp" contextFuncName="soft_max" moduleName="soft_max" rtlName="tmp_fu_448_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="87" filename="cnn_ap_type/dense_out.cpp" linenumber="29" name="icmp_ln785" contextFuncName="soft_max" moduleName="soft_max" rtlName="icmp_ln785_fu_458_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="88" filename="cnn_ap_type/dense_out.cpp" linenumber="29" name="or_ln785" contextFuncName="soft_max" moduleName="soft_max" rtlName="or_ln785_fu_464_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="89" filename="cnn_ap_type/dense_out.cpp" linenumber="29" name="xor_ln785" contextFuncName="soft_max" moduleName="soft_max" rtlName="xor_ln785_fu_470_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="90" filename="cnn_ap_type/dense_out.cpp" linenumber="29" name="overflow" contextFuncName="soft_max" moduleName="soft_max" rtlName="overflow_fu_476_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="91" filename="cnn_ap_type/dense_out.cpp" linenumber="29" name="xor_ln786_1" contextFuncName="soft_max" moduleName="soft_max" rtlName="xor_ln786_1_fu_482_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="92" filename="cnn_ap_type/dense_out.cpp" linenumber="29" name="icmp_ln786" contextFuncName="soft_max" moduleName="soft_max" rtlName="icmp_ln786_fu_488_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="93" filename="cnn_ap_type/dense_out.cpp" linenumber="29" name="or_ln786" contextFuncName="soft_max" moduleName="soft_max" rtlName="or_ln786_fu_494_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="94" filename="cnn_ap_type/dense_out.cpp" linenumber="29" name="underflow_2" contextFuncName="soft_max" moduleName="soft_max" rtlName="underflow_2_fu_500_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="95" filename="cnn_ap_type/dense_out.cpp" linenumber="29" name="or_ln340_2" contextFuncName="soft_max" moduleName="soft_max" rtlName="or_ln340_2_fu_506_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="96" filename="cnn_ap_type/dense_out.cpp" linenumber="29" name="xor_ln340_1" contextFuncName="soft_max" moduleName="soft_max" rtlName="xor_ln340_1_fu_512_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="97" filename="cnn_ap_type/dense_out.cpp" linenumber="29" name="or_ln340_3" contextFuncName="soft_max" moduleName="soft_max" rtlName="or_ln340_3_fu_518_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="98" filename="cnn_ap_type/dense_out.cpp" linenumber="29" name="select_ln340_1" contextFuncName="soft_max" moduleName="soft_max" rtlName="select_ln340_1_fu_524_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="99" filename="cnn_ap_type/dense_out.cpp" linenumber="29" name="select_ln388_1" contextFuncName="soft_max" moduleName="soft_max" rtlName="select_ln388_1_fu_532_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="100" filename="cnn_ap_type/dense_out.cpp" linenumber="29" name="select_ln340_5" contextFuncName="soft_max" moduleName="soft_max" rtlName="prediction_V_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="8" filename="cnn_ap_type/dense_out.cpp" linenumber="38" name="dense_array_V" contextFuncName="dense_out" moduleName="dense_out" rtlName="dense_array_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="12" filename="cnn_ap_type/dense_out.cpp" linenumber="41" name="icmp_ln41" contextFuncName="dense_out" moduleName="dense_out" rtlName="icmp_ln41_fu_192_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="14" filename="cnn_ap_type/dense_out.cpp" linenumber="41" name="d" contextFuncName="dense_out" moduleName="dense_out" rtlName="d_fu_198_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="19" filename="cnn_ap_type/dense_out.cpp" linenumber="48" name="zext_ln48" contextFuncName="dense_out" moduleName="dense_out" rtlName="zext_ln48_fu_204_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="20" filename="cnn_ap_type/dense_out.cpp" linenumber="46" name="zext_ln46" contextFuncName="dense_out" moduleName="dense_out" rtlName="zext_ln46_fu_208_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="25" filename="cnn_ap_type/dense_out.cpp" linenumber="46" name="icmp_ln46" contextFuncName="dense_out" moduleName="dense_out" rtlName="icmp_ln46_fu_212_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="27" filename="cnn_ap_type/dense_out.cpp" linenumber="46" name="f" contextFuncName="dense_out" moduleName="dense_out" rtlName="f_fu_218_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="31" filename="cnn_ap_type/dense_out.cpp" linenumber="48" name="zext_ln48_1" contextFuncName="dense_out" moduleName="dense_out" rtlName="zext_ln48_1_fu_224_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="32" filename="cnn_ap_type/dense_out.cpp" linenumber="48" name="tmp_s" contextFuncName="dense_out" moduleName="dense_out" rtlName="tmp_s_fu_229_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="33" filename="cnn_ap_type/dense_out.cpp" linenumber="48" name="zext_ln1116" contextFuncName="dense_out" moduleName="dense_out" rtlName="zext_ln1116_fu_237_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="34" filename="cnn_ap_type/dense_out.cpp" linenumber="48" name="tmp_2" contextFuncName="dense_out" moduleName="dense_out" rtlName="tmp_2_fu_241_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="35" filename="cnn_ap_type/dense_out.cpp" linenumber="48" name="zext_ln1116_1" contextFuncName="dense_out" moduleName="dense_out" rtlName="zext_ln1116_1_fu_249_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="36" filename="cnn_ap_type/dense_out.cpp" linenumber="48" name="add_ln1116" contextFuncName="dense_out" moduleName="dense_out" rtlName="add_ln1116_fu_253_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="37" filename="cnn_ap_type/dense_out.cpp" linenumber="48" name="add_ln1116_1" contextFuncName="dense_out" moduleName="dense_out" rtlName="add_ln1116_1_fu_259_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="38" filename="cnn_ap_type/dense_out.cpp" linenumber="48" name="zext_ln1116_2" contextFuncName="dense_out" moduleName="dense_out" rtlName="zext_ln1116_2_fu_264_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="44" filename="cnn_ap_type/dense_out.cpp" linenumber="48" name="zext_ln703" contextFuncName="dense_out" moduleName="dense_out" rtlName="mul_ln703_fu_601_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="45" filename="cnn_ap_type/dense_out.cpp" linenumber="48" name="mul_ln703" contextFuncName="dense_out" moduleName="dense_out" rtlName="cnn_mul_mul_9s_13bwn_U668" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="46" filename="cnn_ap_type/dense_out.cpp" linenumber="48" name="sext_ln703" contextFuncName="dense_out" moduleName="dense_out" rtlName="sext_ln703_fu_277_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="47" filename="cnn_ap_type/dense_out.cpp" linenumber="48" name="lhs_V_2" contextFuncName="dense_out" moduleName="dense_out" rtlName="lhs_V_2_fu_280_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="48" filename="cnn_ap_type/dense_out.cpp" linenumber="48" name="sext_ln728" contextFuncName="dense_out" moduleName="dense_out" rtlName="sext_ln728_fu_288_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="49" filename="cnn_ap_type/dense_out.cpp" linenumber="48" name="add_ln1192" contextFuncName="dense_out" moduleName="dense_out" rtlName="add_ln1192_fu_292_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="50" filename="cnn_ap_type/dense_out.cpp" linenumber="48" name="ret_V" contextFuncName="dense_out" moduleName="dense_out" rtlName="ret_V_fu_297_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="51" filename="cnn_ap_type/dense_out.cpp" linenumber="48" name="p_Result_s" contextFuncName="dense_out" moduleName="dense_out" rtlName="p_Result_s_reg_651" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="52" filename="cnn_ap_type/dense_out.cpp" linenumber="48" name="p_Val2_24" contextFuncName="dense_out" moduleName="dense_out" rtlName="p_Val2_24_fu_311_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="53" filename="cnn_ap_type/dense_out.cpp" linenumber="48" name="p_Result_19" contextFuncName="dense_out" moduleName="dense_out" rtlName="p_Result_19_fu_321_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="54" filename="cnn_ap_type/dense_out.cpp" linenumber="48" name="tmp_17" contextFuncName="dense_out" moduleName="dense_out" rtlName="tmp_17_fu_329_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="55" filename="cnn_ap_type/dense_out.cpp" linenumber="48" name="zext_ln415" contextFuncName="dense_out" moduleName="dense_out" rtlName="zext_ln415_fu_337_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="56" filename="cnn_ap_type/dense_out.cpp" linenumber="48" name="w_sum_V" contextFuncName="dense_out" moduleName="dense_out" rtlName="w_sum_V_fu_341_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="57" filename="cnn_ap_type/dense_out.cpp" linenumber="48" name="tmp_18" contextFuncName="dense_out" moduleName="dense_out" rtlName="tmp_18_fu_347_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="58" filename="cnn_ap_type/dense_out.cpp" linenumber="48" name="xor_ln416_1" contextFuncName="dense_out" moduleName="dense_out" rtlName="xor_ln416_1_fu_355_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="59" filename="cnn_ap_type/dense_out.cpp" linenumber="48" name="carry_1" contextFuncName="dense_out" moduleName="dense_out" rtlName="carry_1_fu_361_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="60" filename="cnn_ap_type/dense_out.cpp" linenumber="48" name="p_Result_20" contextFuncName="dense_out" moduleName="dense_out" rtlName="p_Result_20_reg_669" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="61" filename="cnn_ap_type/dense_out.cpp" linenumber="48" name="Range2_all_ones" contextFuncName="dense_out" moduleName="dense_out" rtlName="Range2_all_ones_reg_674" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="62" filename="cnn_ap_type/dense_out.cpp" linenumber="48" name="tmp_21" contextFuncName="dense_out" moduleName="dense_out" rtlName="tmp_21_fu_383_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="63" filename="cnn_ap_type/dense_out.cpp" linenumber="48" name="xor_ln779" contextFuncName="dense_out" moduleName="dense_out" rtlName="xor_ln779_fu_391_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="64" filename="cnn_ap_type/dense_out.cpp" linenumber="48" name="xor_ln416_2" contextFuncName="dense_out" moduleName="dense_out" rtlName="xor_ln416_2_fu_397_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="65" filename="cnn_ap_type/dense_out.cpp" linenumber="48" name="or_ln416_1" contextFuncName="dense_out" moduleName="dense_out" rtlName="or_ln416_1_fu_403_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="66" filename="cnn_ap_type/dense_out.cpp" linenumber="48" name="or_ln416" contextFuncName="dense_out" moduleName="dense_out" rtlName="or_ln416_fu_409_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="67" filename="cnn_ap_type/dense_out.cpp" linenumber="48" name="deleted_ones" contextFuncName="dense_out" moduleName="dense_out" rtlName="deleted_ones_fu_415_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="68" filename="cnn_ap_type/dense_out.cpp" linenumber="48" name="and_ln781" contextFuncName="dense_out" moduleName="dense_out" rtlName="and_ln781_fu_427_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="69" filename="cnn_ap_type/dense_out.cpp" linenumber="48" name="xor_ln785" contextFuncName="dense_out" moduleName="dense_out" rtlName="xor_ln785_fu_431_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="70" filename="cnn_ap_type/dense_out.cpp" linenumber="48" name="or_ln785" contextFuncName="dense_out" moduleName="dense_out" rtlName="or_ln785_fu_435_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="71" filename="cnn_ap_type/dense_out.cpp" linenumber="48" name="xor_ln785_1" contextFuncName="dense_out" moduleName="dense_out" rtlName="xor_ln785_1_fu_440_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="72" filename="cnn_ap_type/dense_out.cpp" linenumber="48" name="overflow" contextFuncName="dense_out" moduleName="dense_out" rtlName="overflow_fu_445_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="73" filename="cnn_ap_type/dense_out.cpp" linenumber="48" name="and_ln786" contextFuncName="dense_out" moduleName="dense_out" rtlName="and_ln786_fu_421_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="74" filename="cnn_ap_type/dense_out.cpp" linenumber="48" name="or_ln786" contextFuncName="dense_out" moduleName="dense_out" rtlName="or_ln786_fu_451_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="75" filename="cnn_ap_type/dense_out.cpp" linenumber="48" name="xor_ln786_3" contextFuncName="dense_out" moduleName="dense_out" rtlName="xor_ln786_3_fu_456_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="76" filename="cnn_ap_type/dense_out.cpp" linenumber="48" name="underflow" contextFuncName="dense_out" moduleName="dense_out" rtlName="underflow_fu_462_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="77" filename="cnn_ap_type/dense_out.cpp" linenumber="48" name="or_ln340_4" contextFuncName="dense_out" moduleName="dense_out" rtlName="or_ln340_4_fu_467_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="78" filename="cnn_ap_type/dense_out.cpp" linenumber="48" name="or_ln340_5" contextFuncName="dense_out" moduleName="dense_out" rtlName="or_ln340_5_fu_473_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="79" filename="cnn_ap_type/dense_out.cpp" linenumber="48" name="or_ln340_6" contextFuncName="dense_out" moduleName="dense_out" rtlName="or_ln340_6_fu_478_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="80" filename="cnn_ap_type/dense_out.cpp" linenumber="48" name="select_ln340_3" contextFuncName="dense_out" moduleName="dense_out" rtlName="select_ln340_3_fu_484_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="81" filename="cnn_ap_type/dense_out.cpp" linenumber="48" name="select_ln388_3" contextFuncName="dense_out" moduleName="dense_out" rtlName="select_ln388_3_fu_491_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="82" filename="cnn_ap_type/dense_out.cpp" linenumber="48" name="select_ln340_7" contextFuncName="dense_out" moduleName="dense_out" rtlName="select_ln340_7_fu_498_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="85" filename="cnn_ap_type/dense_out.cpp" linenumber="51" name="lhs_V" contextFuncName="dense_out" moduleName="dense_out" rtlName="lhs_V_fu_506_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="88" filename="cnn_ap_type/dense_out.cpp" linenumber="51" name="sext_ln1265" contextFuncName="dense_out" moduleName="dense_out" rtlName="sext_ln1265_fu_510_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="89" filename="cnn_ap_type/dense_out.cpp" linenumber="51" name="rhs_V" contextFuncName="dense_out" moduleName="dense_out" rtlName="rhs_V_fu_514_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="90" filename="cnn_ap_type/dense_out.cpp" linenumber="51" name="ret_V_6" contextFuncName="dense_out" moduleName="dense_out" rtlName="ret_V_6_fu_518_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="91" filename="cnn_ap_type/dense_out.cpp" linenumber="51" name="p_Result_21" contextFuncName="dense_out" moduleName="dense_out" rtlName="p_Result_21_fu_524_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="92" filename="cnn_ap_type/dense_out.cpp" linenumber="51" name="p_Val2_22" contextFuncName="dense_out" moduleName="dense_out" rtlName="p_Val2_22_fu_532_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="93" filename="cnn_ap_type/dense_out.cpp" linenumber="51" name="p_Result_22" contextFuncName="dense_out" moduleName="dense_out" rtlName="p_Result_22_fu_538_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="94" filename="cnn_ap_type/dense_out.cpp" linenumber="51" name="xor_ln786" contextFuncName="dense_out" moduleName="dense_out" rtlName="xor_ln786_fu_546_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="95" filename="cnn_ap_type/dense_out.cpp" linenumber="51" name="underflow_3" contextFuncName="dense_out" moduleName="dense_out" rtlName="underflow_3_fu_552_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="96" filename="cnn_ap_type/dense_out.cpp" linenumber="51" name="xor_ln340_5" contextFuncName="dense_out" moduleName="dense_out" rtlName="xor_ln340_5_fu_558_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="97" filename="cnn_ap_type/dense_out.cpp" linenumber="51" name="xor_ln340" contextFuncName="dense_out" moduleName="dense_out" rtlName="xor_ln340_fu_564_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="98" filename="cnn_ap_type/dense_out.cpp" linenumber="51" name="or_ln340" contextFuncName="dense_out" moduleName="dense_out" rtlName="or_ln340_fu_570_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="99" filename="cnn_ap_type/dense_out.cpp" linenumber="51" name="select_ln340" contextFuncName="dense_out" moduleName="dense_out" rtlName="select_ln340_fu_576_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="100" filename="cnn_ap_type/dense_out.cpp" linenumber="51" name="select_ln388" contextFuncName="dense_out" moduleName="dense_out" rtlName="select_ln388_fu_584_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="101" filename="cnn_ap_type/dense_out.cpp" linenumber="51" name="select_ln340_6" contextFuncName="dense_out" moduleName="dense_out" rtlName="select_ln340_6_fu_592_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
<item  id="107" filename="cnn_ap_type/dense_out.cpp" linenumber="54" name="_ln54" contextFuncName="dense_out" moduleName="dense_out" rtlName="grp_soft_max_fu_179" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="70" filename="cnn_ap_type/cnn.cpp" linenumber="19" name="conv_1_input_0_V" contextFuncName="cnn" moduleName="cnn" rtlName="conv_1_input_0_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="71" filename="cnn_ap_type/cnn.cpp" linenumber="19" name="conv_1_input_1_V" contextFuncName="cnn" moduleName="cnn" rtlName="conv_1_input_1_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="72" filename="cnn_ap_type/cnn.cpp" linenumber="19" name="conv_1_input_2_V" contextFuncName="cnn" moduleName="cnn" rtlName="conv_1_input_2_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="73" filename="cnn_ap_type/cnn.cpp" linenumber="19" name="conv_1_input_3_V" contextFuncName="cnn" moduleName="cnn" rtlName="conv_1_input_3_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="74" filename="cnn_ap_type/cnn.cpp" linenumber="19" name="conv_1_input_4_V" contextFuncName="cnn" moduleName="cnn" rtlName="conv_1_input_4_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="75" filename="cnn_ap_type/cnn.cpp" linenumber="19" name="conv_1_input_5_V" contextFuncName="cnn" moduleName="cnn" rtlName="conv_1_input_5_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="76" filename="cnn_ap_type/cnn.cpp" linenumber="19" name="conv_1_input_6_V" contextFuncName="cnn" moduleName="cnn" rtlName="conv_1_input_6_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="77" filename="cnn_ap_type/cnn.cpp" linenumber="19" name="conv_1_input_7_V" contextFuncName="cnn" moduleName="cnn" rtlName="conv_1_input_7_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="78" filename="cnn_ap_type/cnn.cpp" linenumber="19" name="conv_1_input_8_V" contextFuncName="cnn" moduleName="cnn" rtlName="conv_1_input_8_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="79" filename="cnn_ap_type/cnn.cpp" linenumber="19" name="conv_1_input_9_V" contextFuncName="cnn" moduleName="cnn" rtlName="conv_1_input_9_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="80" filename="cnn_ap_type/cnn.cpp" linenumber="19" name="conv_1_input_10_V" contextFuncName="cnn" moduleName="cnn" rtlName="conv_1_input_10_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="81" filename="cnn_ap_type/cnn.cpp" linenumber="19" name="conv_1_input_11_V" contextFuncName="cnn" moduleName="cnn" rtlName="conv_1_input_11_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="82" filename="cnn_ap_type/cnn.cpp" linenumber="19" name="conv_1_input_12_V" contextFuncName="cnn" moduleName="cnn" rtlName="conv_1_input_12_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="83" filename="cnn_ap_type/cnn.cpp" linenumber="19" name="conv_1_input_13_V" contextFuncName="cnn" moduleName="cnn" rtlName="conv_1_input_13_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="84" filename="cnn_ap_type/cnn.cpp" linenumber="19" name="conv_1_input_14_V" contextFuncName="cnn" moduleName="cnn" rtlName="conv_1_input_14_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="85" filename="cnn_ap_type/cnn.cpp" linenumber="19" name="conv_1_input_15_V" contextFuncName="cnn" moduleName="cnn" rtlName="conv_1_input_15_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="86" filename="cnn_ap_type/cnn.cpp" linenumber="19" name="conv_1_input_16_V" contextFuncName="cnn" moduleName="cnn" rtlName="conv_1_input_16_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="87" filename="cnn_ap_type/cnn.cpp" linenumber="19" name="conv_1_input_17_V" contextFuncName="cnn" moduleName="cnn" rtlName="conv_1_input_17_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="88" filename="cnn_ap_type/cnn.cpp" linenumber="19" name="conv_1_input_18_V" contextFuncName="cnn" moduleName="cnn" rtlName="conv_1_input_18_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="89" filename="cnn_ap_type/cnn.cpp" linenumber="19" name="conv_1_input_19_V" contextFuncName="cnn" moduleName="cnn" rtlName="conv_1_input_19_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="90" filename="cnn_ap_type/cnn.cpp" linenumber="19" name="conv_1_input_20_V" contextFuncName="cnn" moduleName="cnn" rtlName="conv_1_input_20_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="91" filename="cnn_ap_type/cnn.cpp" linenumber="19" name="conv_1_input_21_V" contextFuncName="cnn" moduleName="cnn" rtlName="conv_1_input_21_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="92" filename="cnn_ap_type/cnn.cpp" linenumber="19" name="conv_1_input_22_V" contextFuncName="cnn" moduleName="cnn" rtlName="conv_1_input_22_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="93" filename="cnn_ap_type/cnn.cpp" linenumber="19" name="conv_1_input_23_V" contextFuncName="cnn" moduleName="cnn" rtlName="conv_1_input_23_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="94" filename="cnn_ap_type/cnn.cpp" linenumber="19" name="conv_1_input_24_V" contextFuncName="cnn" moduleName="cnn" rtlName="conv_1_input_24_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="95" filename="cnn_ap_type/cnn.cpp" linenumber="19" name="conv_1_input_25_V" contextFuncName="cnn" moduleName="cnn" rtlName="conv_1_input_25_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="96" filename="cnn_ap_type/cnn.cpp" linenumber="19" name="conv_1_input_26_V" contextFuncName="cnn" moduleName="cnn" rtlName="conv_1_input_26_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="97" filename="cnn_ap_type/cnn.cpp" linenumber="19" name="conv_1_input_27_V" contextFuncName="cnn" moduleName="cnn" rtlName="conv_1_input_27_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="98" filename="cnn_ap_type/cnn.cpp" linenumber="32" name="conv_1_out_V" contextFuncName="cnn" moduleName="cnn" rtlName="conv_1_out_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="100" filename="cnn_ap_type/cnn.cpp" linenumber="37" name="max_pool_1_out_0_V" contextFuncName="cnn" moduleName="cnn" rtlName="max_pool_1_out_0_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="102" filename="cnn_ap_type/cnn.cpp" linenumber="37" name="max_pool_1_out_1_V" contextFuncName="cnn" moduleName="cnn" rtlName="max_pool_1_out_1_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="103" filename="cnn_ap_type/cnn.cpp" linenumber="37" name="max_pool_1_out_2_V" contextFuncName="cnn" moduleName="cnn" rtlName="max_pool_1_out_2_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="104" filename="cnn_ap_type/cnn.cpp" linenumber="37" name="max_pool_1_out_3_V" contextFuncName="cnn" moduleName="cnn" rtlName="max_pool_1_out_3_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="105" filename="cnn_ap_type/cnn.cpp" linenumber="37" name="max_pool_1_out_4_V" contextFuncName="cnn" moduleName="cnn" rtlName="max_pool_1_out_4_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="106" filename="cnn_ap_type/cnn.cpp" linenumber="37" name="max_pool_1_out_5_V" contextFuncName="cnn" moduleName="cnn" rtlName="max_pool_1_out_5_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="107" filename="cnn_ap_type/cnn.cpp" linenumber="42" name="conv_2_out_V" contextFuncName="cnn" moduleName="cnn" rtlName="conv_2_out_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="109" filename="cnn_ap_type/cnn.cpp" linenumber="47" name="max_pool_2_out_V" contextFuncName="cnn" moduleName="cnn" rtlName="max_pool_2_out_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="111" filename="cnn_ap_type/cnn.cpp" linenumber="52" name="flat_array_0_V" contextFuncName="cnn" moduleName="cnn" rtlName="flat_array_0_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="112" filename="cnn_ap_type/cnn.cpp" linenumber="52" name="flat_array_1_V" contextFuncName="cnn" moduleName="cnn" rtlName="flat_array_1_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="113" filename="cnn_ap_type/cnn.cpp" linenumber="52" name="flat_array_2_V" contextFuncName="cnn" moduleName="cnn" rtlName="flat_array_2_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="114" filename="cnn_ap_type/cnn.cpp" linenumber="52" name="flat_array_3_V" contextFuncName="cnn" moduleName="cnn" rtlName="flat_array_3_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="115" filename="cnn_ap_type/cnn.cpp" linenumber="52" name="flat_array_4_V" contextFuncName="cnn" moduleName="cnn" rtlName="flat_array_4_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="116" filename="cnn_ap_type/cnn.cpp" linenumber="52" name="flat_array_5_V" contextFuncName="cnn" moduleName="cnn" rtlName="flat_array_5_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="117" filename="cnn_ap_type/cnn.cpp" linenumber="52" name="flat_array_6_V" contextFuncName="cnn" moduleName="cnn" rtlName="flat_array_6_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="118" filename="cnn_ap_type/cnn.cpp" linenumber="52" name="flat_array_7_V" contextFuncName="cnn" moduleName="cnn" rtlName="flat_array_7_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="119" filename="cnn_ap_type/cnn.cpp" linenumber="52" name="flat_array_8_V" contextFuncName="cnn" moduleName="cnn" rtlName="flat_array_8_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="120" filename="cnn_ap_type/cnn.cpp" linenumber="52" name="flat_array_9_V" contextFuncName="cnn" moduleName="cnn" rtlName="flat_array_9_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="121" filename="cnn_ap_type/cnn.cpp" linenumber="52" name="flat_array_10_V" contextFuncName="cnn" moduleName="cnn" rtlName="flat_array_10_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="122" filename="cnn_ap_type/cnn.cpp" linenumber="52" name="flat_array_11_V" contextFuncName="cnn" moduleName="cnn" rtlName="flat_array_11_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="123" filename="cnn_ap_type/cnn.cpp" linenumber="52" name="flat_array_12_V" contextFuncName="cnn" moduleName="cnn" rtlName="flat_array_12_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="124" filename="cnn_ap_type/cnn.cpp" linenumber="52" name="flat_array_13_V" contextFuncName="cnn" moduleName="cnn" rtlName="flat_array_13_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="125" filename="cnn_ap_type/cnn.cpp" linenumber="52" name="flat_array_14_V" contextFuncName="cnn" moduleName="cnn" rtlName="flat_array_14_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="126" filename="cnn_ap_type/cnn.cpp" linenumber="52" name="flat_array_15_V" contextFuncName="cnn" moduleName="cnn" rtlName="flat_array_15_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="127" filename="cnn_ap_type/cnn.cpp" linenumber="52" name="flat_array_16_V" contextFuncName="cnn" moduleName="cnn" rtlName="flat_array_16_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="128" filename="cnn_ap_type/cnn.cpp" linenumber="52" name="flat_array_17_V" contextFuncName="cnn" moduleName="cnn" rtlName="flat_array_17_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="129" filename="cnn_ap_type/cnn.cpp" linenumber="52" name="flat_array_18_V" contextFuncName="cnn" moduleName="cnn" rtlName="flat_array_18_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="130" filename="cnn_ap_type/cnn.cpp" linenumber="52" name="flat_array_19_V" contextFuncName="cnn" moduleName="cnn" rtlName="flat_array_19_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="131" filename="cnn_ap_type/cnn.cpp" linenumber="52" name="flat_array_20_V" contextFuncName="cnn" moduleName="cnn" rtlName="flat_array_20_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="132" filename="cnn_ap_type/cnn.cpp" linenumber="52" name="flat_array_21_V" contextFuncName="cnn" moduleName="cnn" rtlName="flat_array_21_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="133" filename="cnn_ap_type/cnn.cpp" linenumber="52" name="flat_array_22_V" contextFuncName="cnn" moduleName="cnn" rtlName="flat_array_22_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="134" filename="cnn_ap_type/cnn.cpp" linenumber="52" name="flat_array_23_V" contextFuncName="cnn" moduleName="cnn" rtlName="flat_array_23_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="135" filename="cnn_ap_type/cnn.cpp" linenumber="52" name="flat_array_24_V" contextFuncName="cnn" moduleName="cnn" rtlName="flat_array_24_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="136" filename="cnn_ap_type/cnn.cpp" linenumber="52" name="flat_array_25_V" contextFuncName="cnn" moduleName="cnn" rtlName="flat_array_25_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="137" filename="cnn_ap_type/cnn.cpp" linenumber="52" name="flat_array_26_V" contextFuncName="cnn" moduleName="cnn" rtlName="flat_array_26_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="138" filename="cnn_ap_type/cnn.cpp" linenumber="52" name="flat_array_27_V" contextFuncName="cnn" moduleName="cnn" rtlName="flat_array_27_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="139" filename="cnn_ap_type/cnn.cpp" linenumber="52" name="flat_array_28_V" contextFuncName="cnn" moduleName="cnn" rtlName="flat_array_28_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="140" filename="cnn_ap_type/cnn.cpp" linenumber="52" name="flat_array_29_V" contextFuncName="cnn" moduleName="cnn" rtlName="flat_array_29_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="141" filename="cnn_ap_type/cnn.cpp" linenumber="52" name="flat_array_30_V" contextFuncName="cnn" moduleName="cnn" rtlName="flat_array_30_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="142" filename="cnn_ap_type/cnn.cpp" linenumber="52" name="flat_array_31_V" contextFuncName="cnn" moduleName="cnn" rtlName="flat_array_31_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="143" filename="cnn_ap_type/cnn.cpp" linenumber="52" name="flat_array_32_V" contextFuncName="cnn" moduleName="cnn" rtlName="flat_array_32_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="144" filename="cnn_ap_type/cnn.cpp" linenumber="52" name="flat_array_33_V" contextFuncName="cnn" moduleName="cnn" rtlName="flat_array_33_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="145" filename="cnn_ap_type/cnn.cpp" linenumber="52" name="flat_array_34_V" contextFuncName="cnn" moduleName="cnn" rtlName="flat_array_34_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="146" filename="cnn_ap_type/cnn.cpp" linenumber="52" name="flat_array_35_V" contextFuncName="cnn" moduleName="cnn" rtlName="flat_array_35_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="147" filename="cnn_ap_type/cnn.cpp" linenumber="52" name="flat_array_36_V" contextFuncName="cnn" moduleName="cnn" rtlName="flat_array_36_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="148" filename="cnn_ap_type/cnn.cpp" linenumber="52" name="flat_array_37_V" contextFuncName="cnn" moduleName="cnn" rtlName="flat_array_37_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="149" filename="cnn_ap_type/cnn.cpp" linenumber="52" name="flat_array_38_V" contextFuncName="cnn" moduleName="cnn" rtlName="flat_array_38_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="150" filename="cnn_ap_type/cnn.cpp" linenumber="52" name="flat_array_39_V" contextFuncName="cnn" moduleName="cnn" rtlName="flat_array_39_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="151" filename="cnn_ap_type/cnn.cpp" linenumber="52" name="flat_array_40_V" contextFuncName="cnn" moduleName="cnn" rtlName="flat_array_40_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="152" filename="cnn_ap_type/cnn.cpp" linenumber="52" name="flat_array_41_V" contextFuncName="cnn" moduleName="cnn" rtlName="flat_array_41_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="153" filename="cnn_ap_type/cnn.cpp" linenumber="52" name="flat_array_42_V" contextFuncName="cnn" moduleName="cnn" rtlName="flat_array_42_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="154" filename="cnn_ap_type/cnn.cpp" linenumber="52" name="flat_array_43_V" contextFuncName="cnn" moduleName="cnn" rtlName="flat_array_43_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="155" filename="cnn_ap_type/cnn.cpp" linenumber="52" name="flat_array_44_V" contextFuncName="cnn" moduleName="cnn" rtlName="flat_array_44_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="156" filename="cnn_ap_type/cnn.cpp" linenumber="52" name="flat_array_45_V" contextFuncName="cnn" moduleName="cnn" rtlName="flat_array_45_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="157" filename="cnn_ap_type/cnn.cpp" linenumber="52" name="flat_array_46_V" contextFuncName="cnn" moduleName="cnn" rtlName="flat_array_46_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="158" filename="cnn_ap_type/cnn.cpp" linenumber="52" name="flat_array_47_V" contextFuncName="cnn" moduleName="cnn" rtlName="flat_array_47_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="159" filename="cnn_ap_type/cnn.cpp" linenumber="52" name="flat_array_48_V" contextFuncName="cnn" moduleName="cnn" rtlName="flat_array_48_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="160" filename="cnn_ap_type/cnn.cpp" linenumber="52" name="flat_array_49_V" contextFuncName="cnn" moduleName="cnn" rtlName="flat_array_49_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="161" filename="cnn_ap_type/cnn.cpp" linenumber="62" name="dense_2_out_V" contextFuncName="cnn" moduleName="cnn" rtlName="dense_2_out_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="162" filename="cnn_ap_type/cnn.cpp" linenumber="66" name="prediction_V" contextFuncName="cnn" moduleName="cnn" rtlName="prediction_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="170" filename="cnn_ap_type/cnn.cpp" linenumber="23" name="icmp_ln23" contextFuncName="cnn" moduleName="cnn" rtlName="icmp_ln23_fu_1577_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="172" filename="cnn_ap_type/cnn.cpp" linenumber="23" name="i" contextFuncName="cnn" moduleName="cnn" rtlName="i_fu_1583_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="175" filename="cnn_ap_type/cnn.cpp" linenumber="28" name="ix_in" contextFuncName="cnn" moduleName="cnn" rtlName="ix_in_fu_1589_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="176" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="zext_ln27" contextFuncName="cnn" moduleName="cnn" rtlName="zext_ln27_fu_1595_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="209" filename="cnn_ap_type/cnn.cpp" linenumber="25" name="icmp_ln25" contextFuncName="cnn" moduleName="cnn" rtlName="icmp_ln25_fu_1627_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="211" filename="cnn_ap_type/cnn.cpp" linenumber="25" name="j" contextFuncName="cnn" moduleName="cnn" rtlName="j_fu_1633_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="214" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="zext_ln27_1" contextFuncName="cnn" moduleName="cnn" rtlName="zext_ln27_1_fu_1639_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="217" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="d_assign" contextFuncName="cnn" moduleName="cnn" rtlName="cnn_fpext_32ns_64b6t_U675" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="218" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="ireg_V" contextFuncName="cnn" moduleName="cnn" rtlName="ireg_V_fu_1644_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="219" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="trunc_ln556" contextFuncName="cnn" moduleName="cnn" rtlName="trunc_ln556_fu_1648_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="220" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="p_Result_50" contextFuncName="cnn" moduleName="cnn" rtlName="p_Result_50_reg_3252" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="221" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="exp_tmp_V" contextFuncName="cnn" moduleName="cnn" rtlName="exp_tmp_V_fu_1660_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="222" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="zext_ln461" contextFuncName="cnn" moduleName="cnn" rtlName="zext_ln461_fu_1670_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="223" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="exp_V" contextFuncName="cnn" moduleName="cnn" rtlName="exp_V_fu_1674_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="224" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="trunc_ln565" contextFuncName="cnn" moduleName="cnn" rtlName="trunc_ln565_fu_1680_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="225" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="tmp" contextFuncName="cnn" moduleName="cnn" rtlName="tmp_fu_1738_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="226" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="p_Result_51" contextFuncName="cnn" moduleName="cnn" rtlName="p_Result_51_fu_1745_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="227" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="man_V_1" contextFuncName="cnn" moduleName="cnn" rtlName="man_V_1_fu_1749_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="61" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="228" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="p_Val2_s" contextFuncName="cnn" moduleName="cnn" rtlName="p_Val2_s_fu_1755_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="54" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="229" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="icmp_ln571" contextFuncName="cnn" moduleName="cnn" rtlName="icmp_ln571_fu_1684_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="230" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="F2" contextFuncName="cnn" moduleName="cnn" rtlName="F2_fu_1690_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="231" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="QUAN_INC" contextFuncName="cnn" moduleName="cnn" rtlName="QUAN_INC_fu_1696_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="232" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="add_ln581" contextFuncName="cnn" moduleName="cnn" rtlName="add_ln581_fu_1762_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="233" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="sub_ln581" contextFuncName="cnn" moduleName="cnn" rtlName="sub_ln581_fu_1767_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="234" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="sh_amt" contextFuncName="cnn" moduleName="cnn" rtlName="sh_amt_fu_1772_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="235" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="sext_ln581" contextFuncName="cnn" moduleName="cnn" rtlName="sext_ln581_fu_1779_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="236" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="icmp_ln582" contextFuncName="cnn" moduleName="cnn" rtlName="icmp_ln582_fu_1783_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="237" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="trunc_ln583" contextFuncName="cnn" moduleName="cnn" rtlName="trunc_ln583_fu_1788_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="238" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="icmp_ln585" contextFuncName="cnn" moduleName="cnn" rtlName="icmp_ln585_fu_1792_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="239" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="icmp_ln603" contextFuncName="cnn" moduleName="cnn" rtlName="icmp_ln603_fu_1798_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="240" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="zext_ln586" contextFuncName="cnn" moduleName="cnn" rtlName="zext_ln586_fu_1804_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="241" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="ashr_ln586" contextFuncName="cnn" moduleName="cnn" rtlName="ashr_ln586_fu_1808_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="162" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="242" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="trunc_ln586" contextFuncName="cnn" moduleName="cnn" rtlName="trunc_ln586_fu_1814_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="243" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="bitcast_ln696" contextFuncName="cnn" moduleName="cnn" rtlName="bitcast_ln696_fu_1818_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="244" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="tmp_1216" contextFuncName="cnn" moduleName="cnn" rtlName="tmp_1216_fu_1821_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="245" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="select_ln588" contextFuncName="cnn" moduleName="cnn" rtlName="select_ln588_fu_1829_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="246" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="sext_ln581cast" contextFuncName="cnn" moduleName="cnn" rtlName="sext_ln581cast_fu_1837_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="247" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="shl_ln604" contextFuncName="cnn" moduleName="cnn" rtlName="shl_ln604_fu_1841_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="31" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="248" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="p_Val2_43" contextFuncName="cnn" moduleName="cnn" rtlName="p_Val2_43_fu_1847_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="249" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="icmp_ln591" contextFuncName="cnn" moduleName="cnn" rtlName="icmp_ln591_fu_1855_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="250" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="add_ln591" contextFuncName="cnn" moduleName="cnn" rtlName="add_ln591_fu_1861_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="251" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="sext_ln591" contextFuncName="cnn" moduleName="cnn" rtlName="sext_ln591_fu_1866_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="252" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="p_Result_47" contextFuncName="cnn" moduleName="cnn" rtlName="p_Result_47_fu_1870_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="253" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="qb" contextFuncName="cnn" moduleName="cnn" rtlName="qb_fu_1878_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="254" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="p_Result_52" contextFuncName="cnn" moduleName="cnn" rtlName="p_Result_52_fu_1885_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="255" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="zext_ln415" contextFuncName="cnn" moduleName="cnn" rtlName="zext_ln415_fu_1893_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="256" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="p_Val2_44" contextFuncName="cnn" moduleName="cnn" rtlName="p_Val2_44_fu_1897_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="257" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="tmp_1218" contextFuncName="cnn" moduleName="cnn" rtlName="tmp_1218_fu_1903_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="258" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="xor_ln416" contextFuncName="cnn" moduleName="cnn" rtlName="xor_ln416_fu_1911_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="259" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="select_ln582" contextFuncName="cnn" moduleName="cnn" rtlName="select_ln582_fu_1917_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="260" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="xor_ln582" contextFuncName="cnn" moduleName="cnn" rtlName="xor_ln582_fu_1925_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="261" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="and_ln578" contextFuncName="cnn" moduleName="cnn" rtlName="and_ln578_fu_1931_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="262" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="and_ln403" contextFuncName="cnn" moduleName="cnn" rtlName="and_ln403_fu_1936_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="263" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="select_ln403" contextFuncName="cnn" moduleName="cnn" rtlName="select_ln403_fu_1942_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="264" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="xor_ln403" contextFuncName="cnn" moduleName="cnn" rtlName="xor_ln403_fu_1950_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="265" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="and_ln403_1" contextFuncName="cnn" moduleName="cnn" rtlName="and_ln403_1_fu_1956_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="266" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="select_ln403_1" contextFuncName="cnn" moduleName="cnn" rtlName="select_ln403_1_fu_1962_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="267" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="tmp_1219" contextFuncName="cnn" moduleName="cnn" rtlName="tmp_1219_fu_1702_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="268" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="icmp_ln578" contextFuncName="cnn" moduleName="cnn" rtlName="icmp_ln578_fu_1712_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="269" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="and_ln603" contextFuncName="cnn" moduleName="cnn" rtlName="and_ln603_fu_1970_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="270" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="p_Val2_45" contextFuncName="cnn" moduleName="cnn" rtlName="p_Val2_45_fu_1975_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="271" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="and_ln403_2" contextFuncName="cnn" moduleName="cnn" rtlName="and_ln403_2_fu_1983_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="272" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="and_ln603_1" contextFuncName="cnn" moduleName="cnn" rtlName="and_ln603_1_fu_1989_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="273" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="xor_ln603" contextFuncName="cnn" moduleName="cnn" rtlName="xor_ln603_fu_1994_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="274" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="and_ln603_2" contextFuncName="cnn" moduleName="cnn" rtlName="and_ln603_2_fu_2000_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="275" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="tmp118_cast_cast" contextFuncName="cnn" moduleName="cnn" rtlName="tmp118_cast_cast_fu_1718_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="276" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="empty_67" contextFuncName="cnn" moduleName="cnn" rtlName="empty_67_fu_1726_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="277" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="empty_68" contextFuncName="cnn" moduleName="cnn" rtlName="empty_68_fu_1732_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="278" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="pos1" contextFuncName="cnn" moduleName="cnn" rtlName="pos1_fu_2006_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="279" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="sext_ln618" contextFuncName="cnn" moduleName="cnn" rtlName="sext_ln618_fu_2011_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="280" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="pos2" contextFuncName="cnn" moduleName="cnn" rtlName="pos2_fu_2015_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="281" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="sext_ln619" contextFuncName="cnn" moduleName="cnn" rtlName="sext_ln619_fu_2020_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="282" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="p_Result_53" contextFuncName="cnn" moduleName="cnn" rtlName="p_Result_53_reg_3314" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="283" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="icmp_ln621" contextFuncName="cnn" moduleName="cnn" rtlName="icmp_ln621_fu_2032_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="284" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="tmp_1221" contextFuncName="cnn" moduleName="cnn" rtlName="tmp_1221_fu_2038_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="285" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="xor_ln621_1" contextFuncName="cnn" moduleName="cnn" rtlName="xor_ln621_1_fu_2046_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="286" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="zext_ln623" contextFuncName="cnn" moduleName="cnn" rtlName="zext_ln623_fu_2052_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="287" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="ashr_ln623" contextFuncName="cnn" moduleName="cnn" rtlName="ashr_ln623_fu_2056_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="162" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="288" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="lD" contextFuncName="cnn" moduleName="cnn" rtlName="lD_fu_2062_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="289" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="and_ln621" contextFuncName="cnn" moduleName="cnn" rtlName="and_ln621_fu_2066_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="290" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="Range1_all_ones_1" contextFuncName="cnn" moduleName="cnn" rtlName="Range1_all_ones_1_fu_2072_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="291" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="tmp_1222" contextFuncName="cnn" moduleName="cnn" rtlName="tmp_1222_fu_2078_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="292" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="xor_ln631" contextFuncName="cnn" moduleName="cnn" rtlName="xor_ln631_fu_2086_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="293" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="icmp_ln631" contextFuncName="cnn" moduleName="cnn" rtlName="icmp_ln631_fu_2092_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="294" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="and_ln631" contextFuncName="cnn" moduleName="cnn" rtlName="and_ln631_fu_2098_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="295" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="zext_ln635" contextFuncName="cnn" moduleName="cnn" rtlName="zext_ln635_fu_2104_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="296" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="Range2_V_1" contextFuncName="cnn" moduleName="cnn" rtlName="Range2_V_1_fu_2108_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="162" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="297" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="r_V" contextFuncName="cnn" moduleName="cnn" rtlName="r_V_fu_2114_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="162" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="298" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="Range2_all_ones" contextFuncName="cnn" moduleName="cnn" rtlName="Range2_all_ones_fu_2120_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="299" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="select_ln631" contextFuncName="cnn" moduleName="cnn" rtlName="select_ln631_fu_2126_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="300" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="and_ln639" contextFuncName="cnn" moduleName="cnn" rtlName="and_ln639_fu_2134_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="301" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="Range1_all_ones" contextFuncName="cnn" moduleName="cnn" rtlName="Range1_all_ones_fu_2140_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="302" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="icmp_ln641" contextFuncName="cnn" moduleName="cnn" rtlName="icmp_ln641_fu_2146_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="303" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="Range1_all_zeros" contextFuncName="cnn" moduleName="cnn" rtlName="Range1_all_zeros_fu_2152_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="304" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="and_ln641" contextFuncName="cnn" moduleName="cnn" rtlName="and_ln641_fu_2158_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="305" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="icmp_ln642" contextFuncName="cnn" moduleName="cnn" rtlName="icmp_ln642_fu_2164_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="306" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="Range1_all_zeros_1" contextFuncName="cnn" moduleName="cnn" rtlName="Range1_all_zeros_1_fu_2170_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="307" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="or_ln645" contextFuncName="cnn" moduleName="cnn" rtlName="or_ln645_fu_2176_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="308" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="xor_ln639_1" contextFuncName="cnn" moduleName="cnn" rtlName="xor_ln639_1_fu_2182_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="309" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="or_ln639" contextFuncName="cnn" moduleName="cnn" rtlName="or_ln639_fu_2188_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="310" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="and_ln642" contextFuncName="cnn" moduleName="cnn" rtlName="and_ln642_fu_2194_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="311" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="select_ln642" contextFuncName="cnn" moduleName="cnn" rtlName="select_ln642_fu_2200_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="312" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="select_ln639" contextFuncName="cnn" moduleName="cnn" rtlName="select_ln639_fu_2208_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="313" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="select_ln642_1" contextFuncName="cnn" moduleName="cnn" rtlName="select_ln642_1_fu_2216_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="314" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="select_ln639_1" contextFuncName="cnn" moduleName="cnn" rtlName="select_ln639_1_fu_2224_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="315" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="deleted_zeros" contextFuncName="cnn" moduleName="cnn" rtlName="deleted_zeros_fu_2232_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="316" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="xor_ln652_2" contextFuncName="cnn" moduleName="cnn" rtlName="xor_ln652_2_fu_2240_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="317" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="or_ln652_3" contextFuncName="cnn" moduleName="cnn" rtlName="or_ln652_3_fu_2246_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="318" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="or_ln652_2" contextFuncName="cnn" moduleName="cnn" rtlName="or_ln652_2_fu_2252_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="319" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="xor_ln652_1" contextFuncName="cnn" moduleName="cnn" rtlName="xor_ln652_1_fu_2258_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="320" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="or_ln652" contextFuncName="cnn" moduleName="cnn" rtlName="or_ln652_fu_2264_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="321" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="and_ln652" contextFuncName="cnn" moduleName="cnn" rtlName="and_ln652_fu_2270_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="322" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="tmp_1223" contextFuncName="cnn" moduleName="cnn" rtlName="tmp_1223_fu_2276_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="323" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="or_ln652_1" contextFuncName="cnn" moduleName="cnn" rtlName="or_ln652_1_fu_2284_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="324" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="deleted_ones" contextFuncName="cnn" moduleName="cnn" rtlName="deleted_ones_fu_2290_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="325" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="and_ln654" contextFuncName="cnn" moduleName="cnn" rtlName="and_ln654_fu_2304_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="326" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="empty_69" contextFuncName="cnn" moduleName="cnn" rtlName="empty_69_fu_2308_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="327" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="xor_ln621" contextFuncName="cnn" moduleName="cnn" rtlName="xor_ln621_fu_2314_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="328" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="or_ln557" contextFuncName="cnn" moduleName="cnn" rtlName="or_ln557_fu_2319_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="329" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="and_ln621_2" contextFuncName="cnn" moduleName="cnn" rtlName="and_ln621_2_fu_2324_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="330" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="and_ln621_3" contextFuncName="cnn" moduleName="cnn" rtlName="and_ln621_3_fu_2329_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="331" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="and_ln557" contextFuncName="cnn" moduleName="cnn" rtlName="and_ln557_fu_2334_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="332" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="select_ln557" contextFuncName="cnn" moduleName="cnn" rtlName="select_ln557_fu_2338_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="333" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="xor_ln658" contextFuncName="cnn" moduleName="cnn" rtlName="xor_ln658_fu_2298_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="334" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="and_ln658" contextFuncName="cnn" moduleName="cnn" rtlName="and_ln658_fu_2346_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="335" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="or_ln658" contextFuncName="cnn" moduleName="cnn" rtlName="or_ln658_fu_2350_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="336" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="xor_ln658_1" contextFuncName="cnn" moduleName="cnn" rtlName="xor_ln658_1_fu_2355_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="337" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="overflow" contextFuncName="cnn" moduleName="cnn" rtlName="overflow_fu_2360_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="338" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="and_ln659" contextFuncName="cnn" moduleName="cnn" rtlName="and_ln659_fu_2366_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="339" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="xor_ln659" contextFuncName="cnn" moduleName="cnn" rtlName="xor_ln659_fu_2371_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="340" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="underflow" contextFuncName="cnn" moduleName="cnn" rtlName="underflow_fu_2377_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="341" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="or_ln340" contextFuncName="cnn" moduleName="cnn" rtlName="or_ln340_fu_2383_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="342" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="xor_ln340" contextFuncName="cnn" moduleName="cnn" rtlName="xor_ln340_fu_2389_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="343" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="or_ln340_488" contextFuncName="cnn" moduleName="cnn" rtlName="or_ln340_488_fu_2395_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="344" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="or_ln340_489" contextFuncName="cnn" moduleName="cnn" rtlName="or_ln340_489_fu_2401_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="345" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="select_ln340" contextFuncName="cnn" moduleName="cnn" rtlName="select_ln340_fu_2407_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="346" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="select_ln571" contextFuncName="cnn" moduleName="cnn" rtlName="select_ln571_fu_2414_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="347" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="or_ln571" contextFuncName="cnn" moduleName="cnn" rtlName="or_ln571_fu_2421_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="348" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="select_ln571_1" contextFuncName="cnn" moduleName="cnn" rtlName="select_ln571_1_fu_2426_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="349" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="sel_tmp57_demorgan" contextFuncName="cnn" moduleName="cnn" rtlName="sel_tmp57_demorgan_fu_2433_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="350" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="sel_tmp58" contextFuncName="cnn" moduleName="cnn" rtlName="sel_tmp58_fu_2437_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="351" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="xor_ln571" contextFuncName="cnn" moduleName="cnn" rtlName="xor_ln571_fu_2444_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="352" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="and_ln340" contextFuncName="cnn" moduleName="cnn" rtlName="and_ln340_fu_2449_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="353" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="and_ln340_1" contextFuncName="cnn" moduleName="cnn" rtlName="and_ln340_1_fu_2455_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="354" filename="cnn_ap_type/cnn.cpp" linenumber="27" name="select_ln340_226" contextFuncName="cnn" moduleName="cnn" rtlName="select_ln340_226_fu_2460_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="441" filename="cnn_ap_type/cnn.cpp" linenumber="28" name="add_ln28" contextFuncName="cnn" moduleName="cnn" rtlName="add_ln28_fu_2496_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="447" filename="cnn_ap_type/cnn.cpp" linenumber="33" name="_ln33" contextFuncName="cnn" moduleName="cnn" rtlName="grp_conv_1_fu_1272" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="449" filename="cnn_ap_type/cnn.cpp" linenumber="38" name="_ln38" contextFuncName="cnn" moduleName="cnn" rtlName="grp_max_pool_1_fu_1501" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="451" filename="cnn_ap_type/cnn.cpp" linenumber="43" name="_ln43" contextFuncName="cnn" moduleName="cnn" rtlName="grp_conv_2_fu_1305" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="453" filename="cnn_ap_type/cnn.cpp" linenumber="48" name="_ln48" contextFuncName="cnn" moduleName="cnn" rtlName="grp_max_pool_2_fu_1512" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="456" filename="cnn_ap_type/cnn.cpp" linenumber="53" name="_ln53" contextFuncName="cnn" moduleName="cnn" rtlName="grp_flat_fu_1518" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="457" filename="cnn_ap_type/cnn.cpp" linenumber="58" name="call_ret" contextFuncName="cnn" moduleName="cnn" rtlName="grp_dense_1_fu_1214" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="510" filename="cnn_ap_type/cnn.cpp" linenumber="63" name="_ln63" contextFuncName="cnn" moduleName="cnn" rtlName="grp_dense_2_fu_1442" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="513" filename="cnn_ap_type/cnn.cpp" linenumber="67" name="_ln67" contextFuncName="cnn" moduleName="cnn" rtlName="grp_dense_out_fu_1426" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="517" filename="cnn_ap_type/cnn.cpp" linenumber="69" name="icmp_ln69" contextFuncName="cnn" moduleName="cnn" rtlName="icmp_ln69_fu_2752_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="519" filename="cnn_ap_type/cnn.cpp" linenumber="69" name="i_1" contextFuncName="cnn" moduleName="cnn" rtlName="i_1_fu_2758_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="522" filename="cnn_ap_type/cnn.cpp" linenumber="70" name="zext_ln70" contextFuncName="cnn" moduleName="cnn" rtlName="zext_ln70_fu_2764_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="525" filename="cnn_ap_type/cnn.cpp" linenumber="70" name="icmp_ln935" contextFuncName="cnn" moduleName="cnn" rtlName="icmp_ln935_fu_2769_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="526" filename="cnn_ap_type/cnn.cpp" linenumber="70" name="p_Result_54" contextFuncName="cnn" moduleName="cnn" rtlName="p_Result_54_reg_3621" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="527" filename="cnn_ap_type/cnn.cpp" linenumber="70" name="tmp_V" contextFuncName="cnn" moduleName="cnn" rtlName="tmp_V_fu_2783_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="528" filename="cnn_ap_type/cnn.cpp" linenumber="70" name="tmp_V_8" contextFuncName="cnn" moduleName="cnn" rtlName="tmp_V_8_fu_2789_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="529" filename="cnn_ap_type/cnn.cpp" linenumber="70" name="p_Result_s" contextFuncName="cnn" moduleName="cnn" rtlName="p_Result_s_fu_2797_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="530" filename="cnn_ap_type/cnn.cpp" linenumber="70" name="p_Result_55" contextFuncName="cnn" moduleName="cnn" rtlName="p_Result_55_fu_2807_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="531" filename="cnn_ap_type/cnn.cpp" linenumber="70" name="l" contextFuncName="cnn" moduleName="cnn" rtlName="l_fu_2815_p3" latency="0" BRAM="-1" DSP="-1" FF="40" LUT="36" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="532" filename="cnn_ap_type/cnn.cpp" linenumber="70" name="sub_ln944" contextFuncName="cnn" moduleName="cnn" rtlName="sub_ln944_fu_2823_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="533" filename="cnn_ap_type/cnn.cpp" linenumber="70" name="trunc_ln944" contextFuncName="cnn" moduleName="cnn" rtlName="trunc_ln944_fu_2829_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="534" filename="cnn_ap_type/cnn.cpp" linenumber="70" name="lsb_index" contextFuncName="cnn" moduleName="cnn" rtlName="lsb_index_fu_2833_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="535" filename="cnn_ap_type/cnn.cpp" linenumber="70" name="tmp_1212" contextFuncName="cnn" moduleName="cnn" rtlName="tmp_1212_fu_2839_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="536" filename="cnn_ap_type/cnn.cpp" linenumber="70" name="icmp_ln947" contextFuncName="cnn" moduleName="cnn" rtlName="icmp_ln947_fu_2849_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="537" filename="cnn_ap_type/cnn.cpp" linenumber="70" name="trunc_ln947" contextFuncName="cnn" moduleName="cnn" rtlName="trunc_ln947_fu_2855_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="538" filename="cnn_ap_type/cnn.cpp" linenumber="70" name="sub_ln947" contextFuncName="cnn" moduleName="cnn" rtlName="sub_ln947_fu_2859_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="539" filename="cnn_ap_type/cnn.cpp" linenumber="70" name="zext_ln947" contextFuncName="cnn" moduleName="cnn" rtlName="zext_ln947_fu_2865_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="540" filename="cnn_ap_type/cnn.cpp" linenumber="70" name="lshr_ln947" contextFuncName="cnn" moduleName="cnn" rtlName="lshr_ln947_fu_2869_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="31" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="541" filename="cnn_ap_type/cnn.cpp" linenumber="70" name="p_Result_42" contextFuncName="cnn" moduleName="cnn" rtlName="p_Result_42_fu_2875_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="542" filename="cnn_ap_type/cnn.cpp" linenumber="70" name="icmp_ln947_1" contextFuncName="cnn" moduleName="cnn" rtlName="icmp_ln947_1_fu_2881_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="543" filename="cnn_ap_type/cnn.cpp" linenumber="70" name="a" contextFuncName="cnn" moduleName="cnn" rtlName="a_fu_2887_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="544" filename="cnn_ap_type/cnn.cpp" linenumber="70" name="tmp_1213" contextFuncName="cnn" moduleName="cnn" rtlName="tmp_1213_fu_2893_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="545" filename="cnn_ap_type/cnn.cpp" linenumber="70" name="xor_ln949" contextFuncName="cnn" moduleName="cnn" rtlName="xor_ln949_fu_2901_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="546" filename="cnn_ap_type/cnn.cpp" linenumber="70" name="add_ln949" contextFuncName="cnn" moduleName="cnn" rtlName="add_ln949_fu_2907_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="547" filename="cnn_ap_type/cnn.cpp" linenumber="70" name="p_Result_43" contextFuncName="cnn" moduleName="cnn" rtlName="p_Result_43_fu_2913_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="548" filename="cnn_ap_type/cnn.cpp" linenumber="70" name="and_ln949" contextFuncName="cnn" moduleName="cnn" rtlName="and_ln949_fu_2921_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="549" filename="cnn_ap_type/cnn.cpp" linenumber="70" name="or_ln949" contextFuncName="cnn" moduleName="cnn" rtlName="or_ln949_fu_2927_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="550" filename="cnn_ap_type/cnn.cpp" linenumber="70" name="or_ln" contextFuncName="cnn" moduleName="cnn" rtlName="or_ln_fu_2933_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="551" filename="cnn_ap_type/cnn.cpp" linenumber="70" name="m" contextFuncName="cnn" moduleName="cnn" rtlName="m_fu_2951_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="552" filename="cnn_ap_type/cnn.cpp" linenumber="70" name="icmp_ln958" contextFuncName="cnn" moduleName="cnn" rtlName="icmp_ln958_fu_2941_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="553" filename="cnn_ap_type/cnn.cpp" linenumber="70" name="add_ln958" contextFuncName="cnn" moduleName="cnn" rtlName="add_ln958_fu_2954_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="554" filename="cnn_ap_type/cnn.cpp" linenumber="70" name="lshr_ln958" contextFuncName="cnn" moduleName="cnn" rtlName="lshr_ln958_fu_2959_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="101" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="555" filename="cnn_ap_type/cnn.cpp" linenumber="70" name="sub_ln958" contextFuncName="cnn" moduleName="cnn" rtlName="sub_ln958_fu_2965_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="556" filename="cnn_ap_type/cnn.cpp" linenumber="70" name="shl_ln958" contextFuncName="cnn" moduleName="cnn" rtlName="shl_ln958_fu_2970_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="101" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="557" filename="cnn_ap_type/cnn.cpp" linenumber="70" name="m_7" contextFuncName="cnn" moduleName="cnn" rtlName="m_7_fu_2976_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="558" filename="cnn_ap_type/cnn.cpp" linenumber="70" name="m_8" contextFuncName="cnn" moduleName="cnn" rtlName="m_8_fu_2983_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="559" filename="cnn_ap_type/cnn.cpp" linenumber="70" name="m_s" contextFuncName="cnn" moduleName="cnn" rtlName="m_s_fu_2988_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="560" filename="cnn_ap_type/cnn.cpp" linenumber="70" name="m_11" contextFuncName="cnn" moduleName="cnn" rtlName="m_11_fu_2998_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="561" filename="cnn_ap_type/cnn.cpp" linenumber="70" name="tmp_1214" contextFuncName="cnn" moduleName="cnn" rtlName="tmp_1214_fu_3002_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="562" filename="cnn_ap_type/cnn.cpp" linenumber="70" name="select_ln964" contextFuncName="cnn" moduleName="cnn" rtlName="select_ln964_fu_3010_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="563" filename="cnn_ap_type/cnn.cpp" linenumber="70" name="trunc_ln943" contextFuncName="cnn" moduleName="cnn" rtlName="trunc_ln943_fu_2947_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="564" filename="cnn_ap_type/cnn.cpp" linenumber="70" name="sub_ln964" contextFuncName="cnn" moduleName="cnn" rtlName="sub_ln964_fu_3018_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="565" filename="cnn_ap_type/cnn.cpp" linenumber="70" name="add_ln964" contextFuncName="cnn" moduleName="cnn" rtlName="add_ln964_fu_3023_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="566" filename="cnn_ap_type/cnn.cpp" linenumber="70" name="tmp_s" contextFuncName="cnn" moduleName="cnn" rtlName="tmp_s_fu_3029_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="567" filename="cnn_ap_type/cnn.cpp" linenumber="70" name="p_Result_56" contextFuncName="cnn" moduleName="cnn" rtlName="p_Result_56_fu_3036_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="568" filename="cnn_ap_type/cnn.cpp" linenumber="70" name="bitcast_ln739" contextFuncName="cnn" moduleName="cnn" rtlName="bitcast_ln739_fu_3048_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<item  id="569" filename="cnn_ap_type/cnn.cpp" linenumber="70" name="select_ln935" contextFuncName="cnn" moduleName="cnn" rtlName="prediction_output_Din_A" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019\APDataType\cnn"><\/item>
<\/annotationInfo>
</annotationInfo>
