# Tiny Tapeout project information
project: 
  title:        "Evidencia 2 CÃ³digo Verilog"
  author:       "Mariana Gautrin, Arah Rojas, OlÃ­n"
  discord:      "NA"
  description:  "SimulaciÃ³n 3D"
  language:     "Verilog"
  clock_hz:     0

  tiles: "1x1"
  top_module:  "tt_um_equipo7"

  source_files:
    - "project.v"
  user_config: "user_config.tcl"   # ðŸ‘ˆ BIEN IDENTADO Y DENTRO DE project:

pinout:
  ui[0]: "rst_n"
  ui[1]: "tx_req"
  ui[2]: "clk16"
  ui[3]: "cfg0"
  ui[4]: "cfg1"
  ui[5]: "cfg2"
  ui[6]: "cfg3"
  ui[7]: "rx_sn"

  uo[0]: "tx_sn"
  uo[1]: "tx_busy"
  uo[2]: "have_data"
  uo[3]: "rx_err"
  uo[4]: ""
  uo[5]: ""
  uo[6]: ""
  uo[7]: ""

  uio[0]: "data0"
  uio[1]: "data1"
  uio[2]: "data2"
  uio[3]: "data3"
  uio[4]: "data4"
  uio[5]: "data5"
  uio[6]: "data6"
  uio[7]: "data7"

yaml_version: 6
