<html><head><title>Icestorm: LD2 (single, post-index, D) measurements</title></head><body><style>body { background-color: #E7F2F8 }</style>
		<style>
		input[type=checkbox] {
			display: none;
		}
		input[type=checkbox]:checked ~ .remove-check {
		    display: none;
		}
		input[type=checkbox] ~ label > p::before {
			content: "\25BC\A0";
			width: 50px;
		font-family: "Arial", monospace;
		}
		input[type=checkbox]:checked ~ label > p::before {
			content: "\25BA\A0";
			width: 50px;
			font-family: "Arial", monospace;
		}
		pre { margin: 0; }
		label {
			cursor: pointer;
		}
		.clicky {
			text-decoration: underline;
		}
		td {
			text-align: right;
		}
		thead > tr > td {
			font-weight: bold;
			text-align: center;
		}
		</style>
		<pre><strong>Apple Microarchitecture Research</strong> by <a href="https://twitter.com/dougallj">Dougall Johnson</a>

M1/A14 P-core (Firestorm): <a href="../../firestorm.html">Overview</a> | <a href="../../firestorm-int.html">Base Instructions</a> | <a href="../../firestorm-simd.html">SIMD and FP Instructions</a>
M1/A14 E-core (Icestorm):  <a href="../../icestorm.html">Overview</a> | <a href="../../icestorm-int.html">Base Instructions</a> | <a href="../../icestorm-simd.html">SIMD and FP Instructions</a>

</pre><h1>LD2 (single, post-index, D)</h1><h2>Test 1: uops</h2><div style="margin-left: 40px"><p>Code:</p><pre>  ld2 { v0.d, v1.d }[1], [x6], x8
  nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop</pre><div><input type="checkbox" id="checkbox-0" checked="checked"><label for="checkbox-0"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 1
  mov x1, 2
  mov x8, 0</pre></div></div><p>(no loop instructions)</p><h3>1000 unrolls and 1 iteration</h3><div style="margin-left: 40px"><p>Retires (minus 60 nops): 3.000</p><p>Issues: 4.004</p><p>Integer unit issues: 1.001</p><p>Load/store unit issues: 1.000</p><p>SIMD/FP unit issues: 2.004</p><div><input type="checkbox" id="checkbox-1" checked="checked"><label for="checkbox-1"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td></tr></thead><tr><td>63005</td><td>30530</td><td>4029</td><td>1007</td><td>2016</td><td>1006</td><td>1006</td><td>2012</td><td>1000</td><td>3000</td><td>3000</td><td>15284</td><td>4000</td><td>1000</td><td>2000</td><td>2000</td><td>4000</td><td>1001</td><td>1000</td><td>2000</td></tr><tr><td>63004</td><td>29713</td><td>4005</td><td>1001</td><td>2004</td><td>1000</td><td>1000</td><td>2000</td><td>1000</td><td>3000</td><td>3000</td><td>15284</td><td>4000</td><td>1000</td><td>2000</td><td>2000</td><td>4000</td><td>1001</td><td>1000</td><td>2000</td></tr><tr><td>63004</td><td>29695</td><td>4005</td><td>1001</td><td>2004</td><td>1000</td><td>1000</td><td>2000</td><td>1000</td><td>3000</td><td>3000</td><td>15284</td><td>4000</td><td>1000</td><td>2000</td><td>2000</td><td>4000</td><td>1001</td><td>1000</td><td>2000</td></tr><tr><td>63004</td><td>29690</td><td>4005</td><td>1001</td><td>2004</td><td>1000</td><td>1000</td><td>2000</td><td>1000</td><td>3000</td><td>3000</td><td>15284</td><td>4000</td><td>1000</td><td>2000</td><td>2000</td><td>4000</td><td>1001</td><td>1000</td><td>2000</td></tr><tr><td>63004</td><td>29715</td><td>4005</td><td>1001</td><td>2004</td><td>1000</td><td>1000</td><td>2000</td><td>1000</td><td>3000</td><td>3000</td><td>15284</td><td>4000</td><td>1000</td><td>2000</td><td>2000</td><td>4000</td><td>1001</td><td>1000</td><td>2000</td></tr><tr><td>63004</td><td>29721</td><td>4005</td><td>1001</td><td>2004</td><td>1000</td><td>1000</td><td>2000</td><td>1000</td><td>3000</td><td>3000</td><td>15284</td><td>4000</td><td>1000</td><td>2000</td><td>2000</td><td>4000</td><td>1001</td><td>1000</td><td>2000</td></tr><tr><td>63004</td><td>29759</td><td>4005</td><td>1001</td><td>2004</td><td>1000</td><td>1000</td><td>2000</td><td>1000</td><td>3000</td><td>3000</td><td>15284</td><td>4000</td><td>1000</td><td>2000</td><td>2000</td><td>4000</td><td>1001</td><td>1000</td><td>2000</td></tr><tr><td>63004</td><td>29722</td><td>4005</td><td>1001</td><td>2004</td><td>1000</td><td>1000</td><td>2000</td><td>1000</td><td>3000</td><td>3000</td><td>15284</td><td>4000</td><td>1000</td><td>2000</td><td>2000</td><td>4000</td><td>1001</td><td>1000</td><td>2000</td></tr><tr><td>63004</td><td>29803</td><td>4005</td><td>1001</td><td>2004</td><td>1000</td><td>1000</td><td>2000</td><td>1000</td><td>3000</td><td>3000</td><td>15284</td><td>4000</td><td>1000</td><td>2000</td><td>2000</td><td>4000</td><td>1001</td><td>1000</td><td>2000</td></tr><tr><td>63004</td><td>29728</td><td>4005</td><td>1001</td><td>2004</td><td>1000</td><td>1000</td><td>2000</td><td>1000</td><td>3000</td><td>3000</td><td>15284</td><td>4000</td><td>1000</td><td>2000</td><td>2000</td><td>4000</td><td>1001</td><td>1000</td><td>2000</td></tr></table></div></div></div></div><h2>Test 2: Latency 1->3 roundtrip</h2><div style="margin-left: 40px"><p>Chain cycles: 3</p><p>Code:</p><pre>  ld2 { v0.d, v1.d }[1], [x6], x8
  fmov x0, d0
  eor x8, x8, x0
  eor x8, x8, x0
  add x6, x6, x8</pre><div><input type="checkbox" id="checkbox-2" checked="checked"><label for="checkbox-2"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 1
  mov x1, 2
  mov x8, 0</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 3 chain cycles): 9.0049</p><div><input type="checkbox" id="checkbox-3" checked="checked"><label for="checkbox-3"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>70205</td><td>120154</td><td>90121</td><td>50102</td><td>30018</td><td>10001</td><td>40132</td><td>30033</td><td>10003</td><td>3199230</td><td>949307</td><td>2906428</td><td>80114</td><td>30208</td><td>10003</td><td>30009</td><td>60216</td><td>20006</td><td>50015</td><td>50001</td><td>10000</td><td>20000</td><td>40100</td></tr><tr><td>70204</td><td>120049</td><td>90107</td><td>50101</td><td>30006</td><td>10000</td><td>40104</td><td>30007</td><td>10003</td><td>3199340</td><td>949450</td><td>2906742</td><td>80114</td><td>30208</td><td>10003</td><td>30009</td><td>60216</td><td>20006</td><td>50015</td><td>50001</td><td>10000</td><td>20000</td><td>40100</td></tr><tr><td>70204</td><td>120049</td><td>90107</td><td>50101</td><td>30006</td><td>10000</td><td>40104</td><td>30007</td><td>10003</td><td>3199340</td><td>949450</td><td>2906742</td><td>80114</td><td>30208</td><td>10003</td><td>30009</td><td>60216</td><td>20006</td><td>50015</td><td>50001</td><td>10000</td><td>20000</td><td>40100</td></tr><tr><td>70204</td><td>120049</td><td>90107</td><td>50101</td><td>30006</td><td>10000</td><td>40104</td><td>30007</td><td>10003</td><td>3202067</td><td>950359</td><td>2909340</td><td>80114</td><td>30208</td><td>10003</td><td>30009</td><td>60216</td><td>20006</td><td>50015</td><td>50001</td><td>10000</td><td>20000</td><td>40100</td></tr><tr><td>70204</td><td>120049</td><td>90107</td><td>50101</td><td>30006</td><td>10000</td><td>40104</td><td>30007</td><td>10012</td><td>3199747</td><td>949557</td><td>2906873</td><td>80182</td><td>30239</td><td>10012</td><td>30037</td><td>60216</td><td>20006</td><td>50015</td><td>50001</td><td>10000</td><td>20000</td><td>40100</td></tr><tr><td>70204</td><td>120049</td><td>90107</td><td>50101</td><td>30006</td><td>10000</td><td>40104</td><td>30007</td><td>10003</td><td>3199340</td><td>949450</td><td>2906742</td><td>80114</td><td>30208</td><td>10003</td><td>30009</td><td>60216</td><td>20006</td><td>50015</td><td>50001</td><td>10000</td><td>20000</td><td>40100</td></tr><tr><td>70204</td><td>120049</td><td>90107</td><td>50101</td><td>30006</td><td>10000</td><td>40104</td><td>30007</td><td>10003</td><td>3199340</td><td>949450</td><td>2906742</td><td>80114</td><td>30208</td><td>10003</td><td>30009</td><td>60216</td><td>20006</td><td>50015</td><td>50001</td><td>10000</td><td>20000</td><td>40100</td></tr><tr><td>70204</td><td>120049</td><td>90107</td><td>50101</td><td>30006</td><td>10000</td><td>40104</td><td>30007</td><td>10003</td><td>3199340</td><td>949450</td><td>2906742</td><td>80114</td><td>30208</td><td>10003</td><td>30009</td><td>60216</td><td>20006</td><td>50015</td><td>50001</td><td>10000</td><td>20000</td><td>40100</td></tr><tr><td>70204</td><td>120049</td><td>90107</td><td>50101</td><td>30006</td><td>10000</td><td>40104</td><td>30007</td><td>10003</td><td>3199340</td><td>949450</td><td>2906742</td><td>80114</td><td>30208</td><td>10003</td><td>30009</td><td>60216</td><td>20006</td><td>50015</td><td>50001</td><td>10000</td><td>20000</td><td>40100</td></tr><tr><td>70204</td><td>120049</td><td>90107</td><td>50101</td><td>30006</td><td>10000</td><td>40104</td><td>30007</td><td>10003</td><td>3201311</td><td>950107</td><td>2908624</td><td>80114</td><td>30208</td><td>10003</td><td>30009</td><td>60216</td><td>20006</td><td>50015</td><td>50001</td><td>10000</td><td>20000</td><td>40100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 3 chain cycles): 9.0049</p><div><input type="checkbox" id="checkbox-4" checked="checked"><label for="checkbox-4"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>70025</td><td>120152</td><td>90031</td><td>50012</td><td>30018</td><td>10001</td><td>40042</td><td>30032</td><td>10012</td><td>3199770</td><td>949756</td><td>2909715</td><td>80091</td><td>30058</td><td>10013</td><td>30037</td><td>60036</td><td>20006</td><td>50015</td><td>50001</td><td>10000</td><td>20000</td><td>40010</td></tr><tr><td>70024</td><td>120049</td><td>90017</td><td>50011</td><td>30006</td><td>10000</td><td>40010</td><td>30000</td><td>10000</td><td>3199404</td><td>949669</td><td>2909332</td><td>80010</td><td>30020</td><td>10000</td><td>30000</td><td>60020</td><td>20000</td><td>50000</td><td>50001</td><td>10000</td><td>20000</td><td>40010</td></tr><tr><td>70024</td><td>120049</td><td>90017</td><td>50011</td><td>30006</td><td>10000</td><td>40010</td><td>30000</td><td>10000</td><td>3199404</td><td>949669</td><td>2909332</td><td>80010</td><td>30020</td><td>10000</td><td>30000</td><td>60020</td><td>20000</td><td>50000</td><td>50001</td><td>10000</td><td>20000</td><td>40010</td></tr><tr><td>70024</td><td>120049</td><td>90017</td><td>50011</td><td>30006</td><td>10000</td><td>40010</td><td>30000</td><td>10000</td><td>3199404</td><td>949669</td><td>2909332</td><td>80010</td><td>30020</td><td>10000</td><td>30000</td><td>60020</td><td>20000</td><td>50000</td><td>50001</td><td>10000</td><td>20000</td><td>40010</td></tr><tr><td>70024</td><td>120049</td><td>90017</td><td>50011</td><td>30006</td><td>10000</td><td>40010</td><td>30000</td><td>10000</td><td>3199404</td><td>949669</td><td>2909332</td><td>80010</td><td>30020</td><td>10000</td><td>30000</td><td>60020</td><td>20000</td><td>50000</td><td>50001</td><td>10000</td><td>20000</td><td>40010</td></tr><tr><td>70024</td><td>120049</td><td>90017</td><td>50011</td><td>30006</td><td>10000</td><td>40010</td><td>30000</td><td>10000</td><td>3199404</td><td>949669</td><td>2909332</td><td>80010</td><td>30020</td><td>10000</td><td>30000</td><td>60020</td><td>20000</td><td>50000</td><td>50001</td><td>10000</td><td>20000</td><td>40010</td></tr><tr><td>70024</td><td>120049</td><td>90017</td><td>50011</td><td>30006</td><td>10000</td><td>40010</td><td>30000</td><td>10000</td><td>3199404</td><td>949669</td><td>2909332</td><td>80010</td><td>30020</td><td>10000</td><td>30000</td><td>60020</td><td>20000</td><td>50000</td><td>50001</td><td>10000</td><td>20000</td><td>40010</td></tr><tr><td>70024</td><td>120049</td><td>90017</td><td>50011</td><td>30006</td><td>10000</td><td>40010</td><td>30000</td><td>10000</td><td>3199404</td><td>949669</td><td>2909332</td><td>80010</td><td>30020</td><td>10000</td><td>30000</td><td>60020</td><td>20000</td><td>50000</td><td>50001</td><td>10000</td><td>20000</td><td>40010</td></tr><tr><td>70024</td><td>120049</td><td>90017</td><td>50011</td><td>30006</td><td>10000</td><td>40010</td><td>30000</td><td>10000</td><td>3199404</td><td>949669</td><td>2909332</td><td>80010</td><td>30020</td><td>10000</td><td>30000</td><td>60020</td><td>20000</td><td>50000</td><td>50001</td><td>10000</td><td>20000</td><td>40010</td></tr><tr><td>70024</td><td>120049</td><td>90017</td><td>50011</td><td>30006</td><td>10000</td><td>40010</td><td>30000</td><td>10000</td><td>3199404</td><td>949669</td><td>2909332</td><td>80010</td><td>30020</td><td>10000</td><td>30000</td><td>60020</td><td>20000</td><td>50000</td><td>50001</td><td>10000</td><td>20000</td><td>40010</td></tr></table></div></div></div></div><h2>Test 3: Latency 2->3 roundtrip</h2><div style="margin-left: 40px"><p>Chain cycles: 3</p><p>Code:</p><pre>  ld2 { v0.d, v1.d }[1], [x6], x8
  fmov x1, d1
  eor x8, x8, x1
  eor x8, x8, x1
  add x6, x6, x8</pre><div><input type="checkbox" id="checkbox-5" checked="checked"><label for="checkbox-5"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 1
  mov x1, 2
  mov x8, 0</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 3 chain cycles): 9.2437</p><div><input type="checkbox" id="checkbox-6" checked="checked"><label for="checkbox-6"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>70205</td><td>122547</td><td>90118</td><td>50102</td><td>30015</td><td>10001</td><td>40132</td><td>30032</td><td>10012</td><td>3265800</td><td>969052</td><td>2960040</td><td>80184</td><td>30240</td><td>10013</td><td>30037</td><td>60218</td><td>20008</td><td>50015</td><td>50001</td><td>10000</td><td>20000</td><td>40100</td></tr><tr><td>70204</td><td>122437</td><td>90104</td><td>50101</td><td>30003</td><td>10000</td><td>40104</td><td>30007</td><td>10003</td><td>3263772</td><td>968537</td><td>2958478</td><td>80114</td><td>30208</td><td>10003</td><td>30009</td><td>60216</td><td>20006</td><td>50015</td><td>50001</td><td>10000</td><td>20000</td><td>40100</td></tr><tr><td>70204</td><td>122437</td><td>90104</td><td>50101</td><td>30003</td><td>10000</td><td>40104</td><td>30007</td><td>10003</td><td>3263772</td><td>968537</td><td>2958478</td><td>80114</td><td>30208</td><td>10003</td><td>30009</td><td>60216</td><td>20006</td><td>50015</td><td>50001</td><td>10000</td><td>20000</td><td>40100</td></tr><tr><td>70204</td><td>122437</td><td>90104</td><td>50101</td><td>30003</td><td>10000</td><td>40104</td><td>30007</td><td>10003</td><td>3263772</td><td>968537</td><td>2958478</td><td>80114</td><td>30208</td><td>10003</td><td>30009</td><td>60216</td><td>20006</td><td>50015</td><td>50001</td><td>10000</td><td>20000</td><td>40100</td></tr><tr><td>70204</td><td>122437</td><td>90104</td><td>50101</td><td>30003</td><td>10000</td><td>40104</td><td>30007</td><td>10003</td><td>3263772</td><td>968537</td><td>2958478</td><td>80114</td><td>30208</td><td>10003</td><td>30009</td><td>60216</td><td>20006</td><td>50015</td><td>50001</td><td>10000</td><td>20000</td><td>40100</td></tr><tr><td>70205</td><td>122472</td><td>90114</td><td>50106</td><td>30007</td><td>10001</td><td>40135</td><td>30033</td><td>10003</td><td>3263772</td><td>968537</td><td>2958478</td><td>80114</td><td>30208</td><td>10003</td><td>30009</td><td>60216</td><td>20006</td><td>50015</td><td>50001</td><td>10000</td><td>20000</td><td>40100</td></tr><tr><td>70204</td><td>122437</td><td>90104</td><td>50101</td><td>30003</td><td>10000</td><td>40104</td><td>30007</td><td>10003</td><td>3263772</td><td>968537</td><td>2958478</td><td>80114</td><td>30208</td><td>10003</td><td>30009</td><td>60216</td><td>20006</td><td>50015</td><td>50001</td><td>10000</td><td>20000</td><td>40100</td></tr><tr><td>70204</td><td>122437</td><td>90104</td><td>50101</td><td>30003</td><td>10000</td><td>40104</td><td>30007</td><td>10003</td><td>3263772</td><td>968537</td><td>2958478</td><td>80114</td><td>30208</td><td>10003</td><td>30009</td><td>60216</td><td>20006</td><td>50015</td><td>50001</td><td>10000</td><td>20000</td><td>40100</td></tr><tr><td>70204</td><td>122437</td><td>90104</td><td>50101</td><td>30003</td><td>10000</td><td>40104</td><td>30007</td><td>10003</td><td>3263772</td><td>968537</td><td>2958478</td><td>80114</td><td>30208</td><td>10003</td><td>30009</td><td>60216</td><td>20006</td><td>50015</td><td>50001</td><td>10000</td><td>20000</td><td>40100</td></tr><tr><td>70204</td><td>122437</td><td>90104</td><td>50101</td><td>30003</td><td>10000</td><td>40104</td><td>30007</td><td>10003</td><td>3263772</td><td>968537</td><td>2958478</td><td>80114</td><td>30208</td><td>10003</td><td>30009</td><td>60276</td><td>20026</td><td>50061</td><td>50007</td><td>10000</td><td>20000</td><td>40100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 3 chain cycles): 9.2910</p><div><input type="checkbox" id="checkbox-7" checked="checked"><label for="checkbox-7"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>70026</td><td>123112</td><td>90041</td><td>50017</td><td>30022</td><td>10002</td><td>40073</td><td>30059</td><td>10003</td><td>3279331</td><td>973336</td><td>2973143</td><td>80023</td><td>30028</td><td>10003</td><td>30009</td><td>60020</td><td>20000</td><td>50000</td><td>50001</td><td>10000</td><td>20000</td><td>40010</td></tr><tr><td>70024</td><td>122908</td><td>90014</td><td>50011</td><td>30003</td><td>10000</td><td>40010</td><td>30000</td><td>10000</td><td>3276585</td><td>972535</td><td>2970624</td><td>80010</td><td>30020</td><td>10000</td><td>30000</td><td>60020</td><td>20000</td><td>50000</td><td>50001</td><td>10000</td><td>20000</td><td>40010</td></tr><tr><td>70024</td><td>122908</td><td>90014</td><td>50011</td><td>30003</td><td>10000</td><td>40010</td><td>30000</td><td>10000</td><td>3276585</td><td>972535</td><td>2970624</td><td>80010</td><td>30020</td><td>10000</td><td>30000</td><td>60020</td><td>20000</td><td>50000</td><td>50001</td><td>10000</td><td>20000</td><td>40010</td></tr><tr><td>70024</td><td>122908</td><td>90014</td><td>50011</td><td>30003</td><td>10000</td><td>40010</td><td>30000</td><td>10000</td><td>3276585</td><td>972535</td><td>2970624</td><td>80010</td><td>30020</td><td>10000</td><td>30000</td><td>60020</td><td>20000</td><td>50000</td><td>50001</td><td>10000</td><td>20000</td><td>40010</td></tr><tr><td>70024</td><td>122908</td><td>90014</td><td>50011</td><td>30003</td><td>10000</td><td>40010</td><td>30000</td><td>10000</td><td>3276585</td><td>972535</td><td>2970624</td><td>80010</td><td>30020</td><td>10000</td><td>30000</td><td>60096</td><td>20026</td><td>50061</td><td>50007</td><td>10000</td><td>20000</td><td>40010</td></tr><tr><td>70024</td><td>122908</td><td>90014</td><td>50011</td><td>30003</td><td>10000</td><td>40010</td><td>30000</td><td>10000</td><td>3276585</td><td>972535</td><td>2970624</td><td>80010</td><td>30020</td><td>10000</td><td>30000</td><td>60020</td><td>20000</td><td>50000</td><td>50001</td><td>10000</td><td>20000</td><td>40010</td></tr><tr><td>70024</td><td>122908</td><td>90014</td><td>50011</td><td>30003</td><td>10000</td><td>40010</td><td>30000</td><td>10000</td><td>3276585</td><td>972535</td><td>2970624</td><td>80010</td><td>30020</td><td>10000</td><td>30000</td><td>60020</td><td>20000</td><td>50000</td><td>50001</td><td>10000</td><td>20000</td><td>40010</td></tr><tr><td>70024</td><td>122908</td><td>90014</td><td>50011</td><td>30003</td><td>10000</td><td>40010</td><td>30000</td><td>10000</td><td>3276585</td><td>972535</td><td>2970624</td><td>80010</td><td>30020</td><td>10000</td><td>30000</td><td>60020</td><td>20000</td><td>50000</td><td>50001</td><td>10000</td><td>20000</td><td>40010</td></tr><tr><td>70024</td><td>122908</td><td>90014</td><td>50011</td><td>30003</td><td>10000</td><td>40010</td><td>30000</td><td>10000</td><td>3276585</td><td>972535</td><td>2970624</td><td>80010</td><td>30020</td><td>10000</td><td>30000</td><td>60020</td><td>20000</td><td>50000</td><td>50001</td><td>10000</td><td>20000</td><td>40010</td></tr><tr><td>70024</td><td>122908</td><td>90014</td><td>50011</td><td>30003</td><td>10000</td><td>40010</td><td>30000</td><td>10012</td><td>3281169</td><td>974030</td><td>2975028</td><td>80091</td><td>30058</td><td>10013</td><td>30037</td><td>60260</td><td>20074</td><td>50184</td><td>50041</td><td>10000</td><td>20000</td><td>40010</td></tr></table></div></div></div></div><h2>Test 4: throughput</h2><div style="margin-left: 40px"><p>Count: 8</p><p>Code:</p><pre>  movi v0.16b, 0
  movi v1.16b, 0
  ld2 { v0.d, v1.d }[1], [x6], x8
  movi v0.16b, 0
  movi v1.16b, 0
  ld2 { v0.d, v1.d }[1], [x6], x8
  movi v0.16b, 0
  movi v1.16b, 0
  ld2 { v0.d, v1.d }[1], [x6], x8
  movi v0.16b, 0
  movi v1.16b, 0
  ld2 { v0.d, v1.d }[1], [x6], x8
  movi v0.16b, 0
  movi v1.16b, 0
  ld2 { v0.d, v1.d }[1], [x6], x8
  movi v0.16b, 0
  movi v1.16b, 0
  ld2 { v0.d, v1.d }[1], [x6], x8
  movi v0.16b, 0
  movi v1.16b, 0
  ld2 { v0.d, v1.d }[1], [x6], x8
  movi v0.16b, 0
  movi v1.16b, 0
  ld2 { v0.d, v1.d }[1], [x6], x8</pre><div><input type="checkbox" id="checkbox-8" checked="checked"><label for="checkbox-8"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x7, x6
  mov x8, x6
  mov x9, x6
  mov x10, x6
  mov x11, x6
  mov x12, x6
  mov x13, x6
  mov x8, 0</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 1.5016</p><div><input type="checkbox" id="checkbox-9" checked="checked"><label for="checkbox-9"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>400205</td><td>120261</td><td>320237</td><td>80119</td><td>160100</td><td>80018</td><td>80120</td><td>160034</td><td>80004</td><td>240312</td><td>240012</td><td>1240460</td><td>320116</td><td>200</td><td>80004</td><td>160008</td><td>200</td><td>160008</td><td>320016</td><td>80004</td><td>80000</td><td>320000</td><td>100</td></tr><tr><td>400204</td><td>120126</td><td>320161</td><td>80104</td><td>160054</td><td>80003</td><td>80104</td><td>160008</td><td>80004</td><td>240312</td><td>240012</td><td>1240902</td><td>320116</td><td>200</td><td>80004</td><td>160008</td><td>200</td><td>160008</td><td>320016</td><td>80004</td><td>80000</td><td>320000</td><td>100</td></tr><tr><td>400204</td><td>120126</td><td>320161</td><td>80104</td><td>160054</td><td>80003</td><td>80104</td><td>160008</td><td>80004</td><td>240312</td><td>240012</td><td>1240902</td><td>320116</td><td>200</td><td>80004</td><td>160008</td><td>200</td><td>160038</td><td>320076</td><td>80019</td><td>80000</td><td>320000</td><td>100</td></tr><tr><td>400204</td><td>120126</td><td>320161</td><td>80104</td><td>160054</td><td>80003</td><td>80104</td><td>160008</td><td>80004</td><td>240312</td><td>240012</td><td>1240980</td><td>320116</td><td>200</td><td>80004</td><td>160008</td><td>200</td><td>160008</td><td>320016</td><td>80004</td><td>80000</td><td>320000</td><td>100</td></tr><tr><td>400204</td><td>120126</td><td>320161</td><td>80104</td><td>160054</td><td>80003</td><td>80104</td><td>160008</td><td>80004</td><td>240312</td><td>240012</td><td>1240902</td><td>320116</td><td>200</td><td>80004</td><td>160008</td><td>200</td><td>160008</td><td>320016</td><td>80004</td><td>80000</td><td>320000</td><td>100</td></tr><tr><td>400204</td><td>120126</td><td>320161</td><td>80104</td><td>160054</td><td>80003</td><td>80104</td><td>160008</td><td>80004</td><td>240312</td><td>240012</td><td>1240902</td><td>320116</td><td>200</td><td>80004</td><td>160008</td><td>200</td><td>160008</td><td>320016</td><td>80004</td><td>80000</td><td>320000</td><td>100</td></tr><tr><td>400204</td><td>120114</td><td>320152</td><td>80104</td><td>160045</td><td>80003</td><td>80104</td><td>160008</td><td>80004</td><td>240312</td><td>240012</td><td>1240902</td><td>320116</td><td>200</td><td>80004</td><td>160008</td><td>200</td><td>160008</td><td>320016</td><td>80004</td><td>80000</td><td>320000</td><td>100</td></tr><tr><td>400204</td><td>120126</td><td>320161</td><td>80104</td><td>160054</td><td>80003</td><td>80104</td><td>160008</td><td>80004</td><td>240312</td><td>240012</td><td>1240902</td><td>320116</td><td>200</td><td>80004</td><td>160008</td><td>200</td><td>160008</td><td>320016</td><td>80004</td><td>80000</td><td>320000</td><td>100</td></tr><tr><td>400204</td><td>120126</td><td>320161</td><td>80104</td><td>160054</td><td>80003</td><td>80104</td><td>160008</td><td>80004</td><td>240312</td><td>240012</td><td>1240902</td><td>320116</td><td>200</td><td>80004</td><td>160008</td><td>200</td><td>160008</td><td>320016</td><td>80004</td><td>80000</td><td>320000</td><td>100</td></tr><tr><td>400204</td><td>120126</td><td>320161</td><td>80104</td><td>160054</td><td>80003</td><td>80104</td><td>160008</td><td>80004</td><td>240312</td><td>240012</td><td>1240902</td><td>320116</td><td>200</td><td>80004</td><td>160008</td><td>200</td><td>160008</td><td>320016</td><td>80004</td><td>80000</td><td>320000</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 1.5007</p><div><input type="checkbox" id="checkbox-10" checked="checked"><label for="checkbox-10"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>400025</td><td>120883</td><td>320149</td><td>80030</td><td>160100</td><td>80019</td><td>80030</td><td>160034</td><td>80004</td><td>240042</td><td>240020</td><td>1241027</td><td>320026</td><td>20</td><td>80004</td><td>160008</td><td>20</td><td>160034</td><td>320068</td><td>80018</td><td>80000</td><td>320000</td><td>10</td></tr><tr><td>400024</td><td>120088</td><td>320031</td><td>80011</td><td>160020</td><td>80000</td><td>80010</td><td>160000</td><td>80000</td><td>240030</td><td>240008</td><td>1238507</td><td>320010</td><td>20</td><td>80000</td><td>160000</td><td>20</td><td>160000</td><td>320000</td><td>80001</td><td>80000</td><td>320000</td><td>10</td></tr><tr><td>400024</td><td>120054</td><td>320031</td><td>80011</td><td>160020</td><td>80000</td><td>80010</td><td>160000</td><td>80000</td><td>240030</td><td>240008</td><td>1238475</td><td>320010</td><td>20</td><td>80000</td><td>160000</td><td>20</td><td>160000</td><td>320000</td><td>80001</td><td>80000</td><td>320000</td><td>10</td></tr><tr><td>400024</td><td>120057</td><td>320031</td><td>80011</td><td>160020</td><td>80000</td><td>80010</td><td>160000</td><td>80000</td><td>240030</td><td>240008</td><td>1238488</td><td>320010</td><td>20</td><td>80000</td><td>160000</td><td>20</td><td>160000</td><td>320000</td><td>80001</td><td>80000</td><td>320000</td><td>10</td></tr><tr><td>400024</td><td>120057</td><td>320031</td><td>80011</td><td>160020</td><td>80000</td><td>80010</td><td>160000</td><td>80000</td><td>240030</td><td>240008</td><td>1238471</td><td>320010</td><td>20</td><td>80000</td><td>160000</td><td>20</td><td>160000</td><td>320000</td><td>80001</td><td>80000</td><td>320000</td><td>10</td></tr><tr><td>400024</td><td>120051</td><td>320031</td><td>80011</td><td>160020</td><td>80000</td><td>80010</td><td>160000</td><td>80000</td><td>240030</td><td>240008</td><td>1238463</td><td>320010</td><td>20</td><td>80000</td><td>160000</td><td>20</td><td>160040</td><td>320076</td><td>80019</td><td>80000</td><td>320000</td><td>10</td></tr><tr><td>400024</td><td>120055</td><td>320031</td><td>80011</td><td>160020</td><td>80000</td><td>80010</td><td>160000</td><td>80000</td><td>240030</td><td>240008</td><td>1238477</td><td>320010</td><td>20</td><td>80000</td><td>160000</td><td>20</td><td>160000</td><td>320000</td><td>80001</td><td>80000</td><td>320000</td><td>10</td></tr><tr><td>400024</td><td>120050</td><td>320031</td><td>80011</td><td>160020</td><td>80000</td><td>80010</td><td>160000</td><td>80000</td><td>240030</td><td>240008</td><td>1238542</td><td>320010</td><td>20</td><td>80000</td><td>160000</td><td>20</td><td>160000</td><td>320000</td><td>80001</td><td>80000</td><td>320000</td><td>10</td></tr><tr><td>400024</td><td>120051</td><td>320031</td><td>80011</td><td>160020</td><td>80000</td><td>80010</td><td>160000</td><td>80000</td><td>240030</td><td>240008</td><td>1240230</td><td>320010</td><td>20</td><td>80000</td><td>160000</td><td>20</td><td>160000</td><td>320000</td><td>80001</td><td>80000</td><td>320000</td><td>10</td></tr><tr><td>400024</td><td>120051</td><td>320031</td><td>80011</td><td>160020</td><td>80000</td><td>80010</td><td>160000</td><td>80000</td><td>240030</td><td>240008</td><td>1238467</td><td>320010</td><td>20</td><td>80000</td><td>160000</td><td>20</td><td>160000</td><td>320000</td><td>80001</td><td>80000</td><td>320000</td><td>10</td></tr></table></div></div></div></div></body></html>