diff --git a/design_introspection-plugin/selection_to_tcl_list.cc b/design_introspection-plugin/selection_to_tcl_list.cc
index fa1158a..569025c 100644
--- a/design_introspection-plugin/selection_to_tcl_list.cc
+++ b/design_introspection-plugin/selection_to_tcl_list.cc
@@ -49,9 +49,9 @@ void SelectionToTclList::execute(std::vector<std::string> args, RTLIL::Design *d
 
     for (auto mod : design->modules()) {
         if (selection.selected_module(mod->name)) {
-            for (auto wire : mod->wires()) {
-                if (selection.selected_member(mod->name, wire->name)) {
-                    AddObjectNameToTclList(mod->name, wire->name, tcl_list);
+            for (auto cell : mod->cells()) {
+                if (selection.selected_member(mod->name, cell->name)) {
+                    AddObjectNameToTclList(mod->name, cell->name, tcl_list);
                 }
             }
             for (auto &it : mod->memories) {
@@ -59,9 +59,9 @@ void SelectionToTclList::execute(std::vector<std::string> args, RTLIL::Design *d
                     AddObjectNameToTclList(mod->name, it.first, tcl_list);
                 }
             }
-            for (auto cell : mod->cells()) {
-                if (selection.selected_member(mod->name, cell->name)) {
-                    AddObjectNameToTclList(mod->name, cell->name, tcl_list);
+            for (auto wire : mod->wires()) {
+                if (selection.selected_member(mod->name, wire->name)) {
+                    AddObjectNameToTclList(mod->name, wire->name, tcl_list);
                 }
             }
             for (auto &it : mod->processes) {
diff --git a/design_introspection-plugin/tests/selection_to_tcl_list/selection_to_tcl_list.golden.txt b/design_introspection-plugin/tests/selection_to_tcl_list/selection_to_tcl_list.golden.txt
index e071e39..a3cf32e 100644
--- a/design_introspection-plugin/tests/selection_to_tcl_list/selection_to_tcl_list.golden.txt
+++ b/design_introspection-plugin/tests/selection_to_tcl_list/selection_to_tcl_list.golden.txt
@@ -1,3 +1,3 @@
 {middle/$add$selection_to_tcl_list.v:54$5} top/middle_inst_4 top/middle_inst_3 top/middle_inst_2 top/middle_inst_1 {top/$add$selection_to_tcl_list.v:22$2} top/ibuf_inst top/ibuf_proxy
 {middle/$1\cnt[1:0]} {middle/$add$selection_to_tcl_list.v:54$5_Y} {middle/$0\cnt[1:0]} middle/clk_int middle/cnt middle/out middle/clk {top/$1\cnt[1:0]} {top/$add$selection_to_tcl_list.v:22$2_Y} {top/$0\cnt[1:0]} top/ibuf_out top/ibuf_proxy_out top/clk_int_2 top/clk_int_1 top/cnt top/out top/in top/clk2 top/clk
-{middle/$1\cnt[1:0]} {middle/$add$selection_to_tcl_list.v:54$5_Y} {middle/$0\cnt[1:0]} middle/clk_int middle/cnt middle/out middle/clk {middle/$add$selection_to_tcl_list.v:54$5} {middle/$proc$selection_to_tcl_list.v:50$6} {middle/$proc$selection_to_tcl_list.v:53$4} {top/$1\cnt[1:0]} {top/$add$selection_to_tcl_list.v:22$2_Y} {top/$0\cnt[1:0]} top/ibuf_out top/ibuf_proxy_out top/clk_int_2 top/clk_int_1 top/cnt top/out top/in top/clk2 top/clk top/middle_inst_4 top/middle_inst_3 top/middle_inst_2 top/middle_inst_1 {top/$add$selection_to_tcl_list.v:22$2} top/ibuf_inst top/ibuf_proxy {top/$proc$selection_to_tcl_list.v:8$3} {top/$proc$selection_to_tcl_list.v:21$1}
+{middle/$add$selection_to_tcl_list.v:54$5} {middle/$1\cnt[1:0]} {middle/$add$selection_to_tcl_list.v:54$5_Y} {middle/$0\cnt[1:0]} middle/clk_int middle/cnt middle/out middle/clk {middle/$proc$selection_to_tcl_list.v:50$6} {middle/$proc$selection_to_tcl_list.v:53$4} top/middle_inst_4 top/middle_inst_3 top/middle_inst_2 top/middle_inst_1 {top/$add$selection_to_tcl_list.v:22$2} top/ibuf_inst top/ibuf_proxy {top/$1\cnt[1:0]} {top/$add$selection_to_tcl_list.v:22$2_Y} {top/$0\cnt[1:0]} top/ibuf_out top/ibuf_proxy_out top/clk_int_2 top/clk_int_1 top/cnt top/out top/in top/clk2 top/clk {top/$proc$selection_to_tcl_list.v:8$3} {top/$proc$selection_to_tcl_list.v:21$1}
diff --git a/params-plugin/tests/pll/pll.tcl b/params-plugin/tests/pll/pll.tcl
index 796fdae..e3f07be 100644
--- a/params-plugin/tests/pll/pll.tcl
+++ b/params-plugin/tests/pll/pll.tcl
@@ -51,7 +51,9 @@ setundef -zero -params
 stat
 
 # Clean processes before writing JSON.
+select =*
 yosys proc
+select *
 
 # Write the design in JSON format.
 write_json [test_output_path "pll.json"]
diff --git a/sdc-plugin/tests/counter/counter.tcl b/sdc-plugin/tests/counter/counter.tcl
index 275c2f0..d87efeb 100644
--- a/sdc-plugin/tests/counter/counter.tcl
+++ b/sdc-plugin/tests/counter/counter.tcl
@@ -22,7 +22,9 @@ puts $fh [get_clocks -include_generated_clocks]
 close $fh
 
 # Clean processes before writing JSON.
+select =*
 yosys proc
+select *
 
 # Write out the SDC file after the clock propagation step
 write_sdc [test_output_path "counter.sdc"]
diff --git a/sdc-plugin/tests/create_clock_add/create_clock_add.tcl b/sdc-plugin/tests/create_clock_add/create_clock_add.tcl
index cf2869a..f3d0ce4 100644
--- a/sdc-plugin/tests/create_clock_add/create_clock_add.tcl
+++ b/sdc-plugin/tests/create_clock_add/create_clock_add.tcl
@@ -22,7 +22,9 @@ puts $fh [get_clocks -include_generated_clocks]
 close $fh
 
 # Clean processes before writing JSON.
+select =*
 yosys proc
+select *
 
 # Write out the SDC file after the clock propagation step
 write_sdc [test_output_path $::env(DESIGN_TOP).sdc]
