
<!DOCTYPE html
  PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<html lang="en-us" xml:lang="en-us">
<head>
      <meta http-equiv="Content-Type" content="text/html; charset=utf-8">
   

<meta http-equiv="X-UA-Compatible" content="IE=edge">
<meta name="DC.Type" content="topic">
<meta name="DC.Title" content="Configuration Precautions for Physical Layer Clock Synchronization">
<meta name="product" content="">
<meta name="DC.Relation" scheme="URI" content="../../../../software/nev8r10_vrpv8r16/user/ne/dc_ne_clock_cfg_0001.html">
<meta name="DC.Relation" scheme="URI" content="../../../../software/nev8r10_vrpv8r16/user/ne/dc_ne_clock_cfg_5003.html">
<meta name="DC.Relation" scheme="URI" content="../../../../software/nev8r10_vrpv8r16/user/ne/dc_ne_clock_cfg_5005.html">
<meta name="prodname" content="">
<meta name="version" content="">
<meta name="brand" content="Product Documentation-V8R23C00">
<meta name="DC.Publisher" content="20240229">
<meta name="featurename" content="Physical Layer Clock Synchronization">
<meta name="featuretype" content="Clock and Time Synchronization">
<meta name="featuretype" content="System Management">
<meta name="DC.Audience.Job" content="Configuration">
<meta name="featurename" content="Clock Synchronization">
<meta name="featurename" content="Physical Layer Clock Synchronization">
<meta name="featuretype" content="Clock and Time Synchronization">
<meta name="featuretype" content="System Management">
<meta name="featurename" content="Clock Synchronization">
<meta name="DC.Format" content="XHTML">
<meta name="DC.Identifier" content="EN-US_TOPIC_0000001176161552">
<meta name="DC.Language" content="en-us">
<link rel="stylesheet" type="text/css" href="../../../../public_sys-resources/commonltr.css">
<script language="javascript" type="text/javascript" src="../../../../public_sys-resources/browseVersion.js"></script>
<script type="text/javascript" src="../../../../public_sys-resources/jquery.min.idp.js"></script>
<script type="text/javascript" src="../../../../public_sys-resources/RowOrColfreezeSupport.js"></script>

<script type="text/javascript">
setTimeout(function(){
	jQueryHW(document).ready(function(){
		jQueryHW("table[rowfreeze='yes']").rowfreeze();
		jQueryHW("table[colfreeze='yes']").colfreeze();
	});
},500);
</script>
<title>Configuration Precautions for Physical Layer Clock Synchronization</title>
</head>
<body><a name="EN-US_TOPIC_0000001176161552"></a><a name="EN-US_TOPIC_0000001176161552"></a>

<div class="articleBoxWithoutHead">

	<h1 class="topicTitle-h1">Configuration Precautions for Physical Layer Clock Synchronization</h1>

	<div>
		
		

		<div class="section"><h4 class="sectiontitle">Feature Requirements</h4>
			
		
<div class="tableBorder"><table cellpadding="4" cellspacing="0" summary="" rowfreeze="yes" frame="border" border="1" rules="all"><caption><b>Table 1 </b>Feature requirements</caption><thead align="left"><tr><th align="left" class="cellrowborder" valign="top" width="60%" id="mcps1.3.1.2.2.4.1.1" liSelected="liSelected"><p>Feature Requirements</p>
</th>
<th align="left" class="cellrowborder" valign="top" width="15%" id="mcps1.3.1.2.2.4.1.2" liSelected="liSelected"><p>Series</p>
</th>
<th align="left" class="cellrowborder" valign="top" width="25%" id="mcps1.3.1.2.2.4.1.3" liSelected="liSelected"><p>Models</p>
</th>
</tr>
</thead>
<tbody><tr><td class="cellrowborder" valign="top" width="60%" headers="mcps1.3.1.2.2.4.1.1 "><p>On 10GE interfaces of a CX68L1XE8GF subcard, hop-by-hop 1588 frequency synchronization is not supported and must be used together with synchronous Ethernet.</p>
<p>Restrictions on subcards: Do not use these types of subcards to configure hop-by-hop 1588 frequency synchronization. You can use substitute boards to implement PTP frequency synchronization. </p>
<p>Note: CX68L1XE8GFB can replace CX68L1XE8GF.</p>
<p>Deploying both 1588 and synchronous Ethernet is recommended.</p>
</td>
<td class="cellrowborder" valign="top" width="15%" headers="mcps1.3.1.2.2.4.1.2 "><p>NE40E-M2</p>
</td>
<td class="cellrowborder" valign="top" width="25%" headers="mcps1.3.1.2.2.4.1.3 "><p>NE40E-M2K-B</p>
</td>
</tr>
<tr><td class="cellrowborder" valign="top" width="60%" headers="mcps1.3.1.2.2.4.1.1 "><p>On 10GE interfaces of a CX68L2XFB subcard, hop-by-hop 1588 frequency synchronization is not supported and must be used together with synchronous Ethernet.</p>
<p>Restrictions on subcards: Do not use these types of subcards to configure hop-by-hop 1588 frequency synchronization. You can use substitute boards to implement PTP frequency synchronization. </p>
<p>Note: CX68L2XFC can replace CX68L2XFB.</p>
<p>Deploying both 1588 and synchronous Ethernet is recommended.</p>
</td>
<td class="cellrowborder" valign="top" width="15%" headers="mcps1.3.1.2.2.4.1.2 "><p>NE40E-M2</p>
</td>
<td class="cellrowborder" valign="top" width="25%" headers="mcps1.3.1.2.2.4.1.3 "><p>NE40E-M2E/NE40E-M2F/NE40E-M2H/NE40E-M2K-B</p>
</td>
</tr>
<tr><td class="cellrowborder" valign="top" width="60%" headers="mcps1.3.1.2.2.4.1.1 "><p>When the 2M ring does not trace the source, the output action ("clock bits { bits0 | bits1 | bits2 } lti-action-2mbps { send-dnu | send-ais }") of the BITS port is valid only when the BITS signal type is set to 2mbps.</p>
</td>
<td class="cellrowborder" valign="top" width="15%" headers="mcps1.3.1.2.2.4.1.2 "><p>NE40E-M2</p>
</td>
<td class="cellrowborder" valign="top" width="25%" headers="mcps1.3.1.2.2.4.1.3 "><p>NE40E-M2E/NE40E-M2F/NE40E-M2H/NE40E-M2K/NE40E-M2K-B</p>
</td>
</tr>
<tr><td class="cellrowborder" valign="top" width="60%" headers="mcps1.3.1.2.2.4.1.1 "><p>The BP51-E 24x1GE subcard does not support synchronous Ethernet. </p>
<p>Involved subcard: ME0D0EFGFE7H. </p>
<p>Frequency synchronization deployment is affected. </p>
<p>You are advised to use synchronous Ethernet subcards instead.</p>
</td>
<td class="cellrowborder" valign="top" width="15%" headers="mcps1.3.1.2.2.4.1.2 "><p>NE40E-M2</p>
</td>
<td class="cellrowborder" valign="top" width="25%" headers="mcps1.3.1.2.2.4.1.3 "><p>NE40E-M2K-B</p>
</td>
</tr>
<tr><td class="cellrowborder" valign="top" width="60%" headers="mcps1.3.1.2.2.4.1.1 "><p>The CX68EEGFAE/CX68EAGFEA/CX68EEGFC in 100M mode does not support synchronous Ethernet or PTP time synchronization. If the 100M mode and clock services are configured at the same time, the hwClockPortNonSupport and hwPtpPortNonSupport alarms are reported. This affects clock/time synchronization deployment.</p>
<p>When planning the clock/time topology, do not deploy the clock/time source on the CX68EEGFAE/CX68EAGFEA/CX68EEGFC subcard in 100M mode. Instead, use the 1000M mode or other Ethernet subcards.</p>
</td>
<td class="cellrowborder" valign="top" width="15%" headers="mcps1.3.1.2.2.4.1.2 "><p>NE40E-M2</p>
</td>
<td class="cellrowborder" valign="top" width="25%" headers="mcps1.3.1.2.2.4.1.3 "><p>NE40E-M2H/NE40E-M2K/NE40E-M2K-B</p>
</td>
</tr>
<tr><td class="cellrowborder" valign="top" width="60%" headers="mcps1.3.1.2.2.4.1.1 "><p>The clock synchronization path does not exceed 20 hops, which affects the clock synchronization performance. It is recommended that the clock source be moved downwards to reduce the number of synchronization hops.</p>
</td>
<td class="cellrowborder" valign="top" width="15%" headers="mcps1.3.1.2.2.4.1.2 "><p>NE40E-M2</p>
</td>
<td class="cellrowborder" valign="top" width="25%" headers="mcps1.3.1.2.2.4.1.3 "><p>NE40E-M2E/NE40E-M2F/NE40E-M2H/NE40E-M2K/NE40E-M2K-B</p>
</td>
</tr>
<tr><td class="cellrowborder" valign="top" width="60%" headers="mcps1.3.1.2.2.4.1.1 "><p>In FlexE mode, if the bound logical interface (client) is faulty, the clock service fails. In this case, a clock source switchover is triggered.</p>
</td>
<td class="cellrowborder" valign="top" width="15%" headers="mcps1.3.1.2.2.4.1.2 "><p>NE40E-M2</p>
</td>
<td class="cellrowborder" valign="top" width="25%" headers="mcps1.3.1.2.2.4.1.3 "><p>NE40E-M2H/NE40E-M2K/NE40E-M2K-B</p>
</td>
</tr>
<tr><td class="cellrowborder" valign="top" width="60%" headers="mcps1.3.1.2.2.4.1.1 "><p>In FlexETH mode, the logical interface groups and clients bound to the upstream and downstream devices must be the same to ensure that bidirectional clock service flows are available. If they are inconsistent, clock services are unavailable and clock/time synchronization is abnormal. </p>
<p>You are advised to properly plan service configurations and ensure that the upstream and downstream logical interfaces are bound to the same group and client.</p>
</td>
<td class="cellrowborder" valign="top" width="15%" headers="mcps1.3.1.2.2.4.1.2 "><p>NE40E-M2</p>
</td>
<td class="cellrowborder" valign="top" width="25%" headers="mcps1.3.1.2.2.4.1.3 "><p>NE40E-M2H/NE40E-M2K/NE40E-M2K-B</p>
</td>
</tr>
<tr><td class="cellrowborder" valign="top" width="60%" headers="mcps1.3.1.2.2.4.1.1 "><p>The MPUP main control board does not meet the performance requirements of the G.8273.2 standard.</p>
<p>Plan services properly.</p>
</td>
<td class="cellrowborder" valign="top" width="15%" headers="mcps1.3.1.2.2.4.1.2 "><p>NE40E-M2</p>
</td>
<td class="cellrowborder" valign="top" width="25%" headers="mcps1.3.1.2.2.4.1.3 "><p>NE40E-M2K-B</p>
</td>
</tr>
<tr><td class="cellrowborder" valign="top" width="60%" headers="mcps1.3.1.2.2.4.1.1 "><p>The P51-E 24x1GE subcard does not support synchronous Ethernet. </p>
<p>Subcards involved: CR5D0EFGFE70/CR5DL2XEFG7E. </p>
<p>Frequency synchronization deployment is affected. It is recommended that synchronous Ethernet subcards be used as substitutes.</p>
</td>
<td class="cellrowborder" valign="top" width="15%" headers="mcps1.3.1.2.2.4.1.2 "><p>NE40E-M2</p>
</td>
<td class="cellrowborder" valign="top" width="25%" headers="mcps1.3.1.2.2.4.1.3 "><p>NE40E-M2K-B</p>
</td>
</tr>
<tr><td class="cellrowborder" valign="top" width="60%" headers="mcps1.3.1.2.2.4.1.1 "><p>In the port extension scenario, the inter-device clock synchronization solution supports only physical-layer clock synchronization and 1588v2 time synchronization.</p>
</td>
<td class="cellrowborder" valign="top" width="15%" headers="mcps1.3.1.2.2.4.1.2 "><p>NE40E-M2</p>
</td>
<td class="cellrowborder" valign="top" width="25%" headers="mcps1.3.1.2.2.4.1.3 "><p>NE40E-M2E/NE40E-M2F/NE40E-M2H/NE40E-M2K/NE40E-M2K-B</p>
</td>
</tr>
<tr><td class="cellrowborder" valign="top" width="60%" headers="mcps1.3.1.2.2.4.1.1 "><p>O/E converters do not support synchronous Ethernet or PTP time synchronization. The frequency/time synchronization performance cannot be met. </p>
<p>When planning the clock/time topology, do not deploy the clock/time source on an interface with an O/E conversion module. Instead, use an optical module or an electrical interface.</p>
</td>
<td class="cellrowborder" valign="top" width="15%" headers="mcps1.3.1.2.2.4.1.2 "><p>NE40E-M2</p>
</td>
<td class="cellrowborder" valign="top" width="25%" headers="mcps1.3.1.2.2.4.1.3 "><p>NE40E-M2E/NE40E-M2F/NE40E-M2H/NE40E-M2K/NE40E-M2K-B</p>
</td>
</tr>
<tr><td class="cellrowborder" valign="top" width="60%" headers="mcps1.3.1.2.2.4.1.1 "><p>Synchronous Ethernet and 1588v2/G.8275.1 cannot be deployed on different subcards of the same interface board. They can be deployed on the same subcard or subcards of different interface boards. When Ethernet synchronization and 1588v2/G.8275.1 are deployed on different subcards of the same interface board, the system preferentially sends the 1588v2/G.8275.1 time source.</p>
</td>
<td class="cellrowborder" valign="top" width="15%" headers="mcps1.3.1.2.2.4.1.2 "><p>NE40E-M2</p>
</td>
<td class="cellrowborder" valign="top" width="25%" headers="mcps1.3.1.2.2.4.1.3 "><p>NE40E-M2K-B</p>
</td>
</tr>
<tr><td class="cellrowborder" valign="top" width="60%" headers="mcps1.3.1.2.2.4.1.1 "><p>A clock bundling group can be configured only on the clock link interfaces of two connected devices, and only one bundling group ID can be configured between two connected devices. Configuring the same bundling group ID for connected devices can automatically prevent loops. If two or more bundling group IDs are configured, you need to perform further configurations to prevent loops.</p>
<p>You are advised to properly plan services. Plan the links between two devices in the same bundling group, and plan the links between different devices in different bundling groups. (For example, in the DTA-DTB-DTC networking, plan all links between DTA and DTB in binding group 1, and plan all links between DTB and DTC in binding group 2.)</p>
</td>
<td class="cellrowborder" valign="top" width="15%" headers="mcps1.3.1.2.2.4.1.2 "><p>NE40E-M2</p>
</td>
<td class="cellrowborder" valign="top" width="25%" headers="mcps1.3.1.2.2.4.1.3 "><p>NE40E-M2E/NE40E-M2F/NE40E-M2H/NE40E-M2K/NE40E-M2K-B</p>
</td>
</tr>
<tr><td class="cellrowborder" valign="top" width="60%" headers="mcps1.3.1.2.2.4.1.1 "><p>During network deployment, ensure that the transmit and receive optical fibers of each member link in a FlexETH group have the same length; otherwise, the clock synchronization performance is affected.</p>
</td>
<td class="cellrowborder" valign="top" width="15%" headers="mcps1.3.1.2.2.4.1.2 "><p>NE40E-M2</p>
</td>
<td class="cellrowborder" valign="top" width="25%" headers="mcps1.3.1.2.2.4.1.3 "><p>NE40E-M2H/NE40E-M2K/NE40E-M2K-B</p>
</td>
</tr>
<tr><td class="cellrowborder" valign="top" width="60%" headers="mcps1.3.1.2.2.4.1.1 "><p>The clock source with an abnormal frequency offset can participate in clock source selection again only when frequency offset detection is enabled and the frequency offset switching function is enabled.</p>
</td>
<td class="cellrowborder" valign="top" width="15%" headers="mcps1.3.1.2.2.4.1.2 "><p>NE40E-M2</p>
</td>
<td class="cellrowborder" valign="top" width="25%" headers="mcps1.3.1.2.2.4.1.3 "><p>NE40E-M2E/NE40E-M2F/NE40E-M2H/NE40E-M2K/NE40E-M2K-B</p>
</td>
</tr>
<tr><td class="cellrowborder" valign="top" width="60%" headers="mcps1.3.1.2.2.4.1.1 "><p>The clock feature can be configured only on some interfaces of the following subcards:</p>
<p>On 2x100G subcards, including CR5D00E2NC61, CR5D00E2NB60, and CR5D00E2NC62, only interface 0 supports the clock feature.</p>
<p>On 5x40GE subcards, including CR5D00E5MF6B, CR5D00E5MF61, and CR5D00E5MF61, only interfaces 0 and 1 support the clock feature.</p>
<p>On 20x10GE subcards, including CR5D00LEXF6B and CR5D00LEXF61, only interfaces 0 to 9 support the clock feature.</p>
</td>
<td class="cellrowborder" valign="top" width="15%" headers="mcps1.3.1.2.2.4.1.2 "><p>NE40E-M2</p>
</td>
<td class="cellrowborder" valign="top" width="25%" headers="mcps1.3.1.2.2.4.1.3 "><p>NE40E-M2E/NE40E-M2F/NE40E-M2H/NE40E-M2K/NE40E-M2K-B</p>
</td>
</tr>
<tr><td class="cellrowborder" valign="top" width="60%" headers="mcps1.3.1.2.2.4.1.1 "><p>The clock feature can be configured only on some interfaces of the following subcards:</p>
<p>On 2x100G subcards, including CR5D00E2NF71, CR5D00E2NF72, CR5D00E2NC78, and CR5D00E2NC79, only interface 0 supports the clock feature.</p>
<p>On 24x10GE subcards, including CR5D00LFXF74, CR5D0LFXFM70, and CR5D00LFXF76, only interfaces 0 to 11 support the clock feature.</p>
<p>On 20x10GE subcards, including CR5D00LEXF74, CR5D0LEXFE72, CR5D0LEXFE71, CR5D0LEXFE70, and CR5D00LEXF73, only interfaces 0 to 9 support the clock feature.</p>
</td>
<td class="cellrowborder" valign="top" width="15%" headers="mcps1.3.1.2.2.4.1.2 "><p>NE40E-M2</p>
</td>
<td class="cellrowborder" valign="top" width="25%" headers="mcps1.3.1.2.2.4.1.3 "><p>NE40E-M2E/NE40E-M2F/NE40E-M2H/NE40E-M2K/NE40E-M2K-B</p>
</td>
</tr>
</tbody>
</table>
</div>
</div>

	</div>


</div>
<div class="footerNavBar clearfix">

<div class="parentlink">
Parent Topic:
<a href="../../../../software/nev8r10_vrpv8r16/user/ne/dc_ne_clock_cfg_0001.html">Physical-Layer Clock Synchronization Configuration
</a>
</div>
<div class="copyrightBottomBar">
Copyright &copy; Huawei Technologies Co., Ltd.</div>
<div class="bottomNavBtn clearfix">
<a href="../../../../software/nev8r10_vrpv8r16/user/ne/dc_ne_clock_cfg_5003.html"><span class="font-st">&lt; </span>Previous topic</a>
<a href="../../../../software/nev8r10_vrpv8r16/user/ne/dc_ne_clock_cfg_5005.html">Next topic<span class="font-st"> &gt;</span></a>
</div>
</div>
</body>
</html>