
QUTMS_SteeringWheel.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004fdc  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002a60  0800516c  0800516c  0001516c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007bcc  08007bcc  000200d0  2**0
                  CONTENTS
  4 .ARM          00000000  08007bcc  08007bcc  000200d0  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007bcc  08007bcc  000200d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007bcc  08007bcc  00017bcc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007bd0  08007bd0  00017bd0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000d0  20000000  08007bd4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000524  200000d0  08007ca4  000200d0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200005f4  08007ca4  000205f4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200d0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f7f9  00000000  00000000  00020100  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002736  00000000  00000000  0002f8f9  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000d58  00000000  00000000  00032030  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_macro  00019797  00000000  00000000  00032d88  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   0000c884  00000000  00000000  0004c51f  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    0009278c  00000000  00000000  00058da3  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007b  00000000  00000000  000eb52f  2**0
                  CONTENTS, READONLY
 19 .debug_ranges 00000bc8  00000000  00000000  000eb5b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_frame  00003774  00000000  00000000  000ec178  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000d0 	.word	0x200000d0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005154 	.word	0x08005154

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000d4 	.word	0x200000d4
 80001cc:	08005154 	.word	0x08005154

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <ili9488_Init>:

#define  LCD_IO_WriteData16_to_2x8(dt)    {LCD_IO_WriteData8((dt) >> 8); LCD_IO_WriteData8(dt); }

//-----------------------------------------------------------------------------
void ili9488_Init(void)
{
 8000270:	b580      	push	{r7, lr}
 8000272:	af00      	add	r7, sp, #0
  if((Is_ili9488_Initialized & ILI9488_LCD_INITIALIZED) == 0)
 8000274:	4b43      	ldr	r3, [pc, #268]	; (8000384 <ili9488_Init+0x114>)
 8000276:	781b      	ldrb	r3, [r3, #0]
 8000278:	f003 0301 	and.w	r3, r3, #1
 800027c:	2b00      	cmp	r3, #0
 800027e:	d115      	bne.n	80002ac <ili9488_Init+0x3c>
  {
    Is_ili9488_Initialized |= ILI9488_LCD_INITIALIZED;
 8000280:	4b40      	ldr	r3, [pc, #256]	; (8000384 <ili9488_Init+0x114>)
 8000282:	781b      	ldrb	r3, [r3, #0]
 8000284:	f043 0301 	orr.w	r3, r3, #1
 8000288:	b2da      	uxtb	r2, r3
 800028a:	4b3e      	ldr	r3, [pc, #248]	; (8000384 <ili9488_Init+0x114>)
 800028c:	701a      	strb	r2, [r3, #0]
    if((Is_ili9488_Initialized & ILI9488_IO_INITIALIZED) == 0)
 800028e:	4b3d      	ldr	r3, [pc, #244]	; (8000384 <ili9488_Init+0x114>)
 8000290:	781b      	ldrb	r3, [r3, #0]
 8000292:	f003 0302 	and.w	r3, r3, #2
 8000296:	2b00      	cmp	r3, #0
 8000298:	d101      	bne.n	800029e <ili9488_Init+0x2e>
      LCD_IO_Init();
 800029a:	f000 fd67 	bl	8000d6c <LCD_IO_Init>
    Is_ili9488_Initialized |= ILI9488_IO_INITIALIZED;
 800029e:	4b39      	ldr	r3, [pc, #228]	; (8000384 <ili9488_Init+0x114>)
 80002a0:	781b      	ldrb	r3, [r3, #0]
 80002a2:	f043 0302 	orr.w	r3, r3, #2
 80002a6:	b2da      	uxtb	r2, r3
 80002a8:	4b36      	ldr	r3, [pc, #216]	; (8000384 <ili9488_Init+0x114>)
 80002aa:	701a      	strb	r2, [r3, #0]
  }

  LCD_Delay(105);
 80002ac:	2069      	movs	r0, #105	; 0x69
 80002ae:	f000 fd39 	bl	8000d24 <LCD_Delay>
  LCD_IO_WriteCmd8(ILI9488_SWRESET);
 80002b2:	2001      	movs	r0, #1
 80002b4:	f000 fe12 	bl	8000edc <LCD_IO_WriteCmd8>
  LCD_Delay(5);
 80002b8:	2005      	movs	r0, #5
 80002ba:	f000 fd33 	bl	8000d24 <LCD_Delay>
  // positive gamma control
  LCD_IO_WriteCmd8MultipleData8(ILI9488_GMCTRP1, (uint8_t *)"\x00\x03\x09\x08\x16\x0A\x3F\x78\x4C\x09\x0A\x08\x16\x1A\x0F", 15);
 80002be:	220f      	movs	r2, #15
 80002c0:	4931      	ldr	r1, [pc, #196]	; (8000388 <ili9488_Init+0x118>)
 80002c2:	20e0      	movs	r0, #224	; 0xe0
 80002c4:	f000 fe74 	bl	8000fb0 <LCD_IO_WriteCmd8MultipleData8>
  // negative gamma control
  LCD_IO_WriteCmd8MultipleData8(ILI9488_GMCTRN1, (uint8_t *)"\x00\x16\x19\x03\x0F\x05\x32\x45\x46\x04\x0E\x0D\x35\x37\x0F", 15);
 80002c8:	220f      	movs	r2, #15
 80002ca:	4930      	ldr	r1, [pc, #192]	; (800038c <ili9488_Init+0x11c>)
 80002cc:	20e1      	movs	r0, #225	; 0xe1
 80002ce:	f000 fe6f 	bl	8000fb0 <LCD_IO_WriteCmd8MultipleData8>
  // Power Control 1 (Vreg1out, Verg2out)
  LCD_IO_WriteCmd8MultipleData8(ILI9488_PWCTR1, (uint8_t *)"\x17\x15", 2);
 80002d2:	2202      	movs	r2, #2
 80002d4:	492e      	ldr	r1, [pc, #184]	; (8000390 <ili9488_Init+0x120>)
 80002d6:	20c0      	movs	r0, #192	; 0xc0
 80002d8:	f000 fe6a 	bl	8000fb0 <LCD_IO_WriteCmd8MultipleData8>
  LCD_Delay(5);
 80002dc:	2005      	movs	r0, #5
 80002de:	f000 fd21 	bl	8000d24 <LCD_Delay>
  // Power Control 2 (VGH,VGL)
  LCD_IO_WriteCmd8(ILI9488_PWCTR2); LCD_IO_WriteData8(0x41);
 80002e2:	20c1      	movs	r0, #193	; 0xc1
 80002e4:	f000 fdfa 	bl	8000edc <LCD_IO_WriteCmd8>
 80002e8:	2041      	movs	r0, #65	; 0x41
 80002ea:	f000 fe17 	bl	8000f1c <LCD_IO_WriteData8>
  LCD_Delay(5);
 80002ee:	2005      	movs	r0, #5
 80002f0:	f000 fd18 	bl	8000d24 <LCD_Delay>
  // Power Control 3 (Vcom)
  LCD_IO_WriteCmd8MultipleData8(ILI9488_VMCTR1, (uint8_t *)"\x00\x12\x80", 3);
 80002f4:	2203      	movs	r2, #3
 80002f6:	4927      	ldr	r1, [pc, #156]	; (8000394 <ili9488_Init+0x124>)
 80002f8:	20c5      	movs	r0, #197	; 0xc5
 80002fa:	f000 fe59 	bl	8000fb0 <LCD_IO_WriteCmd8MultipleData8>
  LCD_Delay(5);
 80002fe:	2005      	movs	r0, #5
 8000300:	f000 fd10 	bl	8000d24 <LCD_Delay>
  #if ILI9488_INTERFACE == 0
  LCD_IO_WriteCmd8(ILI9488_PIXFMT); LCD_IO_WriteData8(0x66); // Interface Pixel Format (24 bit)
 8000304:	203a      	movs	r0, #58	; 0x3a
 8000306:	f000 fde9 	bl	8000edc <LCD_IO_WriteCmd8>
 800030a:	2066      	movs	r0, #102	; 0x66
 800030c:	f000 fe06 	bl	8000f1c <LCD_IO_WriteData8>
  #if LCD_SPI_MODE != 2
  // LCD_IO_WriteCmd8(0xFB); LCD_IO_WriteData8(0x80);
  LCD_IO_WriteCmd8(ILI9488_IMCTR); LCD_IO_WriteData8(0x80); // Interface Mode Control (SDO NOT USE)
  #else
  LCD_IO_WriteCmd8(ILI9488_IMCTR); LCD_IO_WriteData8(0x00); // Interface Mode Control (SDO USE)
 8000310:	20b0      	movs	r0, #176	; 0xb0
 8000312:	f000 fde3 	bl	8000edc <LCD_IO_WriteCmd8>
 8000316:	2000      	movs	r0, #0
 8000318:	f000 fe00 	bl	8000f1c <LCD_IO_WriteData8>
  #endif
  #elif ILI9488_INTERFACE == 1
  LCD_IO_WriteCmd8(ILI9488_PIXFMT); LCD_IO_WriteData8(0x55); // Interface Pixel Format (16 bit)
  #endif
  LCD_IO_WriteCmd8(ILI9488_FRMCTR1); LCD_IO_WriteData8(0xA0); // Frame rate (60Hz)
 800031c:	20b1      	movs	r0, #177	; 0xb1
 800031e:	f000 fddd 	bl	8000edc <LCD_IO_WriteCmd8>
 8000322:	20a0      	movs	r0, #160	; 0xa0
 8000324:	f000 fdfa 	bl	8000f1c <LCD_IO_WriteData8>
  LCD_IO_WriteCmd8(ILI9488_INVCTR); LCD_IO_WriteData8(0x02); // Display Inversion Control (2-dot)
 8000328:	20b4      	movs	r0, #180	; 0xb4
 800032a:	f000 fdd7 	bl	8000edc <LCD_IO_WriteCmd8>
 800032e:	2002      	movs	r0, #2
 8000330:	f000 fdf4 	bl	8000f1c <LCD_IO_WriteData8>
  LCD_IO_WriteCmd8MultipleData8(ILI9488_DFUNCTR, (uint8_t *)"\x02\x02", 2); // Display Function Control RGB/MCU Interface Control
 8000334:	2202      	movs	r2, #2
 8000336:	4918      	ldr	r1, [pc, #96]	; (8000398 <ili9488_Init+0x128>)
 8000338:	20b6      	movs	r0, #182	; 0xb6
 800033a:	f000 fe39 	bl	8000fb0 <LCD_IO_WriteCmd8MultipleData8>
  LCD_IO_WriteCmd8(ILI9488_IMGFUNCT); LCD_IO_WriteData8(0x00); // Set Image Functio (Disable 24 bit data)
 800033e:	20e9      	movs	r0, #233	; 0xe9
 8000340:	f000 fdcc 	bl	8000edc <LCD_IO_WriteCmd8>
 8000344:	2000      	movs	r0, #0
 8000346:	f000 fde9 	bl	8000f1c <LCD_IO_WriteData8>
  LCD_IO_WriteCmd8MultipleData8(ILI9488_ADJCTR3, (uint8_t *)"\xA9\x51\x2C\x82", 4); // Adjust Control (D7 stream, loose)
 800034a:	2204      	movs	r2, #4
 800034c:	4913      	ldr	r1, [pc, #76]	; (800039c <ili9488_Init+0x12c>)
 800034e:	20f7      	movs	r0, #247	; 0xf7
 8000350:	f000 fe2e 	bl	8000fb0 <LCD_IO_WriteCmd8MultipleData8>
  LCD_Delay(5);
 8000354:	2005      	movs	r0, #5
 8000356:	f000 fce5 	bl	8000d24 <LCD_Delay>
  LCD_IO_WriteCmd8(ILI9488_SLPOUT);      // Exit Sleep
 800035a:	2011      	movs	r0, #17
 800035c:	f000 fdbe 	bl	8000edc <LCD_IO_WriteCmd8>
  LCD_Delay(120);
 8000360:	2078      	movs	r0, #120	; 0x78
 8000362:	f000 fcdf 	bl	8000d24 <LCD_Delay>
  LCD_IO_WriteCmd8(ILI9488_DISPON);      // Display on
 8000366:	2029      	movs	r0, #41	; 0x29
 8000368:	f000 fdb8 	bl	8000edc <LCD_IO_WriteCmd8>
  LCD_Delay(5);
 800036c:	2005      	movs	r0, #5
 800036e:	f000 fcd9 	bl	8000d24 <LCD_Delay>
  LCD_IO_WriteCmd8(ILI9488_MADCTL); LCD_IO_WriteData8(ILI9488_MAD_DATA_RIGHT_THEN_DOWN);
 8000372:	2036      	movs	r0, #54	; 0x36
 8000374:	f000 fdb2 	bl	8000edc <LCD_IO_WriteCmd8>
 8000378:	2048      	movs	r0, #72	; 0x48
 800037a:	f000 fdcf 	bl	8000f1c <LCD_IO_WriteData8>
}
 800037e:	bf00      	nop
 8000380:	bd80      	pop	{r7, pc}
 8000382:	bf00      	nop
 8000384:	200000ec 	.word	0x200000ec
 8000388:	0800516c 	.word	0x0800516c
 800038c:	0800517c 	.word	0x0800517c
 8000390:	0800518c 	.word	0x0800518c
 8000394:	08005190 	.word	0x08005190
 8000398:	08005194 	.word	0x08005194
 800039c:	08005198 	.word	0x08005198

080003a0 <ili9488_DisplayOn>:
  * @brief  Enables the Display.
  * @param  None
  * @retval None
  */
void ili9488_DisplayOn(void)
{
 80003a0:	b580      	push	{r7, lr}
 80003a2:	af00      	add	r7, sp, #0
  ILI9488_LCDMUTEX_PUSH();
  LCD_IO_WriteCmd8(ILI9488_SLPOUT);      // Display on
 80003a4:	2011      	movs	r0, #17
 80003a6:	f000 fd99 	bl	8000edc <LCD_IO_WriteCmd8>
  LCD_IO_Bl_OnOff(1);
 80003aa:	2001      	movs	r0, #1
 80003ac:	f000 fcc6 	bl	8000d3c <LCD_IO_Bl_OnOff>
  ILI9488_LCDMUTEX_POP();
}
 80003b0:	bf00      	nop
 80003b2:	bd80      	pop	{r7, pc}

080003b4 <ili9488_DisplayOff>:
  * @brief  Disables the Display.
  * @param  None
  * @retval None
  */
void ili9488_DisplayOff(void)
{
 80003b4:	b580      	push	{r7, lr}
 80003b6:	af00      	add	r7, sp, #0
  ILI9488_LCDMUTEX_PUSH();
  LCD_IO_WriteCmd8(ILI9488_SLPIN);       // Display off
 80003b8:	2010      	movs	r0, #16
 80003ba:	f000 fd8f 	bl	8000edc <LCD_IO_WriteCmd8>
  LCD_IO_Bl_OnOff(0);
 80003be:	2000      	movs	r0, #0
 80003c0:	f000 fcbc 	bl	8000d3c <LCD_IO_Bl_OnOff>
  ILI9488_LCDMUTEX_POP();
}
 80003c4:	bf00      	nop
 80003c6:	bd80      	pop	{r7, pc}

080003c8 <ili9488_GetLcdPixelWidth>:
  * @brief  Get the LCD pixel Width.
  * @param  None
  * @retval The Lcd Pixel Width
  */
uint16_t ili9488_GetLcdPixelWidth(void)
{
 80003c8:	b480      	push	{r7}
 80003ca:	af00      	add	r7, sp, #0
  return ILI9488_MAX_X + 1;
 80003cc:	f44f 73a0 	mov.w	r3, #320	; 0x140
}
 80003d0:	4618      	mov	r0, r3
 80003d2:	46bd      	mov	sp, r7
 80003d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003d8:	4770      	bx	lr

080003da <ili9488_GetLcdPixelHeight>:
  * @brief  Get the LCD pixel Height.
  * @param  None
  * @retval The Lcd Pixel Height
  */
uint16_t ili9488_GetLcdPixelHeight(void)
{
 80003da:	b480      	push	{r7}
 80003dc:	af00      	add	r7, sp, #0
  return ILI9488_MAX_Y + 1;
 80003de:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
}
 80003e2:	4618      	mov	r0, r3
 80003e4:	46bd      	mov	sp, r7
 80003e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003ea:	4770      	bx	lr

080003ec <ili9488_ReadID>:
  * @brief  Get the ILI9488 ID.
  * @param  None
  * @retval The ILI9488 ID
  */
uint16_t ili9488_ReadID(void)
{
 80003ec:	b580      	push	{r7, lr}
 80003ee:	b082      	sub	sp, #8
 80003f0:	af00      	add	r7, sp, #0
  uint32_t id = 0;
 80003f2:	2300      	movs	r3, #0
 80003f4:	607b      	str	r3, [r7, #4]
  ILI9488_LCDMUTEX_PUSH();

  if(Is_ili9488_Initialized == 0)
 80003f6:	4b0d      	ldr	r3, [pc, #52]	; (800042c <ili9488_ReadID+0x40>)
 80003f8:	781b      	ldrb	r3, [r3, #0]
 80003fa:	2b00      	cmp	r3, #0
 80003fc:	d101      	bne.n	8000402 <ili9488_ReadID+0x16>
  {
    ili9488_Init();
 80003fe:	f7ff ff37 	bl	8000270 <ili9488_Init>
  }

  #if ILI9488_INTERFACE == 0
  LCD_IO_ReadCmd8MultipleData8(0x04, (uint8_t *)&id, 3, 0);
 8000402:	1d39      	adds	r1, r7, #4
 8000404:	2300      	movs	r3, #0
 8000406:	2203      	movs	r2, #3
 8000408:	2004      	movs	r0, #4
 800040a:	f000 fe1b 	bl	8001044 <LCD_IO_ReadCmd8MultipleData8>
  id <<= 1;
 800040e:	687b      	ldr	r3, [r7, #4]
 8000410:	005b      	lsls	r3, r3, #1
 8000412:	607b      	str	r3, [r7, #4]
  #endif
  // printf("ID:%08X\r\n", (unsigned int)id);

  ILI9488_LCDMUTEX_POP();

  if(id == 0x00668054)
 8000414:	687b      	ldr	r3, [r7, #4]
 8000416:	4a06      	ldr	r2, [pc, #24]	; (8000430 <ili9488_ReadID+0x44>)
 8000418:	4293      	cmp	r3, r2
 800041a:	d102      	bne.n	8000422 <ili9488_ReadID+0x36>
    return 0x9488;
 800041c:	f249 4388 	movw	r3, #38024	; 0x9488
 8000420:	e000      	b.n	8000424 <ili9488_ReadID+0x38>
  return 0;
 8000422:	2300      	movs	r3, #0
}
 8000424:	4618      	mov	r0, r3
 8000426:	3708      	adds	r7, #8
 8000428:	46bd      	mov	sp, r7
 800042a:	bd80      	pop	{r7, pc}
 800042c:	200000ec 	.word	0x200000ec
 8000430:	00668054 	.word	0x00668054

08000434 <ili9488_SetCursor>:
  * @param  Xpos: specifies the X position.
  * @param  Ypos: specifies the Y position.
  * @retval None
  */
void ili9488_SetCursor(uint16_t Xpos, uint16_t Ypos)
{
 8000434:	b580      	push	{r7, lr}
 8000436:	b082      	sub	sp, #8
 8000438:	af00      	add	r7, sp, #0
 800043a:	4603      	mov	r3, r0
 800043c:	460a      	mov	r2, r1
 800043e:	80fb      	strh	r3, [r7, #6]
 8000440:	4613      	mov	r3, r2
 8000442:	80bb      	strh	r3, [r7, #4]
  ILI9488_LCDMUTEX_PUSH();
  ILI9488_SETCURSOR(Xpos, Ypos);
 8000444:	202a      	movs	r0, #42	; 0x2a
 8000446:	f000 fd49 	bl	8000edc <LCD_IO_WriteCmd8>
 800044a:	88fb      	ldrh	r3, [r7, #6]
 800044c:	0a1b      	lsrs	r3, r3, #8
 800044e:	b29b      	uxth	r3, r3
 8000450:	b2db      	uxtb	r3, r3
 8000452:	4618      	mov	r0, r3
 8000454:	f000 fd62 	bl	8000f1c <LCD_IO_WriteData8>
 8000458:	88fb      	ldrh	r3, [r7, #6]
 800045a:	b2db      	uxtb	r3, r3
 800045c:	4618      	mov	r0, r3
 800045e:	f000 fd5d 	bl	8000f1c <LCD_IO_WriteData8>
 8000462:	88fb      	ldrh	r3, [r7, #6]
 8000464:	0a1b      	lsrs	r3, r3, #8
 8000466:	b29b      	uxth	r3, r3
 8000468:	b2db      	uxtb	r3, r3
 800046a:	4618      	mov	r0, r3
 800046c:	f000 fd56 	bl	8000f1c <LCD_IO_WriteData8>
 8000470:	88fb      	ldrh	r3, [r7, #6]
 8000472:	b2db      	uxtb	r3, r3
 8000474:	4618      	mov	r0, r3
 8000476:	f000 fd51 	bl	8000f1c <LCD_IO_WriteData8>
 800047a:	202b      	movs	r0, #43	; 0x2b
 800047c:	f000 fd2e 	bl	8000edc <LCD_IO_WriteCmd8>
 8000480:	88bb      	ldrh	r3, [r7, #4]
 8000482:	0a1b      	lsrs	r3, r3, #8
 8000484:	b29b      	uxth	r3, r3
 8000486:	b2db      	uxtb	r3, r3
 8000488:	4618      	mov	r0, r3
 800048a:	f000 fd47 	bl	8000f1c <LCD_IO_WriteData8>
 800048e:	88bb      	ldrh	r3, [r7, #4]
 8000490:	b2db      	uxtb	r3, r3
 8000492:	4618      	mov	r0, r3
 8000494:	f000 fd42 	bl	8000f1c <LCD_IO_WriteData8>
 8000498:	88bb      	ldrh	r3, [r7, #4]
 800049a:	0a1b      	lsrs	r3, r3, #8
 800049c:	b29b      	uxth	r3, r3
 800049e:	b2db      	uxtb	r3, r3
 80004a0:	4618      	mov	r0, r3
 80004a2:	f000 fd3b 	bl	8000f1c <LCD_IO_WriteData8>
 80004a6:	88bb      	ldrh	r3, [r7, #4]
 80004a8:	b2db      	uxtb	r3, r3
 80004aa:	4618      	mov	r0, r3
 80004ac:	f000 fd36 	bl	8000f1c <LCD_IO_WriteData8>
  ILI9488_LCDMUTEX_POP();
}
 80004b0:	bf00      	nop
 80004b2:	3708      	adds	r7, #8
 80004b4:	46bd      	mov	sp, r7
 80004b6:	bd80      	pop	{r7, pc}

080004b8 <ili9488_write16to24>:

/* The SPI mode not capable the 16bpp mode -> convert to 24bpp */
#if ILI9488_INTERFACE == 0
extern inline void ili9488_write16to24(uint16_t RGBCode);
inline void ili9488_write16to24(uint16_t RGBCode)
{
 80004b8:	b580      	push	{r7, lr}
 80004ba:	b082      	sub	sp, #8
 80004bc:	af00      	add	r7, sp, #0
 80004be:	4603      	mov	r3, r0
 80004c0:	80fb      	strh	r3, [r7, #6]
  LCD_IO_WriteData8((RGBCode & 0xF800) >> 8);
 80004c2:	88fb      	ldrh	r3, [r7, #6]
 80004c4:	121b      	asrs	r3, r3, #8
 80004c6:	b2db      	uxtb	r3, r3
 80004c8:	f023 0307 	bic.w	r3, r3, #7
 80004cc:	b2db      	uxtb	r3, r3
 80004ce:	4618      	mov	r0, r3
 80004d0:	f000 fd24 	bl	8000f1c <LCD_IO_WriteData8>
  LCD_IO_WriteData8((RGBCode & 0x07E0) >> 3);
 80004d4:	88fb      	ldrh	r3, [r7, #6]
 80004d6:	10db      	asrs	r3, r3, #3
 80004d8:	b2db      	uxtb	r3, r3
 80004da:	f023 0303 	bic.w	r3, r3, #3
 80004de:	b2db      	uxtb	r3, r3
 80004e0:	4618      	mov	r0, r3
 80004e2:	f000 fd1b 	bl	8000f1c <LCD_IO_WriteData8>
  LCD_IO_WriteData8((RGBCode & 0x001F) << 3);
 80004e6:	88fb      	ldrh	r3, [r7, #6]
 80004e8:	00db      	lsls	r3, r3, #3
 80004ea:	b2db      	uxtb	r3, r3
 80004ec:	4618      	mov	r0, r3
 80004ee:	f000 fd15 	bl	8000f1c <LCD_IO_WriteData8>
}
 80004f2:	bf00      	nop
 80004f4:	3708      	adds	r7, #8
 80004f6:	46bd      	mov	sp, r7
 80004f8:	bd80      	pop	{r7, pc}

080004fa <ili9488_WritePixel>:
  * @param  Ypos: specifies the Y position.
  * @param  RGBCode: the RGB pixel color
  * @retval None
  */
void ili9488_WritePixel(uint16_t Xpos, uint16_t Ypos, uint16_t RGBCode)
{
 80004fa:	b580      	push	{r7, lr}
 80004fc:	b082      	sub	sp, #8
 80004fe:	af00      	add	r7, sp, #0
 8000500:	4603      	mov	r3, r0
 8000502:	80fb      	strh	r3, [r7, #6]
 8000504:	460b      	mov	r3, r1
 8000506:	80bb      	strh	r3, [r7, #4]
 8000508:	4613      	mov	r3, r2
 800050a:	807b      	strh	r3, [r7, #2]
  ILI9488_LCDMUTEX_PUSH();
  ILI9488_SETCURSOR(Xpos, Ypos);
 800050c:	202a      	movs	r0, #42	; 0x2a
 800050e:	f000 fce5 	bl	8000edc <LCD_IO_WriteCmd8>
 8000512:	88fb      	ldrh	r3, [r7, #6]
 8000514:	0a1b      	lsrs	r3, r3, #8
 8000516:	b29b      	uxth	r3, r3
 8000518:	b2db      	uxtb	r3, r3
 800051a:	4618      	mov	r0, r3
 800051c:	f000 fcfe 	bl	8000f1c <LCD_IO_WriteData8>
 8000520:	88fb      	ldrh	r3, [r7, #6]
 8000522:	b2db      	uxtb	r3, r3
 8000524:	4618      	mov	r0, r3
 8000526:	f000 fcf9 	bl	8000f1c <LCD_IO_WriteData8>
 800052a:	88fb      	ldrh	r3, [r7, #6]
 800052c:	0a1b      	lsrs	r3, r3, #8
 800052e:	b29b      	uxth	r3, r3
 8000530:	b2db      	uxtb	r3, r3
 8000532:	4618      	mov	r0, r3
 8000534:	f000 fcf2 	bl	8000f1c <LCD_IO_WriteData8>
 8000538:	88fb      	ldrh	r3, [r7, #6]
 800053a:	b2db      	uxtb	r3, r3
 800053c:	4618      	mov	r0, r3
 800053e:	f000 fced 	bl	8000f1c <LCD_IO_WriteData8>
 8000542:	202b      	movs	r0, #43	; 0x2b
 8000544:	f000 fcca 	bl	8000edc <LCD_IO_WriteCmd8>
 8000548:	88bb      	ldrh	r3, [r7, #4]
 800054a:	0a1b      	lsrs	r3, r3, #8
 800054c:	b29b      	uxth	r3, r3
 800054e:	b2db      	uxtb	r3, r3
 8000550:	4618      	mov	r0, r3
 8000552:	f000 fce3 	bl	8000f1c <LCD_IO_WriteData8>
 8000556:	88bb      	ldrh	r3, [r7, #4]
 8000558:	b2db      	uxtb	r3, r3
 800055a:	4618      	mov	r0, r3
 800055c:	f000 fcde 	bl	8000f1c <LCD_IO_WriteData8>
 8000560:	88bb      	ldrh	r3, [r7, #4]
 8000562:	0a1b      	lsrs	r3, r3, #8
 8000564:	b29b      	uxth	r3, r3
 8000566:	b2db      	uxtb	r3, r3
 8000568:	4618      	mov	r0, r3
 800056a:	f000 fcd7 	bl	8000f1c <LCD_IO_WriteData8>
 800056e:	88bb      	ldrh	r3, [r7, #4]
 8000570:	b2db      	uxtb	r3, r3
 8000572:	4618      	mov	r0, r3
 8000574:	f000 fcd2 	bl	8000f1c <LCD_IO_WriteData8>
  #if ILI9488_INTERFACE == 0
  LCD_IO_WriteCmd8(ILI9488_RAMWR);
 8000578:	202c      	movs	r0, #44	; 0x2c
 800057a:	f000 fcaf 	bl	8000edc <LCD_IO_WriteCmd8>
  ili9488_write16to24(RGBCode);
 800057e:	887b      	ldrh	r3, [r7, #2]
 8000580:	4618      	mov	r0, r3
 8000582:	f7ff ff99 	bl	80004b8 <ili9488_write16to24>
  #elif ILI9488_INTERFACE == 1
  LCD_IO_WriteCmd8(ILI9488_RAMWR); LCD_IO_WriteData16(RGBCode);
  #endif
  ILI9488_LCDMUTEX_POP();
}
 8000586:	bf00      	nop
 8000588:	3708      	adds	r7, #8
 800058a:	46bd      	mov	sp, r7
 800058c:	bd80      	pop	{r7, pc}

0800058e <ili9488_ReadPixel>:
  * @brief  Read pixel.
  * @param  None
  * @retval the RGB pixel color
  */
uint16_t ili9488_ReadPixel(uint16_t Xpos, uint16_t Ypos)
{
 800058e:	b580      	push	{r7, lr}
 8000590:	b084      	sub	sp, #16
 8000592:	af00      	add	r7, sp, #0
 8000594:	4603      	mov	r3, r0
 8000596:	460a      	mov	r2, r1
 8000598:	80fb      	strh	r3, [r7, #6]
 800059a:	4613      	mov	r3, r2
 800059c:	80bb      	strh	r3, [r7, #4]
  uint16_t ret;
  ILI9488_LCDMUTEX_PUSH();
  ILI9488_SETCURSOR(Xpos, Ypos);
 800059e:	202a      	movs	r0, #42	; 0x2a
 80005a0:	f000 fc9c 	bl	8000edc <LCD_IO_WriteCmd8>
 80005a4:	88fb      	ldrh	r3, [r7, #6]
 80005a6:	0a1b      	lsrs	r3, r3, #8
 80005a8:	b29b      	uxth	r3, r3
 80005aa:	b2db      	uxtb	r3, r3
 80005ac:	4618      	mov	r0, r3
 80005ae:	f000 fcb5 	bl	8000f1c <LCD_IO_WriteData8>
 80005b2:	88fb      	ldrh	r3, [r7, #6]
 80005b4:	b2db      	uxtb	r3, r3
 80005b6:	4618      	mov	r0, r3
 80005b8:	f000 fcb0 	bl	8000f1c <LCD_IO_WriteData8>
 80005bc:	88fb      	ldrh	r3, [r7, #6]
 80005be:	0a1b      	lsrs	r3, r3, #8
 80005c0:	b29b      	uxth	r3, r3
 80005c2:	b2db      	uxtb	r3, r3
 80005c4:	4618      	mov	r0, r3
 80005c6:	f000 fca9 	bl	8000f1c <LCD_IO_WriteData8>
 80005ca:	88fb      	ldrh	r3, [r7, #6]
 80005cc:	b2db      	uxtb	r3, r3
 80005ce:	4618      	mov	r0, r3
 80005d0:	f000 fca4 	bl	8000f1c <LCD_IO_WriteData8>
 80005d4:	202b      	movs	r0, #43	; 0x2b
 80005d6:	f000 fc81 	bl	8000edc <LCD_IO_WriteCmd8>
 80005da:	88bb      	ldrh	r3, [r7, #4]
 80005dc:	0a1b      	lsrs	r3, r3, #8
 80005de:	b29b      	uxth	r3, r3
 80005e0:	b2db      	uxtb	r3, r3
 80005e2:	4618      	mov	r0, r3
 80005e4:	f000 fc9a 	bl	8000f1c <LCD_IO_WriteData8>
 80005e8:	88bb      	ldrh	r3, [r7, #4]
 80005ea:	b2db      	uxtb	r3, r3
 80005ec:	4618      	mov	r0, r3
 80005ee:	f000 fc95 	bl	8000f1c <LCD_IO_WriteData8>
 80005f2:	88bb      	ldrh	r3, [r7, #4]
 80005f4:	0a1b      	lsrs	r3, r3, #8
 80005f6:	b29b      	uxth	r3, r3
 80005f8:	b2db      	uxtb	r3, r3
 80005fa:	4618      	mov	r0, r3
 80005fc:	f000 fc8e 	bl	8000f1c <LCD_IO_WriteData8>
 8000600:	88bb      	ldrh	r3, [r7, #4]
 8000602:	b2db      	uxtb	r3, r3
 8000604:	4618      	mov	r0, r3
 8000606:	f000 fc89 	bl	8000f1c <LCD_IO_WriteData8>
  #if ILI9488_INTERFACE == 0
  LCD_IO_ReadCmd8MultipleData24to16(ILI9488_RAMRD, &ret, 1, 1);
 800060a:	f107 010e 	add.w	r1, r7, #14
 800060e:	2301      	movs	r3, #1
 8000610:	2201      	movs	r2, #1
 8000612:	202e      	movs	r0, #46	; 0x2e
 8000614:	f000 fd3e 	bl	8001094 <LCD_IO_ReadCmd8MultipleData24to16>
  #elif ILI9488_INTERFACE == 1
  LCD_IO_ReadCmd8MultipleData16(ILI9488_RAMRD, &ret, 1, 1);
  #endif
  ILI9488_LCDMUTEX_POP();
  return ret;
 8000618:	89fb      	ldrh	r3, [r7, #14]
}
 800061a:	4618      	mov	r0, r3
 800061c:	3710      	adds	r7, #16
 800061e:	46bd      	mov	sp, r7
 8000620:	bd80      	pop	{r7, pc}
	...

08000624 <ili9488_SetDisplayWindow>:
  * @param  Height: display window height.
  * @param  Width:  display window width.
  * @retval None
  */
void ili9488_SetDisplayWindow(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 8000624:	b590      	push	{r4, r7, lr}
 8000626:	b083      	sub	sp, #12
 8000628:	af00      	add	r7, sp, #0
 800062a:	4604      	mov	r4, r0
 800062c:	4608      	mov	r0, r1
 800062e:	4611      	mov	r1, r2
 8000630:	461a      	mov	r2, r3
 8000632:	4623      	mov	r3, r4
 8000634:	80fb      	strh	r3, [r7, #6]
 8000636:	4603      	mov	r3, r0
 8000638:	80bb      	strh	r3, [r7, #4]
 800063a:	460b      	mov	r3, r1
 800063c:	807b      	strh	r3, [r7, #2]
 800063e:	4613      	mov	r3, r2
 8000640:	803b      	strh	r3, [r7, #0]
  ILI9488_LCDMUTEX_PUSH();

  #if ILI9488_INTERFACE == 0
  yStart = Ypos; yEnd = Ypos + Height - 1;
 8000642:	4a2a      	ldr	r2, [pc, #168]	; (80006ec <ili9488_SetDisplayWindow+0xc8>)
 8000644:	88bb      	ldrh	r3, [r7, #4]
 8000646:	8013      	strh	r3, [r2, #0]
 8000648:	88ba      	ldrh	r2, [r7, #4]
 800064a:	883b      	ldrh	r3, [r7, #0]
 800064c:	4413      	add	r3, r2
 800064e:	b29b      	uxth	r3, r3
 8000650:	3b01      	subs	r3, #1
 8000652:	b29a      	uxth	r2, r3
 8000654:	4b26      	ldr	r3, [pc, #152]	; (80006f0 <ili9488_SetDisplayWindow+0xcc>)
 8000656:	801a      	strh	r2, [r3, #0]
  LCD_IO_WriteCmd8(ILI9488_CASET); LCD_IO_WriteData16_to_2x8(Xpos); LCD_IO_WriteData16_to_2x8(Xpos + Width - 1);
 8000658:	202a      	movs	r0, #42	; 0x2a
 800065a:	f000 fc3f 	bl	8000edc <LCD_IO_WriteCmd8>
 800065e:	88fb      	ldrh	r3, [r7, #6]
 8000660:	0a1b      	lsrs	r3, r3, #8
 8000662:	b29b      	uxth	r3, r3
 8000664:	b2db      	uxtb	r3, r3
 8000666:	4618      	mov	r0, r3
 8000668:	f000 fc58 	bl	8000f1c <LCD_IO_WriteData8>
 800066c:	88fb      	ldrh	r3, [r7, #6]
 800066e:	b2db      	uxtb	r3, r3
 8000670:	4618      	mov	r0, r3
 8000672:	f000 fc53 	bl	8000f1c <LCD_IO_WriteData8>
 8000676:	88fa      	ldrh	r2, [r7, #6]
 8000678:	887b      	ldrh	r3, [r7, #2]
 800067a:	4413      	add	r3, r2
 800067c:	3b01      	subs	r3, #1
 800067e:	121b      	asrs	r3, r3, #8
 8000680:	b2db      	uxtb	r3, r3
 8000682:	4618      	mov	r0, r3
 8000684:	f000 fc4a 	bl	8000f1c <LCD_IO_WriteData8>
 8000688:	88fb      	ldrh	r3, [r7, #6]
 800068a:	b2da      	uxtb	r2, r3
 800068c:	887b      	ldrh	r3, [r7, #2]
 800068e:	b2db      	uxtb	r3, r3
 8000690:	4413      	add	r3, r2
 8000692:	b2db      	uxtb	r3, r3
 8000694:	3b01      	subs	r3, #1
 8000696:	b2db      	uxtb	r3, r3
 8000698:	4618      	mov	r0, r3
 800069a:	f000 fc3f 	bl	8000f1c <LCD_IO_WriteData8>
  LCD_IO_WriteCmd8(ILI9488_PASET); LCD_IO_WriteData16_to_2x8(Ypos); LCD_IO_WriteData16_to_2x8(Ypos + Height - 1);
 800069e:	202b      	movs	r0, #43	; 0x2b
 80006a0:	f000 fc1c 	bl	8000edc <LCD_IO_WriteCmd8>
 80006a4:	88bb      	ldrh	r3, [r7, #4]
 80006a6:	0a1b      	lsrs	r3, r3, #8
 80006a8:	b29b      	uxth	r3, r3
 80006aa:	b2db      	uxtb	r3, r3
 80006ac:	4618      	mov	r0, r3
 80006ae:	f000 fc35 	bl	8000f1c <LCD_IO_WriteData8>
 80006b2:	88bb      	ldrh	r3, [r7, #4]
 80006b4:	b2db      	uxtb	r3, r3
 80006b6:	4618      	mov	r0, r3
 80006b8:	f000 fc30 	bl	8000f1c <LCD_IO_WriteData8>
 80006bc:	88ba      	ldrh	r2, [r7, #4]
 80006be:	883b      	ldrh	r3, [r7, #0]
 80006c0:	4413      	add	r3, r2
 80006c2:	3b01      	subs	r3, #1
 80006c4:	121b      	asrs	r3, r3, #8
 80006c6:	b2db      	uxtb	r3, r3
 80006c8:	4618      	mov	r0, r3
 80006ca:	f000 fc27 	bl	8000f1c <LCD_IO_WriteData8>
 80006ce:	88bb      	ldrh	r3, [r7, #4]
 80006d0:	b2da      	uxtb	r2, r3
 80006d2:	883b      	ldrh	r3, [r7, #0]
 80006d4:	b2db      	uxtb	r3, r3
 80006d6:	4413      	add	r3, r2
 80006d8:	b2db      	uxtb	r3, r3
 80006da:	3b01      	subs	r3, #1
 80006dc:	b2db      	uxtb	r3, r3
 80006de:	4618      	mov	r0, r3
 80006e0:	f000 fc1c 	bl	8000f1c <LCD_IO_WriteData8>
  LCD_IO_WriteCmd8(ILI9488_PASET); LCD_IO_WriteData16_to_2x8(ILI9488_LCD_PIXEL_WIDTH - Height - Ypos); LCD_IO_WriteData16_to_2x8(ILI9488_LCD_PIXEL_WIDTH - 1 - Ypos);
  #endif
  #endif

  ILI9488_LCDMUTEX_POP();
}
 80006e4:	bf00      	nop
 80006e6:	370c      	adds	r7, #12
 80006e8:	46bd      	mov	sp, r7
 80006ea:	bd90      	pop	{r4, r7, pc}
 80006ec:	200000ee 	.word	0x200000ee
 80006f0:	200000f0 	.word	0x200000f0

080006f4 <ili9488_DrawHLine>:
  * @param  Ypos:     specifies the Y position.
  * @param  Length:   specifies the Line length.
  * @retval None
  */
void ili9488_DrawHLine(uint16_t RGBCode, uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 80006f4:	b590      	push	{r4, r7, lr}
 80006f6:	b085      	sub	sp, #20
 80006f8:	af02      	add	r7, sp, #8
 80006fa:	4604      	mov	r4, r0
 80006fc:	4608      	mov	r0, r1
 80006fe:	4611      	mov	r1, r2
 8000700:	461a      	mov	r2, r3
 8000702:	4623      	mov	r3, r4
 8000704:	80fb      	strh	r3, [r7, #6]
 8000706:	4603      	mov	r3, r0
 8000708:	80bb      	strh	r3, [r7, #4]
 800070a:	460b      	mov	r3, r1
 800070c:	807b      	strh	r3, [r7, #2]
 800070e:	4613      	mov	r3, r2
 8000710:	803b      	strh	r3, [r7, #0]
  ili9488_FillRect(Xpos, Ypos, Length, 1, RGBCode);
 8000712:	883a      	ldrh	r2, [r7, #0]
 8000714:	8879      	ldrh	r1, [r7, #2]
 8000716:	88b8      	ldrh	r0, [r7, #4]
 8000718:	88fb      	ldrh	r3, [r7, #6]
 800071a:	9300      	str	r3, [sp, #0]
 800071c:	2301      	movs	r3, #1
 800071e:	f000 f820 	bl	8000762 <ili9488_FillRect>
}
 8000722:	bf00      	nop
 8000724:	370c      	adds	r7, #12
 8000726:	46bd      	mov	sp, r7
 8000728:	bd90      	pop	{r4, r7, pc}

0800072a <ili9488_DrawVLine>:
  * @param  Ypos:     specifies the Y position.
  * @param  Length:   specifies the Line length.
  * @retval None
  */
void ili9488_DrawVLine(uint16_t RGBCode, uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 800072a:	b590      	push	{r4, r7, lr}
 800072c:	b085      	sub	sp, #20
 800072e:	af02      	add	r7, sp, #8
 8000730:	4604      	mov	r4, r0
 8000732:	4608      	mov	r0, r1
 8000734:	4611      	mov	r1, r2
 8000736:	461a      	mov	r2, r3
 8000738:	4623      	mov	r3, r4
 800073a:	80fb      	strh	r3, [r7, #6]
 800073c:	4603      	mov	r3, r0
 800073e:	80bb      	strh	r3, [r7, #4]
 8000740:	460b      	mov	r3, r1
 8000742:	807b      	strh	r3, [r7, #2]
 8000744:	4613      	mov	r3, r2
 8000746:	803b      	strh	r3, [r7, #0]
  ili9488_FillRect(Xpos, Ypos, 1, Length, RGBCode);
 8000748:	883a      	ldrh	r2, [r7, #0]
 800074a:	8879      	ldrh	r1, [r7, #2]
 800074c:	88b8      	ldrh	r0, [r7, #4]
 800074e:	88fb      	ldrh	r3, [r7, #6]
 8000750:	9300      	str	r3, [sp, #0]
 8000752:	4613      	mov	r3, r2
 8000754:	2201      	movs	r2, #1
 8000756:	f000 f804 	bl	8000762 <ili9488_FillRect>
}
 800075a:	bf00      	nop
 800075c:	370c      	adds	r7, #12
 800075e:	46bd      	mov	sp, r7
 8000760:	bd90      	pop	{r4, r7, pc}

08000762 <ili9488_FillRect>:
  * @param  Ysize:    specifies the Y size
  * @param  RGBCode:  specifies the RGB color
  * @retval None
  */
void ili9488_FillRect(uint16_t Xpos, uint16_t Ypos, uint16_t Xsize, uint16_t Ysize, uint16_t RGBCode)
{
 8000762:	b590      	push	{r4, r7, lr}
 8000764:	b085      	sub	sp, #20
 8000766:	af00      	add	r7, sp, #0
 8000768:	4604      	mov	r4, r0
 800076a:	4608      	mov	r0, r1
 800076c:	4611      	mov	r1, r2
 800076e:	461a      	mov	r2, r3
 8000770:	4623      	mov	r3, r4
 8000772:	80fb      	strh	r3, [r7, #6]
 8000774:	4603      	mov	r3, r0
 8000776:	80bb      	strh	r3, [r7, #4]
 8000778:	460b      	mov	r3, r1
 800077a:	807b      	strh	r3, [r7, #2]
 800077c:	4613      	mov	r3, r2
 800077e:	803b      	strh	r3, [r7, #0]
  ILI9488_LCDMUTEX_PUSH();
  ili9488_SetDisplayWindow(Xpos, Ypos, Xsize, Ysize);
 8000780:	883b      	ldrh	r3, [r7, #0]
 8000782:	887a      	ldrh	r2, [r7, #2]
 8000784:	88b9      	ldrh	r1, [r7, #4]
 8000786:	88f8      	ldrh	r0, [r7, #6]
 8000788:	f7ff ff4c 	bl	8000624 <ili9488_SetDisplayWindow>
  #if ILI9488_INTERFACE == 0
  LCD_IO_WriteCmd8(ILI9488_RAMWR);
 800078c:	202c      	movs	r0, #44	; 0x2c
 800078e:	f000 fba5 	bl	8000edc <LCD_IO_WriteCmd8>
  uint32_t XYsize = Xsize * Ysize;
 8000792:	887b      	ldrh	r3, [r7, #2]
 8000794:	883a      	ldrh	r2, [r7, #0]
 8000796:	fb02 f303 	mul.w	r3, r2, r3
 800079a:	60fb      	str	r3, [r7, #12]
  while(XYsize--)
 800079c:	e003      	b.n	80007a6 <ili9488_FillRect+0x44>
    ili9488_write16to24(RGBCode);
 800079e:	8c3b      	ldrh	r3, [r7, #32]
 80007a0:	4618      	mov	r0, r3
 80007a2:	f7ff fe89 	bl	80004b8 <ili9488_write16to24>
  while(XYsize--)
 80007a6:	68fb      	ldr	r3, [r7, #12]
 80007a8:	1e5a      	subs	r2, r3, #1
 80007aa:	60fa      	str	r2, [r7, #12]
 80007ac:	2b00      	cmp	r3, #0
 80007ae:	d1f6      	bne.n	800079e <ili9488_FillRect+0x3c>
  #elif ILI9488_INTERFACE == 1
  LCD_IO_WriteCmd8DataFill16(ILI9488_RAMWR, RGBCode, Xsize * Ysize);
  #endif
  ILI9488_LCDMUTEX_POP();
}
 80007b0:	bf00      	nop
 80007b2:	3714      	adds	r7, #20
 80007b4:	46bd      	mov	sp, r7
 80007b6:	bd90      	pop	{r4, r7, pc}

080007b8 <ili9488_DrawBitmap>:
  * @param  Ypos:  Bmp Y position in the LCD
  * @retval None
  * @brief  Draw direction: right then up
  */
void ili9488_DrawBitmap(uint16_t Xpos, uint16_t Ypos, uint8_t *pbmp)
{
 80007b8:	b580      	push	{r7, lr}
 80007ba:	b084      	sub	sp, #16
 80007bc:	af00      	add	r7, sp, #0
 80007be:	4603      	mov	r3, r0
 80007c0:	603a      	str	r2, [r7, #0]
 80007c2:	80fb      	strh	r3, [r7, #6]
 80007c4:	460b      	mov	r3, r1
 80007c6:	80bb      	strh	r3, [r7, #4]
  uint32_t index = 0, size = 0;
 80007c8:	2300      	movs	r3, #0
 80007ca:	60bb      	str	r3, [r7, #8]
 80007cc:	2300      	movs	r3, #0
 80007ce:	60fb      	str	r3, [r7, #12]
  /* Read bitmap size */
  Ypos += pbmp[22] + (pbmp[23] << 8) - 1;
 80007d0:	683b      	ldr	r3, [r7, #0]
 80007d2:	3316      	adds	r3, #22
 80007d4:	781b      	ldrb	r3, [r3, #0]
 80007d6:	b29a      	uxth	r2, r3
 80007d8:	683b      	ldr	r3, [r7, #0]
 80007da:	3317      	adds	r3, #23
 80007dc:	781b      	ldrb	r3, [r3, #0]
 80007de:	b29b      	uxth	r3, r3
 80007e0:	021b      	lsls	r3, r3, #8
 80007e2:	b29b      	uxth	r3, r3
 80007e4:	4413      	add	r3, r2
 80007e6:	b29a      	uxth	r2, r3
 80007e8:	88bb      	ldrh	r3, [r7, #4]
 80007ea:	4413      	add	r3, r2
 80007ec:	b29b      	uxth	r3, r3
 80007ee:	3b01      	subs	r3, #1
 80007f0:	80bb      	strh	r3, [r7, #4]
  size = *(volatile uint16_t *) (pbmp + 2);
 80007f2:	683b      	ldr	r3, [r7, #0]
 80007f4:	3302      	adds	r3, #2
 80007f6:	881b      	ldrh	r3, [r3, #0]
 80007f8:	b29b      	uxth	r3, r3
 80007fa:	60fb      	str	r3, [r7, #12]
  size |= (*(volatile uint16_t *) (pbmp + 4)) << 16;
 80007fc:	683b      	ldr	r3, [r7, #0]
 80007fe:	3304      	adds	r3, #4
 8000800:	881b      	ldrh	r3, [r3, #0]
 8000802:	b29b      	uxth	r3, r3
 8000804:	041b      	lsls	r3, r3, #16
 8000806:	461a      	mov	r2, r3
 8000808:	68fb      	ldr	r3, [r7, #12]
 800080a:	4313      	orrs	r3, r2
 800080c:	60fb      	str	r3, [r7, #12]
  /* Get bitmap data address offset */
  index = *(volatile uint16_t *) (pbmp + 10);
 800080e:	683b      	ldr	r3, [r7, #0]
 8000810:	330a      	adds	r3, #10
 8000812:	881b      	ldrh	r3, [r3, #0]
 8000814:	b29b      	uxth	r3, r3
 8000816:	60bb      	str	r3, [r7, #8]
  index |= (*(volatile uint16_t *) (pbmp + 12)) << 16;
 8000818:	683b      	ldr	r3, [r7, #0]
 800081a:	330c      	adds	r3, #12
 800081c:	881b      	ldrh	r3, [r3, #0]
 800081e:	b29b      	uxth	r3, r3
 8000820:	041b      	lsls	r3, r3, #16
 8000822:	461a      	mov	r2, r3
 8000824:	68bb      	ldr	r3, [r7, #8]
 8000826:	4313      	orrs	r3, r2
 8000828:	60bb      	str	r3, [r7, #8]
  size = (size - index)/2;
 800082a:	68fa      	ldr	r2, [r7, #12]
 800082c:	68bb      	ldr	r3, [r7, #8]
 800082e:	1ad3      	subs	r3, r2, r3
 8000830:	085b      	lsrs	r3, r3, #1
 8000832:	60fb      	str	r3, [r7, #12]
  pbmp += index;
 8000834:	683a      	ldr	r2, [r7, #0]
 8000836:	68bb      	ldr	r3, [r7, #8]
 8000838:	4413      	add	r3, r2
 800083a:	603b      	str	r3, [r7, #0]

  ILI9488_LCDMUTEX_PUSH();

  #if ILI9488_INTERFACE == 0
  LCD_IO_WriteCmd8(ILI9488_MADCTL); LCD_IO_WriteData8(ILI9488_MAD_DATA_RIGHT_THEN_UP);
 800083c:	2036      	movs	r0, #54	; 0x36
 800083e:	f000 fb4d 	bl	8000edc <LCD_IO_WriteCmd8>
 8000842:	20c8      	movs	r0, #200	; 0xc8
 8000844:	f000 fb6a 	bl	8000f1c <LCD_IO_WriteData8>
  LCD_IO_WriteCmd8(ILI9488_PASET); LCD_IO_WriteData16_to_2x8(ILI9488_MAX_Y - yEnd); LCD_IO_WriteData16_to_2x8(ILI9488_MAX_Y - yStart);
 8000848:	202b      	movs	r0, #43	; 0x2b
 800084a:	f000 fb47 	bl	8000edc <LCD_IO_WriteCmd8>
 800084e:	4b21      	ldr	r3, [pc, #132]	; (80008d4 <ili9488_DrawBitmap+0x11c>)
 8000850:	881b      	ldrh	r3, [r3, #0]
 8000852:	f5c3 73ef 	rsb	r3, r3, #478	; 0x1de
 8000856:	3301      	adds	r3, #1
 8000858:	121b      	asrs	r3, r3, #8
 800085a:	b2db      	uxtb	r3, r3
 800085c:	4618      	mov	r0, r3
 800085e:	f000 fb5d 	bl	8000f1c <LCD_IO_WriteData8>
 8000862:	4b1c      	ldr	r3, [pc, #112]	; (80008d4 <ili9488_DrawBitmap+0x11c>)
 8000864:	881b      	ldrh	r3, [r3, #0]
 8000866:	b2da      	uxtb	r2, r3
 8000868:	f06f 0320 	mvn.w	r3, #32
 800086c:	1a9b      	subs	r3, r3, r2
 800086e:	b2db      	uxtb	r3, r3
 8000870:	4618      	mov	r0, r3
 8000872:	f000 fb53 	bl	8000f1c <LCD_IO_WriteData8>
 8000876:	4b18      	ldr	r3, [pc, #96]	; (80008d8 <ili9488_DrawBitmap+0x120>)
 8000878:	881b      	ldrh	r3, [r3, #0]
 800087a:	f5c3 73ef 	rsb	r3, r3, #478	; 0x1de
 800087e:	3301      	adds	r3, #1
 8000880:	121b      	asrs	r3, r3, #8
 8000882:	b2db      	uxtb	r3, r3
 8000884:	4618      	mov	r0, r3
 8000886:	f000 fb49 	bl	8000f1c <LCD_IO_WriteData8>
 800088a:	4b13      	ldr	r3, [pc, #76]	; (80008d8 <ili9488_DrawBitmap+0x120>)
 800088c:	881b      	ldrh	r3, [r3, #0]
 800088e:	b2da      	uxtb	r2, r3
 8000890:	f06f 0320 	mvn.w	r3, #32
 8000894:	1a9b      	subs	r3, r3, r2
 8000896:	b2db      	uxtb	r3, r3
 8000898:	4618      	mov	r0, r3
 800089a:	f000 fb3f 	bl	8000f1c <LCD_IO_WriteData8>
  LCD_IO_WriteCmd8(ILI9488_RAMWR);
 800089e:	202c      	movs	r0, #44	; 0x2c
 80008a0:	f000 fb1c 	bl	8000edc <LCD_IO_WriteCmd8>
  while(size--)
 80008a4:	e007      	b.n	80008b6 <ili9488_DrawBitmap+0xfe>
  {
    ili9488_write16to24(*(uint16_t *)pbmp);
 80008a6:	683b      	ldr	r3, [r7, #0]
 80008a8:	881b      	ldrh	r3, [r3, #0]
 80008aa:	4618      	mov	r0, r3
 80008ac:	f7ff fe04 	bl	80004b8 <ili9488_write16to24>
    pbmp+= 2;
 80008b0:	683b      	ldr	r3, [r7, #0]
 80008b2:	3302      	adds	r3, #2
 80008b4:	603b      	str	r3, [r7, #0]
  while(size--)
 80008b6:	68fb      	ldr	r3, [r7, #12]
 80008b8:	1e5a      	subs	r2, r3, #1
 80008ba:	60fa      	str	r2, [r7, #12]
 80008bc:	2b00      	cmp	r3, #0
 80008be:	d1f2      	bne.n	80008a6 <ili9488_DrawBitmap+0xee>
  }
  LCD_IO_WriteCmd8(ILI9488_MADCTL); LCD_IO_WriteData8(ILI9488_MAD_DATA_RIGHT_THEN_DOWN);
 80008c0:	2036      	movs	r0, #54	; 0x36
 80008c2:	f000 fb0b 	bl	8000edc <LCD_IO_WriteCmd8>
 80008c6:	2048      	movs	r0, #72	; 0x48
 80008c8:	f000 fb28 	bl	8000f1c <LCD_IO_WriteData8>
  LCD_IO_WriteCmd8MultipleData16(ILI9488_RAMWR, (uint16_t *)pbmp, size);
  LCD_IO_WriteCmd8(ILI9488_MADCTL); LCD_IO_WriteData8(ILI9488_MAD_DATA_RIGHT_THEN_DOWN);
  #endif

  ILI9488_LCDMUTEX_POP();
}
 80008cc:	bf00      	nop
 80008ce:	3710      	adds	r7, #16
 80008d0:	46bd      	mov	sp, r7
 80008d2:	bd80      	pop	{r7, pc}
 80008d4:	200000f0 	.word	0x200000f0
 80008d8:	200000ee 	.word	0x200000ee

080008dc <ili9488_DrawRGBImage>:
  * @param  Ysize: Image Y size in the LCD
  * @retval None
  * @brief  Draw direction: right then down
  */
void ili9488_DrawRGBImage(uint16_t Xpos, uint16_t Ypos, uint16_t Xsize, uint16_t Ysize, uint16_t *pdata)
{
 80008dc:	b590      	push	{r4, r7, lr}
 80008de:	b085      	sub	sp, #20
 80008e0:	af00      	add	r7, sp, #0
 80008e2:	4604      	mov	r4, r0
 80008e4:	4608      	mov	r0, r1
 80008e6:	4611      	mov	r1, r2
 80008e8:	461a      	mov	r2, r3
 80008ea:	4623      	mov	r3, r4
 80008ec:	80fb      	strh	r3, [r7, #6]
 80008ee:	4603      	mov	r3, r0
 80008f0:	80bb      	strh	r3, [r7, #4]
 80008f2:	460b      	mov	r3, r1
 80008f4:	807b      	strh	r3, [r7, #2]
 80008f6:	4613      	mov	r3, r2
 80008f8:	803b      	strh	r3, [r7, #0]
  uint32_t size;

  size = (Xsize * Ysize);
 80008fa:	887b      	ldrh	r3, [r7, #2]
 80008fc:	883a      	ldrh	r2, [r7, #0]
 80008fe:	fb02 f303 	mul.w	r3, r2, r3
 8000902:	60fb      	str	r3, [r7, #12]

  ILI9488_LCDMUTEX_PUSH();
  ili9488_SetDisplayWindow(Xpos, Ypos, Xsize, Ysize);
 8000904:	883b      	ldrh	r3, [r7, #0]
 8000906:	887a      	ldrh	r2, [r7, #2]
 8000908:	88b9      	ldrh	r1, [r7, #4]
 800090a:	88f8      	ldrh	r0, [r7, #6]
 800090c:	f7ff fe8a 	bl	8000624 <ili9488_SetDisplayWindow>
  #if ILI9488_INTERFACE == 0
  LCD_IO_WriteCmd8(ILI9488_RAMWR);
 8000910:	202c      	movs	r0, #44	; 0x2c
 8000912:	f000 fae3 	bl	8000edc <LCD_IO_WriteCmd8>
  while(size--)
 8000916:	e007      	b.n	8000928 <ili9488_DrawRGBImage+0x4c>
  {
    ili9488_write16to24(*pdata);
 8000918:	6a3b      	ldr	r3, [r7, #32]
 800091a:	881b      	ldrh	r3, [r3, #0]
 800091c:	4618      	mov	r0, r3
 800091e:	f7ff fdcb 	bl	80004b8 <ili9488_write16to24>
    pdata++;
 8000922:	6a3b      	ldr	r3, [r7, #32]
 8000924:	3302      	adds	r3, #2
 8000926:	623b      	str	r3, [r7, #32]
  while(size--)
 8000928:	68fb      	ldr	r3, [r7, #12]
 800092a:	1e5a      	subs	r2, r3, #1
 800092c:	60fa      	str	r2, [r7, #12]
 800092e:	2b00      	cmp	r3, #0
 8000930:	d1f2      	bne.n	8000918 <ili9488_DrawRGBImage+0x3c>
  }
  #elif ILI9488_INTERFACE == 1
  LCD_IO_WriteCmd8MultipleData16(ILI9488_RAMWR, pdata, size);
  #endif
  ILI9488_LCDMUTEX_POP();
}
 8000932:	bf00      	nop
 8000934:	3714      	adds	r7, #20
 8000936:	46bd      	mov	sp, r7
 8000938:	bd90      	pop	{r4, r7, pc}

0800093a <ili9488_ReadRGBImage>:
  * @param  Ysize: Image Y size in the LCD
  * @retval None
  * @brief  Draw direction: right then down
  */
void ili9488_ReadRGBImage(uint16_t Xpos, uint16_t Ypos, uint16_t Xsize, uint16_t Ysize, uint16_t *pdata)
{
 800093a:	b590      	push	{r4, r7, lr}
 800093c:	b085      	sub	sp, #20
 800093e:	af00      	add	r7, sp, #0
 8000940:	4604      	mov	r4, r0
 8000942:	4608      	mov	r0, r1
 8000944:	4611      	mov	r1, r2
 8000946:	461a      	mov	r2, r3
 8000948:	4623      	mov	r3, r4
 800094a:	80fb      	strh	r3, [r7, #6]
 800094c:	4603      	mov	r3, r0
 800094e:	80bb      	strh	r3, [r7, #4]
 8000950:	460b      	mov	r3, r1
 8000952:	807b      	strh	r3, [r7, #2]
 8000954:	4613      	mov	r3, r2
 8000956:	803b      	strh	r3, [r7, #0]
  uint32_t size = 0;
 8000958:	2300      	movs	r3, #0
 800095a:	60fb      	str	r3, [r7, #12]
  size = (Xsize * Ysize);
 800095c:	887b      	ldrh	r3, [r7, #2]
 800095e:	883a      	ldrh	r2, [r7, #0]
 8000960:	fb02 f303 	mul.w	r3, r2, r3
 8000964:	60fb      	str	r3, [r7, #12]
  ILI9488_LCDMUTEX_PUSH();
  ili9488_SetDisplayWindow(Xpos, Ypos, Xsize, Ysize);
 8000966:	883b      	ldrh	r3, [r7, #0]
 8000968:	887a      	ldrh	r2, [r7, #2]
 800096a:	88b9      	ldrh	r1, [r7, #4]
 800096c:	88f8      	ldrh	r0, [r7, #6]
 800096e:	f7ff fe59 	bl	8000624 <ili9488_SetDisplayWindow>
  #if ILI9488_INTERFACE == 0
  LCD_IO_ReadCmd8MultipleData24to16(ILI9488_RAMRD, pdata, size, 1);
 8000972:	2301      	movs	r3, #1
 8000974:	68fa      	ldr	r2, [r7, #12]
 8000976:	6a39      	ldr	r1, [r7, #32]
 8000978:	202e      	movs	r0, #46	; 0x2e
 800097a:	f000 fb8b 	bl	8001094 <LCD_IO_ReadCmd8MultipleData24to16>
  #elif ILI9488_INTERFACE == 1
  LCD_IO_ReadCmd8MultipleData16(ILI9488_RAMRD, pdata, size, 1);
  #endif
  ILI9488_LCDMUTEX_POP();
}
 800097e:	bf00      	nop
 8000980:	3714      	adds	r7, #20
 8000982:	46bd      	mov	sp, r7
 8000984:	bd90      	pop	{r4, r7, pc}
	...

08000988 <ili9488_Scroll>:
  * @param  TopFix    : Top fix size [pixel]
  * @param  BottonFix : Botton fix size [pixel]
  * @retval None
  */
void ili9488_Scroll(int16_t Scroll, uint16_t TopFix, uint16_t BottonFix)
{
 8000988:	b580      	push	{r7, lr}
 800098a:	b082      	sub	sp, #8
 800098c:	af00      	add	r7, sp, #0
 800098e:	4603      	mov	r3, r0
 8000990:	80fb      	strh	r3, [r7, #6]
 8000992:	460b      	mov	r3, r1
 8000994:	80bb      	strh	r3, [r7, #4]
 8000996:	4613      	mov	r3, r2
 8000998:	807b      	strh	r3, [r7, #2]
  static uint16_t scrparam[4] = {0, 0, 0, 0};
  ILI9488_LCDMUTEX_PUSH();
  #if (ILI9488_ORIENTATION == 0)
  if((TopFix != scrparam[1]) || (BottonFix != scrparam[3]))
 800099a:	4b2a      	ldr	r3, [pc, #168]	; (8000a44 <ili9488_Scroll+0xbc>)
 800099c:	885b      	ldrh	r3, [r3, #2]
 800099e:	88ba      	ldrh	r2, [r7, #4]
 80009a0:	429a      	cmp	r2, r3
 80009a2:	d104      	bne.n	80009ae <ili9488_Scroll+0x26>
 80009a4:	4b27      	ldr	r3, [pc, #156]	; (8000a44 <ili9488_Scroll+0xbc>)
 80009a6:	88db      	ldrh	r3, [r3, #6]
 80009a8:	887a      	ldrh	r2, [r7, #2]
 80009aa:	429a      	cmp	r2, r3
 80009ac:	d015      	beq.n	80009da <ili9488_Scroll+0x52>
  {
    scrparam[1] = TopFix;
 80009ae:	4a25      	ldr	r2, [pc, #148]	; (8000a44 <ili9488_Scroll+0xbc>)
 80009b0:	88bb      	ldrh	r3, [r7, #4]
 80009b2:	8053      	strh	r3, [r2, #2]
    scrparam[3] = BottonFix;
 80009b4:	4a23      	ldr	r2, [pc, #140]	; (8000a44 <ili9488_Scroll+0xbc>)
 80009b6:	887b      	ldrh	r3, [r7, #2]
 80009b8:	80d3      	strh	r3, [r2, #6]
    scrparam[2] = ILI9488_LCD_PIXEL_HEIGHT - TopFix - BottonFix;
 80009ba:	88bb      	ldrh	r3, [r7, #4]
 80009bc:	425b      	negs	r3, r3
 80009be:	b29a      	uxth	r2, r3
 80009c0:	887b      	ldrh	r3, [r7, #2]
 80009c2:	1ad3      	subs	r3, r2, r3
 80009c4:	b29b      	uxth	r3, r3
 80009c6:	f503 73f0 	add.w	r3, r3, #480	; 0x1e0
 80009ca:	b29a      	uxth	r2, r3
 80009cc:	4b1d      	ldr	r3, [pc, #116]	; (8000a44 <ili9488_Scroll+0xbc>)
 80009ce:	809a      	strh	r2, [r3, #4]
    LCD_IO_WriteCmd8MultipleData16(ILI9488_VSCRDEF, &scrparam[1], 3);
 80009d0:	2203      	movs	r2, #3
 80009d2:	491d      	ldr	r1, [pc, #116]	; (8000a48 <ili9488_Scroll+0xc0>)
 80009d4:	2033      	movs	r0, #51	; 0x33
 80009d6:	f000 fb0d 	bl	8000ff4 <LCD_IO_WriteCmd8MultipleData16>
  }
  Scroll = (0 - Scroll) % scrparam[2];
 80009da:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80009de:	425b      	negs	r3, r3
 80009e0:	4a18      	ldr	r2, [pc, #96]	; (8000a44 <ili9488_Scroll+0xbc>)
 80009e2:	8892      	ldrh	r2, [r2, #4]
 80009e4:	fb93 f1f2 	sdiv	r1, r3, r2
 80009e8:	fb02 f201 	mul.w	r2, r2, r1
 80009ec:	1a9b      	subs	r3, r3, r2
 80009ee:	80fb      	strh	r3, [r7, #6]
  if(Scroll < 0)
 80009f0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80009f4:	2b00      	cmp	r3, #0
 80009f6:	da0a      	bge.n	8000a0e <ili9488_Scroll+0x86>
    Scroll = scrparam[2] + Scroll + scrparam[1];
 80009f8:	4b12      	ldr	r3, [pc, #72]	; (8000a44 <ili9488_Scroll+0xbc>)
 80009fa:	889a      	ldrh	r2, [r3, #4]
 80009fc:	88fb      	ldrh	r3, [r7, #6]
 80009fe:	4413      	add	r3, r2
 8000a00:	b29a      	uxth	r2, r3
 8000a02:	4b10      	ldr	r3, [pc, #64]	; (8000a44 <ili9488_Scroll+0xbc>)
 8000a04:	885b      	ldrh	r3, [r3, #2]
 8000a06:	4413      	add	r3, r2
 8000a08:	b29b      	uxth	r3, r3
 8000a0a:	80fb      	strh	r3, [r7, #6]
 8000a0c:	e005      	b.n	8000a1a <ili9488_Scroll+0x92>
  else
    Scroll = Scroll + scrparam[1];
 8000a0e:	4b0d      	ldr	r3, [pc, #52]	; (8000a44 <ili9488_Scroll+0xbc>)
 8000a10:	885a      	ldrh	r2, [r3, #2]
 8000a12:	88fb      	ldrh	r3, [r7, #6]
 8000a14:	4413      	add	r3, r2
 8000a16:	b29b      	uxth	r3, r3
 8000a18:	80fb      	strh	r3, [r7, #6]
  if(Scroll < 0)
    Scroll = scrparam[2] + Scroll + scrparam[1];
  else
    Scroll = Scroll + scrparam[1];
  #endif
  if(Scroll != scrparam[0])
 8000a1a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000a1e:	4a09      	ldr	r2, [pc, #36]	; (8000a44 <ili9488_Scroll+0xbc>)
 8000a20:	8812      	ldrh	r2, [r2, #0]
 8000a22:	4293      	cmp	r3, r2
 8000a24:	d009      	beq.n	8000a3a <ili9488_Scroll+0xb2>
  {
    scrparam[0] = Scroll;
 8000a26:	88fa      	ldrh	r2, [r7, #6]
 8000a28:	4b06      	ldr	r3, [pc, #24]	; (8000a44 <ili9488_Scroll+0xbc>)
 8000a2a:	801a      	strh	r2, [r3, #0]
    LCD_IO_WriteCmd8DataFill16(ILI9488_VSCRSADD, scrparam[0], 1);
 8000a2c:	4b05      	ldr	r3, [pc, #20]	; (8000a44 <ili9488_Scroll+0xbc>)
 8000a2e:	881b      	ldrh	r3, [r3, #0]
 8000a30:	2201      	movs	r2, #1
 8000a32:	4619      	mov	r1, r3
 8000a34:	2037      	movs	r0, #55	; 0x37
 8000a36:	f000 fa91 	bl	8000f5c <LCD_IO_WriteCmd8DataFill16>
  }
  ILI9488_LCDMUTEX_POP();
}
 8000a3a:	bf00      	nop
 8000a3c:	3708      	adds	r7, #8
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	bd80      	pop	{r7, pc}
 8000a42:	bf00      	nop
 8000a44:	200000f4 	.word	0x200000f4
 8000a48:	200000f6 	.word	0x200000f6

08000a4c <LcdDirRead>:

#elif   LCD_SPI_MODE == 2
/* Fullduplex SPI : the direction is fix */
extern inline void LcdDirRead(uint32_t d);
inline void LcdDirRead(uint32_t d)
{
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	b082      	sub	sp, #8
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	6078      	str	r0, [r7, #4]
  GPIOX_MODER(MODE_OUT, LCD_SCK);
 8000a54:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000a58:	681b      	ldr	r3, [r3, #0]
 8000a5a:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8000a5e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000a62:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000a66:	6013      	str	r3, [r2, #0]
  while(d--)
 8000a68:	e00c      	b.n	8000a84 <LcdDirRead+0x38>
  {
    GPIOX_CLR(LCD_SCK);
 8000a6a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000a6e:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8000a72:	619a      	str	r2, [r3, #24]
    LCD_READ_DELAY;
 8000a74:	2001      	movs	r0, #1
 8000a76:	f000 f945 	bl	8000d04 <LCD_IO_Delay>
    GPIOX_CLR(LCD_SCK);
 8000a7a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000a7e:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8000a82:	619a      	str	r2, [r3, #24]
  while(d--)
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	1e5a      	subs	r2, r3, #1
 8000a88:	607a      	str	r2, [r7, #4]
 8000a8a:	2b00      	cmp	r3, #0
 8000a8c:	d1ed      	bne.n	8000a6a <LcdDirRead+0x1e>
  }
  GPIOX_MODER(MODE_ALTER, LCD_SCK);
 8000a8e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8000a98:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000a9c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000aa0:	6013      	str	r3, [r2, #0]
  SPIX->CR1 = (SPIX->CR1 & ~SPI_CR1_BR) | (LCD_SPI_SPD_READ << SPI_CR1_BR_Pos);
 8000aa2:	4b06      	ldr	r3, [pc, #24]	; (8000abc <LcdDirRead+0x70>)
 8000aa4:	681b      	ldr	r3, [r3, #0]
 8000aa6:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 8000aaa:	4a04      	ldr	r2, [pc, #16]	; (8000abc <LcdDirRead+0x70>)
 8000aac:	f043 0320 	orr.w	r3, r3, #32
 8000ab0:	6013      	str	r3, [r2, #0]
}
 8000ab2:	bf00      	nop
 8000ab4:	3708      	adds	r7, #8
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	bd80      	pop	{r7, pc}
 8000aba:	bf00      	nop
 8000abc:	40013000 	.word	0x40013000

08000ac0 <LcdDirWrite>:

extern inline void LcdDirWrite(void);
inline void LcdDirWrite(void)
{
 8000ac0:	b480      	push	{r7}
 8000ac2:	af00      	add	r7, sp, #0
  SPIX->CR1 = (SPIX->CR1 & ~SPI_CR1_BR) | (LCD_SPI_SPD_WRITE << SPI_CR1_BR_Pos);
 8000ac4:	4b06      	ldr	r3, [pc, #24]	; (8000ae0 <LcdDirWrite+0x20>)
 8000ac6:	681b      	ldr	r3, [r3, #0]
 8000ac8:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 8000acc:	4a04      	ldr	r2, [pc, #16]	; (8000ae0 <LcdDirWrite+0x20>)
 8000ace:	f043 0318 	orr.w	r3, r3, #24
 8000ad2:	6013      	str	r3, [r2, #0]
}
 8000ad4:	bf00      	nop
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000adc:	4770      	bx	lr
 8000ade:	bf00      	nop
 8000ae0:	40013000 	.word	0x40013000

08000ae4 <LcdWrite8>:
#endif

//-----------------------------------------------------------------------------
extern inline void LcdWrite8(uint8_t d8);
inline void LcdWrite8(uint8_t d8)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	b082      	sub	sp, #8
 8000ae8:	af00      	add	r7, sp, #0
 8000aea:	4603      	mov	r3, r0
 8000aec:	71fb      	strb	r3, [r7, #7]
  *(volatile uint8_t *)&SPIX->DR = d8;
 8000aee:	4a07      	ldr	r2, [pc, #28]	; (8000b0c <LcdWrite8+0x28>)
 8000af0:	79fb      	ldrb	r3, [r7, #7]
 8000af2:	7013      	strb	r3, [r2, #0]
  LCD_IO_Delay(0);
 8000af4:	2000      	movs	r0, #0
 8000af6:	f000 f905 	bl	8000d04 <LCD_IO_Delay>
  while(BITBAND_ACCESS(SPIX->SR, SPI_SR_BSY_Pos));
 8000afa:	bf00      	nop
 8000afc:	4b04      	ldr	r3, [pc, #16]	; (8000b10 <LcdWrite8+0x2c>)
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	2b00      	cmp	r3, #0
 8000b02:	d1fb      	bne.n	8000afc <LcdWrite8+0x18>
}
 8000b04:	bf00      	nop
 8000b06:	3708      	adds	r7, #8
 8000b08:	46bd      	mov	sp, r7
 8000b0a:	bd80      	pop	{r7, pc}
 8000b0c:	4001300c 	.word	0x4001300c
 8000b10:	4226011c 	.word	0x4226011c

08000b14 <LcdRead8>:

//-----------------------------------------------------------------------------
extern inline uint8_t LcdRead8(void);
inline uint8_t LcdRead8(void)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b082      	sub	sp, #8
 8000b18:	af00      	add	r7, sp, #0
  uint8_t d8;
  while(!BITBAND_ACCESS(SPIX->SR, SPI_SR_RXNE_Pos));
 8000b1a:	bf00      	nop
 8000b1c:	4b07      	ldr	r3, [pc, #28]	; (8000b3c <LcdRead8+0x28>)
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d0fb      	beq.n	8000b1c <LcdRead8+0x8>
  LCD_IO_Delay(0);
 8000b24:	2000      	movs	r0, #0
 8000b26:	f000 f8ed 	bl	8000d04 <LCD_IO_Delay>
  d8 = *(uint8_t *)&SPIX->DR;
 8000b2a:	4b05      	ldr	r3, [pc, #20]	; (8000b40 <LcdRead8+0x2c>)
 8000b2c:	781b      	ldrb	r3, [r3, #0]
 8000b2e:	71fb      	strb	r3, [r7, #7]
  return d8;
 8000b30:	79fb      	ldrb	r3, [r7, #7]
}
 8000b32:	4618      	mov	r0, r3
 8000b34:	3708      	adds	r7, #8
 8000b36:	46bd      	mov	sp, r7
 8000b38:	bd80      	pop	{r7, pc}
 8000b3a:	bf00      	nop
 8000b3c:	42260100 	.word	0x42260100
 8000b40:	4001300c 	.word	0x4001300c

08000b44 <LcdCmdWrite8>:

//-----------------------------------------------------------------------------
extern inline void LcdCmdWrite8(uint8_t cmd8);
inline void LcdCmdWrite8(uint8_t cmd8)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	b082      	sub	sp, #8
 8000b48:	af00      	add	r7, sp, #0
 8000b4a:	4603      	mov	r3, r0
 8000b4c:	71fb      	strb	r3, [r7, #7]
  LCD_RS_CMD;
 8000b4e:	4b0b      	ldr	r3, [pc, #44]	; (8000b7c <LcdCmdWrite8+0x38>)
 8000b50:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000b54:	619a      	str	r2, [r3, #24]
  *(volatile uint8_t *)&SPIX->DR = cmd8;
 8000b56:	4a0a      	ldr	r2, [pc, #40]	; (8000b80 <LcdCmdWrite8+0x3c>)
 8000b58:	79fb      	ldrb	r3, [r7, #7]
 8000b5a:	7013      	strb	r3, [r2, #0]
  LCD_IO_Delay(0);
 8000b5c:	2000      	movs	r0, #0
 8000b5e:	f000 f8d1 	bl	8000d04 <LCD_IO_Delay>
  while(BITBAND_ACCESS(SPIX->SR, SPI_SR_BSY_Pos));
 8000b62:	bf00      	nop
 8000b64:	4b07      	ldr	r3, [pc, #28]	; (8000b84 <LcdCmdWrite8+0x40>)
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	d1fb      	bne.n	8000b64 <LcdCmdWrite8+0x20>
  LCD_RS_DATA;
 8000b6c:	4b03      	ldr	r3, [pc, #12]	; (8000b7c <LcdCmdWrite8+0x38>)
 8000b6e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000b72:	619a      	str	r2, [r3, #24]
}
 8000b74:	bf00      	nop
 8000b76:	3708      	adds	r7, #8
 8000b78:	46bd      	mov	sp, r7
 8000b7a:	bd80      	pop	{r7, pc}
 8000b7c:	48000800 	.word	0x48000800
 8000b80:	4001300c 	.word	0x4001300c
 8000b84:	4226011c 	.word	0x4226011c

08000b88 <LcdWrite16>:

//-----------------------------------------------------------------------------
extern inline void LcdWrite16(uint16_t d16);
inline void LcdWrite16(uint16_t d16)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b082      	sub	sp, #8
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	4603      	mov	r3, r0
 8000b90:	80fb      	strh	r3, [r7, #6]
  SPIX->DR = d16;
 8000b92:	4a07      	ldr	r2, [pc, #28]	; (8000bb0 <LcdWrite16+0x28>)
 8000b94:	88fb      	ldrh	r3, [r7, #6]
 8000b96:	60d3      	str	r3, [r2, #12]
  LCD_IO_Delay(0);
 8000b98:	2000      	movs	r0, #0
 8000b9a:	f000 f8b3 	bl	8000d04 <LCD_IO_Delay>
  while(BITBAND_ACCESS(SPIX->SR, SPI_SR_BSY_Pos));
 8000b9e:	bf00      	nop
 8000ba0:	4b04      	ldr	r3, [pc, #16]	; (8000bb4 <LcdWrite16+0x2c>)
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	2b00      	cmp	r3, #0
 8000ba6:	d1fb      	bne.n	8000ba0 <LcdWrite16+0x18>
}
 8000ba8:	bf00      	nop
 8000baa:	3708      	adds	r7, #8
 8000bac:	46bd      	mov	sp, r7
 8000bae:	bd80      	pop	{r7, pc}
 8000bb0:	40013000 	.word	0x40013000
 8000bb4:	4226011c 	.word	0x4226011c

08000bb8 <LCD_IO_WriteMultiData8>:
#if DMANUM(LCD_DMA_TX) == 0 || LCD_SPI == 0

/* SPI TX no DMA */

void LCD_IO_WriteMultiData8(uint8_t * pData, uint32_t Size, uint32_t dinc)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b084      	sub	sp, #16
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	60f8      	str	r0, [r7, #12]
 8000bc0:	60b9      	str	r1, [r7, #8]
 8000bc2:	607a      	str	r2, [r7, #4]
  while(Size--)
 8000bc4:	e00a      	b.n	8000bdc <LCD_IO_WriteMultiData8+0x24>
  {
    LcdWrite8(*pData);
 8000bc6:	68fb      	ldr	r3, [r7, #12]
 8000bc8:	781b      	ldrb	r3, [r3, #0]
 8000bca:	4618      	mov	r0, r3
 8000bcc:	f7ff ff8a 	bl	8000ae4 <LcdWrite8>
    if(dinc)
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d002      	beq.n	8000bdc <LCD_IO_WriteMultiData8+0x24>
      pData++;
 8000bd6:	68fb      	ldr	r3, [r7, #12]
 8000bd8:	3301      	adds	r3, #1
 8000bda:	60fb      	str	r3, [r7, #12]
  while(Size--)
 8000bdc:	68bb      	ldr	r3, [r7, #8]
 8000bde:	1e5a      	subs	r2, r3, #1
 8000be0:	60ba      	str	r2, [r7, #8]
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d1ef      	bne.n	8000bc6 <LCD_IO_WriteMultiData8+0xe>
  }
  LCD_CS_OFF;
 8000be6:	4b04      	ldr	r3, [pc, #16]	; (8000bf8 <LCD_IO_WriteMultiData8+0x40>)
 8000be8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000bec:	619a      	str	r2, [r3, #24]
}
 8000bee:	bf00      	nop
 8000bf0:	3710      	adds	r7, #16
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	bd80      	pop	{r7, pc}
 8000bf6:	bf00      	nop
 8000bf8:	48000800 	.word	0x48000800

08000bfc <LCD_IO_WriteMultiData16>:

//-----------------------------------------------------------------------------
void LCD_IO_WriteMultiData16(uint16_t * pData, uint32_t Size, uint32_t dinc)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b084      	sub	sp, #16
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	60f8      	str	r0, [r7, #12]
 8000c04:	60b9      	str	r1, [r7, #8]
 8000c06:	607a      	str	r2, [r7, #4]
  while(Size--)
 8000c08:	e00a      	b.n	8000c20 <LCD_IO_WriteMultiData16+0x24>
  {
    LcdWrite16(*pData);
 8000c0a:	68fb      	ldr	r3, [r7, #12]
 8000c0c:	881b      	ldrh	r3, [r3, #0]
 8000c0e:	4618      	mov	r0, r3
 8000c10:	f7ff ffba 	bl	8000b88 <LcdWrite16>
    if(dinc)
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d002      	beq.n	8000c20 <LCD_IO_WriteMultiData16+0x24>
      pData++;
 8000c1a:	68fb      	ldr	r3, [r7, #12]
 8000c1c:	3302      	adds	r3, #2
 8000c1e:	60fb      	str	r3, [r7, #12]
  while(Size--)
 8000c20:	68bb      	ldr	r3, [r7, #8]
 8000c22:	1e5a      	subs	r2, r3, #1
 8000c24:	60ba      	str	r2, [r7, #8]
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d1ef      	bne.n	8000c0a <LCD_IO_WriteMultiData16+0xe>
  }
  LCD_CS_OFF;
 8000c2a:	4b04      	ldr	r3, [pc, #16]	; (8000c3c <LCD_IO_WriteMultiData16+0x40>)
 8000c2c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000c30:	619a      	str	r2, [r3, #24]
}
 8000c32:	bf00      	nop
 8000c34:	3710      	adds	r7, #16
 8000c36:	46bd      	mov	sp, r7
 8000c38:	bd80      	pop	{r7, pc}
 8000c3a:	bf00      	nop
 8000c3c:	48000800 	.word	0x48000800

08000c40 <LCD_IO_ReadMultiData8>:
//-----------------------------------------------------------------------------
#if LCD_SPI_MODE != 0
#if DMANUM(LCD_DMA_RX) == 0 || LCD_SPI == 0

void LCD_IO_ReadMultiData8(uint8_t * pData, uint32_t Size)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b084      	sub	sp, #16
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	6078      	str	r0, [r7, #4]
 8000c48:	6039      	str	r1, [r7, #0]
  uint8_t d8;
  while(Size--)
 8000c4a:	e009      	b.n	8000c60 <LCD_IO_ReadMultiData8+0x20>
  {
    d8 = LcdRead8();
 8000c4c:	f7ff ff62 	bl	8000b14 <LcdRead8>
 8000c50:	4603      	mov	r3, r0
 8000c52:	73fb      	strb	r3, [r7, #15]
    *pData = d8;
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	7bfa      	ldrb	r2, [r7, #15]
 8000c58:	701a      	strb	r2, [r3, #0]
    pData++;
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	3301      	adds	r3, #1
 8000c5e:	607b      	str	r3, [r7, #4]
  while(Size--)
 8000c60:	683b      	ldr	r3, [r7, #0]
 8000c62:	1e5a      	subs	r2, r3, #1
 8000c64:	603a      	str	r2, [r7, #0]
 8000c66:	2b00      	cmp	r3, #0
 8000c68:	d1f0      	bne.n	8000c4c <LCD_IO_ReadMultiData8+0xc>
  }
  LCD_CS_OFF;
 8000c6a:	4b05      	ldr	r3, [pc, #20]	; (8000c80 <LCD_IO_ReadMultiData8+0x40>)
 8000c6c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000c70:	619a      	str	r2, [r3, #24]
  LcdDirWrite();
 8000c72:	f7ff ff25 	bl	8000ac0 <LcdDirWrite>
}
 8000c76:	bf00      	nop
 8000c78:	3710      	adds	r7, #16
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	bd80      	pop	{r7, pc}
 8000c7e:	bf00      	nop
 8000c80:	48000800 	.word	0x48000800

08000c84 <LCD_IO_ReadMultiData16to24>:
  LcdDirWrite();
}

//-----------------------------------------------------------------------------
void LCD_IO_ReadMultiData16to24(uint16_t * pData, uint32_t Size)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b084      	sub	sp, #16
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	6078      	str	r0, [r7, #4]
 8000c8c:	6039      	str	r1, [r7, #0]
  uint8_t  rgb888[3];
  while(Size--)
 8000c8e:	e027      	b.n	8000ce0 <LCD_IO_ReadMultiData16to24+0x5c>
  {
    rgb888[0] = LcdRead8();
 8000c90:	f7ff ff40 	bl	8000b14 <LcdRead8>
 8000c94:	4603      	mov	r3, r0
 8000c96:	733b      	strb	r3, [r7, #12]
    rgb888[1] = LcdRead8();
 8000c98:	f7ff ff3c 	bl	8000b14 <LcdRead8>
 8000c9c:	4603      	mov	r3, r0
 8000c9e:	737b      	strb	r3, [r7, #13]
    rgb888[2] = LcdRead8();
 8000ca0:	f7ff ff38 	bl	8000b14 <LcdRead8>
 8000ca4:	4603      	mov	r3, r0
 8000ca6:	73bb      	strb	r3, [r7, #14]
    *pData = (rgb888[0] & 0XF8) << 8 | (rgb888[1] & 0xFC) << 3 | rgb888[2] >> 3;
 8000ca8:	7b3b      	ldrb	r3, [r7, #12]
 8000caa:	021b      	lsls	r3, r3, #8
 8000cac:	b21b      	sxth	r3, r3
 8000cae:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8000cb2:	f023 0307 	bic.w	r3, r3, #7
 8000cb6:	b21a      	sxth	r2, r3
 8000cb8:	7b7b      	ldrb	r3, [r7, #13]
 8000cba:	00db      	lsls	r3, r3, #3
 8000cbc:	b21b      	sxth	r3, r3
 8000cbe:	f403 63fc 	and.w	r3, r3, #2016	; 0x7e0
 8000cc2:	b21b      	sxth	r3, r3
 8000cc4:	4313      	orrs	r3, r2
 8000cc6:	b21a      	sxth	r2, r3
 8000cc8:	7bbb      	ldrb	r3, [r7, #14]
 8000cca:	08db      	lsrs	r3, r3, #3
 8000ccc:	b2db      	uxtb	r3, r3
 8000cce:	b21b      	sxth	r3, r3
 8000cd0:	4313      	orrs	r3, r2
 8000cd2:	b21b      	sxth	r3, r3
 8000cd4:	b29a      	uxth	r2, r3
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	801a      	strh	r2, [r3, #0]
    pData++;
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	3302      	adds	r3, #2
 8000cde:	607b      	str	r3, [r7, #4]
  while(Size--)
 8000ce0:	683b      	ldr	r3, [r7, #0]
 8000ce2:	1e5a      	subs	r2, r3, #1
 8000ce4:	603a      	str	r2, [r7, #0]
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d1d2      	bne.n	8000c90 <LCD_IO_ReadMultiData16to24+0xc>
  }
  LCD_CS_OFF;
 8000cea:	4b05      	ldr	r3, [pc, #20]	; (8000d00 <LCD_IO_ReadMultiData16to24+0x7c>)
 8000cec:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000cf0:	619a      	str	r2, [r3, #24]
  LcdDirWrite();
 8000cf2:	f7ff fee5 	bl	8000ac0 <LcdDirWrite>
}
 8000cf6:	bf00      	nop
 8000cf8:	3710      	adds	r7, #16
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	bd80      	pop	{r7, pc}
 8000cfe:	bf00      	nop
 8000d00:	48000800 	.word	0x48000800

08000d04 <LCD_IO_Delay>:
#elif   defined(__CC_ARM)
#pragma push
#pragma O0
#endif
void LCD_IO_Delay(uint32_t c)
{
 8000d04:	b480      	push	{r7}
 8000d06:	b083      	sub	sp, #12
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	6078      	str	r0, [r7, #4]
  while(c--);
 8000d0c:	bf00      	nop
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	1e5a      	subs	r2, r3, #1
 8000d12:	607a      	str	r2, [r7, #4]
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d1fa      	bne.n	8000d0e <LCD_IO_Delay+0xa>
}
 8000d18:	bf00      	nop
 8000d1a:	370c      	adds	r7, #12
 8000d1c:	46bd      	mov	sp, r7
 8000d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d22:	4770      	bx	lr

08000d24 <LCD_Delay>:

//=============================================================================
/* Public functions */

void LCD_Delay(uint32_t Delay)
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	b082      	sub	sp, #8
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8000d2c:	6878      	ldr	r0, [r7, #4]
 8000d2e:	f001 fa83 	bl	8002238 <HAL_Delay>
}
 8000d32:	bf00      	nop
 8000d34:	3708      	adds	r7, #8
 8000d36:	46bd      	mov	sp, r7
 8000d38:	bd80      	pop	{r7, pc}
	...

08000d3c <LCD_IO_Bl_OnOff>:

//-----------------------------------------------------------------------------
void LCD_IO_Bl_OnOff(uint8_t Bl)
{
 8000d3c:	b480      	push	{r7}
 8000d3e:	b083      	sub	sp, #12
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	4603      	mov	r3, r0
 8000d44:	71fb      	strb	r3, [r7, #7]
  #if GPIOX_PORTNUM(LCD_BL) >= GPIOX_PORTNUM_A
  if(Bl)
 8000d46:	79fb      	ldrb	r3, [r7, #7]
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d003      	beq.n	8000d54 <LCD_IO_Bl_OnOff+0x18>
    #if LCD_BLON == 1
    GPIOX_SET(LCD_BL);
 8000d4c:	4b06      	ldr	r3, [pc, #24]	; (8000d68 <LCD_IO_Bl_OnOff+0x2c>)
 8000d4e:	2204      	movs	r2, #4
 8000d50:	619a      	str	r2, [r3, #24]
    GPIOX_CLR(LCD_BL);
    #else
    GPIOX_SET(LCD_BL);
    #endif
  #endif
}
 8000d52:	e003      	b.n	8000d5c <LCD_IO_Bl_OnOff+0x20>
    GPIOX_CLR(LCD_BL);
 8000d54:	4b04      	ldr	r3, [pc, #16]	; (8000d68 <LCD_IO_Bl_OnOff+0x2c>)
 8000d56:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8000d5a:	619a      	str	r2, [r3, #24]
}
 8000d5c:	bf00      	nop
 8000d5e:	370c      	adds	r7, #12
 8000d60:	46bd      	mov	sp, r7
 8000d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d66:	4770      	bx	lr
 8000d68:	48000800 	.word	0x48000800

08000d6c <LCD_IO_Init>:

//-----------------------------------------------------------------------------
void LCD_IO_Init(void)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	af00      	add	r7, sp, #0
  #define DMA1_CLOCK_RX         0
  #endif
  #endif  // #else LCD_SPI == 0

  /* GPIO, DMA Clocks */
  RCC->AHBENR |= GPIOX_CLOCK(LCD_RS) | GPIOX_CLOCK(LCD_CS) | GPIOX_CLOCK(LCD_SCK) | GPIOX_CLOCK(LCD_MOSI) |
 8000d70:	4b56      	ldr	r3, [pc, #344]	; (8000ecc <LCD_IO_Init+0x160>)
 8000d72:	695b      	ldr	r3, [r3, #20]
 8000d74:	4a55      	ldr	r2, [pc, #340]	; (8000ecc <LCD_IO_Init+0x160>)
 8000d76:	f443 2320 	orr.w	r3, r3, #655360	; 0xa0000
 8000d7a:	6153      	str	r3, [r2, #20]
                 GPIOX_CLOCK_LCD_RST | GPIOX_CLOCK_LCD_BL  | GPIOX_CLOCK_LCD_MISO |
                 DMA1_CLOCK_TX | DMA1_CLOCK_RX;

  /* MISO = input in full duplex mode */
  #if LCD_SPI_MODE == 2                 // Full duplex
  GPIOX_MODER(MODE_DIGITAL_INPUT, LCD_MISO);
 8000d7c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000d80:	681b      	ldr	r3, [r3, #0]
 8000d82:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000d86:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000d8a:	6013      	str	r3, [r2, #0]
  #endif

  /* Backlight = output, light on */
  #if GPIOX_PORTNUM(LCD_BL) >= GPIOX_PORTNUM_A
  GPIOX_MODER(MODE_OUT, LCD_BL);
 8000d8c:	4b50      	ldr	r3, [pc, #320]	; (8000ed0 <LCD_IO_Init+0x164>)
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8000d94:	4a4e      	ldr	r2, [pc, #312]	; (8000ed0 <LCD_IO_Init+0x164>)
 8000d96:	f043 0310 	orr.w	r3, r3, #16
 8000d9a:	6013      	str	r3, [r2, #0]
  LCD_IO_Bl_OnOff(1);
 8000d9c:	2001      	movs	r0, #1
 8000d9e:	f7ff ffcd 	bl	8000d3c <LCD_IO_Bl_OnOff>
  #endif

  /* Reset pin = output, reset off */
  #if GPIOX_PORTNUM(LCD_RST) >= GPIOX_PORTNUM_A
  GPIOX_MODER(MODE_OUT, LCD_RST);
 8000da2:	4b4b      	ldr	r3, [pc, #300]	; (8000ed0 <LCD_IO_Init+0x164>)
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	f023 0303 	bic.w	r3, r3, #3
 8000daa:	4a49      	ldr	r2, [pc, #292]	; (8000ed0 <LCD_IO_Init+0x164>)
 8000dac:	f043 0301 	orr.w	r3, r3, #1
 8000db0:	6013      	str	r3, [r2, #0]
  GPIOX_OSPEEDR(MODE_SPD_LOW, LCD_RST);
 8000db2:	4b47      	ldr	r3, [pc, #284]	; (8000ed0 <LCD_IO_Init+0x164>)
 8000db4:	689b      	ldr	r3, [r3, #8]
 8000db6:	4a46      	ldr	r2, [pc, #280]	; (8000ed0 <LCD_IO_Init+0x164>)
 8000db8:	f023 0303 	bic.w	r3, r3, #3
 8000dbc:	6093      	str	r3, [r2, #8]
  LCD_RST_OFF;
 8000dbe:	4b44      	ldr	r3, [pc, #272]	; (8000ed0 <LCD_IO_Init+0x164>)
 8000dc0:	2201      	movs	r2, #1
 8000dc2:	619a      	str	r2, [r3, #24]
  #endif

  LCD_RS_DATA;
 8000dc4:	4b42      	ldr	r3, [pc, #264]	; (8000ed0 <LCD_IO_Init+0x164>)
 8000dc6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000dca:	619a      	str	r2, [r3, #24]
  LCD_CS_OFF;
 8000dcc:	4b40      	ldr	r3, [pc, #256]	; (8000ed0 <LCD_IO_Init+0x164>)
 8000dce:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000dd2:	619a      	str	r2, [r3, #24]
  GPIOX_MODER(MODE_OUT, LCD_RS);
 8000dd4:	4b3e      	ldr	r3, [pc, #248]	; (8000ed0 <LCD_IO_Init+0x164>)
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8000ddc:	4a3c      	ldr	r2, [pc, #240]	; (8000ed0 <LCD_IO_Init+0x164>)
 8000dde:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000de2:	6013      	str	r3, [r2, #0]
  GPIOX_MODER(MODE_OUT, LCD_CS);
 8000de4:	4b3a      	ldr	r3, [pc, #232]	; (8000ed0 <LCD_IO_Init+0x164>)
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8000dec:	4a38      	ldr	r2, [pc, #224]	; (8000ed0 <LCD_IO_Init+0x164>)
 8000dee:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000df2:	6013      	str	r3, [r2, #0]

  GPIOX_OSPEEDR(MODE_SPD_VHIGH, LCD_RS);
 8000df4:	4b36      	ldr	r3, [pc, #216]	; (8000ed0 <LCD_IO_Init+0x164>)
 8000df6:	689b      	ldr	r3, [r3, #8]
 8000df8:	4a35      	ldr	r2, [pc, #212]	; (8000ed0 <LCD_IO_Init+0x164>)
 8000dfa:	f443 0340 	orr.w	r3, r3, #12582912	; 0xc00000
 8000dfe:	6093      	str	r3, [r2, #8]
  GPIOX_OSPEEDR(MODE_SPD_VHIGH, LCD_CS);
 8000e00:	4b33      	ldr	r3, [pc, #204]	; (8000ed0 <LCD_IO_Init+0x164>)
 8000e02:	689b      	ldr	r3, [r3, #8]
 8000e04:	4a32      	ldr	r2, [pc, #200]	; (8000ed0 <LCD_IO_Init+0x164>)
 8000e06:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8000e0a:	6093      	str	r3, [r2, #8]
  GPIOX_OSPEEDR(MODE_SPD_VHIGH, LCD_SCK);
 8000e0c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000e10:	689b      	ldr	r3, [r3, #8]
 8000e12:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000e16:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
 8000e1a:	6093      	str	r3, [r2, #8]
  GPIOX_OSPEEDR(MODE_SPD_VHIGH, LCD_MOSI);
 8000e1c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000e20:	689b      	ldr	r3, [r3, #8]
 8000e22:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000e26:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000e2a:	6093      	str	r3, [r2, #8]
  GPIOX_SET(LCD_SCK);                   // SCK = 1
 8000e2c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000e30:	2220      	movs	r2, #32
 8000e32:	619a      	str	r2, [r3, #24]
  GPIOX_MODER(MODE_OUT, LCD_MOSI);

  #else

  /* Hardware SPI */
  LCD_SPI_RCC_EN;
 8000e34:	4b27      	ldr	r3, [pc, #156]	; (8000ed4 <LCD_IO_Init+0x168>)
 8000e36:	2201      	movs	r2, #1
 8000e38:	601a      	str	r2, [r3, #0]

  GPIOX_AFR(LCD_SPI_AFR, LCD_SCK);
 8000e3a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000e3e:	6a1b      	ldr	r3, [r3, #32]
 8000e40:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8000e44:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000e48:	f443 03a0 	orr.w	r3, r3, #5242880	; 0x500000
 8000e4c:	6213      	str	r3, [r2, #32]
  GPIOX_MODER(MODE_ALTER, LCD_SCK);
 8000e4e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8000e58:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000e5c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000e60:	6013      	str	r3, [r2, #0]
  GPIOX_AFR(LCD_SPI_AFR, LCD_MOSI);
 8000e62:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000e66:	6a1b      	ldr	r3, [r3, #32]
 8000e68:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8000e6c:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000e70:	f043 43a0 	orr.w	r3, r3, #1342177280	; 0x50000000
 8000e74:	6213      	str	r3, [r2, #32]
  GPIOX_MODER(MODE_ALTER, LCD_MOSI);
 8000e76:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000e80:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000e84:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000e88:	6013      	str	r3, [r2, #0]
  #if LCD_SPI_MODE == 1
  /* Half duplex */
  SPIX->CR1 = SPI_CR1_CPHA | SPI_CR1_CPOL | SPI_CR1_MSTR | SPI_CR1_SSM | SPI_CR1_SSI | (LCD_SPI_SPD_WRITE << SPI_CR1_BR_Pos) | SPI_CR1_BIDIMODE | SPI_CR1_BIDIOE;
  #else // #if LCD_SPI_MODE == 1
  /* TX or full duplex */
  SPIX->CR1 = SPI_CR1_CPHA | SPI_CR1_CPOL | SPI_CR1_MSTR | SPI_CR1_SSM | SPI_CR1_SSI | (LCD_SPI_SPD_WRITE << SPI_CR1_BR_Pos);
 8000e8a:	4b13      	ldr	r3, [pc, #76]	; (8000ed8 <LCD_IO_Init+0x16c>)
 8000e8c:	f240 321f 	movw	r2, #799	; 0x31f
 8000e90:	601a      	str	r2, [r3, #0]
  #endif // #else LCD_SPI_MODE == 1
  SPIX->CR2 = (7 << SPI_CR2_DS_Pos);
 8000e92:	4b11      	ldr	r3, [pc, #68]	; (8000ed8 <LCD_IO_Init+0x16c>)
 8000e94:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8000e98:	605a      	str	r2, [r3, #4]
  SPIX->CR1 |= SPI_CR1_SPE;
 8000e9a:	4b0f      	ldr	r3, [pc, #60]	; (8000ed8 <LCD_IO_Init+0x16c>)
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	4a0e      	ldr	r2, [pc, #56]	; (8000ed8 <LCD_IO_Init+0x16c>)
 8000ea0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000ea4:	6013      	str	r3, [r2, #0]

  #endif // #else LCD_SPI == 0

  /* Set or Reset the control line */
  #if GPIOX_PORTNUM(LCD_RST) >= GPIOX_PORTNUM_A // reset
  LCD_Delay(10);
 8000ea6:	200a      	movs	r0, #10
 8000ea8:	f7ff ff3c 	bl	8000d24 <LCD_Delay>
  LCD_RST_ON;
 8000eac:	4b08      	ldr	r3, [pc, #32]	; (8000ed0 <LCD_IO_Init+0x164>)
 8000eae:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000eb2:	619a      	str	r2, [r3, #24]
  LCD_Delay(10);
 8000eb4:	200a      	movs	r0, #10
 8000eb6:	f7ff ff35 	bl	8000d24 <LCD_Delay>
  LCD_RST_OFF;
 8000eba:	4b05      	ldr	r3, [pc, #20]	; (8000ed0 <LCD_IO_Init+0x164>)
 8000ebc:	2201      	movs	r2, #1
 8000ebe:	619a      	str	r2, [r3, #24]
  #endif
  LCD_Delay(10);
 8000ec0:	200a      	movs	r0, #10
 8000ec2:	f7ff ff2f 	bl	8000d24 <LCD_Delay>
  osSemaphoreDef(spiDmaBinSem);
  spiDmaBinSemHandle = osSemaphoreCreate(osSemaphore(spiDmaBinSem), 1);
  osSemaphoreWait(spiDmaBinSemHandle, 1);
  #endif
  #endif  // #if DMANUM(LCD_DMA_RX) > 0
} // void LCD_IO_Init(void)
 8000ec6:	bf00      	nop
 8000ec8:	bd80      	pop	{r7, pc}
 8000eca:	bf00      	nop
 8000ecc:	40021000 	.word	0x40021000
 8000ed0:	48000800 	.word	0x48000800
 8000ed4:	42420330 	.word	0x42420330
 8000ed8:	40013000 	.word	0x40013000

08000edc <LCD_IO_WriteCmd8>:

//-----------------------------------------------------------------------------
void LCD_IO_WriteCmd8(uint8_t Cmd)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b082      	sub	sp, #8
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	71fb      	strb	r3, [r7, #7]
  WaitForDmaEnd();
  LcdSpiMode8();
 8000ee6:	4b0b      	ldr	r3, [pc, #44]	; (8000f14 <LCD_IO_WriteCmd8+0x38>)
 8000ee8:	685b      	ldr	r3, [r3, #4]
 8000eea:	4a0a      	ldr	r2, [pc, #40]	; (8000f14 <LCD_IO_WriteCmd8+0x38>)
 8000eec:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000ef0:	6053      	str	r3, [r2, #4]
  LCD_CS_ON;
 8000ef2:	4b09      	ldr	r3, [pc, #36]	; (8000f18 <LCD_IO_WriteCmd8+0x3c>)
 8000ef4:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8000ef8:	619a      	str	r2, [r3, #24]
  LcdCmdWrite8(Cmd);
 8000efa:	79fb      	ldrb	r3, [r7, #7]
 8000efc:	4618      	mov	r0, r3
 8000efe:	f7ff fe21 	bl	8000b44 <LcdCmdWrite8>
  LCD_CS_OFF;
 8000f02:	4b05      	ldr	r3, [pc, #20]	; (8000f18 <LCD_IO_WriteCmd8+0x3c>)
 8000f04:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000f08:	619a      	str	r2, [r3, #24]
}
 8000f0a:	bf00      	nop
 8000f0c:	3708      	adds	r7, #8
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	bd80      	pop	{r7, pc}
 8000f12:	bf00      	nop
 8000f14:	40013000 	.word	0x40013000
 8000f18:	48000800 	.word	0x48000800

08000f1c <LCD_IO_WriteData8>:
  LCD_CS_OFF;
}

//-----------------------------------------------------------------------------
void LCD_IO_WriteData8(uint8_t Data)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b082      	sub	sp, #8
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	4603      	mov	r3, r0
 8000f24:	71fb      	strb	r3, [r7, #7]
  WaitForDmaEnd();
  LcdSpiMode8();
 8000f26:	4b0b      	ldr	r3, [pc, #44]	; (8000f54 <LCD_IO_WriteData8+0x38>)
 8000f28:	685b      	ldr	r3, [r3, #4]
 8000f2a:	4a0a      	ldr	r2, [pc, #40]	; (8000f54 <LCD_IO_WriteData8+0x38>)
 8000f2c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000f30:	6053      	str	r3, [r2, #4]
  LCD_CS_ON;
 8000f32:	4b09      	ldr	r3, [pc, #36]	; (8000f58 <LCD_IO_WriteData8+0x3c>)
 8000f34:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8000f38:	619a      	str	r2, [r3, #24]
  LcdWrite8(Data);
 8000f3a:	79fb      	ldrb	r3, [r7, #7]
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	f7ff fdd1 	bl	8000ae4 <LcdWrite8>
  LCD_CS_OFF;
 8000f42:	4b05      	ldr	r3, [pc, #20]	; (8000f58 <LCD_IO_WriteData8+0x3c>)
 8000f44:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000f48:	619a      	str	r2, [r3, #24]
}
 8000f4a:	bf00      	nop
 8000f4c:	3708      	adds	r7, #8
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	bd80      	pop	{r7, pc}
 8000f52:	bf00      	nop
 8000f54:	40013000 	.word	0x40013000
 8000f58:	48000800 	.word	0x48000800

08000f5c <LCD_IO_WriteCmd8DataFill16>:
  LCD_CS_OFF;
}

//-----------------------------------------------------------------------------
void LCD_IO_WriteCmd8DataFill16(uint8_t Cmd, uint16_t Data, uint32_t Size)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b082      	sub	sp, #8
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	4603      	mov	r3, r0
 8000f64:	603a      	str	r2, [r7, #0]
 8000f66:	71fb      	strb	r3, [r7, #7]
 8000f68:	460b      	mov	r3, r1
 8000f6a:	80bb      	strh	r3, [r7, #4]
  WaitForDmaEnd();
  LcdSpiMode8();
 8000f6c:	4b0e      	ldr	r3, [pc, #56]	; (8000fa8 <LCD_IO_WriteCmd8DataFill16+0x4c>)
 8000f6e:	685b      	ldr	r3, [r3, #4]
 8000f70:	4a0d      	ldr	r2, [pc, #52]	; (8000fa8 <LCD_IO_WriteCmd8DataFill16+0x4c>)
 8000f72:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000f76:	6053      	str	r3, [r2, #4]
  LCD_CS_ON;
 8000f78:	4b0c      	ldr	r3, [pc, #48]	; (8000fac <LCD_IO_WriteCmd8DataFill16+0x50>)
 8000f7a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8000f7e:	619a      	str	r2, [r3, #24]
  LcdCmdWrite8(Cmd);
 8000f80:	79fb      	ldrb	r3, [r7, #7]
 8000f82:	4618      	mov	r0, r3
 8000f84:	f7ff fdde 	bl	8000b44 <LcdCmdWrite8>
  LcdSpiMode16();
 8000f88:	4b07      	ldr	r3, [pc, #28]	; (8000fa8 <LCD_IO_WriteCmd8DataFill16+0x4c>)
 8000f8a:	685b      	ldr	r3, [r3, #4]
 8000f8c:	4a06      	ldr	r2, [pc, #24]	; (8000fa8 <LCD_IO_WriteCmd8DataFill16+0x4c>)
 8000f8e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000f92:	6053      	str	r3, [r2, #4]
  LCD_IO_WriteMultiData16(&Data, Size, 0);
 8000f94:	1d3b      	adds	r3, r7, #4
 8000f96:	2200      	movs	r2, #0
 8000f98:	6839      	ldr	r1, [r7, #0]
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	f7ff fe2e 	bl	8000bfc <LCD_IO_WriteMultiData16>
}
 8000fa0:	bf00      	nop
 8000fa2:	3708      	adds	r7, #8
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	bd80      	pop	{r7, pc}
 8000fa8:	40013000 	.word	0x40013000
 8000fac:	48000800 	.word	0x48000800

08000fb0 <LCD_IO_WriteCmd8MultipleData8>:

//-----------------------------------------------------------------------------
void LCD_IO_WriteCmd8MultipleData8(uint8_t Cmd, uint8_t *pData, uint32_t Size)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b084      	sub	sp, #16
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	60b9      	str	r1, [r7, #8]
 8000fba:	607a      	str	r2, [r7, #4]
 8000fbc:	73fb      	strb	r3, [r7, #15]
  WaitForDmaEnd();
  LcdSpiMode8();
 8000fbe:	4b0b      	ldr	r3, [pc, #44]	; (8000fec <LCD_IO_WriteCmd8MultipleData8+0x3c>)
 8000fc0:	685b      	ldr	r3, [r3, #4]
 8000fc2:	4a0a      	ldr	r2, [pc, #40]	; (8000fec <LCD_IO_WriteCmd8MultipleData8+0x3c>)
 8000fc4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000fc8:	6053      	str	r3, [r2, #4]
  LCD_CS_ON;
 8000fca:	4b09      	ldr	r3, [pc, #36]	; (8000ff0 <LCD_IO_WriteCmd8MultipleData8+0x40>)
 8000fcc:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8000fd0:	619a      	str	r2, [r3, #24]
  LcdCmdWrite8(Cmd);
 8000fd2:	7bfb      	ldrb	r3, [r7, #15]
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	f7ff fdb5 	bl	8000b44 <LcdCmdWrite8>
  LCD_IO_WriteMultiData8(pData, Size, 1);
 8000fda:	2201      	movs	r2, #1
 8000fdc:	6879      	ldr	r1, [r7, #4]
 8000fde:	68b8      	ldr	r0, [r7, #8]
 8000fe0:	f7ff fdea 	bl	8000bb8 <LCD_IO_WriteMultiData8>
}
 8000fe4:	bf00      	nop
 8000fe6:	3710      	adds	r7, #16
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	bd80      	pop	{r7, pc}
 8000fec:	40013000 	.word	0x40013000
 8000ff0:	48000800 	.word	0x48000800

08000ff4 <LCD_IO_WriteCmd8MultipleData16>:

//-----------------------------------------------------------------------------
void LCD_IO_WriteCmd8MultipleData16(uint8_t Cmd, uint16_t *pData, uint32_t Size)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b084      	sub	sp, #16
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	60b9      	str	r1, [r7, #8]
 8000ffe:	607a      	str	r2, [r7, #4]
 8001000:	73fb      	strb	r3, [r7, #15]
  WaitForDmaEnd();
  LcdSpiMode8();
 8001002:	4b0e      	ldr	r3, [pc, #56]	; (800103c <LCD_IO_WriteCmd8MultipleData16+0x48>)
 8001004:	685b      	ldr	r3, [r3, #4]
 8001006:	4a0d      	ldr	r2, [pc, #52]	; (800103c <LCD_IO_WriteCmd8MultipleData16+0x48>)
 8001008:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800100c:	6053      	str	r3, [r2, #4]
  LCD_CS_ON;
 800100e:	4b0c      	ldr	r3, [pc, #48]	; (8001040 <LCD_IO_WriteCmd8MultipleData16+0x4c>)
 8001010:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8001014:	619a      	str	r2, [r3, #24]
  LcdCmdWrite8(Cmd);
 8001016:	7bfb      	ldrb	r3, [r7, #15]
 8001018:	4618      	mov	r0, r3
 800101a:	f7ff fd93 	bl	8000b44 <LcdCmdWrite8>
  LcdSpiMode16();
 800101e:	4b07      	ldr	r3, [pc, #28]	; (800103c <LCD_IO_WriteCmd8MultipleData16+0x48>)
 8001020:	685b      	ldr	r3, [r3, #4]
 8001022:	4a06      	ldr	r2, [pc, #24]	; (800103c <LCD_IO_WriteCmd8MultipleData16+0x48>)
 8001024:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001028:	6053      	str	r3, [r2, #4]
  LCD_IO_WriteMultiData16(pData, Size, 1);
 800102a:	2201      	movs	r2, #1
 800102c:	6879      	ldr	r1, [r7, #4]
 800102e:	68b8      	ldr	r0, [r7, #8]
 8001030:	f7ff fde4 	bl	8000bfc <LCD_IO_WriteMultiData16>
}
 8001034:	bf00      	nop
 8001036:	3710      	adds	r7, #16
 8001038:	46bd      	mov	sp, r7
 800103a:	bd80      	pop	{r7, pc}
 800103c:	40013000 	.word	0x40013000
 8001040:	48000800 	.word	0x48000800

08001044 <LCD_IO_ReadCmd8MultipleData8>:
__weak void LCD_IO_ReadCmd16MultipleData24to16(uint16_t Cmd, uint16_t *pData, uint32_t Size, uint32_t DummySize) {}
#else

//-----------------------------------------------------------------------------
void LCD_IO_ReadCmd8MultipleData8(uint8_t Cmd, uint8_t *pData, uint32_t Size, uint32_t DummySize)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	b084      	sub	sp, #16
 8001048:	af00      	add	r7, sp, #0
 800104a:	60b9      	str	r1, [r7, #8]
 800104c:	607a      	str	r2, [r7, #4]
 800104e:	603b      	str	r3, [r7, #0]
 8001050:	4603      	mov	r3, r0
 8001052:	73fb      	strb	r3, [r7, #15]
  WaitForDmaEnd();
  LcdSpiMode8();
 8001054:	4b0d      	ldr	r3, [pc, #52]	; (800108c <LCD_IO_ReadCmd8MultipleData8+0x48>)
 8001056:	685b      	ldr	r3, [r3, #4]
 8001058:	4a0c      	ldr	r2, [pc, #48]	; (800108c <LCD_IO_ReadCmd8MultipleData8+0x48>)
 800105a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800105e:	6053      	str	r3, [r2, #4]
  LCD_CS_ON;
 8001060:	4b0b      	ldr	r3, [pc, #44]	; (8001090 <LCD_IO_ReadCmd8MultipleData8+0x4c>)
 8001062:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8001066:	619a      	str	r2, [r3, #24]
  LcdCmdWrite8(Cmd);
 8001068:	7bfb      	ldrb	r3, [r7, #15]
 800106a:	4618      	mov	r0, r3
 800106c:	f7ff fd6a 	bl	8000b44 <LcdCmdWrite8>

  DummySize = (DummySize << 3) + LCD_SCK_EXTRACLK;
 8001070:	683b      	ldr	r3, [r7, #0]
 8001072:	00db      	lsls	r3, r3, #3
 8001074:	603b      	str	r3, [r7, #0]
  LcdDirRead(DummySize);
 8001076:	6838      	ldr	r0, [r7, #0]
 8001078:	f7ff fce8 	bl	8000a4c <LcdDirRead>
  LCD_IO_ReadMultiData8(pData, Size);
 800107c:	6879      	ldr	r1, [r7, #4]
 800107e:	68b8      	ldr	r0, [r7, #8]
 8001080:	f7ff fdde 	bl	8000c40 <LCD_IO_ReadMultiData8>
}
 8001084:	bf00      	nop
 8001086:	3710      	adds	r7, #16
 8001088:	46bd      	mov	sp, r7
 800108a:	bd80      	pop	{r7, pc}
 800108c:	40013000 	.word	0x40013000
 8001090:	48000800 	.word	0x48000800

08001094 <LCD_IO_ReadCmd8MultipleData24to16>:
  LCD_IO_ReadMultiData16(pData, Size);
}

//-----------------------------------------------------------------------------
void LCD_IO_ReadCmd8MultipleData24to16(uint8_t Cmd, uint16_t *pData, uint32_t Size, uint32_t DummySize)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b084      	sub	sp, #16
 8001098:	af00      	add	r7, sp, #0
 800109a:	60b9      	str	r1, [r7, #8]
 800109c:	607a      	str	r2, [r7, #4]
 800109e:	603b      	str	r3, [r7, #0]
 80010a0:	4603      	mov	r3, r0
 80010a2:	73fb      	strb	r3, [r7, #15]
  WaitForDmaEnd();
  LcdSpiMode8();
 80010a4:	4b0d      	ldr	r3, [pc, #52]	; (80010dc <LCD_IO_ReadCmd8MultipleData24to16+0x48>)
 80010a6:	685b      	ldr	r3, [r3, #4]
 80010a8:	4a0c      	ldr	r2, [pc, #48]	; (80010dc <LCD_IO_ReadCmd8MultipleData24to16+0x48>)
 80010aa:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80010ae:	6053      	str	r3, [r2, #4]
  LCD_CS_ON;
 80010b0:	4b0b      	ldr	r3, [pc, #44]	; (80010e0 <LCD_IO_ReadCmd8MultipleData24to16+0x4c>)
 80010b2:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80010b6:	619a      	str	r2, [r3, #24]
  LcdCmdWrite8(Cmd);
 80010b8:	7bfb      	ldrb	r3, [r7, #15]
 80010ba:	4618      	mov	r0, r3
 80010bc:	f7ff fd42 	bl	8000b44 <LcdCmdWrite8>

  DummySize = (DummySize << 3) + LCD_SCK_EXTRACLK;
 80010c0:	683b      	ldr	r3, [r7, #0]
 80010c2:	00db      	lsls	r3, r3, #3
 80010c4:	603b      	str	r3, [r7, #0]
  LcdDirRead(DummySize);
 80010c6:	6838      	ldr	r0, [r7, #0]
 80010c8:	f7ff fcc0 	bl	8000a4c <LcdDirRead>
  LCD_IO_ReadMultiData16to24(pData, Size);
 80010cc:	6879      	ldr	r1, [r7, #4]
 80010ce:	68b8      	ldr	r0, [r7, #8]
 80010d0:	f7ff fdd8 	bl	8000c84 <LCD_IO_ReadMultiData16to24>
}
 80010d4:	bf00      	nop
 80010d6:	3710      	adds	r7, #16
 80010d8:	46bd      	mov	sp, r7
 80010da:	bd80      	pop	{r7, pc}
 80010dc:	40013000 	.word	0x40013000
 80010e0:	48000800 	.word	0x48000800

080010e4 <BSP_LCD_Init>:
  * @brief  Initializes the LCD.
  * @param  None
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{ 
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b082      	sub	sp, #8
 80010e8:	af00      	add	r7, sp, #0
  uint8_t ret = LCD_ERROR;
 80010ea:	2301      	movs	r3, #1
 80010ec:	71fb      	strb	r3, [r7, #7]

  /* LCD Init */   
  lcd_drv->Init();
 80010ee:	4b0d      	ldr	r3, [pc, #52]	; (8001124 <BSP_LCD_Init+0x40>)
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	4798      	blx	r3
  
  /* Default value for draw propriety */
  DrawProp.BackColor = LCD_COLOR_MAGENTA;
 80010f6:	4b0c      	ldr	r3, [pc, #48]	; (8001128 <BSP_LCD_Init+0x44>)
 80010f8:	f64f 021f 	movw	r2, #63519	; 0xf81f
 80010fc:	605a      	str	r2, [r3, #4]
  DrawProp.TextColor = LCD_DEFAULT_TEXTCOLOR;
 80010fe:	4b0a      	ldr	r3, [pc, #40]	; (8001128 <BSP_LCD_Init+0x44>)
 8001100:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001104:	601a      	str	r2, [r3, #0]
  DrawProp.pFont     = &LCD_DEFAULT_FONT;
 8001106:	4b08      	ldr	r3, [pc, #32]	; (8001128 <BSP_LCD_Init+0x44>)
 8001108:	4a08      	ldr	r2, [pc, #32]	; (800112c <BSP_LCD_Init+0x48>)
 800110a:	609a      	str	r2, [r3, #8]
  
  /* Clear the LCD screen */
  #if LCD_INIT_CLEAR == 1
  BSP_LCD_Clear(LCD_COLOR_MAGENTA);
 800110c:	f64f 001f 	movw	r0, #63519	; 0xf81f
 8001110:	f000 f852 	bl	80011b8 <BSP_LCD_Clear>
  #endif
  
  ret = LCD_OK;
 8001114:	2300      	movs	r3, #0
 8001116:	71fb      	strb	r3, [r7, #7]
  
  return ret;
 8001118:	79fb      	ldrb	r3, [r7, #7]
}
 800111a:	4618      	mov	r0, r3
 800111c:	3708      	adds	r7, #8
 800111e:	46bd      	mov	sp, r7
 8001120:	bd80      	pop	{r7, pc}
 8001122:	bf00      	nop
 8001124:	2000005c 	.word	0x2000005c
 8001128:	20000470 	.word	0x20000470
 800112c:	20000010 	.word	0x20000010

08001130 <BSP_LCD_GetXSize>:
  * @brief  Gets the LCD X size.
  * @param  None    
  * @retval Used LCD X size
  */
uint16_t BSP_LCD_GetXSize(void)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	af00      	add	r7, sp, #0
  return(lcd_drv->GetLcdPixelWidth());
 8001134:	4b03      	ldr	r3, [pc, #12]	; (8001144 <BSP_LCD_GetXSize+0x14>)
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800113a:	4798      	blx	r3
 800113c:	4603      	mov	r3, r0
}
 800113e:	4618      	mov	r0, r3
 8001140:	bd80      	pop	{r7, pc}
 8001142:	bf00      	nop
 8001144:	2000005c 	.word	0x2000005c

08001148 <BSP_LCD_GetYSize>:
  * @brief  Gets the LCD Y size.
  * @param  None   
  * @retval Used LCD Y size
  */
uint16_t BSP_LCD_GetYSize(void)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	af00      	add	r7, sp, #0
  return(lcd_drv->GetLcdPixelHeight());
 800114c:	4b03      	ldr	r3, [pc, #12]	; (800115c <BSP_LCD_GetYSize+0x14>)
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001152:	4798      	blx	r3
 8001154:	4603      	mov	r3, r0
}
 8001156:	4618      	mov	r0, r3
 8001158:	bd80      	pop	{r7, pc}
 800115a:	bf00      	nop
 800115c:	2000005c 	.word	0x2000005c

08001160 <BSP_LCD_GetBackColor>:
  * @brief  Gets the LCD background color.
  * @param  None
  * @retval Used background color
  */
uint16_t BSP_LCD_GetBackColor(void)
{
 8001160:	b480      	push	{r7}
 8001162:	af00      	add	r7, sp, #0
  return DrawProp.BackColor;
 8001164:	4b03      	ldr	r3, [pc, #12]	; (8001174 <BSP_LCD_GetBackColor+0x14>)
 8001166:	685b      	ldr	r3, [r3, #4]
 8001168:	b29b      	uxth	r3, r3
}
 800116a:	4618      	mov	r0, r3
 800116c:	46bd      	mov	sp, r7
 800116e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001172:	4770      	bx	lr
 8001174:	20000470 	.word	0x20000470

08001178 <BSP_LCD_SetBackColor>:
  * @brief  Sets the LCD background color.
  * @param  Color: Background color code RGB(5-6-5)
  * @retval None
  */
void BSP_LCD_SetBackColor(uint16_t Color)
{
 8001178:	b480      	push	{r7}
 800117a:	b083      	sub	sp, #12
 800117c:	af00      	add	r7, sp, #0
 800117e:	4603      	mov	r3, r0
 8001180:	80fb      	strh	r3, [r7, #6]
  DrawProp.BackColor = Color;
 8001182:	88fb      	ldrh	r3, [r7, #6]
 8001184:	4a03      	ldr	r2, [pc, #12]	; (8001194 <BSP_LCD_SetBackColor+0x1c>)
 8001186:	6053      	str	r3, [r2, #4]
}
 8001188:	bf00      	nop
 800118a:	370c      	adds	r7, #12
 800118c:	46bd      	mov	sp, r7
 800118e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001192:	4770      	bx	lr
 8001194:	20000470 	.word	0x20000470

08001198 <BSP_LCD_SetFont>:
  * @brief  Sets the LCD text font.
  * @param  fonts: Font to be used
  * @retval None
  */
void BSP_LCD_SetFont(sFONT *pFonts)
{
 8001198:	b480      	push	{r7}
 800119a:	b083      	sub	sp, #12
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]
  DrawProp.pFont = pFonts;
 80011a0:	4a04      	ldr	r2, [pc, #16]	; (80011b4 <BSP_LCD_SetFont+0x1c>)
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	6093      	str	r3, [r2, #8]
}
 80011a6:	bf00      	nop
 80011a8:	370c      	adds	r7, #12
 80011aa:	46bd      	mov	sp, r7
 80011ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b0:	4770      	bx	lr
 80011b2:	bf00      	nop
 80011b4:	20000470 	.word	0x20000470

080011b8 <BSP_LCD_Clear>:
  * @brief  Clears the hole LCD.
  * @param  Color: Color of the background
  * @retval None
  */
void BSP_LCD_Clear(uint16_t Color)
{
 80011b8:	b5b0      	push	{r4, r5, r7, lr}
 80011ba:	b084      	sub	sp, #16
 80011bc:	af02      	add	r7, sp, #8
 80011be:	4603      	mov	r3, r0
 80011c0:	80fb      	strh	r3, [r7, #6]
  lcd_drv->FillRect(0, 0, BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), Color);
 80011c2:	4b0b      	ldr	r3, [pc, #44]	; (80011f0 <BSP_LCD_Clear+0x38>)
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	6b9c      	ldr	r4, [r3, #56]	; 0x38
 80011c8:	f7ff ffb2 	bl	8001130 <BSP_LCD_GetXSize>
 80011cc:	4603      	mov	r3, r0
 80011ce:	461d      	mov	r5, r3
 80011d0:	f7ff ffba 	bl	8001148 <BSP_LCD_GetYSize>
 80011d4:	4603      	mov	r3, r0
 80011d6:	461a      	mov	r2, r3
 80011d8:	88fb      	ldrh	r3, [r7, #6]
 80011da:	9300      	str	r3, [sp, #0]
 80011dc:	4613      	mov	r3, r2
 80011de:	462a      	mov	r2, r5
 80011e0:	2100      	movs	r1, #0
 80011e2:	2000      	movs	r0, #0
 80011e4:	47a0      	blx	r4
}
 80011e6:	bf00      	nop
 80011e8:	3708      	adds	r7, #8
 80011ea:	46bd      	mov	sp, r7
 80011ec:	bdb0      	pop	{r4, r5, r7, pc}
 80011ee:	bf00      	nop
 80011f0:	2000005c 	.word	0x2000005c

080011f4 <BSP_LCD_DisplayChar>:
  * @param  Ascii: Character ascii code
  *           This parameter must be a number between Min_Data = 0x20 and Max_Data = 0x7E 
  * @retval None
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b082      	sub	sp, #8
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	4603      	mov	r3, r0
 80011fc:	80fb      	strh	r3, [r7, #6]
 80011fe:	460b      	mov	r3, r1
 8001200:	80bb      	strh	r3, [r7, #4]
 8001202:	4613      	mov	r3, r2
 8001204:	70fb      	strb	r3, [r7, #3]
  DrawChar(Xpos, Ypos, &DrawProp.pFont->table[(Ascii-' ') *\
 8001206:	4b0f      	ldr	r3, [pc, #60]	; (8001244 <BSP_LCD_DisplayChar+0x50>)
 8001208:	689b      	ldr	r3, [r3, #8]
 800120a:	681a      	ldr	r2, [r3, #0]
 800120c:	78fb      	ldrb	r3, [r7, #3]
 800120e:	3b20      	subs	r3, #32
    DrawProp.pFont->Height * ((DrawProp.pFont->Width + 7) / 8)]);
 8001210:	490c      	ldr	r1, [pc, #48]	; (8001244 <BSP_LCD_DisplayChar+0x50>)
 8001212:	6889      	ldr	r1, [r1, #8]
 8001214:	88c9      	ldrh	r1, [r1, #6]
  DrawChar(Xpos, Ypos, &DrawProp.pFont->table[(Ascii-' ') *\
 8001216:	fb01 f103 	mul.w	r1, r1, r3
    DrawProp.pFont->Height * ((DrawProp.pFont->Width + 7) / 8)]);
 800121a:	4b0a      	ldr	r3, [pc, #40]	; (8001244 <BSP_LCD_DisplayChar+0x50>)
 800121c:	689b      	ldr	r3, [r3, #8]
 800121e:	889b      	ldrh	r3, [r3, #4]
 8001220:	3307      	adds	r3, #7
 8001222:	2b00      	cmp	r3, #0
 8001224:	da00      	bge.n	8001228 <BSP_LCD_DisplayChar+0x34>
 8001226:	3307      	adds	r3, #7
 8001228:	10db      	asrs	r3, r3, #3
 800122a:	fb03 f301 	mul.w	r3, r3, r1
  DrawChar(Xpos, Ypos, &DrawProp.pFont->table[(Ascii-' ') *\
 800122e:	441a      	add	r2, r3
 8001230:	88b9      	ldrh	r1, [r7, #4]
 8001232:	88fb      	ldrh	r3, [r7, #6]
 8001234:	4618      	mov	r0, r3
 8001236:	f000 fa69 	bl	800170c <DrawChar>
}
 800123a:	bf00      	nop
 800123c:	3708      	adds	r7, #8
 800123e:	46bd      	mov	sp, r7
 8001240:	bd80      	pop	{r7, pc}
 8001242:	bf00      	nop
 8001244:	20000470 	.word	0x20000470

08001248 <BSP_LCD_DisplayStringAt>:
  *            @arg  RIGHT_MODE
  *            @arg  LEFT_MODE   
  * @retval None
  */
void BSP_LCD_DisplayStringAt(uint16_t Xpos, uint16_t Ypos, uint8_t *Text, Line_ModeTypdef Mode)
{
 8001248:	b590      	push	{r4, r7, lr}
 800124a:	b089      	sub	sp, #36	; 0x24
 800124c:	af00      	add	r7, sp, #0
 800124e:	60ba      	str	r2, [r7, #8]
 8001250:	461a      	mov	r2, r3
 8001252:	4603      	mov	r3, r0
 8001254:	81fb      	strh	r3, [r7, #14]
 8001256:	460b      	mov	r3, r1
 8001258:	81bb      	strh	r3, [r7, #12]
 800125a:	4613      	mov	r3, r2
 800125c:	71fb      	strb	r3, [r7, #7]
  uint16_t refcolumn = 1, i = 0;
 800125e:	2301      	movs	r3, #1
 8001260:	83fb      	strh	r3, [r7, #30]
 8001262:	2300      	movs	r3, #0
 8001264:	83bb      	strh	r3, [r7, #28]
  uint32_t size = 0, xsize = 0; 
 8001266:	2300      	movs	r3, #0
 8001268:	61bb      	str	r3, [r7, #24]
 800126a:	2300      	movs	r3, #0
 800126c:	613b      	str	r3, [r7, #16]
  uint8_t  *ptr = Text;
 800126e:	68bb      	ldr	r3, [r7, #8]
 8001270:	617b      	str	r3, [r7, #20]
  
  /* Get the text size */
  while (*ptr++) size ++ ;
 8001272:	e002      	b.n	800127a <BSP_LCD_DisplayStringAt+0x32>
 8001274:	69bb      	ldr	r3, [r7, #24]
 8001276:	3301      	adds	r3, #1
 8001278:	61bb      	str	r3, [r7, #24]
 800127a:	697b      	ldr	r3, [r7, #20]
 800127c:	1c5a      	adds	r2, r3, #1
 800127e:	617a      	str	r2, [r7, #20]
 8001280:	781b      	ldrb	r3, [r3, #0]
 8001282:	2b00      	cmp	r3, #0
 8001284:	d1f6      	bne.n	8001274 <BSP_LCD_DisplayStringAt+0x2c>
  
  /* Characters number per line */
  xsize = (BSP_LCD_GetXSize()/DrawProp.pFont->Width);
 8001286:	f7ff ff53 	bl	8001130 <BSP_LCD_GetXSize>
 800128a:	4603      	mov	r3, r0
 800128c:	461a      	mov	r2, r3
 800128e:	4b33      	ldr	r3, [pc, #204]	; (800135c <BSP_LCD_DisplayStringAt+0x114>)
 8001290:	689b      	ldr	r3, [r3, #8]
 8001292:	889b      	ldrh	r3, [r3, #4]
 8001294:	fbb2 f3f3 	udiv	r3, r2, r3
 8001298:	b29b      	uxth	r3, r3
 800129a:	613b      	str	r3, [r7, #16]
  
  switch (Mode)
 800129c:	79fb      	ldrb	r3, [r7, #7]
 800129e:	2b02      	cmp	r3, #2
 80012a0:	d014      	beq.n	80012cc <BSP_LCD_DisplayStringAt+0x84>
 80012a2:	2b03      	cmp	r3, #3
 80012a4:	d00f      	beq.n	80012c6 <BSP_LCD_DisplayStringAt+0x7e>
 80012a6:	2b01      	cmp	r3, #1
 80012a8:	d11e      	bne.n	80012e8 <BSP_LCD_DisplayStringAt+0xa0>
  {
  case CENTER_MODE:
    {
      refcolumn = Xpos + ((xsize - size)* DrawProp.pFont->Width) / 2;
 80012aa:	693a      	ldr	r2, [r7, #16]
 80012ac:	69bb      	ldr	r3, [r7, #24]
 80012ae:	1ad3      	subs	r3, r2, r3
 80012b0:	4a2a      	ldr	r2, [pc, #168]	; (800135c <BSP_LCD_DisplayStringAt+0x114>)
 80012b2:	6892      	ldr	r2, [r2, #8]
 80012b4:	8892      	ldrh	r2, [r2, #4]
 80012b6:	fb02 f303 	mul.w	r3, r2, r3
 80012ba:	085b      	lsrs	r3, r3, #1
 80012bc:	b29a      	uxth	r2, r3
 80012be:	89fb      	ldrh	r3, [r7, #14]
 80012c0:	4413      	add	r3, r2
 80012c2:	83fb      	strh	r3, [r7, #30]
      break;
 80012c4:	e013      	b.n	80012ee <BSP_LCD_DisplayStringAt+0xa6>
    }
  case LEFT_MODE:
    {
      refcolumn = Xpos;
 80012c6:	89fb      	ldrh	r3, [r7, #14]
 80012c8:	83fb      	strh	r3, [r7, #30]
      break;
 80012ca:	e010      	b.n	80012ee <BSP_LCD_DisplayStringAt+0xa6>
    }
  case RIGHT_MODE:
    {
      refcolumn =  - Xpos + ((xsize - size)*DrawProp.pFont->Width);
 80012cc:	693a      	ldr	r2, [r7, #16]
 80012ce:	69bb      	ldr	r3, [r7, #24]
 80012d0:	1ad3      	subs	r3, r2, r3
 80012d2:	b29a      	uxth	r2, r3
 80012d4:	4b21      	ldr	r3, [pc, #132]	; (800135c <BSP_LCD_DisplayStringAt+0x114>)
 80012d6:	689b      	ldr	r3, [r3, #8]
 80012d8:	889b      	ldrh	r3, [r3, #4]
 80012da:	fb12 f303 	smulbb	r3, r2, r3
 80012de:	b29a      	uxth	r2, r3
 80012e0:	89fb      	ldrh	r3, [r7, #14]
 80012e2:	1ad3      	subs	r3, r2, r3
 80012e4:	83fb      	strh	r3, [r7, #30]
      break;
 80012e6:	e002      	b.n	80012ee <BSP_LCD_DisplayStringAt+0xa6>
    }    
  default:
    {
      refcolumn = Xpos;
 80012e8:	89fb      	ldrh	r3, [r7, #14]
 80012ea:	83fb      	strh	r3, [r7, #30]
      break;
 80012ec:	bf00      	nop
    }
  }
  
  /* Send the string character by character on lCD */
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp.pFont->Width)) & 0xFFFF) >= DrawProp.pFont->Width))
 80012ee:	e012      	b.n	8001316 <BSP_LCD_DisplayStringAt+0xce>
  {
    /* Display one character on LCD */
    BSP_LCD_DisplayChar(refcolumn, Ypos, *Text);
 80012f0:	68bb      	ldr	r3, [r7, #8]
 80012f2:	781a      	ldrb	r2, [r3, #0]
 80012f4:	89b9      	ldrh	r1, [r7, #12]
 80012f6:	8bfb      	ldrh	r3, [r7, #30]
 80012f8:	4618      	mov	r0, r3
 80012fa:	f7ff ff7b 	bl	80011f4 <BSP_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    refcolumn += DrawProp.pFont->Width;
 80012fe:	4b17      	ldr	r3, [pc, #92]	; (800135c <BSP_LCD_DisplayStringAt+0x114>)
 8001300:	689b      	ldr	r3, [r3, #8]
 8001302:	889a      	ldrh	r2, [r3, #4]
 8001304:	8bfb      	ldrh	r3, [r7, #30]
 8001306:	4413      	add	r3, r2
 8001308:	83fb      	strh	r3, [r7, #30]
    /* Point on the next character */
    Text++;
 800130a:	68bb      	ldr	r3, [r7, #8]
 800130c:	3301      	adds	r3, #1
 800130e:	60bb      	str	r3, [r7, #8]
    i++;
 8001310:	8bbb      	ldrh	r3, [r7, #28]
 8001312:	3301      	adds	r3, #1
 8001314:	83bb      	strh	r3, [r7, #28]
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp.pFont->Width)) & 0xFFFF) >= DrawProp.pFont->Width))
 8001316:	68bb      	ldr	r3, [r7, #8]
 8001318:	781b      	ldrb	r3, [r3, #0]
 800131a:	2b00      	cmp	r3, #0
 800131c:	bf14      	ite	ne
 800131e:	2301      	movne	r3, #1
 8001320:	2300      	moveq	r3, #0
 8001322:	b2dc      	uxtb	r4, r3
 8001324:	f7ff ff04 	bl	8001130 <BSP_LCD_GetXSize>
 8001328:	4603      	mov	r3, r0
 800132a:	4619      	mov	r1, r3
 800132c:	8bbb      	ldrh	r3, [r7, #28]
 800132e:	4a0b      	ldr	r2, [pc, #44]	; (800135c <BSP_LCD_DisplayStringAt+0x114>)
 8001330:	6892      	ldr	r2, [r2, #8]
 8001332:	8892      	ldrh	r2, [r2, #4]
 8001334:	fb02 f303 	mul.w	r3, r2, r3
 8001338:	1acb      	subs	r3, r1, r3
 800133a:	b29b      	uxth	r3, r3
 800133c:	4a07      	ldr	r2, [pc, #28]	; (800135c <BSP_LCD_DisplayStringAt+0x114>)
 800133e:	6892      	ldr	r2, [r2, #8]
 8001340:	8892      	ldrh	r2, [r2, #4]
 8001342:	4293      	cmp	r3, r2
 8001344:	bfac      	ite	ge
 8001346:	2301      	movge	r3, #1
 8001348:	2300      	movlt	r3, #0
 800134a:	b2db      	uxtb	r3, r3
 800134c:	4023      	ands	r3, r4
 800134e:	b2db      	uxtb	r3, r3
 8001350:	2b00      	cmp	r3, #0
 8001352:	d1cd      	bne.n	80012f0 <BSP_LCD_DisplayStringAt+0xa8>
  }
}
 8001354:	bf00      	nop
 8001356:	3724      	adds	r7, #36	; 0x24
 8001358:	46bd      	mov	sp, r7
 800135a:	bd90      	pop	{r4, r7, pc}
 800135c:	20000470 	.word	0x20000470

08001360 <BSP_LCD_DrawPixel>:
  * @param  Ypos: Y position
  * @param  RGB_Code: Pixel color in RGB mode (5-6-5)  
  * @retval None
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint16_t RGB_Code)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	b082      	sub	sp, #8
 8001364:	af00      	add	r7, sp, #0
 8001366:	4603      	mov	r3, r0
 8001368:	80fb      	strh	r3, [r7, #6]
 800136a:	460b      	mov	r3, r1
 800136c:	80bb      	strh	r3, [r7, #4]
 800136e:	4613      	mov	r3, r2
 8001370:	807b      	strh	r3, [r7, #2]
  if(lcd_drv->WritePixel != NULL)
 8001372:	4b08      	ldr	r3, [pc, #32]	; (8001394 <BSP_LCD_DrawPixel+0x34>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	695b      	ldr	r3, [r3, #20]
 8001378:	2b00      	cmp	r3, #0
 800137a:	d006      	beq.n	800138a <BSP_LCD_DrawPixel+0x2a>
  {
    lcd_drv->WritePixel(Xpos, Ypos, RGB_Code);
 800137c:	4b05      	ldr	r3, [pc, #20]	; (8001394 <BSP_LCD_DrawPixel+0x34>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	695b      	ldr	r3, [r3, #20]
 8001382:	887a      	ldrh	r2, [r7, #2]
 8001384:	88b9      	ldrh	r1, [r7, #4]
 8001386:	88f8      	ldrh	r0, [r7, #6]
 8001388:	4798      	blx	r3
  }
}
 800138a:	bf00      	nop
 800138c:	3708      	adds	r7, #8
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}
 8001392:	bf00      	nop
 8001394:	2000005c 	.word	0x2000005c

08001398 <BSP_LCD_DrawHLine>:
  * @param  Ypos: Y position
  * @param  Length: Line length
  * @retval None
  */
void BSP_LCD_DrawHLine(uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 8001398:	b590      	push	{r4, r7, lr}
 800139a:	b085      	sub	sp, #20
 800139c:	af00      	add	r7, sp, #0
 800139e:	4603      	mov	r3, r0
 80013a0:	80fb      	strh	r3, [r7, #6]
 80013a2:	460b      	mov	r3, r1
 80013a4:	80bb      	strh	r3, [r7, #4]
 80013a6:	4613      	mov	r3, r2
 80013a8:	807b      	strh	r3, [r7, #2]
  uint32_t index = 0;
 80013aa:	2300      	movs	r3, #0
 80013ac:	60fb      	str	r3, [r7, #12]
  
  if(lcd_drv->DrawHLine != NULL)
 80013ae:	4b15      	ldr	r3, [pc, #84]	; (8001404 <BSP_LCD_DrawHLine+0x6c>)
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	6a1b      	ldr	r3, [r3, #32]
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d00a      	beq.n	80013ce <BSP_LCD_DrawHLine+0x36>
  {
    lcd_drv->DrawHLine(DrawProp.TextColor, Xpos, Ypos, Length);
 80013b8:	4b12      	ldr	r3, [pc, #72]	; (8001404 <BSP_LCD_DrawHLine+0x6c>)
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	6a1c      	ldr	r4, [r3, #32]
 80013be:	4b12      	ldr	r3, [pc, #72]	; (8001408 <BSP_LCD_DrawHLine+0x70>)
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	b298      	uxth	r0, r3
 80013c4:	887b      	ldrh	r3, [r7, #2]
 80013c6:	88ba      	ldrh	r2, [r7, #4]
 80013c8:	88f9      	ldrh	r1, [r7, #6]
 80013ca:	47a0      	blx	r4
    for(index = 0; index < Length; index++)
    {
      BSP_LCD_DrawPixel((Xpos + index), Ypos, DrawProp.TextColor);
    }
  }
}
 80013cc:	e015      	b.n	80013fa <BSP_LCD_DrawHLine+0x62>
    for(index = 0; index < Length; index++)
 80013ce:	2300      	movs	r3, #0
 80013d0:	60fb      	str	r3, [r7, #12]
 80013d2:	e00e      	b.n	80013f2 <BSP_LCD_DrawHLine+0x5a>
      BSP_LCD_DrawPixel((Xpos + index), Ypos, DrawProp.TextColor);
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	b29a      	uxth	r2, r3
 80013d8:	88fb      	ldrh	r3, [r7, #6]
 80013da:	4413      	add	r3, r2
 80013dc:	b298      	uxth	r0, r3
 80013de:	4b0a      	ldr	r3, [pc, #40]	; (8001408 <BSP_LCD_DrawHLine+0x70>)
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	b29a      	uxth	r2, r3
 80013e4:	88bb      	ldrh	r3, [r7, #4]
 80013e6:	4619      	mov	r1, r3
 80013e8:	f7ff ffba 	bl	8001360 <BSP_LCD_DrawPixel>
    for(index = 0; index < Length; index++)
 80013ec:	68fb      	ldr	r3, [r7, #12]
 80013ee:	3301      	adds	r3, #1
 80013f0:	60fb      	str	r3, [r7, #12]
 80013f2:	887b      	ldrh	r3, [r7, #2]
 80013f4:	68fa      	ldr	r2, [r7, #12]
 80013f6:	429a      	cmp	r2, r3
 80013f8:	d3ec      	bcc.n	80013d4 <BSP_LCD_DrawHLine+0x3c>
}
 80013fa:	bf00      	nop
 80013fc:	3714      	adds	r7, #20
 80013fe:	46bd      	mov	sp, r7
 8001400:	bd90      	pop	{r4, r7, pc}
 8001402:	bf00      	nop
 8001404:	2000005c 	.word	0x2000005c
 8001408:	20000470 	.word	0x20000470

0800140c <BSP_LCD_DrawVLine>:
  * @param  Ypos: Y position
  * @param  Length: Line length
  * @retval None
  */
void BSP_LCD_DrawVLine(uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 800140c:	b590      	push	{r4, r7, lr}
 800140e:	b085      	sub	sp, #20
 8001410:	af00      	add	r7, sp, #0
 8001412:	4603      	mov	r3, r0
 8001414:	80fb      	strh	r3, [r7, #6]
 8001416:	460b      	mov	r3, r1
 8001418:	80bb      	strh	r3, [r7, #4]
 800141a:	4613      	mov	r3, r2
 800141c:	807b      	strh	r3, [r7, #2]
  uint32_t index = 0;
 800141e:	2300      	movs	r3, #0
 8001420:	60fb      	str	r3, [r7, #12]
  
  if(lcd_drv->DrawVLine != NULL)
 8001422:	4b15      	ldr	r3, [pc, #84]	; (8001478 <BSP_LCD_DrawVLine+0x6c>)
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001428:	2b00      	cmp	r3, #0
 800142a:	d00a      	beq.n	8001442 <BSP_LCD_DrawVLine+0x36>
  {
    lcd_drv->DrawVLine(DrawProp.TextColor, Xpos, Ypos, Length);
 800142c:	4b12      	ldr	r3, [pc, #72]	; (8001478 <BSP_LCD_DrawVLine+0x6c>)
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8001432:	4b12      	ldr	r3, [pc, #72]	; (800147c <BSP_LCD_DrawVLine+0x70>)
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	b298      	uxth	r0, r3
 8001438:	887b      	ldrh	r3, [r7, #2]
 800143a:	88ba      	ldrh	r2, [r7, #4]
 800143c:	88f9      	ldrh	r1, [r7, #6]
 800143e:	47a0      	blx	r4
    for(index = 0; index < Length; index++)
    {
      BSP_LCD_DrawPixel(Xpos, Ypos + index, DrawProp.TextColor);
    }
  }
}
 8001440:	e015      	b.n	800146e <BSP_LCD_DrawVLine+0x62>
    for(index = 0; index < Length; index++)
 8001442:	2300      	movs	r3, #0
 8001444:	60fb      	str	r3, [r7, #12]
 8001446:	e00e      	b.n	8001466 <BSP_LCD_DrawVLine+0x5a>
      BSP_LCD_DrawPixel(Xpos, Ypos + index, DrawProp.TextColor);
 8001448:	68fb      	ldr	r3, [r7, #12]
 800144a:	b29a      	uxth	r2, r3
 800144c:	88bb      	ldrh	r3, [r7, #4]
 800144e:	4413      	add	r3, r2
 8001450:	b299      	uxth	r1, r3
 8001452:	4b0a      	ldr	r3, [pc, #40]	; (800147c <BSP_LCD_DrawVLine+0x70>)
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	b29a      	uxth	r2, r3
 8001458:	88fb      	ldrh	r3, [r7, #6]
 800145a:	4618      	mov	r0, r3
 800145c:	f7ff ff80 	bl	8001360 <BSP_LCD_DrawPixel>
    for(index = 0; index < Length; index++)
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	3301      	adds	r3, #1
 8001464:	60fb      	str	r3, [r7, #12]
 8001466:	887b      	ldrh	r3, [r7, #2]
 8001468:	68fa      	ldr	r2, [r7, #12]
 800146a:	429a      	cmp	r2, r3
 800146c:	d3ec      	bcc.n	8001448 <BSP_LCD_DrawVLine+0x3c>
}
 800146e:	bf00      	nop
 8001470:	3714      	adds	r7, #20
 8001472:	46bd      	mov	sp, r7
 8001474:	bd90      	pop	{r4, r7, pc}
 8001476:	bf00      	nop
 8001478:	2000005c 	.word	0x2000005c
 800147c:	20000470 	.word	0x20000470

08001480 <BSP_LCD_DrawRect>:
  * @param  Width: Rectangle width  
  * @param  Height: Rectangle height
  * @retval None
  */
void BSP_LCD_DrawRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 8001480:	b590      	push	{r4, r7, lr}
 8001482:	b083      	sub	sp, #12
 8001484:	af00      	add	r7, sp, #0
 8001486:	4604      	mov	r4, r0
 8001488:	4608      	mov	r0, r1
 800148a:	4611      	mov	r1, r2
 800148c:	461a      	mov	r2, r3
 800148e:	4623      	mov	r3, r4
 8001490:	80fb      	strh	r3, [r7, #6]
 8001492:	4603      	mov	r3, r0
 8001494:	80bb      	strh	r3, [r7, #4]
 8001496:	460b      	mov	r3, r1
 8001498:	807b      	strh	r3, [r7, #2]
 800149a:	4613      	mov	r3, r2
 800149c:	803b      	strh	r3, [r7, #0]
  /* Draw horizontal lines */
  BSP_LCD_DrawHLine(Xpos, Ypos, Width);
 800149e:	887a      	ldrh	r2, [r7, #2]
 80014a0:	88b9      	ldrh	r1, [r7, #4]
 80014a2:	88fb      	ldrh	r3, [r7, #6]
 80014a4:	4618      	mov	r0, r3
 80014a6:	f7ff ff77 	bl	8001398 <BSP_LCD_DrawHLine>
  BSP_LCD_DrawHLine(Xpos, (Ypos + Height - 1), Width);
 80014aa:	88ba      	ldrh	r2, [r7, #4]
 80014ac:	883b      	ldrh	r3, [r7, #0]
 80014ae:	4413      	add	r3, r2
 80014b0:	b29b      	uxth	r3, r3
 80014b2:	3b01      	subs	r3, #1
 80014b4:	b299      	uxth	r1, r3
 80014b6:	887a      	ldrh	r2, [r7, #2]
 80014b8:	88fb      	ldrh	r3, [r7, #6]
 80014ba:	4618      	mov	r0, r3
 80014bc:	f7ff ff6c 	bl	8001398 <BSP_LCD_DrawHLine>
  
  /* Draw vertical lines */
  BSP_LCD_DrawVLine(Xpos, Ypos, Height);
 80014c0:	883a      	ldrh	r2, [r7, #0]
 80014c2:	88b9      	ldrh	r1, [r7, #4]
 80014c4:	88fb      	ldrh	r3, [r7, #6]
 80014c6:	4618      	mov	r0, r3
 80014c8:	f7ff ffa0 	bl	800140c <BSP_LCD_DrawVLine>
  BSP_LCD_DrawVLine((Xpos + Width - 1), Ypos, Height);
 80014cc:	88fa      	ldrh	r2, [r7, #6]
 80014ce:	887b      	ldrh	r3, [r7, #2]
 80014d0:	4413      	add	r3, r2
 80014d2:	b29b      	uxth	r3, r3
 80014d4:	3b01      	subs	r3, #1
 80014d6:	b29b      	uxth	r3, r3
 80014d8:	883a      	ldrh	r2, [r7, #0]
 80014da:	88b9      	ldrh	r1, [r7, #4]
 80014dc:	4618      	mov	r0, r3
 80014de:	f7ff ff95 	bl	800140c <BSP_LCD_DrawVLine>
}
 80014e2:	bf00      	nop
 80014e4:	370c      	adds	r7, #12
 80014e6:	46bd      	mov	sp, r7
 80014e8:	bd90      	pop	{r4, r7, pc}
	...

080014ec <BSP_LCD_DrawCircle>:
  * @param  Ypos: Y position
  * @param  Radius: Circle radius
  * @retval None
  */
void BSP_LCD_DrawCircle(uint16_t Xpos, uint16_t Ypos, uint16_t Radius)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b086      	sub	sp, #24
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	4603      	mov	r3, r0
 80014f4:	80fb      	strh	r3, [r7, #6]
 80014f6:	460b      	mov	r3, r1
 80014f8:	80bb      	strh	r3, [r7, #4]
 80014fa:	4613      	mov	r3, r2
 80014fc:	807b      	strh	r3, [r7, #2]
  int32_t  D;       /* Decision Variable */ 
  uint32_t  CurX;   /* Current X Value */
  uint32_t  CurY;   /* Current Y Value */ 
  
  D = 3 - (Radius << 1);
 80014fe:	887b      	ldrh	r3, [r7, #2]
 8001500:	005b      	lsls	r3, r3, #1
 8001502:	f1c3 0303 	rsb	r3, r3, #3
 8001506:	617b      	str	r3, [r7, #20]
  CurX = 0;
 8001508:	2300      	movs	r3, #0
 800150a:	613b      	str	r3, [r7, #16]
  CurY = Radius;
 800150c:	887b      	ldrh	r3, [r7, #2]
 800150e:	60fb      	str	r3, [r7, #12]
  
  while (CurX <= CurY)
 8001510:	e097      	b.n	8001642 <BSP_LCD_DrawCircle+0x156>
  {
    BSP_LCD_DrawPixel((Xpos + CurX), (Ypos - CurY), DrawProp.TextColor);
 8001512:	693b      	ldr	r3, [r7, #16]
 8001514:	b29a      	uxth	r2, r3
 8001516:	88fb      	ldrh	r3, [r7, #6]
 8001518:	4413      	add	r3, r2
 800151a:	b298      	uxth	r0, r3
 800151c:	68fb      	ldr	r3, [r7, #12]
 800151e:	b29b      	uxth	r3, r3
 8001520:	88ba      	ldrh	r2, [r7, #4]
 8001522:	1ad3      	subs	r3, r2, r3
 8001524:	b299      	uxth	r1, r3
 8001526:	4b4b      	ldr	r3, [pc, #300]	; (8001654 <BSP_LCD_DrawCircle+0x168>)
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	b29b      	uxth	r3, r3
 800152c:	461a      	mov	r2, r3
 800152e:	f7ff ff17 	bl	8001360 <BSP_LCD_DrawPixel>
    BSP_LCD_DrawPixel((Xpos - CurX), (Ypos - CurY), DrawProp.TextColor);
 8001532:	693b      	ldr	r3, [r7, #16]
 8001534:	b29b      	uxth	r3, r3
 8001536:	88fa      	ldrh	r2, [r7, #6]
 8001538:	1ad3      	subs	r3, r2, r3
 800153a:	b298      	uxth	r0, r3
 800153c:	68fb      	ldr	r3, [r7, #12]
 800153e:	b29b      	uxth	r3, r3
 8001540:	88ba      	ldrh	r2, [r7, #4]
 8001542:	1ad3      	subs	r3, r2, r3
 8001544:	b299      	uxth	r1, r3
 8001546:	4b43      	ldr	r3, [pc, #268]	; (8001654 <BSP_LCD_DrawCircle+0x168>)
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	b29b      	uxth	r3, r3
 800154c:	461a      	mov	r2, r3
 800154e:	f7ff ff07 	bl	8001360 <BSP_LCD_DrawPixel>
    BSP_LCD_DrawPixel((Xpos + CurY), (Ypos - CurX), DrawProp.TextColor);
 8001552:	68fb      	ldr	r3, [r7, #12]
 8001554:	b29a      	uxth	r2, r3
 8001556:	88fb      	ldrh	r3, [r7, #6]
 8001558:	4413      	add	r3, r2
 800155a:	b298      	uxth	r0, r3
 800155c:	693b      	ldr	r3, [r7, #16]
 800155e:	b29b      	uxth	r3, r3
 8001560:	88ba      	ldrh	r2, [r7, #4]
 8001562:	1ad3      	subs	r3, r2, r3
 8001564:	b299      	uxth	r1, r3
 8001566:	4b3b      	ldr	r3, [pc, #236]	; (8001654 <BSP_LCD_DrawCircle+0x168>)
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	b29b      	uxth	r3, r3
 800156c:	461a      	mov	r2, r3
 800156e:	f7ff fef7 	bl	8001360 <BSP_LCD_DrawPixel>
    BSP_LCD_DrawPixel((Xpos - CurY), (Ypos - CurX), DrawProp.TextColor);
 8001572:	68fb      	ldr	r3, [r7, #12]
 8001574:	b29b      	uxth	r3, r3
 8001576:	88fa      	ldrh	r2, [r7, #6]
 8001578:	1ad3      	subs	r3, r2, r3
 800157a:	b298      	uxth	r0, r3
 800157c:	693b      	ldr	r3, [r7, #16]
 800157e:	b29b      	uxth	r3, r3
 8001580:	88ba      	ldrh	r2, [r7, #4]
 8001582:	1ad3      	subs	r3, r2, r3
 8001584:	b299      	uxth	r1, r3
 8001586:	4b33      	ldr	r3, [pc, #204]	; (8001654 <BSP_LCD_DrawCircle+0x168>)
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	b29b      	uxth	r3, r3
 800158c:	461a      	mov	r2, r3
 800158e:	f7ff fee7 	bl	8001360 <BSP_LCD_DrawPixel>
    BSP_LCD_DrawPixel((Xpos + CurX), (Ypos + CurY), DrawProp.TextColor);
 8001592:	693b      	ldr	r3, [r7, #16]
 8001594:	b29a      	uxth	r2, r3
 8001596:	88fb      	ldrh	r3, [r7, #6]
 8001598:	4413      	add	r3, r2
 800159a:	b298      	uxth	r0, r3
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	b29a      	uxth	r2, r3
 80015a0:	88bb      	ldrh	r3, [r7, #4]
 80015a2:	4413      	add	r3, r2
 80015a4:	b299      	uxth	r1, r3
 80015a6:	4b2b      	ldr	r3, [pc, #172]	; (8001654 <BSP_LCD_DrawCircle+0x168>)
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	b29b      	uxth	r3, r3
 80015ac:	461a      	mov	r2, r3
 80015ae:	f7ff fed7 	bl	8001360 <BSP_LCD_DrawPixel>
    BSP_LCD_DrawPixel((Xpos - CurX), (Ypos + CurY), DrawProp.TextColor);
 80015b2:	693b      	ldr	r3, [r7, #16]
 80015b4:	b29b      	uxth	r3, r3
 80015b6:	88fa      	ldrh	r2, [r7, #6]
 80015b8:	1ad3      	subs	r3, r2, r3
 80015ba:	b298      	uxth	r0, r3
 80015bc:	68fb      	ldr	r3, [r7, #12]
 80015be:	b29a      	uxth	r2, r3
 80015c0:	88bb      	ldrh	r3, [r7, #4]
 80015c2:	4413      	add	r3, r2
 80015c4:	b299      	uxth	r1, r3
 80015c6:	4b23      	ldr	r3, [pc, #140]	; (8001654 <BSP_LCD_DrawCircle+0x168>)
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	b29b      	uxth	r3, r3
 80015cc:	461a      	mov	r2, r3
 80015ce:	f7ff fec7 	bl	8001360 <BSP_LCD_DrawPixel>
    BSP_LCD_DrawPixel((Xpos + CurY), (Ypos + CurX), DrawProp.TextColor);
 80015d2:	68fb      	ldr	r3, [r7, #12]
 80015d4:	b29a      	uxth	r2, r3
 80015d6:	88fb      	ldrh	r3, [r7, #6]
 80015d8:	4413      	add	r3, r2
 80015da:	b298      	uxth	r0, r3
 80015dc:	693b      	ldr	r3, [r7, #16]
 80015de:	b29a      	uxth	r2, r3
 80015e0:	88bb      	ldrh	r3, [r7, #4]
 80015e2:	4413      	add	r3, r2
 80015e4:	b299      	uxth	r1, r3
 80015e6:	4b1b      	ldr	r3, [pc, #108]	; (8001654 <BSP_LCD_DrawCircle+0x168>)
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	b29b      	uxth	r3, r3
 80015ec:	461a      	mov	r2, r3
 80015ee:	f7ff feb7 	bl	8001360 <BSP_LCD_DrawPixel>
    BSP_LCD_DrawPixel((Xpos - CurY), (Ypos + CurX), DrawProp.TextColor);   
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	b29b      	uxth	r3, r3
 80015f6:	88fa      	ldrh	r2, [r7, #6]
 80015f8:	1ad3      	subs	r3, r2, r3
 80015fa:	b298      	uxth	r0, r3
 80015fc:	693b      	ldr	r3, [r7, #16]
 80015fe:	b29a      	uxth	r2, r3
 8001600:	88bb      	ldrh	r3, [r7, #4]
 8001602:	4413      	add	r3, r2
 8001604:	b299      	uxth	r1, r3
 8001606:	4b13      	ldr	r3, [pc, #76]	; (8001654 <BSP_LCD_DrawCircle+0x168>)
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	b29b      	uxth	r3, r3
 800160c:	461a      	mov	r2, r3
 800160e:	f7ff fea7 	bl	8001360 <BSP_LCD_DrawPixel>

    if (D < 0)
 8001612:	697b      	ldr	r3, [r7, #20]
 8001614:	2b00      	cmp	r3, #0
 8001616:	da06      	bge.n	8001626 <BSP_LCD_DrawCircle+0x13a>
    { 
      D += (CurX << 2) + 6;
 8001618:	693b      	ldr	r3, [r7, #16]
 800161a:	009a      	lsls	r2, r3, #2
 800161c:	697b      	ldr	r3, [r7, #20]
 800161e:	4413      	add	r3, r2
 8001620:	3306      	adds	r3, #6
 8001622:	617b      	str	r3, [r7, #20]
 8001624:	e00a      	b.n	800163c <BSP_LCD_DrawCircle+0x150>
    }
    else
    {
      D += ((CurX - CurY) << 2) + 10;
 8001626:	693a      	ldr	r2, [r7, #16]
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	1ad3      	subs	r3, r2, r3
 800162c:	009a      	lsls	r2, r3, #2
 800162e:	697b      	ldr	r3, [r7, #20]
 8001630:	4413      	add	r3, r2
 8001632:	330a      	adds	r3, #10
 8001634:	617b      	str	r3, [r7, #20]
      CurY--;
 8001636:	68fb      	ldr	r3, [r7, #12]
 8001638:	3b01      	subs	r3, #1
 800163a:	60fb      	str	r3, [r7, #12]
    }
    CurX++;
 800163c:	693b      	ldr	r3, [r7, #16]
 800163e:	3301      	adds	r3, #1
 8001640:	613b      	str	r3, [r7, #16]
  while (CurX <= CurY)
 8001642:	693a      	ldr	r2, [r7, #16]
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	429a      	cmp	r2, r3
 8001648:	f67f af63 	bls.w	8001512 <BSP_LCD_DrawCircle+0x26>
  } 
}
 800164c:	bf00      	nop
 800164e:	3718      	adds	r7, #24
 8001650:	46bd      	mov	sp, r7
 8001652:	bd80      	pop	{r7, pc}
 8001654:	20000470 	.word	0x20000470

08001658 <BSP_LCD_DrawBitmap>:
  * @param  Ypos: Bmp Y position in the LCD
  * @param  pBmp: Pointer to Bmp picture address
  * @retval None
  */
void BSP_LCD_DrawBitmap(uint16_t Xpos, uint16_t Ypos, uint8_t *pBmp)
{
 8001658:	b590      	push	{r4, r7, lr}
 800165a:	b085      	sub	sp, #20
 800165c:	af00      	add	r7, sp, #0
 800165e:	4603      	mov	r3, r0
 8001660:	603a      	str	r2, [r7, #0]
 8001662:	80fb      	strh	r3, [r7, #6]
 8001664:	460b      	mov	r3, r1
 8001666:	80bb      	strh	r3, [r7, #4]
  uint32_t height = 0;
 8001668:	2300      	movs	r3, #0
 800166a:	60fb      	str	r3, [r7, #12]
  uint32_t width  = 0;
 800166c:	2300      	movs	r3, #0
 800166e:	60bb      	str	r3, [r7, #8]
  
  /* Read bitmap width */
  width = pBmp[18] + (pBmp[19] << 8) + (pBmp[20] << 16)  + (pBmp[21] << 24);
 8001670:	683b      	ldr	r3, [r7, #0]
 8001672:	3312      	adds	r3, #18
 8001674:	781b      	ldrb	r3, [r3, #0]
 8001676:	461a      	mov	r2, r3
 8001678:	683b      	ldr	r3, [r7, #0]
 800167a:	3313      	adds	r3, #19
 800167c:	781b      	ldrb	r3, [r3, #0]
 800167e:	021b      	lsls	r3, r3, #8
 8001680:	441a      	add	r2, r3
 8001682:	683b      	ldr	r3, [r7, #0]
 8001684:	3314      	adds	r3, #20
 8001686:	781b      	ldrb	r3, [r3, #0]
 8001688:	041b      	lsls	r3, r3, #16
 800168a:	441a      	add	r2, r3
 800168c:	683b      	ldr	r3, [r7, #0]
 800168e:	3315      	adds	r3, #21
 8001690:	781b      	ldrb	r3, [r3, #0]
 8001692:	061b      	lsls	r3, r3, #24
 8001694:	4413      	add	r3, r2
 8001696:	60bb      	str	r3, [r7, #8]

  /* Read bitmap height */
  height = pBmp[22] + (pBmp[23] << 8) + (pBmp[24] << 16)  + (pBmp[25] << 24);
 8001698:	683b      	ldr	r3, [r7, #0]
 800169a:	3316      	adds	r3, #22
 800169c:	781b      	ldrb	r3, [r3, #0]
 800169e:	461a      	mov	r2, r3
 80016a0:	683b      	ldr	r3, [r7, #0]
 80016a2:	3317      	adds	r3, #23
 80016a4:	781b      	ldrb	r3, [r3, #0]
 80016a6:	021b      	lsls	r3, r3, #8
 80016a8:	441a      	add	r2, r3
 80016aa:	683b      	ldr	r3, [r7, #0]
 80016ac:	3318      	adds	r3, #24
 80016ae:	781b      	ldrb	r3, [r3, #0]
 80016b0:	041b      	lsls	r3, r3, #16
 80016b2:	441a      	add	r2, r3
 80016b4:	683b      	ldr	r3, [r7, #0]
 80016b6:	3319      	adds	r3, #25
 80016b8:	781b      	ldrb	r3, [r3, #0]
 80016ba:	061b      	lsls	r3, r3, #24
 80016bc:	4413      	add	r3, r2
 80016be:	60fb      	str	r3, [r7, #12]
  
  SetDisplayWindow(Xpos, Ypos, width, height);
 80016c0:	68bb      	ldr	r3, [r7, #8]
 80016c2:	b29a      	uxth	r2, r3
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	b29b      	uxth	r3, r3
 80016c8:	88b9      	ldrh	r1, [r7, #4]
 80016ca:	88f8      	ldrh	r0, [r7, #6]
 80016cc:	f000 f910 	bl	80018f0 <SetDisplayWindow>
  
  if(lcd_drv->DrawBitmap != NULL)
 80016d0:	4b0d      	ldr	r3, [pc, #52]	; (8001708 <BSP_LCD_DrawBitmap+0xb0>)
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d006      	beq.n	80016e8 <BSP_LCD_DrawBitmap+0x90>
  {
    lcd_drv->DrawBitmap(Xpos, Ypos, pBmp);
 80016da:	4b0b      	ldr	r3, [pc, #44]	; (8001708 <BSP_LCD_DrawBitmap+0xb0>)
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016e0:	88b9      	ldrh	r1, [r7, #4]
 80016e2:	88f8      	ldrh	r0, [r7, #6]
 80016e4:	683a      	ldr	r2, [r7, #0]
 80016e6:	4798      	blx	r3
  } 
  SetDisplayWindow(0, 0, BSP_LCD_GetXSize(), BSP_LCD_GetYSize());
 80016e8:	f7ff fd22 	bl	8001130 <BSP_LCD_GetXSize>
 80016ec:	4603      	mov	r3, r0
 80016ee:	461c      	mov	r4, r3
 80016f0:	f7ff fd2a 	bl	8001148 <BSP_LCD_GetYSize>
 80016f4:	4603      	mov	r3, r0
 80016f6:	4622      	mov	r2, r4
 80016f8:	2100      	movs	r1, #0
 80016fa:	2000      	movs	r0, #0
 80016fc:	f000 f8f8 	bl	80018f0 <SetDisplayWindow>
}
 8001700:	bf00      	nop
 8001702:	3714      	adds	r7, #20
 8001704:	46bd      	mov	sp, r7
 8001706:	bd90      	pop	{r4, r7, pc}
 8001708:	2000005c 	.word	0x2000005c

0800170c <DrawChar>:
  * @param  Ypos: Start column address
  * @param  pChar: Pointer to the character data
  * @retval None
  */
static void DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *pChar)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	b08a      	sub	sp, #40	; 0x28
 8001710:	af00      	add	r7, sp, #0
 8001712:	4603      	mov	r3, r0
 8001714:	603a      	str	r2, [r7, #0]
 8001716:	80fb      	strh	r3, [r7, #6]
 8001718:	460b      	mov	r3, r1
 800171a:	80bb      	strh	r3, [r7, #4]
  uint32_t counterh = 0, counterw = 0, index = 0;
 800171c:	2300      	movs	r3, #0
 800171e:	627b      	str	r3, [r7, #36]	; 0x24
 8001720:	2300      	movs	r3, #0
 8001722:	623b      	str	r3, [r7, #32]
 8001724:	2300      	movs	r3, #0
 8001726:	61bb      	str	r3, [r7, #24]
  uint16_t height = 0, width = 0;
 8001728:	2300      	movs	r3, #0
 800172a:	82fb      	strh	r3, [r7, #22]
 800172c:	2300      	movs	r3, #0
 800172e:	82bb      	strh	r3, [r7, #20]
  uint8_t offset = 0;
 8001730:	2300      	movs	r3, #0
 8001732:	74fb      	strb	r3, [r7, #19]
  uint8_t *pchar = NULL;
 8001734:	2300      	movs	r3, #0
 8001736:	60fb      	str	r3, [r7, #12]
  uint32_t line = 0;
 8001738:	2300      	movs	r3, #0
 800173a:	61fb      	str	r3, [r7, #28]
  
  height = DrawProp.pFont->Height;
 800173c:	4b63      	ldr	r3, [pc, #396]	; (80018cc <DrawChar+0x1c0>)
 800173e:	689b      	ldr	r3, [r3, #8]
 8001740:	88db      	ldrh	r3, [r3, #6]
 8001742:	82fb      	strh	r3, [r7, #22]
  width  = DrawProp.pFont->Width;
 8001744:	4b61      	ldr	r3, [pc, #388]	; (80018cc <DrawChar+0x1c0>)
 8001746:	689b      	ldr	r3, [r3, #8]
 8001748:	889b      	ldrh	r3, [r3, #4]
 800174a:	82bb      	strh	r3, [r7, #20]
  
  /* Fill bitmap header*/
  *(uint16_t *) (bitmap + 2) = (uint16_t)(height*width*2+OFFSET_BITMAP);
 800174c:	8afa      	ldrh	r2, [r7, #22]
 800174e:	8abb      	ldrh	r3, [r7, #20]
 8001750:	fb12 f303 	smulbb	r3, r2, r3
 8001754:	b29b      	uxth	r3, r3
 8001756:	331b      	adds	r3, #27
 8001758:	b29b      	uxth	r3, r3
 800175a:	4a5d      	ldr	r2, [pc, #372]	; (80018d0 <DrawChar+0x1c4>)
 800175c:	005b      	lsls	r3, r3, #1
 800175e:	b29b      	uxth	r3, r3
 8001760:	8013      	strh	r3, [r2, #0]
  *(uint16_t *) (bitmap + 4) = (uint16_t)((height*width*2+OFFSET_BITMAP)>>16);
 8001762:	8afb      	ldrh	r3, [r7, #22]
 8001764:	8aba      	ldrh	r2, [r7, #20]
 8001766:	fb02 f303 	mul.w	r3, r2, r3
 800176a:	331b      	adds	r3, #27
 800176c:	005b      	lsls	r3, r3, #1
 800176e:	141a      	asrs	r2, r3, #16
 8001770:	4b58      	ldr	r3, [pc, #352]	; (80018d4 <DrawChar+0x1c8>)
 8001772:	b292      	uxth	r2, r2
 8001774:	801a      	strh	r2, [r3, #0]
  *(uint16_t *) (bitmap + 10) = OFFSET_BITMAP;
 8001776:	4b58      	ldr	r3, [pc, #352]	; (80018d8 <DrawChar+0x1cc>)
 8001778:	2236      	movs	r2, #54	; 0x36
 800177a:	801a      	strh	r2, [r3, #0]
  *(uint16_t *) (bitmap + 18) = (uint16_t)(width);
 800177c:	4a57      	ldr	r2, [pc, #348]	; (80018dc <DrawChar+0x1d0>)
 800177e:	8abb      	ldrh	r3, [r7, #20]
 8001780:	8013      	strh	r3, [r2, #0]
  *(uint16_t *) (bitmap + 20) = (uint16_t)((width)>>16);
 8001782:	8abb      	ldrh	r3, [r7, #20]
 8001784:	141a      	asrs	r2, r3, #16
 8001786:	4b56      	ldr	r3, [pc, #344]	; (80018e0 <DrawChar+0x1d4>)
 8001788:	b292      	uxth	r2, r2
 800178a:	801a      	strh	r2, [r3, #0]
  *(uint16_t *) (bitmap + 22) = (uint16_t)(height);
 800178c:	4a55      	ldr	r2, [pc, #340]	; (80018e4 <DrawChar+0x1d8>)
 800178e:	8afb      	ldrh	r3, [r7, #22]
 8001790:	8013      	strh	r3, [r2, #0]
  *(uint16_t *) (bitmap + 24) = (uint16_t)((height)>>16);
 8001792:	8afb      	ldrh	r3, [r7, #22]
 8001794:	141a      	asrs	r2, r3, #16
 8001796:	4b54      	ldr	r3, [pc, #336]	; (80018e8 <DrawChar+0x1dc>)
 8001798:	b292      	uxth	r2, r2
 800179a:	801a      	strh	r2, [r3, #0]
  
  offset =  8 *((width + 7)/8) - width ;
 800179c:	8abb      	ldrh	r3, [r7, #20]
 800179e:	3307      	adds	r3, #7
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	da00      	bge.n	80017a6 <DrawChar+0x9a>
 80017a4:	3307      	adds	r3, #7
 80017a6:	10db      	asrs	r3, r3, #3
 80017a8:	b2db      	uxtb	r3, r3
 80017aa:	00db      	lsls	r3, r3, #3
 80017ac:	b2da      	uxtb	r2, r3
 80017ae:	8abb      	ldrh	r3, [r7, #20]
 80017b0:	b2db      	uxtb	r3, r3
 80017b2:	1ad3      	subs	r3, r2, r3
 80017b4:	74fb      	strb	r3, [r7, #19]
  
  for(counterh = 0; counterh < height; counterh++)
 80017b6:	2300      	movs	r3, #0
 80017b8:	627b      	str	r3, [r7, #36]	; 0x24
 80017ba:	e078      	b.n	80018ae <DrawChar+0x1a2>
  {
    pchar = ((uint8_t *)pChar + (width + 7)/8 * counterh);
 80017bc:	8abb      	ldrh	r3, [r7, #20]
 80017be:	3307      	adds	r3, #7
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	da00      	bge.n	80017c6 <DrawChar+0xba>
 80017c4:	3307      	adds	r3, #7
 80017c6:	10db      	asrs	r3, r3, #3
 80017c8:	461a      	mov	r2, r3
 80017ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017cc:	fb03 f302 	mul.w	r3, r3, r2
 80017d0:	683a      	ldr	r2, [r7, #0]
 80017d2:	4413      	add	r3, r2
 80017d4:	60fb      	str	r3, [r7, #12]
    
    if(((width + 7)/8) == 3)
 80017d6:	8abb      	ldrh	r3, [r7, #20]
 80017d8:	3b11      	subs	r3, #17
 80017da:	2b07      	cmp	r3, #7
 80017dc:	d80c      	bhi.n	80017f8 <DrawChar+0xec>
    {
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	781b      	ldrb	r3, [r3, #0]
 80017e2:	041a      	lsls	r2, r3, #16
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	3301      	adds	r3, #1
 80017e8:	781b      	ldrb	r3, [r3, #0]
 80017ea:	021b      	lsls	r3, r3, #8
 80017ec:	4313      	orrs	r3, r2
 80017ee:	68fa      	ldr	r2, [r7, #12]
 80017f0:	3202      	adds	r2, #2
 80017f2:	7812      	ldrb	r2, [r2, #0]
 80017f4:	4313      	orrs	r3, r2
 80017f6:	61fb      	str	r3, [r7, #28]
    }
    
    if(((width + 7)/8) == 2)
 80017f8:	8abb      	ldrh	r3, [r7, #20]
 80017fa:	3b09      	subs	r3, #9
 80017fc:	2b07      	cmp	r3, #7
 80017fe:	d807      	bhi.n	8001810 <DrawChar+0x104>
    {
      line =  (pchar[0]<< 8) | pchar[1];
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	781b      	ldrb	r3, [r3, #0]
 8001804:	021b      	lsls	r3, r3, #8
 8001806:	68fa      	ldr	r2, [r7, #12]
 8001808:	3201      	adds	r2, #1
 800180a:	7812      	ldrb	r2, [r2, #0]
 800180c:	4313      	orrs	r3, r2
 800180e:	61fb      	str	r3, [r7, #28]
    }
    
    if(((width + 7)/8) == 1)
 8001810:	8abb      	ldrh	r3, [r7, #20]
 8001812:	3b01      	subs	r3, #1
 8001814:	2b07      	cmp	r3, #7
 8001816:	d802      	bhi.n	800181e <DrawChar+0x112>
    {
      line =  pchar[0];
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	781b      	ldrb	r3, [r3, #0]
 800181c:	61fb      	str	r3, [r7, #28]
    }    
    
    for (counterw = 0; counterw < width; counterw++)
 800181e:	2300      	movs	r3, #0
 8001820:	623b      	str	r3, [r7, #32]
 8001822:	e03d      	b.n	80018a0 <DrawChar+0x194>
    {
      /* Image in the bitmap is written from the bottom to the top */
      /* Need to invert image in the bitmap */
      index = (((height-counterh-1)*width)+(counterw))*2+OFFSET_BITMAP;
 8001824:	8afa      	ldrh	r2, [r7, #22]
 8001826:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001828:	1ad3      	subs	r3, r2, r3
 800182a:	3b01      	subs	r3, #1
 800182c:	8aba      	ldrh	r2, [r7, #20]
 800182e:	fb02 f203 	mul.w	r2, r2, r3
 8001832:	6a3b      	ldr	r3, [r7, #32]
 8001834:	4413      	add	r3, r2
 8001836:	331b      	adds	r3, #27
 8001838:	005b      	lsls	r3, r3, #1
 800183a:	61bb      	str	r3, [r7, #24]
      if(line & (1 << (width- counterw + offset- 1))) 
 800183c:	8aba      	ldrh	r2, [r7, #20]
 800183e:	6a3b      	ldr	r3, [r7, #32]
 8001840:	1ad2      	subs	r2, r2, r3
 8001842:	7cfb      	ldrb	r3, [r7, #19]
 8001844:	4413      	add	r3, r2
 8001846:	3b01      	subs	r3, #1
 8001848:	2201      	movs	r2, #1
 800184a:	fa02 f303 	lsl.w	r3, r2, r3
 800184e:	461a      	mov	r2, r3
 8001850:	69fb      	ldr	r3, [r7, #28]
 8001852:	4013      	ands	r3, r2
 8001854:	2b00      	cmp	r3, #0
 8001856:	d010      	beq.n	800187a <DrawChar+0x16e>
      {
        bitmap[index] = (uint8_t)DrawProp.TextColor;
 8001858:	4b1c      	ldr	r3, [pc, #112]	; (80018cc <DrawChar+0x1c0>)
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	b2d9      	uxtb	r1, r3
 800185e:	4a23      	ldr	r2, [pc, #140]	; (80018ec <DrawChar+0x1e0>)
 8001860:	69bb      	ldr	r3, [r7, #24]
 8001862:	4413      	add	r3, r2
 8001864:	460a      	mov	r2, r1
 8001866:	701a      	strb	r2, [r3, #0]
        bitmap[index+1] = (uint8_t)(DrawProp.TextColor >> 8);
 8001868:	4b18      	ldr	r3, [pc, #96]	; (80018cc <DrawChar+0x1c0>)
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	0a1a      	lsrs	r2, r3, #8
 800186e:	69bb      	ldr	r3, [r7, #24]
 8001870:	3301      	adds	r3, #1
 8001872:	b2d1      	uxtb	r1, r2
 8001874:	4a1d      	ldr	r2, [pc, #116]	; (80018ec <DrawChar+0x1e0>)
 8001876:	54d1      	strb	r1, [r2, r3]
 8001878:	e00f      	b.n	800189a <DrawChar+0x18e>
      }
      else
      {
        bitmap[index] = (uint8_t)DrawProp.BackColor;
 800187a:	4b14      	ldr	r3, [pc, #80]	; (80018cc <DrawChar+0x1c0>)
 800187c:	685b      	ldr	r3, [r3, #4]
 800187e:	b2d9      	uxtb	r1, r3
 8001880:	4a1a      	ldr	r2, [pc, #104]	; (80018ec <DrawChar+0x1e0>)
 8001882:	69bb      	ldr	r3, [r7, #24]
 8001884:	4413      	add	r3, r2
 8001886:	460a      	mov	r2, r1
 8001888:	701a      	strb	r2, [r3, #0]
        bitmap[index+1] = (uint8_t)(DrawProp.BackColor >> 8);
 800188a:	4b10      	ldr	r3, [pc, #64]	; (80018cc <DrawChar+0x1c0>)
 800188c:	685b      	ldr	r3, [r3, #4]
 800188e:	0a1a      	lsrs	r2, r3, #8
 8001890:	69bb      	ldr	r3, [r7, #24]
 8001892:	3301      	adds	r3, #1
 8001894:	b2d1      	uxtb	r1, r2
 8001896:	4a15      	ldr	r2, [pc, #84]	; (80018ec <DrawChar+0x1e0>)
 8001898:	54d1      	strb	r1, [r2, r3]
    for (counterw = 0; counterw < width; counterw++)
 800189a:	6a3b      	ldr	r3, [r7, #32]
 800189c:	3301      	adds	r3, #1
 800189e:	623b      	str	r3, [r7, #32]
 80018a0:	8abb      	ldrh	r3, [r7, #20]
 80018a2:	6a3a      	ldr	r2, [r7, #32]
 80018a4:	429a      	cmp	r2, r3
 80018a6:	d3bd      	bcc.n	8001824 <DrawChar+0x118>
  for(counterh = 0; counterh < height; counterh++)
 80018a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018aa:	3301      	adds	r3, #1
 80018ac:	627b      	str	r3, [r7, #36]	; 0x24
 80018ae:	8afb      	ldrh	r3, [r7, #22]
 80018b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80018b2:	429a      	cmp	r2, r3
 80018b4:	d382      	bcc.n	80017bc <DrawChar+0xb0>
      } 
    }
  }
  BSP_LCD_DrawBitmap(Xpos, Ypos, bitmap);
 80018b6:	88b9      	ldrh	r1, [r7, #4]
 80018b8:	88fb      	ldrh	r3, [r7, #6]
 80018ba:	4a0c      	ldr	r2, [pc, #48]	; (80018ec <DrawChar+0x1e0>)
 80018bc:	4618      	mov	r0, r3
 80018be:	f7ff fecb 	bl	8001658 <BSP_LCD_DrawBitmap>
}
 80018c2:	bf00      	nop
 80018c4:	3728      	adds	r7, #40	; 0x28
 80018c6:	46bd      	mov	sp, r7
 80018c8:	bd80      	pop	{r7, pc}
 80018ca:	bf00      	nop
 80018cc:	20000470 	.word	0x20000470
 80018d0:	200000fe 	.word	0x200000fe
 80018d4:	20000100 	.word	0x20000100
 80018d8:	20000106 	.word	0x20000106
 80018dc:	2000010e 	.word	0x2000010e
 80018e0:	20000110 	.word	0x20000110
 80018e4:	20000112 	.word	0x20000112
 80018e8:	20000114 	.word	0x20000114
 80018ec:	200000fc 	.word	0x200000fc

080018f0 <SetDisplayWindow>:
  * @param  Width: LCD window width
  * @param  Height: LCD window height  
  * @retval None
  */
static void SetDisplayWindow(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 80018f0:	b590      	push	{r4, r7, lr}
 80018f2:	b083      	sub	sp, #12
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	4604      	mov	r4, r0
 80018f8:	4608      	mov	r0, r1
 80018fa:	4611      	mov	r1, r2
 80018fc:	461a      	mov	r2, r3
 80018fe:	4623      	mov	r3, r4
 8001900:	80fb      	strh	r3, [r7, #6]
 8001902:	4603      	mov	r3, r0
 8001904:	80bb      	strh	r3, [r7, #4]
 8001906:	460b      	mov	r3, r1
 8001908:	807b      	strh	r3, [r7, #2]
 800190a:	4613      	mov	r3, r2
 800190c:	803b      	strh	r3, [r7, #0]
  if(lcd_drv->SetDisplayWindow != NULL)
 800190e:	4b08      	ldr	r3, [pc, #32]	; (8001930 <SetDisplayWindow+0x40>)
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	69db      	ldr	r3, [r3, #28]
 8001914:	2b00      	cmp	r3, #0
 8001916:	d007      	beq.n	8001928 <SetDisplayWindow+0x38>
  {
    lcd_drv->SetDisplayWindow(Xpos, Ypos, Width, Height);
 8001918:	4b05      	ldr	r3, [pc, #20]	; (8001930 <SetDisplayWindow+0x40>)
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	69dc      	ldr	r4, [r3, #28]
 800191e:	883b      	ldrh	r3, [r7, #0]
 8001920:	887a      	ldrh	r2, [r7, #2]
 8001922:	88b9      	ldrh	r1, [r7, #4]
 8001924:	88f8      	ldrh	r0, [r7, #6]
 8001926:	47a0      	blx	r4
  }  
}
 8001928:	bf00      	nop
 800192a:	370c      	adds	r7, #12
 800192c:	46bd      	mov	sp, r7
 800192e:	bd90      	pop	{r4, r7, pc}
 8001930:	2000005c 	.word	0x2000005c

08001934 <MX_CAN_Init>:

CAN_HandleTypeDef hcan;

/* CAN init function */
void MX_CAN_Init(void)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	af00      	add	r7, sp, #0

  hcan.Instance = CAN;
 8001938:	4b16      	ldr	r3, [pc, #88]	; (8001994 <MX_CAN_Init+0x60>)
 800193a:	4a17      	ldr	r2, [pc, #92]	; (8001998 <MX_CAN_Init+0x64>)
 800193c:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 16;
 800193e:	4b15      	ldr	r3, [pc, #84]	; (8001994 <MX_CAN_Init+0x60>)
 8001940:	2210      	movs	r2, #16
 8001942:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8001944:	4b13      	ldr	r3, [pc, #76]	; (8001994 <MX_CAN_Init+0x60>)
 8001946:	2200      	movs	r2, #0
 8001948:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800194a:	4b12      	ldr	r3, [pc, #72]	; (8001994 <MX_CAN_Init+0x60>)
 800194c:	2200      	movs	r2, #0
 800194e:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_1TQ;
 8001950:	4b10      	ldr	r3, [pc, #64]	; (8001994 <MX_CAN_Init+0x60>)
 8001952:	2200      	movs	r2, #0
 8001954:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 8001956:	4b0f      	ldr	r3, [pc, #60]	; (8001994 <MX_CAN_Init+0x60>)
 8001958:	2200      	movs	r2, #0
 800195a:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 800195c:	4b0d      	ldr	r3, [pc, #52]	; (8001994 <MX_CAN_Init+0x60>)
 800195e:	2200      	movs	r2, #0
 8001960:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8001962:	4b0c      	ldr	r3, [pc, #48]	; (8001994 <MX_CAN_Init+0x60>)
 8001964:	2200      	movs	r2, #0
 8001966:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8001968:	4b0a      	ldr	r3, [pc, #40]	; (8001994 <MX_CAN_Init+0x60>)
 800196a:	2200      	movs	r2, #0
 800196c:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 800196e:	4b09      	ldr	r3, [pc, #36]	; (8001994 <MX_CAN_Init+0x60>)
 8001970:	2200      	movs	r2, #0
 8001972:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8001974:	4b07      	ldr	r3, [pc, #28]	; (8001994 <MX_CAN_Init+0x60>)
 8001976:	2200      	movs	r2, #0
 8001978:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 800197a:	4b06      	ldr	r3, [pc, #24]	; (8001994 <MX_CAN_Init+0x60>)
 800197c:	2200      	movs	r2, #0
 800197e:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8001980:	4804      	ldr	r0, [pc, #16]	; (8001994 <MX_CAN_Init+0x60>)
 8001982:	f000 fc7b 	bl	800227c <HAL_CAN_Init>
 8001986:	4603      	mov	r3, r0
 8001988:	2b00      	cmp	r3, #0
 800198a:	d001      	beq.n	8001990 <MX_CAN_Init+0x5c>
  {
    Error_Handler();
 800198c:	f000 f9b8 	bl	8001d00 <Error_Handler>
  }

}
 8001990:	bf00      	nop
 8001992:	bd80      	pop	{r7, pc}
 8001994:	2000047c 	.word	0x2000047c
 8001998:	40006400 	.word	0x40006400

0800199c <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b08a      	sub	sp, #40	; 0x28
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019a4:	f107 0314 	add.w	r3, r7, #20
 80019a8:	2200      	movs	r2, #0
 80019aa:	601a      	str	r2, [r3, #0]
 80019ac:	605a      	str	r2, [r3, #4]
 80019ae:	609a      	str	r2, [r3, #8]
 80019b0:	60da      	str	r2, [r3, #12]
 80019b2:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN)
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	4a18      	ldr	r2, [pc, #96]	; (8001a1c <HAL_CAN_MspInit+0x80>)
 80019ba:	4293      	cmp	r3, r2
 80019bc:	d129      	bne.n	8001a12 <HAL_CAN_MspInit+0x76>
  {
  /* USER CODE BEGIN CAN_MspInit 0 */

  /* USER CODE END CAN_MspInit 0 */
    /* CAN clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80019be:	4b18      	ldr	r3, [pc, #96]	; (8001a20 <HAL_CAN_MspInit+0x84>)
 80019c0:	69db      	ldr	r3, [r3, #28]
 80019c2:	4a17      	ldr	r2, [pc, #92]	; (8001a20 <HAL_CAN_MspInit+0x84>)
 80019c4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80019c8:	61d3      	str	r3, [r2, #28]
 80019ca:	4b15      	ldr	r3, [pc, #84]	; (8001a20 <HAL_CAN_MspInit+0x84>)
 80019cc:	69db      	ldr	r3, [r3, #28]
 80019ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019d2:	613b      	str	r3, [r7, #16]
 80019d4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019d6:	4b12      	ldr	r3, [pc, #72]	; (8001a20 <HAL_CAN_MspInit+0x84>)
 80019d8:	695b      	ldr	r3, [r3, #20]
 80019da:	4a11      	ldr	r2, [pc, #68]	; (8001a20 <HAL_CAN_MspInit+0x84>)
 80019dc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80019e0:	6153      	str	r3, [r2, #20]
 80019e2:	4b0f      	ldr	r3, [pc, #60]	; (8001a20 <HAL_CAN_MspInit+0x84>)
 80019e4:	695b      	ldr	r3, [r3, #20]
 80019e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019ea:	60fb      	str	r3, [r7, #12]
 80019ec:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80019ee:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80019f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019f4:	2302      	movs	r3, #2
 80019f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019f8:	2300      	movs	r3, #0
 80019fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80019fc:	2303      	movs	r3, #3
 80019fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN;
 8001a00:	2309      	movs	r3, #9
 8001a02:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a04:	f107 0314 	add.w	r3, r7, #20
 8001a08:	4619      	mov	r1, r3
 8001a0a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a0e:	f000 fe17 	bl	8002640 <HAL_GPIO_Init>

  /* USER CODE BEGIN CAN_MspInit 1 */

  /* USER CODE END CAN_MspInit 1 */
  }
}
 8001a12:	bf00      	nop
 8001a14:	3728      	adds	r7, #40	; 0x28
 8001a16:	46bd      	mov	sp, r7
 8001a18:	bd80      	pop	{r7, pc}
 8001a1a:	bf00      	nop
 8001a1c:	40006400 	.word	0x40006400
 8001a20:	40021000 	.word	0x40021000

08001a24 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b08a      	sub	sp, #40	; 0x28
 8001a28:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a2a:	f107 0314 	add.w	r3, r7, #20
 8001a2e:	2200      	movs	r2, #0
 8001a30:	601a      	str	r2, [r3, #0]
 8001a32:	605a      	str	r2, [r3, #4]
 8001a34:	609a      	str	r2, [r3, #8]
 8001a36:	60da      	str	r2, [r3, #12]
 8001a38:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a3a:	4b3d      	ldr	r3, [pc, #244]	; (8001b30 <MX_GPIO_Init+0x10c>)
 8001a3c:	695b      	ldr	r3, [r3, #20]
 8001a3e:	4a3c      	ldr	r2, [pc, #240]	; (8001b30 <MX_GPIO_Init+0x10c>)
 8001a40:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001a44:	6153      	str	r3, [r2, #20]
 8001a46:	4b3a      	ldr	r3, [pc, #232]	; (8001b30 <MX_GPIO_Init+0x10c>)
 8001a48:	695b      	ldr	r3, [r3, #20]
 8001a4a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001a4e:	613b      	str	r3, [r7, #16]
 8001a50:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001a52:	4b37      	ldr	r3, [pc, #220]	; (8001b30 <MX_GPIO_Init+0x10c>)
 8001a54:	695b      	ldr	r3, [r3, #20]
 8001a56:	4a36      	ldr	r2, [pc, #216]	; (8001b30 <MX_GPIO_Init+0x10c>)
 8001a58:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001a5c:	6153      	str	r3, [r2, #20]
 8001a5e:	4b34      	ldr	r3, [pc, #208]	; (8001b30 <MX_GPIO_Init+0x10c>)
 8001a60:	695b      	ldr	r3, [r3, #20]
 8001a62:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001a66:	60fb      	str	r3, [r7, #12]
 8001a68:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a6a:	4b31      	ldr	r3, [pc, #196]	; (8001b30 <MX_GPIO_Init+0x10c>)
 8001a6c:	695b      	ldr	r3, [r3, #20]
 8001a6e:	4a30      	ldr	r2, [pc, #192]	; (8001b30 <MX_GPIO_Init+0x10c>)
 8001a70:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a74:	6153      	str	r3, [r2, #20]
 8001a76:	4b2e      	ldr	r3, [pc, #184]	; (8001b30 <MX_GPIO_Init+0x10c>)
 8001a78:	695b      	ldr	r3, [r3, #20]
 8001a7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a7e:	60bb      	str	r3, [r7, #8]
 8001a80:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a82:	4b2b      	ldr	r3, [pc, #172]	; (8001b30 <MX_GPIO_Init+0x10c>)
 8001a84:	695b      	ldr	r3, [r3, #20]
 8001a86:	4a2a      	ldr	r2, [pc, #168]	; (8001b30 <MX_GPIO_Init+0x10c>)
 8001a88:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001a8c:	6153      	str	r3, [r2, #20]
 8001a8e:	4b28      	ldr	r3, [pc, #160]	; (8001b30 <MX_GPIO_Init+0x10c>)
 8001a90:	695b      	ldr	r3, [r3, #20]
 8001a92:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001a96:	607b      	str	r3, [r7, #4]
 8001a98:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a9a:	4b25      	ldr	r3, [pc, #148]	; (8001b30 <MX_GPIO_Init+0x10c>)
 8001a9c:	695b      	ldr	r3, [r3, #20]
 8001a9e:	4a24      	ldr	r2, [pc, #144]	; (8001b30 <MX_GPIO_Init+0x10c>)
 8001aa0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001aa4:	6153      	str	r3, [r2, #20]
 8001aa6:	4b22      	ldr	r3, [pc, #136]	; (8001b30 <MX_GPIO_Init+0x10c>)
 8001aa8:	695b      	ldr	r3, [r3, #20]
 8001aaa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001aae:	603b      	str	r3, [r7, #0]
 8001ab0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|SCREEN_CS_Pin
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	f640 4107 	movw	r1, #3079	; 0xc07
 8001ab8:	481e      	ldr	r0, [pc, #120]	; (8001b34 <MX_GPIO_Init+0x110>)
 8001aba:	f000 ff3b 	bl	8002934 <HAL_GPIO_WritePin>
                          |SCREEN_D_C_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_B_GPIO_Port, LED_B_Pin, GPIO_PIN_RESET);
 8001abe:	2200      	movs	r2, #0
 8001ac0:	2110      	movs	r1, #16
 8001ac2:	481d      	ldr	r0, [pc, #116]	; (8001b38 <MX_GPIO_Init+0x114>)
 8001ac4:	f000 ff36 	bl	8002934 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_A_GPIO_Port, LED_A_Pin, GPIO_PIN_RESET);
 8001ac8:	2200      	movs	r2, #0
 8001aca:	2104      	movs	r1, #4
 8001acc:	481b      	ldr	r0, [pc, #108]	; (8001b3c <MX_GPIO_Init+0x118>)
 8001ace:	f000 ff31 	bl	8002934 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC0 PC1 PC2 PCPin
                           PCPin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|SCREEN_CS_Pin
 8001ad2:	f640 4307 	movw	r3, #3079	; 0xc07
 8001ad6:	617b      	str	r3, [r7, #20]
                          |SCREEN_D_C_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ad8:	2301      	movs	r3, #1
 8001ada:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001adc:	2300      	movs	r3, #0
 8001ade:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ae4:	f107 0314 	add.w	r3, r7, #20
 8001ae8:	4619      	mov	r1, r3
 8001aea:	4812      	ldr	r0, [pc, #72]	; (8001b34 <MX_GPIO_Init+0x110>)
 8001aec:	f000 fda8 	bl	8002640 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_B_Pin;
 8001af0:	2310      	movs	r3, #16
 8001af2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001af4:	2301      	movs	r3, #1
 8001af6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001af8:	2300      	movs	r3, #0
 8001afa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001afc:	2300      	movs	r3, #0
 8001afe:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_B_GPIO_Port, &GPIO_InitStruct);
 8001b00:	f107 0314 	add.w	r3, r7, #20
 8001b04:	4619      	mov	r1, r3
 8001b06:	480c      	ldr	r0, [pc, #48]	; (8001b38 <MX_GPIO_Init+0x114>)
 8001b08:	f000 fd9a 	bl	8002640 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_A_Pin;
 8001b0c:	2304      	movs	r3, #4
 8001b0e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b10:	2301      	movs	r3, #1
 8001b12:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b14:	2300      	movs	r3, #0
 8001b16:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b18:	2300      	movs	r3, #0
 8001b1a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_A_GPIO_Port, &GPIO_InitStruct);
 8001b1c:	f107 0314 	add.w	r3, r7, #20
 8001b20:	4619      	mov	r1, r3
 8001b22:	4806      	ldr	r0, [pc, #24]	; (8001b3c <MX_GPIO_Init+0x118>)
 8001b24:	f000 fd8c 	bl	8002640 <HAL_GPIO_Init>

}
 8001b28:	bf00      	nop
 8001b2a:	3728      	adds	r7, #40	; 0x28
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	bd80      	pop	{r7, pc}
 8001b30:	40021000 	.word	0x40021000
 8001b34:	48000800 	.word	0x48000800
 8001b38:	48001400 	.word	0x48001400
 8001b3c:	48000c00 	.word	0x48000c00

08001b40 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b088      	sub	sp, #32
 8001b44:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001b46:	f000 fb11 	bl	800216c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001b4a:	f000 f883 	bl	8001c54 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001b4e:	f7ff ff69 	bl	8001a24 <MX_GPIO_Init>
  MX_CAN_Init();
 8001b52:	f7ff feef 	bl	8001934 <MX_CAN_Init>
  MX_SPI1_Init();
 8001b56:	f000 f8db 	bl	8001d10 <MX_SPI1_Init>
  MX_SPI2_Init();
 8001b5a:	f000 f917 	bl	8001d8c <MX_SPI2_Init>
  MX_USART1_UART_Init();
 8001b5e:	f000 fa67 	bl	8002030 <MX_USART1_UART_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	HAL_Delay(500);
 8001b62:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001b66:	f000 fb67 	bl	8002238 <HAL_Delay>
	uint8_t LCD_Status = BSP_LCD_Init();
 8001b6a:	f7ff fabb 	bl	80010e4 <BSP_LCD_Init>
 8001b6e:	4603      	mov	r3, r0
 8001b70:	77fb      	strb	r3, [r7, #31]
	HAL_Delay(500);
 8001b72:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001b76:	f000 fb5f 	bl	8002238 <HAL_Delay>
	uint8_t buffer[30];
	sprintf(buffer, "Status = %X\r\n", LCD_Status);
 8001b7a:	7ffa      	ldrb	r2, [r7, #31]
 8001b7c:	463b      	mov	r3, r7
 8001b7e:	492d      	ldr	r1, [pc, #180]	; (8001c34 <main+0xf4>)
 8001b80:	4618      	mov	r0, r3
 8001b82:	f002 fee1 	bl	8004948 <siprintf>
	HAL_UART_Transmit(&huart1, buffer, sizeof(buffer), HAL_MAX_DELAY);
 8001b86:	4639      	mov	r1, r7
 8001b88:	f04f 33ff 	mov.w	r3, #4294967295
 8001b8c:	221e      	movs	r2, #30
 8001b8e:	482a      	ldr	r0, [pc, #168]	; (8001c38 <main+0xf8>)
 8001b90:	f002 fa98 	bl	80040c4 <HAL_UART_Transmit>
	HAL_Delay(100);
 8001b94:	2064      	movs	r0, #100	; 0x64
 8001b96:	f000 fb4f 	bl	8002238 <HAL_Delay>
	uint8_t LCD_COLOUR =BSP_LCD_GetBackColor();
 8001b9a:	f7ff fae1 	bl	8001160 <BSP_LCD_GetBackColor>
 8001b9e:	4603      	mov	r3, r0
 8001ba0:	77bb      	strb	r3, [r7, #30]
	sprintf(buffer, "COLOUR = %X\r\n", LCD_COLOUR);
 8001ba2:	7fba      	ldrb	r2, [r7, #30]
 8001ba4:	463b      	mov	r3, r7
 8001ba6:	4925      	ldr	r1, [pc, #148]	; (8001c3c <main+0xfc>)
 8001ba8:	4618      	mov	r0, r3
 8001baa:	f002 fecd 	bl	8004948 <siprintf>
	HAL_UART_Transmit(&huart1, buffer, sizeof(buffer), HAL_MAX_DELAY);
 8001bae:	4639      	mov	r1, r7
 8001bb0:	f04f 33ff 	mov.w	r3, #4294967295
 8001bb4:	221e      	movs	r2, #30
 8001bb6:	4820      	ldr	r0, [pc, #128]	; (8001c38 <main+0xf8>)
 8001bb8:	f002 fa84 	bl	80040c4 <HAL_UART_Transmit>
	BSP_LCD_Clear(LCD_COLOR_GREEN);
 8001bbc:	f44f 60fc 	mov.w	r0, #2016	; 0x7e0
 8001bc0:	f7ff fafa 	bl	80011b8 <BSP_LCD_Clear>
	BSP_LCD_SetBackColor(LCD_COLOR_GREEN);
 8001bc4:	f44f 60fc 	mov.w	r0, #2016	; 0x7e0
 8001bc8:	f7ff fad6 	bl	8001178 <BSP_LCD_SetBackColor>

	//BSP_LCD_SetBackColor(RC(0x001F));
	BSP_LCD_DrawRect(10,10,10,10);
 8001bcc:	230a      	movs	r3, #10
 8001bce:	220a      	movs	r2, #10
 8001bd0:	210a      	movs	r1, #10
 8001bd2:	200a      	movs	r0, #10
 8001bd4:	f7ff fc54 	bl	8001480 <BSP_LCD_DrawRect>
	BSP_LCD_DrawCircle(10,10,10);
 8001bd8:	220a      	movs	r2, #10
 8001bda:	210a      	movs	r1, #10
 8001bdc:	200a      	movs	r0, #10
 8001bde:	f7ff fc85 	bl	80014ec <BSP_LCD_DrawCircle>

	HAL_Delay(1000);
 8001be2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001be6:	f000 fb27 	bl	8002238 <HAL_Delay>

	BSP_LCD_SetFont(&Font24);
 8001bea:	4815      	ldr	r0, [pc, #84]	; (8001c40 <main+0x100>)
 8001bec:	f7ff fad4 	bl	8001198 <BSP_LCD_SetFont>
	BSP_LCD_DisplayStringAt(20,20, "test", CENTER_MODE);
 8001bf0:	2301      	movs	r3, #1
 8001bf2:	4a14      	ldr	r2, [pc, #80]	; (8001c44 <main+0x104>)
 8001bf4:	2114      	movs	r1, #20
 8001bf6:	2014      	movs	r0, #20
 8001bf8:	f7ff fb26 	bl	8001248 <BSP_LCD_DisplayStringAt>
	BSP_LCD_SetFont(&Font16);
 8001bfc:	4812      	ldr	r0, [pc, #72]	; (8001c48 <main+0x108>)
 8001bfe:	f7ff facb 	bl	8001198 <BSP_LCD_SetFont>
	BSP_LCD_DisplayStringAt(0,70, "test123", LEFT_MODE);
 8001c02:	2303      	movs	r3, #3
 8001c04:	4a11      	ldr	r2, [pc, #68]	; (8001c4c <main+0x10c>)
 8001c06:	2146      	movs	r1, #70	; 0x46
 8001c08:	2000      	movs	r0, #0
 8001c0a:	f7ff fb1d 	bl	8001248 <BSP_LCD_DisplayStringAt>
	while (1)
	{
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET);
 8001c0e:	2200      	movs	r2, #0
 8001c10:	2104      	movs	r1, #4
 8001c12:	480f      	ldr	r0, [pc, #60]	; (8001c50 <main+0x110>)
 8001c14:	f000 fe8e 	bl	8002934 <HAL_GPIO_WritePin>
		HAL_Delay(1000);
 8001c18:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001c1c:	f000 fb0c 	bl	8002238 <HAL_Delay>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_SET);
 8001c20:	2201      	movs	r2, #1
 8001c22:	2104      	movs	r1, #4
 8001c24:	480a      	ldr	r0, [pc, #40]	; (8001c50 <main+0x110>)
 8001c26:	f000 fe85 	bl	8002934 <HAL_GPIO_WritePin>
		HAL_Delay(1000);
 8001c2a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001c2e:	f000 fb03 	bl	8002238 <HAL_Delay>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET);
 8001c32:	e7ec      	b.n	8001c0e <main+0xce>
 8001c34:	080051a0 	.word	0x080051a0
 8001c38:	2000056c 	.word	0x2000056c
 8001c3c:	080051b0 	.word	0x080051b0
 8001c40:	20000008 	.word	0x20000008
 8001c44:	080051c0 	.word	0x080051c0
 8001c48:	20000000 	.word	0x20000000
 8001c4c:	080051c8 	.word	0x080051c8
 8001c50:	48000c00 	.word	0x48000c00

08001c54 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b09c      	sub	sp, #112	; 0x70
 8001c58:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001c5a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001c5e:	2228      	movs	r2, #40	; 0x28
 8001c60:	2100      	movs	r1, #0
 8001c62:	4618      	mov	r0, r3
 8001c64:	f002 fe68 	bl	8004938 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001c68:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	601a      	str	r2, [r3, #0]
 8001c70:	605a      	str	r2, [r3, #4]
 8001c72:	609a      	str	r2, [r3, #8]
 8001c74:	60da      	str	r2, [r3, #12]
 8001c76:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001c78:	463b      	mov	r3, r7
 8001c7a:	2234      	movs	r2, #52	; 0x34
 8001c7c:	2100      	movs	r1, #0
 8001c7e:	4618      	mov	r0, r3
 8001c80:	f002 fe5a 	bl	8004938 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001c84:	2302      	movs	r3, #2
 8001c86:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001c88:	2301      	movs	r3, #1
 8001c8a:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001c8c:	2310      	movs	r3, #16
 8001c8e:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c90:	2302      	movs	r3, #2
 8001c92:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001c94:	2300      	movs	r3, #0
 8001c96:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 8001c98:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8001c9c:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c9e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	f000 fe5e 	bl	8002964 <HAL_RCC_OscConfig>
 8001ca8:	4603      	mov	r3, r0
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d001      	beq.n	8001cb2 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8001cae:	f000 f827 	bl	8001d00 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001cb2:	230f      	movs	r3, #15
 8001cb4:	637b      	str	r3, [r7, #52]	; 0x34
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001cb6:	2302      	movs	r3, #2
 8001cb8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8001cba:	2380      	movs	r3, #128	; 0x80
 8001cbc:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001cbe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001cc2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	647b      	str	r3, [r7, #68]	; 0x44

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001cc8:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001ccc:	2100      	movs	r1, #0
 8001cce:	4618      	mov	r0, r3
 8001cd0:	f001 fd50 	bl	8003774 <HAL_RCC_ClockConfig>
 8001cd4:	4603      	mov	r3, r0
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d001      	beq.n	8001cde <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8001cda:	f000 f811 	bl	8001d00 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001cde:	2301      	movs	r3, #1
 8001ce0:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	60bb      	str	r3, [r7, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001ce6:	463b      	mov	r3, r7
 8001ce8:	4618      	mov	r0, r3
 8001cea:	f001 ff79 	bl	8003be0 <HAL_RCCEx_PeriphCLKConfig>
 8001cee:	4603      	mov	r3, r0
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d001      	beq.n	8001cf8 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 8001cf4:	f000 f804 	bl	8001d00 <Error_Handler>
  }
}
 8001cf8:	bf00      	nop
 8001cfa:	3770      	adds	r7, #112	; 0x70
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	bd80      	pop	{r7, pc}

08001d00 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d00:	b480      	push	{r7}
 8001d02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001d04:	bf00      	nop
 8001d06:	46bd      	mov	sp, r7
 8001d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0c:	4770      	bx	lr
	...

08001d10 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi2;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 8001d14:	4b1b      	ldr	r3, [pc, #108]	; (8001d84 <MX_SPI1_Init+0x74>)
 8001d16:	4a1c      	ldr	r2, [pc, #112]	; (8001d88 <MX_SPI1_Init+0x78>)
 8001d18:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001d1a:	4b1a      	ldr	r3, [pc, #104]	; (8001d84 <MX_SPI1_Init+0x74>)
 8001d1c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001d20:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001d22:	4b18      	ldr	r3, [pc, #96]	; (8001d84 <MX_SPI1_Init+0x74>)
 8001d24:	2200      	movs	r2, #0
 8001d26:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8001d28:	4b16      	ldr	r3, [pc, #88]	; (8001d84 <MX_SPI1_Init+0x74>)
 8001d2a:	f44f 7240 	mov.w	r2, #768	; 0x300
 8001d2e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001d30:	4b14      	ldr	r3, [pc, #80]	; (8001d84 <MX_SPI1_Init+0x74>)
 8001d32:	2200      	movs	r2, #0
 8001d34:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001d36:	4b13      	ldr	r3, [pc, #76]	; (8001d84 <MX_SPI1_Init+0x74>)
 8001d38:	2200      	movs	r2, #0
 8001d3a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001d3c:	4b11      	ldr	r3, [pc, #68]	; (8001d84 <MX_SPI1_Init+0x74>)
 8001d3e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001d42:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8001d44:	4b0f      	ldr	r3, [pc, #60]	; (8001d84 <MX_SPI1_Init+0x74>)
 8001d46:	2208      	movs	r2, #8
 8001d48:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001d4a:	4b0e      	ldr	r3, [pc, #56]	; (8001d84 <MX_SPI1_Init+0x74>)
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001d50:	4b0c      	ldr	r3, [pc, #48]	; (8001d84 <MX_SPI1_Init+0x74>)
 8001d52:	2200      	movs	r2, #0
 8001d54:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001d56:	4b0b      	ldr	r3, [pc, #44]	; (8001d84 <MX_SPI1_Init+0x74>)
 8001d58:	2200      	movs	r2, #0
 8001d5a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001d5c:	4b09      	ldr	r3, [pc, #36]	; (8001d84 <MX_SPI1_Init+0x74>)
 8001d5e:	2207      	movs	r2, #7
 8001d60:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001d62:	4b08      	ldr	r3, [pc, #32]	; (8001d84 <MX_SPI1_Init+0x74>)
 8001d64:	2200      	movs	r2, #0
 8001d66:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001d68:	4b06      	ldr	r3, [pc, #24]	; (8001d84 <MX_SPI1_Init+0x74>)
 8001d6a:	2208      	movs	r2, #8
 8001d6c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001d6e:	4805      	ldr	r0, [pc, #20]	; (8001d84 <MX_SPI1_Init+0x74>)
 8001d70:	f002 f8c8 	bl	8003f04 <HAL_SPI_Init>
 8001d74:	4603      	mov	r3, r0
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d001      	beq.n	8001d7e <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001d7a:	f7ff ffc1 	bl	8001d00 <Error_Handler>
  }

}
 8001d7e:	bf00      	nop
 8001d80:	bd80      	pop	{r7, pc}
 8001d82:	bf00      	nop
 8001d84:	20000508 	.word	0x20000508
 8001d88:	40013000 	.word	0x40013000

08001d8c <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	af00      	add	r7, sp, #0

  hspi2.Instance = SPI2;
 8001d90:	4b1b      	ldr	r3, [pc, #108]	; (8001e00 <MX_SPI2_Init+0x74>)
 8001d92:	4a1c      	ldr	r2, [pc, #112]	; (8001e04 <MX_SPI2_Init+0x78>)
 8001d94:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001d96:	4b1a      	ldr	r3, [pc, #104]	; (8001e00 <MX_SPI2_Init+0x74>)
 8001d98:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001d9c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001d9e:	4b18      	ldr	r3, [pc, #96]	; (8001e00 <MX_SPI2_Init+0x74>)
 8001da0:	2200      	movs	r2, #0
 8001da2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8001da4:	4b16      	ldr	r3, [pc, #88]	; (8001e00 <MX_SPI2_Init+0x74>)
 8001da6:	f44f 7240 	mov.w	r2, #768	; 0x300
 8001daa:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001dac:	4b14      	ldr	r3, [pc, #80]	; (8001e00 <MX_SPI2_Init+0x74>)
 8001dae:	2200      	movs	r2, #0
 8001db0:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001db2:	4b13      	ldr	r3, [pc, #76]	; (8001e00 <MX_SPI2_Init+0x74>)
 8001db4:	2200      	movs	r2, #0
 8001db6:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001db8:	4b11      	ldr	r3, [pc, #68]	; (8001e00 <MX_SPI2_Init+0x74>)
 8001dba:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001dbe:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001dc0:	4b0f      	ldr	r3, [pc, #60]	; (8001e00 <MX_SPI2_Init+0x74>)
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001dc6:	4b0e      	ldr	r3, [pc, #56]	; (8001e00 <MX_SPI2_Init+0x74>)
 8001dc8:	2200      	movs	r2, #0
 8001dca:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001dcc:	4b0c      	ldr	r3, [pc, #48]	; (8001e00 <MX_SPI2_Init+0x74>)
 8001dce:	2200      	movs	r2, #0
 8001dd0:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001dd2:	4b0b      	ldr	r3, [pc, #44]	; (8001e00 <MX_SPI2_Init+0x74>)
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8001dd8:	4b09      	ldr	r3, [pc, #36]	; (8001e00 <MX_SPI2_Init+0x74>)
 8001dda:	2207      	movs	r2, #7
 8001ddc:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001dde:	4b08      	ldr	r3, [pc, #32]	; (8001e00 <MX_SPI2_Init+0x74>)
 8001de0:	2200      	movs	r2, #0
 8001de2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001de4:	4b06      	ldr	r3, [pc, #24]	; (8001e00 <MX_SPI2_Init+0x74>)
 8001de6:	2208      	movs	r2, #8
 8001de8:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001dea:	4805      	ldr	r0, [pc, #20]	; (8001e00 <MX_SPI2_Init+0x74>)
 8001dec:	f002 f88a 	bl	8003f04 <HAL_SPI_Init>
 8001df0:	4603      	mov	r3, r0
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d001      	beq.n	8001dfa <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8001df6:	f7ff ff83 	bl	8001d00 <Error_Handler>
  }

}
 8001dfa:	bf00      	nop
 8001dfc:	bd80      	pop	{r7, pc}
 8001dfe:	bf00      	nop
 8001e00:	200004a4 	.word	0x200004a4
 8001e04:	40003800 	.word	0x40003800

08001e08 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b08c      	sub	sp, #48	; 0x30
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e10:	f107 031c 	add.w	r3, r7, #28
 8001e14:	2200      	movs	r2, #0
 8001e16:	601a      	str	r2, [r3, #0]
 8001e18:	605a      	str	r2, [r3, #4]
 8001e1a:	609a      	str	r2, [r3, #8]
 8001e1c:	60da      	str	r2, [r3, #12]
 8001e1e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	4a2f      	ldr	r2, [pc, #188]	; (8001ee4 <HAL_SPI_MspInit+0xdc>)
 8001e26:	4293      	cmp	r3, r2
 8001e28:	d129      	bne.n	8001e7e <HAL_SPI_MspInit+0x76>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001e2a:	4b2f      	ldr	r3, [pc, #188]	; (8001ee8 <HAL_SPI_MspInit+0xe0>)
 8001e2c:	699b      	ldr	r3, [r3, #24]
 8001e2e:	4a2e      	ldr	r2, [pc, #184]	; (8001ee8 <HAL_SPI_MspInit+0xe0>)
 8001e30:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001e34:	6193      	str	r3, [r2, #24]
 8001e36:	4b2c      	ldr	r3, [pc, #176]	; (8001ee8 <HAL_SPI_MspInit+0xe0>)
 8001e38:	699b      	ldr	r3, [r3, #24]
 8001e3a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001e3e:	61bb      	str	r3, [r7, #24]
 8001e40:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e42:	4b29      	ldr	r3, [pc, #164]	; (8001ee8 <HAL_SPI_MspInit+0xe0>)
 8001e44:	695b      	ldr	r3, [r3, #20]
 8001e46:	4a28      	ldr	r2, [pc, #160]	; (8001ee8 <HAL_SPI_MspInit+0xe0>)
 8001e48:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e4c:	6153      	str	r3, [r2, #20]
 8001e4e:	4b26      	ldr	r3, [pc, #152]	; (8001ee8 <HAL_SPI_MspInit+0xe0>)
 8001e50:	695b      	ldr	r3, [r3, #20]
 8001e52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e56:	617b      	str	r3, [r7, #20]
 8001e58:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001e5a:	23e0      	movs	r3, #224	; 0xe0
 8001e5c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e5e:	2302      	movs	r3, #2
 8001e60:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e62:	2300      	movs	r3, #0
 8001e64:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001e66:	2303      	movs	r3, #3
 8001e68:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001e6a:	2305      	movs	r3, #5
 8001e6c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e6e:	f107 031c 	add.w	r3, r7, #28
 8001e72:	4619      	mov	r1, r3
 8001e74:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e78:	f000 fbe2 	bl	8002640 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8001e7c:	e02d      	b.n	8001eda <HAL_SPI_MspInit+0xd2>
  else if(spiHandle->Instance==SPI2)
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	4a1a      	ldr	r2, [pc, #104]	; (8001eec <HAL_SPI_MspInit+0xe4>)
 8001e84:	4293      	cmp	r3, r2
 8001e86:	d128      	bne.n	8001eda <HAL_SPI_MspInit+0xd2>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001e88:	4b17      	ldr	r3, [pc, #92]	; (8001ee8 <HAL_SPI_MspInit+0xe0>)
 8001e8a:	69db      	ldr	r3, [r3, #28]
 8001e8c:	4a16      	ldr	r2, [pc, #88]	; (8001ee8 <HAL_SPI_MspInit+0xe0>)
 8001e8e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e92:	61d3      	str	r3, [r2, #28]
 8001e94:	4b14      	ldr	r3, [pc, #80]	; (8001ee8 <HAL_SPI_MspInit+0xe0>)
 8001e96:	69db      	ldr	r3, [r3, #28]
 8001e98:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e9c:	613b      	str	r3, [r7, #16]
 8001e9e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ea0:	4b11      	ldr	r3, [pc, #68]	; (8001ee8 <HAL_SPI_MspInit+0xe0>)
 8001ea2:	695b      	ldr	r3, [r3, #20]
 8001ea4:	4a10      	ldr	r2, [pc, #64]	; (8001ee8 <HAL_SPI_MspInit+0xe0>)
 8001ea6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001eaa:	6153      	str	r3, [r2, #20]
 8001eac:	4b0e      	ldr	r3, [pc, #56]	; (8001ee8 <HAL_SPI_MspInit+0xe0>)
 8001eae:	695b      	ldr	r3, [r3, #20]
 8001eb0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001eb4:	60fb      	str	r3, [r7, #12]
 8001eb6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001eb8:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8001ebc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ebe:	2302      	movs	r3, #2
 8001ec0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001ec6:	2303      	movs	r3, #3
 8001ec8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001eca:	2305      	movs	r3, #5
 8001ecc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ece:	f107 031c 	add.w	r3, r7, #28
 8001ed2:	4619      	mov	r1, r3
 8001ed4:	4806      	ldr	r0, [pc, #24]	; (8001ef0 <HAL_SPI_MspInit+0xe8>)
 8001ed6:	f000 fbb3 	bl	8002640 <HAL_GPIO_Init>
}
 8001eda:	bf00      	nop
 8001edc:	3730      	adds	r7, #48	; 0x30
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	bd80      	pop	{r7, pc}
 8001ee2:	bf00      	nop
 8001ee4:	40013000 	.word	0x40013000
 8001ee8:	40021000 	.word	0x40021000
 8001eec:	40003800 	.word	0x40003800
 8001ef0:	48000400 	.word	0x48000400

08001ef4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	b083      	sub	sp, #12
 8001ef8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001efa:	4b0f      	ldr	r3, [pc, #60]	; (8001f38 <HAL_MspInit+0x44>)
 8001efc:	699b      	ldr	r3, [r3, #24]
 8001efe:	4a0e      	ldr	r2, [pc, #56]	; (8001f38 <HAL_MspInit+0x44>)
 8001f00:	f043 0301 	orr.w	r3, r3, #1
 8001f04:	6193      	str	r3, [r2, #24]
 8001f06:	4b0c      	ldr	r3, [pc, #48]	; (8001f38 <HAL_MspInit+0x44>)
 8001f08:	699b      	ldr	r3, [r3, #24]
 8001f0a:	f003 0301 	and.w	r3, r3, #1
 8001f0e:	607b      	str	r3, [r7, #4]
 8001f10:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f12:	4b09      	ldr	r3, [pc, #36]	; (8001f38 <HAL_MspInit+0x44>)
 8001f14:	69db      	ldr	r3, [r3, #28]
 8001f16:	4a08      	ldr	r2, [pc, #32]	; (8001f38 <HAL_MspInit+0x44>)
 8001f18:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f1c:	61d3      	str	r3, [r2, #28]
 8001f1e:	4b06      	ldr	r3, [pc, #24]	; (8001f38 <HAL_MspInit+0x44>)
 8001f20:	69db      	ldr	r3, [r3, #28]
 8001f22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f26:	603b      	str	r3, [r7, #0]
 8001f28:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f2a:	bf00      	nop
 8001f2c:	370c      	adds	r7, #12
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f34:	4770      	bx	lr
 8001f36:	bf00      	nop
 8001f38:	40021000 	.word	0x40021000

08001f3c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f3c:	b480      	push	{r7}
 8001f3e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001f40:	bf00      	nop
 8001f42:	46bd      	mov	sp, r7
 8001f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f48:	4770      	bx	lr

08001f4a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f4a:	b480      	push	{r7}
 8001f4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f4e:	e7fe      	b.n	8001f4e <HardFault_Handler+0x4>

08001f50 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f50:	b480      	push	{r7}
 8001f52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f54:	e7fe      	b.n	8001f54 <MemManage_Handler+0x4>

08001f56 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f56:	b480      	push	{r7}
 8001f58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f5a:	e7fe      	b.n	8001f5a <BusFault_Handler+0x4>

08001f5c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f5c:	b480      	push	{r7}
 8001f5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f60:	e7fe      	b.n	8001f60 <UsageFault_Handler+0x4>

08001f62 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f62:	b480      	push	{r7}
 8001f64:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f66:	bf00      	nop
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6e:	4770      	bx	lr

08001f70 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f70:	b480      	push	{r7}
 8001f72:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f74:	bf00      	nop
 8001f76:	46bd      	mov	sp, r7
 8001f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7c:	4770      	bx	lr

08001f7e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f7e:	b480      	push	{r7}
 8001f80:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f82:	bf00      	nop
 8001f84:	46bd      	mov	sp, r7
 8001f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8a:	4770      	bx	lr

08001f8c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f90:	f000 f932 	bl	80021f8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f94:	bf00      	nop
 8001f96:	bd80      	pop	{r7, pc}

08001f98 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b086      	sub	sp, #24
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001fa0:	4a14      	ldr	r2, [pc, #80]	; (8001ff4 <_sbrk+0x5c>)
 8001fa2:	4b15      	ldr	r3, [pc, #84]	; (8001ff8 <_sbrk+0x60>)
 8001fa4:	1ad3      	subs	r3, r2, r3
 8001fa6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001fa8:	697b      	ldr	r3, [r7, #20]
 8001faa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001fac:	4b13      	ldr	r3, [pc, #76]	; (8001ffc <_sbrk+0x64>)
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d102      	bne.n	8001fba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001fb4:	4b11      	ldr	r3, [pc, #68]	; (8001ffc <_sbrk+0x64>)
 8001fb6:	4a12      	ldr	r2, [pc, #72]	; (8002000 <_sbrk+0x68>)
 8001fb8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001fba:	4b10      	ldr	r3, [pc, #64]	; (8001ffc <_sbrk+0x64>)
 8001fbc:	681a      	ldr	r2, [r3, #0]
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	4413      	add	r3, r2
 8001fc2:	693a      	ldr	r2, [r7, #16]
 8001fc4:	429a      	cmp	r2, r3
 8001fc6:	d207      	bcs.n	8001fd8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001fc8:	f002 fc8c 	bl	80048e4 <__errno>
 8001fcc:	4602      	mov	r2, r0
 8001fce:	230c      	movs	r3, #12
 8001fd0:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8001fd2:	f04f 33ff 	mov.w	r3, #4294967295
 8001fd6:	e009      	b.n	8001fec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001fd8:	4b08      	ldr	r3, [pc, #32]	; (8001ffc <_sbrk+0x64>)
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001fde:	4b07      	ldr	r3, [pc, #28]	; (8001ffc <_sbrk+0x64>)
 8001fe0:	681a      	ldr	r2, [r3, #0]
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	4413      	add	r3, r2
 8001fe6:	4a05      	ldr	r2, [pc, #20]	; (8001ffc <_sbrk+0x64>)
 8001fe8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001fea:	68fb      	ldr	r3, [r7, #12]
}
 8001fec:	4618      	mov	r0, r3
 8001fee:	3718      	adds	r7, #24
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	bd80      	pop	{r7, pc}
 8001ff4:	2000a000 	.word	0x2000a000
 8001ff8:	00000400 	.word	0x00000400
 8001ffc:	20000464 	.word	0x20000464
 8002000:	200005f8 	.word	0x200005f8

08002004 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002004:	b480      	push	{r7}
 8002006:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002008:	4b08      	ldr	r3, [pc, #32]	; (800202c <SystemInit+0x28>)
 800200a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800200e:	4a07      	ldr	r2, [pc, #28]	; (800202c <SystemInit+0x28>)
 8002010:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002014:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002018:	4b04      	ldr	r3, [pc, #16]	; (800202c <SystemInit+0x28>)
 800201a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800201e:	609a      	str	r2, [r3, #8]
#endif
}
 8002020:	bf00      	nop
 8002022:	46bd      	mov	sp, r7
 8002024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002028:	4770      	bx	lr
 800202a:	bf00      	nop
 800202c:	e000ed00 	.word	0xe000ed00

08002030 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8002034:	4b14      	ldr	r3, [pc, #80]	; (8002088 <MX_USART1_UART_Init+0x58>)
 8002036:	4a15      	ldr	r2, [pc, #84]	; (800208c <MX_USART1_UART_Init+0x5c>)
 8002038:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 38400;
 800203a:	4b13      	ldr	r3, [pc, #76]	; (8002088 <MX_USART1_UART_Init+0x58>)
 800203c:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8002040:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002042:	4b11      	ldr	r3, [pc, #68]	; (8002088 <MX_USART1_UART_Init+0x58>)
 8002044:	2200      	movs	r2, #0
 8002046:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002048:	4b0f      	ldr	r3, [pc, #60]	; (8002088 <MX_USART1_UART_Init+0x58>)
 800204a:	2200      	movs	r2, #0
 800204c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800204e:	4b0e      	ldr	r3, [pc, #56]	; (8002088 <MX_USART1_UART_Init+0x58>)
 8002050:	2200      	movs	r2, #0
 8002052:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002054:	4b0c      	ldr	r3, [pc, #48]	; (8002088 <MX_USART1_UART_Init+0x58>)
 8002056:	220c      	movs	r2, #12
 8002058:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800205a:	4b0b      	ldr	r3, [pc, #44]	; (8002088 <MX_USART1_UART_Init+0x58>)
 800205c:	2200      	movs	r2, #0
 800205e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002060:	4b09      	ldr	r3, [pc, #36]	; (8002088 <MX_USART1_UART_Init+0x58>)
 8002062:	2200      	movs	r2, #0
 8002064:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002066:	4b08      	ldr	r3, [pc, #32]	; (8002088 <MX_USART1_UART_Init+0x58>)
 8002068:	2200      	movs	r2, #0
 800206a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800206c:	4b06      	ldr	r3, [pc, #24]	; (8002088 <MX_USART1_UART_Init+0x58>)
 800206e:	2200      	movs	r2, #0
 8002070:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002072:	4805      	ldr	r0, [pc, #20]	; (8002088 <MX_USART1_UART_Init+0x58>)
 8002074:	f001 ffd8 	bl	8004028 <HAL_UART_Init>
 8002078:	4603      	mov	r3, r0
 800207a:	2b00      	cmp	r3, #0
 800207c:	d001      	beq.n	8002082 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800207e:	f7ff fe3f 	bl	8001d00 <Error_Handler>
  }

}
 8002082:	bf00      	nop
 8002084:	bd80      	pop	{r7, pc}
 8002086:	bf00      	nop
 8002088:	2000056c 	.word	0x2000056c
 800208c:	40013800 	.word	0x40013800

08002090 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b08a      	sub	sp, #40	; 0x28
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002098:	f107 0314 	add.w	r3, r7, #20
 800209c:	2200      	movs	r2, #0
 800209e:	601a      	str	r2, [r3, #0]
 80020a0:	605a      	str	r2, [r3, #4]
 80020a2:	609a      	str	r2, [r3, #8]
 80020a4:	60da      	str	r2, [r3, #12]
 80020a6:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	4a17      	ldr	r2, [pc, #92]	; (800210c <HAL_UART_MspInit+0x7c>)
 80020ae:	4293      	cmp	r3, r2
 80020b0:	d127      	bne.n	8002102 <HAL_UART_MspInit+0x72>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80020b2:	4b17      	ldr	r3, [pc, #92]	; (8002110 <HAL_UART_MspInit+0x80>)
 80020b4:	699b      	ldr	r3, [r3, #24]
 80020b6:	4a16      	ldr	r2, [pc, #88]	; (8002110 <HAL_UART_MspInit+0x80>)
 80020b8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80020bc:	6193      	str	r3, [r2, #24]
 80020be:	4b14      	ldr	r3, [pc, #80]	; (8002110 <HAL_UART_MspInit+0x80>)
 80020c0:	699b      	ldr	r3, [r3, #24]
 80020c2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80020c6:	613b      	str	r3, [r7, #16]
 80020c8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80020ca:	4b11      	ldr	r3, [pc, #68]	; (8002110 <HAL_UART_MspInit+0x80>)
 80020cc:	695b      	ldr	r3, [r3, #20]
 80020ce:	4a10      	ldr	r2, [pc, #64]	; (8002110 <HAL_UART_MspInit+0x80>)
 80020d0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80020d4:	6153      	str	r3, [r2, #20]
 80020d6:	4b0e      	ldr	r3, [pc, #56]	; (8002110 <HAL_UART_MspInit+0x80>)
 80020d8:	695b      	ldr	r3, [r3, #20]
 80020da:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80020de:	60fb      	str	r3, [r7, #12]
 80020e0:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80020e2:	2330      	movs	r3, #48	; 0x30
 80020e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020e6:	2302      	movs	r3, #2
 80020e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ea:	2300      	movs	r3, #0
 80020ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80020ee:	2303      	movs	r3, #3
 80020f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80020f2:	2307      	movs	r3, #7
 80020f4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80020f6:	f107 0314 	add.w	r3, r7, #20
 80020fa:	4619      	mov	r1, r3
 80020fc:	4805      	ldr	r0, [pc, #20]	; (8002114 <HAL_UART_MspInit+0x84>)
 80020fe:	f000 fa9f 	bl	8002640 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002102:	bf00      	nop
 8002104:	3728      	adds	r7, #40	; 0x28
 8002106:	46bd      	mov	sp, r7
 8002108:	bd80      	pop	{r7, pc}
 800210a:	bf00      	nop
 800210c:	40013800 	.word	0x40013800
 8002110:	40021000 	.word	0x40021000
 8002114:	48000800 	.word	0x48000800

08002118 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002118:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002150 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 800211c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800211e:	e003      	b.n	8002128 <LoopCopyDataInit>

08002120 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8002120:	4b0c      	ldr	r3, [pc, #48]	; (8002154 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8002122:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8002124:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8002126:	3104      	adds	r1, #4

08002128 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8002128:	480b      	ldr	r0, [pc, #44]	; (8002158 <LoopForever+0xa>)
	ldr	r3, =_edata
 800212a:	4b0c      	ldr	r3, [pc, #48]	; (800215c <LoopForever+0xe>)
	adds	r2, r0, r1
 800212c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800212e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8002130:	d3f6      	bcc.n	8002120 <CopyDataInit>
	ldr	r2, =_sbss
 8002132:	4a0b      	ldr	r2, [pc, #44]	; (8002160 <LoopForever+0x12>)
	b	LoopFillZerobss
 8002134:	e002      	b.n	800213c <LoopFillZerobss>

08002136 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8002136:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8002138:	f842 3b04 	str.w	r3, [r2], #4

0800213c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 800213c:	4b09      	ldr	r3, [pc, #36]	; (8002164 <LoopForever+0x16>)
	cmp	r2, r3
 800213e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8002140:	d3f9      	bcc.n	8002136 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002142:	f7ff ff5f 	bl	8002004 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002146:	f002 fbd3 	bl	80048f0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800214a:	f7ff fcf9 	bl	8001b40 <main>

0800214e <LoopForever>:

LoopForever:
    b LoopForever
 800214e:	e7fe      	b.n	800214e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002150:	2000a000 	.word	0x2000a000
	ldr	r3, =_sidata
 8002154:	08007bd4 	.word	0x08007bd4
	ldr	r0, =_sdata
 8002158:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 800215c:	200000d0 	.word	0x200000d0
	ldr	r2, =_sbss
 8002160:	200000d0 	.word	0x200000d0
	ldr	r3, = _ebss
 8002164:	200005f4 	.word	0x200005f4

08002168 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002168:	e7fe      	b.n	8002168 <ADC1_2_IRQHandler>
	...

0800216c <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002170:	4b08      	ldr	r3, [pc, #32]	; (8002194 <HAL_Init+0x28>)
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	4a07      	ldr	r2, [pc, #28]	; (8002194 <HAL_Init+0x28>)
 8002176:	f043 0310 	orr.w	r3, r3, #16
 800217a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800217c:	2003      	movs	r0, #3
 800217e:	f000 fa2b 	bl	80025d8 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002182:	2000      	movs	r0, #0
 8002184:	f000 f808 	bl	8002198 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002188:	f7ff feb4 	bl	8001ef4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800218c:	2300      	movs	r3, #0
}
 800218e:	4618      	mov	r0, r3
 8002190:	bd80      	pop	{r7, pc}
 8002192:	bf00      	nop
 8002194:	40022000 	.word	0x40022000

08002198 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	b082      	sub	sp, #8
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80021a0:	4b12      	ldr	r3, [pc, #72]	; (80021ec <HAL_InitTick+0x54>)
 80021a2:	681a      	ldr	r2, [r3, #0]
 80021a4:	4b12      	ldr	r3, [pc, #72]	; (80021f0 <HAL_InitTick+0x58>)
 80021a6:	781b      	ldrb	r3, [r3, #0]
 80021a8:	4619      	mov	r1, r3
 80021aa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80021ae:	fbb3 f3f1 	udiv	r3, r3, r1
 80021b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80021b6:	4618      	mov	r0, r3
 80021b8:	f000 fa35 	bl	8002626 <HAL_SYSTICK_Config>
 80021bc:	4603      	mov	r3, r0
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d001      	beq.n	80021c6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80021c2:	2301      	movs	r3, #1
 80021c4:	e00e      	b.n	80021e4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	2b0f      	cmp	r3, #15
 80021ca:	d80a      	bhi.n	80021e2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80021cc:	2200      	movs	r2, #0
 80021ce:	6879      	ldr	r1, [r7, #4]
 80021d0:	f04f 30ff 	mov.w	r0, #4294967295
 80021d4:	f000 fa0b 	bl	80025ee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80021d8:	4a06      	ldr	r2, [pc, #24]	; (80021f4 <HAL_InitTick+0x5c>)
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80021de:	2300      	movs	r3, #0
 80021e0:	e000      	b.n	80021e4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80021e2:	2301      	movs	r3, #1
}
 80021e4:	4618      	mov	r0, r3
 80021e6:	3708      	adds	r7, #8
 80021e8:	46bd      	mov	sp, r7
 80021ea:	bd80      	pop	{r7, pc}
 80021ec:	20000060 	.word	0x20000060
 80021f0:	20000068 	.word	0x20000068
 80021f4:	20000064 	.word	0x20000064

080021f8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80021f8:	b480      	push	{r7}
 80021fa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80021fc:	4b06      	ldr	r3, [pc, #24]	; (8002218 <HAL_IncTick+0x20>)
 80021fe:	781b      	ldrb	r3, [r3, #0]
 8002200:	461a      	mov	r2, r3
 8002202:	4b06      	ldr	r3, [pc, #24]	; (800221c <HAL_IncTick+0x24>)
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	4413      	add	r3, r2
 8002208:	4a04      	ldr	r2, [pc, #16]	; (800221c <HAL_IncTick+0x24>)
 800220a:	6013      	str	r3, [r2, #0]
}
 800220c:	bf00      	nop
 800220e:	46bd      	mov	sp, r7
 8002210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002214:	4770      	bx	lr
 8002216:	bf00      	nop
 8002218:	20000068 	.word	0x20000068
 800221c:	200005ec 	.word	0x200005ec

08002220 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002220:	b480      	push	{r7}
 8002222:	af00      	add	r7, sp, #0
  return uwTick;  
 8002224:	4b03      	ldr	r3, [pc, #12]	; (8002234 <HAL_GetTick+0x14>)
 8002226:	681b      	ldr	r3, [r3, #0]
}
 8002228:	4618      	mov	r0, r3
 800222a:	46bd      	mov	sp, r7
 800222c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002230:	4770      	bx	lr
 8002232:	bf00      	nop
 8002234:	200005ec 	.word	0x200005ec

08002238 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b084      	sub	sp, #16
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002240:	f7ff ffee 	bl	8002220 <HAL_GetTick>
 8002244:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002250:	d005      	beq.n	800225e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002252:	4b09      	ldr	r3, [pc, #36]	; (8002278 <HAL_Delay+0x40>)
 8002254:	781b      	ldrb	r3, [r3, #0]
 8002256:	461a      	mov	r2, r3
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	4413      	add	r3, r2
 800225c:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800225e:	bf00      	nop
 8002260:	f7ff ffde 	bl	8002220 <HAL_GetTick>
 8002264:	4602      	mov	r2, r0
 8002266:	68bb      	ldr	r3, [r7, #8]
 8002268:	1ad3      	subs	r3, r2, r3
 800226a:	68fa      	ldr	r2, [r7, #12]
 800226c:	429a      	cmp	r2, r3
 800226e:	d8f7      	bhi.n	8002260 <HAL_Delay+0x28>
  {
  }
}
 8002270:	bf00      	nop
 8002272:	3710      	adds	r7, #16
 8002274:	46bd      	mov	sp, r7
 8002276:	bd80      	pop	{r7, pc}
 8002278:	20000068 	.word	0x20000068

0800227c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	b084      	sub	sp, #16
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	2b00      	cmp	r3, #0
 8002288:	d101      	bne.n	800228e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800228a:	2301      	movs	r3, #1
 800228c:	e0ed      	b.n	800246a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002294:	b2db      	uxtb	r3, r3
 8002296:	2b00      	cmp	r3, #0
 8002298:	d102      	bne.n	80022a0 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800229a:	6878      	ldr	r0, [r7, #4]
 800229c:	f7ff fb7e 	bl	800199c <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	681a      	ldr	r2, [r3, #0]
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	f022 0202 	bic.w	r2, r2, #2
 80022ae:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80022b0:	f7ff ffb6 	bl	8002220 <HAL_GetTick>
 80022b4:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80022b6:	e012      	b.n	80022de <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80022b8:	f7ff ffb2 	bl	8002220 <HAL_GetTick>
 80022bc:	4602      	mov	r2, r0
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	1ad3      	subs	r3, r2, r3
 80022c2:	2b0a      	cmp	r3, #10
 80022c4:	d90b      	bls.n	80022de <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022ca:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	2205      	movs	r2, #5
 80022d6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80022da:	2301      	movs	r3, #1
 80022dc:	e0c5      	b.n	800246a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	685b      	ldr	r3, [r3, #4]
 80022e4:	f003 0302 	and.w	r3, r3, #2
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d1e5      	bne.n	80022b8 <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	681a      	ldr	r2, [r3, #0]
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	f042 0201 	orr.w	r2, r2, #1
 80022fa:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80022fc:	f7ff ff90 	bl	8002220 <HAL_GetTick>
 8002300:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002302:	e012      	b.n	800232a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002304:	f7ff ff8c 	bl	8002220 <HAL_GetTick>
 8002308:	4602      	mov	r2, r0
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	1ad3      	subs	r3, r2, r3
 800230e:	2b0a      	cmp	r3, #10
 8002310:	d90b      	bls.n	800232a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002316:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	2205      	movs	r2, #5
 8002322:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002326:	2301      	movs	r3, #1
 8002328:	e09f      	b.n	800246a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	685b      	ldr	r3, [r3, #4]
 8002330:	f003 0301 	and.w	r3, r3, #1
 8002334:	2b00      	cmp	r3, #0
 8002336:	d0e5      	beq.n	8002304 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	7e1b      	ldrb	r3, [r3, #24]
 800233c:	2b01      	cmp	r3, #1
 800233e:	d108      	bne.n	8002352 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	681a      	ldr	r2, [r3, #0]
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800234e:	601a      	str	r2, [r3, #0]
 8002350:	e007      	b.n	8002362 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	681a      	ldr	r2, [r3, #0]
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002360:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	7e5b      	ldrb	r3, [r3, #25]
 8002366:	2b01      	cmp	r3, #1
 8002368:	d108      	bne.n	800237c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	681a      	ldr	r2, [r3, #0]
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002378:	601a      	str	r2, [r3, #0]
 800237a:	e007      	b.n	800238c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	681a      	ldr	r2, [r3, #0]
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800238a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	7e9b      	ldrb	r3, [r3, #26]
 8002390:	2b01      	cmp	r3, #1
 8002392:	d108      	bne.n	80023a6 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	681a      	ldr	r2, [r3, #0]
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f042 0220 	orr.w	r2, r2, #32
 80023a2:	601a      	str	r2, [r3, #0]
 80023a4:	e007      	b.n	80023b6 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	681a      	ldr	r2, [r3, #0]
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	f022 0220 	bic.w	r2, r2, #32
 80023b4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	7edb      	ldrb	r3, [r3, #27]
 80023ba:	2b01      	cmp	r3, #1
 80023bc:	d108      	bne.n	80023d0 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	681a      	ldr	r2, [r3, #0]
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	f022 0210 	bic.w	r2, r2, #16
 80023cc:	601a      	str	r2, [r3, #0]
 80023ce:	e007      	b.n	80023e0 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	681a      	ldr	r2, [r3, #0]
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	f042 0210 	orr.w	r2, r2, #16
 80023de:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	7f1b      	ldrb	r3, [r3, #28]
 80023e4:	2b01      	cmp	r3, #1
 80023e6:	d108      	bne.n	80023fa <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	681a      	ldr	r2, [r3, #0]
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f042 0208 	orr.w	r2, r2, #8
 80023f6:	601a      	str	r2, [r3, #0]
 80023f8:	e007      	b.n	800240a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	681a      	ldr	r2, [r3, #0]
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	f022 0208 	bic.w	r2, r2, #8
 8002408:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	7f5b      	ldrb	r3, [r3, #29]
 800240e:	2b01      	cmp	r3, #1
 8002410:	d108      	bne.n	8002424 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	681a      	ldr	r2, [r3, #0]
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	f042 0204 	orr.w	r2, r2, #4
 8002420:	601a      	str	r2, [r3, #0]
 8002422:	e007      	b.n	8002434 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	681a      	ldr	r2, [r3, #0]
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f022 0204 	bic.w	r2, r2, #4
 8002432:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	689a      	ldr	r2, [r3, #8]
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	68db      	ldr	r3, [r3, #12]
 800243c:	431a      	orrs	r2, r3
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	691b      	ldr	r3, [r3, #16]
 8002442:	431a      	orrs	r2, r3
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	695b      	ldr	r3, [r3, #20]
 8002448:	ea42 0103 	orr.w	r1, r2, r3
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	685b      	ldr	r3, [r3, #4]
 8002450:	1e5a      	subs	r2, r3, #1
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	430a      	orrs	r2, r1
 8002458:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	2200      	movs	r2, #0
 800245e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	2201      	movs	r2, #1
 8002464:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002468:	2300      	movs	r3, #0
}
 800246a:	4618      	mov	r0, r3
 800246c:	3710      	adds	r7, #16
 800246e:	46bd      	mov	sp, r7
 8002470:	bd80      	pop	{r7, pc}
	...

08002474 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002474:	b480      	push	{r7}
 8002476:	b085      	sub	sp, #20
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	f003 0307 	and.w	r3, r3, #7
 8002482:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002484:	4b0c      	ldr	r3, [pc, #48]	; (80024b8 <__NVIC_SetPriorityGrouping+0x44>)
 8002486:	68db      	ldr	r3, [r3, #12]
 8002488:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800248a:	68ba      	ldr	r2, [r7, #8]
 800248c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002490:	4013      	ands	r3, r2
 8002492:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002498:	68bb      	ldr	r3, [r7, #8]
 800249a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800249c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80024a0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80024a4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80024a6:	4a04      	ldr	r2, [pc, #16]	; (80024b8 <__NVIC_SetPriorityGrouping+0x44>)
 80024a8:	68bb      	ldr	r3, [r7, #8]
 80024aa:	60d3      	str	r3, [r2, #12]
}
 80024ac:	bf00      	nop
 80024ae:	3714      	adds	r7, #20
 80024b0:	46bd      	mov	sp, r7
 80024b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b6:	4770      	bx	lr
 80024b8:	e000ed00 	.word	0xe000ed00

080024bc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80024bc:	b480      	push	{r7}
 80024be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80024c0:	4b04      	ldr	r3, [pc, #16]	; (80024d4 <__NVIC_GetPriorityGrouping+0x18>)
 80024c2:	68db      	ldr	r3, [r3, #12]
 80024c4:	0a1b      	lsrs	r3, r3, #8
 80024c6:	f003 0307 	and.w	r3, r3, #7
}
 80024ca:	4618      	mov	r0, r3
 80024cc:	46bd      	mov	sp, r7
 80024ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d2:	4770      	bx	lr
 80024d4:	e000ed00 	.word	0xe000ed00

080024d8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80024d8:	b480      	push	{r7}
 80024da:	b083      	sub	sp, #12
 80024dc:	af00      	add	r7, sp, #0
 80024de:	4603      	mov	r3, r0
 80024e0:	6039      	str	r1, [r7, #0]
 80024e2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	db0a      	blt.n	8002502 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024ec:	683b      	ldr	r3, [r7, #0]
 80024ee:	b2da      	uxtb	r2, r3
 80024f0:	490c      	ldr	r1, [pc, #48]	; (8002524 <__NVIC_SetPriority+0x4c>)
 80024f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024f6:	0112      	lsls	r2, r2, #4
 80024f8:	b2d2      	uxtb	r2, r2
 80024fa:	440b      	add	r3, r1
 80024fc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002500:	e00a      	b.n	8002518 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002502:	683b      	ldr	r3, [r7, #0]
 8002504:	b2da      	uxtb	r2, r3
 8002506:	4908      	ldr	r1, [pc, #32]	; (8002528 <__NVIC_SetPriority+0x50>)
 8002508:	79fb      	ldrb	r3, [r7, #7]
 800250a:	f003 030f 	and.w	r3, r3, #15
 800250e:	3b04      	subs	r3, #4
 8002510:	0112      	lsls	r2, r2, #4
 8002512:	b2d2      	uxtb	r2, r2
 8002514:	440b      	add	r3, r1
 8002516:	761a      	strb	r2, [r3, #24]
}
 8002518:	bf00      	nop
 800251a:	370c      	adds	r7, #12
 800251c:	46bd      	mov	sp, r7
 800251e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002522:	4770      	bx	lr
 8002524:	e000e100 	.word	0xe000e100
 8002528:	e000ed00 	.word	0xe000ed00

0800252c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800252c:	b480      	push	{r7}
 800252e:	b089      	sub	sp, #36	; 0x24
 8002530:	af00      	add	r7, sp, #0
 8002532:	60f8      	str	r0, [r7, #12]
 8002534:	60b9      	str	r1, [r7, #8]
 8002536:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	f003 0307 	and.w	r3, r3, #7
 800253e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002540:	69fb      	ldr	r3, [r7, #28]
 8002542:	f1c3 0307 	rsb	r3, r3, #7
 8002546:	2b04      	cmp	r3, #4
 8002548:	bf28      	it	cs
 800254a:	2304      	movcs	r3, #4
 800254c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800254e:	69fb      	ldr	r3, [r7, #28]
 8002550:	3304      	adds	r3, #4
 8002552:	2b06      	cmp	r3, #6
 8002554:	d902      	bls.n	800255c <NVIC_EncodePriority+0x30>
 8002556:	69fb      	ldr	r3, [r7, #28]
 8002558:	3b03      	subs	r3, #3
 800255a:	e000      	b.n	800255e <NVIC_EncodePriority+0x32>
 800255c:	2300      	movs	r3, #0
 800255e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002560:	f04f 32ff 	mov.w	r2, #4294967295
 8002564:	69bb      	ldr	r3, [r7, #24]
 8002566:	fa02 f303 	lsl.w	r3, r2, r3
 800256a:	43da      	mvns	r2, r3
 800256c:	68bb      	ldr	r3, [r7, #8]
 800256e:	401a      	ands	r2, r3
 8002570:	697b      	ldr	r3, [r7, #20]
 8002572:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002574:	f04f 31ff 	mov.w	r1, #4294967295
 8002578:	697b      	ldr	r3, [r7, #20]
 800257a:	fa01 f303 	lsl.w	r3, r1, r3
 800257e:	43d9      	mvns	r1, r3
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002584:	4313      	orrs	r3, r2
         );
}
 8002586:	4618      	mov	r0, r3
 8002588:	3724      	adds	r7, #36	; 0x24
 800258a:	46bd      	mov	sp, r7
 800258c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002590:	4770      	bx	lr
	...

08002594 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	b082      	sub	sp, #8
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	3b01      	subs	r3, #1
 80025a0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80025a4:	d301      	bcc.n	80025aa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80025a6:	2301      	movs	r3, #1
 80025a8:	e00f      	b.n	80025ca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80025aa:	4a0a      	ldr	r2, [pc, #40]	; (80025d4 <SysTick_Config+0x40>)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	3b01      	subs	r3, #1
 80025b0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80025b2:	210f      	movs	r1, #15
 80025b4:	f04f 30ff 	mov.w	r0, #4294967295
 80025b8:	f7ff ff8e 	bl	80024d8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80025bc:	4b05      	ldr	r3, [pc, #20]	; (80025d4 <SysTick_Config+0x40>)
 80025be:	2200      	movs	r2, #0
 80025c0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80025c2:	4b04      	ldr	r3, [pc, #16]	; (80025d4 <SysTick_Config+0x40>)
 80025c4:	2207      	movs	r2, #7
 80025c6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80025c8:	2300      	movs	r3, #0
}
 80025ca:	4618      	mov	r0, r3
 80025cc:	3708      	adds	r7, #8
 80025ce:	46bd      	mov	sp, r7
 80025d0:	bd80      	pop	{r7, pc}
 80025d2:	bf00      	nop
 80025d4:	e000e010 	.word	0xe000e010

080025d8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	b082      	sub	sp, #8
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80025e0:	6878      	ldr	r0, [r7, #4]
 80025e2:	f7ff ff47 	bl	8002474 <__NVIC_SetPriorityGrouping>
}
 80025e6:	bf00      	nop
 80025e8:	3708      	adds	r7, #8
 80025ea:	46bd      	mov	sp, r7
 80025ec:	bd80      	pop	{r7, pc}

080025ee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80025ee:	b580      	push	{r7, lr}
 80025f0:	b086      	sub	sp, #24
 80025f2:	af00      	add	r7, sp, #0
 80025f4:	4603      	mov	r3, r0
 80025f6:	60b9      	str	r1, [r7, #8]
 80025f8:	607a      	str	r2, [r7, #4]
 80025fa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80025fc:	2300      	movs	r3, #0
 80025fe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002600:	f7ff ff5c 	bl	80024bc <__NVIC_GetPriorityGrouping>
 8002604:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002606:	687a      	ldr	r2, [r7, #4]
 8002608:	68b9      	ldr	r1, [r7, #8]
 800260a:	6978      	ldr	r0, [r7, #20]
 800260c:	f7ff ff8e 	bl	800252c <NVIC_EncodePriority>
 8002610:	4602      	mov	r2, r0
 8002612:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002616:	4611      	mov	r1, r2
 8002618:	4618      	mov	r0, r3
 800261a:	f7ff ff5d 	bl	80024d8 <__NVIC_SetPriority>
}
 800261e:	bf00      	nop
 8002620:	3718      	adds	r7, #24
 8002622:	46bd      	mov	sp, r7
 8002624:	bd80      	pop	{r7, pc}

08002626 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002626:	b580      	push	{r7, lr}
 8002628:	b082      	sub	sp, #8
 800262a:	af00      	add	r7, sp, #0
 800262c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800262e:	6878      	ldr	r0, [r7, #4]
 8002630:	f7ff ffb0 	bl	8002594 <SysTick_Config>
 8002634:	4603      	mov	r3, r0
}
 8002636:	4618      	mov	r0, r3
 8002638:	3708      	adds	r7, #8
 800263a:	46bd      	mov	sp, r7
 800263c:	bd80      	pop	{r7, pc}
	...

08002640 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002640:	b480      	push	{r7}
 8002642:	b087      	sub	sp, #28
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]
 8002648:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800264a:	2300      	movs	r3, #0
 800264c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800264e:	e154      	b.n	80028fa <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002650:	683b      	ldr	r3, [r7, #0]
 8002652:	681a      	ldr	r2, [r3, #0]
 8002654:	2101      	movs	r1, #1
 8002656:	697b      	ldr	r3, [r7, #20]
 8002658:	fa01 f303 	lsl.w	r3, r1, r3
 800265c:	4013      	ands	r3, r2
 800265e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	2b00      	cmp	r3, #0
 8002664:	f000 8146 	beq.w	80028f4 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002668:	683b      	ldr	r3, [r7, #0]
 800266a:	685b      	ldr	r3, [r3, #4]
 800266c:	2b01      	cmp	r3, #1
 800266e:	d00b      	beq.n	8002688 <HAL_GPIO_Init+0x48>
 8002670:	683b      	ldr	r3, [r7, #0]
 8002672:	685b      	ldr	r3, [r3, #4]
 8002674:	2b02      	cmp	r3, #2
 8002676:	d007      	beq.n	8002688 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002678:	683b      	ldr	r3, [r7, #0]
 800267a:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800267c:	2b11      	cmp	r3, #17
 800267e:	d003      	beq.n	8002688 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002680:	683b      	ldr	r3, [r7, #0]
 8002682:	685b      	ldr	r3, [r3, #4]
 8002684:	2b12      	cmp	r3, #18
 8002686:	d130      	bne.n	80026ea <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	689b      	ldr	r3, [r3, #8]
 800268c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800268e:	697b      	ldr	r3, [r7, #20]
 8002690:	005b      	lsls	r3, r3, #1
 8002692:	2203      	movs	r2, #3
 8002694:	fa02 f303 	lsl.w	r3, r2, r3
 8002698:	43db      	mvns	r3, r3
 800269a:	693a      	ldr	r2, [r7, #16]
 800269c:	4013      	ands	r3, r2
 800269e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80026a0:	683b      	ldr	r3, [r7, #0]
 80026a2:	68da      	ldr	r2, [r3, #12]
 80026a4:	697b      	ldr	r3, [r7, #20]
 80026a6:	005b      	lsls	r3, r3, #1
 80026a8:	fa02 f303 	lsl.w	r3, r2, r3
 80026ac:	693a      	ldr	r2, [r7, #16]
 80026ae:	4313      	orrs	r3, r2
 80026b0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	693a      	ldr	r2, [r7, #16]
 80026b6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	685b      	ldr	r3, [r3, #4]
 80026bc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80026be:	2201      	movs	r2, #1
 80026c0:	697b      	ldr	r3, [r7, #20]
 80026c2:	fa02 f303 	lsl.w	r3, r2, r3
 80026c6:	43db      	mvns	r3, r3
 80026c8:	693a      	ldr	r2, [r7, #16]
 80026ca:	4013      	ands	r3, r2
 80026cc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80026ce:	683b      	ldr	r3, [r7, #0]
 80026d0:	685b      	ldr	r3, [r3, #4]
 80026d2:	091b      	lsrs	r3, r3, #4
 80026d4:	f003 0201 	and.w	r2, r3, #1
 80026d8:	697b      	ldr	r3, [r7, #20]
 80026da:	fa02 f303 	lsl.w	r3, r2, r3
 80026de:	693a      	ldr	r2, [r7, #16]
 80026e0:	4313      	orrs	r3, r2
 80026e2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	693a      	ldr	r2, [r7, #16]
 80026e8:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	68db      	ldr	r3, [r3, #12]
 80026ee:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80026f0:	697b      	ldr	r3, [r7, #20]
 80026f2:	005b      	lsls	r3, r3, #1
 80026f4:	2203      	movs	r2, #3
 80026f6:	fa02 f303 	lsl.w	r3, r2, r3
 80026fa:	43db      	mvns	r3, r3
 80026fc:	693a      	ldr	r2, [r7, #16]
 80026fe:	4013      	ands	r3, r2
 8002700:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002702:	683b      	ldr	r3, [r7, #0]
 8002704:	689a      	ldr	r2, [r3, #8]
 8002706:	697b      	ldr	r3, [r7, #20]
 8002708:	005b      	lsls	r3, r3, #1
 800270a:	fa02 f303 	lsl.w	r3, r2, r3
 800270e:	693a      	ldr	r2, [r7, #16]
 8002710:	4313      	orrs	r3, r2
 8002712:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	693a      	ldr	r2, [r7, #16]
 8002718:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800271a:	683b      	ldr	r3, [r7, #0]
 800271c:	685b      	ldr	r3, [r3, #4]
 800271e:	2b02      	cmp	r3, #2
 8002720:	d003      	beq.n	800272a <HAL_GPIO_Init+0xea>
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	685b      	ldr	r3, [r3, #4]
 8002726:	2b12      	cmp	r3, #18
 8002728:	d123      	bne.n	8002772 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800272a:	697b      	ldr	r3, [r7, #20]
 800272c:	08da      	lsrs	r2, r3, #3
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	3208      	adds	r2, #8
 8002732:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002736:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002738:	697b      	ldr	r3, [r7, #20]
 800273a:	f003 0307 	and.w	r3, r3, #7
 800273e:	009b      	lsls	r3, r3, #2
 8002740:	220f      	movs	r2, #15
 8002742:	fa02 f303 	lsl.w	r3, r2, r3
 8002746:	43db      	mvns	r3, r3
 8002748:	693a      	ldr	r2, [r7, #16]
 800274a:	4013      	ands	r3, r2
 800274c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800274e:	683b      	ldr	r3, [r7, #0]
 8002750:	691a      	ldr	r2, [r3, #16]
 8002752:	697b      	ldr	r3, [r7, #20]
 8002754:	f003 0307 	and.w	r3, r3, #7
 8002758:	009b      	lsls	r3, r3, #2
 800275a:	fa02 f303 	lsl.w	r3, r2, r3
 800275e:	693a      	ldr	r2, [r7, #16]
 8002760:	4313      	orrs	r3, r2
 8002762:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002764:	697b      	ldr	r3, [r7, #20]
 8002766:	08da      	lsrs	r2, r3, #3
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	3208      	adds	r2, #8
 800276c:	6939      	ldr	r1, [r7, #16]
 800276e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002778:	697b      	ldr	r3, [r7, #20]
 800277a:	005b      	lsls	r3, r3, #1
 800277c:	2203      	movs	r2, #3
 800277e:	fa02 f303 	lsl.w	r3, r2, r3
 8002782:	43db      	mvns	r3, r3
 8002784:	693a      	ldr	r2, [r7, #16]
 8002786:	4013      	ands	r3, r2
 8002788:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800278a:	683b      	ldr	r3, [r7, #0]
 800278c:	685b      	ldr	r3, [r3, #4]
 800278e:	f003 0203 	and.w	r2, r3, #3
 8002792:	697b      	ldr	r3, [r7, #20]
 8002794:	005b      	lsls	r3, r3, #1
 8002796:	fa02 f303 	lsl.w	r3, r2, r3
 800279a:	693a      	ldr	r2, [r7, #16]
 800279c:	4313      	orrs	r3, r2
 800279e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	693a      	ldr	r2, [r7, #16]
 80027a4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80027a6:	683b      	ldr	r3, [r7, #0]
 80027a8:	685b      	ldr	r3, [r3, #4]
 80027aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	f000 80a0 	beq.w	80028f4 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80027b4:	4b58      	ldr	r3, [pc, #352]	; (8002918 <HAL_GPIO_Init+0x2d8>)
 80027b6:	699b      	ldr	r3, [r3, #24]
 80027b8:	4a57      	ldr	r2, [pc, #348]	; (8002918 <HAL_GPIO_Init+0x2d8>)
 80027ba:	f043 0301 	orr.w	r3, r3, #1
 80027be:	6193      	str	r3, [r2, #24]
 80027c0:	4b55      	ldr	r3, [pc, #340]	; (8002918 <HAL_GPIO_Init+0x2d8>)
 80027c2:	699b      	ldr	r3, [r3, #24]
 80027c4:	f003 0301 	and.w	r3, r3, #1
 80027c8:	60bb      	str	r3, [r7, #8]
 80027ca:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80027cc:	4a53      	ldr	r2, [pc, #332]	; (800291c <HAL_GPIO_Init+0x2dc>)
 80027ce:	697b      	ldr	r3, [r7, #20]
 80027d0:	089b      	lsrs	r3, r3, #2
 80027d2:	3302      	adds	r3, #2
 80027d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80027d8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80027da:	697b      	ldr	r3, [r7, #20]
 80027dc:	f003 0303 	and.w	r3, r3, #3
 80027e0:	009b      	lsls	r3, r3, #2
 80027e2:	220f      	movs	r2, #15
 80027e4:	fa02 f303 	lsl.w	r3, r2, r3
 80027e8:	43db      	mvns	r3, r3
 80027ea:	693a      	ldr	r2, [r7, #16]
 80027ec:	4013      	ands	r3, r2
 80027ee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80027f6:	d019      	beq.n	800282c <HAL_GPIO_Init+0x1ec>
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	4a49      	ldr	r2, [pc, #292]	; (8002920 <HAL_GPIO_Init+0x2e0>)
 80027fc:	4293      	cmp	r3, r2
 80027fe:	d013      	beq.n	8002828 <HAL_GPIO_Init+0x1e8>
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	4a48      	ldr	r2, [pc, #288]	; (8002924 <HAL_GPIO_Init+0x2e4>)
 8002804:	4293      	cmp	r3, r2
 8002806:	d00d      	beq.n	8002824 <HAL_GPIO_Init+0x1e4>
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	4a47      	ldr	r2, [pc, #284]	; (8002928 <HAL_GPIO_Init+0x2e8>)
 800280c:	4293      	cmp	r3, r2
 800280e:	d007      	beq.n	8002820 <HAL_GPIO_Init+0x1e0>
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	4a46      	ldr	r2, [pc, #280]	; (800292c <HAL_GPIO_Init+0x2ec>)
 8002814:	4293      	cmp	r3, r2
 8002816:	d101      	bne.n	800281c <HAL_GPIO_Init+0x1dc>
 8002818:	2304      	movs	r3, #4
 800281a:	e008      	b.n	800282e <HAL_GPIO_Init+0x1ee>
 800281c:	2305      	movs	r3, #5
 800281e:	e006      	b.n	800282e <HAL_GPIO_Init+0x1ee>
 8002820:	2303      	movs	r3, #3
 8002822:	e004      	b.n	800282e <HAL_GPIO_Init+0x1ee>
 8002824:	2302      	movs	r3, #2
 8002826:	e002      	b.n	800282e <HAL_GPIO_Init+0x1ee>
 8002828:	2301      	movs	r3, #1
 800282a:	e000      	b.n	800282e <HAL_GPIO_Init+0x1ee>
 800282c:	2300      	movs	r3, #0
 800282e:	697a      	ldr	r2, [r7, #20]
 8002830:	f002 0203 	and.w	r2, r2, #3
 8002834:	0092      	lsls	r2, r2, #2
 8002836:	4093      	lsls	r3, r2
 8002838:	693a      	ldr	r2, [r7, #16]
 800283a:	4313      	orrs	r3, r2
 800283c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800283e:	4937      	ldr	r1, [pc, #220]	; (800291c <HAL_GPIO_Init+0x2dc>)
 8002840:	697b      	ldr	r3, [r7, #20]
 8002842:	089b      	lsrs	r3, r3, #2
 8002844:	3302      	adds	r3, #2
 8002846:	693a      	ldr	r2, [r7, #16]
 8002848:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800284c:	4b38      	ldr	r3, [pc, #224]	; (8002930 <HAL_GPIO_Init+0x2f0>)
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	43db      	mvns	r3, r3
 8002856:	693a      	ldr	r2, [r7, #16]
 8002858:	4013      	ands	r3, r2
 800285a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800285c:	683b      	ldr	r3, [r7, #0]
 800285e:	685b      	ldr	r3, [r3, #4]
 8002860:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002864:	2b00      	cmp	r3, #0
 8002866:	d003      	beq.n	8002870 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8002868:	693a      	ldr	r2, [r7, #16]
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	4313      	orrs	r3, r2
 800286e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002870:	4a2f      	ldr	r2, [pc, #188]	; (8002930 <HAL_GPIO_Init+0x2f0>)
 8002872:	693b      	ldr	r3, [r7, #16]
 8002874:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002876:	4b2e      	ldr	r3, [pc, #184]	; (8002930 <HAL_GPIO_Init+0x2f0>)
 8002878:	685b      	ldr	r3, [r3, #4]
 800287a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	43db      	mvns	r3, r3
 8002880:	693a      	ldr	r2, [r7, #16]
 8002882:	4013      	ands	r3, r2
 8002884:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002886:	683b      	ldr	r3, [r7, #0]
 8002888:	685b      	ldr	r3, [r3, #4]
 800288a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800288e:	2b00      	cmp	r3, #0
 8002890:	d003      	beq.n	800289a <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8002892:	693a      	ldr	r2, [r7, #16]
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	4313      	orrs	r3, r2
 8002898:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800289a:	4a25      	ldr	r2, [pc, #148]	; (8002930 <HAL_GPIO_Init+0x2f0>)
 800289c:	693b      	ldr	r3, [r7, #16]
 800289e:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80028a0:	4b23      	ldr	r3, [pc, #140]	; (8002930 <HAL_GPIO_Init+0x2f0>)
 80028a2:	689b      	ldr	r3, [r3, #8]
 80028a4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	43db      	mvns	r3, r3
 80028aa:	693a      	ldr	r2, [r7, #16]
 80028ac:	4013      	ands	r3, r2
 80028ae:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	685b      	ldr	r3, [r3, #4]
 80028b4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d003      	beq.n	80028c4 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 80028bc:	693a      	ldr	r2, [r7, #16]
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	4313      	orrs	r3, r2
 80028c2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80028c4:	4a1a      	ldr	r2, [pc, #104]	; (8002930 <HAL_GPIO_Init+0x2f0>)
 80028c6:	693b      	ldr	r3, [r7, #16]
 80028c8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80028ca:	4b19      	ldr	r3, [pc, #100]	; (8002930 <HAL_GPIO_Init+0x2f0>)
 80028cc:	68db      	ldr	r3, [r3, #12]
 80028ce:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	43db      	mvns	r3, r3
 80028d4:	693a      	ldr	r2, [r7, #16]
 80028d6:	4013      	ands	r3, r2
 80028d8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80028da:	683b      	ldr	r3, [r7, #0]
 80028dc:	685b      	ldr	r3, [r3, #4]
 80028de:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d003      	beq.n	80028ee <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80028e6:	693a      	ldr	r2, [r7, #16]
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	4313      	orrs	r3, r2
 80028ec:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80028ee:	4a10      	ldr	r2, [pc, #64]	; (8002930 <HAL_GPIO_Init+0x2f0>)
 80028f0:	693b      	ldr	r3, [r7, #16]
 80028f2:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80028f4:	697b      	ldr	r3, [r7, #20]
 80028f6:	3301      	adds	r3, #1
 80028f8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80028fa:	683b      	ldr	r3, [r7, #0]
 80028fc:	681a      	ldr	r2, [r3, #0]
 80028fe:	697b      	ldr	r3, [r7, #20]
 8002900:	fa22 f303 	lsr.w	r3, r2, r3
 8002904:	2b00      	cmp	r3, #0
 8002906:	f47f aea3 	bne.w	8002650 <HAL_GPIO_Init+0x10>
  }
}
 800290a:	bf00      	nop
 800290c:	371c      	adds	r7, #28
 800290e:	46bd      	mov	sp, r7
 8002910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002914:	4770      	bx	lr
 8002916:	bf00      	nop
 8002918:	40021000 	.word	0x40021000
 800291c:	40010000 	.word	0x40010000
 8002920:	48000400 	.word	0x48000400
 8002924:	48000800 	.word	0x48000800
 8002928:	48000c00 	.word	0x48000c00
 800292c:	48001000 	.word	0x48001000
 8002930:	40010400 	.word	0x40010400

08002934 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002934:	b480      	push	{r7}
 8002936:	b083      	sub	sp, #12
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
 800293c:	460b      	mov	r3, r1
 800293e:	807b      	strh	r3, [r7, #2]
 8002940:	4613      	mov	r3, r2
 8002942:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002944:	787b      	ldrb	r3, [r7, #1]
 8002946:	2b00      	cmp	r3, #0
 8002948:	d003      	beq.n	8002952 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800294a:	887a      	ldrh	r2, [r7, #2]
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002950:	e002      	b.n	8002958 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002952:	887a      	ldrh	r2, [r7, #2]
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002958:	bf00      	nop
 800295a:	370c      	adds	r7, #12
 800295c:	46bd      	mov	sp, r7
 800295e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002962:	4770      	bx	lr

08002964 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002964:	b580      	push	{r7, lr}
 8002966:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 800296a:	af00      	add	r7, sp, #0
 800296c:	1d3b      	adds	r3, r7, #4
 800296e:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002970:	1d3b      	adds	r3, r7, #4
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	2b00      	cmp	r3, #0
 8002976:	d102      	bne.n	800297e <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8002978:	2301      	movs	r3, #1
 800297a:	f000 bef4 	b.w	8003766 <HAL_RCC_OscConfig+0xe02>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800297e:	1d3b      	adds	r3, r7, #4
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f003 0301 	and.w	r3, r3, #1
 8002988:	2b00      	cmp	r3, #0
 800298a:	f000 816a 	beq.w	8002c62 <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800298e:	4bb3      	ldr	r3, [pc, #716]	; (8002c5c <HAL_RCC_OscConfig+0x2f8>)
 8002990:	685b      	ldr	r3, [r3, #4]
 8002992:	f003 030c 	and.w	r3, r3, #12
 8002996:	2b04      	cmp	r3, #4
 8002998:	d00c      	beq.n	80029b4 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800299a:	4bb0      	ldr	r3, [pc, #704]	; (8002c5c <HAL_RCC_OscConfig+0x2f8>)
 800299c:	685b      	ldr	r3, [r3, #4]
 800299e:	f003 030c 	and.w	r3, r3, #12
 80029a2:	2b08      	cmp	r3, #8
 80029a4:	d159      	bne.n	8002a5a <HAL_RCC_OscConfig+0xf6>
 80029a6:	4bad      	ldr	r3, [pc, #692]	; (8002c5c <HAL_RCC_OscConfig+0x2f8>)
 80029a8:	685b      	ldr	r3, [r3, #4]
 80029aa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80029ae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80029b2:	d152      	bne.n	8002a5a <HAL_RCC_OscConfig+0xf6>
 80029b4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80029b8:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029bc:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 80029c0:	fa93 f3a3 	rbit	r3, r3
 80029c4:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80029c8:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029cc:	fab3 f383 	clz	r3, r3
 80029d0:	b2db      	uxtb	r3, r3
 80029d2:	095b      	lsrs	r3, r3, #5
 80029d4:	b2db      	uxtb	r3, r3
 80029d6:	f043 0301 	orr.w	r3, r3, #1
 80029da:	b2db      	uxtb	r3, r3
 80029dc:	2b01      	cmp	r3, #1
 80029de:	d102      	bne.n	80029e6 <HAL_RCC_OscConfig+0x82>
 80029e0:	4b9e      	ldr	r3, [pc, #632]	; (8002c5c <HAL_RCC_OscConfig+0x2f8>)
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	e015      	b.n	8002a12 <HAL_RCC_OscConfig+0xae>
 80029e6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80029ea:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029ee:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 80029f2:	fa93 f3a3 	rbit	r3, r3
 80029f6:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 80029fa:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80029fe:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8002a02:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8002a06:	fa93 f3a3 	rbit	r3, r3
 8002a0a:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8002a0e:	4b93      	ldr	r3, [pc, #588]	; (8002c5c <HAL_RCC_OscConfig+0x2f8>)
 8002a10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a12:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002a16:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8002a1a:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8002a1e:	fa92 f2a2 	rbit	r2, r2
 8002a22:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8002a26:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8002a2a:	fab2 f282 	clz	r2, r2
 8002a2e:	b2d2      	uxtb	r2, r2
 8002a30:	f042 0220 	orr.w	r2, r2, #32
 8002a34:	b2d2      	uxtb	r2, r2
 8002a36:	f002 021f 	and.w	r2, r2, #31
 8002a3a:	2101      	movs	r1, #1
 8002a3c:	fa01 f202 	lsl.w	r2, r1, r2
 8002a40:	4013      	ands	r3, r2
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	f000 810c 	beq.w	8002c60 <HAL_RCC_OscConfig+0x2fc>
 8002a48:	1d3b      	adds	r3, r7, #4
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	685b      	ldr	r3, [r3, #4]
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	f040 8106 	bne.w	8002c60 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 8002a54:	2301      	movs	r3, #1
 8002a56:	f000 be86 	b.w	8003766 <HAL_RCC_OscConfig+0xe02>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a5a:	1d3b      	adds	r3, r7, #4
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	685b      	ldr	r3, [r3, #4]
 8002a60:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a64:	d106      	bne.n	8002a74 <HAL_RCC_OscConfig+0x110>
 8002a66:	4b7d      	ldr	r3, [pc, #500]	; (8002c5c <HAL_RCC_OscConfig+0x2f8>)
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	4a7c      	ldr	r2, [pc, #496]	; (8002c5c <HAL_RCC_OscConfig+0x2f8>)
 8002a6c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a70:	6013      	str	r3, [r2, #0]
 8002a72:	e030      	b.n	8002ad6 <HAL_RCC_OscConfig+0x172>
 8002a74:	1d3b      	adds	r3, r7, #4
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	685b      	ldr	r3, [r3, #4]
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d10c      	bne.n	8002a98 <HAL_RCC_OscConfig+0x134>
 8002a7e:	4b77      	ldr	r3, [pc, #476]	; (8002c5c <HAL_RCC_OscConfig+0x2f8>)
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	4a76      	ldr	r2, [pc, #472]	; (8002c5c <HAL_RCC_OscConfig+0x2f8>)
 8002a84:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002a88:	6013      	str	r3, [r2, #0]
 8002a8a:	4b74      	ldr	r3, [pc, #464]	; (8002c5c <HAL_RCC_OscConfig+0x2f8>)
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	4a73      	ldr	r2, [pc, #460]	; (8002c5c <HAL_RCC_OscConfig+0x2f8>)
 8002a90:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002a94:	6013      	str	r3, [r2, #0]
 8002a96:	e01e      	b.n	8002ad6 <HAL_RCC_OscConfig+0x172>
 8002a98:	1d3b      	adds	r3, r7, #4
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	685b      	ldr	r3, [r3, #4]
 8002a9e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002aa2:	d10c      	bne.n	8002abe <HAL_RCC_OscConfig+0x15a>
 8002aa4:	4b6d      	ldr	r3, [pc, #436]	; (8002c5c <HAL_RCC_OscConfig+0x2f8>)
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	4a6c      	ldr	r2, [pc, #432]	; (8002c5c <HAL_RCC_OscConfig+0x2f8>)
 8002aaa:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002aae:	6013      	str	r3, [r2, #0]
 8002ab0:	4b6a      	ldr	r3, [pc, #424]	; (8002c5c <HAL_RCC_OscConfig+0x2f8>)
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	4a69      	ldr	r2, [pc, #420]	; (8002c5c <HAL_RCC_OscConfig+0x2f8>)
 8002ab6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002aba:	6013      	str	r3, [r2, #0]
 8002abc:	e00b      	b.n	8002ad6 <HAL_RCC_OscConfig+0x172>
 8002abe:	4b67      	ldr	r3, [pc, #412]	; (8002c5c <HAL_RCC_OscConfig+0x2f8>)
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	4a66      	ldr	r2, [pc, #408]	; (8002c5c <HAL_RCC_OscConfig+0x2f8>)
 8002ac4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002ac8:	6013      	str	r3, [r2, #0]
 8002aca:	4b64      	ldr	r3, [pc, #400]	; (8002c5c <HAL_RCC_OscConfig+0x2f8>)
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	4a63      	ldr	r2, [pc, #396]	; (8002c5c <HAL_RCC_OscConfig+0x2f8>)
 8002ad0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002ad4:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002ad6:	4b61      	ldr	r3, [pc, #388]	; (8002c5c <HAL_RCC_OscConfig+0x2f8>)
 8002ad8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ada:	f023 020f 	bic.w	r2, r3, #15
 8002ade:	1d3b      	adds	r3, r7, #4
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	689b      	ldr	r3, [r3, #8]
 8002ae4:	495d      	ldr	r1, [pc, #372]	; (8002c5c <HAL_RCC_OscConfig+0x2f8>)
 8002ae6:	4313      	orrs	r3, r2
 8002ae8:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002aea:	1d3b      	adds	r3, r7, #4
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	685b      	ldr	r3, [r3, #4]
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d059      	beq.n	8002ba8 <HAL_RCC_OscConfig+0x244>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002af4:	f7ff fb94 	bl	8002220 <HAL_GetTick>
 8002af8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002afc:	e00a      	b.n	8002b14 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002afe:	f7ff fb8f 	bl	8002220 <HAL_GetTick>
 8002b02:	4602      	mov	r2, r0
 8002b04:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002b08:	1ad3      	subs	r3, r2, r3
 8002b0a:	2b64      	cmp	r3, #100	; 0x64
 8002b0c:	d902      	bls.n	8002b14 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8002b0e:	2303      	movs	r3, #3
 8002b10:	f000 be29 	b.w	8003766 <HAL_RCC_OscConfig+0xe02>
 8002b14:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002b18:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b1c:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8002b20:	fa93 f3a3 	rbit	r3, r3
 8002b24:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8002b28:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b2c:	fab3 f383 	clz	r3, r3
 8002b30:	b2db      	uxtb	r3, r3
 8002b32:	095b      	lsrs	r3, r3, #5
 8002b34:	b2db      	uxtb	r3, r3
 8002b36:	f043 0301 	orr.w	r3, r3, #1
 8002b3a:	b2db      	uxtb	r3, r3
 8002b3c:	2b01      	cmp	r3, #1
 8002b3e:	d102      	bne.n	8002b46 <HAL_RCC_OscConfig+0x1e2>
 8002b40:	4b46      	ldr	r3, [pc, #280]	; (8002c5c <HAL_RCC_OscConfig+0x2f8>)
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	e015      	b.n	8002b72 <HAL_RCC_OscConfig+0x20e>
 8002b46:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002b4a:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b4e:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8002b52:	fa93 f3a3 	rbit	r3, r3
 8002b56:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8002b5a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002b5e:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8002b62:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8002b66:	fa93 f3a3 	rbit	r3, r3
 8002b6a:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8002b6e:	4b3b      	ldr	r3, [pc, #236]	; (8002c5c <HAL_RCC_OscConfig+0x2f8>)
 8002b70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b72:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002b76:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8002b7a:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8002b7e:	fa92 f2a2 	rbit	r2, r2
 8002b82:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8002b86:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8002b8a:	fab2 f282 	clz	r2, r2
 8002b8e:	b2d2      	uxtb	r2, r2
 8002b90:	f042 0220 	orr.w	r2, r2, #32
 8002b94:	b2d2      	uxtb	r2, r2
 8002b96:	f002 021f 	and.w	r2, r2, #31
 8002b9a:	2101      	movs	r1, #1
 8002b9c:	fa01 f202 	lsl.w	r2, r1, r2
 8002ba0:	4013      	ands	r3, r2
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d0ab      	beq.n	8002afe <HAL_RCC_OscConfig+0x19a>
 8002ba6:	e05c      	b.n	8002c62 <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ba8:	f7ff fb3a 	bl	8002220 <HAL_GetTick>
 8002bac:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002bb0:	e00a      	b.n	8002bc8 <HAL_RCC_OscConfig+0x264>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002bb2:	f7ff fb35 	bl	8002220 <HAL_GetTick>
 8002bb6:	4602      	mov	r2, r0
 8002bb8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002bbc:	1ad3      	subs	r3, r2, r3
 8002bbe:	2b64      	cmp	r3, #100	; 0x64
 8002bc0:	d902      	bls.n	8002bc8 <HAL_RCC_OscConfig+0x264>
          {
            return HAL_TIMEOUT;
 8002bc2:	2303      	movs	r3, #3
 8002bc4:	f000 bdcf 	b.w	8003766 <HAL_RCC_OscConfig+0xe02>
 8002bc8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002bcc:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bd0:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8002bd4:	fa93 f3a3 	rbit	r3, r3
 8002bd8:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8002bdc:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002be0:	fab3 f383 	clz	r3, r3
 8002be4:	b2db      	uxtb	r3, r3
 8002be6:	095b      	lsrs	r3, r3, #5
 8002be8:	b2db      	uxtb	r3, r3
 8002bea:	f043 0301 	orr.w	r3, r3, #1
 8002bee:	b2db      	uxtb	r3, r3
 8002bf0:	2b01      	cmp	r3, #1
 8002bf2:	d102      	bne.n	8002bfa <HAL_RCC_OscConfig+0x296>
 8002bf4:	4b19      	ldr	r3, [pc, #100]	; (8002c5c <HAL_RCC_OscConfig+0x2f8>)
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	e015      	b.n	8002c26 <HAL_RCC_OscConfig+0x2c2>
 8002bfa:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002bfe:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c02:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8002c06:	fa93 f3a3 	rbit	r3, r3
 8002c0a:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8002c0e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002c12:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8002c16:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8002c1a:	fa93 f3a3 	rbit	r3, r3
 8002c1e:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8002c22:	4b0e      	ldr	r3, [pc, #56]	; (8002c5c <HAL_RCC_OscConfig+0x2f8>)
 8002c24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c26:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002c2a:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8002c2e:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8002c32:	fa92 f2a2 	rbit	r2, r2
 8002c36:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8002c3a:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8002c3e:	fab2 f282 	clz	r2, r2
 8002c42:	b2d2      	uxtb	r2, r2
 8002c44:	f042 0220 	orr.w	r2, r2, #32
 8002c48:	b2d2      	uxtb	r2, r2
 8002c4a:	f002 021f 	and.w	r2, r2, #31
 8002c4e:	2101      	movs	r1, #1
 8002c50:	fa01 f202 	lsl.w	r2, r1, r2
 8002c54:	4013      	ands	r3, r2
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d1ab      	bne.n	8002bb2 <HAL_RCC_OscConfig+0x24e>
 8002c5a:	e002      	b.n	8002c62 <HAL_RCC_OscConfig+0x2fe>
 8002c5c:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c60:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002c62:	1d3b      	adds	r3, r7, #4
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f003 0302 	and.w	r3, r3, #2
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	f000 816f 	beq.w	8002f50 <HAL_RCC_OscConfig+0x5ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002c72:	4bd0      	ldr	r3, [pc, #832]	; (8002fb4 <HAL_RCC_OscConfig+0x650>)
 8002c74:	685b      	ldr	r3, [r3, #4]
 8002c76:	f003 030c 	and.w	r3, r3, #12
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d00b      	beq.n	8002c96 <HAL_RCC_OscConfig+0x332>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002c7e:	4bcd      	ldr	r3, [pc, #820]	; (8002fb4 <HAL_RCC_OscConfig+0x650>)
 8002c80:	685b      	ldr	r3, [r3, #4]
 8002c82:	f003 030c 	and.w	r3, r3, #12
 8002c86:	2b08      	cmp	r3, #8
 8002c88:	d16c      	bne.n	8002d64 <HAL_RCC_OscConfig+0x400>
 8002c8a:	4bca      	ldr	r3, [pc, #808]	; (8002fb4 <HAL_RCC_OscConfig+0x650>)
 8002c8c:	685b      	ldr	r3, [r3, #4]
 8002c8e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d166      	bne.n	8002d64 <HAL_RCC_OscConfig+0x400>
 8002c96:	2302      	movs	r3, #2
 8002c98:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c9c:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8002ca0:	fa93 f3a3 	rbit	r3, r3
 8002ca4:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8002ca8:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002cac:	fab3 f383 	clz	r3, r3
 8002cb0:	b2db      	uxtb	r3, r3
 8002cb2:	095b      	lsrs	r3, r3, #5
 8002cb4:	b2db      	uxtb	r3, r3
 8002cb6:	f043 0301 	orr.w	r3, r3, #1
 8002cba:	b2db      	uxtb	r3, r3
 8002cbc:	2b01      	cmp	r3, #1
 8002cbe:	d102      	bne.n	8002cc6 <HAL_RCC_OscConfig+0x362>
 8002cc0:	4bbc      	ldr	r3, [pc, #752]	; (8002fb4 <HAL_RCC_OscConfig+0x650>)
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	e013      	b.n	8002cee <HAL_RCC_OscConfig+0x38a>
 8002cc6:	2302      	movs	r3, #2
 8002cc8:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ccc:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8002cd0:	fa93 f3a3 	rbit	r3, r3
 8002cd4:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8002cd8:	2302      	movs	r3, #2
 8002cda:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8002cde:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8002ce2:	fa93 f3a3 	rbit	r3, r3
 8002ce6:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8002cea:	4bb2      	ldr	r3, [pc, #712]	; (8002fb4 <HAL_RCC_OscConfig+0x650>)
 8002cec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cee:	2202      	movs	r2, #2
 8002cf0:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8002cf4:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8002cf8:	fa92 f2a2 	rbit	r2, r2
 8002cfc:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8002d00:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8002d04:	fab2 f282 	clz	r2, r2
 8002d08:	b2d2      	uxtb	r2, r2
 8002d0a:	f042 0220 	orr.w	r2, r2, #32
 8002d0e:	b2d2      	uxtb	r2, r2
 8002d10:	f002 021f 	and.w	r2, r2, #31
 8002d14:	2101      	movs	r1, #1
 8002d16:	fa01 f202 	lsl.w	r2, r1, r2
 8002d1a:	4013      	ands	r3, r2
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d007      	beq.n	8002d30 <HAL_RCC_OscConfig+0x3cc>
 8002d20:	1d3b      	adds	r3, r7, #4
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	691b      	ldr	r3, [r3, #16]
 8002d26:	2b01      	cmp	r3, #1
 8002d28:	d002      	beq.n	8002d30 <HAL_RCC_OscConfig+0x3cc>
      {
        return HAL_ERROR;
 8002d2a:	2301      	movs	r3, #1
 8002d2c:	f000 bd1b 	b.w	8003766 <HAL_RCC_OscConfig+0xe02>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d30:	4ba0      	ldr	r3, [pc, #640]	; (8002fb4 <HAL_RCC_OscConfig+0x650>)
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002d38:	1d3b      	adds	r3, r7, #4
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	695b      	ldr	r3, [r3, #20]
 8002d3e:	21f8      	movs	r1, #248	; 0xf8
 8002d40:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d44:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8002d48:	fa91 f1a1 	rbit	r1, r1
 8002d4c:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8002d50:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8002d54:	fab1 f181 	clz	r1, r1
 8002d58:	b2c9      	uxtb	r1, r1
 8002d5a:	408b      	lsls	r3, r1
 8002d5c:	4995      	ldr	r1, [pc, #596]	; (8002fb4 <HAL_RCC_OscConfig+0x650>)
 8002d5e:	4313      	orrs	r3, r2
 8002d60:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d62:	e0f5      	b.n	8002f50 <HAL_RCC_OscConfig+0x5ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002d64:	1d3b      	adds	r3, r7, #4
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	691b      	ldr	r3, [r3, #16]
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	f000 8085 	beq.w	8002e7a <HAL_RCC_OscConfig+0x516>
 8002d70:	2301      	movs	r3, #1
 8002d72:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d76:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8002d7a:	fa93 f3a3 	rbit	r3, r3
 8002d7e:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8002d82:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002d86:	fab3 f383 	clz	r3, r3
 8002d8a:	b2db      	uxtb	r3, r3
 8002d8c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002d90:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002d94:	009b      	lsls	r3, r3, #2
 8002d96:	461a      	mov	r2, r3
 8002d98:	2301      	movs	r3, #1
 8002d9a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d9c:	f7ff fa40 	bl	8002220 <HAL_GetTick>
 8002da0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002da4:	e00a      	b.n	8002dbc <HAL_RCC_OscConfig+0x458>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002da6:	f7ff fa3b 	bl	8002220 <HAL_GetTick>
 8002daa:	4602      	mov	r2, r0
 8002dac:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002db0:	1ad3      	subs	r3, r2, r3
 8002db2:	2b02      	cmp	r3, #2
 8002db4:	d902      	bls.n	8002dbc <HAL_RCC_OscConfig+0x458>
          {
            return HAL_TIMEOUT;
 8002db6:	2303      	movs	r3, #3
 8002db8:	f000 bcd5 	b.w	8003766 <HAL_RCC_OscConfig+0xe02>
 8002dbc:	2302      	movs	r3, #2
 8002dbe:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dc2:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8002dc6:	fa93 f3a3 	rbit	r3, r3
 8002dca:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8002dce:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002dd2:	fab3 f383 	clz	r3, r3
 8002dd6:	b2db      	uxtb	r3, r3
 8002dd8:	095b      	lsrs	r3, r3, #5
 8002dda:	b2db      	uxtb	r3, r3
 8002ddc:	f043 0301 	orr.w	r3, r3, #1
 8002de0:	b2db      	uxtb	r3, r3
 8002de2:	2b01      	cmp	r3, #1
 8002de4:	d102      	bne.n	8002dec <HAL_RCC_OscConfig+0x488>
 8002de6:	4b73      	ldr	r3, [pc, #460]	; (8002fb4 <HAL_RCC_OscConfig+0x650>)
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	e013      	b.n	8002e14 <HAL_RCC_OscConfig+0x4b0>
 8002dec:	2302      	movs	r3, #2
 8002dee:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002df2:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8002df6:	fa93 f3a3 	rbit	r3, r3
 8002dfa:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8002dfe:	2302      	movs	r3, #2
 8002e00:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8002e04:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8002e08:	fa93 f3a3 	rbit	r3, r3
 8002e0c:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8002e10:	4b68      	ldr	r3, [pc, #416]	; (8002fb4 <HAL_RCC_OscConfig+0x650>)
 8002e12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e14:	2202      	movs	r2, #2
 8002e16:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8002e1a:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8002e1e:	fa92 f2a2 	rbit	r2, r2
 8002e22:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8002e26:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8002e2a:	fab2 f282 	clz	r2, r2
 8002e2e:	b2d2      	uxtb	r2, r2
 8002e30:	f042 0220 	orr.w	r2, r2, #32
 8002e34:	b2d2      	uxtb	r2, r2
 8002e36:	f002 021f 	and.w	r2, r2, #31
 8002e3a:	2101      	movs	r1, #1
 8002e3c:	fa01 f202 	lsl.w	r2, r1, r2
 8002e40:	4013      	ands	r3, r2
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d0af      	beq.n	8002da6 <HAL_RCC_OscConfig+0x442>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e46:	4b5b      	ldr	r3, [pc, #364]	; (8002fb4 <HAL_RCC_OscConfig+0x650>)
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002e4e:	1d3b      	adds	r3, r7, #4
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	695b      	ldr	r3, [r3, #20]
 8002e54:	21f8      	movs	r1, #248	; 0xf8
 8002e56:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e5a:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8002e5e:	fa91 f1a1 	rbit	r1, r1
 8002e62:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8002e66:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8002e6a:	fab1 f181 	clz	r1, r1
 8002e6e:	b2c9      	uxtb	r1, r1
 8002e70:	408b      	lsls	r3, r1
 8002e72:	4950      	ldr	r1, [pc, #320]	; (8002fb4 <HAL_RCC_OscConfig+0x650>)
 8002e74:	4313      	orrs	r3, r2
 8002e76:	600b      	str	r3, [r1, #0]
 8002e78:	e06a      	b.n	8002f50 <HAL_RCC_OscConfig+0x5ec>
 8002e7a:	2301      	movs	r3, #1
 8002e7c:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e80:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8002e84:	fa93 f3a3 	rbit	r3, r3
 8002e88:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8002e8c:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002e90:	fab3 f383 	clz	r3, r3
 8002e94:	b2db      	uxtb	r3, r3
 8002e96:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002e9a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002e9e:	009b      	lsls	r3, r3, #2
 8002ea0:	461a      	mov	r2, r3
 8002ea2:	2300      	movs	r3, #0
 8002ea4:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ea6:	f7ff f9bb 	bl	8002220 <HAL_GetTick>
 8002eaa:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002eae:	e00a      	b.n	8002ec6 <HAL_RCC_OscConfig+0x562>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002eb0:	f7ff f9b6 	bl	8002220 <HAL_GetTick>
 8002eb4:	4602      	mov	r2, r0
 8002eb6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002eba:	1ad3      	subs	r3, r2, r3
 8002ebc:	2b02      	cmp	r3, #2
 8002ebe:	d902      	bls.n	8002ec6 <HAL_RCC_OscConfig+0x562>
          {
            return HAL_TIMEOUT;
 8002ec0:	2303      	movs	r3, #3
 8002ec2:	f000 bc50 	b.w	8003766 <HAL_RCC_OscConfig+0xe02>
 8002ec6:	2302      	movs	r3, #2
 8002ec8:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ecc:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8002ed0:	fa93 f3a3 	rbit	r3, r3
 8002ed4:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8002ed8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002edc:	fab3 f383 	clz	r3, r3
 8002ee0:	b2db      	uxtb	r3, r3
 8002ee2:	095b      	lsrs	r3, r3, #5
 8002ee4:	b2db      	uxtb	r3, r3
 8002ee6:	f043 0301 	orr.w	r3, r3, #1
 8002eea:	b2db      	uxtb	r3, r3
 8002eec:	2b01      	cmp	r3, #1
 8002eee:	d102      	bne.n	8002ef6 <HAL_RCC_OscConfig+0x592>
 8002ef0:	4b30      	ldr	r3, [pc, #192]	; (8002fb4 <HAL_RCC_OscConfig+0x650>)
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	e013      	b.n	8002f1e <HAL_RCC_OscConfig+0x5ba>
 8002ef6:	2302      	movs	r3, #2
 8002ef8:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002efc:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8002f00:	fa93 f3a3 	rbit	r3, r3
 8002f04:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8002f08:	2302      	movs	r3, #2
 8002f0a:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8002f0e:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8002f12:	fa93 f3a3 	rbit	r3, r3
 8002f16:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8002f1a:	4b26      	ldr	r3, [pc, #152]	; (8002fb4 <HAL_RCC_OscConfig+0x650>)
 8002f1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f1e:	2202      	movs	r2, #2
 8002f20:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8002f24:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8002f28:	fa92 f2a2 	rbit	r2, r2
 8002f2c:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8002f30:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8002f34:	fab2 f282 	clz	r2, r2
 8002f38:	b2d2      	uxtb	r2, r2
 8002f3a:	f042 0220 	orr.w	r2, r2, #32
 8002f3e:	b2d2      	uxtb	r2, r2
 8002f40:	f002 021f 	and.w	r2, r2, #31
 8002f44:	2101      	movs	r1, #1
 8002f46:	fa01 f202 	lsl.w	r2, r1, r2
 8002f4a:	4013      	ands	r3, r2
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d1af      	bne.n	8002eb0 <HAL_RCC_OscConfig+0x54c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002f50:	1d3b      	adds	r3, r7, #4
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f003 0308 	and.w	r3, r3, #8
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	f000 80da 	beq.w	8003114 <HAL_RCC_OscConfig+0x7b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002f60:	1d3b      	adds	r3, r7, #4
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	699b      	ldr	r3, [r3, #24]
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d069      	beq.n	800303e <HAL_RCC_OscConfig+0x6da>
 8002f6a:	2301      	movs	r3, #1
 8002f6c:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f70:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002f74:	fa93 f3a3 	rbit	r3, r3
 8002f78:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8002f7c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002f80:	fab3 f383 	clz	r3, r3
 8002f84:	b2db      	uxtb	r3, r3
 8002f86:	461a      	mov	r2, r3
 8002f88:	4b0b      	ldr	r3, [pc, #44]	; (8002fb8 <HAL_RCC_OscConfig+0x654>)
 8002f8a:	4413      	add	r3, r2
 8002f8c:	009b      	lsls	r3, r3, #2
 8002f8e:	461a      	mov	r2, r3
 8002f90:	2301      	movs	r3, #1
 8002f92:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f94:	f7ff f944 	bl	8002220 <HAL_GetTick>
 8002f98:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002f9c:	e00e      	b.n	8002fbc <HAL_RCC_OscConfig+0x658>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002f9e:	f7ff f93f 	bl	8002220 <HAL_GetTick>
 8002fa2:	4602      	mov	r2, r0
 8002fa4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002fa8:	1ad3      	subs	r3, r2, r3
 8002faa:	2b02      	cmp	r3, #2
 8002fac:	d906      	bls.n	8002fbc <HAL_RCC_OscConfig+0x658>
        {
          return HAL_TIMEOUT;
 8002fae:	2303      	movs	r3, #3
 8002fb0:	e3d9      	b.n	8003766 <HAL_RCC_OscConfig+0xe02>
 8002fb2:	bf00      	nop
 8002fb4:	40021000 	.word	0x40021000
 8002fb8:	10908120 	.word	0x10908120
 8002fbc:	2302      	movs	r3, #2
 8002fbe:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fc2:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002fc6:	fa93 f3a3 	rbit	r3, r3
 8002fca:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8002fce:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8002fd2:	2202      	movs	r2, #2
 8002fd4:	601a      	str	r2, [r3, #0]
 8002fd6:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	fa93 f2a3 	rbit	r2, r3
 8002fe0:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8002fe4:	601a      	str	r2, [r3, #0]
 8002fe6:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8002fea:	2202      	movs	r2, #2
 8002fec:	601a      	str	r2, [r3, #0]
 8002fee:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	fa93 f2a3 	rbit	r2, r3
 8002ff8:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8002ffc:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ffe:	4ba5      	ldr	r3, [pc, #660]	; (8003294 <HAL_RCC_OscConfig+0x930>)
 8003000:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003002:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8003006:	2102      	movs	r1, #2
 8003008:	6019      	str	r1, [r3, #0]
 800300a:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	fa93 f1a3 	rbit	r1, r3
 8003014:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8003018:	6019      	str	r1, [r3, #0]
  return result;
 800301a:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	fab3 f383 	clz	r3, r3
 8003024:	b2db      	uxtb	r3, r3
 8003026:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800302a:	b2db      	uxtb	r3, r3
 800302c:	f003 031f 	and.w	r3, r3, #31
 8003030:	2101      	movs	r1, #1
 8003032:	fa01 f303 	lsl.w	r3, r1, r3
 8003036:	4013      	ands	r3, r2
 8003038:	2b00      	cmp	r3, #0
 800303a:	d0b0      	beq.n	8002f9e <HAL_RCC_OscConfig+0x63a>
 800303c:	e06a      	b.n	8003114 <HAL_RCC_OscConfig+0x7b0>
 800303e:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8003042:	2201      	movs	r2, #1
 8003044:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003046:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	fa93 f2a3 	rbit	r2, r3
 8003050:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8003054:	601a      	str	r2, [r3, #0]
  return result;
 8003056:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 800305a:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800305c:	fab3 f383 	clz	r3, r3
 8003060:	b2db      	uxtb	r3, r3
 8003062:	461a      	mov	r2, r3
 8003064:	4b8c      	ldr	r3, [pc, #560]	; (8003298 <HAL_RCC_OscConfig+0x934>)
 8003066:	4413      	add	r3, r2
 8003068:	009b      	lsls	r3, r3, #2
 800306a:	461a      	mov	r2, r3
 800306c:	2300      	movs	r3, #0
 800306e:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003070:	f7ff f8d6 	bl	8002220 <HAL_GetTick>
 8003074:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003078:	e009      	b.n	800308e <HAL_RCC_OscConfig+0x72a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800307a:	f7ff f8d1 	bl	8002220 <HAL_GetTick>
 800307e:	4602      	mov	r2, r0
 8003080:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003084:	1ad3      	subs	r3, r2, r3
 8003086:	2b02      	cmp	r3, #2
 8003088:	d901      	bls.n	800308e <HAL_RCC_OscConfig+0x72a>
        {
          return HAL_TIMEOUT;
 800308a:	2303      	movs	r3, #3
 800308c:	e36b      	b.n	8003766 <HAL_RCC_OscConfig+0xe02>
 800308e:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8003092:	2202      	movs	r2, #2
 8003094:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003096:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	fa93 f2a3 	rbit	r2, r3
 80030a0:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80030a4:	601a      	str	r2, [r3, #0]
 80030a6:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 80030aa:	2202      	movs	r2, #2
 80030ac:	601a      	str	r2, [r3, #0]
 80030ae:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	fa93 f2a3 	rbit	r2, r3
 80030b8:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80030bc:	601a      	str	r2, [r3, #0]
 80030be:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 80030c2:	2202      	movs	r2, #2
 80030c4:	601a      	str	r2, [r3, #0]
 80030c6:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	fa93 f2a3 	rbit	r2, r3
 80030d0:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80030d4:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80030d6:	4b6f      	ldr	r3, [pc, #444]	; (8003294 <HAL_RCC_OscConfig+0x930>)
 80030d8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80030da:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 80030de:	2102      	movs	r1, #2
 80030e0:	6019      	str	r1, [r3, #0]
 80030e2:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	fa93 f1a3 	rbit	r1, r3
 80030ec:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80030f0:	6019      	str	r1, [r3, #0]
  return result;
 80030f2:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	fab3 f383 	clz	r3, r3
 80030fc:	b2db      	uxtb	r3, r3
 80030fe:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8003102:	b2db      	uxtb	r3, r3
 8003104:	f003 031f 	and.w	r3, r3, #31
 8003108:	2101      	movs	r1, #1
 800310a:	fa01 f303 	lsl.w	r3, r1, r3
 800310e:	4013      	ands	r3, r2
 8003110:	2b00      	cmp	r3, #0
 8003112:	d1b2      	bne.n	800307a <HAL_RCC_OscConfig+0x716>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003114:	1d3b      	adds	r3, r7, #4
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f003 0304 	and.w	r3, r3, #4
 800311e:	2b00      	cmp	r3, #0
 8003120:	f000 8158 	beq.w	80033d4 <HAL_RCC_OscConfig+0xa70>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003124:	2300      	movs	r3, #0
 8003126:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800312a:	4b5a      	ldr	r3, [pc, #360]	; (8003294 <HAL_RCC_OscConfig+0x930>)
 800312c:	69db      	ldr	r3, [r3, #28]
 800312e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003132:	2b00      	cmp	r3, #0
 8003134:	d112      	bne.n	800315c <HAL_RCC_OscConfig+0x7f8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003136:	4b57      	ldr	r3, [pc, #348]	; (8003294 <HAL_RCC_OscConfig+0x930>)
 8003138:	69db      	ldr	r3, [r3, #28]
 800313a:	4a56      	ldr	r2, [pc, #344]	; (8003294 <HAL_RCC_OscConfig+0x930>)
 800313c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003140:	61d3      	str	r3, [r2, #28]
 8003142:	4b54      	ldr	r3, [pc, #336]	; (8003294 <HAL_RCC_OscConfig+0x930>)
 8003144:	69db      	ldr	r3, [r3, #28]
 8003146:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 800314a:	f107 0308 	add.w	r3, r7, #8
 800314e:	601a      	str	r2, [r3, #0]
 8003150:	f107 0308 	add.w	r3, r7, #8
 8003154:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8003156:	2301      	movs	r3, #1
 8003158:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800315c:	4b4f      	ldr	r3, [pc, #316]	; (800329c <HAL_RCC_OscConfig+0x938>)
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003164:	2b00      	cmp	r3, #0
 8003166:	d11a      	bne.n	800319e <HAL_RCC_OscConfig+0x83a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003168:	4b4c      	ldr	r3, [pc, #304]	; (800329c <HAL_RCC_OscConfig+0x938>)
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	4a4b      	ldr	r2, [pc, #300]	; (800329c <HAL_RCC_OscConfig+0x938>)
 800316e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003172:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003174:	f7ff f854 	bl	8002220 <HAL_GetTick>
 8003178:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800317c:	e009      	b.n	8003192 <HAL_RCC_OscConfig+0x82e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800317e:	f7ff f84f 	bl	8002220 <HAL_GetTick>
 8003182:	4602      	mov	r2, r0
 8003184:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003188:	1ad3      	subs	r3, r2, r3
 800318a:	2b64      	cmp	r3, #100	; 0x64
 800318c:	d901      	bls.n	8003192 <HAL_RCC_OscConfig+0x82e>
        {
          return HAL_TIMEOUT;
 800318e:	2303      	movs	r3, #3
 8003190:	e2e9      	b.n	8003766 <HAL_RCC_OscConfig+0xe02>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003192:	4b42      	ldr	r3, [pc, #264]	; (800329c <HAL_RCC_OscConfig+0x938>)
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800319a:	2b00      	cmp	r3, #0
 800319c:	d0ef      	beq.n	800317e <HAL_RCC_OscConfig+0x81a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800319e:	1d3b      	adds	r3, r7, #4
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	68db      	ldr	r3, [r3, #12]
 80031a4:	2b01      	cmp	r3, #1
 80031a6:	d106      	bne.n	80031b6 <HAL_RCC_OscConfig+0x852>
 80031a8:	4b3a      	ldr	r3, [pc, #232]	; (8003294 <HAL_RCC_OscConfig+0x930>)
 80031aa:	6a1b      	ldr	r3, [r3, #32]
 80031ac:	4a39      	ldr	r2, [pc, #228]	; (8003294 <HAL_RCC_OscConfig+0x930>)
 80031ae:	f043 0301 	orr.w	r3, r3, #1
 80031b2:	6213      	str	r3, [r2, #32]
 80031b4:	e02f      	b.n	8003216 <HAL_RCC_OscConfig+0x8b2>
 80031b6:	1d3b      	adds	r3, r7, #4
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	68db      	ldr	r3, [r3, #12]
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d10c      	bne.n	80031da <HAL_RCC_OscConfig+0x876>
 80031c0:	4b34      	ldr	r3, [pc, #208]	; (8003294 <HAL_RCC_OscConfig+0x930>)
 80031c2:	6a1b      	ldr	r3, [r3, #32]
 80031c4:	4a33      	ldr	r2, [pc, #204]	; (8003294 <HAL_RCC_OscConfig+0x930>)
 80031c6:	f023 0301 	bic.w	r3, r3, #1
 80031ca:	6213      	str	r3, [r2, #32]
 80031cc:	4b31      	ldr	r3, [pc, #196]	; (8003294 <HAL_RCC_OscConfig+0x930>)
 80031ce:	6a1b      	ldr	r3, [r3, #32]
 80031d0:	4a30      	ldr	r2, [pc, #192]	; (8003294 <HAL_RCC_OscConfig+0x930>)
 80031d2:	f023 0304 	bic.w	r3, r3, #4
 80031d6:	6213      	str	r3, [r2, #32]
 80031d8:	e01d      	b.n	8003216 <HAL_RCC_OscConfig+0x8b2>
 80031da:	1d3b      	adds	r3, r7, #4
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	68db      	ldr	r3, [r3, #12]
 80031e0:	2b05      	cmp	r3, #5
 80031e2:	d10c      	bne.n	80031fe <HAL_RCC_OscConfig+0x89a>
 80031e4:	4b2b      	ldr	r3, [pc, #172]	; (8003294 <HAL_RCC_OscConfig+0x930>)
 80031e6:	6a1b      	ldr	r3, [r3, #32]
 80031e8:	4a2a      	ldr	r2, [pc, #168]	; (8003294 <HAL_RCC_OscConfig+0x930>)
 80031ea:	f043 0304 	orr.w	r3, r3, #4
 80031ee:	6213      	str	r3, [r2, #32]
 80031f0:	4b28      	ldr	r3, [pc, #160]	; (8003294 <HAL_RCC_OscConfig+0x930>)
 80031f2:	6a1b      	ldr	r3, [r3, #32]
 80031f4:	4a27      	ldr	r2, [pc, #156]	; (8003294 <HAL_RCC_OscConfig+0x930>)
 80031f6:	f043 0301 	orr.w	r3, r3, #1
 80031fa:	6213      	str	r3, [r2, #32]
 80031fc:	e00b      	b.n	8003216 <HAL_RCC_OscConfig+0x8b2>
 80031fe:	4b25      	ldr	r3, [pc, #148]	; (8003294 <HAL_RCC_OscConfig+0x930>)
 8003200:	6a1b      	ldr	r3, [r3, #32]
 8003202:	4a24      	ldr	r2, [pc, #144]	; (8003294 <HAL_RCC_OscConfig+0x930>)
 8003204:	f023 0301 	bic.w	r3, r3, #1
 8003208:	6213      	str	r3, [r2, #32]
 800320a:	4b22      	ldr	r3, [pc, #136]	; (8003294 <HAL_RCC_OscConfig+0x930>)
 800320c:	6a1b      	ldr	r3, [r3, #32]
 800320e:	4a21      	ldr	r2, [pc, #132]	; (8003294 <HAL_RCC_OscConfig+0x930>)
 8003210:	f023 0304 	bic.w	r3, r3, #4
 8003214:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003216:	1d3b      	adds	r3, r7, #4
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	68db      	ldr	r3, [r3, #12]
 800321c:	2b00      	cmp	r3, #0
 800321e:	d06b      	beq.n	80032f8 <HAL_RCC_OscConfig+0x994>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003220:	f7fe fffe 	bl	8002220 <HAL_GetTick>
 8003224:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003228:	e00b      	b.n	8003242 <HAL_RCC_OscConfig+0x8de>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800322a:	f7fe fff9 	bl	8002220 <HAL_GetTick>
 800322e:	4602      	mov	r2, r0
 8003230:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003234:	1ad3      	subs	r3, r2, r3
 8003236:	f241 3288 	movw	r2, #5000	; 0x1388
 800323a:	4293      	cmp	r3, r2
 800323c:	d901      	bls.n	8003242 <HAL_RCC_OscConfig+0x8de>
        {
          return HAL_TIMEOUT;
 800323e:	2303      	movs	r3, #3
 8003240:	e291      	b.n	8003766 <HAL_RCC_OscConfig+0xe02>
 8003242:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8003246:	2202      	movs	r2, #2
 8003248:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800324a:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	fa93 f2a3 	rbit	r2, r3
 8003254:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8003258:	601a      	str	r2, [r3, #0]
 800325a:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 800325e:	2202      	movs	r2, #2
 8003260:	601a      	str	r2, [r3, #0]
 8003262:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	fa93 f2a3 	rbit	r2, r3
 800326c:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8003270:	601a      	str	r2, [r3, #0]
  return result;
 8003272:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8003276:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003278:	fab3 f383 	clz	r3, r3
 800327c:	b2db      	uxtb	r3, r3
 800327e:	095b      	lsrs	r3, r3, #5
 8003280:	b2db      	uxtb	r3, r3
 8003282:	f043 0302 	orr.w	r3, r3, #2
 8003286:	b2db      	uxtb	r3, r3
 8003288:	2b02      	cmp	r3, #2
 800328a:	d109      	bne.n	80032a0 <HAL_RCC_OscConfig+0x93c>
 800328c:	4b01      	ldr	r3, [pc, #4]	; (8003294 <HAL_RCC_OscConfig+0x930>)
 800328e:	6a1b      	ldr	r3, [r3, #32]
 8003290:	e014      	b.n	80032bc <HAL_RCC_OscConfig+0x958>
 8003292:	bf00      	nop
 8003294:	40021000 	.word	0x40021000
 8003298:	10908120 	.word	0x10908120
 800329c:	40007000 	.word	0x40007000
 80032a0:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 80032a4:	2202      	movs	r2, #2
 80032a6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032a8:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	fa93 f2a3 	rbit	r2, r3
 80032b2:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80032b6:	601a      	str	r2, [r3, #0]
 80032b8:	4bbb      	ldr	r3, [pc, #748]	; (80035a8 <HAL_RCC_OscConfig+0xc44>)
 80032ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032bc:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 80032c0:	2102      	movs	r1, #2
 80032c2:	6011      	str	r1, [r2, #0]
 80032c4:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 80032c8:	6812      	ldr	r2, [r2, #0]
 80032ca:	fa92 f1a2 	rbit	r1, r2
 80032ce:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 80032d2:	6011      	str	r1, [r2, #0]
  return result;
 80032d4:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 80032d8:	6812      	ldr	r2, [r2, #0]
 80032da:	fab2 f282 	clz	r2, r2
 80032de:	b2d2      	uxtb	r2, r2
 80032e0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80032e4:	b2d2      	uxtb	r2, r2
 80032e6:	f002 021f 	and.w	r2, r2, #31
 80032ea:	2101      	movs	r1, #1
 80032ec:	fa01 f202 	lsl.w	r2, r1, r2
 80032f0:	4013      	ands	r3, r2
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d099      	beq.n	800322a <HAL_RCC_OscConfig+0x8c6>
 80032f6:	e063      	b.n	80033c0 <HAL_RCC_OscConfig+0xa5c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80032f8:	f7fe ff92 	bl	8002220 <HAL_GetTick>
 80032fc:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003300:	e00b      	b.n	800331a <HAL_RCC_OscConfig+0x9b6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003302:	f7fe ff8d 	bl	8002220 <HAL_GetTick>
 8003306:	4602      	mov	r2, r0
 8003308:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800330c:	1ad3      	subs	r3, r2, r3
 800330e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003312:	4293      	cmp	r3, r2
 8003314:	d901      	bls.n	800331a <HAL_RCC_OscConfig+0x9b6>
        {
          return HAL_TIMEOUT;
 8003316:	2303      	movs	r3, #3
 8003318:	e225      	b.n	8003766 <HAL_RCC_OscConfig+0xe02>
 800331a:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800331e:	2202      	movs	r2, #2
 8003320:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003322:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	fa93 f2a3 	rbit	r2, r3
 800332c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8003330:	601a      	str	r2, [r3, #0]
 8003332:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8003336:	2202      	movs	r2, #2
 8003338:	601a      	str	r2, [r3, #0]
 800333a:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	fa93 f2a3 	rbit	r2, r3
 8003344:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8003348:	601a      	str	r2, [r3, #0]
  return result;
 800334a:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800334e:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003350:	fab3 f383 	clz	r3, r3
 8003354:	b2db      	uxtb	r3, r3
 8003356:	095b      	lsrs	r3, r3, #5
 8003358:	b2db      	uxtb	r3, r3
 800335a:	f043 0302 	orr.w	r3, r3, #2
 800335e:	b2db      	uxtb	r3, r3
 8003360:	2b02      	cmp	r3, #2
 8003362:	d102      	bne.n	800336a <HAL_RCC_OscConfig+0xa06>
 8003364:	4b90      	ldr	r3, [pc, #576]	; (80035a8 <HAL_RCC_OscConfig+0xc44>)
 8003366:	6a1b      	ldr	r3, [r3, #32]
 8003368:	e00d      	b.n	8003386 <HAL_RCC_OscConfig+0xa22>
 800336a:	f107 0390 	add.w	r3, r7, #144	; 0x90
 800336e:	2202      	movs	r2, #2
 8003370:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003372:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	fa93 f2a3 	rbit	r2, r3
 800337c:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8003380:	601a      	str	r2, [r3, #0]
 8003382:	4b89      	ldr	r3, [pc, #548]	; (80035a8 <HAL_RCC_OscConfig+0xc44>)
 8003384:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003386:	f107 0288 	add.w	r2, r7, #136	; 0x88
 800338a:	2102      	movs	r1, #2
 800338c:	6011      	str	r1, [r2, #0]
 800338e:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8003392:	6812      	ldr	r2, [r2, #0]
 8003394:	fa92 f1a2 	rbit	r1, r2
 8003398:	f107 0284 	add.w	r2, r7, #132	; 0x84
 800339c:	6011      	str	r1, [r2, #0]
  return result;
 800339e:	f107 0284 	add.w	r2, r7, #132	; 0x84
 80033a2:	6812      	ldr	r2, [r2, #0]
 80033a4:	fab2 f282 	clz	r2, r2
 80033a8:	b2d2      	uxtb	r2, r2
 80033aa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80033ae:	b2d2      	uxtb	r2, r2
 80033b0:	f002 021f 	and.w	r2, r2, #31
 80033b4:	2101      	movs	r1, #1
 80033b6:	fa01 f202 	lsl.w	r2, r1, r2
 80033ba:	4013      	ands	r3, r2
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d1a0      	bne.n	8003302 <HAL_RCC_OscConfig+0x99e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80033c0:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 80033c4:	2b01      	cmp	r3, #1
 80033c6:	d105      	bne.n	80033d4 <HAL_RCC_OscConfig+0xa70>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80033c8:	4b77      	ldr	r3, [pc, #476]	; (80035a8 <HAL_RCC_OscConfig+0xc44>)
 80033ca:	69db      	ldr	r3, [r3, #28]
 80033cc:	4a76      	ldr	r2, [pc, #472]	; (80035a8 <HAL_RCC_OscConfig+0xc44>)
 80033ce:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80033d2:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80033d4:	1d3b      	adds	r3, r7, #4
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	69db      	ldr	r3, [r3, #28]
 80033da:	2b00      	cmp	r3, #0
 80033dc:	f000 81c2 	beq.w	8003764 <HAL_RCC_OscConfig+0xe00>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80033e0:	4b71      	ldr	r3, [pc, #452]	; (80035a8 <HAL_RCC_OscConfig+0xc44>)
 80033e2:	685b      	ldr	r3, [r3, #4]
 80033e4:	f003 030c 	and.w	r3, r3, #12
 80033e8:	2b08      	cmp	r3, #8
 80033ea:	f000 819c 	beq.w	8003726 <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80033ee:	1d3b      	adds	r3, r7, #4
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	69db      	ldr	r3, [r3, #28]
 80033f4:	2b02      	cmp	r3, #2
 80033f6:	f040 8114 	bne.w	8003622 <HAL_RCC_OscConfig+0xcbe>
 80033fa:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80033fe:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003402:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003404:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	fa93 f2a3 	rbit	r2, r3
 800340e:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8003412:	601a      	str	r2, [r3, #0]
  return result;
 8003414:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8003418:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800341a:	fab3 f383 	clz	r3, r3
 800341e:	b2db      	uxtb	r3, r3
 8003420:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003424:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003428:	009b      	lsls	r3, r3, #2
 800342a:	461a      	mov	r2, r3
 800342c:	2300      	movs	r3, #0
 800342e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003430:	f7fe fef6 	bl	8002220 <HAL_GetTick>
 8003434:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003438:	e009      	b.n	800344e <HAL_RCC_OscConfig+0xaea>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800343a:	f7fe fef1 	bl	8002220 <HAL_GetTick>
 800343e:	4602      	mov	r2, r0
 8003440:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003444:	1ad3      	subs	r3, r2, r3
 8003446:	2b02      	cmp	r3, #2
 8003448:	d901      	bls.n	800344e <HAL_RCC_OscConfig+0xaea>
          {
            return HAL_TIMEOUT;
 800344a:	2303      	movs	r3, #3
 800344c:	e18b      	b.n	8003766 <HAL_RCC_OscConfig+0xe02>
 800344e:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8003452:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003456:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003458:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	fa93 f2a3 	rbit	r2, r3
 8003462:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8003466:	601a      	str	r2, [r3, #0]
  return result;
 8003468:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800346c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800346e:	fab3 f383 	clz	r3, r3
 8003472:	b2db      	uxtb	r3, r3
 8003474:	095b      	lsrs	r3, r3, #5
 8003476:	b2db      	uxtb	r3, r3
 8003478:	f043 0301 	orr.w	r3, r3, #1
 800347c:	b2db      	uxtb	r3, r3
 800347e:	2b01      	cmp	r3, #1
 8003480:	d102      	bne.n	8003488 <HAL_RCC_OscConfig+0xb24>
 8003482:	4b49      	ldr	r3, [pc, #292]	; (80035a8 <HAL_RCC_OscConfig+0xc44>)
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	e01b      	b.n	80034c0 <HAL_RCC_OscConfig+0xb5c>
 8003488:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800348c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003490:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003492:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	fa93 f2a3 	rbit	r2, r3
 800349c:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80034a0:	601a      	str	r2, [r3, #0]
 80034a2:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80034a6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80034aa:	601a      	str	r2, [r3, #0]
 80034ac:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	fa93 f2a3 	rbit	r2, r3
 80034b6:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80034ba:	601a      	str	r2, [r3, #0]
 80034bc:	4b3a      	ldr	r3, [pc, #232]	; (80035a8 <HAL_RCC_OscConfig+0xc44>)
 80034be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034c0:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80034c4:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80034c8:	6011      	str	r1, [r2, #0]
 80034ca:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80034ce:	6812      	ldr	r2, [r2, #0]
 80034d0:	fa92 f1a2 	rbit	r1, r2
 80034d4:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 80034d8:	6011      	str	r1, [r2, #0]
  return result;
 80034da:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 80034de:	6812      	ldr	r2, [r2, #0]
 80034e0:	fab2 f282 	clz	r2, r2
 80034e4:	b2d2      	uxtb	r2, r2
 80034e6:	f042 0220 	orr.w	r2, r2, #32
 80034ea:	b2d2      	uxtb	r2, r2
 80034ec:	f002 021f 	and.w	r2, r2, #31
 80034f0:	2101      	movs	r1, #1
 80034f2:	fa01 f202 	lsl.w	r2, r1, r2
 80034f6:	4013      	ands	r3, r2
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d19e      	bne.n	800343a <HAL_RCC_OscConfig+0xad6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80034fc:	4b2a      	ldr	r3, [pc, #168]	; (80035a8 <HAL_RCC_OscConfig+0xc44>)
 80034fe:	685b      	ldr	r3, [r3, #4]
 8003500:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003504:	1d3b      	adds	r3, r7, #4
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800350a:	1d3b      	adds	r3, r7, #4
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	6a1b      	ldr	r3, [r3, #32]
 8003510:	430b      	orrs	r3, r1
 8003512:	4925      	ldr	r1, [pc, #148]	; (80035a8 <HAL_RCC_OscConfig+0xc44>)
 8003514:	4313      	orrs	r3, r2
 8003516:	604b      	str	r3, [r1, #4]
 8003518:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800351c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003520:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003522:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	fa93 f2a3 	rbit	r2, r3
 800352c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8003530:	601a      	str	r2, [r3, #0]
  return result;
 8003532:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8003536:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003538:	fab3 f383 	clz	r3, r3
 800353c:	b2db      	uxtb	r3, r3
 800353e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003542:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003546:	009b      	lsls	r3, r3, #2
 8003548:	461a      	mov	r2, r3
 800354a:	2301      	movs	r3, #1
 800354c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800354e:	f7fe fe67 	bl	8002220 <HAL_GetTick>
 8003552:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003556:	e009      	b.n	800356c <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003558:	f7fe fe62 	bl	8002220 <HAL_GetTick>
 800355c:	4602      	mov	r2, r0
 800355e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003562:	1ad3      	subs	r3, r2, r3
 8003564:	2b02      	cmp	r3, #2
 8003566:	d901      	bls.n	800356c <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 8003568:	2303      	movs	r3, #3
 800356a:	e0fc      	b.n	8003766 <HAL_RCC_OscConfig+0xe02>
 800356c:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8003570:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003574:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003576:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	fa93 f2a3 	rbit	r2, r3
 8003580:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003584:	601a      	str	r2, [r3, #0]
  return result;
 8003586:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800358a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800358c:	fab3 f383 	clz	r3, r3
 8003590:	b2db      	uxtb	r3, r3
 8003592:	095b      	lsrs	r3, r3, #5
 8003594:	b2db      	uxtb	r3, r3
 8003596:	f043 0301 	orr.w	r3, r3, #1
 800359a:	b2db      	uxtb	r3, r3
 800359c:	2b01      	cmp	r3, #1
 800359e:	d105      	bne.n	80035ac <HAL_RCC_OscConfig+0xc48>
 80035a0:	4b01      	ldr	r3, [pc, #4]	; (80035a8 <HAL_RCC_OscConfig+0xc44>)
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	e01e      	b.n	80035e4 <HAL_RCC_OscConfig+0xc80>
 80035a6:	bf00      	nop
 80035a8:	40021000 	.word	0x40021000
 80035ac:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80035b0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80035b4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035b6:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	fa93 f2a3 	rbit	r2, r3
 80035c0:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80035c4:	601a      	str	r2, [r3, #0]
 80035c6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80035ca:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80035ce:	601a      	str	r2, [r3, #0]
 80035d0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	fa93 f2a3 	rbit	r2, r3
 80035da:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80035de:	601a      	str	r2, [r3, #0]
 80035e0:	4b63      	ldr	r3, [pc, #396]	; (8003770 <HAL_RCC_OscConfig+0xe0c>)
 80035e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035e4:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80035e8:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80035ec:	6011      	str	r1, [r2, #0]
 80035ee:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80035f2:	6812      	ldr	r2, [r2, #0]
 80035f4:	fa92 f1a2 	rbit	r1, r2
 80035f8:	f107 0234 	add.w	r2, r7, #52	; 0x34
 80035fc:	6011      	str	r1, [r2, #0]
  return result;
 80035fe:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8003602:	6812      	ldr	r2, [r2, #0]
 8003604:	fab2 f282 	clz	r2, r2
 8003608:	b2d2      	uxtb	r2, r2
 800360a:	f042 0220 	orr.w	r2, r2, #32
 800360e:	b2d2      	uxtb	r2, r2
 8003610:	f002 021f 	and.w	r2, r2, #31
 8003614:	2101      	movs	r1, #1
 8003616:	fa01 f202 	lsl.w	r2, r1, r2
 800361a:	4013      	ands	r3, r2
 800361c:	2b00      	cmp	r3, #0
 800361e:	d09b      	beq.n	8003558 <HAL_RCC_OscConfig+0xbf4>
 8003620:	e0a0      	b.n	8003764 <HAL_RCC_OscConfig+0xe00>
 8003622:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003626:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800362a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800362c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	fa93 f2a3 	rbit	r2, r3
 8003636:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800363a:	601a      	str	r2, [r3, #0]
  return result;
 800363c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003640:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003642:	fab3 f383 	clz	r3, r3
 8003646:	b2db      	uxtb	r3, r3
 8003648:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800364c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003650:	009b      	lsls	r3, r3, #2
 8003652:	461a      	mov	r2, r3
 8003654:	2300      	movs	r3, #0
 8003656:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003658:	f7fe fde2 	bl	8002220 <HAL_GetTick>
 800365c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003660:	e009      	b.n	8003676 <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003662:	f7fe fddd 	bl	8002220 <HAL_GetTick>
 8003666:	4602      	mov	r2, r0
 8003668:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800366c:	1ad3      	subs	r3, r2, r3
 800366e:	2b02      	cmp	r3, #2
 8003670:	d901      	bls.n	8003676 <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 8003672:	2303      	movs	r3, #3
 8003674:	e077      	b.n	8003766 <HAL_RCC_OscConfig+0xe02>
 8003676:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800367a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800367e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003680:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	fa93 f2a3 	rbit	r2, r3
 800368a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800368e:	601a      	str	r2, [r3, #0]
  return result;
 8003690:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003694:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003696:	fab3 f383 	clz	r3, r3
 800369a:	b2db      	uxtb	r3, r3
 800369c:	095b      	lsrs	r3, r3, #5
 800369e:	b2db      	uxtb	r3, r3
 80036a0:	f043 0301 	orr.w	r3, r3, #1
 80036a4:	b2db      	uxtb	r3, r3
 80036a6:	2b01      	cmp	r3, #1
 80036a8:	d102      	bne.n	80036b0 <HAL_RCC_OscConfig+0xd4c>
 80036aa:	4b31      	ldr	r3, [pc, #196]	; (8003770 <HAL_RCC_OscConfig+0xe0c>)
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	e01b      	b.n	80036e8 <HAL_RCC_OscConfig+0xd84>
 80036b0:	f107 0320 	add.w	r3, r7, #32
 80036b4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80036b8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036ba:	f107 0320 	add.w	r3, r7, #32
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	fa93 f2a3 	rbit	r2, r3
 80036c4:	f107 031c 	add.w	r3, r7, #28
 80036c8:	601a      	str	r2, [r3, #0]
 80036ca:	f107 0318 	add.w	r3, r7, #24
 80036ce:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80036d2:	601a      	str	r2, [r3, #0]
 80036d4:	f107 0318 	add.w	r3, r7, #24
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	fa93 f2a3 	rbit	r2, r3
 80036de:	f107 0314 	add.w	r3, r7, #20
 80036e2:	601a      	str	r2, [r3, #0]
 80036e4:	4b22      	ldr	r3, [pc, #136]	; (8003770 <HAL_RCC_OscConfig+0xe0c>)
 80036e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036e8:	f107 0210 	add.w	r2, r7, #16
 80036ec:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80036f0:	6011      	str	r1, [r2, #0]
 80036f2:	f107 0210 	add.w	r2, r7, #16
 80036f6:	6812      	ldr	r2, [r2, #0]
 80036f8:	fa92 f1a2 	rbit	r1, r2
 80036fc:	f107 020c 	add.w	r2, r7, #12
 8003700:	6011      	str	r1, [r2, #0]
  return result;
 8003702:	f107 020c 	add.w	r2, r7, #12
 8003706:	6812      	ldr	r2, [r2, #0]
 8003708:	fab2 f282 	clz	r2, r2
 800370c:	b2d2      	uxtb	r2, r2
 800370e:	f042 0220 	orr.w	r2, r2, #32
 8003712:	b2d2      	uxtb	r2, r2
 8003714:	f002 021f 	and.w	r2, r2, #31
 8003718:	2101      	movs	r1, #1
 800371a:	fa01 f202 	lsl.w	r2, r1, r2
 800371e:	4013      	ands	r3, r2
 8003720:	2b00      	cmp	r3, #0
 8003722:	d19e      	bne.n	8003662 <HAL_RCC_OscConfig+0xcfe>
 8003724:	e01e      	b.n	8003764 <HAL_RCC_OscConfig+0xe00>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003726:	1d3b      	adds	r3, r7, #4
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	69db      	ldr	r3, [r3, #28]
 800372c:	2b01      	cmp	r3, #1
 800372e:	d101      	bne.n	8003734 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 8003730:	2301      	movs	r3, #1
 8003732:	e018      	b.n	8003766 <HAL_RCC_OscConfig+0xe02>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003734:	4b0e      	ldr	r3, [pc, #56]	; (8003770 <HAL_RCC_OscConfig+0xe0c>)
 8003736:	685b      	ldr	r3, [r3, #4]
 8003738:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800373c:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8003740:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003744:	1d3b      	adds	r3, r7, #4
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	6a1b      	ldr	r3, [r3, #32]
 800374a:	429a      	cmp	r2, r3
 800374c:	d108      	bne.n	8003760 <HAL_RCC_OscConfig+0xdfc>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 800374e:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8003752:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003756:	1d3b      	adds	r3, r7, #4
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800375c:	429a      	cmp	r2, r3
 800375e:	d001      	beq.n	8003764 <HAL_RCC_OscConfig+0xe00>
#endif
        {
          return HAL_ERROR;
 8003760:	2301      	movs	r3, #1
 8003762:	e000      	b.n	8003766 <HAL_RCC_OscConfig+0xe02>
        }
      }
    }
  }

  return HAL_OK;
 8003764:	2300      	movs	r3, #0
}
 8003766:	4618      	mov	r0, r3
 8003768:	f507 7700 	add.w	r7, r7, #512	; 0x200
 800376c:	46bd      	mov	sp, r7
 800376e:	bd80      	pop	{r7, pc}
 8003770:	40021000 	.word	0x40021000

08003774 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003774:	b580      	push	{r7, lr}
 8003776:	b09e      	sub	sp, #120	; 0x78
 8003778:	af00      	add	r7, sp, #0
 800377a:	6078      	str	r0, [r7, #4]
 800377c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800377e:	2300      	movs	r3, #0
 8003780:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	2b00      	cmp	r3, #0
 8003786:	d101      	bne.n	800378c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003788:	2301      	movs	r3, #1
 800378a:	e162      	b.n	8003a52 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800378c:	4b90      	ldr	r3, [pc, #576]	; (80039d0 <HAL_RCC_ClockConfig+0x25c>)
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f003 0307 	and.w	r3, r3, #7
 8003794:	683a      	ldr	r2, [r7, #0]
 8003796:	429a      	cmp	r2, r3
 8003798:	d910      	bls.n	80037bc <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800379a:	4b8d      	ldr	r3, [pc, #564]	; (80039d0 <HAL_RCC_ClockConfig+0x25c>)
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f023 0207 	bic.w	r2, r3, #7
 80037a2:	498b      	ldr	r1, [pc, #556]	; (80039d0 <HAL_RCC_ClockConfig+0x25c>)
 80037a4:	683b      	ldr	r3, [r7, #0]
 80037a6:	4313      	orrs	r3, r2
 80037a8:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80037aa:	4b89      	ldr	r3, [pc, #548]	; (80039d0 <HAL_RCC_ClockConfig+0x25c>)
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f003 0307 	and.w	r3, r3, #7
 80037b2:	683a      	ldr	r2, [r7, #0]
 80037b4:	429a      	cmp	r2, r3
 80037b6:	d001      	beq.n	80037bc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80037b8:	2301      	movs	r3, #1
 80037ba:	e14a      	b.n	8003a52 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	f003 0302 	and.w	r3, r3, #2
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d008      	beq.n	80037da <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80037c8:	4b82      	ldr	r3, [pc, #520]	; (80039d4 <HAL_RCC_ClockConfig+0x260>)
 80037ca:	685b      	ldr	r3, [r3, #4]
 80037cc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	689b      	ldr	r3, [r3, #8]
 80037d4:	497f      	ldr	r1, [pc, #508]	; (80039d4 <HAL_RCC_ClockConfig+0x260>)
 80037d6:	4313      	orrs	r3, r2
 80037d8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f003 0301 	and.w	r3, r3, #1
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	f000 80dc 	beq.w	80039a0 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	685b      	ldr	r3, [r3, #4]
 80037ec:	2b01      	cmp	r3, #1
 80037ee:	d13c      	bne.n	800386a <HAL_RCC_ClockConfig+0xf6>
 80037f0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80037f4:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037f6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80037f8:	fa93 f3a3 	rbit	r3, r3
 80037fc:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 80037fe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003800:	fab3 f383 	clz	r3, r3
 8003804:	b2db      	uxtb	r3, r3
 8003806:	095b      	lsrs	r3, r3, #5
 8003808:	b2db      	uxtb	r3, r3
 800380a:	f043 0301 	orr.w	r3, r3, #1
 800380e:	b2db      	uxtb	r3, r3
 8003810:	2b01      	cmp	r3, #1
 8003812:	d102      	bne.n	800381a <HAL_RCC_ClockConfig+0xa6>
 8003814:	4b6f      	ldr	r3, [pc, #444]	; (80039d4 <HAL_RCC_ClockConfig+0x260>)
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	e00f      	b.n	800383a <HAL_RCC_ClockConfig+0xc6>
 800381a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800381e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003820:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003822:	fa93 f3a3 	rbit	r3, r3
 8003826:	667b      	str	r3, [r7, #100]	; 0x64
 8003828:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800382c:	663b      	str	r3, [r7, #96]	; 0x60
 800382e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003830:	fa93 f3a3 	rbit	r3, r3
 8003834:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003836:	4b67      	ldr	r3, [pc, #412]	; (80039d4 <HAL_RCC_ClockConfig+0x260>)
 8003838:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800383a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800383e:	65ba      	str	r2, [r7, #88]	; 0x58
 8003840:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003842:	fa92 f2a2 	rbit	r2, r2
 8003846:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8003848:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800384a:	fab2 f282 	clz	r2, r2
 800384e:	b2d2      	uxtb	r2, r2
 8003850:	f042 0220 	orr.w	r2, r2, #32
 8003854:	b2d2      	uxtb	r2, r2
 8003856:	f002 021f 	and.w	r2, r2, #31
 800385a:	2101      	movs	r1, #1
 800385c:	fa01 f202 	lsl.w	r2, r1, r2
 8003860:	4013      	ands	r3, r2
 8003862:	2b00      	cmp	r3, #0
 8003864:	d17b      	bne.n	800395e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003866:	2301      	movs	r3, #1
 8003868:	e0f3      	b.n	8003a52 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	685b      	ldr	r3, [r3, #4]
 800386e:	2b02      	cmp	r3, #2
 8003870:	d13c      	bne.n	80038ec <HAL_RCC_ClockConfig+0x178>
 8003872:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003876:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003878:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800387a:	fa93 f3a3 	rbit	r3, r3
 800387e:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8003880:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003882:	fab3 f383 	clz	r3, r3
 8003886:	b2db      	uxtb	r3, r3
 8003888:	095b      	lsrs	r3, r3, #5
 800388a:	b2db      	uxtb	r3, r3
 800388c:	f043 0301 	orr.w	r3, r3, #1
 8003890:	b2db      	uxtb	r3, r3
 8003892:	2b01      	cmp	r3, #1
 8003894:	d102      	bne.n	800389c <HAL_RCC_ClockConfig+0x128>
 8003896:	4b4f      	ldr	r3, [pc, #316]	; (80039d4 <HAL_RCC_ClockConfig+0x260>)
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	e00f      	b.n	80038bc <HAL_RCC_ClockConfig+0x148>
 800389c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80038a0:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038a2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80038a4:	fa93 f3a3 	rbit	r3, r3
 80038a8:	647b      	str	r3, [r7, #68]	; 0x44
 80038aa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80038ae:	643b      	str	r3, [r7, #64]	; 0x40
 80038b0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80038b2:	fa93 f3a3 	rbit	r3, r3
 80038b6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80038b8:	4b46      	ldr	r3, [pc, #280]	; (80039d4 <HAL_RCC_ClockConfig+0x260>)
 80038ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038bc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80038c0:	63ba      	str	r2, [r7, #56]	; 0x38
 80038c2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80038c4:	fa92 f2a2 	rbit	r2, r2
 80038c8:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 80038ca:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80038cc:	fab2 f282 	clz	r2, r2
 80038d0:	b2d2      	uxtb	r2, r2
 80038d2:	f042 0220 	orr.w	r2, r2, #32
 80038d6:	b2d2      	uxtb	r2, r2
 80038d8:	f002 021f 	and.w	r2, r2, #31
 80038dc:	2101      	movs	r1, #1
 80038de:	fa01 f202 	lsl.w	r2, r1, r2
 80038e2:	4013      	ands	r3, r2
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d13a      	bne.n	800395e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80038e8:	2301      	movs	r3, #1
 80038ea:	e0b2      	b.n	8003a52 <HAL_RCC_ClockConfig+0x2de>
 80038ec:	2302      	movs	r3, #2
 80038ee:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038f2:	fa93 f3a3 	rbit	r3, r3
 80038f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80038f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80038fa:	fab3 f383 	clz	r3, r3
 80038fe:	b2db      	uxtb	r3, r3
 8003900:	095b      	lsrs	r3, r3, #5
 8003902:	b2db      	uxtb	r3, r3
 8003904:	f043 0301 	orr.w	r3, r3, #1
 8003908:	b2db      	uxtb	r3, r3
 800390a:	2b01      	cmp	r3, #1
 800390c:	d102      	bne.n	8003914 <HAL_RCC_ClockConfig+0x1a0>
 800390e:	4b31      	ldr	r3, [pc, #196]	; (80039d4 <HAL_RCC_ClockConfig+0x260>)
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	e00d      	b.n	8003930 <HAL_RCC_ClockConfig+0x1bc>
 8003914:	2302      	movs	r3, #2
 8003916:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003918:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800391a:	fa93 f3a3 	rbit	r3, r3
 800391e:	627b      	str	r3, [r7, #36]	; 0x24
 8003920:	2302      	movs	r3, #2
 8003922:	623b      	str	r3, [r7, #32]
 8003924:	6a3b      	ldr	r3, [r7, #32]
 8003926:	fa93 f3a3 	rbit	r3, r3
 800392a:	61fb      	str	r3, [r7, #28]
 800392c:	4b29      	ldr	r3, [pc, #164]	; (80039d4 <HAL_RCC_ClockConfig+0x260>)
 800392e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003930:	2202      	movs	r2, #2
 8003932:	61ba      	str	r2, [r7, #24]
 8003934:	69ba      	ldr	r2, [r7, #24]
 8003936:	fa92 f2a2 	rbit	r2, r2
 800393a:	617a      	str	r2, [r7, #20]
  return result;
 800393c:	697a      	ldr	r2, [r7, #20]
 800393e:	fab2 f282 	clz	r2, r2
 8003942:	b2d2      	uxtb	r2, r2
 8003944:	f042 0220 	orr.w	r2, r2, #32
 8003948:	b2d2      	uxtb	r2, r2
 800394a:	f002 021f 	and.w	r2, r2, #31
 800394e:	2101      	movs	r1, #1
 8003950:	fa01 f202 	lsl.w	r2, r1, r2
 8003954:	4013      	ands	r3, r2
 8003956:	2b00      	cmp	r3, #0
 8003958:	d101      	bne.n	800395e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800395a:	2301      	movs	r3, #1
 800395c:	e079      	b.n	8003a52 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800395e:	4b1d      	ldr	r3, [pc, #116]	; (80039d4 <HAL_RCC_ClockConfig+0x260>)
 8003960:	685b      	ldr	r3, [r3, #4]
 8003962:	f023 0203 	bic.w	r2, r3, #3
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	685b      	ldr	r3, [r3, #4]
 800396a:	491a      	ldr	r1, [pc, #104]	; (80039d4 <HAL_RCC_ClockConfig+0x260>)
 800396c:	4313      	orrs	r3, r2
 800396e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003970:	f7fe fc56 	bl	8002220 <HAL_GetTick>
 8003974:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003976:	e00a      	b.n	800398e <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003978:	f7fe fc52 	bl	8002220 <HAL_GetTick>
 800397c:	4602      	mov	r2, r0
 800397e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003980:	1ad3      	subs	r3, r2, r3
 8003982:	f241 3288 	movw	r2, #5000	; 0x1388
 8003986:	4293      	cmp	r3, r2
 8003988:	d901      	bls.n	800398e <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 800398a:	2303      	movs	r3, #3
 800398c:	e061      	b.n	8003a52 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800398e:	4b11      	ldr	r3, [pc, #68]	; (80039d4 <HAL_RCC_ClockConfig+0x260>)
 8003990:	685b      	ldr	r3, [r3, #4]
 8003992:	f003 020c 	and.w	r2, r3, #12
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	685b      	ldr	r3, [r3, #4]
 800399a:	009b      	lsls	r3, r3, #2
 800399c:	429a      	cmp	r2, r3
 800399e:	d1eb      	bne.n	8003978 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80039a0:	4b0b      	ldr	r3, [pc, #44]	; (80039d0 <HAL_RCC_ClockConfig+0x25c>)
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	f003 0307 	and.w	r3, r3, #7
 80039a8:	683a      	ldr	r2, [r7, #0]
 80039aa:	429a      	cmp	r2, r3
 80039ac:	d214      	bcs.n	80039d8 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039ae:	4b08      	ldr	r3, [pc, #32]	; (80039d0 <HAL_RCC_ClockConfig+0x25c>)
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f023 0207 	bic.w	r2, r3, #7
 80039b6:	4906      	ldr	r1, [pc, #24]	; (80039d0 <HAL_RCC_ClockConfig+0x25c>)
 80039b8:	683b      	ldr	r3, [r7, #0]
 80039ba:	4313      	orrs	r3, r2
 80039bc:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80039be:	4b04      	ldr	r3, [pc, #16]	; (80039d0 <HAL_RCC_ClockConfig+0x25c>)
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f003 0307 	and.w	r3, r3, #7
 80039c6:	683a      	ldr	r2, [r7, #0]
 80039c8:	429a      	cmp	r2, r3
 80039ca:	d005      	beq.n	80039d8 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 80039cc:	2301      	movs	r3, #1
 80039ce:	e040      	b.n	8003a52 <HAL_RCC_ClockConfig+0x2de>
 80039d0:	40022000 	.word	0x40022000
 80039d4:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f003 0304 	and.w	r3, r3, #4
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d008      	beq.n	80039f6 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80039e4:	4b1d      	ldr	r3, [pc, #116]	; (8003a5c <HAL_RCC_ClockConfig+0x2e8>)
 80039e6:	685b      	ldr	r3, [r3, #4]
 80039e8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	68db      	ldr	r3, [r3, #12]
 80039f0:	491a      	ldr	r1, [pc, #104]	; (8003a5c <HAL_RCC_ClockConfig+0x2e8>)
 80039f2:	4313      	orrs	r3, r2
 80039f4:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f003 0308 	and.w	r3, r3, #8
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d009      	beq.n	8003a16 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003a02:	4b16      	ldr	r3, [pc, #88]	; (8003a5c <HAL_RCC_ClockConfig+0x2e8>)
 8003a04:	685b      	ldr	r3, [r3, #4]
 8003a06:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	691b      	ldr	r3, [r3, #16]
 8003a0e:	00db      	lsls	r3, r3, #3
 8003a10:	4912      	ldr	r1, [pc, #72]	; (8003a5c <HAL_RCC_ClockConfig+0x2e8>)
 8003a12:	4313      	orrs	r3, r2
 8003a14:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003a16:	f000 f829 	bl	8003a6c <HAL_RCC_GetSysClockFreq>
 8003a1a:	4601      	mov	r1, r0
 8003a1c:	4b0f      	ldr	r3, [pc, #60]	; (8003a5c <HAL_RCC_ClockConfig+0x2e8>)
 8003a1e:	685b      	ldr	r3, [r3, #4]
 8003a20:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003a24:	22f0      	movs	r2, #240	; 0xf0
 8003a26:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a28:	693a      	ldr	r2, [r7, #16]
 8003a2a:	fa92 f2a2 	rbit	r2, r2
 8003a2e:	60fa      	str	r2, [r7, #12]
  return result;
 8003a30:	68fa      	ldr	r2, [r7, #12]
 8003a32:	fab2 f282 	clz	r2, r2
 8003a36:	b2d2      	uxtb	r2, r2
 8003a38:	40d3      	lsrs	r3, r2
 8003a3a:	4a09      	ldr	r2, [pc, #36]	; (8003a60 <HAL_RCC_ClockConfig+0x2ec>)
 8003a3c:	5cd3      	ldrb	r3, [r2, r3]
 8003a3e:	fa21 f303 	lsr.w	r3, r1, r3
 8003a42:	4a08      	ldr	r2, [pc, #32]	; (8003a64 <HAL_RCC_ClockConfig+0x2f0>)
 8003a44:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8003a46:	4b08      	ldr	r3, [pc, #32]	; (8003a68 <HAL_RCC_ClockConfig+0x2f4>)
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	4618      	mov	r0, r3
 8003a4c:	f7fe fba4 	bl	8002198 <HAL_InitTick>
  
  return HAL_OK;
 8003a50:	2300      	movs	r3, #0
}
 8003a52:	4618      	mov	r0, r3
 8003a54:	3778      	adds	r7, #120	; 0x78
 8003a56:	46bd      	mov	sp, r7
 8003a58:	bd80      	pop	{r7, pc}
 8003a5a:	bf00      	nop
 8003a5c:	40021000 	.word	0x40021000
 8003a60:	08007b60 	.word	0x08007b60
 8003a64:	20000060 	.word	0x20000060
 8003a68:	20000064 	.word	0x20000064

08003a6c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003a6c:	b480      	push	{r7}
 8003a6e:	b08b      	sub	sp, #44	; 0x2c
 8003a70:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003a72:	2300      	movs	r3, #0
 8003a74:	61fb      	str	r3, [r7, #28]
 8003a76:	2300      	movs	r3, #0
 8003a78:	61bb      	str	r3, [r7, #24]
 8003a7a:	2300      	movs	r3, #0
 8003a7c:	627b      	str	r3, [r7, #36]	; 0x24
 8003a7e:	2300      	movs	r3, #0
 8003a80:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003a82:	2300      	movs	r3, #0
 8003a84:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8003a86:	4b29      	ldr	r3, [pc, #164]	; (8003b2c <HAL_RCC_GetSysClockFreq+0xc0>)
 8003a88:	685b      	ldr	r3, [r3, #4]
 8003a8a:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003a8c:	69fb      	ldr	r3, [r7, #28]
 8003a8e:	f003 030c 	and.w	r3, r3, #12
 8003a92:	2b04      	cmp	r3, #4
 8003a94:	d002      	beq.n	8003a9c <HAL_RCC_GetSysClockFreq+0x30>
 8003a96:	2b08      	cmp	r3, #8
 8003a98:	d003      	beq.n	8003aa2 <HAL_RCC_GetSysClockFreq+0x36>
 8003a9a:	e03c      	b.n	8003b16 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003a9c:	4b24      	ldr	r3, [pc, #144]	; (8003b30 <HAL_RCC_GetSysClockFreq+0xc4>)
 8003a9e:	623b      	str	r3, [r7, #32]
      break;
 8003aa0:	e03c      	b.n	8003b1c <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8003aa2:	69fb      	ldr	r3, [r7, #28]
 8003aa4:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8003aa8:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8003aac:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003aae:	68ba      	ldr	r2, [r7, #8]
 8003ab0:	fa92 f2a2 	rbit	r2, r2
 8003ab4:	607a      	str	r2, [r7, #4]
  return result;
 8003ab6:	687a      	ldr	r2, [r7, #4]
 8003ab8:	fab2 f282 	clz	r2, r2
 8003abc:	b2d2      	uxtb	r2, r2
 8003abe:	40d3      	lsrs	r3, r2
 8003ac0:	4a1c      	ldr	r2, [pc, #112]	; (8003b34 <HAL_RCC_GetSysClockFreq+0xc8>)
 8003ac2:	5cd3      	ldrb	r3, [r2, r3]
 8003ac4:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8003ac6:	4b19      	ldr	r3, [pc, #100]	; (8003b2c <HAL_RCC_GetSysClockFreq+0xc0>)
 8003ac8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003aca:	f003 030f 	and.w	r3, r3, #15
 8003ace:	220f      	movs	r2, #15
 8003ad0:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ad2:	693a      	ldr	r2, [r7, #16]
 8003ad4:	fa92 f2a2 	rbit	r2, r2
 8003ad8:	60fa      	str	r2, [r7, #12]
  return result;
 8003ada:	68fa      	ldr	r2, [r7, #12]
 8003adc:	fab2 f282 	clz	r2, r2
 8003ae0:	b2d2      	uxtb	r2, r2
 8003ae2:	40d3      	lsrs	r3, r2
 8003ae4:	4a14      	ldr	r2, [pc, #80]	; (8003b38 <HAL_RCC_GetSysClockFreq+0xcc>)
 8003ae6:	5cd3      	ldrb	r3, [r2, r3]
 8003ae8:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8003aea:	69fb      	ldr	r3, [r7, #28]
 8003aec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d008      	beq.n	8003b06 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003af4:	4a0e      	ldr	r2, [pc, #56]	; (8003b30 <HAL_RCC_GetSysClockFreq+0xc4>)
 8003af6:	69bb      	ldr	r3, [r7, #24]
 8003af8:	fbb2 f2f3 	udiv	r2, r2, r3
 8003afc:	697b      	ldr	r3, [r7, #20]
 8003afe:	fb02 f303 	mul.w	r3, r2, r3
 8003b02:	627b      	str	r3, [r7, #36]	; 0x24
 8003b04:	e004      	b.n	8003b10 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8003b06:	697b      	ldr	r3, [r7, #20]
 8003b08:	4a0c      	ldr	r2, [pc, #48]	; (8003b3c <HAL_RCC_GetSysClockFreq+0xd0>)
 8003b0a:	fb02 f303 	mul.w	r3, r2, r3
 8003b0e:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8003b10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b12:	623b      	str	r3, [r7, #32]
      break;
 8003b14:	e002      	b.n	8003b1c <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003b16:	4b06      	ldr	r3, [pc, #24]	; (8003b30 <HAL_RCC_GetSysClockFreq+0xc4>)
 8003b18:	623b      	str	r3, [r7, #32]
      break;
 8003b1a:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003b1c:	6a3b      	ldr	r3, [r7, #32]
}
 8003b1e:	4618      	mov	r0, r3
 8003b20:	372c      	adds	r7, #44	; 0x2c
 8003b22:	46bd      	mov	sp, r7
 8003b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b28:	4770      	bx	lr
 8003b2a:	bf00      	nop
 8003b2c:	40021000 	.word	0x40021000
 8003b30:	007a1200 	.word	0x007a1200
 8003b34:	08007b78 	.word	0x08007b78
 8003b38:	08007b88 	.word	0x08007b88
 8003b3c:	003d0900 	.word	0x003d0900

08003b40 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003b40:	b480      	push	{r7}
 8003b42:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003b44:	4b03      	ldr	r3, [pc, #12]	; (8003b54 <HAL_RCC_GetHCLKFreq+0x14>)
 8003b46:	681b      	ldr	r3, [r3, #0]
}
 8003b48:	4618      	mov	r0, r3
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b50:	4770      	bx	lr
 8003b52:	bf00      	nop
 8003b54:	20000060 	.word	0x20000060

08003b58 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003b58:	b580      	push	{r7, lr}
 8003b5a:	b082      	sub	sp, #8
 8003b5c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8003b5e:	f7ff ffef 	bl	8003b40 <HAL_RCC_GetHCLKFreq>
 8003b62:	4601      	mov	r1, r0
 8003b64:	4b0b      	ldr	r3, [pc, #44]	; (8003b94 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8003b66:	685b      	ldr	r3, [r3, #4]
 8003b68:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003b6c:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8003b70:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b72:	687a      	ldr	r2, [r7, #4]
 8003b74:	fa92 f2a2 	rbit	r2, r2
 8003b78:	603a      	str	r2, [r7, #0]
  return result;
 8003b7a:	683a      	ldr	r2, [r7, #0]
 8003b7c:	fab2 f282 	clz	r2, r2
 8003b80:	b2d2      	uxtb	r2, r2
 8003b82:	40d3      	lsrs	r3, r2
 8003b84:	4a04      	ldr	r2, [pc, #16]	; (8003b98 <HAL_RCC_GetPCLK1Freq+0x40>)
 8003b86:	5cd3      	ldrb	r3, [r2, r3]
 8003b88:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8003b8c:	4618      	mov	r0, r3
 8003b8e:	3708      	adds	r7, #8
 8003b90:	46bd      	mov	sp, r7
 8003b92:	bd80      	pop	{r7, pc}
 8003b94:	40021000 	.word	0x40021000
 8003b98:	08007b70 	.word	0x08007b70

08003b9c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003b9c:	b580      	push	{r7, lr}
 8003b9e:	b082      	sub	sp, #8
 8003ba0:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8003ba2:	f7ff ffcd 	bl	8003b40 <HAL_RCC_GetHCLKFreq>
 8003ba6:	4601      	mov	r1, r0
 8003ba8:	4b0b      	ldr	r3, [pc, #44]	; (8003bd8 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8003baa:	685b      	ldr	r3, [r3, #4]
 8003bac:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8003bb0:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8003bb4:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bb6:	687a      	ldr	r2, [r7, #4]
 8003bb8:	fa92 f2a2 	rbit	r2, r2
 8003bbc:	603a      	str	r2, [r7, #0]
  return result;
 8003bbe:	683a      	ldr	r2, [r7, #0]
 8003bc0:	fab2 f282 	clz	r2, r2
 8003bc4:	b2d2      	uxtb	r2, r2
 8003bc6:	40d3      	lsrs	r3, r2
 8003bc8:	4a04      	ldr	r2, [pc, #16]	; (8003bdc <HAL_RCC_GetPCLK2Freq+0x40>)
 8003bca:	5cd3      	ldrb	r3, [r2, r3]
 8003bcc:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8003bd0:	4618      	mov	r0, r3
 8003bd2:	3708      	adds	r7, #8
 8003bd4:	46bd      	mov	sp, r7
 8003bd6:	bd80      	pop	{r7, pc}
 8003bd8:	40021000 	.word	0x40021000
 8003bdc:	08007b70 	.word	0x08007b70

08003be0 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003be0:	b580      	push	{r7, lr}
 8003be2:	b092      	sub	sp, #72	; 0x48
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003be8:	2300      	movs	r3, #0
 8003bea:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8003bec:	2300      	movs	r3, #0
 8003bee:	63fb      	str	r3, [r7, #60]	; 0x3c
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	f000 80d7 	beq.w	8003dac <HAL_RCCEx_PeriphCLKConfig+0x1cc>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8003bfe:	2300      	movs	r3, #0
 8003c00:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003c04:	4b4e      	ldr	r3, [pc, #312]	; (8003d40 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c06:	69db      	ldr	r3, [r3, #28]
 8003c08:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d10e      	bne.n	8003c2e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c10:	4b4b      	ldr	r3, [pc, #300]	; (8003d40 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c12:	69db      	ldr	r3, [r3, #28]
 8003c14:	4a4a      	ldr	r2, [pc, #296]	; (8003d40 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c16:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003c1a:	61d3      	str	r3, [r2, #28]
 8003c1c:	4b48      	ldr	r3, [pc, #288]	; (8003d40 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c1e:	69db      	ldr	r3, [r3, #28]
 8003c20:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c24:	60bb      	str	r3, [r7, #8]
 8003c26:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c28:	2301      	movs	r3, #1
 8003c2a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c2e:	4b45      	ldr	r3, [pc, #276]	; (8003d44 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d118      	bne.n	8003c6c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003c3a:	4b42      	ldr	r3, [pc, #264]	; (8003d44 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	4a41      	ldr	r2, [pc, #260]	; (8003d44 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003c40:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c44:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003c46:	f7fe faeb 	bl	8002220 <HAL_GetTick>
 8003c4a:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c4c:	e008      	b.n	8003c60 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c4e:	f7fe fae7 	bl	8002220 <HAL_GetTick>
 8003c52:	4602      	mov	r2, r0
 8003c54:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003c56:	1ad3      	subs	r3, r2, r3
 8003c58:	2b64      	cmp	r3, #100	; 0x64
 8003c5a:	d901      	bls.n	8003c60 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8003c5c:	2303      	movs	r3, #3
 8003c5e:	e14b      	b.n	8003ef8 <HAL_RCCEx_PeriphCLKConfig+0x318>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c60:	4b38      	ldr	r3, [pc, #224]	; (8003d44 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d0f0      	beq.n	8003c4e <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003c6c:	4b34      	ldr	r3, [pc, #208]	; (8003d40 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c6e:	6a1b      	ldr	r3, [r3, #32]
 8003c70:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003c74:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003c76:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	f000 8084 	beq.w	8003d86 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	685b      	ldr	r3, [r3, #4]
 8003c82:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003c86:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003c88:	429a      	cmp	r2, r3
 8003c8a:	d07c      	beq.n	8003d86 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003c8c:	4b2c      	ldr	r3, [pc, #176]	; (8003d40 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c8e:	6a1b      	ldr	r3, [r3, #32]
 8003c90:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003c94:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003c96:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003c9a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c9e:	fa93 f3a3 	rbit	r3, r3
 8003ca2:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8003ca4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003ca6:	fab3 f383 	clz	r3, r3
 8003caa:	b2db      	uxtb	r3, r3
 8003cac:	461a      	mov	r2, r3
 8003cae:	4b26      	ldr	r3, [pc, #152]	; (8003d48 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003cb0:	4413      	add	r3, r2
 8003cb2:	009b      	lsls	r3, r3, #2
 8003cb4:	461a      	mov	r2, r3
 8003cb6:	2301      	movs	r3, #1
 8003cb8:	6013      	str	r3, [r2, #0]
 8003cba:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003cbe:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003cc2:	fa93 f3a3 	rbit	r3, r3
 8003cc6:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8003cc8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003cca:	fab3 f383 	clz	r3, r3
 8003cce:	b2db      	uxtb	r3, r3
 8003cd0:	461a      	mov	r2, r3
 8003cd2:	4b1d      	ldr	r3, [pc, #116]	; (8003d48 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003cd4:	4413      	add	r3, r2
 8003cd6:	009b      	lsls	r3, r3, #2
 8003cd8:	461a      	mov	r2, r3
 8003cda:	2300      	movs	r3, #0
 8003cdc:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003cde:	4a18      	ldr	r2, [pc, #96]	; (8003d40 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ce0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003ce2:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003ce4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003ce6:	f003 0301 	and.w	r3, r3, #1
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d04b      	beq.n	8003d86 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cee:	f7fe fa97 	bl	8002220 <HAL_GetTick>
 8003cf2:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003cf4:	e00a      	b.n	8003d0c <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003cf6:	f7fe fa93 	bl	8002220 <HAL_GetTick>
 8003cfa:	4602      	mov	r2, r0
 8003cfc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003cfe:	1ad3      	subs	r3, r2, r3
 8003d00:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d04:	4293      	cmp	r3, r2
 8003d06:	d901      	bls.n	8003d0c <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8003d08:	2303      	movs	r3, #3
 8003d0a:	e0f5      	b.n	8003ef8 <HAL_RCCEx_PeriphCLKConfig+0x318>
 8003d0c:	2302      	movs	r3, #2
 8003d0e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d12:	fa93 f3a3 	rbit	r3, r3
 8003d16:	627b      	str	r3, [r7, #36]	; 0x24
 8003d18:	2302      	movs	r3, #2
 8003d1a:	623b      	str	r3, [r7, #32]
 8003d1c:	6a3b      	ldr	r3, [r7, #32]
 8003d1e:	fa93 f3a3 	rbit	r3, r3
 8003d22:	61fb      	str	r3, [r7, #28]
  return result;
 8003d24:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d26:	fab3 f383 	clz	r3, r3
 8003d2a:	b2db      	uxtb	r3, r3
 8003d2c:	095b      	lsrs	r3, r3, #5
 8003d2e:	b2db      	uxtb	r3, r3
 8003d30:	f043 0302 	orr.w	r3, r3, #2
 8003d34:	b2db      	uxtb	r3, r3
 8003d36:	2b02      	cmp	r3, #2
 8003d38:	d108      	bne.n	8003d4c <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8003d3a:	4b01      	ldr	r3, [pc, #4]	; (8003d40 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d3c:	6a1b      	ldr	r3, [r3, #32]
 8003d3e:	e00d      	b.n	8003d5c <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8003d40:	40021000 	.word	0x40021000
 8003d44:	40007000 	.word	0x40007000
 8003d48:	10908100 	.word	0x10908100
 8003d4c:	2302      	movs	r3, #2
 8003d4e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d50:	69bb      	ldr	r3, [r7, #24]
 8003d52:	fa93 f3a3 	rbit	r3, r3
 8003d56:	617b      	str	r3, [r7, #20]
 8003d58:	4b69      	ldr	r3, [pc, #420]	; (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003d5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d5c:	2202      	movs	r2, #2
 8003d5e:	613a      	str	r2, [r7, #16]
 8003d60:	693a      	ldr	r2, [r7, #16]
 8003d62:	fa92 f2a2 	rbit	r2, r2
 8003d66:	60fa      	str	r2, [r7, #12]
  return result;
 8003d68:	68fa      	ldr	r2, [r7, #12]
 8003d6a:	fab2 f282 	clz	r2, r2
 8003d6e:	b2d2      	uxtb	r2, r2
 8003d70:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003d74:	b2d2      	uxtb	r2, r2
 8003d76:	f002 021f 	and.w	r2, r2, #31
 8003d7a:	2101      	movs	r1, #1
 8003d7c:	fa01 f202 	lsl.w	r2, r1, r2
 8003d80:	4013      	ands	r3, r2
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d0b7      	beq.n	8003cf6 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8003d86:	4b5e      	ldr	r3, [pc, #376]	; (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003d88:	6a1b      	ldr	r3, [r3, #32]
 8003d8a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	685b      	ldr	r3, [r3, #4]
 8003d92:	495b      	ldr	r1, [pc, #364]	; (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003d94:	4313      	orrs	r3, r2
 8003d96:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003d98:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8003d9c:	2b01      	cmp	r3, #1
 8003d9e:	d105      	bne.n	8003dac <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003da0:	4b57      	ldr	r3, [pc, #348]	; (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003da2:	69db      	ldr	r3, [r3, #28]
 8003da4:	4a56      	ldr	r2, [pc, #344]	; (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003da6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003daa:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	f003 0301 	and.w	r3, r3, #1
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d008      	beq.n	8003dca <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003db8:	4b51      	ldr	r3, [pc, #324]	; (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003dba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dbc:	f023 0203 	bic.w	r2, r3, #3
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	689b      	ldr	r3, [r3, #8]
 8003dc4:	494e      	ldr	r1, [pc, #312]	; (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003dc6:	4313      	orrs	r3, r2
 8003dc8:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f003 0302 	and.w	r3, r3, #2
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d008      	beq.n	8003de8 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003dd6:	4b4a      	ldr	r3, [pc, #296]	; (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003dd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dda:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	68db      	ldr	r3, [r3, #12]
 8003de2:	4947      	ldr	r1, [pc, #284]	; (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003de4:	4313      	orrs	r3, r2
 8003de6:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	f003 0304 	and.w	r3, r3, #4
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d008      	beq.n	8003e06 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003df4:	4b42      	ldr	r3, [pc, #264]	; (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003df6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003df8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	691b      	ldr	r3, [r3, #16]
 8003e00:	493f      	ldr	r1, [pc, #252]	; (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003e02:	4313      	orrs	r3, r2
 8003e04:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	f003 0320 	and.w	r3, r3, #32
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d008      	beq.n	8003e24 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003e12:	4b3b      	ldr	r3, [pc, #236]	; (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003e14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e16:	f023 0210 	bic.w	r2, r3, #16
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	69db      	ldr	r3, [r3, #28]
 8003e1e:	4938      	ldr	r1, [pc, #224]	; (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003e20:	4313      	orrs	r3, r2
 8003e22:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d008      	beq.n	8003e42 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8003e30:	4b33      	ldr	r3, [pc, #204]	; (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003e32:	685b      	ldr	r3, [r3, #4]
 8003e34:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e3c:	4930      	ldr	r1, [pc, #192]	; (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003e3e:	4313      	orrs	r3, r2
 8003e40:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d008      	beq.n	8003e60 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003e4e:	4b2c      	ldr	r3, [pc, #176]	; (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003e50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e52:	f023 0220 	bic.w	r2, r3, #32
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	6a1b      	ldr	r3, [r3, #32]
 8003e5a:	4929      	ldr	r1, [pc, #164]	; (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003e5c:	4313      	orrs	r3, r2
 8003e5e:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	f003 0308 	and.w	r3, r3, #8
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d008      	beq.n	8003e7e <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003e6c:	4b24      	ldr	r3, [pc, #144]	; (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003e6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e70:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	695b      	ldr	r3, [r3, #20]
 8003e78:	4921      	ldr	r1, [pc, #132]	; (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003e7a:	4313      	orrs	r3, r2
 8003e7c:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f003 0310 	and.w	r3, r3, #16
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d008      	beq.n	8003e9c <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003e8a:	4b1d      	ldr	r3, [pc, #116]	; (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003e8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e8e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	699b      	ldr	r3, [r3, #24]
 8003e96:	491a      	ldr	r1, [pc, #104]	; (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003e98:	4313      	orrs	r3, r2
 8003e9a:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d008      	beq.n	8003eba <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003ea8:	4b15      	ldr	r3, [pc, #84]	; (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003eaa:	685b      	ldr	r3, [r3, #4]
 8003eac:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003eb4:	4912      	ldr	r1, [pc, #72]	; (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003eb6:	4313      	orrs	r3, r2
 8003eb8:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d008      	beq.n	8003ed8 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003ec6:	4b0e      	ldr	r3, [pc, #56]	; (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003ec8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003eca:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ed2:	490b      	ldr	r1, [pc, #44]	; (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003ed4:	4313      	orrs	r3, r2
 8003ed6:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d008      	beq.n	8003ef6 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8003ee4:	4b06      	ldr	r3, [pc, #24]	; (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003ee6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ee8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ef0:	4903      	ldr	r1, [pc, #12]	; (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003ef2:	4313      	orrs	r3, r2
 8003ef4:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8003ef6:	2300      	movs	r3, #0
}
 8003ef8:	4618      	mov	r0, r3
 8003efa:	3748      	adds	r7, #72	; 0x48
 8003efc:	46bd      	mov	sp, r7
 8003efe:	bd80      	pop	{r7, pc}
 8003f00:	40021000 	.word	0x40021000

08003f04 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003f04:	b580      	push	{r7, lr}
 8003f06:	b084      	sub	sp, #16
 8003f08:	af00      	add	r7, sp, #0
 8003f0a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d101      	bne.n	8003f16 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003f12:	2301      	movs	r3, #1
 8003f14:	e084      	b.n	8004020 <HAL_SPI_Init+0x11c>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	2200      	movs	r2, #0
 8003f1a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003f22:	b2db      	uxtb	r3, r3
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d106      	bne.n	8003f36 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	2200      	movs	r2, #0
 8003f2c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003f30:	6878      	ldr	r0, [r7, #4]
 8003f32:	f7fd ff69 	bl	8001e08 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	2202      	movs	r2, #2
 8003f3a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	681a      	ldr	r2, [r3, #0]
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003f4c:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	68db      	ldr	r3, [r3, #12]
 8003f52:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003f56:	d902      	bls.n	8003f5e <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003f58:	2300      	movs	r3, #0
 8003f5a:	60fb      	str	r3, [r7, #12]
 8003f5c:	e002      	b.n	8003f64 <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003f5e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003f62:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	68db      	ldr	r3, [r3, #12]
 8003f68:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8003f6c:	d007      	beq.n	8003f7e <HAL_SPI_Init+0x7a>
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	68db      	ldr	r3, [r3, #12]
 8003f72:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003f76:	d002      	beq.n	8003f7e <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	2200      	movs	r2, #0
 8003f7c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d10b      	bne.n	8003f9e <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	68db      	ldr	r3, [r3, #12]
 8003f8a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003f8e:	d903      	bls.n	8003f98 <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	2202      	movs	r2, #2
 8003f94:	631a      	str	r2, [r3, #48]	; 0x30
 8003f96:	e002      	b.n	8003f9e <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	2201      	movs	r2, #1
 8003f9c:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	685a      	ldr	r2, [r3, #4]
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	689b      	ldr	r3, [r3, #8]
 8003fa6:	431a      	orrs	r2, r3
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	691b      	ldr	r3, [r3, #16]
 8003fac:	431a      	orrs	r2, r3
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	695b      	ldr	r3, [r3, #20]
 8003fb2:	431a      	orrs	r2, r3
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	699b      	ldr	r3, [r3, #24]
 8003fb8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003fbc:	431a      	orrs	r2, r3
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	69db      	ldr	r3, [r3, #28]
 8003fc2:	431a      	orrs	r2, r3
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	6a1b      	ldr	r3, [r3, #32]
 8003fc8:	ea42 0103 	orr.w	r1, r2, r3
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	430a      	orrs	r2, r1
 8003fd6:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	699b      	ldr	r3, [r3, #24]
 8003fdc:	0c1b      	lsrs	r3, r3, #16
 8003fde:	f003 0204 	and.w	r2, r3, #4
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fe6:	431a      	orrs	r2, r3
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003fec:	431a      	orrs	r2, r3
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	68db      	ldr	r3, [r3, #12]
 8003ff2:	ea42 0103 	orr.w	r1, r2, r3
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	68fa      	ldr	r2, [r7, #12]
 8003ffc:	430a      	orrs	r2, r1
 8003ffe:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	69da      	ldr	r2, [r3, #28]
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800400e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	2200      	movs	r2, #0
 8004014:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	2201      	movs	r2, #1
 800401a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800401e:	2300      	movs	r3, #0
}
 8004020:	4618      	mov	r0, r3
 8004022:	3710      	adds	r7, #16
 8004024:	46bd      	mov	sp, r7
 8004026:	bd80      	pop	{r7, pc}

08004028 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004028:	b580      	push	{r7, lr}
 800402a:	b082      	sub	sp, #8
 800402c:	af00      	add	r7, sp, #0
 800402e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	2b00      	cmp	r3, #0
 8004034:	d101      	bne.n	800403a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004036:	2301      	movs	r3, #1
 8004038:	e040      	b.n	80040bc <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800403e:	2b00      	cmp	r3, #0
 8004040:	d106      	bne.n	8004050 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	2200      	movs	r2, #0
 8004046:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800404a:	6878      	ldr	r0, [r7, #4]
 800404c:	f7fe f820 	bl	8002090 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	2224      	movs	r2, #36	; 0x24
 8004054:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	681a      	ldr	r2, [r3, #0]
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	f022 0201 	bic.w	r2, r2, #1
 8004064:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004066:	6878      	ldr	r0, [r7, #4]
 8004068:	f000 f8c0 	bl	80041ec <UART_SetConfig>
 800406c:	4603      	mov	r3, r0
 800406e:	2b01      	cmp	r3, #1
 8004070:	d101      	bne.n	8004076 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8004072:	2301      	movs	r3, #1
 8004074:	e022      	b.n	80040bc <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800407a:	2b00      	cmp	r3, #0
 800407c:	d002      	beq.n	8004084 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800407e:	6878      	ldr	r0, [r7, #4]
 8004080:	f000 face 	bl	8004620 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	685a      	ldr	r2, [r3, #4]
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004092:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	689a      	ldr	r2, [r3, #8]
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80040a2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	681a      	ldr	r2, [r3, #0]
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f042 0201 	orr.w	r2, r2, #1
 80040b2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80040b4:	6878      	ldr	r0, [r7, #4]
 80040b6:	f000 fb55 	bl	8004764 <UART_CheckIdleState>
 80040ba:	4603      	mov	r3, r0
}
 80040bc:	4618      	mov	r0, r3
 80040be:	3708      	adds	r7, #8
 80040c0:	46bd      	mov	sp, r7
 80040c2:	bd80      	pop	{r7, pc}

080040c4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80040c4:	b580      	push	{r7, lr}
 80040c6:	b08a      	sub	sp, #40	; 0x28
 80040c8:	af02      	add	r7, sp, #8
 80040ca:	60f8      	str	r0, [r7, #12]
 80040cc:	60b9      	str	r1, [r7, #8]
 80040ce:	603b      	str	r3, [r7, #0]
 80040d0:	4613      	mov	r3, r2
 80040d2:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80040d8:	2b20      	cmp	r3, #32
 80040da:	f040 8081 	bne.w	80041e0 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 80040de:	68bb      	ldr	r3, [r7, #8]
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d002      	beq.n	80040ea <HAL_UART_Transmit+0x26>
 80040e4:	88fb      	ldrh	r3, [r7, #6]
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d101      	bne.n	80040ee <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80040ea:	2301      	movs	r3, #1
 80040ec:	e079      	b.n	80041e2 <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 80040f4:	2b01      	cmp	r3, #1
 80040f6:	d101      	bne.n	80040fc <HAL_UART_Transmit+0x38>
 80040f8:	2302      	movs	r3, #2
 80040fa:	e072      	b.n	80041e2 <HAL_UART_Transmit+0x11e>
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	2201      	movs	r2, #1
 8004100:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	2200      	movs	r2, #0
 8004108:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	2221      	movs	r2, #33	; 0x21
 800410e:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8004110:	f7fe f886 	bl	8002220 <HAL_GetTick>
 8004114:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	88fa      	ldrh	r2, [r7, #6]
 800411a:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	88fa      	ldrh	r2, [r7, #6]
 8004122:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	689b      	ldr	r3, [r3, #8]
 800412a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800412e:	d108      	bne.n	8004142 <HAL_UART_Transmit+0x7e>
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	691b      	ldr	r3, [r3, #16]
 8004134:	2b00      	cmp	r3, #0
 8004136:	d104      	bne.n	8004142 <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 8004138:	2300      	movs	r3, #0
 800413a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800413c:	68bb      	ldr	r3, [r7, #8]
 800413e:	61bb      	str	r3, [r7, #24]
 8004140:	e003      	b.n	800414a <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 8004142:	68bb      	ldr	r3, [r7, #8]
 8004144:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004146:	2300      	movs	r3, #0
 8004148:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800414a:	e02d      	b.n	80041a8 <HAL_UART_Transmit+0xe4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800414c:	683b      	ldr	r3, [r7, #0]
 800414e:	9300      	str	r3, [sp, #0]
 8004150:	697b      	ldr	r3, [r7, #20]
 8004152:	2200      	movs	r2, #0
 8004154:	2180      	movs	r1, #128	; 0x80
 8004156:	68f8      	ldr	r0, [r7, #12]
 8004158:	f000 fb49 	bl	80047ee <UART_WaitOnFlagUntilTimeout>
 800415c:	4603      	mov	r3, r0
 800415e:	2b00      	cmp	r3, #0
 8004160:	d001      	beq.n	8004166 <HAL_UART_Transmit+0xa2>
      {
        return HAL_TIMEOUT;
 8004162:	2303      	movs	r3, #3
 8004164:	e03d      	b.n	80041e2 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8004166:	69fb      	ldr	r3, [r7, #28]
 8004168:	2b00      	cmp	r3, #0
 800416a:	d10b      	bne.n	8004184 <HAL_UART_Transmit+0xc0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800416c:	69bb      	ldr	r3, [r7, #24]
 800416e:	881a      	ldrh	r2, [r3, #0]
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004178:	b292      	uxth	r2, r2
 800417a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800417c:	69bb      	ldr	r3, [r7, #24]
 800417e:	3302      	adds	r3, #2
 8004180:	61bb      	str	r3, [r7, #24]
 8004182:	e008      	b.n	8004196 <HAL_UART_Transmit+0xd2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004184:	69fb      	ldr	r3, [r7, #28]
 8004186:	781a      	ldrb	r2, [r3, #0]
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	b292      	uxth	r2, r2
 800418e:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004190:	69fb      	ldr	r3, [r7, #28]
 8004192:	3301      	adds	r3, #1
 8004194:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800419c:	b29b      	uxth	r3, r3
 800419e:	3b01      	subs	r3, #1
 80041a0:	b29a      	uxth	r2, r3
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80041ae:	b29b      	uxth	r3, r3
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d1cb      	bne.n	800414c <HAL_UART_Transmit+0x88>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80041b4:	683b      	ldr	r3, [r7, #0]
 80041b6:	9300      	str	r3, [sp, #0]
 80041b8:	697b      	ldr	r3, [r7, #20]
 80041ba:	2200      	movs	r2, #0
 80041bc:	2140      	movs	r1, #64	; 0x40
 80041be:	68f8      	ldr	r0, [r7, #12]
 80041c0:	f000 fb15 	bl	80047ee <UART_WaitOnFlagUntilTimeout>
 80041c4:	4603      	mov	r3, r0
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d001      	beq.n	80041ce <HAL_UART_Transmit+0x10a>
    {
      return HAL_TIMEOUT;
 80041ca:	2303      	movs	r3, #3
 80041cc:	e009      	b.n	80041e2 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	2220      	movs	r2, #32
 80041d2:	675a      	str	r2, [r3, #116]	; 0x74

    __HAL_UNLOCK(huart);
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	2200      	movs	r2, #0
 80041d8:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    return HAL_OK;
 80041dc:	2300      	movs	r3, #0
 80041de:	e000      	b.n	80041e2 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 80041e0:	2302      	movs	r3, #2
  }
}
 80041e2:	4618      	mov	r0, r3
 80041e4:	3720      	adds	r7, #32
 80041e6:	46bd      	mov	sp, r7
 80041e8:	bd80      	pop	{r7, pc}
	...

080041ec <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80041ec:	b580      	push	{r7, lr}
 80041ee:	b088      	sub	sp, #32
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 80041f4:	2300      	movs	r3, #0
 80041f6:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 80041f8:	2300      	movs	r3, #0
 80041fa:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	689a      	ldr	r2, [r3, #8]
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	691b      	ldr	r3, [r3, #16]
 8004204:	431a      	orrs	r2, r3
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	695b      	ldr	r3, [r3, #20]
 800420a:	431a      	orrs	r2, r3
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	69db      	ldr	r3, [r3, #28]
 8004210:	4313      	orrs	r3, r2
 8004212:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800421e:	f023 030c 	bic.w	r3, r3, #12
 8004222:	687a      	ldr	r2, [r7, #4]
 8004224:	6812      	ldr	r2, [r2, #0]
 8004226:	6939      	ldr	r1, [r7, #16]
 8004228:	430b      	orrs	r3, r1
 800422a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	685b      	ldr	r3, [r3, #4]
 8004232:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	68da      	ldr	r2, [r3, #12]
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	430a      	orrs	r2, r1
 8004240:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	699b      	ldr	r3, [r3, #24]
 8004246:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	6a1b      	ldr	r3, [r3, #32]
 800424c:	693a      	ldr	r2, [r7, #16]
 800424e:	4313      	orrs	r3, r2
 8004250:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	689b      	ldr	r3, [r3, #8]
 8004258:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	693a      	ldr	r2, [r7, #16]
 8004262:	430a      	orrs	r2, r1
 8004264:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	4aa9      	ldr	r2, [pc, #676]	; (8004510 <UART_SetConfig+0x324>)
 800426c:	4293      	cmp	r3, r2
 800426e:	d121      	bne.n	80042b4 <UART_SetConfig+0xc8>
 8004270:	4ba8      	ldr	r3, [pc, #672]	; (8004514 <UART_SetConfig+0x328>)
 8004272:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004274:	f003 0303 	and.w	r3, r3, #3
 8004278:	2b03      	cmp	r3, #3
 800427a:	d817      	bhi.n	80042ac <UART_SetConfig+0xc0>
 800427c:	a201      	add	r2, pc, #4	; (adr r2, 8004284 <UART_SetConfig+0x98>)
 800427e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004282:	bf00      	nop
 8004284:	08004295 	.word	0x08004295
 8004288:	080042a1 	.word	0x080042a1
 800428c:	080042a7 	.word	0x080042a7
 8004290:	0800429b 	.word	0x0800429b
 8004294:	2301      	movs	r3, #1
 8004296:	77fb      	strb	r3, [r7, #31]
 8004298:	e0b2      	b.n	8004400 <UART_SetConfig+0x214>
 800429a:	2302      	movs	r3, #2
 800429c:	77fb      	strb	r3, [r7, #31]
 800429e:	e0af      	b.n	8004400 <UART_SetConfig+0x214>
 80042a0:	2304      	movs	r3, #4
 80042a2:	77fb      	strb	r3, [r7, #31]
 80042a4:	e0ac      	b.n	8004400 <UART_SetConfig+0x214>
 80042a6:	2308      	movs	r3, #8
 80042a8:	77fb      	strb	r3, [r7, #31]
 80042aa:	e0a9      	b.n	8004400 <UART_SetConfig+0x214>
 80042ac:	2310      	movs	r3, #16
 80042ae:	77fb      	strb	r3, [r7, #31]
 80042b0:	bf00      	nop
 80042b2:	e0a5      	b.n	8004400 <UART_SetConfig+0x214>
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	4a97      	ldr	r2, [pc, #604]	; (8004518 <UART_SetConfig+0x32c>)
 80042ba:	4293      	cmp	r3, r2
 80042bc:	d123      	bne.n	8004306 <UART_SetConfig+0x11a>
 80042be:	4b95      	ldr	r3, [pc, #596]	; (8004514 <UART_SetConfig+0x328>)
 80042c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042c2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80042c6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80042ca:	d012      	beq.n	80042f2 <UART_SetConfig+0x106>
 80042cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80042d0:	d802      	bhi.n	80042d8 <UART_SetConfig+0xec>
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d007      	beq.n	80042e6 <UART_SetConfig+0xfa>
 80042d6:	e012      	b.n	80042fe <UART_SetConfig+0x112>
 80042d8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80042dc:	d00c      	beq.n	80042f8 <UART_SetConfig+0x10c>
 80042de:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80042e2:	d003      	beq.n	80042ec <UART_SetConfig+0x100>
 80042e4:	e00b      	b.n	80042fe <UART_SetConfig+0x112>
 80042e6:	2300      	movs	r3, #0
 80042e8:	77fb      	strb	r3, [r7, #31]
 80042ea:	e089      	b.n	8004400 <UART_SetConfig+0x214>
 80042ec:	2302      	movs	r3, #2
 80042ee:	77fb      	strb	r3, [r7, #31]
 80042f0:	e086      	b.n	8004400 <UART_SetConfig+0x214>
 80042f2:	2304      	movs	r3, #4
 80042f4:	77fb      	strb	r3, [r7, #31]
 80042f6:	e083      	b.n	8004400 <UART_SetConfig+0x214>
 80042f8:	2308      	movs	r3, #8
 80042fa:	77fb      	strb	r3, [r7, #31]
 80042fc:	e080      	b.n	8004400 <UART_SetConfig+0x214>
 80042fe:	2310      	movs	r3, #16
 8004300:	77fb      	strb	r3, [r7, #31]
 8004302:	bf00      	nop
 8004304:	e07c      	b.n	8004400 <UART_SetConfig+0x214>
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	4a84      	ldr	r2, [pc, #528]	; (800451c <UART_SetConfig+0x330>)
 800430c:	4293      	cmp	r3, r2
 800430e:	d123      	bne.n	8004358 <UART_SetConfig+0x16c>
 8004310:	4b80      	ldr	r3, [pc, #512]	; (8004514 <UART_SetConfig+0x328>)
 8004312:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004314:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8004318:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800431c:	d012      	beq.n	8004344 <UART_SetConfig+0x158>
 800431e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004322:	d802      	bhi.n	800432a <UART_SetConfig+0x13e>
 8004324:	2b00      	cmp	r3, #0
 8004326:	d007      	beq.n	8004338 <UART_SetConfig+0x14c>
 8004328:	e012      	b.n	8004350 <UART_SetConfig+0x164>
 800432a:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800432e:	d00c      	beq.n	800434a <UART_SetConfig+0x15e>
 8004330:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8004334:	d003      	beq.n	800433e <UART_SetConfig+0x152>
 8004336:	e00b      	b.n	8004350 <UART_SetConfig+0x164>
 8004338:	2300      	movs	r3, #0
 800433a:	77fb      	strb	r3, [r7, #31]
 800433c:	e060      	b.n	8004400 <UART_SetConfig+0x214>
 800433e:	2302      	movs	r3, #2
 8004340:	77fb      	strb	r3, [r7, #31]
 8004342:	e05d      	b.n	8004400 <UART_SetConfig+0x214>
 8004344:	2304      	movs	r3, #4
 8004346:	77fb      	strb	r3, [r7, #31]
 8004348:	e05a      	b.n	8004400 <UART_SetConfig+0x214>
 800434a:	2308      	movs	r3, #8
 800434c:	77fb      	strb	r3, [r7, #31]
 800434e:	e057      	b.n	8004400 <UART_SetConfig+0x214>
 8004350:	2310      	movs	r3, #16
 8004352:	77fb      	strb	r3, [r7, #31]
 8004354:	bf00      	nop
 8004356:	e053      	b.n	8004400 <UART_SetConfig+0x214>
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	4a70      	ldr	r2, [pc, #448]	; (8004520 <UART_SetConfig+0x334>)
 800435e:	4293      	cmp	r3, r2
 8004360:	d123      	bne.n	80043aa <UART_SetConfig+0x1be>
 8004362:	4b6c      	ldr	r3, [pc, #432]	; (8004514 <UART_SetConfig+0x328>)
 8004364:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004366:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800436a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800436e:	d012      	beq.n	8004396 <UART_SetConfig+0x1aa>
 8004370:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004374:	d802      	bhi.n	800437c <UART_SetConfig+0x190>
 8004376:	2b00      	cmp	r3, #0
 8004378:	d007      	beq.n	800438a <UART_SetConfig+0x19e>
 800437a:	e012      	b.n	80043a2 <UART_SetConfig+0x1b6>
 800437c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004380:	d00c      	beq.n	800439c <UART_SetConfig+0x1b0>
 8004382:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8004386:	d003      	beq.n	8004390 <UART_SetConfig+0x1a4>
 8004388:	e00b      	b.n	80043a2 <UART_SetConfig+0x1b6>
 800438a:	2300      	movs	r3, #0
 800438c:	77fb      	strb	r3, [r7, #31]
 800438e:	e037      	b.n	8004400 <UART_SetConfig+0x214>
 8004390:	2302      	movs	r3, #2
 8004392:	77fb      	strb	r3, [r7, #31]
 8004394:	e034      	b.n	8004400 <UART_SetConfig+0x214>
 8004396:	2304      	movs	r3, #4
 8004398:	77fb      	strb	r3, [r7, #31]
 800439a:	e031      	b.n	8004400 <UART_SetConfig+0x214>
 800439c:	2308      	movs	r3, #8
 800439e:	77fb      	strb	r3, [r7, #31]
 80043a0:	e02e      	b.n	8004400 <UART_SetConfig+0x214>
 80043a2:	2310      	movs	r3, #16
 80043a4:	77fb      	strb	r3, [r7, #31]
 80043a6:	bf00      	nop
 80043a8:	e02a      	b.n	8004400 <UART_SetConfig+0x214>
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	4a5d      	ldr	r2, [pc, #372]	; (8004524 <UART_SetConfig+0x338>)
 80043b0:	4293      	cmp	r3, r2
 80043b2:	d123      	bne.n	80043fc <UART_SetConfig+0x210>
 80043b4:	4b57      	ldr	r3, [pc, #348]	; (8004514 <UART_SetConfig+0x328>)
 80043b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043b8:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 80043bc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80043c0:	d012      	beq.n	80043e8 <UART_SetConfig+0x1fc>
 80043c2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80043c6:	d802      	bhi.n	80043ce <UART_SetConfig+0x1e2>
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d007      	beq.n	80043dc <UART_SetConfig+0x1f0>
 80043cc:	e012      	b.n	80043f4 <UART_SetConfig+0x208>
 80043ce:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80043d2:	d00c      	beq.n	80043ee <UART_SetConfig+0x202>
 80043d4:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80043d8:	d003      	beq.n	80043e2 <UART_SetConfig+0x1f6>
 80043da:	e00b      	b.n	80043f4 <UART_SetConfig+0x208>
 80043dc:	2300      	movs	r3, #0
 80043de:	77fb      	strb	r3, [r7, #31]
 80043e0:	e00e      	b.n	8004400 <UART_SetConfig+0x214>
 80043e2:	2302      	movs	r3, #2
 80043e4:	77fb      	strb	r3, [r7, #31]
 80043e6:	e00b      	b.n	8004400 <UART_SetConfig+0x214>
 80043e8:	2304      	movs	r3, #4
 80043ea:	77fb      	strb	r3, [r7, #31]
 80043ec:	e008      	b.n	8004400 <UART_SetConfig+0x214>
 80043ee:	2308      	movs	r3, #8
 80043f0:	77fb      	strb	r3, [r7, #31]
 80043f2:	e005      	b.n	8004400 <UART_SetConfig+0x214>
 80043f4:	2310      	movs	r3, #16
 80043f6:	77fb      	strb	r3, [r7, #31]
 80043f8:	bf00      	nop
 80043fa:	e001      	b.n	8004400 <UART_SetConfig+0x214>
 80043fc:	2310      	movs	r3, #16
 80043fe:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	69db      	ldr	r3, [r3, #28]
 8004404:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004408:	f040 808e 	bne.w	8004528 <UART_SetConfig+0x33c>
  {
    switch (clocksource)
 800440c:	7ffb      	ldrb	r3, [r7, #31]
 800440e:	2b08      	cmp	r3, #8
 8004410:	d85e      	bhi.n	80044d0 <UART_SetConfig+0x2e4>
 8004412:	a201      	add	r2, pc, #4	; (adr r2, 8004418 <UART_SetConfig+0x22c>)
 8004414:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004418:	0800443d 	.word	0x0800443d
 800441c:	0800445d 	.word	0x0800445d
 8004420:	0800447d 	.word	0x0800447d
 8004424:	080044d1 	.word	0x080044d1
 8004428:	08004499 	.word	0x08004499
 800442c:	080044d1 	.word	0x080044d1
 8004430:	080044d1 	.word	0x080044d1
 8004434:	080044d1 	.word	0x080044d1
 8004438:	080044b9 	.word	0x080044b9
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800443c:	f7ff fb8c 	bl	8003b58 <HAL_RCC_GetPCLK1Freq>
 8004440:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	005a      	lsls	r2, r3, #1
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	685b      	ldr	r3, [r3, #4]
 800444a:	085b      	lsrs	r3, r3, #1
 800444c:	441a      	add	r2, r3
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	685b      	ldr	r3, [r3, #4]
 8004452:	fbb2 f3f3 	udiv	r3, r2, r3
 8004456:	b29b      	uxth	r3, r3
 8004458:	61bb      	str	r3, [r7, #24]
        break;
 800445a:	e03c      	b.n	80044d6 <UART_SetConfig+0x2ea>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800445c:	f7ff fb9e 	bl	8003b9c <HAL_RCC_GetPCLK2Freq>
 8004460:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	005a      	lsls	r2, r3, #1
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	685b      	ldr	r3, [r3, #4]
 800446a:	085b      	lsrs	r3, r3, #1
 800446c:	441a      	add	r2, r3
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	685b      	ldr	r3, [r3, #4]
 8004472:	fbb2 f3f3 	udiv	r3, r2, r3
 8004476:	b29b      	uxth	r3, r3
 8004478:	61bb      	str	r3, [r7, #24]
        break;
 800447a:	e02c      	b.n	80044d6 <UART_SetConfig+0x2ea>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	685b      	ldr	r3, [r3, #4]
 8004480:	085b      	lsrs	r3, r3, #1
 8004482:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8004486:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 800448a:	687a      	ldr	r2, [r7, #4]
 800448c:	6852      	ldr	r2, [r2, #4]
 800448e:	fbb3 f3f2 	udiv	r3, r3, r2
 8004492:	b29b      	uxth	r3, r3
 8004494:	61bb      	str	r3, [r7, #24]
        break;
 8004496:	e01e      	b.n	80044d6 <UART_SetConfig+0x2ea>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004498:	f7ff fae8 	bl	8003a6c <HAL_RCC_GetSysClockFreq>
 800449c:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	005a      	lsls	r2, r3, #1
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	685b      	ldr	r3, [r3, #4]
 80044a6:	085b      	lsrs	r3, r3, #1
 80044a8:	441a      	add	r2, r3
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	685b      	ldr	r3, [r3, #4]
 80044ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80044b2:	b29b      	uxth	r3, r3
 80044b4:	61bb      	str	r3, [r7, #24]
        break;
 80044b6:	e00e      	b.n	80044d6 <UART_SetConfig+0x2ea>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	685b      	ldr	r3, [r3, #4]
 80044bc:	085b      	lsrs	r3, r3, #1
 80044be:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	685b      	ldr	r3, [r3, #4]
 80044c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80044ca:	b29b      	uxth	r3, r3
 80044cc:	61bb      	str	r3, [r7, #24]
        break;
 80044ce:	e002      	b.n	80044d6 <UART_SetConfig+0x2ea>
      default:
        ret = HAL_ERROR;
 80044d0:	2301      	movs	r3, #1
 80044d2:	75fb      	strb	r3, [r7, #23]
        break;
 80044d4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80044d6:	69bb      	ldr	r3, [r7, #24]
 80044d8:	2b0f      	cmp	r3, #15
 80044da:	d916      	bls.n	800450a <UART_SetConfig+0x31e>
 80044dc:	69bb      	ldr	r3, [r7, #24]
 80044de:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80044e2:	d212      	bcs.n	800450a <UART_SetConfig+0x31e>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80044e4:	69bb      	ldr	r3, [r7, #24]
 80044e6:	b29b      	uxth	r3, r3
 80044e8:	f023 030f 	bic.w	r3, r3, #15
 80044ec:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80044ee:	69bb      	ldr	r3, [r7, #24]
 80044f0:	085b      	lsrs	r3, r3, #1
 80044f2:	b29b      	uxth	r3, r3
 80044f4:	f003 0307 	and.w	r3, r3, #7
 80044f8:	b29a      	uxth	r2, r3
 80044fa:	897b      	ldrh	r3, [r7, #10]
 80044fc:	4313      	orrs	r3, r2
 80044fe:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	897a      	ldrh	r2, [r7, #10]
 8004506:	60da      	str	r2, [r3, #12]
 8004508:	e07e      	b.n	8004608 <UART_SetConfig+0x41c>
    }
    else
    {
      ret = HAL_ERROR;
 800450a:	2301      	movs	r3, #1
 800450c:	75fb      	strb	r3, [r7, #23]
 800450e:	e07b      	b.n	8004608 <UART_SetConfig+0x41c>
 8004510:	40013800 	.word	0x40013800
 8004514:	40021000 	.word	0x40021000
 8004518:	40004400 	.word	0x40004400
 800451c:	40004800 	.word	0x40004800
 8004520:	40004c00 	.word	0x40004c00
 8004524:	40005000 	.word	0x40005000
    }
  }
  else
  {
    switch (clocksource)
 8004528:	7ffb      	ldrb	r3, [r7, #31]
 800452a:	2b08      	cmp	r3, #8
 800452c:	d85b      	bhi.n	80045e6 <UART_SetConfig+0x3fa>
 800452e:	a201      	add	r2, pc, #4	; (adr r2, 8004534 <UART_SetConfig+0x348>)
 8004530:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004534:	08004559 	.word	0x08004559
 8004538:	08004577 	.word	0x08004577
 800453c:	08004595 	.word	0x08004595
 8004540:	080045e7 	.word	0x080045e7
 8004544:	080045b1 	.word	0x080045b1
 8004548:	080045e7 	.word	0x080045e7
 800454c:	080045e7 	.word	0x080045e7
 8004550:	080045e7 	.word	0x080045e7
 8004554:	080045cf 	.word	0x080045cf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004558:	f7ff fafe 	bl	8003b58 <HAL_RCC_GetPCLK1Freq>
 800455c:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	685b      	ldr	r3, [r3, #4]
 8004562:	085a      	lsrs	r2, r3, #1
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	441a      	add	r2, r3
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	685b      	ldr	r3, [r3, #4]
 800456c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004570:	b29b      	uxth	r3, r3
 8004572:	61bb      	str	r3, [r7, #24]
        break;
 8004574:	e03a      	b.n	80045ec <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004576:	f7ff fb11 	bl	8003b9c <HAL_RCC_GetPCLK2Freq>
 800457a:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	685b      	ldr	r3, [r3, #4]
 8004580:	085a      	lsrs	r2, r3, #1
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	441a      	add	r2, r3
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	685b      	ldr	r3, [r3, #4]
 800458a:	fbb2 f3f3 	udiv	r3, r2, r3
 800458e:	b29b      	uxth	r3, r3
 8004590:	61bb      	str	r3, [r7, #24]
        break;
 8004592:	e02b      	b.n	80045ec <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	685b      	ldr	r3, [r3, #4]
 8004598:	085b      	lsrs	r3, r3, #1
 800459a:	f503 03f4 	add.w	r3, r3, #7995392	; 0x7a0000
 800459e:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
 80045a2:	687a      	ldr	r2, [r7, #4]
 80045a4:	6852      	ldr	r2, [r2, #4]
 80045a6:	fbb3 f3f2 	udiv	r3, r3, r2
 80045aa:	b29b      	uxth	r3, r3
 80045ac:	61bb      	str	r3, [r7, #24]
        break;
 80045ae:	e01d      	b.n	80045ec <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80045b0:	f7ff fa5c 	bl	8003a6c <HAL_RCC_GetSysClockFreq>
 80045b4:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	685b      	ldr	r3, [r3, #4]
 80045ba:	085a      	lsrs	r2, r3, #1
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	441a      	add	r2, r3
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	685b      	ldr	r3, [r3, #4]
 80045c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80045c8:	b29b      	uxth	r3, r3
 80045ca:	61bb      	str	r3, [r7, #24]
        break;
 80045cc:	e00e      	b.n	80045ec <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	685b      	ldr	r3, [r3, #4]
 80045d2:	085b      	lsrs	r3, r3, #1
 80045d4:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	685b      	ldr	r3, [r3, #4]
 80045dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80045e0:	b29b      	uxth	r3, r3
 80045e2:	61bb      	str	r3, [r7, #24]
        break;
 80045e4:	e002      	b.n	80045ec <UART_SetConfig+0x400>
      default:
        ret = HAL_ERROR;
 80045e6:	2301      	movs	r3, #1
 80045e8:	75fb      	strb	r3, [r7, #23]
        break;
 80045ea:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80045ec:	69bb      	ldr	r3, [r7, #24]
 80045ee:	2b0f      	cmp	r3, #15
 80045f0:	d908      	bls.n	8004604 <UART_SetConfig+0x418>
 80045f2:	69bb      	ldr	r3, [r7, #24]
 80045f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80045f8:	d204      	bcs.n	8004604 <UART_SetConfig+0x418>
    {
      huart->Instance->BRR = usartdiv;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	69ba      	ldr	r2, [r7, #24]
 8004600:	60da      	str	r2, [r3, #12]
 8004602:	e001      	b.n	8004608 <UART_SetConfig+0x41c>
    }
    else
    {
      ret = HAL_ERROR;
 8004604:	2301      	movs	r3, #1
 8004606:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	2200      	movs	r2, #0
 800460c:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	2200      	movs	r2, #0
 8004612:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8004614:	7dfb      	ldrb	r3, [r7, #23]
}
 8004616:	4618      	mov	r0, r3
 8004618:	3720      	adds	r7, #32
 800461a:	46bd      	mov	sp, r7
 800461c:	bd80      	pop	{r7, pc}
 800461e:	bf00      	nop

08004620 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004620:	b480      	push	{r7}
 8004622:	b083      	sub	sp, #12
 8004624:	af00      	add	r7, sp, #0
 8004626:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800462c:	f003 0301 	and.w	r3, r3, #1
 8004630:	2b00      	cmp	r3, #0
 8004632:	d00a      	beq.n	800464a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	685b      	ldr	r3, [r3, #4]
 800463a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	430a      	orrs	r2, r1
 8004648:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800464e:	f003 0302 	and.w	r3, r3, #2
 8004652:	2b00      	cmp	r3, #0
 8004654:	d00a      	beq.n	800466c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	685b      	ldr	r3, [r3, #4]
 800465c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	430a      	orrs	r2, r1
 800466a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004670:	f003 0304 	and.w	r3, r3, #4
 8004674:	2b00      	cmp	r3, #0
 8004676:	d00a      	beq.n	800468e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	685b      	ldr	r3, [r3, #4]
 800467e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	430a      	orrs	r2, r1
 800468c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004692:	f003 0308 	and.w	r3, r3, #8
 8004696:	2b00      	cmp	r3, #0
 8004698:	d00a      	beq.n	80046b0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	685b      	ldr	r3, [r3, #4]
 80046a0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	430a      	orrs	r2, r1
 80046ae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046b4:	f003 0310 	and.w	r3, r3, #16
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d00a      	beq.n	80046d2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	689b      	ldr	r3, [r3, #8]
 80046c2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	430a      	orrs	r2, r1
 80046d0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046d6:	f003 0320 	and.w	r3, r3, #32
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d00a      	beq.n	80046f4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	689b      	ldr	r3, [r3, #8]
 80046e4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	430a      	orrs	r2, r1
 80046f2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d01a      	beq.n	8004736 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	685b      	ldr	r3, [r3, #4]
 8004706:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	430a      	orrs	r2, r1
 8004714:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800471a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800471e:	d10a      	bne.n	8004736 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	685b      	ldr	r3, [r3, #4]
 8004726:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	430a      	orrs	r2, r1
 8004734:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800473a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800473e:	2b00      	cmp	r3, #0
 8004740:	d00a      	beq.n	8004758 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	685b      	ldr	r3, [r3, #4]
 8004748:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	430a      	orrs	r2, r1
 8004756:	605a      	str	r2, [r3, #4]
  }
}
 8004758:	bf00      	nop
 800475a:	370c      	adds	r7, #12
 800475c:	46bd      	mov	sp, r7
 800475e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004762:	4770      	bx	lr

08004764 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004764:	b580      	push	{r7, lr}
 8004766:	b086      	sub	sp, #24
 8004768:	af02      	add	r7, sp, #8
 800476a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	2200      	movs	r2, #0
 8004770:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8004772:	f7fd fd55 	bl	8002220 <HAL_GetTick>
 8004776:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	f003 0308 	and.w	r3, r3, #8
 8004782:	2b08      	cmp	r3, #8
 8004784:	d10e      	bne.n	80047a4 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004786:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800478a:	9300      	str	r3, [sp, #0]
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	2200      	movs	r2, #0
 8004790:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004794:	6878      	ldr	r0, [r7, #4]
 8004796:	f000 f82a 	bl	80047ee <UART_WaitOnFlagUntilTimeout>
 800479a:	4603      	mov	r3, r0
 800479c:	2b00      	cmp	r3, #0
 800479e:	d001      	beq.n	80047a4 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80047a0:	2303      	movs	r3, #3
 80047a2:	e020      	b.n	80047e6 <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	f003 0304 	and.w	r3, r3, #4
 80047ae:	2b04      	cmp	r3, #4
 80047b0:	d10e      	bne.n	80047d0 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80047b2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80047b6:	9300      	str	r3, [sp, #0]
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	2200      	movs	r2, #0
 80047bc:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80047c0:	6878      	ldr	r0, [r7, #4]
 80047c2:	f000 f814 	bl	80047ee <UART_WaitOnFlagUntilTimeout>
 80047c6:	4603      	mov	r3, r0
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d001      	beq.n	80047d0 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80047cc:	2303      	movs	r3, #3
 80047ce:	e00a      	b.n	80047e6 <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	2220      	movs	r2, #32
 80047d4:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	2220      	movs	r2, #32
 80047da:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	2200      	movs	r2, #0
 80047e0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 80047e4:	2300      	movs	r3, #0
}
 80047e6:	4618      	mov	r0, r3
 80047e8:	3710      	adds	r7, #16
 80047ea:	46bd      	mov	sp, r7
 80047ec:	bd80      	pop	{r7, pc}

080047ee <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80047ee:	b580      	push	{r7, lr}
 80047f0:	b084      	sub	sp, #16
 80047f2:	af00      	add	r7, sp, #0
 80047f4:	60f8      	str	r0, [r7, #12]
 80047f6:	60b9      	str	r1, [r7, #8]
 80047f8:	603b      	str	r3, [r7, #0]
 80047fa:	4613      	mov	r3, r2
 80047fc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80047fe:	e05d      	b.n	80048bc <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004800:	69bb      	ldr	r3, [r7, #24]
 8004802:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004806:	d059      	beq.n	80048bc <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004808:	f7fd fd0a 	bl	8002220 <HAL_GetTick>
 800480c:	4602      	mov	r2, r0
 800480e:	683b      	ldr	r3, [r7, #0]
 8004810:	1ad3      	subs	r3, r2, r3
 8004812:	69ba      	ldr	r2, [r7, #24]
 8004814:	429a      	cmp	r2, r3
 8004816:	d302      	bcc.n	800481e <UART_WaitOnFlagUntilTimeout+0x30>
 8004818:	69bb      	ldr	r3, [r7, #24]
 800481a:	2b00      	cmp	r3, #0
 800481c:	d11b      	bne.n	8004856 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	681a      	ldr	r2, [r3, #0]
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800482c:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	689a      	ldr	r2, [r3, #8]
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	f022 0201 	bic.w	r2, r2, #1
 800483c:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	2220      	movs	r2, #32
 8004842:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	2220      	movs	r2, #32
 8004848:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	2200      	movs	r2, #0
 800484e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8004852:	2303      	movs	r3, #3
 8004854:	e042      	b.n	80048dc <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f003 0304 	and.w	r3, r3, #4
 8004860:	2b00      	cmp	r3, #0
 8004862:	d02b      	beq.n	80048bc <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	69db      	ldr	r3, [r3, #28]
 800486a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800486e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004872:	d123      	bne.n	80048bc <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800487c:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	681a      	ldr	r2, [r3, #0]
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800488c:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	689a      	ldr	r2, [r3, #8]
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	f022 0201 	bic.w	r2, r2, #1
 800489c:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	2220      	movs	r2, #32
 80048a2:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	2220      	movs	r2, #32
 80048a8:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	2220      	movs	r2, #32
 80048ae:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	2200      	movs	r2, #0
 80048b4:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 80048b8:	2303      	movs	r3, #3
 80048ba:	e00f      	b.n	80048dc <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	69da      	ldr	r2, [r3, #28]
 80048c2:	68bb      	ldr	r3, [r7, #8]
 80048c4:	4013      	ands	r3, r2
 80048c6:	68ba      	ldr	r2, [r7, #8]
 80048c8:	429a      	cmp	r2, r3
 80048ca:	bf0c      	ite	eq
 80048cc:	2301      	moveq	r3, #1
 80048ce:	2300      	movne	r3, #0
 80048d0:	b2db      	uxtb	r3, r3
 80048d2:	461a      	mov	r2, r3
 80048d4:	79fb      	ldrb	r3, [r7, #7]
 80048d6:	429a      	cmp	r2, r3
 80048d8:	d092      	beq.n	8004800 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80048da:	2300      	movs	r3, #0
}
 80048dc:	4618      	mov	r0, r3
 80048de:	3710      	adds	r7, #16
 80048e0:	46bd      	mov	sp, r7
 80048e2:	bd80      	pop	{r7, pc}

080048e4 <__errno>:
 80048e4:	4b01      	ldr	r3, [pc, #4]	; (80048ec <__errno+0x8>)
 80048e6:	6818      	ldr	r0, [r3, #0]
 80048e8:	4770      	bx	lr
 80048ea:	bf00      	nop
 80048ec:	2000006c 	.word	0x2000006c

080048f0 <__libc_init_array>:
 80048f0:	b570      	push	{r4, r5, r6, lr}
 80048f2:	4e0d      	ldr	r6, [pc, #52]	; (8004928 <__libc_init_array+0x38>)
 80048f4:	4c0d      	ldr	r4, [pc, #52]	; (800492c <__libc_init_array+0x3c>)
 80048f6:	1ba4      	subs	r4, r4, r6
 80048f8:	10a4      	asrs	r4, r4, #2
 80048fa:	2500      	movs	r5, #0
 80048fc:	42a5      	cmp	r5, r4
 80048fe:	d109      	bne.n	8004914 <__libc_init_array+0x24>
 8004900:	4e0b      	ldr	r6, [pc, #44]	; (8004930 <__libc_init_array+0x40>)
 8004902:	4c0c      	ldr	r4, [pc, #48]	; (8004934 <__libc_init_array+0x44>)
 8004904:	f000 fc26 	bl	8005154 <_init>
 8004908:	1ba4      	subs	r4, r4, r6
 800490a:	10a4      	asrs	r4, r4, #2
 800490c:	2500      	movs	r5, #0
 800490e:	42a5      	cmp	r5, r4
 8004910:	d105      	bne.n	800491e <__libc_init_array+0x2e>
 8004912:	bd70      	pop	{r4, r5, r6, pc}
 8004914:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004918:	4798      	blx	r3
 800491a:	3501      	adds	r5, #1
 800491c:	e7ee      	b.n	80048fc <__libc_init_array+0xc>
 800491e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004922:	4798      	blx	r3
 8004924:	3501      	adds	r5, #1
 8004926:	e7f2      	b.n	800490e <__libc_init_array+0x1e>
 8004928:	08007bcc 	.word	0x08007bcc
 800492c:	08007bcc 	.word	0x08007bcc
 8004930:	08007bcc 	.word	0x08007bcc
 8004934:	08007bd0 	.word	0x08007bd0

08004938 <memset>:
 8004938:	4402      	add	r2, r0
 800493a:	4603      	mov	r3, r0
 800493c:	4293      	cmp	r3, r2
 800493e:	d100      	bne.n	8004942 <memset+0xa>
 8004940:	4770      	bx	lr
 8004942:	f803 1b01 	strb.w	r1, [r3], #1
 8004946:	e7f9      	b.n	800493c <memset+0x4>

08004948 <siprintf>:
 8004948:	b40e      	push	{r1, r2, r3}
 800494a:	b500      	push	{lr}
 800494c:	b09c      	sub	sp, #112	; 0x70
 800494e:	ab1d      	add	r3, sp, #116	; 0x74
 8004950:	9002      	str	r0, [sp, #8]
 8004952:	9006      	str	r0, [sp, #24]
 8004954:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004958:	4809      	ldr	r0, [pc, #36]	; (8004980 <siprintf+0x38>)
 800495a:	9107      	str	r1, [sp, #28]
 800495c:	9104      	str	r1, [sp, #16]
 800495e:	4909      	ldr	r1, [pc, #36]	; (8004984 <siprintf+0x3c>)
 8004960:	f853 2b04 	ldr.w	r2, [r3], #4
 8004964:	9105      	str	r1, [sp, #20]
 8004966:	6800      	ldr	r0, [r0, #0]
 8004968:	9301      	str	r3, [sp, #4]
 800496a:	a902      	add	r1, sp, #8
 800496c:	f000 f866 	bl	8004a3c <_svfiprintf_r>
 8004970:	9b02      	ldr	r3, [sp, #8]
 8004972:	2200      	movs	r2, #0
 8004974:	701a      	strb	r2, [r3, #0]
 8004976:	b01c      	add	sp, #112	; 0x70
 8004978:	f85d eb04 	ldr.w	lr, [sp], #4
 800497c:	b003      	add	sp, #12
 800497e:	4770      	bx	lr
 8004980:	2000006c 	.word	0x2000006c
 8004984:	ffff0208 	.word	0xffff0208

08004988 <__ssputs_r>:
 8004988:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800498c:	688e      	ldr	r6, [r1, #8]
 800498e:	429e      	cmp	r6, r3
 8004990:	4682      	mov	sl, r0
 8004992:	460c      	mov	r4, r1
 8004994:	4690      	mov	r8, r2
 8004996:	4699      	mov	r9, r3
 8004998:	d837      	bhi.n	8004a0a <__ssputs_r+0x82>
 800499a:	898a      	ldrh	r2, [r1, #12]
 800499c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80049a0:	d031      	beq.n	8004a06 <__ssputs_r+0x7e>
 80049a2:	6825      	ldr	r5, [r4, #0]
 80049a4:	6909      	ldr	r1, [r1, #16]
 80049a6:	1a6f      	subs	r7, r5, r1
 80049a8:	6965      	ldr	r5, [r4, #20]
 80049aa:	2302      	movs	r3, #2
 80049ac:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80049b0:	fb95 f5f3 	sdiv	r5, r5, r3
 80049b4:	f109 0301 	add.w	r3, r9, #1
 80049b8:	443b      	add	r3, r7
 80049ba:	429d      	cmp	r5, r3
 80049bc:	bf38      	it	cc
 80049be:	461d      	movcc	r5, r3
 80049c0:	0553      	lsls	r3, r2, #21
 80049c2:	d530      	bpl.n	8004a26 <__ssputs_r+0x9e>
 80049c4:	4629      	mov	r1, r5
 80049c6:	f000 fb2b 	bl	8005020 <_malloc_r>
 80049ca:	4606      	mov	r6, r0
 80049cc:	b950      	cbnz	r0, 80049e4 <__ssputs_r+0x5c>
 80049ce:	230c      	movs	r3, #12
 80049d0:	f8ca 3000 	str.w	r3, [sl]
 80049d4:	89a3      	ldrh	r3, [r4, #12]
 80049d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80049da:	81a3      	strh	r3, [r4, #12]
 80049dc:	f04f 30ff 	mov.w	r0, #4294967295
 80049e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80049e4:	463a      	mov	r2, r7
 80049e6:	6921      	ldr	r1, [r4, #16]
 80049e8:	f000 faa8 	bl	8004f3c <memcpy>
 80049ec:	89a3      	ldrh	r3, [r4, #12]
 80049ee:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80049f2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80049f6:	81a3      	strh	r3, [r4, #12]
 80049f8:	6126      	str	r6, [r4, #16]
 80049fa:	6165      	str	r5, [r4, #20]
 80049fc:	443e      	add	r6, r7
 80049fe:	1bed      	subs	r5, r5, r7
 8004a00:	6026      	str	r6, [r4, #0]
 8004a02:	60a5      	str	r5, [r4, #8]
 8004a04:	464e      	mov	r6, r9
 8004a06:	454e      	cmp	r6, r9
 8004a08:	d900      	bls.n	8004a0c <__ssputs_r+0x84>
 8004a0a:	464e      	mov	r6, r9
 8004a0c:	4632      	mov	r2, r6
 8004a0e:	4641      	mov	r1, r8
 8004a10:	6820      	ldr	r0, [r4, #0]
 8004a12:	f000 fa9e 	bl	8004f52 <memmove>
 8004a16:	68a3      	ldr	r3, [r4, #8]
 8004a18:	1b9b      	subs	r3, r3, r6
 8004a1a:	60a3      	str	r3, [r4, #8]
 8004a1c:	6823      	ldr	r3, [r4, #0]
 8004a1e:	441e      	add	r6, r3
 8004a20:	6026      	str	r6, [r4, #0]
 8004a22:	2000      	movs	r0, #0
 8004a24:	e7dc      	b.n	80049e0 <__ssputs_r+0x58>
 8004a26:	462a      	mov	r2, r5
 8004a28:	f000 fb54 	bl	80050d4 <_realloc_r>
 8004a2c:	4606      	mov	r6, r0
 8004a2e:	2800      	cmp	r0, #0
 8004a30:	d1e2      	bne.n	80049f8 <__ssputs_r+0x70>
 8004a32:	6921      	ldr	r1, [r4, #16]
 8004a34:	4650      	mov	r0, sl
 8004a36:	f000 faa5 	bl	8004f84 <_free_r>
 8004a3a:	e7c8      	b.n	80049ce <__ssputs_r+0x46>

08004a3c <_svfiprintf_r>:
 8004a3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a40:	461d      	mov	r5, r3
 8004a42:	898b      	ldrh	r3, [r1, #12]
 8004a44:	061f      	lsls	r7, r3, #24
 8004a46:	b09d      	sub	sp, #116	; 0x74
 8004a48:	4680      	mov	r8, r0
 8004a4a:	460c      	mov	r4, r1
 8004a4c:	4616      	mov	r6, r2
 8004a4e:	d50f      	bpl.n	8004a70 <_svfiprintf_r+0x34>
 8004a50:	690b      	ldr	r3, [r1, #16]
 8004a52:	b96b      	cbnz	r3, 8004a70 <_svfiprintf_r+0x34>
 8004a54:	2140      	movs	r1, #64	; 0x40
 8004a56:	f000 fae3 	bl	8005020 <_malloc_r>
 8004a5a:	6020      	str	r0, [r4, #0]
 8004a5c:	6120      	str	r0, [r4, #16]
 8004a5e:	b928      	cbnz	r0, 8004a6c <_svfiprintf_r+0x30>
 8004a60:	230c      	movs	r3, #12
 8004a62:	f8c8 3000 	str.w	r3, [r8]
 8004a66:	f04f 30ff 	mov.w	r0, #4294967295
 8004a6a:	e0c8      	b.n	8004bfe <_svfiprintf_r+0x1c2>
 8004a6c:	2340      	movs	r3, #64	; 0x40
 8004a6e:	6163      	str	r3, [r4, #20]
 8004a70:	2300      	movs	r3, #0
 8004a72:	9309      	str	r3, [sp, #36]	; 0x24
 8004a74:	2320      	movs	r3, #32
 8004a76:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004a7a:	2330      	movs	r3, #48	; 0x30
 8004a7c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004a80:	9503      	str	r5, [sp, #12]
 8004a82:	f04f 0b01 	mov.w	fp, #1
 8004a86:	4637      	mov	r7, r6
 8004a88:	463d      	mov	r5, r7
 8004a8a:	f815 3b01 	ldrb.w	r3, [r5], #1
 8004a8e:	b10b      	cbz	r3, 8004a94 <_svfiprintf_r+0x58>
 8004a90:	2b25      	cmp	r3, #37	; 0x25
 8004a92:	d13e      	bne.n	8004b12 <_svfiprintf_r+0xd6>
 8004a94:	ebb7 0a06 	subs.w	sl, r7, r6
 8004a98:	d00b      	beq.n	8004ab2 <_svfiprintf_r+0x76>
 8004a9a:	4653      	mov	r3, sl
 8004a9c:	4632      	mov	r2, r6
 8004a9e:	4621      	mov	r1, r4
 8004aa0:	4640      	mov	r0, r8
 8004aa2:	f7ff ff71 	bl	8004988 <__ssputs_r>
 8004aa6:	3001      	adds	r0, #1
 8004aa8:	f000 80a4 	beq.w	8004bf4 <_svfiprintf_r+0x1b8>
 8004aac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004aae:	4453      	add	r3, sl
 8004ab0:	9309      	str	r3, [sp, #36]	; 0x24
 8004ab2:	783b      	ldrb	r3, [r7, #0]
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	f000 809d 	beq.w	8004bf4 <_svfiprintf_r+0x1b8>
 8004aba:	2300      	movs	r3, #0
 8004abc:	f04f 32ff 	mov.w	r2, #4294967295
 8004ac0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004ac4:	9304      	str	r3, [sp, #16]
 8004ac6:	9307      	str	r3, [sp, #28]
 8004ac8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004acc:	931a      	str	r3, [sp, #104]	; 0x68
 8004ace:	462f      	mov	r7, r5
 8004ad0:	2205      	movs	r2, #5
 8004ad2:	f817 1b01 	ldrb.w	r1, [r7], #1
 8004ad6:	4850      	ldr	r0, [pc, #320]	; (8004c18 <_svfiprintf_r+0x1dc>)
 8004ad8:	f7fb fb7a 	bl	80001d0 <memchr>
 8004adc:	9b04      	ldr	r3, [sp, #16]
 8004ade:	b9d0      	cbnz	r0, 8004b16 <_svfiprintf_r+0xda>
 8004ae0:	06d9      	lsls	r1, r3, #27
 8004ae2:	bf44      	itt	mi
 8004ae4:	2220      	movmi	r2, #32
 8004ae6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004aea:	071a      	lsls	r2, r3, #28
 8004aec:	bf44      	itt	mi
 8004aee:	222b      	movmi	r2, #43	; 0x2b
 8004af0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004af4:	782a      	ldrb	r2, [r5, #0]
 8004af6:	2a2a      	cmp	r2, #42	; 0x2a
 8004af8:	d015      	beq.n	8004b26 <_svfiprintf_r+0xea>
 8004afa:	9a07      	ldr	r2, [sp, #28]
 8004afc:	462f      	mov	r7, r5
 8004afe:	2000      	movs	r0, #0
 8004b00:	250a      	movs	r5, #10
 8004b02:	4639      	mov	r1, r7
 8004b04:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004b08:	3b30      	subs	r3, #48	; 0x30
 8004b0a:	2b09      	cmp	r3, #9
 8004b0c:	d94d      	bls.n	8004baa <_svfiprintf_r+0x16e>
 8004b0e:	b1b8      	cbz	r0, 8004b40 <_svfiprintf_r+0x104>
 8004b10:	e00f      	b.n	8004b32 <_svfiprintf_r+0xf6>
 8004b12:	462f      	mov	r7, r5
 8004b14:	e7b8      	b.n	8004a88 <_svfiprintf_r+0x4c>
 8004b16:	4a40      	ldr	r2, [pc, #256]	; (8004c18 <_svfiprintf_r+0x1dc>)
 8004b18:	1a80      	subs	r0, r0, r2
 8004b1a:	fa0b f000 	lsl.w	r0, fp, r0
 8004b1e:	4318      	orrs	r0, r3
 8004b20:	9004      	str	r0, [sp, #16]
 8004b22:	463d      	mov	r5, r7
 8004b24:	e7d3      	b.n	8004ace <_svfiprintf_r+0x92>
 8004b26:	9a03      	ldr	r2, [sp, #12]
 8004b28:	1d11      	adds	r1, r2, #4
 8004b2a:	6812      	ldr	r2, [r2, #0]
 8004b2c:	9103      	str	r1, [sp, #12]
 8004b2e:	2a00      	cmp	r2, #0
 8004b30:	db01      	blt.n	8004b36 <_svfiprintf_r+0xfa>
 8004b32:	9207      	str	r2, [sp, #28]
 8004b34:	e004      	b.n	8004b40 <_svfiprintf_r+0x104>
 8004b36:	4252      	negs	r2, r2
 8004b38:	f043 0302 	orr.w	r3, r3, #2
 8004b3c:	9207      	str	r2, [sp, #28]
 8004b3e:	9304      	str	r3, [sp, #16]
 8004b40:	783b      	ldrb	r3, [r7, #0]
 8004b42:	2b2e      	cmp	r3, #46	; 0x2e
 8004b44:	d10c      	bne.n	8004b60 <_svfiprintf_r+0x124>
 8004b46:	787b      	ldrb	r3, [r7, #1]
 8004b48:	2b2a      	cmp	r3, #42	; 0x2a
 8004b4a:	d133      	bne.n	8004bb4 <_svfiprintf_r+0x178>
 8004b4c:	9b03      	ldr	r3, [sp, #12]
 8004b4e:	1d1a      	adds	r2, r3, #4
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	9203      	str	r2, [sp, #12]
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	bfb8      	it	lt
 8004b58:	f04f 33ff 	movlt.w	r3, #4294967295
 8004b5c:	3702      	adds	r7, #2
 8004b5e:	9305      	str	r3, [sp, #20]
 8004b60:	4d2e      	ldr	r5, [pc, #184]	; (8004c1c <_svfiprintf_r+0x1e0>)
 8004b62:	7839      	ldrb	r1, [r7, #0]
 8004b64:	2203      	movs	r2, #3
 8004b66:	4628      	mov	r0, r5
 8004b68:	f7fb fb32 	bl	80001d0 <memchr>
 8004b6c:	b138      	cbz	r0, 8004b7e <_svfiprintf_r+0x142>
 8004b6e:	2340      	movs	r3, #64	; 0x40
 8004b70:	1b40      	subs	r0, r0, r5
 8004b72:	fa03 f000 	lsl.w	r0, r3, r0
 8004b76:	9b04      	ldr	r3, [sp, #16]
 8004b78:	4303      	orrs	r3, r0
 8004b7a:	3701      	adds	r7, #1
 8004b7c:	9304      	str	r3, [sp, #16]
 8004b7e:	7839      	ldrb	r1, [r7, #0]
 8004b80:	4827      	ldr	r0, [pc, #156]	; (8004c20 <_svfiprintf_r+0x1e4>)
 8004b82:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004b86:	2206      	movs	r2, #6
 8004b88:	1c7e      	adds	r6, r7, #1
 8004b8a:	f7fb fb21 	bl	80001d0 <memchr>
 8004b8e:	2800      	cmp	r0, #0
 8004b90:	d038      	beq.n	8004c04 <_svfiprintf_r+0x1c8>
 8004b92:	4b24      	ldr	r3, [pc, #144]	; (8004c24 <_svfiprintf_r+0x1e8>)
 8004b94:	bb13      	cbnz	r3, 8004bdc <_svfiprintf_r+0x1a0>
 8004b96:	9b03      	ldr	r3, [sp, #12]
 8004b98:	3307      	adds	r3, #7
 8004b9a:	f023 0307 	bic.w	r3, r3, #7
 8004b9e:	3308      	adds	r3, #8
 8004ba0:	9303      	str	r3, [sp, #12]
 8004ba2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004ba4:	444b      	add	r3, r9
 8004ba6:	9309      	str	r3, [sp, #36]	; 0x24
 8004ba8:	e76d      	b.n	8004a86 <_svfiprintf_r+0x4a>
 8004baa:	fb05 3202 	mla	r2, r5, r2, r3
 8004bae:	2001      	movs	r0, #1
 8004bb0:	460f      	mov	r7, r1
 8004bb2:	e7a6      	b.n	8004b02 <_svfiprintf_r+0xc6>
 8004bb4:	2300      	movs	r3, #0
 8004bb6:	3701      	adds	r7, #1
 8004bb8:	9305      	str	r3, [sp, #20]
 8004bba:	4619      	mov	r1, r3
 8004bbc:	250a      	movs	r5, #10
 8004bbe:	4638      	mov	r0, r7
 8004bc0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004bc4:	3a30      	subs	r2, #48	; 0x30
 8004bc6:	2a09      	cmp	r2, #9
 8004bc8:	d903      	bls.n	8004bd2 <_svfiprintf_r+0x196>
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d0c8      	beq.n	8004b60 <_svfiprintf_r+0x124>
 8004bce:	9105      	str	r1, [sp, #20]
 8004bd0:	e7c6      	b.n	8004b60 <_svfiprintf_r+0x124>
 8004bd2:	fb05 2101 	mla	r1, r5, r1, r2
 8004bd6:	2301      	movs	r3, #1
 8004bd8:	4607      	mov	r7, r0
 8004bda:	e7f0      	b.n	8004bbe <_svfiprintf_r+0x182>
 8004bdc:	ab03      	add	r3, sp, #12
 8004bde:	9300      	str	r3, [sp, #0]
 8004be0:	4622      	mov	r2, r4
 8004be2:	4b11      	ldr	r3, [pc, #68]	; (8004c28 <_svfiprintf_r+0x1ec>)
 8004be4:	a904      	add	r1, sp, #16
 8004be6:	4640      	mov	r0, r8
 8004be8:	f3af 8000 	nop.w
 8004bec:	f1b0 3fff 	cmp.w	r0, #4294967295
 8004bf0:	4681      	mov	r9, r0
 8004bf2:	d1d6      	bne.n	8004ba2 <_svfiprintf_r+0x166>
 8004bf4:	89a3      	ldrh	r3, [r4, #12]
 8004bf6:	065b      	lsls	r3, r3, #25
 8004bf8:	f53f af35 	bmi.w	8004a66 <_svfiprintf_r+0x2a>
 8004bfc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004bfe:	b01d      	add	sp, #116	; 0x74
 8004c00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004c04:	ab03      	add	r3, sp, #12
 8004c06:	9300      	str	r3, [sp, #0]
 8004c08:	4622      	mov	r2, r4
 8004c0a:	4b07      	ldr	r3, [pc, #28]	; (8004c28 <_svfiprintf_r+0x1ec>)
 8004c0c:	a904      	add	r1, sp, #16
 8004c0e:	4640      	mov	r0, r8
 8004c10:	f000 f882 	bl	8004d18 <_printf_i>
 8004c14:	e7ea      	b.n	8004bec <_svfiprintf_r+0x1b0>
 8004c16:	bf00      	nop
 8004c18:	08007b98 	.word	0x08007b98
 8004c1c:	08007b9e 	.word	0x08007b9e
 8004c20:	08007ba2 	.word	0x08007ba2
 8004c24:	00000000 	.word	0x00000000
 8004c28:	08004989 	.word	0x08004989

08004c2c <_printf_common>:
 8004c2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004c30:	4691      	mov	r9, r2
 8004c32:	461f      	mov	r7, r3
 8004c34:	688a      	ldr	r2, [r1, #8]
 8004c36:	690b      	ldr	r3, [r1, #16]
 8004c38:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004c3c:	4293      	cmp	r3, r2
 8004c3e:	bfb8      	it	lt
 8004c40:	4613      	movlt	r3, r2
 8004c42:	f8c9 3000 	str.w	r3, [r9]
 8004c46:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004c4a:	4606      	mov	r6, r0
 8004c4c:	460c      	mov	r4, r1
 8004c4e:	b112      	cbz	r2, 8004c56 <_printf_common+0x2a>
 8004c50:	3301      	adds	r3, #1
 8004c52:	f8c9 3000 	str.w	r3, [r9]
 8004c56:	6823      	ldr	r3, [r4, #0]
 8004c58:	0699      	lsls	r1, r3, #26
 8004c5a:	bf42      	ittt	mi
 8004c5c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8004c60:	3302      	addmi	r3, #2
 8004c62:	f8c9 3000 	strmi.w	r3, [r9]
 8004c66:	6825      	ldr	r5, [r4, #0]
 8004c68:	f015 0506 	ands.w	r5, r5, #6
 8004c6c:	d107      	bne.n	8004c7e <_printf_common+0x52>
 8004c6e:	f104 0a19 	add.w	sl, r4, #25
 8004c72:	68e3      	ldr	r3, [r4, #12]
 8004c74:	f8d9 2000 	ldr.w	r2, [r9]
 8004c78:	1a9b      	subs	r3, r3, r2
 8004c7a:	42ab      	cmp	r3, r5
 8004c7c:	dc28      	bgt.n	8004cd0 <_printf_common+0xa4>
 8004c7e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8004c82:	6822      	ldr	r2, [r4, #0]
 8004c84:	3300      	adds	r3, #0
 8004c86:	bf18      	it	ne
 8004c88:	2301      	movne	r3, #1
 8004c8a:	0692      	lsls	r2, r2, #26
 8004c8c:	d42d      	bmi.n	8004cea <_printf_common+0xbe>
 8004c8e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004c92:	4639      	mov	r1, r7
 8004c94:	4630      	mov	r0, r6
 8004c96:	47c0      	blx	r8
 8004c98:	3001      	adds	r0, #1
 8004c9a:	d020      	beq.n	8004cde <_printf_common+0xb2>
 8004c9c:	6823      	ldr	r3, [r4, #0]
 8004c9e:	68e5      	ldr	r5, [r4, #12]
 8004ca0:	f8d9 2000 	ldr.w	r2, [r9]
 8004ca4:	f003 0306 	and.w	r3, r3, #6
 8004ca8:	2b04      	cmp	r3, #4
 8004caa:	bf08      	it	eq
 8004cac:	1aad      	subeq	r5, r5, r2
 8004cae:	68a3      	ldr	r3, [r4, #8]
 8004cb0:	6922      	ldr	r2, [r4, #16]
 8004cb2:	bf0c      	ite	eq
 8004cb4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004cb8:	2500      	movne	r5, #0
 8004cba:	4293      	cmp	r3, r2
 8004cbc:	bfc4      	itt	gt
 8004cbe:	1a9b      	subgt	r3, r3, r2
 8004cc0:	18ed      	addgt	r5, r5, r3
 8004cc2:	f04f 0900 	mov.w	r9, #0
 8004cc6:	341a      	adds	r4, #26
 8004cc8:	454d      	cmp	r5, r9
 8004cca:	d11a      	bne.n	8004d02 <_printf_common+0xd6>
 8004ccc:	2000      	movs	r0, #0
 8004cce:	e008      	b.n	8004ce2 <_printf_common+0xb6>
 8004cd0:	2301      	movs	r3, #1
 8004cd2:	4652      	mov	r2, sl
 8004cd4:	4639      	mov	r1, r7
 8004cd6:	4630      	mov	r0, r6
 8004cd8:	47c0      	blx	r8
 8004cda:	3001      	adds	r0, #1
 8004cdc:	d103      	bne.n	8004ce6 <_printf_common+0xba>
 8004cde:	f04f 30ff 	mov.w	r0, #4294967295
 8004ce2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004ce6:	3501      	adds	r5, #1
 8004ce8:	e7c3      	b.n	8004c72 <_printf_common+0x46>
 8004cea:	18e1      	adds	r1, r4, r3
 8004cec:	1c5a      	adds	r2, r3, #1
 8004cee:	2030      	movs	r0, #48	; 0x30
 8004cf0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004cf4:	4422      	add	r2, r4
 8004cf6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004cfa:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004cfe:	3302      	adds	r3, #2
 8004d00:	e7c5      	b.n	8004c8e <_printf_common+0x62>
 8004d02:	2301      	movs	r3, #1
 8004d04:	4622      	mov	r2, r4
 8004d06:	4639      	mov	r1, r7
 8004d08:	4630      	mov	r0, r6
 8004d0a:	47c0      	blx	r8
 8004d0c:	3001      	adds	r0, #1
 8004d0e:	d0e6      	beq.n	8004cde <_printf_common+0xb2>
 8004d10:	f109 0901 	add.w	r9, r9, #1
 8004d14:	e7d8      	b.n	8004cc8 <_printf_common+0x9c>
	...

08004d18 <_printf_i>:
 8004d18:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004d1c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8004d20:	460c      	mov	r4, r1
 8004d22:	7e09      	ldrb	r1, [r1, #24]
 8004d24:	b085      	sub	sp, #20
 8004d26:	296e      	cmp	r1, #110	; 0x6e
 8004d28:	4617      	mov	r7, r2
 8004d2a:	4606      	mov	r6, r0
 8004d2c:	4698      	mov	r8, r3
 8004d2e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004d30:	f000 80b3 	beq.w	8004e9a <_printf_i+0x182>
 8004d34:	d822      	bhi.n	8004d7c <_printf_i+0x64>
 8004d36:	2963      	cmp	r1, #99	; 0x63
 8004d38:	d036      	beq.n	8004da8 <_printf_i+0x90>
 8004d3a:	d80a      	bhi.n	8004d52 <_printf_i+0x3a>
 8004d3c:	2900      	cmp	r1, #0
 8004d3e:	f000 80b9 	beq.w	8004eb4 <_printf_i+0x19c>
 8004d42:	2958      	cmp	r1, #88	; 0x58
 8004d44:	f000 8083 	beq.w	8004e4e <_printf_i+0x136>
 8004d48:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004d4c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8004d50:	e032      	b.n	8004db8 <_printf_i+0xa0>
 8004d52:	2964      	cmp	r1, #100	; 0x64
 8004d54:	d001      	beq.n	8004d5a <_printf_i+0x42>
 8004d56:	2969      	cmp	r1, #105	; 0x69
 8004d58:	d1f6      	bne.n	8004d48 <_printf_i+0x30>
 8004d5a:	6820      	ldr	r0, [r4, #0]
 8004d5c:	6813      	ldr	r3, [r2, #0]
 8004d5e:	0605      	lsls	r5, r0, #24
 8004d60:	f103 0104 	add.w	r1, r3, #4
 8004d64:	d52a      	bpl.n	8004dbc <_printf_i+0xa4>
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	6011      	str	r1, [r2, #0]
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	da03      	bge.n	8004d76 <_printf_i+0x5e>
 8004d6e:	222d      	movs	r2, #45	; 0x2d
 8004d70:	425b      	negs	r3, r3
 8004d72:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8004d76:	486f      	ldr	r0, [pc, #444]	; (8004f34 <_printf_i+0x21c>)
 8004d78:	220a      	movs	r2, #10
 8004d7a:	e039      	b.n	8004df0 <_printf_i+0xd8>
 8004d7c:	2973      	cmp	r1, #115	; 0x73
 8004d7e:	f000 809d 	beq.w	8004ebc <_printf_i+0x1a4>
 8004d82:	d808      	bhi.n	8004d96 <_printf_i+0x7e>
 8004d84:	296f      	cmp	r1, #111	; 0x6f
 8004d86:	d020      	beq.n	8004dca <_printf_i+0xb2>
 8004d88:	2970      	cmp	r1, #112	; 0x70
 8004d8a:	d1dd      	bne.n	8004d48 <_printf_i+0x30>
 8004d8c:	6823      	ldr	r3, [r4, #0]
 8004d8e:	f043 0320 	orr.w	r3, r3, #32
 8004d92:	6023      	str	r3, [r4, #0]
 8004d94:	e003      	b.n	8004d9e <_printf_i+0x86>
 8004d96:	2975      	cmp	r1, #117	; 0x75
 8004d98:	d017      	beq.n	8004dca <_printf_i+0xb2>
 8004d9a:	2978      	cmp	r1, #120	; 0x78
 8004d9c:	d1d4      	bne.n	8004d48 <_printf_i+0x30>
 8004d9e:	2378      	movs	r3, #120	; 0x78
 8004da0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004da4:	4864      	ldr	r0, [pc, #400]	; (8004f38 <_printf_i+0x220>)
 8004da6:	e055      	b.n	8004e54 <_printf_i+0x13c>
 8004da8:	6813      	ldr	r3, [r2, #0]
 8004daa:	1d19      	adds	r1, r3, #4
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	6011      	str	r1, [r2, #0]
 8004db0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004db4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004db8:	2301      	movs	r3, #1
 8004dba:	e08c      	b.n	8004ed6 <_printf_i+0x1be>
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	6011      	str	r1, [r2, #0]
 8004dc0:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004dc4:	bf18      	it	ne
 8004dc6:	b21b      	sxthne	r3, r3
 8004dc8:	e7cf      	b.n	8004d6a <_printf_i+0x52>
 8004dca:	6813      	ldr	r3, [r2, #0]
 8004dcc:	6825      	ldr	r5, [r4, #0]
 8004dce:	1d18      	adds	r0, r3, #4
 8004dd0:	6010      	str	r0, [r2, #0]
 8004dd2:	0628      	lsls	r0, r5, #24
 8004dd4:	d501      	bpl.n	8004dda <_printf_i+0xc2>
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	e002      	b.n	8004de0 <_printf_i+0xc8>
 8004dda:	0668      	lsls	r0, r5, #25
 8004ddc:	d5fb      	bpl.n	8004dd6 <_printf_i+0xbe>
 8004dde:	881b      	ldrh	r3, [r3, #0]
 8004de0:	4854      	ldr	r0, [pc, #336]	; (8004f34 <_printf_i+0x21c>)
 8004de2:	296f      	cmp	r1, #111	; 0x6f
 8004de4:	bf14      	ite	ne
 8004de6:	220a      	movne	r2, #10
 8004de8:	2208      	moveq	r2, #8
 8004dea:	2100      	movs	r1, #0
 8004dec:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004df0:	6865      	ldr	r5, [r4, #4]
 8004df2:	60a5      	str	r5, [r4, #8]
 8004df4:	2d00      	cmp	r5, #0
 8004df6:	f2c0 8095 	blt.w	8004f24 <_printf_i+0x20c>
 8004dfa:	6821      	ldr	r1, [r4, #0]
 8004dfc:	f021 0104 	bic.w	r1, r1, #4
 8004e00:	6021      	str	r1, [r4, #0]
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d13d      	bne.n	8004e82 <_printf_i+0x16a>
 8004e06:	2d00      	cmp	r5, #0
 8004e08:	f040 808e 	bne.w	8004f28 <_printf_i+0x210>
 8004e0c:	4665      	mov	r5, ip
 8004e0e:	2a08      	cmp	r2, #8
 8004e10:	d10b      	bne.n	8004e2a <_printf_i+0x112>
 8004e12:	6823      	ldr	r3, [r4, #0]
 8004e14:	07db      	lsls	r3, r3, #31
 8004e16:	d508      	bpl.n	8004e2a <_printf_i+0x112>
 8004e18:	6923      	ldr	r3, [r4, #16]
 8004e1a:	6862      	ldr	r2, [r4, #4]
 8004e1c:	429a      	cmp	r2, r3
 8004e1e:	bfde      	ittt	le
 8004e20:	2330      	movle	r3, #48	; 0x30
 8004e22:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004e26:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004e2a:	ebac 0305 	sub.w	r3, ip, r5
 8004e2e:	6123      	str	r3, [r4, #16]
 8004e30:	f8cd 8000 	str.w	r8, [sp]
 8004e34:	463b      	mov	r3, r7
 8004e36:	aa03      	add	r2, sp, #12
 8004e38:	4621      	mov	r1, r4
 8004e3a:	4630      	mov	r0, r6
 8004e3c:	f7ff fef6 	bl	8004c2c <_printf_common>
 8004e40:	3001      	adds	r0, #1
 8004e42:	d14d      	bne.n	8004ee0 <_printf_i+0x1c8>
 8004e44:	f04f 30ff 	mov.w	r0, #4294967295
 8004e48:	b005      	add	sp, #20
 8004e4a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004e4e:	4839      	ldr	r0, [pc, #228]	; (8004f34 <_printf_i+0x21c>)
 8004e50:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8004e54:	6813      	ldr	r3, [r2, #0]
 8004e56:	6821      	ldr	r1, [r4, #0]
 8004e58:	1d1d      	adds	r5, r3, #4
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	6015      	str	r5, [r2, #0]
 8004e5e:	060a      	lsls	r2, r1, #24
 8004e60:	d50b      	bpl.n	8004e7a <_printf_i+0x162>
 8004e62:	07ca      	lsls	r2, r1, #31
 8004e64:	bf44      	itt	mi
 8004e66:	f041 0120 	orrmi.w	r1, r1, #32
 8004e6a:	6021      	strmi	r1, [r4, #0]
 8004e6c:	b91b      	cbnz	r3, 8004e76 <_printf_i+0x15e>
 8004e6e:	6822      	ldr	r2, [r4, #0]
 8004e70:	f022 0220 	bic.w	r2, r2, #32
 8004e74:	6022      	str	r2, [r4, #0]
 8004e76:	2210      	movs	r2, #16
 8004e78:	e7b7      	b.n	8004dea <_printf_i+0xd2>
 8004e7a:	064d      	lsls	r5, r1, #25
 8004e7c:	bf48      	it	mi
 8004e7e:	b29b      	uxthmi	r3, r3
 8004e80:	e7ef      	b.n	8004e62 <_printf_i+0x14a>
 8004e82:	4665      	mov	r5, ip
 8004e84:	fbb3 f1f2 	udiv	r1, r3, r2
 8004e88:	fb02 3311 	mls	r3, r2, r1, r3
 8004e8c:	5cc3      	ldrb	r3, [r0, r3]
 8004e8e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8004e92:	460b      	mov	r3, r1
 8004e94:	2900      	cmp	r1, #0
 8004e96:	d1f5      	bne.n	8004e84 <_printf_i+0x16c>
 8004e98:	e7b9      	b.n	8004e0e <_printf_i+0xf6>
 8004e9a:	6813      	ldr	r3, [r2, #0]
 8004e9c:	6825      	ldr	r5, [r4, #0]
 8004e9e:	6961      	ldr	r1, [r4, #20]
 8004ea0:	1d18      	adds	r0, r3, #4
 8004ea2:	6010      	str	r0, [r2, #0]
 8004ea4:	0628      	lsls	r0, r5, #24
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	d501      	bpl.n	8004eae <_printf_i+0x196>
 8004eaa:	6019      	str	r1, [r3, #0]
 8004eac:	e002      	b.n	8004eb4 <_printf_i+0x19c>
 8004eae:	066a      	lsls	r2, r5, #25
 8004eb0:	d5fb      	bpl.n	8004eaa <_printf_i+0x192>
 8004eb2:	8019      	strh	r1, [r3, #0]
 8004eb4:	2300      	movs	r3, #0
 8004eb6:	6123      	str	r3, [r4, #16]
 8004eb8:	4665      	mov	r5, ip
 8004eba:	e7b9      	b.n	8004e30 <_printf_i+0x118>
 8004ebc:	6813      	ldr	r3, [r2, #0]
 8004ebe:	1d19      	adds	r1, r3, #4
 8004ec0:	6011      	str	r1, [r2, #0]
 8004ec2:	681d      	ldr	r5, [r3, #0]
 8004ec4:	6862      	ldr	r2, [r4, #4]
 8004ec6:	2100      	movs	r1, #0
 8004ec8:	4628      	mov	r0, r5
 8004eca:	f7fb f981 	bl	80001d0 <memchr>
 8004ece:	b108      	cbz	r0, 8004ed4 <_printf_i+0x1bc>
 8004ed0:	1b40      	subs	r0, r0, r5
 8004ed2:	6060      	str	r0, [r4, #4]
 8004ed4:	6863      	ldr	r3, [r4, #4]
 8004ed6:	6123      	str	r3, [r4, #16]
 8004ed8:	2300      	movs	r3, #0
 8004eda:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004ede:	e7a7      	b.n	8004e30 <_printf_i+0x118>
 8004ee0:	6923      	ldr	r3, [r4, #16]
 8004ee2:	462a      	mov	r2, r5
 8004ee4:	4639      	mov	r1, r7
 8004ee6:	4630      	mov	r0, r6
 8004ee8:	47c0      	blx	r8
 8004eea:	3001      	adds	r0, #1
 8004eec:	d0aa      	beq.n	8004e44 <_printf_i+0x12c>
 8004eee:	6823      	ldr	r3, [r4, #0]
 8004ef0:	079b      	lsls	r3, r3, #30
 8004ef2:	d413      	bmi.n	8004f1c <_printf_i+0x204>
 8004ef4:	68e0      	ldr	r0, [r4, #12]
 8004ef6:	9b03      	ldr	r3, [sp, #12]
 8004ef8:	4298      	cmp	r0, r3
 8004efa:	bfb8      	it	lt
 8004efc:	4618      	movlt	r0, r3
 8004efe:	e7a3      	b.n	8004e48 <_printf_i+0x130>
 8004f00:	2301      	movs	r3, #1
 8004f02:	464a      	mov	r2, r9
 8004f04:	4639      	mov	r1, r7
 8004f06:	4630      	mov	r0, r6
 8004f08:	47c0      	blx	r8
 8004f0a:	3001      	adds	r0, #1
 8004f0c:	d09a      	beq.n	8004e44 <_printf_i+0x12c>
 8004f0e:	3501      	adds	r5, #1
 8004f10:	68e3      	ldr	r3, [r4, #12]
 8004f12:	9a03      	ldr	r2, [sp, #12]
 8004f14:	1a9b      	subs	r3, r3, r2
 8004f16:	42ab      	cmp	r3, r5
 8004f18:	dcf2      	bgt.n	8004f00 <_printf_i+0x1e8>
 8004f1a:	e7eb      	b.n	8004ef4 <_printf_i+0x1dc>
 8004f1c:	2500      	movs	r5, #0
 8004f1e:	f104 0919 	add.w	r9, r4, #25
 8004f22:	e7f5      	b.n	8004f10 <_printf_i+0x1f8>
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d1ac      	bne.n	8004e82 <_printf_i+0x16a>
 8004f28:	7803      	ldrb	r3, [r0, #0]
 8004f2a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004f2e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004f32:	e76c      	b.n	8004e0e <_printf_i+0xf6>
 8004f34:	08007ba9 	.word	0x08007ba9
 8004f38:	08007bba 	.word	0x08007bba

08004f3c <memcpy>:
 8004f3c:	b510      	push	{r4, lr}
 8004f3e:	1e43      	subs	r3, r0, #1
 8004f40:	440a      	add	r2, r1
 8004f42:	4291      	cmp	r1, r2
 8004f44:	d100      	bne.n	8004f48 <memcpy+0xc>
 8004f46:	bd10      	pop	{r4, pc}
 8004f48:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004f4c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004f50:	e7f7      	b.n	8004f42 <memcpy+0x6>

08004f52 <memmove>:
 8004f52:	4288      	cmp	r0, r1
 8004f54:	b510      	push	{r4, lr}
 8004f56:	eb01 0302 	add.w	r3, r1, r2
 8004f5a:	d807      	bhi.n	8004f6c <memmove+0x1a>
 8004f5c:	1e42      	subs	r2, r0, #1
 8004f5e:	4299      	cmp	r1, r3
 8004f60:	d00a      	beq.n	8004f78 <memmove+0x26>
 8004f62:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004f66:	f802 4f01 	strb.w	r4, [r2, #1]!
 8004f6a:	e7f8      	b.n	8004f5e <memmove+0xc>
 8004f6c:	4283      	cmp	r3, r0
 8004f6e:	d9f5      	bls.n	8004f5c <memmove+0xa>
 8004f70:	1881      	adds	r1, r0, r2
 8004f72:	1ad2      	subs	r2, r2, r3
 8004f74:	42d3      	cmn	r3, r2
 8004f76:	d100      	bne.n	8004f7a <memmove+0x28>
 8004f78:	bd10      	pop	{r4, pc}
 8004f7a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004f7e:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8004f82:	e7f7      	b.n	8004f74 <memmove+0x22>

08004f84 <_free_r>:
 8004f84:	b538      	push	{r3, r4, r5, lr}
 8004f86:	4605      	mov	r5, r0
 8004f88:	2900      	cmp	r1, #0
 8004f8a:	d045      	beq.n	8005018 <_free_r+0x94>
 8004f8c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004f90:	1f0c      	subs	r4, r1, #4
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	bfb8      	it	lt
 8004f96:	18e4      	addlt	r4, r4, r3
 8004f98:	f000 f8d2 	bl	8005140 <__malloc_lock>
 8004f9c:	4a1f      	ldr	r2, [pc, #124]	; (800501c <_free_r+0x98>)
 8004f9e:	6813      	ldr	r3, [r2, #0]
 8004fa0:	4610      	mov	r0, r2
 8004fa2:	b933      	cbnz	r3, 8004fb2 <_free_r+0x2e>
 8004fa4:	6063      	str	r3, [r4, #4]
 8004fa6:	6014      	str	r4, [r2, #0]
 8004fa8:	4628      	mov	r0, r5
 8004faa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004fae:	f000 b8c8 	b.w	8005142 <__malloc_unlock>
 8004fb2:	42a3      	cmp	r3, r4
 8004fb4:	d90c      	bls.n	8004fd0 <_free_r+0x4c>
 8004fb6:	6821      	ldr	r1, [r4, #0]
 8004fb8:	1862      	adds	r2, r4, r1
 8004fba:	4293      	cmp	r3, r2
 8004fbc:	bf04      	itt	eq
 8004fbe:	681a      	ldreq	r2, [r3, #0]
 8004fc0:	685b      	ldreq	r3, [r3, #4]
 8004fc2:	6063      	str	r3, [r4, #4]
 8004fc4:	bf04      	itt	eq
 8004fc6:	1852      	addeq	r2, r2, r1
 8004fc8:	6022      	streq	r2, [r4, #0]
 8004fca:	6004      	str	r4, [r0, #0]
 8004fcc:	e7ec      	b.n	8004fa8 <_free_r+0x24>
 8004fce:	4613      	mov	r3, r2
 8004fd0:	685a      	ldr	r2, [r3, #4]
 8004fd2:	b10a      	cbz	r2, 8004fd8 <_free_r+0x54>
 8004fd4:	42a2      	cmp	r2, r4
 8004fd6:	d9fa      	bls.n	8004fce <_free_r+0x4a>
 8004fd8:	6819      	ldr	r1, [r3, #0]
 8004fda:	1858      	adds	r0, r3, r1
 8004fdc:	42a0      	cmp	r0, r4
 8004fde:	d10b      	bne.n	8004ff8 <_free_r+0x74>
 8004fe0:	6820      	ldr	r0, [r4, #0]
 8004fe2:	4401      	add	r1, r0
 8004fe4:	1858      	adds	r0, r3, r1
 8004fe6:	4282      	cmp	r2, r0
 8004fe8:	6019      	str	r1, [r3, #0]
 8004fea:	d1dd      	bne.n	8004fa8 <_free_r+0x24>
 8004fec:	6810      	ldr	r0, [r2, #0]
 8004fee:	6852      	ldr	r2, [r2, #4]
 8004ff0:	605a      	str	r2, [r3, #4]
 8004ff2:	4401      	add	r1, r0
 8004ff4:	6019      	str	r1, [r3, #0]
 8004ff6:	e7d7      	b.n	8004fa8 <_free_r+0x24>
 8004ff8:	d902      	bls.n	8005000 <_free_r+0x7c>
 8004ffa:	230c      	movs	r3, #12
 8004ffc:	602b      	str	r3, [r5, #0]
 8004ffe:	e7d3      	b.n	8004fa8 <_free_r+0x24>
 8005000:	6820      	ldr	r0, [r4, #0]
 8005002:	1821      	adds	r1, r4, r0
 8005004:	428a      	cmp	r2, r1
 8005006:	bf04      	itt	eq
 8005008:	6811      	ldreq	r1, [r2, #0]
 800500a:	6852      	ldreq	r2, [r2, #4]
 800500c:	6062      	str	r2, [r4, #4]
 800500e:	bf04      	itt	eq
 8005010:	1809      	addeq	r1, r1, r0
 8005012:	6021      	streq	r1, [r4, #0]
 8005014:	605c      	str	r4, [r3, #4]
 8005016:	e7c7      	b.n	8004fa8 <_free_r+0x24>
 8005018:	bd38      	pop	{r3, r4, r5, pc}
 800501a:	bf00      	nop
 800501c:	20000468 	.word	0x20000468

08005020 <_malloc_r>:
 8005020:	b570      	push	{r4, r5, r6, lr}
 8005022:	1ccd      	adds	r5, r1, #3
 8005024:	f025 0503 	bic.w	r5, r5, #3
 8005028:	3508      	adds	r5, #8
 800502a:	2d0c      	cmp	r5, #12
 800502c:	bf38      	it	cc
 800502e:	250c      	movcc	r5, #12
 8005030:	2d00      	cmp	r5, #0
 8005032:	4606      	mov	r6, r0
 8005034:	db01      	blt.n	800503a <_malloc_r+0x1a>
 8005036:	42a9      	cmp	r1, r5
 8005038:	d903      	bls.n	8005042 <_malloc_r+0x22>
 800503a:	230c      	movs	r3, #12
 800503c:	6033      	str	r3, [r6, #0]
 800503e:	2000      	movs	r0, #0
 8005040:	bd70      	pop	{r4, r5, r6, pc}
 8005042:	f000 f87d 	bl	8005140 <__malloc_lock>
 8005046:	4a21      	ldr	r2, [pc, #132]	; (80050cc <_malloc_r+0xac>)
 8005048:	6814      	ldr	r4, [r2, #0]
 800504a:	4621      	mov	r1, r4
 800504c:	b991      	cbnz	r1, 8005074 <_malloc_r+0x54>
 800504e:	4c20      	ldr	r4, [pc, #128]	; (80050d0 <_malloc_r+0xb0>)
 8005050:	6823      	ldr	r3, [r4, #0]
 8005052:	b91b      	cbnz	r3, 800505c <_malloc_r+0x3c>
 8005054:	4630      	mov	r0, r6
 8005056:	f000 f863 	bl	8005120 <_sbrk_r>
 800505a:	6020      	str	r0, [r4, #0]
 800505c:	4629      	mov	r1, r5
 800505e:	4630      	mov	r0, r6
 8005060:	f000 f85e 	bl	8005120 <_sbrk_r>
 8005064:	1c43      	adds	r3, r0, #1
 8005066:	d124      	bne.n	80050b2 <_malloc_r+0x92>
 8005068:	230c      	movs	r3, #12
 800506a:	6033      	str	r3, [r6, #0]
 800506c:	4630      	mov	r0, r6
 800506e:	f000 f868 	bl	8005142 <__malloc_unlock>
 8005072:	e7e4      	b.n	800503e <_malloc_r+0x1e>
 8005074:	680b      	ldr	r3, [r1, #0]
 8005076:	1b5b      	subs	r3, r3, r5
 8005078:	d418      	bmi.n	80050ac <_malloc_r+0x8c>
 800507a:	2b0b      	cmp	r3, #11
 800507c:	d90f      	bls.n	800509e <_malloc_r+0x7e>
 800507e:	600b      	str	r3, [r1, #0]
 8005080:	50cd      	str	r5, [r1, r3]
 8005082:	18cc      	adds	r4, r1, r3
 8005084:	4630      	mov	r0, r6
 8005086:	f000 f85c 	bl	8005142 <__malloc_unlock>
 800508a:	f104 000b 	add.w	r0, r4, #11
 800508e:	1d23      	adds	r3, r4, #4
 8005090:	f020 0007 	bic.w	r0, r0, #7
 8005094:	1ac3      	subs	r3, r0, r3
 8005096:	d0d3      	beq.n	8005040 <_malloc_r+0x20>
 8005098:	425a      	negs	r2, r3
 800509a:	50e2      	str	r2, [r4, r3]
 800509c:	e7d0      	b.n	8005040 <_malloc_r+0x20>
 800509e:	428c      	cmp	r4, r1
 80050a0:	684b      	ldr	r3, [r1, #4]
 80050a2:	bf16      	itet	ne
 80050a4:	6063      	strne	r3, [r4, #4]
 80050a6:	6013      	streq	r3, [r2, #0]
 80050a8:	460c      	movne	r4, r1
 80050aa:	e7eb      	b.n	8005084 <_malloc_r+0x64>
 80050ac:	460c      	mov	r4, r1
 80050ae:	6849      	ldr	r1, [r1, #4]
 80050b0:	e7cc      	b.n	800504c <_malloc_r+0x2c>
 80050b2:	1cc4      	adds	r4, r0, #3
 80050b4:	f024 0403 	bic.w	r4, r4, #3
 80050b8:	42a0      	cmp	r0, r4
 80050ba:	d005      	beq.n	80050c8 <_malloc_r+0xa8>
 80050bc:	1a21      	subs	r1, r4, r0
 80050be:	4630      	mov	r0, r6
 80050c0:	f000 f82e 	bl	8005120 <_sbrk_r>
 80050c4:	3001      	adds	r0, #1
 80050c6:	d0cf      	beq.n	8005068 <_malloc_r+0x48>
 80050c8:	6025      	str	r5, [r4, #0]
 80050ca:	e7db      	b.n	8005084 <_malloc_r+0x64>
 80050cc:	20000468 	.word	0x20000468
 80050d0:	2000046c 	.word	0x2000046c

080050d4 <_realloc_r>:
 80050d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80050d6:	4607      	mov	r7, r0
 80050d8:	4614      	mov	r4, r2
 80050da:	460e      	mov	r6, r1
 80050dc:	b921      	cbnz	r1, 80050e8 <_realloc_r+0x14>
 80050de:	4611      	mov	r1, r2
 80050e0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80050e4:	f7ff bf9c 	b.w	8005020 <_malloc_r>
 80050e8:	b922      	cbnz	r2, 80050f4 <_realloc_r+0x20>
 80050ea:	f7ff ff4b 	bl	8004f84 <_free_r>
 80050ee:	4625      	mov	r5, r4
 80050f0:	4628      	mov	r0, r5
 80050f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80050f4:	f000 f826 	bl	8005144 <_malloc_usable_size_r>
 80050f8:	42a0      	cmp	r0, r4
 80050fa:	d20f      	bcs.n	800511c <_realloc_r+0x48>
 80050fc:	4621      	mov	r1, r4
 80050fe:	4638      	mov	r0, r7
 8005100:	f7ff ff8e 	bl	8005020 <_malloc_r>
 8005104:	4605      	mov	r5, r0
 8005106:	2800      	cmp	r0, #0
 8005108:	d0f2      	beq.n	80050f0 <_realloc_r+0x1c>
 800510a:	4631      	mov	r1, r6
 800510c:	4622      	mov	r2, r4
 800510e:	f7ff ff15 	bl	8004f3c <memcpy>
 8005112:	4631      	mov	r1, r6
 8005114:	4638      	mov	r0, r7
 8005116:	f7ff ff35 	bl	8004f84 <_free_r>
 800511a:	e7e9      	b.n	80050f0 <_realloc_r+0x1c>
 800511c:	4635      	mov	r5, r6
 800511e:	e7e7      	b.n	80050f0 <_realloc_r+0x1c>

08005120 <_sbrk_r>:
 8005120:	b538      	push	{r3, r4, r5, lr}
 8005122:	4c06      	ldr	r4, [pc, #24]	; (800513c <_sbrk_r+0x1c>)
 8005124:	2300      	movs	r3, #0
 8005126:	4605      	mov	r5, r0
 8005128:	4608      	mov	r0, r1
 800512a:	6023      	str	r3, [r4, #0]
 800512c:	f7fc ff34 	bl	8001f98 <_sbrk>
 8005130:	1c43      	adds	r3, r0, #1
 8005132:	d102      	bne.n	800513a <_sbrk_r+0x1a>
 8005134:	6823      	ldr	r3, [r4, #0]
 8005136:	b103      	cbz	r3, 800513a <_sbrk_r+0x1a>
 8005138:	602b      	str	r3, [r5, #0]
 800513a:	bd38      	pop	{r3, r4, r5, pc}
 800513c:	200005f0 	.word	0x200005f0

08005140 <__malloc_lock>:
 8005140:	4770      	bx	lr

08005142 <__malloc_unlock>:
 8005142:	4770      	bx	lr

08005144 <_malloc_usable_size_r>:
 8005144:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005148:	1f18      	subs	r0, r3, #4
 800514a:	2b00      	cmp	r3, #0
 800514c:	bfbc      	itt	lt
 800514e:	580b      	ldrlt	r3, [r1, r0]
 8005150:	18c0      	addlt	r0, r0, r3
 8005152:	4770      	bx	lr

08005154 <_init>:
 8005154:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005156:	bf00      	nop
 8005158:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800515a:	bc08      	pop	{r3}
 800515c:	469e      	mov	lr, r3
 800515e:	4770      	bx	lr

08005160 <_fini>:
 8005160:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005162:	bf00      	nop
 8005164:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005166:	bc08      	pop	{r3}
 8005168:	469e      	mov	lr, r3
 800516a:	4770      	bx	lr
