
---------- Begin Simulation Statistics ----------
final_tick                                 1111088400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 182601                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406824                       # Number of bytes of host memory used
host_op_rate                                   318402                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.61                       # Real time elapsed on the host
host_tick_rate                               95737907                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2119171                       # Number of instructions simulated
sim_ops                                       3695221                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001111                       # Number of seconds simulated
sim_ticks                                  1111088400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               444521                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  8                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24836                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            474691                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             243866                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          444521                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           200655                       # Number of indirect misses.
system.cpu.branchPred.lookups                  502681                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   12124                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12544                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2431416                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1971821                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24933                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     356319                       # Number of branches committed
system.cpu.commit.bw_lim_events                612204                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             742                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          893445                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2119171                       # Number of instructions committed
system.cpu.commit.committedOps                3695221                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2370174                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.559051                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.723983                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1158220     48.87%     48.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       188341      7.95%     56.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       176163      7.43%     64.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       235246      9.93%     74.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       612204     25.83%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2370174                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      78463                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                10258                       # Number of function calls committed.
system.cpu.commit.int_insts                   3636204                       # Number of committed integer instructions.
system.cpu.commit.loads                        504037                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20960      0.57%      0.57% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2905449     78.63%     79.19% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1999      0.05%     79.25% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37707      1.02%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           3081      0.08%     80.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1216      0.03%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6262      0.17%     80.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           12021      0.33%     80.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12984      0.35%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           8300      0.22%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1162      0.03%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          484255     13.10%     94.59% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         167804      4.54%     99.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19782      0.54%     99.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12239      0.33%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3695221                       # Class of committed instruction
system.cpu.commit.refs                         684080                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2119171                       # Number of Instructions Simulated
system.cpu.committedOps                       3695221                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.310759                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.310759                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8151                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        32474                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        47490                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4406                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1021553                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4810746                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   305772                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1172097                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  25010                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 89487                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      588301                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2112                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      199677                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           174                       # TLB misses on write requests
system.cpu.fetch.Branches                      502681                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    250860                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2246814                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4632                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        2897705                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  141                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           706                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   50020                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.180969                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             341242                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             255990                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.043195                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2613919                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.946835                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.930205                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1233560     47.19%     47.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    77877      2.98%     50.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    60401      2.31%     52.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    78135      2.99%     55.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1163946     44.53%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2613919                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    128998                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    70540                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    222711600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    222711600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    222711600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    222711600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    222711600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    222711200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8680400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8679600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       592000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       591600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       591200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       591200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4932800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4870800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4801200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4831600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     80321200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     80278000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     80300800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     80276400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1696608000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          163803                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                29539                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   387387                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.524091                       # Inst execution rate
system.cpu.iew.exec_refs                       789690                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     199644                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  689712                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                621019                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                938                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               576                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               210411                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4588605                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                590046                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             35357                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4233500                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3268                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  8559                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  25010                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 14641                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           597                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            40665                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          272                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           88                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           23                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       116980                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        30367                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             88                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        21152                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8387                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5899008                       # num instructions consuming a value
system.cpu.iew.wb_count                       4210820                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.568433                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3353192                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.515926                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4218137                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6550270                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3629417                       # number of integer regfile writes
system.cpu.ipc                               0.762917                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.762917                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             27337      0.64%      0.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3340674     78.26%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 2021      0.05%     78.94% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41379      0.97%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4661      0.11%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1254      0.03%     80.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6942      0.16%     80.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                15661      0.37%     80.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                14802      0.35%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                8906      0.21%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2280      0.05%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               574929     13.47%     94.66% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              188660      4.42%     99.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           25669      0.60%     99.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13685      0.32%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4268860                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   95459                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              192302                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        91987                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             135897                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4146064                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10978244                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4118833                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5346166                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4587479                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4268860                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1126                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          893373                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18910                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            384                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1323685                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2613919                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.633126                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.669472                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1170638     44.78%     44.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              179998      6.89%     51.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              307150     11.75%     63.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              349970     13.39%     76.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              606163     23.19%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2613919                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.536820                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      250977                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           368                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              9465                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             4062                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               621019                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              210411                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1600395                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    684                       # number of misc regfile writes
system.cpu.numCycles                          2777722                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     57                       # Number of system calls
system.cpu.rename.BlockCycles                  836201                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               5040485                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               18                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  46758                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   356605                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  16505                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4687                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              12358260                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4733739                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6445381                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1202263                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  73656                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  25010                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                174153                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1404873                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            163804                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7500757                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19687                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                881                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    207251                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            932                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6346636                       # The number of ROB reads
system.cpu.rob.rob_writes                     9422005                       # The number of ROB writes
system.cpu.timesIdled                            1594                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18391                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          434                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          38062                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              434                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          696                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            696                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              124                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9426                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         22974                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1111088400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12181                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1333                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8093                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1367                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1367                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12181                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36522                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36522                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36522                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       952384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       952384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  952384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13548                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13548    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13548                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11351016                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29409184                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.6                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1111088400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17563                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4100                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             23797                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                969                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 1                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                1                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2108                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2108                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17563                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         8278                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49453                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   57731                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       181952                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1253888                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1435840                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10479                       # Total snoops (count)
system.l2bus.snoopTraffic                       85504                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              30148                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014827                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.120862                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29701     98.52%     98.52% # Request fanout histogram
system.l2bus.snoop_fanout::1                      447      1.48%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                30148                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20190799                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.8                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             18877028                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3415200                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1111088400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1111088400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       247321                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           247321                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       247321                       # number of overall hits
system.cpu.icache.overall_hits::total          247321                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3538                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3538                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3538                       # number of overall misses
system.cpu.icache.overall_misses::total          3538                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    176477200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    176477200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    176477200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    176477200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       250859                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       250859                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       250859                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       250859                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.014104                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.014104                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.014104                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.014104                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 49880.497456                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49880.497456                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 49880.497456                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49880.497456                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          187                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    46.750000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          692                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          692                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          692                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          692                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2846                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2846                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2846                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2846                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    143523200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    143523200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    143523200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    143523200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.011345                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011345                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.011345                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011345                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 50429.796205                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50429.796205                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 50429.796205                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50429.796205                       # average overall mshr miss latency
system.cpu.icache.replacements                   2589                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       247321                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          247321                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3538                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3538                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    176477200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    176477200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       250859                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       250859                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.014104                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.014104                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 49880.497456                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49880.497456                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          692                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          692                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2846                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2846                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    143523200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    143523200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.011345                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011345                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 50429.796205                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50429.796205                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1111088400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1111088400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.499335                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              232902                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2590                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             89.923552                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.499335                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990232                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990232                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          138                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            504564                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           504564                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1111088400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1111088400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1111088400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       691973                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           691973                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       691973                       # number of overall hits
system.cpu.dcache.overall_hits::total          691973                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34514                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34514                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34514                       # number of overall misses
system.cpu.dcache.overall_misses::total         34514                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1675894000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1675894000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1675894000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1675894000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       726487                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       726487                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       726487                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       726487                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.047508                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.047508                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.047508                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.047508                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48556.933418                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48556.933418                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48556.933418                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48556.933418                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29069                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          138                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               735                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    39.549660                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          138                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1741                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2767                       # number of writebacks
system.cpu.dcache.writebacks::total              2767                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22053                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22053                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22053                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22053                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12461                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12461                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12461                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4365                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16826                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    575647200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    575647200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    575647200                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    249638504                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    825285704                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017152                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017152                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017152                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023161                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46195.907231                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46195.907231                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46195.907231                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57190.951661                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49048.241056                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15801                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       514040                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          514040                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32372                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32372                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1569710000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1569710000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       546412                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       546412                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059245                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059245                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48489.744223                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48489.744223                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22020                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22020                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10352                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10352                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    472313600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    472313600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.018945                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.018945                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45625.347759                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45625.347759                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       177933                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         177933                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2142                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2142                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    106184000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    106184000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       180075                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       180075                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011895                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011895                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49572.362278                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49572.362278                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           33                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           33                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2109                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2109                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    103333600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    103333600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011712                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011712                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48996.491228                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48996.491228                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4365                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4365                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    249638504                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    249638504                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57190.951661                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 57190.951661                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1111088400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1111088400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           978.136098                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              633099                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15801                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             40.067021                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   738.600744                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   239.535355                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.721290                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.233921                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.955211                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          212                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          812                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           88                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          118                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          437                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          319                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.207031                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.792969                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1469799                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1469799                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1111088400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             886                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4861                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          915                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6662                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            886                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4861                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          915                       # number of overall hits
system.l2cache.overall_hits::total               6662                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1957                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7599                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3450                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13006                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1957                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7599                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3450                       # number of overall misses
system.l2cache.overall_misses::total            13006                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    132633200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    519552400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    239539597                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    891725197                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    132633200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    519552400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    239539597                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    891725197                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2843                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12460                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4365                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19668                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2843                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12460                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4365                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19668                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.688357                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.609872                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.790378                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.661277                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.688357                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.609872                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.790378                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.661277                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67773.735309                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68371.154099                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69431.767246                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68562.601645                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67773.735309                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68371.154099                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69431.767246                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68562.601645                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    4                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1333                       # number of writebacks
system.l2cache.writebacks::total                 1333                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data           12                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           18                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             30                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data           12                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           18                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            30                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1957                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7587                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3432                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        12976                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1957                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7587                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3432                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          572                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13548                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    116977200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    458297200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    211118414                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    786392814                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    116977200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    458297200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    211118414                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     35488639                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    821881453                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.688357                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.608909                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.786254                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.659752                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.688357                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.608909                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.786254                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.688835                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59773.735309                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60405.588507                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61514.689394                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60603.638564                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59773.735309                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60405.588507                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61514.689394                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 62043.075175                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60664.411943                       # average overall mshr miss latency
system.l2cache.replacements                      9507                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2767                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2767                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2767                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2767                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          353                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          353                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          572                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          572                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     35488639                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     35488639                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 62043.075175                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 62043.075175                       # average HardPFReq mshr miss latency
system.l2cache.UpgradeReq_hits::.cpu.data            1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data          737                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              737                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1371                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1371                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     94533600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     94533600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2108                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2108                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.650380                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.650380                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 68952.297593                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 68952.297593                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            4                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            4                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1367                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1367                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     83519600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     83519600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.648482                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.648482                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61097.000732                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61097.000732                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          886                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4124                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          915                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         5925                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1957                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6228                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3450                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11635                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    132633200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    425018800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    239539597                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    797191597                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2843                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10352                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4365                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17560                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.688357                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.601623                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.790378                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.662585                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67773.735309                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68243.224149                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69431.767246                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68516.682166                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           18                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           26                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1957                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6220                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3432                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11609                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    116977200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    374777600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    211118414                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    702873214                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.688357                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.600850                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.786254                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.661105                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59773.735309                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60253.633441                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61514.689394                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60545.543458                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1111088400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1111088400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3721.351917                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  26116                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9507                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.747029                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    12.231758                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   297.412164                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2353.705560                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   911.576568                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   146.425867                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.002986                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.072610                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.574635                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.222553                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.035749                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.908533                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1143                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2953                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            5                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           99                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1036                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          837                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2010                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           41                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.279053                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.720947                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               318003                       # Number of tag accesses
system.l2cache.tags.data_accesses              318003                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1111088400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          125248                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          485568                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       219648                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        36608                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              867072                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       125248                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         125248                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        85312                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            85312                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1957                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7587                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3432                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          572                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13548                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1333                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1333                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          112725504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          437020133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    197687241                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     32947873                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              780380751                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     112725504                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         112725504                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        76782369                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              76782369                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        76782369                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         112725504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         437020133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    197687241                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     32947873                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             857163120                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1123637200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               16335550                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406824                       # Number of bytes of host memory used
host_op_rate                                 28418283                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.13                       # Real time elapsed on the host
host_tick_rate                               95438412                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2146634                       # Number of instructions simulated
sim_ops                                       3736190                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000013                       # Number of seconds simulated
sim_ticks                                    12548800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 5976                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               864                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              6832                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4034                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            5976                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1942                       # Number of indirect misses.
system.cpu.branchPred.lookups                    7304                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     229                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          293                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     27724                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    19786                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               864                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       4431                       # Number of branches committed
system.cpu.commit.bw_lim_events                  5923                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           13567                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                27463                       # Number of instructions committed
system.cpu.commit.committedOps                  40969                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        26321                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.556514                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.649240                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        11388     43.27%     43.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         4133     15.70%     58.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         1487      5.65%     64.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         3390     12.88%     77.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         5923     22.50%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        26321                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        418                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   25                       # Number of function calls committed.
system.cpu.commit.int_insts                     40674                       # Number of committed integer instructions.
system.cpu.commit.loads                          4591                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          134      0.33%      0.33% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            33519     81.82%     82.14% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     82.14% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.12%     82.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             22      0.05%     82.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     82.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.08%     82.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     82.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     82.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     82.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     82.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     82.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              26      0.06%     82.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     82.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              39      0.10%     82.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     82.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              52      0.13%     82.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             26      0.06%     82.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     82.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     82.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            25      0.06%     82.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     82.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     82.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     82.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     82.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     82.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     82.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     82.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     82.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     82.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     82.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     82.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     82.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     82.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     82.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     82.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     82.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     82.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     82.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     82.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     82.80% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            4469     10.91%     93.71% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           2382      5.81%     99.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          122      0.30%     99.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.18%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             40969                       # Class of committed instruction
system.cpu.commit.refs                           7045                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       27463                       # Number of Instructions Simulated
system.cpu.committedOps                         40969                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.142337                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.142337                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued            5                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           14                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           24                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                  5289                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  62165                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                     6278                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     16667                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    864                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                   993                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        5371                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            11                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        3131                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                        7304                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      6601                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         21875                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   251                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          42265                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                    1728                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.232819                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles               7352                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               4263                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.347220                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              30091                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.187299                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.861081                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    10715     35.61%     35.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     2863      9.51%     45.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1396      4.64%     49.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      305      1.01%     50.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    14812     49.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                30091                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       789                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      476                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      2863600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      2863600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      2863600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      2863600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      2863200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      2863600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        11600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        12000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         7600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         8000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         7600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         7600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        28400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        28800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        29200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        29600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)       888000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)       886400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)       887200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)       886000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       20899200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            1281                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1007                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     5359                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.622083                       # Inst execution rate
system.cpu.iew.exec_refs                         8499                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       3131                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    4274                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  6071                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 6                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 3207                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               54536                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  5368                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1558                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 50888                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     15                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    864                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    20                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             1196                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           47                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1480                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          754                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          674                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            333                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     46241                       # num instructions consuming a value
system.cpu.iew.wb_count                         50467                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.691854                       # average fanout of values written-back
system.cpu.iew.wb_producers                     31992                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.608664                       # insts written-back per cycle
system.cpu.iew.wb_sent                          50530                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    74383                       # number of integer regfile reads
system.cpu.int_regfile_writes                   41522                       # number of integer regfile writes
system.cpu.ipc                               0.875398                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.875398                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               198      0.38%      0.38% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 42954     81.90%     82.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     82.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    59      0.11%     82.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  45      0.09%     82.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.06%     82.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     82.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     82.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   40      0.08%     82.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   78      0.15%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   90      0.17%     82.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  37      0.07%     83.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     83.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     83.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 45      0.09%     83.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     83.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     83.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     83.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     83.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     83.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     83.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     83.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     83.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     83.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     83.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     83.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     83.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     83.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     83.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     83.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     83.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     83.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     83.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     83.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     83.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     83.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     83.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     83.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     83.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     83.09% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 5502     10.49%     93.58% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                3085      5.88%     99.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             204      0.39%     99.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             77      0.15%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  52446                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     652                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1314                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          611                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1180                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  51596                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             133867                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        49856                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             66923                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      54515                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     52446                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           13567                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               198                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        10606                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         30091                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.742913                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.478270                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               10047     33.39%     33.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                2994      9.95%     43.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                6303     20.95%     64.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                6142     20.41%     84.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                4605     15.30%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           30091                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.671746                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        6601                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                16                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                4                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 6071                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                3207                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   19396                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                            31372                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                    4682                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 49811                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     66                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                     7068                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     36                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    10                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                144808                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  59212                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               71697                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     16608                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    119                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    864                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                   525                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    21885                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1211                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups            87456                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            344                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      1312                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                        74934                       # The number of ROB reads
system.cpu.rob.rob_writes                      112854                       # The number of ROB writes
system.cpu.timesIdled                              15                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           58                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            3                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            116                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                3                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           30                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            60                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     12548800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 30                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            3                       # Transaction distribution
system.membus.trans_dist::CleanEvict               27                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            30                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port           90                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total           90                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                     90                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         2112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         2112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    2112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                30                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      30    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  30                       # Request fanout histogram
system.membus.reqLayer2.occupancy               28800                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy              64100                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.5                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     12548800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  58                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            14                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                76                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             58                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           75                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side           99                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     174                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         1600                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         2816                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     4416                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                32                       # Total snoops (count)
system.l2bus.snoopTraffic                         192                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                 90                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.033333                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.180511                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                       87     96.67%     96.67% # Request fanout histogram
system.l2bus.snoop_fanout::1                        3      3.33%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                   90                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               39600                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                55598                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               30000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.2                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        12548800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     12548800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         6575                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             6575                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         6575                       # number of overall hits
system.cpu.icache.overall_hits::total            6575                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           26                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             26                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           26                       # number of overall misses
system.cpu.icache.overall_misses::total            26                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      1060400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1060400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      1060400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1060400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         6601                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         6601                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         6601                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         6601                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003939                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003939                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003939                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003939                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 40784.615385                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 40784.615385                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 40784.615385                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 40784.615385                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst            1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst            1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           25                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           25                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           25                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           25                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1038400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1038400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1038400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1038400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003787                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003787                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003787                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003787                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst        41536                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        41536                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst        41536                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        41536                       # average overall mshr miss latency
system.cpu.icache.replacements                     25                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         6575                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            6575                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           26                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            26                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      1060400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1060400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         6601                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         6601                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003939                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003939                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 40784.615385                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 40784.615385                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           25                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           25                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1038400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1038400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003787                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003787                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst        41536                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        41536                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     12548800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     12548800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                 615                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                25                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             24.600000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          219                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             13227                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            13227                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     12548800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     12548800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     12548800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         6566                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             6566                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         6566                       # number of overall hits
system.cpu.dcache.overall_hits::total            6566                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           61                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             61                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           61                       # number of overall misses
system.cpu.dcache.overall_misses::total            61                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      2374000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2374000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      2374000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2374000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         6627                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         6627                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         6627                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         6627                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009205                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009205                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009205                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009205                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 38918.032787                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 38918.032787                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 38918.032787                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 38918.032787                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 1                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           11                       # number of writebacks
system.cpu.dcache.writebacks::total                11                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           31                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           31                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           31                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           31                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           30                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           30                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            3                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           33                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1233200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1233200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1233200                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher        27596                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1260796                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004527                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004527                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004527                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004980                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 41106.666667                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 41106.666667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 41106.666667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher  9198.666667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 38205.939394                       # average overall mshr miss latency
system.cpu.dcache.replacements                     33                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         4112                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            4112                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           61                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            61                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2374000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2374000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         4173                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         4173                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.014618                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014618                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 38918.032787                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 38918.032787                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           31                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           31                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           30                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1233200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1233200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007189                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007189                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 41106.666667                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 41106.666667                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         2454                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           2454                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data         2454                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         2454                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            3                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            3                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher        27596                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total        27596                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher  9198.666667                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total  9198.666667                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     12548800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     12548800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                2069                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                33                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             62.696970                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   813.960697                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   210.039303                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.794883                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.205117                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          210                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          814                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           88                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          122                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          476                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          338                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.205078                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.794922                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             13287                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            13287                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     12548800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              11                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              14                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            3                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  28                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             11                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             14                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            3                       # number of overall hits
system.l2cache.overall_hits::total                 28                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            14                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            16                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                30                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           14                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           16                       # number of overall misses
system.l2cache.overall_misses::total               30                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst       916000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      1079600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      1995600                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst       916000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      1079600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      1995600                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           25                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           30                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            3                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              58                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           25                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           30                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            3                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             58                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.560000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.533333                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.517241                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.560000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.533333                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.517241                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 65428.571429                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data        67475                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total        66520                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 65428.571429                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data        67475                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total        66520                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              3                       # number of writebacks
system.l2cache.writebacks::total                    3                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           14                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           16                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           14                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           16                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           30                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst       804000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data       951600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      1755600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst       804000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data       951600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      1755600                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.560000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.533333                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.517241                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.560000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.533333                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.517241                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 57428.571429                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data        59475                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total        58520                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 57428.571429                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data        59475                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total        58520                       # average overall mshr miss latency
system.l2cache.replacements                        32                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           11                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           11                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           11                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           11                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            1                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadSharedReq_hits::.cpu.inst           11                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           14                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           28                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           14                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           16                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           30                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst       916000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1079600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      1995600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           25                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           30                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           58                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.560000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.533333                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.517241                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 65428.571429                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data        67475                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total        66520                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           14                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           16                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           30                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst       804000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data       951600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      1755600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.560000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.533333                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.517241                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 57428.571429                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        59475                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total        58520                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     12548800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     12548800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                     84                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   32                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.625000                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    34.046666                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1044.935165                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1878.537900                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1000.480269                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher          138                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.008312                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.255111                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.458627                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.244258                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.033691                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1140                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2956                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           95                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1042                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          822                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2080                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.278320                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.721680                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                  960                       # Number of tag accesses
system.l2cache.tags.data_accesses                 960                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     12548800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst             896                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            1024                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                1920                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst          896                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total            896                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          192                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              192                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               14                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               16                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   30                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             3                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   3                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           71401250                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           81601428                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              153002678                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      71401250                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          71401250                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        15300268                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              15300268                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        15300268                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          71401250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          81601428                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             168302945                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1177014800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                3745130                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412968                       # Number of bytes of host memory used
host_op_rate                                  6547761                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.60                       # Real time elapsed on the host
host_tick_rate                               89328068                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2237531                       # Number of instructions simulated
sim_ops                                       3912464                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000053                       # Number of seconds simulated
sim_ticks                                    53377600                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                21862                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1499                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             21151                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               9195                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           21862                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            12667                       # Number of indirect misses.
system.cpu.branchPred.lookups                   24394                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    1491                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1261                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    105180                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    62726                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1525                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      18524                       # Number of branches committed
system.cpu.commit.bw_lim_events                 28013                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             129                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           29552                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                90897                       # Number of instructions committed
system.cpu.commit.committedOps                 176274                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       100784                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.749028                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.679823                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        38547     38.25%     38.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        14362     14.25%     52.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         9726      9.65%     62.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        10136     10.06%     72.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        28013     27.80%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       100784                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       7441                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 1306                       # Number of function calls committed.
system.cpu.commit.int_insts                    171075                       # Number of committed integer instructions.
system.cpu.commit.loads                         22357                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          846      0.48%      0.48% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           133413     75.69%     76.16% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             736      0.42%     76.58% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              227      0.13%     76.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            340      0.19%     76.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     76.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            224      0.13%     77.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     77.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     77.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     77.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     77.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     77.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             108      0.06%     77.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     77.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             975      0.55%     77.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     77.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1056      0.60%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           1964      1.11%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           116      0.07%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           21010     11.92%     91.34% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          13228      7.50%     98.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         1347      0.76%     99.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          684      0.39%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            176274                       # Class of committed instruction
system.cpu.commit.refs                          36269                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       90897                       # Number of Instructions Simulated
system.cpu.committedOps                        176274                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.468079                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.468079                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           72                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          138                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          267                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            53                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 21388                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 217374                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    26141                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     58132                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1533                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  2036                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       25056                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            94                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       15189                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             3                       # TLB misses on write requests
system.cpu.fetch.Branches                       24394                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     16830                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         80006                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   443                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         115833                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   30                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           173                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    3066                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.182803                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              27482                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              10686                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.868027                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             109230                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.076005                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.902331                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    45399     41.56%     41.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     6504      5.95%     47.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     2829      2.59%     50.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     3392      3.11%     53.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    51106     46.79%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               109230                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                     12184                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     6717                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      9852000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      9852000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      9852000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      9852000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      9852400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      9852000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)       201200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)       201200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        69200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        68800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        69600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        69600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       472400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       474000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       475200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       447200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      4103200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      4113200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      4104800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      4113200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       78095200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           24214                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1857                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    19818                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.455232                       # Inst execution rate
system.cpu.iew.exec_refs                        40185                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      15158                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   12216                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 26623                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                203                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                39                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                16317                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              205805                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 25027                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              2508                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                194192                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     31                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   618                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1533                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   674                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             3                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             1942                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           12                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         4268                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         2405                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              8                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1652                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            205                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    218177                       # num instructions consuming a value
system.cpu.iew.wb_count                        193120                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.620698                       # average fanout of values written-back
system.cpu.iew.wb_producers                    135422                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.447199                       # insts written-back per cycle
system.cpu.iew.wb_sent                         193500                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   287349                       # number of integer regfile reads
system.cpu.int_regfile_writes                  151887                       # number of integer regfile writes
system.cpu.ipc                               0.681162                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.681162                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              1462      0.74%      0.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                147779     75.13%     75.87% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  737      0.37%     76.25% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   269      0.14%     76.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 447      0.23%     76.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     76.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 246      0.13%     76.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     76.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     76.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     76.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     76.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     76.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  144      0.07%     76.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     76.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 1161      0.59%     77.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     77.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1163      0.59%     77.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                2002      1.02%     79.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                202      0.10%     79.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.11% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                23931     12.17%     91.28% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               14618      7.43%     98.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1699      0.86%     99.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            837      0.43%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 196697                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    8541                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               17144                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         8312                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              10931                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 186694                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             486240                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       184808                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            224423                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     205491                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    196697                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 314                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           29541                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               757                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            185                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        37569                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        109230                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.800760                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.626138                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               39870     36.50%     36.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               11663     10.68%     47.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               14252     13.05%     60.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               17250     15.79%     76.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               26195     23.98%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          109230                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.474004                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       16860                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            61                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               643                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              281                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                26623                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               16317                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   81740                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    126                       # number of misc regfile writes
system.cpu.numCycles                           133444                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      3                       # Number of system calls
system.cpu.rename.BlockCycles                   14330                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                203874                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    880                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    27560                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    504                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   145                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                540629                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 213364                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              243355                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     58565                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   3069                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1533                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  4756                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    39505                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups             14083                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           317864                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2486                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                147                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      3502                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            160                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       278597                       # The number of ROB reads
system.cpu.rob.rob_writes                      420164                       # The number of ROB writes
system.cpu.timesIdled                             295                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          882                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           50                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1763                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               50                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          437                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           900                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     53377600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                418                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           35                       # Transaction distribution
system.membus.trans_dist::CleanEvict              402                       # Transaction distribution
system.membus.trans_dist::ReadExReq                45                       # Transaction distribution
system.membus.trans_dist::ReadExResp               45                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           418                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1363                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1363                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1363                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        31872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        31872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   31872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               463                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     463    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 463                       # Request fanout histogram
system.membus.reqLayer2.occupancy              416034                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer0.occupancy             996266                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.9                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     53377600                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 816                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           153                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1202                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 65                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                65                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            817                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1582                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1062                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2644                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        33728                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        30208                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    63936                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               474                       # Total snoops (count)
system.l2bus.snoopTraffic                        2240                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1356                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.037611                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.190323                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1305     96.24%     96.24% # Request fanout histogram
system.l2bus.snoop_fanout::1                       51      3.76%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1356                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              425199                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.8                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               816747                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.5                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              632799                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.2                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        53377600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     53377600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        16183                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            16183                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        16183                       # number of overall hits
system.cpu.icache.overall_hits::total           16183                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          647                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            647                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          647                       # number of overall misses
system.cpu.icache.overall_misses::total           647                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     25830000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     25830000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     25830000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     25830000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        16830                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        16830                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        16830                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        16830                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.038443                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.038443                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.038443                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.038443                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 39922.720247                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 39922.720247                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 39922.720247                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 39922.720247                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           38                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           38                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          119                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          119                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          119                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          119                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          528                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          528                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          528                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          528                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     20614000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     20614000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     20614000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     20614000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.031373                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.031373                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.031373                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.031373                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 39041.666667                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 39041.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 39041.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 39041.666667                       # average overall mshr miss latency
system.cpu.icache.replacements                    527                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        16183                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           16183                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          647                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           647                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     25830000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     25830000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        16830                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        16830                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.038443                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.038443                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 39922.720247                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 39922.720247                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          119                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          119                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          528                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          528                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     20614000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     20614000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.031373                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.031373                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 39041.666667                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 39041.666667                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     53377600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     53377600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               39960                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               783                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             51.034483                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          122                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          118                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             34187                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            34187                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     53377600                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     53377600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     53377600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        36489                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            36489                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        36489                       # number of overall hits
system.cpu.dcache.overall_hits::total           36489                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          519                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            519                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          519                       # number of overall misses
system.cpu.dcache.overall_misses::total           519                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     21252800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     21252800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     21252800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     21252800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        37008                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        37008                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        37008                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        37008                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014024                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014024                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014024                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014024                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 40949.518304                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40949.518304                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 40949.518304                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40949.518304                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           75                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    18.750000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                33                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          118                       # number of writebacks
system.cpu.dcache.writebacks::total               118                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          219                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          219                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          219                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          219                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          300                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          300                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          300                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           54                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          354                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     12566800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     12566800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     12566800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2761544                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     15328344                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008106                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008106                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.008106                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009565                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 41889.333333                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 41889.333333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 41889.333333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 51139.703704                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 43300.406780                       # average overall mshr miss latency
system.cpu.dcache.replacements                    354                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        22612                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           22612                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          453                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           453                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     17832400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     17832400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        23065                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        23065                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.019640                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.019640                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 39365.121413                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 39365.121413                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          218                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          218                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          235                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          235                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9216400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9216400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010189                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010189                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 39218.723404                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39218.723404                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        13877                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          13877                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           66                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           66                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      3420400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      3420400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        13943                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        13943                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004734                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004734                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 51824.242424                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51824.242424                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           65                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           65                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      3350400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      3350400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004662                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004662                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 51544.615385                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 51544.615385                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           54                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           54                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      2761544                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      2761544                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 51139.703704                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 51139.703704                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     53377600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     53377600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              117073                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1378                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             84.958636                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   829.054885                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   194.945115                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.809624                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.190376                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          173                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          851                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          127                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          232                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          524                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.168945                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.831055                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             74370                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            74370                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     53377600                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             264                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             138                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           16                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 418                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            264                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            138                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           16                       # number of overall hits
system.l2cache.overall_hits::total                418                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           264                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           162                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           38                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               464                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          264                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          162                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           38                       # number of overall misses
system.l2cache.overall_misses::total              464                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     17759600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     10989200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      2592364                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     31341164                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     17759600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     10989200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      2592364                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     31341164                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          528                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          300                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           54                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             882                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          528                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          300                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           54                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            882                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.500000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.540000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.703704                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.526077                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.500000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.540000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.703704                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.526077                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67271.212121                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 67834.567901                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 68220.105263                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67545.612069                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67271.212121                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 67834.567901                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 68220.105263                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67545.612069                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             35                       # number of writebacks
system.l2cache.writebacks::total                   35                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          264                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          162                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           38                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          464                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          264                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          162                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           38                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          464                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     15655600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      9693200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      2288364                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     27637164                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     15655600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      9693200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2288364                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     27637164                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.500000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.540000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.703704                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.526077                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.500000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.540000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.703704                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.526077                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59301.515152                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 59834.567901                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60220.105263                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59562.853448                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59301.515152                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 59834.567901                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60220.105263                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59562.853448                       # average overall mshr miss latency
system.l2cache.replacements                       474                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          118                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          118                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          118                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          118                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           13                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           13                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data           20                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               20                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           45                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             45                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      3072000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      3072000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           65                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           65                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.692308                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.692308                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 68266.666667                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 68266.666667                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           45                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           45                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      2712000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      2712000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.692308                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.692308                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 60266.666667                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 60266.666667                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          264                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          118                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           16                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          398                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          264                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          117                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           38                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          419                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     17759600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      7917200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      2592364                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     28269164                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          528                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          235                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           54                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          817                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.500000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.497872                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.703704                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.512852                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67271.212121                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67668.376068                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 68220.105263                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67468.171838                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          264                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          117                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           38                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          419                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     15655600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      6981200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      2288364                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     24925164                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.500000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.497872                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.703704                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.512852                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59301.515152                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59668.376068                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60220.105263                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59487.264916                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     53377600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     53377600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  13903                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4570                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.042232                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    38.443235                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1125.232175                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1844.006039                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   957.369360                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   130.949192                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009386                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.274715                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.450197                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.233733                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.031970                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1010                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3086                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            6                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           42                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          959                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          175                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          506                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2339                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           66                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.246582                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.753418                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                14578                       # Number of tag accesses
system.l2cache.tags.data_accesses               14578                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     53377600                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           16832                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           10368                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         2432                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               29632                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        16832                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          16832                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         2240                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             2240                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              263                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              162                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           38                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  463                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            35                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  35                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          315338269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          194238782                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     45562183                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              555139234                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     315338269                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         315338269                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        41965169                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              41965169                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        41965169                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         315338269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         194238782                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     45562183                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             597104403                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
