$date
	Fri Jun 06 01:06:31 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbranch $end
$var wire 4 ! c [3:0] $end
$var reg 1 " clk $end
$var reg 1 # r $end
$var reg 1 $ u_d $end
$scope module b1 $end
$var wire 1 % clk $end
$var wire 1 & reset $end
$var wire 1 ' up_down $end
$var reg 4 ( count [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
1'
1&
0%
1$
1#
0"
bx !
$end
#5000
b0 (
b0 !
1"
1%
#10000
0"
0%
0#
0&
#15000
b1 (
b1 !
1"
1%
#20000
0"
0%
#25000
b10 (
b10 !
1"
1%
#30000
0"
0%
#35000
b11 (
b11 !
1"
1%
#40000
0"
0%
#45000
b100 (
b100 !
1"
1%
#50000
0"
0%
#55000
b101 (
b101 !
1"
1%
#60000
0"
0%
#65000
b110 (
b110 !
1"
1%
#70000
0"
0%
#75000
b111 (
b111 !
1"
1%
#80000
0"
0%
#85000
b1000 (
b1000 !
1"
1%
#90000
0"
0%
#95000
b1001 (
b1001 !
1"
1%
#100000
0"
0%
#105000
b0 (
b0 !
1"
1%
#110000
0"
0%
0$
0'
#115000
b1001 (
b1001 !
1"
1%
#120000
0"
0%
#125000
b1000 (
b1000 !
1"
1%
#130000
0"
0%
#135000
b111 (
b111 !
1"
1%
#140000
0"
0%
#145000
b110 (
b110 !
1"
1%
#150000
0"
0%
#155000
b101 (
b101 !
1"
1%
#160000
0"
0%
#165000
b100 (
b100 !
1"
1%
#170000
0"
0%
#175000
b11 (
b11 !
1"
1%
#180000
0"
0%
#185000
b10 (
b10 !
1"
1%
#190000
0"
0%
#195000
b1 (
b1 !
1"
1%
#200000
0"
0%
#205000
b0 (
b0 !
1"
1%
#210000
0"
0%
1#
1&
#215000
1"
1%
#220000
0"
0%
0#
0&
