// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition"

// DATE "02/19/2020 21:54:27"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ns/ 1 ps

module multiplier (
	S,
	Clk,
	Reset,
	Run,
	ClearA_LoadB,
	AhexU,
	AhexL,
	BhexU,
	BhexL,
	Aval,
	Bval,
	X);
input 	logic [7:0] S ;
input 	logic Clk ;
input 	logic Reset ;
input 	logic Run ;
input 	logic ClearA_LoadB ;
output 	logic [6:0] AhexU ;
output 	logic [6:0] AhexL ;
output 	logic [6:0] BhexU ;
output 	logic [6:0] BhexL ;
output 	logic [7:0] Aval ;
output 	logic [7:0] Bval ;
output 	logic X ;

// Design Ports Information
// AhexU[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexU[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexU[2]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexU[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexU[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexU[5]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexU[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexL[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexL[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexL[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexL[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexL[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexL[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexL[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexU[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexU[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexU[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexU[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexU[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexU[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexU[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexL[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexL[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexL[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexL[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexL[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexL[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexL[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[0]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[1]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[2]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[3]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[4]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[5]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[6]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[7]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// X	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ClearA_LoadB	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reset	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clk	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Run	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("8_bit_multiplier_v.sdo");
// synopsys translate_on

wire \AhexU[0]~output_o ;
wire \AhexU[1]~output_o ;
wire \AhexU[2]~output_o ;
wire \AhexU[3]~output_o ;
wire \AhexU[4]~output_o ;
wire \AhexU[5]~output_o ;
wire \AhexU[6]~output_o ;
wire \AhexL[0]~output_o ;
wire \AhexL[1]~output_o ;
wire \AhexL[2]~output_o ;
wire \AhexL[3]~output_o ;
wire \AhexL[4]~output_o ;
wire \AhexL[5]~output_o ;
wire \AhexL[6]~output_o ;
wire \BhexU[0]~output_o ;
wire \BhexU[1]~output_o ;
wire \BhexU[2]~output_o ;
wire \BhexU[3]~output_o ;
wire \BhexU[4]~output_o ;
wire \BhexU[5]~output_o ;
wire \BhexU[6]~output_o ;
wire \BhexL[0]~output_o ;
wire \BhexL[1]~output_o ;
wire \BhexL[2]~output_o ;
wire \BhexL[3]~output_o ;
wire \BhexL[4]~output_o ;
wire \BhexL[5]~output_o ;
wire \BhexL[6]~output_o ;
wire \Aval[0]~output_o ;
wire \Aval[1]~output_o ;
wire \Aval[2]~output_o ;
wire \Aval[3]~output_o ;
wire \Aval[4]~output_o ;
wire \Aval[5]~output_o ;
wire \Aval[6]~output_o ;
wire \Aval[7]~output_o ;
wire \Bval[0]~output_o ;
wire \Bval[1]~output_o ;
wire \Bval[2]~output_o ;
wire \Bval[3]~output_o ;
wire \Bval[4]~output_o ;
wire \Bval[5]~output_o ;
wire \Bval[6]~output_o ;
wire \Bval[7]~output_o ;
wire \X~output_o ;
wire \Clk~input_o ;
wire \Clk~inputclkctrl_outclk ;
wire \Reset~input_o ;
wire \Run~input_o ;
wire \Ctrl|curr_state~33_combout ;
wire \Ctrl|curr_state.O~q ;
wire \Ctrl|curr_state~26_combout ;
wire \Ctrl|curr_state.P~q ;
wire \Ctrl|Selector19~5_combout ;
wire \Ctrl|curr_state.Q~q ;
wire \Ctrl|Selector17~0_combout ;
wire \Ctrl|curr_state.R~q ;
wire \Ctrl|curr_state~34_combout ;
wire \Ctrl|curr_state.A~q ;
wire \Ctrl|curr_state~35_combout ;
wire \Ctrl|curr_state.Z~q ;
wire \Ctrl|curr_state~36_combout ;
wire \Ctrl|curr_state.B~q ;
wire \Ctrl|curr_state~27_combout ;
wire \Ctrl|curr_state.C~q ;
wire \Ctrl|curr_state~37_combout ;
wire \Ctrl|curr_state.D~q ;
wire \Ctrl|curr_state~28_combout ;
wire \Ctrl|curr_state.E~q ;
wire \Ctrl|curr_state~38_combout ;
wire \Ctrl|curr_state.F~q ;
wire \Ctrl|curr_state~29_combout ;
wire \Ctrl|curr_state.G~q ;
wire \Ctrl|curr_state~39_combout ;
wire \Ctrl|curr_state.H~q ;
wire \Ctrl|curr_state~30_combout ;
wire \Ctrl|curr_state.I~q ;
wire \Ctrl|curr_state~40_combout ;
wire \Ctrl|curr_state.J~q ;
wire \Ctrl|curr_state~31_combout ;
wire \Ctrl|curr_state.K~q ;
wire \Ctrl|curr_state~41_combout ;
wire \Ctrl|curr_state.L~q ;
wire \Ctrl|curr_state~32_combout ;
wire \Ctrl|curr_state.M_~q ;
wire \Ctrl|curr_state~42_combout ;
wire \Ctrl|curr_state.N~q ;
wire \Ctrl|Selector19~2_combout ;
wire \Ctrl|WideNor0~1_combout ;
wire \ClearA_LoadB~input_o ;
wire \Ctrl|Selector19~0_combout ;
wire \Ctrl|WideNor0~0_combout ;
wire \Ctrl|Selector19~1_combout ;
wire \Ctrl|Selector19~3_combout ;
wire \Ctrl|Selector19~4_combout ;
wire \S[6]~input_o ;
wire \S[0]~input_o ;
wire \S[1]~input_o ;
wire \S[3]~input_o ;
wire \S[5]~input_o ;
wire \Add_Sub|FA0|s~combout ;
wire \Ctrl|Add~0_combout ;
wire \Ctrl|Add~3_combout ;
wire \LoadXA~0_combout ;
wire \Ctrl|Add~1_combout ;
wire \Ctrl|Add~2_combout ;
wire \Add_Sub|FA0|c~0_combout ;
wire \Add_Sub|FA1|c~0_combout ;
wire \S[2]~input_o ;
wire \Add_Sub|FA2|s~combout ;
wire \Add_Sub|FA2|c~0_combout ;
wire \Add_Sub|FA3|c~0_combout ;
wire \S[4]~input_o ;
wire \Add_Sub|FA4|s~combout ;
wire \REG_A|Data_Out~0_combout ;
wire \REG_A|Data_Out[0]~1_combout ;
wire \Add_Sub|FA3|s~combout ;
wire \REG_A|Data_Out~10_combout ;
wire \REG_A|Data_Out~9_combout ;
wire \Add_Sub|FA1|s~combout ;
wire \REG_A|Data_Out~8_combout ;
wire \REG_A|Data_Out~7_combout ;
wire \S[7]~input_o ;
wire \REG_B|Data_Out~5_combout ;
wire \REG_B|Data_Out[1]~1_combout ;
wire \REG_B|Data_Out[1]~2_combout ;
wire \REG_B|Data_Out~4_combout ;
wire \REG_B|Data_Out~3_combout ;
wire \REG_B|Data_Out~0_combout ;
wire \REG_B|Data_Out~9_combout ;
wire \REG_B|Data_Out~8_combout ;
wire \REG_B|Data_Out~7_combout ;
wire \REG_B|Data_Out~6_combout ;
wire \Ctrl|Sub~0_combout ;
wire \Add_Sub|FA4|c~0_combout ;
wire \Add_Sub|FA5|c~0_combout ;
wire \Add_Sub|FA6|s~combout ;
wire \REG_A|Data_Out~5_combout ;
wire \Add_Sub|FA6|c~0_combout ;
wire \Add_Sub|FA7|c~0_combout ;
wire \Add_Sub|FA8|s~0_combout ;
wire \X_bit|D_out~0_combout ;
wire \X_bit|D_out~q ;
wire \REG_A|Data_Out~4_combout ;
wire \REG_A|Data_Out~6_combout ;
wire \REG_A|Data_Out~3_combout ;
wire \Add_Sub|FA5|s~combout ;
wire \REG_A|Data_Out~2_combout ;
wire \HexAU|WideOr6~0_combout ;
wire \HexAU|WideOr5~0_combout ;
wire \HexAU|WideOr4~0_combout ;
wire \HexAU|WideOr3~0_combout ;
wire \HexAU|WideOr2~0_combout ;
wire \HexAU|WideOr1~0_combout ;
wire \HexAU|WideOr0~0_combout ;
wire \HexAL|WideOr6~0_combout ;
wire \HexAL|WideOr5~0_combout ;
wire \HexAL|WideOr4~0_combout ;
wire \HexAL|WideOr3~0_combout ;
wire \HexAL|WideOr2~0_combout ;
wire \HexAL|WideOr1~0_combout ;
wire \HexAL|WideOr0~0_combout ;
wire \HexBU|WideOr6~0_combout ;
wire \HexBU|WideOr5~0_combout ;
wire \HexBU|WideOr4~0_combout ;
wire \HexBU|WideOr3~0_combout ;
wire \HexBU|WideOr2~0_combout ;
wire \HexBU|WideOr1~0_combout ;
wire \HexBU|WideOr0~0_combout ;
wire \HexBL|WideOr6~0_combout ;
wire \HexBL|WideOr5~0_combout ;
wire \HexBL|WideOr4~0_combout ;
wire \HexBL|WideOr3~0_combout ;
wire \HexBL|WideOr2~0_combout ;
wire \HexBL|WideOr1~0_combout ;
wire \HexBL|WideOr0~0_combout ;
wire [7:0] \REG_B|Data_Out ;
wire [7:0] \REG_A|Data_Out ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \AhexU[0]~output (
	.i(\HexAU|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexU[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexU[0]~output .bus_hold = "false";
defparam \AhexU[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \AhexU[1]~output (
	.i(\HexAU|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexU[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexU[1]~output .bus_hold = "false";
defparam \AhexU[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \AhexU[2]~output (
	.i(\HexAU|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexU[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexU[2]~output .bus_hold = "false";
defparam \AhexU[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \AhexU[3]~output (
	.i(\HexAU|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexU[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexU[3]~output .bus_hold = "false";
defparam \AhexU[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \AhexU[4]~output (
	.i(\HexAU|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexU[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexU[4]~output .bus_hold = "false";
defparam \AhexU[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \AhexU[5]~output (
	.i(\HexAU|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexU[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexU[5]~output .bus_hold = "false";
defparam \AhexU[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \AhexU[6]~output (
	.i(!\HexAU|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexU[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexU[6]~output .bus_hold = "false";
defparam \AhexU[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \AhexL[0]~output (
	.i(\HexAL|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexL[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexL[0]~output .bus_hold = "false";
defparam \AhexL[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \AhexL[1]~output (
	.i(\HexAL|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexL[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexL[1]~output .bus_hold = "false";
defparam \AhexL[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \AhexL[2]~output (
	.i(\HexAL|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexL[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexL[2]~output .bus_hold = "false";
defparam \AhexL[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \AhexL[3]~output (
	.i(\HexAL|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexL[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexL[3]~output .bus_hold = "false";
defparam \AhexL[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \AhexL[4]~output (
	.i(\HexAL|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexL[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexL[4]~output .bus_hold = "false";
defparam \AhexL[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \AhexL[5]~output (
	.i(\HexAL|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexL[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexL[5]~output .bus_hold = "false";
defparam \AhexL[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \AhexL[6]~output (
	.i(!\HexAL|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexL[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexL[6]~output .bus_hold = "false";
defparam \AhexL[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \BhexU[0]~output (
	.i(\HexBU|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexU[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexU[0]~output .bus_hold = "false";
defparam \BhexU[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \BhexU[1]~output (
	.i(\HexBU|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexU[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexU[1]~output .bus_hold = "false";
defparam \BhexU[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \BhexU[2]~output (
	.i(\HexBU|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexU[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexU[2]~output .bus_hold = "false";
defparam \BhexU[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \BhexU[3]~output (
	.i(\HexBU|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexU[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexU[3]~output .bus_hold = "false";
defparam \BhexU[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \BhexU[4]~output (
	.i(\HexBU|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexU[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexU[4]~output .bus_hold = "false";
defparam \BhexU[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \BhexU[5]~output (
	.i(\HexBU|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexU[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexU[5]~output .bus_hold = "false";
defparam \BhexU[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \BhexU[6]~output (
	.i(!\HexBU|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexU[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexU[6]~output .bus_hold = "false";
defparam \BhexU[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \BhexL[0]~output (
	.i(\HexBL|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexL[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexL[0]~output .bus_hold = "false";
defparam \BhexL[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \BhexL[1]~output (
	.i(\HexBL|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexL[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexL[1]~output .bus_hold = "false";
defparam \BhexL[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \BhexL[2]~output (
	.i(\HexBL|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexL[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexL[2]~output .bus_hold = "false";
defparam \BhexL[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \BhexL[3]~output (
	.i(\HexBL|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexL[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexL[3]~output .bus_hold = "false";
defparam \BhexL[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \BhexL[4]~output (
	.i(\HexBL|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexL[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexL[4]~output .bus_hold = "false";
defparam \BhexL[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \BhexL[5]~output (
	.i(\HexBL|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexL[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexL[5]~output .bus_hold = "false";
defparam \BhexL[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \BhexL[6]~output (
	.i(!\HexBL|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexL[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexL[6]~output .bus_hold = "false";
defparam \BhexL[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \Aval[0]~output (
	.i(\REG_A|Data_Out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[0]~output .bus_hold = "false";
defparam \Aval[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \Aval[1]~output (
	.i(\REG_A|Data_Out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[1]~output .bus_hold = "false";
defparam \Aval[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \Aval[2]~output (
	.i(\REG_A|Data_Out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[2]~output .bus_hold = "false";
defparam \Aval[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \Aval[3]~output (
	.i(\REG_A|Data_Out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[3]~output .bus_hold = "false";
defparam \Aval[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \Aval[4]~output (
	.i(\REG_A|Data_Out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[4]~output .bus_hold = "false";
defparam \Aval[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \Aval[5]~output (
	.i(\REG_A|Data_Out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[5]~output .bus_hold = "false";
defparam \Aval[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \Aval[6]~output (
	.i(\REG_A|Data_Out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[6]~output .bus_hold = "false";
defparam \Aval[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \Aval[7]~output (
	.i(\REG_A|Data_Out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[7]~output .bus_hold = "false";
defparam \Aval[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \Bval[0]~output (
	.i(\REG_B|Data_Out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[0]~output .bus_hold = "false";
defparam \Bval[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \Bval[1]~output (
	.i(\REG_B|Data_Out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[1]~output .bus_hold = "false";
defparam \Bval[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \Bval[2]~output (
	.i(\REG_B|Data_Out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[2]~output .bus_hold = "false";
defparam \Bval[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \Bval[3]~output (
	.i(\REG_B|Data_Out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[3]~output .bus_hold = "false";
defparam \Bval[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \Bval[4]~output (
	.i(\REG_B|Data_Out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[4]~output .bus_hold = "false";
defparam \Bval[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \Bval[5]~output (
	.i(\REG_B|Data_Out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[5]~output .bus_hold = "false";
defparam \Bval[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \Bval[6]~output (
	.i(\REG_B|Data_Out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[6]~output .bus_hold = "false";
defparam \Bval[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \Bval[7]~output (
	.i(\REG_B|Data_Out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[7]~output .bus_hold = "false";
defparam \Bval[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \X~output (
	.i(\X_bit|D_out~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\X~output_o ),
	.obar());
// synopsys translate_off
defparam \X~output .bus_hold = "false";
defparam \X~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \Clk~input (
	.i(Clk),
	.ibar(gnd),
	.o(\Clk~input_o ));
// synopsys translate_off
defparam \Clk~input .bus_hold = "false";
defparam \Clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \Clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Clk~inputclkctrl .clock_type = "global clock";
defparam \Clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \Reset~input (
	.i(Reset),
	.ibar(gnd),
	.o(\Reset~input_o ));
// synopsys translate_off
defparam \Reset~input .bus_hold = "false";
defparam \Reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \Run~input (
	.i(Run),
	.ibar(gnd),
	.o(\Run~input_o ));
// synopsys translate_off
defparam \Run~input .bus_hold = "false";
defparam \Run~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X109_Y32_N10
cycloneive_lcell_comb \Ctrl|curr_state~33 (
// Equation(s):
// \Ctrl|curr_state~33_combout  = (\Ctrl|curr_state.N~q  & \Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Ctrl|curr_state.N~q ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\Ctrl|curr_state~33_combout ),
	.cout());
// synopsys translate_off
defparam \Ctrl|curr_state~33 .lut_mask = 16'hF000;
defparam \Ctrl|curr_state~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y32_N11
dffeas \Ctrl|curr_state.O (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Ctrl|curr_state~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ctrl|curr_state.O~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ctrl|curr_state.O .is_wysiwyg = "true";
defparam \Ctrl|curr_state.O .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y32_N24
cycloneive_lcell_comb \Ctrl|curr_state~26 (
// Equation(s):
// \Ctrl|curr_state~26_combout  = (\Ctrl|curr_state.O~q  & \Reset~input_o )

	.dataa(\Ctrl|curr_state.O~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\Ctrl|curr_state~26_combout ),
	.cout());
// synopsys translate_off
defparam \Ctrl|curr_state~26 .lut_mask = 16'hAA00;
defparam \Ctrl|curr_state~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y32_N25
dffeas \Ctrl|curr_state.P (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Ctrl|curr_state~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ctrl|curr_state.P~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ctrl|curr_state.P .is_wysiwyg = "true";
defparam \Ctrl|curr_state.P .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y32_N28
cycloneive_lcell_comb \Ctrl|Selector19~5 (
// Equation(s):
// \Ctrl|Selector19~5_combout  = (\Ctrl|curr_state.P~q  & \Reset~input_o )

	.dataa(gnd),
	.datab(\Ctrl|curr_state.P~q ),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\Ctrl|Selector19~5_combout ),
	.cout());
// synopsys translate_off
defparam \Ctrl|Selector19~5 .lut_mask = 16'hCC00;
defparam \Ctrl|Selector19~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y32_N13
dffeas \Ctrl|curr_state.Q (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Ctrl|Selector19~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ctrl|curr_state.Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ctrl|curr_state.Q .is_wysiwyg = "true";
defparam \Ctrl|curr_state.Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y32_N24
cycloneive_lcell_comb \Ctrl|Selector17~0 (
// Equation(s):
// \Ctrl|Selector17~0_combout  = (\Ctrl|curr_state.Q~q ) # ((!\Run~input_o  & \Ctrl|curr_state.R~q ))

	.dataa(gnd),
	.datab(\Run~input_o ),
	.datac(\Ctrl|curr_state.R~q ),
	.datad(\Ctrl|curr_state.Q~q ),
	.cin(gnd),
	.combout(\Ctrl|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \Ctrl|Selector17~0 .lut_mask = 16'hFF30;
defparam \Ctrl|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y32_N25
dffeas \Ctrl|curr_state.R (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Ctrl|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ctrl|curr_state.R~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ctrl|curr_state.R .is_wysiwyg = "true";
defparam \Ctrl|curr_state.R .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y32_N6
cycloneive_lcell_comb \Ctrl|curr_state~34 (
// Equation(s):
// \Ctrl|curr_state~34_combout  = (\Reset~input_o  & (((\Ctrl|curr_state.A~q  & !\Ctrl|curr_state.R~q )) # (!\Run~input_o )))

	.dataa(\Run~input_o ),
	.datab(\Reset~input_o ),
	.datac(\Ctrl|curr_state.A~q ),
	.datad(\Ctrl|curr_state.R~q ),
	.cin(gnd),
	.combout(\Ctrl|curr_state~34_combout ),
	.cout());
// synopsys translate_off
defparam \Ctrl|curr_state~34 .lut_mask = 16'h44C4;
defparam \Ctrl|curr_state~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y32_N7
dffeas \Ctrl|curr_state.A (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Ctrl|curr_state~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ctrl|curr_state.A~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ctrl|curr_state.A .is_wysiwyg = "true";
defparam \Ctrl|curr_state.A .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y32_N16
cycloneive_lcell_comb \Ctrl|curr_state~35 (
// Equation(s):
// \Ctrl|curr_state~35_combout  = (!\Ctrl|curr_state.A~q  & (!\Run~input_o  & \Reset~input_o ))

	.dataa(\Ctrl|curr_state.A~q ),
	.datab(\Run~input_o ),
	.datac(\Reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Ctrl|curr_state~35_combout ),
	.cout());
// synopsys translate_off
defparam \Ctrl|curr_state~35 .lut_mask = 16'h1010;
defparam \Ctrl|curr_state~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y32_N17
dffeas \Ctrl|curr_state.Z (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Ctrl|curr_state~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ctrl|curr_state.Z~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ctrl|curr_state.Z .is_wysiwyg = "true";
defparam \Ctrl|curr_state.Z .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y32_N20
cycloneive_lcell_comb \Ctrl|curr_state~36 (
// Equation(s):
// \Ctrl|curr_state~36_combout  = (\Reset~input_o  & \Ctrl|curr_state.Z~q )

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(gnd),
	.datad(\Ctrl|curr_state.Z~q ),
	.cin(gnd),
	.combout(\Ctrl|curr_state~36_combout ),
	.cout());
// synopsys translate_off
defparam \Ctrl|curr_state~36 .lut_mask = 16'hCC00;
defparam \Ctrl|curr_state~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y32_N21
dffeas \Ctrl|curr_state.B (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Ctrl|curr_state~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ctrl|curr_state.B~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ctrl|curr_state.B .is_wysiwyg = "true";
defparam \Ctrl|curr_state.B .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y32_N10
cycloneive_lcell_comb \Ctrl|curr_state~27 (
// Equation(s):
// \Ctrl|curr_state~27_combout  = (\Ctrl|curr_state.B~q  & \Reset~input_o )

	.dataa(gnd),
	.datab(\Ctrl|curr_state.B~q ),
	.datac(\Reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Ctrl|curr_state~27_combout ),
	.cout());
// synopsys translate_off
defparam \Ctrl|curr_state~27 .lut_mask = 16'hC0C0;
defparam \Ctrl|curr_state~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y32_N11
dffeas \Ctrl|curr_state.C (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Ctrl|curr_state~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ctrl|curr_state.C~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ctrl|curr_state.C .is_wysiwyg = "true";
defparam \Ctrl|curr_state.C .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y32_N22
cycloneive_lcell_comb \Ctrl|curr_state~37 (
// Equation(s):
// \Ctrl|curr_state~37_combout  = (\Ctrl|curr_state.C~q  & \Reset~input_o )

	.dataa(\Ctrl|curr_state.C~q ),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Ctrl|curr_state~37_combout ),
	.cout());
// synopsys translate_off
defparam \Ctrl|curr_state~37 .lut_mask = 16'hA0A0;
defparam \Ctrl|curr_state~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y32_N23
dffeas \Ctrl|curr_state.D (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Ctrl|curr_state~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ctrl|curr_state.D~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ctrl|curr_state.D .is_wysiwyg = "true";
defparam \Ctrl|curr_state.D .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y32_N12
cycloneive_lcell_comb \Ctrl|curr_state~28 (
// Equation(s):
// \Ctrl|curr_state~28_combout  = (\Reset~input_o  & \Ctrl|curr_state.D~q )

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(\Ctrl|curr_state.D~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Ctrl|curr_state~28_combout ),
	.cout());
// synopsys translate_off
defparam \Ctrl|curr_state~28 .lut_mask = 16'hC0C0;
defparam \Ctrl|curr_state~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y32_N13
dffeas \Ctrl|curr_state.E (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Ctrl|curr_state~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ctrl|curr_state.E~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ctrl|curr_state.E .is_wysiwyg = "true";
defparam \Ctrl|curr_state.E .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y32_N28
cycloneive_lcell_comb \Ctrl|curr_state~38 (
// Equation(s):
// \Ctrl|curr_state~38_combout  = (\Ctrl|curr_state.E~q  & \Reset~input_o )

	.dataa(\Ctrl|curr_state.E~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\Ctrl|curr_state~38_combout ),
	.cout());
// synopsys translate_off
defparam \Ctrl|curr_state~38 .lut_mask = 16'hAA00;
defparam \Ctrl|curr_state~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y32_N23
dffeas \Ctrl|curr_state.F (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Ctrl|curr_state~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ctrl|curr_state.F~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ctrl|curr_state.F .is_wysiwyg = "true";
defparam \Ctrl|curr_state.F .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y32_N2
cycloneive_lcell_comb \Ctrl|curr_state~29 (
// Equation(s):
// \Ctrl|curr_state~29_combout  = (\Ctrl|curr_state.F~q  & \Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Ctrl|curr_state.F~q ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\Ctrl|curr_state~29_combout ),
	.cout());
// synopsys translate_off
defparam \Ctrl|curr_state~29 .lut_mask = 16'hF000;
defparam \Ctrl|curr_state~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y32_N3
dffeas \Ctrl|curr_state.G (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Ctrl|curr_state~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ctrl|curr_state.G~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ctrl|curr_state.G .is_wysiwyg = "true";
defparam \Ctrl|curr_state.G .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y32_N16
cycloneive_lcell_comb \Ctrl|curr_state~39 (
// Equation(s):
// \Ctrl|curr_state~39_combout  = (\Ctrl|curr_state.G~q  & \Reset~input_o )

	.dataa(gnd),
	.datab(\Ctrl|curr_state.G~q ),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\Ctrl|curr_state~39_combout ),
	.cout());
// synopsys translate_off
defparam \Ctrl|curr_state~39 .lut_mask = 16'hCC00;
defparam \Ctrl|curr_state~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y32_N17
dffeas \Ctrl|curr_state.H (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Ctrl|curr_state~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ctrl|curr_state.H~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ctrl|curr_state.H .is_wysiwyg = "true";
defparam \Ctrl|curr_state.H .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y32_N4
cycloneive_lcell_comb \Ctrl|curr_state~30 (
// Equation(s):
// \Ctrl|curr_state~30_combout  = (\Ctrl|curr_state.H~q  & \Reset~input_o )

	.dataa(gnd),
	.datab(\Ctrl|curr_state.H~q ),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\Ctrl|curr_state~30_combout ),
	.cout());
// synopsys translate_off
defparam \Ctrl|curr_state~30 .lut_mask = 16'hCC00;
defparam \Ctrl|curr_state~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y32_N5
dffeas \Ctrl|curr_state.I (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Ctrl|curr_state~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ctrl|curr_state.I~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ctrl|curr_state.I .is_wysiwyg = "true";
defparam \Ctrl|curr_state.I .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y32_N26
cycloneive_lcell_comb \Ctrl|curr_state~40 (
// Equation(s):
// \Ctrl|curr_state~40_combout  = (\Ctrl|curr_state.I~q  & \Reset~input_o )

	.dataa(\Ctrl|curr_state.I~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\Ctrl|curr_state~40_combout ),
	.cout());
// synopsys translate_off
defparam \Ctrl|curr_state~40 .lut_mask = 16'hAA00;
defparam \Ctrl|curr_state~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y32_N27
dffeas \Ctrl|curr_state.J (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Ctrl|curr_state~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ctrl|curr_state.J~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ctrl|curr_state.J .is_wysiwyg = "true";
defparam \Ctrl|curr_state.J .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y32_N14
cycloneive_lcell_comb \Ctrl|curr_state~31 (
// Equation(s):
// \Ctrl|curr_state~31_combout  = (\Ctrl|curr_state.J~q  & \Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Ctrl|curr_state.J~q ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\Ctrl|curr_state~31_combout ),
	.cout());
// synopsys translate_off
defparam \Ctrl|curr_state~31 .lut_mask = 16'hF000;
defparam \Ctrl|curr_state~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y32_N15
dffeas \Ctrl|curr_state.K (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Ctrl|curr_state~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ctrl|curr_state.K~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ctrl|curr_state.K .is_wysiwyg = "true";
defparam \Ctrl|curr_state.K .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y32_N20
cycloneive_lcell_comb \Ctrl|curr_state~41 (
// Equation(s):
// \Ctrl|curr_state~41_combout  = (\Ctrl|curr_state.K~q  & \Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Ctrl|curr_state.K~q ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\Ctrl|curr_state~41_combout ),
	.cout());
// synopsys translate_off
defparam \Ctrl|curr_state~41 .lut_mask = 16'hF000;
defparam \Ctrl|curr_state~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y32_N21
dffeas \Ctrl|curr_state.L (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Ctrl|curr_state~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ctrl|curr_state.L~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ctrl|curr_state.L .is_wysiwyg = "true";
defparam \Ctrl|curr_state.L .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y32_N0
cycloneive_lcell_comb \Ctrl|curr_state~32 (
// Equation(s):
// \Ctrl|curr_state~32_combout  = (\Ctrl|curr_state.L~q  & \Reset~input_o )

	.dataa(gnd),
	.datab(\Ctrl|curr_state.L~q ),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\Ctrl|curr_state~32_combout ),
	.cout());
// synopsys translate_off
defparam \Ctrl|curr_state~32 .lut_mask = 16'hCC00;
defparam \Ctrl|curr_state~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y32_N1
dffeas \Ctrl|curr_state.M_ (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Ctrl|curr_state~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ctrl|curr_state.M_~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ctrl|curr_state.M_ .is_wysiwyg = "true";
defparam \Ctrl|curr_state.M_ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y32_N8
cycloneive_lcell_comb \Ctrl|curr_state~42 (
// Equation(s):
// \Ctrl|curr_state~42_combout  = (\Ctrl|curr_state.M_~q  & \Reset~input_o )

	.dataa(gnd),
	.datab(\Ctrl|curr_state.M_~q ),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\Ctrl|curr_state~42_combout ),
	.cout());
// synopsys translate_off
defparam \Ctrl|curr_state~42 .lut_mask = 16'hCC00;
defparam \Ctrl|curr_state~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y32_N9
dffeas \Ctrl|curr_state.N (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Ctrl|curr_state~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ctrl|curr_state.N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ctrl|curr_state.N .is_wysiwyg = "true";
defparam \Ctrl|curr_state.N .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y32_N30
cycloneive_lcell_comb \Ctrl|Selector19~2 (
// Equation(s):
// \Ctrl|Selector19~2_combout  = (!\Ctrl|curr_state.F~q  & (!\Ctrl|curr_state.H~q  & (!\Ctrl|curr_state.J~q  & !\Ctrl|curr_state.L~q )))

	.dataa(\Ctrl|curr_state.F~q ),
	.datab(\Ctrl|curr_state.H~q ),
	.datac(\Ctrl|curr_state.J~q ),
	.datad(\Ctrl|curr_state.L~q ),
	.cin(gnd),
	.combout(\Ctrl|Selector19~2_combout ),
	.cout());
// synopsys translate_off
defparam \Ctrl|Selector19~2 .lut_mask = 16'h0001;
defparam \Ctrl|Selector19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y32_N12
cycloneive_lcell_comb \Ctrl|WideNor0~1 (
// Equation(s):
// \Ctrl|WideNor0~1_combout  = (!\Ctrl|curr_state.O~q  & (!\Ctrl|curr_state.K~q  & (!\Ctrl|curr_state.Q~q  & !\Ctrl|curr_state.M_~q )))

	.dataa(\Ctrl|curr_state.O~q ),
	.datab(\Ctrl|curr_state.K~q ),
	.datac(\Ctrl|curr_state.Q~q ),
	.datad(\Ctrl|curr_state.M_~q ),
	.cin(gnd),
	.combout(\Ctrl|WideNor0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Ctrl|WideNor0~1 .lut_mask = 16'h0001;
defparam \Ctrl|WideNor0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \ClearA_LoadB~input (
	.i(ClearA_LoadB),
	.ibar(gnd),
	.o(\ClearA_LoadB~input_o ));
// synopsys translate_off
defparam \ClearA_LoadB~input .bus_hold = "false";
defparam \ClearA_LoadB~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X111_Y32_N8
cycloneive_lcell_comb \Ctrl|Selector19~0 (
// Equation(s):
// \Ctrl|Selector19~0_combout  = (!\Ctrl|curr_state.D~q  & (!\Ctrl|curr_state.B~q  & ((\Ctrl|curr_state.A~q ) # (!\ClearA_LoadB~input_o ))))

	.dataa(\Ctrl|curr_state.D~q ),
	.datab(\Ctrl|curr_state.B~q ),
	.datac(\ClearA_LoadB~input_o ),
	.datad(\Ctrl|curr_state.A~q ),
	.cin(gnd),
	.combout(\Ctrl|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \Ctrl|Selector19~0 .lut_mask = 16'h1101;
defparam \Ctrl|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y32_N8
cycloneive_lcell_comb \Ctrl|WideNor0~0 (
// Equation(s):
// \Ctrl|WideNor0~0_combout  = (!\Ctrl|curr_state.G~q  & (!\Ctrl|curr_state.C~q  & (!\Ctrl|curr_state.I~q  & !\Ctrl|curr_state.E~q )))

	.dataa(\Ctrl|curr_state.G~q ),
	.datab(\Ctrl|curr_state.C~q ),
	.datac(\Ctrl|curr_state.I~q ),
	.datad(\Ctrl|curr_state.E~q ),
	.cin(gnd),
	.combout(\Ctrl|WideNor0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Ctrl|WideNor0~0 .lut_mask = 16'h0001;
defparam \Ctrl|WideNor0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y32_N22
cycloneive_lcell_comb \Ctrl|Selector19~1 (
// Equation(s):
// \Ctrl|Selector19~1_combout  = (\Ctrl|WideNor0~1_combout  & (\Ctrl|Selector19~0_combout  & (\Ctrl|WideNor0~0_combout  & !\Ctrl|curr_state.R~q )))

	.dataa(\Ctrl|WideNor0~1_combout ),
	.datab(\Ctrl|Selector19~0_combout ),
	.datac(\Ctrl|WideNor0~0_combout ),
	.datad(\Ctrl|curr_state.R~q ),
	.cin(gnd),
	.combout(\Ctrl|Selector19~1_combout ),
	.cout());
// synopsys translate_off
defparam \Ctrl|Selector19~1 .lut_mask = 16'h0080;
defparam \Ctrl|Selector19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y32_N18
cycloneive_lcell_comb \Ctrl|Selector19~3 (
// Equation(s):
// \Ctrl|Selector19~3_combout  = ((!\Ctrl|curr_state.N~q  & (\Ctrl|Selector19~2_combout  & \Ctrl|Selector19~1_combout ))) # (!\Reset~input_o )

	.dataa(\Reset~input_o ),
	.datab(\Ctrl|curr_state.N~q ),
	.datac(\Ctrl|Selector19~2_combout ),
	.datad(\Ctrl|Selector19~1_combout ),
	.cin(gnd),
	.combout(\Ctrl|Selector19~3_combout ),
	.cout());
// synopsys translate_off
defparam \Ctrl|Selector19~3 .lut_mask = 16'h7555;
defparam \Ctrl|Selector19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y32_N22
cycloneive_lcell_comb \Ctrl|Selector19~4 (
// Equation(s):
// \Ctrl|Selector19~4_combout  = (\Ctrl|Selector19~3_combout  & ((!\Ctrl|curr_state.P~q ) # (!\Reset~input_o )))

	.dataa(\Reset~input_o ),
	.datab(\Ctrl|Selector19~3_combout ),
	.datac(gnd),
	.datad(\Ctrl|curr_state.P~q ),
	.cin(gnd),
	.combout(\Ctrl|Selector19~4_combout ),
	.cout());
// synopsys translate_off
defparam \Ctrl|Selector19~4 .lut_mask = 16'h44CC;
defparam \Ctrl|Selector19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N1
cycloneive_io_ibuf \S[6]~input (
	.i(S[6]),
	.ibar(gnd),
	.o(\S[6]~input_o ));
// synopsys translate_off
defparam \S[6]~input .bus_hold = "false";
defparam \S[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \S[0]~input (
	.i(S[0]),
	.ibar(gnd),
	.o(\S[0]~input_o ));
// synopsys translate_off
defparam \S[0]~input .bus_hold = "false";
defparam \S[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \S[1]~input (
	.i(S[1]),
	.ibar(gnd),
	.o(\S[1]~input_o ));
// synopsys translate_off
defparam \S[1]~input .bus_hold = "false";
defparam \S[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \S[3]~input (
	.i(S[3]),
	.ibar(gnd),
	.o(\S[3]~input_o ));
// synopsys translate_off
defparam \S[3]~input .bus_hold = "false";
defparam \S[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \S[5]~input (
	.i(S[5]),
	.ibar(gnd),
	.o(\S[5]~input_o ));
// synopsys translate_off
defparam \S[5]~input .bus_hold = "false";
defparam \S[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X110_Y32_N26
cycloneive_lcell_comb \Add_Sub|FA0|s (
// Equation(s):
// \Add_Sub|FA0|s~combout  = \REG_A|Data_Out [0] $ (\S[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\REG_A|Data_Out [0]),
	.datad(\S[0]~input_o ),
	.cin(gnd),
	.combout(\Add_Sub|FA0|s~combout ),
	.cout());
// synopsys translate_off
defparam \Add_Sub|FA0|s .lut_mask = 16'h0FF0;
defparam \Add_Sub|FA0|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y32_N18
cycloneive_lcell_comb \Ctrl|Add~0 (
// Equation(s):
// \Ctrl|Add~0_combout  = (!\Ctrl|curr_state.Z~q  & \Ctrl|curr_state.A~q )

	.dataa(gnd),
	.datab(\Ctrl|curr_state.Z~q ),
	.datac(gnd),
	.datad(\Ctrl|curr_state.A~q ),
	.cin(gnd),
	.combout(\Ctrl|Add~0_combout ),
	.cout());
// synopsys translate_off
defparam \Ctrl|Add~0 .lut_mask = 16'h3300;
defparam \Ctrl|Add~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y32_N10
cycloneive_lcell_comb \Ctrl|Add~3 (
// Equation(s):
// \Ctrl|Add~3_combout  = (\Ctrl|WideNor0~1_combout  & (\Ctrl|Add~0_combout  & (\Ctrl|WideNor0~0_combout  & !\Ctrl|curr_state.R~q )))

	.dataa(\Ctrl|WideNor0~1_combout ),
	.datab(\Ctrl|Add~0_combout ),
	.datac(\Ctrl|WideNor0~0_combout ),
	.datad(\Ctrl|curr_state.R~q ),
	.cin(gnd),
	.combout(\Ctrl|Add~3_combout ),
	.cout());
// synopsys translate_off
defparam \Ctrl|Add~3 .lut_mask = 16'h0080;
defparam \Ctrl|Add~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y32_N28
cycloneive_lcell_comb \LoadXA~0 (
// Equation(s):
// \LoadXA~0_combout  = (\REG_B|Data_Out [0] & ((\Ctrl|Add~3_combout ) # (\Ctrl|curr_state.P~q )))

	.dataa(\Ctrl|Add~3_combout ),
	.datab(\Ctrl|curr_state.P~q ),
	.datac(\REG_B|Data_Out [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\LoadXA~0_combout ),
	.cout());
// synopsys translate_off
defparam \LoadXA~0 .lut_mask = 16'hE0E0;
defparam \LoadXA~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y32_N2
cycloneive_lcell_comb \Ctrl|Add~1 (
// Equation(s):
// \Ctrl|Add~1_combout  = (!\Ctrl|curr_state.P~q  & (\REG_B|Data_Out [0] & !\Ctrl|curr_state.R~q ))

	.dataa(gnd),
	.datab(\Ctrl|curr_state.P~q ),
	.datac(\REG_B|Data_Out [0]),
	.datad(\Ctrl|curr_state.R~q ),
	.cin(gnd),
	.combout(\Ctrl|Add~1_combout ),
	.cout());
// synopsys translate_off
defparam \Ctrl|Add~1 .lut_mask = 16'h0030;
defparam \Ctrl|Add~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y32_N20
cycloneive_lcell_comb \Ctrl|Add~2 (
// Equation(s):
// \Ctrl|Add~2_combout  = (\Ctrl|WideNor0~1_combout  & (\Ctrl|Add~1_combout  & (\Ctrl|WideNor0~0_combout  & \Ctrl|Add~0_combout )))

	.dataa(\Ctrl|WideNor0~1_combout ),
	.datab(\Ctrl|Add~1_combout ),
	.datac(\Ctrl|WideNor0~0_combout ),
	.datad(\Ctrl|Add~0_combout ),
	.cin(gnd),
	.combout(\Ctrl|Add~2_combout ),
	.cout());
// synopsys translate_off
defparam \Ctrl|Add~2 .lut_mask = 16'h8000;
defparam \Ctrl|Add~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y32_N30
cycloneive_lcell_comb \Add_Sub|FA0|c~0 (
// Equation(s):
// \Add_Sub|FA0|c~0_combout  = (\REG_A|Data_Out [0] & (((\Ctrl|Sub~0_combout ) # (\S[0]~input_o )))) # (!\REG_A|Data_Out [0] & (\Ctrl|Sub~0_combout  & (\Ctrl|Add~2_combout  $ (!\S[0]~input_o ))))

	.dataa(\REG_A|Data_Out [0]),
	.datab(\Ctrl|Add~2_combout ),
	.datac(\Ctrl|Sub~0_combout ),
	.datad(\S[0]~input_o ),
	.cin(gnd),
	.combout(\Add_Sub|FA0|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add_Sub|FA0|c~0 .lut_mask = 16'hEAB0;
defparam \Add_Sub|FA0|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y32_N16
cycloneive_lcell_comb \Add_Sub|FA1|c~0 (
// Equation(s):
// \Add_Sub|FA1|c~0_combout  = (\REG_A|Data_Out [1] & ((\Add_Sub|FA0|c~0_combout ) # (\Ctrl|Sub~0_combout  $ (\S[1]~input_o )))) # (!\REG_A|Data_Out [1] & (\Add_Sub|FA0|c~0_combout  & (\Ctrl|Sub~0_combout  $ (\S[1]~input_o ))))

	.dataa(\REG_A|Data_Out [1]),
	.datab(\Ctrl|Sub~0_combout ),
	.datac(\Add_Sub|FA0|c~0_combout ),
	.datad(\S[1]~input_o ),
	.cin(gnd),
	.combout(\Add_Sub|FA1|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add_Sub|FA1|c~0 .lut_mask = 16'hB2E8;
defparam \Add_Sub|FA1|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \S[2]~input (
	.i(S[2]),
	.ibar(gnd),
	.o(\S[2]~input_o ));
// synopsys translate_off
defparam \S[2]~input .bus_hold = "false";
defparam \S[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X108_Y32_N2
cycloneive_lcell_comb \Add_Sub|FA2|s (
// Equation(s):
// \Add_Sub|FA2|s~combout  = \Add_Sub|FA1|c~0_combout  $ (\Ctrl|Sub~0_combout  $ (\REG_A|Data_Out [2] $ (\S[2]~input_o )))

	.dataa(\Add_Sub|FA1|c~0_combout ),
	.datab(\Ctrl|Sub~0_combout ),
	.datac(\REG_A|Data_Out [2]),
	.datad(\S[2]~input_o ),
	.cin(gnd),
	.combout(\Add_Sub|FA2|s~combout ),
	.cout());
// synopsys translate_off
defparam \Add_Sub|FA2|s .lut_mask = 16'h6996;
defparam \Add_Sub|FA2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y32_N10
cycloneive_lcell_comb \Add_Sub|FA2|c~0 (
// Equation(s):
// \Add_Sub|FA2|c~0_combout  = (\Add_Sub|FA1|c~0_combout  & ((\REG_A|Data_Out [2]) # (\Ctrl|Sub~0_combout  $ (\S[2]~input_o )))) # (!\Add_Sub|FA1|c~0_combout  & (\REG_A|Data_Out [2] & (\Ctrl|Sub~0_combout  $ (\S[2]~input_o ))))

	.dataa(\Add_Sub|FA1|c~0_combout ),
	.datab(\Ctrl|Sub~0_combout ),
	.datac(\REG_A|Data_Out [2]),
	.datad(\S[2]~input_o ),
	.cin(gnd),
	.combout(\Add_Sub|FA2|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add_Sub|FA2|c~0 .lut_mask = 16'hB2E8;
defparam \Add_Sub|FA2|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y32_N12
cycloneive_lcell_comb \Add_Sub|FA3|c~0 (
// Equation(s):
// \Add_Sub|FA3|c~0_combout  = (\Add_Sub|FA2|c~0_combout  & ((\REG_A|Data_Out [3]) # (\S[3]~input_o  $ (\Ctrl|Sub~0_combout )))) # (!\Add_Sub|FA2|c~0_combout  & (\REG_A|Data_Out [3] & (\S[3]~input_o  $ (\Ctrl|Sub~0_combout ))))

	.dataa(\Add_Sub|FA2|c~0_combout ),
	.datab(\REG_A|Data_Out [3]),
	.datac(\S[3]~input_o ),
	.datad(\Ctrl|Sub~0_combout ),
	.cin(gnd),
	.combout(\Add_Sub|FA3|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add_Sub|FA3|c~0 .lut_mask = 16'h8EE8;
defparam \Add_Sub|FA3|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \S[4]~input (
	.i(S[4]),
	.ibar(gnd),
	.o(\S[4]~input_o ));
// synopsys translate_off
defparam \S[4]~input .bus_hold = "false";
defparam \S[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X107_Y32_N26
cycloneive_lcell_comb \Add_Sub|FA4|s (
// Equation(s):
// \Add_Sub|FA4|s~combout  = \Ctrl|Sub~0_combout  $ (\REG_A|Data_Out [4] $ (\Add_Sub|FA3|c~0_combout  $ (\S[4]~input_o )))

	.dataa(\Ctrl|Sub~0_combout ),
	.datab(\REG_A|Data_Out [4]),
	.datac(\Add_Sub|FA3|c~0_combout ),
	.datad(\S[4]~input_o ),
	.cin(gnd),
	.combout(\Add_Sub|FA4|s~combout ),
	.cout());
// synopsys translate_off
defparam \Add_Sub|FA4|s .lut_mask = 16'h6996;
defparam \Add_Sub|FA4|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y32_N0
cycloneive_lcell_comb \REG_A|Data_Out~0 (
// Equation(s):
// \REG_A|Data_Out~0_combout  = (!\Ctrl|Selector19~4_combout  & ((\LoadXA~0_combout  & (\Add_Sub|FA4|s~combout )) # (!\LoadXA~0_combout  & ((\REG_A|Data_Out [5])))))

	.dataa(\Ctrl|Selector19~4_combout ),
	.datab(\Add_Sub|FA4|s~combout ),
	.datac(\LoadXA~0_combout ),
	.datad(\REG_A|Data_Out [5]),
	.cin(gnd),
	.combout(\REG_A|Data_Out~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|Data_Out~0 .lut_mask = 16'h4540;
defparam \REG_A|Data_Out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y32_N24
cycloneive_lcell_comb \REG_A|Data_Out[0]~1 (
// Equation(s):
// \REG_A|Data_Out[0]~1_combout  = ((\Ctrl|Selector19~4_combout ) # ((\LoadXA~0_combout ) # (!\Ctrl|WideNor0~0_combout ))) # (!\Ctrl|WideNor0~1_combout )

	.dataa(\Ctrl|WideNor0~1_combout ),
	.datab(\Ctrl|Selector19~4_combout ),
	.datac(\Ctrl|WideNor0~0_combout ),
	.datad(\LoadXA~0_combout ),
	.cin(gnd),
	.combout(\REG_A|Data_Out[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|Data_Out[0]~1 .lut_mask = 16'hFFDF;
defparam \REG_A|Data_Out[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y32_N1
dffeas \REG_A|Data_Out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\REG_A|Data_Out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_A|Data_Out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_A|Data_Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_A|Data_Out[4] .is_wysiwyg = "true";
defparam \REG_A|Data_Out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y32_N28
cycloneive_lcell_comb \Add_Sub|FA3|s (
// Equation(s):
// \Add_Sub|FA3|s~combout  = \Add_Sub|FA2|c~0_combout  $ (\REG_A|Data_Out [3] $ (\Ctrl|Sub~0_combout  $ (\S[3]~input_o )))

	.dataa(\Add_Sub|FA2|c~0_combout ),
	.datab(\REG_A|Data_Out [3]),
	.datac(\Ctrl|Sub~0_combout ),
	.datad(\S[3]~input_o ),
	.cin(gnd),
	.combout(\Add_Sub|FA3|s~combout ),
	.cout());
// synopsys translate_off
defparam \Add_Sub|FA3|s .lut_mask = 16'h6996;
defparam \Add_Sub|FA3|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y32_N6
cycloneive_lcell_comb \REG_A|Data_Out~10 (
// Equation(s):
// \REG_A|Data_Out~10_combout  = (!\Ctrl|Selector19~4_combout  & ((\LoadXA~0_combout  & ((\Add_Sub|FA3|s~combout ))) # (!\LoadXA~0_combout  & (\REG_A|Data_Out [4]))))

	.dataa(\REG_A|Data_Out [4]),
	.datab(\Add_Sub|FA3|s~combout ),
	.datac(\LoadXA~0_combout ),
	.datad(\Ctrl|Selector19~4_combout ),
	.cin(gnd),
	.combout(\REG_A|Data_Out~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|Data_Out~10 .lut_mask = 16'h00CA;
defparam \REG_A|Data_Out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y32_N7
dffeas \REG_A|Data_Out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\REG_A|Data_Out~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_A|Data_Out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_A|Data_Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_A|Data_Out[3] .is_wysiwyg = "true";
defparam \REG_A|Data_Out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y32_N4
cycloneive_lcell_comb \REG_A|Data_Out~9 (
// Equation(s):
// \REG_A|Data_Out~9_combout  = (!\Ctrl|Selector19~4_combout  & ((\LoadXA~0_combout  & (\Add_Sub|FA2|s~combout )) # (!\LoadXA~0_combout  & ((\REG_A|Data_Out [3])))))

	.dataa(\LoadXA~0_combout ),
	.datab(\Add_Sub|FA2|s~combout ),
	.datac(\REG_A|Data_Out [3]),
	.datad(\Ctrl|Selector19~4_combout ),
	.cin(gnd),
	.combout(\REG_A|Data_Out~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|Data_Out~9 .lut_mask = 16'h00D8;
defparam \REG_A|Data_Out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y32_N5
dffeas \REG_A|Data_Out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\REG_A|Data_Out~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_A|Data_Out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_A|Data_Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_A|Data_Out[2] .is_wysiwyg = "true";
defparam \REG_A|Data_Out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y32_N4
cycloneive_lcell_comb \Add_Sub|FA1|s (
// Equation(s):
// \Add_Sub|FA1|s~combout  = \REG_A|Data_Out [1] $ (\Ctrl|Sub~0_combout  $ (\Add_Sub|FA0|c~0_combout  $ (\S[1]~input_o )))

	.dataa(\REG_A|Data_Out [1]),
	.datab(\Ctrl|Sub~0_combout ),
	.datac(\Add_Sub|FA0|c~0_combout ),
	.datad(\S[1]~input_o ),
	.cin(gnd),
	.combout(\Add_Sub|FA1|s~combout ),
	.cout());
// synopsys translate_off
defparam \Add_Sub|FA1|s .lut_mask = 16'h6996;
defparam \Add_Sub|FA1|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y32_N12
cycloneive_lcell_comb \REG_A|Data_Out~8 (
// Equation(s):
// \REG_A|Data_Out~8_combout  = (!\Ctrl|Selector19~4_combout  & ((\LoadXA~0_combout  & ((\Add_Sub|FA1|s~combout ))) # (!\LoadXA~0_combout  & (\REG_A|Data_Out [2]))))

	.dataa(\REG_A|Data_Out [2]),
	.datab(\Ctrl|Selector19~4_combout ),
	.datac(\Add_Sub|FA1|s~combout ),
	.datad(\LoadXA~0_combout ),
	.cin(gnd),
	.combout(\REG_A|Data_Out~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|Data_Out~8 .lut_mask = 16'h3022;
defparam \REG_A|Data_Out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y32_N13
dffeas \REG_A|Data_Out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\REG_A|Data_Out~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_A|Data_Out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_A|Data_Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_A|Data_Out[1] .is_wysiwyg = "true";
defparam \REG_A|Data_Out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y32_N18
cycloneive_lcell_comb \REG_A|Data_Out~7 (
// Equation(s):
// \REG_A|Data_Out~7_combout  = (!\Ctrl|Selector19~4_combout  & ((\LoadXA~0_combout  & (\Add_Sub|FA0|s~combout )) # (!\LoadXA~0_combout  & ((\REG_A|Data_Out [1])))))

	.dataa(\Add_Sub|FA0|s~combout ),
	.datab(\Ctrl|Selector19~4_combout ),
	.datac(\LoadXA~0_combout ),
	.datad(\REG_A|Data_Out [1]),
	.cin(gnd),
	.combout(\REG_A|Data_Out~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|Data_Out~7 .lut_mask = 16'h2320;
defparam \REG_A|Data_Out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y32_N19
dffeas \REG_A|Data_Out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\REG_A|Data_Out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_A|Data_Out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_A|Data_Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_A|Data_Out[0] .is_wysiwyg = "true";
defparam \REG_A|Data_Out[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \S[7]~input (
	.i(S[7]),
	.ibar(gnd),
	.o(\S[7]~input_o ));
// synopsys translate_off
defparam \S[7]~input .bus_hold = "false";
defparam \S[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X110_Y32_N0
cycloneive_lcell_comb \REG_B|Data_Out~5 (
// Equation(s):
// \REG_B|Data_Out~5_combout  = (\Ctrl|curr_state.A~q  & (((\REG_A|Data_Out [0])))) # (!\Ctrl|curr_state.A~q  & ((\ClearA_LoadB~input_o  & (\REG_A|Data_Out [0])) # (!\ClearA_LoadB~input_o  & ((\S[7]~input_o )))))

	.dataa(\Ctrl|curr_state.A~q ),
	.datab(\ClearA_LoadB~input_o ),
	.datac(\REG_A|Data_Out [0]),
	.datad(\S[7]~input_o ),
	.cin(gnd),
	.combout(\REG_B|Data_Out~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_B|Data_Out~5 .lut_mask = 16'hF1E0;
defparam \REG_B|Data_Out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y32_N26
cycloneive_lcell_comb \REG_B|Data_Out[1]~1 (
// Equation(s):
// \REG_B|Data_Out[1]~1_combout  = (\Reset~input_o  & ((\Ctrl|curr_state.A~q ) # (\ClearA_LoadB~input_o )))

	.dataa(\Ctrl|curr_state.A~q ),
	.datab(gnd),
	.datac(\ClearA_LoadB~input_o ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\REG_B|Data_Out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_B|Data_Out[1]~1 .lut_mask = 16'hFA00;
defparam \REG_B|Data_Out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y32_N6
cycloneive_lcell_comb \REG_B|Data_Out[1]~2 (
// Equation(s):
// \REG_B|Data_Out[1]~2_combout  = ((!\REG_B|Data_Out[1]~1_combout ) # (!\Ctrl|WideNor0~0_combout )) # (!\Ctrl|WideNor0~1_combout )

	.dataa(\Ctrl|WideNor0~1_combout ),
	.datab(gnd),
	.datac(\Ctrl|WideNor0~0_combout ),
	.datad(\REG_B|Data_Out[1]~1_combout ),
	.cin(gnd),
	.combout(\REG_B|Data_Out[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_B|Data_Out[1]~2 .lut_mask = 16'h5FFF;
defparam \REG_B|Data_Out[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y32_N1
dffeas \REG_B|Data_Out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\REG_B|Data_Out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(\REG_B|Data_Out[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_B|Data_Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_B|Data_Out[7] .is_wysiwyg = "true";
defparam \REG_B|Data_Out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y30_N28
cycloneive_lcell_comb \REG_B|Data_Out~4 (
// Equation(s):
// \REG_B|Data_Out~4_combout  = (\Ctrl|curr_state.A~q  & (((\REG_B|Data_Out [7])))) # (!\Ctrl|curr_state.A~q  & ((\ClearA_LoadB~input_o  & ((\REG_B|Data_Out [7]))) # (!\ClearA_LoadB~input_o  & (\S[6]~input_o ))))

	.dataa(\Ctrl|curr_state.A~q ),
	.datab(\S[6]~input_o ),
	.datac(\REG_B|Data_Out [7]),
	.datad(\ClearA_LoadB~input_o ),
	.cin(gnd),
	.combout(\REG_B|Data_Out~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_B|Data_Out~4 .lut_mask = 16'hF0E4;
defparam \REG_B|Data_Out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y30_N29
dffeas \REG_B|Data_Out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\REG_B|Data_Out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(\REG_B|Data_Out[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_B|Data_Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_B|Data_Out[6] .is_wysiwyg = "true";
defparam \REG_B|Data_Out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y30_N26
cycloneive_lcell_comb \REG_B|Data_Out~3 (
// Equation(s):
// \REG_B|Data_Out~3_combout  = (\Ctrl|curr_state.A~q  & (((\REG_B|Data_Out [6])))) # (!\Ctrl|curr_state.A~q  & ((\ClearA_LoadB~input_o  & ((\REG_B|Data_Out [6]))) # (!\ClearA_LoadB~input_o  & (\S[5]~input_o ))))

	.dataa(\S[5]~input_o ),
	.datab(\REG_B|Data_Out [6]),
	.datac(\Ctrl|curr_state.A~q ),
	.datad(\ClearA_LoadB~input_o ),
	.cin(gnd),
	.combout(\REG_B|Data_Out~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_B|Data_Out~3 .lut_mask = 16'hCCCA;
defparam \REG_B|Data_Out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y30_N27
dffeas \REG_B|Data_Out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\REG_B|Data_Out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(\REG_B|Data_Out[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_B|Data_Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_B|Data_Out[5] .is_wysiwyg = "true";
defparam \REG_B|Data_Out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y30_N16
cycloneive_lcell_comb \REG_B|Data_Out~0 (
// Equation(s):
// \REG_B|Data_Out~0_combout  = (\Ctrl|curr_state.A~q  & (\REG_B|Data_Out [5])) # (!\Ctrl|curr_state.A~q  & ((\ClearA_LoadB~input_o  & (\REG_B|Data_Out [5])) # (!\ClearA_LoadB~input_o  & ((\S[4]~input_o )))))

	.dataa(\REG_B|Data_Out [5]),
	.datab(\S[4]~input_o ),
	.datac(\Ctrl|curr_state.A~q ),
	.datad(\ClearA_LoadB~input_o ),
	.cin(gnd),
	.combout(\REG_B|Data_Out~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_B|Data_Out~0 .lut_mask = 16'hAAAC;
defparam \REG_B|Data_Out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y30_N17
dffeas \REG_B|Data_Out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\REG_B|Data_Out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(\REG_B|Data_Out[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_B|Data_Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_B|Data_Out[4] .is_wysiwyg = "true";
defparam \REG_B|Data_Out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y36_N6
cycloneive_lcell_comb \REG_B|Data_Out~9 (
// Equation(s):
// \REG_B|Data_Out~9_combout  = (\Ctrl|curr_state.A~q  & (((\REG_B|Data_Out [4])))) # (!\Ctrl|curr_state.A~q  & ((\ClearA_LoadB~input_o  & ((\REG_B|Data_Out [4]))) # (!\ClearA_LoadB~input_o  & (\S[3]~input_o ))))

	.dataa(\S[3]~input_o ),
	.datab(\REG_B|Data_Out [4]),
	.datac(\Ctrl|curr_state.A~q ),
	.datad(\ClearA_LoadB~input_o ),
	.cin(gnd),
	.combout(\REG_B|Data_Out~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_B|Data_Out~9 .lut_mask = 16'hCCCA;
defparam \REG_B|Data_Out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y36_N7
dffeas \REG_B|Data_Out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\REG_B|Data_Out~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(\REG_B|Data_Out[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_B|Data_Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_B|Data_Out[3] .is_wysiwyg = "true";
defparam \REG_B|Data_Out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y36_N4
cycloneive_lcell_comb \REG_B|Data_Out~8 (
// Equation(s):
// \REG_B|Data_Out~8_combout  = (\Ctrl|curr_state.A~q  & (\REG_B|Data_Out [3])) # (!\Ctrl|curr_state.A~q  & ((\ClearA_LoadB~input_o  & (\REG_B|Data_Out [3])) # (!\ClearA_LoadB~input_o  & ((\S[2]~input_o )))))

	.dataa(\REG_B|Data_Out [3]),
	.datab(\S[2]~input_o ),
	.datac(\Ctrl|curr_state.A~q ),
	.datad(\ClearA_LoadB~input_o ),
	.cin(gnd),
	.combout(\REG_B|Data_Out~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_B|Data_Out~8 .lut_mask = 16'hAAAC;
defparam \REG_B|Data_Out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y36_N5
dffeas \REG_B|Data_Out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\REG_B|Data_Out~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(\REG_B|Data_Out[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_B|Data_Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_B|Data_Out[2] .is_wysiwyg = "true";
defparam \REG_B|Data_Out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y36_N26
cycloneive_lcell_comb \REG_B|Data_Out~7 (
// Equation(s):
// \REG_B|Data_Out~7_combout  = (\Ctrl|curr_state.A~q  & (((\REG_B|Data_Out [2])))) # (!\Ctrl|curr_state.A~q  & ((\ClearA_LoadB~input_o  & ((\REG_B|Data_Out [2]))) # (!\ClearA_LoadB~input_o  & (\S[1]~input_o ))))

	.dataa(\S[1]~input_o ),
	.datab(\Ctrl|curr_state.A~q ),
	.datac(\REG_B|Data_Out [2]),
	.datad(\ClearA_LoadB~input_o ),
	.cin(gnd),
	.combout(\REG_B|Data_Out~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_B|Data_Out~7 .lut_mask = 16'hF0E2;
defparam \REG_B|Data_Out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y36_N27
dffeas \REG_B|Data_Out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\REG_B|Data_Out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(\REG_B|Data_Out[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_B|Data_Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_B|Data_Out[1] .is_wysiwyg = "true";
defparam \REG_B|Data_Out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y36_N16
cycloneive_lcell_comb \REG_B|Data_Out~6 (
// Equation(s):
// \REG_B|Data_Out~6_combout  = (\Ctrl|curr_state.A~q  & (((\REG_B|Data_Out [1])))) # (!\Ctrl|curr_state.A~q  & ((\ClearA_LoadB~input_o  & ((\REG_B|Data_Out [1]))) # (!\ClearA_LoadB~input_o  & (\S[0]~input_o ))))

	.dataa(\S[0]~input_o ),
	.datab(\Ctrl|curr_state.A~q ),
	.datac(\REG_B|Data_Out [1]),
	.datad(\ClearA_LoadB~input_o ),
	.cin(gnd),
	.combout(\REG_B|Data_Out~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_B|Data_Out~6 .lut_mask = 16'hF0E2;
defparam \REG_B|Data_Out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y36_N17
dffeas \REG_B|Data_Out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\REG_B|Data_Out~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(\REG_B|Data_Out[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_B|Data_Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_B|Data_Out[0] .is_wysiwyg = "true";
defparam \REG_B|Data_Out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y32_N14
cycloneive_lcell_comb \Ctrl|Sub~0 (
// Equation(s):
// \Ctrl|Sub~0_combout  = (\Ctrl|curr_state.P~q  & \REG_B|Data_Out [0])

	.dataa(gnd),
	.datab(\Ctrl|curr_state.P~q ),
	.datac(\REG_B|Data_Out [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Ctrl|Sub~0_combout ),
	.cout());
// synopsys translate_off
defparam \Ctrl|Sub~0 .lut_mask = 16'hC0C0;
defparam \Ctrl|Sub~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y32_N12
cycloneive_lcell_comb \Add_Sub|FA4|c~0 (
// Equation(s):
// \Add_Sub|FA4|c~0_combout  = (\REG_A|Data_Out [4] & ((\Add_Sub|FA3|c~0_combout ) # (\Ctrl|Sub~0_combout  $ (\S[4]~input_o )))) # (!\REG_A|Data_Out [4] & (\Add_Sub|FA3|c~0_combout  & (\Ctrl|Sub~0_combout  $ (\S[4]~input_o ))))

	.dataa(\Ctrl|Sub~0_combout ),
	.datab(\REG_A|Data_Out [4]),
	.datac(\Add_Sub|FA3|c~0_combout ),
	.datad(\S[4]~input_o ),
	.cin(gnd),
	.combout(\Add_Sub|FA4|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add_Sub|FA4|c~0 .lut_mask = 16'hD4E8;
defparam \Add_Sub|FA4|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y32_N8
cycloneive_lcell_comb \Add_Sub|FA5|c~0 (
// Equation(s):
// \Add_Sub|FA5|c~0_combout  = (\Add_Sub|FA4|c~0_combout  & ((\REG_A|Data_Out [5]) # (\S[5]~input_o  $ (\Ctrl|Sub~0_combout )))) # (!\Add_Sub|FA4|c~0_combout  & (\REG_A|Data_Out [5] & (\S[5]~input_o  $ (\Ctrl|Sub~0_combout ))))

	.dataa(\Add_Sub|FA4|c~0_combout ),
	.datab(\REG_A|Data_Out [5]),
	.datac(\S[5]~input_o ),
	.datad(\Ctrl|Sub~0_combout ),
	.cin(gnd),
	.combout(\Add_Sub|FA5|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add_Sub|FA5|c~0 .lut_mask = 16'h8EE8;
defparam \Add_Sub|FA5|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y32_N18
cycloneive_lcell_comb \Add_Sub|FA6|s (
// Equation(s):
// \Add_Sub|FA6|s~combout  = \S[6]~input_o  $ (\Add_Sub|FA5|c~0_combout  $ (\Ctrl|Sub~0_combout  $ (\REG_A|Data_Out [6])))

	.dataa(\S[6]~input_o ),
	.datab(\Add_Sub|FA5|c~0_combout ),
	.datac(\Ctrl|Sub~0_combout ),
	.datad(\REG_A|Data_Out [6]),
	.cin(gnd),
	.combout(\Add_Sub|FA6|s~combout ),
	.cout());
// synopsys translate_off
defparam \Add_Sub|FA6|s .lut_mask = 16'h6996;
defparam \Add_Sub|FA6|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y32_N6
cycloneive_lcell_comb \REG_A|Data_Out~5 (
// Equation(s):
// \REG_A|Data_Out~5_combout  = (\LoadXA~0_combout  & (((\Reset~input_o  & \Ctrl|curr_state.P~q )) # (!\Ctrl|Selector19~3_combout )))

	.dataa(\Reset~input_o ),
	.datab(\Ctrl|curr_state.P~q ),
	.datac(\LoadXA~0_combout ),
	.datad(\Ctrl|Selector19~3_combout ),
	.cin(gnd),
	.combout(\REG_A|Data_Out~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|Data_Out~5 .lut_mask = 16'h80F0;
defparam \REG_A|Data_Out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y32_N30
cycloneive_lcell_comb \Add_Sub|FA6|c~0 (
// Equation(s):
// \Add_Sub|FA6|c~0_combout  = (\Add_Sub|FA5|c~0_combout  & ((\REG_A|Data_Out [6]) # (\S[6]~input_o  $ (\Ctrl|Sub~0_combout )))) # (!\Add_Sub|FA5|c~0_combout  & (\REG_A|Data_Out [6] & (\S[6]~input_o  $ (\Ctrl|Sub~0_combout ))))

	.dataa(\S[6]~input_o ),
	.datab(\Add_Sub|FA5|c~0_combout ),
	.datac(\Ctrl|Sub~0_combout ),
	.datad(\REG_A|Data_Out [6]),
	.cin(gnd),
	.combout(\Add_Sub|FA6|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add_Sub|FA6|c~0 .lut_mask = 16'hDE48;
defparam \Add_Sub|FA6|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y32_N14
cycloneive_lcell_comb \Add_Sub|FA7|c~0 (
// Equation(s):
// \Add_Sub|FA7|c~0_combout  = (\Add_Sub|FA6|c~0_combout  & ((\REG_A|Data_Out [7]) # (\Ctrl|Sub~0_combout  $ (\S[7]~input_o )))) # (!\Add_Sub|FA6|c~0_combout  & (\REG_A|Data_Out [7] & (\Ctrl|Sub~0_combout  $ (\S[7]~input_o ))))

	.dataa(\Add_Sub|FA6|c~0_combout ),
	.datab(\REG_A|Data_Out [7]),
	.datac(\Ctrl|Sub~0_combout ),
	.datad(\S[7]~input_o ),
	.cin(gnd),
	.combout(\Add_Sub|FA7|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add_Sub|FA7|c~0 .lut_mask = 16'h8EE8;
defparam \Add_Sub|FA7|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y32_N16
cycloneive_lcell_comb \Add_Sub|FA8|s~0 (
// Equation(s):
// \Add_Sub|FA8|s~0_combout  = \S[7]~input_o  $ (\REG_A|Data_Out [7] $ (((\Ctrl|curr_state.P~q  & \REG_B|Data_Out [0]))))

	.dataa(\S[7]~input_o ),
	.datab(\REG_A|Data_Out [7]),
	.datac(\Ctrl|curr_state.P~q ),
	.datad(\REG_B|Data_Out [0]),
	.cin(gnd),
	.combout(\Add_Sub|FA8|s~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add_Sub|FA8|s~0 .lut_mask = 16'h9666;
defparam \Add_Sub|FA8|s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y32_N0
cycloneive_lcell_comb \X_bit|D_out~0 (
// Equation(s):
// \X_bit|D_out~0_combout  = (\REG_A|Data_Out~4_combout ) # ((\REG_A|Data_Out~5_combout  & (\Add_Sub|FA7|c~0_combout  $ (\Add_Sub|FA8|s~0_combout ))))

	.dataa(\REG_A|Data_Out~5_combout ),
	.datab(\REG_A|Data_Out~4_combout ),
	.datac(\Add_Sub|FA7|c~0_combout ),
	.datad(\Add_Sub|FA8|s~0_combout ),
	.cin(gnd),
	.combout(\X_bit|D_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \X_bit|D_out~0 .lut_mask = 16'hCEEC;
defparam \X_bit|D_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y32_N1
dffeas \X_bit|D_out (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\X_bit|D_out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\X_bit|D_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \X_bit|D_out .is_wysiwyg = "true";
defparam \X_bit|D_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y32_N20
cycloneive_lcell_comb \REG_A|Data_Out~4 (
// Equation(s):
// \REG_A|Data_Out~4_combout  = (!\LoadXA~0_combout  & (\X_bit|D_out~q  & ((\Ctrl|Selector19~5_combout ) # (!\Ctrl|Selector19~3_combout ))))

	.dataa(\Ctrl|Selector19~3_combout ),
	.datab(\Ctrl|Selector19~5_combout ),
	.datac(\LoadXA~0_combout ),
	.datad(\X_bit|D_out~q ),
	.cin(gnd),
	.combout(\REG_A|Data_Out~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|Data_Out~4 .lut_mask = 16'h0D00;
defparam \REG_A|Data_Out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y32_N24
cycloneive_lcell_comb \REG_A|Data_Out~6 (
// Equation(s):
// \REG_A|Data_Out~6_combout  = (\REG_A|Data_Out~4_combout ) # ((\REG_A|Data_Out~5_combout  & (\Add_Sub|FA6|c~0_combout  $ (\Add_Sub|FA8|s~0_combout ))))

	.dataa(\REG_A|Data_Out~5_combout ),
	.datab(\REG_A|Data_Out~4_combout ),
	.datac(\Add_Sub|FA6|c~0_combout ),
	.datad(\Add_Sub|FA8|s~0_combout ),
	.cin(gnd),
	.combout(\REG_A|Data_Out~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|Data_Out~6 .lut_mask = 16'hCEEC;
defparam \REG_A|Data_Out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y32_N25
dffeas \REG_A|Data_Out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\REG_A|Data_Out~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_A|Data_Out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_A|Data_Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_A|Data_Out[7] .is_wysiwyg = "true";
defparam \REG_A|Data_Out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y32_N28
cycloneive_lcell_comb \REG_A|Data_Out~3 (
// Equation(s):
// \REG_A|Data_Out~3_combout  = (!\Ctrl|Selector19~4_combout  & ((\LoadXA~0_combout  & (\Add_Sub|FA6|s~combout )) # (!\LoadXA~0_combout  & ((\REG_A|Data_Out [7])))))

	.dataa(\Ctrl|Selector19~4_combout ),
	.datab(\Add_Sub|FA6|s~combout ),
	.datac(\LoadXA~0_combout ),
	.datad(\REG_A|Data_Out [7]),
	.cin(gnd),
	.combout(\REG_A|Data_Out~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|Data_Out~3 .lut_mask = 16'h4540;
defparam \REG_A|Data_Out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y32_N29
dffeas \REG_A|Data_Out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\REG_A|Data_Out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_A|Data_Out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_A|Data_Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_A|Data_Out[6] .is_wysiwyg = "true";
defparam \REG_A|Data_Out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y32_N22
cycloneive_lcell_comb \Add_Sub|FA5|s (
// Equation(s):
// \Add_Sub|FA5|s~combout  = \Add_Sub|FA4|c~0_combout  $ (\REG_A|Data_Out [5] $ (\S[5]~input_o  $ (\Ctrl|Sub~0_combout )))

	.dataa(\Add_Sub|FA4|c~0_combout ),
	.datab(\REG_A|Data_Out [5]),
	.datac(\S[5]~input_o ),
	.datad(\Ctrl|Sub~0_combout ),
	.cin(gnd),
	.combout(\Add_Sub|FA5|s~combout ),
	.cout());
// synopsys translate_off
defparam \Add_Sub|FA5|s .lut_mask = 16'h6996;
defparam \Add_Sub|FA5|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y32_N10
cycloneive_lcell_comb \REG_A|Data_Out~2 (
// Equation(s):
// \REG_A|Data_Out~2_combout  = (!\Ctrl|Selector19~4_combout  & ((\LoadXA~0_combout  & ((\Add_Sub|FA5|s~combout ))) # (!\LoadXA~0_combout  & (\REG_A|Data_Out [6]))))

	.dataa(\Ctrl|Selector19~4_combout ),
	.datab(\REG_A|Data_Out [6]),
	.datac(\LoadXA~0_combout ),
	.datad(\Add_Sub|FA5|s~combout ),
	.cin(gnd),
	.combout(\REG_A|Data_Out~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|Data_Out~2 .lut_mask = 16'h5404;
defparam \REG_A|Data_Out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y32_N11
dffeas \REG_A|Data_Out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\REG_A|Data_Out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_A|Data_Out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_A|Data_Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_A|Data_Out[5] .is_wysiwyg = "true";
defparam \REG_A|Data_Out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y32_N6
cycloneive_lcell_comb \HexAU|WideOr6~0 (
// Equation(s):
// \HexAU|WideOr6~0_combout  = (\REG_A|Data_Out [6] & (!\REG_A|Data_Out [5] & (\REG_A|Data_Out [4] $ (!\REG_A|Data_Out [7])))) # (!\REG_A|Data_Out [6] & (\REG_A|Data_Out [4] & (\REG_A|Data_Out [5] $ (!\REG_A|Data_Out [7]))))

	.dataa(\REG_A|Data_Out [5]),
	.datab(\REG_A|Data_Out [6]),
	.datac(\REG_A|Data_Out [4]),
	.datad(\REG_A|Data_Out [7]),
	.cin(gnd),
	.combout(\HexAU|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAU|WideOr6~0 .lut_mask = 16'h6014;
defparam \HexAU|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y32_N24
cycloneive_lcell_comb \HexAU|WideOr5~0 (
// Equation(s):
// \HexAU|WideOr5~0_combout  = (\REG_A|Data_Out [5] & ((\REG_A|Data_Out [4] & ((\REG_A|Data_Out [7]))) # (!\REG_A|Data_Out [4] & (\REG_A|Data_Out [6])))) # (!\REG_A|Data_Out [5] & (\REG_A|Data_Out [6] & (\REG_A|Data_Out [4] $ (\REG_A|Data_Out [7]))))

	.dataa(\REG_A|Data_Out [5]),
	.datab(\REG_A|Data_Out [6]),
	.datac(\REG_A|Data_Out [4]),
	.datad(\REG_A|Data_Out [7]),
	.cin(gnd),
	.combout(\HexAU|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAU|WideOr5~0 .lut_mask = 16'hAC48;
defparam \HexAU|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y32_N18
cycloneive_lcell_comb \HexAU|WideOr4~0 (
// Equation(s):
// \HexAU|WideOr4~0_combout  = (\REG_A|Data_Out [6] & (\REG_A|Data_Out [7] & ((\REG_A|Data_Out [5]) # (!\REG_A|Data_Out [4])))) # (!\REG_A|Data_Out [6] & (\REG_A|Data_Out [5] & (!\REG_A|Data_Out [4] & !\REG_A|Data_Out [7])))

	.dataa(\REG_A|Data_Out [5]),
	.datab(\REG_A|Data_Out [6]),
	.datac(\REG_A|Data_Out [4]),
	.datad(\REG_A|Data_Out [7]),
	.cin(gnd),
	.combout(\HexAU|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAU|WideOr4~0 .lut_mask = 16'h8C02;
defparam \HexAU|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y32_N26
cycloneive_lcell_comb \HexAU|WideOr3~0 (
// Equation(s):
// \HexAU|WideOr3~0_combout  = (\REG_A|Data_Out [5] & ((\REG_A|Data_Out [4] & (\REG_A|Data_Out [6])) # (!\REG_A|Data_Out [4] & (!\REG_A|Data_Out [6] & \REG_A|Data_Out [7])))) # (!\REG_A|Data_Out [5] & (!\REG_A|Data_Out [7] & (\REG_A|Data_Out [4] $ 
// (\REG_A|Data_Out [6]))))

	.dataa(\REG_A|Data_Out [4]),
	.datab(\REG_A|Data_Out [6]),
	.datac(\REG_A|Data_Out [5]),
	.datad(\REG_A|Data_Out [7]),
	.cin(gnd),
	.combout(\HexAU|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAU|WideOr3~0 .lut_mask = 16'h9086;
defparam \HexAU|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y32_N20
cycloneive_lcell_comb \HexAU|WideOr2~0 (
// Equation(s):
// \HexAU|WideOr2~0_combout  = (\REG_A|Data_Out [5] & (((\REG_A|Data_Out [4] & !\REG_A|Data_Out [7])))) # (!\REG_A|Data_Out [5] & ((\REG_A|Data_Out [6] & ((!\REG_A|Data_Out [7]))) # (!\REG_A|Data_Out [6] & (\REG_A|Data_Out [4]))))

	.dataa(\REG_A|Data_Out [5]),
	.datab(\REG_A|Data_Out [6]),
	.datac(\REG_A|Data_Out [4]),
	.datad(\REG_A|Data_Out [7]),
	.cin(gnd),
	.combout(\HexAU|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAU|WideOr2~0 .lut_mask = 16'h10F4;
defparam \HexAU|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y32_N14
cycloneive_lcell_comb \HexAU|WideOr1~0 (
// Equation(s):
// \HexAU|WideOr1~0_combout  = (\REG_A|Data_Out [5] & (!\REG_A|Data_Out [7] & ((\REG_A|Data_Out [4]) # (!\REG_A|Data_Out [6])))) # (!\REG_A|Data_Out [5] & (\REG_A|Data_Out [4] & (\REG_A|Data_Out [6] $ (!\REG_A|Data_Out [7]))))

	.dataa(\REG_A|Data_Out [5]),
	.datab(\REG_A|Data_Out [6]),
	.datac(\REG_A|Data_Out [4]),
	.datad(\REG_A|Data_Out [7]),
	.cin(gnd),
	.combout(\HexAU|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAU|WideOr1~0 .lut_mask = 16'h40B2;
defparam \HexAU|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y32_N16
cycloneive_lcell_comb \HexAU|WideOr0~0 (
// Equation(s):
// \HexAU|WideOr0~0_combout  = (\REG_A|Data_Out [4] & ((\REG_A|Data_Out [7]) # (\REG_A|Data_Out [5] $ (\REG_A|Data_Out [6])))) # (!\REG_A|Data_Out [4] & ((\REG_A|Data_Out [5]) # (\REG_A|Data_Out [6] $ (\REG_A|Data_Out [7]))))

	.dataa(\REG_A|Data_Out [5]),
	.datab(\REG_A|Data_Out [6]),
	.datac(\REG_A|Data_Out [4]),
	.datad(\REG_A|Data_Out [7]),
	.cin(gnd),
	.combout(\HexAU|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAU|WideOr0~0 .lut_mask = 16'hFB6E;
defparam \HexAU|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y30_N24
cycloneive_lcell_comb \HexAL|WideOr6~0 (
// Equation(s):
// \HexAL|WideOr6~0_combout  = (\REG_A|Data_Out [2] & (!\REG_A|Data_Out [1] & (\REG_A|Data_Out [3] $ (!\REG_A|Data_Out [0])))) # (!\REG_A|Data_Out [2] & (\REG_A|Data_Out [0] & (\REG_A|Data_Out [1] $ (!\REG_A|Data_Out [3]))))

	.dataa(\REG_A|Data_Out [1]),
	.datab(\REG_A|Data_Out [2]),
	.datac(\REG_A|Data_Out [3]),
	.datad(\REG_A|Data_Out [0]),
	.cin(gnd),
	.combout(\HexAL|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAL|WideOr6~0 .lut_mask = 16'h6104;
defparam \HexAL|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y30_N26
cycloneive_lcell_comb \HexAL|WideOr5~0 (
// Equation(s):
// \HexAL|WideOr5~0_combout  = (\REG_A|Data_Out [1] & ((\REG_A|Data_Out [0] & ((\REG_A|Data_Out [3]))) # (!\REG_A|Data_Out [0] & (\REG_A|Data_Out [2])))) # (!\REG_A|Data_Out [1] & (\REG_A|Data_Out [2] & (\REG_A|Data_Out [3] $ (\REG_A|Data_Out [0]))))

	.dataa(\REG_A|Data_Out [1]),
	.datab(\REG_A|Data_Out [2]),
	.datac(\REG_A|Data_Out [3]),
	.datad(\REG_A|Data_Out [0]),
	.cin(gnd),
	.combout(\HexAL|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAL|WideOr5~0 .lut_mask = 16'hA4C8;
defparam \HexAL|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y30_N12
cycloneive_lcell_comb \HexAL|WideOr4~0 (
// Equation(s):
// \HexAL|WideOr4~0_combout  = (\REG_A|Data_Out [2] & (\REG_A|Data_Out [3] & ((\REG_A|Data_Out [1]) # (!\REG_A|Data_Out [0])))) # (!\REG_A|Data_Out [2] & (\REG_A|Data_Out [1] & (!\REG_A|Data_Out [3] & !\REG_A|Data_Out [0])))

	.dataa(\REG_A|Data_Out [1]),
	.datab(\REG_A|Data_Out [2]),
	.datac(\REG_A|Data_Out [3]),
	.datad(\REG_A|Data_Out [0]),
	.cin(gnd),
	.combout(\HexAL|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAL|WideOr4~0 .lut_mask = 16'h80C2;
defparam \HexAL|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y30_N14
cycloneive_lcell_comb \HexAL|WideOr3~0 (
// Equation(s):
// \HexAL|WideOr3~0_combout  = (\REG_A|Data_Out [1] & ((\REG_A|Data_Out [2] & ((\REG_A|Data_Out [0]))) # (!\REG_A|Data_Out [2] & (\REG_A|Data_Out [3] & !\REG_A|Data_Out [0])))) # (!\REG_A|Data_Out [1] & (!\REG_A|Data_Out [3] & (\REG_A|Data_Out [2] $ 
// (\REG_A|Data_Out [0]))))

	.dataa(\REG_A|Data_Out [1]),
	.datab(\REG_A|Data_Out [2]),
	.datac(\REG_A|Data_Out [3]),
	.datad(\REG_A|Data_Out [0]),
	.cin(gnd),
	.combout(\HexAL|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAL|WideOr3~0 .lut_mask = 16'h8924;
defparam \HexAL|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y30_N8
cycloneive_lcell_comb \HexAL|WideOr2~0 (
// Equation(s):
// \HexAL|WideOr2~0_combout  = (\REG_A|Data_Out [1] & (((!\REG_A|Data_Out [3] & \REG_A|Data_Out [0])))) # (!\REG_A|Data_Out [1] & ((\REG_A|Data_Out [2] & (!\REG_A|Data_Out [3])) # (!\REG_A|Data_Out [2] & ((\REG_A|Data_Out [0])))))

	.dataa(\REG_A|Data_Out [1]),
	.datab(\REG_A|Data_Out [2]),
	.datac(\REG_A|Data_Out [3]),
	.datad(\REG_A|Data_Out [0]),
	.cin(gnd),
	.combout(\HexAL|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAL|WideOr2~0 .lut_mask = 16'h1F04;
defparam \HexAL|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y30_N10
cycloneive_lcell_comb \HexAL|WideOr1~0 (
// Equation(s):
// \HexAL|WideOr1~0_combout  = (\REG_A|Data_Out [1] & (!\REG_A|Data_Out [3] & ((\REG_A|Data_Out [0]) # (!\REG_A|Data_Out [2])))) # (!\REG_A|Data_Out [1] & (\REG_A|Data_Out [0] & (\REG_A|Data_Out [2] $ (!\REG_A|Data_Out [3]))))

	.dataa(\REG_A|Data_Out [1]),
	.datab(\REG_A|Data_Out [2]),
	.datac(\REG_A|Data_Out [3]),
	.datad(\REG_A|Data_Out [0]),
	.cin(gnd),
	.combout(\HexAL|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAL|WideOr1~0 .lut_mask = 16'h4B02;
defparam \HexAL|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y30_N4
cycloneive_lcell_comb \HexAL|WideOr0~0 (
// Equation(s):
// \HexAL|WideOr0~0_combout  = (\REG_A|Data_Out [0] & ((\REG_A|Data_Out [3]) # (\REG_A|Data_Out [1] $ (\REG_A|Data_Out [2])))) # (!\REG_A|Data_Out [0] & ((\REG_A|Data_Out [1]) # (\REG_A|Data_Out [2] $ (\REG_A|Data_Out [3]))))

	.dataa(\REG_A|Data_Out [1]),
	.datab(\REG_A|Data_Out [2]),
	.datac(\REG_A|Data_Out [3]),
	.datad(\REG_A|Data_Out [0]),
	.cin(gnd),
	.combout(\HexAL|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAL|WideOr0~0 .lut_mask = 16'hF6BE;
defparam \HexAL|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y30_N14
cycloneive_lcell_comb \HexBU|WideOr6~0 (
// Equation(s):
// \HexBU|WideOr6~0_combout  = (\REG_B|Data_Out [6] & (!\REG_B|Data_Out [5] & (\REG_B|Data_Out [7] $ (!\REG_B|Data_Out [4])))) # (!\REG_B|Data_Out [6] & (\REG_B|Data_Out [4] & (\REG_B|Data_Out [5] $ (!\REG_B|Data_Out [7]))))

	.dataa(\REG_B|Data_Out [5]),
	.datab(\REG_B|Data_Out [6]),
	.datac(\REG_B|Data_Out [7]),
	.datad(\REG_B|Data_Out [4]),
	.cin(gnd),
	.combout(\HexBU|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBU|WideOr6~0 .lut_mask = 16'h6104;
defparam \HexBU|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y30_N24
cycloneive_lcell_comb \HexBU|WideOr5~0 (
// Equation(s):
// \HexBU|WideOr5~0_combout  = (\REG_B|Data_Out [5] & ((\REG_B|Data_Out [4] & ((\REG_B|Data_Out [7]))) # (!\REG_B|Data_Out [4] & (\REG_B|Data_Out [6])))) # (!\REG_B|Data_Out [5] & (\REG_B|Data_Out [6] & (\REG_B|Data_Out [7] $ (\REG_B|Data_Out [4]))))

	.dataa(\REG_B|Data_Out [5]),
	.datab(\REG_B|Data_Out [6]),
	.datac(\REG_B|Data_Out [7]),
	.datad(\REG_B|Data_Out [4]),
	.cin(gnd),
	.combout(\HexBU|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBU|WideOr5~0 .lut_mask = 16'hA4C8;
defparam \HexBU|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y30_N18
cycloneive_lcell_comb \HexBU|WideOr4~0 (
// Equation(s):
// \HexBU|WideOr4~0_combout  = (\REG_B|Data_Out [6] & (\REG_B|Data_Out [7] & ((\REG_B|Data_Out [5]) # (!\REG_B|Data_Out [4])))) # (!\REG_B|Data_Out [6] & (\REG_B|Data_Out [5] & (!\REG_B|Data_Out [7] & !\REG_B|Data_Out [4])))

	.dataa(\REG_B|Data_Out [5]),
	.datab(\REG_B|Data_Out [6]),
	.datac(\REG_B|Data_Out [7]),
	.datad(\REG_B|Data_Out [4]),
	.cin(gnd),
	.combout(\HexBU|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBU|WideOr4~0 .lut_mask = 16'h80C2;
defparam \HexBU|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y30_N4
cycloneive_lcell_comb \HexBU|WideOr3~0 (
// Equation(s):
// \HexBU|WideOr3~0_combout  = (\REG_B|Data_Out [5] & ((\REG_B|Data_Out [6] & ((\REG_B|Data_Out [4]))) # (!\REG_B|Data_Out [6] & (\REG_B|Data_Out [7] & !\REG_B|Data_Out [4])))) # (!\REG_B|Data_Out [5] & (!\REG_B|Data_Out [7] & (\REG_B|Data_Out [6] $ 
// (\REG_B|Data_Out [4]))))

	.dataa(\REG_B|Data_Out [5]),
	.datab(\REG_B|Data_Out [6]),
	.datac(\REG_B|Data_Out [7]),
	.datad(\REG_B|Data_Out [4]),
	.cin(gnd),
	.combout(\HexBU|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBU|WideOr3~0 .lut_mask = 16'h8924;
defparam \HexBU|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y30_N30
cycloneive_lcell_comb \HexBU|WideOr2~0 (
// Equation(s):
// \HexBU|WideOr2~0_combout  = (\REG_B|Data_Out [5] & (((!\REG_B|Data_Out [7] & \REG_B|Data_Out [4])))) # (!\REG_B|Data_Out [5] & ((\REG_B|Data_Out [6] & (!\REG_B|Data_Out [7])) # (!\REG_B|Data_Out [6] & ((\REG_B|Data_Out [4])))))

	.dataa(\REG_B|Data_Out [5]),
	.datab(\REG_B|Data_Out [6]),
	.datac(\REG_B|Data_Out [7]),
	.datad(\REG_B|Data_Out [4]),
	.cin(gnd),
	.combout(\HexBU|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBU|WideOr2~0 .lut_mask = 16'h1F04;
defparam \HexBU|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y30_N8
cycloneive_lcell_comb \HexBU|WideOr1~0 (
// Equation(s):
// \HexBU|WideOr1~0_combout  = (\REG_B|Data_Out [5] & (!\REG_B|Data_Out [7] & ((\REG_B|Data_Out [4]) # (!\REG_B|Data_Out [6])))) # (!\REG_B|Data_Out [5] & (\REG_B|Data_Out [4] & (\REG_B|Data_Out [6] $ (!\REG_B|Data_Out [7]))))

	.dataa(\REG_B|Data_Out [5]),
	.datab(\REG_B|Data_Out [6]),
	.datac(\REG_B|Data_Out [7]),
	.datad(\REG_B|Data_Out [4]),
	.cin(gnd),
	.combout(\HexBU|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBU|WideOr1~0 .lut_mask = 16'h4B02;
defparam \HexBU|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y30_N10
cycloneive_lcell_comb \HexBU|WideOr0~0 (
// Equation(s):
// \HexBU|WideOr0~0_combout  = (\REG_B|Data_Out [4] & ((\REG_B|Data_Out [7]) # (\REG_B|Data_Out [5] $ (\REG_B|Data_Out [6])))) # (!\REG_B|Data_Out [4] & ((\REG_B|Data_Out [5]) # (\REG_B|Data_Out [6] $ (\REG_B|Data_Out [7]))))

	.dataa(\REG_B|Data_Out [5]),
	.datab(\REG_B|Data_Out [6]),
	.datac(\REG_B|Data_Out [7]),
	.datad(\REG_B|Data_Out [4]),
	.cin(gnd),
	.combout(\HexBU|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBU|WideOr0~0 .lut_mask = 16'hF6BE;
defparam \HexBU|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y72_N0
cycloneive_lcell_comb \HexBL|WideOr6~0 (
// Equation(s):
// \HexBL|WideOr6~0_combout  = (\REG_B|Data_Out [2] & (!\REG_B|Data_Out [1] & (\REG_B|Data_Out [3] $ (!\REG_B|Data_Out [0])))) # (!\REG_B|Data_Out [2] & (\REG_B|Data_Out [0] & (\REG_B|Data_Out [1] $ (!\REG_B|Data_Out [3]))))

	.dataa(\REG_B|Data_Out [1]),
	.datab(\REG_B|Data_Out [2]),
	.datac(\REG_B|Data_Out [3]),
	.datad(\REG_B|Data_Out [0]),
	.cin(gnd),
	.combout(\HexBL|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBL|WideOr6~0 .lut_mask = 16'h6104;
defparam \HexBL|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y72_N2
cycloneive_lcell_comb \HexBL|WideOr5~0 (
// Equation(s):
// \HexBL|WideOr5~0_combout  = (\REG_B|Data_Out [1] & ((\REG_B|Data_Out [0] & ((\REG_B|Data_Out [3]))) # (!\REG_B|Data_Out [0] & (\REG_B|Data_Out [2])))) # (!\REG_B|Data_Out [1] & (\REG_B|Data_Out [2] & (\REG_B|Data_Out [3] $ (\REG_B|Data_Out [0]))))

	.dataa(\REG_B|Data_Out [1]),
	.datab(\REG_B|Data_Out [2]),
	.datac(\REG_B|Data_Out [3]),
	.datad(\REG_B|Data_Out [0]),
	.cin(gnd),
	.combout(\HexBL|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBL|WideOr5~0 .lut_mask = 16'hA4C8;
defparam \HexBL|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y72_N4
cycloneive_lcell_comb \HexBL|WideOr4~0 (
// Equation(s):
// \HexBL|WideOr4~0_combout  = (\REG_B|Data_Out [2] & (\REG_B|Data_Out [3] & ((\REG_B|Data_Out [1]) # (!\REG_B|Data_Out [0])))) # (!\REG_B|Data_Out [2] & (\REG_B|Data_Out [1] & (!\REG_B|Data_Out [3] & !\REG_B|Data_Out [0])))

	.dataa(\REG_B|Data_Out [1]),
	.datab(\REG_B|Data_Out [2]),
	.datac(\REG_B|Data_Out [3]),
	.datad(\REG_B|Data_Out [0]),
	.cin(gnd),
	.combout(\HexBL|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBL|WideOr4~0 .lut_mask = 16'h80C2;
defparam \HexBL|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y36_N24
cycloneive_lcell_comb \HexBL|WideOr3~0 (
// Equation(s):
// \HexBL|WideOr3~0_combout  = (\REG_B|Data_Out [1] & ((\REG_B|Data_Out [2] & ((\REG_B|Data_Out [0]))) # (!\REG_B|Data_Out [2] & (\REG_B|Data_Out [3] & !\REG_B|Data_Out [0])))) # (!\REG_B|Data_Out [1] & (!\REG_B|Data_Out [3] & (\REG_B|Data_Out [2] $ 
// (\REG_B|Data_Out [0]))))

	.dataa(\REG_B|Data_Out [3]),
	.datab(\REG_B|Data_Out [2]),
	.datac(\REG_B|Data_Out [1]),
	.datad(\REG_B|Data_Out [0]),
	.cin(gnd),
	.combout(\HexBL|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBL|WideOr3~0 .lut_mask = 16'hC124;
defparam \HexBL|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y36_N2
cycloneive_lcell_comb \HexBL|WideOr2~0 (
// Equation(s):
// \HexBL|WideOr2~0_combout  = (\REG_B|Data_Out [1] & (!\REG_B|Data_Out [3] & ((\REG_B|Data_Out [0])))) # (!\REG_B|Data_Out [1] & ((\REG_B|Data_Out [2] & (!\REG_B|Data_Out [3])) # (!\REG_B|Data_Out [2] & ((\REG_B|Data_Out [0])))))

	.dataa(\REG_B|Data_Out [3]),
	.datab(\REG_B|Data_Out [2]),
	.datac(\REG_B|Data_Out [1]),
	.datad(\REG_B|Data_Out [0]),
	.cin(gnd),
	.combout(\HexBL|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBL|WideOr2~0 .lut_mask = 16'h5704;
defparam \HexBL|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y72_N30
cycloneive_lcell_comb \HexBL|WideOr1~0 (
// Equation(s):
// \HexBL|WideOr1~0_combout  = (\REG_B|Data_Out [1] & (!\REG_B|Data_Out [3] & ((\REG_B|Data_Out [0]) # (!\REG_B|Data_Out [2])))) # (!\REG_B|Data_Out [1] & (\REG_B|Data_Out [0] & (\REG_B|Data_Out [2] $ (!\REG_B|Data_Out [3]))))

	.dataa(\REG_B|Data_Out [1]),
	.datab(\REG_B|Data_Out [2]),
	.datac(\REG_B|Data_Out [3]),
	.datad(\REG_B|Data_Out [0]),
	.cin(gnd),
	.combout(\HexBL|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBL|WideOr1~0 .lut_mask = 16'h4B02;
defparam \HexBL|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y72_N24
cycloneive_lcell_comb \HexBL|WideOr0~0 (
// Equation(s):
// \HexBL|WideOr0~0_combout  = (\REG_B|Data_Out [0] & ((\REG_B|Data_Out [3]) # (\REG_B|Data_Out [1] $ (\REG_B|Data_Out [2])))) # (!\REG_B|Data_Out [0] & ((\REG_B|Data_Out [1]) # (\REG_B|Data_Out [2] $ (\REG_B|Data_Out [3]))))

	.dataa(\REG_B|Data_Out [1]),
	.datab(\REG_B|Data_Out [2]),
	.datac(\REG_B|Data_Out [3]),
	.datad(\REG_B|Data_Out [0]),
	.cin(gnd),
	.combout(\HexBL|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBL|WideOr0~0 .lut_mask = 16'hF6BE;
defparam \HexBL|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

assign AhexU[0] = \AhexU[0]~output_o ;

assign AhexU[1] = \AhexU[1]~output_o ;

assign AhexU[2] = \AhexU[2]~output_o ;

assign AhexU[3] = \AhexU[3]~output_o ;

assign AhexU[4] = \AhexU[4]~output_o ;

assign AhexU[5] = \AhexU[5]~output_o ;

assign AhexU[6] = \AhexU[6]~output_o ;

assign AhexL[0] = \AhexL[0]~output_o ;

assign AhexL[1] = \AhexL[1]~output_o ;

assign AhexL[2] = \AhexL[2]~output_o ;

assign AhexL[3] = \AhexL[3]~output_o ;

assign AhexL[4] = \AhexL[4]~output_o ;

assign AhexL[5] = \AhexL[5]~output_o ;

assign AhexL[6] = \AhexL[6]~output_o ;

assign BhexU[0] = \BhexU[0]~output_o ;

assign BhexU[1] = \BhexU[1]~output_o ;

assign BhexU[2] = \BhexU[2]~output_o ;

assign BhexU[3] = \BhexU[3]~output_o ;

assign BhexU[4] = \BhexU[4]~output_o ;

assign BhexU[5] = \BhexU[5]~output_o ;

assign BhexU[6] = \BhexU[6]~output_o ;

assign BhexL[0] = \BhexL[0]~output_o ;

assign BhexL[1] = \BhexL[1]~output_o ;

assign BhexL[2] = \BhexL[2]~output_o ;

assign BhexL[3] = \BhexL[3]~output_o ;

assign BhexL[4] = \BhexL[4]~output_o ;

assign BhexL[5] = \BhexL[5]~output_o ;

assign BhexL[6] = \BhexL[6]~output_o ;

assign Aval[0] = \Aval[0]~output_o ;

assign Aval[1] = \Aval[1]~output_o ;

assign Aval[2] = \Aval[2]~output_o ;

assign Aval[3] = \Aval[3]~output_o ;

assign Aval[4] = \Aval[4]~output_o ;

assign Aval[5] = \Aval[5]~output_o ;

assign Aval[6] = \Aval[6]~output_o ;

assign Aval[7] = \Aval[7]~output_o ;

assign Bval[0] = \Bval[0]~output_o ;

assign Bval[1] = \Bval[1]~output_o ;

assign Bval[2] = \Bval[2]~output_o ;

assign Bval[3] = \Bval[3]~output_o ;

assign Bval[4] = \Bval[4]~output_o ;

assign Bval[5] = \Bval[5]~output_o ;

assign Bval[6] = \Bval[6]~output_o ;

assign Bval[7] = \Bval[7]~output_o ;

assign X = \X~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
