
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.26+1 (git sha1 b1a011138, x86_64-w64-mingw32-g++ 9.2.1 -Os)


-- Running command `read_verilog -sv ../design/module_7_segments.v ../design/module_bin_to_bcd.v ../design/module_booth.v ../design/module_col_shift_register.v ../design/module_debouncer.v ../design/module_freq_divider.v ../design/module_input_control.v ../design/module_row_scanner.v ../design/module_top.v ; synth_gowin -top module_top -json demo.json' --

1. Executing Verilog-2005 frontend: ../design/module_7_segments.v
Parsing SystemVerilog input from `../design/module_7_segments.v' to AST representation.
Generating RTLIL representation for module `\module_7_segments'.
Note: Assuming pure combinatorial block at ../design/module_7_segments.v:52.5-78.8 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ../design/module_7_segments.v:81.5-97.8 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../design/module_bin_to_bcd.v
Parsing SystemVerilog input from `../design/module_bin_to_bcd.v' to AST representation.
Generating RTLIL representation for module `\bin_to_bcd'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../design/module_booth.v
Parsing SystemVerilog input from `../design/module_booth.v' to AST representation.
Generating RTLIL representation for module `\mult_with_no_fsm'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ../design/module_col_shift_register.v
Parsing SystemVerilog input from `../design/module_col_shift_register.v' to AST representation.
Generating RTLIL representation for module `\col_shift_register'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: ../design/module_debouncer.v
Parsing SystemVerilog input from `../design/module_debouncer.v' to AST representation.
Generating RTLIL representation for module `\debouncer'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: ../design/module_freq_divider.v
Parsing SystemVerilog input from `../design/module_freq_divider.v' to AST representation.
Generating RTLIL representation for module `\freq_divider'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: ../design/module_input_control.v
Parsing SystemVerilog input from `../design/module_input_control.v' to AST representation.
Generating RTLIL representation for module `\input_control'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: ../design/module_row_scanner.v
Parsing SystemVerilog input from `../design/module_row_scanner.v' to AST representation.
Generating RTLIL representation for module `\row_scanner'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: ../design/module_top.v
Parsing SystemVerilog input from `../design/module_top.v' to AST representation.
Generating RTLIL representation for module `\module_top'.
Successfully finished Verilog frontend.

10. Executing SYNTH_GOWIN pass.

10.1. Executing Verilog-2005 frontend: C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v
Parsing Verilog input from `C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\__APICULA_LUT5'.
Generating RTLIL representation for module `\__APICULA_LUT6'.
Generating RTLIL representation for module `\__APICULA_LUT7'.
Generating RTLIL representation for module `\__APICULA_LUT8'.
Generating RTLIL representation for module `\MUX2'.
Generating RTLIL representation for module `\MUX2_LUT5'.
Generating RTLIL representation for module `\MUX2_LUT6'.
Generating RTLIL representation for module `\MUX2_LUT7'.
Generating RTLIL representation for module `\MUX2_LUT8'.
Generating RTLIL representation for module `\DFF'.
Generating RTLIL representation for module `\DFFE'.
Generating RTLIL representation for module `\DFFS'.
Generating RTLIL representation for module `\DFFSE'.
Generating RTLIL representation for module `\DFFR'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DFFP'.
Generating RTLIL representation for module `\DFFPE'.
Generating RTLIL representation for module `\DFFC'.
Generating RTLIL representation for module `\DFFCE'.
Generating RTLIL representation for module `\DFFN'.
Generating RTLIL representation for module `\DFFNE'.
Generating RTLIL representation for module `\DFFNS'.
Generating RTLIL representation for module `\DFFNSE'.
Generating RTLIL representation for module `\DFFNR'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFNP'.
Generating RTLIL representation for module `\DFFNPE'.
Generating RTLIL representation for module `\DFFNC'.
Generating RTLIL representation for module `\DFFNCE'.
Generating RTLIL representation for module `\VCC'.
Generating RTLIL representation for module `\GND'.
Generating RTLIL representation for module `\IBUF'.
Generating RTLIL representation for module `\OBUF'.
Generating RTLIL representation for module `\TBUF'.
Generating RTLIL representation for module `\IOBUF'.
Generating RTLIL representation for module `\TLVDS_OBUF'.
Generating RTLIL representation for module `\ODDR'.
Generating RTLIL representation for module `\ODDRC'.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\ALU'.
Generating RTLIL representation for module `\RAM16S1'.
Generating RTLIL representation for module `\RAM16S2'.
Generating RTLIL representation for module `\RAM16S4'.
Generating RTLIL representation for module `\RAM16SDP1'.
Generating RTLIL representation for module `\RAM16SDP2'.
Generating RTLIL representation for module `\RAM16SDP4'.
Generating RTLIL representation for module `\SP'.
Generating RTLIL representation for module `\SPX9'.
Generating RTLIL representation for module `\SDP'.
Generating RTLIL representation for module `\SDPX9'.
Generating RTLIL representation for module `\DP'.
Generating RTLIL representation for module `\DPX9'.
Generating RTLIL representation for module `\rPLL'.
Generating RTLIL representation for module `\PLLVR'.
Generating RTLIL representation for module `\OSC'.
Generating RTLIL representation for module `\OSCZ'.
Generating RTLIL representation for module `\OSCF'.
Generating RTLIL representation for module `\OSCH'.
Successfully finished Verilog frontend.

10.2. Executing HIERARCHY pass (managing design hierarchy).

10.2.1. Analyzing design hierarchy..
Top module:  \module_top
Used module:     \debouncer
Used module:     \module_7_segments
Used module:     \bin_to_bcd
Used module:     \input_control
Used module:     \row_scanner
Used module:     \col_shift_register
Used module:     \freq_divider

10.2.2. Analyzing design hierarchy..
Top module:  \module_top
Used module:     \debouncer
Used module:     \module_7_segments
Used module:     \bin_to_bcd
Used module:     \input_control
Used module:     \row_scanner
Used module:     \col_shift_register
Used module:     \freq_divider
Removing unused module `\mult_with_no_fsm'.
Removed 1 unused modules.
Warning: Resizing cell port module_top.control_inst.stored_value from 12 bits to 8 bits.
Warning: Resizing cell port module_top.registro_inst.column_index from 4 bits to 2 bits.

10.3. Executing PROC pass (convert processes to netlists).

10.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\ALU.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:661$368'.
Cleaned up 1 empty switch.

10.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$364 in module DFFNCE.
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:515$362 in module DFFNC.
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$360 in module DFFNPE.
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:476$358 in module DFFNP.
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:457$356 in module DFFNRE.
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:437$354 in module DFFNR.
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:418$352 in module DFFNSE.
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:398$350 in module DFFNS.
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$344 in module DFFCE.
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:328$342 in module DFFC.
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$340 in module DFFPE.
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:289$338 in module DFFP.
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:270$336 in module DFFRE.
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:250$334 in module DFFR.
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:231$332 in module DFFSE.
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:211$330 in module DFFS.
Marked 6 switch rules as full_case in process $proc$../design/module_row_scanner.v:0$141 in module row_scanner.
Marked 3 switch rules as full_case in process $proc$../design/module_input_control.v:15$131 in module input_control.
Marked 2 switch rules as full_case in process $proc$../design/module_freq_divider.v:15$125 in module freq_divider.
Marked 3 switch rules as full_case in process $proc$../design/module_debouncer.v:11$120 in module debouncer.
Marked 1 switch rules as full_case in process $proc$../design/module_col_shift_register.v:9$116 in module col_shift_register.
Marked 48 switch rules as full_case in process $proc$../design/module_bin_to_bcd.v:7$12 in module bin_to_bcd.
Marked 1 switch rules as full_case in process $proc$../design/module_7_segments.v:81$10 in module module_7_segments.
Removed 1 dead cases from process $proc$../design/module_7_segments.v:52$9 in module module_7_segments.
Marked 1 switch rules as full_case in process $proc$../design/module_7_segments.v:52$9 in module module_7_segments.
Marked 2 switch rules as full_case in process $proc$../design/module_7_segments.v:37$5 in module module_7_segments.
Marked 2 switch rules as full_case in process $proc$../design/module_7_segments.v:19$1 in module module_7_segments.
Removed a total of 1 dead cases.

10.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 13 redundant assignments.
Promoted 34 assignments to connections.

10.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\DFFNCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$365'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNC.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$363'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$361'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNP.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$359'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNRE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$357'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNR.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$355'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNSE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$353'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNS.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$351'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$349'.
  Set init value: \Q = 1'0
Found init rule in `\DFFN.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$347'.
  Set init value: \Q = 1'0
Found init rule in `\DFFCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$345'.
  Set init value: \Q = 1'0
Found init rule in `\DFFC.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$343'.
  Set init value: \Q = 1'0
Found init rule in `\DFFPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$341'.
  Set init value: \Q = 1'1
Found init rule in `\DFFP.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$339'.
  Set init value: \Q = 1'1
Found init rule in `\DFFRE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$337'.
  Set init value: \Q = 1'0
Found init rule in `\DFFR.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$335'.
  Set init value: \Q = 1'0
Found init rule in `\DFFSE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$333'.
  Set init value: \Q = 1'1
Found init rule in `\DFFS.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$331'.
  Set init value: \Q = 1'1
Found init rule in `\DFFE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$329'.
  Set init value: \Q = 1'0
Found init rule in `\DFF.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$327'.
  Set init value: \Q = 1'0
Found init rule in `\freq_divider.$proc$../design/module_freq_divider.v:0$130'.
  Set init value: \slow_clk = 1'0

10.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \CLEAR in `\DFFNCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$364'.
Found async reset \CLEAR in `\DFFNC.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:515$362'.
Found async reset \PRESET in `\DFFNPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$360'.
Found async reset \PRESET in `\DFFNP.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:476$358'.
Found async reset \CLEAR in `\DFFCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$344'.
Found async reset \CLEAR in `\DFFC.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:328$342'.
Found async reset \PRESET in `\DFFPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$340'.
Found async reset \PRESET in `\DFFP.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:289$338'.
Found async reset \rst in `\input_control.$proc$../design/module_input_control.v:15$131'.
Found async reset \rst in `\debouncer.$proc$../design/module_debouncer.v:11$120'.

10.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 1 switch.
<suppressed ~87 debug messages>

10.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\ALU.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:661$368'.
Creating decoders for process `\DFFNCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$365'.
Creating decoders for process `\DFFNCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$364'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNC.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$363'.
Creating decoders for process `\DFFNC.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:515$362'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$361'.
Creating decoders for process `\DFFNPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$360'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNP.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$359'.
Creating decoders for process `\DFFNP.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:476$358'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNRE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$357'.
Creating decoders for process `\DFFNRE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:457$356'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNR.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$355'.
Creating decoders for process `\DFFNR.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:437$354'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNSE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$353'.
Creating decoders for process `\DFFNSE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:418$352'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNS.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$351'.
Creating decoders for process `\DFFNS.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:398$350'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$349'.
Creating decoders for process `\DFFNE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:381$348'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFN.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$347'.
Creating decoders for process `\DFFN.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:366$346'.
Creating decoders for process `\DFFCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$345'.
Creating decoders for process `\DFFCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$344'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFC.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$343'.
Creating decoders for process `\DFFC.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:328$342'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$341'.
Creating decoders for process `\DFFPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$340'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFP.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$339'.
Creating decoders for process `\DFFP.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:289$338'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFRE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$337'.
Creating decoders for process `\DFFRE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:270$336'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFR.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$335'.
Creating decoders for process `\DFFR.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:250$334'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFSE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$333'.
Creating decoders for process `\DFFSE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:231$332'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFS.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$331'.
Creating decoders for process `\DFFS.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:211$330'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$329'.
Creating decoders for process `\DFFE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:194$328'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFF.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$327'.
Creating decoders for process `\DFF.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:179$326'.
Creating decoders for process `\row_scanner.$proc$../design/module_row_scanner.v:0$141'.
     1/6: $1\key_pressed[0:0]
     2/6: $5\key_value[3:0]
     3/6: $4\key_value[3:0]
     4/6: $3\key_value[3:0]
     5/6: $2\key_value[3:0]
     6/6: $1\key_value[3:0]
Creating decoders for process `\input_control.$proc$../design/module_input_control.v:15$131'.
     1/5: $0\key_pressed_prev[0:0]
     2/5: $0\temp_value[7:0]
     3/5: $0\clear_input[0:0]
     4/5: $0\load_value[0:0]
     5/5: $0\stored_value[7:0]
Creating decoders for process `\freq_divider.$proc$../design/module_freq_divider.v:0$130'.
Creating decoders for process `\freq_divider.$proc$../design/module_freq_divider.v:15$125'.
     1/2: $0\clk_divider_counter[24:0]
     2/2: $0\slow_clk[0:0]
Creating decoders for process `\debouncer.$proc$../design/module_debouncer.v:11$120'.
     1/3: $0\noisy_signal_reg[0:0]
     2/3: $0\counter[31:0]
     3/3: $0\clean_signal[0:0]
Creating decoders for process `\col_shift_register.$proc$../design/module_col_shift_register.v:9$116'.
     1/2: $0\column_index[1:0]
     2/2: $0\col_shift_reg[3:0]
Creating decoders for process `\bin_to_bcd.$proc$../design/module_bin_to_bcd.v:7$12'.
     1/48: $48\bcd[15:12]
     2/48: $47\bcd[11:8]
     3/48: $46\bcd[7:4]
     4/48: $45\bcd[3:0]
     5/48: $44\bcd[15:12]
     6/48: $43\bcd[11:8]
     7/48: $42\bcd[7:4]
     8/48: $41\bcd[3:0]
     9/48: $40\bcd[15:12]
    10/48: $39\bcd[11:8]
    11/48: $38\bcd[7:4]
    12/48: $37\bcd[3:0]
    13/48: $36\bcd[15:12]
    14/48: $35\bcd[11:8]
    15/48: $34\bcd[7:4]
    16/48: $33\bcd[3:0]
    17/48: $32\bcd[15:12]
    18/48: $31\bcd[11:8]
    19/48: $30\bcd[7:4]
    20/48: $29\bcd[3:0]
    21/48: $28\bcd[15:12]
    22/48: $27\bcd[11:8]
    23/48: $26\bcd[7:4]
    24/48: $25\bcd[3:0]
    25/48: $24\bcd[15:12]
    26/48: $23\bcd[11:8]
    27/48: $22\bcd[7:4]
    28/48: $21\bcd[3:0]
    29/48: $20\bcd[15:12]
    30/48: $19\bcd[11:8]
    31/48: $18\bcd[7:4]
    32/48: $17\bcd[3:0]
    33/48: $16\bcd[15:12]
    34/48: $15\bcd[11:8]
    35/48: $14\bcd[7:4]
    36/48: $13\bcd[3:0]
    37/48: $12\bcd[15:12]
    38/48: $11\bcd[11:8]
    39/48: $10\bcd[7:4]
    40/48: $9\bcd[3:0]
    41/48: $8\bcd[15:12]
    42/48: $7\bcd[11:8]
    43/48: $6\bcd[7:4]
    44/48: $5\bcd[3:0]
    45/48: $4\bcd[15:12]
    46/48: $3\bcd[11:8]
    47/48: $2\bcd[7:4]
    48/48: $1\bcd[3:0]
Creating decoders for process `\module_7_segments.$proc$../design/module_7_segments.v:81$10'.
     1/1: $1\catodo_o[6:0]
Creating decoders for process `\module_7_segments.$proc$../design/module_7_segments.v:52$9'.
     1/2: $1\digito_o[3:0]
     2/2: $1\anodo_o[3:0]
Creating decoders for process `\module_7_segments.$proc$../design/module_7_segments.v:37$5'.
     1/1: $0\contador_digitos[1:0]
Creating decoders for process `\module_7_segments.$proc$../design/module_7_segments.v:19$1'.
     1/2: $0\en_conmutador[0:0]
     2/2: $0\cuenta_salida[14:0]

10.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\row_scanner.\key_pressed' from process `\row_scanner.$proc$../design/module_row_scanner.v:0$141'.
No latch inferred for signal `\row_scanner.\key_value' from process `\row_scanner.$proc$../design/module_row_scanner.v:0$141'.
No latch inferred for signal `\bin_to_bcd.\bcd' from process `\bin_to_bcd.$proc$../design/module_bin_to_bcd.v:7$12'.
No latch inferred for signal `\bin_to_bcd.\i' from process `\bin_to_bcd.$proc$../design/module_bin_to_bcd.v:7$12'.
No latch inferred for signal `\module_7_segments.\catodo_o' from process `\module_7_segments.$proc$../design/module_7_segments.v:81$10'.
No latch inferred for signal `\module_7_segments.\anodo_o' from process `\module_7_segments.$proc$../design/module_7_segments.v:52$9'.
No latch inferred for signal `\module_7_segments.\digito_o' from process `\module_7_segments.$proc$../design/module_7_segments.v:52$9'.

10.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\ALU.\C' using process `\ALU.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:661$368'.
  created direct connection (no actual register cell created).
Creating register for signal `\ALU.\S' using process `\ALU.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:661$368'.
  created direct connection (no actual register cell created).
Creating register for signal `\DFFNCE.\Q' using process `\DFFNCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$364'.
  created $adff cell `$procdff$753' with negative edge clock and positive level reset.
Creating register for signal `\DFFNC.\Q' using process `\DFFNC.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:515$362'.
  created $adff cell `$procdff$754' with negative edge clock and positive level reset.
Creating register for signal `\DFFNPE.\Q' using process `\DFFNPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$360'.
  created $adff cell `$procdff$755' with negative edge clock and positive level reset.
Creating register for signal `\DFFNP.\Q' using process `\DFFNP.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:476$358'.
  created $adff cell `$procdff$756' with negative edge clock and positive level reset.
Creating register for signal `\DFFNRE.\Q' using process `\DFFNRE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:457$356'.
  created $dff cell `$procdff$757' with negative edge clock.
Creating register for signal `\DFFNR.\Q' using process `\DFFNR.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:437$354'.
  created $dff cell `$procdff$758' with negative edge clock.
Creating register for signal `\DFFNSE.\Q' using process `\DFFNSE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:418$352'.
  created $dff cell `$procdff$759' with negative edge clock.
Creating register for signal `\DFFNS.\Q' using process `\DFFNS.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:398$350'.
  created $dff cell `$procdff$760' with negative edge clock.
Creating register for signal `\DFFNE.\Q' using process `\DFFNE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:381$348'.
  created $dff cell `$procdff$761' with negative edge clock.
Creating register for signal `\DFFN.\Q' using process `\DFFN.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:366$346'.
  created $dff cell `$procdff$762' with negative edge clock.
Creating register for signal `\DFFCE.\Q' using process `\DFFCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$344'.
  created $adff cell `$procdff$763' with positive edge clock and positive level reset.
Creating register for signal `\DFFC.\Q' using process `\DFFC.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:328$342'.
  created $adff cell `$procdff$764' with positive edge clock and positive level reset.
Creating register for signal `\DFFPE.\Q' using process `\DFFPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$340'.
  created $adff cell `$procdff$765' with positive edge clock and positive level reset.
Creating register for signal `\DFFP.\Q' using process `\DFFP.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:289$338'.
  created $adff cell `$procdff$766' with positive edge clock and positive level reset.
Creating register for signal `\DFFRE.\Q' using process `\DFFRE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:270$336'.
  created $dff cell `$procdff$767' with positive edge clock.
Creating register for signal `\DFFR.\Q' using process `\DFFR.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:250$334'.
  created $dff cell `$procdff$768' with positive edge clock.
Creating register for signal `\DFFSE.\Q' using process `\DFFSE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:231$332'.
  created $dff cell `$procdff$769' with positive edge clock.
Creating register for signal `\DFFS.\Q' using process `\DFFS.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:211$330'.
  created $dff cell `$procdff$770' with positive edge clock.
Creating register for signal `\DFFE.\Q' using process `\DFFE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:194$328'.
  created $dff cell `$procdff$771' with positive edge clock.
Creating register for signal `\DFF.\Q' using process `\DFF.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:179$326'.
  created $dff cell `$procdff$772' with positive edge clock.
Creating register for signal `\input_control.\stored_value' using process `\input_control.$proc$../design/module_input_control.v:15$131'.
  created $adff cell `$procdff$773' with positive edge clock and negative level reset.
Creating register for signal `\input_control.\load_value' using process `\input_control.$proc$../design/module_input_control.v:15$131'.
  created $adff cell `$procdff$774' with positive edge clock and negative level reset.
Creating register for signal `\input_control.\clear_input' using process `\input_control.$proc$../design/module_input_control.v:15$131'.
  created $adff cell `$procdff$775' with positive edge clock and negative level reset.
Creating register for signal `\input_control.\key_pressed_prev' using process `\input_control.$proc$../design/module_input_control.v:15$131'.
  created $adff cell `$procdff$776' with positive edge clock and negative level reset.
Creating register for signal `\input_control.\temp_value' using process `\input_control.$proc$../design/module_input_control.v:15$131'.
  created $adff cell `$procdff$777' with positive edge clock and negative level reset.
Creating register for signal `\freq_divider.\slow_clk' using process `\freq_divider.$proc$../design/module_freq_divider.v:15$125'.
  created $dff cell `$procdff$778' with positive edge clock.
Creating register for signal `\freq_divider.\clk_divider_counter' using process `\freq_divider.$proc$../design/module_freq_divider.v:15$125'.
  created $dff cell `$procdff$779' with positive edge clock.
Creating register for signal `\debouncer.\clean_signal' using process `\debouncer.$proc$../design/module_debouncer.v:11$120'.
  created $adff cell `$procdff$780' with positive edge clock and negative level reset.
Creating register for signal `\debouncer.\counter' using process `\debouncer.$proc$../design/module_debouncer.v:11$120'.
  created $adff cell `$procdff$781' with positive edge clock and negative level reset.
Creating register for signal `\debouncer.\noisy_signal_reg' using process `\debouncer.$proc$../design/module_debouncer.v:11$120'.
  created $adff cell `$procdff$782' with positive edge clock and negative level reset.
Creating register for signal `\col_shift_register.\col_shift_reg' using process `\col_shift_register.$proc$../design/module_col_shift_register.v:9$116'.
  created $dff cell `$procdff$783' with positive edge clock.
Creating register for signal `\col_shift_register.\column_index' using process `\col_shift_register.$proc$../design/module_col_shift_register.v:9$116'.
  created $dff cell `$procdff$784' with positive edge clock.
Creating register for signal `\module_7_segments.\contador_digitos' using process `\module_7_segments.$proc$../design/module_7_segments.v:37$5'.
  created $dff cell `$procdff$785' with positive edge clock.
Creating register for signal `\module_7_segments.\cuenta_salida' using process `\module_7_segments.$proc$../design/module_7_segments.v:19$1'.
  created $dff cell `$procdff$786' with positive edge clock.
Creating register for signal `\module_7_segments.\en_conmutador' using process `\module_7_segments.$proc$../design/module_7_segments.v:19$1'.
  created $dff cell `$procdff$787' with positive edge clock.

10.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

10.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `ALU.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:661$368'.
Removing empty process `DFFNCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$365'.
Found and cleaned up 1 empty switch in `\DFFNCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$364'.
Removing empty process `DFFNCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$364'.
Removing empty process `DFFNC.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$363'.
Removing empty process `DFFNC.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:515$362'.
Removing empty process `DFFNPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$361'.
Found and cleaned up 1 empty switch in `\DFFNPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$360'.
Removing empty process `DFFNPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$360'.
Removing empty process `DFFNP.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$359'.
Removing empty process `DFFNP.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:476$358'.
Removing empty process `DFFNRE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$357'.
Found and cleaned up 2 empty switches in `\DFFNRE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:457$356'.
Removing empty process `DFFNRE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:457$356'.
Removing empty process `DFFNR.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$355'.
Found and cleaned up 1 empty switch in `\DFFNR.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:437$354'.
Removing empty process `DFFNR.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:437$354'.
Removing empty process `DFFNSE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$353'.
Found and cleaned up 2 empty switches in `\DFFNSE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:418$352'.
Removing empty process `DFFNSE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:418$352'.
Removing empty process `DFFNS.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$351'.
Found and cleaned up 1 empty switch in `\DFFNS.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:398$350'.
Removing empty process `DFFNS.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:398$350'.
Removing empty process `DFFNE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$349'.
Found and cleaned up 1 empty switch in `\DFFNE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:381$348'.
Removing empty process `DFFNE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:381$348'.
Removing empty process `DFFN.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$347'.
Removing empty process `DFFN.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:366$346'.
Removing empty process `DFFCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$345'.
Found and cleaned up 1 empty switch in `\DFFCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$344'.
Removing empty process `DFFCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$344'.
Removing empty process `DFFC.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$343'.
Removing empty process `DFFC.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:328$342'.
Removing empty process `DFFPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$341'.
Found and cleaned up 1 empty switch in `\DFFPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$340'.
Removing empty process `DFFPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$340'.
Removing empty process `DFFP.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$339'.
Removing empty process `DFFP.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:289$338'.
Removing empty process `DFFRE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$337'.
Found and cleaned up 2 empty switches in `\DFFRE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:270$336'.
Removing empty process `DFFRE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:270$336'.
Removing empty process `DFFR.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$335'.
Found and cleaned up 1 empty switch in `\DFFR.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:250$334'.
Removing empty process `DFFR.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:250$334'.
Removing empty process `DFFSE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$333'.
Found and cleaned up 2 empty switches in `\DFFSE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:231$332'.
Removing empty process `DFFSE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:231$332'.
Removing empty process `DFFS.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$331'.
Found and cleaned up 1 empty switch in `\DFFS.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:211$330'.
Removing empty process `DFFS.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:211$330'.
Removing empty process `DFFE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$329'.
Found and cleaned up 1 empty switch in `\DFFE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:194$328'.
Removing empty process `DFFE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:194$328'.
Removing empty process `DFF.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$327'.
Removing empty process `DFF.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:179$326'.
Found and cleaned up 6 empty switches in `\row_scanner.$proc$../design/module_row_scanner.v:0$141'.
Removing empty process `row_scanner.$proc$../design/module_row_scanner.v:0$141'.
Found and cleaned up 4 empty switches in `\input_control.$proc$../design/module_input_control.v:15$131'.
Removing empty process `input_control.$proc$../design/module_input_control.v:15$131'.
Removing empty process `freq_divider.$proc$../design/module_freq_divider.v:0$130'.
Found and cleaned up 2 empty switches in `\freq_divider.$proc$../design/module_freq_divider.v:15$125'.
Removing empty process `freq_divider.$proc$../design/module_freq_divider.v:15$125'.
Found and cleaned up 2 empty switches in `\debouncer.$proc$../design/module_debouncer.v:11$120'.
Removing empty process `debouncer.$proc$../design/module_debouncer.v:11$120'.
Found and cleaned up 2 empty switches in `\col_shift_register.$proc$../design/module_col_shift_register.v:9$116'.
Removing empty process `col_shift_register.$proc$../design/module_col_shift_register.v:9$116'.
Found and cleaned up 48 empty switches in `\bin_to_bcd.$proc$../design/module_bin_to_bcd.v:7$12'.
Removing empty process `bin_to_bcd.$proc$../design/module_bin_to_bcd.v:7$12'.
Found and cleaned up 1 empty switch in `\module_7_segments.$proc$../design/module_7_segments.v:81$10'.
Removing empty process `module_7_segments.$proc$../design/module_7_segments.v:81$10'.
Found and cleaned up 1 empty switch in `\module_7_segments.$proc$../design/module_7_segments.v:52$9'.
Removing empty process `module_7_segments.$proc$../design/module_7_segments.v:52$9'.
Found and cleaned up 2 empty switches in `\module_7_segments.$proc$../design/module_7_segments.v:37$5'.
Removing empty process `module_7_segments.$proc$../design/module_7_segments.v:37$5'.
Found and cleaned up 2 empty switches in `\module_7_segments.$proc$../design/module_7_segments.v:19$1'.
Removing empty process `module_7_segments.$proc$../design/module_7_segments.v:19$1'.
Cleaned up 88 empty switches.

10.3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.
Optimizing module row_scanner.
<suppressed ~1 debug messages>
Optimizing module input_control.
Optimizing module freq_divider.
<suppressed ~2 debug messages>
Optimizing module debouncer.
Optimizing module col_shift_register.
<suppressed ~4 debug messages>
Optimizing module bin_to_bcd.
<suppressed ~30 debug messages>
Optimizing module module_7_segments.
<suppressed ~7 debug messages>

10.4. Executing FLATTEN pass (flatten design).
Deleting now unused module row_scanner.
Deleting now unused module input_control.
Deleting now unused module freq_divider.
Deleting now unused module debouncer.
Deleting now unused module col_shift_register.
Deleting now unused module bin_to_bcd.
Deleting now unused module module_7_segments.
<suppressed ~10 debug messages>

10.5. Executing TRIBUF pass.

10.6. Executing DEMINOUT pass (demote inout ports to input or output).

10.7. Executing SYNTH pass.

10.7.1. Executing PROC pass (convert processes to netlists).

10.7.1.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

10.7.1.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

10.7.1.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

10.7.1.4. Executing PROC_INIT pass (extract init attributes).

10.7.1.5. Executing PROC_ARST pass (detect async resets in processes).

10.7.1.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

10.7.1.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

10.7.1.8. Executing PROC_DLATCH pass (convert process syncs to latches).

10.7.1.9. Executing PROC_DFF pass (convert process syncs to FFs).

10.7.1.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

10.7.1.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

10.7.1.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.
<suppressed ~48 debug messages>

10.7.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.
<suppressed ~1 debug messages>

10.7.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 18 unused cells and 291 unused wires.
<suppressed ~23 debug messages>

10.7.4. Executing CHECK pass (checking for obvious problems).
Checking module module_top...
Found and reported 0 problems.

10.7.5. Executing OPT pass (performing simple optimizations).

10.7.5.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

10.7.5.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
<suppressed ~51 debug messages>
Removed a total of 17 cells.

10.7.5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\scanner_inst.$procmux$470.
    dead port 2/2 on $mux $flatten\scanner_inst.$procmux$480.
    dead port 2/2 on $mux $flatten\scanner_inst.$procmux$491.
    dead port 2/2 on $mux $flatten\scanner_inst.$procmux$503.
Removed 4 multiplexer ports.
<suppressed ~43 debug messages>

10.7.5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top.
Performed a total of 0 changes.

10.7.5.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

10.7.5.6. Executing OPT_DFF pass (perform DFF optimizations).

10.7.5.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 0 unused cells and 21 unused wires.
<suppressed ~1 debug messages>

10.7.5.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

10.7.5.9. Rerunning OPT passes. (Maybe there is more to do..)

10.7.5.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~43 debug messages>

10.7.5.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top.
Performed a total of 0 changes.

10.7.5.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

10.7.5.13. Executing OPT_DFF pass (perform DFF optimizations).

10.7.5.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..

10.7.5.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

10.7.5.16. Finished OPT passes. (There is nothing left to do.)

10.7.6. Executing FSM pass (extract and optimize FSM).

10.7.6.1. Executing FSM_DETECT pass (finding FSMs in design).

10.7.6.2. Executing FSM_EXTRACT pass (extracting FSM from design).

10.7.6.3. Executing FSM_OPT pass (simple optimizations of FSMs).

10.7.6.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..

10.7.6.5. Executing FSM_OPT pass (simple optimizations of FSMs).

10.7.6.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

10.7.6.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

10.7.6.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

10.7.7. Executing OPT pass (performing simple optimizations).

10.7.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

10.7.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

10.7.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~43 debug messages>

10.7.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top.
Performed a total of 0 changes.

10.7.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

10.7.7.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\registro_inst.$procdff$783 ($dff) from module module_top (D = $flatten\registro_inst.$procmux$575_Y, Q = \registro_inst.col_shift_reg, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$788 ($sdff) from module module_top (D = { \registro_inst.col_shift_reg [2:0] \registro_inst.col_shift_reg [3] }, Q = \registro_inst.col_shift_reg).
Adding SRST signal on $flatten\divisor_inst.$procdff$779 ($dff) from module module_top (D = $flatten\divisor_inst.$add$../design/module_freq_divider.v:25$129_Y [24:0], Q = \divisor_inst.clk_divider_counter, rval = 25'0000000000000000000000000).
Adding SRST signal on $flatten\divisor_inst.$procdff$778 ($dff) from module module_top (D = $flatten\divisor_inst.$procmux$550_Y, Q = \divisor_inst.slow_clk, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$795 ($sdff) from module module_top (D = $flatten\divisor_inst.$not$../design/module_freq_divider.v:22$128_Y, Q = \divisor_inst.slow_clk).
Adding SRST signal on $flatten\display_inst.$procdff$787 ($dff) from module module_top (D = $flatten\display_inst.$procmux$742_Y, Q = \display_inst.en_conmutador, rval = 1'0).
Adding SRST signal on $flatten\display_inst.$procdff$786 ($dff) from module module_top (D = $flatten\display_inst.$sub$../design/module_7_segments.v:30$4_Y, Q = \display_inst.cuenta_salida, rval = 15'110100101110111).
Adding SRST signal on $flatten\display_inst.$procdff$785 ($dff) from module module_top (D = $flatten\display_inst.$procmux$736_Y, Q = \display_inst.contador_digitos, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$803 ($sdff) from module module_top (D = $flatten\display_inst.$add$../design/module_7_segments.v:43$8_Y, Q = \display_inst.contador_digitos).
Adding EN signal on $flatten\debouncer_loop[3].debounce_inst.$procdff$782 ($adff) from module module_top (D = \row_in [3], Q = \debouncer_loop[3].debounce_inst.noisy_signal_reg).
Adding EN signal on $flatten\debouncer_loop[3].debounce_inst.$procdff$781 ($adff) from module module_top (D = $flatten\debouncer_loop[3].debounce_inst.$0\counter[31:0], Q = \debouncer_loop[3].debounce_inst.counter).
Adding EN signal on $flatten\debouncer_loop[3].debounce_inst.$procdff$780 ($adff) from module module_top (D = \row_in [3], Q = \debouncer_loop[3].debounce_inst.clean_signal).
Adding EN signal on $flatten\debouncer_loop[2].debounce_inst.$procdff$782 ($adff) from module module_top (D = \row_in [2], Q = \debouncer_loop[2].debounce_inst.noisy_signal_reg).
Adding EN signal on $flatten\debouncer_loop[2].debounce_inst.$procdff$781 ($adff) from module module_top (D = $flatten\debouncer_loop[2].debounce_inst.$0\counter[31:0], Q = \debouncer_loop[2].debounce_inst.counter).
Adding EN signal on $flatten\debouncer_loop[2].debounce_inst.$procdff$780 ($adff) from module module_top (D = \row_in [2], Q = \debouncer_loop[2].debounce_inst.clean_signal).
Adding EN signal on $flatten\debouncer_loop[1].debounce_inst.$procdff$782 ($adff) from module module_top (D = \row_in [1], Q = \debouncer_loop[1].debounce_inst.noisy_signal_reg).
Adding EN signal on $flatten\debouncer_loop[1].debounce_inst.$procdff$781 ($adff) from module module_top (D = $flatten\debouncer_loop[1].debounce_inst.$0\counter[31:0], Q = \debouncer_loop[1].debounce_inst.counter).
Adding EN signal on $flatten\debouncer_loop[1].debounce_inst.$procdff$780 ($adff) from module module_top (D = \row_in [1], Q = \debouncer_loop[1].debounce_inst.clean_signal).
Adding EN signal on $flatten\debouncer_loop[0].debounce_inst.$procdff$782 ($adff) from module module_top (D = \row_in [0], Q = \debouncer_loop[0].debounce_inst.noisy_signal_reg).
Adding EN signal on $flatten\debouncer_loop[0].debounce_inst.$procdff$781 ($adff) from module module_top (D = $flatten\debouncer_loop[0].debounce_inst.$0\counter[31:0], Q = \debouncer_loop[0].debounce_inst.counter).
Adding EN signal on $flatten\debouncer_loop[0].debounce_inst.$procdff$780 ($adff) from module module_top (D = \row_in [0], Q = \debouncer_loop[0].debounce_inst.clean_signal).
Adding EN signal on $flatten\control_inst.$procdff$777 ($adff) from module module_top (D = $flatten\control_inst.$procmux$515_Y, Q = \control_inst.temp_value).
Adding EN signal on $flatten\control_inst.$procdff$774 ($adff) from module module_top (D = $flatten\control_inst.$0\load_value[0:0], Q = \control_inst.load_value).
Adding EN signal on $flatten\control_inst.$procdff$773 ($adff) from module module_top (D = $flatten\control_inst.$0\stored_value[7:0], Q = \control_inst.stored_value).

10.7.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 24 unused cells and 24 unused wires.
<suppressed ~25 debug messages>

10.7.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.
<suppressed ~6 debug messages>

10.7.7.9. Rerunning OPT passes. (Maybe there is more to do..)

10.7.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~30 debug messages>

10.7.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top.
Performed a total of 0 changes.

10.7.7.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

10.7.7.13. Executing OPT_DFF pass (perform DFF optimizations).

10.7.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

10.7.7.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

10.7.7.16. Rerunning OPT passes. (Maybe there is more to do..)

10.7.7.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~31 debug messages>

10.7.7.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top.
Performed a total of 0 changes.

10.7.7.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

10.7.7.20. Executing OPT_DFF pass (perform DFF optimizations).

10.7.7.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..

10.7.7.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

10.7.7.23. Finished OPT passes. (There is nothing left to do.)

10.7.8. Executing WREDUCE pass (reducing word size of cells).
Removed top 28 address bits (of 32) from memory init port module_top.$flatten\display_inst.$auto$mem.cc:319:emit$415 ($flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413).
Removed top 10 bits (of 25) from port B of cell module_top.$flatten\divisor_inst.$eq$../design/module_freq_divider.v:21$127 ($eq).
Removed top 31 bits (of 32) from port B of cell module_top.$flatten\divisor_inst.$add$../design/module_freq_divider.v:25$129 ($add).
Removed top 7 bits (of 32) from port Y of cell module_top.$flatten\divisor_inst.$add$../design/module_freq_divider.v:25$129 ($add).
Removed top 1 bits (of 4) from port B of cell module_top.$auto$opt_dff.cc:195:make_patterns_logic$859 ($ne).
Removed top 3 bits (of 4) from port B of cell module_top.$flatten\scanner_inst.$procmux$504_CMP0 ($eq).
Removed top 1 bits (of 4) from mux cell module_top.$flatten\scanner_inst.$procmux$499 ($pmux).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\scanner_inst.$procmux$492_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell module_top.$flatten\scanner_inst.$procmux$481_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell module_top.$flatten\scanner_inst.$procmux$468_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\scanner_inst.$procmux$467_CMP0 ($eq).
Removed top 24 bits (of 32) from port Y of cell module_top.$flatten\control_inst.$add$../design/module_input_control.v:31$139 ($add).
Removed top 24 bits (of 32) from port A of cell module_top.$flatten\control_inst.$add$../design/module_input_control.v:31$139 ($add).
Removed top 28 bits (of 31) from port B of cell module_top.$flatten\control_inst.$mul$../design/module_input_control.v:31$138 ($mul).
Removed top 24 bits (of 31) from port Y of cell module_top.$flatten\control_inst.$mul$../design/module_input_control.v:31$138 ($mul).
Removed top 3 bits (of 4) from port B of cell module_top.$flatten\control_inst.$ge$../design/module_input_control.v:28$135 ($ge).
Removed top 1 bits (of 4) from mux cell module_top.$flatten\converter_inst.$procmux$617 ($mux).
Removed top 1 bits (of 4) from mux cell module_top.$flatten\converter_inst.$procmux$605 ($mux).
Removed top 1 bits (of 4) from mux cell module_top.$flatten\converter_inst.$procmux$593 ($mux).
Removed top 1 bits (of 4) from mux cell module_top.$flatten\converter_inst.$procmux$581 ($mux).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$108 ($add).
Removed top 1 bits (of 4) from port Y of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$108 ($add).
Removed top 1 bits (of 4) from port A of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$108 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$107 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$106 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$105 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$104 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$103 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$102 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$101 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$100 ($add).
Removed top 1 bits (of 4) from port Y of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$100 ($add).
Removed top 1 bits (of 4) from port A of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$100 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$99 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$98 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$97 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$96 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$95 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$94 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$93 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$92 ($add).
Removed top 1 bits (of 4) from port Y of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$92 ($add).
Removed top 1 bits (of 4) from port A of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$92 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$91 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$90 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$89 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$88 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$87 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$86 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$85 ($ge).
Removed top 3 bits (of 4) from port A of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$84 ($add).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$84 ($add).
Removed top 1 bits (of 4) from port Y of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$84 ($add).
Removed top 3 bits (of 4) from port A of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$83 ($ge).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$83 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$82 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$81 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$80 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$79 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$78 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$77 ($ge).
Removed top 3 bits (of 4) from port A of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$74 ($add).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$74 ($add).
Removed top 1 bits (of 4) from port Y of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$74 ($add).
Removed top 3 bits (of 4) from port A of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$73 ($ge).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$73 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$72 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$71 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$70 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$69 ($ge).
Removed top 3 bits (of 4) from port A of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$64 ($add).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$64 ($add).
Removed top 1 bits (of 4) from port Y of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$64 ($add).
Removed top 3 bits (of 4) from port A of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$63 ($ge).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$63 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$62 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$61 ($ge).
Removed top 3 bits (of 4) from port A of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$54 ($add).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$54 ($add).
Removed top 1 bits (of 4) from port Y of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$54 ($add).
Removed top 3 bits (of 4) from port A of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$53 ($ge).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$53 ($ge).
Removed top 1 bits (of 4) from mux cell module_top.$flatten\converter_inst.$procmux$662 ($mux).
Removed top 1 bits (of 4) from mux cell module_top.$flatten\converter_inst.$procmux$647 ($mux).
Removed top 1 bits (of 2) from port B of cell module_top.$flatten\display_inst.$procmux$728_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell module_top.$flatten\debouncer_loop[0].debounce_inst.$add$../design/module_debouncer.v:25$124 ($add).
Removed top 17 bits (of 32) from port B of cell module_top.$flatten\debouncer_loop[0].debounce_inst.$lt$../design/module_debouncer.v:24$123 ($lt).
Removed top 31 bits (of 32) from port B of cell module_top.$flatten\debouncer_loop[1].debounce_inst.$add$../design/module_debouncer.v:25$124 ($add).
Removed top 17 bits (of 32) from port B of cell module_top.$flatten\debouncer_loop[1].debounce_inst.$lt$../design/module_debouncer.v:24$123 ($lt).
Removed top 1 bits (of 3) from port B of cell module_top.$auto$opt_dff.cc:195:make_patterns_logic$861 ($ne).
Removed top 31 bits (of 32) from port B of cell module_top.$flatten\debouncer_loop[2].debounce_inst.$add$../design/module_debouncer.v:25$124 ($add).
Removed top 17 bits (of 32) from port B of cell module_top.$flatten\debouncer_loop[2].debounce_inst.$lt$../design/module_debouncer.v:24$123 ($lt).
Removed top 31 bits (of 32) from port B of cell module_top.$flatten\debouncer_loop[3].debounce_inst.$add$../design/module_debouncer.v:25$124 ($add).
Removed top 17 bits (of 32) from port B of cell module_top.$flatten\debouncer_loop[3].debounce_inst.$lt$../design/module_debouncer.v:24$123 ($lt).
Removed top 24 bits (of 32) from wire module_top.$flatten\control_inst.$add$../design/module_input_control.v:31$139_Y.
Removed top 24 bits (of 32) from wire module_top.$flatten\control_inst.$mul$../design/module_input_control.v:31$138_Y.
Removed top 7 bits (of 8) from wire module_top.$flatten\control_inst.$procmux$515_Y.
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$21\bcd[3:0].
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$26\bcd[7:4].
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$36\bcd[15:12].
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$40\bcd[15:12].
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$44\bcd[15:12].
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$48\bcd[15:12].
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$54_Y.
Removed top 2 bits (of 4) from wire module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$64_Y.
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$74_Y.
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$100_Y.
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$108_Y.
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$84_Y.
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$92_Y.
Removed top 7 bits (of 32) from wire module_top.$flatten\divisor_inst.$add$../design/module_freq_divider.v:25$129_Y.
Removed top 1 bits (of 4) from wire module_top.$flatten\scanner_inst.$2\key_value[3:0].

10.7.9. Executing PEEPOPT pass (run peephole optimizers).

10.7.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 0 unused cells and 19 unused wires.
<suppressed ~1 debug messages>

10.7.11. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module module_top:
  creating $macc model for $flatten\control_inst.$add$../design/module_input_control.v:31$139 ($add).
  creating $macc model for $flatten\control_inst.$mul$../design/module_input_control.v:31$138 ($mul).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$102 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$54 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$62 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$70 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$78 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$86 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$94 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$104 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$64 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$72 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$80 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$88 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$96 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$106 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$74 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$82 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$90 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$98 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$100 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$108 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$84 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$92 ($add).
  creating $macc model for $flatten\debouncer_loop[0].debounce_inst.$add$../design/module_debouncer.v:25$124 ($add).
  creating $macc model for $flatten\debouncer_loop[1].debounce_inst.$add$../design/module_debouncer.v:25$124 ($add).
  creating $macc model for $flatten\debouncer_loop[2].debounce_inst.$add$../design/module_debouncer.v:25$124 ($add).
  creating $macc model for $flatten\debouncer_loop[3].debounce_inst.$add$../design/module_debouncer.v:25$124 ($add).
  creating $macc model for $flatten\display_inst.$add$../design/module_7_segments.v:43$8 ($add).
  creating $macc model for $flatten\display_inst.$sub$../design/module_7_segments.v:30$4 ($sub).
  creating $macc model for $flatten\divisor_inst.$add$../design/module_freq_divider.v:25$129 ($add).
  creating $alu model for $macc $flatten\divisor_inst.$add$../design/module_freq_divider.v:25$129.
  creating $alu model for $macc $flatten\display_inst.$sub$../design/module_7_segments.v:30$4.
  creating $alu model for $macc $flatten\display_inst.$add$../design/module_7_segments.v:43$8.
  creating $alu model for $macc $flatten\debouncer_loop[3].debounce_inst.$add$../design/module_debouncer.v:25$124.
  creating $alu model for $macc $flatten\debouncer_loop[2].debounce_inst.$add$../design/module_debouncer.v:25$124.
  creating $alu model for $macc $flatten\debouncer_loop[1].debounce_inst.$add$../design/module_debouncer.v:25$124.
  creating $alu model for $macc $flatten\debouncer_loop[0].debounce_inst.$add$../design/module_debouncer.v:25$124.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$92.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$84.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$108.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$100.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$98.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$90.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$82.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$74.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$106.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$96.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$88.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$80.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$72.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$64.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$104.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$94.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$86.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$78.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$70.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$62.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$54.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$102.
  creating $alu model for $macc $flatten\control_inst.$add$../design/module_input_control.v:31$139.
  creating $macc cell for $flatten\control_inst.$mul$../design/module_input_control.v:31$138: $auto$alumacc.cc:365:replace_macc$884
  creating $alu model for $flatten\control_inst.$ge$../design/module_input_control.v:28$135 ($ge): new $alu
  creating $alu model for $flatten\control_inst.$le$../design/module_input_control.v:28$136 ($le): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$101 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$53 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$61 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$69 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$77 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$85 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$93 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$103 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$63 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$71 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$79 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$87 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$95 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$105 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$73 ($ge): merged with $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$63.
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$81 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$89 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$97 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$107 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$83 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$91 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$99 ($ge): new $alu
  creating $alu model for $flatten\debouncer_loop[0].debounce_inst.$lt$../design/module_debouncer.v:24$123 ($lt): new $alu
  creating $alu model for $flatten\debouncer_loop[1].debounce_inst.$lt$../design/module_debouncer.v:24$123 ($lt): new $alu
  creating $alu model for $flatten\debouncer_loop[2].debounce_inst.$lt$../design/module_debouncer.v:24$123 ($lt): new $alu
  creating $alu model for $flatten\debouncer_loop[3].debounce_inst.$lt$../design/module_debouncer.v:24$123 ($lt): new $alu
  creating $alu cell for $flatten\debouncer_loop[3].debounce_inst.$lt$../design/module_debouncer.v:24$123: $auto$alumacc.cc:485:replace_alu$912
  creating $alu cell for $flatten\debouncer_loop[2].debounce_inst.$lt$../design/module_debouncer.v:24$123: $auto$alumacc.cc:485:replace_alu$923
  creating $alu cell for $flatten\debouncer_loop[1].debounce_inst.$lt$../design/module_debouncer.v:24$123: $auto$alumacc.cc:485:replace_alu$934
  creating $alu cell for $flatten\debouncer_loop[0].debounce_inst.$lt$../design/module_debouncer.v:24$123: $auto$alumacc.cc:485:replace_alu$945
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$99: $auto$alumacc.cc:485:replace_alu$956
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$91: $auto$alumacc.cc:485:replace_alu$965
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$83: $auto$alumacc.cc:485:replace_alu$974
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$107: $auto$alumacc.cc:485:replace_alu$987
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$97: $auto$alumacc.cc:485:replace_alu$996
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$89: $auto$alumacc.cc:485:replace_alu$1005
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$81: $auto$alumacc.cc:485:replace_alu$1014
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$105: $auto$alumacc.cc:485:replace_alu$1023
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$95: $auto$alumacc.cc:485:replace_alu$1032
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$87: $auto$alumacc.cc:485:replace_alu$1041
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$79: $auto$alumacc.cc:485:replace_alu$1050
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$71: $auto$alumacc.cc:485:replace_alu$1059
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$63, $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$73: $auto$alumacc.cc:485:replace_alu$1068
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$103: $auto$alumacc.cc:485:replace_alu$1083
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$93: $auto$alumacc.cc:485:replace_alu$1092
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$85: $auto$alumacc.cc:485:replace_alu$1101
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$77: $auto$alumacc.cc:485:replace_alu$1110
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$69: $auto$alumacc.cc:485:replace_alu$1119
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$61: $auto$alumacc.cc:485:replace_alu$1128
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$53: $auto$alumacc.cc:485:replace_alu$1137
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$101: $auto$alumacc.cc:485:replace_alu$1150
  creating $alu cell for $flatten\control_inst.$le$../design/module_input_control.v:28$136: $auto$alumacc.cc:485:replace_alu$1159
  creating $alu cell for $flatten\control_inst.$ge$../design/module_input_control.v:28$135: $auto$alumacc.cc:485:replace_alu$1168
  creating $alu cell for $flatten\control_inst.$add$../design/module_input_control.v:31$139: $auto$alumacc.cc:485:replace_alu$1177
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$102: $auto$alumacc.cc:485:replace_alu$1180
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$54: $auto$alumacc.cc:485:replace_alu$1183
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$62: $auto$alumacc.cc:485:replace_alu$1186
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$70: $auto$alumacc.cc:485:replace_alu$1189
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$78: $auto$alumacc.cc:485:replace_alu$1192
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$86: $auto$alumacc.cc:485:replace_alu$1195
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$94: $auto$alumacc.cc:485:replace_alu$1198
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$104: $auto$alumacc.cc:485:replace_alu$1201
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$72: $auto$alumacc.cc:485:replace_alu$1204
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$80: $auto$alumacc.cc:485:replace_alu$1207
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$88: $auto$alumacc.cc:485:replace_alu$1210
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$96: $auto$alumacc.cc:485:replace_alu$1213
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$106: $auto$alumacc.cc:485:replace_alu$1216
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$64: $auto$alumacc.cc:485:replace_alu$1219
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$74: $auto$alumacc.cc:485:replace_alu$1222
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$82: $auto$alumacc.cc:485:replace_alu$1225
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$90: $auto$alumacc.cc:485:replace_alu$1228
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$98: $auto$alumacc.cc:485:replace_alu$1231
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$100: $auto$alumacc.cc:485:replace_alu$1234
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$108: $auto$alumacc.cc:485:replace_alu$1237
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$84: $auto$alumacc.cc:485:replace_alu$1240
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$92: $auto$alumacc.cc:485:replace_alu$1243
  creating $alu cell for $flatten\debouncer_loop[0].debounce_inst.$add$../design/module_debouncer.v:25$124: $auto$alumacc.cc:485:replace_alu$1246
  creating $alu cell for $flatten\debouncer_loop[1].debounce_inst.$add$../design/module_debouncer.v:25$124: $auto$alumacc.cc:485:replace_alu$1249
  creating $alu cell for $flatten\debouncer_loop[2].debounce_inst.$add$../design/module_debouncer.v:25$124: $auto$alumacc.cc:485:replace_alu$1252
  creating $alu cell for $flatten\debouncer_loop[3].debounce_inst.$add$../design/module_debouncer.v:25$124: $auto$alumacc.cc:485:replace_alu$1255
  creating $alu cell for $flatten\display_inst.$add$../design/module_7_segments.v:43$8: $auto$alumacc.cc:485:replace_alu$1258
  creating $alu cell for $flatten\display_inst.$sub$../design/module_7_segments.v:30$4: $auto$alumacc.cc:485:replace_alu$1261
  creating $alu cell for $flatten\divisor_inst.$add$../design/module_freq_divider.v:25$129: $auto$alumacc.cc:485:replace_alu$1264
  created 57 $alu and 1 $macc cells.

10.7.12. Executing SHARE pass (SAT-based resource sharing).

10.7.13. Executing OPT pass (performing simple optimizations).

10.7.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.
<suppressed ~12 debug messages>

10.7.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

10.7.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~31 debug messages>

10.7.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top.
Performed a total of 0 changes.

10.7.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

10.7.13.6. Executing OPT_DFF pass (perform DFF optimizations).

10.7.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 0 unused cells and 39 unused wires.
<suppressed ~1 debug messages>

10.7.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

10.7.13.9. Rerunning OPT passes. (Maybe there is more to do..)

10.7.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~31 debug messages>

10.7.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top.
Performed a total of 0 changes.

10.7.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

10.7.13.13. Executing OPT_DFF pass (perform DFF optimizations).

10.7.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..

10.7.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

10.7.13.16. Finished OPT passes. (There is nothing left to do.)

10.7.14. Executing MEMORY pass.

10.7.14.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

10.7.14.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

10.7.14.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

10.7.14.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

10.7.14.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413'[0] in module `\module_top': no output FF found.
Checking read port address `$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413'[0] in module `\module_top': no address FF found.

10.7.14.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..

10.7.14.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

10.7.14.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

10.7.14.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..

10.7.14.10. Executing MEMORY_COLLECT pass (generating $mem cells).

10.7.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..

10.8. Executing MEMORY_LIBMAP pass (mapping memories to cells).
using FF mapping for memory module_top.$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413
<suppressed ~6 debug messages>

10.9. Executing TECHMAP pass (map to technology primitives).

10.9.1. Executing Verilog-2005 frontend: C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/lutrams_map.v
Parsing Verilog input from `C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/lutrams_map.v' to AST representation.
Generating RTLIL representation for module `\$__GOWIN_LUTRAM_'.
Successfully finished Verilog frontend.

10.9.2. Executing Verilog-2005 frontend: C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/brams_map.v
Parsing Verilog input from `C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__GOWIN_SP_'.
Generating RTLIL representation for module `\$__GOWIN_DP_'.
Generating RTLIL representation for module `\$__GOWIN_SDP_'.
Successfully finished Verilog frontend.

10.9.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

10.10. Executing OPT pass (performing simple optimizations).

10.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.
<suppressed ~180 debug messages>

10.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
<suppressed ~10 debug messages>
Removed a total of 2 cells.

10.10.3. Executing OPT_DFF pass (perform DFF optimizations).

10.10.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 21 unused cells and 150 unused wires.
<suppressed ~22 debug messages>

10.10.5. Finished fast OPT passes.

10.11. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory $flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413 in module \module_top:
  created 16 $dff cells and 0 static cells of width 7.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.

10.12. Executing OPT pass (performing simple optimizations).

10.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.
<suppressed ~4 debug messages>

10.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

10.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~21 debug messages>

10.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top.
    Consolidated identical input bits for $mux cell $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][3][2]$1618:
      Old ports: A=7'0011001, B=7'0010010, Y=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][2][1]$a$1604
      New ports: A=2'01, B=2'10, Y=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][2][1]$a$1604 [1:0]
      New connections: $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][2][1]$a$1604 [6:2] = { 3'001 $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][2][1]$a$1604 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][3][1]$1615:
      Old ports: A=7'0100100, B=7'0110000, Y=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][2][0]$b$1602
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][2][0]$b$1602 [4] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][2][0]$b$1602 [2] }
      New connections: { $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][2][0]$b$1602 [6:5] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][2][0]$b$1602 [3] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][2][0]$b$1602 [1:0] } = 5'01000
    Consolidated identical input bits for $mux cell $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][3][0]$1612:
      Old ports: A=7'1000000, B=7'1111001, Y=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][2][0]$a$1601
      New ports: A=1'0, B=1'1, Y=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][2][0]$a$1601 [0]
      New connections: $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][2][0]$a$1601 [6:1] = { 1'1 $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][2][0]$a$1601 [0] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][2][0]$a$1601 [0] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][2][0]$a$1601 [0] 2'00 }
    Consolidated identical input bits for $mux cell $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][3][3]$1621:
      Old ports: A=7'0000010, B=7'1111000, Y=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][2][1]$b$1605
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][2][1]$b$1605 [3] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][2][1]$b$1605 [1] }
      New connections: { $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][2][1]$b$1605 [6:4] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][2][1]$b$1605 [2] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][2][1]$b$1605 [0] } = { $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][2][1]$b$1605 [3] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][2][1]$b$1605 [3] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][2][1]$b$1605 [3] 2'00 }
    Consolidated identical input bits for $mux cell $flatten\converter_inst.$procmux$596:
      Old ports: A={ 2'00 $auto$alumacc.cc:501:replace_alu$1006 [0] $auto$alumacc.cc:501:replace_alu$997 [0] }, B={ 1'0 $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$98_Y [2:0] }, Y={ \display_inst.bcd_i [13] $flatten\converter_inst.$43\bcd[11:8] [2:0] }
      New ports: A={ 1'0 $auto$alumacc.cc:501:replace_alu$1006 [0] $auto$alumacc.cc:501:replace_alu$997 [0] }, B=$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$98_Y [2:0], Y=$flatten\converter_inst.$43\bcd[11:8] [2:0]
      New connections: \display_inst.bcd_i [13] = 1'0
    Consolidated identical input bits for $mux cell $flatten\converter_inst.$procmux$623:
      Old ports: A={ 2'00 $auto$alumacc.cc:501:replace_alu$1060 [0] $auto$alumacc.cc:501:replace_alu$1051 [0] }, B={ 1'0 $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$80_Y [2:0] }, Y={ $auto$alumacc.cc:501:replace_alu$1006 [0] $flatten\converter_inst.$34\bcd[7:4] [2:0] }
      New ports: A={ 1'0 $auto$alumacc.cc:501:replace_alu$1060 [0] $auto$alumacc.cc:501:replace_alu$1051 [0] }, B=$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$80_Y [2:0], Y=$flatten\converter_inst.$34\bcd[7:4] [2:0]
      New connections: $auto$alumacc.cc:501:replace_alu$1006 [0] = 1'0
    Consolidated identical input bits for $mux cell $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][3][4]$1624:
      Old ports: A=7'0000000, B=7'0010000, Y=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][2][2]$a$1607
      New ports: A=1'0, B=1'1, Y=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][2][2]$a$1607 [4]
      New connections: { $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][2][2]$a$1607 [6:5] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][2][2]$a$1607 [3:0] } = 6'000000
    Consolidated identical input bits for $pmux cell $flatten\scanner_inst.$procmux$487:
      Old ports: A=4'0000, B=12'001001011000, Y=$flatten\scanner_inst.$3\key_value[3:0]
      New ports: A=3'000, B=9'010001100, Y={ $flatten\scanner_inst.$3\key_value[3:0] [3] $flatten\scanner_inst.$3\key_value[3:0] [1:0] }
      New connections: $flatten\scanner_inst.$3\key_value[3:0] [2] = $flatten\scanner_inst.$3\key_value[3:0] [0]
  Optimizing cells in module \module_top.
    Consolidated identical input bits for $mux cell $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][2][2]$1606:
      Old ports: A=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][2][2]$a$1607, B=7'1111111, Y=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][1][1]$a$1598
      New ports: A={ $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][2][2]$a$1607 [4] 1'0 }, B=2'11, Y={ $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][1][1]$a$1598 [4] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][1][1]$a$1598 [0] }
      New connections: { $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][1][1]$a$1598 [6:5] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][1][1]$a$1598 [3:1] } = { $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][1][1]$a$1598 [0] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][1][1]$a$1598 [0] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][1][1]$a$1598 [0] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][1][1]$a$1598 [0] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][1][1]$a$1598 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][2][1]$1603:
      Old ports: A=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][2][1]$a$1604, B=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][2][1]$b$1605, Y=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][1][0]$b$1596
      New ports: A={ 2'01 $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][2][1]$a$1604 [0] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][2][1]$a$1604 [1:0] }, B={ $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][2][1]$b$1605 [3] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][2][1]$b$1605 [3] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][2][1]$b$1605 [3] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][2][1]$b$1605 [1] 1'0 }, Y={ $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][1][0]$b$1596 [5:3] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][1][0]$b$1596 [1:0] }
      New connections: { $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][1][0]$b$1596 [6] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][1][0]$b$1596 [2] } = { $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][1][0]$b$1596 [5] 1'0 }
    Consolidated identical input bits for $mux cell $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][2][0]$1600:
      Old ports: A=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][2][0]$a$1601, B=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][2][0]$b$1602, Y=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][1][0]$a$1595
      New ports: A={ 1'1 $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][2][0]$a$1601 [0] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][2][0]$a$1601 [0] 1'0 $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][2][0]$a$1601 [0] }, B={ 2'01 $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][2][0]$b$1602 [4] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][2][0]$b$1602 [2] 1'0 }, Y={ $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][1][0]$a$1595 [6:4] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][1][0]$a$1595 [2] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][1][0]$a$1595 [0] }
      New connections: { $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][1][0]$a$1595 [3] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][1][0]$a$1595 [1] } = { $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][1][0]$a$1595 [0] 1'0 }
  Optimizing cells in module \module_top.
    Consolidated identical input bits for $mux cell $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][1][1]$1597:
      Old ports: A=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][1][1]$a$1598, B=7'1111111, Y=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][0][0]$b$1593
      New ports: A={ $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][1][1]$a$1598 [4] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][1][1]$a$1598 [0] }, B=2'11, Y={ $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][0][0]$b$1593 [4] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][0][0]$b$1593 [0] }
      New connections: { $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][0][0]$b$1593 [6:5] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][0][0]$b$1593 [3:1] } = { $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][0][0]$b$1593 [0] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][0][0]$b$1593 [0] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][0][0]$b$1593 [0] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][0][0]$b$1593 [0] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$413$rdmux[0][0][0]$b$1593 [0] }
  Optimizing cells in module \module_top.
Performed a total of 12 changes.

10.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

10.12.6. Executing OPT_DFF pass (perform DFF optimizations).

10.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 0 unused cells and 24 unused wires.
<suppressed ~1 debug messages>

10.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.
<suppressed ~22 debug messages>

10.12.9. Rerunning OPT passes. (Maybe there is more to do..)

10.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~22 debug messages>

10.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top.
    Consolidated identical input bits for $mux cell $flatten\converter_inst.$procmux$584:
      Old ports: A={ $flatten\converter_inst.$43\bcd[11:8] [2:0] $auto$alumacc.cc:501:replace_alu$1024 [0] }, B=$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$106_Y, Y=\display_inst.bcd_i [12:9]
      New ports: A={ 1'0 $auto$alumacc.cc:501:replace_alu$997 [0] $auto$alumacc.cc:501:replace_alu$1024 [0] }, B=$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$106_Y [2:0], Y=\display_inst.bcd_i [11:9]
      New connections: \display_inst.bcd_i [12] = 1'0
  Optimizing cells in module \module_top.
Performed a total of 1 changes.

10.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

10.12.13. Executing OPT_DFF pass (perform DFF optimizations).

10.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 1 unused cells and 17 unused wires.
<suppressed ~2 debug messages>

10.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

10.12.16. Rerunning OPT passes. (Maybe there is more to do..)

10.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~22 debug messages>

10.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top.
Performed a total of 0 changes.

10.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

10.12.20. Executing OPT_DFF pass (perform DFF optimizations).

10.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..

10.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

10.12.23. Finished OPT passes. (There is nothing left to do.)

10.13. Executing TECHMAP pass (map to technology primitives).

10.13.1. Executing Verilog-2005 frontend: C:\FPGA\OSS-CA~1\bin\../share/yosys/techmap.v
Parsing Verilog input from `C:\FPGA\OSS-CA~1\bin\../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

10.13.2. Executing Verilog-2005 frontend: C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/arith_map.v
Parsing Verilog input from `C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_gw1n_alu'.
Successfully finished Verilog frontend.

10.13.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $reduce_bool.
Using template $paramod$67570b4127ce7524f360108b2bcb408862bad8c6\_80_gw1n_alu for cells of type $alu.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $sdff.
Using extmapper maccmap for cells of type $macc.
  add \control_inst.temp_value * 3'101 (8x3 bits, unsigned)
Using template $paramod$85df5dc01c7df96a7d8e5f1fdf76ce9ac452af63\_90_pmux for cells of type $pmux.
Using template $paramod$c2e415ef15bc3ccd2723772353a6b450d3d76206\_90_pmux for cells of type $pmux.
Using template $paramod$20d3ee62d72123142eb855d7ddafd835e31ba009\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $mux.
Using template $paramod$f85408ed1aa3d09e465edae8a7bf590332ae9f7b\_80_gw1n_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_80_gw1n_alu for cells of type $alu.
Using template $paramod$08b2a3505d8f2cd2b03f068ccaf5ce95d4eb0556\_80_gw1n_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $or.
Using template $paramod$7e708ae28ab761f11d0fb59d3ffc72f6a4baf5d9\_90_alu for cells of type $alu.
Using template $paramod$79fc7abbb3333dbd5736999d565fd903198fb1eb\_80_gw1n_alu for cells of type $alu.
Using template $paramod$b3c20b05d9b1fc2c940ef2f6c917486aead042e8\_80_gw1n_alu for cells of type $alu.
Using template $paramod$740b056ede97228d3eae64ea2fdc81f0a33e0fe7\_80_gw1n_alu for cells of type $alu.
Using template $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_80_gw1n_alu for cells of type $alu.
Using template $paramod$78e969f2586efcf3a5b0b0440bcca0db83d5cca2\_80_gw1n_alu for cells of type $alu.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_80_gw1n_alu for cells of type $alu.
Using template $paramod$675ee3ed071b156aa661bdfa838b7e469d095ac0\_80_gw1n_alu for cells of type $alu.
Using template $paramod$c6885379b74fbbf6906b35106e386e521d86cbb2\_80_gw1n_alu for cells of type $alu.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $and.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000111 for cells of type $fa.
Using template $paramod$dbcdc7e8aa1a4080cea2deda6fdc8772064f4d90\_80_gw1n_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
No more expansions possible.
<suppressed ~1351 debug messages>

10.14. Executing OPT pass (performing simple optimizations).

10.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.
<suppressed ~1054 debug messages>

10.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
<suppressed ~135 debug messages>
Removed a total of 45 cells.

10.14.3. Executing OPT_DFF pass (perform DFF optimizations).

10.14.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 47 unused cells and 1367 unused wires.
<suppressed ~48 debug messages>

10.14.5. Finished fast OPT passes.

10.15. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port module_top.anodo_po using OBUF.
Mapping port module_top.catodo_po using OBUF.
Mapping port module_top.clk using IBUF.
Mapping port module_top.col_out using OBUF.
Mapping port module_top.row_in using IBUF.
Mapping port module_top.rst using IBUF.

10.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

10.17. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

10.18. Executing TECHMAP pass (map to technology primitives).

10.18.1. Executing Verilog-2005 frontend: C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v
Parsing Verilog input from `C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

10.18.2. Continuing TECHMAP pass.
Using template \$_SDFFE_PP0P_ for cells of type $_SDFFE_PP0P_.
Using template \$_SDFFE_PP1P_ for cells of type $_SDFFE_PP1P_.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
Using template \$_SDFF_PP1_ for cells of type $_SDFF_PP1_.
No more expansions possible.
<suppressed ~225 debug messages>

10.19. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

10.20. Executing SIMPLEMAP pass (map simple cells to gate primitives).

10.21. Executing ABC pass (technology mapping using ABC).

10.21.1. Extracting gate netlist of module `\module_top' to `<abc-temp-dir>/input.blif'..
Extracted 810 gates and 1208 wires to a netlist network with 396 inputs and 387 outputs.

10.21.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + write_blif <abc-temp-dir>/output.blif 

10.21.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      471
ABC RESULTS:        internal signals:      425
ABC RESULTS:           input signals:      396
ABC RESULTS:          output signals:      387
Removing temp directory.
Removed 0 unused cells and 1994 unused wires.

10.22. Executing TECHMAP pass (map to technology primitives).

10.22.1. Executing Verilog-2005 frontend: C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v
Parsing Verilog input from `C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

10.22.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$6e46ec5a196ba1a24b8e69ab094cadc07c13ac1f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod$1b372cbc15b79410cf4fdcc168c8c694e66f0db0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$548a528b748c13051e6beeb3b524f491250fe2c7\$lut for cells of type $lut.
Using template $paramod$cef9b9f60770bd437227488d02cb5fa249c7fb5d\$lut for cells of type $lut.
Using template $paramod$65647fa5b928b769b016361977dbac0e71820c56\$lut for cells of type $lut.
Using template $paramod$890aa4bf43da5c1aa2675735a695df30d4242c49\$lut for cells of type $lut.
Using template $paramod$b2a335c8aeb04dca1f2c9fe838fae62aef9b7313\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod$e02d61ad9a3ad4925334337a4a48bbc76de57755\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod$1058914b68471d18f016391611d3178002c2bddb\$lut for cells of type $lut.
Using template $paramod$780bc12ca66e4958b20832b73eda9e9daf0119cf\$lut for cells of type $lut.
Using template $paramod$30a8f747cba2b9de4fc782cb95c941eddebf2219\$lut for cells of type $lut.
Using template $paramod$4bc6144b0b075e8466fa3c46af1f64c37f8a4375\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$eab4cda1d388399808ca8130b6d69cdcaca2fa04\$lut for cells of type $lut.
Using template $paramod$d81683e16aa586e588d79d3ec9e260403082da39\$lut for cells of type $lut.
Using template $paramod$a4404e742e43b8bf8bde71df8b64cbe0c6ba02bd\$lut for cells of type $lut.
Using template $paramod$8b24407096beec47292ddeb1567a058197a320b9\$lut for cells of type $lut.
Using template $paramod$e6c52ae3774cbd8351bef720bedd498d3f1980ee\$lut for cells of type $lut.
Using template $paramod$f3bc76e95e0b99283d0b61d11b8df766f1c2d1a5\$lut for cells of type $lut.
Using template $paramod$54051743e7ad19555c019c649033245e3c5bd4c1\$lut for cells of type $lut.
Using template $paramod$2a64b5d92bea0a6391c7608af908c3974787f964\$lut for cells of type $lut.
Using template $paramod$1361a92e662955a6d8cf2257a0d4d374ed57f5ed\$lut for cells of type $lut.
Using template $paramod$4c595af2e7c8c897c59471670d2d1f73bd894ba7\$lut for cells of type $lut.
Using template $paramod$7511663f570727fc1a8bbf94170bf2f52bc82a65\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$9d0c7715c364206f0186a984450fed3da5c60832\$lut for cells of type $lut.
Using template $paramod$6b7c9c56fc2a32a479d463d5f3b0d3f4673b67f1\$lut for cells of type $lut.
Using template $paramod$fe558cb06d1524bf980776b7929af70c7046c3b1\$lut for cells of type $lut.
Using template $paramod$2a2eaddfbbefc2a12ee1382e9a0daab9c62702d9\$lut for cells of type $lut.
Using template $paramod$4da07eaea5bf985ce5d38b9ef8e48005db745d60\$lut for cells of type $lut.
Using template $paramod$e1db75d27931faa5bc3ec37afb15321ac6b6bf00\$lut for cells of type $lut.
Using template $paramod$d1bee0332f1be1b5eeee8fe5b8eb5d568342d42f\$lut for cells of type $lut.
Using template $paramod$a8f28d82fd0369878db891443093cda054e07c4e\$lut for cells of type $lut.
Using template $paramod$70b7b84081124fe19e1a0fd4af7887cf28b5cb39\$lut for cells of type $lut.
Using template $paramod$338c28e11accf97fc703a21f9a4e3ba8c473824a\$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$8b5cfd51a136f15086c81819c3ac4e80128b684d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011111 for cells of type $lut.
Using template $paramod$71cb81cd7ec213b39129c5f3867d1aa22dffde1b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod$cf652acbfbf67d2248e3045cd0f09c58ca55886c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$3204210736873ef5d53b95f3dbe4714b354f9351\$lut for cells of type $lut.
Using template $paramod$dfdc767213247af7743b74ab21f71574cbbcb1eb\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod$bbbb64386b555cc1df8aa214efc72a5aed123638\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001111 for cells of type $lut.
Using template $paramod$53ce561f80f32d4298a3beadc88b6c5c78293221\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$f795e832a275d5dbfc1cb20d462f5c213ef3a66f\$lut for cells of type $lut.
Using template $paramod$d7c6131663aeb4a1a1720dc8508694169bc0fe4a\$lut for cells of type $lut.
Using template $paramod$9867346ec1454fd82f72c1b215880e2b0b459190\$lut for cells of type $lut.
Using template $paramod$ad18725890a69c754dcb5f40913d0326fa50d7cd\$lut for cells of type $lut.
Using template $paramod$458b1cecdb3d4504a1ba8125c1191503a534a8eb\$lut for cells of type $lut.
Using template $paramod$551bbfda4067dfbcd47039a11f4f34f97ee41406\$lut for cells of type $lut.
Using template $paramod$9664483609d9e726df9697364de1aad825ad3979\$lut for cells of type $lut.
Using template $paramod$0dd9d789a2a2e6d3f3b7c7d813f2eec2821fced3\$lut for cells of type $lut.
Using template $paramod$4a3d1b9e8a0767c5f9f36d1bdfe837b8bb96b210\$lut for cells of type $lut.
Using template $paramod$87112c7d511269df645aa80f0e41752d7498bc47\$lut for cells of type $lut.
Using template $paramod$4b6d71ecc8170bfacf38b3b71c1a9b261b163b05\$lut for cells of type $lut.
Using template $paramod$bf0d0292861bdee659ef5cbc5e58b330ac5871f9\$lut for cells of type $lut.
Using template $paramod$98ea2a50a3ce5cc32ae7342411658e8dd20deb67\$lut for cells of type $lut.
Using template $paramod$8c24a47881ebb714957ba4efc70ca161e468d28c\$lut for cells of type $lut.
Using template $paramod$7486ffe51b25e3bb79f13b605cf9877f51fe269c\$lut for cells of type $lut.
Using template $paramod$cf28b4874578a2a0a2127cac6d0c84505b9ed92f\$lut for cells of type $lut.
Using template $paramod$80410a7eb775bcda9aec600bfec7cd2c6220d3c3\$lut for cells of type $lut.
Using template $paramod$c1a0f46ddd5a51215bbe9731e48c13d0c6a44b76\$lut for cells of type $lut.
Using template $paramod$a95aeb58822b83840ad0d33221e28b316b409b83\$lut for cells of type $lut.
Using template $paramod$e4e96a5dece796d779288739da28d0f9a19e7c8a\$lut for cells of type $lut.
Using template $paramod$430a92ab2b06486a93bff6170101eb3b684901d1\$lut for cells of type $lut.
Using template $paramod$dd36dd92a9754daf319b2823a15176320acc5f91\$lut for cells of type $lut.
Using template $paramod$195eaf0ab5191949dbb0f5f7c63fdd30a96bb400\$lut for cells of type $lut.
Using template $paramod$8ac2ac990707283e11e9211166f4ce3292fdc641\$lut for cells of type $lut.
Using template $paramod$a2b4ddfa3906001b2ef9f2414d79c3048f2a3a6e\$lut for cells of type $lut.
Using template $paramod$609e5885ea60a39b5435e9a0b9279380a4141328\$lut for cells of type $lut.
Using template $paramod$9ab78cdd741b650dcffd7106c4ec3a40409dd485\$lut for cells of type $lut.
Using template $paramod$dedda48d861005a5e0d9bca9bc15c5b642254166\$lut for cells of type $lut.
Using template $paramod$692927e279b3d5c42ee4aacb287247c0b34943ed\$lut for cells of type $lut.
Using template $paramod$21daf3e373a433ce9604f358c4e0df85c147218d\$lut for cells of type $lut.
Using template $paramod$9a0bab4a747c7fce8db15910cb66ec5bdde5318c\$lut for cells of type $lut.
Using template $paramod$a4519264b6a14ca1ae4207be9cd56428ea71d78d\$lut for cells of type $lut.
Using template $paramod$04cbad61b7e608d7f620aacb21b4ce27ff5a0723\$lut for cells of type $lut.
Using template $paramod$3c2c41a3dfa511b9d0c6ddbf4ddb8fe22bb4f3cf\$lut for cells of type $lut.
Using template $paramod$23e35301370502cfbf37ebf788cae65a21215177\$lut for cells of type $lut.
Using template $paramod$881c0f37d3425f6a5a8a3d4515a04a7b3e04906b\$lut for cells of type $lut.
Using template $paramod$4a7f351ab849225c5c27f60fc762cdcc6493fb9f\$lut for cells of type $lut.
Using template $paramod$68f2f3afab10011fc5da262652bfd3e2c7c26c78\$lut for cells of type $lut.
Using template $paramod$4fecd6f048c13201e253aa7a8c8071b66ae8f69c\$lut for cells of type $lut.
Using template $paramod$d4df93f5f4a55ea841567cad4984d3017821bec1\$lut for cells of type $lut.
Using template $paramod$ae2972754d5004dbdf4c968176aae0bb7be01422\$lut for cells of type $lut.
Using template $paramod$fedc8dfff6f7edc7f48babe4e19f5981a1c933f1\$lut for cells of type $lut.
Using template $paramod$ffd13d8f135d5253c7565faae38cd586639f9cae\$lut for cells of type $lut.
Using template $paramod$ecc8f136f6aed415e047a0ef706f98ca5d1ce334\$lut for cells of type $lut.
Using template $paramod$ce41034360bc284592ff4e97843504e4c1f69c8e\$lut for cells of type $lut.
Using template $paramod$82a48e5f5771a531ca9edba4cc6af5165f5035d5\$lut for cells of type $lut.
Using template $paramod$3ba369b533c6f7795f3af24e3e5fa7c98fd3633f\$lut for cells of type $lut.
Using template $paramod$89ea4bfebbbdca89a7dee1eb596ad6c3f1639a3a\$lut for cells of type $lut.
Using template $paramod$ac5104b0f31e073ac445859404a5ecbcf6edcff5\$lut for cells of type $lut.
Using template $paramod$61bc98ece8c76bffd4acdf40e5f231340cba90fc\$lut for cells of type $lut.
Using template $paramod$2a58fa89ac47c61885b148c354e294e96b5d46aa\$lut for cells of type $lut.
Using template $paramod$af9b0811485c5cf2b776b11be7d0128fa5c96652\$lut for cells of type $lut.
Using template $paramod$9dc1d9cd7d5be3732eeb0eaa5b4d29f483a033d6\$lut for cells of type $lut.
Using template $paramod$ed647fb13d298a1776a5f62ba3576a326ff46dd9\$lut for cells of type $lut.
Using template $paramod$a964f8ed466638f11766930007624f9261481a37\$lut for cells of type $lut.
Using template $paramod$95109a62fea23d1738324748c3fbb67f85edd1de\$lut for cells of type $lut.
Using template $paramod$826d0afc32ae9813cb509812fbacfc30d3c8eebd\$lut for cells of type $lut.
Using template $paramod$734cb5d7d83659ae4da13abb9e04fafa8dc19119\$lut for cells of type $lut.
Using template $paramod$93b5f6e7db8efb1537b79dfc1f663f0f74aa48c7\$lut for cells of type $lut.
Using template $paramod$6ac63e260ac9358393ce55a25a74c7e990c673c3\$lut for cells of type $lut.
Using template $paramod$50791eb1f483838b32d813a6298140ef539f09e4\$lut for cells of type $lut.
Using template $paramod$87f463b6a2b969f61ba41a329d99b50cca2c32c6\$lut for cells of type $lut.
Using template $paramod$e894218c812d611fb11e02373e450bd0d86d2e01\$lut for cells of type $lut.
Using template $paramod$aaf046cbd9c42e749739b9fc1cc7ded6813fe6d9\$lut for cells of type $lut.
Using template $paramod$ccded34aac7b2dd220bfef13cfddae946f9bd96f\$lut for cells of type $lut.
Using template $paramod$6a9e6a7be18da3b2738a3c440c25aefc246735de\$lut for cells of type $lut.
Using template $paramod$ede761341368efd53bcaebaec83bbf67ed9dec7f\$lut for cells of type $lut.
Using template $paramod$dd005dbbf9677582c84cd53ff4b2fa3f2e4e090c\$lut for cells of type $lut.
Using template $paramod$10f9ec10907e3614f4091bb6c69006195a5f5733\$lut for cells of type $lut.
Using template $paramod$f6e38361e06f879961f5a6215fa3730a4bf62c2c\$lut for cells of type $lut.
Using template $paramod$fe2ccc9771c7f3621af3392ea69c0322e13310d4\$lut for cells of type $lut.
Using template $paramod$d64a71791903437464a4044e1ee10ad57ab2ce5a\$lut for cells of type $lut.
Using template $paramod$11db9c4ebd1e41941fecb5c1955d0988058a594b\$lut for cells of type $lut.
Using template $paramod$42d0c31bcf344799881293abb58fbce2f26b9585\$lut for cells of type $lut.
Using template $paramod$c315fd171a22ad0b563d890e3adda172ea240769\$lut for cells of type $lut.
Using template $paramod$8f2eeac259858a1e8990eb60a56d800e98c9dd1a\$lut for cells of type $lut.
Using template $paramod$865776637c3fee825c577910b12d6253bef25838\$lut for cells of type $lut.
Using template $paramod$920fe5e80ae55cbce55e3befc96af1cda62369a5\$lut for cells of type $lut.
Using template $paramod$ded79e2c8968da8ecab6b2ea9c66f709b8150991\$lut for cells of type $lut.
Using template $paramod$87bbc33ed8303032c2f2291cd04c5d3f6437bff3\$lut for cells of type $lut.
Using template $paramod$293844410263aba65a1bd6585913bafbb05212f4\$lut for cells of type $lut.
Using template $paramod$06d13b969d5ccee95ea8893978a9af656f1fa8a4\$lut for cells of type $lut.
Using template $paramod$196d00b447db0a54513f1a3d9f888d89b7a2a5b2\$lut for cells of type $lut.
Using template $paramod$e7c37d42fcc84311ada351075982ddd0d16d55e4\$lut for cells of type $lut.
Using template $paramod$d576db2f1dc073fe83b2826851cbb41dbfbec99d\$lut for cells of type $lut.
Using template $paramod$d418d260dce9593e420eb32c60c142c6b4d3f933\$lut for cells of type $lut.
Using template $paramod$73baa2833534e74cb98ca96b995d2dfaa6d416ad\$lut for cells of type $lut.
Using template $paramod$276082fc154c041363616334fabfb35863499558\$lut for cells of type $lut.
Using template $paramod$8967b35721e3d8ecb95df2ced45e8e8ce3963fc9\$lut for cells of type $lut.
Using template $paramod$9c83190cb7e48bb3a6ae53b261370c80c7b95001\$lut for cells of type $lut.
Using template $paramod$15da3b646859d02d8b1ba6f2ad6fe70f07f18db4\$lut for cells of type $lut.
Using template $paramod$69fb3a5c50d4763983725e760e9b39f0738ded53\$lut for cells of type $lut.
Using template $paramod$e9c9f31607f9c1a5cce0e06a94cc313affd4654b\$lut for cells of type $lut.
Using template $paramod$2e35bc63d414e2b3e6d4e2a2ec0e786937ecbeb6\$lut for cells of type $lut.
Using template $paramod$5d97e81807406ae9f18add6f6245495458ea845d\$lut for cells of type $lut.
Using template $paramod$9a623dc82b8b3a3c2e0b8951519ebe776e66377d\$lut for cells of type $lut.
Using template $paramod$ca8aa98ae483f70560272338b45746da9fcb1676\$lut for cells of type $lut.
Using template $paramod$d5704f4493d38b8f4e498edb8e1fdbc20dfc8125\$lut for cells of type $lut.
Using template $paramod$cc32a05866f608aca38637d6c7ba9e5d077e8484\$lut for cells of type $lut.
Using template $paramod$c53232beda7fef56b39ae80d6ee86dcca58b5c4e\$lut for cells of type $lut.
Using template $paramod$68cafe8403fceb3ec1347529dcf7f3f15869a917\$lut for cells of type $lut.
Using template $paramod$ac56c4606a9b4653139bcee61b83cec42d1fe24c\$lut for cells of type $lut.
Using template $paramod$556289bcc30228b7a0c16a4d153eb796198f4fc1\$lut for cells of type $lut.
Using template $paramod$90c0a5afec711c676f0618a309b054dd0f74100c\$lut for cells of type $lut.
Using template $paramod$faad51b8e049275766f6d5d35fb2cfe2736eafc5\$lut for cells of type $lut.
Using template $paramod$08365dc489aeda0500edc1452cd16bd465ca2215\$lut for cells of type $lut.
Using template $paramod$58f61467c3827992dbf1004ed46daff736f32dbe\$lut for cells of type $lut.
Using template $paramod$d367e05a0861acf121235994a4fff23da56c8723\$lut for cells of type $lut.
Using template $paramod$fc2b5519b242fc4878a114aaab3e1ba68f7448bc\$lut for cells of type $lut.
Using template $paramod$1387b8cea9990b8b1f0b9cb678763f05f0283b85\$lut for cells of type $lut.
Using template $paramod$32d61220c5248c8d9a1a02f4b472599ab2dd8920\$lut for cells of type $lut.
Using template $paramod$bf184a24e3840c1d975d01df061ea8e0e6f72c8b\$lut for cells of type $lut.
Using template $paramod$2687393074da03194ec9b0e43ec37a6119033db3\$lut for cells of type $lut.
Using template $paramod$38eb41627b73166bbe454e6a54f14d2c3bea9c81\$lut for cells of type $lut.
Using template $paramod$7b6dba9da7b24ba15cc91d483adc1cbb42ec924c\$lut for cells of type $lut.
Using template $paramod$059a18b83f440098c69d0c68999bb03d1f1b1ff8\$lut for cells of type $lut.
Using template $paramod$93fad86b93630519b724b38379e05ca19e0bd207\$lut for cells of type $lut.
Using template $paramod$fa5e494c2b2da5955c99522db0c5a4b926980d21\$lut for cells of type $lut.
Using template $paramod$09dbe61e58773048a674851ccc0b491df7fd71e3\$lut for cells of type $lut.
Using template $paramod$bb18179c7fb2295f17b5464e3663115dc945c57d\$lut for cells of type $lut.
Using template $paramod$3448b51959f39ae36afca24ec0b466a99b1272ff\$lut for cells of type $lut.
Using template $paramod$8f06d07a127ff875b1d9e8832a30e7d85de2e681\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~3463 debug messages>

10.23. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in module_top.
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4986.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4855.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4974.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4987.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4984.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4871.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4871.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4871.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4974.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4864.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4970.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4970.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4978.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4986.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4857.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4871.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4857.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4986.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4986.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4975.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4978.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4872.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4982.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4988.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4857.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4987.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4987.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4872.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4970.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4873.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4984.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4983.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4985.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4985.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4985.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4985.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4873.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4970.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4984.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4872.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4984.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4984.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4986.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4966.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4966.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4966.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4983.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4988.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4988.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4970.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4983.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4983.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4855.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4871.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4974.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4855.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4873.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4975.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4982.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4871.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4970.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4858.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4871.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4974.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4985.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4872.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4872.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4871.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4873.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4983.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4977.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4977.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4855.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4982.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4970.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4864.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4864.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4873.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4977.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4987.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4982.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4970.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4988.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4864.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4987.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4977.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4987.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4975.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4858.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4871.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4857.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4857.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4871.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4869.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4981.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4857.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4987.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4984.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4970.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4970.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4970.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4986.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4983.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4966.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4966.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4984.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4984.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4985.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4985.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4983.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4978.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4873.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4966.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4986.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4983.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4986.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4975.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4986.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4937.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4987.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4857.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4986.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4978.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4975.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4975.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4975.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4983.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4975.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4864.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4864.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4983.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4987.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4988.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4872.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4877.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4855.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4986.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4855.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4855.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4877.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4864.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4856.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4873.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4873.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4941.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4865.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4865.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4941.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4869.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4863.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4877.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4977.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4978.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4975.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4871.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4988.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4873.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4941.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4966.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4984.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4862.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4865.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4988.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4975.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4988.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4978.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4977.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4970.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4967.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4970.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4833.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4984.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4985.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4966.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4983.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4985.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4986.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4986.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4988.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4988.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4974.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4975.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4975.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4858.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4987.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4985.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4975.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4864.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4855.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4875.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4860.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4858.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4970.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4859.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4860.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4856.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4987.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4864.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4859.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4855.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4873.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4859.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4979.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4867.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4864.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4984.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4982.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4943.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4863.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4984.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4983.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4864.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4985.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4986.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4987.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4966.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4984.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4855.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4975.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4978.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4977.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4988.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4871.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4984.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4873.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4981.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4864.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4861.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4855.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4863.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4856.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4855.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4860.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4864.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4855.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4871.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4873.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4848.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4848.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4852.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4966.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4966.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4855.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4936.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4872.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4858.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4864.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4861.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4861.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4864.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4966.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4871.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4937.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4871.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4982.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4873.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4988.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4968.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4869.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4937.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4936.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4936.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4981.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4875.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4985.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4968.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4982.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4970.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4974.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4974.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4975.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4858.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4858.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4873.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4988.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4986.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4984.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4830$auto$blifparse.cc:525:parse_blif$4986.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)

10.24. Executing SETUNDEF pass (replace undef values with defined constants).

10.25. Executing HILOMAP pass (mapping to constant drivers).
Removed 0 unused cells and 2157 unused wires.

10.26. Executing AUTONAME pass.
Renamed 45931 objects in module module_top (109 iterations).
<suppressed ~2711 debug messages>

10.27. Executing HIERARCHY pass (managing design hierarchy).

10.27.1. Analyzing design hierarchy..
Top module:  \module_top

10.27.2. Analyzing design hierarchy..
Top module:  \module_top
Removed 0 unused modules.

10.28. Printing statistics.

=== module_top ===

   Number of wires:               1123
   Number of wire bits:           2729
   Number of public wires:        1123
   Number of public wire bits:    2729
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1660
     ALU                           387
     DFFC                            1
     DFFCE                         153
     DFFR                           31
     DFFRE                           6
     DFFS                           10
     DFFSE                           1
     GND                             1
     IBUF                            6
     LUT1                          410
     LUT2                          204
     LUT3                           18
     LUT4                          126
     MUX2_LUT5                     166
     MUX2_LUT6                      78
     MUX2_LUT7                      33
     MUX2_LUT8                      13
     OBUF                           15
     VCC                             1

10.29. Executing CHECK pass (checking for obvious problems).
Checking module module_top...
Found and reported 0 problems.

10.30. Executing JSON backend.

Warnings: 2 unique messages, 2 total
End of script. Logfile hash: 1e3aa14d5f
Yosys 0.26+1 (git sha1 b1a011138, x86_64-w64-mingw32-g++ 9.2.1 -Os)
Time spent: 1% 22x opt_expr (0 sec), 1% 20x opt_clean (0 sec), ...
