IO_28nm_16x29: |
Task: Generate IO ring schematic and layout design for Cadence Virtuoso.

  Design requirements:
  16 pads on left and right sides, 26 pads on top and bottom sides. Single ring layout. Order: counterclockwise through left side, bottom side, right side, top side.


  ======================================================================
  SIGNAL CONFIGURATION
  ======================================================================
  Signal names: VDDCAL VSSCAL CVDD CLKP CLKN CVSS AVSS2 AVSS2 AVDDH2 AVDDH2 IBOTA2 IBF VREFN2 VREFP2 VREFPF2 VREFNF2 CVSS CVDD IBOTA1 AVDDH1 AVDDH1 AVSS1 AVSS1 VREFN1 VREFP1 VREFNF1 VCM VINN VINN VINP VINP VCM VREFPF1 VREFP1 VREFN1 AVSS1 AVSS1 AVDDH1 AVDDH1 GIOL DVSS DVDD VSSFIFO VDDFIFO VSSSPI VDDSPI FVSS FVDDH FVDD VREFNF3 VREFPF3 VREFP3 VREFN3 AVDDH3 AVDDH3 AVSS3 AVSS3 IBOTA3 AVDDVCO IBV2IA IBV2I AVSSVCO VDDBUF DVSS DVDD VDDFIFO VSSFIFO GIOL VIOL VIOH GIOH SCKI SEL<0> SEL<1> SEL<2> TRIG SDO CLKO D<0> D<1> D<2> D<3> D<4> D<5> FLAG RST SDI FVDD FVDDH FVSS.

  ======================================================================
  VOLTAGE DOMAIN CONFIGURATION
  ======================================================================
  Voltage domain requirements:
  - from GIOL to SDI, digital signals use digital domain voltage domain (VIOL/GIOL/VIOH/GIOH)


  ======================================================================
  DESIGN CONFIGURATION
  ======================================================================
  Configuration:
  - Technology: 28nm process node
  - Library: LLM_Layout_Design
  - Cell name: IO_RING_16x26
  - View: schematic and layout