5 c 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd assign2.9.vcd -o assign2.9.cdd -v assign2.9.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" assign2.9.v 1 25 1
2 1 5 180018 2 1 c 0 0 b
2 2 5 140014 2 1 c 0 0 a
2 3 5 140018 3 2 134c 1 2 1 34 110102
2 4 5 f0010 0 1 400 0 0 w0
2 5 5 f0018 3 36 e 3 4
2 6 6 190019 2 1 c 0 0 b
2 7 6 140014 2 1 c 0 0 a
2 8 6 140019 3 f 134c 6 7 32 34 1faa faa faa faa faa faa faa faa
2 9 6 f0010 0 1 400 0 0 w1
2 10 6 f0019 3 36 e 8 9
2 11 7 150015 2 1 c 0 0 a
2 12 7 140014 2 1b 100c 11 0 1 34 1102
2 13 7 f0010 0 1 400 0 0 w2
2 14 7 f0015 2 36 e 12 13
2 15 8 1f0020 1 1 8 0 0 w2
2 16 8 1a001b 1 1 8 0 0 w1
2 17 8 190019 1 1e 1008 16 0 1 34 1002
2 18 8 140015 1 1 8 0 0 w0
2 19 8 14001b 1 8 1208 17 18 1 34 10002
2 20 8 140020 1 8 1208 15 19 2 34 1220a
2 21 8 f0010 0 1 400 0 0 w3
2 22 8 f0020 1 36 a 20 21
1 a 3 30008 1 0 0 0 1 33 102
1 b 3 3000b 1 0 0 0 1 33 102
1 w0 5 3000f 1 0 0 0 1 33 2
1 w1 6 3000f 1 0 31 0 32 33 aa aa aa aa aa aa aa aa
1 w2 7 3000f 1 0 0 0 1 33 2
1 w3 8 3000f 1 0 1 0 2 33 a
4 5 f 5 5
4 10 f 10 10
4 14 f 14 14
4 22 f 22 22
3 1 main.$u0 "main.$u0" assign2.9.v 0 23 1
