Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Dec  1 14:07:33 2021
| Host         : PA24 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file led_display_ctrl_timing_summary_routed.rpt -pb led_display_ctrl_timing_summary_routed.pb -rpx led_display_ctrl_timing_summary_routed.rpx -warn_on_violation
| Design       : led_display_ctrl
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.551        0.000                      0                  256        0.225        0.000                      0                  256        4.500        0.000                       0                    99  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 5.551        0.000                      0                  256        0.225        0.000                      0                  256        4.500        0.000                       0                    99  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.551ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.551ns  (required time - arrival time)
  Source:                 cnt_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.962ns  (logic 0.828ns (20.898%)  route 3.134ns (79.102%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.227ns = ( 15.227 - 10.000 ) 
    Source Clock Delay      (SCD):    5.534ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.877     5.534    clk_IBUF_BUFG
    SLICE_X4Y177         FDRE                                         r  cnt_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y177         FDRE (Prop_fdre_C_Q)         0.456     5.990 f  cnt_reg[32]/Q
                         net (fo=2, routed)           0.680     6.670    sel0[32]
    SLICE_X5Y177         LUT4 (Prop_lut4_I2_O)        0.124     6.794 f  cnt[32]_i_9/O
                         net (fo=1, routed)           0.401     7.195    cnt[32]_i_9_n_0
    SLICE_X5Y176         LUT5 (Prop_lut5_I4_O)        0.124     7.319 f  cnt[32]_i_5/O
                         net (fo=3, routed)           1.131     8.450    cnt[32]_i_5_n_0
    SLICE_X5Y172         LUT6 (Prop_lut6_I4_O)        0.124     8.574 r  cnt[32]_i_1/O
                         net (fo=32, routed)          0.922     9.496    cnt[32]_i_1_n_0
    SLICE_X4Y176         FDRE                                         r  cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.751    15.227    clk_IBUF_BUFG
    SLICE_X4Y176         FDRE                                         r  cnt_reg[25]/C
                         clock pessimism              0.284    15.511    
                         clock uncertainty           -0.035    15.476    
    SLICE_X4Y176         FDRE (Setup_fdre_C_R)       -0.429    15.047    cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                          -9.496    
  -------------------------------------------------------------------
                         slack                                  5.551    

Slack (MET) :             5.551ns  (required time - arrival time)
  Source:                 cnt_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.962ns  (logic 0.828ns (20.898%)  route 3.134ns (79.102%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.227ns = ( 15.227 - 10.000 ) 
    Source Clock Delay      (SCD):    5.534ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.877     5.534    clk_IBUF_BUFG
    SLICE_X4Y177         FDRE                                         r  cnt_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y177         FDRE (Prop_fdre_C_Q)         0.456     5.990 f  cnt_reg[32]/Q
                         net (fo=2, routed)           0.680     6.670    sel0[32]
    SLICE_X5Y177         LUT4 (Prop_lut4_I2_O)        0.124     6.794 f  cnt[32]_i_9/O
                         net (fo=1, routed)           0.401     7.195    cnt[32]_i_9_n_0
    SLICE_X5Y176         LUT5 (Prop_lut5_I4_O)        0.124     7.319 f  cnt[32]_i_5/O
                         net (fo=3, routed)           1.131     8.450    cnt[32]_i_5_n_0
    SLICE_X5Y172         LUT6 (Prop_lut6_I4_O)        0.124     8.574 r  cnt[32]_i_1/O
                         net (fo=32, routed)          0.922     9.496    cnt[32]_i_1_n_0
    SLICE_X4Y176         FDRE                                         r  cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.751    15.227    clk_IBUF_BUFG
    SLICE_X4Y176         FDRE                                         r  cnt_reg[26]/C
                         clock pessimism              0.284    15.511    
                         clock uncertainty           -0.035    15.476    
    SLICE_X4Y176         FDRE (Setup_fdre_C_R)       -0.429    15.047    cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                          -9.496    
  -------------------------------------------------------------------
                         slack                                  5.551    

Slack (MET) :             5.551ns  (required time - arrival time)
  Source:                 cnt_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.962ns  (logic 0.828ns (20.898%)  route 3.134ns (79.102%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.227ns = ( 15.227 - 10.000 ) 
    Source Clock Delay      (SCD):    5.534ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.877     5.534    clk_IBUF_BUFG
    SLICE_X4Y177         FDRE                                         r  cnt_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y177         FDRE (Prop_fdre_C_Q)         0.456     5.990 f  cnt_reg[32]/Q
                         net (fo=2, routed)           0.680     6.670    sel0[32]
    SLICE_X5Y177         LUT4 (Prop_lut4_I2_O)        0.124     6.794 f  cnt[32]_i_9/O
                         net (fo=1, routed)           0.401     7.195    cnt[32]_i_9_n_0
    SLICE_X5Y176         LUT5 (Prop_lut5_I4_O)        0.124     7.319 f  cnt[32]_i_5/O
                         net (fo=3, routed)           1.131     8.450    cnt[32]_i_5_n_0
    SLICE_X5Y172         LUT6 (Prop_lut6_I4_O)        0.124     8.574 r  cnt[32]_i_1/O
                         net (fo=32, routed)          0.922     9.496    cnt[32]_i_1_n_0
    SLICE_X4Y176         FDRE                                         r  cnt_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.751    15.227    clk_IBUF_BUFG
    SLICE_X4Y176         FDRE                                         r  cnt_reg[27]/C
                         clock pessimism              0.284    15.511    
                         clock uncertainty           -0.035    15.476    
    SLICE_X4Y176         FDRE (Setup_fdre_C_R)       -0.429    15.047    cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                          -9.496    
  -------------------------------------------------------------------
                         slack                                  5.551    

Slack (MET) :             5.551ns  (required time - arrival time)
  Source:                 cnt_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.962ns  (logic 0.828ns (20.898%)  route 3.134ns (79.102%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.227ns = ( 15.227 - 10.000 ) 
    Source Clock Delay      (SCD):    5.534ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.877     5.534    clk_IBUF_BUFG
    SLICE_X4Y177         FDRE                                         r  cnt_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y177         FDRE (Prop_fdre_C_Q)         0.456     5.990 f  cnt_reg[32]/Q
                         net (fo=2, routed)           0.680     6.670    sel0[32]
    SLICE_X5Y177         LUT4 (Prop_lut4_I2_O)        0.124     6.794 f  cnt[32]_i_9/O
                         net (fo=1, routed)           0.401     7.195    cnt[32]_i_9_n_0
    SLICE_X5Y176         LUT5 (Prop_lut5_I4_O)        0.124     7.319 f  cnt[32]_i_5/O
                         net (fo=3, routed)           1.131     8.450    cnt[32]_i_5_n_0
    SLICE_X5Y172         LUT6 (Prop_lut6_I4_O)        0.124     8.574 r  cnt[32]_i_1/O
                         net (fo=32, routed)          0.922     9.496    cnt[32]_i_1_n_0
    SLICE_X4Y176         FDRE                                         r  cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.751    15.227    clk_IBUF_BUFG
    SLICE_X4Y176         FDRE                                         r  cnt_reg[28]/C
                         clock pessimism              0.284    15.511    
                         clock uncertainty           -0.035    15.476    
    SLICE_X4Y176         FDRE (Setup_fdre_C_R)       -0.429    15.047    cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                          -9.496    
  -------------------------------------------------------------------
                         slack                                  5.551    

Slack (MET) :             5.609ns  (required time - arrival time)
  Source:                 cnt_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.888ns  (logic 0.828ns (21.295%)  route 3.060ns (78.705%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.228ns = ( 15.228 - 10.000 ) 
    Source Clock Delay      (SCD):    5.534ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.877     5.534    clk_IBUF_BUFG
    SLICE_X4Y177         FDRE                                         r  cnt_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y177         FDRE (Prop_fdre_C_Q)         0.456     5.990 f  cnt_reg[32]/Q
                         net (fo=2, routed)           0.680     6.670    sel0[32]
    SLICE_X5Y177         LUT4 (Prop_lut4_I2_O)        0.124     6.794 f  cnt[32]_i_9/O
                         net (fo=1, routed)           0.401     7.195    cnt[32]_i_9_n_0
    SLICE_X5Y176         LUT5 (Prop_lut5_I4_O)        0.124     7.319 f  cnt[32]_i_5/O
                         net (fo=3, routed)           1.131     8.450    cnt[32]_i_5_n_0
    SLICE_X5Y172         LUT6 (Prop_lut6_I4_O)        0.124     8.574 r  cnt[32]_i_1/O
                         net (fo=32, routed)          0.848     9.422    cnt[32]_i_1_n_0
    SLICE_X4Y172         FDRE                                         r  cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.752    15.228    clk_IBUF_BUFG
    SLICE_X4Y172         FDRE                                         r  cnt_reg[10]/C
                         clock pessimism              0.268    15.496    
                         clock uncertainty           -0.035    15.461    
    SLICE_X4Y172         FDRE (Setup_fdre_C_R)       -0.429    15.032    cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                          -9.422    
  -------------------------------------------------------------------
                         slack                                  5.609    

Slack (MET) :             5.609ns  (required time - arrival time)
  Source:                 cnt_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.888ns  (logic 0.828ns (21.295%)  route 3.060ns (78.705%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.228ns = ( 15.228 - 10.000 ) 
    Source Clock Delay      (SCD):    5.534ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.877     5.534    clk_IBUF_BUFG
    SLICE_X4Y177         FDRE                                         r  cnt_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y177         FDRE (Prop_fdre_C_Q)         0.456     5.990 f  cnt_reg[32]/Q
                         net (fo=2, routed)           0.680     6.670    sel0[32]
    SLICE_X5Y177         LUT4 (Prop_lut4_I2_O)        0.124     6.794 f  cnt[32]_i_9/O
                         net (fo=1, routed)           0.401     7.195    cnt[32]_i_9_n_0
    SLICE_X5Y176         LUT5 (Prop_lut5_I4_O)        0.124     7.319 f  cnt[32]_i_5/O
                         net (fo=3, routed)           1.131     8.450    cnt[32]_i_5_n_0
    SLICE_X5Y172         LUT6 (Prop_lut6_I4_O)        0.124     8.574 r  cnt[32]_i_1/O
                         net (fo=32, routed)          0.848     9.422    cnt[32]_i_1_n_0
    SLICE_X4Y172         FDRE                                         r  cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.752    15.228    clk_IBUF_BUFG
    SLICE_X4Y172         FDRE                                         r  cnt_reg[11]/C
                         clock pessimism              0.268    15.496    
                         clock uncertainty           -0.035    15.461    
    SLICE_X4Y172         FDRE (Setup_fdre_C_R)       -0.429    15.032    cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                          -9.422    
  -------------------------------------------------------------------
                         slack                                  5.609    

Slack (MET) :             5.609ns  (required time - arrival time)
  Source:                 cnt_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.888ns  (logic 0.828ns (21.295%)  route 3.060ns (78.705%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.228ns = ( 15.228 - 10.000 ) 
    Source Clock Delay      (SCD):    5.534ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.877     5.534    clk_IBUF_BUFG
    SLICE_X4Y177         FDRE                                         r  cnt_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y177         FDRE (Prop_fdre_C_Q)         0.456     5.990 f  cnt_reg[32]/Q
                         net (fo=2, routed)           0.680     6.670    sel0[32]
    SLICE_X5Y177         LUT4 (Prop_lut4_I2_O)        0.124     6.794 f  cnt[32]_i_9/O
                         net (fo=1, routed)           0.401     7.195    cnt[32]_i_9_n_0
    SLICE_X5Y176         LUT5 (Prop_lut5_I4_O)        0.124     7.319 f  cnt[32]_i_5/O
                         net (fo=3, routed)           1.131     8.450    cnt[32]_i_5_n_0
    SLICE_X5Y172         LUT6 (Prop_lut6_I4_O)        0.124     8.574 r  cnt[32]_i_1/O
                         net (fo=32, routed)          0.848     9.422    cnt[32]_i_1_n_0
    SLICE_X4Y172         FDRE                                         r  cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.752    15.228    clk_IBUF_BUFG
    SLICE_X4Y172         FDRE                                         r  cnt_reg[12]/C
                         clock pessimism              0.268    15.496    
                         clock uncertainty           -0.035    15.461    
    SLICE_X4Y172         FDRE (Setup_fdre_C_R)       -0.429    15.032    cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                          -9.422    
  -------------------------------------------------------------------
                         slack                                  5.609    

Slack (MET) :             5.609ns  (required time - arrival time)
  Source:                 cnt_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.888ns  (logic 0.828ns (21.295%)  route 3.060ns (78.705%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.228ns = ( 15.228 - 10.000 ) 
    Source Clock Delay      (SCD):    5.534ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.877     5.534    clk_IBUF_BUFG
    SLICE_X4Y177         FDRE                                         r  cnt_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y177         FDRE (Prop_fdre_C_Q)         0.456     5.990 f  cnt_reg[32]/Q
                         net (fo=2, routed)           0.680     6.670    sel0[32]
    SLICE_X5Y177         LUT4 (Prop_lut4_I2_O)        0.124     6.794 f  cnt[32]_i_9/O
                         net (fo=1, routed)           0.401     7.195    cnt[32]_i_9_n_0
    SLICE_X5Y176         LUT5 (Prop_lut5_I4_O)        0.124     7.319 f  cnt[32]_i_5/O
                         net (fo=3, routed)           1.131     8.450    cnt[32]_i_5_n_0
    SLICE_X5Y172         LUT6 (Prop_lut6_I4_O)        0.124     8.574 r  cnt[32]_i_1/O
                         net (fo=32, routed)          0.848     9.422    cnt[32]_i_1_n_0
    SLICE_X4Y172         FDRE                                         r  cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.752    15.228    clk_IBUF_BUFG
    SLICE_X4Y172         FDRE                                         r  cnt_reg[9]/C
                         clock pessimism              0.268    15.496    
                         clock uncertainty           -0.035    15.461    
    SLICE_X4Y172         FDRE (Setup_fdre_C_R)       -0.429    15.032    cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                          -9.422    
  -------------------------------------------------------------------
                         slack                                  5.609    

Slack (MET) :             5.697ns  (required time - arrival time)
  Source:                 decnt_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.839ns  (logic 0.828ns (21.569%)  route 3.011ns (78.431%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.228ns = ( 15.228 - 10.000 ) 
    Source Clock Delay      (SCD):    5.534ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.877     5.534    clk_IBUF_BUFG
    SLICE_X3Y176         FDRE                                         r  decnt_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y176         FDRE (Prop_fdre_C_Q)         0.456     5.990 f  decnt_reg[32]/Q
                         net (fo=2, routed)           0.692     6.682    sel0__0[32]
    SLICE_X2Y176         LUT4 (Prop_lut4_I2_O)        0.124     6.806 f  decnt[32]_i_10/O
                         net (fo=1, routed)           0.307     7.114    decnt[32]_i_10_n_0
    SLICE_X2Y175         LUT5 (Prop_lut5_I4_O)        0.124     7.238 f  decnt[32]_i_6/O
                         net (fo=3, routed)           0.984     8.222    decnt[32]_i_6_n_0
    SLICE_X2Y172         LUT6 (Prop_lut6_I4_O)        0.124     8.346 r  decnt[32]_i_1/O
                         net (fo=32, routed)          1.027     9.373    decnt[32]_i_1_n_0
    SLICE_X3Y176         FDRE                                         r  decnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.752    15.228    clk_IBUF_BUFG
    SLICE_X3Y176         FDRE                                         r  decnt_reg[29]/C
                         clock pessimism              0.306    15.534    
                         clock uncertainty           -0.035    15.499    
    SLICE_X3Y176         FDRE (Setup_fdre_C_R)       -0.429    15.070    decnt_reg[29]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                          -9.373    
  -------------------------------------------------------------------
                         slack                                  5.697    

Slack (MET) :             5.697ns  (required time - arrival time)
  Source:                 decnt_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.839ns  (logic 0.828ns (21.569%)  route 3.011ns (78.431%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.228ns = ( 15.228 - 10.000 ) 
    Source Clock Delay      (SCD):    5.534ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.877     5.534    clk_IBUF_BUFG
    SLICE_X3Y176         FDRE                                         r  decnt_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y176         FDRE (Prop_fdre_C_Q)         0.456     5.990 f  decnt_reg[32]/Q
                         net (fo=2, routed)           0.692     6.682    sel0__0[32]
    SLICE_X2Y176         LUT4 (Prop_lut4_I2_O)        0.124     6.806 f  decnt[32]_i_10/O
                         net (fo=1, routed)           0.307     7.114    decnt[32]_i_10_n_0
    SLICE_X2Y175         LUT5 (Prop_lut5_I4_O)        0.124     7.238 f  decnt[32]_i_6/O
                         net (fo=3, routed)           0.984     8.222    decnt[32]_i_6_n_0
    SLICE_X2Y172         LUT6 (Prop_lut6_I4_O)        0.124     8.346 r  decnt[32]_i_1/O
                         net (fo=32, routed)          1.027     9.373    decnt[32]_i_1_n_0
    SLICE_X3Y176         FDRE                                         r  decnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.752    15.228    clk_IBUF_BUFG
    SLICE_X3Y176         FDRE                                         r  decnt_reg[30]/C
                         clock pessimism              0.306    15.534    
                         clock uncertainty           -0.035    15.499    
    SLICE_X3Y176         FDRE (Setup_fdre_C_R)       -0.429    15.070    decnt_reg[30]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                          -9.373    
  -------------------------------------------------------------------
                         slack                                  5.697    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 decnt_num_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.519%)  route 0.143ns (43.481%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.669     1.647    clk_IBUF_BUFG
    SLICE_X0Y174         FDPE                                         r  decnt_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y174         FDPE (Prop_fdpe_C_Q)         0.141     1.788 f  decnt_num_reg[1]/Q
                         net (fo=7, routed)           0.143     1.931    decnt_num[1]
    SLICE_X1Y174         LUT6 (Prop_lut6_I3_O)        0.045     1.976 r  num[3]_i_2/O
                         net (fo=1, routed)           0.000     1.976    num[3]_i_2_n_0
    SLICE_X1Y174         FDCE                                         r  num_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.943     2.167    clk_IBUF_BUFG
    SLICE_X1Y174         FDCE                                         r  num_reg[3]/C
                         clock pessimism             -0.507     1.660    
    SLICE_X1Y174         FDCE (Hold_fdce_C_D)         0.091     1.751    num_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 decnt_num_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decnt_num_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.653%)  route 0.186ns (47.347%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.669     1.647    clk_IBUF_BUFG
    SLICE_X2Y174         FDCE                                         r  decnt_num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y174         FDCE (Prop_fdce_C_Q)         0.164     1.811 r  decnt_num_reg[0]/Q
                         net (fo=7, routed)           0.186     1.997    decnt_num[0]
    SLICE_X2Y174         LUT5 (Prop_lut5_I1_O)        0.043     2.040 r  decnt_num[2]_i_1/O
                         net (fo=1, routed)           0.000     2.040    decnt_num[2]_i_1_n_0
    SLICE_X2Y174         FDCE                                         r  decnt_num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.943     2.167    clk_IBUF_BUFG
    SLICE_X2Y174         FDCE                                         r  decnt_num_reg[2]/C
                         clock pessimism             -0.520     1.647    
    SLICE_X2Y174         FDCE (Hold_fdce_C_D)         0.131     1.778    decnt_num_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 decnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.673     1.651    clk_IBUF_BUFG
    SLICE_X3Y170         FDRE                                         r  decnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y170         FDRE (Prop_fdre_C_Q)         0.141     1.792 r  decnt_reg[8]/Q
                         net (fo=2, routed)           0.119     1.912    sel0__0[8]
    SLICE_X3Y170         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.020 r  decnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.020    decnt_reg[8]_i_1_n_4
    SLICE_X3Y170         FDRE                                         r  decnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.948     2.172    clk_IBUF_BUFG
    SLICE_X3Y170         FDRE                                         r  decnt_reg[8]/C
                         clock pessimism             -0.521     1.651    
    SLICE_X3Y170         FDRE (Hold_fdre_C_D)         0.105     1.756    decnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 decnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.171ns
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.672     1.650    clk_IBUF_BUFG
    SLICE_X3Y171         FDRE                                         r  decnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y171         FDRE (Prop_fdre_C_Q)         0.141     1.791 r  decnt_reg[12]/Q
                         net (fo=2, routed)           0.119     1.911    sel0__0[12]
    SLICE_X3Y171         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.019 r  decnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.019    decnt_reg[12]_i_1_n_4
    SLICE_X3Y171         FDRE                                         r  decnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.947     2.171    clk_IBUF_BUFG
    SLICE_X3Y171         FDRE                                         r  decnt_reg[12]/C
                         clock pessimism             -0.521     1.650    
    SLICE_X3Y171         FDRE (Hold_fdre_C_D)         0.105     1.755    decnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 decnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.672     1.650    clk_IBUF_BUFG
    SLICE_X3Y172         FDRE                                         r  decnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y172         FDRE (Prop_fdre_C_Q)         0.141     1.791 r  decnt_reg[16]/Q
                         net (fo=2, routed)           0.119     1.911    sel0__0[16]
    SLICE_X3Y172         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.019 r  decnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.019    decnt_reg[16]_i_1_n_4
    SLICE_X3Y172         FDRE                                         r  decnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.946     2.170    clk_IBUF_BUFG
    SLICE_X3Y172         FDRE                                         r  decnt_reg[16]/C
                         clock pessimism             -0.520     1.650    
    SLICE_X3Y172         FDRE (Hold_fdre_C_D)         0.105     1.755    decnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 decnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.670     1.648    clk_IBUF_BUFG
    SLICE_X3Y173         FDRE                                         r  decnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y173         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  decnt_reg[20]/Q
                         net (fo=2, routed)           0.119     1.909    sel0__0[20]
    SLICE_X3Y173         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.017 r  decnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.017    decnt_reg[20]_i_1_n_4
    SLICE_X3Y173         FDRE                                         r  decnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.944     2.168    clk_IBUF_BUFG
    SLICE_X3Y173         FDRE                                         r  decnt_reg[20]/C
                         clock pessimism             -0.520     1.648    
    SLICE_X3Y173         FDRE (Hold_fdre_C_D)         0.105     1.753    decnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 decnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.669     1.647    clk_IBUF_BUFG
    SLICE_X3Y174         FDRE                                         r  decnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y174         FDRE (Prop_fdre_C_Q)         0.141     1.788 r  decnt_reg[24]/Q
                         net (fo=2, routed)           0.119     1.908    sel0__0[24]
    SLICE_X3Y174         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.016 r  decnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.016    decnt_reg[24]_i_1_n_4
    SLICE_X3Y174         FDRE                                         r  decnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.943     2.167    clk_IBUF_BUFG
    SLICE_X3Y174         FDRE                                         r  decnt_reg[24]/C
                         clock pessimism             -0.520     1.647    
    SLICE_X3Y174         FDRE (Hold_fdre_C_D)         0.105     1.752    decnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 decnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.669     1.647    clk_IBUF_BUFG
    SLICE_X3Y175         FDRE                                         r  decnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y175         FDRE (Prop_fdre_C_Q)         0.141     1.788 r  decnt_reg[28]/Q
                         net (fo=2, routed)           0.119     1.908    sel0__0[28]
    SLICE_X3Y175         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.016 r  decnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.016    decnt_reg[28]_i_1_n_4
    SLICE_X3Y175         FDRE                                         r  decnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.943     2.167    clk_IBUF_BUFG
    SLICE_X3Y175         FDRE                                         r  decnt_reg[28]/C
                         clock pessimism             -0.520     1.647    
    SLICE_X3Y175         FDRE (Hold_fdre_C_D)         0.105     1.752    decnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 decnt_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decnt_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.670     1.648    clk_IBUF_BUFG
    SLICE_X3Y176         FDRE                                         r  decnt_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y176         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  decnt_reg[32]/Q
                         net (fo=2, routed)           0.119     1.909    sel0__0[32]
    SLICE_X3Y176         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.017 r  decnt_reg[32]_i_3/O[3]
                         net (fo=1, routed)           0.000     2.017    decnt_reg[32]_i_3_n_4
    SLICE_X3Y176         FDRE                                         r  decnt_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.944     2.168    clk_IBUF_BUFG
    SLICE_X3Y176         FDRE                                         r  decnt_reg[32]/C
                         clock pessimism             -0.520     1.648    
    SLICE_X3Y176         FDRE (Hold_fdre_C_D)         0.105     1.753    decnt_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 decnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.674     1.652    clk_IBUF_BUFG
    SLICE_X3Y169         FDRE                                         r  decnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y169         FDRE (Prop_fdre_C_Q)         0.141     1.793 r  decnt_reg[4]/Q
                         net (fo=2, routed)           0.119     1.913    sel0__0[4]
    SLICE_X3Y169         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.021 r  decnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.021    decnt_reg[4]_i_1_n_4
    SLICE_X3Y169         FDRE                                         r  decnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.949     2.173    clk_IBUF_BUFG
    SLICE_X3Y169         FDRE                                         r  decnt_reg[4]/C
                         clock pessimism             -0.521     1.652    
    SLICE_X3Y169         FDRE (Hold_fdre_C_D)         0.105     1.757    decnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y172   cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y172   cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y172   cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y172   cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y173   cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y173   cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y173   cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y173   cnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y174   cnt_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y169   decnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y169   decnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y169   decnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y169   decnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y174   cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y174   cnt_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y174   cnt_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y174   cnt_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y175   cnt_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y175   cnt_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y172   cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y172   cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y172   cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y172   cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y173   cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y173   cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y173   cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y173   cnt_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y176   cnt_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y176   cnt_reg[26]/C



