From 55e46af5db2af7a89494f4a8158ba0bef36ef6fd Mon Sep 17 00:00:00 2001
From: "Radu Pirea (NXP OSS)" <radu-nicolae.pirea@oss.nxp.com>
Date: Wed, 26 Jan 2022 12:22:07 +0200
Subject: [PATCH 25/64] boards: s32gen1: remove S32G274A and S32R45 simulators

Issue: ALB-8348

Upstream-Status: Pending 

Signed-off-by: Radu Pirea (NXP OSS) <radu-nicolae.pirea@oss.nxp.com>
Signed-off-by: Zhantao Tang <zhantao.tang@windriver.com>
---
 arch/arm/cpu/armv8/s32/Kconfig                |   8 --
 .../asm/arch-s32/s32-gen1/s32-gen1-regs.h     |   3 -
 arch/arm/include/asm/arch-s32/siul-s32-gen1.h |  18 +--
 arch/arm/include/asm/arch-s32/siul.h          |  19 ---
 board/freescale/s32-gen1/Kconfig              |  10 --
 board/freescale/s32-gen1/Makefile             |   4 +-
 board/freescale/s32-gen1/board_common.h       |   3 +-
 board/freescale/s32-gen1/common.c             |   3 +-
 board/freescale/s32-gen1/s32g274asim.c        | 122 ------------------
 board/freescale/s32-gen1/s32r45sim.c          |  22 ----
 configs/s32g274a_sim_defconfig                |  21 ---
 configs/s32r45_sim_defconfig                  |  21 ---
 drivers/clk/s32/enable_clk.c                  |   4 +-
 drivers/ddr/fsl/Kconfig                       |   2 +-
 drivers/net/dwc_eth_qos_s32cc.c               |   3 -
 drivers/pci/Kconfig                           |   1 -
 include/configs/s32-gen1.h                    |   6 +-
 include/configs/s32.h                         |   9 +-
 18 files changed, 12 insertions(+), 267 deletions(-)
 delete mode 100644 board/freescale/s32-gen1/s32g274asim.c
 delete mode 100644 board/freescale/s32-gen1/s32r45sim.c
 delete mode 100644 configs/s32g274a_sim_defconfig
 delete mode 100644 configs/s32r45_sim_defconfig

diff --git a/arch/arm/cpu/armv8/s32/Kconfig b/arch/arm/cpu/armv8/s32/Kconfig
index 4862104968..0a0b93fbd6 100644
--- a/arch/arm/cpu/armv8/s32/Kconfig
+++ b/arch/arm/cpu/armv8/s32/Kconfig
@@ -36,10 +36,6 @@ config TARGET_S32R45EVB
 	bool "Support s32r45evb"
 	select NXP_S32R45
 
-config TARGET_S32R45SIM
-	bool "Support s32r45 VDK"
-	select NXP_S32R45
-
 config TARGET_S32R45EMU
 	bool "Support s32r45 ZeBu"
 	select NXP_S32R45
@@ -62,10 +58,6 @@ config TARGET_S32G274ABLUEBOX3
 	  Enable Microsys S32G SoM Bluebox 3 target.
 	  S32G works as PCIE EP.
 
-config TARGET_S32G274ASIM
-	bool "Support s32g274a VDK"
-	select NXP_S32G2XX
-
 config TARGET_S32G274AEMU
 	bool "Support s32g274a ZeBu"
 	select NXP_S32G2XX
diff --git a/arch/arm/include/asm/arch-s32/s32-gen1/s32-gen1-regs.h b/arch/arm/include/asm/arch-s32/s32-gen1/s32-gen1-regs.h
index f6e5144652..a31b831183 100644
--- a/arch/arm/include/asm/arch-s32/s32-gen1/s32-gen1-regs.h
+++ b/arch/arm/include/asm/arch-s32/s32-gen1/s32-gen1-regs.h
@@ -56,9 +56,6 @@
 #define PMC_BASE_ADDR				(PER_GROUP0_BASE + 0x008C000)
 #define WKPU_BASE_ADDR				(PER_GROUP0_BASE + 0x0090000)
 #define SIUL2_0_BASE_ADDR			(PER_GROUP0_BASE + 0x009C000)
-#ifdef CONFIG_TARGET_TYPE_S32GEN1_SIMULATOR
-#define SIUL2_BASE_ADDR				SIUL2_0_BASE_ADDR
-#endif
 #define TMU_BASE_ADDR				(PER_GROUP0_BASE + 0x00A8000)
 
 /* Peripheral group 1 */
diff --git a/arch/arm/include/asm/arch-s32/siul-s32-gen1.h b/arch/arm/include/asm/arch-s32/siul-s32-gen1.h
index 67f393b91a..8662121409 100644
--- a/arch/arm/include/asm/arch-s32/siul-s32-gen1.h
+++ b/arch/arm/include/asm/arch-s32/siul-s32-gen1.h
@@ -1,6 +1,6 @@
 /* SPDX-License-Identifier: GPL-2.0+ */
 /*
- * Copyright 2017-2021 NXP
+ * Copyright 2017-2022 NXP
  */
 
 #ifndef __ARCH_ARM_MACH_S32G1_SIUL_H__
@@ -24,13 +24,6 @@
 /* IMCR 119-495 */
 #define SIUL2_1_IMCRn(i)		(SIUL2_1_IMCR_BASE +  4 * (i - 119))
 
-#ifdef CONFIG_TARGET_TYPE_S32GEN1_SIMULATOR
-#define SIUL2_MSCR_BASE			(SIUL2_0_MSCR_BASE)
-#define SIUL2_MSCRn(i)			(SIUL2_0_MSCRn(i))
-#define SIUL2_IMCR_BASE			(SIUL2_0_IMCR_BASE)
-#define SIUL2_IMCRn(i)			(SIUL2_0_IMCRn(i))
-#endif
-
 #define SIUL2_0_S32R45_MAX_GPIO		102
 #define SIUL2_0_S32G_MAX_GPIO		112
 
@@ -53,8 +46,7 @@
 /* RXD */
 #define SIUL2_PB00_MSCR_S32_G1_UART1	16
 #define SIUL2_PB00_IMCR_S32_G1_UART1	(736 - 512)
-#if defined(CONFIG_TARGET_TYPE_S32GEN1_SIMULATOR) || \
-	defined(CONFIG_TARGET_TYPE_S32GEN1_EMULATOR)
+#if defined(CONFIG_TARGET_TYPE_S32GEN1_EMULATOR)
 /* TXD */
 #define SIUL2_PB09_MSCR_S32_G1_UART1	25
 /* RXD */
@@ -88,8 +80,7 @@
 	 SIUL2_MSCR_S32_G1_OBE |		 \
 	 SIUL2_MSCR_S32_G1_MUX_ID_1)
 
-#if defined(CONFIG_TARGET_TYPE_S32GEN1_SIMULATOR) || \
-	defined(CONFIG_TARGET_TYPE_S32GEN1_EMULATOR)
+#if defined(CONFIG_TARGET_TYPE_S32GEN1_EMULATOR)
 #define SIUL2_MSCR_S32G_G1_PORT_CTRL_UART1_TXD	 \
 	(SIUL2_MSCR_S32_G1_SRC_133_1V8_100_3V3_MHZ |		 \
 	 SIUL2_MSCR_S32_G1_OBE |		 \
@@ -108,8 +99,7 @@
 
 /* UART IMCR mux modes */
 #define SIUL2_IMCR_S32G_G1_UART0_RXD_to_pad	(SIUL2_MSCR_S32_G1_MUX_ID_2)
-#if defined(CONFIG_TARGET_TYPE_S32GEN1_SIMULATOR) || \
-	defined(CONFIG_TARGET_TYPE_S32GEN1_EMULATOR)
+#if defined(CONFIG_TARGET_TYPE_S32GEN1_EMULATOR)
 #define SIUL2_IMCR_S32G_G1_UART1_RXD_to_pad	(SIUL2_MSCR_S32_G1_MUX_ID_3)
 #elif defined(CONFIG_TARGET_S32G274ARDB)
 #define SIUL2_IMCR_S32G_G1_UART1_RXD_to_pad	(SIUL2_MSCR_S32_G1_MUX_ID_2)
diff --git a/arch/arm/include/asm/arch-s32/siul.h b/arch/arm/include/asm/arch-s32/siul.h
index ac4ced3830..4481c4a1ce 100644
--- a/arch/arm/include/asm/arch-s32/siul.h
+++ b/arch/arm/include/asm/arch-s32/siul.h
@@ -13,7 +13,6 @@
 #include <asm/io.h>
 #include <linux/bitops.h>
 
-#if !defined(CONFIG_TARGET_TYPE_S32GEN1_SIMULATOR)
 #define SIUL2_MIDR1				(SIUL2_0_BASE_ADDR + 0x00000004)
 #define SIUL2_MIDR2				(SIUL2_0_BASE_ADDR + 0x00000008)
 #define SIUL2_DISR0				(SIUL2_0_BASE_ADDR + 0x00000010)
@@ -31,24 +30,6 @@
 #define SIUL2_1_MIDR1			(SIUL2_1_BASE_ADDR + 0x00000004)
 #define SIUL2_1_MIDR2			(SIUL2_1_BASE_ADDR + 0x00000008)
 
-#else
-
-#define SIUL2_MIDR1				(SIUL2_BASE_ADDR + 0x00000004)
-#define SIUL2_MIDR2				(SIUL2_BASE_ADDR + 0x00000008)
-#define SIUL2_DISR0				(SIUL2_BASE_ADDR + 0x00000010)
-#define SIUL2_DIRER0				(SIUL2_BASE_ADDR + 0x00000018)
-#define SIUL2_DIRSR0				(SIUL2_BASE_ADDR + 0x00000020)
-#define SIUL2_IREER0				(SIUL2_BASE_ADDR + 0x00000028)
-#define SIUL2_IFEER0				(SIUL2_BASE_ADDR + 0x00000030)
-#define SIUL2_IFER0				(SIUL2_BASE_ADDR + 0x00000038)
-
-#define SIUL2_IFMCR_BASE			(SIUL2_BASE_ADDR + 0x00000040)
-#define SIUL2_IFMCRn(i)				(SIUL2_IFMCR_BASE + 4 * (i))
-
-#define SIUL2_IFCPR				(SIUL2_BASE_ADDR + 0x000000C0)
-
-#endif
-
 /* SIUL2_MIDR1 masks */
 #define SIUL2_MIDR1_MINOR_MASK		(0xF << 0)
 #define SIUL2_MIDR1_MAJOR_SHIFT		(4)
diff --git a/board/freescale/s32-gen1/Kconfig b/board/freescale/s32-gen1/Kconfig
index 87c8a37f82..d1ebfab38c 100644
--- a/board/freescale/s32-gen1/Kconfig
+++ b/board/freescale/s32-gen1/Kconfig
@@ -8,16 +8,6 @@ config TARGET_TYPE_S32GEN1_EMULATOR
 
 endif
 
-if TARGET_S32G274ASIM || TARGET_S32R45SIM
-
-config TARGET_TYPE_S32GEN1_SIMULATOR
-	bool
-	default y
-	help
-	  Target Type S32 Gen1 Simulator
-
-endif
-
 config S32GEN1_SET_NEAREST_FREQ
 	bool "Set the frequency to the nearest available"
 	default n
diff --git a/board/freescale/s32-gen1/Makefile b/board/freescale/s32-gen1/Makefile
index da38778c83..cabb4c56c2 100644
--- a/board/freescale/s32-gen1/Makefile
+++ b/board/freescale/s32-gen1/Makefile
@@ -1,6 +1,6 @@
 #
 # (C) Copyright 2013-2015 Freescale Semiconductor, Inc.
-# Copyright 2018-2021 NXP
+# Copyright 2018-2022 NXP
 #
 # SPDX-License-Identifier:	GPL-2.0+
 #
@@ -20,13 +20,11 @@ obj-$(CONFIG_NETDEVICES) += eth.o
 obj-$(CONFIG_TARGET_S32G2XXAEVB) += s32gxxxaevb.o
 obj-$(CONFIG_TARGET_S32G3XXAEVB) += s32gxxxaevb.o
 obj-$(CONFIG_TARGET_S32G274ARDB) += s32g274ardb.o
-obj-$(CONFIG_TARGET_S32G274ASIM) += s32g274asim.o
 obj-$(CONFIG_TARGET_S32G274ABLUEBOX3) += s32g274abluebox3.o
 obj-$(CONFIG_TARGET_S32G274AEMU) += s32g_emu.o
 obj-$(CONFIG_TARGET_S32G399AEMU) += s32g_emu.o
 
 obj-$(CONFIG_TARGET_S32R45EVB) += s32r45evb.o
-obj-$(CONFIG_TARGET_S32R45SIM) += s32r45sim.o
 obj-$(CONFIG_TARGET_S32R45EMU) += s32r45emu.o
 
 ifdef CONFIG_TARGET_TYPE_S32GEN1_EMULATOR
diff --git a/board/freescale/s32-gen1/board_common.h b/board/freescale/s32-gen1/board_common.h
index f24fb960af..6899609a00 100644
--- a/board/freescale/s32-gen1/board_common.h
+++ b/board/freescale/s32-gen1/board_common.h
@@ -13,8 +13,7 @@ void setup_iomux_uart(void);
 
 void setup_iomux_uart0_pc09_pc10(void);
 
-#if defined(CONFIG_TARGET_S32G274ASIM) || \
-	defined(CONFIG_TARGET_S32G274AEMU) || \
+#if defined(CONFIG_TARGET_S32G274AEMU) || \
 	defined(CONFIG_TARGET_S32G399AEMU)
 void setup_iomux_uart1_pb09_pb10(void);
 #endif
diff --git a/board/freescale/s32-gen1/common.c b/board/freescale/s32-gen1/common.c
index f4b60ae8ff..f6ff826dd3 100644
--- a/board/freescale/s32-gen1/common.c
+++ b/board/freescale/s32-gen1/common.c
@@ -60,8 +60,7 @@ int ft_board_setup(void *blob, bd_t *bd)
 }
 #endif /* defined(CONFIG_OF_FDT) && defined(CONFIG_OF_BOARD_SETUP) */
 
-#if defined(CONFIG_TARGET_S32G274ASIM) || \
-	defined(CONFIG_TARGET_S32G274AEMU) || \
+#if defined(CONFIG_TARGET_S32G274AEMU) || \
 	defined(CONFIG_TARGET_S32G399AEMU)
 void setup_iomux_uart1_pb09_pb10(void)
 {
diff --git a/board/freescale/s32-gen1/s32g274asim.c b/board/freescale/s32-gen1/s32g274asim.c
deleted file mode 100644
index c4fa92dfae..0000000000
--- a/board/freescale/s32-gen1/s32g274asim.c
+++ /dev/null
@@ -1,122 +0,0 @@
-// SPDX-License-Identifier: GPL-2.0-or-later
-/*
- * Copyright 2018-2021 NXP
- */
-
-#include <common.h>
-#include <asm/arch/soc.h>
-
-#include "board_common.h"
-
-void setup_iomux_uart(void)
-{
-#if (CONFIG_FSL_LINFLEX_MODULE == 0)
-
-	/* Muxing for linflex0 */
-	setup_iomux_uart0_pc09_pc10();
-
-#elif (CONFIG_FSL_LINFLEX_MODULE == 1)
-
-	/* Muxing for linflex1 */
-	setup_iomux_uart1_pb09_pb10();
-
-#else
-#error "Unsupported UART pinmuxing configuration"
-#endif
-}
-
-void setup_iomux_i2c(void)
-{
-	/* I2C0 - Serial Data Input */
-	writel(SIUL2_MSCR_S32G_PAD_CTRL_I2C0_SDA,
-	       SIUL2_MSCRn(SIUL2_MSCR_S32G_PB_00));
-	writel(SIUL2_IMCR_S32G_PAD_CTRL_I2C0_SDA,
-	       SIUL2_IMCRn(SIUL2_PB_00_IMCR_S32G_I2C0_SDA));
-
-	/* I2C0 - Serial Clock Input */
-	writel(SIUL2_MSCR_S32G_PAD_CTRL_I2C0_SCLK,
-	       SIUL2_MSCRn(SIUL2_MSCR_S32G_PB_01));
-	writel(SIUL2_IMCR_S32G_PAD_CTRL_I2C0_SCLK,
-	       SIUL2_IMCRn(SIUL2_PB_01_IMCR_S32G_I2C0_SCLK));
-
-	/* I2C1 - Serial Data Input */
-	writel(SIUL2_MSCR_S32G_PAD_CTRL_I2C1_SDA,
-	       SIUL2_MSCRn(SIUL2_MSCR_S32G_PB_04));
-	writel(SIUL2_IMCR_S32G_PAD_CTRL_I2C1_SDA,
-	       SIUL2_IMCRn(SIUL2_PB_04_IMCR_S32G_I2C1_SDA));
-
-	/* I2C1 - Serial Clock Input */
-	writel(SIUL2_MSCR_S32G_PAD_CTRL_I2C1_SCLK,
-	       SIUL2_MSCRn(SIUL2_MSCR_S32G_PB_03));
-	writel(SIUL2_IMCR_S32G_PAD_CTRL_I2C1_SCLK,
-	       SIUL2_IMCRn(SIUL2_PB_03_IMCR_S32G_I2C1_SCLK));
-
-	/* I2C2 - Serial Data Input */
-	writel(SIUL2_MSCR_S32G_PAD_CTRL_I2C2_SDA,
-	       SIUL2_MSCRn(SIUL2_MSCR_S32G_PB_06));
-	writel(SIUL2_IMCR_S32G_PAD_CTRL_I2C2_SDA,
-	       SIUL2_IMCRn(SIUL2_PB_06_IMCR_S32G_I2C2_SDA));
-
-	/* I2C2 - Serial Clock Input */
-	writel(SIUL2_MSCR_S32G_PAD_CTRL_I2C2_SCLK,
-	       SIUL2_MSCRn(SIUL2_MSCR_S32G_PB_05));
-	writel(SIUL2_IMCR_S32G_PAD_CTRL_I2C2_SCLK,
-	       SIUL2_IMCRn(SIUL2_PB_05_IMCR_S32G_I2C2_SCLK));
-
-	/* I2C3 - Serial Data Input */
-	writel(SIUL2_MSCR_S32G_PAD_CTRL_I2C3_SDA,
-	       SIUL2_MSCRn(SIUL2_MSCR_S32G_PB_13));
-	writel(SIUL2_IMCR_S32G_PAD_CTRL_I2C3_SDA,
-	       SIUL2_IMCRn(SIUL2_PB_13_IMCR_S32G_I2C3_SDA));
-
-	/* I2C3 - Serial Clock Input */
-	writel(SIUL2_MSCR_S32G_PAD_CTRL_I2C3_SCLK,
-	       SIUL2_MSCRn(SIUL2_MSCR_S32G_PB_07));
-	writel(SIUL2_IMCR_S32G_PAD_CTRL_I2C3_SCLK,
-	       SIUL2_IMCRn(SIUL2_PB_07_IMCR_S32G_I2C3_SCLK));
-
-	/* I2C4 - Serial Data Input */
-	writel(SIUL2_MSCR_S32G_PAD_CTRL_I2C4_SDA,
-	       SIUL2_MSCRn(SIUL2_MSCR_S32G_PC_01));
-	writel(SIUL2_IMCR_S32G_PAD_CTRL_I2C4_SDA,
-	       SIUL2_IMCRn(SIUL2_PC_01_IMCR_S32G_I2C4_SDA));
-
-	/* I2C4 - Serial Clock Input */
-	writel(SIUL2_MSCR_S32G_PAD_CTRL_I2C4_SCLK,
-	       SIUL2_MSCRn(SIUL2_MSCR_S32G_PC_02));
-	writel(SIUL2_IMCR_S32G_PAD_CTRL_I2C4_SCLK,
-	       SIUL2_IMCRn(SIUL2_PC_02_IMCR_S32G_I2C4_SCLK));
-}
-
-#ifdef CONFIG_FSL_DSPI
-void setup_iomux_dspi(void)
-{
-	/* Muxing for DSPI0 */
-
-	/* Configure Chip Select Pins */
-	writel(SUIL2_MSCR_S32G_PAD_CTL_SPI0_CS0,
-	       SIUL2_0_MSCRn(SIUL2_MSCR_S32G_PB_00));
-
-	/* MSCR */
-	writel(SIUL2_MSCR_S32G_PAD_CTL_SPI0_SOUT,
-	       SIUL2_0_MSCRn(SIUL2_MSCR_S32G_PA_15));
-
-	writel(SIUL2_MSCR_S32G_PAD_CTL_SPI0_SIN,
-	       SIUL2_0_MSCRn(SIUL2_MSCR_S32G_PA_14));
-
-	writel(SIUL2_MSCR_S32G_PAD_CTL_SPI0_SCK,
-	       SIUL2_0_MSCRn(SIUL2_MSCR_S32G_PA_13));
-
-	/* IMCR */
-	writel(SIUL2_IMCR_S32G_PAD_CTL_SPI0_SIN,
-	       SIUL2_1_IMCRn(SIUL2_PA_14_IMCR_S32G_SPI0_SIN));
-}
-#endif
-
-int board_early_init_r(void)
-{
-	setup_iomux_i2c();
-	setup_iomux_dspi();
-
-	return 0;
-}
diff --git a/board/freescale/s32-gen1/s32r45sim.c b/board/freescale/s32-gen1/s32r45sim.c
deleted file mode 100644
index b377be8d75..0000000000
--- a/board/freescale/s32-gen1/s32r45sim.c
+++ /dev/null
@@ -1,22 +0,0 @@
-// SPDX-License-Identifier: GPL-2.0-or-later
-/*
- * Copyright 2018-2021 NXP
- */
-
-#include "asm/arch-s32/siul-s32r45.h"
-#include "board_common.h"
-#include <asm/arch/soc.h>
-#include <common.h>
-
-void setup_iomux_uart(void)
-{
-#if (CONFIG_FSL_LINFLEX_MODULE == 0)
-
-	/* Muxing for linflex0 */
-	setup_iomux_uart0_pc09_pc10();
-
-#else
-#error "Unsupported UART pinmuxing configuration"
-#endif
-}
-
diff --git a/configs/s32g274a_sim_defconfig b/configs/s32g274a_sim_defconfig
deleted file mode 100644
index 3aa8c248d7..0000000000
--- a/configs/s32g274a_sim_defconfig
+++ /dev/null
@@ -1,21 +0,0 @@
-CONFIG_ARM=y
-CONFIG_ARCH_S32=y
-CONFIG_SYS_TEXT_BASE=0x380a0000
-CONFIG_ENV_SIZE=0x2000
-CONFIG_NR_DRAM_BANKS=3
-CONFIG_TARGET_S32G274ASIM=y
-CONFIG_DISTRO_DEFAULTS=y
-# CONFIG_SYS_MALLOC_F is not set
-CONFIG_FIT=y
-CONFIG_USE_BOOTARGS=y
-CONFIG_BOOTARGS="root=/dev/ram rw earlycon"
-CONFIG_ARCH_EARLY_INIT_R=y
-CONFIG_BOARD_EARLY_INIT_F=y
-CONFIG_CMD_MEMTEST=y
-CONFIG_DM=y
-# CONFIG_DM_DEVICE_REMOVE is not set
-# CONFIG_DM_SEQ_ALIAS is not set
-# CONFIG_MMC is not set
-CONFIG_DM_ETH=y
-CONFIG_DWC_ETH_QOS_DEVICES=y
-CONFIG_FSL_LINFLEXUART=y
diff --git a/configs/s32r45_sim_defconfig b/configs/s32r45_sim_defconfig
deleted file mode 100644
index 02cf4e7dec..0000000000
--- a/configs/s32r45_sim_defconfig
+++ /dev/null
@@ -1,21 +0,0 @@
-CONFIG_ARM=y
-CONFIG_ARCH_S32=y
-CONFIG_SYS_TEXT_BASE=0x380a0000
-CONFIG_ENV_SIZE=0x2000
-CONFIG_NR_DRAM_BANKS=3
-CONFIG_TARGET_S32R45SIM=y
-CONFIG_DISTRO_DEFAULTS=y
-# CONFIG_SYS_MALLOC_F is not set
-CONFIG_FIT=y
-CONFIG_USE_BOOTARGS=y
-CONFIG_BOOTARGS="root=/dev/ram rw earlycon loglevel=7"
-CONFIG_ARCH_EARLY_INIT_R=y
-CONFIG_BOARD_EARLY_INIT_F=y
-CONFIG_CMD_MEMTEST=y
-CONFIG_DM=y
-# CONFIG_DM_DEVICE_REMOVE is not set
-# CONFIG_DM_SEQ_ALIAS is not set
-# CONFIG_MMC is not set
-CONFIG_DM_ETH=y
-CONFIG_DWC_ETH_QOS_DEVICES=y
-CONFIG_FSL_LINFLEXUART=y
diff --git a/drivers/clk/s32/enable_clk.c b/drivers/clk/s32/enable_clk.c
index 2cc7483955..6e8dae6d9c 100644
--- a/drivers/clk/s32/enable_clk.c
+++ b/drivers/clk/s32/enable_clk.c
@@ -1,6 +1,6 @@
 // SPDX-License-Identifier: BSD-3-Clause
 /*
- * Copyright 2020-2021 NXP
+ * Copyright 2020-2022 NXP
  */
 #include <linux/bitops.h>
 #include <asm/arch/mc_cgm_regs.h>
@@ -132,7 +132,6 @@ static void enable_part_cofb(u32 partition_n, u32 block,
 	if (!(MC_ME_PRTN_N_PCS & part_status))
 		enable_partition(partition_n, priv);
 
-#ifndef CONFIG_TARGET_TYPE_S32GEN1_SIMULATOR
 	writel(readl(MC_ME_PRTN_N_COFB0_CLKEN(mc_me, partition_n)) | block_mask,
 	       MC_ME_PRTN_N_COFB0_CLKEN(mc_me, partition_n));
 
@@ -145,7 +144,6 @@ static void enable_part_cofb(u32 partition_n, u32 block,
 		while (!(readl(MC_ME_PRTN_N_COFB0_STAT(mc_me, partition_n)) &
 			 block_mask))
 			;
-#endif
 }
 
 static int enable_clock(struct s32gen1_clk_obj *module,
diff --git a/drivers/ddr/fsl/Kconfig b/drivers/ddr/fsl/Kconfig
index 0aafbb5afe..e3420f2579 100644
--- a/drivers/ddr/fsl/Kconfig
+++ b/drivers/ddr/fsl/Kconfig
@@ -9,7 +9,7 @@ config SYS_FSL_DDRSS
 	bool "DDR Subsystem support"
 	help
 	  Select DDR Subsystem support.
-	default y if (S32_GEN1 && !TARGET_TYPE_S32GEN1_SIMULATOR)
+	default y if S32_GEN1
 
 config SYS_FSL_MMDC
 	bool
diff --git a/drivers/net/dwc_eth_qos_s32cc.c b/drivers/net/dwc_eth_qos_s32cc.c
index 9a1bca5684..796499d33c 100644
--- a/drivers/net/dwc_eth_qos_s32cc.c
+++ b/drivers/net/dwc_eth_qos_s32cc.c
@@ -367,15 +367,12 @@ static int check_sgmii_cfg(int gmac_no)
 #if defined(CONFIG_TARGET_S32G2XXAEVB) || \
 	defined(CONFIG_TARGET_S32G3XXAEVB) || \
 	defined(CONFIG_TARGET_S32G274ARDB) || \
-	defined(CONFIG_TARGET_S32G274ASIM) || \
-	defined(CONFIG_TARGET_S32G274ASIM) || \
 	defined(CONFIG_TARGET_S32G399AEMU)
 
 	desired_mode1 = SGMII_XPCS_1G_OP;
 	desired_mode2 = SGMII_XPCS_1G_OP;
 
 #elif defined(CONFIG_TARGET_S32R45EVB) || \
-	defined(CONFIG_TARGET_S32R45SIM) || \
 	defined(CONFIG_TARGET_S32R45EMU)
 
 	desired_mode1 = SGMII_XPCS_1G_OP;
diff --git a/drivers/pci/Kconfig b/drivers/pci/Kconfig
index 6873e06c0c..ecfd40122e 100644
--- a/drivers/pci/Kconfig
+++ b/drivers/pci/Kconfig
@@ -171,7 +171,6 @@ config PCIE_S32GEN1
 	bool "S32GEN1 PCIe support"
 	depends on DM_PCI
 	depends on (NXP_S32G2XX || NXP_S32R45 || NXP_S32G3XX)
-	depends on (!TARGET_TYPE_S32GEN1_SIMULATOR)
 	select DM_PCI_COMPAT
 	select OF_EMBED
 	select OF_CONTROL
diff --git a/include/configs/s32-gen1.h b/include/configs/s32-gen1.h
index 8de5ae284b..9b6ee072eb 100644
--- a/include/configs/s32-gen1.h
+++ b/include/configs/s32-gen1.h
@@ -1,7 +1,7 @@
 /* SPDX-License-Identifier: GPL-2.0+ */
 /*
  * (C) Copyright 2015-2016 Freescale Semiconductor, Inc.
- * Copyright 2017-2021 NXP
+ * Copyright 2017-2022 NXP
  *
  */
 
@@ -105,11 +105,7 @@
 
 #define CONFIG_SYS_TEXT_OFFSET      0x00020000
 
-#ifdef TARGET_TYPE_S32GEN1_SIMULATOR
-#define S32_SRAM_BASE		0x38000000
-#else
 #define S32_SRAM_BASE		0x34000000
-#endif
 
 #ifdef CONFIG_NXP_S32G3XX
 #define S32_SRAM_SIZE		(20 * SZ_1M)
diff --git a/include/configs/s32.h b/include/configs/s32.h
index 99bf0cdefd..8bdee30d04 100644
--- a/include/configs/s32.h
+++ b/include/configs/s32.h
@@ -60,11 +60,7 @@
 #define CONFIG_SYS_BOOTM_LEN    (64 << 20)
 
 /* Flat device tree definitions */
-#  ifdef CONFIG_TARGET_TYPE_S32GEN1_SIMULATOR
-#      define FDT_ADDR		0x82000000
-#   else
-#      define FDT_ADDR		0x83E00000
-#endif
+#define FDT_ADDR		0x83E00000
 
 /*Kernel image load address */
 #  define LOADADDR		0x80000000
@@ -415,8 +411,7 @@
 
 #undef CONFIG_BOOTCOMMAND
 
-#if defined(CONFIG_TARGET_TYPE_S32GEN1_EMULATOR) || \
-	defined(CONFIG_TARGET_TYPE_S32GEN1_SIMULATOR)
+#if defined(CONFIG_TARGET_TYPE_S32GEN1_EMULATOR)
 #  define CONFIG_BOOTCOMMAND \
 		"${boot_mtd} ${loadaddr} - ${fdt_addr}"
 #elif defined(CONFIG_QSPI_BOOT)
-- 
2.17.1

