// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s (
        ap_ready,
        data_0_val,
        data_1_val,
        data_2_val,
        data_3_val,
        data_4_val,
        data_5_val,
        data_6_val,
        data_7_val,
        data_8_val,
        data_9_val,
        data_10_val,
        data_11_val,
        data_12_val,
        data_13_val,
        data_14_val,
        data_15_val,
        data_16_val,
        data_17_val,
        data_18_val,
        data_19_val,
        data_20_val,
        data_21_val,
        data_22_val,
        data_23_val,
        data_24_val,
        data_25_val,
        data_26_val,
        data_27_val,
        data_28_val,
        data_29_val,
        data_30_val,
        data_31_val,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15,
        ap_return_16,
        ap_return_17,
        ap_return_18,
        ap_return_19,
        ap_return_20,
        ap_return_21,
        ap_return_22,
        ap_return_23,
        ap_return_24,
        ap_return_25,
        ap_return_26,
        ap_return_27,
        ap_return_28,
        ap_return_29,
        ap_return_30,
        ap_return_31
);


output   ap_ready;
input  [31:0] data_0_val;
input  [31:0] data_1_val;
input  [31:0] data_2_val;
input  [31:0] data_3_val;
input  [31:0] data_4_val;
input  [31:0] data_5_val;
input  [31:0] data_6_val;
input  [31:0] data_7_val;
input  [31:0] data_8_val;
input  [31:0] data_9_val;
input  [31:0] data_10_val;
input  [31:0] data_11_val;
input  [31:0] data_12_val;
input  [31:0] data_13_val;
input  [31:0] data_14_val;
input  [31:0] data_15_val;
input  [31:0] data_16_val;
input  [31:0] data_17_val;
input  [31:0] data_18_val;
input  [31:0] data_19_val;
input  [31:0] data_20_val;
input  [31:0] data_21_val;
input  [31:0] data_22_val;
input  [31:0] data_23_val;
input  [31:0] data_24_val;
input  [31:0] data_25_val;
input  [31:0] data_26_val;
input  [31:0] data_27_val;
input  [31:0] data_28_val;
input  [31:0] data_29_val;
input  [31:0] data_30_val;
input  [31:0] data_31_val;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;
output  [31:0] ap_return_2;
output  [31:0] ap_return_3;
output  [31:0] ap_return_4;
output  [31:0] ap_return_5;
output  [31:0] ap_return_6;
output  [31:0] ap_return_7;
output  [31:0] ap_return_8;
output  [31:0] ap_return_9;
output  [31:0] ap_return_10;
output  [31:0] ap_return_11;
output  [31:0] ap_return_12;
output  [31:0] ap_return_13;
output  [31:0] ap_return_14;
output  [31:0] ap_return_15;
output  [31:0] ap_return_16;
output  [31:0] ap_return_17;
output  [31:0] ap_return_18;
output  [31:0] ap_return_19;
output  [31:0] ap_return_20;
output  [31:0] ap_return_21;
output  [31:0] ap_return_22;
output  [31:0] ap_return_23;
output  [31:0] ap_return_24;
output  [31:0] ap_return_25;
output  [31:0] ap_return_26;
output  [31:0] ap_return_27;
output  [31:0] ap_return_28;
output  [31:0] ap_return_29;
output  [31:0] ap_return_30;
output  [31:0] ap_return_31;

wire   [0:0] icmp_ln45_fu_398_p2;
wire   [30:0] trunc_ln43_46_fu_394_p1;
wire   [30:0] datareg_fu_404_p3;
wire   [0:0] icmp_ln45_16_fu_416_p2;
wire   [30:0] trunc_ln43_45_fu_390_p1;
wire   [30:0] datareg_16_fu_422_p3;
wire   [0:0] icmp_ln45_17_fu_434_p2;
wire   [30:0] trunc_ln43_44_fu_386_p1;
wire   [30:0] datareg_17_fu_440_p3;
wire   [0:0] icmp_ln45_18_fu_452_p2;
wire   [30:0] trunc_ln43_43_fu_382_p1;
wire   [30:0] datareg_18_fu_458_p3;
wire   [0:0] icmp_ln45_19_fu_470_p2;
wire   [30:0] trunc_ln43_42_fu_378_p1;
wire   [30:0] datareg_19_fu_476_p3;
wire   [0:0] icmp_ln45_20_fu_488_p2;
wire   [30:0] trunc_ln43_41_fu_374_p1;
wire   [30:0] datareg_20_fu_494_p3;
wire   [0:0] icmp_ln45_21_fu_506_p2;
wire   [30:0] trunc_ln43_40_fu_370_p1;
wire   [30:0] datareg_21_fu_512_p3;
wire   [0:0] icmp_ln45_22_fu_524_p2;
wire   [30:0] trunc_ln43_39_fu_366_p1;
wire   [30:0] datareg_22_fu_530_p3;
wire   [0:0] icmp_ln45_23_fu_542_p2;
wire   [30:0] trunc_ln43_38_fu_362_p1;
wire   [30:0] datareg_23_fu_548_p3;
wire   [0:0] icmp_ln45_24_fu_560_p2;
wire   [30:0] trunc_ln43_37_fu_358_p1;
wire   [30:0] datareg_24_fu_566_p3;
wire   [0:0] icmp_ln45_25_fu_578_p2;
wire   [30:0] trunc_ln43_36_fu_354_p1;
wire   [30:0] datareg_25_fu_584_p3;
wire   [0:0] icmp_ln45_26_fu_596_p2;
wire   [30:0] trunc_ln43_35_fu_350_p1;
wire   [30:0] datareg_26_fu_602_p3;
wire   [0:0] icmp_ln45_27_fu_614_p2;
wire   [30:0] trunc_ln43_34_fu_346_p1;
wire   [30:0] datareg_27_fu_620_p3;
wire   [0:0] icmp_ln45_28_fu_632_p2;
wire   [30:0] trunc_ln43_33_fu_342_p1;
wire   [30:0] datareg_28_fu_638_p3;
wire   [0:0] icmp_ln45_29_fu_650_p2;
wire   [30:0] trunc_ln43_32_fu_338_p1;
wire   [30:0] datareg_29_fu_656_p3;
wire   [0:0] icmp_ln45_30_fu_668_p2;
wire   [30:0] trunc_ln43_31_fu_334_p1;
wire   [30:0] datareg_30_fu_674_p3;
wire   [0:0] icmp_ln45_31_fu_686_p2;
wire   [30:0] trunc_ln43_30_fu_330_p1;
wire   [30:0] datareg_31_fu_692_p3;
wire   [0:0] icmp_ln45_32_fu_704_p2;
wire   [30:0] trunc_ln43_29_fu_326_p1;
wire   [30:0] datareg_32_fu_710_p3;
wire   [0:0] icmp_ln45_33_fu_722_p2;
wire   [30:0] trunc_ln43_28_fu_322_p1;
wire   [30:0] datareg_33_fu_728_p3;
wire   [0:0] icmp_ln45_34_fu_740_p2;
wire   [30:0] trunc_ln43_27_fu_318_p1;
wire   [30:0] datareg_34_fu_746_p3;
wire   [0:0] icmp_ln45_35_fu_758_p2;
wire   [30:0] trunc_ln43_26_fu_314_p1;
wire   [30:0] datareg_35_fu_764_p3;
wire   [0:0] icmp_ln45_36_fu_776_p2;
wire   [30:0] trunc_ln43_25_fu_310_p1;
wire   [30:0] datareg_36_fu_782_p3;
wire   [0:0] icmp_ln45_37_fu_794_p2;
wire   [30:0] trunc_ln43_24_fu_306_p1;
wire   [30:0] datareg_37_fu_800_p3;
wire   [0:0] icmp_ln45_38_fu_812_p2;
wire   [30:0] trunc_ln43_23_fu_302_p1;
wire   [30:0] datareg_38_fu_818_p3;
wire   [0:0] icmp_ln45_39_fu_830_p2;
wire   [30:0] trunc_ln43_22_fu_298_p1;
wire   [30:0] datareg_39_fu_836_p3;
wire   [0:0] icmp_ln45_40_fu_848_p2;
wire   [30:0] trunc_ln43_21_fu_294_p1;
wire   [30:0] datareg_40_fu_854_p3;
wire   [0:0] icmp_ln45_41_fu_866_p2;
wire   [30:0] trunc_ln43_20_fu_290_p1;
wire   [30:0] datareg_41_fu_872_p3;
wire   [0:0] icmp_ln45_42_fu_884_p2;
wire   [30:0] trunc_ln43_19_fu_286_p1;
wire   [30:0] datareg_42_fu_890_p3;
wire   [0:0] icmp_ln45_43_fu_902_p2;
wire   [30:0] trunc_ln43_18_fu_282_p1;
wire   [30:0] datareg_43_fu_908_p3;
wire   [0:0] icmp_ln45_44_fu_920_p2;
wire   [30:0] trunc_ln43_17_fu_278_p1;
wire   [30:0] datareg_44_fu_926_p3;
wire   [0:0] icmp_ln45_45_fu_938_p2;
wire   [30:0] trunc_ln43_16_fu_274_p1;
wire   [30:0] datareg_45_fu_944_p3;
wire   [0:0] icmp_ln45_46_fu_956_p2;
wire   [30:0] trunc_ln43_fu_270_p1;
wire   [30:0] datareg_46_fu_962_p3;
wire   [31:0] zext_ln45_fu_412_p1;
wire   [31:0] zext_ln45_16_fu_430_p1;
wire   [31:0] zext_ln45_17_fu_448_p1;
wire   [31:0] zext_ln45_18_fu_466_p1;
wire   [31:0] zext_ln45_19_fu_484_p1;
wire   [31:0] zext_ln45_20_fu_502_p1;
wire   [31:0] zext_ln45_21_fu_520_p1;
wire   [31:0] zext_ln45_22_fu_538_p1;
wire   [31:0] zext_ln45_23_fu_556_p1;
wire   [31:0] zext_ln45_24_fu_574_p1;
wire   [31:0] zext_ln45_25_fu_592_p1;
wire   [31:0] zext_ln45_26_fu_610_p1;
wire   [31:0] zext_ln45_27_fu_628_p1;
wire   [31:0] zext_ln45_28_fu_646_p1;
wire   [31:0] zext_ln45_29_fu_664_p1;
wire   [31:0] zext_ln45_30_fu_682_p1;
wire   [31:0] zext_ln45_31_fu_700_p1;
wire   [31:0] zext_ln45_32_fu_718_p1;
wire   [31:0] zext_ln45_33_fu_736_p1;
wire   [31:0] zext_ln45_34_fu_754_p1;
wire   [31:0] zext_ln45_35_fu_772_p1;
wire   [31:0] zext_ln45_36_fu_790_p1;
wire   [31:0] zext_ln45_37_fu_808_p1;
wire   [31:0] zext_ln45_38_fu_826_p1;
wire   [31:0] zext_ln45_39_fu_844_p1;
wire   [31:0] zext_ln45_40_fu_862_p1;
wire   [31:0] zext_ln45_41_fu_880_p1;
wire   [31:0] zext_ln45_42_fu_898_p1;
wire   [31:0] zext_ln45_43_fu_916_p1;
wire   [31:0] zext_ln45_44_fu_934_p1;
wire   [31:0] zext_ln45_45_fu_952_p1;
wire   [31:0] zext_ln45_46_fu_970_p1;

assign ap_ready = 1'b1;

assign datareg_16_fu_422_p3 = ((icmp_ln45_16_fu_416_p2[0:0] == 1'b1) ? trunc_ln43_45_fu_390_p1 : 31'd0);

assign datareg_17_fu_440_p3 = ((icmp_ln45_17_fu_434_p2[0:0] == 1'b1) ? trunc_ln43_44_fu_386_p1 : 31'd0);

assign datareg_18_fu_458_p3 = ((icmp_ln45_18_fu_452_p2[0:0] == 1'b1) ? trunc_ln43_43_fu_382_p1 : 31'd0);

assign datareg_19_fu_476_p3 = ((icmp_ln45_19_fu_470_p2[0:0] == 1'b1) ? trunc_ln43_42_fu_378_p1 : 31'd0);

assign datareg_20_fu_494_p3 = ((icmp_ln45_20_fu_488_p2[0:0] == 1'b1) ? trunc_ln43_41_fu_374_p1 : 31'd0);

assign datareg_21_fu_512_p3 = ((icmp_ln45_21_fu_506_p2[0:0] == 1'b1) ? trunc_ln43_40_fu_370_p1 : 31'd0);

assign datareg_22_fu_530_p3 = ((icmp_ln45_22_fu_524_p2[0:0] == 1'b1) ? trunc_ln43_39_fu_366_p1 : 31'd0);

assign datareg_23_fu_548_p3 = ((icmp_ln45_23_fu_542_p2[0:0] == 1'b1) ? trunc_ln43_38_fu_362_p1 : 31'd0);

assign datareg_24_fu_566_p3 = ((icmp_ln45_24_fu_560_p2[0:0] == 1'b1) ? trunc_ln43_37_fu_358_p1 : 31'd0);

assign datareg_25_fu_584_p3 = ((icmp_ln45_25_fu_578_p2[0:0] == 1'b1) ? trunc_ln43_36_fu_354_p1 : 31'd0);

assign datareg_26_fu_602_p3 = ((icmp_ln45_26_fu_596_p2[0:0] == 1'b1) ? trunc_ln43_35_fu_350_p1 : 31'd0);

assign datareg_27_fu_620_p3 = ((icmp_ln45_27_fu_614_p2[0:0] == 1'b1) ? trunc_ln43_34_fu_346_p1 : 31'd0);

assign datareg_28_fu_638_p3 = ((icmp_ln45_28_fu_632_p2[0:0] == 1'b1) ? trunc_ln43_33_fu_342_p1 : 31'd0);

assign datareg_29_fu_656_p3 = ((icmp_ln45_29_fu_650_p2[0:0] == 1'b1) ? trunc_ln43_32_fu_338_p1 : 31'd0);

assign datareg_30_fu_674_p3 = ((icmp_ln45_30_fu_668_p2[0:0] == 1'b1) ? trunc_ln43_31_fu_334_p1 : 31'd0);

assign datareg_31_fu_692_p3 = ((icmp_ln45_31_fu_686_p2[0:0] == 1'b1) ? trunc_ln43_30_fu_330_p1 : 31'd0);

assign datareg_32_fu_710_p3 = ((icmp_ln45_32_fu_704_p2[0:0] == 1'b1) ? trunc_ln43_29_fu_326_p1 : 31'd0);

assign datareg_33_fu_728_p3 = ((icmp_ln45_33_fu_722_p2[0:0] == 1'b1) ? trunc_ln43_28_fu_322_p1 : 31'd0);

assign datareg_34_fu_746_p3 = ((icmp_ln45_34_fu_740_p2[0:0] == 1'b1) ? trunc_ln43_27_fu_318_p1 : 31'd0);

assign datareg_35_fu_764_p3 = ((icmp_ln45_35_fu_758_p2[0:0] == 1'b1) ? trunc_ln43_26_fu_314_p1 : 31'd0);

assign datareg_36_fu_782_p3 = ((icmp_ln45_36_fu_776_p2[0:0] == 1'b1) ? trunc_ln43_25_fu_310_p1 : 31'd0);

assign datareg_37_fu_800_p3 = ((icmp_ln45_37_fu_794_p2[0:0] == 1'b1) ? trunc_ln43_24_fu_306_p1 : 31'd0);

assign datareg_38_fu_818_p3 = ((icmp_ln45_38_fu_812_p2[0:0] == 1'b1) ? trunc_ln43_23_fu_302_p1 : 31'd0);

assign datareg_39_fu_836_p3 = ((icmp_ln45_39_fu_830_p2[0:0] == 1'b1) ? trunc_ln43_22_fu_298_p1 : 31'd0);

assign datareg_40_fu_854_p3 = ((icmp_ln45_40_fu_848_p2[0:0] == 1'b1) ? trunc_ln43_21_fu_294_p1 : 31'd0);

assign datareg_41_fu_872_p3 = ((icmp_ln45_41_fu_866_p2[0:0] == 1'b1) ? trunc_ln43_20_fu_290_p1 : 31'd0);

assign datareg_42_fu_890_p3 = ((icmp_ln45_42_fu_884_p2[0:0] == 1'b1) ? trunc_ln43_19_fu_286_p1 : 31'd0);

assign datareg_43_fu_908_p3 = ((icmp_ln45_43_fu_902_p2[0:0] == 1'b1) ? trunc_ln43_18_fu_282_p1 : 31'd0);

assign datareg_44_fu_926_p3 = ((icmp_ln45_44_fu_920_p2[0:0] == 1'b1) ? trunc_ln43_17_fu_278_p1 : 31'd0);

assign datareg_45_fu_944_p3 = ((icmp_ln45_45_fu_938_p2[0:0] == 1'b1) ? trunc_ln43_16_fu_274_p1 : 31'd0);

assign datareg_46_fu_962_p3 = ((icmp_ln45_46_fu_956_p2[0:0] == 1'b1) ? trunc_ln43_fu_270_p1 : 31'd0);

assign datareg_fu_404_p3 = ((icmp_ln45_fu_398_p2[0:0] == 1'b1) ? trunc_ln43_46_fu_394_p1 : 31'd0);

assign trunc_ln43_16_fu_274_p1 = data_30_val[30:0];

assign trunc_ln43_17_fu_278_p1 = data_29_val[30:0];

assign trunc_ln43_18_fu_282_p1 = data_28_val[30:0];

assign trunc_ln43_19_fu_286_p1 = data_27_val[30:0];

assign trunc_ln43_20_fu_290_p1 = data_26_val[30:0];

assign trunc_ln43_21_fu_294_p1 = data_25_val[30:0];

assign trunc_ln43_22_fu_298_p1 = data_24_val[30:0];

assign trunc_ln43_23_fu_302_p1 = data_23_val[30:0];

assign trunc_ln43_24_fu_306_p1 = data_22_val[30:0];

assign trunc_ln43_25_fu_310_p1 = data_21_val[30:0];

assign trunc_ln43_26_fu_314_p1 = data_20_val[30:0];

assign trunc_ln43_27_fu_318_p1 = data_19_val[30:0];

assign trunc_ln43_28_fu_322_p1 = data_18_val[30:0];

assign trunc_ln43_29_fu_326_p1 = data_17_val[30:0];

assign trunc_ln43_30_fu_330_p1 = data_16_val[30:0];

assign trunc_ln43_31_fu_334_p1 = data_15_val[30:0];

assign trunc_ln43_32_fu_338_p1 = data_14_val[30:0];

assign trunc_ln43_33_fu_342_p1 = data_13_val[30:0];

assign trunc_ln43_34_fu_346_p1 = data_12_val[30:0];

assign trunc_ln43_35_fu_350_p1 = data_11_val[30:0];

assign trunc_ln43_36_fu_354_p1 = data_10_val[30:0];

assign trunc_ln43_37_fu_358_p1 = data_9_val[30:0];

assign trunc_ln43_38_fu_362_p1 = data_8_val[30:0];

assign trunc_ln43_39_fu_366_p1 = data_7_val[30:0];

assign trunc_ln43_40_fu_370_p1 = data_6_val[30:0];

assign trunc_ln43_41_fu_374_p1 = data_5_val[30:0];

assign trunc_ln43_42_fu_378_p1 = data_4_val[30:0];

assign trunc_ln43_43_fu_382_p1 = data_3_val[30:0];

assign trunc_ln43_44_fu_386_p1 = data_2_val[30:0];

assign trunc_ln43_45_fu_390_p1 = data_1_val[30:0];

assign trunc_ln43_46_fu_394_p1 = data_0_val[30:0];

assign trunc_ln43_fu_270_p1 = data_31_val[30:0];

assign zext_ln45_16_fu_430_p1 = datareg_16_fu_422_p3;

assign zext_ln45_17_fu_448_p1 = datareg_17_fu_440_p3;

assign zext_ln45_18_fu_466_p1 = datareg_18_fu_458_p3;

assign zext_ln45_19_fu_484_p1 = datareg_19_fu_476_p3;

assign zext_ln45_20_fu_502_p1 = datareg_20_fu_494_p3;

assign zext_ln45_21_fu_520_p1 = datareg_21_fu_512_p3;

assign zext_ln45_22_fu_538_p1 = datareg_22_fu_530_p3;

assign zext_ln45_23_fu_556_p1 = datareg_23_fu_548_p3;

assign zext_ln45_24_fu_574_p1 = datareg_24_fu_566_p3;

assign zext_ln45_25_fu_592_p1 = datareg_25_fu_584_p3;

assign zext_ln45_26_fu_610_p1 = datareg_26_fu_602_p3;

assign zext_ln45_27_fu_628_p1 = datareg_27_fu_620_p3;

assign zext_ln45_28_fu_646_p1 = datareg_28_fu_638_p3;

assign zext_ln45_29_fu_664_p1 = datareg_29_fu_656_p3;

assign zext_ln45_30_fu_682_p1 = datareg_30_fu_674_p3;

assign zext_ln45_31_fu_700_p1 = datareg_31_fu_692_p3;

assign zext_ln45_32_fu_718_p1 = datareg_32_fu_710_p3;

assign zext_ln45_33_fu_736_p1 = datareg_33_fu_728_p3;

assign zext_ln45_34_fu_754_p1 = datareg_34_fu_746_p3;

assign zext_ln45_35_fu_772_p1 = datareg_35_fu_764_p3;

assign zext_ln45_36_fu_790_p1 = datareg_36_fu_782_p3;

assign zext_ln45_37_fu_808_p1 = datareg_37_fu_800_p3;

assign zext_ln45_38_fu_826_p1 = datareg_38_fu_818_p3;

assign zext_ln45_39_fu_844_p1 = datareg_39_fu_836_p3;

assign zext_ln45_40_fu_862_p1 = datareg_40_fu_854_p3;

assign zext_ln45_41_fu_880_p1 = datareg_41_fu_872_p3;

assign zext_ln45_42_fu_898_p1 = datareg_42_fu_890_p3;

assign zext_ln45_43_fu_916_p1 = datareg_43_fu_908_p3;

assign zext_ln45_44_fu_934_p1 = datareg_44_fu_926_p3;

assign zext_ln45_45_fu_952_p1 = datareg_45_fu_944_p3;

assign zext_ln45_46_fu_970_p1 = datareg_46_fu_962_p3;

assign zext_ln45_fu_412_p1 = datareg_fu_404_p3;

assign ap_return_0 = zext_ln45_fu_412_p1;

assign ap_return_1 = zext_ln45_16_fu_430_p1;

assign ap_return_10 = zext_ln45_25_fu_592_p1;

assign ap_return_11 = zext_ln45_26_fu_610_p1;

assign ap_return_12 = zext_ln45_27_fu_628_p1;

assign ap_return_13 = zext_ln45_28_fu_646_p1;

assign ap_return_14 = zext_ln45_29_fu_664_p1;

assign ap_return_15 = zext_ln45_30_fu_682_p1;

assign ap_return_16 = zext_ln45_31_fu_700_p1;

assign ap_return_17 = zext_ln45_32_fu_718_p1;

assign ap_return_18 = zext_ln45_33_fu_736_p1;

assign ap_return_19 = zext_ln45_34_fu_754_p1;

assign ap_return_2 = zext_ln45_17_fu_448_p1;

assign ap_return_20 = zext_ln45_35_fu_772_p1;

assign ap_return_21 = zext_ln45_36_fu_790_p1;

assign ap_return_22 = zext_ln45_37_fu_808_p1;

assign ap_return_23 = zext_ln45_38_fu_826_p1;

assign ap_return_24 = zext_ln45_39_fu_844_p1;

assign ap_return_25 = zext_ln45_40_fu_862_p1;

assign ap_return_26 = zext_ln45_41_fu_880_p1;

assign ap_return_27 = zext_ln45_42_fu_898_p1;

assign ap_return_28 = zext_ln45_43_fu_916_p1;

assign ap_return_29 = zext_ln45_44_fu_934_p1;

assign ap_return_3 = zext_ln45_18_fu_466_p1;

assign ap_return_30 = zext_ln45_45_fu_952_p1;

assign ap_return_31 = zext_ln45_46_fu_970_p1;

assign ap_return_4 = zext_ln45_19_fu_484_p1;

assign ap_return_5 = zext_ln45_20_fu_502_p1;

assign ap_return_6 = zext_ln45_21_fu_520_p1;

assign ap_return_7 = zext_ln45_22_fu_538_p1;

assign ap_return_8 = zext_ln45_23_fu_556_p1;

assign ap_return_9 = zext_ln45_24_fu_574_p1;

assign icmp_ln45_16_fu_416_p2 = (($signed(data_1_val) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_17_fu_434_p2 = (($signed(data_2_val) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_18_fu_452_p2 = (($signed(data_3_val) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_19_fu_470_p2 = (($signed(data_4_val) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_20_fu_488_p2 = (($signed(data_5_val) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_21_fu_506_p2 = (($signed(data_6_val) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_22_fu_524_p2 = (($signed(data_7_val) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_23_fu_542_p2 = (($signed(data_8_val) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_24_fu_560_p2 = (($signed(data_9_val) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_25_fu_578_p2 = (($signed(data_10_val) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_26_fu_596_p2 = (($signed(data_11_val) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_27_fu_614_p2 = (($signed(data_12_val) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_28_fu_632_p2 = (($signed(data_13_val) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_29_fu_650_p2 = (($signed(data_14_val) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_30_fu_668_p2 = (($signed(data_15_val) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_31_fu_686_p2 = (($signed(data_16_val) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_32_fu_704_p2 = (($signed(data_17_val) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_33_fu_722_p2 = (($signed(data_18_val) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_34_fu_740_p2 = (($signed(data_19_val) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_35_fu_758_p2 = (($signed(data_20_val) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_36_fu_776_p2 = (($signed(data_21_val) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_37_fu_794_p2 = (($signed(data_22_val) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_38_fu_812_p2 = (($signed(data_23_val) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_39_fu_830_p2 = (($signed(data_24_val) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_40_fu_848_p2 = (($signed(data_25_val) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_41_fu_866_p2 = (($signed(data_26_val) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_42_fu_884_p2 = (($signed(data_27_val) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_43_fu_902_p2 = (($signed(data_28_val) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_44_fu_920_p2 = (($signed(data_29_val) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_45_fu_938_p2 = (($signed(data_30_val) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_46_fu_956_p2 = (($signed(data_31_val) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_fu_398_p2 = (($signed(data_0_val) > $signed(32'd0)) ? 1'b1 : 1'b0);

endmodule //myproject_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s
