$date
	Thu Sep 11 14:14:48 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_decoder3to8 $end
$var wire 8 ! y [7:0] $end
$var reg 3 " a [2:0] $end
$var reg 1 # en $end
$var integer 32 $ i [31:0] $end
$scope module uut $end
$var wire 3 % a [2:0] $end
$var wire 1 # en $end
$var wire 4 & y1 [3:0] $end
$var wire 4 ' y0 [3:0] $end
$var wire 8 ( y [7:0] $end
$scope module d0 $end
$var wire 2 ) a [1:0] $end
$var wire 1 * en $end
$var reg 4 + y [3:0] $end
$upscope $end
$scope module d1 $end
$var wire 2 , a [1:0] $end
$var wire 1 - en $end
$var reg 4 . y [3:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 .
0-
b0 ,
b0 +
0*
b0 )
b0 (
b0 '
b0 &
b0 %
bx $
0#
b0 "
b0 !
$end
#10000
b1 !
b1 (
b1 '
b1 +
1*
b0 $
1#
#20000
b10 !
b10 (
b10 '
b10 +
b1 )
b1 ,
b1 "
b1 %
b1 $
#30000
b100 !
b100 (
b100 '
b100 +
b10 )
b10 ,
b10 "
b10 %
b10 $
#40000
b1000 !
b1000 (
b1000 '
b1000 +
b11 )
b11 ,
b11 "
b11 %
b11 $
#50000
0*
b1 &
b1 .
b10000 !
b10000 (
b0 '
b0 +
1-
b0 )
b0 ,
b100 "
b100 %
b100 $
#60000
b100000 !
b100000 (
b10 &
b10 .
b1 )
b1 ,
b101 "
b101 %
b101 $
#70000
b1000000 !
b1000000 (
b100 &
b100 .
b10 )
b10 ,
b110 "
b110 %
b110 $
#80000
b10000000 !
b10000000 (
b1000 &
b1000 .
b11 )
b11 ,
b111 "
b111 %
b111 $
#90000
b0 !
b0 (
b0 &
b0 .
b1 )
b1 ,
0-
b101 "
b101 %
0#
b1000 $
#100000
