Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Dec  1 03:25:12 2020
| Host         : SHINRA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Lasers_timing_summary_routed.rpt -pb Lasers_timing_summary_routed.pb -rpx Lasers_timing_summary_routed.rpx -warn_on_violation
| Design       : Lasers
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: moveDown (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: moveMid (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: moveUp (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: resetALL (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: debouncer/outsignal_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: hz400Pog/outsignal_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: laserGen/outsignal_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mD/state_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mM/state_reg_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: mU/state_reg_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 106 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -15.005     -632.970                     43                  301        0.101        0.000                      0                  301        4.500        0.000                       0                   149  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -15.005     -632.970                     43                  301        0.101        0.000                      0                  301        4.500        0.000                       0                   149  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           43  Failing Endpoints,  Worst Slack      -15.005ns,  Total Violation     -632.970ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -15.005ns  (required time - arrival time)
  Source:                 jammies/number_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jammies/number_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        24.679ns  (logic 12.218ns (49.507%)  route 12.461ns (50.493%))
  Logic Levels:           32  (CARRY4=18 DSP48E1=1 LUT2=1 LUT3=4 LUT4=2 LUT6=6)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.708     5.310    jammies/counter_reg[0]_0
    SLICE_X5Y104         FDRE                                         r  jammies/number_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  jammies/number_reg[6]/Q
                         net (fo=18, routed)          0.946     6.713    jammies/number_reg_n_0_[6]
    SLICE_X6Y104         LUT4 (Prop_lut4_I0_O)        0.124     6.837 r  jammies/time12_i_37/O
                         net (fo=6, routed)           1.213     8.049    jammies/time12_i_37_n_0
    SLICE_X9Y100         LUT6 (Prop_lut6_I1_O)        0.124     8.173 r  jammies/time12_i_41/O
                         net (fo=1, routed)           0.541     8.714    jammies/time12_i_41_n_0
    SLICE_X11Y100        LUT6 (Prop_lut6_I0_O)        0.124     8.838 r  jammies/time12_i_22/O
                         net (fo=2, routed)           0.167     9.005    jammies/time12_i_22_n_0
    SLICE_X11Y100        LUT6 (Prop_lut6_I1_O)        0.124     9.129 r  jammies/time12_i_4/O
                         net (fo=1, routed)           0.571     9.700    jammies/time12_i_4_n_0
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_B[0]_P[24])
                                                      3.656    13.356 r  jammies/time12/P[24]
                         net (fo=2, routed)           0.973    14.329    jammies/time12_n_81
    SLICE_X14Y106        LUT6 (Prop_lut6_I0_O)        0.124    14.453 r  jammies/i__carry_i_4/O
                         net (fo=1, routed)           0.000    14.453    jammies/i__carry_i_4_n_0
    SLICE_X14Y106        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    15.061 r  jammies/time12_inferred__0/i__carry/O[3]
                         net (fo=40, routed)          0.594    15.655    jammies/time120_out[3]
    SLICE_X14Y105        LUT3 (Prop_lut3_I2_O)        0.307    15.962 r  jammies/time11_carry__5_i_1/O
                         net (fo=5, routed)           0.643    16.605    jammies/time11_carry__5_i_1_n_0
    SLICE_X13Y106        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.990 r  jammies/time11_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.990    jammies/time11_carry__5_n_0
    SLICE_X13Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.212 r  jammies/time11_carry__6/O[0]
                         net (fo=3, routed)           0.657    17.869    jammies/time11_carry__6_n_7
    SLICE_X13Y110        LUT3 (Prop_lut3_I2_O)        0.299    18.168 r  jammies/time11__379_carry__5_i_4/O
                         net (fo=1, routed)           0.523    18.691    jammies/time11__379_carry__5_i_4_n_0
    SLICE_X12Y108        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.241 r  jammies/time11__379_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.241    jammies/time11__379_carry__5_n_0
    SLICE_X12Y109        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.556 r  jammies/time11__379_carry__6/O[3]
                         net (fo=3, routed)           0.470    20.027    jammies/time11__379_carry__6_n_4
    SLICE_X14Y110        LUT3 (Prop_lut3_I1_O)        0.307    20.334 r  jammies/time11__491_carry__4_i_4/O
                         net (fo=1, routed)           0.641    20.975    jammies/time11__491_carry__4_i_4_n_0
    SLICE_X11Y110        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.501 r  jammies/time11__491_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.501    jammies/time11__491_carry__4_n_0
    SLICE_X11Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.835 r  jammies/time11__491_carry__5/O[1]
                         net (fo=7, routed)           0.598    22.433    jammies/time11__491_carry__5_n_6
    SLICE_X10Y111        LUT2 (Prop_lut2_I1_O)        0.303    22.736 r  jammies/time11__599_carry__1_i_1/O
                         net (fo=1, routed)           0.000    22.736    jammies/time11__599_carry__1_i_1_n_0
    SLICE_X10Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.112 r  jammies/time11__599_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.112    jammies/time11__599_carry__1_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.229 r  jammies/time11__599_carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.229    jammies/time11__599_carry__2_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.346 r  jammies/time11__599_carry__3/CO[3]
                         net (fo=1, routed)           0.000    23.346    jammies/time11__599_carry__3_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.463 r  jammies/time11__599_carry__4/CO[3]
                         net (fo=1, routed)           0.000    23.463    jammies/time11__599_carry__4_n_0
    SLICE_X10Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.778 r  jammies/time11__599_carry__5/O[3]
                         net (fo=3, routed)           1.031    24.809    jammies/time11__599_carry__5_n_4
    SLICE_X6Y115         LUT4 (Prop_lut4_I2_O)        0.307    25.116 r  jammies/time11__686_carry__5_i_5/O
                         net (fo=1, routed)           0.000    25.116    jammies/time11__686_carry__5_i_5_n_0
    SLICE_X6Y115         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.492 r  jammies/time11__686_carry__5/CO[3]
                         net (fo=1, routed)           0.000    25.492    jammies/time11__686_carry__5_n_0
    SLICE_X6Y116         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.649 r  jammies/time11__686_carry__6/CO[1]
                         net (fo=1, routed)           0.289    25.939    jammies/time11__686_carry__6_n_2
    SLICE_X5Y116         LUT3 (Prop_lut3_I0_O)        0.332    26.271 r  jammies/time10_carry_i_11/O
                         net (fo=30, routed)          0.564    26.834    jammies/time10_carry_i_11_n_0
    SLICE_X5Y114         LUT6 (Prop_lut6_I3_O)        0.124    26.958 r  jammies/time10_carry_i_4/O
                         net (fo=1, routed)           0.324    27.282    jammies/time10_carry_i_4_n_0
    SLICE_X7Y114         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.808 r  jammies/time10_carry/CO[3]
                         net (fo=1, routed)           0.000    27.808    jammies/time10_carry_n_0
    SLICE_X7Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.922 r  jammies/time10_carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.922    jammies/time10_carry__0_n_0
    SLICE_X7Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.036 r  jammies/time10_carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.036    jammies/time10_carry__1_n_0
    SLICE_X7Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.150 r  jammies/time10_carry__2/CO[3]
                         net (fo=2, routed)           0.675    28.825    jammies/time1_reg[30]_0[0]
    SLICE_X6Y117         LUT6 (Prop_lut6_I5_O)        0.124    28.949 r  jammies/number[9]_i_2/O
                         net (fo=11, routed)          1.040    29.990    jammies/E[0]
    SLICE_X8Y103         FDRE                                         r  jammies/number_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.508    14.930    jammies/counter_reg[0]_0
    SLICE_X8Y103         FDRE                                         r  jammies/number_reg[5]/C
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X8Y103         FDRE (Setup_fdre_C_CE)      -0.169    14.985    jammies/number_reg[5]
  -------------------------------------------------------------------
                         required time                         14.985    
                         arrival time                         -29.990    
  -------------------------------------------------------------------
                         slack                                -15.005    

Slack (VIOLATED) :        -14.989ns  (required time - arrival time)
  Source:                 jammies/number_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jammies/number_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        24.667ns  (logic 12.218ns (49.532%)  route 12.449ns (50.468%))
  Logic Levels:           32  (CARRY4=18 DSP48E1=1 LUT2=1 LUT3=4 LUT4=2 LUT6=6)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.708     5.310    jammies/counter_reg[0]_0
    SLICE_X5Y104         FDRE                                         r  jammies/number_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  jammies/number_reg[6]/Q
                         net (fo=18, routed)          0.946     6.713    jammies/number_reg_n_0_[6]
    SLICE_X6Y104         LUT4 (Prop_lut4_I0_O)        0.124     6.837 r  jammies/time12_i_37/O
                         net (fo=6, routed)           1.213     8.049    jammies/time12_i_37_n_0
    SLICE_X9Y100         LUT6 (Prop_lut6_I1_O)        0.124     8.173 r  jammies/time12_i_41/O
                         net (fo=1, routed)           0.541     8.714    jammies/time12_i_41_n_0
    SLICE_X11Y100        LUT6 (Prop_lut6_I0_O)        0.124     8.838 r  jammies/time12_i_22/O
                         net (fo=2, routed)           0.167     9.005    jammies/time12_i_22_n_0
    SLICE_X11Y100        LUT6 (Prop_lut6_I1_O)        0.124     9.129 r  jammies/time12_i_4/O
                         net (fo=1, routed)           0.571     9.700    jammies/time12_i_4_n_0
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_B[0]_P[24])
                                                      3.656    13.356 r  jammies/time12/P[24]
                         net (fo=2, routed)           0.973    14.329    jammies/time12_n_81
    SLICE_X14Y106        LUT6 (Prop_lut6_I0_O)        0.124    14.453 r  jammies/i__carry_i_4/O
                         net (fo=1, routed)           0.000    14.453    jammies/i__carry_i_4_n_0
    SLICE_X14Y106        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    15.061 r  jammies/time12_inferred__0/i__carry/O[3]
                         net (fo=40, routed)          0.594    15.655    jammies/time120_out[3]
    SLICE_X14Y105        LUT3 (Prop_lut3_I2_O)        0.307    15.962 r  jammies/time11_carry__5_i_1/O
                         net (fo=5, routed)           0.643    16.605    jammies/time11_carry__5_i_1_n_0
    SLICE_X13Y106        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.990 r  jammies/time11_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.990    jammies/time11_carry__5_n_0
    SLICE_X13Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.212 r  jammies/time11_carry__6/O[0]
                         net (fo=3, routed)           0.657    17.869    jammies/time11_carry__6_n_7
    SLICE_X13Y110        LUT3 (Prop_lut3_I2_O)        0.299    18.168 r  jammies/time11__379_carry__5_i_4/O
                         net (fo=1, routed)           0.523    18.691    jammies/time11__379_carry__5_i_4_n_0
    SLICE_X12Y108        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.241 r  jammies/time11__379_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.241    jammies/time11__379_carry__5_n_0
    SLICE_X12Y109        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.556 r  jammies/time11__379_carry__6/O[3]
                         net (fo=3, routed)           0.470    20.027    jammies/time11__379_carry__6_n_4
    SLICE_X14Y110        LUT3 (Prop_lut3_I1_O)        0.307    20.334 r  jammies/time11__491_carry__4_i_4/O
                         net (fo=1, routed)           0.641    20.975    jammies/time11__491_carry__4_i_4_n_0
    SLICE_X11Y110        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.501 r  jammies/time11__491_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.501    jammies/time11__491_carry__4_n_0
    SLICE_X11Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.835 r  jammies/time11__491_carry__5/O[1]
                         net (fo=7, routed)           0.598    22.433    jammies/time11__491_carry__5_n_6
    SLICE_X10Y111        LUT2 (Prop_lut2_I1_O)        0.303    22.736 r  jammies/time11__599_carry__1_i_1/O
                         net (fo=1, routed)           0.000    22.736    jammies/time11__599_carry__1_i_1_n_0
    SLICE_X10Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.112 r  jammies/time11__599_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.112    jammies/time11__599_carry__1_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.229 r  jammies/time11__599_carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.229    jammies/time11__599_carry__2_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.346 r  jammies/time11__599_carry__3/CO[3]
                         net (fo=1, routed)           0.000    23.346    jammies/time11__599_carry__3_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.463 r  jammies/time11__599_carry__4/CO[3]
                         net (fo=1, routed)           0.000    23.463    jammies/time11__599_carry__4_n_0
    SLICE_X10Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.778 r  jammies/time11__599_carry__5/O[3]
                         net (fo=3, routed)           1.031    24.809    jammies/time11__599_carry__5_n_4
    SLICE_X6Y115         LUT4 (Prop_lut4_I2_O)        0.307    25.116 r  jammies/time11__686_carry__5_i_5/O
                         net (fo=1, routed)           0.000    25.116    jammies/time11__686_carry__5_i_5_n_0
    SLICE_X6Y115         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.492 r  jammies/time11__686_carry__5/CO[3]
                         net (fo=1, routed)           0.000    25.492    jammies/time11__686_carry__5_n_0
    SLICE_X6Y116         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.649 r  jammies/time11__686_carry__6/CO[1]
                         net (fo=1, routed)           0.289    25.939    jammies/time11__686_carry__6_n_2
    SLICE_X5Y116         LUT3 (Prop_lut3_I0_O)        0.332    26.271 r  jammies/time10_carry_i_11/O
                         net (fo=30, routed)          0.564    26.834    jammies/time10_carry_i_11_n_0
    SLICE_X5Y114         LUT6 (Prop_lut6_I3_O)        0.124    26.958 r  jammies/time10_carry_i_4/O
                         net (fo=1, routed)           0.324    27.282    jammies/time10_carry_i_4_n_0
    SLICE_X7Y114         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.808 r  jammies/time10_carry/CO[3]
                         net (fo=1, routed)           0.000    27.808    jammies/time10_carry_n_0
    SLICE_X7Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.922 r  jammies/time10_carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.922    jammies/time10_carry__0_n_0
    SLICE_X7Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.036 r  jammies/time10_carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.036    jammies/time10_carry__1_n_0
    SLICE_X7Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.150 r  jammies/time10_carry__2/CO[3]
                         net (fo=2, routed)           0.675    28.825    jammies/time1_reg[30]_0[0]
    SLICE_X6Y117         LUT6 (Prop_lut6_I5_O)        0.124    28.949 r  jammies/number[9]_i_2/O
                         net (fo=11, routed)          1.028    29.977    jammies/E[0]
    SLICE_X10Y105        FDRE                                         r  jammies/number_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.511    14.933    jammies/counter_reg[0]_0
    SLICE_X10Y105        FDRE                                         r  jammies/number_reg[0]/C
                         clock pessimism              0.259    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X10Y105        FDRE (Setup_fdre_C_CE)      -0.169    14.988    jammies/number_reg[0]
  -------------------------------------------------------------------
                         required time                         14.988    
                         arrival time                         -29.977    
  -------------------------------------------------------------------
                         slack                                -14.989    

Slack (VIOLATED) :        -14.979ns  (required time - arrival time)
  Source:                 jammies/number_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jammies/number_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        24.653ns  (logic 12.218ns (49.559%)  route 12.435ns (50.441%))
  Logic Levels:           32  (CARRY4=18 DSP48E1=1 LUT2=1 LUT3=4 LUT4=2 LUT6=6)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.708     5.310    jammies/counter_reg[0]_0
    SLICE_X5Y104         FDRE                                         r  jammies/number_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  jammies/number_reg[6]/Q
                         net (fo=18, routed)          0.946     6.713    jammies/number_reg_n_0_[6]
    SLICE_X6Y104         LUT4 (Prop_lut4_I0_O)        0.124     6.837 r  jammies/time12_i_37/O
                         net (fo=6, routed)           1.213     8.049    jammies/time12_i_37_n_0
    SLICE_X9Y100         LUT6 (Prop_lut6_I1_O)        0.124     8.173 r  jammies/time12_i_41/O
                         net (fo=1, routed)           0.541     8.714    jammies/time12_i_41_n_0
    SLICE_X11Y100        LUT6 (Prop_lut6_I0_O)        0.124     8.838 r  jammies/time12_i_22/O
                         net (fo=2, routed)           0.167     9.005    jammies/time12_i_22_n_0
    SLICE_X11Y100        LUT6 (Prop_lut6_I1_O)        0.124     9.129 r  jammies/time12_i_4/O
                         net (fo=1, routed)           0.571     9.700    jammies/time12_i_4_n_0
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_B[0]_P[24])
                                                      3.656    13.356 r  jammies/time12/P[24]
                         net (fo=2, routed)           0.973    14.329    jammies/time12_n_81
    SLICE_X14Y106        LUT6 (Prop_lut6_I0_O)        0.124    14.453 r  jammies/i__carry_i_4/O
                         net (fo=1, routed)           0.000    14.453    jammies/i__carry_i_4_n_0
    SLICE_X14Y106        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    15.061 r  jammies/time12_inferred__0/i__carry/O[3]
                         net (fo=40, routed)          0.594    15.655    jammies/time120_out[3]
    SLICE_X14Y105        LUT3 (Prop_lut3_I2_O)        0.307    15.962 r  jammies/time11_carry__5_i_1/O
                         net (fo=5, routed)           0.643    16.605    jammies/time11_carry__5_i_1_n_0
    SLICE_X13Y106        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.990 r  jammies/time11_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.990    jammies/time11_carry__5_n_0
    SLICE_X13Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.212 r  jammies/time11_carry__6/O[0]
                         net (fo=3, routed)           0.657    17.869    jammies/time11_carry__6_n_7
    SLICE_X13Y110        LUT3 (Prop_lut3_I2_O)        0.299    18.168 r  jammies/time11__379_carry__5_i_4/O
                         net (fo=1, routed)           0.523    18.691    jammies/time11__379_carry__5_i_4_n_0
    SLICE_X12Y108        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.241 r  jammies/time11__379_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.241    jammies/time11__379_carry__5_n_0
    SLICE_X12Y109        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.556 r  jammies/time11__379_carry__6/O[3]
                         net (fo=3, routed)           0.470    20.027    jammies/time11__379_carry__6_n_4
    SLICE_X14Y110        LUT3 (Prop_lut3_I1_O)        0.307    20.334 r  jammies/time11__491_carry__4_i_4/O
                         net (fo=1, routed)           0.641    20.975    jammies/time11__491_carry__4_i_4_n_0
    SLICE_X11Y110        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.501 r  jammies/time11__491_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.501    jammies/time11__491_carry__4_n_0
    SLICE_X11Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.835 r  jammies/time11__491_carry__5/O[1]
                         net (fo=7, routed)           0.598    22.433    jammies/time11__491_carry__5_n_6
    SLICE_X10Y111        LUT2 (Prop_lut2_I1_O)        0.303    22.736 r  jammies/time11__599_carry__1_i_1/O
                         net (fo=1, routed)           0.000    22.736    jammies/time11__599_carry__1_i_1_n_0
    SLICE_X10Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.112 r  jammies/time11__599_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.112    jammies/time11__599_carry__1_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.229 r  jammies/time11__599_carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.229    jammies/time11__599_carry__2_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.346 r  jammies/time11__599_carry__3/CO[3]
                         net (fo=1, routed)           0.000    23.346    jammies/time11__599_carry__3_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.463 r  jammies/time11__599_carry__4/CO[3]
                         net (fo=1, routed)           0.000    23.463    jammies/time11__599_carry__4_n_0
    SLICE_X10Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.778 r  jammies/time11__599_carry__5/O[3]
                         net (fo=3, routed)           1.031    24.809    jammies/time11__599_carry__5_n_4
    SLICE_X6Y115         LUT4 (Prop_lut4_I2_O)        0.307    25.116 r  jammies/time11__686_carry__5_i_5/O
                         net (fo=1, routed)           0.000    25.116    jammies/time11__686_carry__5_i_5_n_0
    SLICE_X6Y115         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.492 r  jammies/time11__686_carry__5/CO[3]
                         net (fo=1, routed)           0.000    25.492    jammies/time11__686_carry__5_n_0
    SLICE_X6Y116         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.649 r  jammies/time11__686_carry__6/CO[1]
                         net (fo=1, routed)           0.289    25.939    jammies/time11__686_carry__6_n_2
    SLICE_X5Y116         LUT3 (Prop_lut3_I0_O)        0.332    26.271 r  jammies/time10_carry_i_11/O
                         net (fo=30, routed)          0.564    26.834    jammies/time10_carry_i_11_n_0
    SLICE_X5Y114         LUT6 (Prop_lut6_I3_O)        0.124    26.958 r  jammies/time10_carry_i_4/O
                         net (fo=1, routed)           0.324    27.282    jammies/time10_carry_i_4_n_0
    SLICE_X7Y114         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.808 r  jammies/time10_carry/CO[3]
                         net (fo=1, routed)           0.000    27.808    jammies/time10_carry_n_0
    SLICE_X7Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.922 r  jammies/time10_carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.922    jammies/time10_carry__0_n_0
    SLICE_X7Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.036 r  jammies/time10_carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.036    jammies/time10_carry__1_n_0
    SLICE_X7Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.150 r  jammies/time10_carry__2/CO[3]
                         net (fo=2, routed)           0.675    28.825    jammies/time1_reg[30]_0[0]
    SLICE_X6Y117         LUT6 (Prop_lut6_I5_O)        0.124    28.949 r  jammies/number[9]_i_2/O
                         net (fo=11, routed)          1.015    29.964    jammies/E[0]
    SLICE_X8Y104         FDRE                                         r  jammies/number_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.508    14.930    jammies/counter_reg[0]_0
    SLICE_X8Y104         FDRE                                         r  jammies/number_reg[1]/C
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X8Y104         FDRE (Setup_fdre_C_CE)      -0.169    14.985    jammies/number_reg[1]
  -------------------------------------------------------------------
                         required time                         14.985    
                         arrival time                         -29.964    
  -------------------------------------------------------------------
                         slack                                -14.979    

Slack (VIOLATED) :        -14.979ns  (required time - arrival time)
  Source:                 jammies/number_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jammies/number_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        24.653ns  (logic 12.218ns (49.559%)  route 12.435ns (50.441%))
  Logic Levels:           32  (CARRY4=18 DSP48E1=1 LUT2=1 LUT3=4 LUT4=2 LUT6=6)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.708     5.310    jammies/counter_reg[0]_0
    SLICE_X5Y104         FDRE                                         r  jammies/number_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  jammies/number_reg[6]/Q
                         net (fo=18, routed)          0.946     6.713    jammies/number_reg_n_0_[6]
    SLICE_X6Y104         LUT4 (Prop_lut4_I0_O)        0.124     6.837 r  jammies/time12_i_37/O
                         net (fo=6, routed)           1.213     8.049    jammies/time12_i_37_n_0
    SLICE_X9Y100         LUT6 (Prop_lut6_I1_O)        0.124     8.173 r  jammies/time12_i_41/O
                         net (fo=1, routed)           0.541     8.714    jammies/time12_i_41_n_0
    SLICE_X11Y100        LUT6 (Prop_lut6_I0_O)        0.124     8.838 r  jammies/time12_i_22/O
                         net (fo=2, routed)           0.167     9.005    jammies/time12_i_22_n_0
    SLICE_X11Y100        LUT6 (Prop_lut6_I1_O)        0.124     9.129 r  jammies/time12_i_4/O
                         net (fo=1, routed)           0.571     9.700    jammies/time12_i_4_n_0
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_B[0]_P[24])
                                                      3.656    13.356 r  jammies/time12/P[24]
                         net (fo=2, routed)           0.973    14.329    jammies/time12_n_81
    SLICE_X14Y106        LUT6 (Prop_lut6_I0_O)        0.124    14.453 r  jammies/i__carry_i_4/O
                         net (fo=1, routed)           0.000    14.453    jammies/i__carry_i_4_n_0
    SLICE_X14Y106        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    15.061 r  jammies/time12_inferred__0/i__carry/O[3]
                         net (fo=40, routed)          0.594    15.655    jammies/time120_out[3]
    SLICE_X14Y105        LUT3 (Prop_lut3_I2_O)        0.307    15.962 r  jammies/time11_carry__5_i_1/O
                         net (fo=5, routed)           0.643    16.605    jammies/time11_carry__5_i_1_n_0
    SLICE_X13Y106        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.990 r  jammies/time11_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.990    jammies/time11_carry__5_n_0
    SLICE_X13Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.212 r  jammies/time11_carry__6/O[0]
                         net (fo=3, routed)           0.657    17.869    jammies/time11_carry__6_n_7
    SLICE_X13Y110        LUT3 (Prop_lut3_I2_O)        0.299    18.168 r  jammies/time11__379_carry__5_i_4/O
                         net (fo=1, routed)           0.523    18.691    jammies/time11__379_carry__5_i_4_n_0
    SLICE_X12Y108        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.241 r  jammies/time11__379_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.241    jammies/time11__379_carry__5_n_0
    SLICE_X12Y109        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.556 r  jammies/time11__379_carry__6/O[3]
                         net (fo=3, routed)           0.470    20.027    jammies/time11__379_carry__6_n_4
    SLICE_X14Y110        LUT3 (Prop_lut3_I1_O)        0.307    20.334 r  jammies/time11__491_carry__4_i_4/O
                         net (fo=1, routed)           0.641    20.975    jammies/time11__491_carry__4_i_4_n_0
    SLICE_X11Y110        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.501 r  jammies/time11__491_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.501    jammies/time11__491_carry__4_n_0
    SLICE_X11Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.835 r  jammies/time11__491_carry__5/O[1]
                         net (fo=7, routed)           0.598    22.433    jammies/time11__491_carry__5_n_6
    SLICE_X10Y111        LUT2 (Prop_lut2_I1_O)        0.303    22.736 r  jammies/time11__599_carry__1_i_1/O
                         net (fo=1, routed)           0.000    22.736    jammies/time11__599_carry__1_i_1_n_0
    SLICE_X10Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.112 r  jammies/time11__599_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.112    jammies/time11__599_carry__1_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.229 r  jammies/time11__599_carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.229    jammies/time11__599_carry__2_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.346 r  jammies/time11__599_carry__3/CO[3]
                         net (fo=1, routed)           0.000    23.346    jammies/time11__599_carry__3_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.463 r  jammies/time11__599_carry__4/CO[3]
                         net (fo=1, routed)           0.000    23.463    jammies/time11__599_carry__4_n_0
    SLICE_X10Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.778 r  jammies/time11__599_carry__5/O[3]
                         net (fo=3, routed)           1.031    24.809    jammies/time11__599_carry__5_n_4
    SLICE_X6Y115         LUT4 (Prop_lut4_I2_O)        0.307    25.116 r  jammies/time11__686_carry__5_i_5/O
                         net (fo=1, routed)           0.000    25.116    jammies/time11__686_carry__5_i_5_n_0
    SLICE_X6Y115         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.492 r  jammies/time11__686_carry__5/CO[3]
                         net (fo=1, routed)           0.000    25.492    jammies/time11__686_carry__5_n_0
    SLICE_X6Y116         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.649 r  jammies/time11__686_carry__6/CO[1]
                         net (fo=1, routed)           0.289    25.939    jammies/time11__686_carry__6_n_2
    SLICE_X5Y116         LUT3 (Prop_lut3_I0_O)        0.332    26.271 r  jammies/time10_carry_i_11/O
                         net (fo=30, routed)          0.564    26.834    jammies/time10_carry_i_11_n_0
    SLICE_X5Y114         LUT6 (Prop_lut6_I3_O)        0.124    26.958 r  jammies/time10_carry_i_4/O
                         net (fo=1, routed)           0.324    27.282    jammies/time10_carry_i_4_n_0
    SLICE_X7Y114         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.808 r  jammies/time10_carry/CO[3]
                         net (fo=1, routed)           0.000    27.808    jammies/time10_carry_n_0
    SLICE_X7Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.922 r  jammies/time10_carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.922    jammies/time10_carry__0_n_0
    SLICE_X7Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.036 r  jammies/time10_carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.036    jammies/time10_carry__1_n_0
    SLICE_X7Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.150 r  jammies/time10_carry__2/CO[3]
                         net (fo=2, routed)           0.675    28.825    jammies/time1_reg[30]_0[0]
    SLICE_X6Y117         LUT6 (Prop_lut6_I5_O)        0.124    28.949 r  jammies/number[9]_i_2/O
                         net (fo=11, routed)          1.015    29.964    jammies/E[0]
    SLICE_X8Y104         FDRE                                         r  jammies/number_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.508    14.930    jammies/counter_reg[0]_0
    SLICE_X8Y104         FDRE                                         r  jammies/number_reg[2]/C
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X8Y104         FDRE (Setup_fdre_C_CE)      -0.169    14.985    jammies/number_reg[2]
  -------------------------------------------------------------------
                         required time                         14.985    
                         arrival time                         -29.964    
  -------------------------------------------------------------------
                         slack                                -14.979    

Slack (VIOLATED) :        -14.956ns  (required time - arrival time)
  Source:                 jammies/number_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jammies/number_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        24.726ns  (logic 12.218ns (49.413%)  route 12.508ns (50.587%))
  Logic Levels:           32  (CARRY4=18 DSP48E1=1 LUT2=1 LUT3=4 LUT4=2 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.708     5.310    jammies/counter_reg[0]_0
    SLICE_X5Y104         FDRE                                         r  jammies/number_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  jammies/number_reg[6]/Q
                         net (fo=18, routed)          0.946     6.713    jammies/number_reg_n_0_[6]
    SLICE_X6Y104         LUT4 (Prop_lut4_I0_O)        0.124     6.837 r  jammies/time12_i_37/O
                         net (fo=6, routed)           1.213     8.049    jammies/time12_i_37_n_0
    SLICE_X9Y100         LUT6 (Prop_lut6_I1_O)        0.124     8.173 r  jammies/time12_i_41/O
                         net (fo=1, routed)           0.541     8.714    jammies/time12_i_41_n_0
    SLICE_X11Y100        LUT6 (Prop_lut6_I0_O)        0.124     8.838 r  jammies/time12_i_22/O
                         net (fo=2, routed)           0.167     9.005    jammies/time12_i_22_n_0
    SLICE_X11Y100        LUT6 (Prop_lut6_I1_O)        0.124     9.129 r  jammies/time12_i_4/O
                         net (fo=1, routed)           0.571     9.700    jammies/time12_i_4_n_0
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_B[0]_P[24])
                                                      3.656    13.356 r  jammies/time12/P[24]
                         net (fo=2, routed)           0.973    14.329    jammies/time12_n_81
    SLICE_X14Y106        LUT6 (Prop_lut6_I0_O)        0.124    14.453 r  jammies/i__carry_i_4/O
                         net (fo=1, routed)           0.000    14.453    jammies/i__carry_i_4_n_0
    SLICE_X14Y106        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    15.061 r  jammies/time12_inferred__0/i__carry/O[3]
                         net (fo=40, routed)          0.594    15.655    jammies/time120_out[3]
    SLICE_X14Y105        LUT3 (Prop_lut3_I2_O)        0.307    15.962 r  jammies/time11_carry__5_i_1/O
                         net (fo=5, routed)           0.643    16.605    jammies/time11_carry__5_i_1_n_0
    SLICE_X13Y106        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.990 r  jammies/time11_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.990    jammies/time11_carry__5_n_0
    SLICE_X13Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.212 r  jammies/time11_carry__6/O[0]
                         net (fo=3, routed)           0.657    17.869    jammies/time11_carry__6_n_7
    SLICE_X13Y110        LUT3 (Prop_lut3_I2_O)        0.299    18.168 r  jammies/time11__379_carry__5_i_4/O
                         net (fo=1, routed)           0.523    18.691    jammies/time11__379_carry__5_i_4_n_0
    SLICE_X12Y108        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.241 r  jammies/time11__379_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.241    jammies/time11__379_carry__5_n_0
    SLICE_X12Y109        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.556 r  jammies/time11__379_carry__6/O[3]
                         net (fo=3, routed)           0.470    20.027    jammies/time11__379_carry__6_n_4
    SLICE_X14Y110        LUT3 (Prop_lut3_I1_O)        0.307    20.334 r  jammies/time11__491_carry__4_i_4/O
                         net (fo=1, routed)           0.641    20.975    jammies/time11__491_carry__4_i_4_n_0
    SLICE_X11Y110        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.501 r  jammies/time11__491_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.501    jammies/time11__491_carry__4_n_0
    SLICE_X11Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.835 r  jammies/time11__491_carry__5/O[1]
                         net (fo=7, routed)           0.598    22.433    jammies/time11__491_carry__5_n_6
    SLICE_X10Y111        LUT2 (Prop_lut2_I1_O)        0.303    22.736 r  jammies/time11__599_carry__1_i_1/O
                         net (fo=1, routed)           0.000    22.736    jammies/time11__599_carry__1_i_1_n_0
    SLICE_X10Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.112 r  jammies/time11__599_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.112    jammies/time11__599_carry__1_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.229 r  jammies/time11__599_carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.229    jammies/time11__599_carry__2_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.346 r  jammies/time11__599_carry__3/CO[3]
                         net (fo=1, routed)           0.000    23.346    jammies/time11__599_carry__3_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.463 r  jammies/time11__599_carry__4/CO[3]
                         net (fo=1, routed)           0.000    23.463    jammies/time11__599_carry__4_n_0
    SLICE_X10Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.778 r  jammies/time11__599_carry__5/O[3]
                         net (fo=3, routed)           1.031    24.809    jammies/time11__599_carry__5_n_4
    SLICE_X6Y115         LUT4 (Prop_lut4_I2_O)        0.307    25.116 r  jammies/time11__686_carry__5_i_5/O
                         net (fo=1, routed)           0.000    25.116    jammies/time11__686_carry__5_i_5_n_0
    SLICE_X6Y115         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.492 r  jammies/time11__686_carry__5/CO[3]
                         net (fo=1, routed)           0.000    25.492    jammies/time11__686_carry__5_n_0
    SLICE_X6Y116         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.649 r  jammies/time11__686_carry__6/CO[1]
                         net (fo=1, routed)           0.289    25.939    jammies/time11__686_carry__6_n_2
    SLICE_X5Y116         LUT3 (Prop_lut3_I0_O)        0.332    26.271 r  jammies/time10_carry_i_11/O
                         net (fo=30, routed)          0.564    26.834    jammies/time10_carry_i_11_n_0
    SLICE_X5Y114         LUT6 (Prop_lut6_I3_O)        0.124    26.958 r  jammies/time10_carry_i_4/O
                         net (fo=1, routed)           0.324    27.282    jammies/time10_carry_i_4_n_0
    SLICE_X7Y114         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.808 r  jammies/time10_carry/CO[3]
                         net (fo=1, routed)           0.000    27.808    jammies/time10_carry_n_0
    SLICE_X7Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.922 r  jammies/time10_carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.922    jammies/time10_carry__0_n_0
    SLICE_X7Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.036 r  jammies/time10_carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.036    jammies/time10_carry__1_n_0
    SLICE_X7Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.150 r  jammies/time10_carry__2/CO[3]
                         net (fo=2, routed)           0.675    28.825    jammies/time1_reg[30]_0[0]
    SLICE_X6Y117         LUT6 (Prop_lut6_I5_O)        0.124    28.949 r  jammies/number[9]_i_2/O
                         net (fo=11, routed)          1.088    30.037    jammies/E[0]
    SLICE_X6Y103         FDRE                                         r  jammies/number_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.587    15.009    jammies/counter_reg[0]_0
    SLICE_X6Y103         FDRE                                         r  jammies/number_reg[8]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X6Y103         FDRE (Setup_fdre_C_CE)      -0.169    15.081    jammies/number_reg[8]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                         -30.037    
  -------------------------------------------------------------------
                         slack                                -14.956    

Slack (VIOLATED) :        -14.944ns  (required time - arrival time)
  Source:                 jammies/number_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_reg_rep/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        24.377ns  (logic 12.342ns (50.630%)  route 12.035ns (49.370%))
  Logic Levels:           33  (CARRY4=18 DSP48E1=1 LUT2=1 LUT3=5 LUT4=2 LUT6=6)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 14.962 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.708     5.310    jammies/counter_reg[0]_0
    SLICE_X5Y104         FDRE                                         r  jammies/number_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  jammies/number_reg[6]/Q
                         net (fo=18, routed)          0.946     6.713    jammies/number_reg_n_0_[6]
    SLICE_X6Y104         LUT4 (Prop_lut4_I0_O)        0.124     6.837 r  jammies/time12_i_37/O
                         net (fo=6, routed)           1.213     8.049    jammies/time12_i_37_n_0
    SLICE_X9Y100         LUT6 (Prop_lut6_I1_O)        0.124     8.173 r  jammies/time12_i_41/O
                         net (fo=1, routed)           0.541     8.714    jammies/time12_i_41_n_0
    SLICE_X11Y100        LUT6 (Prop_lut6_I0_O)        0.124     8.838 r  jammies/time12_i_22/O
                         net (fo=2, routed)           0.167     9.005    jammies/time12_i_22_n_0
    SLICE_X11Y100        LUT6 (Prop_lut6_I1_O)        0.124     9.129 r  jammies/time12_i_4/O
                         net (fo=1, routed)           0.571     9.700    jammies/time12_i_4_n_0
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_B[0]_P[24])
                                                      3.656    13.356 r  jammies/time12/P[24]
                         net (fo=2, routed)           0.973    14.329    jammies/time12_n_81
    SLICE_X14Y106        LUT6 (Prop_lut6_I0_O)        0.124    14.453 r  jammies/i__carry_i_4/O
                         net (fo=1, routed)           0.000    14.453    jammies/i__carry_i_4_n_0
    SLICE_X14Y106        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    15.061 r  jammies/time12_inferred__0/i__carry/O[3]
                         net (fo=40, routed)          0.594    15.655    jammies/time120_out[3]
    SLICE_X14Y105        LUT3 (Prop_lut3_I2_O)        0.307    15.962 r  jammies/time11_carry__5_i_1/O
                         net (fo=5, routed)           0.643    16.605    jammies/time11_carry__5_i_1_n_0
    SLICE_X13Y106        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.990 r  jammies/time11_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.990    jammies/time11_carry__5_n_0
    SLICE_X13Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.212 r  jammies/time11_carry__6/O[0]
                         net (fo=3, routed)           0.657    17.869    jammies/time11_carry__6_n_7
    SLICE_X13Y110        LUT3 (Prop_lut3_I2_O)        0.299    18.168 r  jammies/time11__379_carry__5_i_4/O
                         net (fo=1, routed)           0.523    18.691    jammies/time11__379_carry__5_i_4_n_0
    SLICE_X12Y108        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.241 r  jammies/time11__379_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.241    jammies/time11__379_carry__5_n_0
    SLICE_X12Y109        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.556 r  jammies/time11__379_carry__6/O[3]
                         net (fo=3, routed)           0.470    20.027    jammies/time11__379_carry__6_n_4
    SLICE_X14Y110        LUT3 (Prop_lut3_I1_O)        0.307    20.334 r  jammies/time11__491_carry__4_i_4/O
                         net (fo=1, routed)           0.641    20.975    jammies/time11__491_carry__4_i_4_n_0
    SLICE_X11Y110        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.501 r  jammies/time11__491_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.501    jammies/time11__491_carry__4_n_0
    SLICE_X11Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.835 r  jammies/time11__491_carry__5/O[1]
                         net (fo=7, routed)           0.598    22.433    jammies/time11__491_carry__5_n_6
    SLICE_X10Y111        LUT2 (Prop_lut2_I1_O)        0.303    22.736 r  jammies/time11__599_carry__1_i_1/O
                         net (fo=1, routed)           0.000    22.736    jammies/time11__599_carry__1_i_1_n_0
    SLICE_X10Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.112 r  jammies/time11__599_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.112    jammies/time11__599_carry__1_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.229 r  jammies/time11__599_carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.229    jammies/time11__599_carry__2_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.346 r  jammies/time11__599_carry__3/CO[3]
                         net (fo=1, routed)           0.000    23.346    jammies/time11__599_carry__3_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.463 r  jammies/time11__599_carry__4/CO[3]
                         net (fo=1, routed)           0.000    23.463    jammies/time11__599_carry__4_n_0
    SLICE_X10Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.778 r  jammies/time11__599_carry__5/O[3]
                         net (fo=3, routed)           1.031    24.809    jammies/time11__599_carry__5_n_4
    SLICE_X6Y115         LUT4 (Prop_lut4_I2_O)        0.307    25.116 r  jammies/time11__686_carry__5_i_5/O
                         net (fo=1, routed)           0.000    25.116    jammies/time11__686_carry__5_i_5_n_0
    SLICE_X6Y115         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.492 r  jammies/time11__686_carry__5/CO[3]
                         net (fo=1, routed)           0.000    25.492    jammies/time11__686_carry__5_n_0
    SLICE_X6Y116         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.649 r  jammies/time11__686_carry__6/CO[1]
                         net (fo=1, routed)           0.289    25.939    jammies/time11__686_carry__6_n_2
    SLICE_X5Y116         LUT3 (Prop_lut3_I0_O)        0.332    26.271 r  jammies/time10_carry_i_11/O
                         net (fo=30, routed)          0.564    26.834    jammies/time10_carry_i_11_n_0
    SLICE_X5Y114         LUT6 (Prop_lut6_I3_O)        0.124    26.958 r  jammies/time10_carry_i_4/O
                         net (fo=1, routed)           0.324    27.282    jammies/time10_carry_i_4_n_0
    SLICE_X7Y114         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.808 r  jammies/time10_carry/CO[3]
                         net (fo=1, routed)           0.000    27.808    jammies/time10_carry_n_0
    SLICE_X7Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.922 r  jammies/time10_carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.922    jammies/time10_carry__0_n_0
    SLICE_X7Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.036 r  jammies/time10_carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.036    jammies/time10_carry__1_n_0
    SLICE_X7Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.150 r  jammies/time10_carry__2/CO[3]
                         net (fo=2, routed)           0.675    28.825    jammies/time1_reg[30]_0[0]
    SLICE_X6Y117         LUT6 (Prop_lut6_I5_O)        0.124    28.949 r  jammies/number[9]_i_2/O
                         net (fo=11, routed)          0.175    29.124    gamer/E[0]
    SLICE_X6Y117         LUT3 (Prop_lut3_I2_O)        0.124    29.248 r  gamer/number_reg_rep_i_1/O
                         net (fo=1, routed)           0.439    29.687    gamer_n_1
    RAMB36_X0Y23         RAMB36E1                                     r  number_reg_rep/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.540    14.962    clock_IBUF_BUFG
    RAMB36_X0Y23         RAMB36E1                                     r  number_reg_rep/CLKARDCLK
                         clock pessimism              0.259    15.222    
                         clock uncertainty           -0.035    15.186    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.743    number_reg_rep
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                         -29.687    
  -------------------------------------------------------------------
                         slack                                -14.944    

Slack (VIOLATED) :        -14.898ns  (required time - arrival time)
  Source:                 jammies/number_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jammies/number_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        24.536ns  (logic 12.218ns (49.796%)  route 12.318ns (50.204%))
  Logic Levels:           32  (CARRY4=18 DSP48E1=1 LUT2=1 LUT3=4 LUT4=2 LUT6=6)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.708     5.310    jammies/counter_reg[0]_0
    SLICE_X5Y104         FDRE                                         r  jammies/number_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  jammies/number_reg[6]/Q
                         net (fo=18, routed)          0.946     6.713    jammies/number_reg_n_0_[6]
    SLICE_X6Y104         LUT4 (Prop_lut4_I0_O)        0.124     6.837 r  jammies/time12_i_37/O
                         net (fo=6, routed)           1.213     8.049    jammies/time12_i_37_n_0
    SLICE_X9Y100         LUT6 (Prop_lut6_I1_O)        0.124     8.173 r  jammies/time12_i_41/O
                         net (fo=1, routed)           0.541     8.714    jammies/time12_i_41_n_0
    SLICE_X11Y100        LUT6 (Prop_lut6_I0_O)        0.124     8.838 r  jammies/time12_i_22/O
                         net (fo=2, routed)           0.167     9.005    jammies/time12_i_22_n_0
    SLICE_X11Y100        LUT6 (Prop_lut6_I1_O)        0.124     9.129 r  jammies/time12_i_4/O
                         net (fo=1, routed)           0.571     9.700    jammies/time12_i_4_n_0
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_B[0]_P[24])
                                                      3.656    13.356 r  jammies/time12/P[24]
                         net (fo=2, routed)           0.973    14.329    jammies/time12_n_81
    SLICE_X14Y106        LUT6 (Prop_lut6_I0_O)        0.124    14.453 r  jammies/i__carry_i_4/O
                         net (fo=1, routed)           0.000    14.453    jammies/i__carry_i_4_n_0
    SLICE_X14Y106        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    15.061 r  jammies/time12_inferred__0/i__carry/O[3]
                         net (fo=40, routed)          0.594    15.655    jammies/time120_out[3]
    SLICE_X14Y105        LUT3 (Prop_lut3_I2_O)        0.307    15.962 r  jammies/time11_carry__5_i_1/O
                         net (fo=5, routed)           0.643    16.605    jammies/time11_carry__5_i_1_n_0
    SLICE_X13Y106        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.990 r  jammies/time11_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.990    jammies/time11_carry__5_n_0
    SLICE_X13Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.212 r  jammies/time11_carry__6/O[0]
                         net (fo=3, routed)           0.657    17.869    jammies/time11_carry__6_n_7
    SLICE_X13Y110        LUT3 (Prop_lut3_I2_O)        0.299    18.168 r  jammies/time11__379_carry__5_i_4/O
                         net (fo=1, routed)           0.523    18.691    jammies/time11__379_carry__5_i_4_n_0
    SLICE_X12Y108        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.241 r  jammies/time11__379_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.241    jammies/time11__379_carry__5_n_0
    SLICE_X12Y109        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.556 r  jammies/time11__379_carry__6/O[3]
                         net (fo=3, routed)           0.470    20.027    jammies/time11__379_carry__6_n_4
    SLICE_X14Y110        LUT3 (Prop_lut3_I1_O)        0.307    20.334 r  jammies/time11__491_carry__4_i_4/O
                         net (fo=1, routed)           0.641    20.975    jammies/time11__491_carry__4_i_4_n_0
    SLICE_X11Y110        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.501 r  jammies/time11__491_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.501    jammies/time11__491_carry__4_n_0
    SLICE_X11Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.835 r  jammies/time11__491_carry__5/O[1]
                         net (fo=7, routed)           0.598    22.433    jammies/time11__491_carry__5_n_6
    SLICE_X10Y111        LUT2 (Prop_lut2_I1_O)        0.303    22.736 r  jammies/time11__599_carry__1_i_1/O
                         net (fo=1, routed)           0.000    22.736    jammies/time11__599_carry__1_i_1_n_0
    SLICE_X10Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.112 r  jammies/time11__599_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.112    jammies/time11__599_carry__1_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.229 r  jammies/time11__599_carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.229    jammies/time11__599_carry__2_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.346 r  jammies/time11__599_carry__3/CO[3]
                         net (fo=1, routed)           0.000    23.346    jammies/time11__599_carry__3_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.463 r  jammies/time11__599_carry__4/CO[3]
                         net (fo=1, routed)           0.000    23.463    jammies/time11__599_carry__4_n_0
    SLICE_X10Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.778 r  jammies/time11__599_carry__5/O[3]
                         net (fo=3, routed)           1.031    24.809    jammies/time11__599_carry__5_n_4
    SLICE_X6Y115         LUT4 (Prop_lut4_I2_O)        0.307    25.116 r  jammies/time11__686_carry__5_i_5/O
                         net (fo=1, routed)           0.000    25.116    jammies/time11__686_carry__5_i_5_n_0
    SLICE_X6Y115         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.492 r  jammies/time11__686_carry__5/CO[3]
                         net (fo=1, routed)           0.000    25.492    jammies/time11__686_carry__5_n_0
    SLICE_X6Y116         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.649 r  jammies/time11__686_carry__6/CO[1]
                         net (fo=1, routed)           0.289    25.939    jammies/time11__686_carry__6_n_2
    SLICE_X5Y116         LUT3 (Prop_lut3_I0_O)        0.332    26.271 r  jammies/time10_carry_i_11/O
                         net (fo=30, routed)          0.564    26.834    jammies/time10_carry_i_11_n_0
    SLICE_X5Y114         LUT6 (Prop_lut6_I3_O)        0.124    26.958 r  jammies/time10_carry_i_4/O
                         net (fo=1, routed)           0.324    27.282    jammies/time10_carry_i_4_n_0
    SLICE_X7Y114         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.808 r  jammies/time10_carry/CO[3]
                         net (fo=1, routed)           0.000    27.808    jammies/time10_carry_n_0
    SLICE_X7Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.922 r  jammies/time10_carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.922    jammies/time10_carry__0_n_0
    SLICE_X7Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.036 r  jammies/time10_carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.036    jammies/time10_carry__1_n_0
    SLICE_X7Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.150 r  jammies/time10_carry__2/CO[3]
                         net (fo=2, routed)           0.675    28.825    jammies/time1_reg[30]_0[0]
    SLICE_X6Y117         LUT6 (Prop_lut6_I5_O)        0.124    28.949 r  jammies/number[9]_i_2/O
                         net (fo=11, routed)          0.897    29.846    jammies/E[0]
    SLICE_X9Y105         FDRE                                         r  jammies/number_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.508    14.930    jammies/counter_reg[0]_0
    SLICE_X9Y105         FDRE                                         r  jammies/number_reg[3]/C
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X9Y105         FDRE (Setup_fdre_C_CE)      -0.205    14.949    jammies/number_reg[3]
  -------------------------------------------------------------------
                         required time                         14.949    
                         arrival time                         -29.846    
  -------------------------------------------------------------------
                         slack                                -14.898    

Slack (VIOLATED) :        -14.867ns  (required time - arrival time)
  Source:                 jammies/number_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jammies/number_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        24.602ns  (logic 12.218ns (49.663%)  route 12.384ns (50.337%))
  Logic Levels:           32  (CARRY4=18 DSP48E1=1 LUT2=1 LUT3=4 LUT4=2 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.708     5.310    jammies/counter_reg[0]_0
    SLICE_X5Y104         FDRE                                         r  jammies/number_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  jammies/number_reg[6]/Q
                         net (fo=18, routed)          0.946     6.713    jammies/number_reg_n_0_[6]
    SLICE_X6Y104         LUT4 (Prop_lut4_I0_O)        0.124     6.837 r  jammies/time12_i_37/O
                         net (fo=6, routed)           1.213     8.049    jammies/time12_i_37_n_0
    SLICE_X9Y100         LUT6 (Prop_lut6_I1_O)        0.124     8.173 r  jammies/time12_i_41/O
                         net (fo=1, routed)           0.541     8.714    jammies/time12_i_41_n_0
    SLICE_X11Y100        LUT6 (Prop_lut6_I0_O)        0.124     8.838 r  jammies/time12_i_22/O
                         net (fo=2, routed)           0.167     9.005    jammies/time12_i_22_n_0
    SLICE_X11Y100        LUT6 (Prop_lut6_I1_O)        0.124     9.129 r  jammies/time12_i_4/O
                         net (fo=1, routed)           0.571     9.700    jammies/time12_i_4_n_0
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_B[0]_P[24])
                                                      3.656    13.356 r  jammies/time12/P[24]
                         net (fo=2, routed)           0.973    14.329    jammies/time12_n_81
    SLICE_X14Y106        LUT6 (Prop_lut6_I0_O)        0.124    14.453 r  jammies/i__carry_i_4/O
                         net (fo=1, routed)           0.000    14.453    jammies/i__carry_i_4_n_0
    SLICE_X14Y106        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    15.061 r  jammies/time12_inferred__0/i__carry/O[3]
                         net (fo=40, routed)          0.594    15.655    jammies/time120_out[3]
    SLICE_X14Y105        LUT3 (Prop_lut3_I2_O)        0.307    15.962 r  jammies/time11_carry__5_i_1/O
                         net (fo=5, routed)           0.643    16.605    jammies/time11_carry__5_i_1_n_0
    SLICE_X13Y106        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.990 r  jammies/time11_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.990    jammies/time11_carry__5_n_0
    SLICE_X13Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.212 r  jammies/time11_carry__6/O[0]
                         net (fo=3, routed)           0.657    17.869    jammies/time11_carry__6_n_7
    SLICE_X13Y110        LUT3 (Prop_lut3_I2_O)        0.299    18.168 r  jammies/time11__379_carry__5_i_4/O
                         net (fo=1, routed)           0.523    18.691    jammies/time11__379_carry__5_i_4_n_0
    SLICE_X12Y108        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.241 r  jammies/time11__379_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.241    jammies/time11__379_carry__5_n_0
    SLICE_X12Y109        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.556 r  jammies/time11__379_carry__6/O[3]
                         net (fo=3, routed)           0.470    20.027    jammies/time11__379_carry__6_n_4
    SLICE_X14Y110        LUT3 (Prop_lut3_I1_O)        0.307    20.334 r  jammies/time11__491_carry__4_i_4/O
                         net (fo=1, routed)           0.641    20.975    jammies/time11__491_carry__4_i_4_n_0
    SLICE_X11Y110        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.501 r  jammies/time11__491_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.501    jammies/time11__491_carry__4_n_0
    SLICE_X11Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.835 r  jammies/time11__491_carry__5/O[1]
                         net (fo=7, routed)           0.598    22.433    jammies/time11__491_carry__5_n_6
    SLICE_X10Y111        LUT2 (Prop_lut2_I1_O)        0.303    22.736 r  jammies/time11__599_carry__1_i_1/O
                         net (fo=1, routed)           0.000    22.736    jammies/time11__599_carry__1_i_1_n_0
    SLICE_X10Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.112 r  jammies/time11__599_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.112    jammies/time11__599_carry__1_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.229 r  jammies/time11__599_carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.229    jammies/time11__599_carry__2_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.346 r  jammies/time11__599_carry__3/CO[3]
                         net (fo=1, routed)           0.000    23.346    jammies/time11__599_carry__3_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.463 r  jammies/time11__599_carry__4/CO[3]
                         net (fo=1, routed)           0.000    23.463    jammies/time11__599_carry__4_n_0
    SLICE_X10Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.778 r  jammies/time11__599_carry__5/O[3]
                         net (fo=3, routed)           1.031    24.809    jammies/time11__599_carry__5_n_4
    SLICE_X6Y115         LUT4 (Prop_lut4_I2_O)        0.307    25.116 r  jammies/time11__686_carry__5_i_5/O
                         net (fo=1, routed)           0.000    25.116    jammies/time11__686_carry__5_i_5_n_0
    SLICE_X6Y115         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.492 r  jammies/time11__686_carry__5/CO[3]
                         net (fo=1, routed)           0.000    25.492    jammies/time11__686_carry__5_n_0
    SLICE_X6Y116         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.649 r  jammies/time11__686_carry__6/CO[1]
                         net (fo=1, routed)           0.289    25.939    jammies/time11__686_carry__6_n_2
    SLICE_X5Y116         LUT3 (Prop_lut3_I0_O)        0.332    26.271 r  jammies/time10_carry_i_11/O
                         net (fo=30, routed)          0.564    26.834    jammies/time10_carry_i_11_n_0
    SLICE_X5Y114         LUT6 (Prop_lut6_I3_O)        0.124    26.958 r  jammies/time10_carry_i_4/O
                         net (fo=1, routed)           0.324    27.282    jammies/time10_carry_i_4_n_0
    SLICE_X7Y114         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.808 r  jammies/time10_carry/CO[3]
                         net (fo=1, routed)           0.000    27.808    jammies/time10_carry_n_0
    SLICE_X7Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.922 r  jammies/time10_carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.922    jammies/time10_carry__0_n_0
    SLICE_X7Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.036 r  jammies/time10_carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.036    jammies/time10_carry__1_n_0
    SLICE_X7Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.150 r  jammies/time10_carry__2/CO[3]
                         net (fo=2, routed)           0.675    28.825    jammies/time1_reg[30]_0[0]
    SLICE_X6Y117         LUT6 (Prop_lut6_I5_O)        0.124    28.949 r  jammies/number[9]_i_2/O
                         net (fo=11, routed)          0.963    29.912    jammies/E[0]
    SLICE_X7Y103         FDRE                                         r  jammies/number_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.587    15.009    jammies/counter_reg[0]_0
    SLICE_X7Y103         FDRE                                         r  jammies/number_reg[7]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X7Y103         FDRE (Setup_fdre_C_CE)      -0.205    15.045    jammies/number_reg[7]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -29.912    
  -------------------------------------------------------------------
                         slack                                -14.867    

Slack (VIOLATED) :        -14.867ns  (required time - arrival time)
  Source:                 jammies/number_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jammies/number_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        24.602ns  (logic 12.218ns (49.663%)  route 12.384ns (50.337%))
  Logic Levels:           32  (CARRY4=18 DSP48E1=1 LUT2=1 LUT3=4 LUT4=2 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.708     5.310    jammies/counter_reg[0]_0
    SLICE_X5Y104         FDRE                                         r  jammies/number_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  jammies/number_reg[6]/Q
                         net (fo=18, routed)          0.946     6.713    jammies/number_reg_n_0_[6]
    SLICE_X6Y104         LUT4 (Prop_lut4_I0_O)        0.124     6.837 r  jammies/time12_i_37/O
                         net (fo=6, routed)           1.213     8.049    jammies/time12_i_37_n_0
    SLICE_X9Y100         LUT6 (Prop_lut6_I1_O)        0.124     8.173 r  jammies/time12_i_41/O
                         net (fo=1, routed)           0.541     8.714    jammies/time12_i_41_n_0
    SLICE_X11Y100        LUT6 (Prop_lut6_I0_O)        0.124     8.838 r  jammies/time12_i_22/O
                         net (fo=2, routed)           0.167     9.005    jammies/time12_i_22_n_0
    SLICE_X11Y100        LUT6 (Prop_lut6_I1_O)        0.124     9.129 r  jammies/time12_i_4/O
                         net (fo=1, routed)           0.571     9.700    jammies/time12_i_4_n_0
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_B[0]_P[24])
                                                      3.656    13.356 r  jammies/time12/P[24]
                         net (fo=2, routed)           0.973    14.329    jammies/time12_n_81
    SLICE_X14Y106        LUT6 (Prop_lut6_I0_O)        0.124    14.453 r  jammies/i__carry_i_4/O
                         net (fo=1, routed)           0.000    14.453    jammies/i__carry_i_4_n_0
    SLICE_X14Y106        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    15.061 r  jammies/time12_inferred__0/i__carry/O[3]
                         net (fo=40, routed)          0.594    15.655    jammies/time120_out[3]
    SLICE_X14Y105        LUT3 (Prop_lut3_I2_O)        0.307    15.962 r  jammies/time11_carry__5_i_1/O
                         net (fo=5, routed)           0.643    16.605    jammies/time11_carry__5_i_1_n_0
    SLICE_X13Y106        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.990 r  jammies/time11_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.990    jammies/time11_carry__5_n_0
    SLICE_X13Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.212 r  jammies/time11_carry__6/O[0]
                         net (fo=3, routed)           0.657    17.869    jammies/time11_carry__6_n_7
    SLICE_X13Y110        LUT3 (Prop_lut3_I2_O)        0.299    18.168 r  jammies/time11__379_carry__5_i_4/O
                         net (fo=1, routed)           0.523    18.691    jammies/time11__379_carry__5_i_4_n_0
    SLICE_X12Y108        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.241 r  jammies/time11__379_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.241    jammies/time11__379_carry__5_n_0
    SLICE_X12Y109        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.556 r  jammies/time11__379_carry__6/O[3]
                         net (fo=3, routed)           0.470    20.027    jammies/time11__379_carry__6_n_4
    SLICE_X14Y110        LUT3 (Prop_lut3_I1_O)        0.307    20.334 r  jammies/time11__491_carry__4_i_4/O
                         net (fo=1, routed)           0.641    20.975    jammies/time11__491_carry__4_i_4_n_0
    SLICE_X11Y110        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.501 r  jammies/time11__491_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.501    jammies/time11__491_carry__4_n_0
    SLICE_X11Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.835 r  jammies/time11__491_carry__5/O[1]
                         net (fo=7, routed)           0.598    22.433    jammies/time11__491_carry__5_n_6
    SLICE_X10Y111        LUT2 (Prop_lut2_I1_O)        0.303    22.736 r  jammies/time11__599_carry__1_i_1/O
                         net (fo=1, routed)           0.000    22.736    jammies/time11__599_carry__1_i_1_n_0
    SLICE_X10Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.112 r  jammies/time11__599_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.112    jammies/time11__599_carry__1_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.229 r  jammies/time11__599_carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.229    jammies/time11__599_carry__2_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.346 r  jammies/time11__599_carry__3/CO[3]
                         net (fo=1, routed)           0.000    23.346    jammies/time11__599_carry__3_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.463 r  jammies/time11__599_carry__4/CO[3]
                         net (fo=1, routed)           0.000    23.463    jammies/time11__599_carry__4_n_0
    SLICE_X10Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.778 r  jammies/time11__599_carry__5/O[3]
                         net (fo=3, routed)           1.031    24.809    jammies/time11__599_carry__5_n_4
    SLICE_X6Y115         LUT4 (Prop_lut4_I2_O)        0.307    25.116 r  jammies/time11__686_carry__5_i_5/O
                         net (fo=1, routed)           0.000    25.116    jammies/time11__686_carry__5_i_5_n_0
    SLICE_X6Y115         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.492 r  jammies/time11__686_carry__5/CO[3]
                         net (fo=1, routed)           0.000    25.492    jammies/time11__686_carry__5_n_0
    SLICE_X6Y116         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.649 r  jammies/time11__686_carry__6/CO[1]
                         net (fo=1, routed)           0.289    25.939    jammies/time11__686_carry__6_n_2
    SLICE_X5Y116         LUT3 (Prop_lut3_I0_O)        0.332    26.271 r  jammies/time10_carry_i_11/O
                         net (fo=30, routed)          0.564    26.834    jammies/time10_carry_i_11_n_0
    SLICE_X5Y114         LUT6 (Prop_lut6_I3_O)        0.124    26.958 r  jammies/time10_carry_i_4/O
                         net (fo=1, routed)           0.324    27.282    jammies/time10_carry_i_4_n_0
    SLICE_X7Y114         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.808 r  jammies/time10_carry/CO[3]
                         net (fo=1, routed)           0.000    27.808    jammies/time10_carry_n_0
    SLICE_X7Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.922 r  jammies/time10_carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.922    jammies/time10_carry__0_n_0
    SLICE_X7Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.036 r  jammies/time10_carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.036    jammies/time10_carry__1_n_0
    SLICE_X7Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.150 r  jammies/time10_carry__2/CO[3]
                         net (fo=2, routed)           0.675    28.825    jammies/time1_reg[30]_0[0]
    SLICE_X6Y117         LUT6 (Prop_lut6_I5_O)        0.124    28.949 r  jammies/number[9]_i_2/O
                         net (fo=11, routed)          0.963    29.912    jammies/E[0]
    SLICE_X7Y103         FDRE                                         r  jammies/number_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.587    15.009    jammies/counter_reg[0]_0
    SLICE_X7Y103         FDRE                                         r  jammies/number_reg[9]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X7Y103         FDRE (Setup_fdre_C_CE)      -0.205    15.045    jammies/number_reg[9]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -29.912    
  -------------------------------------------------------------------
                         slack                                -14.867    

Slack (VIOLATED) :        -14.838ns  (required time - arrival time)
  Source:                 jammies/number_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jammies/number_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        24.512ns  (logic 12.218ns (49.844%)  route 12.294ns (50.156%))
  Logic Levels:           32  (CARRY4=18 DSP48E1=1 LUT2=1 LUT3=4 LUT4=2 LUT6=6)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.708     5.310    jammies/counter_reg[0]_0
    SLICE_X5Y104         FDRE                                         r  jammies/number_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  jammies/number_reg[6]/Q
                         net (fo=18, routed)          0.946     6.713    jammies/number_reg_n_0_[6]
    SLICE_X6Y104         LUT4 (Prop_lut4_I0_O)        0.124     6.837 r  jammies/time12_i_37/O
                         net (fo=6, routed)           1.213     8.049    jammies/time12_i_37_n_0
    SLICE_X9Y100         LUT6 (Prop_lut6_I1_O)        0.124     8.173 r  jammies/time12_i_41/O
                         net (fo=1, routed)           0.541     8.714    jammies/time12_i_41_n_0
    SLICE_X11Y100        LUT6 (Prop_lut6_I0_O)        0.124     8.838 r  jammies/time12_i_22/O
                         net (fo=2, routed)           0.167     9.005    jammies/time12_i_22_n_0
    SLICE_X11Y100        LUT6 (Prop_lut6_I1_O)        0.124     9.129 r  jammies/time12_i_4/O
                         net (fo=1, routed)           0.571     9.700    jammies/time12_i_4_n_0
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_B[0]_P[24])
                                                      3.656    13.356 r  jammies/time12/P[24]
                         net (fo=2, routed)           0.973    14.329    jammies/time12_n_81
    SLICE_X14Y106        LUT6 (Prop_lut6_I0_O)        0.124    14.453 r  jammies/i__carry_i_4/O
                         net (fo=1, routed)           0.000    14.453    jammies/i__carry_i_4_n_0
    SLICE_X14Y106        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    15.061 r  jammies/time12_inferred__0/i__carry/O[3]
                         net (fo=40, routed)          0.594    15.655    jammies/time120_out[3]
    SLICE_X14Y105        LUT3 (Prop_lut3_I2_O)        0.307    15.962 r  jammies/time11_carry__5_i_1/O
                         net (fo=5, routed)           0.643    16.605    jammies/time11_carry__5_i_1_n_0
    SLICE_X13Y106        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.990 r  jammies/time11_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.990    jammies/time11_carry__5_n_0
    SLICE_X13Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.212 r  jammies/time11_carry__6/O[0]
                         net (fo=3, routed)           0.657    17.869    jammies/time11_carry__6_n_7
    SLICE_X13Y110        LUT3 (Prop_lut3_I2_O)        0.299    18.168 r  jammies/time11__379_carry__5_i_4/O
                         net (fo=1, routed)           0.523    18.691    jammies/time11__379_carry__5_i_4_n_0
    SLICE_X12Y108        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.241 r  jammies/time11__379_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.241    jammies/time11__379_carry__5_n_0
    SLICE_X12Y109        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.556 r  jammies/time11__379_carry__6/O[3]
                         net (fo=3, routed)           0.470    20.027    jammies/time11__379_carry__6_n_4
    SLICE_X14Y110        LUT3 (Prop_lut3_I1_O)        0.307    20.334 r  jammies/time11__491_carry__4_i_4/O
                         net (fo=1, routed)           0.641    20.975    jammies/time11__491_carry__4_i_4_n_0
    SLICE_X11Y110        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.501 r  jammies/time11__491_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.501    jammies/time11__491_carry__4_n_0
    SLICE_X11Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.835 r  jammies/time11__491_carry__5/O[1]
                         net (fo=7, routed)           0.598    22.433    jammies/time11__491_carry__5_n_6
    SLICE_X10Y111        LUT2 (Prop_lut2_I1_O)        0.303    22.736 r  jammies/time11__599_carry__1_i_1/O
                         net (fo=1, routed)           0.000    22.736    jammies/time11__599_carry__1_i_1_n_0
    SLICE_X10Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.112 r  jammies/time11__599_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.112    jammies/time11__599_carry__1_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.229 r  jammies/time11__599_carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.229    jammies/time11__599_carry__2_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.346 r  jammies/time11__599_carry__3/CO[3]
                         net (fo=1, routed)           0.000    23.346    jammies/time11__599_carry__3_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.463 r  jammies/time11__599_carry__4/CO[3]
                         net (fo=1, routed)           0.000    23.463    jammies/time11__599_carry__4_n_0
    SLICE_X10Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.778 r  jammies/time11__599_carry__5/O[3]
                         net (fo=3, routed)           1.031    24.809    jammies/time11__599_carry__5_n_4
    SLICE_X6Y115         LUT4 (Prop_lut4_I2_O)        0.307    25.116 r  jammies/time11__686_carry__5_i_5/O
                         net (fo=1, routed)           0.000    25.116    jammies/time11__686_carry__5_i_5_n_0
    SLICE_X6Y115         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.492 r  jammies/time11__686_carry__5/CO[3]
                         net (fo=1, routed)           0.000    25.492    jammies/time11__686_carry__5_n_0
    SLICE_X6Y116         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.649 r  jammies/time11__686_carry__6/CO[1]
                         net (fo=1, routed)           0.289    25.939    jammies/time11__686_carry__6_n_2
    SLICE_X5Y116         LUT3 (Prop_lut3_I0_O)        0.332    26.271 r  jammies/time10_carry_i_11/O
                         net (fo=30, routed)          0.564    26.834    jammies/time10_carry_i_11_n_0
    SLICE_X5Y114         LUT6 (Prop_lut6_I3_O)        0.124    26.958 r  jammies/time10_carry_i_4/O
                         net (fo=1, routed)           0.324    27.282    jammies/time10_carry_i_4_n_0
    SLICE_X7Y114         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.808 r  jammies/time10_carry/CO[3]
                         net (fo=1, routed)           0.000    27.808    jammies/time10_carry_n_0
    SLICE_X7Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.922 r  jammies/time10_carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.922    jammies/time10_carry__0_n_0
    SLICE_X7Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.036 r  jammies/time10_carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.036    jammies/time10_carry__1_n_0
    SLICE_X7Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.150 r  jammies/time10_carry__2/CO[3]
                         net (fo=2, routed)           0.675    28.825    jammies/time1_reg[30]_0[0]
    SLICE_X6Y117         LUT6 (Prop_lut6_I5_O)        0.124    28.949 r  jammies/number[9]_i_2/O
                         net (fo=11, routed)          0.874    29.823    jammies/E[0]
    SLICE_X8Y105         FDRE                                         r  jammies/number_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.508    14.930    jammies/counter_reg[0]_0
    SLICE_X8Y105         FDRE                                         r  jammies/number_reg[4]/C
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X8Y105         FDRE (Setup_fdre_C_CE)      -0.169    14.985    jammies/number_reg[4]
  -------------------------------------------------------------------
                         required time                         14.985    
                         arrival time                         -29.823    
  -------------------------------------------------------------------
                         slack                                -14.838    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 debouncer/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.576     1.495    debouncer/clk
    SLICE_X10Y99         FDRE                                         r  debouncer/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  debouncer/counter_reg[14]/Q
                         net (fo=2, routed)           0.127     1.786    debouncer/counter_reg[14]
    SLICE_X10Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.942 r  debouncer/counter_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.943    debouncer/counter_reg[12]_i_1__1_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.996 r  debouncer/counter_reg[16]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.996    debouncer/counter_reg[16]_i_1__1_n_7
    SLICE_X10Y100        FDRE                                         r  debouncer/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.841     2.006    debouncer/clk
    SLICE_X10Y100        FDRE                                         r  debouncer/counter_reg[16]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X10Y100        FDRE (Hold_fdre_C_D)         0.134     1.894    debouncer/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 debouncer/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.204%)  route 0.127ns (24.796%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.576     1.495    debouncer/clk
    SLICE_X10Y99         FDRE                                         r  debouncer/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  debouncer/counter_reg[14]/Q
                         net (fo=2, routed)           0.127     1.786    debouncer/counter_reg[14]
    SLICE_X10Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.942 r  debouncer/counter_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.943    debouncer/counter_reg[12]_i_1__1_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.009 r  debouncer/counter_reg[16]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     2.009    debouncer/counter_reg[16]_i_1__1_n_5
    SLICE_X10Y100        FDRE                                         r  debouncer/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.841     2.006    debouncer/clk
    SLICE_X10Y100        FDRE                                         r  debouncer/counter_reg[18]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X10Y100        FDRE (Hold_fdre_C_D)         0.134     1.894    debouncer/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 hz400Pog/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hz400Pog/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.708%)  route 0.133ns (27.292%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.605     1.524    hz400Pog/counter_reg[0]_0
    SLICE_X0Y99          FDRE                                         r  hz400Pog/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  hz400Pog/counter_reg[2]/Q
                         net (fo=2, routed)           0.133     1.798    hz400Pog/counter_reg[2]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.958 r  hz400Pog/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.959    hz400Pog/counter_reg[0]_i_2_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.013 r  hz400Pog/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.013    hz400Pog/counter_reg[4]_i_1_n_7
    SLICE_X0Y100         FDRE                                         r  hz400Pog/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.872     2.037    hz400Pog/counter_reg[0]_0
    SLICE_X0Y100         FDRE                                         r  hz400Pog/counter_reg[4]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    hz400Pog/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 hz400Pog/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hz400Pog/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.309%)  route 0.133ns (26.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.605     1.524    hz400Pog/counter_reg[0]_0
    SLICE_X0Y99          FDRE                                         r  hz400Pog/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  hz400Pog/counter_reg[2]/Q
                         net (fo=2, routed)           0.133     1.798    hz400Pog/counter_reg[2]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.958 r  hz400Pog/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.959    hz400Pog/counter_reg[0]_i_2_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.024 r  hz400Pog/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.024    hz400Pog/counter_reg[4]_i_1_n_5
    SLICE_X0Y100         FDRE                                         r  hz400Pog/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.872     2.037    hz400Pog/counter_reg[0]_0
    SLICE_X0Y100         FDRE                                         r  hz400Pog/counter_reg[6]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    hz400Pog/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 debouncer/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.267%)  route 0.127ns (23.733%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.576     1.495    debouncer/clk
    SLICE_X10Y99         FDRE                                         r  debouncer/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  debouncer/counter_reg[14]/Q
                         net (fo=2, routed)           0.127     1.786    debouncer/counter_reg[14]
    SLICE_X10Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.942 r  debouncer/counter_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.943    debouncer/counter_reg[12]_i_1__1_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.032 r  debouncer/counter_reg[16]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     2.032    debouncer/counter_reg[16]_i_1__1_n_6
    SLICE_X10Y100        FDRE                                         r  debouncer/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.841     2.006    debouncer/clk
    SLICE_X10Y100        FDRE                                         r  debouncer/counter_reg[17]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X10Y100        FDRE (Hold_fdre_C_D)         0.134     1.894    debouncer/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 debouncer/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.356%)  route 0.127ns (23.644%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.576     1.495    debouncer/clk
    SLICE_X10Y99         FDRE                                         r  debouncer/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  debouncer/counter_reg[14]/Q
                         net (fo=2, routed)           0.127     1.786    debouncer/counter_reg[14]
    SLICE_X10Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.942 r  debouncer/counter_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.943    debouncer/counter_reg[12]_i_1__1_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.034 r  debouncer/counter_reg[16]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     2.034    debouncer/counter_reg[16]_i_1__1_n_4
    SLICE_X10Y100        FDRE                                         r  debouncer/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.841     2.006    debouncer/clk
    SLICE_X10Y100        FDRE                                         r  debouncer/counter_reg[19]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X10Y100        FDRE (Hold_fdre_C_D)         0.134     1.894    debouncer/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 debouncer/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.443%)  route 0.127ns (23.557%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.576     1.495    debouncer/clk
    SLICE_X10Y99         FDRE                                         r  debouncer/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  debouncer/counter_reg[14]/Q
                         net (fo=2, routed)           0.127     1.786    debouncer/counter_reg[14]
    SLICE_X10Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.942 r  debouncer/counter_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.943    debouncer/counter_reg[12]_i_1__1_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.983 r  debouncer/counter_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.983    debouncer/counter_reg[16]_i_1__1_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.036 r  debouncer/counter_reg[20]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     2.036    debouncer/counter_reg[20]_i_1__1_n_7
    SLICE_X10Y101        FDRE                                         r  debouncer/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.841     2.006    debouncer/clk
    SLICE_X10Y101        FDRE                                         r  debouncer/counter_reg[20]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X10Y101        FDRE (Hold_fdre_C_D)         0.134     1.894    debouncer/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 hz400Pog/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hz400Pog/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.605     1.524    hz400Pog/counter_reg[0]_0
    SLICE_X0Y99          FDRE                                         r  hz400Pog/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  hz400Pog/counter_reg[2]/Q
                         net (fo=2, routed)           0.133     1.798    hz400Pog/counter_reg[2]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.958 r  hz400Pog/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.959    hz400Pog/counter_reg[0]_i_2_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.049 r  hz400Pog/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.049    hz400Pog/counter_reg[4]_i_1_n_6
    SLICE_X0Y100         FDRE                                         r  hz400Pog/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.872     2.037    hz400Pog/counter_reg[0]_0
    SLICE_X0Y100         FDRE                                         r  hz400Pog/counter_reg[5]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    hz400Pog/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 hz400Pog/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hz400Pog/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.605     1.524    hz400Pog/counter_reg[0]_0
    SLICE_X0Y99          FDRE                                         r  hz400Pog/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  hz400Pog/counter_reg[2]/Q
                         net (fo=2, routed)           0.133     1.798    hz400Pog/counter_reg[2]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.958 r  hz400Pog/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.959    hz400Pog/counter_reg[0]_i_2_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.049 r  hz400Pog/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.049    hz400Pog/counter_reg[4]_i_1_n_4
    SLICE_X0Y100         FDRE                                         r  hz400Pog/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.872     2.037    hz400Pog/counter_reg[0]_0
    SLICE_X0Y100         FDRE                                         r  hz400Pog/counter_reg[7]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    hz400Pog/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 debouncer/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (76.997%)  route 0.127ns (23.003%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.576     1.495    debouncer/clk
    SLICE_X10Y99         FDRE                                         r  debouncer/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  debouncer/counter_reg[14]/Q
                         net (fo=2, routed)           0.127     1.786    debouncer/counter_reg[14]
    SLICE_X10Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.942 r  debouncer/counter_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.943    debouncer/counter_reg[12]_i_1__1_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.983 r  debouncer/counter_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.983    debouncer/counter_reg[16]_i_1__1_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.049 r  debouncer/counter_reg[20]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     2.049    debouncer/counter_reg[20]_i_1__1_n_5
    SLICE_X10Y101        FDRE                                         r  debouncer/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.841     2.006    debouncer/clk
    SLICE_X10Y101        FDRE                                         r  debouncer/counter_reg[22]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X10Y101        FDRE (Hold_fdre_C_D)         0.134     1.894    debouncer/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y23    number_reg_rep/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y96    debouncer/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y98    debouncer/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y98    debouncer/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y99    debouncer/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y99    debouncer/counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y99    debouncer/counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y99    debouncer/counter_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y100   debouncer/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y96    debouncer/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y96    debouncer/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y113    jammies/time1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y96    debouncer/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y96    debouncer/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y113    jammies/time1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y113    jammies/time1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y113    jammies/time1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y114    jammies/time1_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y114    jammies/time1_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y98    debouncer/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y98    debouncer/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y99    debouncer/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y99    debouncer/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y99    debouncer/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y99    debouncer/counter_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y97    debouncer/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y97    debouncer/counter_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y97    debouncer/counter_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y97    debouncer/counter_reg[7]/C



