
*** Running vivado
    with args -log au_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19132
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1247.473 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/au_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_1' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_1' (1#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'beta_2' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/beta_2.v:7]
INFO: [Synth 8-6157] synthesizing module 'game_6' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/game_6.v:7]
INFO: [Synth 8-6155] done synthesizing module 'game_6' (2#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/game_6.v:7]
INFO: [Synth 8-6157] synthesizing module 'regfile_7' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/regfile_7.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/regfile_7.v:86]
INFO: [Synth 8-6155] done synthesizing module 'regfile_7' (3#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/regfile_7.v:7]
INFO: [Synth 8-6155] done synthesizing module 'beta_2' (4#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/beta_2.v:7]
INFO: [Synth 8-6157] synthesizing module 'button_3' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/button_3.v:7]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_8' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/button_conditioner_8.v:13]
INFO: [Synth 8-6157] synthesizing module 'pipeline_10' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/pipeline_10.v:11]
INFO: [Synth 8-6155] done synthesizing module 'pipeline_10' (5#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/pipeline_10.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_8' (6#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/button_conditioner_8.v:13]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_9' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/edge_detector_9.v:12]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_9' (7#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/edge_detector_9.v:12]
INFO: [Synth 8-6155] done synthesizing module 'button_3' (8#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/button_3.v:7]
INFO: [Synth 8-6157] synthesizing module 'led_strip_writer_4' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/led_strip_writer_4.v:11]
INFO: [Synth 8-6155] done synthesizing module 'led_strip_writer_4' (9#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/led_strip_writer_4.v:11]
INFO: [Synth 8-6157] synthesizing module 'white_alphabets_5' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/white_alphabets_5.v:7]
INFO: [Synth 8-6155] done synthesizing module 'white_alphabets_5' (10#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/white_alphabets_5.v:7]
WARNING: [Synth 8-6014] Unused sequential element M_write_one_button_dff_q_reg was removed.  [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/au_top_0.v:136]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (11#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/au_top_0.v:7]
WARNING: [Synth 8-7129] Port data[15] in module regfile_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[14] in module regfile_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[13] in module regfile_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[12] in module regfile_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[11] in module regfile_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[10] in module regfile_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[9] in module regfile_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[8] in module regfile_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[7] in module regfile_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port write_one_in in module game_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port write_zero_in in module game_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_button_in in module game_6 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1247.473 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1247.473 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1247.473 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1247.473 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/CompStruct/Desktop/wordle/wordle4/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/CompStruct/Desktop/wordle/wordle4/work/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/CompStruct/Desktop/wordle/wordle4/work/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Finished Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1247.473 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1247.473 ; gain = 0.000
