// Seed: 2782871353
module module_0 (
    input id_0,
    output logic id_1,
    input id_2,
    input logic id_3,
    output id_4
);
  type_7(
      1, ~id_1 != 1, 1
  );
  assign id_4[1==1] = 1;
endmodule
