Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Jan 12 15:52:44 2024
| Host         : LAPTOP-09VEF5P5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file soc_axi_lite_top_timing_summary_routed.rpt -pb soc_axi_lite_top_timing_summary_routed.pb -rpx soc_axi_lite_top_timing_summary_routed.rpx -warn_on_violation
| Design       : soc_axi_lite_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.275        0.000                      0                34982        0.035        0.000                      0                34942        3.000        0.000                       0                  8376  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
clk                 {0.000 5.000}      10.000          100.000         
  clkfbout_clk_pll  {0.000 5.000}      10.000          100.000         
  cpu_clk_clk_pll   {0.000 11.364}     22.727          44.000          
  sys_clk_clk_pll   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                   3.000        0.000                       0                     1  
  clkfbout_clk_pll                                                                                                                                                    7.845        0.000                       0                     3  
  cpu_clk_clk_pll         1.985        0.000                      0                28135        0.035        0.000                      0                28135       10.114        0.000                       0                  6358  
  sys_clk_clk_pll         1.275        0.000                      0                 6580        0.039        0.000                      0                 6580        3.750        0.000                       0                  2014  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_clk_pll  cpu_clk_clk_pll        8.691        0.000                      0                   20                                                                        
cpu_clk_clk_pll  sys_clk_clk_pll       21.171        0.000                      0                   20                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  cpu_clk_clk_pll    cpu_clk_clk_pll         14.516        0.000                      0                  118        0.426        0.000                      0                  118  
**async_default**  sys_clk_clk_pll    sys_clk_clk_pll          7.338        0.000                      0                  109        0.336        0.000                      0                  109  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_pll
  To Clock:  clkfbout_clk_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2   pll.clk_pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_clk_pll
  To Clock:  cpu_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        1.985ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       10.114ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.985ns  (required time - arrival time)
  Source:                 u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/DataOut_reg[147]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Destination:            u_cpu/sram_like_mips/sram_mips/datapath/EX_MEM/DataOut_reg[197]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.727ns  (cpu_clk_clk_pll rise@22.727ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        20.544ns  (logic 11.861ns (57.735%)  route 8.683ns (42.265%))
  Logic Levels:           29  (CARRY4=16 DSP48E1=2 LUT1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.001ns = ( 20.727 - 22.727 ) 
    Source Clock Delay      (SCD):    -2.361ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6356, routed)        1.637    -2.361    u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/cpu_clk
    SLICE_X31Y90         FDRE                                         r  u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/DataOut_reg[147]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.905 f  u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/DataOut_reg[147]/Q
                         net (fo=5, routed)           0.968    -0.938    u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/RsE[2]
    SLICE_X31Y91         LUT6 (Prop_lut6_I1_O)        0.124    -0.814 f  u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/HiLoI3_i_73/O
                         net (fo=1, routed)           0.596    -0.218    u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/HiLoI3_i_73_n_0
    SLICE_X31Y91         LUT6 (Prop_lut6_I0_O)        0.124    -0.094 f  u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/HiLoI3_i_34/O
                         net (fo=35, routed)          0.589     0.495    u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/ForwardAE[1]
    SLICE_X32Y92         LUT4 (Prop_lut4_I3_O)        0.124     0.619 r  u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/HiLoI3_i_33/O
                         net (fo=27, routed)          0.954     1.572    u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/ForwardAE[0]
    SLICE_X47Y94         LUT5 (Prop_lut5_I1_O)        0.124     1.696 f  u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/HiLoI3__1_i_12/O
                         net (fo=18, routed)          0.951     2.648    u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/A[5]
    SLICE_X51Y108        LUT1 (Prop_lut1_I0_O)        0.124     2.772 r  u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/MultOutHelp__1_i_32/O
                         net (fo=1, routed)           0.000     2.772    u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/MultOutHelp__1_i_32_n_0
    SLICE_X51Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.322 r  u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/MultOutHelp__1_i_20/CO[3]
                         net (fo=1, routed)           0.000     3.322    u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/MultOutHelp__1_i_20_n_0
    SLICE_X51Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.436 r  u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/MultOutHelp__1_i_19/CO[3]
                         net (fo=1, routed)           0.000     3.436    u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/MultOutHelp__1_i_19_n_0
    SLICE_X51Y110        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.675 r  u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/MultOutHelp__1_i_18/O[2]
                         net (fo=1, routed)           1.004     4.679    u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/alu/AbsA0[14]
    SLICE_X50Y110        LUT3 (Prop_lut3_I0_O)        0.330     5.009 r  u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/MultOutHelp__1_i_3/O
                         net (fo=1, routed)           0.722     5.730    u_cpu/sram_like_mips/sram_mips/datapath/alu/MultOutHelp__1_16[14]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.260     9.990 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/MultOutHelp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.992    u_cpu/sram_like_mips/sram_mips/datapath/alu/MultOutHelp__1_n_106
    DSP48_X1Y45          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.510 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/MultOutHelp__2/P[0]
                         net (fo=2, routed)           0.781    12.291    u_cpu/sram_like_mips/sram_mips/datapath/alu/MultOutHelp__2_n_105
    SLICE_X56Y109        LUT2 (Prop_lut2_I0_O)        0.124    12.415 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut[155]_i_14/O
                         net (fo=1, routed)           0.000    12.415    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut[155]_i_14_n_0
    SLICE_X56Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.948 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[155]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.948    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[155]_i_6_n_0
    SLICE_X56Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.065 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[159]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.065    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[159]_i_6_n_0
    SLICE_X56Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.182 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[163]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.182    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[163]_i_6_n_0
    SLICE_X56Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.299 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[167]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.299    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[167]_i_7_n_0
    SLICE_X56Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.416 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[171]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.416    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[171]_i_7_n_0
    SLICE_X56Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.533 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[175]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.533    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[175]_i_7_n_0
    SLICE_X56Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.650 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[179]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.650    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[179]_i_7_n_0
    SLICE_X56Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.767 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[183]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.767    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[183]_i_7_n_0
    SLICE_X56Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.884 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[187]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.884    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[187]_i_7_n_0
    SLICE_X56Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.001 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[191]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.001    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[191]_i_7_n_0
    SLICE_X56Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.324 f  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[195]_i_7/O[1]
                         net (fo=2, routed)           0.623    14.947    u_cpu/sram_like_mips/sram_mips/datapath/alu/MultOutHelp[57]
    SLICE_X49Y119        LUT1 (Prop_lut1_I0_O)        0.306    15.253 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut[195]_i_15/O
                         net (fo=1, routed)           0.000    15.253    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut[195]_i_15_n_0
    SLICE_X49Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.803 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[195]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.803    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[195]_i_6_n_0
    SLICE_X49Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.137 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[199]_i_8/O[1]
                         net (fo=1, routed)           0.561    16.698    u_cpu/sram_like_mips/sram_mips/datapath/alu/HiLoI3[61]
    SLICE_X48Y117        LUT6 (Prop_lut6_I0_O)        0.303    17.001 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut[197]_i_4/O
                         net (fo=1, routed)           0.490    17.491    u_cpu/sram_like_mips/sram_mips/controller/ID_EX/DataOut_reg[197]_0
    SLICE_X48Y117        LUT6 (Prop_lut6_I0_O)        0.124    17.615 r  u_cpu/sram_like_mips/sram_mips/controller/ID_EX/DataOut[197]_i_2/O
                         net (fo=1, routed)           0.444    18.059    u_cpu/sram_like_mips/sram_mips/controller/ID_EX/DataOut[197]_i_2_n_0
    SLICE_X48Y117        LUT6 (Prop_lut6_I0_O)        0.124    18.183 r  u_cpu/sram_like_mips/sram_mips/controller/ID_EX/DataOut[197]_i_1__0/O
                         net (fo=1, routed)           0.000    18.183    u_cpu/sram_like_mips/sram_mips/datapath/EX_MEM/DataOut_reg[197]_0
    SLICE_X48Y117        FDRE                                         r  u_cpu/sram_like_mips/sram_mips/datapath/EX_MEM/DataOut_reg[197]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     22.727    22.727 r  
    E3                                                0.000    22.727 r  clk (IN)
                         net (fo=0)                   0.000    22.727    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    24.139 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    25.379    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    17.510 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    19.144    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.235 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6356, routed)        1.492    20.727    u_cpu/sram_like_mips/sram_mips/datapath/EX_MEM/cpu_clk
    SLICE_X48Y117        FDRE                                         r  u_cpu/sram_like_mips/sram_mips/datapath/EX_MEM/DataOut_reg[197]/C
                         clock pessimism             -0.506    20.220    
                         clock uncertainty           -0.081    20.139    
    SLICE_X48Y117        FDRE (Setup_fdre_C_D)        0.029    20.168    u_cpu/sram_like_mips/sram_mips/datapath/EX_MEM/DataOut_reg[197]
  -------------------------------------------------------------------
                         required time                         20.168    
                         arrival time                         -18.183    
  -------------------------------------------------------------------
                         slack                                  1.985    

Slack (MET) :             2.210ns  (required time - arrival time)
  Source:                 u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/DataOut_reg[147]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Destination:            u_cpu/sram_like_mips/sram_mips/datapath/EX_MEM/DataOut_reg[198]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.727ns  (cpu_clk_clk_pll rise@22.727ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        20.322ns  (logic 11.765ns (57.894%)  route 8.557ns (42.106%))
  Logic Levels:           29  (CARRY4=16 DSP48E1=2 LUT1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.999ns = ( 20.729 - 22.727 ) 
    Source Clock Delay      (SCD):    -2.361ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6356, routed)        1.637    -2.361    u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/cpu_clk
    SLICE_X31Y90         FDRE                                         r  u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/DataOut_reg[147]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.905 f  u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/DataOut_reg[147]/Q
                         net (fo=5, routed)           0.968    -0.938    u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/RsE[2]
    SLICE_X31Y91         LUT6 (Prop_lut6_I1_O)        0.124    -0.814 f  u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/HiLoI3_i_73/O
                         net (fo=1, routed)           0.596    -0.218    u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/HiLoI3_i_73_n_0
    SLICE_X31Y91         LUT6 (Prop_lut6_I0_O)        0.124    -0.094 f  u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/HiLoI3_i_34/O
                         net (fo=35, routed)          0.589     0.495    u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/ForwardAE[1]
    SLICE_X32Y92         LUT4 (Prop_lut4_I3_O)        0.124     0.619 r  u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/HiLoI3_i_33/O
                         net (fo=27, routed)          0.954     1.572    u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/ForwardAE[0]
    SLICE_X47Y94         LUT5 (Prop_lut5_I1_O)        0.124     1.696 f  u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/HiLoI3__1_i_12/O
                         net (fo=18, routed)          0.951     2.648    u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/A[5]
    SLICE_X51Y108        LUT1 (Prop_lut1_I0_O)        0.124     2.772 r  u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/MultOutHelp__1_i_32/O
                         net (fo=1, routed)           0.000     2.772    u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/MultOutHelp__1_i_32_n_0
    SLICE_X51Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.322 r  u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/MultOutHelp__1_i_20/CO[3]
                         net (fo=1, routed)           0.000     3.322    u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/MultOutHelp__1_i_20_n_0
    SLICE_X51Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.436 r  u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/MultOutHelp__1_i_19/CO[3]
                         net (fo=1, routed)           0.000     3.436    u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/MultOutHelp__1_i_19_n_0
    SLICE_X51Y110        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.675 r  u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/MultOutHelp__1_i_18/O[2]
                         net (fo=1, routed)           1.004     4.679    u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/alu/AbsA0[14]
    SLICE_X50Y110        LUT3 (Prop_lut3_I0_O)        0.330     5.009 r  u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/MultOutHelp__1_i_3/O
                         net (fo=1, routed)           0.722     5.730    u_cpu/sram_like_mips/sram_mips/datapath/alu/MultOutHelp__1_16[14]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.260     9.990 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/MultOutHelp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.992    u_cpu/sram_like_mips/sram_mips/datapath/alu/MultOutHelp__1_n_106
    DSP48_X1Y45          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.510 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/MultOutHelp__2/P[0]
                         net (fo=2, routed)           0.781    12.291    u_cpu/sram_like_mips/sram_mips/datapath/alu/MultOutHelp__2_n_105
    SLICE_X56Y109        LUT2 (Prop_lut2_I0_O)        0.124    12.415 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut[155]_i_14/O
                         net (fo=1, routed)           0.000    12.415    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut[155]_i_14_n_0
    SLICE_X56Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.948 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[155]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.948    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[155]_i_6_n_0
    SLICE_X56Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.065 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[159]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.065    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[159]_i_6_n_0
    SLICE_X56Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.182 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[163]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.182    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[163]_i_6_n_0
    SLICE_X56Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.299 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[167]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.299    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[167]_i_7_n_0
    SLICE_X56Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.416 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[171]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.416    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[171]_i_7_n_0
    SLICE_X56Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.533 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[175]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.533    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[175]_i_7_n_0
    SLICE_X56Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.650 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[179]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.650    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[179]_i_7_n_0
    SLICE_X56Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.767 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[183]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.767    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[183]_i_7_n_0
    SLICE_X56Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.884 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[187]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.884    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[187]_i_7_n_0
    SLICE_X56Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.001 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[191]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.001    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[191]_i_7_n_0
    SLICE_X56Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.324 f  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[195]_i_7/O[1]
                         net (fo=2, routed)           0.623    14.947    u_cpu/sram_like_mips/sram_mips/datapath/alu/MultOutHelp[57]
    SLICE_X49Y119        LUT1 (Prop_lut1_I0_O)        0.306    15.253 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut[195]_i_15/O
                         net (fo=1, routed)           0.000    15.253    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut[195]_i_15_n_0
    SLICE_X49Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.803 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[195]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.803    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[195]_i_6_n_0
    SLICE_X49Y120        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.042 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[199]_i_8/O[2]
                         net (fo=1, routed)           0.616    16.658    u_cpu/sram_like_mips/sram_mips/datapath/alu/HiLoI3[62]
    SLICE_X50Y115        LUT6 (Prop_lut6_I0_O)        0.302    16.960 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut[198]_i_4/O
                         net (fo=1, routed)           0.309    17.268    u_cpu/sram_like_mips/sram_mips/controller/ID_EX/DataOut_reg[198]_0
    SLICE_X48Y115        LUT6 (Prop_lut6_I0_O)        0.124    17.392 r  u_cpu/sram_like_mips/sram_mips/controller/ID_EX/DataOut[198]_i_2/O
                         net (fo=1, routed)           0.444    17.836    u_cpu/sram_like_mips/sram_mips/controller/ID_EX/DataOut[198]_i_2_n_0
    SLICE_X48Y115        LUT6 (Prop_lut6_I0_O)        0.124    17.960 r  u_cpu/sram_like_mips/sram_mips/controller/ID_EX/DataOut[198]_i_1__0/O
                         net (fo=1, routed)           0.000    17.960    u_cpu/sram_like_mips/sram_mips/datapath/EX_MEM/DataOut_reg[198]_0
    SLICE_X48Y115        FDRE                                         r  u_cpu/sram_like_mips/sram_mips/datapath/EX_MEM/DataOut_reg[198]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     22.727    22.727 r  
    E3                                                0.000    22.727 r  clk (IN)
                         net (fo=0)                   0.000    22.727    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    24.139 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    25.379    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    17.510 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    19.144    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.235 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6356, routed)        1.494    20.729    u_cpu/sram_like_mips/sram_mips/datapath/EX_MEM/cpu_clk
    SLICE_X48Y115        FDRE                                         r  u_cpu/sram_like_mips/sram_mips/datapath/EX_MEM/DataOut_reg[198]/C
                         clock pessimism             -0.506    20.222    
                         clock uncertainty           -0.081    20.141    
    SLICE_X48Y115        FDRE (Setup_fdre_C_D)        0.029    20.170    u_cpu/sram_like_mips/sram_mips/datapath/EX_MEM/DataOut_reg[198]
  -------------------------------------------------------------------
                         required time                         20.170    
                         arrival time                         -17.960    
  -------------------------------------------------------------------
                         slack                                  2.210    

Slack (MET) :             2.282ns  (required time - arrival time)
  Source:                 u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/DataOut_reg[147]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Destination:            u_cpu/sram_like_mips/sram_mips/datapath/EX_MEM/DataOut_reg[199]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.727ns  (cpu_clk_clk_pll rise@22.727ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        20.251ns  (logic 11.843ns (58.482%)  route 8.408ns (41.518%))
  Logic Levels:           29  (CARRY4=16 DSP48E1=2 LUT1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.999ns = ( 20.729 - 22.727 ) 
    Source Clock Delay      (SCD):    -2.361ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6356, routed)        1.637    -2.361    u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/cpu_clk
    SLICE_X31Y90         FDRE                                         r  u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/DataOut_reg[147]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.905 f  u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/DataOut_reg[147]/Q
                         net (fo=5, routed)           0.968    -0.938    u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/RsE[2]
    SLICE_X31Y91         LUT6 (Prop_lut6_I1_O)        0.124    -0.814 f  u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/HiLoI3_i_73/O
                         net (fo=1, routed)           0.596    -0.218    u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/HiLoI3_i_73_n_0
    SLICE_X31Y91         LUT6 (Prop_lut6_I0_O)        0.124    -0.094 f  u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/HiLoI3_i_34/O
                         net (fo=35, routed)          0.589     0.495    u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/ForwardAE[1]
    SLICE_X32Y92         LUT4 (Prop_lut4_I3_O)        0.124     0.619 r  u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/HiLoI3_i_33/O
                         net (fo=27, routed)          0.954     1.572    u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/ForwardAE[0]
    SLICE_X47Y94         LUT5 (Prop_lut5_I1_O)        0.124     1.696 f  u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/HiLoI3__1_i_12/O
                         net (fo=18, routed)          0.951     2.648    u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/A[5]
    SLICE_X51Y108        LUT1 (Prop_lut1_I0_O)        0.124     2.772 r  u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/MultOutHelp__1_i_32/O
                         net (fo=1, routed)           0.000     2.772    u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/MultOutHelp__1_i_32_n_0
    SLICE_X51Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.322 r  u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/MultOutHelp__1_i_20/CO[3]
                         net (fo=1, routed)           0.000     3.322    u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/MultOutHelp__1_i_20_n_0
    SLICE_X51Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.436 r  u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/MultOutHelp__1_i_19/CO[3]
                         net (fo=1, routed)           0.000     3.436    u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/MultOutHelp__1_i_19_n_0
    SLICE_X51Y110        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.675 r  u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/MultOutHelp__1_i_18/O[2]
                         net (fo=1, routed)           1.004     4.679    u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/alu/AbsA0[14]
    SLICE_X50Y110        LUT3 (Prop_lut3_I0_O)        0.330     5.009 r  u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/MultOutHelp__1_i_3/O
                         net (fo=1, routed)           0.722     5.730    u_cpu/sram_like_mips/sram_mips/datapath/alu/MultOutHelp__1_16[14]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.260     9.990 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/MultOutHelp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.992    u_cpu/sram_like_mips/sram_mips/datapath/alu/MultOutHelp__1_n_106
    DSP48_X1Y45          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.510 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/MultOutHelp__2/P[0]
                         net (fo=2, routed)           0.781    12.291    u_cpu/sram_like_mips/sram_mips/datapath/alu/MultOutHelp__2_n_105
    SLICE_X56Y109        LUT2 (Prop_lut2_I0_O)        0.124    12.415 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut[155]_i_14/O
                         net (fo=1, routed)           0.000    12.415    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut[155]_i_14_n_0
    SLICE_X56Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.948 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[155]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.948    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[155]_i_6_n_0
    SLICE_X56Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.065 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[159]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.065    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[159]_i_6_n_0
    SLICE_X56Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.182 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[163]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.182    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[163]_i_6_n_0
    SLICE_X56Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.299 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[167]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.299    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[167]_i_7_n_0
    SLICE_X56Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.416 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[171]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.416    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[171]_i_7_n_0
    SLICE_X56Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.533 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[175]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.533    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[175]_i_7_n_0
    SLICE_X56Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.650 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[179]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.650    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[179]_i_7_n_0
    SLICE_X56Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.767 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[183]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.767    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[183]_i_7_n_0
    SLICE_X56Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.884 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[187]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.884    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[187]_i_7_n_0
    SLICE_X56Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.001 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[191]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.001    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[191]_i_7_n_0
    SLICE_X56Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.324 f  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[195]_i_7/O[1]
                         net (fo=2, routed)           0.623    14.947    u_cpu/sram_like_mips/sram_mips/datapath/alu/MultOutHelp[57]
    SLICE_X49Y119        LUT1 (Prop_lut1_I0_O)        0.306    15.253 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut[195]_i_15/O
                         net (fo=1, routed)           0.000    15.253    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut[195]_i_15_n_0
    SLICE_X49Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.803 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[195]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.803    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[195]_i_6_n_0
    SLICE_X49Y120        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.116 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[199]_i_8/O[3]
                         net (fo=1, routed)           0.483    16.599    u_cpu/sram_like_mips/sram_mips/datapath/alu/HiLoI3[63]
    SLICE_X50Y117        LUT6 (Prop_lut6_I0_O)        0.306    16.905 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut[199]_i_6/O
                         net (fo=1, routed)           0.586    17.490    u_cpu/sram_like_mips/sram_mips/controller/ID_EX/DataOut_reg[199]_0
    SLICE_X43Y117        LUT6 (Prop_lut6_I0_O)        0.124    17.614 r  u_cpu/sram_like_mips/sram_mips/controller/ID_EX/DataOut[199]_i_2/O
                         net (fo=1, routed)           0.151    17.766    u_cpu/sram_like_mips/sram_mips/controller/ID_EX/DataOut[199]_i_2_n_0
    SLICE_X43Y117        LUT6 (Prop_lut6_I0_O)        0.124    17.890 r  u_cpu/sram_like_mips/sram_mips/controller/ID_EX/DataOut[199]_i_1__0/O
                         net (fo=1, routed)           0.000    17.890    u_cpu/sram_like_mips/sram_mips/datapath/EX_MEM/DataOut_reg[199]_0
    SLICE_X43Y117        FDRE                                         r  u_cpu/sram_like_mips/sram_mips/datapath/EX_MEM/DataOut_reg[199]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     22.727    22.727 r  
    E3                                                0.000    22.727 r  clk (IN)
                         net (fo=0)                   0.000    22.727    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    24.139 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    25.379    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    17.510 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    19.144    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.235 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6356, routed)        1.494    20.729    u_cpu/sram_like_mips/sram_mips/datapath/EX_MEM/cpu_clk
    SLICE_X43Y117        FDRE                                         r  u_cpu/sram_like_mips/sram_mips/datapath/EX_MEM/DataOut_reg[199]/C
                         clock pessimism             -0.506    20.222    
                         clock uncertainty           -0.081    20.141    
    SLICE_X43Y117        FDRE (Setup_fdre_C_D)        0.031    20.172    u_cpu/sram_like_mips/sram_mips/datapath/EX_MEM/DataOut_reg[199]
  -------------------------------------------------------------------
                         required time                         20.172    
                         arrival time                         -17.890    
  -------------------------------------------------------------------
                         slack                                  2.282    

Slack (MET) :             2.345ns  (required time - arrival time)
  Source:                 u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/DataOut_reg[147]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Destination:            u_cpu/sram_like_mips/sram_mips/datapath/EX_MEM/DataOut_reg[194]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.727ns  (cpu_clk_clk_pll rise@22.727ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        20.236ns  (logic 11.648ns (57.562%)  route 8.588ns (42.438%))
  Logic Levels:           28  (CARRY4=15 DSP48E1=2 LUT1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.001ns = ( 20.727 - 22.727 ) 
    Source Clock Delay      (SCD):    -2.361ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6356, routed)        1.637    -2.361    u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/cpu_clk
    SLICE_X31Y90         FDRE                                         r  u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/DataOut_reg[147]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.905 f  u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/DataOut_reg[147]/Q
                         net (fo=5, routed)           0.968    -0.938    u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/RsE[2]
    SLICE_X31Y91         LUT6 (Prop_lut6_I1_O)        0.124    -0.814 f  u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/HiLoI3_i_73/O
                         net (fo=1, routed)           0.596    -0.218    u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/HiLoI3_i_73_n_0
    SLICE_X31Y91         LUT6 (Prop_lut6_I0_O)        0.124    -0.094 f  u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/HiLoI3_i_34/O
                         net (fo=35, routed)          0.589     0.495    u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/ForwardAE[1]
    SLICE_X32Y92         LUT4 (Prop_lut4_I3_O)        0.124     0.619 r  u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/HiLoI3_i_33/O
                         net (fo=27, routed)          0.954     1.572    u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/ForwardAE[0]
    SLICE_X47Y94         LUT5 (Prop_lut5_I1_O)        0.124     1.696 f  u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/HiLoI3__1_i_12/O
                         net (fo=18, routed)          0.951     2.648    u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/A[5]
    SLICE_X51Y108        LUT1 (Prop_lut1_I0_O)        0.124     2.772 r  u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/MultOutHelp__1_i_32/O
                         net (fo=1, routed)           0.000     2.772    u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/MultOutHelp__1_i_32_n_0
    SLICE_X51Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.322 r  u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/MultOutHelp__1_i_20/CO[3]
                         net (fo=1, routed)           0.000     3.322    u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/MultOutHelp__1_i_20_n_0
    SLICE_X51Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.436 r  u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/MultOutHelp__1_i_19/CO[3]
                         net (fo=1, routed)           0.000     3.436    u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/MultOutHelp__1_i_19_n_0
    SLICE_X51Y110        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.675 r  u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/MultOutHelp__1_i_18/O[2]
                         net (fo=1, routed)           1.004     4.679    u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/alu/AbsA0[14]
    SLICE_X50Y110        LUT3 (Prop_lut3_I0_O)        0.330     5.009 r  u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/MultOutHelp__1_i_3/O
                         net (fo=1, routed)           0.722     5.730    u_cpu/sram_like_mips/sram_mips/datapath/alu/MultOutHelp__1_16[14]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.260     9.990 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/MultOutHelp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.992    u_cpu/sram_like_mips/sram_mips/datapath/alu/MultOutHelp__1_n_106
    DSP48_X1Y45          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.510 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/MultOutHelp__2/P[0]
                         net (fo=2, routed)           0.781    12.291    u_cpu/sram_like_mips/sram_mips/datapath/alu/MultOutHelp__2_n_105
    SLICE_X56Y109        LUT2 (Prop_lut2_I0_O)        0.124    12.415 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut[155]_i_14/O
                         net (fo=1, routed)           0.000    12.415    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut[155]_i_14_n_0
    SLICE_X56Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.948 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[155]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.948    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[155]_i_6_n_0
    SLICE_X56Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.065 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[159]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.065    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[159]_i_6_n_0
    SLICE_X56Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.182 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[163]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.182    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[163]_i_6_n_0
    SLICE_X56Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.299 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[167]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.299    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[167]_i_7_n_0
    SLICE_X56Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.416 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[171]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.416    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[171]_i_7_n_0
    SLICE_X56Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.533 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[175]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.533    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[175]_i_7_n_0
    SLICE_X56Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.650 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[179]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.650    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[179]_i_7_n_0
    SLICE_X56Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.767 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[183]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.767    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[183]_i_7_n_0
    SLICE_X56Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.884 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[187]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.884    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[187]_i_7_n_0
    SLICE_X56Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.207 f  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[191]_i_7/O[1]
                         net (fo=2, routed)           0.615    14.822    u_cpu/sram_like_mips/sram_mips/datapath/alu/MultOutHelp[53]
    SLICE_X49Y118        LUT1 (Prop_lut1_I0_O)        0.306    15.128 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut[191]_i_15/O
                         net (fo=1, routed)           0.000    15.128    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut[191]_i_15_n_0
    SLICE_X49Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.678 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[191]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.678    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[191]_i_6_n_0
    SLICE_X49Y119        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.917 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[195]_i_6/O[2]
                         net (fo=1, routed)           0.460    16.377    u_cpu/sram_like_mips/sram_mips/datapath/alu/HiLoI3[58]
    SLICE_X50Y117        LUT6 (Prop_lut6_I0_O)        0.302    16.679 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut[194]_i_4/O
                         net (fo=1, routed)           0.454    17.133    u_cpu/sram_like_mips/sram_mips/controller/ID_EX/DataOut_reg[194]_0
    SLICE_X46Y117        LUT6 (Prop_lut6_I0_O)        0.124    17.257 r  u_cpu/sram_like_mips/sram_mips/controller/ID_EX/DataOut[194]_i_2/O
                         net (fo=1, routed)           0.493    17.751    u_cpu/sram_like_mips/sram_mips/controller/ID_EX/DataOut[194]_i_2_n_0
    SLICE_X46Y117        LUT6 (Prop_lut6_I0_O)        0.124    17.875 r  u_cpu/sram_like_mips/sram_mips/controller/ID_EX/DataOut[194]_i_1__0/O
                         net (fo=1, routed)           0.000    17.875    u_cpu/sram_like_mips/sram_mips/datapath/EX_MEM/DataOut_reg[194]_0
    SLICE_X46Y117        FDRE                                         r  u_cpu/sram_like_mips/sram_mips/datapath/EX_MEM/DataOut_reg[194]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     22.727    22.727 r  
    E3                                                0.000    22.727 r  clk (IN)
                         net (fo=0)                   0.000    22.727    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    24.139 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    25.379    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    17.510 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    19.144    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.235 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6356, routed)        1.492    20.727    u_cpu/sram_like_mips/sram_mips/datapath/EX_MEM/cpu_clk
    SLICE_X46Y117        FDRE                                         r  u_cpu/sram_like_mips/sram_mips/datapath/EX_MEM/DataOut_reg[194]/C
                         clock pessimism             -0.506    20.220    
                         clock uncertainty           -0.081    20.139    
    SLICE_X46Y117        FDRE (Setup_fdre_C_D)        0.081    20.220    u_cpu/sram_like_mips/sram_mips/datapath/EX_MEM/DataOut_reg[194]
  -------------------------------------------------------------------
                         required time                         20.220    
                         arrival time                         -17.875    
  -------------------------------------------------------------------
                         slack                                  2.345    

Slack (MET) :             2.371ns  (required time - arrival time)
  Source:                 u_cpu/sram_like_mips/sram_mips/datapath/RegFile/rf_reg_r1_0_31_12_17/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Destination:            u_cpu/sram_like_mips/sram_mips/datapath/pc/DataOut_reg[7]_rep__5/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.364ns  (cpu_clk_clk_pll rise@22.727ns - cpu_clk_clk_pll fall@11.364ns)
  Data Path Delay:        8.590ns  (logic 3.504ns (40.790%)  route 5.086ns (59.209%))
  Logic Levels:           10  (CARRY4=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.994ns = ( 20.733 - 22.727 ) 
    Source Clock Delay      (SCD):    -2.360ns = ( 9.004 - 11.364 ) 
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     11.364    11.364 f  
    E3                                                0.000    11.364 f  clk (IN)
                         net (fo=0)                   0.000    11.364    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    12.845 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    14.162    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606     5.556 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     7.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.365 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6356, routed)        1.638     9.004    u_cpu/sram_like_mips/sram_mips/datapath/RegFile/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X34Y95         RAMD32                                       r  u_cpu/sram_like_mips/sram_mips/datapath/RegFile/rf_reg_r1_0_31_12_17/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.342    10.346 r  u_cpu/sram_like_mips/sram_mips/datapath/RegFile/rf_reg_r1_0_31_12_17/RAMC/O
                         net (fo=3, routed)           0.721    11.067    u_cpu/sram_like_mips/sram_mips/datapath/IF_ID/rd10[16]
    SLICE_X40Y92         LUT4 (Prop_lut4_I3_O)        0.331    11.398 r  u_cpu/sram_like_mips/sram_mips/datapath/IF_ID/DataOut[30]_i_72/O
                         net (fo=2, routed)           0.501    11.899    u_cpu/sram_like_mips/sram_mips/datapath/IF_ID/DataOut[30]_i_72_n_0
    SLICE_X40Y92         LUT5 (Prop_lut5_I0_O)        0.124    12.023 f  u_cpu/sram_like_mips/sram_mips/datapath/IF_ID/DataOut[30]_i_120/O
                         net (fo=1, routed)           0.444    12.467    u_cpu/sram_like_mips/sram_mips/datapath/IF_ID/DataOut[30]_i_120_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I5_O)        0.124    12.591 r  u_cpu/sram_like_mips/sram_mips/datapath/IF_ID/DataOut[30]_i_103/O
                         net (fo=2, routed)           0.418    13.008    u_cpu/sram_like_mips/sram_mips/datapath/IF_ID/DataOut[30]_i_103_n_0
    SLICE_X41Y90         LUT6 (Prop_lut6_I0_O)        0.124    13.132 r  u_cpu/sram_like_mips/sram_mips/datapath/IF_ID/DataOut[30]_i_95/O
                         net (fo=1, routed)           0.000    13.132    u_cpu/sram_like_mips/sram_mips/datapath/IF_ID/DataOut[30]_i_95_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.682 r  u_cpu/sram_like_mips/sram_mips/datapath/IF_ID/DataOut_reg[30]_i_68/CO[3]
                         net (fo=1, routed)           0.000    13.682    u_cpu/sram_like_mips/sram_mips/datapath/IF_ID/DataOut_reg[30]_i_68_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.910 f  u_cpu/sram_like_mips/sram_mips/datapath/IF_ID/DataOut_reg[30]_i_47/CO[2]
                         net (fo=1, routed)           0.653    14.564    u_cpu/sram_like_mips/sram_mips/datapath/IF_ID/PCSrcD65_in
    SLICE_X32Y88         LUT6 (Prop_lut6_I4_O)        0.313    14.877 f  u_cpu/sram_like_mips/sram_mips/datapath/IF_ID/DataOut[30]_i_30/O
                         net (fo=1, routed)           0.159    15.035    u_cpu/sram_like_mips/sram_mips/datapath/IF_ID/DataOut[30]_i_30_n_0
    SLICE_X32Y88         LUT6 (Prop_lut6_I4_O)        0.124    15.159 r  u_cpu/sram_like_mips/sram_mips/datapath/IF_ID/DataOut[30]_i_17/O
                         net (fo=32, routed)          0.553    15.713    u_cpu/sram_like_mips/sram_mips/datapath/IF_ID/DataOut[30]_i_17_n_0
    SLICE_X36Y87         LUT5 (Prop_lut5_I1_O)        0.124    15.837 r  u_cpu/sram_like_mips/sram_mips/datapath/IF_ID/DataOut[7]_i_2/O
                         net (fo=8, routed)           1.069    16.906    u_cpu/sram_like_mips/sram_mips/controller/EX_MEM/NextPCF[7]
    SLICE_X39Y74         LUT5 (Prop_lut5_I4_O)        0.120    17.026 r  u_cpu/sram_like_mips/sram_mips/controller/EX_MEM/DataOut[7]_rep_i_1__5/O
                         net (fo=1, routed)           0.568    17.594    u_cpu/sram_like_mips/sram_mips/datapath/pc/DataOut_reg[7]_rep__5_1
    SLICE_X39Y74         FDRE                                         r  u_cpu/sram_like_mips/sram_mips/datapath/pc/DataOut_reg[7]_rep__5/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     22.727    22.727 r  
    E3                                                0.000    22.727 r  clk (IN)
                         net (fo=0)                   0.000    22.727    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    24.139 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    25.379    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    17.510 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    19.144    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.235 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6356, routed)        1.498    20.733    u_cpu/sram_like_mips/sram_mips/datapath/pc/cpu_clk
    SLICE_X39Y74         FDRE                                         r  u_cpu/sram_like_mips/sram_mips/datapath/pc/DataOut_reg[7]_rep__5/C
                         clock pessimism             -0.426    20.307    
                         clock uncertainty           -0.081    20.226    
    SLICE_X39Y74         FDRE (Setup_fdre_C_D)       -0.261    19.965    u_cpu/sram_like_mips/sram_mips/datapath/pc/DataOut_reg[7]_rep__5
  -------------------------------------------------------------------
                         required time                         19.965    
                         arrival time                         -17.594    
  -------------------------------------------------------------------
                         slack                                  2.371    

Slack (MET) :             2.389ns  (required time - arrival time)
  Source:                 u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/DataOut_reg[147]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Destination:            u_cpu/sram_like_mips/sram_mips/datapath/EX_MEM/DataOut_reg[196]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.727ns  (cpu_clk_clk_pll rise@22.727ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        20.143ns  (logic 11.745ns (58.307%)  route 8.398ns (41.693%))
  Logic Levels:           29  (CARRY4=16 DSP48E1=2 LUT1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 20.728 - 22.727 ) 
    Source Clock Delay      (SCD):    -2.361ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6356, routed)        1.637    -2.361    u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/cpu_clk
    SLICE_X31Y90         FDRE                                         r  u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/DataOut_reg[147]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.905 f  u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/DataOut_reg[147]/Q
                         net (fo=5, routed)           0.968    -0.938    u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/RsE[2]
    SLICE_X31Y91         LUT6 (Prop_lut6_I1_O)        0.124    -0.814 f  u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/HiLoI3_i_73/O
                         net (fo=1, routed)           0.596    -0.218    u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/HiLoI3_i_73_n_0
    SLICE_X31Y91         LUT6 (Prop_lut6_I0_O)        0.124    -0.094 f  u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/HiLoI3_i_34/O
                         net (fo=35, routed)          0.589     0.495    u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/ForwardAE[1]
    SLICE_X32Y92         LUT4 (Prop_lut4_I3_O)        0.124     0.619 r  u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/HiLoI3_i_33/O
                         net (fo=27, routed)          0.954     1.572    u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/ForwardAE[0]
    SLICE_X47Y94         LUT5 (Prop_lut5_I1_O)        0.124     1.696 f  u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/HiLoI3__1_i_12/O
                         net (fo=18, routed)          0.951     2.648    u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/A[5]
    SLICE_X51Y108        LUT1 (Prop_lut1_I0_O)        0.124     2.772 r  u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/MultOutHelp__1_i_32/O
                         net (fo=1, routed)           0.000     2.772    u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/MultOutHelp__1_i_32_n_0
    SLICE_X51Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.322 r  u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/MultOutHelp__1_i_20/CO[3]
                         net (fo=1, routed)           0.000     3.322    u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/MultOutHelp__1_i_20_n_0
    SLICE_X51Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.436 r  u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/MultOutHelp__1_i_19/CO[3]
                         net (fo=1, routed)           0.000     3.436    u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/MultOutHelp__1_i_19_n_0
    SLICE_X51Y110        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.675 r  u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/MultOutHelp__1_i_18/O[2]
                         net (fo=1, routed)           1.004     4.679    u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/alu/AbsA0[14]
    SLICE_X50Y110        LUT3 (Prop_lut3_I0_O)        0.330     5.009 r  u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/MultOutHelp__1_i_3/O
                         net (fo=1, routed)           0.722     5.730    u_cpu/sram_like_mips/sram_mips/datapath/alu/MultOutHelp__1_16[14]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.260     9.990 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/MultOutHelp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.992    u_cpu/sram_like_mips/sram_mips/datapath/alu/MultOutHelp__1_n_106
    DSP48_X1Y45          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.510 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/MultOutHelp__2/P[0]
                         net (fo=2, routed)           0.781    12.291    u_cpu/sram_like_mips/sram_mips/datapath/alu/MultOutHelp__2_n_105
    SLICE_X56Y109        LUT2 (Prop_lut2_I0_O)        0.124    12.415 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut[155]_i_14/O
                         net (fo=1, routed)           0.000    12.415    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut[155]_i_14_n_0
    SLICE_X56Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.948 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[155]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.948    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[155]_i_6_n_0
    SLICE_X56Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.065 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[159]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.065    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[159]_i_6_n_0
    SLICE_X56Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.182 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[163]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.182    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[163]_i_6_n_0
    SLICE_X56Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.299 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[167]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.299    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[167]_i_7_n_0
    SLICE_X56Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.416 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[171]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.416    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[171]_i_7_n_0
    SLICE_X56Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.533 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[175]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.533    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[175]_i_7_n_0
    SLICE_X56Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.650 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[179]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.650    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[179]_i_7_n_0
    SLICE_X56Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.767 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[183]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.767    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[183]_i_7_n_0
    SLICE_X56Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.884 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[187]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.884    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[187]_i_7_n_0
    SLICE_X56Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.001 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[191]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.001    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[191]_i_7_n_0
    SLICE_X56Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.324 f  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[195]_i_7/O[1]
                         net (fo=2, routed)           0.623    14.947    u_cpu/sram_like_mips/sram_mips/datapath/alu/MultOutHelp[57]
    SLICE_X49Y119        LUT1 (Prop_lut1_I0_O)        0.306    15.253 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut[195]_i_15/O
                         net (fo=1, routed)           0.000    15.253    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut[195]_i_15_n_0
    SLICE_X49Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.803 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[195]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.803    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[195]_i_6_n_0
    SLICE_X49Y120        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.025 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[199]_i_8/O[0]
                         net (fo=1, routed)           0.497    16.522    u_cpu/sram_like_mips/sram_mips/datapath/alu/HiLoI3[60]
    SLICE_X50Y116        LUT6 (Prop_lut6_I0_O)        0.299    16.821 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut[196]_i_4/O
                         net (fo=1, routed)           0.562    17.383    u_cpu/sram_like_mips/sram_mips/controller/ID_EX/DataOut_reg[196]_0
    SLICE_X47Y116        LUT6 (Prop_lut6_I0_O)        0.124    17.507 r  u_cpu/sram_like_mips/sram_mips/controller/ID_EX/DataOut[196]_i_2/O
                         net (fo=1, routed)           0.151    17.658    u_cpu/sram_like_mips/sram_mips/controller/ID_EX/DataOut[196]_i_2_n_0
    SLICE_X47Y116        LUT6 (Prop_lut6_I0_O)        0.124    17.782 r  u_cpu/sram_like_mips/sram_mips/controller/ID_EX/DataOut[196]_i_1__0/O
                         net (fo=1, routed)           0.000    17.782    u_cpu/sram_like_mips/sram_mips/datapath/EX_MEM/DataOut_reg[196]_0
    SLICE_X47Y116        FDRE                                         r  u_cpu/sram_like_mips/sram_mips/datapath/EX_MEM/DataOut_reg[196]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     22.727    22.727 r  
    E3                                                0.000    22.727 r  clk (IN)
                         net (fo=0)                   0.000    22.727    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    24.139 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    25.379    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    17.510 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    19.144    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.235 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6356, routed)        1.493    20.728    u_cpu/sram_like_mips/sram_mips/datapath/EX_MEM/cpu_clk
    SLICE_X47Y116        FDRE                                         r  u_cpu/sram_like_mips/sram_mips/datapath/EX_MEM/DataOut_reg[196]/C
                         clock pessimism             -0.506    20.221    
                         clock uncertainty           -0.081    20.140    
    SLICE_X47Y116        FDRE (Setup_fdre_C_D)        0.031    20.171    u_cpu/sram_like_mips/sram_mips/datapath/EX_MEM/DataOut_reg[196]
  -------------------------------------------------------------------
                         required time                         20.171    
                         arrival time                         -17.782    
  -------------------------------------------------------------------
                         slack                                  2.389    

Slack (MET) :             2.407ns  (required time - arrival time)
  Source:                 u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/DataOut_reg[147]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Destination:            u_cpu/sram_like_mips/sram_mips/datapath/EX_MEM/DataOut_reg[192]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.727ns  (cpu_clk_clk_pll rise@22.727ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        20.122ns  (logic 11.628ns (57.789%)  route 8.494ns (42.211%))
  Logic Levels:           28  (CARRY4=15 DSP48E1=2 LUT1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.001ns = ( 20.727 - 22.727 ) 
    Source Clock Delay      (SCD):    -2.361ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6356, routed)        1.637    -2.361    u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/cpu_clk
    SLICE_X31Y90         FDRE                                         r  u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/DataOut_reg[147]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.905 f  u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/DataOut_reg[147]/Q
                         net (fo=5, routed)           0.968    -0.938    u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/RsE[2]
    SLICE_X31Y91         LUT6 (Prop_lut6_I1_O)        0.124    -0.814 f  u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/HiLoI3_i_73/O
                         net (fo=1, routed)           0.596    -0.218    u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/HiLoI3_i_73_n_0
    SLICE_X31Y91         LUT6 (Prop_lut6_I0_O)        0.124    -0.094 f  u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/HiLoI3_i_34/O
                         net (fo=35, routed)          0.589     0.495    u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/ForwardAE[1]
    SLICE_X32Y92         LUT4 (Prop_lut4_I3_O)        0.124     0.619 r  u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/HiLoI3_i_33/O
                         net (fo=27, routed)          0.954     1.572    u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/ForwardAE[0]
    SLICE_X47Y94         LUT5 (Prop_lut5_I1_O)        0.124     1.696 f  u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/HiLoI3__1_i_12/O
                         net (fo=18, routed)          0.951     2.648    u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/A[5]
    SLICE_X51Y108        LUT1 (Prop_lut1_I0_O)        0.124     2.772 r  u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/MultOutHelp__1_i_32/O
                         net (fo=1, routed)           0.000     2.772    u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/MultOutHelp__1_i_32_n_0
    SLICE_X51Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.322 r  u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/MultOutHelp__1_i_20/CO[3]
                         net (fo=1, routed)           0.000     3.322    u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/MultOutHelp__1_i_20_n_0
    SLICE_X51Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.436 r  u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/MultOutHelp__1_i_19/CO[3]
                         net (fo=1, routed)           0.000     3.436    u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/MultOutHelp__1_i_19_n_0
    SLICE_X51Y110        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.675 r  u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/MultOutHelp__1_i_18/O[2]
                         net (fo=1, routed)           1.004     4.679    u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/alu/AbsA0[14]
    SLICE_X50Y110        LUT3 (Prop_lut3_I0_O)        0.330     5.009 r  u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/MultOutHelp__1_i_3/O
                         net (fo=1, routed)           0.722     5.730    u_cpu/sram_like_mips/sram_mips/datapath/alu/MultOutHelp__1_16[14]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.260     9.990 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/MultOutHelp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.992    u_cpu/sram_like_mips/sram_mips/datapath/alu/MultOutHelp__1_n_106
    DSP48_X1Y45          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.510 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/MultOutHelp__2/P[0]
                         net (fo=2, routed)           0.781    12.291    u_cpu/sram_like_mips/sram_mips/datapath/alu/MultOutHelp__2_n_105
    SLICE_X56Y109        LUT2 (Prop_lut2_I0_O)        0.124    12.415 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut[155]_i_14/O
                         net (fo=1, routed)           0.000    12.415    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut[155]_i_14_n_0
    SLICE_X56Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.948 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[155]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.948    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[155]_i_6_n_0
    SLICE_X56Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.065 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[159]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.065    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[159]_i_6_n_0
    SLICE_X56Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.182 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[163]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.182    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[163]_i_6_n_0
    SLICE_X56Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.299 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[167]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.299    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[167]_i_7_n_0
    SLICE_X56Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.416 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[171]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.416    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[171]_i_7_n_0
    SLICE_X56Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.533 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[175]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.533    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[175]_i_7_n_0
    SLICE_X56Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.650 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[179]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.650    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[179]_i_7_n_0
    SLICE_X56Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.767 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[183]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.767    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[183]_i_7_n_0
    SLICE_X56Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.884 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[187]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.884    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[187]_i_7_n_0
    SLICE_X56Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.207 f  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[191]_i_7/O[1]
                         net (fo=2, routed)           0.615    14.822    u_cpu/sram_like_mips/sram_mips/datapath/alu/MultOutHelp[53]
    SLICE_X49Y118        LUT1 (Prop_lut1_I0_O)        0.306    15.128 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut[191]_i_15/O
                         net (fo=1, routed)           0.000    15.128    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut[191]_i_15_n_0
    SLICE_X49Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.678 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[191]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.678    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[191]_i_6_n_0
    SLICE_X49Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.900 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[195]_i_6/O[0]
                         net (fo=1, routed)           0.429    16.329    u_cpu/sram_like_mips/sram_mips/datapath/alu/HiLoI3[56]
    SLICE_X48Y118        LUT6 (Prop_lut6_I0_O)        0.299    16.628 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut[192]_i_4/O
                         net (fo=1, routed)           0.441    17.069    u_cpu/sram_like_mips/sram_mips/controller/ID_EX/DataOut_reg[192]_0
    SLICE_X44Y118        LUT6 (Prop_lut6_I0_O)        0.124    17.193 r  u_cpu/sram_like_mips/sram_mips/controller/ID_EX/DataOut[192]_i_2/O
                         net (fo=1, routed)           0.444    17.637    u_cpu/sram_like_mips/sram_mips/controller/ID_EX/DataOut[192]_i_2_n_0
    SLICE_X44Y118        LUT6 (Prop_lut6_I0_O)        0.124    17.761 r  u_cpu/sram_like_mips/sram_mips/controller/ID_EX/DataOut[192]_i_1__0/O
                         net (fo=1, routed)           0.000    17.761    u_cpu/sram_like_mips/sram_mips/datapath/EX_MEM/DataOut_reg[192]_0
    SLICE_X44Y118        FDRE                                         r  u_cpu/sram_like_mips/sram_mips/datapath/EX_MEM/DataOut_reg[192]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     22.727    22.727 r  
    E3                                                0.000    22.727 r  clk (IN)
                         net (fo=0)                   0.000    22.727    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    24.139 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    25.379    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    17.510 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    19.144    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.235 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6356, routed)        1.492    20.727    u_cpu/sram_like_mips/sram_mips/datapath/EX_MEM/cpu_clk
    SLICE_X44Y118        FDRE                                         r  u_cpu/sram_like_mips/sram_mips/datapath/EX_MEM/DataOut_reg[192]/C
                         clock pessimism             -0.506    20.220    
                         clock uncertainty           -0.081    20.139    
    SLICE_X44Y118        FDRE (Setup_fdre_C_D)        0.029    20.168    u_cpu/sram_like_mips/sram_mips/datapath/EX_MEM/DataOut_reg[192]
  -------------------------------------------------------------------
                         required time                         20.168    
                         arrival time                         -17.761    
  -------------------------------------------------------------------
                         slack                                  2.407    

Slack (MET) :             2.413ns  (required time - arrival time)
  Source:                 u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/DataOut_reg[147]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Destination:            u_cpu/sram_like_mips/sram_mips/datapath/EX_MEM/DataOut_reg[190]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.727ns  (cpu_clk_clk_pll rise@22.727ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        20.118ns  (logic 11.525ns (57.287%)  route 8.593ns (42.713%))
  Logic Levels:           27  (CARRY4=14 DSP48E1=2 LUT1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.999ns = ( 20.729 - 22.727 ) 
    Source Clock Delay      (SCD):    -2.361ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6356, routed)        1.637    -2.361    u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/cpu_clk
    SLICE_X31Y90         FDRE                                         r  u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/DataOut_reg[147]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.905 f  u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/DataOut_reg[147]/Q
                         net (fo=5, routed)           0.968    -0.938    u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/RsE[2]
    SLICE_X31Y91         LUT6 (Prop_lut6_I1_O)        0.124    -0.814 f  u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/HiLoI3_i_73/O
                         net (fo=1, routed)           0.596    -0.218    u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/HiLoI3_i_73_n_0
    SLICE_X31Y91         LUT6 (Prop_lut6_I0_O)        0.124    -0.094 f  u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/HiLoI3_i_34/O
                         net (fo=35, routed)          0.589     0.495    u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/ForwardAE[1]
    SLICE_X32Y92         LUT4 (Prop_lut4_I3_O)        0.124     0.619 r  u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/HiLoI3_i_33/O
                         net (fo=27, routed)          0.954     1.572    u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/ForwardAE[0]
    SLICE_X47Y94         LUT5 (Prop_lut5_I1_O)        0.124     1.696 f  u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/HiLoI3__1_i_12/O
                         net (fo=18, routed)          0.951     2.648    u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/A[5]
    SLICE_X51Y108        LUT1 (Prop_lut1_I0_O)        0.124     2.772 r  u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/MultOutHelp__1_i_32/O
                         net (fo=1, routed)           0.000     2.772    u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/MultOutHelp__1_i_32_n_0
    SLICE_X51Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.322 r  u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/MultOutHelp__1_i_20/CO[3]
                         net (fo=1, routed)           0.000     3.322    u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/MultOutHelp__1_i_20_n_0
    SLICE_X51Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.436 r  u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/MultOutHelp__1_i_19/CO[3]
                         net (fo=1, routed)           0.000     3.436    u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/MultOutHelp__1_i_19_n_0
    SLICE_X51Y110        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.675 r  u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/MultOutHelp__1_i_18/O[2]
                         net (fo=1, routed)           1.004     4.679    u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/alu/AbsA0[14]
    SLICE_X50Y110        LUT3 (Prop_lut3_I0_O)        0.330     5.009 r  u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/MultOutHelp__1_i_3/O
                         net (fo=1, routed)           0.722     5.730    u_cpu/sram_like_mips/sram_mips/datapath/alu/MultOutHelp__1_16[14]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.260     9.990 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/MultOutHelp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.992    u_cpu/sram_like_mips/sram_mips/datapath/alu/MultOutHelp__1_n_106
    DSP48_X1Y45          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.510 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/MultOutHelp__2/P[0]
                         net (fo=2, routed)           0.781    12.291    u_cpu/sram_like_mips/sram_mips/datapath/alu/MultOutHelp__2_n_105
    SLICE_X56Y109        LUT2 (Prop_lut2_I0_O)        0.124    12.415 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut[155]_i_14/O
                         net (fo=1, routed)           0.000    12.415    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut[155]_i_14_n_0
    SLICE_X56Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.948 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[155]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.948    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[155]_i_6_n_0
    SLICE_X56Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.065 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[159]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.065    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[159]_i_6_n_0
    SLICE_X56Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.182 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[163]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.182    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[163]_i_6_n_0
    SLICE_X56Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.299 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[167]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.299    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[167]_i_7_n_0
    SLICE_X56Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.416 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[171]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.416    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[171]_i_7_n_0
    SLICE_X56Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.533 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[175]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.533    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[175]_i_7_n_0
    SLICE_X56Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.856 f  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[179]_i_7/O[1]
                         net (fo=2, routed)           0.623    14.479    u_cpu/sram_like_mips/sram_mips/datapath/alu/MultOutHelp[41]
    SLICE_X49Y115        LUT1 (Prop_lut1_I0_O)        0.306    14.785 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut[179]_i_15/O
                         net (fo=1, routed)           0.000    14.785    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut[179]_i_15_n_0
    SLICE_X49Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.335 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[179]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.335    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[179]_i_6_n_0
    SLICE_X49Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.449 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[183]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.449    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[183]_i_6_n_0
    SLICE_X49Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.563 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[187]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.563    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[187]_i_6_n_0
    SLICE_X49Y118        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.802 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[191]_i_6/O[2]
                         net (fo=1, routed)           0.501    16.303    u_cpu/sram_like_mips/sram_mips/datapath/alu/HiLoI3[54]
    SLICE_X48Y118        LUT6 (Prop_lut6_I0_O)        0.302    16.605 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut[190]_i_4/O
                         net (fo=1, routed)           0.449    17.054    u_cpu/sram_like_mips/sram_mips/controller/ID_EX/DataOut_reg[190]_0
    SLICE_X44Y117        LUT6 (Prop_lut6_I0_O)        0.124    17.178 r  u_cpu/sram_like_mips/sram_mips/controller/ID_EX/DataOut[190]_i_2/O
                         net (fo=1, routed)           0.455    17.633    u_cpu/sram_like_mips/sram_mips/controller/ID_EX/DataOut[190]_i_2_n_0
    SLICE_X43Y117        LUT6 (Prop_lut6_I0_O)        0.124    17.757 r  u_cpu/sram_like_mips/sram_mips/controller/ID_EX/DataOut[190]_i_1__0/O
                         net (fo=1, routed)           0.000    17.757    u_cpu/sram_like_mips/sram_mips/datapath/EX_MEM/DataOut_reg[190]_0
    SLICE_X43Y117        FDRE                                         r  u_cpu/sram_like_mips/sram_mips/datapath/EX_MEM/DataOut_reg[190]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     22.727    22.727 r  
    E3                                                0.000    22.727 r  clk (IN)
                         net (fo=0)                   0.000    22.727    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    24.139 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    25.379    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    17.510 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    19.144    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.235 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6356, routed)        1.494    20.729    u_cpu/sram_like_mips/sram_mips/datapath/EX_MEM/cpu_clk
    SLICE_X43Y117        FDRE                                         r  u_cpu/sram_like_mips/sram_mips/datapath/EX_MEM/DataOut_reg[190]/C
                         clock pessimism             -0.506    20.222    
                         clock uncertainty           -0.081    20.141    
    SLICE_X43Y117        FDRE (Setup_fdre_C_D)        0.029    20.170    u_cpu/sram_like_mips/sram_mips/datapath/EX_MEM/DataOut_reg[190]
  -------------------------------------------------------------------
                         required time                         20.170    
                         arrival time                         -17.757    
  -------------------------------------------------------------------
                         slack                                  2.413    

Slack (MET) :             2.428ns  (required time - arrival time)
  Source:                 u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/DataOut_reg[147]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Destination:            u_cpu/sram_like_mips/sram_mips/datapath/EX_MEM/DataOut_reg[191]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.727ns  (cpu_clk_clk_pll rise@22.727ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        20.099ns  (logic 11.603ns (57.730%)  route 8.496ns (42.270%))
  Logic Levels:           27  (CARRY4=14 DSP48E1=2 LUT1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.003ns = ( 20.725 - 22.727 ) 
    Source Clock Delay      (SCD):    -2.361ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6356, routed)        1.637    -2.361    u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/cpu_clk
    SLICE_X31Y90         FDRE                                         r  u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/DataOut_reg[147]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.905 f  u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/DataOut_reg[147]/Q
                         net (fo=5, routed)           0.968    -0.938    u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/RsE[2]
    SLICE_X31Y91         LUT6 (Prop_lut6_I1_O)        0.124    -0.814 f  u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/HiLoI3_i_73/O
                         net (fo=1, routed)           0.596    -0.218    u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/HiLoI3_i_73_n_0
    SLICE_X31Y91         LUT6 (Prop_lut6_I0_O)        0.124    -0.094 f  u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/HiLoI3_i_34/O
                         net (fo=35, routed)          0.589     0.495    u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/ForwardAE[1]
    SLICE_X32Y92         LUT4 (Prop_lut4_I3_O)        0.124     0.619 r  u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/HiLoI3_i_33/O
                         net (fo=27, routed)          0.954     1.572    u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/ForwardAE[0]
    SLICE_X47Y94         LUT5 (Prop_lut5_I1_O)        0.124     1.696 f  u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/HiLoI3__1_i_12/O
                         net (fo=18, routed)          0.951     2.648    u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/A[5]
    SLICE_X51Y108        LUT1 (Prop_lut1_I0_O)        0.124     2.772 r  u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/MultOutHelp__1_i_32/O
                         net (fo=1, routed)           0.000     2.772    u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/MultOutHelp__1_i_32_n_0
    SLICE_X51Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.322 r  u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/MultOutHelp__1_i_20/CO[3]
                         net (fo=1, routed)           0.000     3.322    u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/MultOutHelp__1_i_20_n_0
    SLICE_X51Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.436 r  u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/MultOutHelp__1_i_19/CO[3]
                         net (fo=1, routed)           0.000     3.436    u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/MultOutHelp__1_i_19_n_0
    SLICE_X51Y110        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.675 r  u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/MultOutHelp__1_i_18/O[2]
                         net (fo=1, routed)           1.004     4.679    u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/alu/AbsA0[14]
    SLICE_X50Y110        LUT3 (Prop_lut3_I0_O)        0.330     5.009 r  u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/MultOutHelp__1_i_3/O
                         net (fo=1, routed)           0.722     5.730    u_cpu/sram_like_mips/sram_mips/datapath/alu/MultOutHelp__1_16[14]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.260     9.990 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/MultOutHelp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.992    u_cpu/sram_like_mips/sram_mips/datapath/alu/MultOutHelp__1_n_106
    DSP48_X1Y45          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.510 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/MultOutHelp__2/P[0]
                         net (fo=2, routed)           0.781    12.291    u_cpu/sram_like_mips/sram_mips/datapath/alu/MultOutHelp__2_n_105
    SLICE_X56Y109        LUT2 (Prop_lut2_I0_O)        0.124    12.415 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut[155]_i_14/O
                         net (fo=1, routed)           0.000    12.415    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut[155]_i_14_n_0
    SLICE_X56Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.948 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[155]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.948    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[155]_i_6_n_0
    SLICE_X56Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.065 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[159]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.065    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[159]_i_6_n_0
    SLICE_X56Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.182 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[163]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.182    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[163]_i_6_n_0
    SLICE_X56Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.299 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[167]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.299    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[167]_i_7_n_0
    SLICE_X56Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.416 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[171]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.416    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[171]_i_7_n_0
    SLICE_X56Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.533 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[175]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.533    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[175]_i_7_n_0
    SLICE_X56Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.856 f  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[179]_i_7/O[1]
                         net (fo=2, routed)           0.623    14.479    u_cpu/sram_like_mips/sram_mips/datapath/alu/MultOutHelp[41]
    SLICE_X49Y115        LUT1 (Prop_lut1_I0_O)        0.306    14.785 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut[179]_i_15/O
                         net (fo=1, routed)           0.000    14.785    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut[179]_i_15_n_0
    SLICE_X49Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.335 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[179]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.335    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[179]_i_6_n_0
    SLICE_X49Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.449 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[183]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.449    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[183]_i_6_n_0
    SLICE_X49Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.563 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[187]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.563    u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[187]_i_6_n_0
    SLICE_X49Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.876 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut_reg[191]_i_6/O[3]
                         net (fo=1, routed)           0.423    16.299    u_cpu/sram_like_mips/sram_mips/datapath/alu/HiLoI3[55]
    SLICE_X48Y118        LUT6 (Prop_lut6_I0_O)        0.306    16.605 r  u_cpu/sram_like_mips/sram_mips/datapath/alu/DataOut[191]_i_4/O
                         net (fo=1, routed)           0.452    17.057    u_cpu/sram_like_mips/sram_mips/controller/ID_EX/DataOut_reg[191]_0
    SLICE_X47Y118        LUT6 (Prop_lut6_I0_O)        0.124    17.181 r  u_cpu/sram_like_mips/sram_mips/controller/ID_EX/DataOut[191]_i_2/O
                         net (fo=1, routed)           0.433    17.614    u_cpu/sram_like_mips/sram_mips/controller/ID_EX/DataOut[191]_i_2_n_0
    SLICE_X47Y118        LUT6 (Prop_lut6_I0_O)        0.124    17.738 r  u_cpu/sram_like_mips/sram_mips/controller/ID_EX/DataOut[191]_i_1__0/O
                         net (fo=1, routed)           0.000    17.738    u_cpu/sram_like_mips/sram_mips/datapath/EX_MEM/DataOut_reg[191]_0
    SLICE_X47Y118        FDRE                                         r  u_cpu/sram_like_mips/sram_mips/datapath/EX_MEM/DataOut_reg[191]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     22.727    22.727 r  
    E3                                                0.000    22.727 r  clk (IN)
                         net (fo=0)                   0.000    22.727    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    24.139 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    25.379    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    17.510 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    19.144    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.235 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6356, routed)        1.490    20.725    u_cpu/sram_like_mips/sram_mips/datapath/EX_MEM/cpu_clk
    SLICE_X47Y118        FDRE                                         r  u_cpu/sram_like_mips/sram_mips/datapath/EX_MEM/DataOut_reg[191]/C
                         clock pessimism             -0.506    20.218    
                         clock uncertainty           -0.081    20.137    
    SLICE_X47Y118        FDRE (Setup_fdre_C_D)        0.029    20.166    u_cpu/sram_like_mips/sram_mips/datapath/EX_MEM/DataOut_reg[191]
  -------------------------------------------------------------------
                         required time                         20.166    
                         arrival time                         -17.738    
  -------------------------------------------------------------------
                         slack                                  2.428    

Slack (MET) :             2.447ns  (required time - arrival time)
  Source:                 u_cpu/sram_like_mips/sram_mips/datapath/RegFile/rf_reg_r1_0_31_12_17/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Destination:            u_cpu/sram_like_mips/sram_mips/datapath/pc/DataOut_reg[4]_rep__3/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.364ns  (cpu_clk_clk_pll rise@22.727ns - cpu_clk_clk_pll fall@11.364ns)
  Data Path Delay:        8.692ns  (logic 3.508ns (40.357%)  route 5.184ns (59.643%))
  Logic Levels:           10  (CARRY4=2 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.996ns = ( 20.731 - 22.727 ) 
    Source Clock Delay      (SCD):    -2.360ns = ( 9.004 - 11.364 ) 
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     11.364    11.364 f  
    E3                                                0.000    11.364 f  clk (IN)
                         net (fo=0)                   0.000    11.364    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    12.845 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    14.162    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606     5.556 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     7.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.365 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6356, routed)        1.638     9.004    u_cpu/sram_like_mips/sram_mips/datapath/RegFile/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X34Y95         RAMD32                                       r  u_cpu/sram_like_mips/sram_mips/datapath/RegFile/rf_reg_r1_0_31_12_17/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.342    10.346 r  u_cpu/sram_like_mips/sram_mips/datapath/RegFile/rf_reg_r1_0_31_12_17/RAMC/O
                         net (fo=3, routed)           0.721    11.067    u_cpu/sram_like_mips/sram_mips/datapath/IF_ID/rd10[16]
    SLICE_X40Y92         LUT4 (Prop_lut4_I3_O)        0.331    11.398 r  u_cpu/sram_like_mips/sram_mips/datapath/IF_ID/DataOut[30]_i_72/O
                         net (fo=2, routed)           0.501    11.899    u_cpu/sram_like_mips/sram_mips/datapath/IF_ID/DataOut[30]_i_72_n_0
    SLICE_X40Y92         LUT5 (Prop_lut5_I0_O)        0.124    12.023 f  u_cpu/sram_like_mips/sram_mips/datapath/IF_ID/DataOut[30]_i_120/O
                         net (fo=1, routed)           0.444    12.467    u_cpu/sram_like_mips/sram_mips/datapath/IF_ID/DataOut[30]_i_120_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I5_O)        0.124    12.591 r  u_cpu/sram_like_mips/sram_mips/datapath/IF_ID/DataOut[30]_i_103/O
                         net (fo=2, routed)           0.418    13.008    u_cpu/sram_like_mips/sram_mips/datapath/IF_ID/DataOut[30]_i_103_n_0
    SLICE_X41Y90         LUT6 (Prop_lut6_I0_O)        0.124    13.132 r  u_cpu/sram_like_mips/sram_mips/datapath/IF_ID/DataOut[30]_i_95/O
                         net (fo=1, routed)           0.000    13.132    u_cpu/sram_like_mips/sram_mips/datapath/IF_ID/DataOut[30]_i_95_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.682 r  u_cpu/sram_like_mips/sram_mips/datapath/IF_ID/DataOut_reg[30]_i_68/CO[3]
                         net (fo=1, routed)           0.000    13.682    u_cpu/sram_like_mips/sram_mips/datapath/IF_ID/DataOut_reg[30]_i_68_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.910 f  u_cpu/sram_like_mips/sram_mips/datapath/IF_ID/DataOut_reg[30]_i_47/CO[2]
                         net (fo=1, routed)           0.653    14.564    u_cpu/sram_like_mips/sram_mips/datapath/IF_ID/PCSrcD65_in
    SLICE_X32Y88         LUT6 (Prop_lut6_I4_O)        0.313    14.877 f  u_cpu/sram_like_mips/sram_mips/datapath/IF_ID/DataOut[30]_i_30/O
                         net (fo=1, routed)           0.159    15.035    u_cpu/sram_like_mips/sram_mips/datapath/IF_ID/DataOut[30]_i_30_n_0
    SLICE_X32Y88         LUT6 (Prop_lut6_I4_O)        0.124    15.159 r  u_cpu/sram_like_mips/sram_mips/datapath/IF_ID/DataOut[30]_i_17/O
                         net (fo=32, routed)          0.561    15.721    u_cpu/sram_like_mips/sram_mips/datapath/IF_ID/DataOut[30]_i_17_n_0
    SLICE_X37Y87         LUT5 (Prop_lut5_I1_O)        0.124    15.845 r  u_cpu/sram_like_mips/sram_mips/datapath/IF_ID/DataOut[4]_i_2/O
                         net (fo=10, routed)          1.114    16.959    u_cpu/sram_like_mips/sram_mips/controller/EX_MEM/NextPCF[4]
    SLICE_X47Y72         LUT6 (Prop_lut6_I5_O)        0.124    17.083 r  u_cpu/sram_like_mips/sram_mips/controller/EX_MEM/DataOut[4]_rep_i_1__3/O
                         net (fo=1, routed)           0.613    17.696    u_cpu/sram_like_mips/sram_mips/datapath/pc/DataOut_reg[4]_rep__3_0
    SLICE_X47Y72         FDRE                                         r  u_cpu/sram_like_mips/sram_mips/datapath/pc/DataOut_reg[4]_rep__3/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     22.727    22.727 r  
    E3                                                0.000    22.727 r  clk (IN)
                         net (fo=0)                   0.000    22.727    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    24.139 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    25.379    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    17.510 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    19.144    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.235 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6356, routed)        1.496    20.731    u_cpu/sram_like_mips/sram_mips/datapath/pc/cpu_clk
    SLICE_X47Y72         FDRE                                         r  u_cpu/sram_like_mips/sram_mips/datapath/pc/DataOut_reg[4]_rep__3/C
                         clock pessimism             -0.426    20.305    
                         clock uncertainty           -0.081    20.224    
    SLICE_X47Y72         FDRE (Setup_fdre_C_D)       -0.081    20.143    u_cpu/sram_like_mips/sram_mips/datapath/pc/DataOut_reg[4]_rep__3
  -------------------------------------------------------------------
                         required time                         20.143    
                         arrival time                         -17.696    
  -------------------------------------------------------------------
                         slack                                  2.447    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 u_cpu/cache/d_cache/index_save_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Destination:            u_cpu/cache/d_cache/cache_tag_reg_320_383_0_2/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6356, routed)        0.565    -0.528    u_cpu/cache/d_cache/cpu_clk
    SLICE_X63Y90         FDRE                                         r  u_cpu/cache/d_cache/index_save_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  u_cpu/cache/d_cache/index_save_reg[0]_rep/Q
                         net (fo=322, routed)         0.217    -0.170    u_cpu/cache/d_cache/cache_tag_reg_320_383_0_2/ADDRD0
    SLICE_X62Y90         RAMD64E                                      r  u_cpu/cache/d_cache/cache_tag_reg_320_383_0_2/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6356, routed)        0.836    -0.294    u_cpu/cache/d_cache/cache_tag_reg_320_383_0_2/WCLK
    SLICE_X62Y90         RAMD64E                                      r  u_cpu/cache/d_cache/cache_tag_reg_320_383_0_2/RAMA/CLK
                         clock pessimism             -0.221    -0.515    
    SLICE_X62Y90         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.205    u_cpu/cache/d_cache/cache_tag_reg_320_383_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 u_cpu/cache/d_cache/index_save_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Destination:            u_cpu/cache/d_cache/cache_tag_reg_320_383_0_2/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6356, routed)        0.565    -0.528    u_cpu/cache/d_cache/cpu_clk
    SLICE_X63Y90         FDRE                                         r  u_cpu/cache/d_cache/index_save_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  u_cpu/cache/d_cache/index_save_reg[0]_rep/Q
                         net (fo=322, routed)         0.217    -0.170    u_cpu/cache/d_cache/cache_tag_reg_320_383_0_2/ADDRD0
    SLICE_X62Y90         RAMD64E                                      r  u_cpu/cache/d_cache/cache_tag_reg_320_383_0_2/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6356, routed)        0.836    -0.294    u_cpu/cache/d_cache/cache_tag_reg_320_383_0_2/WCLK
    SLICE_X62Y90         RAMD64E                                      r  u_cpu/cache/d_cache/cache_tag_reg_320_383_0_2/RAMB/CLK
                         clock pessimism             -0.221    -0.515    
    SLICE_X62Y90         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.205    u_cpu/cache/d_cache/cache_tag_reg_320_383_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 u_cpu/cache/d_cache/index_save_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Destination:            u_cpu/cache/d_cache/cache_tag_reg_320_383_0_2/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6356, routed)        0.565    -0.528    u_cpu/cache/d_cache/cpu_clk
    SLICE_X63Y90         FDRE                                         r  u_cpu/cache/d_cache/index_save_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  u_cpu/cache/d_cache/index_save_reg[0]_rep/Q
                         net (fo=322, routed)         0.217    -0.170    u_cpu/cache/d_cache/cache_tag_reg_320_383_0_2/ADDRD0
    SLICE_X62Y90         RAMD64E                                      r  u_cpu/cache/d_cache/cache_tag_reg_320_383_0_2/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6356, routed)        0.836    -0.294    u_cpu/cache/d_cache/cache_tag_reg_320_383_0_2/WCLK
    SLICE_X62Y90         RAMD64E                                      r  u_cpu/cache/d_cache/cache_tag_reg_320_383_0_2/RAMC/CLK
                         clock pessimism             -0.221    -0.515    
    SLICE_X62Y90         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.205    u_cpu/cache/d_cache/cache_tag_reg_320_383_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 u_cpu/cache/d_cache/index_save_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Destination:            u_cpu/cache/d_cache/cache_tag_reg_320_383_0_2/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6356, routed)        0.565    -0.528    u_cpu/cache/d_cache/cpu_clk
    SLICE_X63Y90         FDRE                                         r  u_cpu/cache/d_cache/index_save_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  u_cpu/cache/d_cache/index_save_reg[0]_rep/Q
                         net (fo=322, routed)         0.217    -0.170    u_cpu/cache/d_cache/cache_tag_reg_320_383_0_2/ADDRD0
    SLICE_X62Y90         RAMD64E                                      r  u_cpu/cache/d_cache/cache_tag_reg_320_383_0_2/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6356, routed)        0.836    -0.294    u_cpu/cache/d_cache/cache_tag_reg_320_383_0_2/WCLK
    SLICE_X62Y90         RAMD64E                                      r  u_cpu/cache/d_cache/cache_tag_reg_320_383_0_2/RAMD/CLK
                         clock pessimism             -0.221    -0.515    
    SLICE_X62Y90         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.205    u_cpu/cache/d_cache/cache_tag_reg_320_383_0_2/RAMD
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 u_cpu/sram_like_mips/sram_mips/datapath/IF_ID/DataOut_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Destination:            u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/DataOut_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.186ns (45.533%)  route 0.222ns (54.467%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.293ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.037ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6356, routed)        0.566    -0.527    u_cpu/sram_like_mips/sram_mips/datapath/IF_ID/cpu_clk
    SLICE_X41Y96         FDRE                                         r  u_cpu/sram_like_mips/sram_mips/datapath/IF_ID/DataOut_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  u_cpu/sram_like_mips/sram_mips/datapath/IF_ID/DataOut_reg[38]/Q
                         net (fo=1, routed)           0.222    -0.164    u_cpu/sram_like_mips/sram_mips/datapath/IF_ID/PCPlus8D[4]
    SLICE_X41Y101        LUT2 (Prop_lut2_I0_O)        0.045    -0.119 r  u_cpu/sram_like_mips/sram_mips/datapath/IF_ID/DataOut[38]_i_1/O
                         net (fo=1, routed)           0.000    -0.119    u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/DataOut_reg[38]_1
    SLICE_X41Y101        FDRE                                         r  u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/DataOut_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6356, routed)        0.837    -0.293    u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/cpu_clk
    SLICE_X41Y101        FDRE                                         r  u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/DataOut_reg[38]/C
                         clock pessimism              0.037    -0.256    
    SLICE_X41Y101        FDRE (Hold_fdre_C_D)         0.091    -0.165    u_cpu/sram_like_mips/sram_mips/datapath/ID_EX/DataOut_reg[38]
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 u_cpu/cache/i_cache/index_save_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Destination:            u_cpu/cache/i_cache/cache_tag_reg_64_127_18_18/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.934%)  route 0.231ns (62.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6356, routed)        0.556    -0.537    u_cpu/cache/i_cache/cpu_clk
    SLICE_X63Y78         FDRE                                         r  u_cpu/cache/i_cache/index_save_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  u_cpu/cache/i_cache/index_save_reg[0]_rep__2/Q
                         net (fo=256, routed)         0.231    -0.165    u_cpu/cache/i_cache/cache_tag_reg_64_127_18_18/A0
    SLICE_X62Y78         RAMD64E                                      r  u_cpu/cache/i_cache/cache_tag_reg_64_127_18_18/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6356, routed)        0.825    -0.305    u_cpu/cache/i_cache/cache_tag_reg_64_127_18_18/WCLK
    SLICE_X62Y78         RAMD64E                                      r  u_cpu/cache/i_cache/cache_tag_reg_64_127_18_18/DP/CLK
                         clock pessimism             -0.219    -0.524    
    SLICE_X62Y78         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.214    u_cpu/cache/i_cache/cache_tag_reg_64_127_18_18/DP
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 u_cpu/cache/i_cache/index_save_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Destination:            u_cpu/cache/i_cache/cache_tag_reg_64_127_18_18/SP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.934%)  route 0.231ns (62.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6356, routed)        0.556    -0.537    u_cpu/cache/i_cache/cpu_clk
    SLICE_X63Y78         FDRE                                         r  u_cpu/cache/i_cache/index_save_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  u_cpu/cache/i_cache/index_save_reg[0]_rep__2/Q
                         net (fo=256, routed)         0.231    -0.165    u_cpu/cache/i_cache/cache_tag_reg_64_127_18_18/A0
    SLICE_X62Y78         RAMD64E                                      r  u_cpu/cache/i_cache/cache_tag_reg_64_127_18_18/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6356, routed)        0.825    -0.305    u_cpu/cache/i_cache/cache_tag_reg_64_127_18_18/WCLK
    SLICE_X62Y78         RAMD64E                                      r  u_cpu/cache/i_cache/cache_tag_reg_64_127_18_18/SP/CLK
                         clock pessimism             -0.219    -0.524    
    SLICE_X62Y78         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.214    u_cpu/cache/i_cache/cache_tag_reg_64_127_18_18/SP
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 u_cpu/cache/i_cache/index_save_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Destination:            u_cpu/cache/i_cache/cache_tag_reg_64_127_19_19/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.934%)  route 0.231ns (62.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6356, routed)        0.556    -0.537    u_cpu/cache/i_cache/cpu_clk
    SLICE_X63Y78         FDRE                                         r  u_cpu/cache/i_cache/index_save_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  u_cpu/cache/i_cache/index_save_reg[0]_rep__2/Q
                         net (fo=256, routed)         0.231    -0.165    u_cpu/cache/i_cache/cache_tag_reg_64_127_19_19/A0
    SLICE_X62Y78         RAMD64E                                      r  u_cpu/cache/i_cache/cache_tag_reg_64_127_19_19/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6356, routed)        0.825    -0.305    u_cpu/cache/i_cache/cache_tag_reg_64_127_19_19/WCLK
    SLICE_X62Y78         RAMD64E                                      r  u_cpu/cache/i_cache/cache_tag_reg_64_127_19_19/DP/CLK
                         clock pessimism             -0.219    -0.524    
    SLICE_X62Y78         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.214    u_cpu/cache/i_cache/cache_tag_reg_64_127_19_19/DP
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 u_cpu/cache/i_cache/index_save_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Destination:            u_cpu/cache/i_cache/cache_tag_reg_64_127_19_19/SP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.934%)  route 0.231ns (62.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6356, routed)        0.556    -0.537    u_cpu/cache/i_cache/cpu_clk
    SLICE_X63Y78         FDRE                                         r  u_cpu/cache/i_cache/index_save_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  u_cpu/cache/i_cache/index_save_reg[0]_rep__2/Q
                         net (fo=256, routed)         0.231    -0.165    u_cpu/cache/i_cache/cache_tag_reg_64_127_19_19/A0
    SLICE_X62Y78         RAMD64E                                      r  u_cpu/cache/i_cache/cache_tag_reg_64_127_19_19/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6356, routed)        0.825    -0.305    u_cpu/cache/i_cache/cache_tag_reg_64_127_19_19/WCLK
    SLICE_X62Y78         RAMD64E                                      r  u_cpu/cache/i_cache/cache_tag_reg_64_127_19_19/SP/CLK
                         clock pessimism             -0.219    -0.524    
    SLICE_X62Y78         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.214    u_cpu/cache/i_cache/cache_tag_reg_64_127_19_19/SP
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Destination:            u_cpu/sram_like_mips/i_sram_to_sram_like/inst_rdata_save_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.572%)  route 0.231ns (55.428%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6356, routed)        0.562    -0.531    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X48Y61         FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/Q
                         net (fo=4, routed)           0.231    -0.159    u_cpu/cache/i_cache/s_axi_rdata[1]
    SLICE_X55Y62         LUT6 (Prop_lut6_I1_O)        0.045    -0.114 r  u_cpu/cache/i_cache/inst_rdata_save[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.114    u_cpu/sram_like_mips/i_sram_to_sram_like/inst_rdata_save_reg[31]_1[1]
    SLICE_X55Y62         FDRE                                         r  u_cpu/sram_like_mips/i_sram_to_sram_like/inst_rdata_save_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6356, routed)        0.828    -0.302    u_cpu/sram_like_mips/i_sram_to_sram_like/cpu_clk
    SLICE_X55Y62         FDRE                                         r  u_cpu/sram_like_mips/i_sram_to_sram_like/inst_rdata_save_reg[1]/C
                         clock pessimism              0.032    -0.270    
    SLICE_X55Y62         FDRE (Hold_fdre_C_D)         0.092    -0.178    u_cpu/sram_like_mips/i_sram_to_sram_like/inst_rdata_save_reg[1]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.064    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk_clk_pll
Waveform(ns):       { 0.000 11.364 }
Period(ns):         22.727
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         22.727      20.572     BUFGCTRL_X0Y0   pll.clk_pll/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         22.727      21.478     PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         22.727      21.727     SLICE_X57Y90    cpu_resetn_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         22.727      21.727     SLICE_X57Y90    cpu_resetn_t_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         22.727      21.727     SLICE_X67Y54    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Min Period        n/a     FDRE/C             n/a            1.000         22.727      21.727     SLICE_X67Y54    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Min Period        n/a     FDRE/C             n/a            1.000         22.727      21.727     SLICE_X67Y51    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
Min Period        n/a     FDRE/C             n/a            1.000         22.727      21.727     SLICE_X68Y54    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
Min Period        n/a     FDRE/C             n/a            1.000         22.727      21.727     SLICE_X67Y54    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
Min Period        n/a     FDRE/C             n/a            1.000         22.727      21.727     SLICE_X67Y54    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       22.727      137.273    PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         11.364      10.114     SLICE_X34Y52    u_cpu/cache/i_cache/cache_block_reg_448_511_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         11.364      10.114     SLICE_X34Y52    u_cpu/cache/i_cache/cache_block_reg_448_511_12_14/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         11.364      10.114     SLICE_X34Y52    u_cpu/cache/i_cache/cache_block_reg_448_511_12_14/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         11.364      10.114     SLICE_X34Y52    u_cpu/cache/i_cache/cache_block_reg_448_511_12_14/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         11.364      10.114     SLICE_X30Y61    u_cpu/cache/i_cache/cache_block_reg_576_639_30_30/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         11.364      10.114     SLICE_X30Y61    u_cpu/cache/i_cache/cache_block_reg_576_639_30_30/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         11.364      10.114     SLICE_X30Y61    u_cpu/cache/i_cache/cache_block_reg_576_639_31_31/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         11.364      10.114     SLICE_X30Y61    u_cpu/cache/i_cache/cache_block_reg_576_639_31_31/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         11.364      10.114     SLICE_X34Y55    u_cpu/cache/i_cache/cache_block_reg_64_127_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         11.364      10.114     SLICE_X34Y55    u_cpu/cache/i_cache/cache_block_reg_64_127_12_14/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         11.364      10.114     SLICE_X34Y95    u_cpu/sram_like_mips/sram_mips/datapath/RegFile/rf_reg_r1_0_31_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         11.364      10.114     SLICE_X34Y95    u_cpu/sram_like_mips/sram_mips/datapath/RegFile/rf_reg_r1_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         11.364      10.114     SLICE_X34Y95    u_cpu/sram_like_mips/sram_mips/datapath/RegFile/rf_reg_r1_0_31_12_17/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         11.364      10.114     SLICE_X34Y95    u_cpu/sram_like_mips/sram_mips/datapath/RegFile/rf_reg_r1_0_31_12_17/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         11.364      10.114     SLICE_X34Y95    u_cpu/sram_like_mips/sram_mips/datapath/RegFile/rf_reg_r1_0_31_12_17/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         11.364      10.114     SLICE_X34Y95    u_cpu/sram_like_mips/sram_mips/datapath/RegFile/rf_reg_r1_0_31_12_17/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK         n/a            1.250         11.364      10.114     SLICE_X34Y95    u_cpu/sram_like_mips/sram_mips/datapath/RegFile/rf_reg_r1_0_31_12_17/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK         n/a            1.250         11.364      10.114     SLICE_X34Y95    u_cpu/sram_like_mips/sram_mips/datapath/RegFile/rf_reg_r1_0_31_12_17/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         11.364      10.114     SLICE_X34Y94    u_cpu/sram_like_mips/sram_mips/datapath/RegFile/rf_reg_r1_0_31_6_11/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         11.364      10.114     SLICE_X34Y94    u_cpu/sram_like_mips/sram_mips/datapath/RegFile/rf_reg_r1_0_31_6_11/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_clk_pll
  To Clock:  sys_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        1.275ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.275ns  (required time - arrival time)
  Source:                 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/gaxi_full_sm.gaxifull_mem_slave.incr_en_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_pll rise@10.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        7.948ns  (logic 2.034ns (25.590%)  route 5.914ns (74.410%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.760ns = ( 8.240 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.194ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        1.804    -2.194    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/s_aclk
    SLICE_X64Y46         FDRE                                         r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/gaxi_full_sm.gaxifull_mem_slave.incr_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.738 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/gaxi_full_sm.gaxifull_mem_slave.incr_en_r_reg/Q
                         net (fo=1, routed)           1.047    -0.691    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/incr_en_r
    SLICE_X61Y43         LUT3 (Prop_lut3_I1_O)        0.124    -0.567 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_39/O
                         net (fo=1, routed)           0.000    -0.567    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_39_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.035 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_37/CO[3]
                         net (fo=1, routed)           0.000    -0.035    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_37_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.079 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_36/CO[3]
                         net (fo=1, routed)           0.000     0.079    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_36_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.193 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.193    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_35_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.432 f  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/gaxi_full_sm.gaxifull_mem_slave.bmg_address_r_reg[17]_i_4/O[2]
                         net (fo=4, routed)           0.776     1.208    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/bmg_address_inc_c[16]
    SLICE_X57Y45         LUT6 (Prop_lut6_I3_O)        0.302     1.510 f  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_30/O
                         net (fo=6, routed)           1.231     2.741    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_30_n_0
    SLICE_X62Y46         LUT4 (Prop_lut4_I3_O)        0.153     2.894 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__9/O
                         net (fo=4, routed)           2.860     5.754    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2
    RAMB36_X0Y0          RAMB36E1                                     r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        1.732     8.240    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/s_aclk
    RAMB36_X0Y0          RAMB36E1                                     r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.490     7.750    
                         clock uncertainty           -0.071     7.679    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.650     7.029    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.029    
                         arrival time                          -5.754    
  -------------------------------------------------------------------
                         slack                                  1.275    

Slack (MET) :             1.347ns  (required time - arrival time)
  Source:                 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.bmg_address_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_pll rise@10.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        7.986ns  (logic 2.629ns (32.918%)  route 5.357ns (67.081%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.852ns = ( 8.148 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.198ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        1.800    -2.198    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
    SLICE_X59Y41         FDRE                                         r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.bmg_address_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.742 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.bmg_address_r_reg[2]/Q
                         net (fo=7, routed)           0.798    -0.944    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/bmg_address_r[2]
    SLICE_X56Y40         LUT3 (Prop_lut3_I0_O)        0.124    -0.820 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_38/O
                         net (fo=1, routed)           0.000    -0.820    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_38_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.307 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_33/CO[3]
                         net (fo=1, routed)           0.000    -0.307    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_33_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.190 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_32/CO[3]
                         net (fo=1, routed)           0.000    -0.190    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_32_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.073 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_31/CO[3]
                         net (fo=1, routed)           0.000    -0.073    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_31_n_0
    SLICE_X56Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     0.242 f  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_27/O[3]
                         net (fo=7, routed)           0.664     0.906    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/p_1_in__0[17]
    SLICE_X54Y43         LUT3 (Prop_lut3_I2_O)        0.299     1.205 f  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_7__0/O
                         net (fo=11, routed)          0.883     2.089    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    SLICE_X53Y42         LUT4 (Prop_lut4_I0_O)        0.356     2.445 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__11/O
                         net (fo=4, routed)           1.353     3.797    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1
    SLICE_X71Y58         LUT4 (Prop_lut4_I3_O)        0.332     4.129 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_39/O
                         net (fo=1, routed)           1.659     5.788    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_20
    RAMB36_X3Y17         RAMB36E1                                     r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        1.640     8.148    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/s_aclk
    RAMB36_X3Y17         RAMB36E1                                     r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     7.649    
                         clock uncertainty           -0.071     7.578    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     7.135    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.135    
                         arrival time                          -5.788    
  -------------------------------------------------------------------
                         slack                                  1.347    

Slack (MET) :             1.356ns  (required time - arrival time)
  Source:                 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_pll rise@10.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        8.454ns  (logic 3.360ns (39.746%)  route 5.094ns (60.254%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.813ns = ( 8.187 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.153ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        1.846    -2.153    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/s_aclk
    RAMB36_X1Y1          RAMB36E1                                     r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     0.301 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           2.677     2.979    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[31]_INST_0_i_1_0[2]
    SLICE_X10Y20         LUT6 (Prop_lut6_I0_O)        0.124     3.103 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[26]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     3.103    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[26]_INST_0_i_3_n_0
    SLICE_X10Y20         MUXF7 (Prop_muxf7_I0_O)      0.241     3.344 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.344    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[26]_INST_0_i_1_n_0
    SLICE_X10Y20         MUXF8 (Prop_muxf8_I0_O)      0.098     3.442 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[26]_INST_0/O
                         net (fo=1, routed)           1.713     5.155    u_axi_ram/ram_rdata[26]
    SLICE_X33Y41         LUT2 (Prop_lut2_I1_O)        0.319     5.474 r  u_axi_ram/u_axi_crossbar_1x2_i_19/O
                         net (fo=2, routed)           0.703     6.177    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_axi_rdata[26]
    SLICE_X41Y41         LUT3 (Prop_lut3_I0_O)        0.124     6.301 r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i[26]_i_1__0/O
                         net (fo=1, routed)           0.000     6.301    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i[26]_i_1__0_n_0
    SLICE_X41Y41         FDRE                                         r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        1.679     8.187    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/aclk
    SLICE_X41Y41         FDRE                                         r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i_reg[26]/C
                         clock pessimism             -0.490     7.697    
                         clock uncertainty           -0.071     7.626    
    SLICE_X41Y41         FDRE (Setup_fdre_C_D)        0.031     7.657    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i_reg[26]
  -------------------------------------------------------------------
                         required time                          7.657    
                         arrival time                          -6.301    
  -------------------------------------------------------------------
                         slack                                  1.356    

Slack (MET) :             1.359ns  (required time - arrival time)
  Source:                 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_pll rise@10.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        8.206ns  (logic 3.265ns (39.787%)  route 4.941ns (60.213%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.811ns = ( 8.189 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.234ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        1.765    -2.234    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/s_aclk
    RAMB36_X3Y11         RAMB36E1                                     r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     0.220 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.712     1.932    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[23]_INST_0_i_1_0[7]
    SLICE_X74Y78         LUT6 (Prop_lut6_I0_O)        0.124     2.056 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[23]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.056    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[23]_INST_0_i_3_n_0
    SLICE_X74Y78         MUXF7 (Prop_muxf7_I0_O)      0.241     2.297 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[23]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.297    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[23]_INST_0_i_1_n_0
    SLICE_X74Y78         MUXF8 (Prop_muxf8_I0_O)      0.098     2.395 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[23]_INST_0/O
                         net (fo=1, routed)           1.837     4.232    u_axi_ram/ram_rdata[23]
    SLICE_X62Y50         LUT2 (Prop_lut2_I1_O)        0.348     4.580 r  u_axi_ram/u_axi_crossbar_1x2_i_22/O
                         net (fo=2, routed)           1.393     5.973    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_axi_rdata[23]
    SLICE_X39Y47         FDRE                                         r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        1.681     8.189    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/aclk
    SLICE_X39Y47         FDRE                                         r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[23]/C
                         clock pessimism             -0.498     7.691    
                         clock uncertainty           -0.071     7.619    
    SLICE_X39Y47         FDRE (Setup_fdre_C_D)       -0.288     7.331    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[23]
  -------------------------------------------------------------------
                         required time                          7.331    
                         arrival time                          -5.973    
  -------------------------------------------------------------------
                         slack                                  1.359    

Slack (MET) :             1.389ns  (required time - arrival time)
  Source:                 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_pll rise@10.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        8.365ns  (logic 3.194ns (38.184%)  route 5.171ns (61.816%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.809ns = ( 8.191 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.152ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        1.847    -2.152    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/s_aclk
    RAMB36_X1Y0          RAMB36E1                                     r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     0.302 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           2.630     2.932    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[31]_INST_0_i_2_0[1]
    SLICE_X8Y22          LUT6 (Prop_lut6_I0_O)        0.124     3.056 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[25]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.056    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[25]_INST_0_i_5_n_0
    SLICE_X8Y22          MUXF7 (Prop_muxf7_I0_O)      0.209     3.265 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[25]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     3.265    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[25]_INST_0_i_2_n_0
    SLICE_X8Y22          MUXF8 (Prop_muxf8_I1_O)      0.088     3.353 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[25]_INST_0/O
                         net (fo=1, routed)           1.701     5.054    u_axi_ram/ram_rdata[25]
    SLICE_X33Y41         LUT2 (Prop_lut2_I1_O)        0.319     5.373 r  u_axi_ram/u_axi_crossbar_1x2_i_20/O
                         net (fo=2, routed)           0.840     6.213    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_axi_rdata[25]
    SLICE_X34Y49         FDRE                                         r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        1.683     8.191    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/aclk
    SLICE_X34Y49         FDRE                                         r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[25]/C
                         clock pessimism             -0.490     7.701    
                         clock uncertainty           -0.071     7.630    
    SLICE_X34Y49         FDRE (Setup_fdre_C_D)       -0.028     7.602    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[25]
  -------------------------------------------------------------------
                         required time                          7.602    
                         arrival time                          -6.213    
  -------------------------------------------------------------------
                         slack                                  1.389    

Slack (MET) :             1.409ns  (required time - arrival time)
  Source:                 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_pll rise@10.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        8.404ns  (logic 3.318ns (39.481%)  route 5.086ns (60.519%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.808ns = ( 8.192 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.152ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        1.847    -2.152    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/s_aclk
    RAMB36_X1Y0          RAMB36E1                                     r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     0.302 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           2.630     2.932    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[31]_INST_0_i_2_0[1]
    SLICE_X8Y22          LUT6 (Prop_lut6_I0_O)        0.124     3.056 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[25]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.056    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[25]_INST_0_i_5_n_0
    SLICE_X8Y22          MUXF7 (Prop_muxf7_I0_O)      0.209     3.265 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[25]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     3.265    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[25]_INST_0_i_2_n_0
    SLICE_X8Y22          MUXF8 (Prop_muxf8_I1_O)      0.088     3.353 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[25]_INST_0/O
                         net (fo=1, routed)           1.701     5.054    u_axi_ram/ram_rdata[25]
    SLICE_X33Y41         LUT2 (Prop_lut2_I1_O)        0.319     5.373 r  u_axi_ram/u_axi_crossbar_1x2_i_20/O
                         net (fo=2, routed)           0.755     6.128    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_axi_rdata[25]
    SLICE_X33Y49         LUT3 (Prop_lut3_I0_O)        0.124     6.252 r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i[25]_i_1__0/O
                         net (fo=1, routed)           0.000     6.252    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i[25]_i_1__0_n_0
    SLICE_X33Y49         FDRE                                         r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        1.684     8.192    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/aclk
    SLICE_X33Y49         FDRE                                         r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i_reg[25]/C
                         clock pessimism             -0.490     7.702    
                         clock uncertainty           -0.071     7.631    
    SLICE_X33Y49         FDRE (Setup_fdre_C_D)        0.031     7.662    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i_reg[25]
  -------------------------------------------------------------------
                         required time                          7.662    
                         arrival time                          -6.252    
  -------------------------------------------------------------------
                         slack                                  1.409    

Slack (MET) :             1.409ns  (required time - arrival time)
  Source:                 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_pll rise@10.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        8.400ns  (logic 3.514ns (41.834%)  route 4.886ns (58.166%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.813ns = ( 8.187 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.152ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        1.847    -2.152    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/s_aclk
    RAMB36_X1Y0          RAMB36E1                                     r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     0.302 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           2.574     2.876    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[31]_INST_0_i_2_0[3]
    SLICE_X8Y23          LUT6 (Prop_lut6_I0_O)        0.124     3.000 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[27]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.000    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[27]_INST_0_i_5_n_0
    SLICE_X8Y23          MUXF7 (Prop_muxf7_I0_O)      0.209     3.209 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[27]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     3.209    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[27]_INST_0_i_2_n_0
    SLICE_X8Y23          MUXF8 (Prop_muxf8_I1_O)      0.088     3.297 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[27]_INST_0/O
                         net (fo=1, routed)           1.569     4.866    u_axi_ram/ram_rdata[27]
    SLICE_X33Y41         LUT2 (Prop_lut2_I1_O)        0.313     5.179 r  u_axi_ram/u_axi_crossbar_1x2_i_18/O
                         net (fo=2, routed)           0.743     5.922    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_axi_rdata[27]
    SLICE_X41Y41         LUT3 (Prop_lut3_I0_O)        0.326     6.248 r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i[27]_i_1__0/O
                         net (fo=1, routed)           0.000     6.248    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i[27]_i_1__0_n_0
    SLICE_X41Y41         FDRE                                         r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        1.679     8.187    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/aclk
    SLICE_X41Y41         FDRE                                         r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i_reg[27]/C
                         clock pessimism             -0.490     7.697    
                         clock uncertainty           -0.071     7.626    
    SLICE_X41Y41         FDRE (Setup_fdre_C_D)        0.032     7.658    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i_reg[27]
  -------------------------------------------------------------------
                         required time                          7.658    
                         arrival time                          -6.248    
  -------------------------------------------------------------------
                         slack                                  1.409    

Slack (MET) :             1.426ns  (required time - arrival time)
  Source:                 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_pll rise@10.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        8.466ns  (logic 3.553ns (41.966%)  route 4.913ns (58.034%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.816ns = ( 8.184 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.152ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        1.847    -2.152    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/s_aclk
    RAMB36_X1Y0          RAMB36E1                                     r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     0.302 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           2.471     2.773    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[31]_INST_0_i_2_0[5]
    SLICE_X9Y23          LUT6 (Prop_lut6_I0_O)        0.124     2.897 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[29]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.897    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[29]_INST_0_i_5_n_0
    SLICE_X9Y23          MUXF7 (Prop_muxf7_I0_O)      0.212     3.109 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[29]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     3.109    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[29]_INST_0_i_2_n_0
    SLICE_X9Y23          MUXF8 (Prop_muxf8_I1_O)      0.094     3.203 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[29]_INST_0/O
                         net (fo=1, routed)           1.579     4.782    u_axi_ram/ram_rdata[29]
    SLICE_X33Y41         LUT2 (Prop_lut2_I1_O)        0.311     5.093 r  u_axi_ram/u_axi_crossbar_1x2_i_16/O
                         net (fo=2, routed)           0.864     5.957    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_axi_rdata[29]
    SLICE_X42Y42         LUT3 (Prop_lut3_I0_O)        0.358     6.315 r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i[29]_i_1__0/O
                         net (fo=1, routed)           0.000     6.315    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i[29]_i_1__0_n_0
    SLICE_X42Y42         FDRE                                         r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        1.676     8.184    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/aclk
    SLICE_X42Y42         FDRE                                         r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i_reg[29]/C
                         clock pessimism             -0.490     7.694    
                         clock uncertainty           -0.071     7.623    
    SLICE_X42Y42         FDRE (Setup_fdre_C_D)        0.118     7.741    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i_reg[29]
  -------------------------------------------------------------------
                         required time                          7.741    
                         arrival time                          -6.315    
  -------------------------------------------------------------------
                         slack                                  1.426    

Slack (MET) :             1.432ns  (required time - arrival time)
  Source:                 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_pll rise@10.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        8.377ns  (logic 3.360ns (40.108%)  route 5.017ns (59.892%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.813ns = ( 8.187 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.153ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        1.846    -2.153    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/s_aclk
    RAMB36_X1Y1          RAMB36E1                                     r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     0.301 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           2.758     3.059    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[31]_INST_0_i_1_0[0]
    SLICE_X15Y20         LUT6 (Prop_lut6_I0_O)        0.124     3.183 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[24]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     3.183    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[24]_INST_0_i_3_n_0
    SLICE_X15Y20         MUXF7 (Prop_muxf7_I0_O)      0.238     3.421 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[24]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.421    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[24]_INST_0_i_1_n_0
    SLICE_X15Y20         MUXF8 (Prop_muxf8_I0_O)      0.104     3.525 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[24]_INST_0/O
                         net (fo=1, routed)           1.608     5.133    u_axi_ram/ram_rdata[24]
    SLICE_X38Y40         LUT2 (Prop_lut2_I1_O)        0.316     5.449 r  u_axi_ram/u_axi_crossbar_1x2_i_21/O
                         net (fo=2, routed)           0.652     6.101    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_axi_rdata[24]
    SLICE_X41Y41         LUT3 (Prop_lut3_I0_O)        0.124     6.225 r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i[24]_i_1__0/O
                         net (fo=1, routed)           0.000     6.225    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i[24]_i_1__0_n_0
    SLICE_X41Y41         FDRE                                         r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        1.679     8.187    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/aclk
    SLICE_X41Y41         FDRE                                         r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i_reg[24]/C
                         clock pessimism             -0.490     7.697    
                         clock uncertainty           -0.071     7.626    
    SLICE_X41Y41         FDRE (Setup_fdre_C_D)        0.031     7.657    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i_reg[24]
  -------------------------------------------------------------------
                         required time                          7.657    
                         arrival time                          -6.225    
  -------------------------------------------------------------------
                         slack                                  1.432    

Slack (MET) :             1.459ns  (required time - arrival time)
  Source:                 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_pll rise@10.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        8.226ns  (logic 3.236ns (39.338%)  route 4.990ns (60.662%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.813ns = ( 8.187 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.153ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        1.846    -2.153    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/s_aclk
    RAMB36_X1Y1          RAMB36E1                                     r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     0.301 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           2.677     2.979    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[31]_INST_0_i_1_0[2]
    SLICE_X10Y20         LUT6 (Prop_lut6_I0_O)        0.124     3.103 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[26]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     3.103    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[26]_INST_0_i_3_n_0
    SLICE_X10Y20         MUXF7 (Prop_muxf7_I0_O)      0.241     3.344 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.344    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[26]_INST_0_i_1_n_0
    SLICE_X10Y20         MUXF8 (Prop_muxf8_I0_O)      0.098     3.442 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[26]_INST_0/O
                         net (fo=1, routed)           1.713     5.155    u_axi_ram/ram_rdata[26]
    SLICE_X33Y41         LUT2 (Prop_lut2_I1_O)        0.319     5.474 r  u_axi_ram/u_axi_crossbar_1x2_i_19/O
                         net (fo=2, routed)           0.599     6.074    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_axi_rdata[26]
    SLICE_X40Y41         FDRE                                         r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        1.679     8.187    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/aclk
    SLICE_X40Y41         FDRE                                         r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[26]/C
                         clock pessimism             -0.490     7.697    
                         clock uncertainty           -0.071     7.626    
    SLICE_X40Y41         FDRE (Setup_fdre_C_D)       -0.093     7.533    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[26]
  -------------------------------------------------------------------
                         required time                          7.533    
                         arrival time                          -6.074    
  -------------------------------------------------------------------
                         slack                                  1.459    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_pll rise@0.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.061%)  route 0.239ns (62.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.223ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        0.629    -0.464    u_confreg/sys_clk
    SLICE_X52Y47         FDRE                                         r  u_confreg/conf_wdata_r1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.323 r  u_confreg/conf_wdata_r1_reg[14]/Q
                         net (fo=1, routed)           0.239    -0.083    u_confreg/conf_wdata_r1[14]
    SLICE_X45Y46         FDRE                                         r  u_confreg/conf_wdata_r2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        0.907    -0.223    u_confreg/sys_clk
    SLICE_X45Y46         FDRE                                         r  u_confreg/conf_wdata_r2_reg[14]/C
                         clock pessimism              0.029    -0.195    
    SLICE_X45Y46         FDRE (Hold_fdre_C_D)         0.072    -0.123    u_confreg/conf_wdata_r2_reg[14]
  -------------------------------------------------------------------
                         required time                          0.123    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_pll rise@0.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.134%)  route 0.239ns (62.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.229ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    -0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        0.630    -0.463    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X51Y47         FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.322 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[60]/Q
                         net (fo=9, routed)           0.239    -0.083    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_aw/D[2]
    SLICE_X52Y42         FDRE                                         r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        0.901    -0.229    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X52Y42         FDRE                                         r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[2]/C
                         clock pessimism              0.029    -0.201    
    SLICE_X52Y42         FDRE (Hold_fdre_C_D)         0.070    -0.131    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[2]
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_pll rise@0.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.300%)  route 0.258ns (64.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.223ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        0.627    -0.466    u_confreg/sys_clk
    SLICE_X55Y42         FDRE                                         r  u_confreg/conf_wdata_r1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.325 r  u_confreg/conf_wdata_r1_reg[9]/Q
                         net (fo=1, routed)           0.258    -0.066    u_confreg/conf_wdata_r1[9]
    SLICE_X40Y42         FDRE                                         r  u_confreg/conf_wdata_r2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        0.907    -0.223    u_confreg/sys_clk
    SLICE_X40Y42         FDRE                                         r  u_confreg/conf_wdata_r2_reg[9]/C
                         clock pessimism              0.029    -0.195    
    SLICE_X40Y42         FDRE (Hold_fdre_C_D)         0.078    -0.117    u_confreg/conf_wdata_r2_reg[9]
  -------------------------------------------------------------------
                         required time                          0.117    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_pll rise@0.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (35.011%)  route 0.262ns (64.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.229ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    -0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        0.630    -0.463    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X51Y47         FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.322 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[59]/Q
                         net (fo=9, routed)           0.262    -0.060    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_aw/D[1]
    SLICE_X52Y42         FDRE                                         r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        0.901    -0.229    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X52Y42         FDRE                                         r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[1]/C
                         clock pessimism              0.029    -0.201    
    SLICE_X52Y42         FDRE (Hold_fdre_C_D)         0.070    -0.131    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[1]
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_pll rise@0.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.434%)  route 0.257ns (64.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        0.562    -0.531    u_confreg/sys_clk
    SLICE_X53Y53         FDRE                                         r  u_confreg/conf_wdata_r1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  u_confreg/conf_wdata_r1_reg[16]/Q
                         net (fo=1, routed)           0.257    -0.133    u_confreg/conf_wdata_r1[16]
    SLICE_X50Y50         FDRE                                         r  u_confreg/conf_wdata_r2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        0.834    -0.296    u_confreg/sys_clk
    SLICE_X50Y50         FDRE                                         r  u_confreg/conf_wdata_r2_reg[16]/C
                         clock pessimism              0.032    -0.264    
    SLICE_X50Y50         FDRE (Hold_fdre_C_D)         0.060    -0.204    u_confreg/conf_wdata_r2_reg[16]
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_pll rise@0.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.128ns (24.397%)  route 0.397ns (75.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.291ns
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        0.637    -0.456    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X31Y48         FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDCE (Prop_fdce_C_Q)         0.128    -0.328 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=49, routed)          0.397     0.069    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/ADDRD0
    SLICE_X38Y50         RAMD32                                       r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        0.839    -0.291    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X38Y50         RAMD32                                       r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA/CLK
                         clock pessimism              0.032    -0.259    
    SLICE_X38Y50         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.257    -0.002    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA
  -------------------------------------------------------------------
                         required time                          0.002    
                         arrival time                           0.069    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_pll rise@0.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.128ns (24.397%)  route 0.397ns (75.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.291ns
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        0.637    -0.456    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X31Y48         FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDCE (Prop_fdce_C_Q)         0.128    -0.328 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=49, routed)          0.397     0.069    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/ADDRD0
    SLICE_X38Y50         RAMD32                                       r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        0.839    -0.291    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X38Y50         RAMD32                                       r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA_D1/CLK
                         clock pessimism              0.032    -0.259    
    SLICE_X38Y50         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.257    -0.002    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.002    
                         arrival time                           0.069    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_pll rise@0.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.128ns (24.397%)  route 0.397ns (75.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.291ns
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        0.637    -0.456    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X31Y48         FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDCE (Prop_fdce_C_Q)         0.128    -0.328 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=49, routed)          0.397     0.069    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/ADDRD0
    SLICE_X38Y50         RAMD32                                       r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        0.839    -0.291    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X38Y50         RAMD32                                       r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB/CLK
                         clock pessimism              0.032    -0.259    
    SLICE_X38Y50         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.257    -0.002    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB
  -------------------------------------------------------------------
                         required time                          0.002    
                         arrival time                           0.069    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_pll rise@0.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.128ns (24.397%)  route 0.397ns (75.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.291ns
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        0.637    -0.456    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X31Y48         FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDCE (Prop_fdce_C_Q)         0.128    -0.328 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=49, routed)          0.397     0.069    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/ADDRD0
    SLICE_X38Y50         RAMD32                                       r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        0.839    -0.291    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X38Y50         RAMD32                                       r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB_D1/CLK
                         clock pessimism              0.032    -0.259    
    SLICE_X38Y50         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.257    -0.002    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.002    
                         arrival time                           0.069    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_pll rise@0.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.128ns (24.397%)  route 0.397ns (75.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.291ns
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        0.637    -0.456    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X31Y48         FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDCE (Prop_fdce_C_Q)         0.128    -0.328 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=49, routed)          0.397     0.069    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/ADDRD0
    SLICE_X38Y50         RAMD32                                       r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        0.839    -0.291    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X38Y50         RAMD32                                       r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC/CLK
                         clock pessimism              0.032    -0.259    
    SLICE_X38Y50         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.257    -0.002    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC
  -------------------------------------------------------------------
                         required time                          0.002    
                         arrival time                           0.069    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y10    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y10    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y15    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y15    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y9     u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y9     u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y0     u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y0     u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y7     u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y7     u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y47    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y47    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y47    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y47    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y47    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y47    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y47    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y47    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y49    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y49    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y42    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y42    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y42    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y42    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y42    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y42    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y42    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y42    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y50    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y50    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_clk_pll
  To Clock:  cpu_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        8.691ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.691ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.043ns  (logic 0.419ns (40.172%)  route 0.624ns (59.829%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48                                      0.000     0.000 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.624     1.043    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X37Y48         FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X37Y48         FDRE (Setup_fdre_C_D)       -0.266     9.734    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.734    
                         arrival time                          -1.043    
  -------------------------------------------------------------------
                         slack                                  8.691    

Slack (MET) :             8.701ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.204ns  (logic 0.456ns (37.877%)  route 0.748ns (62.123%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y62                                      0.000     0.000 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X68Y62         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.748     1.204    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X69Y62         FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X69Y62         FDRE (Setup_fdre_C_D)       -0.095     9.905    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.204    
  -------------------------------------------------------------------
                         slack                                  8.701    

Slack (MET) :             8.719ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.011ns  (logic 0.419ns (41.452%)  route 0.592ns (58.548%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y61                                      0.000     0.000 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X68Y61         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.592     1.011    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X69Y61         FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X69Y61         FDRE (Setup_fdre_C_D)       -0.270     9.730    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                          -1.011    
  -------------------------------------------------------------------
                         slack                                  8.719    

Slack (MET) :             8.739ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.166ns  (logic 0.456ns (39.102%)  route 0.710ns (60.898%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45                                      0.000     0.000 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.710     1.166    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X22Y44         FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X22Y44         FDRE (Setup_fdre_C_D)       -0.095     9.905    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.166    
  -------------------------------------------------------------------
                         slack                                  8.739    

Slack (MET) :             8.747ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.158ns  (logic 0.518ns (44.743%)  route 0.640ns (55.257%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53                                      0.000     0.000 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X62Y53         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.640     1.158    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X64Y53         FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X64Y53         FDRE (Setup_fdre_C_D)       -0.095     9.905    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.158    
  -------------------------------------------------------------------
                         slack                                  8.747    

Slack (MET) :             8.769ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.963ns  (logic 0.419ns (43.488%)  route 0.544ns (56.512%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53                                      0.000     0.000 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X61Y53         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.544     0.963    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X63Y53         FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X63Y53         FDRE (Setup_fdre_C_D)       -0.268     9.732    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -0.963    
  -------------------------------------------------------------------
                         slack                                  8.769    

Slack (MET) :             8.840ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.065ns  (logic 0.456ns (42.823%)  route 0.609ns (57.177%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y65                                      0.000     0.000 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X68Y65         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.609     1.065    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X69Y65         FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X69Y65         FDRE (Setup_fdre_C_D)       -0.095     9.905    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.065    
  -------------------------------------------------------------------
                         slack                                  8.840    

Slack (MET) :             8.841ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.891ns  (logic 0.419ns (47.005%)  route 0.472ns (52.995%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45                                      0.000     0.000 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.472     0.891    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X22Y44         FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X22Y44         FDRE (Setup_fdre_C_D)       -0.268     9.732    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -0.891    
  -------------------------------------------------------------------
                         slack                                  8.841    

Slack (MET) :             8.855ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.052ns  (logic 0.456ns (43.358%)  route 0.596ns (56.642%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48                                      0.000     0.000 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.596     1.052    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X35Y48         FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X35Y48         FDRE (Setup_fdre_C_D)       -0.093     9.907    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.052    
  -------------------------------------------------------------------
                         slack                                  8.855    

Slack (MET) :             8.856ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.049ns  (logic 0.456ns (43.464%)  route 0.593ns (56.536%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y53                                      0.000     0.000 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X67Y53         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.593     1.049    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X67Y54         FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X67Y54         FDRE (Setup_fdre_C_D)       -0.095     9.905    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.049    
  -------------------------------------------------------------------
                         slack                                  8.856    





---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_clk_pll
  To Clock:  sys_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack       21.171ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.171ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.727ns  (MaxDelay Path 22.727ns)
  Data Path Delay:        1.280ns  (logic 0.478ns (37.355%)  route 0.802ns (62.645%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 22.727ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y51                                      0.000     0.000 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X70Y51         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.802     1.280    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X69Y51         FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   22.727    22.727    
    SLICE_X69Y51         FDRE (Setup_fdre_C_D)       -0.276    22.451    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         22.451    
                         arrival time                          -1.280    
  -------------------------------------------------------------------
                         slack                                 21.171    

Slack (MET) :             21.196ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.727ns  (MaxDelay Path 22.727ns)
  Data Path Delay:        1.265ns  (logic 0.478ns (37.781%)  route 0.787ns (62.219%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 22.727ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49                                      0.000     0.000 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.787     1.265    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X55Y42         FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   22.727    22.727    
    SLICE_X55Y42         FDRE (Setup_fdre_C_D)       -0.266    22.461    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         22.461    
                         arrival time                          -1.265    
  -------------------------------------------------------------------
                         slack                                 21.196    

Slack (MET) :             21.326ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.727ns  (MaxDelay Path 22.727ns)
  Data Path Delay:        1.298ns  (logic 0.518ns (39.898%)  route 0.780ns (60.102%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 22.727ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49                                      0.000     0.000 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.780     1.298    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X53Y49         FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   22.727    22.727    
    SLICE_X53Y49         FDRE (Setup_fdre_C_D)       -0.103    22.624    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         22.624    
                         arrival time                          -1.298    
  -------------------------------------------------------------------
                         slack                                 21.326    

Slack (MET) :             21.357ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.727ns  (MaxDelay Path 22.727ns)
  Data Path Delay:        1.100ns  (logic 0.478ns (43.466%)  route 0.622ns (56.534%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 22.727ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49                                      0.000     0.000 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.622     1.100    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X53Y48         FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   22.727    22.727    
    SLICE_X53Y48         FDRE (Setup_fdre_C_D)       -0.270    22.457    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         22.457    
                         arrival time                          -1.100    
  -------------------------------------------------------------------
                         slack                                 21.357    

Slack (MET) :             21.456ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.727ns  (MaxDelay Path 22.727ns)
  Data Path Delay:        1.178ns  (logic 0.456ns (38.710%)  route 0.722ns (61.290%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 22.727ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48                                      0.000     0.000 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X35Y48         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.722     1.178    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X33Y48         FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   22.727    22.727    
    SLICE_X33Y48         FDRE (Setup_fdre_C_D)       -0.093    22.634    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         22.634    
                         arrival time                          -1.178    
  -------------------------------------------------------------------
                         slack                                 21.456    

Slack (MET) :             21.533ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.727ns  (MaxDelay Path 22.727ns)
  Data Path Delay:        1.101ns  (logic 0.456ns (41.416%)  route 0.645ns (58.584%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 22.727ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y51                                      0.000     0.000 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X67Y51         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.645     1.101    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X68Y51         FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   22.727    22.727    
    SLICE_X68Y51         FDRE (Setup_fdre_C_D)       -0.093    22.634    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         22.634    
                         arrival time                          -1.101    
  -------------------------------------------------------------------
                         slack                                 21.533    

Slack (MET) :             21.534ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.727ns  (MaxDelay Path 22.727ns)
  Data Path Delay:        1.098ns  (logic 0.518ns (47.170%)  route 0.580ns (52.830%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 22.727ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49                                      0.000     0.000 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.580     1.098    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X53Y48         FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   22.727    22.727    
    SLICE_X53Y48         FDRE (Setup_fdre_C_D)       -0.095    22.632    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         22.632    
                         arrival time                          -1.098    
  -------------------------------------------------------------------
                         slack                                 21.534    

Slack (MET) :             21.545ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.727ns  (MaxDelay Path 22.727ns)
  Data Path Delay:        1.087ns  (logic 0.456ns (41.956%)  route 0.631ns (58.044%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 22.727ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46                                      0.000     0.000 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.631     1.087    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X25Y47         FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   22.727    22.727    
    SLICE_X25Y47         FDRE (Setup_fdre_C_D)       -0.095    22.632    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         22.632    
                         arrival time                          -1.087    
  -------------------------------------------------------------------
                         slack                                 21.545    

Slack (MET) :             21.550ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.727ns  (MaxDelay Path 22.727ns)
  Data Path Delay:        1.084ns  (logic 0.518ns (47.778%)  route 0.566ns (52.222%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 22.727ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y51                                      0.000     0.000 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X70Y51         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.566     1.084    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X71Y51         FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   22.727    22.727    
    SLICE_X71Y51         FDRE (Setup_fdre_C_D)       -0.093    22.634    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         22.634    
                         arrival time                          -1.084    
  -------------------------------------------------------------------
                         slack                                 21.550    

Slack (MET) :             21.552ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.727ns  (MaxDelay Path 22.727ns)
  Data Path Delay:        1.080ns  (logic 0.518ns (47.966%)  route 0.562ns (52.034%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 22.727ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y51                                      0.000     0.000 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X70Y51         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.562     1.080    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X71Y51         FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   22.727    22.727    
    SLICE_X71Y51         FDRE (Setup_fdre_C_D)       -0.095    22.632    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         22.632    
                         arrival time                          -1.080    
  -------------------------------------------------------------------
                         slack                                 21.552    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  cpu_clk_clk_pll
  To Clock:  cpu_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack       14.516ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.426ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.516ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Destination:            u_cpu/sram_like_mips/sram_mips/datapath/div/start_cnt_reg/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.727ns  (cpu_clk_clk_pll rise@22.727ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        7.403ns  (logic 0.608ns (8.213%)  route 6.795ns (91.787%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.990ns = ( 20.738 - 22.727 ) 
    Source Clock Delay      (SCD):    -2.376ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6356, routed)        1.622    -2.376    cpu_clk
    SLICE_X57Y90         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.920 r  cpu_resetn_reg/Q
                         net (fo=62, routed)          1.834    -0.086    u_cpu/cache/i_cache/cpu_resetn
    SLICE_X64Y86         LUT1 (Prop_lut1_I0_O)        0.152     0.066 f  u_cpu/cache/i_cache/FSM_onehot_state[1]_i_1/O
                         net (fo=3204, routed)        4.961     5.027    u_cpu/sram_like_mips/sram_mips/datapath/div/rst
    SLICE_X40Y110        FDCE                                         f  u_cpu/sram_like_mips/sram_mips/datapath/div/start_cnt_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     22.727    22.727 r  
    E3                                                0.000    22.727 r  clk (IN)
                         net (fo=0)                   0.000    22.727    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    24.139 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    25.379    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    17.510 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    19.144    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.235 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6356, routed)        1.503    20.738    u_cpu/sram_like_mips/sram_mips/datapath/div/cpu_clk
    SLICE_X40Y110        FDCE                                         r  u_cpu/sram_like_mips/sram_mips/datapath/div/start_cnt_reg/C
                         clock pessimism             -0.506    20.231    
                         clock uncertainty           -0.081    20.150    
    SLICE_X40Y110        FDCE (Recov_fdce_C_CLR)     -0.607    19.543    u_cpu/sram_like_mips/sram_mips/datapath/div/start_cnt_reg
  -------------------------------------------------------------------
                         required time                         19.543    
                         arrival time                          -5.027    
  -------------------------------------------------------------------
                         slack                                 14.516    

Slack (MET) :             15.710ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Destination:            u_cpu/sram_like_mips/sram_mips/datapath/div/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.727ns  (cpu_clk_clk_pll rise@22.727ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        6.204ns  (logic 0.608ns (9.800%)  route 5.596ns (90.200%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.995ns = ( 20.733 - 22.727 ) 
    Source Clock Delay      (SCD):    -2.376ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6356, routed)        1.622    -2.376    cpu_clk
    SLICE_X57Y90         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.920 r  cpu_resetn_reg/Q
                         net (fo=62, routed)          1.834    -0.086    u_cpu/cache/i_cache/cpu_resetn
    SLICE_X64Y86         LUT1 (Prop_lut1_I0_O)        0.152     0.066 f  u_cpu/cache/i_cache/FSM_onehot_state[1]_i_1/O
                         net (fo=3204, routed)        3.762     3.828    u_cpu/sram_like_mips/sram_mips/datapath/div/rst
    SLICE_X51Y103        FDCE                                         f  u_cpu/sram_like_mips/sram_mips/datapath/div/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     22.727    22.727 r  
    E3                                                0.000    22.727 r  clk (IN)
                         net (fo=0)                   0.000    22.727    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    24.139 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    25.379    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    17.510 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    19.144    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.235 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6356, routed)        1.498    20.733    u_cpu/sram_like_mips/sram_mips/datapath/div/cpu_clk
    SLICE_X51Y103        FDCE                                         r  u_cpu/sram_like_mips/sram_mips/datapath/div/cnt_reg[4]/C
                         clock pessimism             -0.506    20.226    
                         clock uncertainty           -0.081    20.145    
    SLICE_X51Y103        FDCE (Recov_fdce_C_CLR)     -0.607    19.538    u_cpu/sram_like_mips/sram_mips/datapath/div/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         19.538    
                         arrival time                          -3.828    
  -------------------------------------------------------------------
                         slack                                 15.710    

Slack (MET) :             15.710ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Destination:            u_cpu/sram_like_mips/sram_mips/datapath/div/cnt_reg[5]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.727ns  (cpu_clk_clk_pll rise@22.727ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        6.204ns  (logic 0.608ns (9.800%)  route 5.596ns (90.200%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.995ns = ( 20.733 - 22.727 ) 
    Source Clock Delay      (SCD):    -2.376ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6356, routed)        1.622    -2.376    cpu_clk
    SLICE_X57Y90         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.920 r  cpu_resetn_reg/Q
                         net (fo=62, routed)          1.834    -0.086    u_cpu/cache/i_cache/cpu_resetn
    SLICE_X64Y86         LUT1 (Prop_lut1_I0_O)        0.152     0.066 f  u_cpu/cache/i_cache/FSM_onehot_state[1]_i_1/O
                         net (fo=3204, routed)        3.762     3.828    u_cpu/sram_like_mips/sram_mips/datapath/div/rst
    SLICE_X51Y103        FDCE                                         f  u_cpu/sram_like_mips/sram_mips/datapath/div/cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     22.727    22.727 r  
    E3                                                0.000    22.727 r  clk (IN)
                         net (fo=0)                   0.000    22.727    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    24.139 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    25.379    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    17.510 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    19.144    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.235 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6356, routed)        1.498    20.733    u_cpu/sram_like_mips/sram_mips/datapath/div/cpu_clk
    SLICE_X51Y103        FDCE                                         r  u_cpu/sram_like_mips/sram_mips/datapath/div/cnt_reg[5]/C
                         clock pessimism             -0.506    20.226    
                         clock uncertainty           -0.081    20.145    
    SLICE_X51Y103        FDCE (Recov_fdce_C_CLR)     -0.607    19.538    u_cpu/sram_like_mips/sram_mips/datapath/div/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         19.538    
                         arrival time                          -3.828    
  -------------------------------------------------------------------
                         slack                                 15.710    

Slack (MET) :             17.363ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Destination:            u_cpu/sram_like_mips/sram_mips/datapath/div/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.727ns  (cpu_clk_clk_pll rise@22.727ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.551ns  (logic 0.608ns (13.359%)  route 3.943ns (86.641%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.995ns = ( 20.733 - 22.727 ) 
    Source Clock Delay      (SCD):    -2.376ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6356, routed)        1.622    -2.376    cpu_clk
    SLICE_X57Y90         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.920 r  cpu_resetn_reg/Q
                         net (fo=62, routed)          1.834    -0.086    u_cpu/cache/i_cache/cpu_resetn
    SLICE_X64Y86         LUT1 (Prop_lut1_I0_O)        0.152     0.066 f  u_cpu/cache/i_cache/FSM_onehot_state[1]_i_1/O
                         net (fo=3204, routed)        2.109     2.175    u_cpu/sram_like_mips/sram_mips/datapath/div/rst
    SLICE_X51Y104        FDCE                                         f  u_cpu/sram_like_mips/sram_mips/datapath/div/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     22.727    22.727 r  
    E3                                                0.000    22.727 r  clk (IN)
                         net (fo=0)                   0.000    22.727    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    24.139 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    25.379    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    17.510 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    19.144    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.235 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6356, routed)        1.498    20.733    u_cpu/sram_like_mips/sram_mips/datapath/div/cpu_clk
    SLICE_X51Y104        FDCE                                         r  u_cpu/sram_like_mips/sram_mips/datapath/div/cnt_reg[0]/C
                         clock pessimism             -0.506    20.226    
                         clock uncertainty           -0.081    20.145    
    SLICE_X51Y104        FDCE (Recov_fdce_C_CLR)     -0.607    19.538    u_cpu/sram_like_mips/sram_mips/datapath/div/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         19.538    
                         arrival time                          -2.175    
  -------------------------------------------------------------------
                         slack                                 17.363    

Slack (MET) :             17.363ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Destination:            u_cpu/sram_like_mips/sram_mips/datapath/div/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.727ns  (cpu_clk_clk_pll rise@22.727ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.551ns  (logic 0.608ns (13.359%)  route 3.943ns (86.641%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.995ns = ( 20.733 - 22.727 ) 
    Source Clock Delay      (SCD):    -2.376ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6356, routed)        1.622    -2.376    cpu_clk
    SLICE_X57Y90         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.920 r  cpu_resetn_reg/Q
                         net (fo=62, routed)          1.834    -0.086    u_cpu/cache/i_cache/cpu_resetn
    SLICE_X64Y86         LUT1 (Prop_lut1_I0_O)        0.152     0.066 f  u_cpu/cache/i_cache/FSM_onehot_state[1]_i_1/O
                         net (fo=3204, routed)        2.109     2.175    u_cpu/sram_like_mips/sram_mips/datapath/div/rst
    SLICE_X51Y104        FDCE                                         f  u_cpu/sram_like_mips/sram_mips/datapath/div/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     22.727    22.727 r  
    E3                                                0.000    22.727 r  clk (IN)
                         net (fo=0)                   0.000    22.727    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    24.139 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    25.379    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    17.510 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    19.144    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.235 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6356, routed)        1.498    20.733    u_cpu/sram_like_mips/sram_mips/datapath/div/cpu_clk
    SLICE_X51Y104        FDCE                                         r  u_cpu/sram_like_mips/sram_mips/datapath/div/cnt_reg[1]/C
                         clock pessimism             -0.506    20.226    
                         clock uncertainty           -0.081    20.145    
    SLICE_X51Y104        FDCE (Recov_fdce_C_CLR)     -0.607    19.538    u_cpu/sram_like_mips/sram_mips/datapath/div/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         19.538    
                         arrival time                          -2.175    
  -------------------------------------------------------------------
                         slack                                 17.363    

Slack (MET) :             17.363ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Destination:            u_cpu/sram_like_mips/sram_mips/datapath/div/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.727ns  (cpu_clk_clk_pll rise@22.727ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.551ns  (logic 0.608ns (13.359%)  route 3.943ns (86.641%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.995ns = ( 20.733 - 22.727 ) 
    Source Clock Delay      (SCD):    -2.376ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6356, routed)        1.622    -2.376    cpu_clk
    SLICE_X57Y90         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.920 r  cpu_resetn_reg/Q
                         net (fo=62, routed)          1.834    -0.086    u_cpu/cache/i_cache/cpu_resetn
    SLICE_X64Y86         LUT1 (Prop_lut1_I0_O)        0.152     0.066 f  u_cpu/cache/i_cache/FSM_onehot_state[1]_i_1/O
                         net (fo=3204, routed)        2.109     2.175    u_cpu/sram_like_mips/sram_mips/datapath/div/rst
    SLICE_X51Y104        FDCE                                         f  u_cpu/sram_like_mips/sram_mips/datapath/div/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     22.727    22.727 r  
    E3                                                0.000    22.727 r  clk (IN)
                         net (fo=0)                   0.000    22.727    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    24.139 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    25.379    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    17.510 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    19.144    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.235 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6356, routed)        1.498    20.733    u_cpu/sram_like_mips/sram_mips/datapath/div/cpu_clk
    SLICE_X51Y104        FDCE                                         r  u_cpu/sram_like_mips/sram_mips/datapath/div/cnt_reg[2]/C
                         clock pessimism             -0.506    20.226    
                         clock uncertainty           -0.081    20.145    
    SLICE_X51Y104        FDCE (Recov_fdce_C_CLR)     -0.607    19.538    u_cpu/sram_like_mips/sram_mips/datapath/div/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         19.538    
                         arrival time                          -2.175    
  -------------------------------------------------------------------
                         slack                                 17.363    

Slack (MET) :             17.363ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Destination:            u_cpu/sram_like_mips/sram_mips/datapath/div/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.727ns  (cpu_clk_clk_pll rise@22.727ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.551ns  (logic 0.608ns (13.359%)  route 3.943ns (86.641%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.995ns = ( 20.733 - 22.727 ) 
    Source Clock Delay      (SCD):    -2.376ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6356, routed)        1.622    -2.376    cpu_clk
    SLICE_X57Y90         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.920 r  cpu_resetn_reg/Q
                         net (fo=62, routed)          1.834    -0.086    u_cpu/cache/i_cache/cpu_resetn
    SLICE_X64Y86         LUT1 (Prop_lut1_I0_O)        0.152     0.066 f  u_cpu/cache/i_cache/FSM_onehot_state[1]_i_1/O
                         net (fo=3204, routed)        2.109     2.175    u_cpu/sram_like_mips/sram_mips/datapath/div/rst
    SLICE_X51Y104        FDCE                                         f  u_cpu/sram_like_mips/sram_mips/datapath/div/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     22.727    22.727 r  
    E3                                                0.000    22.727 r  clk (IN)
                         net (fo=0)                   0.000    22.727    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    24.139 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    25.379    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    17.510 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    19.144    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.235 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6356, routed)        1.498    20.733    u_cpu/sram_like_mips/sram_mips/datapath/div/cpu_clk
    SLICE_X51Y104        FDCE                                         r  u_cpu/sram_like_mips/sram_mips/datapath/div/cnt_reg[3]/C
                         clock pessimism             -0.506    20.226    
                         clock uncertainty           -0.081    20.145    
    SLICE_X51Y104        FDCE (Recov_fdce_C_CLR)     -0.607    19.538    u_cpu/sram_like_mips/sram_mips/datapath/div/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         19.538    
                         arrival time                          -2.175    
  -------------------------------------------------------------------
                         slack                                 17.363    

Slack (MET) :             19.901ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.727ns  (cpu_clk_clk_pll rise@22.727ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 0.456ns (22.281%)  route 1.591ns (77.719%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.976ns = ( 20.751 - 22.727 ) 
    Source Clock Delay      (SCD):    -2.181ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6356, routed)        1.817    -2.181    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X26Y48         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y48         FDPE (Prop_fdpe_C_Q)         0.456    -1.725 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.591    -0.135    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X40Y51         FDCE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     22.727    22.727 r  
    E3                                                0.000    22.727 r  clk (IN)
                         net (fo=0)                   0.000    22.727    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    24.139 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    25.379    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    17.510 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    19.144    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.235 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6356, routed)        1.516    20.751    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X40Y51         FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.498    20.253    
                         clock uncertainty           -0.081    20.172    
    SLICE_X40Y51         FDCE (Recov_fdce_C_CLR)     -0.405    19.767    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         19.767    
                         arrival time                           0.135    
  -------------------------------------------------------------------
                         slack                                 19.901    

Slack (MET) :             19.901ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.727ns  (cpu_clk_clk_pll rise@22.727ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 0.456ns (22.281%)  route 1.591ns (77.719%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.976ns = ( 20.751 - 22.727 ) 
    Source Clock Delay      (SCD):    -2.181ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6356, routed)        1.817    -2.181    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X26Y48         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y48         FDPE (Prop_fdpe_C_Q)         0.456    -1.725 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.591    -0.135    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X40Y51         FDCE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     22.727    22.727 r  
    E3                                                0.000    22.727 r  clk (IN)
                         net (fo=0)                   0.000    22.727    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    24.139 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    25.379    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    17.510 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    19.144    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.235 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6356, routed)        1.516    20.751    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X40Y51         FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.498    20.253    
                         clock uncertainty           -0.081    20.172    
    SLICE_X40Y51         FDCE (Recov_fdce_C_CLR)     -0.405    19.767    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         19.767    
                         arrival time                           0.135    
  -------------------------------------------------------------------
                         slack                                 19.901    

Slack (MET) :             19.947ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.727ns  (cpu_clk_clk_pll rise@22.727ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 0.456ns (22.281%)  route 1.591ns (77.719%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.976ns = ( 20.751 - 22.727 ) 
    Source Clock Delay      (SCD):    -2.181ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6356, routed)        1.817    -2.181    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X26Y48         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y48         FDPE (Prop_fdpe_C_Q)         0.456    -1.725 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.591    -0.135    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X40Y51         FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     22.727    22.727 r  
    E3                                                0.000    22.727 r  clk (IN)
                         net (fo=0)                   0.000    22.727    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    24.139 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    25.379    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    17.510 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    19.144    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.235 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6356, routed)        1.516    20.751    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X40Y51         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.498    20.253    
                         clock uncertainty           -0.081    20.172    
    SLICE_X40Y51         FDPE (Recov_fdpe_C_PRE)     -0.359    19.813    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         19.813    
                         arrival time                           0.135    
  -------------------------------------------------------------------
                         slack                                 19.947    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.128ns (43.292%)  route 0.168ns (56.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.216ns
    Source Clock Delay      (SCD):    -0.455ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6356, routed)        0.638    -0.455    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X25Y48         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y48         FDPE (Prop_fdpe_C_Q)         0.128    -0.327 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.168    -0.159    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_rd_reg2
    SLICE_X26Y48         FDCE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6356, routed)        0.914    -0.216    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X26Y48         FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.222    -0.439    
    SLICE_X26Y48         FDCE (Remov_fdce_C_CLR)     -0.146    -0.585    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                          0.585    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.128ns (43.292%)  route 0.168ns (56.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.216ns
    Source Clock Delay      (SCD):    -0.455ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6356, routed)        0.638    -0.455    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X25Y48         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y48         FDPE (Prop_fdpe_C_Q)         0.128    -0.327 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.168    -0.159    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_rd_reg2
    SLICE_X26Y48         FDCE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6356, routed)        0.914    -0.216    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X26Y48         FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.222    -0.439    
    SLICE_X26Y48         FDCE (Remov_fdce_C_CLR)     -0.146    -0.585    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                          0.585    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.128ns (43.292%)  route 0.168ns (56.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.216ns
    Source Clock Delay      (SCD):    -0.455ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6356, routed)        0.638    -0.455    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X25Y48         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y48         FDPE (Prop_fdpe_C_Q)         0.128    -0.327 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.168    -0.159    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_rd_reg2
    SLICE_X26Y48         FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6356, routed)        0.914    -0.216    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X26Y48         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.222    -0.439    
    SLICE_X26Y48         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.588    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.877%)  route 0.213ns (60.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6356, routed)        0.566    -0.527    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X67Y56         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y56         FDPE (Prop_fdpe_C_Q)         0.141    -0.386 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.213    -0.174    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X65Y54         FDCE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6356, routed)        0.838    -0.292    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X65Y54         FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.219    -0.511    
    SLICE_X65Y54         FDCE (Remov_fdce_C_CLR)     -0.092    -0.603    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.603    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.877%)  route 0.213ns (60.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6356, routed)        0.566    -0.527    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X67Y56         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y56         FDPE (Prop_fdpe_C_Q)         0.141    -0.386 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.213    -0.174    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X65Y54         FDCE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6356, routed)        0.838    -0.292    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X65Y54         FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.219    -0.511    
    SLICE_X65Y54         FDCE (Remov_fdce_C_CLR)     -0.092    -0.603    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.603    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.877%)  route 0.213ns (60.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6356, routed)        0.566    -0.527    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X67Y56         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y56         FDPE (Prop_fdpe_C_Q)         0.141    -0.386 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.213    -0.174    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X65Y54         FDCE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6356, routed)        0.838    -0.292    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X65Y54         FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.219    -0.511    
    SLICE_X65Y54         FDCE (Remov_fdce_C_CLR)     -0.092    -0.603    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.603    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.744%)  route 0.194ns (60.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6356, routed)        0.566    -0.527    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X67Y56         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y56         FDPE (Prop_fdpe_C_Q)         0.128    -0.399 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.194    -0.205    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X66Y55         FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6356, routed)        0.838    -0.292    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X66Y55         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.219    -0.511    
    SLICE_X66Y55         FDPE (Remov_fdpe_C_PRE)     -0.125    -0.636    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.636    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.744%)  route 0.194ns (60.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6356, routed)        0.566    -0.527    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X67Y56         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y56         FDPE (Prop_fdpe_C_Q)         0.128    -0.399 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.194    -0.205    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X66Y55         FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6356, routed)        0.838    -0.292    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X66Y55         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.219    -0.511    
    SLICE_X66Y55         FDPE (Remov_fdpe_C_PRE)     -0.125    -0.636    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.636    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.128ns (42.498%)  route 0.173ns (57.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.293ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6356, routed)        0.565    -0.528    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X69Y59         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y59         FDPE (Prop_fdpe_C_Q)         0.128    -0.400 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.173    -0.227    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_wr_reg2
    SLICE_X71Y59         FDCE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6356, routed)        0.837    -0.293    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X71Y59         FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.219    -0.512    
    SLICE_X71Y59         FDCE (Remov_fdce_C_CLR)     -0.146    -0.658    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                          0.658    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@11.364ns period=22.727ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.128ns (42.498%)  route 0.173ns (57.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.293ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6356, routed)        0.565    -0.528    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X69Y59         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y59         FDPE (Prop_fdpe_C_Q)         0.128    -0.400 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.173    -0.227    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_wr_reg2
    SLICE_X71Y59         FDCE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6356, routed)        0.837    -0.293    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X71Y59         FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.219    -0.512    
    SLICE_X71Y59         FDCE (Remov_fdce_C_CLR)     -0.146    -0.658    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                          0.658    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.431    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_clk_pll
  To Clock:  sys_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        7.338ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.336ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.338ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_pll rise@10.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        2.236ns  (logic 0.456ns (20.391%)  route 1.780ns (79.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.818ns = ( 8.182 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.367ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        1.631    -2.367    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X69Y56         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y56         FDPE (Prop_fdpe_C_Q)         0.456    -1.911 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.780    -0.131    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X51Y49         FDCE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        1.674     8.182    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X51Y49         FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.498     7.684    
                         clock uncertainty           -0.071     7.612    
    SLICE_X51Y49         FDCE (Recov_fdce_C_CLR)     -0.405     7.207    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                          7.207    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  7.338    

Slack (MET) :             7.338ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_pll rise@10.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        2.236ns  (logic 0.456ns (20.391%)  route 1.780ns (79.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.818ns = ( 8.182 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.367ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        1.631    -2.367    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X69Y56         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y56         FDPE (Prop_fdpe_C_Q)         0.456    -1.911 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.780    -0.131    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X51Y49         FDCE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        1.674     8.182    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X51Y49         FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.498     7.684    
                         clock uncertainty           -0.071     7.612    
    SLICE_X51Y49         FDCE (Recov_fdce_C_CLR)     -0.405     7.207    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                          7.207    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  7.338    

Slack (MET) :             7.382ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_pll rise@10.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        2.236ns  (logic 0.456ns (20.391%)  route 1.780ns (79.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.818ns = ( 8.182 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.367ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        1.631    -2.367    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X69Y56         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y56         FDPE (Prop_fdpe_C_Q)         0.456    -1.911 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.780    -0.131    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X50Y49         FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        1.674     8.182    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X50Y49         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.498     7.684    
                         clock uncertainty           -0.071     7.612    
    SLICE_X50Y49         FDPE (Recov_fdpe_C_PRE)     -0.361     7.251    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                          7.251    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  7.382    

Slack (MET) :             7.382ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (recovery check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_pll rise@10.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        2.236ns  (logic 0.456ns (20.391%)  route 1.780ns (79.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.818ns = ( 8.182 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.367ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        1.631    -2.367    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X69Y56         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y56         FDPE (Prop_fdpe_C_Q)         0.456    -1.911 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.780    -0.131    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg_1
    SLICE_X50Y49         FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        1.674     8.182    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_aclk
    SLICE_X50Y49         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.498     7.684    
                         clock uncertainty           -0.071     7.612    
    SLICE_X50Y49         FDPE (Recov_fdpe_C_PRE)     -0.361     7.251    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          7.251    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  7.382    

Slack (MET) :             7.384ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_pll rise@10.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        2.236ns  (logic 0.456ns (20.391%)  route 1.780ns (79.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.818ns = ( 8.182 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.367ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        1.631    -2.367    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X69Y56         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y56         FDPE (Prop_fdpe_C_Q)         0.456    -1.911 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.780    -0.131    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X51Y49         FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        1.674     8.182    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X51Y49         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.498     7.684    
                         clock uncertainty           -0.071     7.612    
    SLICE_X51Y49         FDPE (Recov_fdpe_C_PRE)     -0.359     7.253    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          7.253    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  7.384    

Slack (MET) :             7.384ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_pll rise@10.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        2.236ns  (logic 0.456ns (20.391%)  route 1.780ns (79.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.818ns = ( 8.182 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.367ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        1.631    -2.367    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X69Y56         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y56         FDPE (Prop_fdpe_C_Q)         0.456    -1.911 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.780    -0.131    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X51Y49         FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        1.674     8.182    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X51Y49         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.498     7.684    
                         clock uncertainty           -0.071     7.612    
    SLICE_X51Y49         FDPE (Recov_fdpe_C_PRE)     -0.359     7.253    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          7.253    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  7.384    

Slack (MET) :             7.384ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (recovery check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_pll rise@10.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        2.236ns  (logic 0.456ns (20.391%)  route 1.780ns (79.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.818ns = ( 8.182 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.367ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        1.631    -2.367    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X69Y56         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y56         FDPE (Prop_fdpe_C_Q)         0.456    -1.911 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.780    -0.131    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg_1
    SLICE_X51Y49         FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        1.674     8.182    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_aclk
    SLICE_X51Y49         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.498     7.684    
                         clock uncertainty           -0.071     7.612    
    SLICE_X51Y49         FDPE (Recov_fdpe_C_PRE)     -0.359     7.253    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          7.253    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  7.384    

Slack (MET) :             7.424ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_pll rise@10.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        2.236ns  (logic 0.456ns (20.391%)  route 1.780ns (79.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.818ns = ( 8.182 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.367ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        1.631    -2.367    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X69Y56         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y56         FDPE (Prop_fdpe_C_Q)         0.456    -1.911 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.780    -0.131    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X50Y49         FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        1.674     8.182    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X50Y49         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.498     7.684    
                         clock uncertainty           -0.071     7.612    
    SLICE_X50Y49         FDPE (Recov_fdpe_C_PRE)     -0.319     7.293    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          7.293    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  7.424    

Slack (MET) :             7.424ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_pll rise@10.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        2.236ns  (logic 0.456ns (20.391%)  route 1.780ns (79.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.818ns = ( 8.182 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.367ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        1.631    -2.367    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X69Y56         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y56         FDPE (Prop_fdpe_C_Q)         0.456    -1.911 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.780    -0.131    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X50Y49         FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        1.674     8.182    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X50Y49         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.498     7.684    
                         clock uncertainty           -0.071     7.612    
    SLICE_X50Y49         FDPE (Recov_fdpe_C_PRE)     -0.319     7.293    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          7.293    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  7.424    

Slack (MET) :             7.424ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_pll rise@10.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        2.236ns  (logic 0.456ns (20.391%)  route 1.780ns (79.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.818ns = ( 8.182 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.367ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        1.631    -2.367    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X69Y56         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y56         FDPE (Prop_fdpe_C_Q)         0.456    -1.911 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.780    -0.131    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X50Y49         FDCE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        1.674     8.182    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X50Y49         FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.498     7.684    
                         clock uncertainty           -0.071     7.612    
    SLICE_X50Y49         FDCE (Recov_fdce_C_CLR)     -0.319     7.293    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                          7.293    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  7.424    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_pll rise@0.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.286%)  route 0.164ns (53.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        0.637    -0.456    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X29Y48         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDPE (Prop_fdpe_C_Q)         0.141    -0.315 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.164    -0.151    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X30Y48         FDCE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        0.911    -0.219    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X30Y48         FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.200    -0.420    
    SLICE_X30Y48         FDCE (Remov_fdce_C_CLR)     -0.067    -0.487    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_pll rise@0.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.286%)  route 0.164ns (53.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        0.637    -0.456    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X29Y48         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDPE (Prop_fdpe_C_Q)         0.141    -0.315 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.164    -0.151    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X30Y48         FDCE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        0.911    -0.219    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X30Y48         FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.200    -0.420    
    SLICE_X30Y48         FDCE (Remov_fdce_C_CLR)     -0.067    -0.487    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_pll rise@0.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.286%)  route 0.164ns (53.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        0.637    -0.456    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X29Y48         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDPE (Prop_fdpe_C_Q)         0.141    -0.315 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.164    -0.151    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X30Y48         FDCE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        0.911    -0.219    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X30Y48         FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.200    -0.420    
    SLICE_X30Y48         FDCE (Remov_fdce_C_CLR)     -0.067    -0.487    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_pll rise@0.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.286%)  route 0.164ns (53.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        0.637    -0.456    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X29Y48         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDPE (Prop_fdpe_C_Q)         0.141    -0.315 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.164    -0.151    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X30Y48         FDCE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        0.911    -0.219    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X30Y48         FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.200    -0.420    
    SLICE_X30Y48         FDCE (Remov_fdce_C_CLR)     -0.067    -0.487    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_pll rise@0.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.286%)  route 0.164ns (53.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        0.637    -0.456    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X29Y48         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDPE (Prop_fdpe_C_Q)         0.141    -0.315 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.164    -0.151    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X30Y48         FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        0.911    -0.219    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X30Y48         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.200    -0.420    
    SLICE_X30Y48         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.491    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_pll rise@0.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.286%)  route 0.164ns (53.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        0.637    -0.456    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X29Y48         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDPE (Prop_fdpe_C_Q)         0.141    -0.315 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.164    -0.151    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X31Y48         FDCE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        0.911    -0.219    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X31Y48         FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.200    -0.420    
    SLICE_X31Y48         FDCE (Remov_fdce_C_CLR)     -0.092    -0.512    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_pll rise@0.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.286%)  route 0.164ns (53.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        0.637    -0.456    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X29Y48         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDPE (Prop_fdpe_C_Q)         0.141    -0.315 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.164    -0.151    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X31Y48         FDCE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        0.911    -0.219    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X31Y48         FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.200    -0.420    
    SLICE_X31Y48         FDCE (Remov_fdce_C_CLR)     -0.092    -0.512    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_pll rise@0.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.286%)  route 0.164ns (53.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        0.637    -0.456    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X29Y48         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDPE (Prop_fdpe_C_Q)         0.141    -0.315 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.164    -0.151    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X31Y48         FDCE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        0.911    -0.219    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X31Y48         FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.200    -0.420    
    SLICE_X31Y48         FDCE (Remov_fdce_C_CLR)     -0.092    -0.512    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_pll rise@0.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.286%)  route 0.164ns (53.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        0.637    -0.456    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X29Y48         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDPE (Prop_fdpe_C_Q)         0.141    -0.315 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.164    -0.151    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X31Y48         FDCE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        0.911    -0.219    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X31Y48         FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.200    -0.420    
    SLICE_X31Y48         FDCE (Remov_fdce_C_CLR)     -0.092    -0.512    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_pll rise@0.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.286%)  route 0.164ns (53.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        0.637    -0.456    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X29Y48         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDPE (Prop_fdpe_C_Q)         0.141    -0.315 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.164    -0.151    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X31Y48         FDCE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        0.911    -0.219    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X31Y48         FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.200    -0.420    
    SLICE_X31Y48         FDCE (Remov_fdce_C_CLR)     -0.092    -0.512    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.361    





