

================================================================
== Vitis HLS Report for 'aggr_min'
================================================================
* Date:           Mon Jan 17 10:40:03 2022

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:09:46 MDT 2021)
* Project:        PNA_HLS_proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.107 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     6571|     6571|  21.901 us|  21.901 us|  6571|  6571|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                               |                                                     |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                            Instance                           |                        Module                       |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +---------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_aggr_min_Pipeline_VITIS_LOOP_227_1_VITIS_LOOP_230_2_fu_18  |aggr_min_Pipeline_VITIS_LOOP_227_1_VITIS_LOOP_230_2  |     2082|     2082|   6.939 us|   6.939 us|  2082|  2082|       no|
        |grp_aggr_min_Pipeline_VITIS_LOOP_234_3_VITIS_LOOP_237_4_fu_24  |aggr_min_Pipeline_VITIS_LOOP_234_3_VITIS_LOOP_237_4  |     4486|     4486|  14.952 us|  14.952 us|  4486|  4486|       no|
        +---------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        -|       -|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|      203|     427|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      91|    -|
|Register             |        -|     -|        6|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      209|     518|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------+-----------------------------------------------------+---------+----+-----+-----+-----+
    |                            Instance                           |                        Module                       | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------------------------+-----------------------------------------------------+---------+----+-----+-----+-----+
    |grp_aggr_min_Pipeline_VITIS_LOOP_227_1_VITIS_LOOP_230_2_fu_18  |aggr_min_Pipeline_VITIS_LOOP_227_1_VITIS_LOOP_230_2  |        0|   0|   39|  187|    0|
    |grp_aggr_min_Pipeline_VITIS_LOOP_234_3_VITIS_LOOP_237_4_fu_24  |aggr_min_Pipeline_VITIS_LOOP_234_3_VITIS_LOOP_237_4  |        0|   0|  164|  240|    0|
    +---------------------------------------------------------------+-----------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                          |                                                     |        0|   0|  203|  427|    0|
    +---------------------------------------------------------------+-----------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  26|          5|    1|          5|
    |out_1_V_address1  |  14|          3|   16|         48|
    |out_1_V_ce0       |   9|          2|    1|          2|
    |out_1_V_ce1       |  14|          3|    1|          3|
    |out_1_V_d1        |  14|          3|   32|         96|
    |out_1_V_we1       |  14|          3|    1|          3|
    +------------------+----+-----------+-----+-----------+
    |Total             |  91|         19|   52|        157|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------+---+----+-----+-----------+
    |                                    Name                                    | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                   |  4|   0|    4|          0|
    |grp_aggr_min_Pipeline_VITIS_LOOP_227_1_VITIS_LOOP_230_2_fu_18_ap_start_reg  |  1|   0|    1|          0|
    |grp_aggr_min_Pipeline_VITIS_LOOP_234_3_VITIS_LOOP_237_4_fu_24_ap_start_reg  |  1|   0|    1|          0|
    +----------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                       |  6|   0|    6|          0|
    +----------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|      aggr_min|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|      aggr_min|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|      aggr_min|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|      aggr_min|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|      aggr_min|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|      aggr_min|  return value|
|out_1_V_address0     |  out|   16|   ap_memory|       out_1_V|         array|
|out_1_V_ce0          |  out|    1|   ap_memory|       out_1_V|         array|
|out_1_V_q0           |   in|   32|   ap_memory|       out_1_V|         array|
|out_1_V_address1     |  out|   16|   ap_memory|       out_1_V|         array|
|out_1_V_ce1          |  out|    1|   ap_memory|       out_1_V|         array|
|out_1_V_we1          |  out|    1|   ap_memory|       out_1_V|         array|
|out_1_V_d1           |  out|   32|   ap_memory|       out_1_V|         array|
|mean_index_address0  |  out|   16|   ap_memory|    mean_index|         array|
|mean_index_ce0       |  out|    1|   ap_memory|    mean_index|         array|
|mean_index_q0        |   in|   32|   ap_memory|    mean_index|         array|
|message_V_address0   |  out|   16|   ap_memory|     message_V|         array|
|message_V_ce0        |  out|    1|   ap_memory|     message_V|         array|
|message_V_q0         |   in|   32|   ap_memory|     message_V|         array|
+---------------------+-----+-----+------------+--------------+--------------+

