// Seed: 2558377530
`timescale 1 ps / 1ps
module module_0 (
    output id_0,
    input id_1,
    output logic id_2
);
  assign id_2 = id_1;
  logic id_3;
endmodule
