{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1692747221275 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1692747221275 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 22 20:33:41 2023 " "Processing started: Tue Aug 22 20:33:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1692747221275 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1692747221275 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pepinosDigitais -c pepinosDigitais " "Command: quartus_map --read_settings_files=on --write_settings_files=off pepinosDigitais -c pepinosDigitais" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1692747221275 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1692747221744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.sv 2 2 " "Found 2 design units, including 2 entities, in source file vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.sv" "" { Text "C:/Users/mayar/Desktop/UFRGS/sistemas digitais/projetofinalagoravai/projetofinalagoravai/vga.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1692747221807 ""} { "Info" "ISGN_ENTITY_NAME" "2 vga_tb " "Found entity 2: vga_tb" {  } { { "vga.sv" "" { Text "C:/Users/mayar/Desktop/UFRGS/sistemas digitais/projetofinalagoravai/projetofinalagoravai/vga.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1692747221807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1692747221807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pepinosdigitais.sv 1 1 " "Found 1 design units, including 1 entities, in source file pepinosdigitais.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pepinosDigitais " "Found entity 1: pepinosDigitais" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/mayar/Desktop/UFRGS/sistemas digitais/projetofinalagoravai/projetofinalagoravai/pepinosDigitais.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1692747221811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1692747221811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_25m_divider.sv 2 2 " "Found 2 design units, including 2 entities, in source file clock_25m_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_25M_divider " "Found entity 1: clock_25M_divider" {  } { { "clock_25M_divider.sv" "" { Text "C:/Users/mayar/Desktop/UFRGS/sistemas digitais/projetofinalagoravai/projetofinalagoravai/clock_25M_divider.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1692747221814 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock_25M_divider_tb " "Found entity 2: clock_25M_divider_tb" {  } { { "clock_25M_divider.sv" "" { Text "C:/Users/mayar/Desktop/UFRGS/sistemas digitais/projetofinalagoravai/projetofinalagoravai/clock_25M_divider.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1692747221814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1692747221814 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pepinosDigitais " "Elaborating entity \"pepinosDigitais\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1692747221841 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "frame pepinosDigitais.sv(71) " "Verilog HDL or VHDL warning at pepinosDigitais.sv(71): object \"frame\" assigned a value but never read" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/mayar/Desktop/UFRGS/sistemas digitais/projetofinalagoravai/projetofinalagoravai/pepinosDigitais.sv" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1692747221843 "|pepinosDigitais"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_25M_divider clock_25M_divider:inst_clock_25M " "Elaborating entity \"clock_25M_divider\" for hierarchy \"clock_25M_divider:inst_clock_25M\"" {  } { { "pepinosDigitais.sv" "inst_clock_25M" { Text "C:/Users/mayar/Desktop/UFRGS/sistemas digitais/projetofinalagoravai/projetofinalagoravai/pepinosDigitais.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1692747221876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:instancia_vga " "Elaborating entity \"vga\" for hierarchy \"vga:instancia_vga\"" {  } { { "pepinosDigitais.sv" "instancia_vga" { Text "C:/Users/mayar/Desktop/UFRGS/sistemas digitais/projetofinalagoravai/projetofinalagoravai/pepinosDigitais.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1692747221879 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.sv(35) " "Verilog HDL assignment warning at vga.sv(35): truncated value with size 32 to match size of target (10)" {  } { { "vga.sv" "" { Text "C:/Users/mayar/Desktop/UFRGS/sistemas digitais/projetofinalagoravai/projetofinalagoravai/vga.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1692747221881 "|pepinosDigitais|vga:instancia_vga"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[0\] GND " "Pin \"vga_g\[0\]\" is stuck at GND" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/mayar/Desktop/UFRGS/sistemas digitais/projetofinalagoravai/projetofinalagoravai/pepinosDigitais.sv" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1692747222816 "|pepinosDigitais|vga_g[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[1\] GND " "Pin \"vga_g\[1\]\" is stuck at GND" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/mayar/Desktop/UFRGS/sistemas digitais/projetofinalagoravai/projetofinalagoravai/pepinosDigitais.sv" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1692747222816 "|pepinosDigitais|vga_g[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[2\] GND " "Pin \"vga_g\[2\]\" is stuck at GND" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/mayar/Desktop/UFRGS/sistemas digitais/projetofinalagoravai/projetofinalagoravai/pepinosDigitais.sv" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1692747222816 "|pepinosDigitais|vga_g[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[3\] GND " "Pin \"vga_g\[3\]\" is stuck at GND" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/mayar/Desktop/UFRGS/sistemas digitais/projetofinalagoravai/projetofinalagoravai/pepinosDigitais.sv" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1692747222816 "|pepinosDigitais|vga_g[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[4\] GND " "Pin \"vga_g\[4\]\" is stuck at GND" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/mayar/Desktop/UFRGS/sistemas digitais/projetofinalagoravai/projetofinalagoravai/pepinosDigitais.sv" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1692747222816 "|pepinosDigitais|vga_g[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[5\] GND " "Pin \"vga_g\[5\]\" is stuck at GND" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/mayar/Desktop/UFRGS/sistemas digitais/projetofinalagoravai/projetofinalagoravai/pepinosDigitais.sv" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1692747222816 "|pepinosDigitais|vga_g[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[6\] GND " "Pin \"vga_g\[6\]\" is stuck at GND" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/mayar/Desktop/UFRGS/sistemas digitais/projetofinalagoravai/projetofinalagoravai/pepinosDigitais.sv" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1692747222816 "|pepinosDigitais|vga_g[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[7\] GND " "Pin \"vga_g\[7\]\" is stuck at GND" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/mayar/Desktop/UFRGS/sistemas digitais/projetofinalagoravai/projetofinalagoravai/pepinosDigitais.sv" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1692747222816 "|pepinosDigitais|vga_g[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[8\] GND " "Pin \"vga_g\[8\]\" is stuck at GND" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/mayar/Desktop/UFRGS/sistemas digitais/projetofinalagoravai/projetofinalagoravai/pepinosDigitais.sv" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1692747222816 "|pepinosDigitais|vga_g[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[9\] GND " "Pin \"vga_g\[9\]\" is stuck at GND" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/mayar/Desktop/UFRGS/sistemas digitais/projetofinalagoravai/projetofinalagoravai/pepinosDigitais.sv" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1692747222816 "|pepinosDigitais|vga_g[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_blank VCC " "Pin \"vga_blank\" is stuck at VCC" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/mayar/Desktop/UFRGS/sistemas digitais/projetofinalagoravai/projetofinalagoravai/pepinosDigitais.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1692747222816 "|pepinosDigitais|vga_blank"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1692747222816 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1692747223275 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1692747223275 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "130 " "Implemented 130 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1692747223334 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1692747223334 ""} { "Info" "ICUT_CUT_TM_LCELLS" "95 " "Implemented 95 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1692747223334 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1692747223334 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "363 " "Peak virtual memory: 363 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1692747223361 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 22 20:33:43 2023 " "Processing ended: Tue Aug 22 20:33:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1692747223361 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1692747223361 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1692747223361 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1692747223361 ""}
