`timescale 1 ns / 1 ps

module and_module_tb
  ();

  logic a_s;
  logic b_s = 1'b1;
  logic out_s;

  and_module amd_module_dut(
    .a(a_s),
    .b(b_s),
    .out (out_s)
  );

  initial 
  begin 
  $display ("Sim Started!");
  #2    a_s = 1'b0;
  #2    b_s = 1'b0;
  
  #2    a_s = 1'b0;
  #2    b_s = 1'b1;

  #2    a_s = 1'b1;
  #2    b_s = 1'b0;

  #2    a_s = 1'b1;
  #2    b_s = 1'b1;
  
  $display ("Sim Finish!");
  $stop; 

  end


endmodule
