# RISCV-Core
## Core
The core contains a pipelined 32-bit RISCV-riscof compliant CPU.

## Simulations
The makefile in the tests/ folder is setup using verilator.

Info on how to test and deploy the core can be found in [README.md](/tests/README.md).

