// Seed: 654118858
`define pp_4 0
`define pp_5 0
`timescale 1ps / 1 ps
`define pp_6 0
`define pp_7 0
`timescale 1ps / 1ps
`define pp_8 0
`define pp_9 0
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input id_1,
    output id_2,
    input logic id_3
);
  logic id_4;
  logic id_5;
  always @(posedge 1) begin
    SystemTFIdentifier(1, 1 & 1, "", id_4 & id_5);
    id_2 <= 1;
  end
  assign id_4 = 1'b0 && id_5 + id_3;
  logic id_6, id_7;
  logic id_8;
endmodule
