<profile>
    <ReportVersion>
        <Version>2025.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xck26-sfvc784-2LV-c</Part>
        <TopModelName>unet_pvm_top</TopModelName>
        <TargetClockPeriod>5.00</TargetClockPeriod>
        <ClockUncertainty>0.50</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>4.500</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>19011</Best-caseLatency>
            <Average-caseLatency>19011</Average-caseLatency>
            <Worst-caseLatency>19011</Worst-caseLatency>
            <Best-caseRealTimeLatency>95.055 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>95.055 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>95.055 us</Worst-caseRealTimeLatency>
            <Interval-min>19012</Interval-min>
            <Interval-max>19012</Interval-max>
            <PerformancePragma>-</PerformancePragma>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>C:/RP-FPGA/PVM/unet_top.cpp:5</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>1717</BRAM_18K>
            <DSP>119</DSP>
            <FF>58999</FF>
            <LUT>64995</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>288</BRAM_18K>
            <DSP>1248</DSP>
            <FF>234240</FF>
            <LUT>117120</LUT>
            <URAM>64</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>unet_pvm_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>unet_pvm_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>unet_pvm_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WSTRB</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WSTRB</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWADDR</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWLEN</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWSIZE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWBURST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWLOCK</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWCACHE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWPROT</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWQOS</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWREGION</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WDATA</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WSTRB</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WLAST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARADDR</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARLEN</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARSIZE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARBURST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARLOCK</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARCACHE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARPROT</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARQOS</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARREGION</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RDATA</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RLAST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RRESP</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BRESP</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="7">
            <ModuleName>unet_pvm_top</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_unet_pvm_top_Pipeline_VITIS_LOOP_30_1_fu_175</InstName>
                    <ModuleName>unet_pvm_top_Pipeline_VITIS_LOOP_30_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>175</ID>
                    <BindInstances>icmp_ln30_fu_147_p2 add_ln30_fu_153_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_custom_pvm_layer_config_enc5_s_fu_190</InstName>
                    <ModuleName>custom_pvm_layer_config_enc5_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>190</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>custom_pvm_layer_config_enc5_Block_entry_enc4_out_rd_proc_U0</InstName>
                            <ModuleName>custom_pvm_layer_config_enc5_Block_entry_enc4_out_rd_proc</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>88</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_pvm_split_and_norm_config_enc5_s_fu_152</InstName>
                                    <ModuleName>pvm_split_and_norm_config_enc5_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>152</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318</InstName>
                                            <ModuleName>pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>318</ID>
                                            <BindInstances>icmp_ln29_fu_640_p2 add_ln29_fu_646_p2 sparsemux_9_2_18_1_1_U7 mean_1_fu_951_p2 add_ln32_1_fu_957_p2 xor_ln32_fu_979_p2 and_ln32_fu_985_p2 xor_ln32_1_fu_991_p2 select_ln32_fu_997_p3 mean_2_fu_1005_p3</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_37_3_fu_364</InstName>
                                            <ModuleName>pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_37_3</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>364</ID>
                                            <BindInstances>icmp_ln37_fu_438_p2 add_ln37_fu_444_p2 sparsemux_65_5_18_1_1_U47 sub_ln39_fu_594_p2 xor_ln39_fu_620_p2 and_ln39_fu_626_p2 xor_ln39_1_fu_632_p2 select_ln39_fu_638_p3 diff_1_fu_646_p3 mul_18s_18s_36_1_1_U48 add_ln40_fu_691_p2 var_2_fu_725_p2 xor_ln40_fu_739_p2 and_ln40_fu_745_p2 icmp_ln40_fu_769_p2 icmp_ln40_1_fu_785_p2 icmp_ln40_2_fu_791_p2 select_ln40_fu_797_p3 xor_ln40_1_fu_805_p2 and_ln40_1_fu_811_p2 select_ln40_1_fu_817_p3 and_ln40_2_fu_825_p2 xor_ln40_2_fu_831_p2 or_ln40_fu_837_p2 xor_ln40_3_fu_843_p2 and_ln40_3_fu_849_p2 and_ln40_4_fu_855_p2 or_ln40_2_fu_861_p2 xor_ln40_4_fu_867_p2 and_ln40_5_fu_873_p2 select_ln40_2_fu_879_p3 or_ln40_1_fu_887_p2 var_3_fu_893_p3</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_48_4_fu_402</InstName>
                                            <ModuleName>pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_48_4</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>402</ID>
                                            <BindInstances>icmp_ln48_fu_410_p2 add_ln48_fu_416_p2 sparsemux_9_2_18_1_1_U85 am_submul_18s_18s_18s_37_4_1_U93 am_submul_18s_18s_18s_37_4_1_U93 am_submul_18s_18s_18s_37_4_1_U93 add_ln54_fu_699_p2 xor_ln54_fu_713_p2 and_ln54_fu_719_p2 icmp_ln54_fu_739_p2 icmp_ln54_1_fu_752_p2 icmp_ln54_2_fu_758_p2 select_ln54_fu_764_p3 xor_ln54_1_fu_772_p2 and_ln54_1_fu_778_p2 select_ln54_1_fu_784_p3 and_ln54_2_fu_792_p2 xor_ln54_2_fu_798_p2 or_ln54_fu_804_p2 xor_ln54_3_fu_810_p2 and_ln54_3_fu_816_p2 and_ln54_4_fu_822_p2 or_ln54_16_fu_828_p2 xor_ln54_4_fu_834_p2 and_ln54_5_fu_840_p2 select_ln54_2_fu_846_p3 or_ln54_1_fu_854_p2 vec_fu_860_p3 sparsemux_9_2_18_1_1_U86 am_submul_18s_18s_18s_37_4_1_U94 am_submul_18s_18s_18s_37_4_1_U94 am_submul_18s_18s_18s_37_4_1_U94 add_ln54_1_fu_902_p2 xor_ln54_5_fu_916_p2 and_ln54_6_fu_922_p2 icmp_ln54_3_fu_942_p2 icmp_ln54_4_fu_955_p2 icmp_ln54_5_fu_961_p2 select_ln54_4_fu_967_p3 xor_ln54_6_fu_975_p2 and_ln54_7_fu_981_p2 select_ln54_5_fu_987_p3 and_ln54_8_fu_995_p2 xor_ln54_7_fu_1001_p2 or_ln54_2_fu_1007_p2 xor_ln54_8_fu_1013_p2 and_ln54_9_fu_1019_p2 and_ln54_10_fu_1025_p2 or_ln54_17_fu_1031_p2 xor_ln54_9_fu_1037_p2 and_ln54_11_fu_1043_p2 select_ln54_6_fu_1049_p3 or_ln54_3_fu_1057_p2 vec_1_fu_1063_p3 sparsemux_9_2_18_1_1_U87 am_submul_18s_18s_18s_37_4_1_U95 am_submul_18s_18s_18s_37_4_1_U95 am_submul_18s_18s_18s_37_4_1_U95 add_ln54_2_fu_1105_p2 xor_ln54_10_fu_1119_p2 and_ln54_12_fu_1125_p2 icmp_ln54_6_fu_1145_p2 icmp_ln54_7_fu_1158_p2 icmp_ln54_8_fu_1164_p2 select_ln54_8_fu_1170_p3 xor_ln54_11_fu_1178_p2 and_ln54_13_fu_1184_p2 select_ln54_9_fu_1190_p3 and_ln54_14_fu_1198_p2 xor_ln54_12_fu_1204_p2 or_ln54_4_fu_1210_p2 xor_ln54_13_fu_1216_p2 and_ln54_15_fu_1222_p2 and_ln54_16_fu_1228_p2 or_ln54_18_fu_1234_p2 xor_ln54_14_fu_1240_p2 and_ln54_17_fu_1246_p2 select_ln54_10_fu_1252_p3 or_ln54_5_fu_1260_p2 vec_2_fu_1266_p3 sparsemux_9_2_18_1_1_U88 am_submul_18s_18s_18s_37_4_1_U96 am_submul_18s_18s_18s_37_4_1_U96 am_submul_18s_18s_18s_37_4_1_U96 add_ln54_3_fu_1308_p2 xor_ln54_15_fu_1322_p2 and_ln54_18_fu_1328_p2 icmp_ln54_9_fu_1348_p2 icmp_ln54_10_fu_1361_p2 icmp_ln54_11_fu_1367_p2 select_ln54_12_fu_1373_p3 xor_ln54_16_fu_1381_p2 and_ln54_19_fu_1387_p2 select_ln54_13_fu_1393_p3 and_ln54_20_fu_1401_p2 xor_ln54_17_fu_1407_p2 or_ln54_6_fu_1413_p2 xor_ln54_18_fu_1419_p2 and_ln54_21_fu_1425_p2 and_ln54_22_fu_1431_p2 or_ln54_19_fu_1437_p2 xor_ln54_19_fu_1443_p2 and_ln54_23_fu_1449_p2 select_ln54_14_fu_1455_p3 or_ln54_7_fu_1463_p2 vec_3_fu_1469_p3 sparsemux_9_2_18_1_1_U89 am_submul_18s_18s_18s_37_4_1_U97 am_submul_18s_18s_18s_37_4_1_U97 am_submul_18s_18s_18s_37_4_1_U97 add_ln54_4_fu_1511_p2 xor_ln54_20_fu_1525_p2 and_ln54_24_fu_1531_p2 icmp_ln54_12_fu_1551_p2 icmp_ln54_13_fu_1564_p2 icmp_ln54_14_fu_1570_p2 select_ln54_16_fu_1576_p3 xor_ln54_21_fu_1584_p2 and_ln54_25_fu_1590_p2 select_ln54_17_fu_1596_p3 and_ln54_26_fu_1604_p2 xor_ln54_22_fu_1610_p2 or_ln54_8_fu_1616_p2 xor_ln54_23_fu_1622_p2 and_ln54_27_fu_1628_p2 and_ln54_28_fu_1634_p2 or_ln54_20_fu_1640_p2 xor_ln54_24_fu_1646_p2 and_ln54_29_fu_1652_p2 select_ln54_18_fu_1658_p3 or_ln54_9_fu_1666_p2 vec_4_fu_1672_p3 sparsemux_9_2_18_1_1_U90 am_submul_18s_18s_18s_37_4_1_U98 am_submul_18s_18s_18s_37_4_1_U98 am_submul_18s_18s_18s_37_4_1_U98 add_ln54_5_fu_1714_p2 xor_ln54_25_fu_1728_p2 and_ln54_30_fu_1734_p2 icmp_ln54_15_fu_1754_p2 icmp_ln54_16_fu_1767_p2 icmp_ln54_17_fu_1773_p2 select_ln54_20_fu_1779_p3 xor_ln54_26_fu_1787_p2 and_ln54_31_fu_1793_p2 select_ln54_21_fu_1799_p3 and_ln54_32_fu_1807_p2 xor_ln54_27_fu_1813_p2 or_ln54_10_fu_1819_p2 xor_ln54_28_fu_1825_p2 and_ln54_33_fu_1831_p2 and_ln54_34_fu_1837_p2 or_ln54_21_fu_1843_p2 xor_ln54_29_fu_1849_p2 and_ln54_35_fu_1855_p2 select_ln54_22_fu_1861_p3 or_ln54_11_fu_1869_p2 vec_5_fu_1875_p3 sparsemux_9_2_18_1_1_U91 am_submul_18s_18s_18s_37_4_1_U99 am_submul_18s_18s_18s_37_4_1_U99 am_submul_18s_18s_18s_37_4_1_U99 add_ln54_6_fu_1917_p2 xor_ln54_30_fu_1931_p2 and_ln54_36_fu_1937_p2 icmp_ln54_18_fu_1957_p2 icmp_ln54_19_fu_1970_p2 icmp_ln54_20_fu_1976_p2 select_ln54_24_fu_1982_p3 xor_ln54_31_fu_1990_p2 and_ln54_37_fu_1996_p2 select_ln54_25_fu_2002_p3 and_ln54_38_fu_2010_p2 xor_ln54_32_fu_2016_p2 or_ln54_12_fu_2022_p2 xor_ln54_33_fu_2028_p2 and_ln54_39_fu_2034_p2 and_ln54_40_fu_2040_p2 or_ln54_22_fu_2046_p2 xor_ln54_34_fu_2052_p2 and_ln54_41_fu_2058_p2 select_ln54_26_fu_2064_p3 or_ln54_13_fu_2072_p2 vec_6_fu_2078_p3 sparsemux_9_2_18_1_1_U92 am_submul_18s_18s_18s_37_4_1_U100 am_submul_18s_18s_18s_37_4_1_U100 am_submul_18s_18s_18s_37_4_1_U100 add_ln54_7_fu_2120_p2 xor_ln54_35_fu_2134_p2 and_ln54_42_fu_2140_p2 icmp_ln54_21_fu_2160_p2 icmp_ln54_22_fu_2173_p2 icmp_ln54_23_fu_2179_p2 select_ln54_28_fu_2185_p3 xor_ln54_36_fu_2193_p2 and_ln54_43_fu_2199_p2 select_ln54_29_fu_2205_p3 and_ln54_44_fu_2213_p2 xor_ln54_37_fu_2219_p2 or_ln54_14_fu_2225_p2 xor_ln54_38_fu_2231_p2 and_ln54_45_fu_2237_p2 and_ln54_46_fu_2243_p2 or_ln54_23_fu_2249_p2 xor_ln54_39_fu_2255_p2 and_ln54_47_fu_2261_p2 select_ln54_30_fu_2267_p3 or_ln54_15_fu_2275_p2 select_ln54_31_fu_2281_p3</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>icmp_ln22_fu_469_p2 add_ln22_fu_475_p2 add_ln34_fu_656_p2 xor_ln34_fu_674_p2 or_ln34_1_fu_680_p2 xor_ln34_1_fu_686_p2 xor_ln34_2_fu_692_p2 or_ln34_fu_698_p2 and_ln34_fu_704_p2 mean_fu_710_p3 add_ln42_fu_756_p2 xor_ln42_fu_774_p2 or_ln42_1_fu_780_p2 xor_ln42_1_fu_786_p2 xor_ln42_2_fu_792_p2 or_ln42_fu_798_p2 and_ln42_fu_804_p2 var_fu_810_p3 icmp_ln44_fu_822_p2 sub_ln44_fu_836_p2 select_ln44_fu_842_p3 ctlz_19_19_1_1_U143 add_ln44_fu_868_p2 shl_ln44_fu_878_p2 select_ln44_1_fu_906_p3 sub_ln44_1_fu_914_p2 add_ln44_1_fu_924_p2 temp_var_fu_957_p3 sub_ln45_fu_1008_p2 select_ln45_fu_1034_p3 icmp_ln45_fu_1014_p2 sub_ln45_1_fu_1020_p2 icmp_ln45_1_fu_1039_p2 add_ln45_fu_1044_p2 sub_ln45_2_fu_1053_p2 select_ln45_1_fu_1058_p3 icmp_ln45_2_fu_1066_p2 icmp_ln45_3_fu_1075_p2 select_ln45_6_fu_1081_p3 ashr_ln45_fu_1092_p2 select_ln45_2_fu_1102_p3 icmp_ln45_4_fu_1110_p2 icmp_ln45_5_fu_1116_p2 shl_ln45_fu_1126_p2 ref_tmp_i_i_fu_1212_p6 tmp_76_fu_1145_p2 bitselect_1ns_54ns_6ns_1_1_1_U144 cond64_i_fu_1153_p3 add_ln45_2_fu_1172_p2 xor_ln45_fu_1186_p2 xor_ln45_2_fu_1192_p2 and_ln45_9_fu_1198_p2 sparsemux_7_2_18_1_1_U145 and_ln45_10_fu_1232_p2 carry_1_i_fu_1238_p2 add_ln45_3_fu_1256_p2 icmp_ln45_6_fu_1271_p2 add_ln45_4_fu_1277_p2 add_ln45_5_fu_1286_p2 icmp_ln45_7_fu_1299_p2 xor_ln45_9_fu_1313_p2 icmp_ln45_8_fu_1319_p2 bitselect_1ns_54ns_6ns_1_1_1_U146 lD_0_i_fu_1333_p2 icmp_ln45_9_fu_1339_p2 icmp_ln45_10_fu_1345_p2 neg_src_0_i_fu_1570_p2 lshr_ln45_fu_1359_p2 lshr_ln45_1_fu_1365_p2 icmp_ln45_11_fu_1371_p2 xor_ln45_10_fu_1385_p2 Range2_all_ones_1_i_fu_1391_p3 and_ln45_1_fu_1399_p2 Range1_all_ones_2_i_fu_1473_p2 xor_ln45_1_fu_1411_p2 icmp_ln45_12_fu_1417_p2 Range1_all_zeros_2_i_fu_1493_p2 icmp_ln45_13_fu_1429_p2 icmp_ln45_14_fu_1435_p2 Range1_all_zeros_2_i_fu_1493_p6 xor_ln45_11_fu_1447_p2 or_ln45_5_fu_1453_p2 and_ln45_11_fu_1459_p2 sparsemux_7_2_1_1_1_U147 sparsemux_7_2_1_1_1_U148 select_ln45_4_fu_1517_p3 or_ln45_1_fu_1522_p2 and_ln45_4_fu_1526_p2 cond193_i_fu_1531_p3 and_ln45_5_fu_1537_p2 neg_src_0_i_fu_1570_p4 not_icmp_ln45_756_fu_1547_p2 deleted_ones_0_i_fu_1552_p2 and_ln45_12_fu_1558_p2 sparsemux_7_2_1_1_1_U149 xor_ln45_5_fu_1590_p2 and_ln45_13_fu_1596_p2 or_ln45_2_fu_1601_p2 xor_ln45_6_fu_1606_p2 and_ln45_6_fu_1611_p2 and_ln45_7_fu_1617_p2 xor_ln45_7_fu_1622_p2 and_ln45_8_fu_1628_p2 or_ln45_3_fu_1634_p2 rsqrt_fu_1671_p4 xor_ln45_8_fu_1648_p2 and_ln45_14_fu_1653_p2 and_ln45_15_fu_1659_p2 sparsemux_7_2_18_1_1_U150</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_run_1_fu_168</InstName>
                                    <ModuleName>run_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>168</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>run_Loop_VITIS_LOOP_87_3_proc_3_U0</InstName>
                                            <ModuleName>run_Loop_VITIS_LOOP_87_3_proc_3</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>112</ID>
                                            <BindInstances>icmp_ln87_fu_291_p2 add_ln87_fu_297_p2 icmp_ln8826_fu_309_p2 select_ln87_fu_315_p3 add_ln87_3_fu_323_p2 select_ln87_3_fu_329_p3 add_ln88_fu_470_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>split_input_4_U0</InstName>
                                            <ModuleName>split_input_4</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>116</ID>
                                            <BindInstances>icmp_ln8_fu_72_p2 t_4_fu_78_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>forward_2_U0</InstName>
                                            <ModuleName>forward_2</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>124</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_forward_2_Pipeline_VITIS_LOOP_32_2_fu_927</InstName>
                                                    <ModuleName>forward_2_Pipeline_VITIS_LOOP_32_2</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>927</ID>
                                                    <BindInstances>icmp_ln32_fu_133_p2 add_ln32_fu_139_p2 icmp_ln35_fu_160_p2 mul_18s_18s_36_1_1_U166 add_ln35_fu_204_p2 sum_sq_2_fu_238_p2 xor_ln35_fu_252_p2 and_ln35_fu_258_p2 icmp_ln35_1_fu_282_p2 icmp_ln35_2_fu_298_p2 icmp_ln35_3_fu_304_p2 select_ln35_fu_310_p3 xor_ln35_1_fu_318_p2 and_ln35_1_fu_324_p2 select_ln35_1_fu_330_p3 and_ln35_2_fu_338_p2 xor_ln35_2_fu_344_p2 or_ln35_fu_350_p2 xor_ln35_3_fu_356_p2 and_ln35_3_fu_362_p2 and_ln35_4_fu_368_p2 or_ln35_1_fu_374_p2 xor_ln35_4_fu_380_p2 and_ln35_5_fu_386_p2 or_ln35_2_fu_392_p2 sum_sq_3_fu_424_p2 and_ln35_6_fu_406_p2 xor_ln35_5_fu_411_p2 sparsemux_7_2_18_1_1_U167</BindInstances>
                                                </Instance>
                                                <Instance>
                                                    <InstName>grp_forward_2_Pipeline_VITIS_LOOP_42_3_fu_933</InstName>
                                                    <ModuleName>forward_2_Pipeline_VITIS_LOOP_42_3</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>933</ID>
                                                    <BindInstances>icmp_ln42_fu_150_p2 add_ln42_fu_156_p2 icmp_ln44_fu_181_p2 mul_18s_18s_36_1_1_U171 sparsemux_17_3_11_1_1_U172 mul_36s_11ns_47_1_1_U170 add_ln44_fu_322_p2 xor_ln44_fu_335_p2 and_ln44_fu_341_p2 icmp_ln44_1_fu_284_p2 icmp_ln44_2_fu_300_p2 icmp_ln44_3_fu_306_p2 select_ln44_fu_354_p3 xor_ln44_1_fu_360_p2 and_ln44_1_fu_366_p2 select_ln44_2_fu_371_p3 and_ln44_2_fu_378_p2 xor_ln44_2_fu_383_p2 or_ln44_fu_389_p2 xor_ln44_3_fu_395_p2 and_ln44_3_fu_400_p2 and_ln44_4_fu_406_p2 or_ln44_1_fu_412_p2 xor_ln44_4_fu_418_p2 and_ln44_5_fu_424_p2 select_ln44_3_fu_429_p3 or_ln44_2_fu_437_p2 select_ln44_4_fu_443_p3 storemerge_fu_451_p3</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                            <BindInstances>in_vec_U out_vec_U icmp_ln26_fu_961_p2 t_14_fu_967_p2 sub_ln39_7_fu_1341_p2 sub_ln39_8_fu_1361_p2 select_ln39_6_fu_1385_p3 icmp_ln39_fu_1397_p2 sub_ln39_fu_1411_p2 select_ln39_fu_1417_p3 ctlz_30_30_1_1_U181 add_ln39_fu_1443_p2 shl_ln39_fu_1453_p2 select_ln39_7_fu_1481_p3 sub_ln39_9_fu_1489_p2 add_ln39_3_fu_1499_p2 temp_sum_fu_1532_p3 fsqrt_32ns_32ns_32_12_no_dsp_1_U180 fdiv_32ns_32ns_32_12_no_dsp_1_U178 fpext_32ns_64_2_no_dsp_1_U179 sub_ln40_fu_1583_p2 select_ln40_fu_1609_p3 icmp_ln40_fu_1589_p2 sub_ln40_5_fu_1595_p2 icmp_ln40_31_fu_1614_p2 add_ln40_fu_1619_p2 sub_ln40_6_fu_1628_p2 select_ln40_14_fu_1633_p3 icmp_ln40_32_fu_1641_p2 icmp_ln40_33_fu_1650_p2 select_ln40_19_fu_1656_p3 ashr_ln40_fu_1667_p2 select_ln40_15_fu_1677_p3 icmp_ln40_34_fu_1685_p2 icmp_ln40_35_fu_1691_p2 shl_ln40_fu_1701_p2 ref_tmp_i_i_fu_1787_p6 tmp_496_fu_1720_p2 bitselect_1ns_54ns_6ns_1_1_1_U182 cond64_i_fu_1728_p3 add_ln40_13_fu_1747_p2 xor_ln40_fu_1761_p2 xor_ln40_21_fu_1767_p2 and_ln40_30_fu_1773_p2 sparsemux_7_2_18_1_1_U183 and_ln40_39_fu_1807_p2 carry_1_i_fu_1813_p2 add_ln40_14_fu_1831_p2 icmp_ln40_36_fu_1846_p2 add_ln40_15_fu_1852_p2 add_ln40_16_fu_1861_p2 icmp_ln40_37_fu_1874_p2 xor_ln40_29_fu_1888_p2 icmp_ln40_38_fu_1894_p2 bitselect_1ns_54ns_6ns_1_1_1_U184 lD_0_i_fu_1908_p2 icmp_ln40_39_fu_1914_p2 icmp_ln40_40_fu_1920_p2 neg_src_0_i_fu_2145_p2 lshr_ln40_fu_1934_p2 lshr_ln40_3_fu_1940_p2 icmp_ln40_41_fu_1946_p2 xor_ln40_30_fu_1960_p2 Range2_all_ones_1_i_fu_1966_p3 and_ln40_31_fu_1974_p2 Range1_all_ones_2_i_fu_2048_p2 xor_ln40_22_fu_1986_p2 icmp_ln40_42_fu_1992_p2 Range1_all_zeros_2_i_fu_2068_p2 icmp_ln40_43_fu_2004_p2 icmp_ln40_44_fu_2010_p2 Range1_all_zeros_2_i_fu_2068_p6 xor_ln40_31_fu_2022_p2 or_ln40_11_fu_2028_p2 and_ln40_40_fu_2034_p2 sparsemux_7_2_1_1_1_U185 sparsemux_7_2_1_1_1_U186 select_ln40_17_fu_2092_p3 or_ln40_8_fu_2097_p2 and_ln40_34_fu_2101_p2 cond193_i_fu_2106_p3 and_ln40_35_fu_2112_p2 neg_src_0_i_fu_2145_p4 not_icmp_ln40_6054_fu_2122_p2 deleted_ones_0_i_fu_2127_p2 and_ln40_41_fu_2133_p2 sparsemux_7_2_1_1_1_U187 xor_ln40_25_fu_2165_p2 and_ln40_42_fu_2171_p2 or_ln40_9_fu_2176_p2 xor_ln40_26_fu_2181_p2 and_ln40_36_fu_2186_p2 and_ln40_37_fu_2192_p2 xor_ln40_27_fu_2197_p2 and_ln40_38_fu_2203_p2 or_ln40_10_fu_2209_p2 rsqrt_fu_2246_p4 xor_ln40_28_fu_2223_p2 and_ln40_43_fu_2228_p2 and_ln40_44_fu_2234_p2 sparsemux_7_2_18_1_1_U188</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>forward_5_U0</InstName>
                                            <ModuleName>forward_5</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>130</ID>
                                            <BindInstances>icmp_ln64_fu_72_p2 t_10_fu_78_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>forward_24_U0</InstName>
                                            <ModuleName>forward_24</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>137</ID>
                                            <BindInstances>icmp_ln96_fu_618_p2 add_ln96_fu_624_p2 icmp_ln101_fu_633_p2 select_ln96_fu_639_p3 first_iter_0_fu_647_p2 icmp_ln103_fu_667_p2 sparsemux_17_3_18_1_1_U197 sparsemux_17_3_18_1_1_U198 mac_muladd_18s_18s_36s_37_4_1_U206 sparsemux_17_3_18_1_1_U199 sparsemux_17_3_18_1_1_U200 mac_muladd_18s_18s_37s_37_4_1_U207 mac_muladd_18s_18s_36s_37_4_1_U206 mac_muladd_18s_18s_37s_37_4_1_U207 sparsemux_17_3_18_1_1_U201 sparsemux_17_3_18_1_1_U202 mul_18s_18s_36_1_1_U203 mac_muladd_18s_18s_36s_37_4_1_U206 mac_muladd_18s_18s_37s_37_4_1_U207 conv_val_4_fu_1264_p2 xor_ln104_fu_1278_p2 and_ln104_fu_1284_p2 icmp_ln104_fu_1306_p2 icmp_ln104_1_fu_1321_p2 icmp_ln104_2_fu_1327_p2 select_ln104_fu_1333_p3 xor_ln104_1_fu_1341_p2 and_ln104_1_fu_1347_p2 select_ln104_1_fu_1353_p3 and_ln104_2_fu_1361_p2 xor_ln104_2_fu_1367_p2 or_ln104_fu_1373_p2 xor_ln104_3_fu_1379_p2 and_ln104_3_fu_1385_p2 and_ln104_4_fu_1391_p2 or_ln104_2_fu_1397_p2 xor_ln104_4_fu_1403_p2 and_ln104_5_fu_1409_p2 select_ln104_2_fu_1415_p3 or_ln104_1_fu_1423_p2 conv_val_6_fu_1429_p3 icmp_ln49_fu_1485_p2 icmp_ln50_fu_1490_p2 add_ln51_fu_1453_p2 add_ln51_4_fu_1501_p2 xor_ln51_fu_1519_p2 or_ln51_4_fu_1524_p2 xor_ln51_7_fu_1530_p2 xor_ln51_8_fu_1535_p2 or_ln51_fu_1541_p2 and_ln51_fu_1547_p2 sig_fu_1601_p6 xor_ln49_fu_1561_p2 and_ln50_fu_1567_p2 or_ln50_fu_1573_p2 xor_ln50_fu_1579_p2 and_ln51_4_fu_1585_p2 sparsemux_9_3_18_1_1_U204 mul_18s_18s_36_1_1_U205 add_ln53_fu_1690_p2 xor_ln53_fu_1703_p2 and_ln53_fu_1709_p2 icmp_ln53_fu_1722_p2 icmp_ln53_7_fu_1727_p2 icmp_ln53_8_fu_1732_p2 select_ln53_fu_1737_p3 xor_ln53_13_fu_1745_p2 and_ln53_16_fu_1751_p2 select_ln53_10_fu_1757_p3 and_ln53_17_fu_1765_p2 xor_ln53_14_fu_1771_p2 or_ln53_fu_1777_p2 xor_ln53_15_fu_1783_p2 and_ln53_18_fu_1788_p2 and_ln53_19_fu_1794_p2 or_ln53_6_fu_1800_p2 xor_ln53_16_fu_1806_p2 and_ln53_20_fu_1812_p2 select_ln53_11_fu_1817_p3 or_ln53_5_fu_1825_p2 out_vec_fu_1831_p3 add_ln101_fu_673_p2 icmp_ln101_2_fu_679_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>forward_6_U0</InstName>
                                            <ModuleName>forward_6</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>167</ID>
                                            <BindInstances>icmp_ln11_fu_806_p2 add_ln11_fu_812_p2 icmp_ln20_fu_821_p2 select_ln11_fu_827_p3 first_iter_0_fu_835_p2 icmp_ln23_fu_859_p2 sparsemux_17_3_18_1_1_U239 mul_18s_8ns_26_1_1_U240 val_1_fu_2116_p2 xor_ln25_fu_2134_p2 or_ln25_1_fu_2139_p2 xor_ln25_1_fu_2145_p2 xor_ln25_2_fu_2150_p2 or_ln25_fu_2156_p2 and_ln25_fu_2162_p2 val_3_fu_2168_p3 icmp_ln38_fu_1531_p2 icmp_ln39_fu_1536_p2 icmp_ln41_fu_1541_p2 mac_muladd_18s_8ns_18s_19_4_1_U241 mac_muladd_18s_8ns_18s_19_4_1_U241 add_ln41_1_fu_1566_p2 icmp_ln42_fu_2194_p2 add_ln42_fu_1587_p2 add_ln42_1_fu_1627_p2 xor_ln42_fu_1645_p2 or_ln42_2_fu_1651_p2 xor_ln42_3_fu_1657_p2 xor_ln42_4_fu_1663_p2 or_ln42_fu_1669_p2 and_ln42_fu_1675_p2 mac_muladd_18s_10ns_19ns_22_4_1_U242 mac_muladd_18s_10ns_19ns_22_4_1_U242 add_ln43_1_fu_1701_p2 params_delta_32_fu_1823_p8 xor_ln38_fu_1719_p2 and_ln39_fu_1725_p2 or_ln39_fu_1731_p2 xor_ln39_fu_1737_p2 sel_tmp7_fu_1743_p2 or_ln41_fu_1749_p2 xor_ln41_fu_1755_p2 and_ln42_1_fu_1761_p2 and_ln42_2_fu_1766_p2 xor_ln42_5_fu_1772_p2 and_ln42_3_fu_1778_p2 or_ln42_3_fu_1784_p2 and_ln42_4_fu_1790_p2 or_ln42_4_fu_1796_p2 xor_ln42_6_fu_1801_p2 sparsemux_15_6_18_1_1_U238 add_ln20_fu_915_p2 icmp_ln20_1_fu_921_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>forward_7_U0</InstName>
                                            <ModuleName>forward_7</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>173</ID>
                                            <BindInstances>icmp_ln21_fu_764_p2 add_ln21_fu_770_p2 icmp_ln28_fu_779_p2 select_ln21_fu_785_p3 first_iter_0_fu_793_p2 icmp_ln31_fu_817_p2 sparsemux_17_3_18_1_1_U250 sparsemux_17_3_18_1_1_U251 sparsemux_17_3_18_1_1_U253 sparsemux_17_3_18_1_1_U254 icmp_ln20_fu_1502_p2 scaled_1_fu_1522_p3 select_ln28_fu_1590_p3 sub_ln28_fu_1606_p2 xor_ln28_fu_1632_p2 and_ln28_fu_1638_p2 xor_ln28_1_fu_1644_p2 select_ln28_1_fu_1650_p3 frac_1_fu_1658_p3 y0_fu_1843_p3 add_ln31_fu_1666_p2 y1_fu_1868_p3 sub_ln33_fu_1881_p2 mul_18s_12s_30_1_1_U255 add_ln33_fu_1915_p2 decay_fu_1958_p2 xor_ln33_fu_1971_p2 or_ln33_2_fu_1976_p2 xor_ln33_1_fu_1982_p2 xor_ln33_2_fu_1987_p2 xor_ln33_3_fu_1992_p2 or_ln33_fu_1998_p2 and_ln33_fu_2004_p2 or_ln33_3_fu_2010_p2 xor_ln33_4_fu_2015_p2 and_ln33_1_fu_2021_p2 or_ln33_1_fu_2026_p2 decay_1_fu_2075_p6 xor_ln19_fu_2040_p2 and_ln20_fu_2045_p2 or_ln20_fu_2050_p2 xor_ln20_fu_2054_p2 and_ln33_2_fu_2060_p2 sparsemux_9_3_18_1_1_x_U256 sparsemux_17_3_18_1_1_U257 mul_18s_18s_36_1_1_U258 mul_18s_18s_36_1_1_U252 mul_36s_18s_52_1_1_U249 add_ln41_fu_2198_p2 next_state_1_fu_2242_p2 xor_ln41_fu_2256_p2 and_ln41_fu_2262_p2 icmp_ln41_fu_2286_p2 icmp_ln41_1_fu_2302_p2 icmp_ln41_2_fu_2308_p2 select_ln41_fu_2314_p3 xor_ln41_1_fu_2322_p2 and_ln41_1_fu_2328_p2 select_ln41_1_fu_2334_p3 and_ln41_2_fu_2342_p2 xor_ln41_2_fu_2348_p2 or_ln41_fu_2354_p2 xor_ln41_3_fu_2360_p2 and_ln41_3_fu_2366_p2 and_ln41_4_fu_2372_p2 or_ln41_1_fu_2378_p2 xor_ln41_4_fu_2384_p2 and_ln41_5_fu_2390_p2 select_ln41_2_fu_2396_p3 or_ln41_2_fu_2404_p2 next_state_2_fu_2410_p3 mul_18s_18s_36_1_1_U259 add_ln46_fu_2636_p2 xor_ln46_fu_2650_p2 and_ln46_fu_2656_p2 icmp_ln46_fu_2678_p2 icmp_ln46_1_fu_2692_p2 icmp_ln46_2_fu_2698_p2 select_ln46_fu_2704_p3 xor_ln46_1_fu_2712_p2 and_ln46_1_fu_2718_p2 select_ln46_1_fu_2724_p3 and_ln46_2_fu_2732_p2 xor_ln46_2_fu_2738_p2 or_ln46_fu_2744_p2 xor_ln46_3_fu_2750_p2 and_ln46_3_fu_2756_p2 and_ln46_4_fu_2762_p2 or_ln46_2_fu_2768_p2 xor_ln46_4_fu_2774_p2 and_ln46_5_fu_2780_p2 select_ln46_2_fu_2792_p3 or_ln46_1_fu_2786_p2 out_vec_32_fu_2799_p3 add_ln28_fu_1352_p2 icmp_ln28_1_fu_1357_p2 exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values4_U exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values_1_U</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>forward_8_U0</InstName>
                                            <ModuleName>forward_8</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>199</ID>
                                            <BindInstances>icmp_ln132_fu_346_p2 add_ln132_fu_352_p2 icmp_ln138_fu_361_p2 select_ln132_fu_367_p3 first_iter_0_fu_375_p2 icmp_ln140_fu_395_p2 sparsemux_17_3_18_1_1_U275 icmp_ln49_fu_876_p2 icmp_ln50_fu_882_p2 add_ln51_fu_904_p2 add_ln51_1_fu_944_p2 xor_ln51_fu_962_p2 or_ln51_1_fu_968_p2 xor_ln51_1_fu_974_p2 xor_ln51_2_fu_980_p2 or_ln51_fu_986_p2 and_ln51_fu_992_p2 sig_fu_1046_p6 xor_ln49_fu_1006_p2 and_ln50_fu_1012_p2 or_ln50_fu_1018_p2 xor_ln50_fu_1024_p2 and_ln51_1_fu_1030_p2 sparsemux_9_3_18_1_1_U276 mul_18s_18s_36_1_1_U279 gate_act_1_fu_1215_p2 xor_ln53_fu_1229_p2 and_ln53_fu_1235_p2 icmp_ln53_fu_1257_p2 icmp_ln53_1_fu_1271_p2 icmp_ln53_2_fu_1277_p2 select_ln53_fu_1283_p3 xor_ln53_1_fu_1291_p2 and_ln53_1_fu_1297_p2 select_ln53_1_fu_1303_p3 and_ln53_2_fu_1311_p2 xor_ln53_2_fu_1317_p2 or_ln53_fu_1323_p2 xor_ln53_3_fu_1329_p2 and_ln53_3_fu_1335_p2 and_ln53_4_fu_1341_p2 or_ln53_2_fu_1347_p2 xor_ln53_4_fu_1353_p2 and_ln53_5_fu_1359_p2 select_ln53_2_fu_1371_p3 or_ln53_1_fu_1365_p2 gate_act_2_fu_1378_p3 sparsemux_17_3_18_1_1_U277 mul_18s_18s_36_1_1_U280 fused_1_fu_1435_p2 xor_ln142_fu_1449_p2 and_ln142_fu_1455_p2 icmp_ln142_fu_1477_p2 icmp_ln142_1_fu_1491_p2 icmp_ln142_2_fu_1497_p2 select_ln142_fu_1503_p3 xor_ln142_1_fu_1511_p2 and_ln142_1_fu_1517_p2 select_ln142_1_fu_1523_p3 and_ln142_2_fu_1561_p2 xor_ln142_2_fu_1531_p2 or_ln142_fu_1537_p2 xor_ln142_3_fu_1543_p2 and_ln142_3_fu_1549_p2 and_ln142_4_fu_1555_p2 or_ln142_2_fu_1565_p2 xor_ln142_4_fu_1570_p2 and_ln142_5_fu_1576_p2 select_ln142_2_fu_1581_p3 or_ln142_1_fu_1588_p2 fused_2_fu_1593_p3 sparsemux_17_3_18_1_1_U278 add_ln143_fu_1607_p2 add_ln143_1_fu_1612_p2 xor_ln143_fu_1634_p2 and_ln143_fu_1640_p2 xor_ln143_1_fu_1646_p2 select_ln143_fu_1652_p3 y_fu_1660_p3 add_ln138_fu_401_p2 icmp_ln138_1_fu_407_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>p_lcssa94285_loc_i_channel_U p_lcssa93283_loc_i_channel_U p_lcssa92281_loc_i_channel_U p_lcssa91279_loc_i_channel_U p_lcssa90277_loc_i_channel_U p_lcssa89275_loc_i_channel_U p_lcssa88273_loc_i_channel_U p_lcssa87271_loc_i_channel_U p_lcssa62221_loc_i_channel_U p_lcssa61219_loc_i_channel_U p_lcssa60217_loc_i_channel_U p_lcssa59215_loc_i_channel_U p_lcssa58213_loc_i_channel_U p_lcssa57211_loc_i_channel_U p_lcssa56209_loc_i_channel_U p_lcssa55207_loc_i_channel_U p_lcssa30157_loc_i_channel_U p_lcssa29155_loc_i_channel_U p_lcssa28153_loc_i_channel_U p_lcssa27151_loc_i_channel_U p_lcssa26149_loc_i_channel_U p_lcssa25147_loc_i_channel_U p_lcssa24145_loc_i_channel_U p_lcssa23143_loc_i_channel_U s_res_i_U s_in_norm_i_U s_norm_out_i_U s_main_i_U s_gate_i_U s_conv_out_i_U s_params_fwd_i_U s_ssm_out_i_U</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_run_2_fu_194</InstName>
                                    <ModuleName>run_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>194</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>run_Loop_VITIS_LOOP_87_3_proc_6_U0</InstName>
                                            <ModuleName>run_Loop_VITIS_LOOP_87_3_proc_6</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>112</ID>
                                            <BindInstances>icmp_ln87_fu_291_p2 add_ln87_fu_297_p2 icmp_ln88_fu_309_p2 select_ln87_fu_315_p3 add_ln87_2_fu_323_p2 select_ln87_2_fu_329_p3 add_ln88_fu_470_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>split_input_9_U0</InstName>
                                            <ModuleName>split_input_9</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>116</ID>
                                            <BindInstances>icmp_ln8_fu_72_p2 t_2_fu_78_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>forward_19_U0</InstName>
                                            <ModuleName>forward_19</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>124</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_forward_19_Pipeline_VITIS_LOOP_32_2_fu_927</InstName>
                                                    <ModuleName>forward_19_Pipeline_VITIS_LOOP_32_2</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>927</ID>
                                                    <BindInstances>icmp_ln32_fu_133_p2 add_ln32_fu_139_p2 icmp_ln35_fu_160_p2 mul_18s_18s_36_1_1_U334 add_ln35_fu_204_p2 sum_sq_8_fu_238_p2 xor_ln35_fu_252_p2 and_ln35_fu_258_p2 icmp_ln35_7_fu_282_p2 icmp_ln35_8_fu_298_p2 icmp_ln35_9_fu_304_p2 select_ln35_fu_310_p3 xor_ln35_11_fu_318_p2 and_ln35_13_fu_324_p2 select_ln35_5_fu_330_p3 and_ln35_14_fu_338_p2 xor_ln35_12_fu_344_p2 or_ln35_fu_350_p2 xor_ln35_13_fu_356_p2 and_ln35_15_fu_362_p2 and_ln35_16_fu_368_p2 or_ln35_4_fu_374_p2 xor_ln35_14_fu_380_p2 and_ln35_17_fu_386_p2 or_ln35_3_fu_392_p2 sum_sq_4_fu_424_p2 and_ln35_18_fu_406_p2 xor_ln35_15_fu_411_p2 sparsemux_7_2_18_1_1_U335</BindInstances>
                                                </Instance>
                                                <Instance>
                                                    <InstName>grp_forward_19_Pipeline_VITIS_LOOP_42_3_fu_933</InstName>
                                                    <ModuleName>forward_19_Pipeline_VITIS_LOOP_42_3</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>933</ID>
                                                    <BindInstances>icmp_ln42_fu_150_p2 add_ln42_fu_156_p2 icmp_ln44_fu_181_p2 mul_18s_18s_36_1_1_U339 sparsemux_17_3_11_1_1_U340 mul_36s_11ns_47_1_1_U338 add_ln44_fu_322_p2 xor_ln44_fu_335_p2 and_ln44_fu_341_p2 icmp_ln44_7_fu_284_p2 icmp_ln44_8_fu_300_p2 icmp_ln44_9_fu_306_p2 select_ln44_fu_354_p3 xor_ln44_9_fu_360_p2 and_ln44_11_fu_366_p2 select_ln44_8_fu_371_p3 and_ln44_12_fu_378_p2 xor_ln44_10_fu_383_p2 or_ln44_fu_389_p2 xor_ln44_11_fu_395_p2 and_ln44_13_fu_400_p2 and_ln44_14_fu_406_p2 or_ln44_4_fu_412_p2 xor_ln44_12_fu_418_p2 and_ln44_15_fu_424_p2 select_ln44_9_fu_429_p3 or_ln44_3_fu_437_p2 select_ln44_10_fu_443_p3 storemerge_fu_451_p3</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                            <BindInstances>in_vec_U out_vec_U icmp_ln26_fu_961_p2 t_15_fu_967_p2 sub_ln39_7_fu_1341_p2 sub_ln39_8_fu_1361_p2 select_ln39_6_fu_1385_p3 icmp_ln39_fu_1397_p2 sub_ln39_fu_1411_p2 select_ln39_fu_1417_p3 ctlz_30_30_1_1_U347 add_ln39_fu_1443_p2 shl_ln39_fu_1453_p2 select_ln39_8_fu_1481_p3 sub_ln39_9_fu_1489_p2 add_ln39_3_fu_1499_p2 temp_sum_fu_1532_p3 fsqrt_32ns_32ns_32_12_no_dsp_1_U346 fdiv_32ns_32ns_32_12_no_dsp_1_U344 fpext_32ns_64_2_no_dsp_1_U345 sub_ln40_fu_1583_p2 select_ln40_fu_1609_p3 icmp_ln40_fu_1589_p2 sub_ln40_5_fu_1595_p2 icmp_ln40_37_fu_1614_p2 add_ln40_fu_1619_p2 sub_ln40_6_fu_1628_p2 select_ln40_14_fu_1633_p3 icmp_ln40_38_fu_1641_p2 icmp_ln40_39_fu_1650_p2 select_ln40_20_fu_1656_p3 ashr_ln40_fu_1667_p2 select_ln40_15_fu_1677_p3 icmp_ln40_40_fu_1685_p2 icmp_ln40_41_fu_1691_p2 shl_ln40_fu_1701_p2 ref_tmp_i_i_fu_1787_p6 tmp_517_fu_1720_p2 bitselect_1ns_54ns_6ns_1_1_1_U348 cond64_i_fu_1728_p3 add_ln40_13_fu_1747_p2 xor_ln40_fu_1761_p2 xor_ln40_27_fu_1767_p2 and_ln40_31_fu_1773_p2 sparsemux_7_2_18_1_1_U349 and_ln40_32_fu_1807_p2 carry_1_i_fu_1813_p2 add_ln40_14_fu_1831_p2 icmp_ln40_49_fu_1846_p2 add_ln40_15_fu_1852_p2 add_ln40_16_fu_1861_p2 icmp_ln40_43_fu_1874_p2 xor_ln40_32_fu_1888_p2 icmp_ln40_45_fu_1894_p2 bitselect_1ns_54ns_6ns_1_1_1_U350 lD_0_i_fu_1908_p2 icmp_ln40_46_fu_1914_p2 icmp_ln40_47_fu_1920_p2 neg_src_0_i_fu_2145_p2 lshr_ln40_fu_1934_p2 lshr_ln40_3_fu_1940_p2 icmp_ln40_48_fu_1946_p2 xor_ln40_33_fu_1960_p2 Range2_all_ones_1_i_fu_1966_p3 and_ln40_23_fu_1974_p2 Range1_all_ones_2_i_fu_2048_p2 xor_ln40_20_fu_1986_p2 icmp_ln40_50_fu_1992_p2 Range1_all_zeros_2_i_fu_2068_p2 icmp_ln40_51_fu_2004_p2 icmp_ln40_52_fu_2010_p2 Range1_all_zeros_2_i_fu_2068_p6 xor_ln40_34_fu_2022_p2 or_ln40_12_fu_2028_p2 and_ln40_33_fu_2034_p2 sparsemux_7_2_1_1_1_U351 sparsemux_7_2_1_1_1_U352 select_ln40_17_fu_2092_p3 or_ln40_8_fu_2097_p2 and_ln40_26_fu_2101_p2 cond193_i_fu_2106_p3 and_ln40_27_fu_2112_p2 neg_src_0_i_fu_2145_p4 not_icmp_ln40_4354_fu_2122_p2 deleted_ones_0_i_fu_2127_p2 and_ln40_34_fu_2133_p2 sparsemux_7_2_1_1_1_U353 xor_ln40_29_fu_2165_p2 and_ln40_35_fu_2171_p2 or_ln40_9_fu_2176_p2 xor_ln40_25_fu_2181_p2 and_ln40_28_fu_2186_p2 and_ln40_29_fu_2192_p2 xor_ln40_26_fu_2197_p2 and_ln40_30_fu_2203_p2 or_ln40_10_fu_2209_p2 rsqrt_fu_2246_p4 xor_ln40_30_fu_2223_p2 and_ln40_36_fu_2228_p2 and_ln40_37_fu_2234_p2 sparsemux_7_2_18_1_1_U354</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>forward_10_U0</InstName>
                                            <ModuleName>forward_10</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>130</ID>
                                            <BindInstances>icmp_ln64_fu_72_p2 t_17_fu_78_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>forward_23_U0</InstName>
                                            <ModuleName>forward_23</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>137</ID>
                                            <BindInstances>icmp_ln96_fu_618_p2 add_ln96_fu_624_p2 icmp_ln101_fu_633_p2 select_ln96_fu_639_p3 first_iter_0_fu_647_p2 icmp_ln103_fu_667_p2 sparsemux_17_3_18_1_1_U360 sparsemux_17_3_18_1_1_U361 mac_muladd_18s_18s_36s_37_4_1_U369 sparsemux_17_3_18_1_1_U362 sparsemux_17_3_18_1_1_U363 mac_muladd_18s_18s_37s_37_4_1_U370 mac_muladd_18s_18s_36s_37_4_1_U369 mac_muladd_18s_18s_37s_37_4_1_U370 sparsemux_17_3_18_1_1_U364 sparsemux_17_3_18_1_1_U365 mul_18s_18s_36_1_1_U366 mac_muladd_18s_18s_36s_37_4_1_U369 mac_muladd_18s_18s_37s_37_4_1_U370 conv_val_7_fu_1264_p2 xor_ln104_fu_1278_p2 and_ln104_fu_1284_p2 icmp_ln104_fu_1306_p2 icmp_ln104_3_fu_1321_p2 icmp_ln104_4_fu_1327_p2 select_ln104_fu_1333_p3 xor_ln104_5_fu_1341_p2 and_ln104_6_fu_1347_p2 select_ln104_4_fu_1353_p3 and_ln104_7_fu_1361_p2 xor_ln104_6_fu_1367_p2 or_ln104_fu_1373_p2 xor_ln104_7_fu_1379_p2 and_ln104_8_fu_1385_p2 and_ln104_9_fu_1391_p2 or_ln104_3_fu_1397_p2 xor_ln104_8_fu_1403_p2 and_ln104_10_fu_1409_p2 select_ln104_5_fu_1415_p3 or_ln104_2_fu_1423_p2 conv_val_9_fu_1429_p3 icmp_ln49_fu_1485_p2 icmp_ln50_fu_1490_p2 add_ln51_fu_1453_p2 add_ln51_5_fu_1501_p2 xor_ln51_fu_1519_p2 or_ln51_5_fu_1524_p2 xor_ln51_9_fu_1530_p2 xor_ln51_10_fu_1535_p2 or_ln51_fu_1541_p2 and_ln51_fu_1547_p2 sig_fu_1601_p6 xor_ln49_fu_1561_p2 and_ln50_fu_1567_p2 or_ln50_fu_1573_p2 xor_ln50_fu_1579_p2 and_ln51_5_fu_1585_p2 sparsemux_9_3_18_1_1_U367 mul_18s_18s_36_1_1_U368 add_ln53_fu_1690_p2 xor_ln53_fu_1703_p2 and_ln53_fu_1709_p2 icmp_ln53_fu_1722_p2 icmp_ln53_9_fu_1727_p2 icmp_ln53_10_fu_1732_p2 select_ln53_fu_1737_p3 xor_ln53_17_fu_1745_p2 and_ln53_21_fu_1751_p2 select_ln53_13_fu_1757_p3 and_ln53_22_fu_1765_p2 xor_ln53_18_fu_1771_p2 or_ln53_fu_1777_p2 xor_ln53_19_fu_1783_p2 and_ln53_23_fu_1788_p2 and_ln53_24_fu_1794_p2 or_ln53_7_fu_1800_p2 xor_ln53_20_fu_1806_p2 and_ln53_25_fu_1812_p2 select_ln53_14_fu_1817_p3 or_ln53_6_fu_1825_p2 out_vec_fu_1831_p3 add_ln101_fu_673_p2 icmp_ln101_3_fu_679_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>forward_11_U0</InstName>
                                            <ModuleName>forward_11</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>167</ID>
                                            <BindInstances>icmp_ln11_fu_806_p2 add_ln11_fu_812_p2 icmp_ln20_fu_821_p2 select_ln11_fu_827_p3 first_iter_0_fu_835_p2 icmp_ln23_fu_859_p2 sparsemux_17_3_18_1_1_U398 mul_18s_8ns_26_1_1_U399 val_7_fu_2116_p2 xor_ln25_fu_2134_p2 or_ln25_3_fu_2139_p2 xor_ln25_5_fu_2145_p2 xor_ln25_6_fu_2150_p2 or_ln25_fu_2156_p2 and_ln25_fu_2162_p2 val_9_fu_2168_p3 icmp_ln38_fu_1531_p2 icmp_ln39_fu_1536_p2 icmp_ln41_fu_1541_p2 mac_muladd_18s_8ns_18s_19_4_1_U400 mac_muladd_18s_8ns_18s_19_4_1_U400 add_ln41_3_fu_1566_p2 icmp_ln42_fu_2194_p2 add_ln42_fu_1587_p2 add_ln42_3_fu_1627_p2 xor_ln42_fu_1645_p2 or_ln42_8_fu_1651_p2 xor_ln42_11_fu_1657_p2 xor_ln42_12_fu_1663_p2 or_ln42_fu_1669_p2 and_ln42_fu_1675_p2 mac_muladd_18s_10ns_19ns_22_4_1_U401 mac_muladd_18s_10ns_19ns_22_4_1_U401 add_ln43_3_fu_1701_p2 params_delta_160_fu_1823_p8 xor_ln38_fu_1719_p2 and_ln39_fu_1725_p2 or_ln39_fu_1731_p2 xor_ln39_fu_1737_p2 sel_tmp7_fu_1743_p2 or_ln41_fu_1749_p2 xor_ln41_fu_1755_p2 and_ln42_9_fu_1761_p2 and_ln42_10_fu_1766_p2 xor_ln42_13_fu_1772_p2 and_ln42_11_fu_1778_p2 or_ln42_9_fu_1784_p2 and_ln42_12_fu_1790_p2 or_ln42_10_fu_1796_p2 xor_ln42_14_fu_1801_p2 sparsemux_15_6_18_1_1_U397 add_ln20_fu_915_p2 icmp_ln20_3_fu_921_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>forward_12_U0</InstName>
                                            <ModuleName>forward_12</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>173</ID>
                                            <BindInstances>icmp_ln21_fu_764_p2 add_ln21_fu_770_p2 icmp_ln28_fu_779_p2 select_ln21_fu_785_p3 first_iter_0_fu_793_p2 icmp_ln31_fu_817_p2 sparsemux_17_3_18_1_1_U405 sparsemux_17_3_18_1_1_U406 sparsemux_17_3_18_1_1_U408 sparsemux_17_3_18_1_1_U409 icmp_ln20_fu_1502_p2 scaled_3_fu_1522_p3 select_ln28_fu_1590_p3 sub_ln28_fu_1606_p2 xor_ln28_fu_1632_p2 and_ln28_fu_1638_p2 xor_ln28_3_fu_1644_p2 select_ln28_5_fu_1650_p3 frac_3_fu_1658_p3 y0_fu_1843_p3 add_ln31_fu_1666_p2 y1_fu_1868_p3 sub_ln33_fu_1881_p2 mul_18s_12s_30_1_1_U410 add_ln33_fu_1915_p2 decay_fu_1958_p2 xor_ln33_fu_1971_p2 or_ln33_6_fu_1976_p2 xor_ln33_9_fu_1982_p2 xor_ln33_10_fu_1987_p2 xor_ln33_11_fu_1992_p2 or_ln33_fu_1998_p2 and_ln33_fu_2004_p2 or_ln33_7_fu_2010_p2 xor_ln33_12_fu_2015_p2 and_ln33_5_fu_2021_p2 or_ln33_3_fu_2026_p2 decay_3_fu_2075_p6 xor_ln19_fu_2040_p2 and_ln20_fu_2045_p2 or_ln20_fu_2050_p2 xor_ln20_fu_2054_p2 and_ln33_6_fu_2060_p2 sparsemux_9_3_18_1_1_x_U411 sparsemux_17_3_18_1_1_U412 mul_18s_18s_36_1_1_U413 mul_18s_18s_36_1_1_U407 mul_36s_18s_52_1_1_U404 add_ln41_fu_2198_p2 next_state_5_fu_2242_p2 xor_ln41_fu_2256_p2 and_ln41_fu_2262_p2 icmp_ln41_fu_2286_p2 icmp_ln41_5_fu_2302_p2 icmp_ln41_6_fu_2308_p2 select_ln41_fu_2314_p3 xor_ln41_9_fu_2322_p2 and_ln41_11_fu_2328_p2 select_ln41_7_fu_2334_p3 and_ln41_12_fu_2342_p2 xor_ln41_10_fu_2348_p2 or_ln41_fu_2354_p2 xor_ln41_11_fu_2360_p2 and_ln41_13_fu_2366_p2 and_ln41_14_fu_2372_p2 or_ln41_5_fu_2378_p2 xor_ln41_12_fu_2384_p2 and_ln41_15_fu_2390_p2 select_ln41_8_fu_2396_p3 or_ln41_6_fu_2404_p2 next_state_6_fu_2410_p3 mul_18s_18s_36_1_1_U414 add_ln46_fu_2636_p2 xor_ln46_fu_2650_p2 and_ln46_fu_2656_p2 icmp_ln46_fu_2678_p2 icmp_ln46_5_fu_2692_p2 icmp_ln46_6_fu_2698_p2 select_ln46_fu_2704_p3 xor_ln46_9_fu_2712_p2 and_ln46_11_fu_2718_p2 select_ln46_7_fu_2724_p3 and_ln46_12_fu_2732_p2 xor_ln46_10_fu_2738_p2 or_ln46_fu_2744_p2 xor_ln46_11_fu_2750_p2 and_ln46_13_fu_2756_p2 and_ln46_14_fu_2762_p2 or_ln46_4_fu_2768_p2 xor_ln46_12_fu_2774_p2 and_ln46_15_fu_2780_p2 select_ln46_8_fu_2792_p3 or_ln46_3_fu_2786_p2 out_vec_160_fu_2799_p3 add_ln28_fu_1352_p2 icmp_ln28_3_fu_1357_p2 exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values2_U exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values_3_U</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>forward_13_U0</InstName>
                                            <ModuleName>forward_13</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>199</ID>
                                            <BindInstances>icmp_ln132_fu_346_p2 add_ln132_fu_352_p2 icmp_ln138_fu_361_p2 select_ln132_fu_367_p3 first_iter_0_fu_375_p2 icmp_ln140_fu_395_p2 sparsemux_17_3_18_1_1_U425 icmp_ln49_fu_876_p2 icmp_ln50_fu_882_p2 add_ln51_fu_904_p2 add_ln51_3_fu_944_p2 xor_ln51_fu_962_p2 or_ln51_3_fu_968_p2 xor_ln51_5_fu_974_p2 xor_ln51_6_fu_980_p2 or_ln51_fu_986_p2 and_ln51_fu_992_p2 sig_fu_1046_p6 xor_ln49_fu_1006_p2 and_ln50_fu_1012_p2 or_ln50_fu_1018_p2 xor_ln50_fu_1024_p2 and_ln51_3_fu_1030_p2 sparsemux_9_3_18_1_1_U426 mul_18s_18s_36_1_1_U429 gate_act_7_fu_1215_p2 xor_ln53_fu_1229_p2 and_ln53_fu_1235_p2 icmp_ln53_fu_1257_p2 icmp_ln53_5_fu_1271_p2 icmp_ln53_6_fu_1277_p2 select_ln53_fu_1283_p3 xor_ln53_9_fu_1291_p2 and_ln53_11_fu_1297_p2 select_ln53_7_fu_1303_p3 and_ln53_12_fu_1311_p2 xor_ln53_10_fu_1317_p2 or_ln53_fu_1323_p2 xor_ln53_11_fu_1329_p2 and_ln53_13_fu_1335_p2 and_ln53_14_fu_1341_p2 or_ln53_4_fu_1347_p2 xor_ln53_12_fu_1353_p2 and_ln53_15_fu_1359_p2 select_ln53_8_fu_1371_p3 or_ln53_3_fu_1365_p2 gate_act_8_fu_1378_p3 sparsemux_17_3_18_1_1_U427 mul_18s_18s_36_1_1_U430 fused_7_fu_1435_p2 xor_ln142_fu_1449_p2 and_ln142_fu_1455_p2 icmp_ln142_fu_1477_p2 icmp_ln142_5_fu_1491_p2 icmp_ln142_6_fu_1497_p2 select_ln142_fu_1503_p3 xor_ln142_9_fu_1511_p2 and_ln142_11_fu_1517_p2 select_ln142_7_fu_1523_p3 and_ln142_12_fu_1561_p2 xor_ln142_10_fu_1531_p2 or_ln142_fu_1537_p2 xor_ln142_11_fu_1543_p2 and_ln142_13_fu_1549_p2 and_ln142_14_fu_1555_p2 or_ln142_4_fu_1565_p2 xor_ln142_12_fu_1570_p2 and_ln142_15_fu_1576_p2 select_ln142_8_fu_1581_p3 or_ln142_3_fu_1588_p2 fused_8_fu_1593_p3 sparsemux_17_3_18_1_1_U428 add_ln143_fu_1607_p2 add_ln143_3_fu_1612_p2 xor_ln143_fu_1634_p2 and_ln143_fu_1640_p2 xor_ln143_3_fu_1646_p2 select_ln143_fu_1652_p3 y_fu_1660_p3 add_ln138_fu_401_p2 icmp_ln138_4_fu_407_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>p_lcssa94285_loc_i_channel_U p_lcssa93283_loc_i_channel_U p_lcssa92281_loc_i_channel_U p_lcssa91279_loc_i_channel_U p_lcssa90277_loc_i_channel_U p_lcssa89275_loc_i_channel_U p_lcssa88273_loc_i_channel_U p_lcssa87271_loc_i_channel_U p_lcssa62221_loc_i_channel_U p_lcssa61219_loc_i_channel_U p_lcssa60217_loc_i_channel_U p_lcssa59215_loc_i_channel_U p_lcssa58213_loc_i_channel_U p_lcssa57211_loc_i_channel_U p_lcssa56209_loc_i_channel_U p_lcssa55207_loc_i_channel_U p_lcssa30157_loc_i_channel_U p_lcssa29155_loc_i_channel_U p_lcssa28153_loc_i_channel_U p_lcssa27151_loc_i_channel_U p_lcssa26149_loc_i_channel_U p_lcssa25147_loc_i_channel_U p_lcssa24145_loc_i_channel_U p_lcssa23143_loc_i_channel_U s_res_i_U s_in_norm_i_U s_norm_out_i_U s_main_i_U s_gate_i_U s_conv_out_i_U s_params_fwd_i_U s_ssm_out_i_U</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_run_3_fu_220</InstName>
                                    <ModuleName>run_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>220</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>run_Loop_VITIS_LOOP_87_3_proc_9_U0</InstName>
                                            <ModuleName>run_Loop_VITIS_LOOP_87_3_proc_9</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>112</ID>
                                            <BindInstances>icmp_ln87_fu_291_p2 add_ln87_fu_297_p2 icmp_ln88_fu_309_p2 select_ln87_fu_315_p3 add_ln87_1_fu_323_p2 select_ln87_1_fu_329_p3 add_ln88_fu_470_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>split_input_14_U0</InstName>
                                            <ModuleName>split_input_14</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>116</ID>
                                            <BindInstances>icmp_ln8_fu_72_p2 t_6_fu_78_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>forward_20_U0</InstName>
                                            <ModuleName>forward_20</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>124</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_forward_20_Pipeline_VITIS_LOOP_32_2_fu_927</InstName>
                                                    <ModuleName>forward_20_Pipeline_VITIS_LOOP_32_2</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>927</ID>
                                                    <BindInstances>icmp_ln32_fu_133_p2 add_ln32_fu_139_p2 icmp_ln35_fu_160_p2 mul_18s_18s_36_1_1_U484 add_ln35_fu_204_p2 sum_sq_6_fu_238_p2 xor_ln35_fu_252_p2 and_ln35_fu_258_p2 icmp_ln35_4_fu_282_p2 icmp_ln35_5_fu_298_p2 icmp_ln35_6_fu_304_p2 select_ln35_fu_310_p3 xor_ln35_6_fu_318_p2 and_ln35_7_fu_324_p2 select_ln35_3_fu_330_p3 and_ln35_8_fu_338_p2 xor_ln35_7_fu_344_p2 or_ln35_fu_350_p2 xor_ln35_8_fu_356_p2 and_ln35_9_fu_362_p2 and_ln35_10_fu_368_p2 or_ln35_3_fu_374_p2 xor_ln35_9_fu_380_p2 and_ln35_11_fu_386_p2 or_ln35_2_fu_392_p2 sum_sq_4_fu_424_p2 and_ln35_12_fu_406_p2 xor_ln35_10_fu_411_p2 sparsemux_7_2_18_1_1_U485</BindInstances>
                                                </Instance>
                                                <Instance>
                                                    <InstName>grp_forward_20_Pipeline_VITIS_LOOP_42_3_fu_933</InstName>
                                                    <ModuleName>forward_20_Pipeline_VITIS_LOOP_42_3</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>933</ID>
                                                    <BindInstances>icmp_ln42_fu_150_p2 add_ln42_fu_156_p2 icmp_ln44_fu_181_p2 mul_18s_18s_36_1_1_U489 sparsemux_17_3_11_1_1_U490 mul_36s_11ns_47_1_1_U488 add_ln44_fu_322_p2 xor_ln44_fu_335_p2 and_ln44_fu_341_p2 icmp_ln44_4_fu_284_p2 icmp_ln44_5_fu_300_p2 icmp_ln44_6_fu_306_p2 select_ln44_fu_354_p3 xor_ln44_5_fu_360_p2 and_ln44_6_fu_366_p2 select_ln44_5_fu_371_p3 and_ln44_7_fu_378_p2 xor_ln44_6_fu_383_p2 or_ln44_fu_389_p2 xor_ln44_7_fu_395_p2 and_ln44_8_fu_400_p2 and_ln44_9_fu_406_p2 or_ln44_3_fu_412_p2 xor_ln44_8_fu_418_p2 and_ln44_10_fu_424_p2 select_ln44_6_fu_429_p3 or_ln44_2_fu_437_p2 select_ln44_7_fu_443_p3 storemerge_fu_451_p3</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                            <BindInstances>in_vec_U out_vec_U icmp_ln26_fu_961_p2 t_13_fu_967_p2 sub_ln39_4_fu_1341_p2 sub_ln39_5_fu_1361_p2 select_ln39_4_fu_1385_p3 icmp_ln39_fu_1397_p2 sub_ln39_fu_1411_p2 select_ln39_fu_1417_p3 ctlz_30_30_1_1_U497 add_ln39_fu_1443_p2 shl_ln39_fu_1453_p2 select_ln39_5_fu_1481_p3 sub_ln39_6_fu_1489_p2 add_ln39_2_fu_1499_p2 temp_sum_fu_1532_p3 fsqrt_32ns_32ns_32_12_no_dsp_1_U496 fdiv_32ns_32ns_32_12_no_dsp_1_U494 fpext_32ns_64_2_no_dsp_1_U495 sub_ln40_fu_1583_p2 select_ln40_fu_1609_p3 icmp_ln40_fu_1589_p2 sub_ln40_3_fu_1595_p2 icmp_ln40_17_fu_1614_p2 add_ln40_fu_1619_p2 sub_ln40_4_fu_1628_p2 select_ln40_9_fu_1633_p3 icmp_ln40_18_fu_1641_p2 icmp_ln40_19_fu_1650_p2 select_ln40_14_fu_1656_p3 ashr_ln40_fu_1667_p2 select_ln40_10_fu_1677_p3 icmp_ln40_20_fu_1685_p2 icmp_ln40_21_fu_1691_p2 shl_ln40_fu_1701_p2 ref_tmp_i_i_fu_1787_p6 tmp_485_fu_1720_p2 bitselect_1ns_54ns_6ns_1_1_1_U498 cond64_i_fu_1728_p3 add_ln40_8_fu_1747_p2 xor_ln40_fu_1761_p2 xor_ln40_14_fu_1767_p2 and_ln40_23_fu_1773_p2 sparsemux_7_2_18_1_1_U499 and_ln40_24_fu_1807_p2 carry_1_i_fu_1813_p2 add_ln40_9_fu_1831_p2 icmp_ln40_22_fu_1846_p2 add_ln40_10_fu_1852_p2 add_ln40_11_fu_1861_p2 icmp_ln40_23_fu_1874_p2 xor_ln40_21_fu_1888_p2 icmp_ln40_24_fu_1894_p2 bitselect_1ns_54ns_6ns_1_1_1_U500 lD_0_i_fu_1908_p2 icmp_ln40_25_fu_1914_p2 icmp_ln40_26_fu_1920_p2 neg_src_0_i_fu_2145_p2 lshr_ln40_fu_1934_p2 lshr_ln40_2_fu_1940_p2 icmp_ln40_27_fu_1946_p2 xor_ln40_22_fu_1960_p2 Range2_all_ones_1_i_fu_1966_p3 and_ln40_15_fu_1974_p2 Range1_all_ones_2_i_fu_2048_p2 xor_ln40_13_fu_1986_p2 icmp_ln40_28_fu_1992_p2 Range1_all_zeros_2_i_fu_2068_p2 icmp_ln40_29_fu_2004_p2 icmp_ln40_30_fu_2010_p2 Range1_all_zeros_2_i_fu_2068_p6 xor_ln40_23_fu_2022_p2 or_ln40_9_fu_2028_p2 and_ln40_25_fu_2034_p2 sparsemux_7_2_1_1_1_U501 sparsemux_7_2_1_1_1_U502 select_ln40_12_fu_2092_p3 or_ln40_5_fu_2097_p2 and_ln40_18_fu_2101_p2 cond193_i_fu_2106_p3 and_ln40_19_fu_2112_p2 neg_src_0_i_fu_2145_p4 not_icmp_ln40_2654_fu_2122_p2 deleted_ones_0_i_fu_2127_p2 and_ln40_26_fu_2133_p2 sparsemux_7_2_1_1_1_U503 xor_ln40_17_fu_2165_p2 and_ln40_27_fu_2171_p2 or_ln40_6_fu_2176_p2 xor_ln40_18_fu_2181_p2 and_ln40_20_fu_2186_p2 and_ln40_21_fu_2192_p2 xor_ln40_19_fu_2197_p2 and_ln40_22_fu_2203_p2 or_ln40_7_fu_2209_p2 rsqrt_fu_2246_p4 xor_ln40_20_fu_2223_p2 and_ln40_28_fu_2228_p2 and_ln40_29_fu_2234_p2 sparsemux_7_2_18_1_1_U504</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>forward_15_U0</InstName>
                                            <ModuleName>forward_15</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>130</ID>
                                            <BindInstances>icmp_ln64_fu_72_p2 t_16_fu_78_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>forward_22_U0</InstName>
                                            <ModuleName>forward_22</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>137</ID>
                                            <BindInstances>icmp_ln96_fu_618_p2 add_ln96_fu_624_p2 icmp_ln101_fu_633_p2 select_ln96_fu_639_p3 first_iter_0_fu_647_p2 icmp_ln103_fu_667_p2 sparsemux_17_3_18_1_1_U510 sparsemux_17_3_18_1_1_U511 mac_muladd_18s_18s_36s_37_4_1_U519 sparsemux_17_3_18_1_1_U512 sparsemux_17_3_18_1_1_U513 mac_muladd_18s_18s_37s_37_4_1_U520 mac_muladd_18s_18s_36s_37_4_1_U519 mac_muladd_18s_18s_37s_37_4_1_U520 sparsemux_17_3_18_1_1_U514 sparsemux_17_3_18_1_1_U515 mul_18s_18s_36_1_1_U516 mac_muladd_18s_18s_36s_37_4_1_U519 mac_muladd_18s_18s_37s_37_4_1_U520 conv_val_10_fu_1264_p2 xor_ln104_fu_1278_p2 and_ln104_fu_1284_p2 icmp_ln104_fu_1306_p2 icmp_ln104_5_fu_1321_p2 icmp_ln104_6_fu_1327_p2 select_ln104_fu_1333_p3 xor_ln104_9_fu_1341_p2 and_ln104_11_fu_1347_p2 select_ln104_7_fu_1353_p3 and_ln104_12_fu_1361_p2 xor_ln104_10_fu_1367_p2 or_ln104_fu_1373_p2 xor_ln104_11_fu_1379_p2 and_ln104_13_fu_1385_p2 and_ln104_14_fu_1391_p2 or_ln104_4_fu_1397_p2 xor_ln104_12_fu_1403_p2 and_ln104_15_fu_1409_p2 select_ln104_8_fu_1415_p3 or_ln104_3_fu_1423_p2 conv_val_12_fu_1429_p3 icmp_ln49_fu_1485_p2 icmp_ln50_fu_1490_p2 add_ln51_fu_1453_p2 add_ln51_6_fu_1501_p2 xor_ln51_fu_1519_p2 or_ln51_6_fu_1524_p2 xor_ln51_11_fu_1530_p2 xor_ln51_12_fu_1535_p2 or_ln51_fu_1541_p2 and_ln51_fu_1547_p2 sig_fu_1601_p6 xor_ln49_fu_1561_p2 and_ln50_fu_1567_p2 or_ln50_fu_1573_p2 xor_ln50_fu_1579_p2 and_ln51_6_fu_1585_p2 sparsemux_9_3_18_1_1_U517 mul_18s_18s_36_1_1_U518 add_ln53_fu_1690_p2 xor_ln53_fu_1703_p2 and_ln53_fu_1709_p2 icmp_ln53_fu_1722_p2 icmp_ln53_11_fu_1727_p2 icmp_ln53_12_fu_1732_p2 select_ln53_fu_1737_p3 xor_ln53_21_fu_1745_p2 and_ln53_26_fu_1751_p2 select_ln53_16_fu_1757_p3 and_ln53_27_fu_1765_p2 xor_ln53_22_fu_1771_p2 or_ln53_fu_1777_p2 xor_ln53_23_fu_1783_p2 and_ln53_28_fu_1788_p2 and_ln53_29_fu_1794_p2 or_ln53_8_fu_1800_p2 xor_ln53_24_fu_1806_p2 and_ln53_30_fu_1812_p2 select_ln53_17_fu_1817_p3 or_ln53_7_fu_1825_p2 out_vec_fu_1831_p3 add_ln101_fu_673_p2 icmp_ln101_4_fu_679_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>forward_16_U0</InstName>
                                            <ModuleName>forward_16</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>167</ID>
                                            <BindInstances>icmp_ln11_fu_806_p2 add_ln11_fu_812_p2 icmp_ln20_fu_821_p2 select_ln11_fu_827_p3 first_iter_0_fu_835_p2 icmp_ln23_fu_859_p2 sparsemux_17_3_18_1_1_U548 mul_18s_8ns_26_1_1_U549 val_4_fu_2116_p2 xor_ln25_fu_2134_p2 or_ln25_2_fu_2139_p2 xor_ln25_3_fu_2145_p2 xor_ln25_4_fu_2150_p2 or_ln25_fu_2156_p2 and_ln25_fu_2162_p2 val_6_fu_2168_p3 icmp_ln38_fu_1531_p2 icmp_ln39_fu_1536_p2 icmp_ln41_fu_1541_p2 mac_muladd_18s_8ns_18s_19_4_1_U550 mac_muladd_18s_8ns_18s_19_4_1_U550 add_ln41_2_fu_1566_p2 icmp_ln42_fu_2194_p2 add_ln42_fu_1587_p2 add_ln42_2_fu_1627_p2 xor_ln42_fu_1645_p2 or_ln42_5_fu_1651_p2 xor_ln42_7_fu_1657_p2 xor_ln42_8_fu_1663_p2 or_ln42_fu_1669_p2 and_ln42_fu_1675_p2 mac_muladd_18s_10ns_19ns_22_4_1_U551 mac_muladd_18s_10ns_19ns_22_4_1_U551 add_ln43_2_fu_1701_p2 params_delta_96_fu_1823_p8 xor_ln38_fu_1719_p2 and_ln39_fu_1725_p2 or_ln39_fu_1731_p2 xor_ln39_fu_1737_p2 sel_tmp7_fu_1743_p2 or_ln41_fu_1749_p2 xor_ln41_fu_1755_p2 and_ln42_5_fu_1761_p2 and_ln42_6_fu_1766_p2 xor_ln42_9_fu_1772_p2 and_ln42_7_fu_1778_p2 or_ln42_6_fu_1784_p2 and_ln42_8_fu_1790_p2 or_ln42_7_fu_1796_p2 xor_ln42_10_fu_1801_p2 sparsemux_15_6_18_1_1_U547 add_ln20_fu_915_p2 icmp_ln20_2_fu_921_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>forward_17_U0</InstName>
                                            <ModuleName>forward_17</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>173</ID>
                                            <BindInstances>icmp_ln21_fu_764_p2 add_ln21_fu_770_p2 icmp_ln28_fu_779_p2 select_ln21_fu_785_p3 first_iter_0_fu_793_p2 icmp_ln31_fu_817_p2 sparsemux_17_3_18_1_1_U555 sparsemux_17_3_18_1_1_U556 sparsemux_17_3_18_1_1_U558 sparsemux_17_3_18_1_1_U559 icmp_ln20_fu_1502_p2 scaled_2_fu_1522_p3 select_ln28_fu_1590_p3 sub_ln28_fu_1606_p2 xor_ln28_fu_1632_p2 and_ln28_fu_1638_p2 xor_ln28_2_fu_1644_p2 select_ln28_3_fu_1650_p3 frac_2_fu_1658_p3 y0_fu_1843_p3 add_ln31_fu_1666_p2 y1_fu_1868_p3 sub_ln33_fu_1881_p2 mul_18s_12s_30_1_1_U560 add_ln33_fu_1915_p2 decay_fu_1958_p2 xor_ln33_fu_1971_p2 or_ln33_4_fu_1976_p2 xor_ln33_5_fu_1982_p2 xor_ln33_6_fu_1987_p2 xor_ln33_7_fu_1992_p2 or_ln33_fu_1998_p2 and_ln33_fu_2004_p2 or_ln33_5_fu_2010_p2 xor_ln33_8_fu_2015_p2 and_ln33_3_fu_2021_p2 or_ln33_2_fu_2026_p2 decay_2_fu_2075_p6 xor_ln19_fu_2040_p2 and_ln20_fu_2045_p2 or_ln20_fu_2050_p2 xor_ln20_fu_2054_p2 and_ln33_4_fu_2060_p2 sparsemux_9_3_18_1_1_x_U561 sparsemux_17_3_18_1_1_U562 mul_18s_18s_36_1_1_U563 mul_18s_18s_36_1_1_U557 mul_36s_18s_52_1_1_U554 add_ln41_fu_2198_p2 next_state_3_fu_2242_p2 xor_ln41_fu_2256_p2 and_ln41_fu_2262_p2 icmp_ln41_fu_2286_p2 icmp_ln41_3_fu_2302_p2 icmp_ln41_4_fu_2308_p2 select_ln41_fu_2314_p3 xor_ln41_5_fu_2322_p2 and_ln41_6_fu_2328_p2 select_ln41_4_fu_2334_p3 and_ln41_7_fu_2342_p2 xor_ln41_6_fu_2348_p2 or_ln41_fu_2354_p2 xor_ln41_7_fu_2360_p2 and_ln41_8_fu_2366_p2 and_ln41_9_fu_2372_p2 or_ln41_3_fu_2378_p2 xor_ln41_8_fu_2384_p2 and_ln41_10_fu_2390_p2 select_ln41_5_fu_2396_p3 or_ln41_4_fu_2404_p2 next_state_4_fu_2410_p3 mul_18s_18s_36_1_1_U564 add_ln46_fu_2636_p2 xor_ln46_fu_2650_p2 and_ln46_fu_2656_p2 icmp_ln46_fu_2678_p2 icmp_ln46_3_fu_2692_p2 icmp_ln46_4_fu_2698_p2 select_ln46_fu_2704_p3 xor_ln46_5_fu_2712_p2 and_ln46_6_fu_2718_p2 select_ln46_4_fu_2724_p3 and_ln46_7_fu_2732_p2 xor_ln46_6_fu_2738_p2 or_ln46_fu_2744_p2 xor_ln46_7_fu_2750_p2 and_ln46_8_fu_2756_p2 and_ln46_9_fu_2762_p2 or_ln46_3_fu_2768_p2 xor_ln46_8_fu_2774_p2 and_ln46_10_fu_2780_p2 select_ln46_5_fu_2792_p3 or_ln46_2_fu_2786_p2 out_vec_96_fu_2799_p3 add_ln28_fu_1352_p2 icmp_ln28_2_fu_1357_p2 exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values3_U exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values_2_U</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>forward_18_U0</InstName>
                                            <ModuleName>forward_18</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>199</ID>
                                            <BindInstances>icmp_ln132_fu_346_p2 add_ln132_fu_352_p2 icmp_ln138_fu_361_p2 select_ln132_fu_367_p3 first_iter_0_fu_375_p2 icmp_ln140_fu_395_p2 sparsemux_17_3_18_1_1_U575 icmp_ln49_fu_876_p2 icmp_ln50_fu_882_p2 add_ln51_fu_904_p2 add_ln51_2_fu_944_p2 xor_ln51_fu_962_p2 or_ln51_2_fu_968_p2 xor_ln51_3_fu_974_p2 xor_ln51_4_fu_980_p2 or_ln51_fu_986_p2 and_ln51_fu_992_p2 sig_fu_1046_p6 xor_ln49_fu_1006_p2 and_ln50_fu_1012_p2 or_ln50_fu_1018_p2 xor_ln50_fu_1024_p2 and_ln51_2_fu_1030_p2 sparsemux_9_3_18_1_1_U576 mul_18s_18s_36_1_1_U579 gate_act_5_fu_1215_p2 xor_ln53_fu_1229_p2 and_ln53_fu_1235_p2 icmp_ln53_fu_1257_p2 icmp_ln53_3_fu_1271_p2 icmp_ln53_4_fu_1277_p2 select_ln53_fu_1283_p3 xor_ln53_5_fu_1291_p2 and_ln53_6_fu_1297_p2 select_ln53_4_fu_1303_p3 and_ln53_7_fu_1311_p2 xor_ln53_6_fu_1317_p2 or_ln53_fu_1323_p2 xor_ln53_7_fu_1329_p2 and_ln53_8_fu_1335_p2 and_ln53_9_fu_1341_p2 or_ln53_3_fu_1347_p2 xor_ln53_8_fu_1353_p2 and_ln53_10_fu_1359_p2 select_ln53_5_fu_1371_p3 or_ln53_2_fu_1365_p2 gate_act_6_fu_1378_p3 sparsemux_17_3_18_1_1_U577 mul_18s_18s_36_1_1_U580 fused_5_fu_1435_p2 xor_ln142_fu_1449_p2 and_ln142_fu_1455_p2 icmp_ln142_fu_1477_p2 icmp_ln142_3_fu_1491_p2 icmp_ln142_4_fu_1497_p2 select_ln142_fu_1503_p3 xor_ln142_5_fu_1511_p2 and_ln142_6_fu_1517_p2 select_ln142_4_fu_1523_p3 and_ln142_7_fu_1561_p2 xor_ln142_6_fu_1531_p2 or_ln142_fu_1537_p2 xor_ln142_7_fu_1543_p2 and_ln142_8_fu_1549_p2 and_ln142_9_fu_1555_p2 or_ln142_3_fu_1565_p2 xor_ln142_8_fu_1570_p2 and_ln142_10_fu_1576_p2 select_ln142_5_fu_1581_p3 or_ln142_2_fu_1588_p2 fused_6_fu_1593_p3 sparsemux_17_3_18_1_1_U578 add_ln143_fu_1607_p2 add_ln143_2_fu_1612_p2 xor_ln143_fu_1634_p2 and_ln143_fu_1640_p2 xor_ln143_2_fu_1646_p2 select_ln143_fu_1652_p3 y_fu_1660_p3 add_ln138_fu_401_p2 icmp_ln138_3_fu_407_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>p_lcssa94285_loc_i_channel_U p_lcssa93283_loc_i_channel_U p_lcssa92281_loc_i_channel_U p_lcssa91279_loc_i_channel_U p_lcssa90277_loc_i_channel_U p_lcssa89275_loc_i_channel_U p_lcssa88273_loc_i_channel_U p_lcssa87271_loc_i_channel_U p_lcssa62221_loc_i_channel_U p_lcssa61219_loc_i_channel_U p_lcssa60217_loc_i_channel_U p_lcssa59215_loc_i_channel_U p_lcssa58213_loc_i_channel_U p_lcssa57211_loc_i_channel_U p_lcssa56209_loc_i_channel_U p_lcssa55207_loc_i_channel_U p_lcssa30157_loc_i_channel_U p_lcssa29155_loc_i_channel_U p_lcssa28153_loc_i_channel_U p_lcssa27151_loc_i_channel_U p_lcssa26149_loc_i_channel_U p_lcssa25147_loc_i_channel_U p_lcssa24145_loc_i_channel_U p_lcssa23143_loc_i_channel_U s_res_i_U s_in_norm_i_U s_norm_out_i_U s_main_i_U s_gate_i_U s_conv_out_i_U s_params_fwd_i_U s_ssm_out_i_U</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_run_fu_246</InstName>
                                    <ModuleName>run</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>246</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>run_Loop_VITIS_LOOP_87_3_proc_U0</InstName>
                                            <ModuleName>run_Loop_VITIS_LOOP_87_3_proc</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>112</ID>
                                            <BindInstances>icmp_ln87_fu_291_p2 add_ln87_fu_297_p2 icmp_ln8826_fu_309_p2 select_ln87_fu_315_p3 add_ln87_4_fu_323_p2 select_ln87_4_fu_329_p3 add_ln88_fu_470_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>split_input_U0</InstName>
                                            <ModuleName>split_input</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>116</ID>
                                            <BindInstances>icmp_ln8_fu_72_p2 t_7_fu_78_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>forward_21_U0</InstName>
                                            <ModuleName>forward_21</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>124</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_forward_21_Pipeline_VITIS_LOOP_32_2_fu_927</InstName>
                                                    <ModuleName>forward_21_Pipeline_VITIS_LOOP_32_2</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>927</ID>
                                                    <BindInstances>icmp_ln32_fu_133_p2 add_ln32_fu_139_p2 icmp_ln35_fu_160_p2 mul_18s_18s_36_1_1_U634 add_ln35_fu_204_p2 sum_sq_4_fu_238_p2 xor_ln35_fu_252_p2 and_ln35_fu_258_p2 icmp_ln35_1_fu_282_p2 icmp_ln35_2_fu_298_p2 icmp_ln35_3_fu_304_p2 select_ln35_fu_310_p3 xor_ln35_1_fu_318_p2 and_ln35_1_fu_324_p2 select_ln35_1_fu_330_p3 and_ln35_2_fu_338_p2 xor_ln35_2_fu_344_p2 or_ln35_fu_350_p2 xor_ln35_3_fu_356_p2 and_ln35_3_fu_362_p2 and_ln35_4_fu_368_p2 or_ln35_2_fu_374_p2 xor_ln35_4_fu_380_p2 and_ln35_5_fu_386_p2 or_ln35_1_fu_392_p2 sum_sq_3_fu_424_p2 and_ln35_6_fu_406_p2 xor_ln35_5_fu_411_p2 sparsemux_7_2_18_1_1_U635</BindInstances>
                                                </Instance>
                                                <Instance>
                                                    <InstName>grp_forward_21_Pipeline_VITIS_LOOP_42_3_fu_933</InstName>
                                                    <ModuleName>forward_21_Pipeline_VITIS_LOOP_42_3</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>933</ID>
                                                    <BindInstances>icmp_ln42_fu_150_p2 add_ln42_fu_156_p2 icmp_ln44_fu_181_p2 mul_18s_18s_36_1_1_U639 sparsemux_17_3_11_1_1_U640 mul_36s_11ns_47_1_1_U638 add_ln44_fu_322_p2 xor_ln44_fu_335_p2 and_ln44_fu_341_p2 icmp_ln44_1_fu_284_p2 icmp_ln44_2_fu_300_p2 icmp_ln44_3_fu_306_p2 select_ln44_fu_354_p3 xor_ln44_1_fu_360_p2 and_ln44_1_fu_366_p2 select_ln44_2_fu_371_p3 and_ln44_2_fu_378_p2 xor_ln44_2_fu_383_p2 or_ln44_fu_389_p2 xor_ln44_3_fu_395_p2 and_ln44_3_fu_400_p2 and_ln44_4_fu_406_p2 or_ln44_2_fu_412_p2 xor_ln44_4_fu_418_p2 and_ln44_5_fu_424_p2 select_ln44_3_fu_429_p3 or_ln44_1_fu_437_p2 select_ln44_4_fu_443_p3 storemerge_fu_451_p3</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                            <BindInstances>in_vec_U out_vec_U icmp_ln26_fu_961_p2 t_12_fu_967_p2 sub_ln39_1_fu_1341_p2 sub_ln39_2_fu_1361_p2 select_ln39_2_fu_1385_p3 icmp_ln39_fu_1397_p2 sub_ln39_fu_1411_p2 select_ln39_fu_1417_p3 ctlz_30_30_1_1_U647 add_ln39_fu_1443_p2 shl_ln39_fu_1453_p2 select_ln39_3_fu_1481_p3 sub_ln39_3_fu_1489_p2 add_ln39_1_fu_1499_p2 temp_sum_fu_1532_p3 fsqrt_32ns_32ns_32_12_no_dsp_1_U646 fdiv_32ns_32ns_32_12_no_dsp_1_U644 fpext_32ns_64_2_no_dsp_1_U645 sub_ln40_fu_1583_p2 select_ln40_fu_1609_p3 icmp_ln40_fu_1589_p2 sub_ln40_1_fu_1595_p2 icmp_ln40_3_fu_1614_p2 add_ln40_fu_1619_p2 sub_ln40_2_fu_1628_p2 select_ln40_4_fu_1633_p3 icmp_ln40_4_fu_1641_p2 icmp_ln40_5_fu_1650_p2 select_ln40_9_fu_1656_p3 ashr_ln40_fu_1667_p2 select_ln40_5_fu_1677_p3 icmp_ln40_6_fu_1685_p2 icmp_ln40_7_fu_1691_p2 shl_ln40_fu_1701_p2 ref_tmp_i_i_fu_1787_p6 tmp_464_fu_1720_p2 bitselect_1ns_54ns_6ns_1_1_1_U648 cond64_i_fu_1728_p3 add_ln40_3_fu_1747_p2 xor_ln40_fu_1761_p2 xor_ln40_5_fu_1767_p2 and_ln40_6_fu_1773_p2 sparsemux_7_2_18_1_1_U649 and_ln40_15_fu_1807_p2 carry_1_i_fu_1813_p2 add_ln40_4_fu_1831_p2 icmp_ln40_8_fu_1846_p2 add_ln40_5_fu_1852_p2 add_ln40_6_fu_1861_p2 icmp_ln40_9_fu_1874_p2 xor_ln40_13_fu_1888_p2 icmp_ln40_10_fu_1894_p2 bitselect_1ns_54ns_6ns_1_1_1_U650 lD_0_i_fu_1908_p2 icmp_ln40_11_fu_1914_p2 icmp_ln40_12_fu_1920_p2 neg_src_0_i_fu_2145_p2 lshr_ln40_fu_1934_p2 lshr_ln40_1_fu_1940_p2 icmp_ln40_13_fu_1946_p2 xor_ln40_14_fu_1960_p2 Range2_all_ones_1_i_fu_1966_p3 and_ln40_7_fu_1974_p2 Range1_all_ones_2_i_fu_2048_p2 xor_ln40_6_fu_1986_p2 icmp_ln40_14_fu_1992_p2 Range1_all_zeros_2_i_fu_2068_p2 icmp_ln40_15_fu_2004_p2 icmp_ln40_16_fu_2010_p2 Range1_all_zeros_2_i_fu_2068_p6 xor_ln40_15_fu_2022_p2 or_ln40_6_fu_2028_p2 and_ln40_16_fu_2034_p2 sparsemux_7_2_1_1_1_U651 sparsemux_7_2_1_1_1_U652 select_ln40_7_fu_2092_p3 or_ln40_2_fu_2097_p2 and_ln40_10_fu_2101_p2 cond193_i_fu_2106_p3 and_ln40_11_fu_2112_p2 neg_src_0_i_fu_2145_p4 not_icmp_ln40_954_fu_2122_p2 deleted_ones_0_i_fu_2127_p2 and_ln40_17_fu_2133_p2 sparsemux_7_2_1_1_1_U653 xor_ln40_9_fu_2165_p2 and_ln40_18_fu_2171_p2 or_ln40_3_fu_2176_p2 xor_ln40_10_fu_2181_p2 and_ln40_12_fu_2186_p2 and_ln40_13_fu_2192_p2 xor_ln40_11_fu_2197_p2 and_ln40_14_fu_2203_p2 or_ln40_4_fu_2209_p2 rsqrt_fu_2246_p4 xor_ln40_12_fu_2223_p2 and_ln40_19_fu_2228_p2 and_ln40_20_fu_2234_p2 sparsemux_7_2_18_1_1_U654</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>forward_4_U0</InstName>
                                            <ModuleName>forward_4</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>130</ID>
                                            <BindInstances>icmp_ln64_fu_72_p2 t_11_fu_78_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>forward_5_1_U0</InstName>
                                            <ModuleName>forward_5_1</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>137</ID>
                                            <BindInstances>icmp_ln96_fu_618_p2 add_ln96_fu_624_p2 icmp_ln101_fu_633_p2 select_ln96_fu_639_p3 first_iter_0_fu_647_p2 icmp_ln103_fu_667_p2 sparsemux_17_3_18_1_1_U660 sparsemux_17_3_18_1_1_U661 mac_muladd_18s_18s_36s_37_4_1_U669 sparsemux_17_3_18_1_1_U662 sparsemux_17_3_18_1_1_U663 mac_muladd_18s_18s_37s_37_4_1_U670 mac_muladd_18s_18s_36s_37_4_1_U669 mac_muladd_18s_18s_37s_37_4_1_U670 sparsemux_17_3_18_1_1_U664 sparsemux_17_3_18_1_1_U665 mul_18s_18s_36_1_1_U666 mac_muladd_18s_18s_36s_37_4_1_U669 mac_muladd_18s_18s_37s_37_4_1_U670 conv_val_1_fu_1264_p2 xor_ln104_fu_1278_p2 and_ln104_fu_1284_p2 icmp_ln104_fu_1306_p2 icmp_ln104_1_fu_1321_p2 icmp_ln104_2_fu_1327_p2 select_ln104_fu_1333_p3 xor_ln104_1_fu_1341_p2 and_ln104_1_fu_1347_p2 select_ln104_1_fu_1353_p3 and_ln104_2_fu_1361_p2 xor_ln104_2_fu_1367_p2 or_ln104_fu_1373_p2 xor_ln104_3_fu_1379_p2 and_ln104_3_fu_1385_p2 and_ln104_4_fu_1391_p2 or_ln104_1_fu_1397_p2 xor_ln104_4_fu_1403_p2 and_ln104_5_fu_1409_p2 select_ln104_2_fu_1415_p3 or_ln104_2_fu_1423_p2 conv_val_3_fu_1429_p3 icmp_ln49_fu_1485_p2 icmp_ln50_fu_1490_p2 add_ln51_fu_1453_p2 add_ln51_2_fu_1501_p2 xor_ln51_fu_1519_p2 or_ln51_2_fu_1524_p2 xor_ln51_3_fu_1530_p2 xor_ln51_4_fu_1535_p2 or_ln51_fu_1541_p2 and_ln51_fu_1547_p2 sig_fu_1601_p6 xor_ln49_fu_1561_p2 and_ln50_fu_1567_p2 or_ln50_fu_1573_p2 xor_ln50_fu_1579_p2 and_ln51_2_fu_1585_p2 sparsemux_9_3_18_1_1_U667 mul_18s_18s_36_1_1_U668 add_ln53_fu_1690_p2 xor_ln53_fu_1703_p2 and_ln53_fu_1709_p2 icmp_ln53_fu_1722_p2 icmp_ln53_3_fu_1727_p2 icmp_ln53_4_fu_1732_p2 select_ln53_fu_1737_p3 xor_ln53_5_fu_1745_p2 and_ln53_6_fu_1751_p2 select_ln53_4_fu_1757_p3 and_ln53_7_fu_1765_p2 xor_ln53_6_fu_1771_p2 or_ln53_fu_1777_p2 xor_ln53_7_fu_1783_p2 and_ln53_8_fu_1788_p2 and_ln53_9_fu_1794_p2 or_ln53_3_fu_1800_p2 xor_ln53_8_fu_1806_p2 and_ln53_10_fu_1812_p2 select_ln53_5_fu_1817_p3 or_ln53_4_fu_1825_p2 out_vec_fu_1831_p3 add_ln101_fu_673_p2 icmp_ln101_1_fu_679_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>forward_U0</InstName>
                                            <ModuleName>forward</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>167</ID>
                                            <BindInstances>icmp_ln11_fu_806_p2 add_ln11_fu_812_p2 icmp_ln20_fu_821_p2 select_ln11_fu_827_p3 first_iter_0_fu_835_p2 icmp_ln23_fu_859_p2 sparsemux_17_3_18_1_1_U698 mul_18s_8ns_26_1_1_U699 val_10_fu_2116_p2 xor_ln25_fu_2134_p2 or_ln25_4_fu_2139_p2 xor_ln25_7_fu_2145_p2 xor_ln25_8_fu_2150_p2 or_ln25_fu_2156_p2 and_ln25_fu_2162_p2 val_12_fu_2168_p3 icmp_ln38_fu_1531_p2 icmp_ln39_fu_1536_p2 icmp_ln41_fu_1541_p2 mac_muladd_18s_8ns_18s_19_4_1_U700 mac_muladd_18s_8ns_18s_19_4_1_U700 add_ln41_4_fu_1566_p2 icmp_ln42_fu_2194_p2 add_ln42_fu_1587_p2 add_ln42_4_fu_1627_p2 xor_ln42_fu_1645_p2 or_ln42_11_fu_1651_p2 xor_ln42_15_fu_1657_p2 xor_ln42_16_fu_1663_p2 or_ln42_fu_1669_p2 and_ln42_fu_1675_p2 mac_muladd_18s_10ns_19ns_22_4_1_U701 mac_muladd_18s_10ns_19ns_22_4_1_U701 add_ln43_4_fu_1701_p2 params_delta_224_fu_1823_p8 xor_ln38_fu_1719_p2 and_ln39_fu_1725_p2 or_ln39_fu_1731_p2 xor_ln39_fu_1737_p2 sel_tmp7_fu_1743_p2 or_ln41_fu_1749_p2 xor_ln41_fu_1755_p2 and_ln42_13_fu_1761_p2 and_ln42_14_fu_1766_p2 xor_ln42_17_fu_1772_p2 and_ln42_15_fu_1778_p2 or_ln42_12_fu_1784_p2 and_ln42_16_fu_1790_p2 or_ln42_13_fu_1796_p2 xor_ln42_18_fu_1801_p2 sparsemux_15_6_18_1_1_U697 add_ln20_fu_915_p2 icmp_ln20_4_fu_921_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>forward_1_U0</InstName>
                                            <ModuleName>forward_1</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>173</ID>
                                            <BindInstances>icmp_ln21_fu_760_p2 add_ln21_fu_766_p2 icmp_ln28_fu_775_p2 select_ln21_fu_781_p3 first_iter_0_fu_789_p2 icmp_ln31_fu_813_p2 sparsemux_17_3_18_1_1_U705 sparsemux_17_3_18_1_1_U706 sparsemux_17_3_18_1_1_U708 sparsemux_17_3_18_1_1_U709 icmp_ln20_fu_1498_p2 scaled_4_fu_1518_p3 select_ln28_fu_1586_p3 sub_ln28_fu_1602_p2 xor_ln28_fu_1628_p2 and_ln28_fu_1634_p2 xor_ln28_4_fu_1640_p2 select_ln28_7_fu_1646_p3 frac_4_fu_1654_p3 y0_fu_1839_p3 add_ln31_fu_1662_p2 y1_fu_1864_p3 sub_ln33_fu_1877_p2 mul_18s_12s_30_1_1_U710 add_ln33_fu_1911_p2 decay_fu_1954_p2 xor_ln33_fu_1967_p2 or_ln33_8_fu_1972_p2 xor_ln33_13_fu_1978_p2 xor_ln33_14_fu_1983_p2 xor_ln33_15_fu_1988_p2 or_ln33_fu_1994_p2 and_ln33_fu_2000_p2 or_ln33_9_fu_2006_p2 xor_ln33_16_fu_2011_p2 and_ln33_7_fu_2017_p2 or_ln33_4_fu_2022_p2 decay_4_fu_2071_p6 xor_ln19_fu_2036_p2 and_ln20_fu_2041_p2 or_ln20_fu_2046_p2 xor_ln20_fu_2050_p2 and_ln33_8_fu_2056_p2 sparsemux_9_3_18_1_1_x_U711 sparsemux_17_3_18_1_1_U712 mul_18s_18s_36_1_1_U713 mul_18s_18s_36_1_1_U707 mul_36s_18s_52_1_1_U704 add_ln41_fu_2194_p2 next_state_7_fu_2238_p2 xor_ln41_fu_2252_p2 and_ln41_fu_2258_p2 icmp_ln41_fu_2282_p2 icmp_ln41_7_fu_2298_p2 icmp_ln41_8_fu_2304_p2 select_ln41_fu_2310_p3 xor_ln41_13_fu_2318_p2 and_ln41_16_fu_2324_p2 select_ln41_10_fu_2330_p3 and_ln41_17_fu_2338_p2 xor_ln41_14_fu_2344_p2 or_ln41_fu_2350_p2 xor_ln41_15_fu_2356_p2 and_ln41_18_fu_2362_p2 and_ln41_19_fu_2368_p2 or_ln41_7_fu_2374_p2 xor_ln41_16_fu_2380_p2 and_ln41_20_fu_2386_p2 select_ln41_11_fu_2392_p3 or_ln41_8_fu_2400_p2 next_state_8_fu_2406_p3 mul_18s_18s_36_1_1_U714 add_ln46_fu_2632_p2 xor_ln46_fu_2646_p2 and_ln46_fu_2652_p2 icmp_ln46_fu_2674_p2 icmp_ln46_7_fu_2688_p2 icmp_ln46_8_fu_2694_p2 select_ln46_fu_2700_p3 xor_ln46_13_fu_2708_p2 and_ln46_16_fu_2714_p2 select_ln46_10_fu_2720_p3 and_ln46_17_fu_2728_p2 xor_ln46_14_fu_2734_p2 or_ln46_fu_2740_p2 xor_ln46_15_fu_2746_p2 and_ln46_18_fu_2752_p2 and_ln46_19_fu_2758_p2 or_ln46_5_fu_2764_p2 xor_ln46_16_fu_2770_p2 and_ln46_20_fu_2776_p2 select_ln46_11_fu_2788_p3 or_ln46_4_fu_2782_p2 out_vec_224_fu_2795_p3 add_ln28_fu_1348_p2 icmp_ln28_4_fu_1353_p2 exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values_U exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values_34_U</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>forward_3_U0</InstName>
                                            <ModuleName>forward_3</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>199</ID>
                                            <BindInstances>icmp_ln132_fu_346_p2 add_ln132_fu_352_p2 icmp_ln138_fu_361_p2 select_ln132_fu_367_p3 first_iter_0_fu_375_p2 icmp_ln140_fu_395_p2 sparsemux_17_3_18_1_1_U725 icmp_ln49_fu_876_p2 icmp_ln50_fu_882_p2 add_ln51_fu_904_p2 add_ln51_3_fu_944_p2 xor_ln51_fu_962_p2 or_ln51_3_fu_968_p2 xor_ln51_5_fu_974_p2 xor_ln51_6_fu_980_p2 or_ln51_fu_986_p2 and_ln51_fu_992_p2 sig_fu_1046_p6 xor_ln49_fu_1006_p2 and_ln50_fu_1012_p2 or_ln50_fu_1018_p2 xor_ln50_fu_1024_p2 and_ln51_3_fu_1030_p2 sparsemux_9_3_18_1_1_U726 mul_18s_18s_36_1_1_U729 gate_act_3_fu_1215_p2 xor_ln53_fu_1229_p2 and_ln53_fu_1235_p2 icmp_ln53_fu_1257_p2 icmp_ln53_5_fu_1271_p2 icmp_ln53_6_fu_1277_p2 select_ln53_fu_1283_p3 xor_ln53_9_fu_1291_p2 and_ln53_11_fu_1297_p2 select_ln53_7_fu_1303_p3 and_ln53_12_fu_1311_p2 xor_ln53_10_fu_1317_p2 or_ln53_fu_1323_p2 xor_ln53_11_fu_1329_p2 and_ln53_13_fu_1335_p2 and_ln53_14_fu_1341_p2 or_ln53_5_fu_1347_p2 xor_ln53_12_fu_1353_p2 and_ln53_15_fu_1359_p2 select_ln53_8_fu_1371_p3 or_ln53_4_fu_1365_p2 gate_act_4_fu_1378_p3 sparsemux_17_3_18_1_1_U727 mul_18s_18s_36_1_1_U730 fused_3_fu_1435_p2 xor_ln142_fu_1449_p2 and_ln142_fu_1455_p2 icmp_ln142_fu_1477_p2 icmp_ln142_3_fu_1491_p2 icmp_ln142_4_fu_1497_p2 select_ln142_fu_1503_p3 xor_ln142_5_fu_1511_p2 and_ln142_6_fu_1517_p2 select_ln142_4_fu_1523_p3 and_ln142_7_fu_1561_p2 xor_ln142_6_fu_1531_p2 or_ln142_fu_1537_p2 xor_ln142_7_fu_1543_p2 and_ln142_8_fu_1549_p2 and_ln142_9_fu_1555_p2 or_ln142_3_fu_1565_p2 xor_ln142_8_fu_1570_p2 and_ln142_10_fu_1576_p2 select_ln142_5_fu_1581_p3 or_ln142_4_fu_1588_p2 fused_4_fu_1593_p3 sparsemux_17_3_18_1_1_U728 add_ln143_fu_1607_p2 add_ln143_2_fu_1612_p2 xor_ln143_fu_1634_p2 and_ln143_fu_1640_p2 xor_ln143_2_fu_1646_p2 select_ln143_fu_1652_p3 y_fu_1660_p3 add_ln138_fu_401_p2 icmp_ln138_2_fu_407_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>p_lcssa94285_loc_i_channel_U p_lcssa93283_loc_i_channel_U p_lcssa92281_loc_i_channel_U p_lcssa91279_loc_i_channel_U p_lcssa90277_loc_i_channel_U p_lcssa89275_loc_i_channel_U p_lcssa88273_loc_i_channel_U p_lcssa87271_loc_i_channel_U p_lcssa62221_loc_i_channel_U p_lcssa61219_loc_i_channel_U p_lcssa60217_loc_i_channel_U p_lcssa59215_loc_i_channel_U p_lcssa58213_loc_i_channel_U p_lcssa57211_loc_i_channel_U p_lcssa56209_loc_i_channel_U p_lcssa55207_loc_i_channel_U p_lcssa30157_loc_i_channel_U p_lcssa29155_loc_i_channel_U p_lcssa28153_loc_i_channel_U p_lcssa27151_loc_i_channel_U p_lcssa26149_loc_i_channel_U p_lcssa25147_loc_i_channel_U p_lcssa24145_loc_i_channel_U p_lcssa23143_loc_i_channel_U s_res_i_U s_in_norm_i_U s_norm_out_i_U s_main_i_U s_gate_i_U s_conv_out_i_U s_params_fwd_i_U s_ssm_out_i_U</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_pvm_merge_and_project_config_enc5_s_fu_272</InstName>
                                    <ModuleName>pvm_merge_and_project_config_enc5_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>272</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_pvm_merge_and_project_config_enc5_Pipeline_VITIS_LOOP_89_2_fu_686</InstName>
                                            <ModuleName>pvm_merge_and_project_config_enc5_Pipeline_VITIS_LOOP_89_2</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>686</ID>
                                            <BindInstances>icmp_ln89_fu_635_p2 add_ln89_fu_641_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_pvm_merge_and_project_config_enc5_Pipeline_VITIS_LOOP_103_4_fu_726</InstName>
                                            <ModuleName>pvm_merge_and_project_config_enc5_Pipeline_VITIS_LOOP_103_4</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>726</ID>
                                            <BindInstances>icmp_ln103_fu_733_p2 add_ln103_fu_739_p2 add_ln111_8_fu_1274_p2 add_ln111_fu_1280_p2 xor_ln111_fu_1312_p2 and_ln111_fu_1318_p2 select_ln111_fu_1324_p3 xor_ln111_1_fu_1332_p2 merged_32_fu_1338_p3 add_ln111_9_fu_1380_p2 add_ln111_1_fu_1386_p2 xor_ln111_2_fu_1418_p2 and_ln111_1_fu_1424_p2 select_ln111_2_fu_1430_p3 xor_ln111_3_fu_1438_p2 merged_33_fu_1444_p3 add_ln111_10_fu_1486_p2 add_ln111_2_fu_1492_p2 xor_ln111_4_fu_1524_p2 and_ln111_2_fu_1530_p2 select_ln111_4_fu_1536_p3 xor_ln111_5_fu_1544_p2 merged_34_fu_1550_p3 add_ln111_11_fu_1592_p2 add_ln111_3_fu_1598_p2 xor_ln111_6_fu_1630_p2 and_ln111_3_fu_1636_p2 select_ln111_6_fu_1642_p3 xor_ln111_7_fu_1650_p2 merged_35_fu_1656_p3 add_ln111_12_fu_1698_p2 add_ln111_4_fu_1704_p2 xor_ln111_8_fu_1736_p2 and_ln111_4_fu_1742_p2 select_ln111_8_fu_1748_p3 xor_ln111_9_fu_1756_p2 merged_36_fu_1762_p3 add_ln111_13_fu_1804_p2 add_ln111_5_fu_1810_p2 xor_ln111_10_fu_1842_p2 and_ln111_5_fu_1848_p2 select_ln111_10_fu_1854_p3 xor_ln111_11_fu_1862_p2 merged_37_fu_1868_p3 add_ln111_14_fu_1910_p2 add_ln111_6_fu_1916_p2 xor_ln111_12_fu_1948_p2 and_ln111_6_fu_1954_p2 select_ln111_12_fu_1960_p3 xor_ln111_13_fu_1968_p2 merged_38_fu_1974_p3 add_ln111_15_fu_2016_p2 add_ln111_7_fu_2022_p2 xor_ln111_14_fu_2054_p2 and_ln111_7_fu_2060_p2 select_ln111_14_fu_2066_p3 xor_ln111_15_fu_2074_p2 merged_39_fu_2080_p3</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_pvm_merge_and_project_config_enc5_Pipeline_VITIS_LOOP_118_6_fu_779</InstName>
                                            <ModuleName>pvm_merge_and_project_config_enc5_Pipeline_VITIS_LOOP_118_6</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>779</ID>
                                            <BindInstances>icmp_ln118_fu_396_p2 add_ln118_fu_402_p2 sparsemux_65_5_18_1_1_U857 mean_3_fu_559_p2 add_ln120_1_fu_565_p2 xor_ln120_fu_587_p2 and_ln120_fu_593_p2 xor_ln120_1_fu_599_p2 select_ln120_fu_605_p3 mean_4_fu_613_p3</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_pvm_merge_and_project_config_enc5_Pipeline_VITIS_LOOP_125_7_fu_816</InstName>
                                            <ModuleName>pvm_merge_and_project_config_enc5_Pipeline_VITIS_LOOP_125_7</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>816</ID>
                                            <BindInstances>icmp_ln125_fu_438_p2 add_ln125_fu_444_p2 sparsemux_65_5_18_1_1_U891 sub_ln127_fu_594_p2 xor_ln127_fu_620_p2 and_ln127_fu_626_p2 xor_ln127_1_fu_632_p2 select_ln127_fu_638_p3 diff_2_fu_646_p3 mul_18s_18s_36_1_1_U892 add_ln128_fu_691_p2 var_5_fu_725_p2 xor_ln128_fu_739_p2 and_ln128_fu_745_p2 icmp_ln128_fu_769_p2 icmp_ln128_1_fu_785_p2 icmp_ln128_2_fu_791_p2 select_ln128_fu_797_p3 xor_ln128_1_fu_805_p2 and_ln128_1_fu_811_p2 select_ln128_1_fu_817_p3 and_ln128_2_fu_825_p2 xor_ln128_2_fu_831_p2 or_ln128_fu_837_p2 xor_ln128_3_fu_843_p2 and_ln128_3_fu_849_p2 and_ln128_4_fu_855_p2 or_ln128_2_fu_861_p2 xor_ln128_4_fu_867_p2 and_ln128_5_fu_873_p2 select_ln128_2_fu_879_p3 or_ln128_1_fu_887_p2 var_6_fu_893_p3</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_pvm_merge_and_project_config_enc5_Pipeline_VITIS_LOOP_139_8_fu_854</InstName>
                                            <ModuleName>pvm_merge_and_project_config_enc5_Pipeline_VITIS_LOOP_139_8</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>854</ID>
                                            <BindInstances>icmp_ln139_fu_838_p2 add_ln139_fu_844_p2 sparsemux_65_5_18_1_1_U927 am_submul_18s_18s_18s_37_4_1_U928 am_submul_18s_18s_18s_37_4_1_U928 am_submul_18s_18s_18s_37_4_1_U928 add_ln141_fu_1098_p2 xor_ln141_fu_1112_p2 and_ln141_fu_1118_p2 icmp_ln141_fu_1138_p2 icmp_ln141_1_fu_1151_p2 icmp_ln141_2_fu_1157_p2 select_ln141_fu_1163_p3 xor_ln141_1_fu_1171_p2 and_ln141_1_fu_1177_p2 select_ln141_1_fu_1183_p3 and_ln141_2_fu_1191_p2 xor_ln141_2_fu_1197_p2 or_ln141_fu_1203_p2 xor_ln141_3_fu_1209_p2 and_ln141_3_fu_1215_p2 and_ln141_4_fu_1221_p2 or_ln141_2_fu_1227_p2 xor_ln141_4_fu_1233_p2 and_ln141_5_fu_1239_p2 select_ln141_2_fu_1245_p3 or_ln141_1_fu_1253_p2 norm_merged_32_fu_1259_p3</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_pvm_merge_and_project_config_enc5_Pipeline_VITIS_LOOP_146_9_fu_924</InstName>
                                            <ModuleName>pvm_merge_and_project_config_enc5_Pipeline_VITIS_LOOP_146_9</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>924</ID>
                                            <BindInstances>icmp_ln146_fu_1041_p2 add_ln146_fu_1047_p2 mul_18s_18s_36_1_1_U995 add_ln152_fu_1116_p2 out_val_2_fu_1150_p2 xor_ln152_fu_1164_p2 and_ln152_fu_1170_p2 icmp_ln152_fu_1194_p2 icmp_ln152_1_fu_1210_p2 icmp_ln152_2_fu_1216_p2 select_ln152_fu_1222_p3 xor_ln152_1_fu_1230_p2 and_ln152_1_fu_1236_p2 select_ln152_1_fu_1242_p3 and_ln152_2_fu_1250_p2 xor_ln152_2_fu_1256_p2 or_ln152_fu_1262_p2 xor_ln152_3_fu_1268_p2 and_ln152_3_fu_1274_p2 and_ln152_4_fu_1280_p2 or_ln152_64_fu_1286_p2 xor_ln152_4_fu_1292_p2 and_ln152_5_fu_1298_p2 or_ln152_1_fu_1304_p2 mul_18s_18s_36_1_1_U996 select_ln152_2_fu_1327_p3 select_ln152_3_fu_1334_p3 add_ln152_2_fu_1352_p2 out_val_4_fu_1386_p2 xor_ln152_5_fu_1400_p2 and_ln152_6_fu_1406_p2 icmp_ln152_3_fu_1430_p2 icmp_ln152_4_fu_1446_p2 icmp_ln152_5_fu_1452_p2 select_ln152_4_fu_1458_p3 xor_ln152_6_fu_1466_p2 and_ln152_7_fu_1472_p2 select_ln152_5_fu_1478_p3 and_ln152_8_fu_1486_p2 xor_ln152_7_fu_1492_p2 or_ln152_2_fu_1498_p2 xor_ln152_8_fu_1504_p2 and_ln152_9_fu_1510_p2 and_ln152_10_fu_1516_p2 or_ln152_65_fu_1522_p2 xor_ln152_9_fu_1528_p2 and_ln152_11_fu_1534_p2 or_ln152_3_fu_1540_p2 mul_18s_18s_36_1_1_U997 select_ln152_6_fu_1554_p3 select_ln152_7_fu_1562_p3 add_ln152_4_fu_1582_p2 out_val_6_fu_1661_p2 xor_ln152_10_fu_1674_p2 and_ln152_12_fu_1680_p2 icmp_ln152_6_fu_1693_p2 icmp_ln152_7_fu_1698_p2 icmp_ln152_8_fu_1703_p2 select_ln152_8_fu_1708_p3 xor_ln152_11_fu_1716_p2 and_ln152_13_fu_1722_p2 select_ln152_9_fu_1728_p3 and_ln152_14_fu_1736_p2 xor_ln152_12_fu_1742_p2 or_ln152_4_fu_1748_p2 xor_ln152_13_fu_1754_p2 and_ln152_15_fu_1759_p2 and_ln152_16_fu_1765_p2 or_ln152_66_fu_1771_p2 xor_ln152_14_fu_1777_p2 and_ln152_17_fu_1783_p2 or_ln152_5_fu_1788_p2 mul_18s_18s_36_1_1_U998 select_ln152_10_fu_1794_p3 select_ln152_11_fu_1802_p3 add_ln152_6_fu_1822_p2 out_val_8_fu_1856_p2 xor_ln152_15_fu_1870_p2 and_ln152_18_fu_1876_p2 icmp_ln152_9_fu_1900_p2 icmp_ln152_10_fu_1916_p2 icmp_ln152_11_fu_1922_p2 select_ln152_12_fu_1928_p3 xor_ln152_16_fu_1936_p2 and_ln152_19_fu_1942_p2 select_ln152_13_fu_1948_p3 and_ln152_20_fu_1956_p2 xor_ln152_17_fu_1962_p2 or_ln152_6_fu_1968_p2 xor_ln152_18_fu_1974_p2 and_ln152_21_fu_1980_p2 and_ln152_22_fu_1986_p2 or_ln152_67_fu_1992_p2 xor_ln152_19_fu_1998_p2 and_ln152_23_fu_2004_p2 or_ln152_7_fu_2010_p2 mul_18s_18s_36_1_1_U999 select_ln152_14_fu_2033_p3 select_ln152_15_fu_2040_p3 add_ln152_8_fu_2058_p2 out_val_10_fu_2092_p2 xor_ln152_20_fu_2106_p2 and_ln152_24_fu_2112_p2 icmp_ln152_12_fu_2136_p2 icmp_ln152_13_fu_2152_p2 icmp_ln152_14_fu_2158_p2 select_ln152_16_fu_2164_p3 xor_ln152_21_fu_2172_p2 and_ln152_25_fu_2178_p2 select_ln152_17_fu_2184_p3 and_ln152_26_fu_2192_p2 xor_ln152_22_fu_2198_p2 or_ln152_8_fu_2204_p2 xor_ln152_23_fu_2210_p2 and_ln152_27_fu_2216_p2 and_ln152_28_fu_2222_p2 or_ln152_68_fu_2228_p2 xor_ln152_24_fu_2234_p2 and_ln152_29_fu_2240_p2 or_ln152_9_fu_2246_p2 mul_18s_18s_36_1_1_U1000 select_ln152_18_fu_2260_p3 select_ln152_19_fu_2268_p3 add_ln152_10_fu_2288_p2 out_val_12_fu_2367_p2 xor_ln152_25_fu_2380_p2 and_ln152_30_fu_2386_p2 icmp_ln152_15_fu_2399_p2 icmp_ln152_16_fu_2404_p2 icmp_ln152_17_fu_2409_p2 select_ln152_20_fu_2414_p3 xor_ln152_26_fu_2422_p2 and_ln152_31_fu_2428_p2 select_ln152_21_fu_2434_p3 and_ln152_32_fu_2442_p2 xor_ln152_27_fu_2448_p2 or_ln152_10_fu_2454_p2 xor_ln152_28_fu_2460_p2 and_ln152_33_fu_2465_p2 and_ln152_34_fu_2471_p2 or_ln152_69_fu_2477_p2 xor_ln152_29_fu_2483_p2 and_ln152_35_fu_2489_p2 or_ln152_11_fu_2494_p2 mul_18s_18s_36_1_1_U1001 select_ln152_22_fu_2500_p3 select_ln152_23_fu_2508_p3 add_ln152_12_fu_2528_p2 out_val_14_fu_2562_p2 xor_ln152_30_fu_2576_p2 and_ln152_36_fu_2582_p2 icmp_ln152_18_fu_2606_p2 icmp_ln152_19_fu_2622_p2 icmp_ln152_20_fu_2628_p2 select_ln152_24_fu_2634_p3 xor_ln152_31_fu_2642_p2 and_ln152_37_fu_2648_p2 select_ln152_25_fu_2654_p3 and_ln152_38_fu_2662_p2 xor_ln152_32_fu_2668_p2 or_ln152_12_fu_2674_p2 xor_ln152_33_fu_2680_p2 and_ln152_39_fu_2686_p2 and_ln152_40_fu_2692_p2 or_ln152_70_fu_2698_p2 xor_ln152_34_fu_2704_p2 and_ln152_41_fu_2710_p2 or_ln152_13_fu_2716_p2 mul_18s_18s_36_1_1_U1002 select_ln152_26_fu_2739_p3 select_ln152_27_fu_2746_p3 add_ln152_14_fu_2764_p2 out_val_16_fu_2798_p2 xor_ln152_35_fu_2812_p2 and_ln152_42_fu_2818_p2 icmp_ln152_21_fu_2842_p2 icmp_ln152_22_fu_2858_p2 icmp_ln152_23_fu_2864_p2 select_ln152_28_fu_2870_p3 xor_ln152_36_fu_2878_p2 and_ln152_43_fu_2884_p2 select_ln152_29_fu_2890_p3 and_ln152_44_fu_2898_p2 xor_ln152_37_fu_2904_p2 or_ln152_14_fu_2910_p2 xor_ln152_38_fu_2916_p2 and_ln152_45_fu_2922_p2 and_ln152_46_fu_2928_p2 or_ln152_71_fu_2934_p2 xor_ln152_39_fu_2940_p2 and_ln152_47_fu_2946_p2 or_ln152_15_fu_2952_p2 mul_18s_18s_36_1_1_U1003 select_ln152_30_fu_2966_p3 select_ln152_31_fu_2974_p3 add_ln152_16_fu_2994_p2 out_val_18_fu_3073_p2 xor_ln152_40_fu_3086_p2 and_ln152_48_fu_3092_p2 icmp_ln152_24_fu_3105_p2 icmp_ln152_25_fu_3110_p2 icmp_ln152_26_fu_3115_p2 select_ln152_32_fu_3120_p3 xor_ln152_41_fu_3128_p2 and_ln152_49_fu_3134_p2 select_ln152_33_fu_3140_p3 and_ln152_50_fu_3148_p2 xor_ln152_42_fu_3154_p2 or_ln152_16_fu_3160_p2 xor_ln152_43_fu_3166_p2 and_ln152_51_fu_3171_p2 and_ln152_52_fu_3177_p2 or_ln152_72_fu_3183_p2 xor_ln152_44_fu_3189_p2 and_ln152_53_fu_3195_p2 or_ln152_17_fu_3200_p2 mul_18s_18s_36_1_1_U1004 select_ln152_34_fu_3206_p3 select_ln152_35_fu_3214_p3 add_ln152_18_fu_3234_p2 out_val_20_fu_3268_p2 xor_ln152_45_fu_3282_p2 and_ln152_54_fu_3288_p2 icmp_ln152_27_fu_3312_p2 icmp_ln152_28_fu_3328_p2 icmp_ln152_29_fu_3334_p2 select_ln152_36_fu_3340_p3 xor_ln152_46_fu_3348_p2 and_ln152_55_fu_3354_p2 select_ln152_37_fu_3360_p3 and_ln152_56_fu_3368_p2 xor_ln152_47_fu_3374_p2 or_ln152_18_fu_3380_p2 xor_ln152_48_fu_3386_p2 and_ln152_57_fu_3392_p2 and_ln152_58_fu_3398_p2 or_ln152_73_fu_3404_p2 xor_ln152_49_fu_3410_p2 and_ln152_59_fu_3416_p2 or_ln152_19_fu_3422_p2 mul_18s_18s_36_1_1_U1005 select_ln152_38_fu_3445_p3 select_ln152_39_fu_3452_p3 add_ln152_20_fu_3470_p2 out_val_22_fu_3504_p2 xor_ln152_50_fu_3518_p2 and_ln152_60_fu_3524_p2 icmp_ln152_30_fu_3548_p2 icmp_ln152_31_fu_3564_p2 icmp_ln152_32_fu_3570_p2 select_ln152_40_fu_3576_p3 xor_ln152_51_fu_3584_p2 and_ln152_61_fu_3590_p2 select_ln152_41_fu_3596_p3 and_ln152_62_fu_3604_p2 xor_ln152_52_fu_3610_p2 or_ln152_20_fu_3616_p2 xor_ln152_53_fu_3622_p2 and_ln152_63_fu_3628_p2 and_ln152_64_fu_3634_p2 or_ln152_74_fu_3640_p2 xor_ln152_54_fu_3646_p2 and_ln152_65_fu_3652_p2 or_ln152_21_fu_3658_p2 mul_18s_18s_36_1_1_U1006 select_ln152_42_fu_3672_p3 select_ln152_43_fu_3680_p3 add_ln152_22_fu_3700_p2 out_val_24_fu_3779_p2 xor_ln152_55_fu_3792_p2 and_ln152_66_fu_3798_p2 icmp_ln152_33_fu_3811_p2 icmp_ln152_34_fu_3816_p2 icmp_ln152_35_fu_3821_p2 select_ln152_44_fu_3826_p3 xor_ln152_56_fu_3834_p2 and_ln152_67_fu_3840_p2 select_ln152_45_fu_3846_p3 and_ln152_68_fu_3854_p2 xor_ln152_57_fu_3860_p2 or_ln152_22_fu_3866_p2 xor_ln152_58_fu_3872_p2 and_ln152_69_fu_3877_p2 and_ln152_70_fu_3883_p2 or_ln152_75_fu_3889_p2 xor_ln152_59_fu_3895_p2 and_ln152_71_fu_3901_p2 or_ln152_23_fu_3906_p2 mul_18s_18s_36_1_1_U1007 select_ln152_46_fu_3912_p3 select_ln152_47_fu_3920_p3 add_ln152_24_fu_3940_p2 out_val_26_fu_3974_p2 xor_ln152_60_fu_3988_p2 and_ln152_72_fu_3994_p2 icmp_ln152_36_fu_4018_p2 icmp_ln152_37_fu_4034_p2 icmp_ln152_38_fu_4040_p2 select_ln152_48_fu_4046_p3 xor_ln152_61_fu_4054_p2 and_ln152_73_fu_4060_p2 select_ln152_49_fu_4066_p3 and_ln152_74_fu_4074_p2 xor_ln152_62_fu_4080_p2 or_ln152_24_fu_4086_p2 xor_ln152_63_fu_4092_p2 and_ln152_75_fu_4098_p2 and_ln152_76_fu_4104_p2 or_ln152_76_fu_4110_p2 xor_ln152_64_fu_4116_p2 and_ln152_77_fu_4122_p2 or_ln152_25_fu_4128_p2 mul_18s_18s_36_1_1_U1008 select_ln152_50_fu_4151_p3 select_ln152_51_fu_4158_p3 add_ln152_26_fu_4176_p2 out_val_28_fu_4210_p2 xor_ln152_65_fu_4224_p2 and_ln152_78_fu_4230_p2 icmp_ln152_39_fu_4254_p2 icmp_ln152_40_fu_4270_p2 icmp_ln152_41_fu_4276_p2 select_ln152_52_fu_4282_p3 xor_ln152_66_fu_4290_p2 and_ln152_79_fu_4296_p2 select_ln152_53_fu_4302_p3 and_ln152_80_fu_4310_p2 xor_ln152_67_fu_4316_p2 or_ln152_26_fu_4322_p2 xor_ln152_68_fu_4328_p2 and_ln152_81_fu_4334_p2 and_ln152_82_fu_4340_p2 or_ln152_77_fu_4346_p2 xor_ln152_69_fu_4352_p2 and_ln152_83_fu_4358_p2 or_ln152_27_fu_4364_p2 mul_18s_18s_36_1_1_U1009 select_ln152_54_fu_4378_p3 select_ln152_55_fu_4386_p3 add_ln152_28_fu_4406_p2 out_val_30_fu_4485_p2 xor_ln152_70_fu_4498_p2 and_ln152_84_fu_4504_p2 icmp_ln152_42_fu_4517_p2 icmp_ln152_43_fu_4522_p2 icmp_ln152_44_fu_4527_p2 select_ln152_56_fu_4532_p3 xor_ln152_71_fu_4540_p2 and_ln152_85_fu_4546_p2 select_ln152_57_fu_4552_p3 and_ln152_86_fu_4560_p2 xor_ln152_72_fu_4566_p2 or_ln152_28_fu_4572_p2 xor_ln152_73_fu_4578_p2 and_ln152_87_fu_4583_p2 and_ln152_88_fu_4589_p2 or_ln152_78_fu_4595_p2 xor_ln152_74_fu_4601_p2 and_ln152_89_fu_4607_p2 or_ln152_29_fu_4612_p2 mul_18s_18s_36_1_1_U1010 select_ln152_58_fu_4618_p3 select_ln152_59_fu_4626_p3 add_ln152_30_fu_4646_p2 out_val_32_fu_4680_p2 xor_ln152_75_fu_4694_p2 and_ln152_90_fu_4700_p2 icmp_ln152_45_fu_4724_p2 icmp_ln152_46_fu_4740_p2 icmp_ln152_47_fu_4746_p2 select_ln152_60_fu_4752_p3 xor_ln152_76_fu_4760_p2 and_ln152_91_fu_4766_p2 select_ln152_61_fu_4772_p3 and_ln152_92_fu_4780_p2 xor_ln152_77_fu_4786_p2 or_ln152_30_fu_4792_p2 xor_ln152_78_fu_4798_p2 and_ln152_93_fu_4804_p2 and_ln152_94_fu_4810_p2 or_ln152_79_fu_4816_p2 xor_ln152_79_fu_4822_p2 and_ln152_95_fu_4828_p2 or_ln152_31_fu_4834_p2 mul_18s_18s_36_1_1_U1011 select_ln152_62_fu_4857_p3 select_ln152_63_fu_4864_p3 add_ln152_32_fu_4882_p2 out_val_34_fu_4916_p2 xor_ln152_80_fu_4930_p2 and_ln152_96_fu_4936_p2 icmp_ln152_48_fu_4960_p2 icmp_ln152_49_fu_4976_p2 icmp_ln152_50_fu_4982_p2 select_ln152_64_fu_4988_p3 xor_ln152_81_fu_4996_p2 and_ln152_97_fu_5002_p2 select_ln152_65_fu_5008_p3 and_ln152_98_fu_5016_p2 xor_ln152_82_fu_5022_p2 or_ln152_32_fu_5028_p2 xor_ln152_83_fu_5034_p2 and_ln152_99_fu_5040_p2 and_ln152_100_fu_5046_p2 or_ln152_80_fu_5052_p2 xor_ln152_84_fu_5058_p2 and_ln152_101_fu_5064_p2 or_ln152_33_fu_5070_p2 mul_18s_18s_36_1_1_U1012 select_ln152_66_fu_5084_p3 select_ln152_67_fu_5092_p3 add_ln152_34_fu_5112_p2 out_val_36_fu_5191_p2 xor_ln152_85_fu_5204_p2 and_ln152_102_fu_5210_p2 icmp_ln152_51_fu_5223_p2 icmp_ln152_52_fu_5228_p2 icmp_ln152_53_fu_5233_p2 select_ln152_68_fu_5238_p3 xor_ln152_86_fu_5246_p2 and_ln152_103_fu_5252_p2 select_ln152_69_fu_5258_p3 and_ln152_104_fu_5266_p2 xor_ln152_87_fu_5272_p2 or_ln152_34_fu_5278_p2 xor_ln152_88_fu_5284_p2 and_ln152_105_fu_5289_p2 and_ln152_106_fu_5295_p2 or_ln152_81_fu_5301_p2 xor_ln152_89_fu_5307_p2 and_ln152_107_fu_5313_p2 or_ln152_35_fu_5318_p2 mul_18s_18s_36_1_1_U1013 select_ln152_70_fu_5324_p3 select_ln152_71_fu_5332_p3 add_ln152_36_fu_5352_p2 out_val_38_fu_5386_p2 xor_ln152_90_fu_5400_p2 and_ln152_108_fu_5406_p2 icmp_ln152_54_fu_5430_p2 icmp_ln152_55_fu_5446_p2 icmp_ln152_56_fu_5452_p2 select_ln152_72_fu_5458_p3 xor_ln152_91_fu_5466_p2 and_ln152_109_fu_5472_p2 select_ln152_73_fu_5478_p3 and_ln152_110_fu_5486_p2 xor_ln152_92_fu_5492_p2 or_ln152_36_fu_5498_p2 xor_ln152_93_fu_5504_p2 and_ln152_111_fu_5510_p2 and_ln152_112_fu_5516_p2 or_ln152_82_fu_5522_p2 xor_ln152_94_fu_5528_p2 and_ln152_113_fu_5534_p2 or_ln152_37_fu_5540_p2 mul_18s_18s_36_1_1_U1014 select_ln152_74_fu_5563_p3 select_ln152_75_fu_5570_p3 add_ln152_38_fu_5588_p2 out_val_40_fu_5622_p2 xor_ln152_95_fu_5636_p2 and_ln152_114_fu_5642_p2 icmp_ln152_57_fu_5666_p2 icmp_ln152_58_fu_5682_p2 icmp_ln152_59_fu_5688_p2 select_ln152_76_fu_5694_p3 xor_ln152_96_fu_5702_p2 and_ln152_115_fu_5708_p2 select_ln152_77_fu_5714_p3 and_ln152_116_fu_5722_p2 xor_ln152_97_fu_5728_p2 or_ln152_38_fu_5734_p2 xor_ln152_98_fu_5740_p2 and_ln152_117_fu_5746_p2 and_ln152_118_fu_5752_p2 or_ln152_83_fu_5758_p2 xor_ln152_99_fu_5764_p2 and_ln152_119_fu_5770_p2 or_ln152_39_fu_5776_p2 mul_18s_18s_36_1_1_U1015 select_ln152_78_fu_5790_p3 select_ln152_79_fu_5798_p3 add_ln152_40_fu_5818_p2 out_val_42_fu_5897_p2 xor_ln152_100_fu_5910_p2 and_ln152_120_fu_5916_p2 icmp_ln152_60_fu_5929_p2 icmp_ln152_61_fu_5934_p2 icmp_ln152_62_fu_5939_p2 select_ln152_80_fu_5944_p3 xor_ln152_101_fu_5952_p2 and_ln152_121_fu_5958_p2 select_ln152_81_fu_5964_p3 and_ln152_122_fu_5972_p2 xor_ln152_102_fu_5978_p2 or_ln152_40_fu_5984_p2 xor_ln152_103_fu_5990_p2 and_ln152_123_fu_5995_p2 and_ln152_124_fu_6001_p2 or_ln152_84_fu_6007_p2 xor_ln152_104_fu_6013_p2 and_ln152_125_fu_6019_p2 or_ln152_41_fu_6024_p2 mul_18s_18s_36_1_1_U1016 select_ln152_82_fu_6030_p3 select_ln152_83_fu_6038_p3 add_ln152_42_fu_6058_p2 out_val_44_fu_6092_p2 xor_ln152_105_fu_6106_p2 and_ln152_126_fu_6112_p2 icmp_ln152_63_fu_6136_p2 icmp_ln152_64_fu_6152_p2 icmp_ln152_65_fu_6158_p2 select_ln152_84_fu_6164_p3 xor_ln152_106_fu_6172_p2 and_ln152_127_fu_6178_p2 select_ln152_85_fu_6184_p3 and_ln152_128_fu_6192_p2 xor_ln152_107_fu_6198_p2 or_ln152_42_fu_6204_p2 xor_ln152_108_fu_6210_p2 and_ln152_129_fu_6216_p2 and_ln152_130_fu_6222_p2 or_ln152_85_fu_6228_p2 xor_ln152_109_fu_6234_p2 and_ln152_131_fu_6240_p2 or_ln152_43_fu_6246_p2 mul_18s_18s_36_1_1_U1017 select_ln152_86_fu_6269_p3 select_ln152_87_fu_6276_p3 add_ln152_44_fu_6294_p2 out_val_46_fu_6328_p2 xor_ln152_110_fu_6342_p2 and_ln152_132_fu_6348_p2 icmp_ln152_66_fu_6372_p2 icmp_ln152_67_fu_6388_p2 icmp_ln152_68_fu_6394_p2 select_ln152_88_fu_6400_p3 xor_ln152_111_fu_6408_p2 and_ln152_133_fu_6414_p2 select_ln152_89_fu_6420_p3 and_ln152_134_fu_6428_p2 xor_ln152_112_fu_6434_p2 or_ln152_44_fu_6440_p2 xor_ln152_113_fu_6446_p2 and_ln152_135_fu_6452_p2 and_ln152_136_fu_6458_p2 or_ln152_86_fu_6464_p2 xor_ln152_114_fu_6470_p2 and_ln152_137_fu_6476_p2 or_ln152_45_fu_6482_p2 mul_18s_18s_36_1_1_U1018 select_ln152_90_fu_6496_p3 select_ln152_91_fu_6504_p3 add_ln152_46_fu_6524_p2 out_val_48_fu_6603_p2 xor_ln152_115_fu_6616_p2 and_ln152_138_fu_6622_p2 icmp_ln152_69_fu_6635_p2 icmp_ln152_70_fu_6640_p2 icmp_ln152_71_fu_6645_p2 select_ln152_92_fu_6650_p3 xor_ln152_116_fu_6658_p2 and_ln152_139_fu_6664_p2 select_ln152_93_fu_6670_p3 and_ln152_140_fu_6678_p2 xor_ln152_117_fu_6684_p2 or_ln152_46_fu_6690_p2 xor_ln152_118_fu_6696_p2 and_ln152_141_fu_6701_p2 and_ln152_142_fu_6707_p2 or_ln152_87_fu_6713_p2 xor_ln152_119_fu_6719_p2 and_ln152_143_fu_6725_p2 or_ln152_47_fu_6730_p2 mul_18s_18s_36_1_1_U1019 select_ln152_94_fu_6736_p3 select_ln152_95_fu_6744_p3 add_ln152_48_fu_6764_p2 out_val_50_fu_6798_p2 xor_ln152_120_fu_6812_p2 and_ln152_144_fu_6818_p2 icmp_ln152_72_fu_6842_p2 icmp_ln152_73_fu_6858_p2 icmp_ln152_74_fu_6864_p2 select_ln152_96_fu_6870_p3 xor_ln152_121_fu_6878_p2 and_ln152_145_fu_6884_p2 select_ln152_97_fu_6890_p3 and_ln152_146_fu_6898_p2 xor_ln152_122_fu_6904_p2 or_ln152_48_fu_6910_p2 xor_ln152_123_fu_6916_p2 and_ln152_147_fu_6922_p2 and_ln152_148_fu_6928_p2 or_ln152_88_fu_6934_p2 xor_ln152_124_fu_6940_p2 and_ln152_149_fu_6946_p2 or_ln152_49_fu_6952_p2 mul_18s_18s_36_1_1_U1020 select_ln152_98_fu_6975_p3 select_ln152_99_fu_6982_p3 add_ln152_50_fu_7000_p2 out_val_52_fu_7034_p2 xor_ln152_125_fu_7048_p2 and_ln152_150_fu_7054_p2 icmp_ln152_75_fu_7078_p2 icmp_ln152_76_fu_7094_p2 icmp_ln152_77_fu_7100_p2 select_ln152_100_fu_7106_p3 xor_ln152_126_fu_7114_p2 and_ln152_151_fu_7120_p2 select_ln152_101_fu_7126_p3 and_ln152_152_fu_7134_p2 xor_ln152_127_fu_7140_p2 or_ln152_50_fu_7146_p2 xor_ln152_128_fu_7152_p2 and_ln152_153_fu_7158_p2 and_ln152_154_fu_7164_p2 or_ln152_89_fu_7170_p2 xor_ln152_129_fu_7176_p2 and_ln152_155_fu_7182_p2 or_ln152_51_fu_7188_p2 mul_18s_18s_36_1_1_U1021 select_ln152_102_fu_7202_p3 select_ln152_103_fu_7210_p3 add_ln152_52_fu_7230_p2 out_val_54_fu_7309_p2 xor_ln152_130_fu_7322_p2 and_ln152_156_fu_7328_p2 icmp_ln152_78_fu_7341_p2 icmp_ln152_79_fu_7346_p2 icmp_ln152_80_fu_7351_p2 select_ln152_104_fu_7356_p3 xor_ln152_131_fu_7364_p2 and_ln152_157_fu_7370_p2 select_ln152_105_fu_7376_p3 and_ln152_158_fu_7384_p2 xor_ln152_132_fu_7390_p2 or_ln152_52_fu_7396_p2 xor_ln152_133_fu_7402_p2 and_ln152_159_fu_7407_p2 and_ln152_160_fu_7413_p2 or_ln152_90_fu_7419_p2 xor_ln152_134_fu_7425_p2 and_ln152_161_fu_7431_p2 or_ln152_53_fu_7436_p2 mul_18s_18s_36_1_1_U1022 select_ln152_106_fu_7442_p3 select_ln152_107_fu_7450_p3 add_ln152_54_fu_7470_p2 out_val_56_fu_7504_p2 xor_ln152_135_fu_7518_p2 and_ln152_162_fu_7524_p2 icmp_ln152_81_fu_7548_p2 icmp_ln152_82_fu_7564_p2 icmp_ln152_83_fu_7570_p2 select_ln152_108_fu_7576_p3 xor_ln152_136_fu_7584_p2 and_ln152_163_fu_7590_p2 select_ln152_109_fu_7596_p3 and_ln152_164_fu_7604_p2 xor_ln152_137_fu_7610_p2 or_ln152_54_fu_7616_p2 xor_ln152_138_fu_7622_p2 and_ln152_165_fu_7628_p2 and_ln152_166_fu_7634_p2 or_ln152_91_fu_7640_p2 xor_ln152_139_fu_7646_p2 and_ln152_167_fu_7652_p2 or_ln152_55_fu_7658_p2 mul_18s_18s_36_1_1_U1023 select_ln152_110_fu_7681_p3 select_ln152_111_fu_7688_p3 add_ln152_56_fu_7706_p2 out_val_58_fu_7740_p2 xor_ln152_140_fu_7754_p2 and_ln152_168_fu_7760_p2 icmp_ln152_84_fu_7784_p2 icmp_ln152_85_fu_7800_p2 icmp_ln152_86_fu_7806_p2 select_ln152_112_fu_7812_p3 xor_ln152_141_fu_7820_p2 and_ln152_169_fu_7826_p2 select_ln152_113_fu_7832_p3 and_ln152_170_fu_7840_p2 xor_ln152_142_fu_7846_p2 or_ln152_56_fu_7852_p2 xor_ln152_143_fu_7858_p2 and_ln152_171_fu_7864_p2 and_ln152_172_fu_7870_p2 or_ln152_92_fu_7876_p2 xor_ln152_144_fu_7882_p2 and_ln152_173_fu_7888_p2 or_ln152_57_fu_7894_p2 mul_18s_18s_36_1_1_U1024 select_ln152_114_fu_7908_p3 select_ln152_115_fu_7916_p3 add_ln152_58_fu_7936_p2 out_val_60_fu_8015_p2 xor_ln152_145_fu_8028_p2 and_ln152_174_fu_8034_p2 icmp_ln152_87_fu_8047_p2 icmp_ln152_88_fu_8052_p2 icmp_ln152_89_fu_8057_p2 select_ln152_116_fu_8062_p3 xor_ln152_146_fu_8070_p2 and_ln152_175_fu_8076_p2 select_ln152_117_fu_8082_p3 and_ln152_176_fu_8090_p2 xor_ln152_147_fu_8096_p2 or_ln152_58_fu_8102_p2 xor_ln152_148_fu_8108_p2 and_ln152_177_fu_8113_p2 and_ln152_178_fu_8119_p2 or_ln152_93_fu_8125_p2 xor_ln152_149_fu_8131_p2 and_ln152_179_fu_8137_p2 or_ln152_59_fu_8142_p2 mul_18s_18s_36_1_1_U1025 select_ln152_118_fu_8148_p3 select_ln152_119_fu_8156_p3 add_ln152_60_fu_8176_p2 out_val_62_fu_8210_p2 xor_ln152_150_fu_8224_p2 and_ln152_180_fu_8230_p2 icmp_ln152_90_fu_8254_p2 icmp_ln152_91_fu_8270_p2 icmp_ln152_92_fu_8276_p2 select_ln152_120_fu_8282_p3 xor_ln152_151_fu_8290_p2 and_ln152_181_fu_8296_p2 select_ln152_121_fu_8302_p3 and_ln152_182_fu_8310_p2 xor_ln152_152_fu_8316_p2 or_ln152_60_fu_8322_p2 xor_ln152_153_fu_8328_p2 and_ln152_183_fu_8334_p2 and_ln152_184_fu_8340_p2 or_ln152_94_fu_8346_p2 xor_ln152_154_fu_8352_p2 and_ln152_185_fu_8358_p2 or_ln152_61_fu_8364_p2 mul_18s_18s_36_1_1_U1026 select_ln152_122_fu_8387_p3 select_ln152_123_fu_8394_p3 add_ln152_62_fu_8412_p2 out_val_64_fu_8446_p2 xor_ln152_155_fu_8460_p2 and_ln152_186_fu_8466_p2 icmp_ln152_93_fu_8490_p2 icmp_ln152_94_fu_8506_p2 icmp_ln152_95_fu_8512_p2 select_ln152_124_fu_8518_p3 xor_ln152_156_fu_8526_p2 and_ln152_187_fu_8532_p2 select_ln152_125_fu_8538_p3 and_ln152_188_fu_8546_p2 xor_ln152_157_fu_8552_p2 or_ln152_62_fu_8558_p2 xor_ln152_158_fu_8564_p2 and_ln152_189_fu_8570_p2 and_ln152_190_fu_8576_p2 or_ln152_95_fu_8582_p2 xor_ln152_159_fu_8588_p2 and_ln152_191_fu_8594_p2 select_ln152_126_fu_8600_p3 or_ln152_63_fu_8608_p2 out_val_65_fu_8614_p3</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>local_proj_w_U local_proj_w_1_U local_proj_w_2_U local_proj_w_3_U local_proj_w_4_U local_proj_w_5_U local_proj_w_6_U local_proj_w_7_U local_proj_w_8_U local_proj_w_9_U local_proj_w_10_U local_proj_w_11_U local_proj_w_12_U local_proj_w_13_U local_proj_w_14_U local_proj_w_15_U local_proj_w_16_U local_proj_w_17_U local_proj_w_18_U local_proj_w_19_U local_proj_w_20_U local_proj_w_21_U local_proj_w_22_U local_proj_w_23_U local_proj_w_24_U local_proj_w_25_U local_proj_w_26_U local_proj_w_27_U local_proj_w_28_U local_proj_w_29_U local_proj_w_30_U local_proj_w_31_U local_proj_b_U icmp_ln87_fu_1023_p2 add_ln87_1_fu_1029_p2 add_ln87_fu_1051_p2 add_ln88_fu_1080_p2 icmp_ln96_fu_1146_p2 add_ln96_fu_1152_p2 add_ln122_fu_1333_p2 xor_ln122_fu_1351_p2 or_ln122_1_fu_1357_p2 xor_ln122_1_fu_1363_p2 xor_ln122_2_fu_1369_p2 or_ln122_fu_1375_p2 and_ln122_fu_1381_p2 mean_fu_1387_p3 add_ln130_fu_1433_p2 xor_ln130_fu_1451_p2 or_ln130_1_fu_1457_p2 xor_ln130_1_fu_1463_p2 xor_ln130_2_fu_1469_p2 or_ln130_fu_1475_p2 and_ln130_fu_1481_p2 var_fu_1487_p3 icmp_ln132_fu_1499_p2 sub_ln132_fu_1513_p2 select_ln132_fu_1519_p3 ctlz_19_19_1_1_U1100 add_ln132_fu_1545_p2 shl_ln132_fu_1555_p2 select_ln132_1_fu_1583_p3 sub_ln132_1_fu_1591_p2 add_ln132_1_fu_1601_p2 temp_var_fu_1634_p3 sub_ln133_fu_1685_p2 select_ln133_fu_1711_p3 icmp_ln133_fu_1691_p2 sub_ln133_1_fu_1697_p2 icmp_ln133_1_fu_1716_p2 add_ln133_fu_1721_p2 sub_ln133_2_fu_1730_p2 select_ln133_1_fu_1735_p3 icmp_ln133_2_fu_1743_p2 icmp_ln133_3_fu_1752_p2 select_ln133_6_fu_1758_p3 ashr_ln133_fu_1769_p2 select_ln133_2_fu_1779_p3 icmp_ln133_4_fu_1787_p2 icmp_ln133_5_fu_1793_p2 shl_ln133_fu_1803_p2 ref_tmp_i_i_fu_1889_p6 tmp_317_fu_1822_p2 bitselect_1ns_54ns_6ns_1_1_1_U1101 cond64_i_fu_1830_p3 add_ln133_2_fu_1849_p2 xor_ln133_fu_1863_p2 xor_ln133_2_fu_1869_p2 and_ln133_9_fu_1875_p2 sparsemux_7_2_18_1_1_U1102 and_ln133_10_fu_1909_p2 carry_1_i_fu_1915_p2 add_ln133_3_fu_1933_p2 icmp_ln133_6_fu_1948_p2 add_ln133_4_fu_1954_p2 add_ln133_5_fu_1963_p2 icmp_ln133_7_fu_1976_p2 xor_ln133_9_fu_1990_p2 icmp_ln133_8_fu_1996_p2 bitselect_1ns_54ns_6ns_1_1_1_U1103 lD_0_i_fu_2010_p2 icmp_ln133_9_fu_2016_p2 icmp_ln133_10_fu_2022_p2 neg_src_0_i_fu_2247_p2 lshr_ln133_fu_2036_p2 lshr_ln133_1_fu_2042_p2 icmp_ln133_11_fu_2048_p2 xor_ln133_10_fu_2062_p2 Range2_all_ones_1_i_fu_2068_p3 and_ln133_1_fu_2076_p2 Range1_all_ones_2_i_fu_2150_p2 xor_ln133_1_fu_2088_p2 icmp_ln133_12_fu_2094_p2 Range1_all_zeros_2_i_fu_2170_p2 icmp_ln133_13_fu_2106_p2 icmp_ln133_14_fu_2112_p2 Range1_all_zeros_2_i_fu_2170_p6 xor_ln133_11_fu_2124_p2 or_ln133_5_fu_2130_p2 and_ln133_11_fu_2136_p2 sparsemux_7_2_1_1_1_U1104 sparsemux_7_2_1_1_1_U1105 select_ln133_4_fu_2194_p3 or_ln133_1_fu_2199_p2 and_ln133_4_fu_2203_p2 cond193_i_fu_2208_p3 and_ln133_5_fu_2214_p2 neg_src_0_i_fu_2247_p4 not_icmp_ln133_785_fu_2224_p2 deleted_ones_0_i_fu_2229_p2 and_ln133_12_fu_2235_p2 sparsemux_7_2_1_1_1_U1106 xor_ln133_5_fu_2267_p2 and_ln133_13_fu_2273_p2 or_ln133_2_fu_2278_p2 xor_ln133_6_fu_2283_p2 and_ln133_6_fu_2288_p2 and_ln133_7_fu_2294_p2 xor_ln133_7_fu_2299_p2 and_ln133_8_fu_2305_p2 or_ln133_3_fu_2311_p2 rsqrt_fu_2348_p4 xor_ln133_8_fu_2325_p2 and_ln133_14_fu_2330_p2 and_ln133_15_fu_2336_p2 sparsemux_7_2_18_1_1_U1107</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>mamba_out_3_i_fifo_U mamba_out_2_i_fifo_U mamba_out_1_i_fifo_U mamba_out_0_i_fifo_U mamba_in_3_i_fifo_U mamba_in_2_i_fifo_U mamba_in_1_i_fifo_U mamba_in_0_i_fifo_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_unet_pvm_top_Pipeline_VITIS_LOOP_44_2_fu_245</InstName>
                    <ModuleName>unet_pvm_top_Pipeline_VITIS_LOOP_44_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>245</ID>
                    <BindInstances>icmp_ln44_fu_158_p2 add_ln44_fu_164_p2 sparsemux_9_2_18_1_1_U1158</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_U unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_U unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_U unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_U unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_3_U unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_2_U unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_1_U unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_U control_s_axi_U gmem0_m_axi_U gmem1_m_axi_U gmem2_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>unet_pvm_top_Pipeline_VITIS_LOOP_30_1</Name>
            <Loops>
                <VITIS_LOOP_30_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>0.50</ClockUncertainty>
                    <EstimatedClockPeriod>4.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>515</Best-caseLatency>
                    <Average-caseLatency>515</Average-caseLatency>
                    <Worst-caseLatency>515</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.575 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.575 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.575 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>513</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_30_1>
                        <Name>VITIS_LOOP_30_1</Name>
                        <Slack>4.50</Slack>
                        <TripCount>512</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>513</Latency>
                        <AbsoluteTimeLatency>2.565 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_30_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/RP-FPGA/PVM/unet_top.cpp:30</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_30_1>
                            <Name>VITIS_LOOP_30_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:/RP-FPGA/PVM/unet_top.cpp:30</SourceLocation>
                        </VITIS_LOOP_30_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>52</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>84</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_30_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln30_fu_147_p2" SOURCE="C:/RP-FPGA/PVM/unet_top.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_fu_153_p2" SOURCE="C:/RP-FPGA/PVM/unet_top.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2</Name>
            <Loops>
                <VITIS_LOOP_29_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>0.50</ClockUncertainty>
                    <EstimatedClockPeriod>3.422</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>34</Best-caseLatency>
                    <Average-caseLatency>34</Average-caseLatency>
                    <Worst-caseLatency>34</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.170 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.170 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.170 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_29_2>
                        <Name>VITIS_LOOP_29_2</Name>
                        <Slack>4.50</Slack>
                        <TripCount>32</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>32</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_29_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/RP-FPGA/PVM/pvm_layer.h:28</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_29_2>
                            <Name>VITIS_LOOP_29_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:/RP-FPGA/PVM/pvm_layer.h:29</SourceLocation>
                        </VITIS_LOOP_29_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>610</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>186</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_29_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln29_fu_640_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:29" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_29_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_fu_646_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:29" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_29_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_2_18_1_1_U7" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:31" STORAGESUBTYPE="" URAM="0" VARIABLE="x_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_29_2" OPTYPE="add" PRAGMA="" RTLNAME="mean_1_fu_951_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mean_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_29_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_1_fu_957_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_29_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln32_fu_979_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:32" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_29_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln32_fu_985_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:32" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_29_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln32_1_fu_991_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:32" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln32_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_29_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln32_fu_997_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:32" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_29_2" OPTYPE="select" PRAGMA="" RTLNAME="mean_2_fu_1005_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mean_2" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_37_3</Name>
            <Loops>
                <VITIS_LOOP_37_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>0.50</ClockUncertainty>
                    <EstimatedClockPeriod>3.546</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>35</Best-caseLatency>
                    <Average-caseLatency>35</Average-caseLatency>
                    <Worst-caseLatency>35</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.175 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.175 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.175 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_37_3>
                        <Name>VITIS_LOOP_37_3</Name>
                        <Slack>4.50</Slack>
                        <TripCount>32</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>33</Latency>
                        <AbsoluteTimeLatency>0.165 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_37_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/RP-FPGA/PVM/pvm_layer.h:36</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_37_3>
                            <Name>VITIS_LOOP_37_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:/RP-FPGA/PVM/pvm_layer.h:37</SourceLocation>
                        </VITIS_LOOP_37_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>85</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>473</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln37_fu_438_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:37" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_37_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_fu_444_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:37" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_37_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_65_5_18_1_1_U47" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_37_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln39_fu_594_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln39_fu_620_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln39_fu_626_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln39_1_fu_632_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln39_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_37_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln39_fu_638_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_37_3" OPTYPE="select" PRAGMA="" RTLNAME="diff_1_fu_646_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="diff_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_18s_36_1_1_U48" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_37_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_691_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_37_3" OPTYPE="add" PRAGMA="" RTLNAME="var_2_fu_725_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="var_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln40_fu_739_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln40_fu_745_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln40_fu_769_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln40_1_fu_785_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln40_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln40_2_fu_791_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln40_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_37_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln40_fu_797_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln40_1_fu_805_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln40_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln40_1_fu_811_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln40_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_37_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln40_1_fu_817_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln40_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln40_2_fu_825_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln40_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln40_2_fu_831_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln40_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln40_fu_837_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln40_3_fu_843_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln40_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln40_3_fu_849_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln40_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln40_4_fu_855_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln40_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln40_2_fu_861_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln40_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln40_4_fu_867_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln40_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln40_5_fu_873_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln40_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_37_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln40_2_fu_879_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln40_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln40_1_fu_887_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln40_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_37_3" OPTYPE="select" PRAGMA="" RTLNAME="var_3_fu_893_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="var_3" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_48_4</Name>
            <Loops>
                <VITIS_LOOP_48_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>0.50</ClockUncertainty>
                    <EstimatedClockPeriod>4.344</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9</Best-caseLatency>
                    <Average-caseLatency>9</Average-caseLatency>
                    <Worst-caseLatency>9</Worst-caseLatency>
                    <Best-caseRealTimeLatency>45.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>45.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>45.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_48_4>
                        <Name>VITIS_LOOP_48_4</Name>
                        <Slack>4.50</Slack>
                        <TripCount>4</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>7</Latency>
                        <AbsoluteTimeLatency>35.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_48_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/RP-FPGA/PVM/pvm_layer.h:48</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_48_4>
                            <Name>VITIS_LOOP_48_4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:/RP-FPGA/PVM/pvm_layer.h:48</SourceLocation>
                        </VITIS_LOOP_48_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>8</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>222</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1404</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln48_fu_410_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:48" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln48" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_fu_416_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_2_18_1_1_U85" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_48_4" OPTYPE="sub" PRAGMA="" RTLNAME="am_submul_18s_18s_18s_37_4_1_U93" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_48_4" OPTYPE="sext" PRAGMA="" RTLNAME="am_submul_18s_18s_18s_37_4_1_U93" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln54_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_48_4" OPTYPE="mul" PRAGMA="" RTLNAME="am_submul_18s_18s_18s_37_4_1_U93" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_699_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln54_fu_713_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_fu_719_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln54_fu_739_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln54_1_fu_752_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln54_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln54_2_fu_758_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln54_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_fu_764_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln54_1_fu_772_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln54_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_1_fu_778_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln54_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_1_fu_784_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln54_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_2_fu_792_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln54_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln54_2_fu_798_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln54_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln54_fu_804_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln54_3_fu_810_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln54_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_3_fu_816_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln54_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_4_fu_822_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln54_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln54_16_fu_828_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln54_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln54_4_fu_834_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln54_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_5_fu_840_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln54_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_2_fu_846_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln54_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln54_1_fu_854_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln54_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="select" PRAGMA="" RTLNAME="vec_fu_860_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="vec" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_2_18_1_1_U86" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_48_4" OPTYPE="sub" PRAGMA="" RTLNAME="am_submul_18s_18s_18s_37_4_1_U94" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln54_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_48_4" OPTYPE="sext" PRAGMA="" RTLNAME="am_submul_18s_18s_18s_37_4_1_U94" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln54_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_48_4" OPTYPE="mul" PRAGMA="" RTLNAME="am_submul_18s_18s_18s_37_4_1_U94" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln54_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_1_fu_902_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln54_5_fu_916_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln54_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_6_fu_922_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln54_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln54_3_fu_942_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln54_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln54_4_fu_955_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln54_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln54_5_fu_961_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln54_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_4_fu_967_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln54_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln54_6_fu_975_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln54_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_7_fu_981_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln54_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_5_fu_987_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln54_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_8_fu_995_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln54_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln54_7_fu_1001_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln54_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln54_2_fu_1007_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln54_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln54_8_fu_1013_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln54_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_9_fu_1019_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln54_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_10_fu_1025_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln54_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln54_17_fu_1031_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln54_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln54_9_fu_1037_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln54_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_11_fu_1043_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln54_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_6_fu_1049_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln54_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln54_3_fu_1057_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln54_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="select" PRAGMA="" RTLNAME="vec_1_fu_1063_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="vec_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_2_18_1_1_U87" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_48_4" OPTYPE="sub" PRAGMA="" RTLNAME="am_submul_18s_18s_18s_37_4_1_U95" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln54_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_48_4" OPTYPE="sext" PRAGMA="" RTLNAME="am_submul_18s_18s_18s_37_4_1_U95" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln54_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_48_4" OPTYPE="mul" PRAGMA="" RTLNAME="am_submul_18s_18s_18s_37_4_1_U95" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln54_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_2_fu_1105_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln54_10_fu_1119_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln54_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_12_fu_1125_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln54_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln54_6_fu_1145_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln54_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln54_7_fu_1158_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln54_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln54_8_fu_1164_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln54_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_8_fu_1170_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln54_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln54_11_fu_1178_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln54_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_13_fu_1184_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln54_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_9_fu_1190_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln54_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_14_fu_1198_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln54_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln54_12_fu_1204_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln54_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln54_4_fu_1210_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln54_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln54_13_fu_1216_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln54_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_15_fu_1222_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln54_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_16_fu_1228_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln54_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln54_18_fu_1234_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln54_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln54_14_fu_1240_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln54_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_17_fu_1246_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln54_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_10_fu_1252_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln54_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln54_5_fu_1260_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln54_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="select" PRAGMA="" RTLNAME="vec_2_fu_1266_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="vec_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_2_18_1_1_U88" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_48_4" OPTYPE="sub" PRAGMA="" RTLNAME="am_submul_18s_18s_18s_37_4_1_U96" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln54_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_48_4" OPTYPE="sext" PRAGMA="" RTLNAME="am_submul_18s_18s_18s_37_4_1_U96" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln54_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_48_4" OPTYPE="mul" PRAGMA="" RTLNAME="am_submul_18s_18s_18s_37_4_1_U96" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln54_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_3_fu_1308_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln54_15_fu_1322_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln54_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_18_fu_1328_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln54_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln54_9_fu_1348_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln54_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln54_10_fu_1361_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln54_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln54_11_fu_1367_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln54_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_12_fu_1373_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln54_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln54_16_fu_1381_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln54_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_19_fu_1387_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln54_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_13_fu_1393_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln54_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_20_fu_1401_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln54_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln54_17_fu_1407_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln54_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln54_6_fu_1413_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln54_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln54_18_fu_1419_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln54_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_21_fu_1425_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln54_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_22_fu_1431_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln54_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln54_19_fu_1437_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln54_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln54_19_fu_1443_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln54_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_23_fu_1449_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln54_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_14_fu_1455_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln54_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln54_7_fu_1463_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln54_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="select" PRAGMA="" RTLNAME="vec_3_fu_1469_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="vec_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_2_18_1_1_U89" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_48_4" OPTYPE="sub" PRAGMA="" RTLNAME="am_submul_18s_18s_18s_37_4_1_U97" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln54_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_48_4" OPTYPE="sext" PRAGMA="" RTLNAME="am_submul_18s_18s_18s_37_4_1_U97" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln54_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_48_4" OPTYPE="mul" PRAGMA="" RTLNAME="am_submul_18s_18s_18s_37_4_1_U97" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln54_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_4_fu_1511_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln54_20_fu_1525_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln54_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_24_fu_1531_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln54_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln54_12_fu_1551_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln54_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln54_13_fu_1564_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln54_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln54_14_fu_1570_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln54_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_16_fu_1576_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln54_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln54_21_fu_1584_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln54_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_25_fu_1590_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln54_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_17_fu_1596_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln54_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_26_fu_1604_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln54_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln54_22_fu_1610_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln54_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln54_8_fu_1616_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln54_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln54_23_fu_1622_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln54_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_27_fu_1628_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln54_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_28_fu_1634_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln54_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln54_20_fu_1640_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln54_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln54_24_fu_1646_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln54_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_29_fu_1652_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln54_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_18_fu_1658_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln54_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln54_9_fu_1666_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln54_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="select" PRAGMA="" RTLNAME="vec_4_fu_1672_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="vec_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_2_18_1_1_U90" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_48_4" OPTYPE="sub" PRAGMA="" RTLNAME="am_submul_18s_18s_18s_37_4_1_U98" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln54_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_48_4" OPTYPE="sext" PRAGMA="" RTLNAME="am_submul_18s_18s_18s_37_4_1_U98" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln54_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_48_4" OPTYPE="mul" PRAGMA="" RTLNAME="am_submul_18s_18s_18s_37_4_1_U98" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln54_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_5_fu_1714_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln54_25_fu_1728_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln54_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_30_fu_1734_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln54_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln54_15_fu_1754_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln54_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln54_16_fu_1767_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln54_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln54_17_fu_1773_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln54_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_20_fu_1779_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln54_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln54_26_fu_1787_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln54_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_31_fu_1793_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln54_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_21_fu_1799_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln54_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_32_fu_1807_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln54_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln54_27_fu_1813_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln54_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln54_10_fu_1819_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln54_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln54_28_fu_1825_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln54_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_33_fu_1831_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln54_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_34_fu_1837_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln54_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln54_21_fu_1843_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln54_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln54_29_fu_1849_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln54_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_35_fu_1855_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln54_35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_22_fu_1861_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln54_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln54_11_fu_1869_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln54_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="select" PRAGMA="" RTLNAME="vec_5_fu_1875_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="vec_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_2_18_1_1_U91" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_47" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_48_4" OPTYPE="sub" PRAGMA="" RTLNAME="am_submul_18s_18s_18s_37_4_1_U99" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln54_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_48_4" OPTYPE="sext" PRAGMA="" RTLNAME="am_submul_18s_18s_18s_37_4_1_U99" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln54_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_48_4" OPTYPE="mul" PRAGMA="" RTLNAME="am_submul_18s_18s_18s_37_4_1_U99" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln54_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_6_fu_1917_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln54_30_fu_1931_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln54_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_36_fu_1937_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln54_36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln54_18_fu_1957_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln54_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln54_19_fu_1970_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln54_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln54_20_fu_1976_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln54_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_24_fu_1982_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln54_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln54_31_fu_1990_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln54_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_37_fu_1996_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln54_37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_25_fu_2002_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln54_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_38_fu_2010_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln54_38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln54_32_fu_2016_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln54_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln54_12_fu_2022_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln54_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln54_33_fu_2028_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln54_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_39_fu_2034_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln54_39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_40_fu_2040_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln54_40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln54_22_fu_2046_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln54_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln54_34_fu_2052_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln54_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_41_fu_2058_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln54_41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_26_fu_2064_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln54_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln54_13_fu_2072_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln54_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="select" PRAGMA="" RTLNAME="vec_6_fu_2078_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="vec_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_2_18_1_1_U92" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_55" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_48_4" OPTYPE="sub" PRAGMA="" RTLNAME="am_submul_18s_18s_18s_37_4_1_U100" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln54_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_48_4" OPTYPE="sext" PRAGMA="" RTLNAME="am_submul_18s_18s_18s_37_4_1_U100" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln54_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_48_4" OPTYPE="mul" PRAGMA="" RTLNAME="am_submul_18s_18s_18s_37_4_1_U100" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln54_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_7_fu_2120_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln54_35_fu_2134_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln54_35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_42_fu_2140_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln54_42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln54_21_fu_2160_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln54_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln54_22_fu_2173_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln54_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln54_23_fu_2179_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln54_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_28_fu_2185_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln54_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln54_36_fu_2193_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln54_36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_43_fu_2199_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln54_43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_29_fu_2205_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln54_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_44_fu_2213_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln54_44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln54_37_fu_2219_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln54_37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln54_14_fu_2225_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln54_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln54_38_fu_2231_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln54_38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_45_fu_2237_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln54_45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_46_fu_2243_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln54_46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln54_23_fu_2249_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln54_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln54_39_fu_2255_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln54_39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_47_fu_2261_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln54_47" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_30_fu_2267_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln54_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln54_15_fu_2275_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln54_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_31_fu_2281_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln54_31" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>pvm_split_and_norm_config_enc5_s</Name>
            <Loops>
                <VITIS_LOOP_22_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>0.50</ClockUncertainty>
                    <EstimatedClockPeriod>4.414</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1825</Best-caseLatency>
                    <Average-caseLatency>1825</Average-caseLatency>
                    <Worst-caseLatency>1825</Worst-caseLatency>
                    <Best-caseRealTimeLatency>9.125 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>9.125 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>9.125 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1825</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_22_1>
                        <Name>VITIS_LOOP_22_1</Name>
                        <Slack>4.50</Slack>
                        <TripCount>16</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>1824</Latency>
                        <AbsoluteTimeLatency>9.120 us</AbsoluteTimeLatency>
                        <IterationLatency>114</IterationLatency>
                        <PipelineDepth>114</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList>
                            <Instance>grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318</Instance>
                            <Instance>grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_37_3_fu_364</Instance>
                            <Instance>grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_48_4_fu_402</Instance>
                        </InstanceList>
                    </VITIS_LOOP_22_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/RP-FPGA/PVM/pvm_layer.h:22</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_22_1>
                            <Name>VITIS_LOOP_22_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:/RP-FPGA/PVM/pvm_layer.h:22</SourceLocation>
                        </VITIS_LOOP_22_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>9</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1292</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4140</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln22_fu_469_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:22" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_475_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:22" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_fu_656_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:34" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln34_fu_674_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:34" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln34_1_fu_680_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:34" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln34_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln34_1_fu_686_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:34" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln34_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln34_2_fu_692_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:34" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln34_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln34_fu_698_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:34" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln34_fu_704_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:34" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="select" PRAGMA="" RTLNAME="mean_fu_710_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:34" STORAGESUBTYPE="" URAM="0" VARIABLE="mean" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_fu_756_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln42_fu_774_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln42_1_fu_780_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln42_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln42_1_fu_786_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln42_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln42_2_fu_792_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln42_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln42_fu_798_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln42_fu_804_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="select" PRAGMA="" RTLNAME="var_fu_810_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="var" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln44_fu_822_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln44_fu_836_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln44_fu_842_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ctlz" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="ctlz" PRAGMA="" RTLNAME="ctlz_19_19_1_1_U143" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_fu_868_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln44_fu_878_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln44_1_fu_906_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln44_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln44_1_fu_914_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln44_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_1_fu_924_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln44_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="select" PRAGMA="" RTLNAME="temp_var_fu_957_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="temp_var" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln45_fu_1008_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln45_fu_1034_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln45_fu_1014_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln45_1_fu_1020_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln45_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln45_1_fu_1039_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln45_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_fu_1044_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln45_2_fu_1053_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln45_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln45_1_fu_1058_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln45_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln45_2_fu_1066_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln45_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln45_3_fu_1075_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln45_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln45_6_fu_1081_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln45_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ashr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="ashr" PRAGMA="" RTLNAME="ashr_ln45_fu_1092_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="ashr_ln45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln45_2_fu_1102_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln45_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln45_4_fu_1110_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln45_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln45_5_fu_1116_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln45_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln45_fu_1126_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="select" PRAGMA="" RTLNAME="ref_tmp_i_i_fu_1212_p6" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln45_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="add" PRAGMA="" RTLNAME="tmp_76_fu_1145_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln45_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op bitselect" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="bitselect" PRAGMA="" RTLNAME="bitselect_1ns_54ns_6ns_1_1_1_U144" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_76" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="select" PRAGMA="" RTLNAME="cond64_i_fu_1153_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="cond64_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_2_fu_1172_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln45_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln45_fu_1186_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln45_2_fu_1192_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln45_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln45_9_fu_1198_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln45_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_18_1_1_U145" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="ref_tmp_i_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln45_10_fu_1232_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln45_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="and" PRAGMA="" RTLNAME="carry_1_i_fu_1238_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="carry_1_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_3_fu_1256_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln45_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln45_6_fu_1271_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln45_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_4_fu_1277_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln45_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_5_fu_1286_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln45_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln45_7_fu_1299_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln45_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln45_9_fu_1313_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln45_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln45_8_fu_1319_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln45_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op bitselect" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="bitselect" PRAGMA="" RTLNAME="bitselect_1ns_54ns_6ns_1_1_1_U146" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="tobool134_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="and" PRAGMA="" RTLNAME="lD_0_i_fu_1333_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="lD_0_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln45_9_fu_1339_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln45_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln45_10_fu_1345_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln45_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="and" PRAGMA="" RTLNAME="neg_src_0_i_fu_1570_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln45_fu_1359_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln45_1_fu_1365_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln45_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln45_11_fu_1371_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln45_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln45_10_fu_1385_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln45_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="select" PRAGMA="" RTLNAME="Range2_all_ones_1_i_fu_1391_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="Range2_all_ones_1_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln45_1_fu_1399_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln45_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="and" PRAGMA="" RTLNAME="Range1_all_ones_2_i_fu_1473_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln45_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln45_1_fu_1411_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln45_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln45_12_fu_1417_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln45_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="and" PRAGMA="" RTLNAME="Range1_all_zeros_2_i_fu_1493_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln45_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln45_13_fu_1429_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln45_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln45_14_fu_1435_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln45_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="or" PRAGMA="" RTLNAME="Range1_all_zeros_2_i_fu_1493_p6" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln45_11_fu_1447_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln45_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln45_5_fu_1453_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln45_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln45_11_fu_1459_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln45_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_1_1_1_U147" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="Range1_all_ones_2_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_1_1_1_U148" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="Range1_all_zeros_2_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln45_4_fu_1517_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln45_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln45_1_fu_1522_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln45_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln45_4_fu_1526_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln45_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="select" PRAGMA="" RTLNAME="cond193_i_fu_1531_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="cond193_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln45_5_fu_1537_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln45_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="xor" PRAGMA="" RTLNAME="neg_src_0_i_fu_1570_p4" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln45_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="xor" PRAGMA="" RTLNAME="not_icmp_ln45_756_fu_1547_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="not_icmp_ln45_756" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="or" PRAGMA="" RTLNAME="deleted_ones_0_i_fu_1552_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="deleted_ones_0_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln45_12_fu_1558_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln45_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_1_1_1_U149" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="neg_src_0_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln45_5_fu_1590_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln45_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln45_13_fu_1596_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln45_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln45_2_fu_1601_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln45_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln45_6_fu_1606_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln45_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln45_6_fu_1611_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln45_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln45_7_fu_1617_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln45_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln45_7_fu_1622_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln45_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln45_8_fu_1628_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln45_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln45_3_fu_1634_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln45_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="select" PRAGMA="" RTLNAME="rsqrt_fu_1671_p4" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln45_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln45_8_fu_1648_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln45_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln45_14_fu_1653_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln45_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln45_15_fu_1659_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln45_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_18_1_1_U150" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="rsqrt" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>run_Loop_VITIS_LOOP_87_3_proc_3</Name>
            <Loops>
                <VITIS_LOOP_87_3_VITIS_LOOP_88_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>0.50</ClockUncertainty>
                    <EstimatedClockPeriod>2.800</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>98</Best-caseLatency>
                    <Average-caseLatency>98</Average-caseLatency>
                    <Worst-caseLatency>98</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.490 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.490 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.490 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>97</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_87_3_VITIS_LOOP_88_4>
                        <Name>VITIS_LOOP_87_3_VITIS_LOOP_88_4</Name>
                        <Slack>4.50</Slack>
                        <TripCount>96</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>96</Latency>
                        <AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_87_3_VITIS_LOOP_88_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/RP-FPGA/PVM/vision_mamba.cpp:88</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_87_3_VITIS_LOOP_88_4>
                            <Name>VITIS_LOOP_87_3_VITIS_LOOP_88_4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:/RP-FPGA/PVM/vision_mamba.cpp:87</SourceLocation>
                        </VITIS_LOOP_87_3_VITIS_LOOP_88_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>113</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>353</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_87_3_VITIS_LOOP_88_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln87_fu_291_p2" SOURCE="C:/RP-FPGA/PVM/vision_mamba.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln87" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_87_3_VITIS_LOOP_88_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_fu_297_p2" SOURCE="C:/RP-FPGA/PVM/vision_mamba.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_87_3_VITIS_LOOP_88_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln8826_fu_309_p2" SOURCE="C:/RP-FPGA/PVM/vision_mamba.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln8826" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_87_3_VITIS_LOOP_88_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln87_fu_315_p3" SOURCE="C:/RP-FPGA/PVM/vision_mamba.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln87" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_87_3_VITIS_LOOP_88_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_3_fu_323_p2" SOURCE="C:/RP-FPGA/PVM/vision_mamba.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_87_3_VITIS_LOOP_88_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln87_3_fu_329_p3" SOURCE="C:/RP-FPGA/PVM/vision_mamba.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln87_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_87_3_VITIS_LOOP_88_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_fu_470_p2" SOURCE="C:/RP-FPGA/PVM/vision_mamba.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln88" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>split_input_4</Name>
            <Loops>
                <VITIS_LOOP_8_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>0.50</ClockUncertainty>
                    <EstimatedClockPeriod>3.370</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>90.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>90.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>90.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_8_1>
                        <Name>VITIS_LOOP_8_1</Name>
                        <Slack>4.50</Slack>
                        <TripCount>16</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_8_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/RP-FPGA/PVM/vision_mamba.cpp:8</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_8_1>
                            <Name>VITIS_LOOP_8_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:/RP-FPGA/PVM/vision_mamba.cpp:8</SourceLocation>
                        </VITIS_LOOP_8_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>9</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>107</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_8_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln8_fu_72_p2" SOURCE="C:/RP-FPGA/PVM/vision_mamba.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_8_1" OPTYPE="add" PRAGMA="" RTLNAME="t_4_fu_78_p2" SOURCE="C:/RP-FPGA/PVM/vision_mamba.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="t_4" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_2_Pipeline_VITIS_LOOP_32_2</Name>
            <Loops>
                <VITIS_LOOP_32_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>0.50</ClockUncertainty>
                    <EstimatedClockPeriod>3.686</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>35</Best-caseLatency>
                    <Average-caseLatency>35</Average-caseLatency>
                    <Worst-caseLatency>35</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.175 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.175 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.175 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_32_2>
                        <Name>VITIS_LOOP_32_2</Name>
                        <Slack>4.50</Slack>
                        <TripCount>32</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>33</Latency>
                        <AbsoluteTimeLatency>0.165 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_32_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/RP-FPGA/PVM/layers.h:31</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_32_2>
                            <Name>VITIS_LOOP_32_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:/RP-FPGA/PVM/layers.h:32</SourceLocation>
                        </VITIS_LOOP_32_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>69</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>264</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln32_fu_133_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:32" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_fu_139_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln35_fu_160_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_18s_36_1_1_U166" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_204_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="sum_sq_2_fu_238_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_sq_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln35_fu_252_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln35_fu_258_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln35_1_fu_282_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln35_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln35_2_fu_298_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln35_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln35_3_fu_304_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln35_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln35_fu_310_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln35_1_fu_318_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln35_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln35_1_fu_324_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln35_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln35_1_fu_330_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln35_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln35_2_fu_338_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln35_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln35_2_fu_344_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln35_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln35_fu_350_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln35_3_fu_356_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln35_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln35_3_fu_362_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln35_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln35_4_fu_368_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln35_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln35_1_fu_374_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln35_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln35_4_fu_380_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln35_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln35_5_fu_386_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln35_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln35_2_fu_392_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln35_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="select" PRAGMA="" RTLNAME="sum_sq_3_fu_424_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln35_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln35_6_fu_406_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln35_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln35_5_fu_411_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln35_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_18_1_1_U167" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_sq_3" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_2_Pipeline_VITIS_LOOP_42_3</Name>
            <Loops>
                <VITIS_LOOP_42_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>0.50</ClockUncertainty>
                    <EstimatedClockPeriod>4.176</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>36</Best-caseLatency>
                    <Average-caseLatency>36</Average-caseLatency>
                    <Worst-caseLatency>36</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_42_3>
                        <Name>VITIS_LOOP_42_3</Name>
                        <Slack>4.50</Slack>
                        <TripCount>32</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>34</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_42_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/RP-FPGA/PVM/layers.h:42</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_42_3>
                            <Name>VITIS_LOOP_42_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:/RP-FPGA/PVM/layers.h:42</SourceLocation>
                        </VITIS_LOOP_42_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>304</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>367</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln42_fu_150_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_fu_156_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln44_fu_181_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_18s_36_1_1_U171" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_11_1_1_U172" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="zext_ln44_6_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_36s_11ns_47_1_1_U170" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln44_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_fu_322_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln44_fu_335_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln44_fu_341_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln44_1_fu_284_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln44_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln44_2_fu_300_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln44_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln44_3_fu_306_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln44_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln44_fu_354_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln44_1_fu_360_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln44_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln44_1_fu_366_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln44_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln44_2_fu_371_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln44_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln44_2_fu_378_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln44_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln44_2_fu_383_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln44_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln44_fu_389_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln44_3_fu_395_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln44_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln44_3_fu_400_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln44_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln44_4_fu_406_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln44_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln44_1_fu_412_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln44_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln44_4_fu_418_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln44_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln44_5_fu_424_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln44_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln44_3_fu_429_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln44_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln44_2_fu_437_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln44_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln44_4_fu_443_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln44_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="select" PRAGMA="" RTLNAME="storemerge_fu_451_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="storemerge" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_2</Name>
            <Loops>
                <VITIS_LOOP_26_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>0.50</ClockUncertainty>
                    <EstimatedClockPeriod>4.414</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2193</Best-caseLatency>
                    <Average-caseLatency>2193</Average-caseLatency>
                    <Worst-caseLatency>2193</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.965 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.965 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.965 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2193</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_26_1>
                        <Name>VITIS_LOOP_26_1</Name>
                        <Slack>4.50</Slack>
                        <TripCount>16</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>2192</Latency>
                        <AbsoluteTimeLatency>10.960 us</AbsoluteTimeLatency>
                        <IterationLatency>137</IterationLatency>
                        <PipelineDepth>137</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList>
                            <Instance>grp_forward_2_Pipeline_VITIS_LOOP_32_2_fu_927</Instance>
                            <Instance>grp_forward_2_Pipeline_VITIS_LOOP_42_3_fu_933</Instance>
                        </InstanceList>
                    </VITIS_LOOP_26_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/RP-FPGA/PVM/layers.h:26</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_26_1>
                            <Name>VITIS_LOOP_26_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:/RP-FPGA/PVM/layers.h:26</SourceLocation>
                        </VITIS_LOOP_26_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>4</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1908</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3428</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="in_vec_U" SOURCE="C:/RP-FPGA/PVM/layers.h:28" STORAGESIZE="18 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="in_vec" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_vec_U" SOURCE="C:/RP-FPGA/PVM/layers.h:29" STORAGESIZE="18 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="out_vec" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln26_fu_961_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:26" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="add" PRAGMA="" RTLNAME="t_14_fu_967_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:26" STORAGESUBTYPE="" URAM="0" VARIABLE="t_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln39_7_fu_1341_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln39_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln39_8_fu_1361_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln39_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln39_6_fu_1385_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln39_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln39_fu_1397_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln39_fu_1411_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln39_fu_1417_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ctlz" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="ctlz" PRAGMA="" RTLNAME="ctlz_30_30_1_1_U181" SOURCE="C:/RP-FPGA/PVM/layers.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_fu_1443_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln39_fu_1453_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln39_7_fu_1481_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln39_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln39_9_fu_1489_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln39_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_3_fu_1499_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="select" PRAGMA="" RTLNAME="temp_sum_fu_1532_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="temp_sum" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="11" LOOP="VITIS_LOOP_26_1" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_12_no_dsp_1_U180" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sqrtfloat.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_337" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="11" LOOP="VITIS_LOOP_26_1" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_12_no_dsp_1_U178" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="div" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fpext" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_26_1" OPTYPE="fpext" PRAGMA="" RTLNAME="fpext_32ns_64_2_no_dsp_1_U179" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="pf" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln40_fu_1583_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln40_fu_1609_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln40_fu_1589_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln40_5_fu_1595_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln40_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln40_31_fu_1614_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln40_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_1619_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln40_6_fu_1628_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln40_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln40_14_fu_1633_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln40_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln40_32_fu_1641_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln40_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln40_33_fu_1650_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln40_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln40_19_fu_1656_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln40_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ashr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="ashr" PRAGMA="" RTLNAME="ashr_ln40_fu_1667_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="ashr_ln40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln40_15_fu_1677_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln40_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln40_34_fu_1685_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln40_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln40_35_fu_1691_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln40_35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln40_fu_1701_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="select" PRAGMA="" RTLNAME="ref_tmp_i_i_fu_1787_p6" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln40_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="add" PRAGMA="" RTLNAME="tmp_496_fu_1720_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln40_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op bitselect" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="bitselect" PRAGMA="" RTLNAME="bitselect_1ns_54ns_6ns_1_1_1_U182" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_496" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="select" PRAGMA="" RTLNAME="cond64_i_fu_1728_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="cond64_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_13_fu_1747_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln40_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln40_fu_1761_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln40_21_fu_1767_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln40_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln40_30_fu_1773_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln40_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_18_1_1_U183" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="ref_tmp_i_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln40_39_fu_1807_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln40_39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="and" PRAGMA="" RTLNAME="carry_1_i_fu_1813_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="carry_1_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_14_fu_1831_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln40_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln40_36_fu_1846_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln40_36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_15_fu_1852_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln40_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_16_fu_1861_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln40_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln40_37_fu_1874_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln40_37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln40_29_fu_1888_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln40_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln40_38_fu_1894_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln40_38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op bitselect" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="bitselect" PRAGMA="" RTLNAME="bitselect_1ns_54ns_6ns_1_1_1_U184" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="tobool134_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="and" PRAGMA="" RTLNAME="lD_0_i_fu_1908_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="lD_0_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln40_39_fu_1914_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln40_39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln40_40_fu_1920_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln40_40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="and" PRAGMA="" RTLNAME="neg_src_0_i_fu_2145_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln40_fu_1934_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln40_3_fu_1940_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln40_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln40_41_fu_1946_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln40_41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln40_30_fu_1960_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln40_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="select" PRAGMA="" RTLNAME="Range2_all_ones_1_i_fu_1966_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="Range2_all_ones_1_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln40_31_fu_1974_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln40_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="and" PRAGMA="" RTLNAME="Range1_all_ones_2_i_fu_2048_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln40_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln40_22_fu_1986_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln40_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln40_42_fu_1992_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln40_42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="and" PRAGMA="" RTLNAME="Range1_all_zeros_2_i_fu_2068_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln40_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln40_43_fu_2004_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln40_43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln40_44_fu_2010_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln40_44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="or" PRAGMA="" RTLNAME="Range1_all_zeros_2_i_fu_2068_p6" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln40_31_fu_2022_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln40_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln40_11_fu_2028_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln40_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln40_40_fu_2034_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln40_40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_1_1_1_U185" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="Range1_all_ones_2_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_1_1_1_U186" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="Range1_all_zeros_2_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln40_17_fu_2092_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln40_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln40_8_fu_2097_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln40_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln40_34_fu_2101_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln40_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="select" PRAGMA="" RTLNAME="cond193_i_fu_2106_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="cond193_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln40_35_fu_2112_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln40_35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="xor" PRAGMA="" RTLNAME="neg_src_0_i_fu_2145_p4" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln40_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="xor" PRAGMA="" RTLNAME="not_icmp_ln40_6054_fu_2122_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="not_icmp_ln40_6054" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="or" PRAGMA="" RTLNAME="deleted_ones_0_i_fu_2127_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="deleted_ones_0_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln40_41_fu_2133_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln40_41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_1_1_1_U187" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="neg_src_0_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln40_25_fu_2165_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln40_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln40_42_fu_2171_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln40_42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln40_9_fu_2176_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln40_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln40_26_fu_2181_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln40_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln40_36_fu_2186_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln40_36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln40_37_fu_2192_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln40_37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln40_27_fu_2197_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln40_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln40_38_fu_2203_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln40_38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln40_10_fu_2209_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln40_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="select" PRAGMA="" RTLNAME="rsqrt_fu_2246_p4" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln40_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln40_28_fu_2223_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln40_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln40_43_fu_2228_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln40_43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln40_44_fu_2234_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln40_44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_18_1_1_U188" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="rsqrt" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_5</Name>
            <Loops>
                <VITIS_LOOP_64_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>0.50</ClockUncertainty>
                    <EstimatedClockPeriod>3.370</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>90.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>90.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>90.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_64_1>
                        <Name>VITIS_LOOP_64_1</Name>
                        <Slack>4.50</Slack>
                        <TripCount>16</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_64_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/RP-FPGA/PVM/layers.h:64</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_64_1>
                            <Name>VITIS_LOOP_64_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:/RP-FPGA/PVM/layers.h:64</SourceLocation>
                        </VITIS_LOOP_64_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>8</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>98</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln64_fu_72_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:64" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="t_10_fu_78_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:64" STORAGESUBTYPE="" URAM="0" VARIABLE="t_10" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_24</Name>
            <Loops>
                <VITIS_LOOP_96_1_VITIS_LOOP_101_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>0.50</ClockUncertainty>
                    <EstimatedClockPeriod>4.025</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>522</Best-caseLatency>
                    <Average-caseLatency>522</Average-caseLatency>
                    <Worst-caseLatency>522</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.610 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.610 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.610 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>514</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=1 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_96_1_VITIS_LOOP_101_2>
                        <Name>VITIS_LOOP_96_1_VITIS_LOOP_101_2</Name>
                        <Slack>4.50</Slack>
                        <TripCount>512</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>520</Latency>
                        <AbsoluteTimeLatency>2.600 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_96_1_VITIS_LOOP_101_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/RP-FPGA/PVM/layers.h:101~C:/RP-FPGA/PVM/vision_mamba.cpp:55</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_96_1_VITIS_LOOP_101_2>
                            <Name>VITIS_LOOP_96_1_VITIS_LOOP_101_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:/RP-FPGA/PVM/layers.h:96~C:/RP-FPGA/PVM/vision_mamba.cpp:55</SourceLocation>
                        </VITIS_LOOP_96_1_VITIS_LOOP_101_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>4</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2550</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1674</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln96_fu_618_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:96" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln96" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_fu_624_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:96" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln96" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln101_fu_633_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:101" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln101" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln96_fu_639_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:96" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln96" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_0_fu_647_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:96" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln103_fu_667_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:103" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln103" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_18_1_1_U197" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_18_1_1_U198" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_305" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_18s_18s_36s_37_4_1_U206" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_18_1_1_U199" SOURCE="C:/RP-FPGA/PVM/layers.h:105" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_306" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_18_1_1_U200" SOURCE="C:/RP-FPGA/PVM/layers.h:105" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_307" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_18s_18s_37s_37_4_1_U207" SOURCE="C:/RP-FPGA/PVM/layers.h:105" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln105" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_18s_18s_36s_37_4_1_U206" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln104_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_18s_18s_37s_37_4_1_U207" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln104_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_18_1_1_U201" SOURCE="C:/RP-FPGA/PVM/layers.h:106" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_308" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_18_1_1_U202" SOURCE="C:/RP-FPGA/PVM/layers.h:106" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_309" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_18s_36_1_1_U203" SOURCE="C:/RP-FPGA/PVM/layers.h:106" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln106" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_18s_18s_36s_37_4_1_U206" SOURCE="C:/RP-FPGA/PVM/layers.h:105" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln105_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_18s_18s_37s_37_4_1_U207" SOURCE="C:/RP-FPGA/PVM/layers.h:105" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln105" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="add" PRAGMA="" RTLNAME="conv_val_4_fu_1264_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_val_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln104_fu_1278_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln104" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln104_fu_1284_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln104" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln104_fu_1306_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln104" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln104_1_fu_1321_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln104_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln104_2_fu_1327_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln104_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln104_fu_1333_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln104" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln104_1_fu_1341_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln104_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln104_1_fu_1347_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln104_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln104_1_fu_1353_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln104_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln104_2_fu_1361_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln104_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln104_2_fu_1367_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln104_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln104_fu_1373_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln104" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln104_3_fu_1379_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln104_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln104_3_fu_1385_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln104_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln104_4_fu_1391_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln104_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln104_2_fu_1397_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln104_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln104_4_fu_1403_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln104_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln104_5_fu_1409_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln104_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln104_2_fu_1415_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln104_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln104_1_fu_1423_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln104_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="select" PRAGMA="" RTLNAME="conv_val_6_fu_1429_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_val_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln49_fu_1485_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:49" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln50_fu_1490_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_fu_1453_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_4_fu_1501_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln51_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln51_fu_1519_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln51_4_fu_1524_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln51_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln51_7_fu_1530_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln51_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln51_8_fu_1535_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln51_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln51_fu_1541_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln51_fu_1547_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="select" PRAGMA="" RTLNAME="sig_fu_1601_p6" SOURCE="C:/RP-FPGA/PVM/activations.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln49_fu_1561_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:49" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln50_fu_1567_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln50_fu_1573_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln50_fu_1579_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln51_4_fu_1585_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln51_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_3_18_1_1_U204" SOURCE="C:/RP-FPGA/PVM/activations.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="sig" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_18s_36_1_1_U205" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_1690_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln53_fu_1703_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln53_fu_1709_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln53_fu_1722_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln53_7_fu_1727_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln53_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln53_8_fu_1732_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln53_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_fu_1737_p3" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln53_13_fu_1745_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln53_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln53_16_fu_1751_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln53_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_10_fu_1757_p3" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln53_17_fu_1765_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln53_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln53_14_fu_1771_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln53_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln53_fu_1777_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln53_15_fu_1783_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln53_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln53_18_fu_1788_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln53_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln53_19_fu_1794_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln53_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln53_6_fu_1800_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln53_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln53_16_fu_1806_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln53_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln53_20_fu_1812_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln53_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_11_fu_1817_p3" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln53_5_fu_1825_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln53_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="select" PRAGMA="" RTLNAME="out_vec_fu_1831_p3" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="out_vec" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_fu_673_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln101_2_fu_679_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:101" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln101_2" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_6</Name>
            <Loops>
                <VITIS_LOOP_11_1_VITIS_LOOP_20_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>0.50</ClockUncertainty>
                    <EstimatedClockPeriod>3.291</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>520</Best-caseLatency>
                    <Average-caseLatency>520</Average-caseLatency>
                    <Worst-caseLatency>520</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.600 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.600 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.600 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>513</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_11_1_VITIS_LOOP_20_2>
                        <Name>VITIS_LOOP_11_1_VITIS_LOOP_20_2</Name>
                        <Slack>4.50</Slack>
                        <TripCount>512</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>518</Latency>
                        <AbsoluteTimeLatency>2.590 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_11_1_VITIS_LOOP_20_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/RP-FPGA/PVM/s6_param_gen.cpp:20</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_11_1_VITIS_LOOP_20_2>
                            <Name>VITIS_LOOP_11_1_VITIS_LOOP_20_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:/RP-FPGA/PVM/s6_param_gen.cpp:11</SourceLocation>
                        </VITIS_LOOP_11_1_VITIS_LOOP_20_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1366</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>861</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln11_fu_806_p2" SOURCE="C:/RP-FPGA/PVM/s6_param_gen.cpp:11" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_fu_812_p2" SOURCE="C:/RP-FPGA/PVM/s6_param_gen.cpp:11" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln20_fu_821_p2" SOURCE="C:/RP-FPGA/PVM/s6_param_gen.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln11_fu_827_p3" SOURCE="C:/RP-FPGA/PVM/s6_param_gen.cpp:11" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_0_fu_835_p2" SOURCE="C:/RP-FPGA/PVM/s6_param_gen.cpp:11" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln23_fu_859_p2" SOURCE="C:/RP-FPGA/PVM/s6_param_gen.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_18_1_1_U239" SOURCE="C:/RP-FPGA/PVM/s6_param_gen.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="params_x_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_8ns_26_1_1_U240" SOURCE="C:/RP-FPGA/PVM/s6_param_gen.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="val_1_fu_2116_p2" SOURCE="C:/RP-FPGA/PVM/s6_param_gen.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="val_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln25_fu_2134_p2" SOURCE="C:/RP-FPGA/PVM/s6_param_gen.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln25_1_fu_2139_p2" SOURCE="C:/RP-FPGA/PVM/s6_param_gen.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln25_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln25_1_fu_2145_p2" SOURCE="C:/RP-FPGA/PVM/s6_param_gen.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln25_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln25_2_fu_2150_p2" SOURCE="C:/RP-FPGA/PVM/s6_param_gen.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln25_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln25_fu_2156_p2" SOURCE="C:/RP-FPGA/PVM/s6_param_gen.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln25_fu_2162_p2" SOURCE="C:/RP-FPGA/PVM/s6_param_gen.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="select" PRAGMA="" RTLNAME="val_3_fu_2168_p3" SOURCE="C:/RP-FPGA/PVM/s6_param_gen.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="val_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln38_fu_1531_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:38" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln39_fu_1536_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln41_fu_1541_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:41" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_18s_8ns_18s_19_4_1_U241" SOURCE="C:/RP-FPGA/PVM/activations.h:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_18s_8ns_18s_19_4_1_U241" SOURCE="C:/RP-FPGA/PVM/activations.h:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_1_fu_1566_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln42_fu_2194_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_fu_1587_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_1_fu_1627_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln42_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln42_fu_1645_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln42_2_fu_1651_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln42_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln42_3_fu_1657_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln42_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln42_4_fu_1663_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln42_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln42_fu_1669_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln42_fu_1675_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_18s_10ns_19ns_22_4_1_U242" SOURCE="C:/RP-FPGA/PVM/activations.h:43" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_18s_10ns_19ns_22_4_1_U242" SOURCE="C:/RP-FPGA/PVM/activations.h:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_1_fu_1701_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="select" PRAGMA="" RTLNAME="params_delta_32_fu_1823_p8" SOURCE="C:/RP-FPGA/PVM/activations.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln38_fu_1719_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:38" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln39_fu_1725_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln39_fu_1731_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln39_fu_1737_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="and" PRAGMA="" RTLNAME="sel_tmp7_fu_1743_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:41" STORAGESUBTYPE="" URAM="0" VARIABLE="sel_tmp7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln41_fu_1749_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:41" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln41_fu_1755_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:41" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln42_1_fu_1761_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln42_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln42_2_fu_1766_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln42_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln42_5_fu_1772_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln42_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln42_3_fu_1778_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln42_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln42_3_fu_1784_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln42_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln42_4_fu_1790_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln42_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln42_4_fu_1796_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln42_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln42_6_fu_1801_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln42_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_15_6_18_1_1_U238" SOURCE="C:/RP-FPGA/PVM/s6_param_gen.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="params_delta_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_915_p2" SOURCE="C:/RP-FPGA/PVM/s6_param_gen.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln20_1_fu_921_p2" SOURCE="C:/RP-FPGA/PVM/s6_param_gen.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln20_1" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_7</Name>
            <Loops>
                <VITIS_LOOP_21_2_VITIS_LOOP_28_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>0.50</ClockUncertainty>
                    <EstimatedClockPeriod>4.376</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1034</Best-caseLatency>
                    <Average-caseLatency>1034</Average-caseLatency>
                    <Worst-caseLatency>1034</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.170 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.170 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.170 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1031</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=5 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_21_2_VITIS_LOOP_28_3>
                        <Name>VITIS_LOOP_21_2_VITIS_LOOP_28_3</Name>
                        <Slack>4.50</Slack>
                        <TripCount>512</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>1032</Latency>
                        <AbsoluteTimeLatency>5.160 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>11</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_21_2_VITIS_LOOP_28_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/RP-FPGA/PVM/s6_layer.cpp:28</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_21_2_VITIS_LOOP_28_3>
                            <Name>VITIS_LOOP_21_2_VITIS_LOOP_28_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:/RP-FPGA/PVM/s6_layer.cpp:21</SourceLocation>
                        </VITIS_LOOP_21_2_VITIS_LOOP_28_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>6</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1500</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1574</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln21_fu_764_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_770_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln28_fu_779_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln21_fu_785_p3" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_0_fu_793_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln31_fu_817_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_18_1_1_U250" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="dt" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_18_1_1_U251" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="b" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_18_1_1_U253" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="c" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_18_1_1_U254" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="x" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln20_fu_1502_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:20" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="select" PRAGMA="" RTLNAME="scaled_1_fu_1522_p3" SOURCE="C:/RP-FPGA/PVM/activations.h:23" STORAGESUBTYPE="" URAM="0" VARIABLE="scaled_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln28_fu_1590_p3" SOURCE="C:/RP-FPGA/PVM/activations.h:28" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln28_fu_1606_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:28" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln28_fu_1632_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:28" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln28_fu_1638_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:28" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln28_1_fu_1644_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:28" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln28_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln28_1_fu_1650_p3" SOURCE="C:/RP-FPGA/PVM/activations.h:28" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln28_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="select" PRAGMA="" RTLNAME="frac_1_fu_1658_p3" SOURCE="C:/RP-FPGA/PVM/activations.h:28" STORAGESUBTYPE="" URAM="0" VARIABLE="frac_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="select" PRAGMA="" RTLNAME="y0_fu_1843_p3" SOURCE="C:/RP-FPGA/PVM/activations.h:30" STORAGESUBTYPE="" URAM="0" VARIABLE="y0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_1666_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="select" PRAGMA="" RTLNAME="y1_fu_1868_p3" SOURCE="C:/RP-FPGA/PVM/activations.h:31" STORAGESUBTYPE="" URAM="0" VARIABLE="y1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln33_fu_1881_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_12s_30_1_1_U255" SOURCE="C:/RP-FPGA/PVM/activations.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_1915_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="add" PRAGMA="" RTLNAME="decay_fu_1958_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="decay" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln33_fu_1971_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln33_2_fu_1976_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln33_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln33_1_fu_1982_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln33_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln33_2_fu_1987_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln33_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln33_3_fu_1992_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln33_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln33_fu_1998_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln33_fu_2004_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln33_3_fu_2010_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln33_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln33_4_fu_2015_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln33_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln33_1_fu_2021_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln33_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln33_1_fu_2026_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln33_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="select" PRAGMA="" RTLNAME="decay_1_fu_2075_p6" SOURCE="C:/RP-FPGA/PVM/activations.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln19_fu_2040_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:19" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln20_fu_2045_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:20" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln20_fu_2050_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:20" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln20_fu_2054_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:20" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln33_2_fu_2060_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln33_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_3_18_1_1_x_U256" SOURCE="C:/RP-FPGA/PVM/activations.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="decay_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_18_1_1_U257" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="current_state" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_18s_36_1_1_U258" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_18s_36_1_1_U252" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_36s_18s_52_1_1_U249" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_2198_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="add" PRAGMA="" RTLNAME="next_state_1_fu_2242_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="next_state_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln41_fu_2256_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln41_fu_2262_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln41_fu_2286_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln41_1_fu_2302_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln41_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln41_2_fu_2308_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln41_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln41_fu_2314_p3" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln41_1_fu_2322_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln41_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln41_1_fu_2328_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln41_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln41_1_fu_2334_p3" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln41_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln41_2_fu_2342_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln41_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln41_2_fu_2348_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln41_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln41_fu_2354_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln41_3_fu_2360_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln41_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln41_3_fu_2366_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln41_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln41_4_fu_2372_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln41_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln41_1_fu_2378_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln41_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln41_4_fu_2384_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln41_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln41_5_fu_2390_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln41_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln41_2_fu_2396_p3" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln41_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln41_2_fu_2404_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln41_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="select" PRAGMA="" RTLNAME="next_state_2_fu_2410_p3" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="next_state_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_18s_36_1_1_U259" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_fu_2636_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln46_fu_2650_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln46_fu_2656_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln46_fu_2678_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln46_1_fu_2692_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln46_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln46_2_fu_2698_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln46_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln46_fu_2704_p3" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln46_1_fu_2712_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln46_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln46_1_fu_2718_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln46_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln46_1_fu_2724_p3" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln46_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln46_2_fu_2732_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln46_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln46_2_fu_2738_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln46_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln46_fu_2744_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln46_3_fu_2750_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln46_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln46_3_fu_2756_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln46_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln46_4_fu_2762_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln46_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln46_2_fu_2768_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln46_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln46_4_fu_2774_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln46_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln46_5_fu_2780_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln46_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln46_2_fu_2792_p3" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln46_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln46_1_fu_2786_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln46_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="select" PRAGMA="" RTLNAME="out_vec_32_fu_2799_p3" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="out_vec_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_fu_1352_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln28_1_fu_1357_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln28_1" VISIBLE="false"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="pragma" RTLNAME="exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values4_U" SOURCE="" STORAGESIZE="11 9 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="pragma" RTLNAME="exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values_1_U" SOURCE="" STORAGESIZE="10 9 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values_1" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_8</Name>
            <Loops>
                <VITIS_LOOP_132_1_VITIS_LOOP_138_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>0.50</ClockUncertainty>
                    <EstimatedClockPeriod>4.260</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>519</Best-caseLatency>
                    <Average-caseLatency>519</Average-caseLatency>
                    <Worst-caseLatency>519</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.595 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.595 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.595 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>513</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_132_1_VITIS_LOOP_138_2>
                        <Name>VITIS_LOOP_132_1_VITIS_LOOP_138_2</Name>
                        <Slack>4.50</Slack>
                        <TripCount>512</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>517</Latency>
                        <AbsoluteTimeLatency>2.585 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>7</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_132_1_VITIS_LOOP_138_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/RP-FPGA/PVM/layers.h:138</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_132_1_VITIS_LOOP_138_2>
                            <Name>VITIS_LOOP_132_1_VITIS_LOOP_138_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:/RP-FPGA/PVM/layers.h:132</SourceLocation>
                        </VITIS_LOOP_132_1_VITIS_LOOP_138_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1000</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1001</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln132_fu_346_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:132" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln132" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_fu_352_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:132" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln132" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln138_fu_361_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:138" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln138" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln132_fu_367_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:132" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln132" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_0_fu_375_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:132" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln140_fu_395_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:140" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln140" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_18_1_1_U275" SOURCE="C:/RP-FPGA/PVM/layers.h:138" STORAGESUBTYPE="" URAM="0" VARIABLE="x" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln49_fu_876_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:49" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln50_fu_882_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_fu_904_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_1_fu_944_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln51_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln51_fu_962_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln51_1_fu_968_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln51_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln51_1_fu_974_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln51_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln51_2_fu_980_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln51_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln51_fu_986_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln51_fu_992_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="select" PRAGMA="" RTLNAME="sig_fu_1046_p6" SOURCE="C:/RP-FPGA/PVM/activations.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln49_fu_1006_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:49" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln50_fu_1012_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln50_fu_1018_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln50_fu_1024_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln51_1_fu_1030_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln51_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_3_18_1_1_U276" SOURCE="C:/RP-FPGA/PVM/activations.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="sig" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_18s_36_1_1_U279" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="add" PRAGMA="" RTLNAME="gate_act_1_fu_1215_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="gate_act_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln53_fu_1229_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln53_fu_1235_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln53_fu_1257_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln53_1_fu_1271_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln53_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln53_2_fu_1277_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln53_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_fu_1283_p3" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln53_1_fu_1291_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln53_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln53_1_fu_1297_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln53_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_1_fu_1303_p3" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln53_2_fu_1311_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln53_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln53_2_fu_1317_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln53_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln53_fu_1323_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln53_3_fu_1329_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln53_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln53_3_fu_1335_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln53_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln53_4_fu_1341_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln53_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln53_2_fu_1347_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln53_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln53_4_fu_1353_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln53_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln53_5_fu_1359_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln53_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_2_fu_1371_p3" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln53_1_fu_1365_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln53_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="select" PRAGMA="" RTLNAME="gate_act_2_fu_1378_p3" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="gate_act_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_18_1_1_U277" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_286" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_18s_36_1_1_U280" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln142" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="add" PRAGMA="" RTLNAME="fused_1_fu_1435_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="fused_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln142_fu_1449_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln142" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln142_fu_1455_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln142" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_fu_1477_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln142" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_1_fu_1491_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln142_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_2_fu_1497_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln142_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln142_fu_1503_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln142" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln142_1_fu_1511_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln142_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln142_1_fu_1517_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln142_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln142_1_fu_1523_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln142_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln142_2_fu_1561_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln142_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln142_2_fu_1531_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln142_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln142_fu_1537_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln142" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln142_3_fu_1543_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln142_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln142_3_fu_1549_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln142_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln142_4_fu_1555_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln142_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln142_2_fu_1565_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln142_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln142_4_fu_1570_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln142_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln142_5_fu_1576_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln142_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln142_2_fu_1581_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln142_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln142_1_fu_1588_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln142_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="select" PRAGMA="" RTLNAME="fused_2_fu_1593_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="fused_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_18_1_1_U278" SOURCE="C:/RP-FPGA/PVM/layers.h:143" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_289" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln143_fu_1607_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:143" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln143" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln143_1_fu_1612_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:143" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln143_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln143_fu_1634_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:143" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln143" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_fu_1640_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:143" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln143" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln143_1_fu_1646_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:143" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln143_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln143_fu_1652_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:143" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln143" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="select" PRAGMA="" RTLNAME="y_fu_1660_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:143" STORAGESUBTYPE="" URAM="0" VARIABLE="y" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln138_fu_401_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:138" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln138" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln138_1_fu_407_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:138" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln138_1" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>run_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>0.50</ClockUncertainty>
                    <EstimatedClockPeriod>4.414</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2195</Best-caseLatency>
                    <Average-caseLatency>2195</Average-caseLatency>
                    <Worst-caseLatency>2195</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.975 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.975 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.975 us</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>2194</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>2194</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/RP-FPGA/PVM/layers.h:87~C:/RP-FPGA/PVM/vision_mamba.cpp:45</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>354</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>122</UTIL_BRAM>
                    <DSP>19</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>12068</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>5</UTIL_FF>
                    <LUT>11160</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>9</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa94285_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa94285_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa93283_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa93283_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa92281_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa92281_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa91279_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa91279_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa90277_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa90277_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa89275_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa89275_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa88273_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa88273_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa87271_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa87271_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa62221_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa62221_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa61219_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa61219_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa60217_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa60217_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa59215_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa59215_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa58213_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa58213_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa57211_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa57211_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa56209_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa56209_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa55207_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa55207_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa30157_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa30157_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa29155_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa29155_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa28153_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa28153_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa27151_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa27151_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa26149_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa26149_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa25147_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa25147_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa24145_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa24145_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa23143_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa23143_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="s_res_i_U" SOURCE=":0" STORAGESIZE="576 1024 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="s_res_i" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="s_in_norm_i_U" SOURCE=":0" STORAGESIZE="576 16 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="s_in_norm_i" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="s_norm_out_i_U" SOURCE=":0" STORAGESIZE="576 16 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="s_norm_out_i" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="s_main_i_U" SOURCE=":0" STORAGESIZE="576 16 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="s_main_i" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="s_gate_i_U" SOURCE=":0" STORAGESIZE="576 1024 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="s_gate_i" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="s_conv_out_i_U" SOURCE=":0" STORAGESIZE="576 16 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="s_conv_out_i" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="128" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="s_params_fwd_i_U" SOURCE=":0" STORAGESIZE="2304 16 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="s_params_fwd_i" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="s_ssm_out_i_U" SOURCE=":0" STORAGESIZE="576 16 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="s_ssm_out_i" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>run_Loop_VITIS_LOOP_87_3_proc_6</Name>
            <Loops>
                <VITIS_LOOP_87_3_VITIS_LOOP_88_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>0.50</ClockUncertainty>
                    <EstimatedClockPeriod>2.800</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>98</Best-caseLatency>
                    <Average-caseLatency>98</Average-caseLatency>
                    <Worst-caseLatency>98</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.490 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.490 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.490 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>97</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_87_3_VITIS_LOOP_88_4>
                        <Name>VITIS_LOOP_87_3_VITIS_LOOP_88_4</Name>
                        <Slack>4.50</Slack>
                        <TripCount>96</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>96</Latency>
                        <AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_87_3_VITIS_LOOP_88_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/RP-FPGA/PVM/vision_mamba.cpp:88</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_87_3_VITIS_LOOP_88_4>
                            <Name>VITIS_LOOP_87_3_VITIS_LOOP_88_4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:/RP-FPGA/PVM/vision_mamba.cpp:87</SourceLocation>
                        </VITIS_LOOP_87_3_VITIS_LOOP_88_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>113</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>353</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_87_3_VITIS_LOOP_88_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln87_fu_291_p2" SOURCE="C:/RP-FPGA/PVM/vision_mamba.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln87" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_87_3_VITIS_LOOP_88_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_fu_297_p2" SOURCE="C:/RP-FPGA/PVM/vision_mamba.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_87_3_VITIS_LOOP_88_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln88_fu_309_p2" SOURCE="C:/RP-FPGA/PVM/vision_mamba.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln88" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_87_3_VITIS_LOOP_88_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln87_fu_315_p3" SOURCE="C:/RP-FPGA/PVM/vision_mamba.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln87" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_87_3_VITIS_LOOP_88_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_2_fu_323_p2" SOURCE="C:/RP-FPGA/PVM/vision_mamba.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_87_3_VITIS_LOOP_88_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln87_2_fu_329_p3" SOURCE="C:/RP-FPGA/PVM/vision_mamba.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln87_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_87_3_VITIS_LOOP_88_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_fu_470_p2" SOURCE="C:/RP-FPGA/PVM/vision_mamba.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln88" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>split_input_9</Name>
            <Loops>
                <VITIS_LOOP_8_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>0.50</ClockUncertainty>
                    <EstimatedClockPeriod>3.370</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>90.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>90.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>90.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_8_1>
                        <Name>VITIS_LOOP_8_1</Name>
                        <Slack>4.50</Slack>
                        <TripCount>16</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_8_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/RP-FPGA/PVM/vision_mamba.cpp:8</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_8_1>
                            <Name>VITIS_LOOP_8_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:/RP-FPGA/PVM/vision_mamba.cpp:8</SourceLocation>
                        </VITIS_LOOP_8_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>9</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>107</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_8_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln8_fu_72_p2" SOURCE="C:/RP-FPGA/PVM/vision_mamba.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_8_1" OPTYPE="add" PRAGMA="" RTLNAME="t_2_fu_78_p2" SOURCE="C:/RP-FPGA/PVM/vision_mamba.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="t_2" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_19_Pipeline_VITIS_LOOP_32_2</Name>
            <Loops>
                <VITIS_LOOP_32_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>0.50</ClockUncertainty>
                    <EstimatedClockPeriod>3.686</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>35</Best-caseLatency>
                    <Average-caseLatency>35</Average-caseLatency>
                    <Worst-caseLatency>35</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.175 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.175 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.175 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_32_2>
                        <Name>VITIS_LOOP_32_2</Name>
                        <Slack>4.50</Slack>
                        <TripCount>32</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>33</Latency>
                        <AbsoluteTimeLatency>0.165 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_32_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/RP-FPGA/PVM/layers.h:31</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_32_2>
                            <Name>VITIS_LOOP_32_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:/RP-FPGA/PVM/layers.h:32</SourceLocation>
                        </VITIS_LOOP_32_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>69</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>264</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln32_fu_133_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:32" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_fu_139_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln35_fu_160_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_18s_36_1_1_U334" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_204_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="sum_sq_8_fu_238_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_sq_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln35_fu_252_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln35_fu_258_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln35_7_fu_282_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln35_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln35_8_fu_298_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln35_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln35_9_fu_304_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln35_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln35_fu_310_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln35_11_fu_318_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln35_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln35_13_fu_324_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln35_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln35_5_fu_330_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln35_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln35_14_fu_338_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln35_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln35_12_fu_344_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln35_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln35_fu_350_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln35_13_fu_356_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln35_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln35_15_fu_362_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln35_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln35_16_fu_368_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln35_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln35_4_fu_374_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln35_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln35_14_fu_380_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln35_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln35_17_fu_386_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln35_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln35_3_fu_392_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln35_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="select" PRAGMA="" RTLNAME="sum_sq_4_fu_424_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln35_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln35_18_fu_406_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln35_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln35_15_fu_411_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln35_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_18_1_1_U335" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_sq_4" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_19_Pipeline_VITIS_LOOP_42_3</Name>
            <Loops>
                <VITIS_LOOP_42_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>0.50</ClockUncertainty>
                    <EstimatedClockPeriod>4.176</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>36</Best-caseLatency>
                    <Average-caseLatency>36</Average-caseLatency>
                    <Worst-caseLatency>36</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_42_3>
                        <Name>VITIS_LOOP_42_3</Name>
                        <Slack>4.50</Slack>
                        <TripCount>32</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>34</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_42_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/RP-FPGA/PVM/layers.h:42</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_42_3>
                            <Name>VITIS_LOOP_42_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:/RP-FPGA/PVM/layers.h:42</SourceLocation>
                        </VITIS_LOOP_42_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>304</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>367</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln42_fu_150_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_fu_156_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln44_fu_181_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_18s_36_1_1_U339" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_11_1_1_U340" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="zext_ln44_6_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_36s_11ns_47_1_1_U338" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln44_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_fu_322_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln44_fu_335_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln44_fu_341_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln44_7_fu_284_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln44_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln44_8_fu_300_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln44_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln44_9_fu_306_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln44_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln44_fu_354_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln44_9_fu_360_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln44_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln44_11_fu_366_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln44_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln44_8_fu_371_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln44_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln44_12_fu_378_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln44_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln44_10_fu_383_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln44_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln44_fu_389_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln44_11_fu_395_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln44_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln44_13_fu_400_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln44_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln44_14_fu_406_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln44_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln44_4_fu_412_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln44_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln44_12_fu_418_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln44_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln44_15_fu_424_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln44_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln44_9_fu_429_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln44_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln44_3_fu_437_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln44_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln44_10_fu_443_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln44_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="select" PRAGMA="" RTLNAME="storemerge_fu_451_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="storemerge" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_19</Name>
            <Loops>
                <VITIS_LOOP_26_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>0.50</ClockUncertainty>
                    <EstimatedClockPeriod>4.414</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2193</Best-caseLatency>
                    <Average-caseLatency>2193</Average-caseLatency>
                    <Worst-caseLatency>2193</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.965 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.965 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.965 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2193</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_26_1>
                        <Name>VITIS_LOOP_26_1</Name>
                        <Slack>4.50</Slack>
                        <TripCount>16</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>2192</Latency>
                        <AbsoluteTimeLatency>10.960 us</AbsoluteTimeLatency>
                        <IterationLatency>137</IterationLatency>
                        <PipelineDepth>137</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList>
                            <Instance>grp_forward_19_Pipeline_VITIS_LOOP_32_2_fu_927</Instance>
                            <Instance>grp_forward_19_Pipeline_VITIS_LOOP_42_3_fu_933</Instance>
                        </InstanceList>
                    </VITIS_LOOP_26_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/RP-FPGA/PVM/layers.h:26</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_26_1>
                            <Name>VITIS_LOOP_26_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:/RP-FPGA/PVM/layers.h:26</SourceLocation>
                        </VITIS_LOOP_26_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>4</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1908</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3428</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="in_vec_U" SOURCE="C:/RP-FPGA/PVM/layers.h:28" STORAGESIZE="18 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="in_vec" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_vec_U" SOURCE="C:/RP-FPGA/PVM/layers.h:29" STORAGESIZE="18 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="out_vec" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln26_fu_961_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:26" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="add" PRAGMA="" RTLNAME="t_15_fu_967_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:26" STORAGESUBTYPE="" URAM="0" VARIABLE="t_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln39_7_fu_1341_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln39_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln39_8_fu_1361_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln39_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln39_6_fu_1385_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln39_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln39_fu_1397_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln39_fu_1411_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln39_fu_1417_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ctlz" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="ctlz" PRAGMA="" RTLNAME="ctlz_30_30_1_1_U347" SOURCE="C:/RP-FPGA/PVM/layers.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_fu_1443_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln39_fu_1453_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln39_8_fu_1481_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln39_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln39_9_fu_1489_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln39_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_3_fu_1499_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="select" PRAGMA="" RTLNAME="temp_sum_fu_1532_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="temp_sum" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="11" LOOP="VITIS_LOOP_26_1" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_12_no_dsp_1_U346" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sqrtfloat.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_341" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="11" LOOP="VITIS_LOOP_26_1" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_12_no_dsp_1_U344" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="div" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fpext" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_26_1" OPTYPE="fpext" PRAGMA="" RTLNAME="fpext_32ns_64_2_no_dsp_1_U345" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="pf" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln40_fu_1583_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln40_fu_1609_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln40_fu_1589_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln40_5_fu_1595_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln40_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln40_37_fu_1614_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln40_37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_1619_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln40_6_fu_1628_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln40_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln40_14_fu_1633_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln40_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln40_38_fu_1641_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln40_38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln40_39_fu_1650_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln40_39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln40_20_fu_1656_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln40_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ashr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="ashr" PRAGMA="" RTLNAME="ashr_ln40_fu_1667_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="ashr_ln40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln40_15_fu_1677_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln40_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln40_40_fu_1685_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln40_40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln40_41_fu_1691_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln40_41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln40_fu_1701_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="select" PRAGMA="" RTLNAME="ref_tmp_i_i_fu_1787_p6" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln40_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="add" PRAGMA="" RTLNAME="tmp_517_fu_1720_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln40_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op bitselect" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="bitselect" PRAGMA="" RTLNAME="bitselect_1ns_54ns_6ns_1_1_1_U348" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_517" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="select" PRAGMA="" RTLNAME="cond64_i_fu_1728_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="cond64_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_13_fu_1747_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln40_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln40_fu_1761_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln40_27_fu_1767_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln40_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln40_31_fu_1773_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln40_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_18_1_1_U349" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="ref_tmp_i_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln40_32_fu_1807_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln40_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="and" PRAGMA="" RTLNAME="carry_1_i_fu_1813_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="carry_1_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_14_fu_1831_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln40_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln40_49_fu_1846_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln40_49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_15_fu_1852_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln40_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_16_fu_1861_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln40_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln40_43_fu_1874_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln40_43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln40_32_fu_1888_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln40_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln40_45_fu_1894_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln40_45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op bitselect" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="bitselect" PRAGMA="" RTLNAME="bitselect_1ns_54ns_6ns_1_1_1_U350" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="tobool134_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="and" PRAGMA="" RTLNAME="lD_0_i_fu_1908_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="lD_0_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln40_46_fu_1914_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln40_46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln40_47_fu_1920_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln40_47" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="and" PRAGMA="" RTLNAME="neg_src_0_i_fu_2145_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln40_fu_1934_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln40_3_fu_1940_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln40_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln40_48_fu_1946_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln40_48" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln40_33_fu_1960_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln40_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="select" PRAGMA="" RTLNAME="Range2_all_ones_1_i_fu_1966_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="Range2_all_ones_1_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln40_23_fu_1974_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln40_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="and" PRAGMA="" RTLNAME="Range1_all_ones_2_i_fu_2048_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln40_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln40_20_fu_1986_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln40_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln40_50_fu_1992_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln40_50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="and" PRAGMA="" RTLNAME="Range1_all_zeros_2_i_fu_2068_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln40_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln40_51_fu_2004_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln40_51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln40_52_fu_2010_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln40_52" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="or" PRAGMA="" RTLNAME="Range1_all_zeros_2_i_fu_2068_p6" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln40_34_fu_2022_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln40_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln40_12_fu_2028_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln40_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln40_33_fu_2034_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln40_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_1_1_1_U351" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="Range1_all_ones_2_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_1_1_1_U352" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="Range1_all_zeros_2_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln40_17_fu_2092_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln40_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln40_8_fu_2097_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln40_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln40_26_fu_2101_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln40_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="select" PRAGMA="" RTLNAME="cond193_i_fu_2106_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="cond193_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln40_27_fu_2112_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln40_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="xor" PRAGMA="" RTLNAME="neg_src_0_i_fu_2145_p4" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln40_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="xor" PRAGMA="" RTLNAME="not_icmp_ln40_4354_fu_2122_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="not_icmp_ln40_4354" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="or" PRAGMA="" RTLNAME="deleted_ones_0_i_fu_2127_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="deleted_ones_0_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln40_34_fu_2133_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln40_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_1_1_1_U353" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="neg_src_0_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln40_29_fu_2165_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln40_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln40_35_fu_2171_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln40_35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln40_9_fu_2176_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln40_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln40_25_fu_2181_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln40_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln40_28_fu_2186_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln40_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln40_29_fu_2192_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln40_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln40_26_fu_2197_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln40_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln40_30_fu_2203_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln40_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln40_10_fu_2209_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln40_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="select" PRAGMA="" RTLNAME="rsqrt_fu_2246_p4" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln40_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln40_30_fu_2223_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln40_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln40_36_fu_2228_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln40_36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln40_37_fu_2234_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln40_37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_18_1_1_U354" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="rsqrt" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_10</Name>
            <Loops>
                <VITIS_LOOP_64_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>0.50</ClockUncertainty>
                    <EstimatedClockPeriod>3.370</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>90.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>90.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>90.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_64_1>
                        <Name>VITIS_LOOP_64_1</Name>
                        <Slack>4.50</Slack>
                        <TripCount>16</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_64_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/RP-FPGA/PVM/layers.h:64</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_64_1>
                            <Name>VITIS_LOOP_64_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:/RP-FPGA/PVM/layers.h:64</SourceLocation>
                        </VITIS_LOOP_64_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>8</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>98</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln64_fu_72_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:64" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="t_17_fu_78_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:64" STORAGESUBTYPE="" URAM="0" VARIABLE="t_17" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_23</Name>
            <Loops>
                <VITIS_LOOP_96_1_VITIS_LOOP_101_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>0.50</ClockUncertainty>
                    <EstimatedClockPeriod>4.025</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>522</Best-caseLatency>
                    <Average-caseLatency>522</Average-caseLatency>
                    <Worst-caseLatency>522</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.610 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.610 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.610 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>514</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=1 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_96_1_VITIS_LOOP_101_2>
                        <Name>VITIS_LOOP_96_1_VITIS_LOOP_101_2</Name>
                        <Slack>4.50</Slack>
                        <TripCount>512</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>520</Latency>
                        <AbsoluteTimeLatency>2.600 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_96_1_VITIS_LOOP_101_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/RP-FPGA/PVM/layers.h:101~C:/RP-FPGA/PVM/vision_mamba.cpp:55</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_96_1_VITIS_LOOP_101_2>
                            <Name>VITIS_LOOP_96_1_VITIS_LOOP_101_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:/RP-FPGA/PVM/layers.h:96~C:/RP-FPGA/PVM/vision_mamba.cpp:55</SourceLocation>
                        </VITIS_LOOP_96_1_VITIS_LOOP_101_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>4</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2550</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1674</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln96_fu_618_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:96" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln96" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_fu_624_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:96" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln96" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln101_fu_633_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:101" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln101" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln96_fu_639_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:96" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln96" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_0_fu_647_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:96" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln103_fu_667_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:103" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln103" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_18_1_1_U360" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_18_1_1_U361" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_313" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_18s_18s_36s_37_4_1_U369" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_18_1_1_U362" SOURCE="C:/RP-FPGA/PVM/layers.h:105" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_314" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_18_1_1_U363" SOURCE="C:/RP-FPGA/PVM/layers.h:105" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_315" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_18s_18s_37s_37_4_1_U370" SOURCE="C:/RP-FPGA/PVM/layers.h:105" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln105" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_18s_18s_36s_37_4_1_U369" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln104_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_18s_18s_37s_37_4_1_U370" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln104_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_18_1_1_U364" SOURCE="C:/RP-FPGA/PVM/layers.h:106" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_316" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_18_1_1_U365" SOURCE="C:/RP-FPGA/PVM/layers.h:106" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_317" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_18s_36_1_1_U366" SOURCE="C:/RP-FPGA/PVM/layers.h:106" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln106" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_18s_18s_36s_37_4_1_U369" SOURCE="C:/RP-FPGA/PVM/layers.h:105" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln105_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_18s_18s_37s_37_4_1_U370" SOURCE="C:/RP-FPGA/PVM/layers.h:105" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln105" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="add" PRAGMA="" RTLNAME="conv_val_7_fu_1264_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_val_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln104_fu_1278_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln104" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln104_fu_1284_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln104" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln104_fu_1306_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln104" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln104_3_fu_1321_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln104_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln104_4_fu_1327_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln104_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln104_fu_1333_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln104" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln104_5_fu_1341_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln104_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln104_6_fu_1347_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln104_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln104_4_fu_1353_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln104_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln104_7_fu_1361_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln104_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln104_6_fu_1367_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln104_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln104_fu_1373_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln104" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln104_7_fu_1379_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln104_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln104_8_fu_1385_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln104_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln104_9_fu_1391_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln104_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln104_3_fu_1397_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln104_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln104_8_fu_1403_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln104_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln104_10_fu_1409_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln104_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln104_5_fu_1415_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln104_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln104_2_fu_1423_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln104_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="select" PRAGMA="" RTLNAME="conv_val_9_fu_1429_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_val_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln49_fu_1485_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:49" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln50_fu_1490_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_fu_1453_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_5_fu_1501_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln51_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln51_fu_1519_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln51_5_fu_1524_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln51_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln51_9_fu_1530_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln51_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln51_10_fu_1535_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln51_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln51_fu_1541_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln51_fu_1547_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="select" PRAGMA="" RTLNAME="sig_fu_1601_p6" SOURCE="C:/RP-FPGA/PVM/activations.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln49_fu_1561_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:49" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln50_fu_1567_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln50_fu_1573_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln50_fu_1579_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln51_5_fu_1585_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln51_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_3_18_1_1_U367" SOURCE="C:/RP-FPGA/PVM/activations.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="sig" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_18s_36_1_1_U368" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_1690_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln53_fu_1703_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln53_fu_1709_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln53_fu_1722_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln53_9_fu_1727_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln53_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln53_10_fu_1732_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln53_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_fu_1737_p3" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln53_17_fu_1745_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln53_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln53_21_fu_1751_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln53_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_13_fu_1757_p3" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln53_22_fu_1765_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln53_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln53_18_fu_1771_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln53_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln53_fu_1777_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln53_19_fu_1783_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln53_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln53_23_fu_1788_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln53_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln53_24_fu_1794_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln53_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln53_7_fu_1800_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln53_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln53_20_fu_1806_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln53_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln53_25_fu_1812_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln53_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_14_fu_1817_p3" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln53_6_fu_1825_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln53_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="select" PRAGMA="" RTLNAME="out_vec_fu_1831_p3" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="out_vec" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_fu_673_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln101_3_fu_679_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:101" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln101_3" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_11</Name>
            <Loops>
                <VITIS_LOOP_11_1_VITIS_LOOP_20_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>0.50</ClockUncertainty>
                    <EstimatedClockPeriod>3.291</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>520</Best-caseLatency>
                    <Average-caseLatency>520</Average-caseLatency>
                    <Worst-caseLatency>520</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.600 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.600 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.600 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>513</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_11_1_VITIS_LOOP_20_2>
                        <Name>VITIS_LOOP_11_1_VITIS_LOOP_20_2</Name>
                        <Slack>4.50</Slack>
                        <TripCount>512</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>518</Latency>
                        <AbsoluteTimeLatency>2.590 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_11_1_VITIS_LOOP_20_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/RP-FPGA/PVM/s6_param_gen.cpp:20</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_11_1_VITIS_LOOP_20_2>
                            <Name>VITIS_LOOP_11_1_VITIS_LOOP_20_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:/RP-FPGA/PVM/s6_param_gen.cpp:11</SourceLocation>
                        </VITIS_LOOP_11_1_VITIS_LOOP_20_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1366</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>861</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln11_fu_806_p2" SOURCE="C:/RP-FPGA/PVM/s6_param_gen.cpp:11" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_fu_812_p2" SOURCE="C:/RP-FPGA/PVM/s6_param_gen.cpp:11" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln20_fu_821_p2" SOURCE="C:/RP-FPGA/PVM/s6_param_gen.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln11_fu_827_p3" SOURCE="C:/RP-FPGA/PVM/s6_param_gen.cpp:11" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_0_fu_835_p2" SOURCE="C:/RP-FPGA/PVM/s6_param_gen.cpp:11" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln23_fu_859_p2" SOURCE="C:/RP-FPGA/PVM/s6_param_gen.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_18_1_1_U398" SOURCE="C:/RP-FPGA/PVM/s6_param_gen.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="params_x_160" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_8ns_26_1_1_U399" SOURCE="C:/RP-FPGA/PVM/s6_param_gen.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="val_7_fu_2116_p2" SOURCE="C:/RP-FPGA/PVM/s6_param_gen.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="val_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln25_fu_2134_p2" SOURCE="C:/RP-FPGA/PVM/s6_param_gen.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln25_3_fu_2139_p2" SOURCE="C:/RP-FPGA/PVM/s6_param_gen.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln25_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln25_5_fu_2145_p2" SOURCE="C:/RP-FPGA/PVM/s6_param_gen.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln25_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln25_6_fu_2150_p2" SOURCE="C:/RP-FPGA/PVM/s6_param_gen.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln25_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln25_fu_2156_p2" SOURCE="C:/RP-FPGA/PVM/s6_param_gen.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln25_fu_2162_p2" SOURCE="C:/RP-FPGA/PVM/s6_param_gen.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="select" PRAGMA="" RTLNAME="val_9_fu_2168_p3" SOURCE="C:/RP-FPGA/PVM/s6_param_gen.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="val_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln38_fu_1531_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:38" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln39_fu_1536_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln41_fu_1541_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:41" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_18s_8ns_18s_19_4_1_U400" SOURCE="C:/RP-FPGA/PVM/activations.h:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_18s_8ns_18s_19_4_1_U400" SOURCE="C:/RP-FPGA/PVM/activations.h:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_3_fu_1566_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln42_fu_2194_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_fu_1587_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_3_fu_1627_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln42_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln42_fu_1645_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln42_8_fu_1651_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln42_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln42_11_fu_1657_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln42_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln42_12_fu_1663_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln42_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln42_fu_1669_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln42_fu_1675_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_18s_10ns_19ns_22_4_1_U401" SOURCE="C:/RP-FPGA/PVM/activations.h:43" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_18s_10ns_19ns_22_4_1_U401" SOURCE="C:/RP-FPGA/PVM/activations.h:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_3_fu_1701_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="select" PRAGMA="" RTLNAME="params_delta_160_fu_1823_p8" SOURCE="C:/RP-FPGA/PVM/activations.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln38_fu_1719_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:38" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln39_fu_1725_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln39_fu_1731_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln39_fu_1737_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="and" PRAGMA="" RTLNAME="sel_tmp7_fu_1743_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:41" STORAGESUBTYPE="" URAM="0" VARIABLE="sel_tmp7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln41_fu_1749_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:41" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln41_fu_1755_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:41" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln42_9_fu_1761_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln42_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln42_10_fu_1766_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln42_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln42_13_fu_1772_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln42_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln42_11_fu_1778_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln42_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln42_9_fu_1784_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln42_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln42_12_fu_1790_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln42_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln42_10_fu_1796_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln42_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln42_14_fu_1801_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln42_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_15_6_18_1_1_U397" SOURCE="C:/RP-FPGA/PVM/s6_param_gen.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="params_delta_160" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_915_p2" SOURCE="C:/RP-FPGA/PVM/s6_param_gen.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln20_3_fu_921_p2" SOURCE="C:/RP-FPGA/PVM/s6_param_gen.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln20_3" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_12</Name>
            <Loops>
                <VITIS_LOOP_21_2_VITIS_LOOP_28_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>0.50</ClockUncertainty>
                    <EstimatedClockPeriod>4.376</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1034</Best-caseLatency>
                    <Average-caseLatency>1034</Average-caseLatency>
                    <Worst-caseLatency>1034</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.170 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.170 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.170 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1031</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=5 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_21_2_VITIS_LOOP_28_3>
                        <Name>VITIS_LOOP_21_2_VITIS_LOOP_28_3</Name>
                        <Slack>4.50</Slack>
                        <TripCount>512</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>1032</Latency>
                        <AbsoluteTimeLatency>5.160 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>11</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_21_2_VITIS_LOOP_28_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/RP-FPGA/PVM/s6_layer.cpp:28</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_21_2_VITIS_LOOP_28_3>
                            <Name>VITIS_LOOP_21_2_VITIS_LOOP_28_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:/RP-FPGA/PVM/s6_layer.cpp:21</SourceLocation>
                        </VITIS_LOOP_21_2_VITIS_LOOP_28_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>6</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1500</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1574</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln21_fu_764_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_770_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln28_fu_779_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln21_fu_785_p3" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_0_fu_793_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln31_fu_817_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_18_1_1_U405" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="dt" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_18_1_1_U406" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="b" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_18_1_1_U408" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="c" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_18_1_1_U409" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="x" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln20_fu_1502_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:20" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="select" PRAGMA="" RTLNAME="scaled_3_fu_1522_p3" SOURCE="C:/RP-FPGA/PVM/activations.h:23" STORAGESUBTYPE="" URAM="0" VARIABLE="scaled_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln28_fu_1590_p3" SOURCE="C:/RP-FPGA/PVM/activations.h:28" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln28_fu_1606_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:28" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln28_fu_1632_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:28" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln28_fu_1638_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:28" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln28_3_fu_1644_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:28" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln28_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln28_5_fu_1650_p3" SOURCE="C:/RP-FPGA/PVM/activations.h:28" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln28_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="select" PRAGMA="" RTLNAME="frac_3_fu_1658_p3" SOURCE="C:/RP-FPGA/PVM/activations.h:28" STORAGESUBTYPE="" URAM="0" VARIABLE="frac_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="select" PRAGMA="" RTLNAME="y0_fu_1843_p3" SOURCE="C:/RP-FPGA/PVM/activations.h:30" STORAGESUBTYPE="" URAM="0" VARIABLE="y0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_1666_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="select" PRAGMA="" RTLNAME="y1_fu_1868_p3" SOURCE="C:/RP-FPGA/PVM/activations.h:31" STORAGESUBTYPE="" URAM="0" VARIABLE="y1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln33_fu_1881_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_12s_30_1_1_U410" SOURCE="C:/RP-FPGA/PVM/activations.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_1915_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="add" PRAGMA="" RTLNAME="decay_fu_1958_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="decay" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln33_fu_1971_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln33_6_fu_1976_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln33_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln33_9_fu_1982_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln33_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln33_10_fu_1987_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln33_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln33_11_fu_1992_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln33_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln33_fu_1998_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln33_fu_2004_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln33_7_fu_2010_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln33_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln33_12_fu_2015_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln33_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln33_5_fu_2021_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln33_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln33_3_fu_2026_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln33_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="select" PRAGMA="" RTLNAME="decay_3_fu_2075_p6" SOURCE="C:/RP-FPGA/PVM/activations.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln19_fu_2040_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:19" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln20_fu_2045_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:20" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln20_fu_2050_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:20" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln20_fu_2054_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:20" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln33_6_fu_2060_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln33_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_3_18_1_1_x_U411" SOURCE="C:/RP-FPGA/PVM/activations.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="decay_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_18_1_1_U412" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="current_state" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_18s_36_1_1_U413" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_18s_36_1_1_U407" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_36s_18s_52_1_1_U404" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_2198_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="add" PRAGMA="" RTLNAME="next_state_5_fu_2242_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="next_state_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln41_fu_2256_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln41_fu_2262_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln41_fu_2286_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln41_5_fu_2302_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln41_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln41_6_fu_2308_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln41_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln41_fu_2314_p3" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln41_9_fu_2322_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln41_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln41_11_fu_2328_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln41_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln41_7_fu_2334_p3" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln41_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln41_12_fu_2342_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln41_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln41_10_fu_2348_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln41_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln41_fu_2354_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln41_11_fu_2360_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln41_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln41_13_fu_2366_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln41_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln41_14_fu_2372_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln41_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln41_5_fu_2378_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln41_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln41_12_fu_2384_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln41_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln41_15_fu_2390_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln41_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln41_8_fu_2396_p3" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln41_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln41_6_fu_2404_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln41_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="select" PRAGMA="" RTLNAME="next_state_6_fu_2410_p3" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="next_state_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_18s_36_1_1_U414" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_fu_2636_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln46_fu_2650_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln46_fu_2656_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln46_fu_2678_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln46_5_fu_2692_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln46_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln46_6_fu_2698_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln46_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln46_fu_2704_p3" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln46_9_fu_2712_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln46_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln46_11_fu_2718_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln46_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln46_7_fu_2724_p3" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln46_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln46_12_fu_2732_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln46_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln46_10_fu_2738_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln46_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln46_fu_2744_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln46_11_fu_2750_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln46_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln46_13_fu_2756_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln46_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln46_14_fu_2762_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln46_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln46_4_fu_2768_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln46_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln46_12_fu_2774_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln46_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln46_15_fu_2780_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln46_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln46_8_fu_2792_p3" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln46_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln46_3_fu_2786_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln46_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="select" PRAGMA="" RTLNAME="out_vec_160_fu_2799_p3" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="out_vec_160" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_fu_1352_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln28_3_fu_1357_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln28_3" VISIBLE="false"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="pragma" RTLNAME="exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values2_U" SOURCE="" STORAGESIZE="11 9 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="pragma" RTLNAME="exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values_3_U" SOURCE="" STORAGESIZE="10 9 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values_3" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_13</Name>
            <Loops>
                <VITIS_LOOP_132_1_VITIS_LOOP_138_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>0.50</ClockUncertainty>
                    <EstimatedClockPeriod>4.260</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>519</Best-caseLatency>
                    <Average-caseLatency>519</Average-caseLatency>
                    <Worst-caseLatency>519</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.595 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.595 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.595 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>513</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_132_1_VITIS_LOOP_138_2>
                        <Name>VITIS_LOOP_132_1_VITIS_LOOP_138_2</Name>
                        <Slack>4.50</Slack>
                        <TripCount>512</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>517</Latency>
                        <AbsoluteTimeLatency>2.585 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>7</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_132_1_VITIS_LOOP_138_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/RP-FPGA/PVM/layers.h:138</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_132_1_VITIS_LOOP_138_2>
                            <Name>VITIS_LOOP_132_1_VITIS_LOOP_138_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:/RP-FPGA/PVM/layers.h:132</SourceLocation>
                        </VITIS_LOOP_132_1_VITIS_LOOP_138_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1000</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1001</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln132_fu_346_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:132" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln132" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_fu_352_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:132" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln132" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln138_fu_361_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:138" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln138" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln132_fu_367_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:132" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln132" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_0_fu_375_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:132" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln140_fu_395_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:140" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln140" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_18_1_1_U425" SOURCE="C:/RP-FPGA/PVM/layers.h:138" STORAGESUBTYPE="" URAM="0" VARIABLE="x" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln49_fu_876_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:49" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln50_fu_882_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_fu_904_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_3_fu_944_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln51_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln51_fu_962_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln51_3_fu_968_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln51_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln51_5_fu_974_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln51_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln51_6_fu_980_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln51_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln51_fu_986_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln51_fu_992_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="select" PRAGMA="" RTLNAME="sig_fu_1046_p6" SOURCE="C:/RP-FPGA/PVM/activations.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln49_fu_1006_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:49" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln50_fu_1012_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln50_fu_1018_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln50_fu_1024_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln51_3_fu_1030_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln51_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_3_18_1_1_U426" SOURCE="C:/RP-FPGA/PVM/activations.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="sig" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_18s_36_1_1_U429" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="add" PRAGMA="" RTLNAME="gate_act_7_fu_1215_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="gate_act_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln53_fu_1229_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln53_fu_1235_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln53_fu_1257_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln53_5_fu_1271_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln53_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln53_6_fu_1277_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln53_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_fu_1283_p3" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln53_9_fu_1291_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln53_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln53_11_fu_1297_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln53_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_7_fu_1303_p3" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln53_12_fu_1311_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln53_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln53_10_fu_1317_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln53_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln53_fu_1323_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln53_11_fu_1329_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln53_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln53_13_fu_1335_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln53_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln53_14_fu_1341_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln53_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln53_4_fu_1347_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln53_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln53_12_fu_1353_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln53_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln53_15_fu_1359_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln53_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_8_fu_1371_p3" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln53_3_fu_1365_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln53_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="select" PRAGMA="" RTLNAME="gate_act_8_fu_1378_p3" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="gate_act_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_18_1_1_U427" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_349" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_18s_36_1_1_U430" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln142" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="add" PRAGMA="" RTLNAME="fused_7_fu_1435_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="fused_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln142_fu_1449_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln142" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln142_fu_1455_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln142" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_fu_1477_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln142" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_5_fu_1491_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln142_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_6_fu_1497_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln142_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln142_fu_1503_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln142" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln142_9_fu_1511_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln142_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln142_11_fu_1517_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln142_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln142_7_fu_1523_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln142_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln142_12_fu_1561_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln142_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln142_10_fu_1531_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln142_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln142_fu_1537_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln142" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln142_11_fu_1543_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln142_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln142_13_fu_1549_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln142_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln142_14_fu_1555_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln142_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln142_4_fu_1565_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln142_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln142_12_fu_1570_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln142_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln142_15_fu_1576_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln142_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln142_8_fu_1581_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln142_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln142_3_fu_1588_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln142_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="select" PRAGMA="" RTLNAME="fused_8_fu_1593_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="fused_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_18_1_1_U428" SOURCE="C:/RP-FPGA/PVM/layers.h:143" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_352" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln143_fu_1607_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:143" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln143" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln143_3_fu_1612_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:143" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln143_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln143_fu_1634_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:143" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln143" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_fu_1640_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:143" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln143" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln143_3_fu_1646_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:143" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln143_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln143_fu_1652_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:143" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln143" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="select" PRAGMA="" RTLNAME="y_fu_1660_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:143" STORAGESUBTYPE="" URAM="0" VARIABLE="y" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln138_fu_401_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:138" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln138" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln138_4_fu_407_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:138" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln138_4" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>run_2</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>0.50</ClockUncertainty>
                    <EstimatedClockPeriod>4.414</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2195</Best-caseLatency>
                    <Average-caseLatency>2195</Average-caseLatency>
                    <Worst-caseLatency>2195</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.975 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.975 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.975 us</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>2194</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>2194</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/RP-FPGA/PVM/layers.h:87~C:/RP-FPGA/PVM/vision_mamba.cpp:45</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>354</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>122</UTIL_BRAM>
                    <DSP>19</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>12068</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>5</UTIL_FF>
                    <LUT>11160</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>9</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa94285_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa94285_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa93283_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa93283_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa92281_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa92281_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa91279_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa91279_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa90277_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa90277_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa89275_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa89275_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa88273_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa88273_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa87271_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa87271_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa62221_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa62221_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa61219_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa61219_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa60217_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa60217_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa59215_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa59215_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa58213_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa58213_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa57211_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa57211_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa56209_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa56209_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa55207_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa55207_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa30157_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa30157_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa29155_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa29155_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa28153_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa28153_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa27151_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa27151_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa26149_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa26149_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa25147_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa25147_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa24145_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa24145_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa23143_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa23143_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="s_res_i_U" SOURCE=":0" STORAGESIZE="576 1024 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="s_res_i" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="s_in_norm_i_U" SOURCE=":0" STORAGESIZE="576 16 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="s_in_norm_i" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="s_norm_out_i_U" SOURCE=":0" STORAGESIZE="576 16 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="s_norm_out_i" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="s_main_i_U" SOURCE=":0" STORAGESIZE="576 16 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="s_main_i" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="s_gate_i_U" SOURCE=":0" STORAGESIZE="576 1024 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="s_gate_i" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="s_conv_out_i_U" SOURCE=":0" STORAGESIZE="576 16 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="s_conv_out_i" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="128" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="s_params_fwd_i_U" SOURCE=":0" STORAGESIZE="2304 16 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="s_params_fwd_i" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="s_ssm_out_i_U" SOURCE=":0" STORAGESIZE="576 16 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="s_ssm_out_i" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>run_Loop_VITIS_LOOP_87_3_proc_9</Name>
            <Loops>
                <VITIS_LOOP_87_3_VITIS_LOOP_88_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>0.50</ClockUncertainty>
                    <EstimatedClockPeriod>2.800</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>98</Best-caseLatency>
                    <Average-caseLatency>98</Average-caseLatency>
                    <Worst-caseLatency>98</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.490 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.490 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.490 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>97</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_87_3_VITIS_LOOP_88_4>
                        <Name>VITIS_LOOP_87_3_VITIS_LOOP_88_4</Name>
                        <Slack>4.50</Slack>
                        <TripCount>96</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>96</Latency>
                        <AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_87_3_VITIS_LOOP_88_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/RP-FPGA/PVM/vision_mamba.cpp:88</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_87_3_VITIS_LOOP_88_4>
                            <Name>VITIS_LOOP_87_3_VITIS_LOOP_88_4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:/RP-FPGA/PVM/vision_mamba.cpp:87</SourceLocation>
                        </VITIS_LOOP_87_3_VITIS_LOOP_88_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>113</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>353</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_87_3_VITIS_LOOP_88_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln87_fu_291_p2" SOURCE="C:/RP-FPGA/PVM/vision_mamba.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln87" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_87_3_VITIS_LOOP_88_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_fu_297_p2" SOURCE="C:/RP-FPGA/PVM/vision_mamba.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_87_3_VITIS_LOOP_88_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln88_fu_309_p2" SOURCE="C:/RP-FPGA/PVM/vision_mamba.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln88" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_87_3_VITIS_LOOP_88_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln87_fu_315_p3" SOURCE="C:/RP-FPGA/PVM/vision_mamba.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln87" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_87_3_VITIS_LOOP_88_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_1_fu_323_p2" SOURCE="C:/RP-FPGA/PVM/vision_mamba.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_87_3_VITIS_LOOP_88_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln87_1_fu_329_p3" SOURCE="C:/RP-FPGA/PVM/vision_mamba.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln87_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_87_3_VITIS_LOOP_88_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_fu_470_p2" SOURCE="C:/RP-FPGA/PVM/vision_mamba.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln88" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>split_input_14</Name>
            <Loops>
                <VITIS_LOOP_8_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>0.50</ClockUncertainty>
                    <EstimatedClockPeriod>3.370</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>90.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>90.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>90.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_8_1>
                        <Name>VITIS_LOOP_8_1</Name>
                        <Slack>4.50</Slack>
                        <TripCount>16</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_8_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/RP-FPGA/PVM/vision_mamba.cpp:8</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_8_1>
                            <Name>VITIS_LOOP_8_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:/RP-FPGA/PVM/vision_mamba.cpp:8</SourceLocation>
                        </VITIS_LOOP_8_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>9</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>107</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_8_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln8_fu_72_p2" SOURCE="C:/RP-FPGA/PVM/vision_mamba.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_8_1" OPTYPE="add" PRAGMA="" RTLNAME="t_6_fu_78_p2" SOURCE="C:/RP-FPGA/PVM/vision_mamba.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="t_6" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_20_Pipeline_VITIS_LOOP_32_2</Name>
            <Loops>
                <VITIS_LOOP_32_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>0.50</ClockUncertainty>
                    <EstimatedClockPeriod>3.686</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>35</Best-caseLatency>
                    <Average-caseLatency>35</Average-caseLatency>
                    <Worst-caseLatency>35</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.175 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.175 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.175 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_32_2>
                        <Name>VITIS_LOOP_32_2</Name>
                        <Slack>4.50</Slack>
                        <TripCount>32</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>33</Latency>
                        <AbsoluteTimeLatency>0.165 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_32_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/RP-FPGA/PVM/layers.h:31</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_32_2>
                            <Name>VITIS_LOOP_32_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:/RP-FPGA/PVM/layers.h:32</SourceLocation>
                        </VITIS_LOOP_32_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>69</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>264</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln32_fu_133_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:32" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_fu_139_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln35_fu_160_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_18s_36_1_1_U484" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_204_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="sum_sq_6_fu_238_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_sq_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln35_fu_252_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln35_fu_258_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln35_4_fu_282_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln35_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln35_5_fu_298_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln35_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln35_6_fu_304_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln35_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln35_fu_310_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln35_6_fu_318_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln35_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln35_7_fu_324_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln35_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln35_3_fu_330_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln35_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln35_8_fu_338_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln35_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln35_7_fu_344_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln35_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln35_fu_350_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln35_8_fu_356_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln35_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln35_9_fu_362_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln35_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln35_10_fu_368_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln35_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln35_3_fu_374_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln35_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln35_9_fu_380_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln35_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln35_11_fu_386_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln35_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln35_2_fu_392_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln35_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="select" PRAGMA="" RTLNAME="sum_sq_4_fu_424_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln35_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln35_12_fu_406_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln35_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln35_10_fu_411_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln35_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_18_1_1_U485" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_sq_4" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_20_Pipeline_VITIS_LOOP_42_3</Name>
            <Loops>
                <VITIS_LOOP_42_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>0.50</ClockUncertainty>
                    <EstimatedClockPeriod>4.176</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>36</Best-caseLatency>
                    <Average-caseLatency>36</Average-caseLatency>
                    <Worst-caseLatency>36</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_42_3>
                        <Name>VITIS_LOOP_42_3</Name>
                        <Slack>4.50</Slack>
                        <TripCount>32</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>34</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_42_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/RP-FPGA/PVM/layers.h:42</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_42_3>
                            <Name>VITIS_LOOP_42_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:/RP-FPGA/PVM/layers.h:42</SourceLocation>
                        </VITIS_LOOP_42_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>304</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>367</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln42_fu_150_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_fu_156_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln44_fu_181_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_18s_36_1_1_U489" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_11_1_1_U490" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="zext_ln44_5_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_36s_11ns_47_1_1_U488" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln44_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_fu_322_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln44_fu_335_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln44_fu_341_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln44_4_fu_284_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln44_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln44_5_fu_300_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln44_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln44_6_fu_306_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln44_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln44_fu_354_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln44_5_fu_360_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln44_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln44_6_fu_366_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln44_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln44_5_fu_371_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln44_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln44_7_fu_378_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln44_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln44_6_fu_383_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln44_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln44_fu_389_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln44_7_fu_395_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln44_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln44_8_fu_400_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln44_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln44_9_fu_406_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln44_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln44_3_fu_412_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln44_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln44_8_fu_418_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln44_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln44_10_fu_424_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln44_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln44_6_fu_429_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln44_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln44_2_fu_437_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln44_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln44_7_fu_443_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln44_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="select" PRAGMA="" RTLNAME="storemerge_fu_451_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="storemerge" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_20</Name>
            <Loops>
                <VITIS_LOOP_26_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>0.50</ClockUncertainty>
                    <EstimatedClockPeriod>4.414</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2193</Best-caseLatency>
                    <Average-caseLatency>2193</Average-caseLatency>
                    <Worst-caseLatency>2193</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.965 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.965 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.965 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2193</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_26_1>
                        <Name>VITIS_LOOP_26_1</Name>
                        <Slack>4.50</Slack>
                        <TripCount>16</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>2192</Latency>
                        <AbsoluteTimeLatency>10.960 us</AbsoluteTimeLatency>
                        <IterationLatency>137</IterationLatency>
                        <PipelineDepth>137</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList>
                            <Instance>grp_forward_20_Pipeline_VITIS_LOOP_32_2_fu_927</Instance>
                            <Instance>grp_forward_20_Pipeline_VITIS_LOOP_42_3_fu_933</Instance>
                        </InstanceList>
                    </VITIS_LOOP_26_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/RP-FPGA/PVM/layers.h:26</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_26_1>
                            <Name>VITIS_LOOP_26_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:/RP-FPGA/PVM/layers.h:26</SourceLocation>
                        </VITIS_LOOP_26_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>4</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1908</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3428</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="in_vec_U" SOURCE="C:/RP-FPGA/PVM/layers.h:28" STORAGESIZE="18 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="in_vec" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_vec_U" SOURCE="C:/RP-FPGA/PVM/layers.h:29" STORAGESIZE="18 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="out_vec" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln26_fu_961_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:26" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="add" PRAGMA="" RTLNAME="t_13_fu_967_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:26" STORAGESUBTYPE="" URAM="0" VARIABLE="t_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln39_4_fu_1341_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln39_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln39_5_fu_1361_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln39_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln39_4_fu_1385_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln39_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln39_fu_1397_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln39_fu_1411_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln39_fu_1417_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ctlz" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="ctlz" PRAGMA="" RTLNAME="ctlz_30_30_1_1_U497" SOURCE="C:/RP-FPGA/PVM/layers.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_fu_1443_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln39_fu_1453_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln39_5_fu_1481_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln39_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln39_6_fu_1489_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln39_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_2_fu_1499_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="select" PRAGMA="" RTLNAME="temp_sum_fu_1532_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="temp_sum" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="11" LOOP="VITIS_LOOP_26_1" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_12_no_dsp_1_U496" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sqrtfloat.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_335" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="11" LOOP="VITIS_LOOP_26_1" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_12_no_dsp_1_U494" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="div" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fpext" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_26_1" OPTYPE="fpext" PRAGMA="" RTLNAME="fpext_32ns_64_2_no_dsp_1_U495" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="pf" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln40_fu_1583_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln40_fu_1609_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln40_fu_1589_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln40_3_fu_1595_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln40_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln40_17_fu_1614_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln40_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_1619_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln40_4_fu_1628_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln40_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln40_9_fu_1633_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln40_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln40_18_fu_1641_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln40_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln40_19_fu_1650_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln40_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln40_14_fu_1656_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln40_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ashr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="ashr" PRAGMA="" RTLNAME="ashr_ln40_fu_1667_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="ashr_ln40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln40_10_fu_1677_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln40_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln40_20_fu_1685_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln40_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln40_21_fu_1691_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln40_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln40_fu_1701_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="select" PRAGMA="" RTLNAME="ref_tmp_i_i_fu_1787_p6" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln40_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="add" PRAGMA="" RTLNAME="tmp_485_fu_1720_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln40_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op bitselect" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="bitselect" PRAGMA="" RTLNAME="bitselect_1ns_54ns_6ns_1_1_1_U498" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_485" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="select" PRAGMA="" RTLNAME="cond64_i_fu_1728_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="cond64_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_8_fu_1747_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln40_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln40_fu_1761_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln40_14_fu_1767_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln40_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln40_23_fu_1773_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln40_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_18_1_1_U499" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="ref_tmp_i_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln40_24_fu_1807_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln40_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="and" PRAGMA="" RTLNAME="carry_1_i_fu_1813_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="carry_1_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_9_fu_1831_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln40_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln40_22_fu_1846_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln40_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_10_fu_1852_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln40_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_11_fu_1861_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln40_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln40_23_fu_1874_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln40_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln40_21_fu_1888_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln40_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln40_24_fu_1894_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln40_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op bitselect" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="bitselect" PRAGMA="" RTLNAME="bitselect_1ns_54ns_6ns_1_1_1_U500" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="tobool134_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="and" PRAGMA="" RTLNAME="lD_0_i_fu_1908_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="lD_0_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln40_25_fu_1914_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln40_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln40_26_fu_1920_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln40_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="and" PRAGMA="" RTLNAME="neg_src_0_i_fu_2145_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln40_fu_1934_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln40_2_fu_1940_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln40_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln40_27_fu_1946_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln40_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln40_22_fu_1960_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln40_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="select" PRAGMA="" RTLNAME="Range2_all_ones_1_i_fu_1966_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="Range2_all_ones_1_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln40_15_fu_1974_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln40_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="and" PRAGMA="" RTLNAME="Range1_all_ones_2_i_fu_2048_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln40_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln40_13_fu_1986_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln40_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln40_28_fu_1992_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln40_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="and" PRAGMA="" RTLNAME="Range1_all_zeros_2_i_fu_2068_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln40_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln40_29_fu_2004_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln40_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln40_30_fu_2010_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln40_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="or" PRAGMA="" RTLNAME="Range1_all_zeros_2_i_fu_2068_p6" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln40_23_fu_2022_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln40_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln40_9_fu_2028_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln40_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln40_25_fu_2034_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln40_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_1_1_1_U501" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="Range1_all_ones_2_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_1_1_1_U502" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="Range1_all_zeros_2_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln40_12_fu_2092_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln40_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln40_5_fu_2097_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln40_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln40_18_fu_2101_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln40_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="select" PRAGMA="" RTLNAME="cond193_i_fu_2106_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="cond193_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln40_19_fu_2112_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln40_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="xor" PRAGMA="" RTLNAME="neg_src_0_i_fu_2145_p4" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln40_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="xor" PRAGMA="" RTLNAME="not_icmp_ln40_2654_fu_2122_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="not_icmp_ln40_2654" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="or" PRAGMA="" RTLNAME="deleted_ones_0_i_fu_2127_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="deleted_ones_0_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln40_26_fu_2133_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln40_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_1_1_1_U503" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="neg_src_0_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln40_17_fu_2165_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln40_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln40_27_fu_2171_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln40_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln40_6_fu_2176_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln40_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln40_18_fu_2181_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln40_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln40_20_fu_2186_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln40_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln40_21_fu_2192_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln40_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln40_19_fu_2197_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln40_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln40_22_fu_2203_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln40_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln40_7_fu_2209_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln40_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="select" PRAGMA="" RTLNAME="rsqrt_fu_2246_p4" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln40_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln40_20_fu_2223_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln40_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln40_28_fu_2228_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln40_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln40_29_fu_2234_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln40_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_18_1_1_U504" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="rsqrt" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_15</Name>
            <Loops>
                <VITIS_LOOP_64_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>0.50</ClockUncertainty>
                    <EstimatedClockPeriod>3.370</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>90.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>90.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>90.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_64_1>
                        <Name>VITIS_LOOP_64_1</Name>
                        <Slack>4.50</Slack>
                        <TripCount>16</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_64_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/RP-FPGA/PVM/layers.h:64</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_64_1>
                            <Name>VITIS_LOOP_64_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:/RP-FPGA/PVM/layers.h:64</SourceLocation>
                        </VITIS_LOOP_64_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>8</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>98</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln64_fu_72_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:64" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="t_16_fu_78_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:64" STORAGESUBTYPE="" URAM="0" VARIABLE="t_16" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_22</Name>
            <Loops>
                <VITIS_LOOP_96_1_VITIS_LOOP_101_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>0.50</ClockUncertainty>
                    <EstimatedClockPeriod>4.025</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>522</Best-caseLatency>
                    <Average-caseLatency>522</Average-caseLatency>
                    <Worst-caseLatency>522</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.610 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.610 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.610 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>514</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=1 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_96_1_VITIS_LOOP_101_2>
                        <Name>VITIS_LOOP_96_1_VITIS_LOOP_101_2</Name>
                        <Slack>4.50</Slack>
                        <TripCount>512</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>520</Latency>
                        <AbsoluteTimeLatency>2.600 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_96_1_VITIS_LOOP_101_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/RP-FPGA/PVM/layers.h:101~C:/RP-FPGA/PVM/vision_mamba.cpp:55</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_96_1_VITIS_LOOP_101_2>
                            <Name>VITIS_LOOP_96_1_VITIS_LOOP_101_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:/RP-FPGA/PVM/layers.h:96~C:/RP-FPGA/PVM/vision_mamba.cpp:55</SourceLocation>
                        </VITIS_LOOP_96_1_VITIS_LOOP_101_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>4</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2550</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1674</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln96_fu_618_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:96" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln96" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_fu_624_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:96" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln96" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln101_fu_633_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:101" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln101" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln96_fu_639_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:96" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln96" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_0_fu_647_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:96" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln103_fu_667_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:103" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln103" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_18_1_1_U510" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_18_1_1_U511" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_321" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_18s_18s_36s_37_4_1_U519" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_18_1_1_U512" SOURCE="C:/RP-FPGA/PVM/layers.h:105" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_322" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_18_1_1_U513" SOURCE="C:/RP-FPGA/PVM/layers.h:105" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_323" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_18s_18s_37s_37_4_1_U520" SOURCE="C:/RP-FPGA/PVM/layers.h:105" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln105" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_18s_18s_36s_37_4_1_U519" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln104_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_18s_18s_37s_37_4_1_U520" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln104_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_18_1_1_U514" SOURCE="C:/RP-FPGA/PVM/layers.h:106" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_324" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_18_1_1_U515" SOURCE="C:/RP-FPGA/PVM/layers.h:106" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_325" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_18s_36_1_1_U516" SOURCE="C:/RP-FPGA/PVM/layers.h:106" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln106" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_18s_18s_36s_37_4_1_U519" SOURCE="C:/RP-FPGA/PVM/layers.h:105" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln105_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_18s_18s_37s_37_4_1_U520" SOURCE="C:/RP-FPGA/PVM/layers.h:105" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln105" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="add" PRAGMA="" RTLNAME="conv_val_10_fu_1264_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_val_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln104_fu_1278_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln104" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln104_fu_1284_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln104" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln104_fu_1306_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln104" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln104_5_fu_1321_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln104_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln104_6_fu_1327_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln104_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln104_fu_1333_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln104" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln104_9_fu_1341_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln104_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln104_11_fu_1347_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln104_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln104_7_fu_1353_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln104_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln104_12_fu_1361_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln104_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln104_10_fu_1367_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln104_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln104_fu_1373_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln104" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln104_11_fu_1379_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln104_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln104_13_fu_1385_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln104_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln104_14_fu_1391_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln104_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln104_4_fu_1397_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln104_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln104_12_fu_1403_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln104_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln104_15_fu_1409_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln104_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln104_8_fu_1415_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln104_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln104_3_fu_1423_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln104_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="select" PRAGMA="" RTLNAME="conv_val_12_fu_1429_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_val_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln49_fu_1485_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:49" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln50_fu_1490_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_fu_1453_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_6_fu_1501_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln51_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln51_fu_1519_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln51_6_fu_1524_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln51_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln51_11_fu_1530_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln51_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln51_12_fu_1535_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln51_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln51_fu_1541_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln51_fu_1547_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="select" PRAGMA="" RTLNAME="sig_fu_1601_p6" SOURCE="C:/RP-FPGA/PVM/activations.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln49_fu_1561_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:49" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln50_fu_1567_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln50_fu_1573_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln50_fu_1579_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln51_6_fu_1585_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln51_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_3_18_1_1_U517" SOURCE="C:/RP-FPGA/PVM/activations.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="sig" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_18s_36_1_1_U518" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_1690_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln53_fu_1703_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln53_fu_1709_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln53_fu_1722_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln53_11_fu_1727_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln53_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln53_12_fu_1732_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln53_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_fu_1737_p3" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln53_21_fu_1745_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln53_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln53_26_fu_1751_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln53_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_16_fu_1757_p3" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln53_27_fu_1765_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln53_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln53_22_fu_1771_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln53_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln53_fu_1777_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln53_23_fu_1783_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln53_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln53_28_fu_1788_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln53_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln53_29_fu_1794_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln53_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln53_8_fu_1800_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln53_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln53_24_fu_1806_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln53_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln53_30_fu_1812_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln53_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_17_fu_1817_p3" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln53_7_fu_1825_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln53_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="select" PRAGMA="" RTLNAME="out_vec_fu_1831_p3" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="out_vec" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_fu_673_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln101_4_fu_679_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:101" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln101_4" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_16</Name>
            <Loops>
                <VITIS_LOOP_11_1_VITIS_LOOP_20_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>0.50</ClockUncertainty>
                    <EstimatedClockPeriod>3.291</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>520</Best-caseLatency>
                    <Average-caseLatency>520</Average-caseLatency>
                    <Worst-caseLatency>520</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.600 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.600 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.600 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>513</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_11_1_VITIS_LOOP_20_2>
                        <Name>VITIS_LOOP_11_1_VITIS_LOOP_20_2</Name>
                        <Slack>4.50</Slack>
                        <TripCount>512</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>518</Latency>
                        <AbsoluteTimeLatency>2.590 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_11_1_VITIS_LOOP_20_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/RP-FPGA/PVM/s6_param_gen.cpp:20</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_11_1_VITIS_LOOP_20_2>
                            <Name>VITIS_LOOP_11_1_VITIS_LOOP_20_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:/RP-FPGA/PVM/s6_param_gen.cpp:11</SourceLocation>
                        </VITIS_LOOP_11_1_VITIS_LOOP_20_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1366</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>861</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln11_fu_806_p2" SOURCE="C:/RP-FPGA/PVM/s6_param_gen.cpp:11" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_fu_812_p2" SOURCE="C:/RP-FPGA/PVM/s6_param_gen.cpp:11" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln20_fu_821_p2" SOURCE="C:/RP-FPGA/PVM/s6_param_gen.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln11_fu_827_p3" SOURCE="C:/RP-FPGA/PVM/s6_param_gen.cpp:11" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_0_fu_835_p2" SOURCE="C:/RP-FPGA/PVM/s6_param_gen.cpp:11" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln23_fu_859_p2" SOURCE="C:/RP-FPGA/PVM/s6_param_gen.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_18_1_1_U548" SOURCE="C:/RP-FPGA/PVM/s6_param_gen.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="params_x_96" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_8ns_26_1_1_U549" SOURCE="C:/RP-FPGA/PVM/s6_param_gen.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="val_4_fu_2116_p2" SOURCE="C:/RP-FPGA/PVM/s6_param_gen.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="val_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln25_fu_2134_p2" SOURCE="C:/RP-FPGA/PVM/s6_param_gen.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln25_2_fu_2139_p2" SOURCE="C:/RP-FPGA/PVM/s6_param_gen.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln25_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln25_3_fu_2145_p2" SOURCE="C:/RP-FPGA/PVM/s6_param_gen.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln25_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln25_4_fu_2150_p2" SOURCE="C:/RP-FPGA/PVM/s6_param_gen.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln25_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln25_fu_2156_p2" SOURCE="C:/RP-FPGA/PVM/s6_param_gen.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln25_fu_2162_p2" SOURCE="C:/RP-FPGA/PVM/s6_param_gen.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="select" PRAGMA="" RTLNAME="val_6_fu_2168_p3" SOURCE="C:/RP-FPGA/PVM/s6_param_gen.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="val_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln38_fu_1531_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:38" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln39_fu_1536_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln41_fu_1541_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:41" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_18s_8ns_18s_19_4_1_U550" SOURCE="C:/RP-FPGA/PVM/activations.h:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_18s_8ns_18s_19_4_1_U550" SOURCE="C:/RP-FPGA/PVM/activations.h:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_2_fu_1566_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln42_fu_2194_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_fu_1587_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_2_fu_1627_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln42_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln42_fu_1645_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln42_5_fu_1651_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln42_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln42_7_fu_1657_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln42_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln42_8_fu_1663_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln42_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln42_fu_1669_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln42_fu_1675_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_18s_10ns_19ns_22_4_1_U551" SOURCE="C:/RP-FPGA/PVM/activations.h:43" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_18s_10ns_19ns_22_4_1_U551" SOURCE="C:/RP-FPGA/PVM/activations.h:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_2_fu_1701_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="select" PRAGMA="" RTLNAME="params_delta_96_fu_1823_p8" SOURCE="C:/RP-FPGA/PVM/activations.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln38_fu_1719_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:38" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln39_fu_1725_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln39_fu_1731_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln39_fu_1737_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="and" PRAGMA="" RTLNAME="sel_tmp7_fu_1743_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:41" STORAGESUBTYPE="" URAM="0" VARIABLE="sel_tmp7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln41_fu_1749_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:41" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln41_fu_1755_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:41" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln42_5_fu_1761_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln42_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln42_6_fu_1766_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln42_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln42_9_fu_1772_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln42_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln42_7_fu_1778_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln42_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln42_6_fu_1784_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln42_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln42_8_fu_1790_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln42_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln42_7_fu_1796_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln42_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln42_10_fu_1801_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln42_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_15_6_18_1_1_U547" SOURCE="C:/RP-FPGA/PVM/s6_param_gen.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="params_delta_96" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_915_p2" SOURCE="C:/RP-FPGA/PVM/s6_param_gen.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln20_2_fu_921_p2" SOURCE="C:/RP-FPGA/PVM/s6_param_gen.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln20_2" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_17</Name>
            <Loops>
                <VITIS_LOOP_21_2_VITIS_LOOP_28_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>0.50</ClockUncertainty>
                    <EstimatedClockPeriod>4.376</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1034</Best-caseLatency>
                    <Average-caseLatency>1034</Average-caseLatency>
                    <Worst-caseLatency>1034</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.170 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.170 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.170 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1031</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=5 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_21_2_VITIS_LOOP_28_3>
                        <Name>VITIS_LOOP_21_2_VITIS_LOOP_28_3</Name>
                        <Slack>4.50</Slack>
                        <TripCount>512</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>1032</Latency>
                        <AbsoluteTimeLatency>5.160 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>11</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_21_2_VITIS_LOOP_28_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/RP-FPGA/PVM/s6_layer.cpp:28</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_21_2_VITIS_LOOP_28_3>
                            <Name>VITIS_LOOP_21_2_VITIS_LOOP_28_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:/RP-FPGA/PVM/s6_layer.cpp:21</SourceLocation>
                        </VITIS_LOOP_21_2_VITIS_LOOP_28_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>6</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1500</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1574</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln21_fu_764_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_770_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln28_fu_779_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln21_fu_785_p3" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_0_fu_793_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln31_fu_817_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_18_1_1_U555" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="dt" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_18_1_1_U556" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="b" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_18_1_1_U558" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="c" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_18_1_1_U559" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="x" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln20_fu_1502_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:20" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="select" PRAGMA="" RTLNAME="scaled_2_fu_1522_p3" SOURCE="C:/RP-FPGA/PVM/activations.h:23" STORAGESUBTYPE="" URAM="0" VARIABLE="scaled_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln28_fu_1590_p3" SOURCE="C:/RP-FPGA/PVM/activations.h:28" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln28_fu_1606_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:28" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln28_fu_1632_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:28" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln28_fu_1638_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:28" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln28_2_fu_1644_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:28" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln28_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln28_3_fu_1650_p3" SOURCE="C:/RP-FPGA/PVM/activations.h:28" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln28_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="select" PRAGMA="" RTLNAME="frac_2_fu_1658_p3" SOURCE="C:/RP-FPGA/PVM/activations.h:28" STORAGESUBTYPE="" URAM="0" VARIABLE="frac_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="select" PRAGMA="" RTLNAME="y0_fu_1843_p3" SOURCE="C:/RP-FPGA/PVM/activations.h:30" STORAGESUBTYPE="" URAM="0" VARIABLE="y0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_1666_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="select" PRAGMA="" RTLNAME="y1_fu_1868_p3" SOURCE="C:/RP-FPGA/PVM/activations.h:31" STORAGESUBTYPE="" URAM="0" VARIABLE="y1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln33_fu_1881_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_12s_30_1_1_U560" SOURCE="C:/RP-FPGA/PVM/activations.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_1915_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="add" PRAGMA="" RTLNAME="decay_fu_1958_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="decay" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln33_fu_1971_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln33_4_fu_1976_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln33_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln33_5_fu_1982_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln33_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln33_6_fu_1987_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln33_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln33_7_fu_1992_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln33_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln33_fu_1998_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln33_fu_2004_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln33_5_fu_2010_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln33_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln33_8_fu_2015_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln33_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln33_3_fu_2021_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln33_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln33_2_fu_2026_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln33_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="select" PRAGMA="" RTLNAME="decay_2_fu_2075_p6" SOURCE="C:/RP-FPGA/PVM/activations.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln19_fu_2040_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:19" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln20_fu_2045_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:20" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln20_fu_2050_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:20" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln20_fu_2054_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:20" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln33_4_fu_2060_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln33_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_3_18_1_1_x_U561" SOURCE="C:/RP-FPGA/PVM/activations.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="decay_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_18_1_1_U562" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="current_state" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_18s_36_1_1_U563" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_18s_36_1_1_U557" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_36s_18s_52_1_1_U554" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_2198_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="add" PRAGMA="" RTLNAME="next_state_3_fu_2242_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="next_state_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln41_fu_2256_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln41_fu_2262_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln41_fu_2286_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln41_3_fu_2302_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln41_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln41_4_fu_2308_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln41_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln41_fu_2314_p3" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln41_5_fu_2322_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln41_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln41_6_fu_2328_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln41_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln41_4_fu_2334_p3" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln41_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln41_7_fu_2342_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln41_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln41_6_fu_2348_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln41_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln41_fu_2354_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln41_7_fu_2360_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln41_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln41_8_fu_2366_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln41_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln41_9_fu_2372_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln41_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln41_3_fu_2378_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln41_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln41_8_fu_2384_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln41_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln41_10_fu_2390_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln41_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln41_5_fu_2396_p3" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln41_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln41_4_fu_2404_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln41_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="select" PRAGMA="" RTLNAME="next_state_4_fu_2410_p3" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="next_state_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_18s_36_1_1_U564" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_fu_2636_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln46_fu_2650_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln46_fu_2656_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln46_fu_2678_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln46_3_fu_2692_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln46_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln46_4_fu_2698_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln46_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln46_fu_2704_p3" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln46_5_fu_2712_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln46_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln46_6_fu_2718_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln46_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln46_4_fu_2724_p3" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln46_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln46_7_fu_2732_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln46_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln46_6_fu_2738_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln46_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln46_fu_2744_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln46_7_fu_2750_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln46_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln46_8_fu_2756_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln46_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln46_9_fu_2762_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln46_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln46_3_fu_2768_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln46_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln46_8_fu_2774_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln46_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln46_10_fu_2780_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln46_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln46_5_fu_2792_p3" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln46_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln46_2_fu_2786_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln46_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="select" PRAGMA="" RTLNAME="out_vec_96_fu_2799_p3" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="out_vec_96" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_fu_1352_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln28_2_fu_1357_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln28_2" VISIBLE="false"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="pragma" RTLNAME="exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values3_U" SOURCE="" STORAGESIZE="11 9 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="pragma" RTLNAME="exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values_2_U" SOURCE="" STORAGESIZE="10 9 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values_2" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_18</Name>
            <Loops>
                <VITIS_LOOP_132_1_VITIS_LOOP_138_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>0.50</ClockUncertainty>
                    <EstimatedClockPeriod>4.260</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>519</Best-caseLatency>
                    <Average-caseLatency>519</Average-caseLatency>
                    <Worst-caseLatency>519</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.595 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.595 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.595 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>513</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_132_1_VITIS_LOOP_138_2>
                        <Name>VITIS_LOOP_132_1_VITIS_LOOP_138_2</Name>
                        <Slack>4.50</Slack>
                        <TripCount>512</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>517</Latency>
                        <AbsoluteTimeLatency>2.585 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>7</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_132_1_VITIS_LOOP_138_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/RP-FPGA/PVM/layers.h:138</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_132_1_VITIS_LOOP_138_2>
                            <Name>VITIS_LOOP_132_1_VITIS_LOOP_138_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:/RP-FPGA/PVM/layers.h:132</SourceLocation>
                        </VITIS_LOOP_132_1_VITIS_LOOP_138_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1000</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1001</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln132_fu_346_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:132" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln132" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_fu_352_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:132" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln132" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln138_fu_361_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:138" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln138" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln132_fu_367_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:132" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln132" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_0_fu_375_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:132" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln140_fu_395_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:140" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln140" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_18_1_1_U575" SOURCE="C:/RP-FPGA/PVM/layers.h:138" STORAGESUBTYPE="" URAM="0" VARIABLE="x" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln49_fu_876_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:49" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln50_fu_882_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_fu_904_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_2_fu_944_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln51_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln51_fu_962_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln51_2_fu_968_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln51_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln51_3_fu_974_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln51_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln51_4_fu_980_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln51_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln51_fu_986_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln51_fu_992_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="select" PRAGMA="" RTLNAME="sig_fu_1046_p6" SOURCE="C:/RP-FPGA/PVM/activations.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln49_fu_1006_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:49" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln50_fu_1012_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln50_fu_1018_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln50_fu_1024_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln51_2_fu_1030_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln51_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_3_18_1_1_U576" SOURCE="C:/RP-FPGA/PVM/activations.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="sig" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_18s_36_1_1_U579" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="add" PRAGMA="" RTLNAME="gate_act_5_fu_1215_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="gate_act_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln53_fu_1229_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln53_fu_1235_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln53_fu_1257_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln53_3_fu_1271_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln53_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln53_4_fu_1277_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln53_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_fu_1283_p3" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln53_5_fu_1291_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln53_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln53_6_fu_1297_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln53_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_4_fu_1303_p3" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln53_7_fu_1311_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln53_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln53_6_fu_1317_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln53_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln53_fu_1323_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln53_7_fu_1329_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln53_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln53_8_fu_1335_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln53_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln53_9_fu_1341_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln53_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln53_3_fu_1347_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln53_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln53_8_fu_1353_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln53_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln53_10_fu_1359_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln53_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_5_fu_1371_p3" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln53_2_fu_1365_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln53_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="select" PRAGMA="" RTLNAME="gate_act_6_fu_1378_p3" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="gate_act_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_18_1_1_U577" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_344" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_18s_36_1_1_U580" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln142" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="add" PRAGMA="" RTLNAME="fused_5_fu_1435_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="fused_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln142_fu_1449_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln142" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln142_fu_1455_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln142" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_fu_1477_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln142" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_3_fu_1491_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln142_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_4_fu_1497_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln142_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln142_fu_1503_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln142" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln142_5_fu_1511_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln142_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln142_6_fu_1517_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln142_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln142_4_fu_1523_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln142_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln142_7_fu_1561_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln142_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln142_6_fu_1531_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln142_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln142_fu_1537_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln142" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln142_7_fu_1543_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln142_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln142_8_fu_1549_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln142_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln142_9_fu_1555_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln142_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln142_3_fu_1565_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln142_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln142_8_fu_1570_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln142_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln142_10_fu_1576_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln142_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln142_5_fu_1581_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln142_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln142_2_fu_1588_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln142_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="select" PRAGMA="" RTLNAME="fused_6_fu_1593_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="fused_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_18_1_1_U578" SOURCE="C:/RP-FPGA/PVM/layers.h:143" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_347" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln143_fu_1607_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:143" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln143" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln143_2_fu_1612_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:143" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln143_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln143_fu_1634_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:143" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln143" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_fu_1640_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:143" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln143" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln143_2_fu_1646_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:143" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln143_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln143_fu_1652_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:143" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln143" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="select" PRAGMA="" RTLNAME="y_fu_1660_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:143" STORAGESUBTYPE="" URAM="0" VARIABLE="y" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln138_fu_401_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:138" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln138" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln138_3_fu_407_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:138" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln138_3" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>run_3</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>0.50</ClockUncertainty>
                    <EstimatedClockPeriod>4.414</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2195</Best-caseLatency>
                    <Average-caseLatency>2195</Average-caseLatency>
                    <Worst-caseLatency>2195</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.975 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.975 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.975 us</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>2194</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>2194</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/RP-FPGA/PVM/layers.h:87~C:/RP-FPGA/PVM/vision_mamba.cpp:45</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>354</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>122</UTIL_BRAM>
                    <DSP>19</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>12068</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>5</UTIL_FF>
                    <LUT>11160</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>9</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa94285_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa94285_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa93283_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa93283_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa92281_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa92281_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa91279_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa91279_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa90277_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa90277_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa89275_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa89275_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa88273_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa88273_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa87271_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa87271_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa62221_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa62221_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa61219_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa61219_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa60217_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa60217_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa59215_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa59215_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa58213_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa58213_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa57211_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa57211_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa56209_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa56209_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa55207_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa55207_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa30157_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa30157_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa29155_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa29155_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa28153_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa28153_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa27151_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa27151_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa26149_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa26149_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa25147_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa25147_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa24145_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa24145_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa23143_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa23143_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="s_res_i_U" SOURCE=":0" STORAGESIZE="576 1024 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="s_res_i" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="s_in_norm_i_U" SOURCE=":0" STORAGESIZE="576 16 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="s_in_norm_i" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="s_norm_out_i_U" SOURCE=":0" STORAGESIZE="576 16 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="s_norm_out_i" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="s_main_i_U" SOURCE=":0" STORAGESIZE="576 16 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="s_main_i" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="s_gate_i_U" SOURCE=":0" STORAGESIZE="576 1024 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="s_gate_i" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="s_conv_out_i_U" SOURCE=":0" STORAGESIZE="576 16 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="s_conv_out_i" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="128" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="s_params_fwd_i_U" SOURCE=":0" STORAGESIZE="2304 16 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="s_params_fwd_i" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="s_ssm_out_i_U" SOURCE=":0" STORAGESIZE="576 16 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="s_ssm_out_i" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>run_Loop_VITIS_LOOP_87_3_proc</Name>
            <Loops>
                <VITIS_LOOP_87_3_VITIS_LOOP_88_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>0.50</ClockUncertainty>
                    <EstimatedClockPeriod>2.800</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>98</Best-caseLatency>
                    <Average-caseLatency>98</Average-caseLatency>
                    <Worst-caseLatency>98</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.490 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.490 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.490 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>97</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_87_3_VITIS_LOOP_88_4>
                        <Name>VITIS_LOOP_87_3_VITIS_LOOP_88_4</Name>
                        <Slack>4.50</Slack>
                        <TripCount>96</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>96</Latency>
                        <AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_87_3_VITIS_LOOP_88_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/RP-FPGA/PVM/vision_mamba.cpp:88</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_87_3_VITIS_LOOP_88_4>
                            <Name>VITIS_LOOP_87_3_VITIS_LOOP_88_4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:/RP-FPGA/PVM/vision_mamba.cpp:87</SourceLocation>
                        </VITIS_LOOP_87_3_VITIS_LOOP_88_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>113</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>353</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_87_3_VITIS_LOOP_88_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln87_fu_291_p2" SOURCE="C:/RP-FPGA/PVM/vision_mamba.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln87" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_87_3_VITIS_LOOP_88_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_fu_297_p2" SOURCE="C:/RP-FPGA/PVM/vision_mamba.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_87_3_VITIS_LOOP_88_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln8826_fu_309_p2" SOURCE="C:/RP-FPGA/PVM/vision_mamba.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln8826" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_87_3_VITIS_LOOP_88_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln87_fu_315_p3" SOURCE="C:/RP-FPGA/PVM/vision_mamba.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln87" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_87_3_VITIS_LOOP_88_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_4_fu_323_p2" SOURCE="C:/RP-FPGA/PVM/vision_mamba.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_87_3_VITIS_LOOP_88_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln87_4_fu_329_p3" SOURCE="C:/RP-FPGA/PVM/vision_mamba.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln87_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_87_3_VITIS_LOOP_88_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_fu_470_p2" SOURCE="C:/RP-FPGA/PVM/vision_mamba.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln88" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>split_input</Name>
            <Loops>
                <VITIS_LOOP_8_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>0.50</ClockUncertainty>
                    <EstimatedClockPeriod>3.370</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>90.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>90.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>90.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_8_1>
                        <Name>VITIS_LOOP_8_1</Name>
                        <Slack>4.50</Slack>
                        <TripCount>16</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_8_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/RP-FPGA/PVM/vision_mamba.cpp:8</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_8_1>
                            <Name>VITIS_LOOP_8_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:/RP-FPGA/PVM/vision_mamba.cpp:8</SourceLocation>
                        </VITIS_LOOP_8_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>9</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>107</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_8_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln8_fu_72_p2" SOURCE="C:/RP-FPGA/PVM/vision_mamba.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_8_1" OPTYPE="add" PRAGMA="" RTLNAME="t_7_fu_78_p2" SOURCE="C:/RP-FPGA/PVM/vision_mamba.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="t_7" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_21_Pipeline_VITIS_LOOP_32_2</Name>
            <Loops>
                <VITIS_LOOP_32_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>0.50</ClockUncertainty>
                    <EstimatedClockPeriod>3.686</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>35</Best-caseLatency>
                    <Average-caseLatency>35</Average-caseLatency>
                    <Worst-caseLatency>35</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.175 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.175 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.175 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_32_2>
                        <Name>VITIS_LOOP_32_2</Name>
                        <Slack>4.50</Slack>
                        <TripCount>32</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>33</Latency>
                        <AbsoluteTimeLatency>0.165 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_32_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/RP-FPGA/PVM/layers.h:31</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_32_2>
                            <Name>VITIS_LOOP_32_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:/RP-FPGA/PVM/layers.h:32</SourceLocation>
                        </VITIS_LOOP_32_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>69</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>264</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln32_fu_133_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:32" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_fu_139_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln35_fu_160_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_18s_36_1_1_U634" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_204_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="sum_sq_4_fu_238_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_sq_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln35_fu_252_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln35_fu_258_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln35_1_fu_282_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln35_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln35_2_fu_298_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln35_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln35_3_fu_304_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln35_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln35_fu_310_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln35_1_fu_318_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln35_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln35_1_fu_324_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln35_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln35_1_fu_330_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln35_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln35_2_fu_338_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln35_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln35_2_fu_344_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln35_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln35_fu_350_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln35_3_fu_356_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln35_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln35_3_fu_362_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln35_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln35_4_fu_368_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln35_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln35_2_fu_374_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln35_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln35_4_fu_380_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln35_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln35_5_fu_386_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln35_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln35_1_fu_392_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln35_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="select" PRAGMA="" RTLNAME="sum_sq_3_fu_424_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln35_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln35_6_fu_406_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln35_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln35_5_fu_411_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln35_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_18_1_1_U635" SOURCE="C:/RP-FPGA/PVM/layers.h:35" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_sq_3" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_21_Pipeline_VITIS_LOOP_42_3</Name>
            <Loops>
                <VITIS_LOOP_42_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>0.50</ClockUncertainty>
                    <EstimatedClockPeriod>4.176</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>36</Best-caseLatency>
                    <Average-caseLatency>36</Average-caseLatency>
                    <Worst-caseLatency>36</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_42_3>
                        <Name>VITIS_LOOP_42_3</Name>
                        <Slack>4.50</Slack>
                        <TripCount>32</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>34</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_42_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/RP-FPGA/PVM/layers.h:42</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_42_3>
                            <Name>VITIS_LOOP_42_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:/RP-FPGA/PVM/layers.h:42</SourceLocation>
                        </VITIS_LOOP_42_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>304</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>367</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln42_fu_150_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_fu_156_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln44_fu_181_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_18s_36_1_1_U639" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_11_1_1_U640" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="zext_ln44_4_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_36s_11ns_47_1_1_U638" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln44_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_fu_322_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln44_fu_335_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln44_fu_341_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln44_1_fu_284_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln44_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln44_2_fu_300_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln44_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln44_3_fu_306_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln44_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln44_fu_354_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln44_1_fu_360_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln44_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln44_1_fu_366_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln44_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln44_2_fu_371_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln44_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln44_2_fu_378_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln44_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln44_2_fu_383_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln44_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln44_fu_389_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln44_3_fu_395_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln44_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln44_3_fu_400_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln44_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln44_4_fu_406_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln44_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln44_2_fu_412_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln44_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln44_4_fu_418_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln44_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln44_5_fu_424_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln44_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln44_3_fu_429_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln44_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln44_1_fu_437_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln44_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln44_4_fu_443_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln44_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="select" PRAGMA="" RTLNAME="storemerge_fu_451_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="storemerge" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_21</Name>
            <Loops>
                <VITIS_LOOP_26_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>0.50</ClockUncertainty>
                    <EstimatedClockPeriod>4.414</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2193</Best-caseLatency>
                    <Average-caseLatency>2193</Average-caseLatency>
                    <Worst-caseLatency>2193</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.965 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.965 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.965 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2193</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_26_1>
                        <Name>VITIS_LOOP_26_1</Name>
                        <Slack>4.50</Slack>
                        <TripCount>16</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>2192</Latency>
                        <AbsoluteTimeLatency>10.960 us</AbsoluteTimeLatency>
                        <IterationLatency>137</IterationLatency>
                        <PipelineDepth>137</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList>
                            <Instance>grp_forward_21_Pipeline_VITIS_LOOP_32_2_fu_927</Instance>
                            <Instance>grp_forward_21_Pipeline_VITIS_LOOP_42_3_fu_933</Instance>
                        </InstanceList>
                    </VITIS_LOOP_26_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/RP-FPGA/PVM/layers.h:26</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_26_1>
                            <Name>VITIS_LOOP_26_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:/RP-FPGA/PVM/layers.h:26</SourceLocation>
                        </VITIS_LOOP_26_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>4</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1908</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3428</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="in_vec_U" SOURCE="C:/RP-FPGA/PVM/layers.h:28" STORAGESIZE="18 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="in_vec" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_vec_U" SOURCE="C:/RP-FPGA/PVM/layers.h:29" STORAGESIZE="18 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="out_vec" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln26_fu_961_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:26" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="add" PRAGMA="" RTLNAME="t_12_fu_967_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:26" STORAGESUBTYPE="" URAM="0" VARIABLE="t_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln39_1_fu_1341_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln39_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln39_2_fu_1361_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln39_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln39_2_fu_1385_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln39_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln39_fu_1397_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln39_fu_1411_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln39_fu_1417_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ctlz" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="ctlz" PRAGMA="" RTLNAME="ctlz_30_30_1_1_U647" SOURCE="C:/RP-FPGA/PVM/layers.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_fu_1443_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln39_fu_1453_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln39_3_fu_1481_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln39_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln39_3_fu_1489_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln39_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_1_fu_1499_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="select" PRAGMA="" RTLNAME="temp_sum_fu_1532_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="temp_sum" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="11" LOOP="VITIS_LOOP_26_1" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_12_no_dsp_1_U646" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sqrtfloat.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_331" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="11" LOOP="VITIS_LOOP_26_1" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_12_no_dsp_1_U644" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="div" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fpext" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_26_1" OPTYPE="fpext" PRAGMA="" RTLNAME="fpext_32ns_64_2_no_dsp_1_U645" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="pf" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln40_fu_1583_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln40_fu_1609_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln40_fu_1589_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln40_1_fu_1595_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln40_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln40_3_fu_1614_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln40_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_1619_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln40_2_fu_1628_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln40_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln40_4_fu_1633_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln40_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln40_4_fu_1641_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln40_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln40_5_fu_1650_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln40_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln40_9_fu_1656_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln40_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ashr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="ashr" PRAGMA="" RTLNAME="ashr_ln40_fu_1667_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="ashr_ln40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln40_5_fu_1677_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln40_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln40_6_fu_1685_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln40_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln40_7_fu_1691_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln40_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln40_fu_1701_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="select" PRAGMA="" RTLNAME="ref_tmp_i_i_fu_1787_p6" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln40_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="add" PRAGMA="" RTLNAME="tmp_464_fu_1720_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln40_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op bitselect" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="bitselect" PRAGMA="" RTLNAME="bitselect_1ns_54ns_6ns_1_1_1_U648" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_464" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="select" PRAGMA="" RTLNAME="cond64_i_fu_1728_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="cond64_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_3_fu_1747_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln40_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln40_fu_1761_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln40_5_fu_1767_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln40_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln40_6_fu_1773_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln40_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_18_1_1_U649" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="ref_tmp_i_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln40_15_fu_1807_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln40_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="and" PRAGMA="" RTLNAME="carry_1_i_fu_1813_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="carry_1_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_4_fu_1831_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln40_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln40_8_fu_1846_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln40_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_5_fu_1852_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln40_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_6_fu_1861_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln40_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln40_9_fu_1874_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln40_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln40_13_fu_1888_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln40_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln40_10_fu_1894_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln40_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op bitselect" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="bitselect" PRAGMA="" RTLNAME="bitselect_1ns_54ns_6ns_1_1_1_U650" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="tobool134_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="and" PRAGMA="" RTLNAME="lD_0_i_fu_1908_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="lD_0_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln40_11_fu_1914_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln40_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln40_12_fu_1920_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln40_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="and" PRAGMA="" RTLNAME="neg_src_0_i_fu_2145_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln40_fu_1934_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln40_1_fu_1940_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln40_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln40_13_fu_1946_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln40_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln40_14_fu_1960_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln40_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="select" PRAGMA="" RTLNAME="Range2_all_ones_1_i_fu_1966_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="Range2_all_ones_1_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln40_7_fu_1974_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln40_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="and" PRAGMA="" RTLNAME="Range1_all_ones_2_i_fu_2048_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln40_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln40_6_fu_1986_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln40_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln40_14_fu_1992_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln40_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="and" PRAGMA="" RTLNAME="Range1_all_zeros_2_i_fu_2068_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln40_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln40_15_fu_2004_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln40_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln40_16_fu_2010_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln40_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="or" PRAGMA="" RTLNAME="Range1_all_zeros_2_i_fu_2068_p6" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln40_15_fu_2022_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln40_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln40_6_fu_2028_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln40_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln40_16_fu_2034_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln40_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_1_1_1_U651" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="Range1_all_ones_2_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_1_1_1_U652" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="Range1_all_zeros_2_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln40_7_fu_2092_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln40_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln40_2_fu_2097_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln40_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln40_10_fu_2101_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln40_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="select" PRAGMA="" RTLNAME="cond193_i_fu_2106_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="cond193_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln40_11_fu_2112_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln40_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="xor" PRAGMA="" RTLNAME="neg_src_0_i_fu_2145_p4" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln40_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="xor" PRAGMA="" RTLNAME="not_icmp_ln40_954_fu_2122_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="not_icmp_ln40_954" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="or" PRAGMA="" RTLNAME="deleted_ones_0_i_fu_2127_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="deleted_ones_0_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln40_17_fu_2133_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln40_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_1_1_1_U653" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="neg_src_0_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln40_9_fu_2165_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln40_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln40_18_fu_2171_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln40_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln40_3_fu_2176_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln40_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln40_10_fu_2181_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln40_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln40_12_fu_2186_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln40_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln40_13_fu_2192_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln40_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln40_11_fu_2197_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln40_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln40_14_fu_2203_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln40_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln40_4_fu_2209_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln40_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="select" PRAGMA="" RTLNAME="rsqrt_fu_2246_p4" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln40_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln40_12_fu_2223_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln40_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln40_19_fu_2228_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln40_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln40_20_fu_2234_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln40_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_18_1_1_U654" SOURCE="C:/RP-FPGA/PVM/layers.h:40" STORAGESUBTYPE="" URAM="0" VARIABLE="rsqrt" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_4</Name>
            <Loops>
                <VITIS_LOOP_64_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>0.50</ClockUncertainty>
                    <EstimatedClockPeriod>3.370</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>90.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>90.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>90.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_64_1>
                        <Name>VITIS_LOOP_64_1</Name>
                        <Slack>4.50</Slack>
                        <TripCount>16</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_64_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/RP-FPGA/PVM/layers.h:64</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_64_1>
                            <Name>VITIS_LOOP_64_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:/RP-FPGA/PVM/layers.h:64</SourceLocation>
                        </VITIS_LOOP_64_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>8</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>98</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln64_fu_72_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:64" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="t_11_fu_78_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:64" STORAGESUBTYPE="" URAM="0" VARIABLE="t_11" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_5_1</Name>
            <Loops>
                <VITIS_LOOP_96_1_VITIS_LOOP_101_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>0.50</ClockUncertainty>
                    <EstimatedClockPeriod>4.025</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>522</Best-caseLatency>
                    <Average-caseLatency>522</Average-caseLatency>
                    <Worst-caseLatency>522</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.610 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.610 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.610 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>514</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=1 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_96_1_VITIS_LOOP_101_2>
                        <Name>VITIS_LOOP_96_1_VITIS_LOOP_101_2</Name>
                        <Slack>4.50</Slack>
                        <TripCount>512</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>520</Latency>
                        <AbsoluteTimeLatency>2.600 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_96_1_VITIS_LOOP_101_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/RP-FPGA/PVM/layers.h:101~C:/RP-FPGA/PVM/vision_mamba.cpp:55</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_96_1_VITIS_LOOP_101_2>
                            <Name>VITIS_LOOP_96_1_VITIS_LOOP_101_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:/RP-FPGA/PVM/layers.h:96~C:/RP-FPGA/PVM/vision_mamba.cpp:55</SourceLocation>
                        </VITIS_LOOP_96_1_VITIS_LOOP_101_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>4</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2550</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1674</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln96_fu_618_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:96" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln96" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_fu_624_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:96" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln96" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln101_fu_633_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:101" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln101" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln96_fu_639_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:96" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln96" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_0_fu_647_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:96" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln103_fu_667_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:103" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln103" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_18_1_1_U660" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_18_1_1_U661" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_290" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_18s_18s_36s_37_4_1_U669" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_18_1_1_U662" SOURCE="C:/RP-FPGA/PVM/layers.h:105" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_291" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_18_1_1_U663" SOURCE="C:/RP-FPGA/PVM/layers.h:105" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_292" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_18s_18s_37s_37_4_1_U670" SOURCE="C:/RP-FPGA/PVM/layers.h:105" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln105" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_18s_18s_36s_37_4_1_U669" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln104_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_18s_18s_37s_37_4_1_U670" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln104_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_18_1_1_U664" SOURCE="C:/RP-FPGA/PVM/layers.h:106" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_293" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_18_1_1_U665" SOURCE="C:/RP-FPGA/PVM/layers.h:106" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_294" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_18s_36_1_1_U666" SOURCE="C:/RP-FPGA/PVM/layers.h:106" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln106" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_18s_18s_36s_37_4_1_U669" SOURCE="C:/RP-FPGA/PVM/layers.h:105" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln105_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_18s_18s_37s_37_4_1_U670" SOURCE="C:/RP-FPGA/PVM/layers.h:105" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln105" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="add" PRAGMA="" RTLNAME="conv_val_1_fu_1264_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_val_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln104_fu_1278_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln104" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln104_fu_1284_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln104" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln104_fu_1306_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln104" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln104_1_fu_1321_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln104_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln104_2_fu_1327_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln104_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln104_fu_1333_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln104" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln104_1_fu_1341_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln104_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln104_1_fu_1347_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln104_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln104_1_fu_1353_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln104_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln104_2_fu_1361_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln104_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln104_2_fu_1367_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln104_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln104_fu_1373_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln104" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln104_3_fu_1379_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln104_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln104_3_fu_1385_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln104_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln104_4_fu_1391_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln104_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln104_1_fu_1397_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln104_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln104_4_fu_1403_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln104_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln104_5_fu_1409_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln104_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln104_2_fu_1415_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln104_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln104_2_fu_1423_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln104_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="select" PRAGMA="" RTLNAME="conv_val_3_fu_1429_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_val_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln49_fu_1485_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:49" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln50_fu_1490_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_fu_1453_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_2_fu_1501_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln51_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln51_fu_1519_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln51_2_fu_1524_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln51_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln51_3_fu_1530_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln51_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln51_4_fu_1535_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln51_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln51_fu_1541_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln51_fu_1547_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="select" PRAGMA="" RTLNAME="sig_fu_1601_p6" SOURCE="C:/RP-FPGA/PVM/activations.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln49_fu_1561_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:49" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln50_fu_1567_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln50_fu_1573_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln50_fu_1579_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln51_2_fu_1585_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln51_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_3_18_1_1_U667" SOURCE="C:/RP-FPGA/PVM/activations.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="sig" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_18s_36_1_1_U668" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_1690_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln53_fu_1703_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln53_fu_1709_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln53_fu_1722_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln53_3_fu_1727_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln53_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln53_4_fu_1732_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln53_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_fu_1737_p3" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln53_5_fu_1745_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln53_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln53_6_fu_1751_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln53_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_4_fu_1757_p3" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln53_7_fu_1765_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln53_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln53_6_fu_1771_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln53_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln53_fu_1777_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln53_7_fu_1783_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln53_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln53_8_fu_1788_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln53_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln53_9_fu_1794_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln53_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln53_3_fu_1800_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln53_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln53_8_fu_1806_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln53_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln53_10_fu_1812_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln53_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_5_fu_1817_p3" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln53_4_fu_1825_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln53_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="select" PRAGMA="" RTLNAME="out_vec_fu_1831_p3" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="out_vec" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_fu_673_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_101_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln101_1_fu_679_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:101" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln101_1" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward</Name>
            <Loops>
                <VITIS_LOOP_11_1_VITIS_LOOP_20_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>0.50</ClockUncertainty>
                    <EstimatedClockPeriod>3.291</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>520</Best-caseLatency>
                    <Average-caseLatency>520</Average-caseLatency>
                    <Worst-caseLatency>520</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.600 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.600 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.600 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>513</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_11_1_VITIS_LOOP_20_2>
                        <Name>VITIS_LOOP_11_1_VITIS_LOOP_20_2</Name>
                        <Slack>4.50</Slack>
                        <TripCount>512</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>518</Latency>
                        <AbsoluteTimeLatency>2.590 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_11_1_VITIS_LOOP_20_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/RP-FPGA/PVM/s6_param_gen.cpp:20</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_11_1_VITIS_LOOP_20_2>
                            <Name>VITIS_LOOP_11_1_VITIS_LOOP_20_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:/RP-FPGA/PVM/s6_param_gen.cpp:11</SourceLocation>
                        </VITIS_LOOP_11_1_VITIS_LOOP_20_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1366</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>861</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln11_fu_806_p2" SOURCE="C:/RP-FPGA/PVM/s6_param_gen.cpp:11" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_fu_812_p2" SOURCE="C:/RP-FPGA/PVM/s6_param_gen.cpp:11" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln20_fu_821_p2" SOURCE="C:/RP-FPGA/PVM/s6_param_gen.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln11_fu_827_p3" SOURCE="C:/RP-FPGA/PVM/s6_param_gen.cpp:11" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_0_fu_835_p2" SOURCE="C:/RP-FPGA/PVM/s6_param_gen.cpp:11" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln23_fu_859_p2" SOURCE="C:/RP-FPGA/PVM/s6_param_gen.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_18_1_1_U698" SOURCE="C:/RP-FPGA/PVM/s6_param_gen.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="params_x_224" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_8ns_26_1_1_U699" SOURCE="C:/RP-FPGA/PVM/s6_param_gen.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="val_10_fu_2116_p2" SOURCE="C:/RP-FPGA/PVM/s6_param_gen.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="val_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln25_fu_2134_p2" SOURCE="C:/RP-FPGA/PVM/s6_param_gen.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln25_4_fu_2139_p2" SOURCE="C:/RP-FPGA/PVM/s6_param_gen.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln25_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln25_7_fu_2145_p2" SOURCE="C:/RP-FPGA/PVM/s6_param_gen.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln25_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln25_8_fu_2150_p2" SOURCE="C:/RP-FPGA/PVM/s6_param_gen.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln25_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln25_fu_2156_p2" SOURCE="C:/RP-FPGA/PVM/s6_param_gen.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln25_fu_2162_p2" SOURCE="C:/RP-FPGA/PVM/s6_param_gen.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="select" PRAGMA="" RTLNAME="val_12_fu_2168_p3" SOURCE="C:/RP-FPGA/PVM/s6_param_gen.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="val_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln38_fu_1531_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:38" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln39_fu_1536_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln41_fu_1541_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:41" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_18s_8ns_18s_19_4_1_U700" SOURCE="C:/RP-FPGA/PVM/activations.h:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_18s_8ns_18s_19_4_1_U700" SOURCE="C:/RP-FPGA/PVM/activations.h:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_4_fu_1566_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln42_fu_2194_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_fu_1587_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_4_fu_1627_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln42_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln42_fu_1645_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln42_11_fu_1651_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln42_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln42_15_fu_1657_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln42_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln42_16_fu_1663_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln42_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln42_fu_1669_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln42_fu_1675_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_18s_10ns_19ns_22_4_1_U701" SOURCE="C:/RP-FPGA/PVM/activations.h:43" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_18s_10ns_19ns_22_4_1_U701" SOURCE="C:/RP-FPGA/PVM/activations.h:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_4_fu_1701_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="select" PRAGMA="" RTLNAME="params_delta_224_fu_1823_p8" SOURCE="C:/RP-FPGA/PVM/activations.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln38_fu_1719_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:38" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln39_fu_1725_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln39_fu_1731_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln39_fu_1737_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="and" PRAGMA="" RTLNAME="sel_tmp7_fu_1743_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:41" STORAGESUBTYPE="" URAM="0" VARIABLE="sel_tmp7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln41_fu_1749_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:41" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln41_fu_1755_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:41" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln42_13_fu_1761_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln42_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln42_14_fu_1766_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln42_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln42_17_fu_1772_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln42_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln42_15_fu_1778_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln42_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln42_12_fu_1784_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln42_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln42_16_fu_1790_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln42_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln42_13_fu_1796_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln42_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln42_18_fu_1801_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln42_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_15_6_18_1_1_U697" SOURCE="C:/RP-FPGA/PVM/s6_param_gen.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="params_delta_224" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_915_p2" SOURCE="C:/RP-FPGA/PVM/s6_param_gen.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_20_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln20_4_fu_921_p2" SOURCE="C:/RP-FPGA/PVM/s6_param_gen.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln20_4" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_1</Name>
            <Loops>
                <VITIS_LOOP_21_2_VITIS_LOOP_28_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>0.50</ClockUncertainty>
                    <EstimatedClockPeriod>4.376</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1034</Best-caseLatency>
                    <Average-caseLatency>1034</Average-caseLatency>
                    <Worst-caseLatency>1034</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.170 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.170 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.170 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1031</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=5 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_21_2_VITIS_LOOP_28_3>
                        <Name>VITIS_LOOP_21_2_VITIS_LOOP_28_3</Name>
                        <Slack>4.50</Slack>
                        <TripCount>512</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>1032</Latency>
                        <AbsoluteTimeLatency>5.160 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>11</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_21_2_VITIS_LOOP_28_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/RP-FPGA/PVM/s6_layer.cpp:28</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_21_2_VITIS_LOOP_28_3>
                            <Name>VITIS_LOOP_21_2_VITIS_LOOP_28_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:/RP-FPGA/PVM/s6_layer.cpp:21</SourceLocation>
                        </VITIS_LOOP_21_2_VITIS_LOOP_28_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>6</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1500</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1574</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln21_fu_760_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_766_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln28_fu_775_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln21_fu_781_p3" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_0_fu_789_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln31_fu_813_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_18_1_1_U705" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="dt" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_18_1_1_U706" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="b" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_18_1_1_U708" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="c" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_18_1_1_U709" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="x" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln20_fu_1498_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:20" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="select" PRAGMA="" RTLNAME="scaled_4_fu_1518_p3" SOURCE="C:/RP-FPGA/PVM/activations.h:23" STORAGESUBTYPE="" URAM="0" VARIABLE="scaled_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln28_fu_1586_p3" SOURCE="C:/RP-FPGA/PVM/activations.h:28" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln28_fu_1602_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:28" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln28_fu_1628_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:28" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln28_fu_1634_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:28" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln28_4_fu_1640_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:28" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln28_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln28_7_fu_1646_p3" SOURCE="C:/RP-FPGA/PVM/activations.h:28" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln28_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="select" PRAGMA="" RTLNAME="frac_4_fu_1654_p3" SOURCE="C:/RP-FPGA/PVM/activations.h:28" STORAGESUBTYPE="" URAM="0" VARIABLE="frac_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="select" PRAGMA="" RTLNAME="y0_fu_1839_p3" SOURCE="C:/RP-FPGA/PVM/activations.h:30" STORAGESUBTYPE="" URAM="0" VARIABLE="y0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_1662_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="select" PRAGMA="" RTLNAME="y1_fu_1864_p3" SOURCE="C:/RP-FPGA/PVM/activations.h:31" STORAGESUBTYPE="" URAM="0" VARIABLE="y1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln33_fu_1877_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_12s_30_1_1_U710" SOURCE="C:/RP-FPGA/PVM/activations.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_1911_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="add" PRAGMA="" RTLNAME="decay_fu_1954_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="decay" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln33_fu_1967_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln33_8_fu_1972_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln33_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln33_13_fu_1978_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln33_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln33_14_fu_1983_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln33_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln33_15_fu_1988_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln33_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln33_fu_1994_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln33_fu_2000_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln33_9_fu_2006_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln33_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln33_16_fu_2011_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln33_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln33_7_fu_2017_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln33_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln33_4_fu_2022_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln33_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="select" PRAGMA="" RTLNAME="decay_4_fu_2071_p6" SOURCE="C:/RP-FPGA/PVM/activations.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln19_fu_2036_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:19" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln20_fu_2041_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:20" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln20_fu_2046_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:20" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln20_fu_2050_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:20" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln33_8_fu_2056_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln33_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_3_18_1_1_x_U711" SOURCE="C:/RP-FPGA/PVM/activations.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="decay_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_18_1_1_U712" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="current_state" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_18s_36_1_1_U713" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_18s_36_1_1_U707" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_36s_18s_52_1_1_U704" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_2194_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="add" PRAGMA="" RTLNAME="next_state_7_fu_2238_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="next_state_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln41_fu_2252_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln41_fu_2258_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln41_fu_2282_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln41_7_fu_2298_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln41_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln41_8_fu_2304_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln41_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln41_fu_2310_p3" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln41_13_fu_2318_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln41_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln41_16_fu_2324_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln41_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln41_10_fu_2330_p3" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln41_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln41_17_fu_2338_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln41_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln41_14_fu_2344_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln41_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln41_fu_2350_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln41_15_fu_2356_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln41_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln41_18_fu_2362_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln41_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln41_19_fu_2368_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln41_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln41_7_fu_2374_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln41_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln41_16_fu_2380_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln41_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln41_20_fu_2386_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln41_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln41_11_fu_2392_p3" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln41_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln41_8_fu_2400_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln41_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="select" PRAGMA="" RTLNAME="next_state_8_fu_2406_p3" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="next_state_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_18s_36_1_1_U714" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_fu_2632_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln46_fu_2646_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln46_fu_2652_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln46_fu_2674_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln46_7_fu_2688_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln46_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln46_8_fu_2694_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln46_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln46_fu_2700_p3" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln46_13_fu_2708_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln46_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln46_16_fu_2714_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln46_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln46_10_fu_2720_p3" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln46_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln46_17_fu_2728_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln46_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln46_14_fu_2734_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln46_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln46_fu_2740_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln46_15_fu_2746_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln46_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln46_18_fu_2752_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln46_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln46_19_fu_2758_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln46_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln46_5_fu_2764_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln46_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln46_16_fu_2770_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln46_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln46_20_fu_2776_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln46_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln46_11_fu_2788_p3" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln46_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln46_4_fu_2782_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln46_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="select" PRAGMA="" RTLNAME="out_vec_224_fu_2795_p3" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="out_vec_224" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_fu_1348_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_28_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln28_4_fu_1353_p2" SOURCE="C:/RP-FPGA/PVM/s6_layer.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln28_4" VISIBLE="false"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="pragma" RTLNAME="exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values_U" SOURCE="" STORAGESIZE="11 9 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="pragma" RTLNAME="exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values_34_U" SOURCE="" STORAGESIZE="10 9 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values_34" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_3</Name>
            <Loops>
                <VITIS_LOOP_132_1_VITIS_LOOP_138_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>0.50</ClockUncertainty>
                    <EstimatedClockPeriod>4.260</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>519</Best-caseLatency>
                    <Average-caseLatency>519</Average-caseLatency>
                    <Worst-caseLatency>519</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.595 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.595 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.595 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>513</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_132_1_VITIS_LOOP_138_2>
                        <Name>VITIS_LOOP_132_1_VITIS_LOOP_138_2</Name>
                        <Slack>4.50</Slack>
                        <TripCount>512</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>517</Latency>
                        <AbsoluteTimeLatency>2.585 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>7</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_132_1_VITIS_LOOP_138_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/RP-FPGA/PVM/layers.h:138</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_132_1_VITIS_LOOP_138_2>
                            <Name>VITIS_LOOP_132_1_VITIS_LOOP_138_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:/RP-FPGA/PVM/layers.h:132</SourceLocation>
                        </VITIS_LOOP_132_1_VITIS_LOOP_138_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1000</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1001</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln132_fu_346_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:132" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln132" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_fu_352_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:132" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln132" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln138_fu_361_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:138" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln138" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln132_fu_367_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:132" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln132" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_0_fu_375_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:132" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln140_fu_395_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:140" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln140" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_18_1_1_U725" SOURCE="C:/RP-FPGA/PVM/layers.h:138" STORAGESUBTYPE="" URAM="0" VARIABLE="x" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln49_fu_876_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:49" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln50_fu_882_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_fu_904_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_3_fu_944_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln51_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln51_fu_962_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln51_3_fu_968_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln51_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln51_5_fu_974_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln51_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln51_6_fu_980_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln51_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln51_fu_986_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln51_fu_992_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="select" PRAGMA="" RTLNAME="sig_fu_1046_p6" SOURCE="C:/RP-FPGA/PVM/activations.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln49_fu_1006_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:49" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln50_fu_1012_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln50_fu_1018_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln50_fu_1024_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln51_3_fu_1030_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln51_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_3_18_1_1_U726" SOURCE="C:/RP-FPGA/PVM/activations.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="sig" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_18s_36_1_1_U729" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="add" PRAGMA="" RTLNAME="gate_act_3_fu_1215_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="gate_act_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln53_fu_1229_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln53_fu_1235_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln53_fu_1257_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln53_5_fu_1271_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln53_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln53_6_fu_1277_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln53_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_fu_1283_p3" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln53_9_fu_1291_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln53_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln53_11_fu_1297_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln53_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_7_fu_1303_p3" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln53_12_fu_1311_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln53_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln53_10_fu_1317_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln53_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln53_fu_1323_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln53_11_fu_1329_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln53_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln53_13_fu_1335_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln53_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln53_14_fu_1341_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln53_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln53_5_fu_1347_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln53_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln53_12_fu_1353_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln53_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln53_15_fu_1359_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln53_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_8_fu_1371_p3" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln53_4_fu_1365_p2" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln53_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="select" PRAGMA="" RTLNAME="gate_act_4_fu_1378_p3" SOURCE="C:/RP-FPGA/PVM/activations.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="gate_act_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_18_1_1_U727" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_299" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_18s_36_1_1_U730" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln142" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="add" PRAGMA="" RTLNAME="fused_3_fu_1435_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="fused_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln142_fu_1449_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln142" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln142_fu_1455_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln142" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_fu_1477_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln142" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_3_fu_1491_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln142_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_4_fu_1497_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln142_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln142_fu_1503_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln142" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln142_5_fu_1511_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln142_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln142_6_fu_1517_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln142_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln142_4_fu_1523_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln142_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln142_7_fu_1561_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln142_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln142_6_fu_1531_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln142_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln142_fu_1537_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln142" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln142_7_fu_1543_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln142_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln142_8_fu_1549_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln142_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln142_9_fu_1555_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln142_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln142_3_fu_1565_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln142_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln142_8_fu_1570_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln142_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln142_10_fu_1576_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln142_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln142_5_fu_1581_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln142_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln142_4_fu_1588_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln142_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="select" PRAGMA="" RTLNAME="fused_4_fu_1593_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="fused_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_18_1_1_U728" SOURCE="C:/RP-FPGA/PVM/layers.h:143" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_302" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln143_fu_1607_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:143" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln143" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln143_2_fu_1612_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:143" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln143_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln143_fu_1634_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:143" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln143" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_fu_1640_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:143" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln143" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln143_2_fu_1646_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:143" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln143_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln143_fu_1652_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:143" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln143" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="select" PRAGMA="" RTLNAME="y_fu_1660_p3" SOURCE="C:/RP-FPGA/PVM/layers.h:143" STORAGESUBTYPE="" URAM="0" VARIABLE="y" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln138_fu_401_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:138" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln138" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_1_VITIS_LOOP_138_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln138_2_fu_407_p2" SOURCE="C:/RP-FPGA/PVM/layers.h:138" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln138_2" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>run</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>0.50</ClockUncertainty>
                    <EstimatedClockPeriod>4.414</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2195</Best-caseLatency>
                    <Average-caseLatency>2195</Average-caseLatency>
                    <Worst-caseLatency>2195</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.975 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.975 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.975 us</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>2194</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>2194</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/RP-FPGA/PVM/layers.h:87~C:/RP-FPGA/PVM/vision_mamba.cpp:45</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>354</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>122</UTIL_BRAM>
                    <DSP>19</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>12068</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>5</UTIL_FF>
                    <LUT>11160</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>9</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa94285_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa94285_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa93283_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa93283_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa92281_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa92281_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa91279_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa91279_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa90277_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa90277_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa89275_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa89275_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa88273_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa88273_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa87271_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa87271_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa62221_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa62221_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa61219_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa61219_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa60217_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa60217_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa59215_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa59215_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa58213_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa58213_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa57211_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa57211_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa56209_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa56209_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa55207_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa55207_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa30157_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa30157_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa29155_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa29155_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa28153_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa28153_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa27151_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa27151_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa26149_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa26149_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa25147_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa25147_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa24145_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa24145_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lcssa23143_loc_i_channel_U" SOURCE="C:/RP-FPGA/PVM/layers.h:87" STORAGESIZE="18 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_lcssa23143_loc_i_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="s_res_i_U" SOURCE=":0" STORAGESIZE="576 1024 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="s_res_i" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="s_in_norm_i_U" SOURCE=":0" STORAGESIZE="576 16 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="s_in_norm_i" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="s_norm_out_i_U" SOURCE=":0" STORAGESIZE="576 16 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="s_norm_out_i" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="s_main_i_U" SOURCE=":0" STORAGESIZE="576 16 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="s_main_i" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="s_gate_i_U" SOURCE=":0" STORAGESIZE="576 1024 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="s_gate_i" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="s_conv_out_i_U" SOURCE=":0" STORAGESIZE="576 16 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="s_conv_out_i" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="128" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="s_params_fwd_i_U" SOURCE=":0" STORAGESIZE="2304 16 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="s_params_fwd_i" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="s_ssm_out_i_U" SOURCE=":0" STORAGESIZE="576 16 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="s_ssm_out_i" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>pvm_merge_and_project_config_enc5_Pipeline_VITIS_LOOP_89_2</Name>
            <Loops>
                <VITIS_LOOP_89_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>0.50</ClockUncertainty>
                    <EstimatedClockPeriod>4.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>35</Best-caseLatency>
                    <Average-caseLatency>35</Average-caseLatency>
                    <Worst-caseLatency>35</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.175 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.175 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.175 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_89_2>
                        <Name>VITIS_LOOP_89_2</Name>
                        <Slack>4.50</Slack>
                        <TripCount>32</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>33</Latency>
                        <AbsoluteTimeLatency>0.165 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_89_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/RP-FPGA/PVM/pvm_layer.h:89</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_89_2>
                            <Name>VITIS_LOOP_89_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:/RP-FPGA/PVM/pvm_layer.h:89</SourceLocation>
                        </VITIS_LOOP_89_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>73</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>76</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_89_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln89_fu_635_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:89" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln89" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_89_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln89_fu_641_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:89" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln89" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>pvm_merge_and_project_config_enc5_Pipeline_VITIS_LOOP_103_4</Name>
            <Loops>
                <VITIS_LOOP_103_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>0.50</ClockUncertainty>
                    <EstimatedClockPeriod>2.955</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>30.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>30.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>30.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_103_4>
                        <Name>VITIS_LOOP_103_4</Name>
                        <Slack>4.50</Slack>
                        <TripCount>4</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>20.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_103_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/RP-FPGA/PVM/pvm_layer.h:103</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_103_4>
                            <Name>VITIS_LOOP_103_4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:/RP-FPGA/PVM/pvm_layer.h:103</SourceLocation>
                        </VITIS_LOOP_103_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>585</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1030</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_103_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln103_fu_733_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:103" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln103" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_103_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_fu_739_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:103" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln103" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_103_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_8_fu_1274_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:111" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln111_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_103_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_fu_1280_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:111" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln111" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_103_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln111_fu_1312_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:111" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln111" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_103_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln111_fu_1318_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:111" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln111" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_103_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln111_fu_1324_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:111" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln111" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_103_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln111_1_fu_1332_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:111" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln111_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_103_4" OPTYPE="select" PRAGMA="" RTLNAME="merged_32_fu_1338_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:111" STORAGESUBTYPE="" URAM="0" VARIABLE="merged_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_103_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_9_fu_1380_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:111" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln111_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_103_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_1_fu_1386_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:111" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln111_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_103_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln111_2_fu_1418_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:111" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln111_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_103_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln111_1_fu_1424_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:111" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln111_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_103_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln111_2_fu_1430_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:111" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln111_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_103_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln111_3_fu_1438_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:111" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln111_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_103_4" OPTYPE="select" PRAGMA="" RTLNAME="merged_33_fu_1444_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:111" STORAGESUBTYPE="" URAM="0" VARIABLE="merged_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_103_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_10_fu_1486_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:111" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln111_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_103_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_2_fu_1492_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:111" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln111_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_103_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln111_4_fu_1524_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:111" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln111_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_103_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln111_2_fu_1530_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:111" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln111_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_103_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln111_4_fu_1536_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:111" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln111_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_103_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln111_5_fu_1544_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:111" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln111_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_103_4" OPTYPE="select" PRAGMA="" RTLNAME="merged_34_fu_1550_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:111" STORAGESUBTYPE="" URAM="0" VARIABLE="merged_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_103_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_11_fu_1592_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:111" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln111_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_103_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_3_fu_1598_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:111" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln111_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_103_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln111_6_fu_1630_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:111" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln111_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_103_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln111_3_fu_1636_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:111" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln111_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_103_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln111_6_fu_1642_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:111" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln111_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_103_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln111_7_fu_1650_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:111" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln111_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_103_4" OPTYPE="select" PRAGMA="" RTLNAME="merged_35_fu_1656_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:111" STORAGESUBTYPE="" URAM="0" VARIABLE="merged_35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_103_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_12_fu_1698_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:111" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln111_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_103_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_4_fu_1704_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:111" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln111_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_103_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln111_8_fu_1736_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:111" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln111_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_103_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln111_4_fu_1742_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:111" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln111_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_103_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln111_8_fu_1748_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:111" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln111_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_103_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln111_9_fu_1756_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:111" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln111_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_103_4" OPTYPE="select" PRAGMA="" RTLNAME="merged_36_fu_1762_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:111" STORAGESUBTYPE="" URAM="0" VARIABLE="merged_36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_103_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_13_fu_1804_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:111" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln111_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_103_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_5_fu_1810_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:111" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln111_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_103_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln111_10_fu_1842_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:111" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln111_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_103_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln111_5_fu_1848_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:111" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln111_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_103_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln111_10_fu_1854_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:111" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln111_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_103_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln111_11_fu_1862_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:111" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln111_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_103_4" OPTYPE="select" PRAGMA="" RTLNAME="merged_37_fu_1868_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:111" STORAGESUBTYPE="" URAM="0" VARIABLE="merged_37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_103_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_14_fu_1910_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:111" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln111_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_103_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_6_fu_1916_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:111" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln111_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_103_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln111_12_fu_1948_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:111" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln111_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_103_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln111_6_fu_1954_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:111" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln111_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_103_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln111_12_fu_1960_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:111" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln111_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_103_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln111_13_fu_1968_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:111" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln111_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_103_4" OPTYPE="select" PRAGMA="" RTLNAME="merged_38_fu_1974_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:111" STORAGESUBTYPE="" URAM="0" VARIABLE="merged_38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_103_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_15_fu_2016_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:111" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln111_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_103_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_7_fu_2022_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:111" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln111_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_103_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln111_14_fu_2054_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:111" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln111_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_103_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln111_7_fu_2060_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:111" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln111_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_103_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln111_14_fu_2066_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:111" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln111_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_103_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln111_15_fu_2074_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:111" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln111_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_103_4" OPTYPE="select" PRAGMA="" RTLNAME="merged_39_fu_2080_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:111" STORAGESUBTYPE="" URAM="0" VARIABLE="merged_39" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>pvm_merge_and_project_config_enc5_Pipeline_VITIS_LOOP_118_6</Name>
            <Loops>
                <VITIS_LOOP_118_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>0.50</ClockUncertainty>
                    <EstimatedClockPeriod>2.876</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>34</Best-caseLatency>
                    <Average-caseLatency>34</Average-caseLatency>
                    <Worst-caseLatency>34</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.170 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.170 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.170 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_118_6>
                        <Name>VITIS_LOOP_118_6</Name>
                        <Slack>4.50</Slack>
                        <TripCount>32</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>32</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_118_6>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/RP-FPGA/PVM/pvm_layer.h:117</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_118_6>
                            <Name>VITIS_LOOP_118_6</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:/RP-FPGA/PVM/pvm_layer.h:118</SourceLocation>
                        </VITIS_LOOP_118_6>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>26</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>312</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln118_fu_396_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:118" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln118" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_fu_402_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:118" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln118" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_118_6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_65_5_18_1_1_U857" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:120" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_94" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_6" OPTYPE="add" PRAGMA="" RTLNAME="mean_3_fu_559_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:120" STORAGESUBTYPE="" URAM="0" VARIABLE="mean_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln120_1_fu_565_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:120" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln120_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln120_fu_587_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:120" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln120" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln120_fu_593_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:120" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln120" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln120_1_fu_599_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:120" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln120_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_118_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln120_fu_605_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:120" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln120" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_118_6" OPTYPE="select" PRAGMA="" RTLNAME="mean_4_fu_613_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:120" STORAGESUBTYPE="" URAM="0" VARIABLE="mean_4" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>pvm_merge_and_project_config_enc5_Pipeline_VITIS_LOOP_125_7</Name>
            <Loops>
                <VITIS_LOOP_125_7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>0.50</ClockUncertainty>
                    <EstimatedClockPeriod>3.546</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>35</Best-caseLatency>
                    <Average-caseLatency>35</Average-caseLatency>
                    <Worst-caseLatency>35</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.175 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.175 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.175 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_125_7>
                        <Name>VITIS_LOOP_125_7</Name>
                        <Slack>4.50</Slack>
                        <TripCount>32</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>33</Latency>
                        <AbsoluteTimeLatency>0.165 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_125_7>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/RP-FPGA/PVM/pvm_layer.h:124</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_125_7>
                            <Name>VITIS_LOOP_125_7</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:/RP-FPGA/PVM/pvm_layer.h:125</SourceLocation>
                        </VITIS_LOOP_125_7>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>85</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>473</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_125_7" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln125_fu_438_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:125" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln125" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_125_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_fu_444_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:125" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln125" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_125_7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_65_5_18_1_1_U891" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:127" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_124" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_125_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln127_fu_594_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:127" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln127" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_125_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln127_fu_620_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:127" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln127" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_125_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln127_fu_626_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:127" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln127" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_125_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln127_1_fu_632_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:127" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln127_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_125_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_fu_638_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:127" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln127" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_125_7" OPTYPE="select" PRAGMA="" RTLNAME="diff_2_fu_646_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:127" STORAGESUBTYPE="" URAM="0" VARIABLE="diff_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_125_7" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_18s_36_1_1_U892" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln128" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_125_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln128_fu_691_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:128" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln128" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_125_7" OPTYPE="add" PRAGMA="" RTLNAME="var_5_fu_725_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:128" STORAGESUBTYPE="" URAM="0" VARIABLE="var_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_125_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln128_fu_739_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:128" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln128" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_125_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln128_fu_745_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:128" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln128" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_125_7" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln128_fu_769_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:128" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln128" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_125_7" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln128_1_fu_785_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:128" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln128_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_125_7" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln128_2_fu_791_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:128" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln128_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_125_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln128_fu_797_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:128" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln128" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_125_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln128_1_fu_805_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:128" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln128_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_125_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln128_1_fu_811_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:128" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln128_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_125_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln128_1_fu_817_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:128" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln128_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_125_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln128_2_fu_825_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:128" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln128_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_125_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln128_2_fu_831_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:128" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln128_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_125_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln128_fu_837_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:128" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln128" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_125_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln128_3_fu_843_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:128" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln128_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_125_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln128_3_fu_849_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:128" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln128_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_125_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln128_4_fu_855_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:128" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln128_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_125_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln128_2_fu_861_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:128" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln128_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_125_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln128_4_fu_867_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:128" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln128_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_125_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln128_5_fu_873_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:128" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln128_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_125_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln128_2_fu_879_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:128" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln128_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_125_7" OPTYPE="or" PRAGMA="" RTLNAME="or_ln128_1_fu_887_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:128" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln128_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_125_7" OPTYPE="select" PRAGMA="" RTLNAME="var_6_fu_893_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:128" STORAGESUBTYPE="" URAM="0" VARIABLE="var_6" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>pvm_merge_and_project_config_enc5_Pipeline_VITIS_LOOP_139_8</Name>
            <Loops>
                <VITIS_LOOP_139_8/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>0.50</ClockUncertainty>
                    <EstimatedClockPeriod>3.392</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>37</Best-caseLatency>
                    <Average-caseLatency>37</Average-caseLatency>
                    <Worst-caseLatency>37</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.185 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.185 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.185 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_139_8>
                        <Name>VITIS_LOOP_139_8</Name>
                        <Slack>4.50</Slack>
                        <TripCount>32</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>35</Latency>
                        <AbsoluteTimeLatency>0.175 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_139_8>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/RP-FPGA/PVM/pvm_layer.h:139</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_139_8>
                            <Name>VITIS_LOOP_139_8</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:/RP-FPGA/PVM/pvm_layer.h:139</SourceLocation>
                        </VITIS_LOOP_139_8>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>831</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>416</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln139_fu_838_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:139" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln139" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_fu_844_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_65_5_18_1_1_U927" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:141" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_138" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_139_8" OPTYPE="sub" PRAGMA="" RTLNAME="am_submul_18s_18s_18s_37_4_1_U928" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:141" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln141" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_139_8" OPTYPE="sext" PRAGMA="" RTLNAME="am_submul_18s_18s_18s_37_4_1_U928" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:141" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln141_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_139_8" OPTYPE="mul" PRAGMA="" RTLNAME="am_submul_18s_18s_18s_37_4_1_U928" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_fu_1098_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:141" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln141" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln141_fu_1112_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:141" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln141" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln141_fu_1118_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:141" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln141" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln141_fu_1138_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:141" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln141" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln141_1_fu_1151_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:141" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln141_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln141_2_fu_1157_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:141" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln141_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln141_fu_1163_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:141" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln141" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln141_1_fu_1171_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:141" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln141_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln141_1_fu_1177_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:141" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln141_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln141_1_fu_1183_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:141" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln141_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln141_2_fu_1191_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:141" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln141_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln141_2_fu_1197_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:141" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln141_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="or" PRAGMA="" RTLNAME="or_ln141_fu_1203_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:141" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln141" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln141_3_fu_1209_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:141" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln141_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln141_3_fu_1215_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:141" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln141_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln141_4_fu_1221_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:141" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln141_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="or" PRAGMA="" RTLNAME="or_ln141_2_fu_1227_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:141" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln141_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln141_4_fu_1233_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:141" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln141_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln141_5_fu_1239_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:141" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln141_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln141_2_fu_1245_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:141" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln141_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="or" PRAGMA="" RTLNAME="or_ln141_1_fu_1253_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:141" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln141_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="select" PRAGMA="" RTLNAME="norm_merged_32_fu_1259_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:141" STORAGESUBTYPE="" URAM="0" VARIABLE="norm_merged_32" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>pvm_merge_and_project_config_enc5_Pipeline_VITIS_LOOP_146_9</Name>
            <Loops>
                <VITIS_LOOP_146_9/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>0.50</ClockUncertainty>
                    <EstimatedClockPeriod>4.494</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>88</Best-caseLatency>
                    <Average-caseLatency>88</Average-caseLatency>
                    <Worst-caseLatency>88</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.440 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.440 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.440 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_146_9>
                        <Name>VITIS_LOOP_146_9</Name>
                        <Slack>4.50</Slack>
                        <TripCount>64</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>86</Latency>
                        <AbsoluteTimeLatency>0.430 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>24</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_146_9>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/RP-FPGA/PVM/pvm_layer.h:146</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_146_9>
                            <Name>VITIS_LOOP_146_9</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:/RP-FPGA/PVM/pvm_layer.h:146</SourceLocation>
                        </VITIS_LOOP_146_9>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>32</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>3335</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>6051</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>5</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln146_fu_1041_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:146" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln146" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln146_fu_1047_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:146" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln146" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_18s_36_1_1_U995" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln152" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_fu_1116_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln152" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="add" PRAGMA="" RTLNAME="out_val_2_fu_1150_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="out_val_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_fu_1164_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_fu_1170_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_fu_1194_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_1_fu_1210_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_2_fu_1216_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_fu_1222_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_1_fu_1230_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_1_fu_1236_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_1_fu_1242_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_2_fu_1250_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_2_fu_1256_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_fu_1262_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_3_fu_1268_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_3_fu_1274_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_4_fu_1280_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_64_fu_1286_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_4_fu_1292_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_5_fu_1298_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_1_fu_1304_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_18s_36_1_1_U996" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln152_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_2_fu_1327_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_3_fu_1334_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_2_fu_1352_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln152_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="add" PRAGMA="" RTLNAME="out_val_4_fu_1386_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="out_val_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_5_fu_1400_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_6_fu_1406_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_3_fu_1430_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_4_fu_1446_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_5_fu_1452_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_4_fu_1458_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_6_fu_1466_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_7_fu_1472_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_5_fu_1478_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_8_fu_1486_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_7_fu_1492_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_2_fu_1498_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_8_fu_1504_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_9_fu_1510_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_10_fu_1516_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_65_fu_1522_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_65" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_9_fu_1528_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_11_fu_1534_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_3_fu_1540_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_18s_36_1_1_U997" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln152_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_6_fu_1554_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_7_fu_1562_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_4_fu_1582_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln152_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="add" PRAGMA="" RTLNAME="out_val_6_fu_1661_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="out_val_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_10_fu_1674_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_12_fu_1680_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_6_fu_1693_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_7_fu_1698_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_8_fu_1703_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_8_fu_1708_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_11_fu_1716_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_13_fu_1722_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_9_fu_1728_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_14_fu_1736_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_12_fu_1742_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_4_fu_1748_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_13_fu_1754_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_15_fu_1759_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_16_fu_1765_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_66_fu_1771_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_66" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_14_fu_1777_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_17_fu_1783_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_5_fu_1788_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_18s_36_1_1_U998" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln152_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_10_fu_1794_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_11_fu_1802_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_6_fu_1822_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln152_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="add" PRAGMA="" RTLNAME="out_val_8_fu_1856_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="out_val_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_15_fu_1870_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_18_fu_1876_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_9_fu_1900_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_10_fu_1916_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_11_fu_1922_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_12_fu_1928_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_16_fu_1936_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_19_fu_1942_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_13_fu_1948_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_20_fu_1956_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_17_fu_1962_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_6_fu_1968_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_18_fu_1974_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_21_fu_1980_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_22_fu_1986_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_67_fu_1992_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_19_fu_1998_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_23_fu_2004_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_7_fu_2010_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_18s_36_1_1_U999" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln152_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_14_fu_2033_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_15_fu_2040_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_8_fu_2058_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln152_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="add" PRAGMA="" RTLNAME="out_val_10_fu_2092_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="out_val_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_20_fu_2106_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_24_fu_2112_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_12_fu_2136_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_13_fu_2152_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_14_fu_2158_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_16_fu_2164_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_21_fu_2172_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_25_fu_2178_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_17_fu_2184_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_26_fu_2192_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_22_fu_2198_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_8_fu_2204_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_23_fu_2210_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_27_fu_2216_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_28_fu_2222_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_68_fu_2228_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_68" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_24_fu_2234_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_29_fu_2240_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_9_fu_2246_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_18s_36_1_1_U1000" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln152_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_18_fu_2260_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_19_fu_2268_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_10_fu_2288_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln152_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="add" PRAGMA="" RTLNAME="out_val_12_fu_2367_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="out_val_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_25_fu_2380_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_30_fu_2386_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_15_fu_2399_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_16_fu_2404_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_17_fu_2409_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_20_fu_2414_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_26_fu_2422_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_31_fu_2428_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_21_fu_2434_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_32_fu_2442_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_27_fu_2448_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_10_fu_2454_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_28_fu_2460_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_33_fu_2465_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_34_fu_2471_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_69_fu_2477_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_29_fu_2483_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_35_fu_2489_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_11_fu_2494_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_18s_36_1_1_U1001" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln152_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_22_fu_2500_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_23_fu_2508_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_12_fu_2528_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln152_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="add" PRAGMA="" RTLNAME="out_val_14_fu_2562_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="out_val_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_30_fu_2576_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_36_fu_2582_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_18_fu_2606_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_19_fu_2622_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_20_fu_2628_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_24_fu_2634_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_31_fu_2642_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_37_fu_2648_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_25_fu_2654_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_38_fu_2662_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_32_fu_2668_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_12_fu_2674_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_33_fu_2680_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_39_fu_2686_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_40_fu_2692_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_70_fu_2698_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_70" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_34_fu_2704_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_41_fu_2710_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_13_fu_2716_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_18s_36_1_1_U1002" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln152_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_26_fu_2739_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_27_fu_2746_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_14_fu_2764_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln152_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="add" PRAGMA="" RTLNAME="out_val_16_fu_2798_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="out_val_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_35_fu_2812_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_42_fu_2818_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_21_fu_2842_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_22_fu_2858_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_23_fu_2864_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_28_fu_2870_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_36_fu_2878_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_43_fu_2884_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_29_fu_2890_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_44_fu_2898_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_37_fu_2904_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_14_fu_2910_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_38_fu_2916_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_45_fu_2922_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_46_fu_2928_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_71_fu_2934_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_71" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_39_fu_2940_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_47_fu_2946_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_47" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_15_fu_2952_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_18s_36_1_1_U1003" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln152_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_30_fu_2966_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_31_fu_2974_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_16_fu_2994_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln152_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="add" PRAGMA="" RTLNAME="out_val_18_fu_3073_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="out_val_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_40_fu_3086_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_48_fu_3092_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_48" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_24_fu_3105_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_25_fu_3110_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_26_fu_3115_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_32_fu_3120_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_41_fu_3128_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_49_fu_3134_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_33_fu_3140_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_50_fu_3148_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_42_fu_3154_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_16_fu_3160_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_43_fu_3166_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_51_fu_3171_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_52_fu_3177_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_52" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_72_fu_3183_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_72" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_44_fu_3189_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_53_fu_3195_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_17_fu_3200_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_18s_36_1_1_U1004" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln152_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_34_fu_3206_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_35_fu_3214_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_18_fu_3234_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln152_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="add" PRAGMA="" RTLNAME="out_val_20_fu_3268_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="out_val_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_45_fu_3282_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_54_fu_3288_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_27_fu_3312_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_28_fu_3328_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_29_fu_3334_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_36_fu_3340_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_46_fu_3348_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_55_fu_3354_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_55" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_37_fu_3360_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_56_fu_3368_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_47_fu_3374_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_47" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_18_fu_3380_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_48_fu_3386_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_48" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_57_fu_3392_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_57" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_58_fu_3398_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_58" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_73_fu_3404_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_49_fu_3410_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_59_fu_3416_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_59" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_19_fu_3422_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_18s_36_1_1_U1005" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln152_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_38_fu_3445_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_39_fu_3452_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_20_fu_3470_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln152_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="add" PRAGMA="" RTLNAME="out_val_22_fu_3504_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="out_val_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_50_fu_3518_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_60_fu_3524_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_30_fu_3548_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_31_fu_3564_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_32_fu_3570_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_40_fu_3576_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_51_fu_3584_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_61_fu_3590_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_41_fu_3596_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_62_fu_3604_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_62" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_52_fu_3610_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_52" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_20_fu_3616_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_53_fu_3622_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_63_fu_3628_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_63" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_64_fu_3634_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_74_fu_3640_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_74" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_54_fu_3646_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_65_fu_3652_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_65" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_21_fu_3658_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_18s_36_1_1_U1006" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln152_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_42_fu_3672_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_43_fu_3680_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_22_fu_3700_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln152_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="add" PRAGMA="" RTLNAME="out_val_24_fu_3779_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="out_val_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_55_fu_3792_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_55" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_66_fu_3798_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_66" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_33_fu_3811_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_34_fu_3816_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_35_fu_3821_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_44_fu_3826_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_56_fu_3834_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_67_fu_3840_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_45_fu_3846_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_68_fu_3854_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_68" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_57_fu_3860_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_57" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_22_fu_3866_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_58_fu_3872_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_58" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_69_fu_3877_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_70_fu_3883_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_70" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_75_fu_3889_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_75" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_59_fu_3895_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_59" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_71_fu_3901_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_71" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_23_fu_3906_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_18s_36_1_1_U1007" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln152_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_46_fu_3912_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_47_fu_3920_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_47" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_24_fu_3940_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln152_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="add" PRAGMA="" RTLNAME="out_val_26_fu_3974_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="out_val_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_60_fu_3988_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_72_fu_3994_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_72" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_36_fu_4018_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_37_fu_4034_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_38_fu_4040_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_48_fu_4046_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_48" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_61_fu_4054_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_73_fu_4060_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_49_fu_4066_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_74_fu_4074_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_74" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_62_fu_4080_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_62" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_24_fu_4086_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_63_fu_4092_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_63" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_75_fu_4098_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_75" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_76_fu_4104_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_76" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_76_fu_4110_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_76" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_64_fu_4116_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_77_fu_4122_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_77" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_25_fu_4128_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_18s_36_1_1_U1008" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln152_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_50_fu_4151_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_51_fu_4158_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_26_fu_4176_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln152_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="add" PRAGMA="" RTLNAME="out_val_28_fu_4210_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="out_val_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_65_fu_4224_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_65" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_78_fu_4230_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_78" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_39_fu_4254_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_40_fu_4270_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_41_fu_4276_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_52_fu_4282_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_52" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_66_fu_4290_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_66" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_79_fu_4296_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_79" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_53_fu_4302_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_80_fu_4310_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_80" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_67_fu_4316_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_26_fu_4322_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_68_fu_4328_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_68" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_81_fu_4334_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_81" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_82_fu_4340_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_82" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_77_fu_4346_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_77" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_69_fu_4352_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_83_fu_4358_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_83" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_27_fu_4364_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_18s_36_1_1_U1009" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln152_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_54_fu_4378_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_55_fu_4386_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_55" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_28_fu_4406_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln152_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="add" PRAGMA="" RTLNAME="out_val_30_fu_4485_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="out_val_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_70_fu_4498_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_70" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_84_fu_4504_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_84" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_42_fu_4517_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_43_fu_4522_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_44_fu_4527_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_56_fu_4532_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_71_fu_4540_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_71" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_85_fu_4546_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_85" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_57_fu_4552_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_57" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_86_fu_4560_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_86" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_72_fu_4566_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_72" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_28_fu_4572_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_73_fu_4578_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_87_fu_4583_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_87" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_88_fu_4589_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_88" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_78_fu_4595_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_78" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_74_fu_4601_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_74" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_89_fu_4607_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_89" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_29_fu_4612_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_18s_36_1_1_U1010" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln152_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_58_fu_4618_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_58" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_59_fu_4626_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_59" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_30_fu_4646_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln152_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="add" PRAGMA="" RTLNAME="out_val_32_fu_4680_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="out_val_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_75_fu_4694_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_75" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_90_fu_4700_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_45_fu_4724_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_46_fu_4740_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_47_fu_4746_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_47" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_60_fu_4752_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_76_fu_4760_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_76" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_91_fu_4766_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_91" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_61_fu_4772_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_92_fu_4780_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_92" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_77_fu_4786_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_77" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_30_fu_4792_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_78_fu_4798_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_78" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_93_fu_4804_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_94_fu_4810_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_94" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_79_fu_4816_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_79" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_79_fu_4822_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_79" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_95_fu_4828_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_95" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_31_fu_4834_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_18s_36_1_1_U1011" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln152_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_62_fu_4857_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_62" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_63_fu_4864_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_63" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_32_fu_4882_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln152_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="add" PRAGMA="" RTLNAME="out_val_34_fu_4916_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="out_val_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_80_fu_4930_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_80" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_96_fu_4936_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_96" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_48_fu_4960_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_48" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_49_fu_4976_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_50_fu_4982_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_64_fu_4988_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_81_fu_4996_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_81" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_97_fu_5002_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_97" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_65_fu_5008_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_65" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_98_fu_5016_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_98" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_82_fu_5022_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_82" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_32_fu_5028_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_83_fu_5034_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_83" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_99_fu_5040_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_99" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_100_fu_5046_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_100" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_80_fu_5052_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_80" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_84_fu_5058_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_84" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_101_fu_5064_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_101" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_33_fu_5070_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_18s_36_1_1_U1012" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln152_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_66_fu_5084_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_66" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_67_fu_5092_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_34_fu_5112_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln152_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="add" PRAGMA="" RTLNAME="out_val_36_fu_5191_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="out_val_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_85_fu_5204_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_85" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_102_fu_5210_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_102" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_51_fu_5223_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_52_fu_5228_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_52" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_53_fu_5233_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_68_fu_5238_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_68" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_86_fu_5246_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_86" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_103_fu_5252_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_103" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_69_fu_5258_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_104_fu_5266_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_104" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_87_fu_5272_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_87" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_34_fu_5278_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_88_fu_5284_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_88" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_105_fu_5289_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_105" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_106_fu_5295_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_106" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_81_fu_5301_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_81" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_89_fu_5307_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_89" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_107_fu_5313_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_107" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_35_fu_5318_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_18s_36_1_1_U1013" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln152_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_70_fu_5324_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_70" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_71_fu_5332_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_71" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_36_fu_5352_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln152_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="add" PRAGMA="" RTLNAME="out_val_38_fu_5386_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="out_val_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_90_fu_5400_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_108_fu_5406_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_108" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_54_fu_5430_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_55_fu_5446_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_55" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_56_fu_5452_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_72_fu_5458_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_72" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_91_fu_5466_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_91" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_109_fu_5472_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_109" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_73_fu_5478_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_110_fu_5486_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_110" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_92_fu_5492_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_92" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_36_fu_5498_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_93_fu_5504_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_111_fu_5510_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_111" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_112_fu_5516_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_82_fu_5522_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_82" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_94_fu_5528_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_94" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_113_fu_5534_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_113" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_37_fu_5540_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_18s_36_1_1_U1014" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln152_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_74_fu_5563_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_74" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_75_fu_5570_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_75" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_38_fu_5588_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln152_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="add" PRAGMA="" RTLNAME="out_val_40_fu_5622_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="out_val_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_95_fu_5636_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_95" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_114_fu_5642_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_114" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_57_fu_5666_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_57" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_58_fu_5682_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_58" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_59_fu_5688_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_59" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_76_fu_5694_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_76" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_96_fu_5702_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_96" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_115_fu_5708_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_115" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_77_fu_5714_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_77" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_116_fu_5722_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_116" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_97_fu_5728_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_97" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_38_fu_5734_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_98_fu_5740_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_98" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_117_fu_5746_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_117" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_118_fu_5752_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_118" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_83_fu_5758_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_83" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_99_fu_5764_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_99" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_119_fu_5770_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_119" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_39_fu_5776_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_18s_36_1_1_U1015" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln152_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_78_fu_5790_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_78" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_79_fu_5798_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_79" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_40_fu_5818_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln152_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="add" PRAGMA="" RTLNAME="out_val_42_fu_5897_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="out_val_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_100_fu_5910_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_100" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_120_fu_5916_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_120" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_60_fu_5929_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_61_fu_5934_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_62_fu_5939_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_62" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_80_fu_5944_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_80" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_101_fu_5952_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_101" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_121_fu_5958_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_121" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_81_fu_5964_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_81" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_122_fu_5972_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_122" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_102_fu_5978_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_102" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_40_fu_5984_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_103_fu_5990_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_103" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_123_fu_5995_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_123" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_124_fu_6001_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_124" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_84_fu_6007_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_84" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_104_fu_6013_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_104" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_125_fu_6019_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_125" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_41_fu_6024_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_18s_36_1_1_U1016" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln152_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_82_fu_6030_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_82" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_83_fu_6038_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_83" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_42_fu_6058_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln152_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="add" PRAGMA="" RTLNAME="out_val_44_fu_6092_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="out_val_44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_105_fu_6106_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_105" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_126_fu_6112_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_126" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_63_fu_6136_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_63" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_64_fu_6152_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_65_fu_6158_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_65" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_84_fu_6164_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_84" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_106_fu_6172_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_106" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_127_fu_6178_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_127" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_85_fu_6184_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_85" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_128_fu_6192_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_128" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_107_fu_6198_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_107" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_42_fu_6204_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_108_fu_6210_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_108" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_129_fu_6216_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_129" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_130_fu_6222_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_130" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_85_fu_6228_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_85" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_109_fu_6234_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_109" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_131_fu_6240_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_131" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_43_fu_6246_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_18s_36_1_1_U1017" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln152_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_86_fu_6269_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_86" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_87_fu_6276_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_87" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_44_fu_6294_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln152_44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="add" PRAGMA="" RTLNAME="out_val_46_fu_6328_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="out_val_46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_110_fu_6342_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_110" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_132_fu_6348_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_132" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_66_fu_6372_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_66" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_67_fu_6388_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_68_fu_6394_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_68" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_88_fu_6400_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_88" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_111_fu_6408_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_111" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_133_fu_6414_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_133" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_89_fu_6420_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_89" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_134_fu_6428_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_134" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_112_fu_6434_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_44_fu_6440_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_113_fu_6446_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_113" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_135_fu_6452_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_135" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_136_fu_6458_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_136" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_86_fu_6464_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_86" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_114_fu_6470_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_114" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_137_fu_6476_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_137" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_45_fu_6482_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_18s_36_1_1_U1018" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln152_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_90_fu_6496_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_91_fu_6504_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_91" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_46_fu_6524_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln152_46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="add" PRAGMA="" RTLNAME="out_val_48_fu_6603_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="out_val_48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_115_fu_6616_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_115" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_138_fu_6622_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_138" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_69_fu_6635_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_70_fu_6640_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_70" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_71_fu_6645_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_71" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_92_fu_6650_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_92" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_116_fu_6658_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_116" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_139_fu_6664_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_139" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_93_fu_6670_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_140_fu_6678_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_140" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_117_fu_6684_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_117" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_46_fu_6690_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_118_fu_6696_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_118" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_141_fu_6701_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_141" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_142_fu_6707_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_142" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_87_fu_6713_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_87" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_119_fu_6719_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_119" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_143_fu_6725_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_143" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_47_fu_6730_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_47" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_18s_36_1_1_U1019" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln152_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_94_fu_6736_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_94" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_95_fu_6744_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_95" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_48_fu_6764_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln152_48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="add" PRAGMA="" RTLNAME="out_val_50_fu_6798_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="out_val_50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_120_fu_6812_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_120" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_144_fu_6818_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_144" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_72_fu_6842_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_72" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_73_fu_6858_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_74_fu_6864_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_74" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_96_fu_6870_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_96" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_121_fu_6878_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_121" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_145_fu_6884_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_145" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_97_fu_6890_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_97" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_146_fu_6898_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_146" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_122_fu_6904_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_122" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_48_fu_6910_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_48" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_123_fu_6916_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_123" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_147_fu_6922_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_147" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_148_fu_6928_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_148" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_88_fu_6934_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_88" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_124_fu_6940_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_124" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_149_fu_6946_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_149" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_49_fu_6952_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_18s_36_1_1_U1020" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln152_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_98_fu_6975_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_98" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_99_fu_6982_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_99" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_50_fu_7000_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln152_50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="add" PRAGMA="" RTLNAME="out_val_52_fu_7034_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="out_val_52" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_125_fu_7048_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_125" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_150_fu_7054_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_150" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_75_fu_7078_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_75" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_76_fu_7094_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_76" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_77_fu_7100_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_77" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_100_fu_7106_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_100" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_126_fu_7114_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_126" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_151_fu_7120_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_151" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_101_fu_7126_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_101" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_152_fu_7134_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_152" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_127_fu_7140_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_127" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_50_fu_7146_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_128_fu_7152_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_128" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_153_fu_7158_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_153" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_154_fu_7164_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_154" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_89_fu_7170_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_89" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_129_fu_7176_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_129" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_155_fu_7182_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_155" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_51_fu_7188_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_18s_36_1_1_U1021" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln152_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_102_fu_7202_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_102" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_103_fu_7210_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_103" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_52_fu_7230_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln152_52" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="add" PRAGMA="" RTLNAME="out_val_54_fu_7309_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="out_val_54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_130_fu_7322_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_130" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_156_fu_7328_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_156" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_78_fu_7341_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_78" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_79_fu_7346_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_79" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_80_fu_7351_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_80" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_104_fu_7356_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_104" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_131_fu_7364_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_131" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_157_fu_7370_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_157" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_105_fu_7376_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_105" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_158_fu_7384_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_158" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_132_fu_7390_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_132" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_52_fu_7396_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_52" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_133_fu_7402_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_133" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_159_fu_7407_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_159" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_160_fu_7413_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_160" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_90_fu_7419_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_134_fu_7425_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_134" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_161_fu_7431_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_161" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_53_fu_7436_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_18s_36_1_1_U1022" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln152_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_106_fu_7442_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_106" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_107_fu_7450_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_107" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_54_fu_7470_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln152_54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="add" PRAGMA="" RTLNAME="out_val_56_fu_7504_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="out_val_56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_135_fu_7518_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_135" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_162_fu_7524_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_162" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_81_fu_7548_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_81" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_82_fu_7564_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_82" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_83_fu_7570_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_83" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_108_fu_7576_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_108" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_136_fu_7584_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_136" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_163_fu_7590_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_163" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_109_fu_7596_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_109" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_164_fu_7604_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_164" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_137_fu_7610_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_137" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_54_fu_7616_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_138_fu_7622_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_138" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_165_fu_7628_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_165" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_166_fu_7634_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_166" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_91_fu_7640_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_91" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_139_fu_7646_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_139" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_167_fu_7652_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_167" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_55_fu_7658_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_55" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_18s_36_1_1_U1023" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln152_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_110_fu_7681_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_110" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_111_fu_7688_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_111" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_56_fu_7706_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln152_56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="add" PRAGMA="" RTLNAME="out_val_58_fu_7740_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="out_val_58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_140_fu_7754_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_140" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_168_fu_7760_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_168" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_84_fu_7784_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_84" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_85_fu_7800_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_85" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_86_fu_7806_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_86" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_112_fu_7812_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_141_fu_7820_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_141" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_169_fu_7826_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_169" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_113_fu_7832_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_113" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_170_fu_7840_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_170" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_142_fu_7846_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_142" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_56_fu_7852_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_143_fu_7858_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_143" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_171_fu_7864_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_171" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_172_fu_7870_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_172" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_92_fu_7876_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_92" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_144_fu_7882_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_144" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_173_fu_7888_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_173" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_57_fu_7894_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_57" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_18s_36_1_1_U1024" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln152_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_114_fu_7908_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_114" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_115_fu_7916_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_115" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_58_fu_7936_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln152_58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="add" PRAGMA="" RTLNAME="out_val_60_fu_8015_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="out_val_60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_145_fu_8028_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_145" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_174_fu_8034_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_174" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_87_fu_8047_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_87" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_88_fu_8052_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_88" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_89_fu_8057_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_89" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_116_fu_8062_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_116" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_146_fu_8070_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_146" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_175_fu_8076_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_175" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_117_fu_8082_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_117" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_176_fu_8090_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_176" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_147_fu_8096_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_147" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_58_fu_8102_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_58" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_148_fu_8108_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_148" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_177_fu_8113_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_177" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_178_fu_8119_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_178" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_93_fu_8125_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_149_fu_8131_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_149" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_179_fu_8137_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_179" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_59_fu_8142_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_59" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_18s_36_1_1_U1025" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln152_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_118_fu_8148_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_118" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_119_fu_8156_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_119" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_60_fu_8176_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln152_60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="add" PRAGMA="" RTLNAME="out_val_62_fu_8210_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="out_val_62" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_150_fu_8224_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_150" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_180_fu_8230_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_180" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_90_fu_8254_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_91_fu_8270_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_91" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_92_fu_8276_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_92" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_120_fu_8282_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_120" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_151_fu_8290_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_151" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_181_fu_8296_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_181" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_121_fu_8302_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_121" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_182_fu_8310_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_182" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_152_fu_8316_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_152" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_60_fu_8322_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_153_fu_8328_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_153" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_183_fu_8334_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_183" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_184_fu_8340_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_184" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_94_fu_8346_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_94" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_154_fu_8352_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_154" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_185_fu_8358_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_185" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_61_fu_8364_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_18s_36_1_1_U1026" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln152_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_122_fu_8387_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_122" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_123_fu_8394_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_123" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_62_fu_8412_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln152_62" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="add" PRAGMA="" RTLNAME="out_val_64_fu_8446_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="out_val_64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_155_fu_8460_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_155" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_186_fu_8466_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_186" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_93_fu_8490_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_94_fu_8506_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_94" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_95_fu_8512_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_95" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_124_fu_8518_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_124" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_156_fu_8526_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_156" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_187_fu_8532_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_187" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_125_fu_8538_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_125" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_188_fu_8546_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_188" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_157_fu_8552_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_157" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_62_fu_8558_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_62" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_158_fu_8564_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_158" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_189_fu_8570_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_189" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_190_fu_8576_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_190" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_95_fu_8582_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_95" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln152_159_fu_8588_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln152_159" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln152_191_fu_8594_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln152_191" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_126_fu_8600_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_126" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln152_63_fu_8608_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln152_63" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_146_9" OPTYPE="select" PRAGMA="" RTLNAME="out_val_65_fu_8614_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:152" STORAGESUBTYPE="" URAM="0" VARIABLE="out_val_65" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>pvm_merge_and_project_config_enc5_s</Name>
            <Loops>
                <VITIS_LOOP_87_1/>
                <VITIS_LOOP_96_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>0.50</ClockUncertainty>
                    <EstimatedClockPeriod>4.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6834</Best-caseLatency>
                    <Average-caseLatency>6834</Average-caseLatency>
                    <Worst-caseLatency>6834</Worst-caseLatency>
                    <Best-caseRealTimeLatency>34.170 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>34.170 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>34.170 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6834</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_87_1>
                        <Name>VITIS_LOOP_87_1</Name>
                        <Slack>4.50</Slack>
                        <TripCount>64</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>3008</Latency>
                        <AbsoluteTimeLatency>15.040 us</AbsoluteTimeLatency>
                        <IterationLatency>47</IterationLatency>
                        <PipelineDepth>47</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList>
                            <Instance>grp_pvm_merge_and_project_config_enc5_Pipeline_VITIS_LOOP_89_2_fu_686</Instance>
                        </InstanceList>
                    </VITIS_LOOP_87_1>
                    <VITIS_LOOP_96_3>
                        <Name>VITIS_LOOP_96_3</Name>
                        <Slack>4.50</Slack>
                        <TripCount>16</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>3824</Latency>
                        <AbsoluteTimeLatency>19.120 us</AbsoluteTimeLatency>
                        <IterationLatency>239</IterationLatency>
                        <PipelineDepth>239</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList>
                            <Instance>grp_pvm_merge_and_project_config_enc5_Pipeline_VITIS_LOOP_103_4_fu_726</Instance>
                            <Instance>grp_pvm_merge_and_project_config_enc5_Pipeline_VITIS_LOOP_118_6_fu_779</Instance>
                            <Instance>grp_pvm_merge_and_project_config_enc5_Pipeline_VITIS_LOOP_125_7_fu_816</Instance>
                            <Instance>grp_pvm_merge_and_project_config_enc5_Pipeline_VITIS_LOOP_139_8_fu_854</Instance>
                            <Instance>grp_pvm_merge_and_project_config_enc5_Pipeline_VITIS_LOOP_146_9_fu_924</Instance>
                        </InstanceList>
                    </VITIS_LOOP_96_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/RP-FPGA/PVM/pvm_layer.h:87</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_87_1>
                            <Name>VITIS_LOOP_87_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:/RP-FPGA/PVM/pvm_layer.h:87</SourceLocation>
                        </VITIS_LOOP_87_1>
                        <VITIS_LOOP_96_3>
                            <Name>VITIS_LOOP_96_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:/RP-FPGA/PVM/pvm_layer.h:96</SourceLocation>
                        </VITIS_LOOP_96_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>33</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>11</UTIL_BRAM>
                    <DSP>34</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>5492</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>12050</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>10</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_proj_w_U" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:81" STORAGESIZE="18 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_proj_w" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_proj_w_1_U" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:81" STORAGESIZE="18 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_proj_w_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_proj_w_2_U" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:81" STORAGESIZE="18 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_proj_w_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_proj_w_3_U" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:81" STORAGESIZE="18 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_proj_w_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_proj_w_4_U" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:81" STORAGESIZE="18 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_proj_w_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_proj_w_5_U" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:81" STORAGESIZE="18 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_proj_w_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_proj_w_6_U" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:81" STORAGESIZE="18 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_proj_w_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_proj_w_7_U" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:81" STORAGESIZE="18 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_proj_w_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_proj_w_8_U" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:81" STORAGESIZE="18 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_proj_w_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_proj_w_9_U" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:81" STORAGESIZE="18 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_proj_w_9" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_proj_w_10_U" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:81" STORAGESIZE="18 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_proj_w_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_proj_w_11_U" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:81" STORAGESIZE="18 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_proj_w_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_proj_w_12_U" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:81" STORAGESIZE="18 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_proj_w_12" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_proj_w_13_U" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:81" STORAGESIZE="18 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_proj_w_13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_proj_w_14_U" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:81" STORAGESIZE="18 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_proj_w_14" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_proj_w_15_U" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:81" STORAGESIZE="18 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_proj_w_15" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_proj_w_16_U" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:81" STORAGESIZE="18 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_proj_w_16" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_proj_w_17_U" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:81" STORAGESIZE="18 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_proj_w_17" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_proj_w_18_U" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:81" STORAGESIZE="18 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_proj_w_18" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_proj_w_19_U" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:81" STORAGESIZE="18 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_proj_w_19" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_proj_w_20_U" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:81" STORAGESIZE="18 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_proj_w_20" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_proj_w_21_U" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:81" STORAGESIZE="18 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_proj_w_21" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_proj_w_22_U" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:81" STORAGESIZE="18 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_proj_w_22" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_proj_w_23_U" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:81" STORAGESIZE="18 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_proj_w_23" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_proj_w_24_U" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:81" STORAGESIZE="18 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_proj_w_24" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_proj_w_25_U" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:81" STORAGESIZE="18 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_proj_w_25" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_proj_w_26_U" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:81" STORAGESIZE="18 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_proj_w_26" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_proj_w_27_U" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:81" STORAGESIZE="18 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_proj_w_27" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_proj_w_28_U" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:81" STORAGESIZE="18 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_proj_w_28" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_proj_w_29_U" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:81" STORAGESIZE="18 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_proj_w_29" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_proj_w_30_U" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:81" STORAGESIZE="18 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_proj_w_30" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_proj_w_31_U" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:81" STORAGESIZE="18 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_proj_w_31" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_proj_b_U" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:82" STORAGESIZE="18 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_proj_b" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_87_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln87_fu_1023_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:87" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln87" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_87_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_1_fu_1029_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_87_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_fu_1051_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_87_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_fu_1080_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln88" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln96_fu_1146_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:96" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln96" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_fu_1152_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:96" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln96" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln122_fu_1333_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:122" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln122" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln122_fu_1351_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:122" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln122" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln122_1_fu_1357_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:122" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln122_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln122_1_fu_1363_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:122" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln122_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln122_2_fu_1369_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:122" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln122_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln122_fu_1375_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:122" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln122" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln122_fu_1381_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:122" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln122" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="select" PRAGMA="" RTLNAME="mean_fu_1387_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:122" STORAGESUBTYPE="" URAM="0" VARIABLE="mean" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln130_fu_1433_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:130" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln130" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln130_fu_1451_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:130" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln130" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln130_1_fu_1457_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:130" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln130_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln130_1_fu_1463_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:130" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln130_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln130_2_fu_1469_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:130" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln130_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln130_fu_1475_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:130" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln130" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln130_fu_1481_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:130" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln130" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="select" PRAGMA="" RTLNAME="var_fu_1487_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:130" STORAGESUBTYPE="" URAM="0" VARIABLE="var" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln132_fu_1499_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:132" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln132" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln132_fu_1513_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:132" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln132" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln132_fu_1519_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:132" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln132" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ctlz" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="ctlz" PRAGMA="" RTLNAME="ctlz_19_19_1_1_U1100" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:132" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_118" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_fu_1545_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:132" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln132" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln132_fu_1555_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:132" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln132" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln132_1_fu_1583_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:132" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln132_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln132_1_fu_1591_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:132" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln132_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_1_fu_1601_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:132" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln132_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="select" PRAGMA="" RTLNAME="temp_var_fu_1634_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:132" STORAGESUBTYPE="" URAM="0" VARIABLE="temp_var" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln133_fu_1685_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:133" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln133" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln133_fu_1711_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:133" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln133" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln133_fu_1691_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:133" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln133" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln133_1_fu_1697_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:133" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln133_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln133_1_fu_1716_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:133" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln133_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_fu_1721_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:133" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln133" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln133_2_fu_1730_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:133" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln133_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln133_1_fu_1735_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:133" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln133_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln133_2_fu_1743_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:133" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln133_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln133_3_fu_1752_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:133" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln133_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln133_6_fu_1758_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:133" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln133_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ashr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="ashr" PRAGMA="" RTLNAME="ashr_ln133_fu_1769_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:133" STORAGESUBTYPE="" URAM="0" VARIABLE="ashr_ln133" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln133_2_fu_1779_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:133" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln133_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln133_4_fu_1787_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:133" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln133_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln133_5_fu_1793_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:133" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln133_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln133_fu_1803_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:133" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln133" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="select" PRAGMA="" RTLNAME="ref_tmp_i_i_fu_1889_p6" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:133" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln133_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="add" PRAGMA="" RTLNAME="tmp_317_fu_1822_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:133" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln133_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op bitselect" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="bitselect" PRAGMA="" RTLNAME="bitselect_1ns_54ns_6ns_1_1_1_U1101" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:133" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_317" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="select" PRAGMA="" RTLNAME="cond64_i_fu_1830_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:133" STORAGESUBTYPE="" URAM="0" VARIABLE="cond64_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_2_fu_1849_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:133" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln133_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln133_fu_1863_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:133" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln133" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln133_2_fu_1869_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:133" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln133_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln133_9_fu_1875_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:133" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln133_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_18_1_1_U1102" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:133" STORAGESUBTYPE="" URAM="0" VARIABLE="ref_tmp_i_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln133_10_fu_1909_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:133" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln133_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="and" PRAGMA="" RTLNAME="carry_1_i_fu_1915_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:133" STORAGESUBTYPE="" URAM="0" VARIABLE="carry_1_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_3_fu_1933_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:133" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln133_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln133_6_fu_1948_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:133" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln133_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_4_fu_1954_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:133" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln133_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_5_fu_1963_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:133" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln133_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln133_7_fu_1976_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:133" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln133_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln133_9_fu_1990_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:133" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln133_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln133_8_fu_1996_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:133" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln133_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op bitselect" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="bitselect" PRAGMA="" RTLNAME="bitselect_1ns_54ns_6ns_1_1_1_U1103" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:133" STORAGESUBTYPE="" URAM="0" VARIABLE="tobool134_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="and" PRAGMA="" RTLNAME="lD_0_i_fu_2010_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:133" STORAGESUBTYPE="" URAM="0" VARIABLE="lD_0_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln133_9_fu_2016_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:133" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln133_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln133_10_fu_2022_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:133" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln133_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="and" PRAGMA="" RTLNAME="neg_src_0_i_fu_2247_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:133" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln133" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln133_fu_2036_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:133" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln133" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln133_1_fu_2042_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:133" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln133_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln133_11_fu_2048_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:133" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln133_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln133_10_fu_2062_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:133" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln133_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="select" PRAGMA="" RTLNAME="Range2_all_ones_1_i_fu_2068_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:133" STORAGESUBTYPE="" URAM="0" VARIABLE="Range2_all_ones_1_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln133_1_fu_2076_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:133" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln133_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="and" PRAGMA="" RTLNAME="Range1_all_ones_2_i_fu_2150_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:133" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln133_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln133_1_fu_2088_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:133" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln133_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln133_12_fu_2094_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:133" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln133_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="and" PRAGMA="" RTLNAME="Range1_all_zeros_2_i_fu_2170_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:133" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln133_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln133_13_fu_2106_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:133" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln133_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln133_14_fu_2112_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:133" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln133_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="or" PRAGMA="" RTLNAME="Range1_all_zeros_2_i_fu_2170_p6" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:133" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln133" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln133_11_fu_2124_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:133" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln133_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln133_5_fu_2130_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:133" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln133_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln133_11_fu_2136_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:133" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln133_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_1_1_1_U1104" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:133" STORAGESUBTYPE="" URAM="0" VARIABLE="Range1_all_ones_2_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_1_1_1_U1105" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:133" STORAGESUBTYPE="" URAM="0" VARIABLE="Range1_all_zeros_2_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln133_4_fu_2194_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:133" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln133_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln133_1_fu_2199_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:133" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln133_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln133_4_fu_2203_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:133" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln133_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="select" PRAGMA="" RTLNAME="cond193_i_fu_2208_p3" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:133" STORAGESUBTYPE="" URAM="0" VARIABLE="cond193_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln133_5_fu_2214_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:133" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln133_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="xor" PRAGMA="" RTLNAME="neg_src_0_i_fu_2247_p4" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:133" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln133_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="xor" PRAGMA="" RTLNAME="not_icmp_ln133_785_fu_2224_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:133" STORAGESUBTYPE="" URAM="0" VARIABLE="not_icmp_ln133_785" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="or" PRAGMA="" RTLNAME="deleted_ones_0_i_fu_2229_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:133" STORAGESUBTYPE="" URAM="0" VARIABLE="deleted_ones_0_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln133_12_fu_2235_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:133" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln133_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_1_1_1_U1106" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:133" STORAGESUBTYPE="" URAM="0" VARIABLE="neg_src_0_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln133_5_fu_2267_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:133" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln133_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln133_13_fu_2273_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:133" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln133_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln133_2_fu_2278_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:133" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln133_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln133_6_fu_2283_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:133" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln133_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln133_6_fu_2288_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:133" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln133_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln133_7_fu_2294_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:133" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln133_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln133_7_fu_2299_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:133" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln133_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln133_8_fu_2305_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:133" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln133_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln133_3_fu_2311_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:133" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln133_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="select" PRAGMA="" RTLNAME="rsqrt_fu_2348_p4" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:133" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln133_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln133_8_fu_2325_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:133" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln133_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln133_14_fu_2330_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:133" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln133_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln133_15_fu_2336_p2" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:133" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln133_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_96_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_18_1_1_U1107" SOURCE="C:/RP-FPGA/PVM/pvm_layer.h:133" STORAGESUBTYPE="" URAM="0" VARIABLE="rsqrt" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>custom_pvm_layer_config_enc5_Block_entry_enc4_out_rd_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>0.50</ClockUncertainty>
                    <EstimatedClockPeriod>4.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>17450</Best-caseLatency>
                    <Average-caseLatency>17450</Average-caseLatency>
                    <Worst-caseLatency>17450</Worst-caseLatency>
                    <Best-caseRealTimeLatency>87.250 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>87.250 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>87.250 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17450</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/RP-FPGA/PVM/pvm_layer.h:174~C:/RP-FPGA/PVM/pvm_layer.h:174</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1705</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>592</UTIL_BRAM>
                    <DSP>119</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>9</UTIL_DSP>
                    <FF>56499</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>24</UTIL_FF>
                    <LUT>61856</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>52</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="mamba_out_3_i_fifo_U" SOURCE="" STORAGESIZE="576 16 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="mamba_out_3_i" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="mamba_out_2_i_fifo_U" SOURCE="" STORAGESIZE="576 16 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="mamba_out_2_i" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="mamba_out_1_i_fifo_U" SOURCE="" STORAGESIZE="576 16 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="mamba_out_1_i" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="mamba_out_0_i_fifo_U" SOURCE="" STORAGESIZE="576 16 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="mamba_out_0_i" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="mamba_in_3_i_fifo_U" SOURCE="" STORAGESIZE="576 16 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="mamba_in_3_i" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="mamba_in_2_i_fifo_U" SOURCE="" STORAGESIZE="576 16 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="mamba_in_2_i" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="mamba_in_1_i_fifo_U" SOURCE="" STORAGESIZE="576 16 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="mamba_in_1_i" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="mamba_in_0_i_fifo_U" SOURCE="" STORAGESIZE="576 16 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="mamba_in_0_i" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>custom_pvm_layer_config_enc5_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>0.50</ClockUncertainty>
                    <EstimatedClockPeriod>4.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>17450</Best-caseLatency>
                    <Average-caseLatency>17450</Average-caseLatency>
                    <Worst-caseLatency>17450</Worst-caseLatency>
                    <Best-caseRealTimeLatency>87.250 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>87.250 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>87.250 us</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>17451</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>17451</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/RP-FPGA/PVM/pvm_layer.h:164</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1705</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>592</UTIL_BRAM>
                    <DSP>119</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>9</UTIL_DSP>
                    <FF>56499</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>24</UTIL_FF>
                    <LUT>61856</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>52</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>unet_pvm_top_Pipeline_VITIS_LOOP_44_2</Name>
            <Loops>
                <VITIS_LOOP_44_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>0.50</ClockUncertainty>
                    <EstimatedClockPeriod>4.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1027</Best-caseLatency>
                    <Average-caseLatency>1027</Average-caseLatency>
                    <Worst-caseLatency>1027</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.135 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.135 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.135 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_44_2>
                        <Name>VITIS_LOOP_44_2</Name>
                        <Slack>4.50</Slack>
                        <TripCount>1024</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>1025</Latency>
                        <AbsoluteTimeLatency>5.125 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_44_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/RP-FPGA/PVM/unet_top.cpp:44</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_44_2>
                            <Name>VITIS_LOOP_44_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:/RP-FPGA/PVM/unet_top.cpp:44</SourceLocation>
                        </VITIS_LOOP_44_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>36</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>106</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_44_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln44_fu_158_p2" SOURCE="C:/RP-FPGA/PVM/unet_top.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_44_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_fu_164_p2" SOURCE="C:/RP-FPGA/PVM/unet_top.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_44_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_2_18_1_1_U1158" SOURCE="C:/RP-FPGA/PVM/unet_top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>unet_pvm_top</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>0.50</ClockUncertainty>
                    <EstimatedClockPeriod>4.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19011</Best-caseLatency>
                    <Average-caseLatency>19011</Average-caseLatency>
                    <Worst-caseLatency>19011</Worst-caseLatency>
                    <Best-caseRealTimeLatency>95.055 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>95.055 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>95.055 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19012</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/RP-FPGA/PVM/unet_top.cpp:5</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1717</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>596</UTIL_BRAM>
                    <DSP>119</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>9</UTIL_DSP>
                    <FF>58999</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>25</UTIL_FF>
                    <LUT>65011</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>55</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_U" SOURCE="" STORAGESIZE="18 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_U" SOURCE="" STORAGESIZE="18 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_U" SOURCE="" STORAGESIZE="18 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_U" SOURCE="" STORAGESIZE="18 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_3_U" SOURCE="" STORAGESIZE="18 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_2_U" SOURCE="" STORAGESIZE="18 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_1_U" SOURCE="" STORAGESIZE="18 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_U" SOURCE="" STORAGESIZE="18 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out" VISIBLE="true"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="2" BUNDLEDNAME="gmem0" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem0_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="gmem1" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem1_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="2" BUNDLEDNAME="gmem2" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem2_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>s_res_i_U</Name>
            <ParentInst>grp_run_1_fu_168</ParentInst>
            <StaticDepth>1024</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>s_in_norm_i_U</Name>
            <ParentInst>grp_run_1_fu_168</ParentInst>
            <StaticDepth>16</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>s_norm_out_i_U</Name>
            <ParentInst>grp_run_1_fu_168</ParentInst>
            <StaticDepth>16</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>s_main_i_U</Name>
            <ParentInst>grp_run_1_fu_168</ParentInst>
            <StaticDepth>16</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>s_gate_i_U</Name>
            <ParentInst>grp_run_1_fu_168</ParentInst>
            <StaticDepth>1024</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>s_conv_out_i_U</Name>
            <ParentInst>grp_run_1_fu_168</ParentInst>
            <StaticDepth>16</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>s_params_fwd_i_U</Name>
            <ParentInst>grp_run_1_fu_168</ParentInst>
            <StaticDepth>16</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>s_ssm_out_i_U</Name>
            <ParentInst>grp_run_1_fu_168</ParentInst>
            <StaticDepth>16</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>s_res_i_U</Name>
            <ParentInst>grp_run_2_fu_194</ParentInst>
            <StaticDepth>1024</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>s_in_norm_i_U</Name>
            <ParentInst>grp_run_2_fu_194</ParentInst>
            <StaticDepth>16</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>s_norm_out_i_U</Name>
            <ParentInst>grp_run_2_fu_194</ParentInst>
            <StaticDepth>16</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>s_main_i_U</Name>
            <ParentInst>grp_run_2_fu_194</ParentInst>
            <StaticDepth>16</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>s_gate_i_U</Name>
            <ParentInst>grp_run_2_fu_194</ParentInst>
            <StaticDepth>1024</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>s_conv_out_i_U</Name>
            <ParentInst>grp_run_2_fu_194</ParentInst>
            <StaticDepth>16</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>s_params_fwd_i_U</Name>
            <ParentInst>grp_run_2_fu_194</ParentInst>
            <StaticDepth>16</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>s_ssm_out_i_U</Name>
            <ParentInst>grp_run_2_fu_194</ParentInst>
            <StaticDepth>16</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>s_res_i_U</Name>
            <ParentInst>grp_run_3_fu_220</ParentInst>
            <StaticDepth>1024</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>s_in_norm_i_U</Name>
            <ParentInst>grp_run_3_fu_220</ParentInst>
            <StaticDepth>16</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>s_norm_out_i_U</Name>
            <ParentInst>grp_run_3_fu_220</ParentInst>
            <StaticDepth>16</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>s_main_i_U</Name>
            <ParentInst>grp_run_3_fu_220</ParentInst>
            <StaticDepth>16</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>s_gate_i_U</Name>
            <ParentInst>grp_run_3_fu_220</ParentInst>
            <StaticDepth>1024</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>s_conv_out_i_U</Name>
            <ParentInst>grp_run_3_fu_220</ParentInst>
            <StaticDepth>16</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>s_params_fwd_i_U</Name>
            <ParentInst>grp_run_3_fu_220</ParentInst>
            <StaticDepth>16</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>s_ssm_out_i_U</Name>
            <ParentInst>grp_run_3_fu_220</ParentInst>
            <StaticDepth>16</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>s_res_i_U</Name>
            <ParentInst>grp_run_fu_246</ParentInst>
            <StaticDepth>1024</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>s_in_norm_i_U</Name>
            <ParentInst>grp_run_fu_246</ParentInst>
            <StaticDepth>16</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>s_norm_out_i_U</Name>
            <ParentInst>grp_run_fu_246</ParentInst>
            <StaticDepth>16</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>s_main_i_U</Name>
            <ParentInst>grp_run_fu_246</ParentInst>
            <StaticDepth>16</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>s_gate_i_U</Name>
            <ParentInst>grp_run_fu_246</ParentInst>
            <StaticDepth>1024</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>s_conv_out_i_U</Name>
            <ParentInst>grp_run_fu_246</ParentInst>
            <StaticDepth>16</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>s_params_fwd_i_U</Name>
            <ParentInst>grp_run_fu_246</ParentInst>
            <StaticDepth>16</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>s_ssm_out_i_U</Name>
            <ParentInst>grp_run_fu_246</ParentInst>
            <StaticDepth>16</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <UserConfigCommands>
        <config_csim clean="1" setup="1"/>
        <config_sim O="1"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="image_in" index="0" direction="in" srcType="ap_fixed&lt;18, 8, AP_RND, AP_SAT, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="image_in_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="image_in_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="mask_out" index="1" direction="out" srcType="ap_fixed&lt;18, 8, AP_RND, AP_SAT, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem1" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="mask_out_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="mask_out_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="weights" index="2" direction="in" srcType="ap_fixed&lt;18, 8, AP_RND, AP_SAT, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem2" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="weights_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="weights_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="6" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="image_in_1" access="W" description="Data signal of image_in" range="32">
                    <fields>
                        <field offset="0" width="32" name="image_in" access="W" description="Bit 31 to 0 of image_in"/>
                    </fields>
                </register>
                <register offset="0x14" name="image_in_2" access="W" description="Data signal of image_in" range="32">
                    <fields>
                        <field offset="0" width="32" name="image_in" access="W" description="Bit 63 to 32 of image_in"/>
                    </fields>
                </register>
                <register offset="0x1c" name="mask_out_1" access="W" description="Data signal of mask_out" range="32">
                    <fields>
                        <field offset="0" width="32" name="mask_out" access="W" description="Bit 31 to 0 of mask_out"/>
                    </fields>
                </register>
                <register offset="0x20" name="mask_out_2" access="W" description="Data signal of mask_out" range="32">
                    <fields>
                        <field offset="0" width="32" name="mask_out" access="W" description="Bit 63 to 32 of mask_out"/>
                    </fields>
                </register>
                <register offset="0x28" name="weights_1" access="W" description="Data signal of weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="weights" access="W" description="Bit 31 to 0 of weights"/>
                    </fields>
                </register>
                <register offset="0x2c" name="weights_2" access="W" description="Data signal of weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="weights" access="W" description="Bit 63 to 32 of weights"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="image_in"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="mask_out"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem0:m_axi_gmem1:m_axi_gmem2</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem0" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem0_" paramPrefix="C_M_AXI_GMEM0_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem0_ARADDR</port>
                <port>m_axi_gmem0_ARBURST</port>
                <port>m_axi_gmem0_ARCACHE</port>
                <port>m_axi_gmem0_ARID</port>
                <port>m_axi_gmem0_ARLEN</port>
                <port>m_axi_gmem0_ARLOCK</port>
                <port>m_axi_gmem0_ARPROT</port>
                <port>m_axi_gmem0_ARQOS</port>
                <port>m_axi_gmem0_ARREADY</port>
                <port>m_axi_gmem0_ARREGION</port>
                <port>m_axi_gmem0_ARSIZE</port>
                <port>m_axi_gmem0_ARUSER</port>
                <port>m_axi_gmem0_ARVALID</port>
                <port>m_axi_gmem0_AWADDR</port>
                <port>m_axi_gmem0_AWBURST</port>
                <port>m_axi_gmem0_AWCACHE</port>
                <port>m_axi_gmem0_AWID</port>
                <port>m_axi_gmem0_AWLEN</port>
                <port>m_axi_gmem0_AWLOCK</port>
                <port>m_axi_gmem0_AWPROT</port>
                <port>m_axi_gmem0_AWQOS</port>
                <port>m_axi_gmem0_AWREADY</port>
                <port>m_axi_gmem0_AWREGION</port>
                <port>m_axi_gmem0_AWSIZE</port>
                <port>m_axi_gmem0_AWUSER</port>
                <port>m_axi_gmem0_AWVALID</port>
                <port>m_axi_gmem0_BID</port>
                <port>m_axi_gmem0_BREADY</port>
                <port>m_axi_gmem0_BRESP</port>
                <port>m_axi_gmem0_BUSER</port>
                <port>m_axi_gmem0_BVALID</port>
                <port>m_axi_gmem0_RDATA</port>
                <port>m_axi_gmem0_RID</port>
                <port>m_axi_gmem0_RLAST</port>
                <port>m_axi_gmem0_RREADY</port>
                <port>m_axi_gmem0_RRESP</port>
                <port>m_axi_gmem0_RUSER</port>
                <port>m_axi_gmem0_RVALID</port>
                <port>m_axi_gmem0_WDATA</port>
                <port>m_axi_gmem0_WID</port>
                <port>m_axi_gmem0_WLAST</port>
                <port>m_axi_gmem0_WREADY</port>
                <port>m_axi_gmem0_WSTRB</port>
                <port>m_axi_gmem0_WUSER</port>
                <port>m_axi_gmem0_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="image_in"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="18" final_bitwidth="32" argName="image_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem1_" paramPrefix="C_M_AXI_GMEM1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">WRITE_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem1_ARADDR</port>
                <port>m_axi_gmem1_ARBURST</port>
                <port>m_axi_gmem1_ARCACHE</port>
                <port>m_axi_gmem1_ARID</port>
                <port>m_axi_gmem1_ARLEN</port>
                <port>m_axi_gmem1_ARLOCK</port>
                <port>m_axi_gmem1_ARPROT</port>
                <port>m_axi_gmem1_ARQOS</port>
                <port>m_axi_gmem1_ARREADY</port>
                <port>m_axi_gmem1_ARREGION</port>
                <port>m_axi_gmem1_ARSIZE</port>
                <port>m_axi_gmem1_ARUSER</port>
                <port>m_axi_gmem1_ARVALID</port>
                <port>m_axi_gmem1_AWADDR</port>
                <port>m_axi_gmem1_AWBURST</port>
                <port>m_axi_gmem1_AWCACHE</port>
                <port>m_axi_gmem1_AWID</port>
                <port>m_axi_gmem1_AWLEN</port>
                <port>m_axi_gmem1_AWLOCK</port>
                <port>m_axi_gmem1_AWPROT</port>
                <port>m_axi_gmem1_AWQOS</port>
                <port>m_axi_gmem1_AWREADY</port>
                <port>m_axi_gmem1_AWREGION</port>
                <port>m_axi_gmem1_AWSIZE</port>
                <port>m_axi_gmem1_AWUSER</port>
                <port>m_axi_gmem1_AWVALID</port>
                <port>m_axi_gmem1_BID</port>
                <port>m_axi_gmem1_BREADY</port>
                <port>m_axi_gmem1_BRESP</port>
                <port>m_axi_gmem1_BUSER</port>
                <port>m_axi_gmem1_BVALID</port>
                <port>m_axi_gmem1_RDATA</port>
                <port>m_axi_gmem1_RID</port>
                <port>m_axi_gmem1_RLAST</port>
                <port>m_axi_gmem1_RREADY</port>
                <port>m_axi_gmem1_RRESP</port>
                <port>m_axi_gmem1_RUSER</port>
                <port>m_axi_gmem1_RVALID</port>
                <port>m_axi_gmem1_WDATA</port>
                <port>m_axi_gmem1_WID</port>
                <port>m_axi_gmem1_WLAST</port>
                <port>m_axi_gmem1_WREADY</port>
                <port>m_axi_gmem1_WSTRB</port>
                <port>m_axi_gmem1_WUSER</port>
                <port>m_axi_gmem1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="mask_out"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="18" final_bitwidth="32" argName="mask_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem2" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem2_" paramPrefix="C_M_AXI_GMEM2_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem2_ARADDR</port>
                <port>m_axi_gmem2_ARBURST</port>
                <port>m_axi_gmem2_ARCACHE</port>
                <port>m_axi_gmem2_ARID</port>
                <port>m_axi_gmem2_ARLEN</port>
                <port>m_axi_gmem2_ARLOCK</port>
                <port>m_axi_gmem2_ARPROT</port>
                <port>m_axi_gmem2_ARQOS</port>
                <port>m_axi_gmem2_ARREADY</port>
                <port>m_axi_gmem2_ARREGION</port>
                <port>m_axi_gmem2_ARSIZE</port>
                <port>m_axi_gmem2_ARUSER</port>
                <port>m_axi_gmem2_ARVALID</port>
                <port>m_axi_gmem2_AWADDR</port>
                <port>m_axi_gmem2_AWBURST</port>
                <port>m_axi_gmem2_AWCACHE</port>
                <port>m_axi_gmem2_AWID</port>
                <port>m_axi_gmem2_AWLEN</port>
                <port>m_axi_gmem2_AWLOCK</port>
                <port>m_axi_gmem2_AWPROT</port>
                <port>m_axi_gmem2_AWQOS</port>
                <port>m_axi_gmem2_AWREADY</port>
                <port>m_axi_gmem2_AWREGION</port>
                <port>m_axi_gmem2_AWSIZE</port>
                <port>m_axi_gmem2_AWUSER</port>
                <port>m_axi_gmem2_AWVALID</port>
                <port>m_axi_gmem2_BID</port>
                <port>m_axi_gmem2_BREADY</port>
                <port>m_axi_gmem2_BRESP</port>
                <port>m_axi_gmem2_BUSER</port>
                <port>m_axi_gmem2_BVALID</port>
                <port>m_axi_gmem2_RDATA</port>
                <port>m_axi_gmem2_RID</port>
                <port>m_axi_gmem2_RLAST</port>
                <port>m_axi_gmem2_RREADY</port>
                <port>m_axi_gmem2_RRESP</port>
                <port>m_axi_gmem2_RUSER</port>
                <port>m_axi_gmem2_RVALID</port>
                <port>m_axi_gmem2_WDATA</port>
                <port>m_axi_gmem2_WID</port>
                <port>m_axi_gmem2_WLAST</port>
                <port>m_axi_gmem2_WREADY</port>
                <port>m_axi_gmem2_WSTRB</port>
                <port>m_axi_gmem2_WUSER</port>
                <port>m_axi_gmem2_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="weights"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="18" final_bitwidth="32" argName="weights"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="13">Interface, Read/Write, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_gmem0">READ_ONLY, 18 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=2</column>
                    <column name="m_axi_gmem1">WRITE_ONLY, 18 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, </column>
                    <column name="m_axi_gmem2">READ_ONLY, 18 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=2</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 6, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">image_in_1, 0x10, 32, W, Data signal of image_in, </column>
                    <column name="s_axi_control">image_in_2, 0x14, 32, W, Data signal of image_in, </column>
                    <column name="s_axi_control">mask_out_1, 0x1c, 32, W, Data signal of mask_out, </column>
                    <column name="s_axi_control">mask_out_2, 0x20, 32, W, Data signal of mask_out, </column>
                    <column name="s_axi_control">weights_1, 0x28, 32, W, Data signal of weights, </column>
                    <column name="s_axi_control">weights_2, 0x2c, 32, W, Data signal of weights, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="image_in">in, ap_fixed&lt;18 8 AP_RND AP_SAT 0&gt;*</column>
                    <column name="mask_out">out, ap_fixed&lt;18 8 AP_RND AP_SAT 0&gt;*</column>
                    <column name="weights">in, ap_fixed&lt;18 8 AP_RND AP_SAT 0&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="image_in">m_axi_gmem0, interface, , channel=0</column>
                    <column name="image_in">s_axi_control, register, offset, name=image_in_1 offset=0x10 range=32</column>
                    <column name="image_in">s_axi_control, register, offset, name=image_in_2 offset=0x14 range=32</column>
                    <column name="mask_out">m_axi_gmem1, interface, , channel=0</column>
                    <column name="mask_out">s_axi_control, register, offset, name=mask_out_1 offset=0x1c range=32</column>
                    <column name="mask_out">s_axi_control, register, offset, name=mask_out_2 offset=0x20 range=32</column>
                    <column name="weights">m_axi_gmem2, interface, , channel=0</column>
                    <column name="weights">s_axi_control, register, offset, name=weights_1 offset=0x28 range=32</column>
                    <column name="weights">s_axi_control, register, offset, name=weights_2 offset=0x2c range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_gmem0">read, 512, 32, VITIS_LOOP_30_1, C:/RP-FPGA/PVM/unet_top.cpp:30:22</column>
                    <column name="m_axi_gmem1">write, 1024, 32, VITIS_LOOP_44_2, C:/RP-FPGA/PVM/unet_top.cpp:44:22</column>
                    <column name="m_axi_gmem2">read, 32, 32, VITIS_LOOP_89_2, C:/RP-FPGA/PVM/pvm_layer.h:89:26</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_gmem0">image_in, C:/RP-FPGA/PVM/unet_top.cpp:32:14, read, Widen Fail, , , , , i24 allocated space contains padding. This is unsupported</column>
                    <column name="m_axi_gmem0">image_in, C:/RP-FPGA/PVM/unet_top.cpp:32:14, read, Inferred, 512, VITIS_LOOP_30_1, C:/RP-FPGA/PVM/unet_top.cpp:30:22, , </column>
                    <column name="m_axi_gmem1">mask_out, C:/RP-FPGA/PVM/unet_top.cpp:46:14, write, Widen Fail, , , , , i24 allocated space contains padding. This is unsupported</column>
                    <column name="m_axi_gmem1">mask_out, C:/RP-FPGA/PVM/unet_top.cpp:46:14, write, Inferred, 1024, VITIS_LOOP_44_2, C:/RP-FPGA/PVM/unet_top.cpp:44:22, , </column>
                    <column name="m_axi_gmem2">proj_bias, C:/RP-FPGA/PVM/pvm_layer.h:88:29, read, Fail, , , , 214-231, Access is clobbered by load</column>
                    <column name="m_axi_gmem2">proj_weights, C:/RP-FPGA/PVM/pvm_layer.h:91:28, read, Widen Fail, , , , , i24 allocated space contains padding. This is unsupported</column>
                    <column name="m_axi_gmem2">proj_weights, C:/RP-FPGA/PVM/pvm_layer.h:91:28, read, Fail, , , , 214-231, Access is clobbered by load</column>
                    <column name="m_axi_gmem2">proj_weights, C:/RP-FPGA/PVM/pvm_layer.h:91:28, read, Inferred, 32, VITIS_LOOP_89_2, C:/RP-FPGA/PVM/pvm_layer.h:89:26, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="inline" location="../../../RP-FPGA/PVM/activations.h:8" status="valid" parentFunction="exp_lut_approx" variable="" isDirective="0" options=""/>
        <Pragma type="bind_storage" location="../../../RP-FPGA/PVM/activations.h:17" status="valid" parentFunction="exp_lut_approx" variable="lut_values" isDirective="0" options="variable=lut_values type=rom_1p impl=bram"/>
        <Pragma type="inline" location="../../../RP-FPGA/PVM/activations.h:37" status="valid" parentFunction="softplus_approx" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../RP-FPGA/PVM/activations.h:47" status="valid" parentFunction="silu_approx" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../RP-FPGA/PVM/image_preprocess.cpp:6" status="valid" parentFunction="forward" variable="local_buf" isDirective="0" options="variable=local_buf complete"/>
        <Pragma type="pipeline" location="../../../RP-FPGA/PVM/image_preprocess.cpp:10" status="valid" parentFunction="forward" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="array_partition" location="../../../RP-FPGA/PVM/image_preprocess.cpp:16" status="valid" parentFunction="forward" variable="vec.data" isDirective="0" options="variable=vec.data complete"/>
        <Pragma type="unroll" location="../../../RP-FPGA/PVM/image_preprocess.cpp:18" status="valid" parentFunction="forward" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../RP-FPGA/PVM/layers.h:17" status="valid" parentFunction="rmsnorm" variable="weights" isDirective="0" options="variable=weights complete"/>
        <Pragma type="pipeline" location="../../../RP-FPGA/PVM/layers.h:34" status="valid" parentFunction="forward" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="pipeline" location="../../../RP-FPGA/PVM/layers.h:43" status="valid" parentFunction="forward" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="pipeline" location="../../../RP-FPGA/PVM/layers.h:65" status="valid" parentFunction="forward" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="array_partition" location="../../../RP-FPGA/PVM/layers.h:82" status="valid" parentFunction="conv1dblock" variable="line_buffer" isDirective="0" options="variable=line_buffer complete dim=0"/>
        <Pragma type="array_partition" location="../../../RP-FPGA/PVM/layers.h:83" status="valid" parentFunction="conv1dblock" variable="weights" isDirective="0" options="variable=weights complete dim=0"/>
        <Pragma type="pipeline" location="../../../RP-FPGA/PVM/layers.h:102" status="valid" parentFunction="forward" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="pipeline" location="../../../RP-FPGA/PVM/layers.h:139" status="valid" parentFunction="forward" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="pipeline" location="../../../RP-FPGA/PVM/layers.h:160" status="valid" parentFunction="forward" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="inline" location="../../../RP-FPGA/PVM/pvm_layer.h:15" status="valid" parentFunction="pvm_split_and_norm" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="../../../RP-FPGA/PVM/pvm_layer.h:26" status="valid" parentFunction="pvm_split_and_norm" variable="x" isDirective="0" options="variable=x complete"/>
        <Pragma type="pipeline" location="../../../RP-FPGA/PVM/pvm_layer.h:30" status="valid" parentFunction="pvm_split_and_norm" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="pipeline" location="../../../RP-FPGA/PVM/pvm_layer.h:38" status="valid" parentFunction="pvm_split_and_norm" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="pipeline" location="../../../RP-FPGA/PVM/pvm_layer.h:49" status="valid" parentFunction="pvm_split_and_norm" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="unroll" location="../../../RP-FPGA/PVM/pvm_layer.h:52" status="valid" parentFunction="pvm_split_and_norm" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../RP-FPGA/PVM/pvm_layer.h:73" status="valid" parentFunction="pvm_merge_and_project" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="../../../RP-FPGA/PVM/pvm_layer.h:85" status="valid" parentFunction="pvm_merge_and_project" variable="local_proj_w" isDirective="0" options="variable=local_proj_w complete dim=2"/>
        <Pragma type="pipeline" location="../../../RP-FPGA/PVM/pvm_layer.h:90" status="valid" parentFunction="pvm_merge_and_project" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="array_partition" location="../../../RP-FPGA/PVM/pvm_layer.h:100" status="valid" parentFunction="pvm_merge_and_project" variable="merged" isDirective="0" options="variable=merged complete"/>
        <Pragma type="pipeline" location="../../../RP-FPGA/PVM/pvm_layer.h:104" status="valid" parentFunction="pvm_merge_and_project" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="unroll" location="../../../RP-FPGA/PVM/pvm_layer.h:107" status="valid" parentFunction="pvm_merge_and_project" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../RP-FPGA/PVM/pvm_layer.h:119" status="valid" parentFunction="pvm_merge_and_project" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="pipeline" location="../../../RP-FPGA/PVM/pvm_layer.h:126" status="valid" parentFunction="pvm_merge_and_project" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="array_partition" location="../../../RP-FPGA/PVM/pvm_layer.h:137" status="valid" parentFunction="pvm_merge_and_project" variable="norm_merged" isDirective="0" options="variable=norm_merged complete"/>
        <Pragma type="pipeline" location="../../../RP-FPGA/PVM/pvm_layer.h:140" status="valid" parentFunction="pvm_merge_and_project" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="pipeline" location="../../../RP-FPGA/PVM/pvm_layer.h:147" status="valid" parentFunction="pvm_merge_and_project" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="dataflow" location="../../../RP-FPGA/PVM/pvm_layer.h:167" status="valid" parentFunction="custom_pvm_layer" variable="" isDirective="0" options=""/>
        <Pragma type="stream" location="../../../RP-FPGA/PVM/pvm_layer.h:171" status="valid" parentFunction="custom_pvm_layer" variable="mamba_in" isDirective="0" options="variable=mamba_in depth=16"/>
        <Pragma type="stream" location="../../../RP-FPGA/PVM/pvm_layer.h:172" status="valid" parentFunction="custom_pvm_layer" variable="mamba_out" isDirective="0" options="variable=mamba_out depth=16"/>
        <Pragma type="array_partition" location="../../../RP-FPGA/PVM/s6_layer.cpp:13" status="valid" parentFunction="forward" variable="state" isDirective="0" options="variable=state complete"/>
        <Pragma type="unroll" location="../../../RP-FPGA/PVM/s6_layer.cpp:17" status="valid" parentFunction="forward" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../RP-FPGA/PVM/s6_layer.cpp:23" status="valid" parentFunction="forward" variable="" isDirective="0" options="min=1024 max=1024 avg=1024"/>
        <Pragma type="array_partition" location="../../../RP-FPGA/PVM/s6_layer.cpp:26" status="valid" parentFunction="forward" variable="out_vec.data" isDirective="0" options="variable=out_vec.data complete"/>
        <Pragma type="pipeline" location="../../../RP-FPGA/PVM/s6_layer.cpp:30" status="valid" parentFunction="forward" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="array_partition" location="../../../RP-FPGA/PVM/s6_param_gen.cpp:15" status="valid" parentFunction="forward" variable="params.delta" isDirective="0" options="variable=params.delta complete"/>
        <Pragma type="array_partition" location="../../../RP-FPGA/PVM/s6_param_gen.cpp:16" status="valid" parentFunction="forward" variable="params.B" isDirective="0" options="variable=params.B complete"/>
        <Pragma type="array_partition" location="../../../RP-FPGA/PVM/s6_param_gen.cpp:17" status="valid" parentFunction="forward" variable="params.C" isDirective="0" options="variable=params.C complete"/>
        <Pragma type="array_partition" location="../../../RP-FPGA/PVM/s6_param_gen.cpp:18" status="valid" parentFunction="forward" variable="params.x" isDirective="0" options="variable=params.x complete"/>
        <Pragma type="pipeline" location="../../../RP-FPGA/PVM/s6_param_gen.cpp:22" status="valid" parentFunction="forward" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="interface" location="../../../RP-FPGA/PVM/unet_top.cpp:14" status="valid" parentFunction="unet_pvm_top" variable="image_in" isDirective="0" options="m_axi port=image_in bundle=gmem0 depth=512"/>
        <Pragma type="interface" location="../../../RP-FPGA/PVM/unet_top.cpp:15" status="valid" parentFunction="unet_pvm_top" variable="mask_out" isDirective="0" options="m_axi port=mask_out bundle=gmem1 depth=1024"/>
        <Pragma type="interface" location="../../../RP-FPGA/PVM/unet_top.cpp:16" status="valid" parentFunction="unet_pvm_top" variable="weights" isDirective="0" options="m_axi port=weights bundle=gmem2 depth=2112"/>
        <Pragma type="interface" location="../../../RP-FPGA/PVM/unet_top.cpp:17" status="valid" parentFunction="unet_pvm_top" variable="return" isDirective="0" options="s_axilite port=return"/>
        <Pragma type="array_partition" location="../../../RP-FPGA/PVM/unet_top.cpp:22" status="valid" parentFunction="unet_pvm_top" variable="enc5_out" isDirective="0" options="variable=enc5_out cyclic factor=4 dim=1"/>
        <Pragma type="pipeline" location="../../../RP-FPGA/PVM/unet_top.cpp:31" status="valid" parentFunction="unet_pvm_top" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="pipeline" location="../../../RP-FPGA/PVM/unet_top.cpp:45" status="valid" parentFunction="unet_pvm_top" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="pipeline" location="../../../RP-FPGA/PVM/vision_mamba.cpp:9" status="valid" parentFunction="split_input" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="inline" location="../../../RP-FPGA/PVM/vision_mamba.cpp:20" status="valid" parentFunction="run" variable="" isDirective="0" options="off"/>
        <Pragma type="dataflow" location="../../../RP-FPGA/PVM/vision_mamba.cpp:22" status="valid" parentFunction="run" variable="" isDirective="0" options=""/>
        <Pragma type="stream" location="../../../RP-FPGA/PVM/vision_mamba.cpp:33" status="valid" parentFunction="run" variable="s_res" isDirective="0" options="variable=s_res depth=1024"/>
        <Pragma type="stream" location="../../../RP-FPGA/PVM/vision_mamba.cpp:34" status="valid" parentFunction="run" variable="s_gate" isDirective="0" options="variable=s_gate depth=1024"/>
        <Pragma type="stream" location="../../../RP-FPGA/PVM/vision_mamba.cpp:35" status="valid" parentFunction="run" variable="s_main" isDirective="0" options="variable=s_main depth=16"/>
        <Pragma type="stream" location="../../../RP-FPGA/PVM/vision_mamba.cpp:36" status="valid" parentFunction="run" variable="s_in_norm" isDirective="0" options="variable=s_in_norm depth=16"/>
        <Pragma type="stream" location="../../../RP-FPGA/PVM/vision_mamba.cpp:37" status="valid" parentFunction="run" variable="s_norm_out" isDirective="0" options="variable=s_norm_out depth=16"/>
        <Pragma type="stream" location="../../../RP-FPGA/PVM/vision_mamba.cpp:38" status="valid" parentFunction="run" variable="s_ssm_out" isDirective="0" options="variable=s_ssm_out depth=16"/>
        <Pragma type="stream" location="../../../RP-FPGA/PVM/vision_mamba.cpp:39" status="valid" parentFunction="run" variable="s_conv_out" isDirective="0" options="variable=s_conv_out depth=16"/>
        <Pragma type="stream" location="../../../RP-FPGA/PVM/vision_mamba.cpp:40" status="valid" parentFunction="run" variable="s_norm_out" isDirective="0" options="variable=s_norm_out depth=16"/>
        <Pragma type="stream" location="../../../RP-FPGA/PVM/vision_mamba.cpp:41" status="valid" parentFunction="run" variable="s_params_fwd" isDirective="0" options="variable=s_params_fwd depth=16"/>
    </PragmaReport>
    <AutoPragmaReport>
        <AutoPragma type="array_partition" parentFunction="conv1dblock::forward" options="dim=1 type=complete variable=in_vec" pragmaLocId="../../../RP-FPGA/PVM/layers.h:98:0" srcPragmaType="pipeline" srcPragmaLoc="../../../RP-FPGA/PVM/layers.h:102:0" srcPragmaSource="pragma" srcIsDirective="0" srcIsSlxDirective="0" variable="in_vec" varLoc=""/>
        <AutoPragma type="array_partition" parentFunction="conv1dblock::forward" options="dim=1 type=complete variable=out_vec" pragmaLocId="../../../RP-FPGA/PVM/layers.h:99:0" srcPragmaType="pipeline" srcPragmaLoc="../../../RP-FPGA/PVM/layers.h:102:0" srcPragmaSource="pragma" srcIsDirective="0" srcIsSlxDirective="0" variable="out_vec" varLoc=""/>
        <AutoPragma type="array_partition" parentFunction="outputblock::forward" options="dim=1 type=complete variable=s" pragmaLocId="../../../RP-FPGA/PVM/layers.h:133:0" srcPragmaType="pipeline" srcPragmaLoc="../../../RP-FPGA/PVM/layers.h:139:0" srcPragmaSource="pragma" srcIsDirective="0" srcIsSlxDirective="0" variable="s" varLoc=""/>
        <AutoPragma type="array_partition" parentFunction="outputblock::forward" options="dim=1 type=complete variable=g" pragmaLocId="../../../RP-FPGA/PVM/layers.h:134:0" srcPragmaType="pipeline" srcPragmaLoc="../../../RP-FPGA/PVM/layers.h:139:0" srcPragmaSource="pragma" srcIsDirective="0" srcIsSlxDirective="0" variable="g" varLoc=""/>
        <AutoPragma type="array_partition" parentFunction="outputblock::forward" options="dim=1 type=complete variable=r" pragmaLocId="../../../RP-FPGA/PVM/layers.h:135:0" srcPragmaType="pipeline" srcPragmaLoc="../../../RP-FPGA/PVM/layers.h:139:0" srcPragmaSource="pragma" srcIsDirective="0" srcIsSlxDirective="0" variable="r" varLoc=""/>
        <AutoPragma type="array_partition" parentFunction="outputblock::forward" options="dim=1 type=complete variable=y" pragmaLocId="../../../RP-FPGA/PVM/layers.h:136:0" srcPragmaType="pipeline" srcPragmaLoc="../../../RP-FPGA/PVM/layers.h:139:0" srcPragmaSource="pragma" srcIsDirective="0" srcIsSlxDirective="0" variable="y" varLoc=""/>
        <AutoPragma type="loop_flatten" parentFunction="pvm_merge_and_project&lt;config_enc5&gt;" options="0" pragmaLocId="../../../RP-FPGA/PVM/pvm_layer.h:87:0" srcPragmaType="performance" srcPragmaLoc="../../../RP-FPGA/PVM/pvm_layer.h:87:0" srcPragmaSource="directive" srcIsDirective="1" srcIsSlxDirective="0" loopName="VITIS_LOOP_87_1" loopLoc="C:/RP-FPGA/PVM/pvm_layer.h:87:19"/>
        <AutoPragma type="array_partition" parentFunction="unet_pvm_top" options="dim=1 type=cyclic factor=4 variable=_ZZ12unet_pvm_topP8ap_fixedILi18ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_E8enc4_out" pragmaLocId="../../../RP-FPGA/PVM/unet_top.cpp:20:0" srcPragmaType="pipeline" srcPragmaLoc="../../../RP-FPGA/PVM/pvm_layer.h:104:0" srcPragmaSource="pragma" srcIsDirective="0" srcIsSlxDirective="0" variable="unet_pvm_top(ap_fixed&lt;18, 8, (ap_q_mode)0, (ap_o_mode)0, 0&gt;*, ap_fixed&lt;18, 8, (ap_q_mode)0, (ap_o_mode)0, 0&gt;*, ap_fixed&lt;18, 8, (ap_q_mode)0, (ap_o_mode)0, 0&gt;*)::enc4_out" varLoc=""/>
        <AutoPragma type="array_partition" parentFunction="unet_pvm_top" options="dim=1 type=cyclic factor=2 variable=_ZZL14exp_lut_approx8ap_fixedILi18ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEE10lut_values" pragmaLocId="../../../RP-FPGA/PVM/activations.h:10:0" srcPragmaType="pipeline" srcPragmaLoc="../../../RP-FPGA/PVM/s6_layer.cpp:30:0" srcPragmaSource="pragma" srcIsDirective="0" srcIsSlxDirective="0" variable="exp_lut_approx(ap_fixed&lt;18, 8, (ap_q_mode)0, (ap_o_mode)0, 0&gt;)::lut_values" varLoc=""/>
        <AutoPragma type="array_partition" parentFunction="s6layer::forward" options="dim=1 type=complete variable=p.B" pragmaLocId="../../../RP-FPGA/PVM/s6_layer.cpp:24:0" srcPragmaType="pipeline" srcPragmaLoc="../../../RP-FPGA/PVM/s6_layer.cpp:30:0" srcPragmaSource="pragma" srcIsDirective="0" srcIsSlxDirective="0" variable="p.B" varLoc=""/>
        <AutoPragma type="array_partition" parentFunction="s6paramgen::forward" options="dim=1 type=complete variable=p" pragmaLocId="../../../RP-FPGA/PVM/s6_param_gen.cpp:13:0" srcPragmaType="pipeline" srcPragmaLoc="../../../RP-FPGA/PVM/s6_param_gen.cpp:22:0" srcPragmaSource="pragma" srcIsDirective="0" srcIsSlxDirective="0" variable="p" varLoc=""/>
    </AutoPragmaReport>
</profile>

