Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (lin64) Build 2288692 Thu Jul 26 18:23:50 MDT 2018
| Date         : Wed Feb 27 23:34:46 2019
| Host         : camilo-X455LAB running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6 register/latch pins with no clock driven by root clock pin: AudVid/audvid_clockmanager/Reloj2/I2SCLK_reg/Q (HIGH)

 There are 61 register/latch pins with no clock driven by root clock pin: AudVid/i2s/I2S_WS_reg/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: AudVid/sd_spi/EnableDataRead_reg/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: AudVid/sd_spi/spi/DataClk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: AudVid/sd_spi/spiInitClock/OutputCLK_reg/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[10]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[11]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[12]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[13]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[14]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[15]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[16]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[17]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[18]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[19]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[20]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[21]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[22]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[23]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[24]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[3]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[4]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[5]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[6]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[7]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[8]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[9]/Q (HIGH)

 There are 61 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/spi/dataClk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 436 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 2 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.957        0.000                      0                 6513        0.049        0.000                      0                 6513        3.000        0.000                       0                  2165  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                             ------------         ----------      --------------
clk100                            {0.000 5.000}        10.000          100.000         
  I2S_CLK_reloj2_clk_wiz_0_0      {0.000 35.431}       70.862          14.112          
  MasterClocK_reloj1_clk_wiz_0_0  {0.000 5.000}        10.000          100.000         
  SD_Clock_reloj1_clk_wiz_0_0     {0.000 40.000}       80.000          12.500          
  TFT_Clock_reloj1_clk_wiz_0_0    {0.000 80.000}       160.000         6.250           
  clkfbout_reloj1_clk_wiz_0_0     {0.000 5.000}        10.000          100.000         
  clkfbout_reloj2_clk_wiz_0_0     {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                  0.957        0.000                      0                 6002        0.049        0.000                      0                 6002        3.000        0.000                       0                  1925  
  I2S_CLK_reloj2_clk_wiz_0_0           68.817        0.000                      0                   12        0.122        0.000                      0                   12       34.931        0.000                       0                    15  
  MasterClocK_reloj1_clk_wiz_0_0        6.035        0.000                      0                   46        0.160        0.000                      0                   46        3.750        0.000                       0                   165  
  SD_Clock_reloj1_clk_wiz_0_0          37.129        0.000                      0                   49        0.122        0.000                      0                   49       39.500        0.000                       0                    38  
  TFT_Clock_reloj1_clk_wiz_0_0        158.077        0.000                      0                   13        0.122        0.000                      0                   13       53.360        0.000                       0                    16  
  clkfbout_reloj1_clk_wiz_0_0                                                                                                                                                       7.845        0.000                       0                     3  
  clkfbout_reloj2_clk_wiz_0_0                                                                                                                                                      47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk100                          MasterClocK_reloj1_clk_wiz_0_0        4.794        0.000                      0                  391        0.151        0.000                      0                  391  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :            0  Failing Endpoints,  Worst Slack        0.957ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.957ns  (required time - arrival time)
  Source:                 soc_uart_eventmanager_storage_full_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/multiplier/product_reg__0/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        8.534ns  (logic 1.750ns (20.505%)  route 6.784ns (79.495%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.566     5.087    clk100_IBUF_BUFG
    SLICE_X28Y3          FDRE                                         r  soc_uart_eventmanager_storage_full_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y3          FDRE (Prop_fdre_C_Q)         0.456     5.543 r  soc_uart_eventmanager_storage_full_reg[1]/Q
                         net (fo=3, routed)           0.659     6.202    lm32_cpu/multiplier/soc_uart_eventmanager_storage_full_reg[1]
    SLICE_X29Y3          LUT4 (Prop_lut4_I1_O)        0.124     6.326 r  lm32_cpu/multiplier/pc_m[31]_i_5/O
                         net (fo=2, routed)           1.091     7.417    lm32_cpu/interrupt_unit/soc_lm32_interrupt[1]
    SLICE_X48Y3          LUT6 (Prop_lut6_I5_O)        0.124     7.541 f  lm32_cpu/interrupt_unit/pc_m[31]_i_3/O
                         net (fo=3, routed)           0.764     8.305    lm32_cpu/interrupt_unit/product_reg__0_0
    SLICE_X40Y1          LUT5 (Prop_lut5_I2_O)        0.124     8.429 f  lm32_cpu/interrupt_unit/pc_m[31]_i_1/O
                         net (fo=183, routed)         0.583     9.013    lm32_cpu/interrupt_unit/product_reg__0[0]
    SLICE_X37Y4          LUT6 (Prop_lut6_I5_O)        0.124     9.137 f  lm32_cpu/interrupt_unit/pc_f[31]_i_6/O
                         net (fo=25, routed)          0.610     9.746    lm32_cpu/interrupt_unit/a_reg[0]_1
    SLICE_X39Y3          LUT4 (Prop_lut4_I0_O)        0.118     9.864 r  lm32_cpu/interrupt_unit/b[14]_i_2/O
                         net (fo=47, routed)          1.359    11.223    lm32_cpu/p_37_in
    SLICE_X47Y9          LUT3 (Prop_lut3_I1_O)        0.354    11.577 r  lm32_cpu/store_operand_x[30]_i_1/O
                         net (fo=2, routed)           0.689    12.266    lm32_cpu/instruction_unit/x_result_sel_csr_x_reg[15]
    SLICE_X49Y9          LUT5 (Prop_lut5_I1_O)        0.326    12.592 r  lm32_cpu/instruction_unit/b[30]_i_1/O
                         net (fo=3, routed)           1.029    13.622    lm32_cpu/multiplier/instruction_d_reg[28][30]
    DSP48_X1Y6           DSP48E1                                      r  lm32_cpu/multiplier/product_reg__0/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.535    14.876    lm32_cpu/multiplier/clk100_IBUF_BUFG
    DSP48_X1Y6           DSP48E1                                      r  lm32_cpu/multiplier/product_reg__0/CLK
                         clock pessimism              0.188    15.064    
                         clock uncertainty           -0.035    15.028    
    DSP48_X1Y6           DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.450    14.578    lm32_cpu/multiplier/product_reg__0
  -------------------------------------------------------------------
                         required time                         14.578    
                         arrival time                         -13.622    
  -------------------------------------------------------------------
                         slack                                  0.957    

Slack (MET) :             0.979ns  (required time - arrival time)
  Source:                 soc_uart_eventmanager_storage_full_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/cycles_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        8.676ns  (logic 1.556ns (17.935%)  route 7.120ns (82.065%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.566     5.087    clk100_IBUF_BUFG
    SLICE_X28Y3          FDRE                                         r  soc_uart_eventmanager_storage_full_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y3          FDRE (Prop_fdre_C_Q)         0.456     5.543 f  soc_uart_eventmanager_storage_full_reg[1]/Q
                         net (fo=3, routed)           0.659     6.202    lm32_cpu/multiplier/soc_uart_eventmanager_storage_full_reg[1]
    SLICE_X29Y3          LUT4 (Prop_lut4_I1_O)        0.124     6.326 f  lm32_cpu/multiplier/pc_m[31]_i_5/O
                         net (fo=2, routed)           1.091     7.417    lm32_cpu/interrupt_unit/soc_lm32_interrupt[1]
    SLICE_X48Y3          LUT6 (Prop_lut6_I5_O)        0.124     7.541 r  lm32_cpu/interrupt_unit/pc_m[31]_i_3/O
                         net (fo=3, routed)           0.764     8.305    lm32_cpu/interrupt_unit/product_reg__0_0
    SLICE_X40Y1          LUT5 (Prop_lut5_I2_O)        0.124     8.429 r  lm32_cpu/interrupt_unit/pc_m[31]_i_1/O
                         net (fo=183, routed)         0.545     8.975    lm32_cpu/mc_arithmetic/store_x_reg[0]
    SLICE_X44Y2          LUT6 (Prop_lut6_I5_O)        0.124     9.099 r  lm32_cpu/mc_arithmetic/pc_x[31]_i_2/O
                         net (fo=255, routed)         0.692     9.790    lm32_cpu/load_store_unit/dcache/FSM_sequential_state_reg[1]
    SLICE_X40Y2          LUT4 (Prop_lut4_I3_O)        0.153     9.943 f  lm32_cpu/load_store_unit/dcache/mem_reg_i_26/O
                         net (fo=2, routed)           0.807    10.751    lm32_cpu/instruction_unit/load_x_reg
    SLICE_X37Y3          LUT6 (Prop_lut6_I5_O)        0.327    11.078 r  lm32_cpu/instruction_unit/mem_reg_i_12/O
                         net (fo=157, routed)         1.518    12.595    lm32_cpu/mc_arithmetic/m_bypass_enable_m_reg
    SLICE_X57Y15         LUT3 (Prop_lut3_I0_O)        0.124    12.719 r  lm32_cpu/mc_arithmetic/cycles[5]_i_1/O
                         net (fo=70, routed)          1.044    13.763    lm32_cpu/mc_arithmetic/cycles[5]_i_1_n_0
    SLICE_X57Y3          FDRE                                         r  lm32_cpu/mc_arithmetic/cycles_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.453    14.794    lm32_cpu/mc_arithmetic/clk100_IBUF_BUFG
    SLICE_X57Y3          FDRE                                         r  lm32_cpu/mc_arithmetic/cycles_reg[2]/C
                         clock pessimism              0.188    14.982    
                         clock uncertainty           -0.035    14.947    
    SLICE_X57Y3          FDRE (Setup_fdre_C_CE)      -0.205    14.742    lm32_cpu/mc_arithmetic/cycles_reg[2]
  -------------------------------------------------------------------
                         required time                         14.742    
                         arrival time                         -13.763    
  -------------------------------------------------------------------
                         slack                                  0.979    

Slack (MET) :             0.979ns  (required time - arrival time)
  Source:                 soc_uart_eventmanager_storage_full_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/cycles_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        8.676ns  (logic 1.556ns (17.935%)  route 7.120ns (82.065%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.566     5.087    clk100_IBUF_BUFG
    SLICE_X28Y3          FDRE                                         r  soc_uart_eventmanager_storage_full_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y3          FDRE (Prop_fdre_C_Q)         0.456     5.543 f  soc_uart_eventmanager_storage_full_reg[1]/Q
                         net (fo=3, routed)           0.659     6.202    lm32_cpu/multiplier/soc_uart_eventmanager_storage_full_reg[1]
    SLICE_X29Y3          LUT4 (Prop_lut4_I1_O)        0.124     6.326 f  lm32_cpu/multiplier/pc_m[31]_i_5/O
                         net (fo=2, routed)           1.091     7.417    lm32_cpu/interrupt_unit/soc_lm32_interrupt[1]
    SLICE_X48Y3          LUT6 (Prop_lut6_I5_O)        0.124     7.541 r  lm32_cpu/interrupt_unit/pc_m[31]_i_3/O
                         net (fo=3, routed)           0.764     8.305    lm32_cpu/interrupt_unit/product_reg__0_0
    SLICE_X40Y1          LUT5 (Prop_lut5_I2_O)        0.124     8.429 r  lm32_cpu/interrupt_unit/pc_m[31]_i_1/O
                         net (fo=183, routed)         0.545     8.975    lm32_cpu/mc_arithmetic/store_x_reg[0]
    SLICE_X44Y2          LUT6 (Prop_lut6_I5_O)        0.124     9.099 r  lm32_cpu/mc_arithmetic/pc_x[31]_i_2/O
                         net (fo=255, routed)         0.692     9.790    lm32_cpu/load_store_unit/dcache/FSM_sequential_state_reg[1]
    SLICE_X40Y2          LUT4 (Prop_lut4_I3_O)        0.153     9.943 f  lm32_cpu/load_store_unit/dcache/mem_reg_i_26/O
                         net (fo=2, routed)           0.807    10.751    lm32_cpu/instruction_unit/load_x_reg
    SLICE_X37Y3          LUT6 (Prop_lut6_I5_O)        0.327    11.078 r  lm32_cpu/instruction_unit/mem_reg_i_12/O
                         net (fo=157, routed)         1.518    12.595    lm32_cpu/mc_arithmetic/m_bypass_enable_m_reg
    SLICE_X57Y15         LUT3 (Prop_lut3_I0_O)        0.124    12.719 r  lm32_cpu/mc_arithmetic/cycles[5]_i_1/O
                         net (fo=70, routed)          1.044    13.763    lm32_cpu/mc_arithmetic/cycles[5]_i_1_n_0
    SLICE_X57Y3          FDRE                                         r  lm32_cpu/mc_arithmetic/cycles_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.453    14.794    lm32_cpu/mc_arithmetic/clk100_IBUF_BUFG
    SLICE_X57Y3          FDRE                                         r  lm32_cpu/mc_arithmetic/cycles_reg[3]/C
                         clock pessimism              0.188    14.982    
                         clock uncertainty           -0.035    14.947    
    SLICE_X57Y3          FDRE (Setup_fdre_C_CE)      -0.205    14.742    lm32_cpu/mc_arithmetic/cycles_reg[3]
  -------------------------------------------------------------------
                         required time                         14.742    
                         arrival time                         -13.763    
  -------------------------------------------------------------------
                         slack                                  0.979    

Slack (MET) :             0.979ns  (required time - arrival time)
  Source:                 soc_uart_eventmanager_storage_full_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/cycles_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        8.676ns  (logic 1.556ns (17.935%)  route 7.120ns (82.065%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.566     5.087    clk100_IBUF_BUFG
    SLICE_X28Y3          FDRE                                         r  soc_uart_eventmanager_storage_full_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y3          FDRE (Prop_fdre_C_Q)         0.456     5.543 f  soc_uart_eventmanager_storage_full_reg[1]/Q
                         net (fo=3, routed)           0.659     6.202    lm32_cpu/multiplier/soc_uart_eventmanager_storage_full_reg[1]
    SLICE_X29Y3          LUT4 (Prop_lut4_I1_O)        0.124     6.326 f  lm32_cpu/multiplier/pc_m[31]_i_5/O
                         net (fo=2, routed)           1.091     7.417    lm32_cpu/interrupt_unit/soc_lm32_interrupt[1]
    SLICE_X48Y3          LUT6 (Prop_lut6_I5_O)        0.124     7.541 r  lm32_cpu/interrupt_unit/pc_m[31]_i_3/O
                         net (fo=3, routed)           0.764     8.305    lm32_cpu/interrupt_unit/product_reg__0_0
    SLICE_X40Y1          LUT5 (Prop_lut5_I2_O)        0.124     8.429 r  lm32_cpu/interrupt_unit/pc_m[31]_i_1/O
                         net (fo=183, routed)         0.545     8.975    lm32_cpu/mc_arithmetic/store_x_reg[0]
    SLICE_X44Y2          LUT6 (Prop_lut6_I5_O)        0.124     9.099 r  lm32_cpu/mc_arithmetic/pc_x[31]_i_2/O
                         net (fo=255, routed)         0.692     9.790    lm32_cpu/load_store_unit/dcache/FSM_sequential_state_reg[1]
    SLICE_X40Y2          LUT4 (Prop_lut4_I3_O)        0.153     9.943 f  lm32_cpu/load_store_unit/dcache/mem_reg_i_26/O
                         net (fo=2, routed)           0.807    10.751    lm32_cpu/instruction_unit/load_x_reg
    SLICE_X37Y3          LUT6 (Prop_lut6_I5_O)        0.327    11.078 r  lm32_cpu/instruction_unit/mem_reg_i_12/O
                         net (fo=157, routed)         1.518    12.595    lm32_cpu/mc_arithmetic/m_bypass_enable_m_reg
    SLICE_X57Y15         LUT3 (Prop_lut3_I0_O)        0.124    12.719 r  lm32_cpu/mc_arithmetic/cycles[5]_i_1/O
                         net (fo=70, routed)          1.044    13.763    lm32_cpu/mc_arithmetic/cycles[5]_i_1_n_0
    SLICE_X57Y3          FDRE                                         r  lm32_cpu/mc_arithmetic/cycles_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.453    14.794    lm32_cpu/mc_arithmetic/clk100_IBUF_BUFG
    SLICE_X57Y3          FDRE                                         r  lm32_cpu/mc_arithmetic/cycles_reg[4]/C
                         clock pessimism              0.188    14.982    
                         clock uncertainty           -0.035    14.947    
    SLICE_X57Y3          FDRE (Setup_fdre_C_CE)      -0.205    14.742    lm32_cpu/mc_arithmetic/cycles_reg[4]
  -------------------------------------------------------------------
                         required time                         14.742    
                         arrival time                         -13.763    
  -------------------------------------------------------------------
                         slack                                  0.979    

Slack (MET) :             1.018ns  (required time - arrival time)
  Source:                 soc_uart_eventmanager_storage_full_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/cycles_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        8.672ns  (logic 1.556ns (17.942%)  route 7.116ns (82.058%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.566     5.087    clk100_IBUF_BUFG
    SLICE_X28Y3          FDRE                                         r  soc_uart_eventmanager_storage_full_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y3          FDRE (Prop_fdre_C_Q)         0.456     5.543 f  soc_uart_eventmanager_storage_full_reg[1]/Q
                         net (fo=3, routed)           0.659     6.202    lm32_cpu/multiplier/soc_uart_eventmanager_storage_full_reg[1]
    SLICE_X29Y3          LUT4 (Prop_lut4_I1_O)        0.124     6.326 f  lm32_cpu/multiplier/pc_m[31]_i_5/O
                         net (fo=2, routed)           1.091     7.417    lm32_cpu/interrupt_unit/soc_lm32_interrupt[1]
    SLICE_X48Y3          LUT6 (Prop_lut6_I5_O)        0.124     7.541 r  lm32_cpu/interrupt_unit/pc_m[31]_i_3/O
                         net (fo=3, routed)           0.764     8.305    lm32_cpu/interrupt_unit/product_reg__0_0
    SLICE_X40Y1          LUT5 (Prop_lut5_I2_O)        0.124     8.429 r  lm32_cpu/interrupt_unit/pc_m[31]_i_1/O
                         net (fo=183, routed)         0.545     8.975    lm32_cpu/mc_arithmetic/store_x_reg[0]
    SLICE_X44Y2          LUT6 (Prop_lut6_I5_O)        0.124     9.099 r  lm32_cpu/mc_arithmetic/pc_x[31]_i_2/O
                         net (fo=255, routed)         0.692     9.790    lm32_cpu/load_store_unit/dcache/FSM_sequential_state_reg[1]
    SLICE_X40Y2          LUT4 (Prop_lut4_I3_O)        0.153     9.943 f  lm32_cpu/load_store_unit/dcache/mem_reg_i_26/O
                         net (fo=2, routed)           0.807    10.751    lm32_cpu/instruction_unit/load_x_reg
    SLICE_X37Y3          LUT6 (Prop_lut6_I5_O)        0.327    11.078 r  lm32_cpu/instruction_unit/mem_reg_i_12/O
                         net (fo=157, routed)         1.518    12.595    lm32_cpu/mc_arithmetic/m_bypass_enable_m_reg
    SLICE_X57Y15         LUT3 (Prop_lut3_I0_O)        0.124    12.719 r  lm32_cpu/mc_arithmetic/cycles[5]_i_1/O
                         net (fo=70, routed)          1.040    13.760    lm32_cpu/mc_arithmetic/cycles[5]_i_1_n_0
    SLICE_X56Y3          FDRE                                         r  lm32_cpu/mc_arithmetic/cycles_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.453    14.794    lm32_cpu/mc_arithmetic/clk100_IBUF_BUFG
    SLICE_X56Y3          FDRE                                         r  lm32_cpu/mc_arithmetic/cycles_reg[0]/C
                         clock pessimism              0.188    14.982    
                         clock uncertainty           -0.035    14.947    
    SLICE_X56Y3          FDRE (Setup_fdre_C_CE)      -0.169    14.778    lm32_cpu/mc_arithmetic/cycles_reg[0]
  -------------------------------------------------------------------
                         required time                         14.778    
                         arrival time                         -13.760    
  -------------------------------------------------------------------
                         slack                                  1.018    

Slack (MET) :             1.018ns  (required time - arrival time)
  Source:                 soc_uart_eventmanager_storage_full_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/cycles_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        8.672ns  (logic 1.556ns (17.942%)  route 7.116ns (82.058%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.566     5.087    clk100_IBUF_BUFG
    SLICE_X28Y3          FDRE                                         r  soc_uart_eventmanager_storage_full_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y3          FDRE (Prop_fdre_C_Q)         0.456     5.543 f  soc_uart_eventmanager_storage_full_reg[1]/Q
                         net (fo=3, routed)           0.659     6.202    lm32_cpu/multiplier/soc_uart_eventmanager_storage_full_reg[1]
    SLICE_X29Y3          LUT4 (Prop_lut4_I1_O)        0.124     6.326 f  lm32_cpu/multiplier/pc_m[31]_i_5/O
                         net (fo=2, routed)           1.091     7.417    lm32_cpu/interrupt_unit/soc_lm32_interrupt[1]
    SLICE_X48Y3          LUT6 (Prop_lut6_I5_O)        0.124     7.541 r  lm32_cpu/interrupt_unit/pc_m[31]_i_3/O
                         net (fo=3, routed)           0.764     8.305    lm32_cpu/interrupt_unit/product_reg__0_0
    SLICE_X40Y1          LUT5 (Prop_lut5_I2_O)        0.124     8.429 r  lm32_cpu/interrupt_unit/pc_m[31]_i_1/O
                         net (fo=183, routed)         0.545     8.975    lm32_cpu/mc_arithmetic/store_x_reg[0]
    SLICE_X44Y2          LUT6 (Prop_lut6_I5_O)        0.124     9.099 r  lm32_cpu/mc_arithmetic/pc_x[31]_i_2/O
                         net (fo=255, routed)         0.692     9.790    lm32_cpu/load_store_unit/dcache/FSM_sequential_state_reg[1]
    SLICE_X40Y2          LUT4 (Prop_lut4_I3_O)        0.153     9.943 f  lm32_cpu/load_store_unit/dcache/mem_reg_i_26/O
                         net (fo=2, routed)           0.807    10.751    lm32_cpu/instruction_unit/load_x_reg
    SLICE_X37Y3          LUT6 (Prop_lut6_I5_O)        0.327    11.078 r  lm32_cpu/instruction_unit/mem_reg_i_12/O
                         net (fo=157, routed)         1.518    12.595    lm32_cpu/mc_arithmetic/m_bypass_enable_m_reg
    SLICE_X57Y15         LUT3 (Prop_lut3_I0_O)        0.124    12.719 r  lm32_cpu/mc_arithmetic/cycles[5]_i_1/O
                         net (fo=70, routed)          1.040    13.760    lm32_cpu/mc_arithmetic/cycles[5]_i_1_n_0
    SLICE_X56Y3          FDRE                                         r  lm32_cpu/mc_arithmetic/cycles_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.453    14.794    lm32_cpu/mc_arithmetic/clk100_IBUF_BUFG
    SLICE_X56Y3          FDRE                                         r  lm32_cpu/mc_arithmetic/cycles_reg[1]/C
                         clock pessimism              0.188    14.982    
                         clock uncertainty           -0.035    14.947    
    SLICE_X56Y3          FDRE (Setup_fdre_C_CE)      -0.169    14.778    lm32_cpu/mc_arithmetic/cycles_reg[1]
  -------------------------------------------------------------------
                         required time                         14.778    
                         arrival time                         -13.760    
  -------------------------------------------------------------------
                         slack                                  1.018    

Slack (MET) :             1.018ns  (required time - arrival time)
  Source:                 soc_uart_eventmanager_storage_full_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/cycles_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        8.672ns  (logic 1.556ns (17.942%)  route 7.116ns (82.058%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.566     5.087    clk100_IBUF_BUFG
    SLICE_X28Y3          FDRE                                         r  soc_uart_eventmanager_storage_full_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y3          FDRE (Prop_fdre_C_Q)         0.456     5.543 f  soc_uart_eventmanager_storage_full_reg[1]/Q
                         net (fo=3, routed)           0.659     6.202    lm32_cpu/multiplier/soc_uart_eventmanager_storage_full_reg[1]
    SLICE_X29Y3          LUT4 (Prop_lut4_I1_O)        0.124     6.326 f  lm32_cpu/multiplier/pc_m[31]_i_5/O
                         net (fo=2, routed)           1.091     7.417    lm32_cpu/interrupt_unit/soc_lm32_interrupt[1]
    SLICE_X48Y3          LUT6 (Prop_lut6_I5_O)        0.124     7.541 r  lm32_cpu/interrupt_unit/pc_m[31]_i_3/O
                         net (fo=3, routed)           0.764     8.305    lm32_cpu/interrupt_unit/product_reg__0_0
    SLICE_X40Y1          LUT5 (Prop_lut5_I2_O)        0.124     8.429 r  lm32_cpu/interrupt_unit/pc_m[31]_i_1/O
                         net (fo=183, routed)         0.545     8.975    lm32_cpu/mc_arithmetic/store_x_reg[0]
    SLICE_X44Y2          LUT6 (Prop_lut6_I5_O)        0.124     9.099 r  lm32_cpu/mc_arithmetic/pc_x[31]_i_2/O
                         net (fo=255, routed)         0.692     9.790    lm32_cpu/load_store_unit/dcache/FSM_sequential_state_reg[1]
    SLICE_X40Y2          LUT4 (Prop_lut4_I3_O)        0.153     9.943 f  lm32_cpu/load_store_unit/dcache/mem_reg_i_26/O
                         net (fo=2, routed)           0.807    10.751    lm32_cpu/instruction_unit/load_x_reg
    SLICE_X37Y3          LUT6 (Prop_lut6_I5_O)        0.327    11.078 r  lm32_cpu/instruction_unit/mem_reg_i_12/O
                         net (fo=157, routed)         1.518    12.595    lm32_cpu/mc_arithmetic/m_bypass_enable_m_reg
    SLICE_X57Y15         LUT3 (Prop_lut3_I0_O)        0.124    12.719 r  lm32_cpu/mc_arithmetic/cycles[5]_i_1/O
                         net (fo=70, routed)          1.040    13.760    lm32_cpu/mc_arithmetic/cycles[5]_i_1_n_0
    SLICE_X56Y3          FDRE                                         r  lm32_cpu/mc_arithmetic/cycles_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.453    14.794    lm32_cpu/mc_arithmetic/clk100_IBUF_BUFG
    SLICE_X56Y3          FDRE                                         r  lm32_cpu/mc_arithmetic/cycles_reg[5]/C
                         clock pessimism              0.188    14.982    
                         clock uncertainty           -0.035    14.947    
    SLICE_X56Y3          FDRE (Setup_fdre_C_CE)      -0.169    14.778    lm32_cpu/mc_arithmetic/cycles_reg[5]
  -------------------------------------------------------------------
                         required time                         14.778    
                         arrival time                         -13.760    
  -------------------------------------------------------------------
                         slack                                  1.018    

Slack (MET) :             1.052ns  (required time - arrival time)
  Source:                 soc_uart_eventmanager_storage_full_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/multiplier/product_reg__0/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        8.440ns  (logic 1.746ns (20.688%)  route 6.694ns (79.312%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.566     5.087    clk100_IBUF_BUFG
    SLICE_X28Y3          FDRE                                         r  soc_uart_eventmanager_storage_full_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y3          FDRE (Prop_fdre_C_Q)         0.456     5.543 r  soc_uart_eventmanager_storage_full_reg[1]/Q
                         net (fo=3, routed)           0.659     6.202    lm32_cpu/multiplier/soc_uart_eventmanager_storage_full_reg[1]
    SLICE_X29Y3          LUT4 (Prop_lut4_I1_O)        0.124     6.326 r  lm32_cpu/multiplier/pc_m[31]_i_5/O
                         net (fo=2, routed)           1.091     7.417    lm32_cpu/interrupt_unit/soc_lm32_interrupt[1]
    SLICE_X48Y3          LUT6 (Prop_lut6_I5_O)        0.124     7.541 f  lm32_cpu/interrupt_unit/pc_m[31]_i_3/O
                         net (fo=3, routed)           0.764     8.305    lm32_cpu/interrupt_unit/product_reg__0_0
    SLICE_X40Y1          LUT5 (Prop_lut5_I2_O)        0.124     8.429 f  lm32_cpu/interrupt_unit/pc_m[31]_i_1/O
                         net (fo=183, routed)         0.583     9.013    lm32_cpu/interrupt_unit/product_reg__0[0]
    SLICE_X37Y4          LUT6 (Prop_lut6_I5_O)        0.124     9.137 f  lm32_cpu/interrupt_unit/pc_f[31]_i_6/O
                         net (fo=25, routed)          0.610     9.746    lm32_cpu/interrupt_unit/a_reg[0]_1
    SLICE_X39Y3          LUT4 (Prop_lut4_I0_O)        0.118     9.864 r  lm32_cpu/interrupt_unit/b[14]_i_2/O
                         net (fo=47, routed)          1.357    11.221    lm32_cpu/p_37_in
    SLICE_X46Y9          LUT3 (Prop_lut3_I1_O)        0.348    11.569 r  lm32_cpu/store_operand_x[31]_i_1/O
                         net (fo=2, routed)           0.727    12.297    lm32_cpu/instruction_unit/x_result_sel_csr_x_reg[16]
    SLICE_X54Y9          LUT5 (Prop_lut5_I4_O)        0.328    12.625 r  lm32_cpu/instruction_unit/b[31]_i_2/O
                         net (fo=3, routed)           0.902    13.527    lm32_cpu/multiplier/instruction_d_reg[28][31]
    DSP48_X1Y6           DSP48E1                                      r  lm32_cpu/multiplier/product_reg__0/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.535    14.876    lm32_cpu/multiplier/clk100_IBUF_BUFG
    DSP48_X1Y6           DSP48E1                                      r  lm32_cpu/multiplier/product_reg__0/CLK
                         clock pessimism              0.188    15.064    
                         clock uncertainty           -0.035    15.028    
    DSP48_X1Y6           DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.450    14.578    lm32_cpu/multiplier/product_reg__0
  -------------------------------------------------------------------
                         required time                         14.578    
                         arrival time                         -13.527    
  -------------------------------------------------------------------
                         slack                                  1.052    

Slack (MET) :             1.084ns  (required time - arrival time)
  Source:                 soc_uart_eventmanager_storage_full_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/a_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        8.605ns  (logic 1.556ns (18.083%)  route 7.049ns (81.917%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.566     5.087    clk100_IBUF_BUFG
    SLICE_X28Y3          FDRE                                         r  soc_uart_eventmanager_storage_full_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y3          FDRE (Prop_fdre_C_Q)         0.456     5.543 f  soc_uart_eventmanager_storage_full_reg[1]/Q
                         net (fo=3, routed)           0.659     6.202    lm32_cpu/multiplier/soc_uart_eventmanager_storage_full_reg[1]
    SLICE_X29Y3          LUT4 (Prop_lut4_I1_O)        0.124     6.326 f  lm32_cpu/multiplier/pc_m[31]_i_5/O
                         net (fo=2, routed)           1.091     7.417    lm32_cpu/interrupt_unit/soc_lm32_interrupt[1]
    SLICE_X48Y3          LUT6 (Prop_lut6_I5_O)        0.124     7.541 r  lm32_cpu/interrupt_unit/pc_m[31]_i_3/O
                         net (fo=3, routed)           0.764     8.305    lm32_cpu/interrupt_unit/product_reg__0_0
    SLICE_X40Y1          LUT5 (Prop_lut5_I2_O)        0.124     8.429 r  lm32_cpu/interrupt_unit/pc_m[31]_i_1/O
                         net (fo=183, routed)         0.545     8.975    lm32_cpu/mc_arithmetic/store_x_reg[0]
    SLICE_X44Y2          LUT6 (Prop_lut6_I5_O)        0.124     9.099 r  lm32_cpu/mc_arithmetic/pc_x[31]_i_2/O
                         net (fo=255, routed)         0.692     9.790    lm32_cpu/load_store_unit/dcache/FSM_sequential_state_reg[1]
    SLICE_X40Y2          LUT4 (Prop_lut4_I3_O)        0.153     9.943 f  lm32_cpu/load_store_unit/dcache/mem_reg_i_26/O
                         net (fo=2, routed)           0.807    10.751    lm32_cpu/instruction_unit/load_x_reg
    SLICE_X37Y3          LUT6 (Prop_lut6_I5_O)        0.327    11.078 r  lm32_cpu/instruction_unit/mem_reg_i_12/O
                         net (fo=157, routed)         1.518    12.595    lm32_cpu/mc_arithmetic/m_bypass_enable_m_reg
    SLICE_X57Y15         LUT3 (Prop_lut3_I0_O)        0.124    12.719 r  lm32_cpu/mc_arithmetic/cycles[5]_i_1/O
                         net (fo=70, routed)          0.973    13.692    lm32_cpu/mc_arithmetic/cycles[5]_i_1_n_0
    SLICE_X54Y7          FDRE                                         r  lm32_cpu/mc_arithmetic/a_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.451    14.792    lm32_cpu/mc_arithmetic/clk100_IBUF_BUFG
    SLICE_X54Y7          FDRE                                         r  lm32_cpu/mc_arithmetic/a_reg[1]/C
                         clock pessimism              0.188    14.980    
                         clock uncertainty           -0.035    14.945    
    SLICE_X54Y7          FDRE (Setup_fdre_C_CE)      -0.169    14.776    lm32_cpu/mc_arithmetic/a_reg[1]
  -------------------------------------------------------------------
                         required time                         14.776    
                         arrival time                         -13.692    
  -------------------------------------------------------------------
                         slack                                  1.084    

Slack (MET) :             1.097ns  (required time - arrival time)
  Source:                 soc_uart_eventmanager_storage_full_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/a_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        8.556ns  (logic 1.556ns (18.187%)  route 7.000ns (81.813%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.566     5.087    clk100_IBUF_BUFG
    SLICE_X28Y3          FDRE                                         r  soc_uart_eventmanager_storage_full_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y3          FDRE (Prop_fdre_C_Q)         0.456     5.543 f  soc_uart_eventmanager_storage_full_reg[1]/Q
                         net (fo=3, routed)           0.659     6.202    lm32_cpu/multiplier/soc_uart_eventmanager_storage_full_reg[1]
    SLICE_X29Y3          LUT4 (Prop_lut4_I1_O)        0.124     6.326 f  lm32_cpu/multiplier/pc_m[31]_i_5/O
                         net (fo=2, routed)           1.091     7.417    lm32_cpu/interrupt_unit/soc_lm32_interrupt[1]
    SLICE_X48Y3          LUT6 (Prop_lut6_I5_O)        0.124     7.541 r  lm32_cpu/interrupt_unit/pc_m[31]_i_3/O
                         net (fo=3, routed)           0.764     8.305    lm32_cpu/interrupt_unit/product_reg__0_0
    SLICE_X40Y1          LUT5 (Prop_lut5_I2_O)        0.124     8.429 r  lm32_cpu/interrupt_unit/pc_m[31]_i_1/O
                         net (fo=183, routed)         0.545     8.975    lm32_cpu/mc_arithmetic/store_x_reg[0]
    SLICE_X44Y2          LUT6 (Prop_lut6_I5_O)        0.124     9.099 r  lm32_cpu/mc_arithmetic/pc_x[31]_i_2/O
                         net (fo=255, routed)         0.692     9.790    lm32_cpu/load_store_unit/dcache/FSM_sequential_state_reg[1]
    SLICE_X40Y2          LUT4 (Prop_lut4_I3_O)        0.153     9.943 f  lm32_cpu/load_store_unit/dcache/mem_reg_i_26/O
                         net (fo=2, routed)           0.807    10.751    lm32_cpu/instruction_unit/load_x_reg
    SLICE_X37Y3          LUT6 (Prop_lut6_I5_O)        0.327    11.078 r  lm32_cpu/instruction_unit/mem_reg_i_12/O
                         net (fo=157, routed)         1.518    12.595    lm32_cpu/mc_arithmetic/m_bypass_enable_m_reg
    SLICE_X57Y15         LUT3 (Prop_lut3_I0_O)        0.124    12.719 r  lm32_cpu/mc_arithmetic/cycles[5]_i_1/O
                         net (fo=70, routed)          0.924    13.643    lm32_cpu/mc_arithmetic/cycles[5]_i_1_n_0
    SLICE_X55Y8          FDRE                                         r  lm32_cpu/mc_arithmetic/a_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.451    14.792    lm32_cpu/mc_arithmetic/clk100_IBUF_BUFG
    SLICE_X55Y8          FDRE                                         r  lm32_cpu/mc_arithmetic/a_reg[0]/C
                         clock pessimism              0.188    14.980    
                         clock uncertainty           -0.035    14.945    
    SLICE_X55Y8          FDRE (Setup_fdre_C_CE)      -0.205    14.740    lm32_cpu/mc_arithmetic/a_reg[0]
  -------------------------------------------------------------------
                         required time                         14.740    
                         arrival time                         -13.643    
  -------------------------------------------------------------------
                         slack                                  1.097    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 lm32_cpu/load_store_unit/store_data_m_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/load_store_unit/d_dat_o_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.798%)  route 0.242ns (63.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.562     1.445    lm32_cpu/load_store_unit/clk100_IBUF_BUFG
    SLICE_X43Y8          FDRE                                         r  lm32_cpu/load_store_unit/store_data_m_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y8          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  lm32_cpu/load_store_unit/store_data_m_reg[25]/Q
                         net (fo=2, routed)           0.242     1.828    lm32_cpu/load_store_unit/store_data_m[25]
    SLICE_X35Y6          FDRE                                         r  lm32_cpu/load_store_unit/d_dat_o_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.831     1.958    lm32_cpu/load_store_unit/clk100_IBUF_BUFG
    SLICE_X35Y6          FDRE                                         r  lm32_cpu/load_store_unit/d_dat_o_reg[25]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X35Y6          FDRE (Hold_fdre_C_D)         0.070     1.779    lm32_cpu/load_store_unit/d_dat_o_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 soc_interface_dat_w_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_ctrl_storage_full_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.905%)  route 0.263ns (65.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.563     1.446    clk100_IBUF_BUFG
    SLICE_X37Y3          FDRE                                         r  soc_interface_dat_w_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  soc_interface_dat_w_reg[2]/Q
                         net (fo=8, routed)           0.263     1.850    soc_uart_tx_fifo_wrport_dat_w[2]
    SLICE_X32Y5          FDRE                                         r  soc_ctrl_storage_full_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.832     1.959    clk100_IBUF_BUFG
    SLICE_X32Y5          FDRE                                         r  soc_ctrl_storage_full_reg[2]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X32Y5          FDRE (Hold_fdre_C_D)         0.075     1.785    soc_ctrl_storage_full_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 lm32_cpu/load_store_unit/store_data_m_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/load_store_unit/d_dat_o_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.128ns (36.995%)  route 0.218ns (63.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.563     1.446    lm32_cpu/load_store_unit/clk100_IBUF_BUFG
    SLICE_X39Y5          FDRE                                         r  lm32_cpu/load_store_unit/store_data_m_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE (Prop_fdre_C_Q)         0.128     1.574 r  lm32_cpu/load_store_unit/store_data_m_reg[27]/Q
                         net (fo=2, routed)           0.218     1.792    lm32_cpu/load_store_unit/store_data_m[27]
    SLICE_X35Y6          FDRE                                         r  lm32_cpu/load_store_unit/d_dat_o_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.831     1.958    lm32_cpu/load_store_unit/clk100_IBUF_BUFG
    SLICE_X35Y6          FDRE                                         r  lm32_cpu/load_store_unit/d_dat_o_reg[27]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X35Y6          FDRE (Hold_fdre_C_D)         0.018     1.727    lm32_cpu/load_store_unit/d_dat_o_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 soc_uart_phy_source_payload_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.537%)  route 0.113ns (44.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.564     1.447    clk100_IBUF_BUFG
    SLICE_X29Y1          FDRE                                         r  soc_uart_phy_source_payload_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y1          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  soc_uart_phy_source_payload_data_reg[2]/Q
                         net (fo=1, routed)           0.113     1.701    storage_1_reg_0_15_0_5/DIB0
    SLICE_X30Y1          RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.833     1.960    storage_1_reg_0_15_0_5/WCLK
    SLICE_X30Y1          RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.478     1.482    
    SLICE_X30Y1          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.628    storage_1_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 lm32_cpu/load_store_unit/dcache/refill_address_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg/DIBDI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.128ns (31.127%)  route 0.283ns (68.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.567     1.450    lm32_cpu/load_store_unit/dcache/clk100_IBUF_BUFG
    SLICE_X55Y2          FDRE                                         r  lm32_cpu/load_store_unit/dcache/refill_address_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y2          FDRE (Prop_fdre_C_Q)         0.128     1.578 r  lm32_cpu/load_store_unit/dcache/refill_address_reg[30]/Q
                         net (fo=2, routed)           0.283     1.861    lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Q[26]
    RAMB18_X2Y2          RAMB18E1                                     r  lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.879     2.007    lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/clk100_IBUF_BUFG
    RAMB18_X2Y2          RAMB18E1                                     r  lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg/CLKBWRCLK
                         clock pessimism             -0.478     1.529    
    RAMB18_X2Y2          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[3])
                                                      0.243     1.772    lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 soc_interface_dat_w_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_timer0_load_storage_full_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.342%)  route 0.282ns (66.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.564     1.447    clk100_IBUF_BUFG
    SLICE_X39Y1          FDRE                                         r  soc_interface_dat_w_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y1          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  soc_interface_dat_w_reg[1]/Q
                         net (fo=12, routed)          0.282     1.870    soc_uart_tx_fifo_syncfifo_din[1]
    SLICE_X31Y5          FDRE                                         r  soc_timer0_load_storage_full_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.832     1.959    clk100_IBUF_BUFG
    SLICE_X31Y5          FDRE                                         r  soc_timer0_load_storage_full_reg[1]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X31Y5          FDRE (Hold_fdre_C_D)         0.066     1.776    soc_timer0_load_storage_full_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 soc_uart_rx_fifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.985%)  route 0.221ns (61.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.564     1.447    clk100_IBUF_BUFG
    SLICE_X31Y0          FDRE                                         r  soc_uart_rx_fifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  soc_uart_rx_fifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.221     1.809    storage_1_reg_0_15_6_9/ADDRD2
    SLICE_X30Y0          RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.833     1.960    storage_1_reg_0_15_6_9/WCLK
    SLICE_X30Y0          RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA/CLK
                         clock pessimism             -0.500     1.460    
    SLICE_X30Y0          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.714    storage_1_reg_0_15_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 soc_uart_rx_fifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.985%)  route 0.221ns (61.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.564     1.447    clk100_IBUF_BUFG
    SLICE_X31Y0          FDRE                                         r  soc_uart_rx_fifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  soc_uart_rx_fifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.221     1.809    storage_1_reg_0_15_6_9/ADDRD2
    SLICE_X30Y0          RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.833     1.960    storage_1_reg_0_15_6_9/WCLK
    SLICE_X30Y0          RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA_D1/CLK
                         clock pessimism             -0.500     1.460    
    SLICE_X30Y0          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.714    storage_1_reg_0_15_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 soc_uart_rx_fifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.985%)  route 0.221ns (61.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.564     1.447    clk100_IBUF_BUFG
    SLICE_X31Y0          FDRE                                         r  soc_uart_rx_fifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  soc_uart_rx_fifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.221     1.809    storage_1_reg_0_15_6_9/ADDRD2
    SLICE_X30Y0          RAMD32                                       r  storage_1_reg_0_15_6_9/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.833     1.960    storage_1_reg_0_15_6_9/WCLK
    SLICE_X30Y0          RAMD32                                       r  storage_1_reg_0_15_6_9/RAMB/CLK
                         clock pessimism             -0.500     1.460    
    SLICE_X30Y0          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.714    storage_1_reg_0_15_6_9/RAMB
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 soc_uart_rx_fifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.985%)  route 0.221ns (61.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.564     1.447    clk100_IBUF_BUFG
    SLICE_X31Y0          FDRE                                         r  soc_uart_rx_fifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  soc_uart_rx_fifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.221     1.809    storage_1_reg_0_15_6_9/ADDRD2
    SLICE_X30Y0          RAMD32                                       r  storage_1_reg_0_15_6_9/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.833     1.960    storage_1_reg_0_15_6_9/WCLK
    SLICE_X30Y0          RAMD32                                       r  storage_1_reg_0_15_6_9/RAMB_D1/CLK
                         clock pessimism             -0.500     1.460    
    SLICE_X30Y0          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.714    storage_1_reg_0_15_6_9/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y6       lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y4       lm32_cpu/multiplier/product0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y4      memadr_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1      memadr_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3      memadr_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1      lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1      lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y0      mem_1_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y2      lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y2      lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y8      lm32_cpu/registers_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y8      lm32_cpu/registers_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y8      lm32_cpu/registers_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y8      lm32_cpu/registers_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y8      lm32_cpu/registers_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y8      lm32_cpu/registers_reg_r1_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKIN1
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y13     lm32_cpu/registers_reg_r1_0_31_30_31/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y13     lm32_cpu/registers_reg_r1_0_31_30_31/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y13     lm32_cpu/registers_reg_r1_0_31_30_31/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y13     lm32_cpu/registers_reg_r1_0_31_30_31/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y13     lm32_cpu/registers_reg_r1_0_31_30_31/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y13     lm32_cpu/registers_reg_r1_0_31_30_31/RAMC_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  I2S_CLK_reloj2_clk_wiz_0_0
  To Clock:  I2S_CLK_reloj2_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       68.817ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       34.931ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             68.817ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf2/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.203ns  (logic 0.456ns (37.914%)  route 0.747ns (62.086%))
  Logic Levels:           0  
  Clock Path Skew:        -0.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.250ns = ( 74.112 - 70.862 ) 
    Source Clock Delay      (SCD):    3.882ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.575     5.096    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.229     2.992    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.127     3.119 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.763     3.882    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y42         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.456     4.338 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[7]/Q
                         net (fo=1, routed)           0.747     5.085    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1[7]
    BUFGCTRL_X0Y7        BUFGCTRL                                     r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf2/CE0
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    74.112    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    74.203 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.457    75.660    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    72.531 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.581    74.112    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFGCTRL                                     r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf2/I0
                         clock pessimism              0.095    74.206    
                         clock uncertainty           -0.145    74.061    
    BUFGCTRL_X0Y7        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159    73.902    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf2
  -------------------------------------------------------------------
                         required time                         73.902    
                         arrival time                          -5.085    
  -------------------------------------------------------------------
                         slack                                 68.817    

Slack (MET) :             69.316ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/Reloj2/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/Reloj2/I2SCLK_reg/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.478ns  (logic 0.779ns (52.723%)  route 0.699ns (47.277%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 75.648 - 70.862 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.575     5.096    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.661     3.425    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf2/O
                         net (fo=4, routed)           1.565     5.086    AudVid/audvid_clockmanager/Reloj2/AudioClock_I2S_CLK
    SLICE_X38Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.478     5.564 r  AudVid/audvid_clockmanager/Reloj2/counter_reg[1]/Q
                         net (fo=3, routed)           0.699     6.263    AudVid/audvid_clockmanager/Reloj2/counter[1]
    SLICE_X38Y46         LUT3 (Prop_lut3_I2_O)        0.301     6.564 r  AudVid/audvid_clockmanager/Reloj2/I2SCLK_i_1/O
                         net (fo=1, routed)           0.000     6.564    AudVid/audvid_clockmanager/Reloj2/I2SCLK_i_1_n_0
    SLICE_X38Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/I2SCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    74.112    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    74.203 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.457    75.660    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    72.531 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.581    74.112    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    74.203 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf2/O
                         net (fo=4, routed)           1.445    75.648    AudVid/audvid_clockmanager/Reloj2/AudioClock_I2S_CLK
    SLICE_X38Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/I2SCLK_reg/C
                         clock pessimism              0.300    75.948    
                         clock uncertainty           -0.145    75.803    
    SLICE_X38Y46         FDRE (Setup_fdre_C_D)        0.077    75.880    AudVid/audvid_clockmanager/Reloj2/I2SCLK_reg
  -------------------------------------------------------------------
                         required time                         75.880    
                         arrival time                          -6.564    
  -------------------------------------------------------------------
                         slack                                 69.316    

Slack (MET) :             69.331ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/Reloj2/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/Reloj2/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.504ns  (logic 0.805ns (53.541%)  route 0.699ns (46.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 75.648 - 70.862 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.575     5.096    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.661     3.425    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf2/O
                         net (fo=4, routed)           1.565     5.086    AudVid/audvid_clockmanager/Reloj2/AudioClock_I2S_CLK
    SLICE_X38Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.478     5.564 r  AudVid/audvid_clockmanager/Reloj2/counter_reg[1]/Q
                         net (fo=3, routed)           0.699     6.263    AudVid/audvid_clockmanager/Reloj2/counter[1]
    SLICE_X38Y46         LUT3 (Prop_lut3_I1_O)        0.327     6.590 r  AudVid/audvid_clockmanager/Reloj2/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     6.590    AudVid/audvid_clockmanager/Reloj2/counter[2]_i_1_n_0
    SLICE_X38Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    74.112    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    74.203 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.457    75.660    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    72.531 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.581    74.112    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    74.203 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf2/O
                         net (fo=4, routed)           1.445    75.648    AudVid/audvid_clockmanager/Reloj2/AudioClock_I2S_CLK
    SLICE_X38Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/counter_reg[2]/C
                         clock pessimism              0.300    75.948    
                         clock uncertainty           -0.145    75.803    
    SLICE_X38Y46         FDRE (Setup_fdre_C_D)        0.118    75.921    AudVid/audvid_clockmanager/Reloj2/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         75.921    
                         arrival time                          -6.590    
  -------------------------------------------------------------------
                         slack                                 69.331    

Slack (MET) :             69.339ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/Reloj2/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/Reloj2/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.496ns  (logic 0.807ns (53.961%)  route 0.689ns (46.039%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 75.648 - 70.862 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.575     5.096    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.661     3.425    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf2/O
                         net (fo=4, routed)           1.565     5.086    AudVid/audvid_clockmanager/Reloj2/AudioClock_I2S_CLK
    SLICE_X38Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.478     5.564 r  AudVid/audvid_clockmanager/Reloj2/counter_reg[1]/Q
                         net (fo=3, routed)           0.689     6.253    AudVid/audvid_clockmanager/Reloj2/counter[1]
    SLICE_X38Y46         LUT2 (Prop_lut2_I1_O)        0.329     6.582 r  AudVid/audvid_clockmanager/Reloj2/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     6.582    AudVid/audvid_clockmanager/Reloj2/counter[1]_i_1_n_0
    SLICE_X38Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    74.112    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    74.203 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.457    75.660    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    72.531 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.581    74.112    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    74.203 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf2/O
                         net (fo=4, routed)           1.445    75.648    AudVid/audvid_clockmanager/Reloj2/AudioClock_I2S_CLK
    SLICE_X38Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/counter_reg[1]/C
                         clock pessimism              0.300    75.948    
                         clock uncertainty           -0.145    75.803    
    SLICE_X38Y46         FDRE (Setup_fdre_C_D)        0.118    75.921    AudVid/audvid_clockmanager/Reloj2/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         75.921    
                         arrival time                          -6.582    
  -------------------------------------------------------------------
                         slack                                 69.339    

Slack (MET) :             69.491ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/Reloj2/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/Reloj2/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.306ns  (logic 0.642ns (49.150%)  route 0.664ns (50.850%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 75.648 - 70.862 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.575     5.096    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.661     3.425    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf2/O
                         net (fo=4, routed)           1.565     5.086    AudVid/audvid_clockmanager/Reloj2/AudioClock_I2S_CLK
    SLICE_X38Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  AudVid/audvid_clockmanager/Reloj2/counter_reg[0]/Q
                         net (fo=4, routed)           0.664     6.268    AudVid/audvid_clockmanager/Reloj2/counter[0]
    SLICE_X38Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.392 r  AudVid/audvid_clockmanager/Reloj2/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     6.392    AudVid/audvid_clockmanager/Reloj2/counter[0]_i_1_n_0
    SLICE_X38Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    74.112    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    74.203 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.457    75.660    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    72.531 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.581    74.112    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    74.203 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf2/O
                         net (fo=4, routed)           1.445    75.648    AudVid/audvid_clockmanager/Reloj2/AudioClock_I2S_CLK
    SLICE_X38Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/counter_reg[0]/C
                         clock pessimism              0.300    75.948    
                         clock uncertainty           -0.145    75.803    
    SLICE_X38Y46         FDRE (Setup_fdre_C_D)        0.081    75.884    AudVid/audvid_clockmanager/Reloj2/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         75.884    
                         arrival time                          -6.392    
  -------------------------------------------------------------------
                         slack                                 69.491    

Slack (MET) :             69.546ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.419ns (46.286%)  route 0.486ns (53.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.625ns = ( 74.487 - 70.862 ) 
    Source Clock Delay      (SCD):    3.882ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.575     5.096    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.229     2.992    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.127     3.119 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.763     3.882    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y42         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.419     4.301 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[2]/Q
                         net (fo=1, routed)           0.486     4.788    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1[2]
    SLICE_X35Y42         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    74.112    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    74.203 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.457    75.660    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    72.531 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.152    73.683    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.081    73.764 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.723    74.487    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y42         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[3]/C
                         clock pessimism              0.258    74.744    
                         clock uncertainty           -0.145    74.599    
    SLICE_X35Y42         FDRE (Setup_fdre_C_D)       -0.265    74.334    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         74.334    
                         arrival time                          -4.788    
  -------------------------------------------------------------------
                         slack                                 69.546    

Slack (MET) :             69.549ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.419ns (46.459%)  route 0.483ns (53.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.625ns = ( 74.487 - 70.862 ) 
    Source Clock Delay      (SCD):    3.882ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.575     5.096    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.229     2.992    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.127     3.119 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.763     3.882    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y42         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.419     4.301 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[4]/Q
                         net (fo=1, routed)           0.483     4.784    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1[4]
    SLICE_X35Y42         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    74.112    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    74.203 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.457    75.660    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    72.531 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.152    73.683    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.081    73.764 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.723    74.487    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y42         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[5]/C
                         clock pessimism              0.258    74.744    
                         clock uncertainty           -0.145    74.599    
    SLICE_X35Y42         FDRE (Setup_fdre_C_D)       -0.266    74.333    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                         74.333    
                         arrival time                          -4.784    
  -------------------------------------------------------------------
                         slack                                 69.549    

Slack (MET) :             69.580ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.456ns (41.577%)  route 0.641ns (58.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.625ns = ( 74.487 - 70.862 ) 
    Source Clock Delay      (SCD):    3.882ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.575     5.096    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.229     2.992    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.127     3.119 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.763     3.882    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y42         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.456     4.338 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[5]/Q
                         net (fo=1, routed)           0.641     4.979    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1[5]
    SLICE_X35Y42         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    74.112    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    74.203 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.457    75.660    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    72.531 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.152    73.683    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.081    73.764 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.723    74.487    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y42         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[6]/C
                         clock pessimism              0.258    74.744    
                         clock uncertainty           -0.145    74.599    
    SLICE_X35Y42         FDRE (Setup_fdre_C_D)       -0.040    74.559    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                         74.559    
                         arrival time                          -4.979    
  -------------------------------------------------------------------
                         slack                                 69.580    

Slack (MET) :             69.582ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.456ns (41.768%)  route 0.636ns (58.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.625ns = ( 74.487 - 70.862 ) 
    Source Clock Delay      (SCD):    3.882ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.575     5.096    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.229     2.992    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.127     3.119 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.763     3.882    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y42         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.456     4.338 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[3]/Q
                         net (fo=1, routed)           0.636     4.974    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1[3]
    SLICE_X35Y42         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    74.112    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    74.203 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.457    75.660    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    72.531 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.152    73.683    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.081    73.764 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.723    74.487    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y42         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[4]/C
                         clock pessimism              0.258    74.744    
                         clock uncertainty           -0.145    74.599    
    SLICE_X35Y42         FDRE (Setup_fdre_C_D)       -0.043    74.556    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                         74.556    
                         arrival time                          -4.974    
  -------------------------------------------------------------------
                         slack                                 69.582    

Slack (MET) :             69.678ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.419ns (52.283%)  route 0.382ns (47.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.625ns = ( 74.487 - 70.862 ) 
    Source Clock Delay      (SCD):    3.882ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.575     5.096    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.229     2.992    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.127     3.119 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.763     3.882    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y42         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.419     4.301 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.382     4.684    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1[1]
    SLICE_X35Y42         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    74.112    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    74.203 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.457    75.660    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    72.531 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.152    73.683    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.081    73.764 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.723    74.487    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y42         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[2]/C
                         clock pessimism              0.258    74.744    
                         clock uncertainty           -0.145    74.599    
    SLICE_X35Y42         FDRE (Setup_fdre_C_D)       -0.237    74.362    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         74.362    
                         arrival time                          -4.684    
  -------------------------------------------------------------------
                         slack                                 69.678    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.515ns
    Source Clock Delay      (SCD):    1.029ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.366     0.738    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.271     1.029    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y42         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.141     1.170 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056     1.226    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1[0]
    SLICE_X35Y42         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.817     1.944    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.407     0.976    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.496     1.515    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y42         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[1]/C
                         clock pessimism             -0.487     1.029    
    SLICE_X35Y42         FDRE (Hold_fdre_C_D)         0.075     1.104    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.515ns
    Source Clock Delay      (SCD):    1.029ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.366     0.738    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.271     1.029    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y42         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.128     1.157 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055     1.212    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1[6]
    SLICE_X35Y42         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.817     1.944    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.407     0.976    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.496     1.515    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y42         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[7]/C
                         clock pessimism             -0.487     1.029    
    SLICE_X35Y42         FDRE (Hold_fdre_C_D)        -0.006     1.023    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.515ns
    Source Clock Delay      (SCD):    1.029ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.366     0.738    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.271     1.029    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y42         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.128     1.157 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.119     1.276    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1[1]
    SLICE_X35Y42         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.817     1.944    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.407     0.976    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.496     1.515    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y42         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[2]/C
                         clock pessimism             -0.487     1.029    
    SLICE_X35Y42         FDRE (Hold_fdre_C_D)         0.017     1.046    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/Reloj2/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/Reloj2/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.249ns (62.332%)  route 0.150ns (37.668%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.486     0.858    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.884 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf2/O
                         net (fo=4, routed)           0.563     1.446    AudVid/audvid_clockmanager/Reloj2/AudioClock_I2S_CLK
    SLICE_X38Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.148     1.594 r  AudVid/audvid_clockmanager/Reloj2/counter_reg[2]/Q
                         net (fo=2, routed)           0.150     1.745    AudVid/audvid_clockmanager/Reloj2/counter[2]
    SLICE_X38Y46         LUT3 (Prop_lut3_I2_O)        0.101     1.846 r  AudVid/audvid_clockmanager/Reloj2/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.846    AudVid/audvid_clockmanager/Reloj2/counter[2]_i_1_n_0
    SLICE_X38Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.817     1.944    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.530     1.099    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf2/O
                         net (fo=4, routed)           0.832     1.959    AudVid/audvid_clockmanager/Reloj2/AudioClock_I2S_CLK
    SLICE_X38Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/counter_reg[2]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X38Y46         FDRE (Hold_fdre_C_D)         0.131     1.577    AudVid/audvid_clockmanager/Reloj2/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/Reloj2/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/Reloj2/I2SCLK_reg/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.246ns (62.047%)  route 0.150ns (37.953%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.486     0.858    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.884 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf2/O
                         net (fo=4, routed)           0.563     1.446    AudVid/audvid_clockmanager/Reloj2/AudioClock_I2S_CLK
    SLICE_X38Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.148     1.594 r  AudVid/audvid_clockmanager/Reloj2/counter_reg[2]/Q
                         net (fo=2, routed)           0.150     1.745    AudVid/audvid_clockmanager/Reloj2/counter[2]
    SLICE_X38Y46         LUT3 (Prop_lut3_I0_O)        0.098     1.843 r  AudVid/audvid_clockmanager/Reloj2/I2SCLK_i_1/O
                         net (fo=1, routed)           0.000     1.843    AudVid/audvid_clockmanager/Reloj2/I2SCLK_i_1_n_0
    SLICE_X38Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/I2SCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.817     1.944    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.530     1.099    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf2/O
                         net (fo=4, routed)           0.832     1.959    AudVid/audvid_clockmanager/Reloj2/AudioClock_I2S_CLK
    SLICE_X38Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/I2SCLK_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X38Y46         FDRE (Hold_fdre_C_D)         0.120     1.566    AudVid/audvid_clockmanager/Reloj2/I2SCLK_reg
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.827%)  route 0.232ns (62.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.515ns
    Source Clock Delay      (SCD):    1.029ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.366     0.738    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.271     1.029    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y42         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.141     1.170 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[5]/Q
                         net (fo=1, routed)           0.232     1.401    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1[5]
    SLICE_X35Y42         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.817     1.944    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.407     0.976    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.496     1.515    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y42         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[6]/C
                         clock pessimism             -0.487     1.029    
    SLICE_X35Y42         FDRE (Hold_fdre_C_D)         0.078     1.107    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.401    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.827%)  route 0.232ns (62.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.515ns
    Source Clock Delay      (SCD):    1.029ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.366     0.738    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.271     1.029    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y42         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.141     1.170 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[3]/Q
                         net (fo=1, routed)           0.232     1.401    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1[3]
    SLICE_X35Y42         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.817     1.944    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.407     0.976    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.496     1.515    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y42         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[4]/C
                         clock pessimism             -0.487     1.029    
    SLICE_X35Y42         FDRE (Hold_fdre_C_D)         0.076     1.105    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.401    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.408%)  route 0.167ns (56.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.515ns
    Source Clock Delay      (SCD):    1.029ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.366     0.738    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.271     1.029    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y42         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.128     1.157 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[4]/Q
                         net (fo=1, routed)           0.167     1.324    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1[4]
    SLICE_X35Y42         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.817     1.944    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.407     0.976    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.496     1.515    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y42         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[5]/C
                         clock pessimism             -0.487     1.029    
    SLICE_X35Y42         FDRE (Hold_fdre_C_D)        -0.006     1.023    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.128ns (42.919%)  route 0.170ns (57.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.515ns
    Source Clock Delay      (SCD):    1.029ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.366     0.738    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.271     1.029    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y42         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.128     1.157 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[2]/Q
                         net (fo=1, routed)           0.170     1.327    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1[2]
    SLICE_X35Y42         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.817     1.944    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.407     0.976    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.496     1.515    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y42         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[3]/C
                         clock pessimism             -0.487     1.029    
    SLICE_X35Y42         FDRE (Hold_fdre_C_D)        -0.006     1.023    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/Reloj2/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/Reloj2/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.208ns (47.250%)  route 0.232ns (52.750%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.486     0.858    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.884 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf2/O
                         net (fo=4, routed)           0.563     1.446    AudVid/audvid_clockmanager/Reloj2/AudioClock_I2S_CLK
    SLICE_X38Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  AudVid/audvid_clockmanager/Reloj2/counter_reg[0]/Q
                         net (fo=4, routed)           0.232     1.842    AudVid/audvid_clockmanager/Reloj2/counter[0]
    SLICE_X38Y46         LUT2 (Prop_lut2_I0_O)        0.044     1.886 r  AudVid/audvid_clockmanager/Reloj2/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.886    AudVid/audvid_clockmanager/Reloj2/counter[1]_i_1_n_0
    SLICE_X38Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.817     1.944    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.530     1.099    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf2/O
                         net (fo=4, routed)           0.832     1.959    AudVid/audvid_clockmanager/Reloj2/AudioClock_I2S_CLK
    SLICE_X38Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/counter_reg[1]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X38Y46         FDRE (Hold_fdre_C_D)         0.131     1.577    AudVid/audvid_clockmanager/Reloj2/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.309    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         I2S_CLK_reloj2_clk_wiz_0_0
Waveform(ns):       { 0.000 35.431 }
Period(ns):         70.862
Sources:            { AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         70.862      68.706     BUFGCTRL_X0Y7    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf2/I0
Min Period        n/a     BUFH/I              n/a            2.155         70.862      68.706     BUFHCE_X0Y3      AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf_en2/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         70.862      69.613     MMCME2_ADV_X1Y0  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X35Y42     AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X35Y42     AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X35Y42     AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X35Y42     AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X35Y42     AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X35Y42     AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X35Y42     AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       70.862      142.498    MMCME2_ADV_X1Y0  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y42     AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y42     AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y42     AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y42     AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y42     AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y42     AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y42     AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y42     AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X38Y46     AudVid/audvid_clockmanager/Reloj2/I2SCLK_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X38Y46     AudVid/audvid_clockmanager/Reloj2/I2SCLK_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y42     AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y42     AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y42     AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y42     AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y42     AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y42     AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y42     AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y42     AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y42     AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y42     AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  MasterClocK_reloj1_clk_wiz_0_0
  To Clock:  MasterClocK_reloj1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.035ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.035ns  (required time - arrival time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.335ns  (logic 0.766ns (22.966%)  route 2.569ns (77.034%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.574     5.095    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.666     3.425    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=154, routed)         1.806     5.327    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X2Y111         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDRE (Prop_fdre_C_Q)         0.518     5.845 r  AudVid/i2s/squaregenerator/count_reg[13]/Q
                         net (fo=2, routed)           0.444     6.289    AudVid/i2s/squaregenerator/count_reg[13]
    SLICE_X3Y111         LUT3 (Prop_lut3_I2_O)        0.124     6.413 f  AudVid/i2s/squaregenerator/data[15]_i_5/O
                         net (fo=2, routed)           0.811     7.224    AudVid/i2s/squaregenerator/data[15]_i_5_n_0
    SLICE_X3Y110         LUT5 (Prop_lut5_I3_O)        0.124     7.348 r  AudVid/i2s/squaregenerator/data[15]_i_2/O
                         net (fo=20, routed)          1.315     8.663    AudVid/i2s/squaregenerator/clear
    SLICE_X2Y112         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455    14.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=154, routed)         1.679    15.020    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X2Y112         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[16]/C
                         clock pessimism              0.281    15.301    
                         clock uncertainty           -0.080    15.222    
    SLICE_X2Y112         FDRE (Setup_fdre_C_R)       -0.524    14.698    AudVid/i2s/squaregenerator/count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                          -8.663    
  -------------------------------------------------------------------
                         slack                                  6.035    

Slack (MET) :             6.035ns  (required time - arrival time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.335ns  (logic 0.766ns (22.966%)  route 2.569ns (77.034%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.574     5.095    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.666     3.425    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=154, routed)         1.806     5.327    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X2Y111         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDRE (Prop_fdre_C_Q)         0.518     5.845 r  AudVid/i2s/squaregenerator/count_reg[13]/Q
                         net (fo=2, routed)           0.444     6.289    AudVid/i2s/squaregenerator/count_reg[13]
    SLICE_X3Y111         LUT3 (Prop_lut3_I2_O)        0.124     6.413 f  AudVid/i2s/squaregenerator/data[15]_i_5/O
                         net (fo=2, routed)           0.811     7.224    AudVid/i2s/squaregenerator/data[15]_i_5_n_0
    SLICE_X3Y110         LUT5 (Prop_lut5_I3_O)        0.124     7.348 r  AudVid/i2s/squaregenerator/data[15]_i_2/O
                         net (fo=20, routed)          1.315     8.663    AudVid/i2s/squaregenerator/clear
    SLICE_X2Y112         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455    14.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=154, routed)         1.679    15.020    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X2Y112         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[17]/C
                         clock pessimism              0.281    15.301    
                         clock uncertainty           -0.080    15.222    
    SLICE_X2Y112         FDRE (Setup_fdre_C_R)       -0.524    14.698    AudVid/i2s/squaregenerator/count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                          -8.663    
  -------------------------------------------------------------------
                         slack                                  6.035    

Slack (MET) :             6.199ns  (required time - arrival time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.197ns  (logic 0.766ns (23.960%)  route 2.431ns (76.040%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.574     5.095    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.666     3.425    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=154, routed)         1.806     5.327    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X2Y111         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDRE (Prop_fdre_C_Q)         0.518     5.845 r  AudVid/i2s/squaregenerator/count_reg[13]/Q
                         net (fo=2, routed)           0.444     6.289    AudVid/i2s/squaregenerator/count_reg[13]
    SLICE_X3Y111         LUT3 (Prop_lut3_I2_O)        0.124     6.413 f  AudVid/i2s/squaregenerator/data[15]_i_5/O
                         net (fo=2, routed)           0.811     7.224    AudVid/i2s/squaregenerator/data[15]_i_5_n_0
    SLICE_X3Y110         LUT5 (Prop_lut5_I3_O)        0.124     7.348 r  AudVid/i2s/squaregenerator/data[15]_i_2/O
                         net (fo=20, routed)          1.176     8.524    AudVid/i2s/squaregenerator/clear
    SLICE_X2Y111         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455    14.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=154, routed)         1.680    15.021    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X2Y111         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[12]/C
                         clock pessimism              0.306    15.327    
                         clock uncertainty           -0.080    15.248    
    SLICE_X2Y111         FDRE (Setup_fdre_C_R)       -0.524    14.724    AudVid/i2s/squaregenerator/count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.724    
                         arrival time                          -8.524    
  -------------------------------------------------------------------
                         slack                                  6.199    

Slack (MET) :             6.199ns  (required time - arrival time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.197ns  (logic 0.766ns (23.960%)  route 2.431ns (76.040%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.574     5.095    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.666     3.425    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=154, routed)         1.806     5.327    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X2Y111         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDRE (Prop_fdre_C_Q)         0.518     5.845 r  AudVid/i2s/squaregenerator/count_reg[13]/Q
                         net (fo=2, routed)           0.444     6.289    AudVid/i2s/squaregenerator/count_reg[13]
    SLICE_X3Y111         LUT3 (Prop_lut3_I2_O)        0.124     6.413 f  AudVid/i2s/squaregenerator/data[15]_i_5/O
                         net (fo=2, routed)           0.811     7.224    AudVid/i2s/squaregenerator/data[15]_i_5_n_0
    SLICE_X3Y110         LUT5 (Prop_lut5_I3_O)        0.124     7.348 r  AudVid/i2s/squaregenerator/data[15]_i_2/O
                         net (fo=20, routed)          1.176     8.524    AudVid/i2s/squaregenerator/clear
    SLICE_X2Y111         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455    14.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=154, routed)         1.680    15.021    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X2Y111         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[13]/C
                         clock pessimism              0.306    15.327    
                         clock uncertainty           -0.080    15.248    
    SLICE_X2Y111         FDRE (Setup_fdre_C_R)       -0.524    14.724    AudVid/i2s/squaregenerator/count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.724    
                         arrival time                          -8.524    
  -------------------------------------------------------------------
                         slack                                  6.199    

Slack (MET) :             6.199ns  (required time - arrival time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.197ns  (logic 0.766ns (23.960%)  route 2.431ns (76.040%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.574     5.095    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.666     3.425    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=154, routed)         1.806     5.327    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X2Y111         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDRE (Prop_fdre_C_Q)         0.518     5.845 r  AudVid/i2s/squaregenerator/count_reg[13]/Q
                         net (fo=2, routed)           0.444     6.289    AudVid/i2s/squaregenerator/count_reg[13]
    SLICE_X3Y111         LUT3 (Prop_lut3_I2_O)        0.124     6.413 f  AudVid/i2s/squaregenerator/data[15]_i_5/O
                         net (fo=2, routed)           0.811     7.224    AudVid/i2s/squaregenerator/data[15]_i_5_n_0
    SLICE_X3Y110         LUT5 (Prop_lut5_I3_O)        0.124     7.348 r  AudVid/i2s/squaregenerator/data[15]_i_2/O
                         net (fo=20, routed)          1.176     8.524    AudVid/i2s/squaregenerator/clear
    SLICE_X2Y111         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455    14.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=154, routed)         1.680    15.021    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X2Y111         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[14]/C
                         clock pessimism              0.306    15.327    
                         clock uncertainty           -0.080    15.248    
    SLICE_X2Y111         FDRE (Setup_fdre_C_R)       -0.524    14.724    AudVid/i2s/squaregenerator/count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.724    
                         arrival time                          -8.524    
  -------------------------------------------------------------------
                         slack                                  6.199    

Slack (MET) :             6.199ns  (required time - arrival time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.197ns  (logic 0.766ns (23.960%)  route 2.431ns (76.040%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.574     5.095    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.666     3.425    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=154, routed)         1.806     5.327    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X2Y111         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDRE (Prop_fdre_C_Q)         0.518     5.845 r  AudVid/i2s/squaregenerator/count_reg[13]/Q
                         net (fo=2, routed)           0.444     6.289    AudVid/i2s/squaregenerator/count_reg[13]
    SLICE_X3Y111         LUT3 (Prop_lut3_I2_O)        0.124     6.413 f  AudVid/i2s/squaregenerator/data[15]_i_5/O
                         net (fo=2, routed)           0.811     7.224    AudVid/i2s/squaregenerator/data[15]_i_5_n_0
    SLICE_X3Y110         LUT5 (Prop_lut5_I3_O)        0.124     7.348 r  AudVid/i2s/squaregenerator/data[15]_i_2/O
                         net (fo=20, routed)          1.176     8.524    AudVid/i2s/squaregenerator/clear
    SLICE_X2Y111         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455    14.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=154, routed)         1.680    15.021    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X2Y111         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[15]/C
                         clock pessimism              0.306    15.327    
                         clock uncertainty           -0.080    15.248    
    SLICE_X2Y111         FDRE (Setup_fdre_C_R)       -0.524    14.724    AudVid/i2s/squaregenerator/count_reg[15]
  -------------------------------------------------------------------
                         required time                         14.724    
                         arrival time                          -8.524    
  -------------------------------------------------------------------
                         slack                                  6.199    

Slack (MET) :             6.468ns  (required time - arrival time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.906ns  (logic 0.766ns (26.363%)  route 2.140ns (73.637%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.574     5.095    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.666     3.425    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=154, routed)         1.806     5.327    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X2Y111         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDRE (Prop_fdre_C_Q)         0.518     5.845 r  AudVid/i2s/squaregenerator/count_reg[13]/Q
                         net (fo=2, routed)           0.444     6.289    AudVid/i2s/squaregenerator/count_reg[13]
    SLICE_X3Y111         LUT3 (Prop_lut3_I2_O)        0.124     6.413 f  AudVid/i2s/squaregenerator/data[15]_i_5/O
                         net (fo=2, routed)           0.811     7.224    AudVid/i2s/squaregenerator/data[15]_i_5_n_0
    SLICE_X3Y110         LUT5 (Prop_lut5_I3_O)        0.124     7.348 r  AudVid/i2s/squaregenerator/data[15]_i_2/O
                         net (fo=20, routed)          0.885     8.233    AudVid/i2s/squaregenerator/clear
    SLICE_X2Y108         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455    14.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=154, routed)         1.682    15.023    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X2Y108         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[0]/C
                         clock pessimism              0.281    15.304    
                         clock uncertainty           -0.080    15.225    
    SLICE_X2Y108         FDRE (Setup_fdre_C_R)       -0.524    14.701    AudVid/i2s/squaregenerator/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.701    
                         arrival time                          -8.233    
  -------------------------------------------------------------------
                         slack                                  6.468    

Slack (MET) :             6.468ns  (required time - arrival time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.906ns  (logic 0.766ns (26.363%)  route 2.140ns (73.637%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.574     5.095    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.666     3.425    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=154, routed)         1.806     5.327    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X2Y111         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDRE (Prop_fdre_C_Q)         0.518     5.845 r  AudVid/i2s/squaregenerator/count_reg[13]/Q
                         net (fo=2, routed)           0.444     6.289    AudVid/i2s/squaregenerator/count_reg[13]
    SLICE_X3Y111         LUT3 (Prop_lut3_I2_O)        0.124     6.413 f  AudVid/i2s/squaregenerator/data[15]_i_5/O
                         net (fo=2, routed)           0.811     7.224    AudVid/i2s/squaregenerator/data[15]_i_5_n_0
    SLICE_X3Y110         LUT5 (Prop_lut5_I3_O)        0.124     7.348 r  AudVid/i2s/squaregenerator/data[15]_i_2/O
                         net (fo=20, routed)          0.885     8.233    AudVid/i2s/squaregenerator/clear
    SLICE_X2Y108         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455    14.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=154, routed)         1.682    15.023    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X2Y108         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[1]/C
                         clock pessimism              0.281    15.304    
                         clock uncertainty           -0.080    15.225    
    SLICE_X2Y108         FDRE (Setup_fdre_C_R)       -0.524    14.701    AudVid/i2s/squaregenerator/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.701    
                         arrival time                          -8.233    
  -------------------------------------------------------------------
                         slack                                  6.468    

Slack (MET) :             6.468ns  (required time - arrival time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.906ns  (logic 0.766ns (26.363%)  route 2.140ns (73.637%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.574     5.095    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.666     3.425    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=154, routed)         1.806     5.327    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X2Y111         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDRE (Prop_fdre_C_Q)         0.518     5.845 r  AudVid/i2s/squaregenerator/count_reg[13]/Q
                         net (fo=2, routed)           0.444     6.289    AudVid/i2s/squaregenerator/count_reg[13]
    SLICE_X3Y111         LUT3 (Prop_lut3_I2_O)        0.124     6.413 f  AudVid/i2s/squaregenerator/data[15]_i_5/O
                         net (fo=2, routed)           0.811     7.224    AudVid/i2s/squaregenerator/data[15]_i_5_n_0
    SLICE_X3Y110         LUT5 (Prop_lut5_I3_O)        0.124     7.348 r  AudVid/i2s/squaregenerator/data[15]_i_2/O
                         net (fo=20, routed)          0.885     8.233    AudVid/i2s/squaregenerator/clear
    SLICE_X2Y108         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455    14.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=154, routed)         1.682    15.023    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X2Y108         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[2]/C
                         clock pessimism              0.281    15.304    
                         clock uncertainty           -0.080    15.225    
    SLICE_X2Y108         FDRE (Setup_fdre_C_R)       -0.524    14.701    AudVid/i2s/squaregenerator/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.701    
                         arrival time                          -8.233    
  -------------------------------------------------------------------
                         slack                                  6.468    

Slack (MET) :             6.468ns  (required time - arrival time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.906ns  (logic 0.766ns (26.363%)  route 2.140ns (73.637%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.574     5.095    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.666     3.425    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=154, routed)         1.806     5.327    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X2Y111         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDRE (Prop_fdre_C_Q)         0.518     5.845 r  AudVid/i2s/squaregenerator/count_reg[13]/Q
                         net (fo=2, routed)           0.444     6.289    AudVid/i2s/squaregenerator/count_reg[13]
    SLICE_X3Y111         LUT3 (Prop_lut3_I2_O)        0.124     6.413 f  AudVid/i2s/squaregenerator/data[15]_i_5/O
                         net (fo=2, routed)           0.811     7.224    AudVid/i2s/squaregenerator/data[15]_i_5_n_0
    SLICE_X3Y110         LUT5 (Prop_lut5_I3_O)        0.124     7.348 r  AudVid/i2s/squaregenerator/data[15]_i_2/O
                         net (fo=20, routed)          0.885     8.233    AudVid/i2s/squaregenerator/clear
    SLICE_X2Y108         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455    14.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=154, routed)         1.682    15.023    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X2Y108         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[3]/C
                         clock pessimism              0.281    15.304    
                         clock uncertainty           -0.080    15.225    
    SLICE_X2Y108         FDRE (Setup_fdre_C_R)       -0.524    14.701    AudVid/i2s/squaregenerator/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.701    
                         arrival time                          -8.233    
  -------------------------------------------------------------------
                         slack                                  6.468    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.369     0.738    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf_en1/O
                         net (fo=8, routed)           0.272     1.030    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.194 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056     1.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1[0]
    SLICE_X34Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.411     0.976    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf_en1/O
                         net (fo=8, routed)           0.497     1.516    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1_reg[1]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.060     1.090    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.369     0.738    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf_en1/O
                         net (fo=8, routed)           0.272     1.030    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.148     1.178 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055     1.233    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1[6]
    SLICE_X34Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.411     0.976    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf_en1/O
                         net (fo=8, routed)           0.497     1.516    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1_reg[7]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.023     1.053    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.489     0.858    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.884 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=154, routed)         0.674     1.558    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X2Y108         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         FDRE (Prop_fdre_C_Q)         0.164     1.722 r  AudVid/i2s/squaregenerator/count_reg[2]/Q
                         net (fo=1, routed)           0.114     1.836    AudVid/i2s/squaregenerator/count_reg_n_0_[2]
    SLICE_X2Y108         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.946 r  AudVid/i2s/squaregenerator/count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.946    AudVid/i2s/squaregenerator/count_reg[0]_i_2_n_5
    SLICE_X2Y108         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=154, routed)         0.949     2.077    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X2Y108         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[2]/C
                         clock pessimism             -0.519     1.558    
    SLICE_X2Y108         FDRE (Hold_fdre_C_D)         0.134     1.692    AudVid/i2s/squaregenerator/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 AudVid/i2s/squaregenerator/data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.489     0.858    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.884 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=154, routed)         0.672     1.556    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y112         FDRE                                         r  AudVid/i2s/squaregenerator/data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  AudVid/i2s/squaregenerator/data_reg[12]/Q
                         net (fo=2, routed)           0.168     1.865    AudVid/i2s/squaregenerator/D[0]
    SLICE_X3Y112         LUT3 (Prop_lut3_I0_O)        0.045     1.910 r  AudVid/i2s/squaregenerator/data[12]_i_1/O
                         net (fo=1, routed)           0.000     1.910    AudVid/i2s/squaregenerator/data[12]_i_1_n_0
    SLICE_X3Y112         FDRE                                         r  AudVid/i2s/squaregenerator/data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=154, routed)         0.946     2.074    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y112         FDRE                                         r  AudVid/i2s/squaregenerator/data_reg[12]/C
                         clock pessimism             -0.518     1.556    
    SLICE_X3Y112         FDRE (Hold_fdre_C_D)         0.091     1.647    AudVid/i2s/squaregenerator/data_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.489     0.858    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.884 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=154, routed)         0.673     1.557    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X2Y111         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDRE (Prop_fdre_C_Q)         0.164     1.721 r  AudVid/i2s/squaregenerator/count_reg[14]/Q
                         net (fo=2, routed)           0.125     1.846    AudVid/i2s/squaregenerator/count_reg[14]
    SLICE_X2Y111         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.956 r  AudVid/i2s/squaregenerator/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.956    AudVid/i2s/squaregenerator/count_reg[12]_i_1_n_5
    SLICE_X2Y111         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=154, routed)         0.948     2.076    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X2Y111         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[14]/C
                         clock pessimism             -0.519     1.557    
    SLICE_X2Y111         FDRE (Hold_fdre_C_D)         0.134     1.691    AudVid/i2s/squaregenerator/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.489     0.858    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.884 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=154, routed)         0.674     1.558    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X2Y109         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDRE (Prop_fdre_C_Q)         0.164     1.722 r  AudVid/i2s/squaregenerator/count_reg[6]/Q
                         net (fo=3, routed)           0.127     1.848    AudVid/i2s/squaregenerator/count_reg[6]
    SLICE_X2Y109         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.958 r  AudVid/i2s/squaregenerator/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.958    AudVid/i2s/squaregenerator/count_reg[4]_i_1_n_5
    SLICE_X2Y109         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=154, routed)         0.949     2.077    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X2Y109         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[6]/C
                         clock pessimism             -0.519     1.558    
    SLICE_X2Y109         FDRE (Hold_fdre_C_D)         0.134     1.692    AudVid/i2s/squaregenerator/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.369     0.738    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf_en1/O
                         net (fo=8, routed)           0.272     1.030    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.148     1.178 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.119     1.297    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1[1]
    SLICE_X34Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.411     0.976    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf_en1/O
                         net (fo=8, routed)           0.497     1.516    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1_reg[2]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.000     1.030    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.030    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.369     0.738    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf_en1/O
                         net (fo=8, routed)           0.272     1.030    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.194 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1_reg[3]/Q
                         net (fo=1, routed)           0.170     1.364    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1[3]
    SLICE_X34Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.411     0.976    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf_en1/O
                         net (fo=8, routed)           0.497     1.516    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1_reg[4]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.064     1.094    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.094    
                         arrival time                           1.364    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.274ns (66.672%)  route 0.137ns (33.328%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.489     0.858    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.884 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=154, routed)         0.673     1.557    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X2Y110         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.164     1.721 r  AudVid/i2s/squaregenerator/count_reg[10]/Q
                         net (fo=3, routed)           0.137     1.858    AudVid/i2s/squaregenerator/count_reg[10]
    SLICE_X2Y110         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.968 r  AudVid/i2s/squaregenerator/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.968    AudVid/i2s/squaregenerator/count_reg[8]_i_1_n_5
    SLICE_X2Y110         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=154, routed)         0.948     2.076    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X2Y110         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[10]/C
                         clock pessimism             -0.519     1.557    
    SLICE_X2Y110         FDRE (Hold_fdre_C_D)         0.134     1.691    AudVid/i2s/squaregenerator/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.489     0.858    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.884 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=154, routed)         0.674     1.558    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X2Y108         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         FDRE (Prop_fdre_C_Q)         0.164     1.722 r  AudVid/i2s/squaregenerator/count_reg[2]/Q
                         net (fo=1, routed)           0.114     1.836    AudVid/i2s/squaregenerator/count_reg_n_0_[2]
    SLICE_X2Y108         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.982 r  AudVid/i2s/squaregenerator/count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.982    AudVid/i2s/squaregenerator/count_reg[0]_i_2_n_4
    SLICE_X2Y108         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=154, routed)         0.949     2.077    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X2Y108         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[3]/C
                         clock pessimism             -0.519     1.558    
    SLICE_X2Y108         FDRE (Hold_fdre_C_D)         0.134     1.692    AudVid/i2s/squaregenerator/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MasterClocK_reloj1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/I0
Min Period        n/a     BUFH/I              n/a            2.155         10.000      7.845      BUFHCE_X0Y0      AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf_en1/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X30Y23     AudVid/SD_InputAddress_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X30Y23     AudVid/SD_InputAddress_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X30Y23     AudVid/SD_InputAddress_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X30Y25     AudVid/SD_InputAddress_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X30Y25     AudVid/SD_InputAddress_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X30Y23     AudVid/SD_InputAddress_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X30Y23     AudVid/SD_InputAddress_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y17     AudVid/TilesPositionsRegister_reg_0_63_3_3/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y17     AudVid/TilesPositionsRegister_reg_0_63_3_3/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y17     AudVid/TilesPositionsRegister_reg_0_63_4_4/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y17     AudVid/TilesPositionsRegister_reg_0_63_4_4/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y19     AudVid/TilesPositionsRegister_reg_128_191_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y19     AudVid/TilesPositionsRegister_reg_128_191_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y19     AudVid/TilesPositionsRegister_reg_128_191_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y19     AudVid/TilesPositionsRegister_reg_128_191_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y17     AudVid/TilesPositionsRegister_reg_128_191_3_3/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y17     AudVid/TilesPositionsRegister_reg_128_191_3_3/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y17     AudVid/TilesPositionsRegister_reg_0_63_3_3/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y17     AudVid/TilesPositionsRegister_reg_0_63_3_3/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y17     AudVid/TilesPositionsRegister_reg_0_63_4_4/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y17     AudVid/TilesPositionsRegister_reg_0_63_4_4/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y21     AudVid/TilesPositionsRegister_reg_256_319_3_3/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y21     AudVid/TilesPositionsRegister_reg_256_319_3_3/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y21     AudVid/TilesPositionsRegister_reg_256_319_4_4/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y21     AudVid/TilesPositionsRegister_reg_256_319_4_4/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y20     AudVid/TilesPositionsRegister_reg_64_127_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y20     AudVid/TilesPositionsRegister_reg_64_127_0_2/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  SD_Clock_reloj1_clk_wiz_0_0
  To Clock:  SD_Clock_reloj1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       37.129ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.129ns  (required time - arrival time)
  Source:                 AudVid/sd_spi/spi/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spi/Data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@80.000ns - SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns)
  Data Path Delay:        2.352ns  (logic 0.715ns (30.406%)  route 1.637ns (69.594%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.113ns = ( 86.113 - 80.000 ) 
    Source Clock Delay      (SCD):    6.495ns = ( 46.495 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    43.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    43.521 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.574    45.095    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    41.758 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.666    43.425    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    43.521 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          2.218    45.739    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X32Y29         LUT5 (Prop_lut5_I0_O)        0.124    45.863 r  AudVid/sd_spi/spiInitClock/count[2]_i_2/O
                         net (fo=12, routed)          0.633    46.495    AudVid/sd_spi/spi/CLK
    SLICE_X33Y31         FDRE                                         r  AudVid/sd_spi/spi/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDRE (Prop_fdre_C_Q)         0.419    46.914 f  AudVid/sd_spi/spi/count_reg[1]/Q
                         net (fo=14, routed)          1.046    47.960    AudVid/sd_spi/spi/count_reg_n_0_[1]
    SLICE_X33Y29         LUT3 (Prop_lut3_I0_O)        0.296    48.256 r  AudVid/sd_spi/spi/Data[7]_i_1/O
                         net (fo=1, routed)           0.591    48.847    AudVid/sd_spi/spi/Data[7]_i_1_n_0
    SLICE_X33Y29         FDRE                                         r  AudVid/sd_spi/spi/Data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    83.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455    84.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    81.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.587    83.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.341 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          2.161    85.502    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X32Y28         LUT5 (Prop_lut5_I0_O)        0.100    85.602 r  AudVid/sd_spi/spiInitClock/Data[7]_i_2/O
                         net (fo=8, routed)           0.511    86.113    AudVid/sd_spi/spi/seq_reg2_reg[7]
    SLICE_X33Y29         FDRE                                         r  AudVid/sd_spi/spi/Data_reg[7]/C
                         clock pessimism              0.180    86.293    
                         clock uncertainty           -0.112    86.181    
    SLICE_X33Y29         FDRE (Setup_fdre_C_CE)      -0.205    85.976    AudVid/sd_spi/spi/Data_reg[7]
  -------------------------------------------------------------------
                         required time                         85.976    
                         arrival time                         -48.847    
  -------------------------------------------------------------------
                         slack                                 37.129    

Slack (MET) :             37.277ns  (required time - arrival time)
  Source:                 AudVid/sd_spi/spi/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spi/Data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@80.000ns - SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns)
  Data Path Delay:        2.377ns  (logic 0.715ns (30.074%)  route 1.662ns (69.926%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.287ns = ( 86.287 - 80.000 ) 
    Source Clock Delay      (SCD):    6.495ns = ( 46.495 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    43.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    43.521 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.574    45.095    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    41.758 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.666    43.425    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    43.521 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          2.218    45.739    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X32Y29         LUT5 (Prop_lut5_I0_O)        0.124    45.863 r  AudVid/sd_spi/spiInitClock/count[2]_i_2/O
                         net (fo=12, routed)          0.633    46.495    AudVid/sd_spi/spi/CLK
    SLICE_X33Y31         FDRE                                         r  AudVid/sd_spi/spi/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDRE (Prop_fdre_C_Q)         0.419    46.914 r  AudVid/sd_spi/spi/count_reg[1]/Q
                         net (fo=14, routed)          1.324    48.238    AudVid/sd_spi/spi/count_reg_n_0_[1]
    SLICE_X31Y30         LUT3 (Prop_lut3_I0_O)        0.296    48.534 r  AudVid/sd_spi/spi/Data[4]_i_1/O
                         net (fo=1, routed)           0.339    48.873    AudVid/sd_spi/spi/Data[4]_i_1_n_0
    SLICE_X29Y30         FDRE                                         r  AudVid/sd_spi/spi/Data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    83.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455    84.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    81.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.587    83.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.341 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          2.161    85.502    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X32Y28         LUT5 (Prop_lut5_I0_O)        0.100    85.602 r  AudVid/sd_spi/spiInitClock/Data[7]_i_2/O
                         net (fo=8, routed)           0.685    86.287    AudVid/sd_spi/spi/seq_reg2_reg[7]
    SLICE_X29Y30         FDRE                                         r  AudVid/sd_spi/spi/Data_reg[4]/C
                         clock pessimism              0.180    86.467    
                         clock uncertainty           -0.112    86.355    
    SLICE_X29Y30         FDRE (Setup_fdre_C_CE)      -0.205    86.150    AudVid/sd_spi/spi/Data_reg[4]
  -------------------------------------------------------------------
                         required time                         86.150    
                         arrival time                         -48.873    
  -------------------------------------------------------------------
                         slack                                 37.277    

Slack (MET) :             37.311ns  (required time - arrival time)
  Source:                 AudVid/sd_spi/spi/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spi/Data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@80.000ns - SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns)
  Data Path Delay:        2.170ns  (logic 0.715ns (32.944%)  route 1.455ns (67.056%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.113ns = ( 86.113 - 80.000 ) 
    Source Clock Delay      (SCD):    6.495ns = ( 46.495 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    43.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    43.521 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.574    45.095    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    41.758 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.666    43.425    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    43.521 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          2.218    45.739    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X32Y29         LUT5 (Prop_lut5_I0_O)        0.124    45.863 r  AudVid/sd_spi/spiInitClock/count[2]_i_2/O
                         net (fo=12, routed)          0.633    46.495    AudVid/sd_spi/spi/CLK
    SLICE_X33Y31         FDRE                                         r  AudVid/sd_spi/spi/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDRE (Prop_fdre_C_Q)         0.419    46.914 f  AudVid/sd_spi/spi/count_reg[1]/Q
                         net (fo=14, routed)          1.053    47.968    AudVid/sd_spi/spi/count_reg_n_0_[1]
    SLICE_X32Y29         LUT3 (Prop_lut3_I0_O)        0.296    48.264 r  AudVid/sd_spi/spi/Data[2]_i_1/O
                         net (fo=1, routed)           0.402    48.666    AudVid/sd_spi/spi/Data[2]_i_1_n_0
    SLICE_X32Y29         FDRE                                         r  AudVid/sd_spi/spi/Data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    83.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455    84.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    81.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.587    83.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.341 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          2.161    85.502    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X32Y28         LUT5 (Prop_lut5_I0_O)        0.100    85.602 r  AudVid/sd_spi/spiInitClock/Data[7]_i_2/O
                         net (fo=8, routed)           0.511    86.113    AudVid/sd_spi/spi/seq_reg2_reg[7]
    SLICE_X32Y29         FDRE                                         r  AudVid/sd_spi/spi/Data_reg[2]/C
                         clock pessimism              0.180    86.293    
                         clock uncertainty           -0.112    86.181    
    SLICE_X32Y29         FDRE (Setup_fdre_C_CE)      -0.205    85.976    AudVid/sd_spi/spi/Data_reg[2]
  -------------------------------------------------------------------
                         required time                         85.976    
                         arrival time                         -48.666    
  -------------------------------------------------------------------
                         slack                                 37.311    

Slack (MET) :             37.373ns  (required time - arrival time)
  Source:                 AudVid/sd_spi/spi/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spi/Data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@80.000ns - SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns)
  Data Path Delay:        2.110ns  (logic 0.715ns (33.880%)  route 1.395ns (66.120%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.116ns = ( 86.116 - 80.000 ) 
    Source Clock Delay      (SCD):    6.495ns = ( 46.495 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    43.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    43.521 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.574    45.095    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    41.758 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.666    43.425    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    43.521 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          2.218    45.739    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X32Y29         LUT5 (Prop_lut5_I0_O)        0.124    45.863 r  AudVid/sd_spi/spiInitClock/count[2]_i_2/O
                         net (fo=12, routed)          0.633    46.495    AudVid/sd_spi/spi/CLK
    SLICE_X33Y31         FDRE                                         r  AudVid/sd_spi/spi/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDRE (Prop_fdre_C_Q)         0.419    46.914 r  AudVid/sd_spi/spi/count_reg[1]/Q
                         net (fo=14, routed)          0.876    47.790    AudVid/sd_spi/spi/count_reg_n_0_[1]
    SLICE_X33Y30         LUT3 (Prop_lut3_I1_O)        0.296    48.086 r  AudVid/sd_spi/spi/Data[1]_i_1/O
                         net (fo=1, routed)           0.519    48.606    AudVid/sd_spi/spi/Data[1]_i_1_n_0
    SLICE_X33Y30         FDRE                                         r  AudVid/sd_spi/spi/Data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    83.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455    84.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    81.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.587    83.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.341 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          2.161    85.502    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X32Y28         LUT5 (Prop_lut5_I0_O)        0.100    85.602 r  AudVid/sd_spi/spiInitClock/Data[7]_i_2/O
                         net (fo=8, routed)           0.514    86.116    AudVid/sd_spi/spi/seq_reg2_reg[7]
    SLICE_X33Y30         FDRE                                         r  AudVid/sd_spi/spi/Data_reg[1]/C
                         clock pessimism              0.180    86.295    
                         clock uncertainty           -0.112    86.184    
    SLICE_X33Y30         FDRE (Setup_fdre_C_CE)      -0.205    85.979    AudVid/sd_spi/spi/Data_reg[1]
  -------------------------------------------------------------------
                         required time                         85.979    
                         arrival time                         -48.606    
  -------------------------------------------------------------------
                         slack                                 37.373    

Slack (MET) :             37.431ns  (required time - arrival time)
  Source:                 AudVid/sd_spi/spi/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spi/Data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@80.000ns - SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns)
  Data Path Delay:        2.097ns  (logic 0.715ns (34.099%)  route 1.382ns (65.901%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.124ns = ( 86.124 - 80.000 ) 
    Source Clock Delay      (SCD):    6.495ns = ( 46.495 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    43.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    43.521 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.574    45.095    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    41.758 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.666    43.425    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    43.521 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          2.218    45.739    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X32Y29         LUT5 (Prop_lut5_I0_O)        0.124    45.863 r  AudVid/sd_spi/spiInitClock/count[2]_i_2/O
                         net (fo=12, routed)          0.633    46.495    AudVid/sd_spi/spi/CLK
    SLICE_X33Y31         FDRE                                         r  AudVid/sd_spi/spi/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDRE (Prop_fdre_C_Q)         0.419    46.914 f  AudVid/sd_spi/spi/count_reg[1]/Q
                         net (fo=14, routed)          1.044    47.958    AudVid/sd_spi/spi/count_reg_n_0_[1]
    SLICE_X33Y29         LUT3 (Prop_lut3_I0_O)        0.296    48.254 r  AudVid/sd_spi/spi/Data[6]_i_1/O
                         net (fo=1, routed)           0.338    48.592    AudVid/sd_spi/spi/Data[6]_i_1_n_0
    SLICE_X34Y29         FDRE                                         r  AudVid/sd_spi/spi/Data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    83.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455    84.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    81.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.587    83.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.341 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          2.161    85.502    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X32Y28         LUT5 (Prop_lut5_I0_O)        0.100    85.602 r  AudVid/sd_spi/spiInitClock/Data[7]_i_2/O
                         net (fo=8, routed)           0.522    86.124    AudVid/sd_spi/spi/seq_reg2_reg[7]
    SLICE_X34Y29         FDRE                                         r  AudVid/sd_spi/spi/Data_reg[6]/C
                         clock pessimism              0.180    86.304    
                         clock uncertainty           -0.112    86.192    
    SLICE_X34Y29         FDRE (Setup_fdre_C_CE)      -0.169    86.023    AudVid/sd_spi/spi/Data_reg[6]
  -------------------------------------------------------------------
                         required time                         86.023    
                         arrival time                         -48.592    
  -------------------------------------------------------------------
                         slack                                 37.431    

Slack (MET) :             37.465ns  (required time - arrival time)
  Source:                 AudVid/sd_spi/spi/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spi/Data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@80.000ns - SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns)
  Data Path Delay:        2.018ns  (logic 0.715ns (35.429%)  route 1.303ns (64.571%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.116ns = ( 86.116 - 80.000 ) 
    Source Clock Delay      (SCD):    6.495ns = ( 46.495 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    43.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    43.521 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.574    45.095    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    41.758 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.666    43.425    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    43.521 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          2.218    45.739    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X32Y29         LUT5 (Prop_lut5_I0_O)        0.124    45.863 r  AudVid/sd_spi/spiInitClock/count[2]_i_2/O
                         net (fo=12, routed)          0.633    46.495    AudVid/sd_spi/spi/CLK
    SLICE_X33Y31         FDRE                                         r  AudVid/sd_spi/spi/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDRE (Prop_fdre_C_Q)         0.419    46.914 r  AudVid/sd_spi/spi/count_reg[1]/Q
                         net (fo=14, routed)          0.885    47.800    AudVid/sd_spi/spi/count_reg_n_0_[1]
    SLICE_X32Y30         LUT3 (Prop_lut3_I0_O)        0.296    48.096 r  AudVid/sd_spi/spi/Data[0]_i_1/O
                         net (fo=9, routed)           0.418    48.513    AudVid/sd_spi/spi/p_1_in
    SLICE_X32Y30         FDRE                                         r  AudVid/sd_spi/spi/Data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    83.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455    84.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    81.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.587    83.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.341 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          2.161    85.502    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X32Y28         LUT5 (Prop_lut5_I0_O)        0.100    85.602 r  AudVid/sd_spi/spiInitClock/Data[7]_i_2/O
                         net (fo=8, routed)           0.514    86.116    AudVid/sd_spi/spi/seq_reg2_reg[7]
    SLICE_X32Y30         FDRE                                         r  AudVid/sd_spi/spi/Data_reg[0]/C
                         clock pessimism              0.180    86.295    
                         clock uncertainty           -0.112    86.184    
    SLICE_X32Y30         FDRE (Setup_fdre_C_CE)      -0.205    85.979    AudVid/sd_spi/spi/Data_reg[0]
  -------------------------------------------------------------------
                         required time                         85.979    
                         arrival time                         -48.513    
  -------------------------------------------------------------------
                         slack                                 37.465    

Slack (MET) :             37.527ns  (required time - arrival time)
  Source:                 AudVid/sd_spi/spi/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spi/Data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@80.000ns - SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns)
  Data Path Delay:        2.140ns  (logic 0.715ns (33.417%)  route 1.425ns (66.583%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.264ns = ( 86.264 - 80.000 ) 
    Source Clock Delay      (SCD):    6.495ns = ( 46.495 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    43.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    43.521 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.574    45.095    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    41.758 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.666    43.425    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    43.521 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          2.218    45.739    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X32Y29         LUT5 (Prop_lut5_I0_O)        0.124    45.863 r  AudVid/sd_spi/spiInitClock/count[2]_i_2/O
                         net (fo=12, routed)          0.633    46.495    AudVid/sd_spi/spi/CLK
    SLICE_X33Y31         FDRE                                         r  AudVid/sd_spi/spi/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDRE (Prop_fdre_C_Q)         0.419    46.914 f  AudVid/sd_spi/spi/count_reg[1]/Q
                         net (fo=14, routed)          0.878    47.792    AudVid/sd_spi/spi/count_reg_n_0_[1]
    SLICE_X33Y30         LUT3 (Prop_lut3_I0_O)        0.296    48.088 r  AudVid/sd_spi/spi/Data[3]_i_1/O
                         net (fo=1, routed)           0.547    48.635    AudVid/sd_spi/spi/Data[3]_i_1_n_0
    SLICE_X34Y30         FDRE                                         r  AudVid/sd_spi/spi/Data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    83.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455    84.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    81.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.587    83.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.341 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          2.161    85.502    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X32Y28         LUT5 (Prop_lut5_I0_O)        0.100    85.602 r  AudVid/sd_spi/spiInitClock/Data[7]_i_2/O
                         net (fo=8, routed)           0.661    86.263    AudVid/sd_spi/spi/seq_reg2_reg[7]
    SLICE_X34Y30         FDRE                                         r  AudVid/sd_spi/spi/Data_reg[3]/C
                         clock pessimism              0.180    86.443    
                         clock uncertainty           -0.112    86.331    
    SLICE_X34Y30         FDRE (Setup_fdre_C_CE)      -0.169    86.162    AudVid/sd_spi/spi/Data_reg[3]
  -------------------------------------------------------------------
                         required time                         86.162    
                         arrival time                         -48.635    
  -------------------------------------------------------------------
                         slack                                 37.527    

Slack (MET) :             37.596ns  (required time - arrival time)
  Source:                 AudVid/sd_spi/spi/Data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spi/InputData_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.534ns  (logic 0.456ns (29.736%)  route 1.078ns (70.264%))
  Logic Levels:           0  
  Clock Path Skew:        -0.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.839ns = ( 45.839 - 40.000 ) 
    Source Clock Delay      (SCD):    6.674ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.574     5.095    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337     1.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.666     3.425    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          2.440     5.961    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X32Y28         LUT5 (Prop_lut5_I0_O)        0.124     6.085 r  AudVid/sd_spi/spiInitClock/Data[7]_i_2/O
                         net (fo=8, routed)           0.590     6.674    AudVid/sd_spi/spi/seq_reg2_reg[7]
    SLICE_X32Y30         FDRE                                         r  AudVid/sd_spi/spi/Data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.456     7.130 r  AudVid/sd_spi/spi/Data_reg[0]/Q
                         net (fo=1, routed)           1.078     8.208    AudVid/sd_spi/spi/Data[0]
    SLICE_X31Y30         FDRE                                         r  AudVid/sd_spi/spi/InputData_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455    44.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    41.663 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.587    43.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    43.341 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          1.984    45.325    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X32Y29         LUT5 (Prop_lut5_I0_O)        0.100    45.425 r  AudVid/sd_spi/spiInitClock/count[2]_i_2/O
                         net (fo=12, routed)          0.414    45.839    AudVid/sd_spi/spi/CLK
    SLICE_X31Y30         FDRE                                         r  AudVid/sd_spi/spi/InputData_reg[0]/C
                         clock pessimism              0.180    46.019    
                         clock uncertainty           -0.112    45.907    
    SLICE_X31Y30         FDRE (Setup_fdre_C_D)       -0.103    45.804    AudVid/sd_spi/spi/InputData_reg[0]
  -------------------------------------------------------------------
                         required time                         45.804    
                         arrival time                          -8.208    
  -------------------------------------------------------------------
                         slack                                 37.596    

Slack (MET) :             37.709ns  (required time - arrival time)
  Source:                 AudVid/sd_spi/spi/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spi/Data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@80.000ns - SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns)
  Data Path Delay:        1.922ns  (logic 0.718ns (37.360%)  route 1.204ns (62.640%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.264ns = ( 86.264 - 80.000 ) 
    Source Clock Delay      (SCD):    6.495ns = ( 46.495 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    43.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    43.521 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.574    45.095    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    41.758 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.666    43.425    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    43.521 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          2.218    45.739    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X32Y29         LUT5 (Prop_lut5_I0_O)        0.124    45.863 r  AudVid/sd_spi/spiInitClock/count[2]_i_2/O
                         net (fo=12, routed)          0.633    46.495    AudVid/sd_spi/spi/CLK
    SLICE_X33Y31         FDRE                                         r  AudVid/sd_spi/spi/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDRE (Prop_fdre_C_Q)         0.419    46.914 f  AudVid/sd_spi/spi/count_reg[2]/Q
                         net (fo=13, routed)          0.868    47.782    AudVid/sd_spi/spi/count_reg_n_0_[2]
    SLICE_X33Y30         LUT3 (Prop_lut3_I2_O)        0.299    48.081 r  AudVid/sd_spi/spi/Data[5]_i_1/O
                         net (fo=1, routed)           0.336    48.417    AudVid/sd_spi/spi/Data[5]_i_1_n_0
    SLICE_X35Y30         FDRE                                         r  AudVid/sd_spi/spi/Data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    83.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455    84.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    81.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.587    83.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.341 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          2.161    85.502    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X32Y28         LUT5 (Prop_lut5_I0_O)        0.100    85.602 r  AudVid/sd_spi/spiInitClock/Data[7]_i_2/O
                         net (fo=8, routed)           0.661    86.263    AudVid/sd_spi/spi/seq_reg2_reg[7]
    SLICE_X35Y30         FDRE                                         r  AudVid/sd_spi/spi/Data_reg[5]/C
                         clock pessimism              0.180    86.443    
                         clock uncertainty           -0.112    86.331    
    SLICE_X35Y30         FDRE (Setup_fdre_C_CE)      -0.205    86.126    AudVid/sd_spi/spi/Data_reg[5]
  -------------------------------------------------------------------
                         required time                         86.126    
                         arrival time                         -48.417    
  -------------------------------------------------------------------
                         slack                                 37.709    

Slack (MET) :             38.034ns  (required time - arrival time)
  Source:                 AudVid/sd_spi/spi/Data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spi/InputData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.946ns  (logic 0.456ns (48.196%)  route 0.490ns (51.804%))
  Logic Levels:           0  
  Clock Path Skew:        -0.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.839ns = ( 45.839 - 40.000 ) 
    Source Clock Delay      (SCD):    6.880ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.574     5.095    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337     1.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.666     3.425    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          2.440     5.961    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X32Y28         LUT5 (Prop_lut5_I0_O)        0.124     6.085 r  AudVid/sd_spi/spiInitClock/Data[7]_i_2/O
                         net (fo=8, routed)           0.795     6.880    AudVid/sd_spi/spi/seq_reg2_reg[7]
    SLICE_X29Y30         FDRE                                         r  AudVid/sd_spi/spi/Data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.456     7.336 r  AudVid/sd_spi/spi/Data_reg[4]/Q
                         net (fo=1, routed)           0.490     7.826    AudVid/sd_spi/spi/Data[4]
    SLICE_X31Y30         FDRE                                         r  AudVid/sd_spi/spi/InputData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455    44.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    41.663 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.587    43.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    43.341 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          1.984    45.325    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X32Y29         LUT5 (Prop_lut5_I0_O)        0.100    45.425 r  AudVid/sd_spi/spiInitClock/count[2]_i_2/O
                         net (fo=12, routed)          0.414    45.839    AudVid/sd_spi/spi/CLK
    SLICE_X31Y30         FDRE                                         r  AudVid/sd_spi/spi/InputData_reg[4]/C
                         clock pessimism              0.180    46.019    
                         clock uncertainty           -0.112    45.907    
    SLICE_X31Y30         FDRE (Setup_fdre_C_D)       -0.047    45.860    AudVid/sd_spi/spi/InputData_reg[4]
  -------------------------------------------------------------------
                         required time                         45.860    
                         arrival time                          -7.826    
  -------------------------------------------------------------------
                         slack                                 38.034    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    1.031ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.369     0.738    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf_en1/O
                         net (fo=8, routed)           0.273     1.031    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y47         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141     1.172 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.056     1.228    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2[0]
    SLICE_X35Y47         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.411     0.976    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf_en1/O
                         net (fo=8, routed)           0.498     1.517    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y47         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[1]/C
                         clock pessimism             -0.487     1.031    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.075     1.106    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 AudVid/sd_spi/spiInitClock/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spiInitClock/OutputCLK_reg/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.948%)  route 0.076ns (29.052%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.489     0.858    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.884 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          0.564     1.447    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X36Y49         FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  AudVid/sd_spi/spiInitClock/counter_reg[5]/Q
                         net (fo=3, routed)           0.076     1.664    AudVid/sd_spi/spiInitClock/counter_reg__0[5]
    SLICE_X37Y49         LUT6 (Prop_lut6_I3_O)        0.045     1.709 r  AudVid/sd_spi/spiInitClock/OutputCLK_i_1/O
                         net (fo=1, routed)           0.000     1.709    AudVid/sd_spi/spiInitClock/OutputCLK_i_1_n_0
    SLICE_X37Y49         FDRE                                         r  AudVid/sd_spi/spiInitClock/OutputCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          0.833     1.960    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X37Y49         FDRE                                         r  AudVid/sd_spi/spiInitClock/OutputCLK_reg/C
                         clock pessimism             -0.500     1.460    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.091     1.551    AudVid/sd_spi/spiInitClock/OutputCLK_reg
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    1.031ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.369     0.738    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf_en1/O
                         net (fo=8, routed)           0.273     1.031    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y47         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.128     1.159 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055     1.214    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2[6]
    SLICE_X35Y47         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.411     0.976    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf_en1/O
                         net (fo=8, routed)           0.498     1.517    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y47         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[7]/C
                         clock pessimism             -0.487     1.031    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)        -0.006     1.025    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    1.031ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.369     0.738    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf_en1/O
                         net (fo=8, routed)           0.273     1.031    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y47         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.128     1.159 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.119     1.278    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2[1]
    SLICE_X35Y47         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.411     0.976    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf_en1/O
                         net (fo=8, routed)           0.498     1.517    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y47         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[2]/C
                         clock pessimism             -0.487     1.031    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.017     1.048    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 AudVid/sd_spi/spi/DataClk_reg/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spi/DataClk_reg/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns - SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.179%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.578ns = ( 42.578 - 40.000 ) 
    Source Clock Delay      (SCD):    1.975ns = ( 41.975 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226    40.226 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631    40.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    40.884 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549    41.432    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    40.369 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.489    40.858    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    40.884 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          0.785    41.669    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X32Y29         LUT5 (Prop_lut5_I0_O)        0.045    41.714 r  AudVid/sd_spi/spiInitClock/count[2]_i_2/O
                         net (fo=12, routed)          0.262    41.975    AudVid/sd_spi/spi/CLK
    SLICE_X33Y31         FDRE                                         r  AudVid/sd_spi/spi/DataClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDRE (Prop_fdre_C_Q)         0.141    42.116 r  AudVid/sd_spi/spi/DataClk_reg/Q
                         net (fo=2, routed)           0.170    42.287    AudVid/sd_spi/spi/DataClk_reg_0
    SLICE_X33Y31         LUT4 (Prop_lut4_I0_O)        0.045    42.332 r  AudVid/sd_spi/spi/DataClk_i_1/O
                         net (fo=1, routed)           0.000    42.332    AudVid/sd_spi/spi/DataClk_i_1_n_0
    SLICE_X33Y31         FDRE                                         r  AudVid/sd_spi/spi/DataClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414    40.414 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685    41.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    41.128 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816    41.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    40.565 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.534    41.099    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    41.128 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          1.090    42.218    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X32Y29         LUT5 (Prop_lut5_I0_O)        0.056    42.274 r  AudVid/sd_spi/spiInitClock/count[2]_i_2/O
                         net (fo=12, routed)          0.305    42.578    AudVid/sd_spi/spi/CLK
    SLICE_X33Y31         FDRE                                         r  AudVid/sd_spi/spi/DataClk_reg/C
                         clock pessimism             -0.603    41.975    
    SLICE_X33Y31         FDRE (Hold_fdre_C_D)         0.091    42.066    AudVid/sd_spi/spi/DataClk_reg
  -------------------------------------------------------------------
                         required time                        -42.066    
                         arrival time                          42.332    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.827%)  route 0.232ns (62.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    1.031ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.369     0.738    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf_en1/O
                         net (fo=8, routed)           0.273     1.031    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y47         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141     1.172 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[5]/Q
                         net (fo=1, routed)           0.232     1.403    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2[5]
    SLICE_X35Y47         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.411     0.976    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf_en1/O
                         net (fo=8, routed)           0.498     1.517    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y47         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[6]/C
                         clock pessimism             -0.487     1.031    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.078     1.109    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.827%)  route 0.232ns (62.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    1.031ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.369     0.738    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf_en1/O
                         net (fo=8, routed)           0.273     1.031    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y47         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141     1.172 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[3]/Q
                         net (fo=1, routed)           0.232     1.403    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2[3]
    SLICE_X35Y47         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.411     0.976    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf_en1/O
                         net (fo=8, routed)           0.498     1.517    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y47         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[4]/C
                         clock pessimism             -0.487     1.031    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.076     1.107    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 AudVid/sd_spi/spiInitClock/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spiInitClock/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.186ns (45.638%)  route 0.222ns (54.362%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.489     0.858    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.884 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          0.564     1.447    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X36Y48         FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  AudVid/sd_spi/spiInitClock/counter_reg[1]/Q
                         net (fo=7, routed)           0.222     1.810    AudVid/sd_spi/spiInitClock/counter_reg__0[1]
    SLICE_X36Y49         LUT6 (Prop_lut6_I1_O)        0.045     1.855 r  AudVid/sd_spi/spiInitClock/counter[5]_i_2/O
                         net (fo=1, routed)           0.000     1.855    AudVid/sd_spi/spiInitClock/p_0_in[5]
    SLICE_X36Y49         FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          0.833     1.960    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X36Y49         FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[5]/C
                         clock pessimism             -0.497     1.463    
    SLICE_X36Y49         FDRE (Hold_fdre_C_D)         0.092     1.555    AudVid/sd_spi/spiInitClock/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 AudVid/sd_spi/spi/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spi/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns - SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns)
  Data Path Delay:        0.407ns  (logic 0.230ns (56.484%)  route 0.177ns (43.517%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.578ns = ( 42.578 - 40.000 ) 
    Source Clock Delay      (SCD):    1.975ns = ( 41.975 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226    40.226 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631    40.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    40.884 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549    41.432    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    40.369 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.489    40.858    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    40.884 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          0.785    41.669    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X32Y29         LUT5 (Prop_lut5_I0_O)        0.045    41.714 r  AudVid/sd_spi/spiInitClock/count[2]_i_2/O
                         net (fo=12, routed)          0.262    41.975    AudVid/sd_spi/spi/CLK
    SLICE_X33Y31         FDRE                                         r  AudVid/sd_spi/spi/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDRE (Prop_fdre_C_Q)         0.128    42.103 r  AudVid/sd_spi/spi/count_reg[2]/Q
                         net (fo=13, routed)          0.177    42.280    AudVid/sd_spi/spi/count_reg_n_0_[2]
    SLICE_X33Y31         LUT3 (Prop_lut3_I2_O)        0.102    42.382 r  AudVid/sd_spi/spi/count[2]_i_1/O
                         net (fo=1, routed)           0.000    42.382    AudVid/sd_spi/spi/count[2]_i_1_n_0
    SLICE_X33Y31         FDRE                                         r  AudVid/sd_spi/spi/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414    40.414 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685    41.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    41.128 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816    41.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    40.565 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.534    41.099    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    41.128 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          1.090    42.218    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X32Y29         LUT5 (Prop_lut5_I0_O)        0.056    42.274 r  AudVid/sd_spi/spiInitClock/count[2]_i_2/O
                         net (fo=12, routed)          0.305    42.578    AudVid/sd_spi/spi/CLK
    SLICE_X33Y31         FDRE                                         r  AudVid/sd_spi/spi/count_reg[2]/C
                         clock pessimism             -0.603    41.975    
    SLICE_X33Y31         FDRE (Hold_fdre_C_D)         0.107    42.082    AudVid/sd_spi/spi/count_reg[2]
  -------------------------------------------------------------------
                         required time                        -42.082    
                         arrival time                          42.382    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.128ns (42.919%)  route 0.170ns (57.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    1.031ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.369     0.738    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf_en1/O
                         net (fo=8, routed)           0.273     1.031    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y47         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.128     1.159 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[2]/Q
                         net (fo=1, routed)           0.170     1.329    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2[2]
    SLICE_X35Y47         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.411     0.976    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf_en1/O
                         net (fo=8, routed)           0.498     1.517    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y47         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[3]/C
                         clock pessimism             -0.487     1.031    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)        -0.006     1.025    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.304    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SD_Clock_reloj1_clk_wiz_0_0
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         80.000      77.845     BUFGCTRL_X0Y6    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/I0
Min Period        n/a     BUFH/I              n/a            2.155         80.000      77.845     BUFHCE_X0Y1      AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf_en1/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         80.000      78.751     MMCME2_ADV_X0Y0  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X35Y47     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X35Y47     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X35Y47     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X35Y47     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X35Y47     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X35Y47     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X35Y47     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       80.000      133.360    MMCME2_ADV_X0Y0  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X32Y30     AudVid/sd_spi/spi/Data_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X33Y30     AudVid/sd_spi/spi/Data_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X34Y30     AudVid/sd_spi/spi/Data_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X29Y30     AudVid/sd_spi/spi/Data_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X29Y30     AudVid/sd_spi/spi/Data_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y30     AudVid/sd_spi/spi/Data_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X34Y29     AudVid/sd_spi/spi/Data_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X37Y49     AudVid/sd_spi/spiInitClock/OutputCLK_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X36Y49     AudVid/sd_spi/spiInitClock/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X36Y48     AudVid/sd_spi/spiInitClock/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y47     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y47     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y47     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y47     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y47     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y47     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y47     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y47     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X31Y30     AudVid/sd_spi/spi/InputData_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X31Y30     AudVid/sd_spi/spi/InputData_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  TFT_Clock_reloj1_clk_wiz_0_0
  To Clock:  TFT_Clock_reloj1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack      158.077ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       53.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             158.077ns  (required time - arrival time)
  Source:                 AudVid/tft_spi/spi/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/tft_spi/spi/count_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 fall@240.000ns - TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        1.879ns  (logic 0.648ns (34.486%)  route 1.231ns (65.514%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 244.776 - 240.000 ) 
    Source Clock Delay      (SCD):    5.072ns = ( 85.072 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    83.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    83.521 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.574    85.095    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.337    81.758 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.666    83.425    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    83.521 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf1/O
                         net (fo=6, routed)           1.551    85.072    AudVid/tft_spi/spi/CLK
    SLICE_X50Y24         FDRE                                         r  AudVid/tft_spi/spi/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDRE (Prop_fdre_C_Q)         0.524    85.596 r  AudVid/tft_spi/spi/count_reg[1]/Q
                         net (fo=6, routed)           1.231    86.827    AudVid/tft_spi/spi/Q[1]
    SLICE_X50Y24         LUT2 (Prop_lut2_I0_O)        0.124    86.951 r  AudVid/tft_spi/spi/count[1]_i_1__1/O
                         net (fo=1, routed)           0.000    86.951    AudVid/tft_spi/spi/p_0_in__2[1]
    SLICE_X50Y24         FDRE                                         r  AudVid/tft_spi/spi/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                    240.000   240.000 f  
    W5                                                0.000   240.000 f  clk100 (IN)
                         net (fo=0)                   0.000   240.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   241.388 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862   243.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   243.341 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455   244.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.133   241.663 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.587   243.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   243.341 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf1/O
                         net (fo=6, routed)           1.435   244.776    AudVid/tft_spi/spi/CLK
    SLICE_X50Y24         FDRE                                         r  AudVid/tft_spi/spi/count_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.296   245.072    
                         clock uncertainty           -0.126   244.946    
    SLICE_X50Y24         FDRE (Setup_fdre_C_D)        0.082   245.028    AudVid/tft_spi/spi/count_reg[1]
  -------------------------------------------------------------------
                         required time                        245.028    
                         arrival time                         -86.951    
  -------------------------------------------------------------------
                         slack                                158.077    

Slack (MET) :             158.094ns  (required time - arrival time)
  Source:                 AudVid/tft_spi/spi/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/tft_spi/spi/count_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 fall@240.000ns - TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        1.903ns  (logic 0.672ns (35.312%)  route 1.231ns (64.688%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 244.776 - 240.000 ) 
    Source Clock Delay      (SCD):    5.072ns = ( 85.072 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    83.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    83.521 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.574    85.095    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.337    81.758 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.666    83.425    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    83.521 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf1/O
                         net (fo=6, routed)           1.551    85.072    AudVid/tft_spi/spi/CLK
    SLICE_X50Y24         FDRE                                         r  AudVid/tft_spi/spi/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDRE (Prop_fdre_C_Q)         0.524    85.596 r  AudVid/tft_spi/spi/count_reg[1]/Q
                         net (fo=6, routed)           1.231    86.827    AudVid/tft_spi/spi/Q[1]
    SLICE_X50Y24         LUT3 (Prop_lut3_I2_O)        0.148    86.975 r  AudVid/tft_spi/spi/count[2]_i_1__1/O
                         net (fo=1, routed)           0.000    86.975    AudVid/tft_spi/spi/p_0_in__2[2]
    SLICE_X50Y24         FDRE                                         r  AudVid/tft_spi/spi/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                    240.000   240.000 f  
    W5                                                0.000   240.000 f  clk100 (IN)
                         net (fo=0)                   0.000   240.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   241.388 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862   243.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   243.341 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455   244.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.133   241.663 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.587   243.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   243.341 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf1/O
                         net (fo=6, routed)           1.435   244.776    AudVid/tft_spi/spi/CLK
    SLICE_X50Y24         FDRE                                         r  AudVid/tft_spi/spi/count_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.296   245.072    
                         clock uncertainty           -0.126   244.946    
    SLICE_X50Y24         FDRE (Setup_fdre_C_D)        0.123   245.069    AudVid/tft_spi/spi/count_reg[2]
  -------------------------------------------------------------------
                         required time                        245.069    
                         arrival time                         -86.975    
  -------------------------------------------------------------------
                         slack                                158.094    

Slack (MET) :             158.199ns  (required time - arrival time)
  Source:                 AudVid/tft_spi/spi/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/tft_spi/spi/count_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 fall@240.000ns - TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        1.725ns  (logic 0.583ns (33.801%)  route 1.142ns (66.199%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 244.778 - 240.000 ) 
    Source Clock Delay      (SCD):    5.072ns = ( 85.072 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    83.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    83.521 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.574    85.095    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.337    81.758 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.666    83.425    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    83.521 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf1/O
                         net (fo=6, routed)           1.551    85.072    AudVid/tft_spi/spi/CLK
    SLICE_X51Y24         FDRE                                         r  AudVid/tft_spi/spi/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y24         FDRE (Prop_fdre_C_Q)         0.459    85.531 r  AudVid/tft_spi/spi/count_reg[0]/Q
                         net (fo=13, routed)          1.142    86.673    AudVid/tft_spi/spi/Q[0]
    SLICE_X50Y26         LUT4 (Prop_lut4_I2_O)        0.124    86.797 r  AudVid/tft_spi/spi/count[3]_i_1__0/O
                         net (fo=1, routed)           0.000    86.797    AudVid/tft_spi/spi/p_0_in__2[3]
    SLICE_X50Y26         FDRE                                         r  AudVid/tft_spi/spi/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                    240.000   240.000 f  
    W5                                                0.000   240.000 f  clk100 (IN)
                         net (fo=0)                   0.000   240.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   241.388 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862   243.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   243.341 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455   244.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.133   241.663 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.587   243.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   243.341 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf1/O
                         net (fo=6, routed)           1.437   244.778    AudVid/tft_spi/spi/CLK
    SLICE_X50Y26         FDRE                                         r  AudVid/tft_spi/spi/count_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.260   245.038    
                         clock uncertainty           -0.126   244.912    
    SLICE_X50Y26         FDRE (Setup_fdre_C_D)        0.084   244.996    AudVid/tft_spi/spi/count_reg[3]
  -------------------------------------------------------------------
                         required time                        244.996    
                         arrival time                         -86.797    
  -------------------------------------------------------------------
                         slack                                158.199    

Slack (MET) :             158.209ns  (required time - arrival time)
  Source:                 AudVid/tft_spi/spi/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/tft_spi/spi/dataClk_reg/D
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 fall@240.000ns - TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        1.754ns  (logic 0.612ns (34.896%)  route 1.142ns (65.104%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 244.778 - 240.000 ) 
    Source Clock Delay      (SCD):    5.072ns = ( 85.072 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    83.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    83.521 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.574    85.095    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.337    81.758 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.666    83.425    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    83.521 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf1/O
                         net (fo=6, routed)           1.551    85.072    AudVid/tft_spi/spi/CLK
    SLICE_X51Y24         FDRE                                         r  AudVid/tft_spi/spi/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y24         FDRE (Prop_fdre_C_Q)         0.459    85.531 r  AudVid/tft_spi/spi/count_reg[0]/Q
                         net (fo=13, routed)          1.142    86.673    AudVid/tft_spi/spi/Q[0]
    SLICE_X50Y26         LUT5 (Prop_lut5_I2_O)        0.153    86.826 r  AudVid/tft_spi/spi/dataClk_i_1/O
                         net (fo=1, routed)           0.000    86.826    AudVid/tft_spi/spi/dataClk_i_1_n_0
    SLICE_X50Y26         FDRE                                         r  AudVid/tft_spi/spi/dataClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                    240.000   240.000 f  
    W5                                                0.000   240.000 f  clk100 (IN)
                         net (fo=0)                   0.000   240.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   241.388 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862   243.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   243.341 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455   244.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.133   241.663 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.587   243.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   243.341 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf1/O
                         net (fo=6, routed)           1.437   244.778    AudVid/tft_spi/spi/CLK
    SLICE_X50Y26         FDRE                                         r  AudVid/tft_spi/spi/dataClk_reg/C  (IS_INVERTED)
                         clock pessimism              0.260   245.038    
                         clock uncertainty           -0.126   244.912    
    SLICE_X50Y26         FDRE (Setup_fdre_C_D)        0.123   245.035    AudVid/tft_spi/spi/dataClk_reg
  -------------------------------------------------------------------
                         required time                        245.035    
                         arrival time                         -86.826    
  -------------------------------------------------------------------
                         slack                                158.209    

Slack (MET) :             158.320ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf1/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@160.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.456ns (53.210%)  route 0.401ns (46.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.250ns = ( 163.250 - 160.000 ) 
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.574     5.095    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.337     1.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.234     2.992    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127     3.119 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf_en1/O
                         net (fo=8, routed)           0.764     3.883    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456     4.339 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[7]/Q
                         net (fo=1, routed)           0.401     4.740    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3[7]
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf1/CE0
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk100 (IN)
                         net (fo=0)                   0.000   160.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862   163.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   163.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455   164.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.133   161.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.587   163.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf1/I0
                         clock pessimism              0.096   163.346    
                         clock uncertainty           -0.126   163.219    
    BUFGCTRL_X0Y1        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159   163.060    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf1
  -------------------------------------------------------------------
                         required time                        163.060    
                         arrival time                          -4.740    
  -------------------------------------------------------------------
                         slack                                158.320    

Slack (MET) :             158.582ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@160.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.419ns (40.865%)  route 0.606ns (59.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 163.626 - 160.000 ) 
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.574     5.095    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.337     1.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.234     2.992    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127     3.119 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf_en1/O
                         net (fo=8, routed)           0.764     3.883    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419     4.302 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[4]/Q
                         net (fo=1, routed)           0.606     4.909    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3[4]
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk100 (IN)
                         net (fo=0)                   0.000   160.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862   163.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   163.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455   164.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.133   161.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.158   162.821    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081   162.902 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf_en1/O
                         net (fo=8, routed)           0.724   163.626    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[5]/C
                         clock pessimism              0.258   163.883    
                         clock uncertainty           -0.126   163.757    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.266   163.491    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[5]
  -------------------------------------------------------------------
                         required time                        163.491    
                         arrival time                          -4.909    
  -------------------------------------------------------------------
                         slack                                158.582    

Slack (MET) :             158.583ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@160.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.419ns (40.845%)  route 0.607ns (59.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 163.626 - 160.000 ) 
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.574     5.095    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.337     1.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.234     2.992    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127     3.119 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf_en1/O
                         net (fo=8, routed)           0.764     3.883    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419     4.302 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[2]/Q
                         net (fo=1, routed)           0.607     4.909    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3[2]
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk100 (IN)
                         net (fo=0)                   0.000   160.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862   163.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   163.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455   164.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.133   161.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.158   162.821    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081   162.902 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf_en1/O
                         net (fo=8, routed)           0.724   163.626    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[3]/C
                         clock pessimism              0.258   163.883    
                         clock uncertainty           -0.126   163.757    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.265   163.492    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[3]
  -------------------------------------------------------------------
                         required time                        163.492    
                         arrival time                          -4.909    
  -------------------------------------------------------------------
                         slack                                158.583    

Slack (MET) :             158.739ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@160.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.456ns (41.768%)  route 0.636ns (58.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 163.626 - 160.000 ) 
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.574     5.095    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.337     1.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.234     2.992    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127     3.119 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf_en1/O
                         net (fo=8, routed)           0.764     3.883    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456     4.339 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[3]/Q
                         net (fo=1, routed)           0.636     4.975    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3[3]
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk100 (IN)
                         net (fo=0)                   0.000   160.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862   163.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   163.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455   164.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.133   161.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.158   162.821    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081   162.902 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf_en1/O
                         net (fo=8, routed)           0.724   163.626    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[4]/C
                         clock pessimism              0.258   163.883    
                         clock uncertainty           -0.126   163.757    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.043   163.714    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[4]
  -------------------------------------------------------------------
                         required time                        163.714    
                         arrival time                          -4.975    
  -------------------------------------------------------------------
                         slack                                158.739    

Slack (MET) :             158.745ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@160.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.456ns (41.873%)  route 0.633ns (58.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 163.626 - 160.000 ) 
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.574     5.095    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.337     1.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.234     2.992    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127     3.119 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf_en1/O
                         net (fo=8, routed)           0.764     3.883    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456     4.339 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[5]/Q
                         net (fo=1, routed)           0.633     4.972    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3[5]
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk100 (IN)
                         net (fo=0)                   0.000   160.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862   163.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   163.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455   164.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.133   161.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.158   162.821    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081   162.902 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf_en1/O
                         net (fo=8, routed)           0.724   163.626    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[6]/C
                         clock pessimism              0.258   163.883    
                         clock uncertainty           -0.126   163.757    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.040   163.717    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[6]
  -------------------------------------------------------------------
                         required time                        163.717    
                         arrival time                          -4.972    
  -------------------------------------------------------------------
                         slack                                158.745    

Slack (MET) :             158.794ns  (required time - arrival time)
  Source:                 AudVid/tft_spi/spi/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/tft_spi/spi/count_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 fall@240.000ns - TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        1.112ns  (logic 0.583ns (52.450%)  route 0.529ns (47.550%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 244.776 - 240.000 ) 
    Source Clock Delay      (SCD):    5.072ns = ( 85.072 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    83.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    83.521 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.574    85.095    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.337    81.758 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.666    83.425    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    83.521 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf1/O
                         net (fo=6, routed)           1.551    85.072    AudVid/tft_spi/spi/CLK
    SLICE_X51Y24         FDRE                                         r  AudVid/tft_spi/spi/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y24         FDRE (Prop_fdre_C_Q)         0.459    85.531 f  AudVid/tft_spi/spi/count_reg[0]/Q
                         net (fo=13, routed)          0.529    86.060    AudVid/tft_spi/spi/Q[0]
    SLICE_X51Y24         LUT1 (Prop_lut1_I0_O)        0.124    86.184 r  AudVid/tft_spi/spi/count[0]_i_1__1/O
                         net (fo=1, routed)           0.000    86.184    AudVid/tft_spi/spi/count[0]_i_1__1_n_0
    SLICE_X51Y24         FDRE                                         r  AudVid/tft_spi/spi/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                    240.000   240.000 f  
    W5                                                0.000   240.000 f  clk100 (IN)
                         net (fo=0)                   0.000   240.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   241.388 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862   243.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   243.341 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455   244.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.133   241.663 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.587   243.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   243.341 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf1/O
                         net (fo=6, routed)           1.435   244.776    AudVid/tft_spi/spi/CLK
    SLICE_X51Y24         FDRE                                         r  AudVid/tft_spi/spi/count_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.296   245.072    
                         clock uncertainty           -0.126   244.946    
    SLICE_X51Y24         FDRE (Setup_fdre_C_D)        0.032   244.978    AudVid/tft_spi/spi/count_reg[0]
  -------------------------------------------------------------------
                         required time                        244.978    
                         arrival time                         -86.184    
  -------------------------------------------------------------------
                         slack                                158.794    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.369     0.738    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf_en1/O
                         net (fo=8, routed)           0.272     1.030    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.171 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[0]/Q
                         net (fo=1, routed)           0.056     1.227    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3[0]
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.411     0.976    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf_en1/O
                         net (fo=8, routed)           0.497     1.516    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[1]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.075     1.105    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 AudVid/tft_spi/spi/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/tft_spi/spi/count_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns - TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        0.317ns  (logic 0.194ns (61.288%)  route 0.123ns (38.713%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns = ( 81.948 - 80.000 ) 
    Source Clock Delay      (SCD):    1.436ns = ( 81.436 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226    80.226 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631    80.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    80.884 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549    81.432    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.063    80.369 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.489    80.858    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    80.884 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf1/O
                         net (fo=6, routed)           0.553    81.436    AudVid/tft_spi/spi/CLK
    SLICE_X51Y24         FDRE                                         r  AudVid/tft_spi/spi/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y24         FDRE (Prop_fdre_C_Q)         0.146    81.582 r  AudVid/tft_spi/spi/count_reg[0]/Q
                         net (fo=13, routed)          0.123    81.705    AudVid/tft_spi/spi/Q[0]
    SLICE_X50Y24         LUT3 (Prop_lut3_I1_O)        0.048    81.753 r  AudVid/tft_spi/spi/count[2]_i_1__1/O
                         net (fo=1, routed)           0.000    81.753    AudVid/tft_spi/spi/p_0_in__2[2]
    SLICE_X50Y24         FDRE                                         r  AudVid/tft_spi/spi/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414    80.414 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685    81.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    81.128 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816    81.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.378    80.565 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.534    81.099    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    81.128 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf1/O
                         net (fo=6, routed)           0.821    81.948    AudVid/tft_spi/spi/CLK
    SLICE_X50Y24         FDRE                                         r  AudVid/tft_spi/spi/count_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.499    81.449    
    SLICE_X50Y24         FDRE (Hold_fdre_C_D)         0.135    81.584    AudVid/tft_spi/spi/count_reg[2]
  -------------------------------------------------------------------
                         required time                        -81.584    
                         arrival time                          81.753    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 AudVid/tft_spi/spi/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/tft_spi/spi/count_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns - TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        0.314ns  (logic 0.191ns (60.917%)  route 0.123ns (39.083%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns = ( 81.948 - 80.000 ) 
    Source Clock Delay      (SCD):    1.436ns = ( 81.436 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226    80.226 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631    80.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    80.884 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549    81.432    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.063    80.369 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.489    80.858    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    80.884 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf1/O
                         net (fo=6, routed)           0.553    81.436    AudVid/tft_spi/spi/CLK
    SLICE_X51Y24         FDRE                                         r  AudVid/tft_spi/spi/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y24         FDRE (Prop_fdre_C_Q)         0.146    81.582 r  AudVid/tft_spi/spi/count_reg[0]/Q
                         net (fo=13, routed)          0.123    81.705    AudVid/tft_spi/spi/Q[0]
    SLICE_X50Y24         LUT2 (Prop_lut2_I1_O)        0.045    81.750 r  AudVid/tft_spi/spi/count[1]_i_1__1/O
                         net (fo=1, routed)           0.000    81.750    AudVid/tft_spi/spi/p_0_in__2[1]
    SLICE_X50Y24         FDRE                                         r  AudVid/tft_spi/spi/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414    80.414 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685    81.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    81.128 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816    81.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.378    80.565 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.534    81.099    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    81.128 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf1/O
                         net (fo=6, routed)           0.821    81.948    AudVid/tft_spi/spi/CLK
    SLICE_X50Y24         FDRE                                         r  AudVid/tft_spi/spi/count_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.499    81.449    
    SLICE_X50Y24         FDRE (Hold_fdre_C_D)         0.124    81.573    AudVid/tft_spi/spi/count_reg[1]
  -------------------------------------------------------------------
                         required time                        -81.573    
                         arrival time                          81.750    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.369     0.738    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf_en1/O
                         net (fo=8, routed)           0.272     1.030    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128     1.158 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[6]/Q
                         net (fo=1, routed)           0.055     1.213    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3[6]
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.411     0.976    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf_en1/O
                         net (fo=8, routed)           0.497     1.516    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[7]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)        -0.006     1.024    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.369     0.738    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf_en1/O
                         net (fo=8, routed)           0.272     1.030    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128     1.158 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[1]/Q
                         net (fo=1, routed)           0.119     1.277    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3[1]
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.411     0.976    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf_en1/O
                         net (fo=8, routed)           0.497     1.516    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[2]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.017     1.047    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf1/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.692%)  route 0.161ns (53.308%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.099ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.369     0.738    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf_en1/O
                         net (fo=8, routed)           0.272     1.030    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.171 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[7]/Q
                         net (fo=1, routed)           0.161     1.332    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3[7]
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf1/CE0
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf1/I0
                         clock pessimism             -0.197     0.902    
    BUFGCTRL_X0Y1        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159     1.061    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf1
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 AudVid/tft_spi/spi/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/tft_spi/spi/count_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns - TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        0.383ns  (logic 0.191ns (49.929%)  route 0.192ns (50.071%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns = ( 81.948 - 80.000 ) 
    Source Clock Delay      (SCD):    1.436ns = ( 81.436 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226    80.226 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631    80.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    80.884 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549    81.432    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.063    80.369 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.489    80.858    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    80.884 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf1/O
                         net (fo=6, routed)           0.553    81.436    AudVid/tft_spi/spi/CLK
    SLICE_X51Y24         FDRE                                         r  AudVid/tft_spi/spi/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y24         FDRE (Prop_fdre_C_Q)         0.146    81.582 f  AudVid/tft_spi/spi/count_reg[0]/Q
                         net (fo=13, routed)          0.192    81.774    AudVid/tft_spi/spi/Q[0]
    SLICE_X51Y24         LUT1 (Prop_lut1_I0_O)        0.045    81.819 r  AudVid/tft_spi/spi/count[0]_i_1__1/O
                         net (fo=1, routed)           0.000    81.819    AudVid/tft_spi/spi/count[0]_i_1__1_n_0
    SLICE_X51Y24         FDRE                                         r  AudVid/tft_spi/spi/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414    80.414 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685    81.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    81.128 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816    81.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.378    80.565 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.534    81.099    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    81.128 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf1/O
                         net (fo=6, routed)           0.821    81.948    AudVid/tft_spi/spi/CLK
    SLICE_X51Y24         FDRE                                         r  AudVid/tft_spi/spi/count_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.512    81.436    
    SLICE_X51Y24         FDRE (Hold_fdre_C_D)         0.098    81.534    AudVid/tft_spi/spi/count_reg[0]
  -------------------------------------------------------------------
                         required time                        -81.534    
                         arrival time                          81.819    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.004%)  route 0.230ns (61.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.369     0.738    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf_en1/O
                         net (fo=8, routed)           0.272     1.030    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.171 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[5]/Q
                         net (fo=1, routed)           0.230     1.401    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3[5]
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.411     0.976    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf_en1/O
                         net (fo=8, routed)           0.497     1.516    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[6]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.078     1.108    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.401    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.827%)  route 0.232ns (62.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.369     0.738    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf_en1/O
                         net (fo=8, routed)           0.272     1.030    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.171 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[3]/Q
                         net (fo=1, routed)           0.232     1.402    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3[3]
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.411     0.976    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf_en1/O
                         net (fo=8, routed)           0.497     1.516    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[4]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.076     1.106    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.402    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 AudVid/tft_spi/spi/count_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/tft_spi/spi/dataClk_reg/D
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns - TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        0.444ns  (logic 0.212ns (47.748%)  route 0.232ns (52.253%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns = ( 81.949 - 80.000 ) 
    Source Clock Delay      (SCD):    1.437ns = ( 81.437 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226    80.226 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631    80.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    80.884 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549    81.432    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.063    80.369 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.489    80.858    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    80.884 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf1/O
                         net (fo=6, routed)           0.554    81.437    AudVid/tft_spi/spi/CLK
    SLICE_X50Y26         FDRE                                         r  AudVid/tft_spi/spi/count_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y26         FDRE (Prop_fdre_C_Q)         0.167    81.604 r  AudVid/tft_spi/spi/count_reg[3]/Q
                         net (fo=3, routed)           0.232    81.836    AudVid/tft_spi/spi/Q[3]
    SLICE_X50Y26         LUT5 (Prop_lut5_I4_O)        0.045    81.881 r  AudVid/tft_spi/spi/dataClk_i_1/O
                         net (fo=1, routed)           0.000    81.881    AudVid/tft_spi/spi/dataClk_i_1_n_0
    SLICE_X50Y26         FDRE                                         r  AudVid/tft_spi/spi/dataClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414    80.414 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685    81.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    81.128 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816    81.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.378    80.565 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.534    81.099    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    81.128 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf1/O
                         net (fo=6, routed)           0.822    81.949    AudVid/tft_spi/spi/CLK
    SLICE_X50Y26         FDRE                                         r  AudVid/tft_spi/spi/dataClk_reg/C  (IS_INVERTED)
                         clock pessimism             -0.512    81.437    
    SLICE_X50Y26         FDRE (Hold_fdre_C_D)         0.135    81.572    AudVid/tft_spi/spi/dataClk_reg
  -------------------------------------------------------------------
                         required time                        -81.572    
                         arrival time                          81.881    
  -------------------------------------------------------------------
                         slack                                  0.309    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         TFT_Clock_reloj1_clk_wiz_0_0
Waveform(ns):       { 0.000 80.000 }
Period(ns):         160.000
Sources:            { AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         160.000     157.845    BUFGCTRL_X0Y1    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf1/I0
Min Period        n/a     BUFH/I              n/a            2.155         160.000     157.845    BUFHCE_X0Y2      AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf_en1/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         160.000     158.751    MMCME2_ADV_X0Y0  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X35Y46     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X35Y46     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X35Y46     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X35Y46     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X35Y46     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X35Y46     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X35Y46     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       160.000     53.360     MMCME2_ADV_X0Y0  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X51Y24     AudVid/tft_spi/spi/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X50Y24     AudVid/tft_spi/spi/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X50Y24     AudVid/tft_spi/spi/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y46     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y46     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y46     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y46     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y46     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y46     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y46     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X51Y24     AudVid/tft_spi/spi/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X50Y24     AudVid/tft_spi/spi/count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X50Y24     AudVid/tft_spi/spi/count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X50Y26     AudVid/tft_spi/spi/count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X50Y26     AudVid/tft_spi/spi/dataClk_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y46     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y46     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y46     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y46     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y46     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_reloj1_clk_wiz_0_0
  To Clock:  clkfbout_reloj1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_reloj1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y9    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkf_buf1/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_reloj2_clk_wiz_0_0
  To Clock:  clkfbout_reloj2_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_reloj2_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y10   AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkf_buf2/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  MasterClocK_reloj1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.794ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.794ns  (required time - arrival time)
  Source:                 soc_TilesControlRegisterCSR_storage_full_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/TilesPositionsRegister_reg_0_63_3_3/DP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        4.639ns  (logic 0.478ns (10.304%)  route 4.161ns (89.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.556     5.077    clk100_IBUF_BUFG
    SLICE_X34Y16         FDRE                                         r  soc_TilesControlRegisterCSR_storage_full_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.478     5.555 r  soc_TilesControlRegisterCSR_storage_full_reg[8]/Q
                         net (fo=56, routed)          4.161     9.716    AudVid/TilesPositionsRegister_reg_0_63_3_3/A3
    SLICE_X38Y17         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_0_63_3_3/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455    14.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=154, routed)         1.437    14.778    AudVid/TilesPositionsRegister_reg_0_63_3_3/WCLK
    SLICE_X38Y17         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_0_63_3_3/DP/CLK
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.194    14.765    
    SLICE_X38Y17         RAMD64E (Setup_ramd64e_CLK_WADR3)
                                                     -0.254    14.511    AudVid/TilesPositionsRegister_reg_0_63_3_3/DP
  -------------------------------------------------------------------
                         required time                         14.511    
                         arrival time                          -9.716    
  -------------------------------------------------------------------
                         slack                                  4.794    

Slack (MET) :             4.794ns  (required time - arrival time)
  Source:                 soc_TilesControlRegisterCSR_storage_full_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/TilesPositionsRegister_reg_0_63_3_3/SP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        4.639ns  (logic 0.478ns (10.304%)  route 4.161ns (89.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.556     5.077    clk100_IBUF_BUFG
    SLICE_X34Y16         FDRE                                         r  soc_TilesControlRegisterCSR_storage_full_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.478     5.555 r  soc_TilesControlRegisterCSR_storage_full_reg[8]/Q
                         net (fo=56, routed)          4.161     9.716    AudVid/TilesPositionsRegister_reg_0_63_3_3/A3
    SLICE_X38Y17         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_0_63_3_3/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455    14.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=154, routed)         1.437    14.778    AudVid/TilesPositionsRegister_reg_0_63_3_3/WCLK
    SLICE_X38Y17         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_0_63_3_3/SP/CLK
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.194    14.765    
    SLICE_X38Y17         RAMD64E (Setup_ramd64e_CLK_WADR3)
                                                     -0.254    14.511    AudVid/TilesPositionsRegister_reg_0_63_3_3/SP
  -------------------------------------------------------------------
                         required time                         14.511    
                         arrival time                          -9.716    
  -------------------------------------------------------------------
                         slack                                  4.794    

Slack (MET) :             4.794ns  (required time - arrival time)
  Source:                 soc_TilesControlRegisterCSR_storage_full_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/TilesPositionsRegister_reg_0_63_4_4/DP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        4.639ns  (logic 0.478ns (10.304%)  route 4.161ns (89.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.556     5.077    clk100_IBUF_BUFG
    SLICE_X34Y16         FDRE                                         r  soc_TilesControlRegisterCSR_storage_full_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.478     5.555 r  soc_TilesControlRegisterCSR_storage_full_reg[8]/Q
                         net (fo=56, routed)          4.161     9.716    AudVid/TilesPositionsRegister_reg_0_63_4_4/A3
    SLICE_X38Y17         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_0_63_4_4/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455    14.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=154, routed)         1.437    14.778    AudVid/TilesPositionsRegister_reg_0_63_4_4/WCLK
    SLICE_X38Y17         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_0_63_4_4/DP/CLK
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.194    14.765    
    SLICE_X38Y17         RAMD64E (Setup_ramd64e_CLK_WADR3)
                                                     -0.254    14.511    AudVid/TilesPositionsRegister_reg_0_63_4_4/DP
  -------------------------------------------------------------------
                         required time                         14.511    
                         arrival time                          -9.716    
  -------------------------------------------------------------------
                         slack                                  4.794    

Slack (MET) :             4.794ns  (required time - arrival time)
  Source:                 soc_TilesControlRegisterCSR_storage_full_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/TilesPositionsRegister_reg_0_63_4_4/SP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        4.639ns  (logic 0.478ns (10.304%)  route 4.161ns (89.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.556     5.077    clk100_IBUF_BUFG
    SLICE_X34Y16         FDRE                                         r  soc_TilesControlRegisterCSR_storage_full_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.478     5.555 r  soc_TilesControlRegisterCSR_storage_full_reg[8]/Q
                         net (fo=56, routed)          4.161     9.716    AudVid/TilesPositionsRegister_reg_0_63_4_4/A3
    SLICE_X38Y17         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_0_63_4_4/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455    14.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=154, routed)         1.437    14.778    AudVid/TilesPositionsRegister_reg_0_63_4_4/WCLK
    SLICE_X38Y17         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_0_63_4_4/SP/CLK
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.194    14.765    
    SLICE_X38Y17         RAMD64E (Setup_ramd64e_CLK_WADR3)
                                                     -0.254    14.511    AudVid/TilesPositionsRegister_reg_0_63_4_4/SP
  -------------------------------------------------------------------
                         required time                         14.511    
                         arrival time                          -9.716    
  -------------------------------------------------------------------
                         slack                                  4.794    

Slack (MET) :             4.932ns  (required time - arrival time)
  Source:                 soc_TilesControlRegisterCSR_storage_full_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/TilesPositionsRegister_reg_0_63_0_2/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        4.499ns  (logic 0.478ns (10.624%)  route 4.021ns (89.376%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.556     5.077    clk100_IBUF_BUFG
    SLICE_X34Y16         FDRE                                         r  soc_TilesControlRegisterCSR_storage_full_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.478     5.555 r  soc_TilesControlRegisterCSR_storage_full_reg[8]/Q
                         net (fo=56, routed)          4.021     9.576    AudVid/TilesPositionsRegister_reg_0_63_0_2/ADDRD3
    SLICE_X38Y18         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_0_63_0_2/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455    14.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=154, routed)         1.435    14.776    AudVid/TilesPositionsRegister_reg_0_63_0_2/WCLK
    SLICE_X38Y18         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_0_63_0_2/RAMA/CLK
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.194    14.763    
    SLICE_X38Y18         RAMD64E (Setup_ramd64e_CLK_WADR3)
                                                     -0.254    14.509    AudVid/TilesPositionsRegister_reg_0_63_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         14.509    
                         arrival time                          -9.576    
  -------------------------------------------------------------------
                         slack                                  4.932    

Slack (MET) :             4.932ns  (required time - arrival time)
  Source:                 soc_TilesControlRegisterCSR_storage_full_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/TilesPositionsRegister_reg_0_63_0_2/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        4.499ns  (logic 0.478ns (10.624%)  route 4.021ns (89.376%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.556     5.077    clk100_IBUF_BUFG
    SLICE_X34Y16         FDRE                                         r  soc_TilesControlRegisterCSR_storage_full_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.478     5.555 r  soc_TilesControlRegisterCSR_storage_full_reg[8]/Q
                         net (fo=56, routed)          4.021     9.576    AudVid/TilesPositionsRegister_reg_0_63_0_2/ADDRD3
    SLICE_X38Y18         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_0_63_0_2/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455    14.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=154, routed)         1.435    14.776    AudVid/TilesPositionsRegister_reg_0_63_0_2/WCLK
    SLICE_X38Y18         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_0_63_0_2/RAMB/CLK
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.194    14.763    
    SLICE_X38Y18         RAMD64E (Setup_ramd64e_CLK_WADR3)
                                                     -0.254    14.509    AudVid/TilesPositionsRegister_reg_0_63_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         14.509    
                         arrival time                          -9.576    
  -------------------------------------------------------------------
                         slack                                  4.932    

Slack (MET) :             4.932ns  (required time - arrival time)
  Source:                 soc_TilesControlRegisterCSR_storage_full_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/TilesPositionsRegister_reg_0_63_0_2/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        4.499ns  (logic 0.478ns (10.624%)  route 4.021ns (89.376%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.556     5.077    clk100_IBUF_BUFG
    SLICE_X34Y16         FDRE                                         r  soc_TilesControlRegisterCSR_storage_full_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.478     5.555 r  soc_TilesControlRegisterCSR_storage_full_reg[8]/Q
                         net (fo=56, routed)          4.021     9.576    AudVid/TilesPositionsRegister_reg_0_63_0_2/ADDRD3
    SLICE_X38Y18         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_0_63_0_2/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455    14.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=154, routed)         1.435    14.776    AudVid/TilesPositionsRegister_reg_0_63_0_2/WCLK
    SLICE_X38Y18         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_0_63_0_2/RAMC/CLK
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.194    14.763    
    SLICE_X38Y18         RAMD64E (Setup_ramd64e_CLK_WADR3)
                                                     -0.254    14.509    AudVid/TilesPositionsRegister_reg_0_63_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         14.509    
                         arrival time                          -9.576    
  -------------------------------------------------------------------
                         slack                                  4.932    

Slack (MET) :             4.932ns  (required time - arrival time)
  Source:                 soc_TilesControlRegisterCSR_storage_full_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/TilesPositionsRegister_reg_0_63_0_2/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        4.499ns  (logic 0.478ns (10.624%)  route 4.021ns (89.376%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.556     5.077    clk100_IBUF_BUFG
    SLICE_X34Y16         FDRE                                         r  soc_TilesControlRegisterCSR_storage_full_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.478     5.555 r  soc_TilesControlRegisterCSR_storage_full_reg[8]/Q
                         net (fo=56, routed)          4.021     9.576    AudVid/TilesPositionsRegister_reg_0_63_0_2/ADDRD3
    SLICE_X38Y18         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_0_63_0_2/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455    14.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=154, routed)         1.435    14.776    AudVid/TilesPositionsRegister_reg_0_63_0_2/WCLK
    SLICE_X38Y18         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_0_63_0_2/RAMD/CLK
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.194    14.763    
    SLICE_X38Y18         RAMD64E (Setup_ramd64e_CLK_WADR3)
                                                     -0.254    14.509    AudVid/TilesPositionsRegister_reg_0_63_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         14.509    
                         arrival time                          -9.576    
  -------------------------------------------------------------------
                         slack                                  4.932    

Slack (MET) :             5.236ns  (required time - arrival time)
  Source:                 soc_TilesControlRegisterCSR_storage_full_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/TilesPositionsRegister_reg_256_319_0_2/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        4.195ns  (logic 0.478ns (11.396%)  route 3.717ns (88.604%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.556     5.077    clk100_IBUF_BUFG
    SLICE_X34Y16         FDRE                                         r  soc_TilesControlRegisterCSR_storage_full_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.478     5.555 r  soc_TilesControlRegisterCSR_storage_full_reg[8]/Q
                         net (fo=56, routed)          3.717     9.272    AudVid/TilesPositionsRegister_reg_256_319_0_2/ADDRD3
    SLICE_X38Y20         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_256_319_0_2/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455    14.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=154, routed)         1.434    14.775    AudVid/TilesPositionsRegister_reg_256_319_0_2/WCLK
    SLICE_X38Y20         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_256_319_0_2/RAMA/CLK
                         clock pessimism              0.180    14.955    
                         clock uncertainty           -0.194    14.762    
    SLICE_X38Y20         RAMD64E (Setup_ramd64e_CLK_WADR3)
                                                     -0.254    14.508    AudVid/TilesPositionsRegister_reg_256_319_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         14.508    
                         arrival time                          -9.272    
  -------------------------------------------------------------------
                         slack                                  5.236    

Slack (MET) :             5.236ns  (required time - arrival time)
  Source:                 soc_TilesControlRegisterCSR_storage_full_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/TilesPositionsRegister_reg_256_319_0_2/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        4.195ns  (logic 0.478ns (11.396%)  route 3.717ns (88.604%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.556     5.077    clk100_IBUF_BUFG
    SLICE_X34Y16         FDRE                                         r  soc_TilesControlRegisterCSR_storage_full_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.478     5.555 r  soc_TilesControlRegisterCSR_storage_full_reg[8]/Q
                         net (fo=56, routed)          3.717     9.272    AudVid/TilesPositionsRegister_reg_256_319_0_2/ADDRD3
    SLICE_X38Y20         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_256_319_0_2/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455    14.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=154, routed)         1.434    14.775    AudVid/TilesPositionsRegister_reg_256_319_0_2/WCLK
    SLICE_X38Y20         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_256_319_0_2/RAMB/CLK
                         clock pessimism              0.180    14.955    
                         clock uncertainty           -0.194    14.762    
    SLICE_X38Y20         RAMD64E (Setup_ramd64e_CLK_WADR3)
                                                     -0.254    14.508    AudVid/TilesPositionsRegister_reg_256_319_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         14.508    
                         arrival time                          -9.272    
  -------------------------------------------------------------------
                         slack                                  5.236    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 soc_TilesControlRegisterCSR_storage_full_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/TilesPositionsRegister_reg_256_319_3_3/DP/WE
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.209ns (31.898%)  route 0.446ns (68.102%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.557     1.440    clk100_IBUF_BUFG
    SLICE_X34Y16         FDRE                                         r  soc_TilesControlRegisterCSR_storage_full_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.164     1.604 f  soc_TilesControlRegisterCSR_storage_full_reg[11]/Q
                         net (fo=6, routed)           0.188     1.792    AudVid/soc_TilesControlRegisterCSR_storage_full_reg[13][11]
    SLICE_X34Y15         LUT3 (Prop_lut3_I1_O)        0.045     1.837 r  AudVid/TilesPositionsRegister_reg_256_319_0_2_i_1/O
                         net (fo=8, routed)           0.258     2.095    AudVid/TilesPositionsRegister_reg_256_319_3_3/WE
    SLICE_X38Y21         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_256_319_3_3/DP/WE
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=154, routed)         0.820     1.947    AudVid/TilesPositionsRegister_reg_256_319_3_3/WCLK
    SLICE_X38Y21         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_256_319_3_3/DP/CLK
                         clock pessimism             -0.244     1.703    
                         clock uncertainty            0.194     1.897    
    SLICE_X38Y21         RAMD64E (Hold_ramd64e_CLK_WE)
                                                      0.047     1.944    AudVid/TilesPositionsRegister_reg_256_319_3_3/DP
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 soc_TilesControlRegisterCSR_storage_full_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/TilesPositionsRegister_reg_256_319_3_3/SP/WE
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.209ns (31.898%)  route 0.446ns (68.102%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.557     1.440    clk100_IBUF_BUFG
    SLICE_X34Y16         FDRE                                         r  soc_TilesControlRegisterCSR_storage_full_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.164     1.604 f  soc_TilesControlRegisterCSR_storage_full_reg[11]/Q
                         net (fo=6, routed)           0.188     1.792    AudVid/soc_TilesControlRegisterCSR_storage_full_reg[13][11]
    SLICE_X34Y15         LUT3 (Prop_lut3_I1_O)        0.045     1.837 r  AudVid/TilesPositionsRegister_reg_256_319_0_2_i_1/O
                         net (fo=8, routed)           0.258     2.095    AudVid/TilesPositionsRegister_reg_256_319_3_3/WE
    SLICE_X38Y21         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_256_319_3_3/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=154, routed)         0.820     1.947    AudVid/TilesPositionsRegister_reg_256_319_3_3/WCLK
    SLICE_X38Y21         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_256_319_3_3/SP/CLK
                         clock pessimism             -0.244     1.703    
                         clock uncertainty            0.194     1.897    
    SLICE_X38Y21         RAMD64E (Hold_ramd64e_CLK_WE)
                                                      0.047     1.944    AudVid/TilesPositionsRegister_reg_256_319_3_3/SP
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 soc_TilesControlRegisterCSR_storage_full_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/TilesPositionsRegister_reg_256_319_4_4/DP/WE
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.209ns (31.898%)  route 0.446ns (68.102%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.557     1.440    clk100_IBUF_BUFG
    SLICE_X34Y16         FDRE                                         r  soc_TilesControlRegisterCSR_storage_full_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.164     1.604 f  soc_TilesControlRegisterCSR_storage_full_reg[11]/Q
                         net (fo=6, routed)           0.188     1.792    AudVid/soc_TilesControlRegisterCSR_storage_full_reg[13][11]
    SLICE_X34Y15         LUT3 (Prop_lut3_I1_O)        0.045     1.837 r  AudVid/TilesPositionsRegister_reg_256_319_0_2_i_1/O
                         net (fo=8, routed)           0.258     2.095    AudVid/TilesPositionsRegister_reg_256_319_4_4/WE
    SLICE_X38Y21         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_256_319_4_4/DP/WE
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=154, routed)         0.820     1.947    AudVid/TilesPositionsRegister_reg_256_319_4_4/WCLK
    SLICE_X38Y21         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_256_319_4_4/DP/CLK
                         clock pessimism             -0.244     1.703    
                         clock uncertainty            0.194     1.897    
    SLICE_X38Y21         RAMD64E (Hold_ramd64e_CLK_WE)
                                                      0.047     1.944    AudVid/TilesPositionsRegister_reg_256_319_4_4/DP
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 soc_TilesControlRegisterCSR_storage_full_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/TilesPositionsRegister_reg_256_319_4_4/SP/WE
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.209ns (31.898%)  route 0.446ns (68.102%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.557     1.440    clk100_IBUF_BUFG
    SLICE_X34Y16         FDRE                                         r  soc_TilesControlRegisterCSR_storage_full_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.164     1.604 f  soc_TilesControlRegisterCSR_storage_full_reg[11]/Q
                         net (fo=6, routed)           0.188     1.792    AudVid/soc_TilesControlRegisterCSR_storage_full_reg[13][11]
    SLICE_X34Y15         LUT3 (Prop_lut3_I1_O)        0.045     1.837 r  AudVid/TilesPositionsRegister_reg_256_319_0_2_i_1/O
                         net (fo=8, routed)           0.258     2.095    AudVid/TilesPositionsRegister_reg_256_319_4_4/WE
    SLICE_X38Y21         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_256_319_4_4/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=154, routed)         0.820     1.947    AudVid/TilesPositionsRegister_reg_256_319_4_4/WCLK
    SLICE_X38Y21         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_256_319_4_4/SP/CLK
                         clock pessimism             -0.244     1.703    
                         clock uncertainty            0.194     1.897    
    SLICE_X38Y21         RAMD64E (Hold_ramd64e_CLK_WE)
                                                      0.047     1.944    AudVid/TilesPositionsRegister_reg_256_319_4_4/SP
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 soc_Track1ControlRegisterCSR_storage_full_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/WriteAudio_Track1EndAddress_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.183ns (24.653%)  route 0.559ns (75.347%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.557     1.440    clk100_IBUF_BUFG
    SLICE_X36Y17         FDRE                                         r  soc_Track1ControlRegisterCSR_storage_full_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  soc_Track1ControlRegisterCSR_storage_full_reg[1]/Q
                         net (fo=30, routed)          0.559     2.140    AudVid/soc_Track1ControlRegisterCSR_storage_full_reg[4][1]
    SLICE_X35Y22         LUT3 (Prop_lut3_I0_O)        0.042     2.182 r  AudVid/WriteAudio_Track1EndAddress[9]_i_1/O
                         net (fo=1, routed)           0.000     2.182    AudVid/WriteAudio_Track1EndAddress[9]_i_1_n_0
    SLICE_X35Y22         FDRE                                         r  AudVid/WriteAudio_Track1EndAddress_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=154, routed)         0.818     1.945    AudVid/MasterCLK
    SLICE_X35Y22         FDRE                                         r  AudVid/WriteAudio_Track1EndAddress_reg[9]/C
                         clock pessimism             -0.244     1.701    
                         clock uncertainty            0.194     1.895    
    SLICE_X35Y22         FDRE (Hold_fdre_C_D)         0.107     2.002    AudVid/WriteAudio_Track1EndAddress_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 soc_Track1ControlRegisterCSR_storage_full_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/WriteAudio_Track1EndAddress_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.192ns (25.708%)  route 0.555ns (74.292%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.557     1.440    clk100_IBUF_BUFG
    SLICE_X36Y17         FDRE                                         r  soc_Track1ControlRegisterCSR_storage_full_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  soc_Track1ControlRegisterCSR_storage_full_reg[0]/Q
                         net (fo=24, routed)          0.555     2.136    AudVid/soc_Track1ControlRegisterCSR_storage_full_reg[4][0]
    SLICE_X35Y24         LUT3 (Prop_lut3_I1_O)        0.051     2.187 r  AudVid/WriteAudio_Track1EndAddress[10]_i_1/O
                         net (fo=1, routed)           0.000     2.187    AudVid/WriteAudio_Track1EndAddress[10]_i_1_n_0
    SLICE_X35Y24         FDRE                                         r  AudVid/WriteAudio_Track1EndAddress_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=154, routed)         0.815     1.942    AudVid/MasterCLK
    SLICE_X35Y24         FDRE                                         r  AudVid/WriteAudio_Track1EndAddress_reg[10]/C
                         clock pessimism             -0.244     1.698    
                         clock uncertainty            0.194     1.892    
    SLICE_X35Y24         FDRE (Hold_fdre_C_D)         0.107     1.999    AudVid/WriteAudio_Track1EndAddress_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 soc_TilesControlRegisterCSR_storage_full_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/TilesPositionsRegister_reg_64_127_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.164ns (20.576%)  route 0.633ns (79.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.557     1.440    clk100_IBUF_BUFG
    SLICE_X34Y16         FDRE                                         r  soc_TilesControlRegisterCSR_storage_full_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  soc_TilesControlRegisterCSR_storage_full_reg[0]/Q
                         net (fo=6, routed)           0.633     2.237    AudVid/TilesPositionsRegister_reg_64_127_0_2/DIA
    SLICE_X34Y20         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_64_127_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=154, routed)         0.820     1.947    AudVid/TilesPositionsRegister_reg_64_127_0_2/WCLK
    SLICE_X34Y20         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_64_127_0_2/RAMA/CLK
                         clock pessimism             -0.244     1.703    
                         clock uncertainty            0.194     1.897    
    SLICE_X34Y20         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     2.044    AudVid/TilesPositionsRegister_reg_64_127_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.237    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 soc_Track1ControlRegisterCSR_storage_full_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/WriteAudio_Track1BeginAddress_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.190ns (24.343%)  route 0.591ns (75.657%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.557     1.440    clk100_IBUF_BUFG
    SLICE_X36Y17         FDRE                                         r  soc_Track1ControlRegisterCSR_storage_full_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  soc_Track1ControlRegisterCSR_storage_full_reg[0]/Q
                         net (fo=24, routed)          0.591     2.172    AudVid/soc_Track1ControlRegisterCSR_storage_full_reg[4][0]
    SLICE_X38Y22         LUT3 (Prop_lut3_I2_O)        0.049     2.221 r  AudVid/WriteAudio_Track1BeginAddress[9]_i_1/O
                         net (fo=1, routed)           0.000     2.221    AudVid/WriteAudio_Track1BeginAddress[9]_i_1_n_0
    SLICE_X38Y22         FDRE                                         r  AudVid/WriteAudio_Track1BeginAddress_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=154, routed)         0.819     1.946    AudVid/MasterCLK
    SLICE_X38Y22         FDRE                                         r  AudVid/WriteAudio_Track1BeginAddress_reg[9]/C
                         clock pessimism             -0.244     1.702    
                         clock uncertainty            0.194     1.896    
    SLICE_X38Y22         FDRE (Hold_fdre_C_D)         0.131     2.027    AudVid/WriteAudio_Track1BeginAddress_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 soc_Track2ControlRegisterCSR_storage_full_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/WriteAudio_Track2EndAddress_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.186ns (24.434%)  route 0.575ns (75.566%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.556     1.439    clk100_IBUF_BUFG
    SLICE_X35Y17         FDRE                                         r  soc_Track2ControlRegisterCSR_storage_full_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.141     1.580 f  soc_Track2ControlRegisterCSR_storage_full_reg[0]/Q
                         net (fo=24, routed)          0.575     2.155    AudVid/Q[0]
    SLICE_X33Y21         LUT3 (Prop_lut3_I1_O)        0.045     2.200 r  AudVid/WriteAudio_Track2EndAddress[17]_i_1/O
                         net (fo=1, routed)           0.000     2.200    AudVid/WriteAudio_Track2EndAddress[17]_i_1_n_0
    SLICE_X33Y21         FDRE                                         r  AudVid/WriteAudio_Track2EndAddress_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=154, routed)         0.820     1.947    AudVid/MasterCLK
    SLICE_X33Y21         FDRE                                         r  AudVid/WriteAudio_Track2EndAddress_reg[17]/C
                         clock pessimism             -0.244     1.703    
                         clock uncertainty            0.194     1.897    
    SLICE_X33Y21         FDRE (Hold_fdre_C_D)         0.107     2.004    AudVid/WriteAudio_Track2EndAddress_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.004    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 soc_TilesControlRegisterCSR_storage_full_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/TilesPositionsRegister_reg_128_191_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.141ns (17.574%)  route 0.661ns (82.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.555     1.438    clk100_IBUF_BUFG
    SLICE_X35Y18         FDRE                                         r  soc_TilesControlRegisterCSR_storage_full_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y18         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  soc_TilesControlRegisterCSR_storage_full_reg[1]/Q
                         net (fo=6, routed)           0.661     2.240    AudVid/TilesPositionsRegister_reg_128_191_0_2/DIB
    SLICE_X34Y19         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_128_191_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=154, routed)         0.821     1.948    AudVid/TilesPositionsRegister_reg_128_191_0_2/WCLK
    SLICE_X34Y19         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_128_191_0_2/RAMB/CLK
                         clock pessimism             -0.244     1.704    
                         clock uncertainty            0.194     1.898    
    SLICE_X34Y19         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     2.044    AudVid/TilesPositionsRegister_reg_128_191_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.197    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+-------------+---------+-------+---------------+---------+---------------+---------+-----------------------------+
Reference | Input       | IO Reg  | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal                    |
Clock     | Port        | Type    | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock                       |
----------+-------------+---------+-------+---------------+---------+---------------+---------+-----------------------------+
clk100    | cpu_reset   | FDRE    | -     |    -0.409 (r) | FAST    |     2.928 (r) | SLOW    |                             |
clk100    | serial_rx   | FDRE    | -     |     0.927 (r) | FAST    |     0.617 (r) | SLOW    |                             |
clk100    | SD_SPI_MISO | FDRE    | -     |    -0.470 (r) | FAST    |     4.177 (r) | SLOW    | SD_Clock_reloj1_clk_wiz_0_0 |
----------+-------------+---------+-------+---------------+---------+---------------+---------+-----------------------------+


Output Ports Clock-to-out

----------+--------------+------------+-------+----------------+---------+----------------+---------+--------------------------------+
Reference | Output       | IO Reg     | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal                       |
Clock     | Port         | Type       | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock                          |
----------+--------------+------------+-------+----------------+---------+----------------+---------+--------------------------------+
clk100    | serial_tx    | FDSE       | -     |     13.793 (r) | SLOW    |      4.451 (r) | FAST    |                                |
clk100    | DAC_I2S_CLK  | FDRE       | -     |     13.465 (r) | SLOW    |      3.498 (r) | FAST    | I2S_CLK_reloj2_clk_wiz_0_0     |
clk100    | TFT_RS       | FDRE       | -     |     15.026 (r) | SLOW    |      4.467 (r) | FAST    | MasterClocK_reloj1_clk_wiz_0_0 |
clk100    | TFT_SPI_CS   | FDRE       | -     |     13.399 (r) | SLOW    |      4.078 (r) | FAST    | MasterClocK_reloj1_clk_wiz_0_0 |
clk100    | TFT_SPI_MOSI | FDRE       | -     |     18.846 (r) | SLOW    |      4.995 (r) | FAST    | MasterClocK_reloj1_clk_wiz_0_0 |
clk100    | SD_SPI_CLK   | FDRE       | -     |     14.903 (r) | SLOW    |      3.456 (r) | FAST    | SD_Clock_reloj1_clk_wiz_0_0    |
clk100    | SD_SPI_CLK   | MMCME2_ADV | -     |     11.962 (f) | SLOW    |      3.456 (f) | FAST    | SD_Clock_reloj1_clk_wiz_0_0    |
clk100    | SD_SPI_MOSI  | FDRE       | -     |     15.640 (f) | SLOW    |      4.357 (f) | FAST    | SD_Clock_reloj1_clk_wiz_0_0    |
clk100    | TFT_SPI_CLK  | MMCME2_ADV | -     |     10.193 (r) | SLOW    |      2.600 (r) | FAST    | TFT_Clock_reloj1_clk_wiz_0_0   |
clk100    | TFT_SPI_CLK  | MMCME2_ADV | -     |     10.193 (f) | SLOW    |      2.600 (f) | FAST    | TFT_Clock_reloj1_clk_wiz_0_0   |
clk100    | TFT_SPI_MOSI | FDRE       | -     |     16.704 (f) | SLOW    |      4.450 (f) | FAST    | TFT_Clock_reloj1_clk_wiz_0_0   |
----------+--------------+------------+-------+----------------+---------+----------------+---------+--------------------------------+


Setup between Clocks

-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock  | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100 | clk100      |         9.043 | SLOW    |         2.404 | SLOW    |         2.871 | SLOW    |         2.685 | SLOW    |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+



