// Seed: 797000793
module module_0 (
    input wire id_0,
    input supply0 id_1,
    input wire id_2,
    input wand id_3,
    input wand id_4,
    input uwire id_5,
    input tri0 id_6,
    input wor id_7,
    input uwire id_8,
    input uwire id_9,
    output supply1 id_10,
    input supply1 id_11,
    output tri0 id_12,
    output wor id_13,
    input supply1 id_14,
    output supply1 id_15,
    input supply0 id_16
);
  wire id_18;
  wire id_19;
endmodule
module module_1 (
    output wand  id_0,
    input  tri0  id_1,
    input  tri   id_2,
    input  tri   id_3,
    input  wor   id_4,
    input  uwire id_5
);
  pmos (1, 1);
  module_0(
      id_2,
      id_5,
      id_2,
      id_1,
      id_2,
      id_3,
      id_4,
      id_4,
      id_2,
      id_5,
      id_0,
      id_1,
      id_0,
      id_0,
      id_3,
      id_0,
      id_5
  );
endmodule
