// Seed: 1079410455
module module_0 (
    input uwire id_0,
    input wire id_1#(
        .id_8 (~1),
        .id_9 (-1),
        .id_10(-1'b0)
    ),
    input tri id_2,
    input wire id_3,
    output supply0 id_4,
    input supply1 id_5,
    output uwire id_6
);
  logic id_11;
  logic id_12;
endmodule
module module_1 (
    output tri1 id_0,
    output supply0 id_1,
    input wand id_2,
    input wor id_3,
    output tri1 id_4,
    output supply1 id_5,
    input tri1 id_6,
    input uwire id_7,
    input tri id_8,
    output uwire id_9,
    output supply0 id_10,
    input wire id_11,
    input tri0 id_12,
    input tri id_13,
    input wand id_14,
    output tri0 id_15,
    input uwire id_16,
    input tri0 id_17,
    output supply1 id_18,
    input tri1 id_19,
    output tri1 id_20,
    input tri id_21,
    input supply0 id_22,
    input tri0 id_23,
    output supply1 id_24,
    input tri1 id_25,
    output supply0 id_26,
    output wor id_27,
    input wor id_28,
    input supply0 id_29,
    output wor id_30,
    input wor id_31,
    input wire id_32,
    input tri0 id_33[-1 'd0 : 1],
    output wand id_34,
    input wor id_35,
    input tri0 id_36,
    input tri0 id_37,
    output tri0 id_38,
    input wand id_39
);
  assign id_15 = id_22;
  module_0 modCall_1 (
      id_8,
      id_14,
      id_35,
      id_35,
      id_38,
      id_19,
      id_1
  );
endmodule
