<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>hw_upp.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="$relpath/search.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_43e0a1f539e00dcfa1a6bc4d4fee4fc2.html">home</a></li><li class="navelem"><a class="el" href="dir_cb014abec909cd1f2f747a8fabc06ef7.html">a0221343</a></li><li class="navelem"><a class="el" href="dir_68d51b26df0948e389e8c3ede5e4cf3d.html">c2000ware_dev</a></li><li class="navelem"><a class="el" href="dir_5941e6303d8c20d86135ae6396d87598.html">c2000ware</a></li><li class="navelem"><a class="el" href="dir_2e729ad448dd2645239094b36b6c71f7.html">repos</a></li><li class="navelem"><a class="el" href="dir_eecdfc121e85ff7acfcd64df3cbe7ba3.html">driverlib_repo</a></li><li class="navelem"><a class="el" href="dir_760da502b132e7442314098681d5fad0.html">src</a></li><li class="navelem"><a class="el" href="dir_31934bde8701934b41159377b07b6b48.html">f2837xs</a></li><li class="navelem"><a class="el" href="dir_dbc43b3a0c3902340373c4587d4dd455.html">inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">hw_upp.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="hw__upp_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//###########################################################################</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// FILE:    hw_upp.h</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// TITLE:   Definitions for the UPP registers.</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//###########################################################################</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">// $TI Release:  $</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// $Release Date:  $</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// $Copyright:  $</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//###########################################################################</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;</div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#ifndef HW_UPP_H</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HW_UPP_H</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">// The following are defines for the UPP register offsets</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00021"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#aa359e7f45dba8fbe0b4262f74c0f4ee6">   21</a></span>&#160;<span class="preprocessor">#define UPP_O_PID                 0x0U         // Peripheral ID Register</span></div>
<div class="line"><a name="l00022"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#aecb868af0b9c7b35b194289a212d218d">   22</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UPP_O_PERCTL              0x2U         // Peripheral Control Register</span></div>
<div class="line"><a name="l00023"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#a3d914ba3b9b450a53573563f9d37e71f">   23</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UPP_O_CHCTL               0x8U         // General Control Register</span></div>
<div class="line"><a name="l00024"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#ac73b0acd8dec649b4c2af33d66140b56">   24</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UPP_O_IFCFG               0xAU         // Interface Configuration</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l00026"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#a0a29ab3e4f2dac95804d0258287497ff">   26</a></span>&#160;<span class="preprocessor">#define UPP_O_IFIVAL              0xCU         // Interface Idle Value Register</span></div>
<div class="line"><a name="l00027"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#a38be52e3d7a5c224b62cb939129e55c1">   27</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UPP_O_THCFG               0xEU         // Threshold Configuration</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l00029"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#a037a95b149baf682340bced35d335a34">   29</a></span>&#160;<span class="preprocessor">#define UPP_O_RAWINTST            0x10U        // Raw Interrupt Status Register</span></div>
<div class="line"><a name="l00030"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#aee19ed4055e29db36d05c69a9d1dc1d6">   30</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UPP_O_ENINTST             0x12U        // Enable Interrupt Status</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l00032"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#ac75daec38617a045cabb738543d0e4b0">   32</a></span>&#160;<span class="preprocessor">#define UPP_O_INTENSET            0x14U        // Interrupt Enable Set Register</span></div>
<div class="line"><a name="l00033"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#af8be00352d8be9ffc621b5c33a692a64">   33</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UPP_O_INTENCLR            0x16U        // Interrupt Enable Clear</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l00035"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#ae2ede4bd0856485b4bb134833c058cac">   35</a></span>&#160;<span class="preprocessor">#define UPP_O_CHIDESC0            0x20U        // DMA Channel I Descriptor 0</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l00037"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#a03e7cf69215fa3fec1858ed28666f387">   37</a></span>&#160;<span class="preprocessor">#define UPP_O_CHIDESC1            0x22U        // DMA Channel I Descriptor 1</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l00039"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#a096288768ef3dc056d6a23a92f629099">   39</a></span>&#160;<span class="preprocessor">#define UPP_O_CHIDESC2            0x24U        // DMA Channel I Descriptor 2</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l00041"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#a7b0e176cb04551a543714a29e1f25140">   41</a></span>&#160;<span class="preprocessor">#define UPP_O_CHIST0              0x28U        // DMA Channel I Status 0</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l00043"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#a74a1704000431a76ad466996e60acd11">   43</a></span>&#160;<span class="preprocessor">#define UPP_O_CHIST1              0x2AU        // DMA Channel I Status 1</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l00045"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#ac1d7e76d1e352b2f6a3d063c08bf8398">   45</a></span>&#160;<span class="preprocessor">#define UPP_O_CHIST2              0x2CU        // DMA Channel I Status 2</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l00047"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#a9e11c0326f0b70b9530e97373b65d968">   47</a></span>&#160;<span class="preprocessor">#define UPP_O_CHQDESC0            0x30U        // DMA Channel Q Descriptor 0</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l00049"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#a00be689534c1d2b43b05736a3abb840a">   49</a></span>&#160;<span class="preprocessor">#define UPP_O_CHQDESC1            0x32U        // DMA Channel Q Descriptor 1</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l00051"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#adce7fe8b524ac9f83f8be8dbb8b20f6f">   51</a></span>&#160;<span class="preprocessor">#define UPP_O_CHQDESC2            0x34U        // DMA Channel Q Descriptor 2</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l00053"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#a7d60a6e54ab8eff1b64e7612806e75d9">   53</a></span>&#160;<span class="preprocessor">#define UPP_O_CHQST0              0x38U        // DMA Channel Q Status 0</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l00055"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#a53175506fdd76b604dc6c50998b19d5f">   55</a></span>&#160;<span class="preprocessor">#define UPP_O_CHQST1              0x3AU        // DMA Channel Q Status 1</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l00057"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#afe18aaa08fa0c3a353195c4b3983149c">   57</a></span>&#160;<span class="preprocessor">#define UPP_O_CHQST2              0x3CU        // DMA Channel Q Status 2</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l00059"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#a1854fee60b0ce310769fd4a14f7f6a88">   59</a></span>&#160;<span class="preprocessor">#define UPP_O_GINTEN              0x40U        // Global Peripheral Interrupt</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Enable Register</span></div>
<div class="line"><a name="l00061"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#a2402311103116cd581fb1759566b7417">   61</a></span>&#160;<span class="preprocessor">#define UPP_O_GINTFLG             0x42U        // Global Peripheral Interrupt</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Flag Register</span></div>
<div class="line"><a name="l00063"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#a88394452913cfeca41e1b30c42ea5286">   63</a></span>&#160;<span class="preprocessor">#define UPP_O_GINTCLR             0x44U        // Global Peripheral Interrupt</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Clear Register</span></div>
<div class="line"><a name="l00065"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#ad54b01513c2694ad17d68c9bccee42d1">   65</a></span>&#160;<span class="preprocessor">#define UPP_O_DLYCTL              0x46U        // IO clock data skew control</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">// The following are defines for the bit fields in the PERCTL register</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00073"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#a71157ed18b0f216112a4d9ad9fcac643">   73</a></span>&#160;<span class="preprocessor">#define UPP_PERCTL_FREE           0x1U         // Emulation control.</span></div>
<div class="line"><a name="l00074"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#a9d64bfd5990fbcbe4fde6cc1d9e9f46b">   74</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UPP_PERCTL_SOFT           0x2U         // Emulation control.</span></div>
<div class="line"><a name="l00075"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#a0146c1f86db1916865d38a954a6dc28c">   75</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UPP_PERCTL_RTEMU          0x4U         // Realtime emulation control.</span></div>
<div class="line"><a name="l00076"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#a44eda39333f7eb561d4d3a4ae08bd0e6">   76</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UPP_PERCTL_PEREN          0x8U         // Peripheral Enable</span></div>
<div class="line"><a name="l00077"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#a433bc795515f666c324ba5a3c4e4a5d1">   77</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UPP_PERCTL_SOFTRST        0x10U        // Software Reset</span></div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#a1800dc6f89d9084669a10c9cb4fb995b">   78</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UPP_PERCTL_DMAST          0x80U        // DMA Burst transaction status</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">// The following are defines for the bit fields in the CHCTL register</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00085"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#a29996d4d1ba77bb8a1513505d2f10f74">   85</a></span>&#160;<span class="preprocessor">#define UPP_CHCTL_MODE_S          0U</span></div>
<div class="line"><a name="l00086"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#af4e154845fce0f591ff2a8ba2a28b622">   86</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UPP_CHCTL_MODE_M          0x3U         // Operating mode</span></div>
<div class="line"><a name="l00087"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#aa287bb60777adc4e0dc6327e6aeb98d3">   87</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UPP_CHCTL_SDRTXILA        0x8U         // SDR TX Interleve mode</span></div>
<div class="line"><a name="l00088"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#aed998f7b7389384ff82faff9a46e8ec0">   88</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UPP_CHCTL_DEMUXA          0x10U        // DDR de-multiplexing mode</span></div>
<div class="line"><a name="l00089"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#a1ab2b5fcb6e7f16fc596b3a8c01f3d76">   89</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UPP_CHCTL_DRA             0x10000U     // Data rate</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">// The following are defines for the bit fields in the IFCFG register</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00096"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#a30c61eddc38dd561b7486c35acd11e5f">   96</a></span>&#160;<span class="preprocessor">#define UPP_IFCFG_STARTPOLA       0x1U         // Polarity of START(SELECT)</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// signal</span></div>
<div class="line"><a name="l00098"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#aa4330045505ebb9720e670d36d6f06a6">   98</a></span>&#160;<span class="preprocessor">#define UPP_IFCFG_ENAPOLA         0x2U         // Polarity of ENABLE(WRITE)</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// signal</span></div>
<div class="line"><a name="l00100"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#a89270d005e03a1df5d70347b82d1ca60">  100</a></span>&#160;<span class="preprocessor">#define UPP_IFCFG_WAITPOLA        0x4U         // Polarity of WAIT signal.</span></div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#a6aed6f538046d2c88eaa83ccf9f5c789">  101</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UPP_IFCFG_STARTA          0x8U         // Enable Usage of START</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// (SELECT) signal</span></div>
<div class="line"><a name="l00103"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#aadf49b01dc41af3812c2d992aa1366f2">  103</a></span>&#160;<span class="preprocessor">#define UPP_IFCFG_ENAA            0x10U        // Enable Usage of ENABLE</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// (WRITE) signal</span></div>
<div class="line"><a name="l00105"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#a4ad331fb045c3dcce1aa5468c9553596">  105</a></span>&#160;<span class="preprocessor">#define UPP_IFCFG_WAITA           0x20U        // Enable Usage of WAIT signal</span></div>
<div class="line"><a name="l00106"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#a3ac80d3a45b7929b2c8038911e3864e2">  106</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UPP_IFCFG_CLKDIVA_S       8U</span></div>
<div class="line"><a name="l00107"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#a402ad6f5d27943b13ad9d22f41c28f16">  107</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UPP_IFCFG_CLKDIVA_M       0xF00U       // Clock divider for tx mode</span></div>
<div class="line"><a name="l00108"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#a3709dc31338fa62619d27fcfc6c9e5c7">  108</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UPP_IFCFG_CLKINVA         0x1000U      // Clock inversion</span></div>
<div class="line"><a name="l00109"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#acf321f9642ed328f6eaaedcffdb364b2">  109</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UPP_IFCFG_TRISENA         0x2000U      // Pin Tri-state Control</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">// The following are defines for the bit fields in the IFIVAL register</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00116"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#a814475b0d83f256ede9ebbc41a4335b8">  116</a></span>&#160;<span class="preprocessor">#define UPP_IFIVAL_VALA_S         0U</span></div>
<div class="line"><a name="l00117"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#a3cf29e3492d2cc8d099bb7389e3d68ca">  117</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UPP_IFIVAL_VALA_M         0x1FFU       // Idle Value</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">// The following are defines for the bit fields in the THCFG register</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00124"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#a59e372092b309110c562d3e793ad9cfe">  124</a></span>&#160;<span class="preprocessor">#define UPP_THCFG_RDSIZEI_S       0U</span></div>
<div class="line"><a name="l00125"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#a59b71748f73c030ea93763ba44346271">  125</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UPP_THCFG_RDSIZEI_M       0x3U         // DMA Read Threshold for DMA</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Channel I</span></div>
<div class="line"><a name="l00127"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#a0062d59ea2255ddc5d4599f479e9fea2">  127</a></span>&#160;<span class="preprocessor">#define UPP_THCFG_RDSIZEQ_S       8U</span></div>
<div class="line"><a name="l00128"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#a18a18c3bb56bc6dfd991e51423ef8057">  128</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UPP_THCFG_RDSIZEQ_M       0x300U       // DMA Read Threshold for DMA</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Channel Q</span></div>
<div class="line"><a name="l00130"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#a6eeb6003747761af3c4c2b9e21d83452">  130</a></span>&#160;<span class="preprocessor">#define UPP_THCFG_TXSIZEA_S       16U</span></div>
<div class="line"><a name="l00131"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#acd5c49255893e9fdfeb4b99f1cc0d9d3">  131</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UPP_THCFG_TXSIZEA_M       0x30000U     // I/O Transmit Threshold Value</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">// The following are defines for the bit fields in the RAWINTST register</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00138"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#a83eaa79c3ab5f5e6b176c92050a05ff5">  138</a></span>&#160;<span class="preprocessor">#define UPP_RAWINTST_DPEI         0x1U         // Interrupt raw status for DMA</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// programming error</span></div>
<div class="line"><a name="l00140"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#a7d4a09b4bd1617426de58b69dca5cb02">  140</a></span>&#160;<span class="preprocessor">#define UPP_RAWINTST_UOEI         0x2U         // Interrupt raw status for DMA</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// under-run or over-run</span></div>
<div class="line"><a name="l00142"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#a2d74263c1beb9357f37b05e17de57575">  142</a></span>&#160;<span class="preprocessor">#define UPP_RAWINTST_EOWI         0x8U         // Interrupt raw status for</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// end-of window condition</span></div>
<div class="line"><a name="l00144"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#a4e5e943514457780c52dd53e97df6910">  144</a></span>&#160;<span class="preprocessor">#define UPP_RAWINTST_EOLI         0x10U        // Interrupt raw status for</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// end-of-line condition</span></div>
<div class="line"><a name="l00146"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#a333c232d3bd928c216f6b239f32e37f7">  146</a></span>&#160;<span class="preprocessor">#define UPP_RAWINTST_DPEQ         0x100U       // Interrupt raw status for DMA</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// programming error</span></div>
<div class="line"><a name="l00148"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#a2a69ff9eb35e12258f446192c32f2a8b">  148</a></span>&#160;<span class="preprocessor">#define UPP_RAWINTST_UOEQ         0x200U       // Interrupt raw status for DMA</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// under-run or over-run</span></div>
<div class="line"><a name="l00150"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#a3cda64178e209be1f1a4c7b65d4d19a3">  150</a></span>&#160;<span class="preprocessor">#define UPP_RAWINTST_EOWQ         0x800U       // Interrupt raw status for</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// end-of window condition</span></div>
<div class="line"><a name="l00152"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#acc31f85afb6be56d1f8f030ce7a57db6">  152</a></span>&#160;<span class="preprocessor">#define UPP_RAWINTST_EOLQ         0x1000U      // Interrupt raw status for</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// end-of-line condition</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">// The following are defines for the bit fields in the ENINTST register</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00160"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#ae75806d961884181655a190722742f2b">  160</a></span>&#160;<span class="preprocessor">#define UPP_ENINTST_DPEI          0x1U         // Interrupt enable status for</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// DMA programming error</span></div>
<div class="line"><a name="l00162"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#a130224efb0975667d621efe258989307">  162</a></span>&#160;<span class="preprocessor">#define UPP_ENINTST_UOEI          0x2U         // Interrupt enable status for</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// DMA under-run or over-run</span></div>
<div class="line"><a name="l00164"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#a324deadf0e1189485d54c062b9ac7334">  164</a></span>&#160;<span class="preprocessor">#define UPP_ENINTST_EOWI          0x8U         // Interrupt enable status for</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// end-of window condition</span></div>
<div class="line"><a name="l00166"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#a2cd6337f99081995dabf82dc750f7d96">  166</a></span>&#160;<span class="preprocessor">#define UPP_ENINTST_EOLI          0x10U        // Interrupt enable status for</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// end-of-line condition</span></div>
<div class="line"><a name="l00168"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#ae59a3614d3cd1ebb3a19ef8a1e75d667">  168</a></span>&#160;<span class="preprocessor">#define UPP_ENINTST_DPEQ          0x100U       // Interrupt enable status for</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// DMA programming error</span></div>
<div class="line"><a name="l00170"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#aa912c5c8134d93d1e3db58c0661e7e15">  170</a></span>&#160;<span class="preprocessor">#define UPP_ENINTST_UOEQ          0x200U       // Interrupt enable status for</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// DMA under-run or over-run</span></div>
<div class="line"><a name="l00172"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#a73f8ffbfe25d66ecc1215f083b2a5be5">  172</a></span>&#160;<span class="preprocessor">#define UPP_ENINTST_EOWQ          0x800U       // Interrupt enable status for</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// end-of window condition</span></div>
<div class="line"><a name="l00174"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#ac6bf00dc35f7e4772fcc61ab8c820f40">  174</a></span>&#160;<span class="preprocessor">#define UPP_ENINTST_EOLQ          0x1000U      // Interrupt enable status for</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// end-of-line condition</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">// The following are defines for the bit fields in the INTENSET register</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00182"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#a9e22a7d3cfb1f8bd7ec4fefe293b1cfe">  182</a></span>&#160;<span class="preprocessor">#define UPP_INTENSET_DPEI         0x1U         // Interrupt enable for DMA</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// programming error</span></div>
<div class="line"><a name="l00184"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#ae373947952a8d3e8b2eae0a1cc15f171">  184</a></span>&#160;<span class="preprocessor">#define UPP_INTENSET_UOEI         0x2U         // Interrupt enable for DMA</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// under-run or over-run</span></div>
<div class="line"><a name="l00186"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#a7ce01e14ab93d39bce9c4b36207deee9">  186</a></span>&#160;<span class="preprocessor">#define UPP_INTENSET_EOWI         0x8U         // Interrupt enable for end-of</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// window condition</span></div>
<div class="line"><a name="l00188"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#a6c16dc11261fb833578de56d166f6909">  188</a></span>&#160;<span class="preprocessor">#define UPP_INTENSET_EOLI         0x10U        // Interrupt enable for</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// end-of-line condition</span></div>
<div class="line"><a name="l00190"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#aa6f33a792f756c8073baa000c74358e1">  190</a></span>&#160;<span class="preprocessor">#define UPP_INTENSET_DPEQ         0x100U       // Interrupt enable for DMA</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// programming error</span></div>
<div class="line"><a name="l00192"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#a3623d9ad117c3f880d14e42e4a644fab">  192</a></span>&#160;<span class="preprocessor">#define UPP_INTENSET_UOEQ         0x200U       // Interrupt enable for DMA</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// under-run or over-run</span></div>
<div class="line"><a name="l00194"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#a3d4827003664b1aac2415d90b0426166">  194</a></span>&#160;<span class="preprocessor">#define UPP_INTENSET_EOWQ         0x800U       // Interrupt enable for end-of</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// window condition</span></div>
<div class="line"><a name="l00196"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#acb1a1391d442dda0407c90d30eb24658">  196</a></span>&#160;<span class="preprocessor">#define UPP_INTENSET_EOLQ         0x1000U      // Interrupt enable for</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// end-of-line condition</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment">// The following are defines for the bit fields in the INTENCLR register</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00204"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#a25fe55b314ec122f3ca575f8bbf84c7e">  204</a></span>&#160;<span class="preprocessor">#define UPP_INTENCLR_DPEI         0x1U         // Interrupt clear for DMA</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// programming error</span></div>
<div class="line"><a name="l00206"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#af19e121b70b4ec7f5cb552d0bd234eea">  206</a></span>&#160;<span class="preprocessor">#define UPP_INTENCLR_UOEI         0x2U         // Interrupt clear for DMA</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// under-run or over-run</span></div>
<div class="line"><a name="l00208"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#a0799a49b2e4686625b81f98506ca85dc">  208</a></span>&#160;<span class="preprocessor">#define UPP_INTENCLR_EOWI         0x8U         // Interrupt clear for end-of</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// window condition</span></div>
<div class="line"><a name="l00210"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#a772c6eafe6de4407ae3d50b08808aea3">  210</a></span>&#160;<span class="preprocessor">#define UPP_INTENCLR_EOLI         0x10U        // Interrupt clear for</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// end-of-line condition</span></div>
<div class="line"><a name="l00212"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#a62c125821a7b44f68c2d241548d22907">  212</a></span>&#160;<span class="preprocessor">#define UPP_INTENCLR_DPEQ         0x100U       // Interrupt clear for DMA</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// programming error</span></div>
<div class="line"><a name="l00214"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#afd9f0d0db87f3caffd28ec95290943e9">  214</a></span>&#160;<span class="preprocessor">#define UPP_INTENCLR_UOEQ         0x200U       // Interrupt clear for DMA</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// under-run or over-run</span></div>
<div class="line"><a name="l00216"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#ae547af18ea9220f1788bb8325d1000af">  216</a></span>&#160;<span class="preprocessor">#define UPP_INTENCLR_EOWQ         0x800U       // Interrupt clear for end-of</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// window condition</span></div>
<div class="line"><a name="l00218"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#a3aab71442a41a223ce148fe1efb97f91">  218</a></span>&#160;<span class="preprocessor">#define UPP_INTENCLR_EOLQ         0x1000U      // Interrupt clear for</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// end-of-line condition</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment">// The following are defines for the bit fields in the CHIDESC1 register</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00226"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#a8c984d568247180a67637491ce4420ca">  226</a></span>&#160;<span class="preprocessor">#define UPP_CHIDESC1_BCNT_S       0U</span></div>
<div class="line"><a name="l00227"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#a5162bae817966ffacb5976d57a90c21e">  227</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UPP_CHIDESC1_BCNT_M       0xFFFFU      // Number of bytes in a line for</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// DMA Channel I transfer.</span></div>
<div class="line"><a name="l00229"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#aac79f2b23369fb03e9990ef3c1aa9a27">  229</a></span>&#160;<span class="preprocessor">#define UPP_CHIDESC1_LCNT_S       16U</span></div>
<div class="line"><a name="l00230"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#ae7b79959a65bb85c5feb69e7a50b3e4f">  230</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UPP_CHIDESC1_LCNT_M       0xFFFF0000U  // Number of lines in a window</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// for DMA Channel I transfer.</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment">// The following are defines for the bit fields in the CHIDESC2 register</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00238"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#af49649d9cca14a28cd2810cd78278270">  238</a></span>&#160;<span class="preprocessor">#define UPP_CHIDESC2_LOFFSET_S    0U</span></div>
<div class="line"><a name="l00239"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#a4c5bd1f82b9a43dba4de5bdb1b064086">  239</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UPP_CHIDESC2_LOFFSET_M    0xFFFFU      // Current start address to next</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// start address offset.</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment">// The following are defines for the bit fields in the CHIST1 register</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00247"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#adde7d4a215b6a125499512488ac403a3">  247</a></span>&#160;<span class="preprocessor">#define UPP_CHIST1_BCNT_S         0U</span></div>
<div class="line"><a name="l00248"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#ad50582fb6c86e10c47e9ce4166f385f0">  248</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UPP_CHIST1_BCNT_M         0xFFFFU      // Current byte number.</span></div>
<div class="line"><a name="l00249"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#a1c4638900b2774db1d0503649b6e0d77">  249</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UPP_CHIST1_LCNT_S         16U</span></div>
<div class="line"><a name="l00250"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#a9272da18a90065bca0323476abacd500">  250</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UPP_CHIST1_LCNT_M         0xFFFF0000U  // Current line number.</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment">// The following are defines for the bit fields in the CHIST2 register</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00257"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#a1b548ee791e53b761a8c6fe0adcab0c4">  257</a></span>&#160;<span class="preprocessor">#define UPP_CHIST2_ACT            0x1U         // Status of DMA descriptor.</span></div>
<div class="line"><a name="l00258"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#aa10845152148320421af25c20eb55412">  258</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UPP_CHIST2_PEND           0x2U         // Status of DMA.</span></div>
<div class="line"><a name="l00259"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#a4938f00828c2080e1a7501d10fb42193">  259</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UPP_CHIST2_WM_S           4U</span></div>
<div class="line"><a name="l00260"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#a8453c5fe0f4d1a23297c632187f297b6">  260</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UPP_CHIST2_WM_M           0xF0U        // Watermark for FIFO block</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// count for DMA Channel I tranfer.</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;</div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment">// The following are defines for the bit fields in the CHQDESC1 register</span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00268"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#a86d9981d0b5426b43f1717d665d6b887">  268</a></span>&#160;<span class="preprocessor">#define UPP_CHQDESC1_BCNT_S       0U</span></div>
<div class="line"><a name="l00269"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#acc6423ae22daa15e47e98c24488f6e61">  269</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UPP_CHQDESC1_BCNT_M       0xFFFFU      // Number of bytes in a line for</span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// DMA Channel Q transfer.</span></div>
<div class="line"><a name="l00271"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#aa76983a4fe5be2a38089ceb39f48aad2">  271</a></span>&#160;<span class="preprocessor">#define UPP_CHQDESC1_LCNT_S       16U</span></div>
<div class="line"><a name="l00272"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#a758084a831db6877f6e2251ffdeb9dd6">  272</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UPP_CHQDESC1_LCNT_M       0xFFFF0000U  // Number of lines in a window</span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// for DMA Channel Q transfer.</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;</div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment">// The following are defines for the bit fields in the CHQDESC2 register</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00280"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#a2ea9ad141aa189a511387e29a95ae534">  280</a></span>&#160;<span class="preprocessor">#define UPP_CHQDESC2_LOFFSET_S    0U</span></div>
<div class="line"><a name="l00281"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#a0bd5480927b711827afb9ba002799e8b">  281</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UPP_CHQDESC2_LOFFSET_M    0xFFFFU      // Current start address to next</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// start address offset.</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;</div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment">// The following are defines for the bit fields in the CHQST1 register</span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00289"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#a2a4091a986a697863b0a41f093793794">  289</a></span>&#160;<span class="preprocessor">#define UPP_CHQST1_BCNT_S         0U</span></div>
<div class="line"><a name="l00290"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#a4dc834da9f4ee19a64ca91ead5f9ef75">  290</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UPP_CHQST1_BCNT_M         0xFFFFU      // Current byte number.</span></div>
<div class="line"><a name="l00291"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#aec3f5a93b98b929be0e430c320ba0852">  291</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UPP_CHQST1_LCNT_S         16U</span></div>
<div class="line"><a name="l00292"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#a135cecfb2c33ce2bda45499251a6a1d2">  292</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UPP_CHQST1_LCNT_M         0xFFFF0000U  // Current line number.</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment">// The following are defines for the bit fields in the CHQST2 register</span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00299"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#ab56af7f6db0ccef56932dd5fdcb3558e">  299</a></span>&#160;<span class="preprocessor">#define UPP_CHQST2_ACT            0x1U         // Status of DMA descriptor.</span></div>
<div class="line"><a name="l00300"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#a1984e27a339b9b1436a3f4c1bb981b18">  300</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UPP_CHQST2_PEND           0x2U         // Status of DMA.</span></div>
<div class="line"><a name="l00301"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#a904d7855d33204d78e86e0e0503832dd">  301</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UPP_CHQST2_WM_S           4U</span></div>
<div class="line"><a name="l00302"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#a31c857b21530a2a2864ecd5ad08a2a22">  302</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UPP_CHQST2_WM_M           0xF0U        // Watermark for FIFO block</span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// count for DMA Channel Q tranfer.</span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;</div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment">// The following are defines for the bit fields in the GINTEN register</span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00310"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#a88023095bb322fe17c4970708d5b75a8">  310</a></span>&#160;<span class="preprocessor">#define UPP_GINTEN_GINTEN         0x1U         // Global Interrupt Enable</span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment">// The following are defines for the bit fields in the GINTFLG register</span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00317"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#a4f2ac6da506ff7e3e15be63f0d85b9a8">  317</a></span>&#160;<span class="preprocessor">#define UPP_GINTFLG_GINTFLG       0x1U         // Global Interrupt Flag</span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment">// The following are defines for the bit fields in the GINTCLR register</span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00324"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#ac0d662cf592fe8cce903a76e03cdb204">  324</a></span>&#160;<span class="preprocessor">#define UPP_GINTCLR_GINTCLR       0x1U         // Global Interrupt Clear</span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment">// The following are defines for the bit fields in the DLYCTL register</span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00331"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#abfa4aa99fad509867671c33ed07cd7f3">  331</a></span>&#160;<span class="preprocessor">#define UPP_DLYCTL_DLYDIS         0x1U         // IO dealy control disable.</span></div>
<div class="line"><a name="l00332"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#a7e94bd533bb7fcc16f8f8e2ae3c07756">  332</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UPP_DLYCTL_DLYCTL_S       1U</span></div>
<div class="line"><a name="l00333"></a><span class="lineno"><a class="code" href="hw__upp_8h.html#afc79199dc943804fe981dd25c2ecb972">  333</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UPP_DLYCTL_DLYCTL_M       0x6U         // IO delay control.</span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1" /><small>
Copyright  2018, Texas Instruments Incorporated</small>
</body>
</html>
