#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
S_00000190ab955990 .scope module, "xorGate_tb" "xorGate_tb" 2 2;
 .timescale -9 -10;
v00000190aba4e8b0_0 .var "a", 0 0;
v00000190aba4e950_0 .var "b", 0 0;
v00000190aba4e9f0_0 .net "c", 0 0, L_00000190ab923250;  1 drivers
S_00000190ab955b20 .scope module, "u0_DUT" "xorGate" 2 8, 3 1 0, S_00000190ab955990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "c_o";
L_00000190ab923250 .functor XOR 1, v00000190aba4e8b0_0, v00000190aba4e950_0, C4<0>, C4<0>;
v00000190ab955cb0_0 .net "a_i", 0 0, v00000190aba4e8b0_0;  1 drivers
v00000190ab922fb0_0 .net "b_i", 0 0, v00000190aba4e950_0;  1 drivers
v00000190ab955d50_0 .net "c_o", 0 0, L_00000190ab923250;  alias, 1 drivers
    .scope S_00000190ab955990;
T_0 ;
    %vpi_call 2 15 "$dumpfile", "test_xor.vcd" {0 0 0};
    %vpi_call 2 16 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000190ab955990 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000190aba4e8b0_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000190aba4e950_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000190aba4e8b0_0, 0, 1;
    %delay 2000, 0;
    %vpi_call 2 22 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "xorGate_tb.v";
    "xorGate.v";
