#include "hls_design_meta.h"
const Port_Property HLS_Design_Meta::port_props[]={
	Port_Property("ap_local_block", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_local_deadlock", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_clk", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_rst", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_start", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_done", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_idle", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_ready", 1, hls_out, -1, "", "", 1),
	Port_Property("out_r", 32, hls_out, 0, "ap_vld", "out_data", 1),
	Port_Property("out_r_ap_vld", 1, hls_out, 0, "ap_vld", "out_vld", 1),
	Port_Property("subrow_vals_address0", 2, hls_out, 1, "ap_memory", "mem_address", 1),
	Port_Property("subrow_vals_ce0", 1, hls_out, 1, "ap_memory", "mem_ce", 1),
	Port_Property("subrow_vals_q0", 32, hls_in, 1, "ap_memory", "mem_dout", 1),
	Port_Property("subrow_vals_address1", 2, hls_out, 1, "ap_memory", "MemPortADDR2", 1),
	Port_Property("subrow_vals_ce1", 1, hls_out, 1, "ap_memory", "MemPortCE2", 1),
	Port_Property("subrow_vals_q1", 32, hls_in, 1, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("subrow_col_indices_address0", 2, hls_out, 2, "ap_memory", "mem_address", 1),
	Port_Property("subrow_col_indices_ce0", 1, hls_out, 2, "ap_memory", "mem_ce", 1),
	Port_Property("subrow_col_indices_q0", 32, hls_in, 2, "ap_memory", "mem_dout", 1),
	Port_Property("subrow_col_indices_address1", 2, hls_out, 2, "ap_memory", "MemPortADDR2", 1),
	Port_Property("subrow_col_indices_ce1", 1, hls_out, 2, "ap_memory", "MemPortCE2", 1),
	Port_Property("subrow_col_indices_q1", 32, hls_in, 2, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("mult_enables_address0", 2, hls_out, 3, "ap_memory", "mem_address", 1),
	Port_Property("mult_enables_ce0", 1, hls_out, 3, "ap_memory", "mem_ce", 1),
	Port_Property("mult_enables_q0", 1, hls_in, 3, "ap_memory", "mem_dout", 1),
	Port_Property("mult_enables_address1", 2, hls_out, 3, "ap_memory", "MemPortADDR2", 1),
	Port_Property("mult_enables_ce1", 1, hls_out, 3, "ap_memory", "MemPortCE2", 1),
	Port_Property("mult_enables_q1", 1, hls_in, 3, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("label_r", 32, hls_in, 4, "ap_none", "in_data", 1),
	Port_Property("init_vector_address0", 5, hls_out, 5, "ap_memory", "mem_address", 1),
	Port_Property("init_vector_ce0", 1, hls_out, 5, "ap_memory", "mem_ce", 1),
	Port_Property("init_vector_q0", 32, hls_in, 5, "ap_memory", "mem_dout", 1),
	Port_Property("init_vector_address1", 5, hls_out, 5, "ap_memory", "MemPortADDR2", 1),
	Port_Property("init_vector_ce1", 1, hls_out, 5, "ap_memory", "MemPortCE2", 1),
	Port_Property("init_vector_q1", 32, hls_in, 5, "ap_memory", "in_data", 1),
	Port_Property("init", 1, hls_in, 6, "ap_none", "in_data", 1),
};
const char* HLS_Design_Meta::dut_name = "accelerate";
