# vsim -c -voptargs="+acc" tb_processor -do "run -all" 
# Start time: 15:09:10 on Dec 11,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: processor.sv(98): (vopt-2685) [TFMPC] - Too few port connections for 'reg_file_i'.  Expected 10, found 8.
# ** Warning: processor.sv(98): (vopt-2718) [TFMPC] - Missing connection for port 'wdata1'.
# ** Warning: processor.sv(98): (vopt-2718) [TFMPC] - Missing connection for port 'addr'.
# ** Warning: processor.sv(203): (vopt-2685) [TFMPC] - Too few port connections for 'controller_i'.  Expected 18, found 17.
# ** Warning: processor.sv(203): (vopt-2718) [TFMPC] - Missing connection for port 'postinc'.
# ** Error (suppressible): reg_file.sv(31): (vopt-7033) Variable 'rdata1' driven in a combinational block, may not be driven by any other process. See reg_file.sv(20).
# ** Error (suppressible): reg_file.sv(32): (vopt-7033) Variable 'rdata2' driven in a combinational block, may not be driven by any other process. See reg_file.sv(22).
# Optimization failed
# ** Error: (vopt-2064) Compiler back-end code generation process terminated with code 12.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=3, Warnings=5.
# Error loading design
# End time: 15:09:11 on Dec 11,2023, Elapsed time: 0:00:01
# Errors: 3, Warnings: 5
