# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../lab7_part2.srcs/sources_1/imports/lab7_p1_files/timer32.sv" \
"../../../../lab7_part2.srcs/sources_1/new/timer32bus.sv" \
"../../../../lab7_part2.srcs/sim_1/imports/lab7_p2_files/tb_timer32bus.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
