// Seed: 1191030141
module module_0 #(
    parameter id_4 = 32'd82
) (
    id_1,
    id_2
);
  input wire id_2;
  input logic [7:0] id_1;
  wire id_3;
  localparam id_4 = 1;
  logic [-1 : -1 'b0] id_5;
  ;
  for (id_6 = -1; id_6; id_5 = 1) begin : LABEL_0
    wire id_7;
    for (id_8 = 1'b0 == id_3; "" == id_4 & id_2 < id_4; id_5 = id_1[1]) begin : LABEL_1
      defparam id_4.id_4 = id_4 ^ ~id_4;
    end
  end
  always id_5 <= 1;
  `define pp_9 0
  assign id_6 = 1;
  wire id_10;
  assign id_3 = id_3;
endmodule
module module_1 #(
    parameter id_2 = 32'd58
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  and primCall (id_3, id_4, id_6, id_1, id_5);
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout logic [7:0] id_3;
  module_0 modCall_1 (
      id_3,
      id_7
  );
  assign modCall_1.id_4 = 0;
  output wire _id_2;
  inout wire id_1;
  wire id_9;
  assign id_1 = 1;
  logic [id_2 : 1] id_10, id_11;
  assign id_8 = id_3[1];
  logic id_12;
  ;
endmodule
