--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

e:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6vlx365t,ff1156,C,-1 (PRODUCTION 1.17 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "U_IBERT_CHECK/U0/U_IBERT_CORE/ma_dclk" PERIOD = 10 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 38573 paths analyzed, 6944 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.692ns.
--------------------------------------------------------------------------------

Paths for end point U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo_9 (SLICE_X234Y175.D4), 78 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r_0 (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.872ns (Levels of Logic = 5)
  Clock Path Skew:      -0.036ns (1.139 - 1.175)
  Source Clock:         U_IBERT_CHECK/U0/U_IBERT_CORE/ma_dclk rising at 0.000ns
  Destination Clock:    U_IBERT_CHECK/U0/U_IBERT_CORE/ma_dclk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r_0 to U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X219Y177.AQ    Tcko                  0.337   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r<3>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r_0
    SLICE_X237Y187.A4    net (fanout=433)      1.992   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r<0>
    SLICE_X237Y187.A     Tilo                  0.068   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00221/I_EN_CTL_EQ1.U_CTL/xsdb_reg<11>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/_n062516
    SLICE_X224Y173.B1    net (fanout=83)       1.898   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/_n0625
    SLICE_X224Y173.B     Tilo                  0.068   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00209/I_EN_STAT_EQ1.U_STAT/xsdb_reg<15>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/Mmux_logicSlaveRegDo_mux[15]_portSlaveRegDo_mux[15]_mux_11_OUT_386_SW3
    SLICE_X228Y174.C1    net (fanout=1)        1.150   U_IBERT_CHECK/N458
    SLICE_X228Y174.C     Tilo                  0.068   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00205/I_EN_STAT_EQ1.U_STAT/xsdb_reg<3>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/Mmux_logicSlaveRegDo_mux[15]_portSlaveRegDo_mux[15]_mux_11_OUT_386
    SLICE_X234Y175.A3    net (fanout=1)        0.616   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/Mmux_logicSlaveRegDo_mux[15]_portSlaveRegDo_mux[15]_mux_11_OUT_386
    SLICE_X234Y175.A     Tilo                  0.068   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo<9>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/_n0680102
    SLICE_X234Y175.D4    net (fanout=1)        0.393   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/_n0680102
    SLICE_X234Y175.CLK   Tas                   0.214   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo<9>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/Mmux_logicSlaveRegDo_mux[15]_portSlaveRegDo_mux[15]_mux_11_OUT_2_f7_11_F
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/Mmux_logicSlaveRegDo_mux[15]_portSlaveRegDo_mux[15]_mux_11_OUT_2_f7_11
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo_9
    -------------------------------------------------  ---------------------------
    Total                                      6.872ns (0.823ns logic, 6.049ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r_3 (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.771ns (Levels of Logic = 5)
  Clock Path Skew:      -0.036ns (1.139 - 1.175)
  Source Clock:         U_IBERT_CHECK/U0/U_IBERT_CORE/ma_dclk rising at 0.000ns
  Destination Clock:    U_IBERT_CHECK/U0/U_IBERT_CORE/ma_dclk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r_3 to U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X219Y177.DQ    Tcko                  0.337   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r<3>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r_3
    SLICE_X237Y187.A3    net (fanout=211)      1.891   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r<3>
    SLICE_X237Y187.A     Tilo                  0.068   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00221/I_EN_CTL_EQ1.U_CTL/xsdb_reg<11>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/_n062516
    SLICE_X224Y173.B1    net (fanout=83)       1.898   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/_n0625
    SLICE_X224Y173.B     Tilo                  0.068   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00209/I_EN_STAT_EQ1.U_STAT/xsdb_reg<15>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/Mmux_logicSlaveRegDo_mux[15]_portSlaveRegDo_mux[15]_mux_11_OUT_386_SW3
    SLICE_X228Y174.C1    net (fanout=1)        1.150   U_IBERT_CHECK/N458
    SLICE_X228Y174.C     Tilo                  0.068   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00205/I_EN_STAT_EQ1.U_STAT/xsdb_reg<3>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/Mmux_logicSlaveRegDo_mux[15]_portSlaveRegDo_mux[15]_mux_11_OUT_386
    SLICE_X234Y175.A3    net (fanout=1)        0.616   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/Mmux_logicSlaveRegDo_mux[15]_portSlaveRegDo_mux[15]_mux_11_OUT_386
    SLICE_X234Y175.A     Tilo                  0.068   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo<9>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/_n0680102
    SLICE_X234Y175.D4    net (fanout=1)        0.393   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/_n0680102
    SLICE_X234Y175.CLK   Tas                   0.214   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo<9>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/Mmux_logicSlaveRegDo_mux[15]_portSlaveRegDo_mux[15]_mux_11_OUT_2_f7_11_F
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/Mmux_logicSlaveRegDo_mux[15]_portSlaveRegDo_mux[15]_mux_11_OUT_2_f7_11
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo_9
    -------------------------------------------------  ---------------------------
    Total                                      6.771ns (0.823ns logic, 5.948ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r_2 (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.718ns (Levels of Logic = 5)
  Clock Path Skew:      -0.036ns (1.139 - 1.175)
  Source Clock:         U_IBERT_CHECK/U0/U_IBERT_CORE/ma_dclk rising at 0.000ns
  Destination Clock:    U_IBERT_CHECK/U0/U_IBERT_CORE/ma_dclk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r_2 to U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X219Y177.CQ    Tcko                  0.337   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r<3>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r_2
    SLICE_X237Y187.A2    net (fanout=309)      1.838   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r<2>
    SLICE_X237Y187.A     Tilo                  0.068   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00221/I_EN_CTL_EQ1.U_CTL/xsdb_reg<11>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/_n062516
    SLICE_X224Y173.B1    net (fanout=83)       1.898   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/_n0625
    SLICE_X224Y173.B     Tilo                  0.068   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00209/I_EN_STAT_EQ1.U_STAT/xsdb_reg<15>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/Mmux_logicSlaveRegDo_mux[15]_portSlaveRegDo_mux[15]_mux_11_OUT_386_SW3
    SLICE_X228Y174.C1    net (fanout=1)        1.150   U_IBERT_CHECK/N458
    SLICE_X228Y174.C     Tilo                  0.068   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00205/I_EN_STAT_EQ1.U_STAT/xsdb_reg<3>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/Mmux_logicSlaveRegDo_mux[15]_portSlaveRegDo_mux[15]_mux_11_OUT_386
    SLICE_X234Y175.A3    net (fanout=1)        0.616   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/Mmux_logicSlaveRegDo_mux[15]_portSlaveRegDo_mux[15]_mux_11_OUT_386
    SLICE_X234Y175.A     Tilo                  0.068   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo<9>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/_n0680102
    SLICE_X234Y175.D4    net (fanout=1)        0.393   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/_n0680102
    SLICE_X234Y175.CLK   Tas                   0.214   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo<9>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/Mmux_logicSlaveRegDo_mux[15]_portSlaveRegDo_mux[15]_mux_11_OUT_2_f7_11_F
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/Mmux_logicSlaveRegDo_mux[15]_portSlaveRegDo_mux[15]_mux_11_OUT_2_f7_11
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo_9
    -------------------------------------------------  ---------------------------
    Total                                      6.718ns (0.823ns logic, 5.895ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------

Paths for end point U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo_11 (SLICE_X237Y189.D2), 93 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r_2 (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.701ns (Levels of Logic = 5)
  Clock Path Skew:      -0.032ns (1.143 - 1.175)
  Source Clock:         U_IBERT_CHECK/U0/U_IBERT_CORE/ma_dclk rising at 0.000ns
  Destination Clock:    U_IBERT_CHECK/U0/U_IBERT_CORE/ma_dclk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r_2 to U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X219Y177.CQ    Tcko                  0.337   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r<3>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r_2
    SLICE_X213Y195.D1    net (fanout=309)      1.661   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r<2>
    SLICE_X213Y195.D     Tilo                  0.068   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020b/I_EN_STAT_EQ1.U_STAT/xsdb_reg<11>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/_n062524
    SLICE_X224Y187.A4    net (fanout=1)        1.102   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/_n062524
    SLICE_X224Y187.A     Tilo                  0.068   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00214/I_EN_STAT_EQ1.U_STAT/xsdb_reg<3>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/_n062525
    SLICE_X225Y191.B1    net (fanout=1)        0.717   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/_n062525
    SLICE_X225Y191.B     Tilo                  0.068   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample1<3>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/_n062526
    SLICE_X235Y189.A2    net (fanout=3)        1.411   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/_n06253
    SLICE_X235Y189.A     Tilo                  0.068   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/counter_o<27>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/Mmux_logicSlaveRegDo_mux[15]_portSlaveRegDo_mux[15]_mux_11_OUT_41_SW1
    SLICE_X237Y189.D2    net (fanout=1)        0.987   U_IBERT_CHECK/N137
    SLICE_X237Y189.CLK   Tas                   0.214   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo<11>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/Mmux_logicSlaveRegDo_mux[15]_portSlaveRegDo_mux[15]_mux_11_OUT_41
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/Mmux_logicSlaveRegDo_mux[15]_portSlaveRegDo_mux[15]_mux_11_OUT_2_f7_0
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo_11
    -------------------------------------------------  ---------------------------
    Total                                      6.701ns (0.823ns logic, 5.878ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.388ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r_0 (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.545ns (Levels of Logic = 5)
  Clock Path Skew:      -0.032ns (1.143 - 1.175)
  Source Clock:         U_IBERT_CHECK/U0/U_IBERT_CORE/ma_dclk rising at 0.000ns
  Destination Clock:    U_IBERT_CHECK/U0/U_IBERT_CORE/ma_dclk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r_0 to U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X219Y177.AQ    Tcko                  0.337   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r<3>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r_0
    SLICE_X213Y195.D5    net (fanout=433)      1.505   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r<0>
    SLICE_X213Y195.D     Tilo                  0.068   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020b/I_EN_STAT_EQ1.U_STAT/xsdb_reg<11>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/_n062524
    SLICE_X224Y187.A4    net (fanout=1)        1.102   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/_n062524
    SLICE_X224Y187.A     Tilo                  0.068   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00214/I_EN_STAT_EQ1.U_STAT/xsdb_reg<3>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/_n062525
    SLICE_X225Y191.B1    net (fanout=1)        0.717   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/_n062525
    SLICE_X225Y191.B     Tilo                  0.068   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample1<3>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/_n062526
    SLICE_X235Y189.A2    net (fanout=3)        1.411   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/_n06253
    SLICE_X235Y189.A     Tilo                  0.068   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/counter_o<27>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/Mmux_logicSlaveRegDo_mux[15]_portSlaveRegDo_mux[15]_mux_11_OUT_41_SW1
    SLICE_X237Y189.D2    net (fanout=1)        0.987   U_IBERT_CHECK/N137
    SLICE_X237Y189.CLK   Tas                   0.214   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo<11>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/Mmux_logicSlaveRegDo_mux[15]_portSlaveRegDo_mux[15]_mux_11_OUT_41
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/Mmux_logicSlaveRegDo_mux[15]_portSlaveRegDo_mux[15]_mux_11_OUT_2_f7_0
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo_11
    -------------------------------------------------  ---------------------------
    Total                                      6.545ns (0.823ns logic, 5.722ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r_0 (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.342ns (Levels of Logic = 4)
  Clock Path Skew:      -0.032ns (1.143 - 1.175)
  Source Clock:         U_IBERT_CHECK/U0/U_IBERT_CORE/ma_dclk rising at 0.000ns
  Destination Clock:    U_IBERT_CHECK/U0/U_IBERT_CORE/ma_dclk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r_0 to U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X219Y177.AQ    Tcko                  0.337   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r<3>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r_0
    SLICE_X237Y187.A4    net (fanout=433)      1.992   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r<0>
    SLICE_X237Y187.A     Tilo                  0.068   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00221/I_EN_CTL_EQ1.U_CTL/xsdb_reg<11>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/_n062516
    SLICE_X225Y191.B3    net (fanout=83)       1.197   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/_n0625
    SLICE_X225Y191.B     Tilo                  0.068   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample1<3>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/_n062526
    SLICE_X235Y189.A2    net (fanout=3)        1.411   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/_n06253
    SLICE_X235Y189.A     Tilo                  0.068   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/counter_o<27>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/Mmux_logicSlaveRegDo_mux[15]_portSlaveRegDo_mux[15]_mux_11_OUT_41_SW1
    SLICE_X237Y189.D2    net (fanout=1)        0.987   U_IBERT_CHECK/N137
    SLICE_X237Y189.CLK   Tas                   0.214   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo<11>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/Mmux_logicSlaveRegDo_mux[15]_portSlaveRegDo_mux[15]_mux_11_OUT_41
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/Mmux_logicSlaveRegDo_mux[15]_portSlaveRegDo_mux[15]_mux_11_OUT_2_f7_0
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo_11
    -------------------------------------------------  ---------------------------
    Total                                      6.342ns (0.755ns logic, 5.587ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------

Paths for end point U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo_2 (SLICE_X231Y188.A1), 105 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r_1 (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.672ns (Levels of Logic = 5)
  Clock Path Skew:      -0.034ns (1.141 - 1.175)
  Source Clock:         U_IBERT_CHECK/U0/U_IBERT_CORE/ma_dclk rising at 0.000ns
  Destination Clock:    U_IBERT_CHECK/U0/U_IBERT_CORE/ma_dclk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r_1 to U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X219Y177.BQ    Tcko                  0.337   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r<3>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r_1
    SLICE_X237Y196.B1    net (fanout=357)      2.534   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r<1>
    SLICE_X237Y196.B     Tilo                  0.068   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00103/I_EN_CTL_EQ1.U_CTL/xsdb_reg<11>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/isPortAddrRange210
    SLICE_X224Y188.A4    net (fanout=1)        1.191   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/isPortAddrRange29
    SLICE_X224Y188.A     Tilo                  0.068   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/counter_o<19>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/isPortAddrRange211
    SLICE_X239Y188.C1    net (fanout=1)        1.079   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/isPortAddrRange210
    SLICE_X239Y188.C     Tilo                  0.068   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample0<15>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/isPortAddrRange215
    SLICE_X239Y188.B3    net (fanout=1)        0.456   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/isPortAddrRange214
    SLICE_X239Y188.B     Tilo                  0.068   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample0<15>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/isPortAddrRange216
    SLICE_X231Y188.A1    net (fanout=1)        0.730   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/isPortAddrRange216
    SLICE_X231Y188.CLK   Tas                   0.073   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo<2>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/isPortAddrRange226
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo_2
    -------------------------------------------------  ---------------------------
    Total                                      6.672ns (0.682ns logic, 5.990ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.669ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r_0 (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.262ns (Levels of Logic = 5)
  Clock Path Skew:      -0.034ns (1.141 - 1.175)
  Source Clock:         U_IBERT_CHECK/U0/U_IBERT_CORE/ma_dclk rising at 0.000ns
  Destination Clock:    U_IBERT_CHECK/U0/U_IBERT_CORE/ma_dclk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r_0 to U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X219Y177.AQ    Tcko                  0.337   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r<3>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r_0
    SLICE_X237Y196.B6    net (fanout=433)      2.124   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r<0>
    SLICE_X237Y196.B     Tilo                  0.068   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00103/I_EN_CTL_EQ1.U_CTL/xsdb_reg<11>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/isPortAddrRange210
    SLICE_X224Y188.A4    net (fanout=1)        1.191   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/isPortAddrRange29
    SLICE_X224Y188.A     Tilo                  0.068   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/counter_o<19>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/isPortAddrRange211
    SLICE_X239Y188.C1    net (fanout=1)        1.079   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/isPortAddrRange210
    SLICE_X239Y188.C     Tilo                  0.068   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample0<15>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/isPortAddrRange215
    SLICE_X239Y188.B3    net (fanout=1)        0.456   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/isPortAddrRange214
    SLICE_X239Y188.B     Tilo                  0.068   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample0<15>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/isPortAddrRange216
    SLICE_X231Y188.A1    net (fanout=1)        0.730   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/isPortAddrRange216
    SLICE_X231Y188.CLK   Tas                   0.073   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo<2>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/isPortAddrRange226
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo_2
    -------------------------------------------------  ---------------------------
    Total                                      6.262ns (0.682ns logic, 5.580ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.876ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00113/I_EN_STAT_EQ1.U_STAT/xsdb_reg_2 (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.003ns (Levels of Logic = 5)
  Clock Path Skew:      -0.086ns (1.141 - 1.227)
  Source Clock:         U_IBERT_CHECK/U0/U_IBERT_CORE/ma_dclk rising at 0.000ns
  Destination Clock:    U_IBERT_CHECK/U0/U_IBERT_CORE/ma_dclk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00113/I_EN_STAT_EQ1.U_STAT/xsdb_reg_2 to U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X236Y192.CQ    Tcko                  0.337   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00113/I_EN_STAT_EQ1.U_STAT/xsdb_reg<3>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00113/I_EN_STAT_EQ1.U_STAT/xsdb_reg_2
    SLICE_X237Y196.B2    net (fanout=1)        0.865   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00113/I_EN_STAT_EQ1.U_STAT/xsdb_reg<2>
    SLICE_X237Y196.B     Tilo                  0.068   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00103/I_EN_CTL_EQ1.U_CTL/xsdb_reg<11>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/isPortAddrRange210
    SLICE_X224Y188.A4    net (fanout=1)        1.191   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/isPortAddrRange29
    SLICE_X224Y188.A     Tilo                  0.068   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/counter_o<19>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/isPortAddrRange211
    SLICE_X239Y188.C1    net (fanout=1)        1.079   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/isPortAddrRange210
    SLICE_X239Y188.C     Tilo                  0.068   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample0<15>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/isPortAddrRange215
    SLICE_X239Y188.B3    net (fanout=1)        0.456   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/isPortAddrRange214
    SLICE_X239Y188.B     Tilo                  0.068   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample0<15>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/isPortAddrRange216
    SLICE_X231Y188.A1    net (fanout=1)        0.730   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/isPortAddrRange216
    SLICE_X231Y188.CLK   Tas                   0.073   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo<2>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/isPortAddrRange226
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo_2
    -------------------------------------------------  ---------------------------
    Total                                      5.003ns (0.682ns logic, 4.321ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------

Hold Paths: NET "U_IBERT_CHECK/U0/U_IBERT_CORE/ma_dclk" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00212/I_EN_STAT_EQ1.U_STAT/xsdb_reg_14 (SLICE_X214Y160.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.027ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/FREQ_CNT_O_14 (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00212/I_EN_STAT_EQ1.U_STAT/xsdb_reg_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.157ns (Levels of Logic = 0)
  Clock Path Skew:      0.130ns (0.844 - 0.714)
  Source Clock:         U_IBERT_CHECK/U0/U_IBERT_CORE/ma_dclk rising at 10.000ns
  Destination Clock:    U_IBERT_CHECK/U0/U_IBERT_CORE/ma_dclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/FREQ_CNT_O_14 to U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00212/I_EN_STAT_EQ1.U_STAT/xsdb_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X210Y159.CQ    Tcko                  0.098   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/FREQ_CNT_O<15>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/FREQ_CNT_O_14
    SLICE_X214Y160.CX    net (fanout=1)        0.148   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/FREQ_CNT_O<14>
    SLICE_X214Y160.CLK   Tckdi       (-Th)     0.089   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00212/I_EN_STAT_EQ1.U_STAT/xsdb_reg<15>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00212/I_EN_STAT_EQ1.U_STAT/xsdb_reg_14
    -------------------------------------------------  ---------------------------
    Total                                      0.157ns (0.009ns logic, 0.148ns route)
                                                       (5.7% logic, 94.3% route)

--------------------------------------------------------------------------------

Paths for end point U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00212/I_EN_STAT_EQ1.U_STAT/xsdb_reg_15 (SLICE_X214Y160.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.027ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/FREQ_CNT_O_15 (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00212/I_EN_STAT_EQ1.U_STAT/xsdb_reg_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.157ns (Levels of Logic = 0)
  Clock Path Skew:      0.130ns (0.844 - 0.714)
  Source Clock:         U_IBERT_CHECK/U0/U_IBERT_CORE/ma_dclk rising at 10.000ns
  Destination Clock:    U_IBERT_CHECK/U0/U_IBERT_CORE/ma_dclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/FREQ_CNT_O_15 to U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00212/I_EN_STAT_EQ1.U_STAT/xsdb_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X210Y159.DQ    Tcko                  0.098   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/FREQ_CNT_O<15>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/FREQ_CNT_O_15
    SLICE_X214Y160.DX    net (fanout=1)        0.148   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/FREQ_CNT_O<15>
    SLICE_X214Y160.CLK   Tckdi       (-Th)     0.089   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00212/I_EN_STAT_EQ1.U_STAT/xsdb_reg<15>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00212/I_EN_STAT_EQ1.U_STAT/xsdb_reg_15
    -------------------------------------------------  ---------------------------
    Total                                      0.157ns (0.009ns logic, 0.148ns route)
                                                       (5.7% logic, 94.3% route)

--------------------------------------------------------------------------------

Paths for end point U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00212/I_EN_STAT_EQ1.U_STAT/xsdb_reg_13 (SLICE_X214Y160.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.029ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/FREQ_CNT_O_13 (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00212/I_EN_STAT_EQ1.U_STAT/xsdb_reg_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.159ns (Levels of Logic = 0)
  Clock Path Skew:      0.130ns (0.844 - 0.714)
  Source Clock:         U_IBERT_CHECK/U0/U_IBERT_CORE/ma_dclk rising at 10.000ns
  Destination Clock:    U_IBERT_CHECK/U0/U_IBERT_CORE/ma_dclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/FREQ_CNT_O_13 to U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00212/I_EN_STAT_EQ1.U_STAT/xsdb_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X210Y159.BQ    Tcko                  0.098   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/FREQ_CNT_O<15>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/FREQ_CNT_O_13
    SLICE_X214Y160.BX    net (fanout=1)        0.150   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/FREQ_CNT_O<13>
    SLICE_X214Y160.CLK   Tckdi       (-Th)     0.089   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00212/I_EN_STAT_EQ1.U_STAT/xsdb_reg<15>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00212/I_EN_STAT_EQ1.U_STAT/xsdb_reg_13
    -------------------------------------------------  ---------------------------
    Total                                      0.159ns (0.009ns logic, 0.150ns route)
                                                       (5.7% logic, 94.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "U_IBERT_CHECK/U0/U_IBERT_CORE/ma_dclk" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.308ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 7.692ns (130.005MHz) (Tgtxper_DCLK)
  Physical resource: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_GT/gtxe1_i/DCLK
  Logical resource: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_GT/gtxe1_i/DCLK
  Location pin: GTXE1_X0Y17.DCLK
  Clock network: U_IBERT_CHECK/U0/U_IBERT_CORE/ma_dclk
--------------------------------------------------------------------------------
Slack: 2.308ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 7.692ns (130.005MHz) (Tgtxper_DCLK)
  Physical resource: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_GT/gtxe1_i/DCLK
  Logical resource: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_GT/gtxe1_i/DCLK
  Location pin: GTXE1_X0Y19.DCLK
  Clock network: U_IBERT_CHECK/U0/U_IBERT_CORE/ma_dclk
--------------------------------------------------------------------------------
Slack: 8.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/gdm.dm/n0022<12>/CLK
  Logical resource: U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM34/SP/CLK
  Location pin: SLICE_X214Y177.CLK
  Clock network: U_IBERT_CHECK/U0/U_IBERT_CORE/ma_dclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 28.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/n0022<12>/CLK
  Logical resource: U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM34/SP/CLK
  Location pin: SLICE_X212Y174.CLK
  Clock network: control0<0>
--------------------------------------------------------------------------------
Slack: 28.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 30.000ns
  High pulse: 15.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/n0022<12>/CLK
  Logical resource: U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM34/SP/CLK
  Location pin: SLICE_X212Y174.CLK
  Clock network: control0<0>
--------------------------------------------------------------------------------
Slack: 28.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/n0022<12>/CLK
  Logical resource: U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM33/SP/CLK
  Location pin: SLICE_X212Y174.CLK
  Clock network: control0<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GT_QUAD_CLK_4_1 = PERIOD TIMEGRP "TNM_GT_QUAD_CLK_4_1" 
6.4 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.538ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GT_QUAD_CLK_4_1 = PERIOD TIMEGRP "TNM_GT_QUAD_CLK_4_1" 6.4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.862ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_GT/gtxe1_i/MGTREFCLKRX1
  Logical resource: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_GT/gtxe1_i/MGTREFCLKRX1
  Location pin: GTXE1_X0Y17.MGTREFCLKRX1
  Clock network: q4_clk1_mgtrefclk
--------------------------------------------------------------------------------
Slack: 4.862ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_GT/gtxe1_i/MGTREFCLKTX1
  Logical resource: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_GT/gtxe1_i/MGTREFCLKTX1
  Location pin: GTXE1_X0Y17.MGTREFCLKTX1
  Clock network: q4_clk1_mgtrefclk
--------------------------------------------------------------------------------
Slack: 4.862ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_GT/gtxe1_i/MGTREFCLKRX1
  Logical resource: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_GT/gtxe1_i/MGTREFCLKRX1
  Location pin: GTXE1_X0Y19.MGTREFCLKRX1
  Clock network: q4_clk1_mgtrefclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_X0Y17_TXOUTCLK = PERIOD TIMEGRP "TNM_X0Y17_TXOUTCLK" 4 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2021 paths analyzed, 1012 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Paths for end point U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_PH_DATA/Mshreg_TXDATA_O_3 (SLICE_X224Y163.CX), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_3 (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_PH_DATA/Mshreg_TXDATA_O_3 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.665ns (Levels of Logic = 2)
  Clock Path Skew:      0.024ns (1.905 - 1.881)
  Source Clock:         U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg<1> rising at 0.000ns
  Destination Clock:    U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg<1> rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_3 to U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_PH_DATA/Mshreg_TXDATA_O_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X214Y154.DQ    Tcko                  0.381   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1<3>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_3
    SLICE_X213Y153.B3    net (fanout=42)       0.733   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1<3>
    SLICE_X213Y153.B     Tilo                  0.068   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern111
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern1111
    SLICE_X215Y149.C6    net (fanout=12)       0.524   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern111
    SLICE_X215Y149.CMUX  Tilo                  0.352   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern<3>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern142_G
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern142
    SLICE_X224Y163.CX    net (fanout=1)        1.210   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern<3>
    SLICE_X224Y163.CLK   Tds                   0.397   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_PH_DATA/TXDATA_O<11>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_PH_DATA/Mshreg_TXDATA_O_3
    -------------------------------------------------  ---------------------------
    Total                                      3.665ns (1.198ns logic, 2.467ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_3 (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_PH_DATA/Mshreg_TXDATA_O_3 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.654ns (Levels of Logic = 2)
  Clock Path Skew:      0.024ns (1.905 - 1.881)
  Source Clock:         U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg<1> rising at 0.000ns
  Destination Clock:    U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg<1> rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_3 to U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_PH_DATA/Mshreg_TXDATA_O_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X214Y154.DQ    Tcko                  0.381   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1<3>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_3
    SLICE_X213Y153.B3    net (fanout=42)       0.733   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1<3>
    SLICE_X213Y153.B     Tilo                  0.068   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern111
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern1111
    SLICE_X215Y149.D6    net (fanout=12)       0.517   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern111
    SLICE_X215Y149.CMUX  Topdc                 0.348   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern<3>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern142_F
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern142
    SLICE_X224Y163.CX    net (fanout=1)        1.210   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern<3>
    SLICE_X224Y163.CLK   Tds                   0.397   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_PH_DATA/TXDATA_O<11>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_PH_DATA/Mshreg_TXDATA_O_3
    -------------------------------------------------  ---------------------------
    Total                                      3.654ns (1.194ns logic, 2.460ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.452ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_0 (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_PH_DATA/Mshreg_TXDATA_O_3 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.537ns (Levels of Logic = 2)
  Clock Path Skew:      0.024ns (1.905 - 1.881)
  Source Clock:         U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg<1> rising at 0.000ns
  Destination Clock:    U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg<1> rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_0 to U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_PH_DATA/Mshreg_TXDATA_O_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X214Y154.AQ    Tcko                  0.381   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1<3>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_0
    SLICE_X213Y153.B2    net (fanout=58)       0.605   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1<0>
    SLICE_X213Y153.B     Tilo                  0.068   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern111
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern1111
    SLICE_X215Y149.C6    net (fanout=12)       0.524   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern111
    SLICE_X215Y149.CMUX  Tilo                  0.352   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern<3>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern142_G
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern142
    SLICE_X224Y163.CX    net (fanout=1)        1.210   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern<3>
    SLICE_X224Y163.CLK   Tds                   0.397   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_PH_DATA/TXDATA_O<11>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_PH_DATA/Mshreg_TXDATA_O_3
    -------------------------------------------------  ---------------------------
    Total                                      3.537ns (1.198ns logic, 2.339ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

Paths for end point U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_PH_DATA/Mshreg_TXDATA_O_11 (SLICE_X224Y163.DX), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_3 (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_PH_DATA/Mshreg_TXDATA_O_11 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.245ns (Levels of Logic = 2)
  Clock Path Skew:      0.024ns (1.905 - 1.881)
  Source Clock:         U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg<1> rising at 0.000ns
  Destination Clock:    U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg<1> rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_3 to U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_PH_DATA/Mshreg_TXDATA_O_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X214Y154.DQ    Tcko                  0.381   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1<3>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_3
    SLICE_X213Y153.B3    net (fanout=42)       0.733   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1<3>
    SLICE_X213Y153.B     Tilo                  0.068   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern111
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern1111
    SLICE_X213Y153.C6    net (fanout=12)       0.258   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern111
    SLICE_X213Y153.CMUX  Tilo                  0.352   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern111
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern52_G
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern52
    SLICE_X224Y163.DX    net (fanout=1)        1.073   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern<13>
    SLICE_X224Y163.CLK   Tds                   0.380   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_PH_DATA/TXDATA_O<11>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_PH_DATA/Mshreg_TXDATA_O_11
    -------------------------------------------------  ---------------------------
    Total                                      3.245ns (1.181ns logic, 2.064ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.869ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_3 (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_PH_DATA/Mshreg_TXDATA_O_11 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.120ns (Levels of Logic = 2)
  Clock Path Skew:      0.024ns (1.905 - 1.881)
  Source Clock:         U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg<1> rising at 0.000ns
  Destination Clock:    U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg<1> rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_3 to U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_PH_DATA/Mshreg_TXDATA_O_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X214Y154.DQ    Tcko                  0.381   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1<3>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_3
    SLICE_X213Y153.B3    net (fanout=42)       0.733   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1<3>
    SLICE_X213Y153.B     Tilo                  0.068   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern111
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern1111
    SLICE_X213Y153.D6    net (fanout=12)       0.137   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern111
    SLICE_X213Y153.CMUX  Topdc                 0.348   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern111
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern52_F
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern52
    SLICE_X224Y163.DX    net (fanout=1)        1.073   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern<13>
    SLICE_X224Y163.CLK   Tds                   0.380   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_PH_DATA/TXDATA_O<11>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_PH_DATA/Mshreg_TXDATA_O_11
    -------------------------------------------------  ---------------------------
    Total                                      3.120ns (1.177ns logic, 1.943ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.872ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_0 (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_PH_DATA/Mshreg_TXDATA_O_11 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.117ns (Levels of Logic = 2)
  Clock Path Skew:      0.024ns (1.905 - 1.881)
  Source Clock:         U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg<1> rising at 0.000ns
  Destination Clock:    U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg<1> rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_0 to U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_PH_DATA/Mshreg_TXDATA_O_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X214Y154.AQ    Tcko                  0.381   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1<3>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_0
    SLICE_X213Y153.B2    net (fanout=58)       0.605   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1<0>
    SLICE_X213Y153.B     Tilo                  0.068   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern111
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern1111
    SLICE_X213Y153.C6    net (fanout=12)       0.258   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern111
    SLICE_X213Y153.CMUX  Tilo                  0.352   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern111
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern52_G
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern52
    SLICE_X224Y163.DX    net (fanout=1)        1.073   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern<13>
    SLICE_X224Y163.CLK   Tds                   0.380   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_PH_DATA/TXDATA_O<11>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_PH_DATA/Mshreg_TXDATA_O_11
    -------------------------------------------------  ---------------------------
    Total                                      3.117ns (1.181ns logic, 1.936ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

Paths for end point U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_PH_DATA/Mshreg_TXDATA_O_2 (SLICE_X224Y163.BX), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.898ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_0 (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_PH_DATA/Mshreg_TXDATA_O_2 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.091ns (Levels of Logic = 1)
  Clock Path Skew:      0.024ns (1.905 - 1.881)
  Source Clock:         U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg<1> rising at 0.000ns
  Destination Clock:    U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg<1> rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_0 to U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_PH_DATA/Mshreg_TXDATA_O_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X214Y154.AQ    Tcko                  0.381   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1<3>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_0
    SLICE_X213Y149.D6    net (fanout=58)       0.770   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1<0>
    SLICE_X213Y149.CMUX  Topdc                 0.348   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern<2>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern132_F
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern132
    SLICE_X224Y163.BX    net (fanout=1)        1.188   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern<2>
    SLICE_X224Y163.CLK   Tds                   0.404   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_PH_DATA/TXDATA_O<11>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_PH_DATA/Mshreg_TXDATA_O_2
    -------------------------------------------------  ---------------------------
    Total                                      3.091ns (1.133ns logic, 1.958ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.923ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_1 (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_PH_DATA/Mshreg_TXDATA_O_2 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.066ns (Levels of Logic = 1)
  Clock Path Skew:      0.024ns (1.905 - 1.881)
  Source Clock:         U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg<1> rising at 0.000ns
  Destination Clock:    U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg<1> rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_1 to U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_PH_DATA/Mshreg_TXDATA_O_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X214Y154.BQ    Tcko                  0.381   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1<3>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_1
    SLICE_X213Y149.D5    net (fanout=42)       0.745   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1<1>
    SLICE_X213Y149.CMUX  Topdc                 0.348   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern<2>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern132_F
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern132
    SLICE_X224Y163.BX    net (fanout=1)        1.188   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern<2>
    SLICE_X224Y163.CLK   Tds                   0.404   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_PH_DATA/TXDATA_O<11>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_PH_DATA/Mshreg_TXDATA_O_2
    -------------------------------------------------  ---------------------------
    Total                                      3.066ns (1.133ns logic, 1.933ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.934ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_0 (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_PH_DATA/Mshreg_TXDATA_O_2 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.055ns (Levels of Logic = 1)
  Clock Path Skew:      0.024ns (1.905 - 1.881)
  Source Clock:         U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg<1> rising at 0.000ns
  Destination Clock:    U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg<1> rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_0 to U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_PH_DATA/Mshreg_TXDATA_O_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X214Y154.AQ    Tcko                  0.381   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1<3>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_0
    SLICE_X213Y149.C5    net (fanout=58)       0.730   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1<0>
    SLICE_X213Y149.CMUX  Tilo                  0.352   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern<2>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern132_G
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern132
    SLICE_X224Y163.BX    net (fanout=1)        1.188   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern<2>
    SLICE_X224Y163.CLK   Tds                   0.404   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_PH_DATA/TXDATA_O<11>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_PH_DATA/Mshreg_TXDATA_O_2
    -------------------------------------------------  ---------------------------
    Total                                      3.055ns (1.137ns logic, 1.918ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_X0Y17_TXOUTCLK = PERIOD TIMEGRP "TNM_X0Y17_TXOUTCLK" 4 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/data_o_7 (SLICE_X208Y150.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.060ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/prbs_20 (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/data_o_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.117ns (Levels of Logic = 1)
  Clock Path Skew:      0.057ns (0.547 - 0.490)
  Source Clock:         U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg<1> rising at 4.000ns
  Destination Clock:    U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg<1> rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/prbs_20 to U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/data_o_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X207Y149.DQ    Tcko                  0.098   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/prbs<20>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/prbs_20
    SLICE_X208Y150.A5    net (fanout=2)        0.120   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/prbs<20>
    SLICE_X208Y150.CLK   Tah         (-Th)     0.101   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/data_o<13>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/Mxor_i<12>_xo<0>1
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/data_o_7
    -------------------------------------------------  ---------------------------
    Total                                      0.117ns (-0.003ns logic, 0.120ns route)
                                                       (-2.6% logic, 102.6% route)

--------------------------------------------------------------------------------

Paths for end point U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/data_o_15 (SLICE_X214Y151.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.078ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/prbs_4 (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/data_o_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.136ns (Levels of Logic = 1)
  Clock Path Skew:      0.058ns (0.556 - 0.498)
  Source Clock:         U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg<1> rising at 4.000ns
  Destination Clock:    U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg<1> rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/prbs_4 to U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/data_o_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X213Y152.AQ    Tcko                  0.098   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/prbs<6>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/prbs_4
    SLICE_X214Y151.C5    net (fanout=11)       0.139   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/prbs<4>
    SLICE_X214Y151.CLK   Tah         (-Th)     0.101   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/data_o<16>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/i<4>1
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/data_o_15
    -------------------------------------------------  ---------------------------
    Total                                      0.136ns (-0.003ns logic, 0.139ns route)
                                                       (-2.2% logic, 102.2% route)

--------------------------------------------------------------------------------

Paths for end point U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/data_o_6 (SLICE_X209Y149.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.081ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/prbs_21 (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/data_o_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.138ns (Levels of Logic = 1)
  Clock Path Skew:      0.057ns (0.546 - 0.489)
  Source Clock:         U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg<1> rising at 4.000ns
  Destination Clock:    U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg<1> rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/prbs_21 to U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/data_o_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X207Y148.AQ    Tcko                  0.098   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/prbs<24>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/prbs_21
    SLICE_X209Y149.D5    net (fanout=2)        0.123   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/prbs<21>
    SLICE_X209Y149.CLK   Tah         (-Th)     0.083   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/data_o<9>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/Mxor_i<13>_xo<0>1
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/data_o_6
    -------------------------------------------------  ---------------------------
    Total                                      0.138ns (0.015ns logic, 0.123ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_X0Y17_TXOUTCLK = PERIOD TIMEGRP "TNM_X0Y17_TXOUTCLK" 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_GT/gtxe1_i/TXUSRCLK
  Logical resource: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_GT/gtxe1_i/TXUSRCLK
  Location pin: GTXE1_X0Y17.TXUSRCLK
  Clock network: U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg<1>
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_GT/gtxe1_i/TXUSRCLK2
  Logical resource: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_GT/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y17.TXUSRCLK2
  Clock network: U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg<1>
--------------------------------------------------------------------------------
Slack: 2.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.000ns
  Low pulse: 2.000ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_PH_DATA/TXDATA_O<11>/CLK
  Logical resource: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_PH_DATA/Mshreg_TXDATA_O_8/CLK
  Location pin: SLICE_X224Y163.CLK
  Clock network: U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg<1>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_X0Y17_RXRECCLK = PERIOD TIMEGRP "TNM_X0Y17_RXRECCLK" 4 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7866 paths analyzed, 2109 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Paths for end point U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs_0 (SLICE_X234Y141.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.279ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_1 (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.613ns (Levels of Logic = 1)
  Clock Path Skew:      -0.073ns (1.135 - 1.208)
  Source Clock:         U_IBERT_CHECK/X0Y17_RXRECCLK_O rising at 0.000ns
  Destination Clock:    U_IBERT_CHECK/X0Y17_RXRECCLK_O rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_1 to U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X226Y155.BQ    Tcko                  0.337   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1<3>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_1
    SLICE_X229Y138.C1    net (fanout=46)       1.924   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1<1>
    SLICE_X229Y138.CMUX  Tilo                  0.191   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_7bit/bit20.p7_20/prbs<2>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mmux_pattern1031
    SLICE_X234Y141.CE    net (fanout=29)       0.843   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mmux_pattern103
    SLICE_X234Y141.CLK   Tceck                 0.318   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs<3>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs_0
    -------------------------------------------------  ---------------------------
    Total                                      3.613ns (0.846ns logic, 2.767ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.537ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_3 (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.355ns (Levels of Logic = 1)
  Clock Path Skew:      -0.073ns (1.135 - 1.208)
  Source Clock:         U_IBERT_CHECK/X0Y17_RXRECCLK_O rising at 0.000ns
  Destination Clock:    U_IBERT_CHECK/X0Y17_RXRECCLK_O rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_3 to U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X226Y155.DQ    Tcko                  0.337   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1<3>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_3
    SLICE_X229Y138.C5    net (fanout=25)       1.666   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1<3>
    SLICE_X229Y138.CMUX  Tilo                  0.191   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_7bit/bit20.p7_20/prbs<2>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mmux_pattern1031
    SLICE_X234Y141.CE    net (fanout=29)       0.843   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mmux_pattern103
    SLICE_X234Y141.CLK   Tceck                 0.318   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs<3>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs_0
    -------------------------------------------------  ---------------------------
    Total                                      3.355ns (0.846ns logic, 2.509ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_2 (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.304ns (Levels of Logic = 1)
  Clock Path Skew:      -0.073ns (1.135 - 1.208)
  Source Clock:         U_IBERT_CHECK/X0Y17_RXRECCLK_O rising at 0.000ns
  Destination Clock:    U_IBERT_CHECK/X0Y17_RXRECCLK_O rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_2 to U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X226Y155.CQ    Tcko                  0.337   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1<3>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_2
    SLICE_X229Y138.C4    net (fanout=46)       1.620   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1<2>
    SLICE_X229Y138.CMUX  Tilo                  0.186   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_7bit/bit20.p7_20/prbs<2>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mmux_pattern1031
    SLICE_X234Y141.CE    net (fanout=29)       0.843   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mmux_pattern103
    SLICE_X234Y141.CLK   Tceck                 0.318   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs<3>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs_0
    -------------------------------------------------  ---------------------------
    Total                                      3.304ns (0.841ns logic, 2.463ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------

Paths for end point U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs_1 (SLICE_X234Y141.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.279ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_1 (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs_1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.613ns (Levels of Logic = 1)
  Clock Path Skew:      -0.073ns (1.135 - 1.208)
  Source Clock:         U_IBERT_CHECK/X0Y17_RXRECCLK_O rising at 0.000ns
  Destination Clock:    U_IBERT_CHECK/X0Y17_RXRECCLK_O rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_1 to U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X226Y155.BQ    Tcko                  0.337   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1<3>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_1
    SLICE_X229Y138.C1    net (fanout=46)       1.924   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1<1>
    SLICE_X229Y138.CMUX  Tilo                  0.191   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_7bit/bit20.p7_20/prbs<2>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mmux_pattern1031
    SLICE_X234Y141.CE    net (fanout=29)       0.843   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mmux_pattern103
    SLICE_X234Y141.CLK   Tceck                 0.318   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs<3>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs_1
    -------------------------------------------------  ---------------------------
    Total                                      3.613ns (0.846ns logic, 2.767ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.537ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_3 (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs_1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.355ns (Levels of Logic = 1)
  Clock Path Skew:      -0.073ns (1.135 - 1.208)
  Source Clock:         U_IBERT_CHECK/X0Y17_RXRECCLK_O rising at 0.000ns
  Destination Clock:    U_IBERT_CHECK/X0Y17_RXRECCLK_O rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_3 to U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X226Y155.DQ    Tcko                  0.337   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1<3>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_3
    SLICE_X229Y138.C5    net (fanout=25)       1.666   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1<3>
    SLICE_X229Y138.CMUX  Tilo                  0.191   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_7bit/bit20.p7_20/prbs<2>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mmux_pattern1031
    SLICE_X234Y141.CE    net (fanout=29)       0.843   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mmux_pattern103
    SLICE_X234Y141.CLK   Tceck                 0.318   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs<3>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs_1
    -------------------------------------------------  ---------------------------
    Total                                      3.355ns (0.846ns logic, 2.509ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_2 (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs_1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.304ns (Levels of Logic = 1)
  Clock Path Skew:      -0.073ns (1.135 - 1.208)
  Source Clock:         U_IBERT_CHECK/X0Y17_RXRECCLK_O rising at 0.000ns
  Destination Clock:    U_IBERT_CHECK/X0Y17_RXRECCLK_O rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_2 to U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X226Y155.CQ    Tcko                  0.337   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1<3>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_2
    SLICE_X229Y138.C4    net (fanout=46)       1.620   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1<2>
    SLICE_X229Y138.CMUX  Tilo                  0.186   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_7bit/bit20.p7_20/prbs<2>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mmux_pattern1031
    SLICE_X234Y141.CE    net (fanout=29)       0.843   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mmux_pattern103
    SLICE_X234Y141.CLK   Tceck                 0.318   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs<3>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs_1
    -------------------------------------------------  ---------------------------
    Total                                      3.304ns (0.841ns logic, 2.463ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------

Paths for end point U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs_2 (SLICE_X234Y141.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.279ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_1 (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs_2 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.613ns (Levels of Logic = 1)
  Clock Path Skew:      -0.073ns (1.135 - 1.208)
  Source Clock:         U_IBERT_CHECK/X0Y17_RXRECCLK_O rising at 0.000ns
  Destination Clock:    U_IBERT_CHECK/X0Y17_RXRECCLK_O rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_1 to U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X226Y155.BQ    Tcko                  0.337   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1<3>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_1
    SLICE_X229Y138.C1    net (fanout=46)       1.924   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1<1>
    SLICE_X229Y138.CMUX  Tilo                  0.191   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_7bit/bit20.p7_20/prbs<2>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mmux_pattern1031
    SLICE_X234Y141.CE    net (fanout=29)       0.843   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mmux_pattern103
    SLICE_X234Y141.CLK   Tceck                 0.318   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs<3>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs_2
    -------------------------------------------------  ---------------------------
    Total                                      3.613ns (0.846ns logic, 2.767ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.537ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_3 (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs_2 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.355ns (Levels of Logic = 1)
  Clock Path Skew:      -0.073ns (1.135 - 1.208)
  Source Clock:         U_IBERT_CHECK/X0Y17_RXRECCLK_O rising at 0.000ns
  Destination Clock:    U_IBERT_CHECK/X0Y17_RXRECCLK_O rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_3 to U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X226Y155.DQ    Tcko                  0.337   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1<3>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_3
    SLICE_X229Y138.C5    net (fanout=25)       1.666   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1<3>
    SLICE_X229Y138.CMUX  Tilo                  0.191   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_7bit/bit20.p7_20/prbs<2>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mmux_pattern1031
    SLICE_X234Y141.CE    net (fanout=29)       0.843   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mmux_pattern103
    SLICE_X234Y141.CLK   Tceck                 0.318   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs<3>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs_2
    -------------------------------------------------  ---------------------------
    Total                                      3.355ns (0.846ns logic, 2.509ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_2 (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs_2 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.304ns (Levels of Logic = 1)
  Clock Path Skew:      -0.073ns (1.135 - 1.208)
  Source Clock:         U_IBERT_CHECK/X0Y17_RXRECCLK_O rising at 0.000ns
  Destination Clock:    U_IBERT_CHECK/X0Y17_RXRECCLK_O rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_2 to U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X226Y155.CQ    Tcko                  0.337   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1<3>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_2
    SLICE_X229Y138.C4    net (fanout=46)       1.620   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1<2>
    SLICE_X229Y138.CMUX  Tilo                  0.186   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_7bit/bit20.p7_20/prbs<2>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mmux_pattern1031
    SLICE_X234Y141.CE    net (fanout=29)       0.843   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mmux_pattern103
    SLICE_X234Y141.CLK   Tceck                 0.318   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs<3>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs_2
    -------------------------------------------------  ---------------------------
    Total                                      3.304ns (0.841ns logic, 2.463ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_X0Y17_RXRECCLK = PERIOD TIMEGRP "TNM_X0Y17_RXRECCLK" 4 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_16 (SLICE_X226Y160.CIN), 37 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.020ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_14 (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.146ns (Levels of Logic = 2)
  Clock Path Skew:      0.126ns (0.864 - 0.738)
  Source Clock:         U_IBERT_CHECK/X0Y17_RXRECCLK_O rising at 4.000ns
  Destination Clock:    U_IBERT_CHECK/X0Y17_RXRECCLK_O rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_14 to U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X226Y159.CQ    Tcko                  0.098   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a<15>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_14
    SLICE_X226Y159.CX    net (fanout=3)        0.059   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a<14>
    SLICE_X226Y159.COUT  Tcxcy                 0.058   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a<15>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Maccum_a_cy<15>
    SLICE_X226Y160.CIN   net (fanout=1)        0.000   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Maccum_a_cy<15>
    SLICE_X226Y160.CLK   Tckcin      (-Th)     0.069   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a<19>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Maccum_a_cy<19>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_16
    -------------------------------------------------  ---------------------------
    Total                                      0.146ns (0.087ns logic, 0.059ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.020ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_15 (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.146ns (Levels of Logic = 2)
  Clock Path Skew:      0.126ns (0.864 - 0.738)
  Source Clock:         U_IBERT_CHECK/X0Y17_RXRECCLK_O rising at 4.000ns
  Destination Clock:    U_IBERT_CHECK/X0Y17_RXRECCLK_O rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_15 to U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X226Y159.DQ    Tcko                  0.098   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a<15>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_15
    SLICE_X226Y159.DX    net (fanout=3)        0.061   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a<15>
    SLICE_X226Y159.COUT  Tdxcy                 0.056   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a<15>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Maccum_a_cy<15>
    SLICE_X226Y160.CIN   net (fanout=1)        0.000   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Maccum_a_cy<15>
    SLICE_X226Y160.CLK   Tckcin      (-Th)     0.069   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a<19>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Maccum_a_cy<19>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_16
    -------------------------------------------------  ---------------------------
    Total                                      0.146ns (0.085ns logic, 0.061ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.046ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_10 (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.172ns (Levels of Logic = 3)
  Clock Path Skew:      0.126ns (0.864 - 0.738)
  Source Clock:         U_IBERT_CHECK/X0Y17_RXRECCLK_O rising at 4.000ns
  Destination Clock:    U_IBERT_CHECK/X0Y17_RXRECCLK_O rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_10 to U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X226Y158.CQ    Tcko                  0.098   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a<11>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_10
    SLICE_X226Y158.CX    net (fanout=3)        0.059   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a<10>
    SLICE_X226Y158.COUT  Tcxcy                 0.058   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a<11>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Maccum_a_cy<11>
    SLICE_X226Y159.CIN   net (fanout=1)        0.000   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Maccum_a_cy<11>
    SLICE_X226Y159.COUT  Tbyp                  0.026   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a<15>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Maccum_a_cy<15>
    SLICE_X226Y160.CIN   net (fanout=1)        0.000   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Maccum_a_cy<15>
    SLICE_X226Y160.CLK   Tckcin      (-Th)     0.069   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a<19>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Maccum_a_cy<19>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_16
    -------------------------------------------------  ---------------------------
    Total                                      0.172ns (0.113ns logic, 0.059ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------

Paths for end point U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_18 (SLICE_X226Y160.CIN), 37 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.035ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_14 (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.161ns (Levels of Logic = 2)
  Clock Path Skew:      0.126ns (0.864 - 0.738)
  Source Clock:         U_IBERT_CHECK/X0Y17_RXRECCLK_O rising at 4.000ns
  Destination Clock:    U_IBERT_CHECK/X0Y17_RXRECCLK_O rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_14 to U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X226Y159.CQ    Tcko                  0.098   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a<15>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_14
    SLICE_X226Y159.CX    net (fanout=3)        0.059   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a<14>
    SLICE_X226Y159.COUT  Tcxcy                 0.058   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a<15>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Maccum_a_cy<15>
    SLICE_X226Y160.CIN   net (fanout=1)        0.000   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Maccum_a_cy<15>
    SLICE_X226Y160.CLK   Tckcin      (-Th)     0.054   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a<19>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Maccum_a_cy<19>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_18
    -------------------------------------------------  ---------------------------
    Total                                      0.161ns (0.102ns logic, 0.059ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.035ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_15 (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.161ns (Levels of Logic = 2)
  Clock Path Skew:      0.126ns (0.864 - 0.738)
  Source Clock:         U_IBERT_CHECK/X0Y17_RXRECCLK_O rising at 4.000ns
  Destination Clock:    U_IBERT_CHECK/X0Y17_RXRECCLK_O rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_15 to U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X226Y159.DQ    Tcko                  0.098   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a<15>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_15
    SLICE_X226Y159.DX    net (fanout=3)        0.061   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a<15>
    SLICE_X226Y159.COUT  Tdxcy                 0.056   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a<15>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Maccum_a_cy<15>
    SLICE_X226Y160.CIN   net (fanout=1)        0.000   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Maccum_a_cy<15>
    SLICE_X226Y160.CLK   Tckcin      (-Th)     0.054   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a<19>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Maccum_a_cy<19>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_18
    -------------------------------------------------  ---------------------------
    Total                                      0.161ns (0.100ns logic, 0.061ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.061ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_10 (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.187ns (Levels of Logic = 3)
  Clock Path Skew:      0.126ns (0.864 - 0.738)
  Source Clock:         U_IBERT_CHECK/X0Y17_RXRECCLK_O rising at 4.000ns
  Destination Clock:    U_IBERT_CHECK/X0Y17_RXRECCLK_O rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_10 to U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X226Y158.CQ    Tcko                  0.098   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a<11>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_10
    SLICE_X226Y158.CX    net (fanout=3)        0.059   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a<10>
    SLICE_X226Y158.COUT  Tcxcy                 0.058   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a<11>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Maccum_a_cy<11>
    SLICE_X226Y159.CIN   net (fanout=1)        0.000   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Maccum_a_cy<11>
    SLICE_X226Y159.COUT  Tbyp                  0.026   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a<15>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Maccum_a_cy<15>
    SLICE_X226Y160.CIN   net (fanout=1)        0.000   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Maccum_a_cy<15>
    SLICE_X226Y160.CLK   Tckcin      (-Th)     0.054   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a<19>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Maccum_a_cy<19>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_18
    -------------------------------------------------  ---------------------------
    Total                                      0.187ns (0.128ns logic, 0.059ns route)
                                                       (68.4% logic, 31.6% route)

--------------------------------------------------------------------------------

Paths for end point U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_17 (SLICE_X226Y160.CIN), 37 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.042ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_14 (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.168ns (Levels of Logic = 2)
  Clock Path Skew:      0.126ns (0.864 - 0.738)
  Source Clock:         U_IBERT_CHECK/X0Y17_RXRECCLK_O rising at 4.000ns
  Destination Clock:    U_IBERT_CHECK/X0Y17_RXRECCLK_O rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_14 to U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X226Y159.CQ    Tcko                  0.098   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a<15>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_14
    SLICE_X226Y159.CX    net (fanout=3)        0.059   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a<14>
    SLICE_X226Y159.COUT  Tcxcy                 0.058   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a<15>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Maccum_a_cy<15>
    SLICE_X226Y160.CIN   net (fanout=1)        0.000   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Maccum_a_cy<15>
    SLICE_X226Y160.CLK   Tckcin      (-Th)     0.047   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a<19>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Maccum_a_cy<19>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_17
    -------------------------------------------------  ---------------------------
    Total                                      0.168ns (0.109ns logic, 0.059ns route)
                                                       (64.9% logic, 35.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.042ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_15 (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.168ns (Levels of Logic = 2)
  Clock Path Skew:      0.126ns (0.864 - 0.738)
  Source Clock:         U_IBERT_CHECK/X0Y17_RXRECCLK_O rising at 4.000ns
  Destination Clock:    U_IBERT_CHECK/X0Y17_RXRECCLK_O rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_15 to U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X226Y159.DQ    Tcko                  0.098   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a<15>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_15
    SLICE_X226Y159.DX    net (fanout=3)        0.061   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a<15>
    SLICE_X226Y159.COUT  Tdxcy                 0.056   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a<15>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Maccum_a_cy<15>
    SLICE_X226Y160.CIN   net (fanout=1)        0.000   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Maccum_a_cy<15>
    SLICE_X226Y160.CLK   Tckcin      (-Th)     0.047   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a<19>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Maccum_a_cy<19>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_17
    -------------------------------------------------  ---------------------------
    Total                                      0.168ns (0.107ns logic, 0.061ns route)
                                                       (63.7% logic, 36.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.068ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_10 (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.194ns (Levels of Logic = 3)
  Clock Path Skew:      0.126ns (0.864 - 0.738)
  Source Clock:         U_IBERT_CHECK/X0Y17_RXRECCLK_O rising at 4.000ns
  Destination Clock:    U_IBERT_CHECK/X0Y17_RXRECCLK_O rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_10 to U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X226Y158.CQ    Tcko                  0.098   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a<11>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_10
    SLICE_X226Y158.CX    net (fanout=3)        0.059   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a<10>
    SLICE_X226Y158.COUT  Tcxcy                 0.058   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a<11>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Maccum_a_cy<11>
    SLICE_X226Y159.CIN   net (fanout=1)        0.000   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Maccum_a_cy<11>
    SLICE_X226Y159.COUT  Tbyp                  0.026   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a<15>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Maccum_a_cy<15>
    SLICE_X226Y160.CIN   net (fanout=1)        0.000   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Maccum_a_cy<15>
    SLICE_X226Y160.CLK   Tckcin      (-Th)     0.047   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a<19>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Maccum_a_cy<19>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_17
    -------------------------------------------------  ---------------------------
    Total                                      0.194ns (0.135ns logic, 0.059ns route)
                                                       (69.6% logic, 30.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_X0Y17_RXRECCLK = PERIOD TIMEGRP "TNM_X0Y17_RXRECCLK" 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_GT/gtxe1_i/RXUSRCLK
  Logical resource: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_GT/gtxe1_i/RXUSRCLK
  Location pin: GTXE1_X0Y17.RXUSRCLK
  Clock network: U_IBERT_CHECK/X0Y17_RXRECCLK_O
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_GT/gtxe1_i/RXUSRCLK2
  Logical resource: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_GT/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y17.RXUSRCLK2
  Clock network: U_IBERT_CHECK/X0Y17_RXRECCLK_O
--------------------------------------------------------------------------------
Slack: 2.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.000ns
  Low pulse: 2.000ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/seed_r1<15>/CLK
  Logical resource: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mshreg_seed_r1_12/CLK
  Location pin: SLICE_X228Y146.CLK
  Clock network: U_IBERT_CHECK/X0Y17_RXRECCLK_O
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_X0Y19_TXOUTCLK = PERIOD TIMEGRP "TNM_X0Y19_TXOUTCLK" 4 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2021 paths analyzed, 1045 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Paths for end point U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs_4 (SLICE_X195Y198.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_0 (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs_4 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.823ns (Levels of Logic = 1)
  Clock Path Skew:      -0.109ns (1.052 - 1.161)
  Source Clock:         U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg<0> rising at 0.000ns
  Destination Clock:    U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg<0> rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_0 to U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X207Y196.AQ    Tcko                  0.337   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1<3>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_0
    SLICE_X190Y200.A2    net (fanout=73)       1.345   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1<0>
    SLICE_X190Y200.AMUX  Tilo                  0.196   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_23bit/bit20.p23_20/prbs<14>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern1061
    SLICE_X195Y198.CE    net (fanout=4)        0.627   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern106
    SLICE_X195Y198.CLK   Tceck                 0.318   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs<7>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs_4
    -------------------------------------------------  ---------------------------
    Total                                      2.823ns (0.851ns logic, 1.972ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_1 (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs_4 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.805ns (Levels of Logic = 1)
  Clock Path Skew:      -0.109ns (1.052 - 1.161)
  Source Clock:         U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg<0> rising at 0.000ns
  Destination Clock:    U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg<0> rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_1 to U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X207Y196.BQ    Tcko                  0.337   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1<3>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_1
    SLICE_X190Y200.A3    net (fanout=40)       1.334   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1<1>
    SLICE_X190Y200.AMUX  Tilo                  0.189   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_23bit/bit20.p23_20/prbs<14>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern1061
    SLICE_X195Y198.CE    net (fanout=4)        0.627   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern106
    SLICE_X195Y198.CLK   Tceck                 0.318   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs<7>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs_4
    -------------------------------------------------  ---------------------------
    Total                                      2.805ns (0.844ns logic, 1.961ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_3 (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs_4 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.617ns (Levels of Logic = 1)
  Clock Path Skew:      -0.109ns (1.052 - 1.161)
  Source Clock:         U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg<0> rising at 0.000ns
  Destination Clock:    U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg<0> rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_3 to U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X207Y196.DQ    Tcko                  0.337   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1<3>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_3
    SLICE_X190Y200.A4    net (fanout=38)       1.145   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1<3>
    SLICE_X190Y200.AMUX  Tilo                  0.190   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_23bit/bit20.p23_20/prbs<14>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern1061
    SLICE_X195Y198.CE    net (fanout=4)        0.627   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern106
    SLICE_X195Y198.CLK   Tceck                 0.318   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs<7>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs_4
    -------------------------------------------------  ---------------------------
    Total                                      2.617ns (0.845ns logic, 1.772ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------

Paths for end point U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs_5 (SLICE_X195Y198.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_0 (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs_5 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.823ns (Levels of Logic = 1)
  Clock Path Skew:      -0.109ns (1.052 - 1.161)
  Source Clock:         U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg<0> rising at 0.000ns
  Destination Clock:    U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg<0> rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_0 to U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X207Y196.AQ    Tcko                  0.337   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1<3>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_0
    SLICE_X190Y200.A2    net (fanout=73)       1.345   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1<0>
    SLICE_X190Y200.AMUX  Tilo                  0.196   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_23bit/bit20.p23_20/prbs<14>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern1061
    SLICE_X195Y198.CE    net (fanout=4)        0.627   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern106
    SLICE_X195Y198.CLK   Tceck                 0.318   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs<7>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs_5
    -------------------------------------------------  ---------------------------
    Total                                      2.823ns (0.851ns logic, 1.972ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_1 (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs_5 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.805ns (Levels of Logic = 1)
  Clock Path Skew:      -0.109ns (1.052 - 1.161)
  Source Clock:         U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg<0> rising at 0.000ns
  Destination Clock:    U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg<0> rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_1 to U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X207Y196.BQ    Tcko                  0.337   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1<3>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_1
    SLICE_X190Y200.A3    net (fanout=40)       1.334   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1<1>
    SLICE_X190Y200.AMUX  Tilo                  0.189   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_23bit/bit20.p23_20/prbs<14>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern1061
    SLICE_X195Y198.CE    net (fanout=4)        0.627   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern106
    SLICE_X195Y198.CLK   Tceck                 0.318   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs<7>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs_5
    -------------------------------------------------  ---------------------------
    Total                                      2.805ns (0.844ns logic, 1.961ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_3 (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs_5 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.617ns (Levels of Logic = 1)
  Clock Path Skew:      -0.109ns (1.052 - 1.161)
  Source Clock:         U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg<0> rising at 0.000ns
  Destination Clock:    U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg<0> rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_3 to U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X207Y196.DQ    Tcko                  0.337   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1<3>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_3
    SLICE_X190Y200.A4    net (fanout=38)       1.145   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1<3>
    SLICE_X190Y200.AMUX  Tilo                  0.190   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_23bit/bit20.p23_20/prbs<14>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern1061
    SLICE_X195Y198.CE    net (fanout=4)        0.627   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern106
    SLICE_X195Y198.CLK   Tceck                 0.318   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs<7>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs_5
    -------------------------------------------------  ---------------------------
    Total                                      2.617ns (0.845ns logic, 1.772ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------

Paths for end point U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs_6 (SLICE_X195Y198.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_0 (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs_6 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.823ns (Levels of Logic = 1)
  Clock Path Skew:      -0.109ns (1.052 - 1.161)
  Source Clock:         U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg<0> rising at 0.000ns
  Destination Clock:    U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg<0> rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_0 to U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X207Y196.AQ    Tcko                  0.337   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1<3>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_0
    SLICE_X190Y200.A2    net (fanout=73)       1.345   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1<0>
    SLICE_X190Y200.AMUX  Tilo                  0.196   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_23bit/bit20.p23_20/prbs<14>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern1061
    SLICE_X195Y198.CE    net (fanout=4)        0.627   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern106
    SLICE_X195Y198.CLK   Tceck                 0.318   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs<7>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs_6
    -------------------------------------------------  ---------------------------
    Total                                      2.823ns (0.851ns logic, 1.972ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_1 (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs_6 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.805ns (Levels of Logic = 1)
  Clock Path Skew:      -0.109ns (1.052 - 1.161)
  Source Clock:         U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg<0> rising at 0.000ns
  Destination Clock:    U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg<0> rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_1 to U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X207Y196.BQ    Tcko                  0.337   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1<3>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_1
    SLICE_X190Y200.A3    net (fanout=40)       1.334   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1<1>
    SLICE_X190Y200.AMUX  Tilo                  0.189   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_23bit/bit20.p23_20/prbs<14>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern1061
    SLICE_X195Y198.CE    net (fanout=4)        0.627   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern106
    SLICE_X195Y198.CLK   Tceck                 0.318   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs<7>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs_6
    -------------------------------------------------  ---------------------------
    Total                                      2.805ns (0.844ns logic, 1.961ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_3 (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs_6 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.617ns (Levels of Logic = 1)
  Clock Path Skew:      -0.109ns (1.052 - 1.161)
  Source Clock:         U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg<0> rising at 0.000ns
  Destination Clock:    U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg<0> rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_3 to U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X207Y196.DQ    Tcko                  0.337   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1<3>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_3
    SLICE_X190Y200.A4    net (fanout=38)       1.145   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1<3>
    SLICE_X190Y200.AMUX  Tilo                  0.190   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_23bit/bit20.p23_20/prbs<14>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern1061
    SLICE_X195Y198.CE    net (fanout=4)        0.627   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern106
    SLICE_X195Y198.CLK   Tceck                 0.318   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs<7>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs_6
    -------------------------------------------------  ---------------------------
    Total                                      2.617ns (0.845ns logic, 1.772ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_X0Y19_TXOUTCLK = PERIOD TIMEGRP "TNM_X0Y19_TXOUTCLK" 4 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/prbs_4 (SLICE_X200Y200.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.046ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/prbs_2 (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/prbs_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.171ns (Levels of Logic = 1)
  Clock Path Skew:      0.125ns (0.825 - 0.700)
  Source Clock:         U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg<0> rising at 4.000ns
  Destination Clock:    U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg<0> rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/prbs_2 to U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/prbs_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X200Y199.CQ    Tcko                  0.115   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/prbs<2>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/prbs_2
    SLICE_X200Y200.B5    net (fanout=9)        0.133   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/prbs<2>
    SLICE_X200Y200.CLK   Tah         (-Th)     0.077   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/prbs<6>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/prbs[6]_seed_i[6]_mux_2_OUT<4>1
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/prbs_4
    -------------------------------------------------  ---------------------------
    Total                                      0.171ns (0.038ns logic, 0.133ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------

Paths for end point U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/prbs_6 (SLICE_X200Y200.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.048ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/prbs_0 (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/prbs_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.173ns (Levels of Logic = 1)
  Clock Path Skew:      0.125ns (0.825 - 0.700)
  Source Clock:         U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg<0> rising at 4.000ns
  Destination Clock:    U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg<0> rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/prbs_0 to U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/prbs_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X200Y199.AQ    Tcko                  0.115   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/prbs<2>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/prbs_0
    SLICE_X200Y200.D5    net (fanout=8)        0.135   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/prbs<0>
    SLICE_X200Y200.CLK   Tah         (-Th)     0.077   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/prbs<6>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/prbs[6]_seed_i[6]_mux_2_OUT<6>1
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/prbs_6
    -------------------------------------------------  ---------------------------
    Total                                      0.173ns (0.038ns logic, 0.135ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Paths for end point U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_GT/gtxe1_i (GTXE1_X0Y19.TXDATA4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.062ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_PH_DATA/TXDATA_O_4 (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_GT/gtxe1_i (HSIO)
  Requirement:          0.000ns
  Data Path Delay:      0.547ns (Levels of Logic = 0)
  Clock Path Skew:      0.485ns (1.604 - 1.119)
  Source Clock:         U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg<0> rising at 4.000ns
  Destination Clock:    U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg<0> rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_PH_DATA/TXDATA_O_4 to U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_GT/gtxe1_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X221Y198.AQ    Tcko                  0.270   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_PH_DATA/TXDATA_O<7>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_PH_DATA/TXDATA_O_4
    GTXE1_X0Y19.TXDATA4  net (fanout=1)        1.142   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_PH_DATA/TXDATA_O<4>
    GTXE1_X0Y19.TXUSRCLK2Tgtxckc_TXDATA(-Th)     0.865   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_GT/gtxe1_i
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_GT/gtxe1_i
    -------------------------------------------------  ---------------------------
    Total                                      0.547ns (-0.595ns logic, 1.142ns route)
                                                       (-108.8% logic, 208.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_X0Y19_TXOUTCLK = PERIOD TIMEGRP "TNM_X0Y19_TXOUTCLK" 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_GT/gtxe1_i/TXUSRCLK
  Logical resource: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_GT/gtxe1_i/TXUSRCLK
  Location pin: GTXE1_X0Y19.TXUSRCLK
  Clock network: U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg<0>
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_GT/gtxe1_i/TXUSRCLK2
  Logical resource: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_GT/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y19.TXUSRCLK2
  Clock network: U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg<0>
--------------------------------------------------------------------------------
Slack: 2.571ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: U_IBERT_CHECK/U0/U_IBERT_CORE/U_TXOUTCLK_3_BUFG/I0
  Logical resource: U_IBERT_CHECK/U0/U_IBERT_CORE/U_TXOUTCLK_3_BUFG/I0
  Location pin: BUFGCTRL_X0Y28.I0
  Clock network: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/gt_txoutclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_X0Y19_RXRECCLK = PERIOD TIMEGRP "TNM_X0Y19_RXRECCLK" 4 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7852 paths analyzed, 2093 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Paths for end point U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/all_one_or_zero (SLICE_X229Y211.A6), 40 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.586ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r1_12 (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/all_one_or_zero (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.352ns (Levels of Logic = 4)
  Clock Path Skew:      -0.027ns (0.089 - 0.116)
  Source Clock:         U_IBERT_CHECK/U0/U_IBERT_CORE/rxrecclk_bufg<0> rising at 0.000ns
  Destination Clock:    U_IBERT_CHECK/U0/U_IBERT_CORE/rxrecclk_bufg<0> rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r1_12 to U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/all_one_or_zero
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X228Y201.AMUX  Tshcko                0.465   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r1_11
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r1_12
    SLICE_X229Y209.A3    net (fanout=5)        1.216   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r1_12
    SLICE_X229Y209.A     Tilo                  0.068   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r1[19]_data_r1[19]_OR_148_o2
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r1[19]_data_r1[19]_OR_148_o3
    SLICE_X228Y209.A5    net (fanout=1)        0.190   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r1[19]_data_r1[19]_OR_148_o2
    SLICE_X228Y209.A     Tilo                  0.068   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r2_7
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r1[19]_data_r1[19]_OR_148_o4
    SLICE_X229Y211.B2    net (fanout=1)        1.094   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r1[19]_data_r1[19]_OR_148_o3
    SLICE_X229Y211.B     Tilo                  0.068   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r2_3
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r1[19]_data_r1[19]_OR_148_o8
    SLICE_X229Y211.A6    net (fanout=1)        0.110   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r2[19]_data_r1[19]_AND_83_o_norst
    SLICE_X229Y211.CLK   Tas                   0.073   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r2_3
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/all_one_or_zero_rstpot
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/all_one_or_zero
    -------------------------------------------------  ---------------------------
    Total                                      3.352ns (0.742ns logic, 2.610ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.704ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r1_3 (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/all_one_or_zero (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.235ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.089 - 0.115)
  Source Clock:         U_IBERT_CHECK/U0/U_IBERT_CORE/rxrecclk_bufg<0> rising at 0.000ns
  Destination Clock:    U_IBERT_CHECK/U0/U_IBERT_CORE/rxrecclk_bufg<0> rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r1_3 to U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/all_one_or_zero
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X228Y203.AMUX  Tshcko                0.465   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r1_2
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r1_3
    SLICE_X228Y209.B2    net (fanout=5)        1.165   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r1_3
    SLICE_X228Y209.B     Tilo                  0.068   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r2_7
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r1[19]_data_r1[19]_OR_148_o1
    SLICE_X228Y209.A6    net (fanout=1)        0.124   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r1[19]_data_r1[19]_OR_148_o
    SLICE_X228Y209.A     Tilo                  0.068   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r2_7
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r1[19]_data_r1[19]_OR_148_o4
    SLICE_X229Y211.B2    net (fanout=1)        1.094   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r1[19]_data_r1[19]_OR_148_o3
    SLICE_X229Y211.B     Tilo                  0.068   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r2_3
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r1[19]_data_r1[19]_OR_148_o8
    SLICE_X229Y211.A6    net (fanout=1)        0.110   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r2[19]_data_r1[19]_AND_83_o_norst
    SLICE_X229Y211.CLK   Tas                   0.073   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r2_3
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/all_one_or_zero_rstpot
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/all_one_or_zero
    -------------------------------------------------  ---------------------------
    Total                                      3.235ns (0.742ns logic, 2.493ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r1_13 (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/all_one_or_zero (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.224ns (Levels of Logic = 4)
  Clock Path Skew:      -0.027ns (0.089 - 0.116)
  Source Clock:         U_IBERT_CHECK/U0/U_IBERT_CORE/rxrecclk_bufg<0> rising at 0.000ns
  Destination Clock:    U_IBERT_CHECK/U0/U_IBERT_CORE/rxrecclk_bufg<0> rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r1_13 to U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/all_one_or_zero
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X228Y201.BMUX  Tshcko                0.468   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r1_11
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r1_13
    SLICE_X229Y209.A4    net (fanout=5)        1.085   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r1_13
    SLICE_X229Y209.A     Tilo                  0.068   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r1[19]_data_r1[19]_OR_148_o2
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r1[19]_data_r1[19]_OR_148_o3
    SLICE_X228Y209.A5    net (fanout=1)        0.190   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r1[19]_data_r1[19]_OR_148_o2
    SLICE_X228Y209.A     Tilo                  0.068   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r2_7
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r1[19]_data_r1[19]_OR_148_o4
    SLICE_X229Y211.B2    net (fanout=1)        1.094   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r1[19]_data_r1[19]_OR_148_o3
    SLICE_X229Y211.B     Tilo                  0.068   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r2_3
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r1[19]_data_r1[19]_OR_148_o8
    SLICE_X229Y211.A6    net (fanout=1)        0.110   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r2[19]_data_r1[19]_AND_83_o_norst
    SLICE_X229Y211.CLK   Tas                   0.073   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r2_3
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/all_one_or_zero_rstpot
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/all_one_or_zero
    -------------------------------------------------  ---------------------------
    Total                                      3.224ns (0.745ns logic, 2.479ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------

Paths for end point U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/prbs_28 (SLICE_X225Y219.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_1 (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/prbs_28 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.236ns (Levels of Logic = 1)
  Clock Path Skew:      -0.082ns (1.108 - 1.190)
  Source Clock:         U_IBERT_CHECK/U0/U_IBERT_CORE/rxrecclk_bufg<0> rising at 0.000ns
  Destination Clock:    U_IBERT_CHECK/U0/U_IBERT_CORE/rxrecclk_bufg<0> rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_1 to U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/prbs_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X219Y200.BQ    Tcko                  0.337   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1<3>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_1
    SLICE_X226Y222.C1    net (fanout=44)       1.822   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1<1>
    SLICE_X226Y222.C     Tilo                  0.068   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs<2>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mmux_pattern10511
    SLICE_X225Y219.CE    net (fanout=39)       0.691   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mmux_pattern105
    SLICE_X225Y219.CLK   Tceck                 0.318   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/prbs<30>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/prbs_28
    -------------------------------------------------  ---------------------------
    Total                                      3.236ns (0.723ns logic, 2.513ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_3 (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/prbs_28 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.228ns (Levels of Logic = 1)
  Clock Path Skew:      -0.082ns (1.108 - 1.190)
  Source Clock:         U_IBERT_CHECK/U0/U_IBERT_CORE/rxrecclk_bufg<0> rising at 0.000ns
  Destination Clock:    U_IBERT_CHECK/U0/U_IBERT_CORE/rxrecclk_bufg<0> rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_3 to U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/prbs_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X219Y200.DQ    Tcko                  0.337   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1<3>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_3
    SLICE_X226Y222.C3    net (fanout=23)       1.814   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1<3>
    SLICE_X226Y222.C     Tilo                  0.068   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs<2>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mmux_pattern10511
    SLICE_X225Y219.CE    net (fanout=39)       0.691   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mmux_pattern105
    SLICE_X225Y219.CLK   Tceck                 0.318   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/prbs<30>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/prbs_28
    -------------------------------------------------  ---------------------------
    Total                                      3.228ns (0.723ns logic, 2.505ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.723ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_2 (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/prbs_28 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.160ns (Levels of Logic = 1)
  Clock Path Skew:      -0.082ns (1.108 - 1.190)
  Source Clock:         U_IBERT_CHECK/U0/U_IBERT_CORE/rxrecclk_bufg<0> rising at 0.000ns
  Destination Clock:    U_IBERT_CHECK/U0/U_IBERT_CORE/rxrecclk_bufg<0> rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_2 to U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/prbs_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X219Y200.CQ    Tcko                  0.337   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1<3>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_2
    SLICE_X226Y222.C4    net (fanout=44)       1.746   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1<2>
    SLICE_X226Y222.C     Tilo                  0.068   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs<2>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mmux_pattern10511
    SLICE_X225Y219.CE    net (fanout=39)       0.691   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mmux_pattern105
    SLICE_X225Y219.CLK   Tceck                 0.318   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/prbs<30>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/prbs_28
    -------------------------------------------------  ---------------------------
    Total                                      3.160ns (0.723ns logic, 2.437ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------

Paths for end point U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/prbs_29 (SLICE_X225Y219.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_1 (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/prbs_29 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.236ns (Levels of Logic = 1)
  Clock Path Skew:      -0.082ns (1.108 - 1.190)
  Source Clock:         U_IBERT_CHECK/U0/U_IBERT_CORE/rxrecclk_bufg<0> rising at 0.000ns
  Destination Clock:    U_IBERT_CHECK/U0/U_IBERT_CORE/rxrecclk_bufg<0> rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_1 to U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/prbs_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X219Y200.BQ    Tcko                  0.337   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1<3>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_1
    SLICE_X226Y222.C1    net (fanout=44)       1.822   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1<1>
    SLICE_X226Y222.C     Tilo                  0.068   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs<2>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mmux_pattern10511
    SLICE_X225Y219.CE    net (fanout=39)       0.691   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mmux_pattern105
    SLICE_X225Y219.CLK   Tceck                 0.318   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/prbs<30>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/prbs_29
    -------------------------------------------------  ---------------------------
    Total                                      3.236ns (0.723ns logic, 2.513ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_3 (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/prbs_29 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.228ns (Levels of Logic = 1)
  Clock Path Skew:      -0.082ns (1.108 - 1.190)
  Source Clock:         U_IBERT_CHECK/U0/U_IBERT_CORE/rxrecclk_bufg<0> rising at 0.000ns
  Destination Clock:    U_IBERT_CHECK/U0/U_IBERT_CORE/rxrecclk_bufg<0> rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_3 to U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/prbs_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X219Y200.DQ    Tcko                  0.337   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1<3>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_3
    SLICE_X226Y222.C3    net (fanout=23)       1.814   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1<3>
    SLICE_X226Y222.C     Tilo                  0.068   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs<2>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mmux_pattern10511
    SLICE_X225Y219.CE    net (fanout=39)       0.691   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mmux_pattern105
    SLICE_X225Y219.CLK   Tceck                 0.318   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/prbs<30>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/prbs_29
    -------------------------------------------------  ---------------------------
    Total                                      3.228ns (0.723ns logic, 2.505ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.723ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_2 (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/prbs_29 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.160ns (Levels of Logic = 1)
  Clock Path Skew:      -0.082ns (1.108 - 1.190)
  Source Clock:         U_IBERT_CHECK/U0/U_IBERT_CORE/rxrecclk_bufg<0> rising at 0.000ns
  Destination Clock:    U_IBERT_CHECK/U0/U_IBERT_CORE/rxrecclk_bufg<0> rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_2 to U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/prbs_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X219Y200.CQ    Tcko                  0.337   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1<3>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_2
    SLICE_X226Y222.C4    net (fanout=44)       1.746   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1<2>
    SLICE_X226Y222.C     Tilo                  0.068   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs<2>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mmux_pattern10511
    SLICE_X225Y219.CE    net (fanout=39)       0.691   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mmux_pattern105
    SLICE_X225Y219.CLK   Tceck                 0.318   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/prbs<30>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/prbs_29
    -------------------------------------------------  ---------------------------
    Total                                      3.160ns (0.723ns logic, 2.437ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_X0Y19_RXRECCLK = PERIOD TIMEGRP "TNM_X0Y19_RXRECCLK" 4 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount_20 (SLICE_X222Y200.CIN), 45 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.019ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount_18 (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.145ns (Levels of Logic = 2)
  Clock Path Skew:      0.126ns (0.861 - 0.735)
  Source Clock:         U_IBERT_CHECK/U0/U_IBERT_CORE/rxrecclk_bufg<0> rising at 4.000ns
  Destination Clock:    U_IBERT_CHECK/U0/U_IBERT_CORE/rxrecclk_bufg<0> rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount_18 to U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X222Y199.CQ    Tcko                  0.098   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount<19>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount_18
    SLICE_X222Y199.CX    net (fanout=3)        0.058   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount<18>
    SLICE_X222Y199.COUT  Tcxcy                 0.058   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount<19>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Madd_count_cy<19>
    SLICE_X222Y200.CIN   net (fanout=1)        0.000   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Madd_count_cy<19>
    SLICE_X222Y200.CLK   Tckcin      (-Th)     0.069   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount<23>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Madd_count_cy<23>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount_20
    -------------------------------------------------  ---------------------------
    Total                                      0.145ns (0.087ns logic, 0.058ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.020ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount_19 (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.146ns (Levels of Logic = 2)
  Clock Path Skew:      0.126ns (0.861 - 0.735)
  Source Clock:         U_IBERT_CHECK/U0/U_IBERT_CORE/rxrecclk_bufg<0> rising at 4.000ns
  Destination Clock:    U_IBERT_CHECK/U0/U_IBERT_CORE/rxrecclk_bufg<0> rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount_19 to U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X222Y199.DQ    Tcko                  0.098   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount<19>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount_19
    SLICE_X222Y199.DX    net (fanout=3)        0.061   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount<19>
    SLICE_X222Y199.COUT  Tdxcy                 0.056   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount<19>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Madd_count_cy<19>
    SLICE_X222Y200.CIN   net (fanout=1)        0.000   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Madd_count_cy<19>
    SLICE_X222Y200.CLK   Tckcin      (-Th)     0.069   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount<23>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Madd_count_cy<23>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount_20
    -------------------------------------------------  ---------------------------
    Total                                      0.146ns (0.085ns logic, 0.061ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.045ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount_14 (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.171ns (Levels of Logic = 3)
  Clock Path Skew:      0.126ns (0.861 - 0.735)
  Source Clock:         U_IBERT_CHECK/U0/U_IBERT_CORE/rxrecclk_bufg<0> rising at 4.000ns
  Destination Clock:    U_IBERT_CHECK/U0/U_IBERT_CORE/rxrecclk_bufg<0> rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount_14 to U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X222Y198.CQ    Tcko                  0.098   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount<15>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount_14
    SLICE_X222Y198.CX    net (fanout=3)        0.058   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount<14>
    SLICE_X222Y198.COUT  Tcxcy                 0.058   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount<15>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Madd_count_cy<15>
    SLICE_X222Y199.CIN   net (fanout=1)        0.000   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Madd_count_cy<15>
    SLICE_X222Y199.COUT  Tbyp                  0.026   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount<19>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Madd_count_cy<19>
    SLICE_X222Y200.CIN   net (fanout=1)        0.000   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Madd_count_cy<19>
    SLICE_X222Y200.CLK   Tckcin      (-Th)     0.069   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount<23>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Madd_count_cy<23>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount_20
    -------------------------------------------------  ---------------------------
    Total                                      0.171ns (0.113ns logic, 0.058ns route)
                                                       (66.1% logic, 33.9% route)

--------------------------------------------------------------------------------

Paths for end point U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount_22 (SLICE_X222Y200.CIN), 45 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.034ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount_18 (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.160ns (Levels of Logic = 2)
  Clock Path Skew:      0.126ns (0.861 - 0.735)
  Source Clock:         U_IBERT_CHECK/U0/U_IBERT_CORE/rxrecclk_bufg<0> rising at 4.000ns
  Destination Clock:    U_IBERT_CHECK/U0/U_IBERT_CORE/rxrecclk_bufg<0> rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount_18 to U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X222Y199.CQ    Tcko                  0.098   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount<19>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount_18
    SLICE_X222Y199.CX    net (fanout=3)        0.058   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount<18>
    SLICE_X222Y199.COUT  Tcxcy                 0.058   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount<19>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Madd_count_cy<19>
    SLICE_X222Y200.CIN   net (fanout=1)        0.000   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Madd_count_cy<19>
    SLICE_X222Y200.CLK   Tckcin      (-Th)     0.054   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount<23>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Madd_count_cy<23>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount_22
    -------------------------------------------------  ---------------------------
    Total                                      0.160ns (0.102ns logic, 0.058ns route)
                                                       (63.8% logic, 36.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.035ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount_19 (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.161ns (Levels of Logic = 2)
  Clock Path Skew:      0.126ns (0.861 - 0.735)
  Source Clock:         U_IBERT_CHECK/U0/U_IBERT_CORE/rxrecclk_bufg<0> rising at 4.000ns
  Destination Clock:    U_IBERT_CHECK/U0/U_IBERT_CORE/rxrecclk_bufg<0> rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount_19 to U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X222Y199.DQ    Tcko                  0.098   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount<19>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount_19
    SLICE_X222Y199.DX    net (fanout=3)        0.061   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount<19>
    SLICE_X222Y199.COUT  Tdxcy                 0.056   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount<19>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Madd_count_cy<19>
    SLICE_X222Y200.CIN   net (fanout=1)        0.000   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Madd_count_cy<19>
    SLICE_X222Y200.CLK   Tckcin      (-Th)     0.054   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount<23>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Madd_count_cy<23>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount_22
    -------------------------------------------------  ---------------------------
    Total                                      0.161ns (0.100ns logic, 0.061ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.060ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount_14 (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.186ns (Levels of Logic = 3)
  Clock Path Skew:      0.126ns (0.861 - 0.735)
  Source Clock:         U_IBERT_CHECK/U0/U_IBERT_CORE/rxrecclk_bufg<0> rising at 4.000ns
  Destination Clock:    U_IBERT_CHECK/U0/U_IBERT_CORE/rxrecclk_bufg<0> rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount_14 to U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X222Y198.CQ    Tcko                  0.098   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount<15>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount_14
    SLICE_X222Y198.CX    net (fanout=3)        0.058   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount<14>
    SLICE_X222Y198.COUT  Tcxcy                 0.058   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount<15>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Madd_count_cy<15>
    SLICE_X222Y199.CIN   net (fanout=1)        0.000   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Madd_count_cy<15>
    SLICE_X222Y199.COUT  Tbyp                  0.026   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount<19>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Madd_count_cy<19>
    SLICE_X222Y200.CIN   net (fanout=1)        0.000   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Madd_count_cy<19>
    SLICE_X222Y200.CLK   Tckcin      (-Th)     0.054   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount<23>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Madd_count_cy<23>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount_22
    -------------------------------------------------  ---------------------------
    Total                                      0.186ns (0.128ns logic, 0.058ns route)
                                                       (68.8% logic, 31.2% route)

--------------------------------------------------------------------------------

Paths for end point U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_clk20/data_o_13 (SLICE_X220Y222.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.035ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_clk20/seed_r_6 (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_clk20/data_o_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.086ns (Levels of Logic = 0)
  Clock Path Skew:      0.051ns (0.560 - 0.509)
  Source Clock:         U_IBERT_CHECK/U0/U_IBERT_CORE/rxrecclk_bufg<0> rising at 4.000ns
  Destination Clock:    U_IBERT_CHECK/U0/U_IBERT_CORE/rxrecclk_bufg<0> rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_clk20/seed_r_6 to U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_clk20/data_o_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X222Y222.BQ    Tcko                  0.098   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_clk20/seed_r<8>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_clk20/seed_r_6
    SLICE_X220Y222.AX    net (fanout=2)        0.101   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_clk20/seed_r<6>
    SLICE_X220Y222.CLK   Tckdi       (-Th)     0.113   U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_clk20/data_o<12>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_clk20/data_o_13
    -------------------------------------------------  ---------------------------
    Total                                      0.086ns (-0.015ns logic, 0.101ns route)
                                                       (-17.4% logic, 117.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_X0Y19_RXRECCLK = PERIOD TIMEGRP "TNM_X0Y19_RXRECCLK" 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_GT/gtxe1_i/RXUSRCLK
  Logical resource: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_GT/gtxe1_i/RXUSRCLK
  Location pin: GTXE1_X0Y19.RXUSRCLK
  Clock network: U_IBERT_CHECK/U0/U_IBERT_CORE/rxrecclk_bufg<0>
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_GT/gtxe1_i/RXUSRCLK2
  Logical resource: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_GT/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y19.RXUSRCLK2
  Clock network: U_IBERT_CHECK/U0/U_IBERT_CORE/rxrecclk_bufg<0>
--------------------------------------------------------------------------------
Slack: 2.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.000ns
  Low pulse: 2.000ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r6<19>/CLK
  Logical resource: U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/Mshreg_data_r6_16/CLK
  Location pin: SLICE_X220Y213.CLK
  Clock network: U_IBERT_CHECK/U0/U_IBERT_CORE/rxrecclk_bufg<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.718ns.
--------------------------------------------------------------------------------

Paths for end point U_ICON/U0/U_ICON/U_iDATA_CMD (SLICE_X135Y121.D4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    14.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ICON/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_ICON/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      0.683ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_ICON/U0/iUPDATE_OUT rising
  Destination Clock:    U_ICON/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ICON/U0/U_ICON/U_iDATA_CMD to U_ICON/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X135Y121.DQ    Tcko                  0.337   U_ICON/U0/U_ICON/iDATA_CMD
                                                       U_ICON/U0/U_ICON/U_iDATA_CMD
    SLICE_X135Y121.D4    net (fanout=3)        0.276   U_ICON/U0/U_ICON/iDATA_CMD
    SLICE_X135Y121.CLK   Tas                   0.070   U_ICON/U0/U_ICON/iDATA_CMD
                                                       U_ICON/U0/U_ICON/U_iDATA_CMD_n
                                                       U_ICON/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.683ns (0.407ns logic, 0.276ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_ICON/U0/U_ICON/U_iDATA_CMD (SLICE_X135Y121.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.137ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ICON/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_ICON/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.137ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_ICON/U0/iUPDATE_OUT rising
  Destination Clock:    U_ICON/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ICON/U0/U_ICON/U_iDATA_CMD to U_ICON/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X135Y121.DQ    Tcko                  0.098   U_ICON/U0/U_ICON/iDATA_CMD
                                                       U_ICON/U0/U_ICON/U_iDATA_CMD
    SLICE_X135Y121.D4    net (fanout=3)        0.096   U_ICON/U0/U_ICON/iDATA_CMD
    SLICE_X135Y121.CLK   Tah         (-Th)     0.057   U_ICON/U0/U_ICON/iDATA_CMD
                                                       U_ICON/U0/U_ICON/U_iDATA_CMD_n
                                                       U_ICON/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.137ns (0.041ns logic, 0.096ns route)
                                                       (29.9% logic, 70.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_U_TO_D_path" TIG;

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ICON/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (SLICE_X182Y156.CE), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.482ns (data path - clock path skew + uncertainty)
  Source:               U_ICON/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_ICON/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Data Path Delay:      4.447ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_ICON/U0/iUPDATE_OUT rising
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ICON/U0/U_ICON/U_iDATA_CMD to U_ICON/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X135Y121.DQ    Tcko                  0.337   U_ICON/U0/U_ICON/iDATA_CMD
                                                       U_ICON/U0/U_ICON/U_iDATA_CMD
    SLICE_X152Y135.A2    net (fanout=3)        1.748   U_ICON/U0/U_ICON/iDATA_CMD
    SLICE_X152Y135.A     Tilo                  0.068   U_ICON/U0/U_ICON/U_CMD/iTARGET_CE
                                                       U_ICON/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X182Y156.CE    net (fanout=2)        1.976   U_ICON/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X182Y156.CLK   Tceck                 0.318   U_ICON/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_ICON/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      4.447ns (0.723ns logic, 3.724ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ICON/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (SLICE_X182Y156.CE), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.482ns (data path - clock path skew + uncertainty)
  Source:               U_ICON/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_ICON/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Data Path Delay:      4.447ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_ICON/U0/iUPDATE_OUT rising
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ICON/U0/U_ICON/U_iDATA_CMD to U_ICON/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X135Y121.DQ    Tcko                  0.337   U_ICON/U0/U_ICON/iDATA_CMD
                                                       U_ICON/U0/U_ICON/U_iDATA_CMD
    SLICE_X152Y135.A2    net (fanout=3)        1.748   U_ICON/U0/U_ICON/iDATA_CMD
    SLICE_X152Y135.A     Tilo                  0.068   U_ICON/U0/U_ICON/U_CMD/iTARGET_CE
                                                       U_ICON/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X182Y156.CE    net (fanout=2)        1.976   U_ICON/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X182Y156.CLK   Tceck                 0.318   U_ICON/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_ICON/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      4.447ns (0.723ns logic, 3.724ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ICON/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (SLICE_X182Y156.CE), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.482ns (data path - clock path skew + uncertainty)
  Source:               U_ICON/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_ICON/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Data Path Delay:      4.447ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_ICON/U0/iUPDATE_OUT rising
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ICON/U0/U_ICON/U_iDATA_CMD to U_ICON/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X135Y121.DQ    Tcko                  0.337   U_ICON/U0/U_ICON/iDATA_CMD
                                                       U_ICON/U0/U_ICON/U_iDATA_CMD
    SLICE_X152Y135.A2    net (fanout=3)        1.748   U_ICON/U0/U_ICON/iDATA_CMD
    SLICE_X152Y135.A     Tilo                  0.068   U_ICON/U0/U_ICON/U_CMD/iTARGET_CE
                                                       U_ICON/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X182Y156.CE    net (fanout=2)        1.976   U_ICON/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X182Y156.CLK   Tceck                 0.318   U_ICON/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_ICON/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      4.447ns (0.723ns logic, 3.724ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_U_TO_D_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ICON/U0/U_ICON/U_SYNC/U_SYNC (SLICE_X160Y139.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.013ns (datapath - clock path skew - uncertainty)
  Source:               U_ICON/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_ICON/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Data Path Delay:      1.048ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_ICON/U0/iUPDATE_OUT rising
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ICON/U0/U_ICON/U_iDATA_CMD to U_ICON/U0/U_ICON/U_SYNC/U_SYNC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X135Y121.DQ    Tcko                  0.098   U_ICON/U0/U_ICON/iDATA_CMD
                                                       U_ICON/U0/U_ICON/U_iDATA_CMD
    SLICE_X153Y135.C5    net (fanout=3)        0.621   U_ICON/U0/U_ICON/iDATA_CMD
    SLICE_X153Y135.C     Tilo                  0.034   U_ICON/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       U_ICON/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X160Y139.SR    net (fanout=2)        0.246   U_ICON/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X160Y139.CLK   Tcksr       (-Th)    -0.049   U_ICON/U0/U_ICON/iSYNC
                                                       U_ICON/U0/U_ICON/U_SYNC/U_SYNC
    -------------------------------------------------  ---------------------------
    Total                                      1.048ns (0.181ns logic, 0.867ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ICON/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (SLICE_X161Y139.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.029ns (datapath - clock path skew - uncertainty)
  Source:               U_ICON/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_ICON/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (FF)
  Data Path Delay:      1.064ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_ICON/U0/iUPDATE_OUT rising
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ICON/U0/U_ICON/U_iDATA_CMD to U_ICON/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X135Y121.DQ    Tcko                  0.098   U_ICON/U0/U_ICON/iDATA_CMD
                                                       U_ICON/U0/U_ICON/U_iDATA_CMD
    SLICE_X153Y135.C5    net (fanout=3)        0.621   U_ICON/U0/U_ICON/iDATA_CMD
    SLICE_X153Y135.C     Tilo                  0.034   U_ICON/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       U_ICON/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X161Y139.SR    net (fanout=2)        0.246   U_ICON/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X161Y139.CLK   Tcksr       (-Th)    -0.065   U_ICON/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_ICON/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.064ns (0.197ns logic, 0.867ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------

Paths for end point U_ICON/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (SLICE_X161Y139.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.034ns (datapath - clock path skew - uncertainty)
  Source:               U_ICON/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_ICON/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (FF)
  Data Path Delay:      1.069ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_ICON/U0/iUPDATE_OUT rising
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ICON/U0/U_ICON/U_iDATA_CMD to U_ICON/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X135Y121.DQ    Tcko                  0.098   U_ICON/U0/U_ICON/iDATA_CMD
                                                       U_ICON/U0/U_ICON/U_iDATA_CMD
    SLICE_X153Y135.C5    net (fanout=3)        0.621   U_ICON/U0/U_ICON/iDATA_CMD
    SLICE_X153Y135.C     Tilo                  0.034   U_ICON/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       U_ICON/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X161Y139.SR    net (fanout=2)        0.246   U_ICON/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X161Y139.CLK   Tcksr       (-Th)    -0.070   U_ICON/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_ICON/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.069ns (0.202ns logic, 0.867ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 765 paths analyzed, 195 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_0 (SLICE_X218Y174.CE), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     6.311ns (data path - clock path skew + uncertainty)
  Source:               U_ICON/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_0 (FF)
  Data Path Delay:      6.276ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising
  Destination Clock:    U_IBERT_CHECK/U0/U_IBERT_CORE/ma_dclk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ICON/U0/U_ICON/U_SYNC/U_SYNC to U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X160Y139.CQ    Tcko                  0.381   U_ICON/U0/U_ICON/iSYNC
                                                       U_ICON/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X160Y139.A1    net (fanout=1)        0.489   U_ICON/U0/U_ICON/iSYNC
    SLICE_X160Y139.A     Tilo                  0.068   U_ICON/U0/U_ICON/iSYNC
                                                       U_ICON/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X195Y165.A2    net (fanout=8)        3.133   U_ICON/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X195Y165.A     Tilo                  0.068   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/rddata_rst
                                                       U_ICON/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X195Y165.B3    net (fanout=9)        0.352   control0<9>
    SLICE_X195Y165.BMUX  Tilo                  0.186   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/rddata_rst
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_en[2]_ICN_CMD_EN_I_AND_5_o1
    SLICE_X218Y174.CE    net (fanout=4)        1.315   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_en[2]_ICN_CMD_EN_I_AND_5_o
    SLICE_X218Y174.CLK   Tceck                 0.284   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg<3>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      6.276ns (0.987ns logic, 5.289ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.987ns (data path - clock path skew + uncertainty)
  Source:               U_ICON/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_0 (FF)
  Data Path Delay:      4.952ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising
  Destination Clock:    U_IBERT_CHECK/U0/U_IBERT_CORE/ma_dclk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ICON/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X170Y150.CQ    Tcko                  0.337   U_ICON/U0/U_ICON/iCORE_ID<3>
                                                       U_ICON/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X172Y150.A3    net (fanout=4)        0.526   U_ICON/U0/U_ICON/iCORE_ID<2>
    SLICE_X172Y150.A     Tilo                  0.068   U_ICON/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_ICON/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X195Y165.A5    net (fanout=8)        1.816   U_ICON/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X195Y165.A     Tilo                  0.068   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/rddata_rst
                                                       U_ICON/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X195Y165.B3    net (fanout=9)        0.352   control0<9>
    SLICE_X195Y165.BMUX  Tilo                  0.186   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/rddata_rst
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_en[2]_ICN_CMD_EN_I_AND_5_o1
    SLICE_X218Y174.CE    net (fanout=4)        1.315   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_en[2]_ICN_CMD_EN_I_AND_5_o
    SLICE_X218Y174.CLK   Tceck                 0.284   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg<3>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      4.952ns (0.943ns logic, 4.009ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.938ns (data path - clock path skew + uncertainty)
  Source:               U_ICON/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_0 (FF)
  Data Path Delay:      4.903ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising
  Destination Clock:    U_IBERT_CHECK/U0/U_IBERT_CORE/ma_dclk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ICON/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X170Y150.DQ    Tcko                  0.337   U_ICON/U0/U_ICON/iCORE_ID<3>
                                                       U_ICON/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X172Y150.A4    net (fanout=4)        0.477   U_ICON/U0/U_ICON/iCORE_ID<3>
    SLICE_X172Y150.A     Tilo                  0.068   U_ICON/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_ICON/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X195Y165.A5    net (fanout=8)        1.816   U_ICON/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X195Y165.A     Tilo                  0.068   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/rddata_rst
                                                       U_ICON/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X195Y165.B3    net (fanout=9)        0.352   control0<9>
    SLICE_X195Y165.BMUX  Tilo                  0.186   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/rddata_rst
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_en[2]_ICN_CMD_EN_I_AND_5_o1
    SLICE_X218Y174.CE    net (fanout=4)        1.315   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_en[2]_ICN_CMD_EN_I_AND_5_o
    SLICE_X218Y174.CLK   Tceck                 0.284   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg<3>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      4.903ns (0.943ns logic, 3.960ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------

Paths for end point U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_1 (SLICE_X218Y174.CE), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     6.311ns (data path - clock path skew + uncertainty)
  Source:               U_ICON/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_1 (FF)
  Data Path Delay:      6.276ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising
  Destination Clock:    U_IBERT_CHECK/U0/U_IBERT_CORE/ma_dclk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ICON/U0/U_ICON/U_SYNC/U_SYNC to U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X160Y139.CQ    Tcko                  0.381   U_ICON/U0/U_ICON/iSYNC
                                                       U_ICON/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X160Y139.A1    net (fanout=1)        0.489   U_ICON/U0/U_ICON/iSYNC
    SLICE_X160Y139.A     Tilo                  0.068   U_ICON/U0/U_ICON/iSYNC
                                                       U_ICON/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X195Y165.A2    net (fanout=8)        3.133   U_ICON/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X195Y165.A     Tilo                  0.068   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/rddata_rst
                                                       U_ICON/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X195Y165.B3    net (fanout=9)        0.352   control0<9>
    SLICE_X195Y165.BMUX  Tilo                  0.186   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/rddata_rst
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_en[2]_ICN_CMD_EN_I_AND_5_o1
    SLICE_X218Y174.CE    net (fanout=4)        1.315   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_en[2]_ICN_CMD_EN_I_AND_5_o
    SLICE_X218Y174.CLK   Tceck                 0.284   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg<3>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      6.276ns (0.987ns logic, 5.289ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.987ns (data path - clock path skew + uncertainty)
  Source:               U_ICON/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_1 (FF)
  Data Path Delay:      4.952ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising
  Destination Clock:    U_IBERT_CHECK/U0/U_IBERT_CORE/ma_dclk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ICON/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X170Y150.CQ    Tcko                  0.337   U_ICON/U0/U_ICON/iCORE_ID<3>
                                                       U_ICON/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X172Y150.A3    net (fanout=4)        0.526   U_ICON/U0/U_ICON/iCORE_ID<2>
    SLICE_X172Y150.A     Tilo                  0.068   U_ICON/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_ICON/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X195Y165.A5    net (fanout=8)        1.816   U_ICON/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X195Y165.A     Tilo                  0.068   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/rddata_rst
                                                       U_ICON/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X195Y165.B3    net (fanout=9)        0.352   control0<9>
    SLICE_X195Y165.BMUX  Tilo                  0.186   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/rddata_rst
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_en[2]_ICN_CMD_EN_I_AND_5_o1
    SLICE_X218Y174.CE    net (fanout=4)        1.315   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_en[2]_ICN_CMD_EN_I_AND_5_o
    SLICE_X218Y174.CLK   Tceck                 0.284   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg<3>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      4.952ns (0.943ns logic, 4.009ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.938ns (data path - clock path skew + uncertainty)
  Source:               U_ICON/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_1 (FF)
  Data Path Delay:      4.903ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising
  Destination Clock:    U_IBERT_CHECK/U0/U_IBERT_CORE/ma_dclk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ICON/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X170Y150.DQ    Tcko                  0.337   U_ICON/U0/U_ICON/iCORE_ID<3>
                                                       U_ICON/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X172Y150.A4    net (fanout=4)        0.477   U_ICON/U0/U_ICON/iCORE_ID<3>
    SLICE_X172Y150.A     Tilo                  0.068   U_ICON/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_ICON/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X195Y165.A5    net (fanout=8)        1.816   U_ICON/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X195Y165.A     Tilo                  0.068   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/rddata_rst
                                                       U_ICON/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X195Y165.B3    net (fanout=9)        0.352   control0<9>
    SLICE_X195Y165.BMUX  Tilo                  0.186   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/rddata_rst
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_en[2]_ICN_CMD_EN_I_AND_5_o1
    SLICE_X218Y174.CE    net (fanout=4)        1.315   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_en[2]_ICN_CMD_EN_I_AND_5_o
    SLICE_X218Y174.CLK   Tceck                 0.284   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg<3>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      4.903ns (0.943ns logic, 3.960ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------

Paths for end point U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_2 (SLICE_X218Y174.CE), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     6.311ns (data path - clock path skew + uncertainty)
  Source:               U_ICON/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_2 (FF)
  Data Path Delay:      6.276ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising
  Destination Clock:    U_IBERT_CHECK/U0/U_IBERT_CORE/ma_dclk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ICON/U0/U_ICON/U_SYNC/U_SYNC to U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X160Y139.CQ    Tcko                  0.381   U_ICON/U0/U_ICON/iSYNC
                                                       U_ICON/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X160Y139.A1    net (fanout=1)        0.489   U_ICON/U0/U_ICON/iSYNC
    SLICE_X160Y139.A     Tilo                  0.068   U_ICON/U0/U_ICON/iSYNC
                                                       U_ICON/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X195Y165.A2    net (fanout=8)        3.133   U_ICON/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X195Y165.A     Tilo                  0.068   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/rddata_rst
                                                       U_ICON/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X195Y165.B3    net (fanout=9)        0.352   control0<9>
    SLICE_X195Y165.BMUX  Tilo                  0.186   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/rddata_rst
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_en[2]_ICN_CMD_EN_I_AND_5_o1
    SLICE_X218Y174.CE    net (fanout=4)        1.315   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_en[2]_ICN_CMD_EN_I_AND_5_o
    SLICE_X218Y174.CLK   Tceck                 0.284   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg<3>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      6.276ns (0.987ns logic, 5.289ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.987ns (data path - clock path skew + uncertainty)
  Source:               U_ICON/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_2 (FF)
  Data Path Delay:      4.952ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising
  Destination Clock:    U_IBERT_CHECK/U0/U_IBERT_CORE/ma_dclk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ICON/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X170Y150.CQ    Tcko                  0.337   U_ICON/U0/U_ICON/iCORE_ID<3>
                                                       U_ICON/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X172Y150.A3    net (fanout=4)        0.526   U_ICON/U0/U_ICON/iCORE_ID<2>
    SLICE_X172Y150.A     Tilo                  0.068   U_ICON/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_ICON/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X195Y165.A5    net (fanout=8)        1.816   U_ICON/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X195Y165.A     Tilo                  0.068   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/rddata_rst
                                                       U_ICON/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X195Y165.B3    net (fanout=9)        0.352   control0<9>
    SLICE_X195Y165.BMUX  Tilo                  0.186   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/rddata_rst
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_en[2]_ICN_CMD_EN_I_AND_5_o1
    SLICE_X218Y174.CE    net (fanout=4)        1.315   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_en[2]_ICN_CMD_EN_I_AND_5_o
    SLICE_X218Y174.CLK   Tceck                 0.284   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg<3>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      4.952ns (0.943ns logic, 4.009ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.938ns (data path - clock path skew + uncertainty)
  Source:               U_ICON/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_2 (FF)
  Data Path Delay:      4.903ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising
  Destination Clock:    U_IBERT_CHECK/U0/U_IBERT_CORE/ma_dclk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ICON/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X170Y150.DQ    Tcko                  0.337   U_ICON/U0/U_ICON/iCORE_ID<3>
                                                       U_ICON/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X172Y150.A4    net (fanout=4)        0.477   U_ICON/U0/U_ICON/iCORE_ID<3>
    SLICE_X172Y150.A     Tilo                  0.068   U_ICON/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_ICON/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X195Y165.A5    net (fanout=8)        1.816   U_ICON/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X195Y165.A     Tilo                  0.068   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/rddata_rst
                                                       U_ICON/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X195Y165.B3    net (fanout=9)        0.352   control0<9>
    SLICE_X195Y165.BMUX  Tilo                  0.186   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/rddata_rst
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_en[2]_ICN_CMD_EN_I_AND_5_o1
    SLICE_X218Y174.CE    net (fanout=4)        1.315   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_en[2]_ICN_CMD_EN_I_AND_5_o
    SLICE_X218Y174.CLK   Tceck                 0.284   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg<3>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      4.903ns (0.943ns logic, 3.960ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J_TO_D_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/ctl_reg_13 (SLICE_X195Y170.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.083ns (datapath - clock path skew - uncertainty)
  Source:               U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/shift_reg_in_13 (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/ctl_reg_13 (FF)
  Data Path Delay:      0.118ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising
  Destination Clock:    U_IBERT_CHECK/U0/U_IBERT_CORE/ma_dclk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/shift_reg_in_13 to U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/ctl_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X195Y171.BQ    Tcko                  0.098   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/shift_reg_in<15>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/shift_reg_in_13
    SLICE_X195Y170.BX    net (fanout=2)        0.096   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/shift_reg_in<13>
    SLICE_X195Y170.CLK   Tckdi       (-Th)     0.076   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/ctl_reg<15>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/ctl_reg_13
    -------------------------------------------------  ---------------------------
    Total                                      0.118ns (0.022ns logic, 0.096ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Paths for end point U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/ctl_reg_14 (SLICE_X195Y170.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.084ns (datapath - clock path skew - uncertainty)
  Source:               U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/shift_reg_in_14 (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/ctl_reg_14 (FF)
  Data Path Delay:      0.119ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising
  Destination Clock:    U_IBERT_CHECK/U0/U_IBERT_CORE/ma_dclk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/shift_reg_in_14 to U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/ctl_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X195Y171.CQ    Tcko                  0.098   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/shift_reg_in<15>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/shift_reg_in_14
    SLICE_X195Y170.CX    net (fanout=2)        0.097   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/shift_reg_in<14>
    SLICE_X195Y170.CLK   Tckdi       (-Th)     0.076   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/ctl_reg<15>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/ctl_reg_14
    -------------------------------------------------  ---------------------------
    Total                                      0.119ns (0.022ns logic, 0.097ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------

Paths for end point U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/ctl_reg_15 (SLICE_X195Y170.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.084ns (datapath - clock path skew - uncertainty)
  Source:               U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/shift_reg_in_15 (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/ctl_reg_15 (FF)
  Data Path Delay:      0.119ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising
  Destination Clock:    U_IBERT_CHECK/U0/U_IBERT_CORE/ma_dclk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/shift_reg_in_15 to U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/ctl_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X195Y171.DQ    Tcko                  0.098   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/shift_reg_in<15>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/shift_reg_in_15
    SLICE_X195Y170.DX    net (fanout=2)        0.097   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/shift_reg_in<15>
    SLICE_X195Y170.CLK   Tckdi       (-Th)     0.076   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/ctl_reg<15>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/ctl_reg_15
    -------------------------------------------------  ---------------------------
    Total                                      0.119ns (0.022ns logic, 0.097ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 4698 paths analyzed, 951 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/icn_cmd_dout (SLICE_X189Y160.B1), 125 paths
--------------------------------------------------------------------------------
Delay (setup path):     8.224ns (data path - clock path skew + uncertainty)
  Source:               U_ICON/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/icn_cmd_dout (FF)
  Data Path Delay:      8.189ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ICON/U0/U_ICON/U_SYNC/U_SYNC to U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/icn_cmd_dout
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X160Y139.CQ    Tcko                  0.381   U_ICON/U0/U_ICON/iSYNC
                                                       U_ICON/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X160Y139.A1    net (fanout=1)        0.489   U_ICON/U0/U_ICON/iSYNC
    SLICE_X160Y139.A     Tilo                  0.068   U_ICON/U0/U_ICON/iSYNC
                                                       U_ICON/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X191Y165.C1    net (fanout=8)        2.854   U_ICON/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X191Y165.C     Tilo                  0.068   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD3/shift_en
                                                       U_ICON/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE
    SLICE_X190Y166.D4    net (fanout=7)        0.554   control0<7>
    SLICE_X190Y166.DMUX  Tilo                  0.191   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD3/shift_reg_in<2>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/icn_cmd_dout_next<0>2
    SLICE_X203Y174.A2    net (fanout=1)        1.307   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/icn_cmd_dout_next<0>1
    SLICE_X203Y174.A     Tilo                  0.068   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/fifo_rd_valid
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/icn_cmd_dout_next<0>4
    SLICE_X189Y160.C2    net (fanout=1)        1.492   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/icn_cmd_dout_next<0>3
    SLICE_X189Y160.C     Tilo                  0.068   control0<3>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/icn_cmd_dout_next<0>5
    SLICE_X189Y160.B1    net (fanout=1)        0.579   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/icn_cmd_dout_next<0>4
    SLICE_X189Y160.CLK   Tas                   0.070   control0<3>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/icn_cmd_dout_next<0>10
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/icn_cmd_dout
    -------------------------------------------------  ---------------------------
    Total                                      8.189ns (0.914ns logic, 7.275ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     7.849ns (data path - clock path skew + uncertainty)
  Source:               U_ICON/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/icn_cmd_dout (FF)
  Data Path Delay:      7.814ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ICON/U0/U_ICON/U_SYNC/U_SYNC to U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/icn_cmd_dout
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X160Y139.CQ    Tcko                  0.381   U_ICON/U0/U_ICON/iSYNC
                                                       U_ICON/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X160Y139.A1    net (fanout=1)        0.489   U_ICON/U0/U_ICON/iSYNC
    SLICE_X160Y139.A     Tilo                  0.068   U_ICON/U0/U_ICON/iSYNC
                                                       U_ICON/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X190Y166.C4    net (fanout=8)        2.676   U_ICON/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X190Y166.C     Tilo                  0.068   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD3/shift_reg_in<2>
                                                       U_ICON/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[4].U_LCE
    SLICE_X190Y166.D3    net (fanout=12)       0.358   control0<8>
    SLICE_X190Y166.DMUX  Tilo                  0.190   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD3/shift_reg_in<2>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/icn_cmd_dout_next<0>2
    SLICE_X203Y174.A2    net (fanout=1)        1.307   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/icn_cmd_dout_next<0>1
    SLICE_X203Y174.A     Tilo                  0.068   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/fifo_rd_valid
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/icn_cmd_dout_next<0>4
    SLICE_X189Y160.C2    net (fanout=1)        1.492   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/icn_cmd_dout_next<0>3
    SLICE_X189Y160.C     Tilo                  0.068   control0<3>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/icn_cmd_dout_next<0>5
    SLICE_X189Y160.B1    net (fanout=1)        0.579   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/icn_cmd_dout_next<0>4
    SLICE_X189Y160.CLK   Tas                   0.070   control0<3>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/icn_cmd_dout_next<0>10
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/icn_cmd_dout
    -------------------------------------------------  ---------------------------
    Total                                      7.814ns (0.913ns logic, 6.901ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     7.706ns (data path - clock path skew + uncertainty)
  Source:               U_ICON/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/icn_cmd_dout (FF)
  Data Path Delay:      7.671ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ICON/U0/U_ICON/U_SYNC/U_SYNC to U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/icn_cmd_dout
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X160Y139.CQ    Tcko                  0.381   U_ICON/U0/U_ICON/iSYNC
                                                       U_ICON/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X160Y139.A1    net (fanout=1)        0.489   U_ICON/U0/U_ICON/iSYNC
    SLICE_X160Y139.A     Tilo                  0.068   U_ICON/U0/U_ICON/iSYNC
                                                       U_ICON/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X191Y165.C1    net (fanout=8)        2.854   U_ICON/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X191Y165.C     Tilo                  0.068   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD3/shift_en
                                                       U_ICON/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE
    SLICE_X191Y165.D3    net (fanout=7)        0.344   control0<7>
    SLICE_X191Y165.D     Tilo                  0.068   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD3/shift_en
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/icn_cmd_dout_next<0>1
    SLICE_X203Y174.A3    net (fanout=1)        1.122   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/icn_cmd_dout_next<0>
    SLICE_X203Y174.A     Tilo                  0.068   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/fifo_rd_valid
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/icn_cmd_dout_next<0>4
    SLICE_X189Y160.C2    net (fanout=1)        1.492   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/icn_cmd_dout_next<0>3
    SLICE_X189Y160.C     Tilo                  0.068   control0<3>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/icn_cmd_dout_next<0>5
    SLICE_X189Y160.B1    net (fanout=1)        0.579   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/icn_cmd_dout_next<0>4
    SLICE_X189Y160.CLK   Tas                   0.070   control0<3>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/icn_cmd_dout_next<0>10
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/icn_cmd_dout
    -------------------------------------------------  ---------------------------
    Total                                      7.671ns (0.791ns logic, 6.880ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------

Paths for end point U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMA (SLICE_X212Y175.CE), 17 paths
--------------------------------------------------------------------------------
Delay (setup path):     6.756ns (data path - clock path skew + uncertainty)
  Source:               U_ICON/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMA (RAM)
  Data Path Delay:      6.721ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ICON/U0/U_ICON/U_SYNC/U_SYNC to U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X160Y139.CQ    Tcko                  0.381   U_ICON/U0/U_ICON/iSYNC
                                                       U_ICON/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X160Y139.A1    net (fanout=1)        0.489   U_ICON/U0/U_ICON/iSYNC
    SLICE_X160Y139.A     Tilo                  0.068   U_ICON/U0/U_ICON/iSYNC
                                                       U_ICON/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X191Y163.C2    net (fanout=8)        2.844   U_ICON/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X191Y163.C     Tilo                  0.068   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/fifo_wr_en
                                                       U_ICON/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[6].U_LCE
    SLICE_X191Y163.D3    net (fanout=18)       0.344   control0<10>
    SLICE_X191Y163.D     Tilo                  0.068   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/fifo_wr_en
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/fifo_wr_en1
    SLICE_X199Y170.D5    net (fanout=2)        0.808   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/fifo_wr_en
    SLICE_X199Y170.D     Tilo                  0.068   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/flag
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gl0.wr/ram_wr_en_i1
    SLICE_X212Y175.CE    net (fanout=6)        1.175   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/ram_wr_en
    SLICE_X212Y175.CLK   Tceck                 0.408   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/n0022<11>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      6.721ns (1.061ns logic, 5.660ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.354ns (data path - clock path skew + uncertainty)
  Source:               U_ICON/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMA (RAM)
  Data Path Delay:      5.319ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ICON/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X170Y150.CQ    Tcko                  0.337   U_ICON/U0/U_ICON/iCORE_ID<3>
                                                       U_ICON/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X172Y150.A3    net (fanout=4)        0.526   U_ICON/U0/U_ICON/iCORE_ID<2>
    SLICE_X172Y150.A     Tilo                  0.068   U_ICON/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_ICON/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X191Y163.C6    net (fanout=8)        1.449   U_ICON/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X191Y163.C     Tilo                  0.068   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/fifo_wr_en
                                                       U_ICON/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[6].U_LCE
    SLICE_X191Y163.D3    net (fanout=18)       0.344   control0<10>
    SLICE_X191Y163.D     Tilo                  0.068   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/fifo_wr_en
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/fifo_wr_en1
    SLICE_X199Y170.D5    net (fanout=2)        0.808   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/fifo_wr_en
    SLICE_X199Y170.D     Tilo                  0.068   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/flag
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gl0.wr/ram_wr_en_i1
    SLICE_X212Y175.CE    net (fanout=6)        1.175   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/ram_wr_en
    SLICE_X212Y175.CLK   Tceck                 0.408   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/n0022<11>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      5.319ns (1.017ns logic, 4.302ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.305ns (data path - clock path skew + uncertainty)
  Source:               U_ICON/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMA (RAM)
  Data Path Delay:      5.270ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ICON/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X170Y150.DQ    Tcko                  0.337   U_ICON/U0/U_ICON/iCORE_ID<3>
                                                       U_ICON/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X172Y150.A4    net (fanout=4)        0.477   U_ICON/U0/U_ICON/iCORE_ID<3>
    SLICE_X172Y150.A     Tilo                  0.068   U_ICON/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_ICON/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X191Y163.C6    net (fanout=8)        1.449   U_ICON/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X191Y163.C     Tilo                  0.068   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/fifo_wr_en
                                                       U_ICON/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[6].U_LCE
    SLICE_X191Y163.D3    net (fanout=18)       0.344   control0<10>
    SLICE_X191Y163.D     Tilo                  0.068   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/fifo_wr_en
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/fifo_wr_en1
    SLICE_X199Y170.D5    net (fanout=2)        0.808   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/fifo_wr_en
    SLICE_X199Y170.D     Tilo                  0.068   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/flag
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gl0.wr/ram_wr_en_i1
    SLICE_X212Y175.CE    net (fanout=6)        1.175   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/ram_wr_en
    SLICE_X212Y175.CLK   Tceck                 0.408   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/n0022<11>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      5.270ns (1.017ns logic, 4.253ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Paths for end point U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMA_D1 (SLICE_X212Y175.CE), 17 paths
--------------------------------------------------------------------------------
Delay (setup path):     6.756ns (data path - clock path skew + uncertainty)
  Source:               U_ICON/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMA_D1 (RAM)
  Data Path Delay:      6.721ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ICON/U0/U_ICON/U_SYNC/U_SYNC to U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X160Y139.CQ    Tcko                  0.381   U_ICON/U0/U_ICON/iSYNC
                                                       U_ICON/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X160Y139.A1    net (fanout=1)        0.489   U_ICON/U0/U_ICON/iSYNC
    SLICE_X160Y139.A     Tilo                  0.068   U_ICON/U0/U_ICON/iSYNC
                                                       U_ICON/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X191Y163.C2    net (fanout=8)        2.844   U_ICON/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X191Y163.C     Tilo                  0.068   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/fifo_wr_en
                                                       U_ICON/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[6].U_LCE
    SLICE_X191Y163.D3    net (fanout=18)       0.344   control0<10>
    SLICE_X191Y163.D     Tilo                  0.068   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/fifo_wr_en
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/fifo_wr_en1
    SLICE_X199Y170.D5    net (fanout=2)        0.808   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/fifo_wr_en
    SLICE_X199Y170.D     Tilo                  0.068   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/flag
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gl0.wr/ram_wr_en_i1
    SLICE_X212Y175.CE    net (fanout=6)        1.175   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/ram_wr_en
    SLICE_X212Y175.CLK   Tceck                 0.408   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/n0022<11>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      6.721ns (1.061ns logic, 5.660ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.354ns (data path - clock path skew + uncertainty)
  Source:               U_ICON/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMA_D1 (RAM)
  Data Path Delay:      5.319ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ICON/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X170Y150.CQ    Tcko                  0.337   U_ICON/U0/U_ICON/iCORE_ID<3>
                                                       U_ICON/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X172Y150.A3    net (fanout=4)        0.526   U_ICON/U0/U_ICON/iCORE_ID<2>
    SLICE_X172Y150.A     Tilo                  0.068   U_ICON/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_ICON/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X191Y163.C6    net (fanout=8)        1.449   U_ICON/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X191Y163.C     Tilo                  0.068   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/fifo_wr_en
                                                       U_ICON/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[6].U_LCE
    SLICE_X191Y163.D3    net (fanout=18)       0.344   control0<10>
    SLICE_X191Y163.D     Tilo                  0.068   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/fifo_wr_en
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/fifo_wr_en1
    SLICE_X199Y170.D5    net (fanout=2)        0.808   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/fifo_wr_en
    SLICE_X199Y170.D     Tilo                  0.068   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/flag
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gl0.wr/ram_wr_en_i1
    SLICE_X212Y175.CE    net (fanout=6)        1.175   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/ram_wr_en
    SLICE_X212Y175.CLK   Tceck                 0.408   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/n0022<11>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      5.319ns (1.017ns logic, 4.302ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.305ns (data path - clock path skew + uncertainty)
  Source:               U_ICON/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMA_D1 (RAM)
  Data Path Delay:      5.270ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ICON/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X170Y150.DQ    Tcko                  0.337   U_ICON/U0/U_ICON/iCORE_ID<3>
                                                       U_ICON/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X172Y150.A4    net (fanout=4)        0.477   U_ICON/U0/U_ICON/iCORE_ID<3>
    SLICE_X172Y150.A     Tilo                  0.068   U_ICON/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_ICON/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X191Y163.C6    net (fanout=8)        1.449   U_ICON/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X191Y163.C     Tilo                  0.068   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/fifo_wr_en
                                                       U_ICON/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[6].U_LCE
    SLICE_X191Y163.D3    net (fanout=18)       0.344   control0<10>
    SLICE_X191Y163.D     Tilo                  0.068   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/fifo_wr_en
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/fifo_wr_en1
    SLICE_X199Y170.D5    net (fanout=2)        0.808   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/fifo_wr_en
    SLICE_X199Y170.D     Tilo                  0.068   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/flag
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gl0.wr/ram_wr_en_i1
    SLICE_X212Y175.CE    net (fanout=6)        1.175   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/ram_wr_en
    SLICE_X212Y175.CLK   Tceck                 0.408   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/n0022<11>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      5.270ns (1.017ns logic, 4.253ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D_TO_J_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1 (SLICE_X196Y173.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.066ns (datapath - clock path skew - uncertainty)
  Source:               U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1 (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1 (FF)
  Data Path Delay:      0.101ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U_IBERT_CHECK/U0/U_IBERT_CORE/ma_dclk rising
  Destination Clock:    control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1 to U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X197Y174.BQ    Tcko                  0.098   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<3>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1
    SLICE_X196Y173.BX    net (fanout=1)        0.092   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<1>
    SLICE_X196Y173.CLK   Tckdi       (-Th)     0.089   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<3>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.101ns (0.009ns logic, 0.092ns route)
                                                       (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------

Paths for end point U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2 (SLICE_X196Y173.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.066ns (datapath - clock path skew - uncertainty)
  Source:               U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2 (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2 (FF)
  Data Path Delay:      0.101ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U_IBERT_CHECK/U0/U_IBERT_CORE/ma_dclk rising
  Destination Clock:    control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2 to U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X197Y174.CQ    Tcko                  0.098   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<3>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2
    SLICE_X196Y173.CX    net (fanout=1)        0.092   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<2>
    SLICE_X196Y173.CLK   Tckdi       (-Th)     0.089   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<3>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.101ns (0.009ns logic, 0.092ns route)
                                                       (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------

Paths for end point U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0 (SLICE_X196Y173.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.067ns (datapath - clock path skew - uncertainty)
  Source:               U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0 (FF)
  Destination:          U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0 (FF)
  Data Path Delay:      0.102ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U_IBERT_CHECK/U0/U_IBERT_CORE/ma_dclk rising
  Destination Clock:    control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0 to U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X197Y174.AQ    Tcko                  0.098   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<3>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0
    SLICE_X196Y173.AX    net (fanout=1)        0.093   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<0>
    SLICE_X196Y173.CLK   Tckdi       (-Th)     0.089   U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<3>
                                                       U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.102ns (0.009ns logic, 0.093ns route)
                                                       (8.8% logic, 91.2% route)

--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock sys_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk        |    6.943|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 63815 paths, 0 nets, and 17256 connections

Design statistics:
   Minimum period:   7.692ns{1}   (Maximum frequency: 130.005MHz)
   Maximum path delay from/to any node:   0.718ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri May 01 15:35:13 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 818 MB



