Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Tue Apr 24 14:55:13 2018
| Host         : lzhou-dt2-vi-local running 64-bit CentOS Linux release 7.2.1511 (Core)
| Command      : report_utilization -file example_ibert_bank_all_utilization_placed.rpt -pb example_ibert_bank_all_utilization_placed.pb
| Design       : example_ibert_bank_all
| Device       : xcku5pffvb676-2
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 48101 |     0 |    216960 | 22.17 |
|   LUT as Logic             | 46741 |     0 |    216960 | 21.54 |
|   LUT as Memory            |  1360 |     0 |     99840 |  1.36 |
|     LUT as Distributed RAM |   544 |     0 |           |       |
|     LUT as Shift Register  |   816 |     0 |           |       |
| CLB Registers              | 80761 |     0 |    433920 | 18.61 |
|   Register as Flip Flop    | 80761 |     0 |    433920 | 18.61 |
|   Register as Latch        |     0 |     0 |    433920 |  0.00 |
| CARRY8                     |   859 |     0 |     27120 |  3.17 |
| F7 Muxes                   |  2089 |     0 |    108480 |  1.93 |
| F8 Muxes                   |   734 |     0 |     54240 |  1.35 |
| F9 Muxes                   |     0 |     0 |     27120 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 1128  |          Yes |           - |          Set |
| 2175  |          Yes |           - |        Reset |
| 1143  |          Yes |         Set |            - |
| 76315 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+-------------------------------------------+-------+-------+-----------+-------+
|                 Site Type                 |  Used | Fixed | Available | Util% |
+-------------------------------------------+-------+-------+-----------+-------+
| CLB                                       | 11777 |     0 |     27120 | 43.43 |
|   CLBL                                    |  6215 |     0 |           |       |
|   CLBM                                    |  5562 |     0 |           |       |
| LUT as Logic                              | 46741 |     0 |    216960 | 21.54 |
|   using O5 output only                    |   954 |       |           |       |
|   using O6 output only                    | 34897 |       |           |       |
|   using O5 and O6                         | 10890 |       |           |       |
| LUT as Memory                             |  1360 |     0 |     99840 |  1.36 |
|   LUT as Distributed RAM                  |   544 |     0 |           |       |
|     using O5 output only                  |     0 |       |           |       |
|     using O6 output only                  |     0 |       |           |       |
|     using O5 and O6                       |   544 |       |           |       |
|   LUT as Shift Register                   |   816 |     0 |           |       |
|     using O5 output only                  |     0 |       |           |       |
|     using O6 output only                  |   152 |       |           |       |
|     using O5 and O6                       |   664 |       |           |       |
| LUT Flip Flop Pairs                       | 23356 |     0 |    216960 | 10.77 |
|   fully used LUT-FF pairs                 |  8052 |       |           |       |
|   LUT-FF pairs with one unused LUT output | 14930 |       |           |       |
|   LUT-FF pairs with one unused Flip Flop  | 12091 |       |           |       |
| Unique Control Sets                       |  3262 |       |           |       |
+-------------------------------------------+-------+-------+-----------+-------+
* Note: Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   80 |     0 |       480 | 16.67 |
|   RAMB36/FIFO*    |   80 |     0 |       480 | 16.67 |
|     RAMB36E2 only |   80 |       |           |       |
|   RAMB18          |    0 |     0 |       960 |  0.00 |
| URAM              |    0 |     0 |        64 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   32 |     0 |      1824 |  1.75 |
|   DSP48E2 only |   32 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    2 |     2 |       280 |  0.71 |
| HPIOB_M          |    1 |     1 |        96 |  1.04 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_S          |    1 |     1 |        96 |  1.04 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HDIOB_M          |    0 |     0 |        36 |  0.00 |
| HDIOB_S          |    0 |     0 |        36 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |        16 |  0.00 |
| HPIOBDIFFINBUF   |    1 |     1 |        96 |  1.04 |
|   DIFFINBUF      |    1 |     1 |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |        96 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        32 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       208 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |        16 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |   82 |     0 |       256 | 32.03 |
|   BUFGCE             |    2 |     0 |       112 |  1.79 |
|   BUFGCE_DIV         |    0 |     0 |        16 |  0.00 |
|   BUFG_GT            |   80 |     0 |        96 | 83.33 |
|   BUFGCTRL*          |    0 |     0 |        32 |  0.00 |
| PLL                  |    0 |     0 |         8 |  0.00 |
| MMCM                 |    1 |     0 |         4 | 25.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+--------+
|    Site Type    | Used | Fixed | Available |  Util% |
+-----------------+------+-------+-----------+--------+
| CMACE4          |    0 |     0 |         1 |   0.00 |
| GTYE4_CHANNEL   |   16 |    16 |        16 | 100.00 |
| GTYE4_COMMON    |    4 |     4 |         4 | 100.00 |
| OBUFDS_GTE4     |    0 |     0 |         8 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |         8 |   0.00 |
| PCIE40E4        |    0 |     0 |         1 |   0.00 |
| SYSMONE4        |    0 |     0 |         1 |   0.00 |
+-----------------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    1 |     0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+---------------+-------+---------------------+
|    Ref Name   |  Used | Functional Category |
+---------------+-------+---------------------+
| FDRE          | 76315 |            Register |
| LUT6          | 18345 |                 CLB |
| LUT5          | 11533 |                 CLB |
| LUT4          |  9807 |                 CLB |
| LUT2          |  9045 |                 CLB |
| LUT3          |  6943 |                 CLB |
| FDCE          |  2175 |            Register |
| MUXF7         |  2089 |                 CLB |
| LUT1          |  1958 |                 CLB |
| SRL16E        |  1480 |                 CLB |
| FDSE          |  1143 |            Register |
| FDPE          |  1128 |            Register |
| RAMD32        |  1016 |                 CLB |
| CARRY8        |   859 |                 CLB |
| MUXF8         |   734 |                 CLB |
| RAMB36E2      |    80 |           Block Ram |
| BUFG_GT       |    80 |               Clock |
| RAMS32        |    72 |                 CLB |
| BUFG_GT_SYNC  |    48 |               Clock |
| DSP48E2       |    32 |          Arithmetic |
| GTYE4_CHANNEL |    16 |            Advanced |
| IBUFDS_GTE4   |     6 |                 I/O |
| GTYE4_COMMON  |     4 |            Advanced |
| BUFGCE        |     2 |               Clock |
| MMCME4_ADV    |     1 |               Clock |
| IBUFCTRL      |     1 |              Others |
| DIFFINBUF     |     1 |                 I/O |
| BSCANE2       |     1 |       Configuration |
+---------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------------+------+
|    Ref Name    | Used |
+----------------+------+
| ibert_bank_all |    1 |
| dbg_hub        |    1 |
+----------------+------+


