

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8:2,0,1:0:1:1:0:1,1:4:8:16:32:64,/sciclone/data10/hwang07/GPU_RESEARCH/swl/swl_outputs/RESULTS/swl16/ # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler       warp_limiting:2:16 # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
9e225bb090ddda21777dac22ba77b2c9  /sciclone/data10/hwang07/adwait/applications/benchmarks/shoc/bin/Serial/CUDA/Stencil2D
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=CUDAStencilKernel.cu
self exe links to: /sciclone/data10/hwang07/adwait/applications/benchmarks/shoc/bin/Serial/CUDA/Stencil2D
Running md5sum using "md5sum /sciclone/data10/hwang07/adwait/applications/benchmarks/shoc/bin/Serial/CUDA/Stencil2D "
Parsing file _cuobjdump_complete_output_sEhexo
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_12
Adding identifier: CUDAStencilKernel.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: CUDAStencilKernel.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: CUDAStencilKernel.cu
## Adding new section ELF
Adding arch: sm_13
Adding identifier: CUDAStencilKernel.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_ : hostFun 0x0x40fcc0, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z11ToGlobalRowiii" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z11ToGlobalRowiii" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z11ToGlobalRowiii" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z11ToGlobalRowiii" from 0xc to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z11ToGlobalColiii" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z11ToGlobalColiii" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z11ToGlobalColiii" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z11ToGlobalColiii" from 0xc to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z9ToFlatIdxiii" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z9ToFlatIdxiii" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z9ToFlatIdxiii" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z9ToFlatIdxiii" from 0xc to 0x10
GPGPU-Sim PTX: instruction assembly for function '_Z11ToGlobalRowiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11ToGlobalRowiii'...
GPGPU-Sim PTX: Finding dominators for '_Z11ToGlobalRowiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11ToGlobalRowiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z11ToGlobalRowiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11ToGlobalRowiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11ToGlobalRowiii'...
GPGPU-Sim PTX: reconvergence points for _Z11ToGlobalRowiii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z11ToGlobalRowiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11ToGlobalRowiii'.
GPGPU-Sim PTX: instruction assembly for function '_Z11ToGlobalColiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11ToGlobalColiii'...
GPGPU-Sim PTX: Finding dominators for '_Z11ToGlobalColiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11ToGlobalColiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z11ToGlobalColiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11ToGlobalColiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11ToGlobalColiii'...
GPGPU-Sim PTX: reconvergence points for _Z11ToGlobalColiii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z11ToGlobalColiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11ToGlobalColiii'.
GPGPU-Sim PTX: instruction assembly for function '_Z9ToFlatIdxiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z9ToFlatIdxiii'...
GPGPU-Sim PTX: Finding dominators for '_Z9ToFlatIdxiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z9ToFlatIdxiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z9ToFlatIdxiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z9ToFlatIdxiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z9ToFlatIdxiii'...
GPGPU-Sim PTX: reconvergence points for _Z9ToFlatIdxiii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z9ToFlatIdxiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z9ToFlatIdxiii'.
GPGPU-Sim PTX: allocating shared region for "sh_float" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: reconvergence points for _Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x148 (_1.ptx:142) @%p1 bra $Lt_3_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (_1.ptx:151) ld.param.s32 %r11, [__cudaparm__Z13StencilKernelIfEvPT_S1_iiS0_S0_S0__nStripItems];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x168 (_1.ptx:147) bra.uni $Lt_3_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (_1.ptx:151) ld.param.s32 %r11, [__cudaparm__Z13StencilKernelIfEvPT_S1_iiS0_S0_S0__nStripItems];
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1a0 (_1.ptx:156) @!%p2 bra $Lt_3_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c0 (_1.ptx:196) mov.u64 %rd1, sh_float;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x2b8 (_1.ptx:194) @%p3 bra $Lt_3_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c0 (_1.ptx:196) mov.u64 %rd1, sh_float;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2d8 (_1.ptx:199) @%p4 bra $Lt_3_8450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x530 (_1.ptx:285) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2e0 (_1.ptx:200) @!%p2 bra $Lt_3_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x530 (_1.ptx:285) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x3f0 (_1.ptx:237) @%p5 bra $Lt_3_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f8 (_1.ptx:238) bra.uni $Lt_3_10242;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x3f8 (_1.ptx:238) bra.uni $Lt_3_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x530 (_1.ptx:285) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x410 (_1.ptx:242) @%p6 bra $Lt_3_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x530 (_1.ptx:285) bar.sync 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x418 (_1.ptx:243) @!%p2 bra $Lt_3_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x530 (_1.ptx:285) bar.sync 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x528 (_1.ptx:280) @%p7 bra $Lt_3_10754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x530 (_1.ptx:285) bar.sync 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x548 (_1.ptx:288) @%p8 bra $Lt_3_11266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x778 (_1.ptx:363) exit;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x770 (_1.ptx:360) @%p9 bra $Lt_3_11778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x778 (_1.ptx:363) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'.
GPGPU-Sim PTX: allocating shared region for "sh_double" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: reconvergence points for _Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x7c0 (_1.ptx:392) @%p1 bra $Lt_4_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f0 (_1.ptx:401) ld.param.s32 %r11, [__cudaparm__Z13StencilKernelIdEvPT_S1_iiS0_S0_S0__nStripItems];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x7e0 (_1.ptx:397) bra.uni $Lt_4_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f0 (_1.ptx:401) ld.param.s32 %r11, [__cudaparm__Z13StencilKernelIdEvPT_S1_iiS0_S0_S0__nStripItems];
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x818 (_1.ptx:406) @!%p2 bra $Lt_4_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x938 (_1.ptx:446) mov.u64 %rd1, sh_double;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x930 (_1.ptx:444) @%p3 bra $Lt_4_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x938 (_1.ptx:446) mov.u64 %rd1, sh_double;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x950 (_1.ptx:449) @%p4 bra $Lt_4_8450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xba8 (_1.ptx:535) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x958 (_1.ptx:450) @!%p2 bra $Lt_4_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xba8 (_1.ptx:535) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xa68 (_1.ptx:487) @%p5 bra $Lt_4_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa70 (_1.ptx:488) bra.uni $Lt_4_10242;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xa70 (_1.ptx:488) bra.uni $Lt_4_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xba8 (_1.ptx:535) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xa88 (_1.ptx:492) @%p6 bra $Lt_4_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xba8 (_1.ptx:535) bar.sync 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xa90 (_1.ptx:493) @!%p2 bra $Lt_4_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xba8 (_1.ptx:535) bar.sync 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xba0 (_1.ptx:530) @%p7 bra $Lt_4_10754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xba8 (_1.ptx:535) bar.sync 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0xbc0 (_1.ptx:538) @%p8 bra $Lt_4_11266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf0 (_1.ptx:613) exit;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0xde8 (_1.ptx:610) @%p9 bra $Lt_4_11778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf0 (_1.ptx:613) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_M7fvvE"
Running: cat _ptx_M7fvvE | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_SIf3UU
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_SIf3UU --output-file  /dev/null 2> _ptx_M7fvvEinfo"
GPGPU-Sim PTX: Kernel '_Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_' : regs=19, lmem=0, smem=0, cmem=80
GPGPU-Sim PTX: Kernel '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_' : regs=17, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_M7fvvE _ptx2_SIf3UU _ptx_M7fvvEinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_ : hostFun 0x0x40fcb0, fat_cubin_handle = 1
Chose device: name='GPGPU-Sim_vGPGPU-Sim Simulator Version 3.2.2 ' index=0
Running single precision test

Performing stencil operation on host for later comparison with CUDA output
Depending on host capabilities, this may take a while.
Performing 1 warmup passes...
GPGPU-Sim PTX: cudaLaunch for 0x0x40fcb0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_' to stream 0, gridDim= (64,2,1) blockDim = (1,256,1) 
kernel '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 61440 (ipc=122.9) sim_rate=15360 (inst/sec) elapsed = 0:0:00:04 / Tue Mar 22 12:59:34 2016
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(25,0,0) tid=(0,63,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(59,0,0) tid=(0,255,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(36,0,0) tid=(0,191,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(48,0,0) tid=(0,159,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(0,0,0) tid=(0,159,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 477216 (ipc=318.1) sim_rate=95443 (inst/sec) elapsed = 0:0:00:05 / Tue Mar 22 12:59:35 2016
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(10,0,0) tid=(0,95,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(50,0,0) tid=(0,63,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 691200 (ipc=345.6) sim_rate=115200 (inst/sec) elapsed = 0:0:00:06 / Tue Mar 22 12:59:36 2016
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(36,0,0) tid=(0,191,0)
GPGPU-Sim uArch: cycles simulated: 3000  inst.: 850528 (ipc=283.5) sim_rate=121504 (inst/sec) elapsed = 0:0:00:07 / Tue Mar 22 12:59:37 2016
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(24,0,0) tid=(0,255,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(35,0,0) tid=(0,223,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(4,0,0) tid=(0,191,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(21,0,0) tid=(0,63,0)
GPGPU-Sim uArch: cycles simulated: 4500  inst.: 1207872 (ipc=268.4) sim_rate=150984 (inst/sec) elapsed = 0:0:00:08 / Tue Mar 22 12:59:38 2016
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(21,0,0) tid=(0,223,0)
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 1332192 (ipc=266.4) sim_rate=148021 (inst/sec) elapsed = 0:0:00:09 / Tue Mar 22 12:59:39 2016
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(32,0,0) tid=(0,191,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(36,0,0) tid=(0,63,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(21,0,0) tid=(0,191,0)
GPGPU-Sim uArch: cycles simulated: 6000  inst.: 1585365 (ipc=264.2) sim_rate=158536 (inst/sec) elapsed = 0:0:00:10 / Tue Mar 22 12:59:40 2016
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(38,0,0) tid=(0,45,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(34,0,0) tid=(0,117,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(63,0,0) tid=(0,245,0)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(60,0,0) tid=(0,160,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(20,1,0) tid=(0,134,0)
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 2069853 (ipc=295.7) sim_rate=188168 (inst/sec) elapsed = 0:0:00:11 / Tue Mar 22 12:59:41 2016
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(14,1,0) tid=(0,188,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(24,1,0) tid=(0,238,0)
GPGPU-Sim uArch: cycles simulated: 7500  inst.: 2261911 (ipc=301.6) sim_rate=188492 (inst/sec) elapsed = 0:0:00:12 / Tue Mar 22 12:59:42 2016
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(11,0,0) tid=(0,0,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(19,1,0) tid=(0,55,0)
GPGPU-Sim uArch: cycles simulated: 9000  inst.: 2509388 (ipc=278.8) sim_rate=193029 (inst/sec) elapsed = 0:0:00:13 / Tue Mar 22 12:59:43 2016
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(3,0,0) tid=(0,125,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(0,0,0) tid=(0,250,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(23,0,0) tid=(0,194,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(41,0,0) tid=(0,183,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(56,0,0) tid=(0,45,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(54,0,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 10000  inst.: 3042960 (ipc=304.3) sim_rate=217354 (inst/sec) elapsed = 0:0:00:14 / Tue Mar 22 12:59:44 2016
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(17,0,0) tid=(0,7,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(22,0,0) tid=(0,71,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(22,0,0) tid=(0,39,0)
GPGPU-Sim uArch: cycles simulated: 10500  inst.: 3358448 (ipc=319.9) sim_rate=223896 (inst/sec) elapsed = 0:0:00:15 / Tue Mar 22 12:59:45 2016
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(19,0,0) tid=(0,39,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(28,0,0) tid=(0,135,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(17,0,0) tid=(0,199,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(9,0,0) tid=(0,39,0)
GPGPU-Sim uArch: cycles simulated: 11500  inst.: 3781360 (ipc=328.8) sim_rate=236335 (inst/sec) elapsed = 0:0:00:16 / Tue Mar 22 12:59:46 2016
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(12,0,0) tid=(0,135,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(5,0,0) tid=(0,231,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(7,0,0) tid=(0,135,0)
GPGPU-Sim uArch: cycles simulated: 12000  inst.: 4074416 (ipc=339.5) sim_rate=239671 (inst/sec) elapsed = 0:0:00:17 / Tue Mar 22 12:59:47 2016
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(16,0,0) tid=(0,39,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(4,0,0) tid=(0,199,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(31,0,0) tid=(0,7,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(9,0,0) tid=(0,135,0)
GPGPU-Sim uArch: cycles simulated: 13000  inst.: 4512176 (ipc=347.1) sim_rate=250676 (inst/sec) elapsed = 0:0:00:18 / Tue Mar 22 12:59:48 2016
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(3,0,0) tid=(0,103,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(16,0,0) tid=(0,71,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(28,0,0) tid=(0,231,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(23,0,0) tid=(0,199,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(17,0,0) tid=(0,231,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (13968,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(13969,0)
GPGPU-Sim uArch: cycles simulated: 14000  inst.: 4969200 (ipc=354.9) sim_rate=261536 (inst/sec) elapsed = 0:0:00:19 / Tue Mar 22 12:59:49 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (14073,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(14074,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(33,0,0) tid=(0,135,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (14124,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(14125,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (14265,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(14266,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(52,0,0) tid=(0,135,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (14398,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(14399,0)
GPGPU-Sim uArch: cycles simulated: 14500  inst.: 5195152 (ipc=358.3) sim_rate=259757 (inst/sec) elapsed = 0:0:00:20 / Tue Mar 22 12:59:50 2016
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(36,0,0) tid=(0,135,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (14622,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(14623,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (14632,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(14633,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (14769,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(14770,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(28,0,0) tid=(0,231,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (14831,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(14832,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (14899,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(14900,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(50,0,0) tid=(0,199,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (14981,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(14982,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (15051,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(15052,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (15193,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(15194,0)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(53,0,0) tid=(0,71,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (15252,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(15253,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (15322,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(15323,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(47,0,0) tid=(0,135,0)
GPGPU-Sim uArch: cycles simulated: 15500  inst.: 5686380 (ipc=366.9) sim_rate=270780 (inst/sec) elapsed = 0:0:00:21 / Tue Mar 22 12:59:51 2016
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(15,0,0) tid=(0,127,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (15668,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(15669,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(63,0,0) tid=(0,4,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (15930,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(15931,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(7,1,0) tid=(0,134,0)
GPGPU-Sim uArch: cycles simulated: 16000  inst.: 5931212 (ipc=370.7) sim_rate=269600 (inst/sec) elapsed = 0:0:00:22 / Tue Mar 22 12:59:52 2016
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(26,0,0) tid=(0,238,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (16125,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(16126,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (16198,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(16199,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (16230,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(16231,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (16347,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(16348,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(52,0,0) tid=(0,82,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (16409,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(16410,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (16415,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(16416,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (16484,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(16485,0)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(59,0,0) tid=(0,206,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (16658,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(16659,0)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(10,1,0) tid=(0,167,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (16710,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(16711,0)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(35,0,0) tid=(0,164,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (16911,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(16912,0)
GPGPU-Sim uArch: cycles simulated: 17000  inst.: 6462469 (ipc=380.1) sim_rate=280976 (inst/sec) elapsed = 0:0:00:23 / Tue Mar 22 12:59:53 2016
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(39,0,0) tid=(0,232,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (17075,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(17076,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (17159,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(17160,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (17190,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(17191,0)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(27,1,0) tid=(0,94,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (17304,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(17305,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (17313,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(17314,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (17325,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(17326,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(41,0,0) tid=(0,251,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (17408,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(17409,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (17409,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(17410,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (17498,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(17499,0)
GPGPU-Sim uArch: cycles simulated: 17500  inst.: 6771661 (ipc=387.0) sim_rate=282152 (inst/sec) elapsed = 0:0:00:24 / Tue Mar 22 12:59:54 2016
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(37,0,0) tid=(0,243,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (17602,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(17603,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (17632,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(17633,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (17633,0), 5 CTAs running
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(45,0,0) tid=(0,232,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (17701,0), 5 CTAs running
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(54,0,0) tid=(0,225,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (17929,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (17952,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 18000  inst.: 7060758 (ipc=392.3) sim_rate=282430 (inst/sec) elapsed = 0:0:00:25 / Tue Mar 22 12:59:55 2016
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(57,1,0) tid=(0,102,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (18051,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (18077,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (18088,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (18098,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (18160,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (18176,0), 5 CTAs running
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(41,1,0) tid=(0,240,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (18251,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (18253,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (18278,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (18289,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (18392,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (18456,0), 5 CTAs running
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(40,1,0) tid=(0,80,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (18548,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (18787,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (18905,0), 4 CTAs running
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(51,1,0) tid=(0,241,0)
GPGPU-Sim uArch: cycles simulated: 19000  inst.: 7387675 (ipc=388.8) sim_rate=284141 (inst/sec) elapsed = 0:0:00:26 / Tue Mar 22 12:59:56 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (19140,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (19228,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (19235,0), 4 CTAs running
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(30,1,0) tid=(0,59,0)
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(28,1,0) tid=(0,213,0)
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(29,1,0) tid=(0,129,0)
GPGPU-Sim uArch: cycles simulated: 20500  inst.: 7695874 (ipc=375.4) sim_rate=285032 (inst/sec) elapsed = 0:0:00:27 / Tue Mar 22 12:59:57 2016
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(58,1,0) tid=(0,248,0)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(9,1,0) tid=(0,128,0)
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(4,1,0) tid=(0,50,0)
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(9,1,0) tid=(0,57,0)
GPGPU-Sim uArch: cycles simulated: 21500  inst.: 8111674 (ipc=377.3) sim_rate=289702 (inst/sec) elapsed = 0:0:00:28 / Tue Mar 22 12:59:58 2016
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(0,1,0) tid=(0,46,0)
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(1,1,0) tid=(0,225,0)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(61,0,0) tid=(0,192,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(1,1,0) tid=(0,50,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(5,1,0) tid=(0,173,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(17,1,0) tid=(0,147,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(62,0,0) tid=(0,94,0)
GPGPU-Sim uArch: cycles simulated: 22500  inst.: 8804175 (ipc=391.3) sim_rate=303592 (inst/sec) elapsed = 0:0:00:29 / Tue Mar 22 12:59:59 2016
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(15,1,0) tid=(0,14,0)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(22,1,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 23000  inst.: 9009916 (ipc=391.7) sim_rate=300330 (inst/sec) elapsed = 0:0:00:30 / Tue Mar 22 13:00:00 2016
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(23,1,0) tid=(0,18,0)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(5,1,0) tid=(0,231,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (23529,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (23539,0), 4 CTAs running
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(23,1,0) tid=(0,253,0)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(14,1,0) tid=(0,223,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (23962,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 24000  inst.: 9381152 (ipc=390.9) sim_rate=302617 (inst/sec) elapsed = 0:0:00:31 / Tue Mar 22 13:00:01 2016
GPGPU-Sim uArch: Shader 0 finished CTA #4 (24025,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (24132,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (24168,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (24171,0), 3 CTAs running
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(24,1,0) tid=(0,243,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (24482,0), 3 CTAs running
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(53,1,0) tid=(0,162,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (24622,0), 3 CTAs running
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(28,1,0) tid=(0,121,0)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(13,1,0) tid=(0,161,0)
GPGPU-Sim uArch: cycles simulated: 25000  inst.: 9816686 (ipc=392.7) sim_rate=306771 (inst/sec) elapsed = 0:0:00:32 / Tue Mar 22 13:00:02 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (25038,0), 4 CTAs running
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(12,1,0) tid=(0,170,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (25114,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (25244,0), 4 CTAs running
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(38,1,0) tid=(0,68,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (25347,0), 3 CTAs running
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(53,1,0) tid=(0,26,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (25532,0), 3 CTAs running
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(17,1,0) tid=(0,190,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (25582,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (25597,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (25707,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (25709,0), 2 CTAs running
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(43,1,0) tid=(0,35,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (25762,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (25765,0), 3 CTAs running
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(41,1,0) tid=(0,191,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (25987,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 26000  inst.: 10371725 (ipc=398.9) sim_rate=314294 (inst/sec) elapsed = 0:0:00:33 / Tue Mar 22 13:00:03 2016
GPGPU-Sim uArch: Shader 12 finished CTA #5 (26080,0), 2 CTAs running
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(48,1,0) tid=(0,12,0)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(44,1,0) tid=(0,14,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (26343,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 26500  inst.: 10590974 (ipc=399.7) sim_rate=311499 (inst/sec) elapsed = 0:0:00:34 / Tue Mar 22 13:00:04 2016
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(56,1,0) tid=(0,128,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (26595,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (26612,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (26768,0), 3 CTAs running
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(48,1,0) tid=(0,88,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (26944,0), 3 CTAs running
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(31,1,0) tid=(0,131,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (27030,0), 3 CTAs running
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(32,1,0) tid=(0,170,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (27214,0), 2 CTAs running
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(42,1,0) tid=(0,16,0)
GPGPU-Sim uArch: cycles simulated: 27500  inst.: 11129368 (ipc=404.7) sim_rate=317981 (inst/sec) elapsed = 0:0:00:35 / Tue Mar 22 13:00:05 2016
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(53,1,0) tid=(0,67,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (27579,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (27677,0), 2 CTAs running
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(42,1,0) tid=(0,186,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (27778,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (27837,0), 2 CTAs running
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(44,1,0) tid=(0,212,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (27925,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (28018,0), 2 CTAs running
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(50,1,0) tid=(0,126,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (28162,0), 1 CTAs running
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(54,1,0) tid=(0,112,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (28360,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (28457,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (28457,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 28500  inst.: 11592221 (ipc=406.7) sim_rate=322006 (inst/sec) elapsed = 0:0:00:36 / Tue Mar 22 13:00:06 2016
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(51,1,0) tid=(0,244,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (28776,0), 1 CTAs running
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(43,1,0) tid=(0,186,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (28869,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (28968,0), 1 CTAs running
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(45,1,0) tid=(0,191,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (29267,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (29272,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (29290,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(59,1,0) tid=(0,31,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (29410,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (29459,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 29500  inst.: 12006080 (ipc=407.0) sim_rate=324488 (inst/sec) elapsed = 0:0:00:37 / Tue Mar 22 13:00:07 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (29517,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(46,1,0) tid=(0,191,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (29618,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (29696,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (29742,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (29803,0), 1 CTAs running
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(61,1,0) tid=(0,191,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (29904,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (30010,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (30078,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (30088,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(52,1,0) tid=(0,223,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (30237,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (30268,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (30366,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (30369,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 30500  inst.: 12288128 (ipc=402.9) sim_rate=323371 (inst/sec) elapsed = 0:0:00:38 / Tue Mar 22 13:00:08 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (30752,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (30773,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (30820,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (30875,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (30963,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (31072,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (31141,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (31147,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: GPU detected kernel '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_' finished on shader 2.

GPGPU-Sim PTX: cudaLaunch for 0x0x40fcb0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_' to stream 0, gridDim= (64,2,1) blockDim = (1,256,1) 
kernel_name = _Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 31148
gpu_sim_insn = 12312064
gpu_ipc =     395.2762
gpu_tot_sim_cycle = 31148
gpu_tot_sim_insn = 12312064
gpu_tot_ipc =     395.2762
gpu_tot_issued_cta = 128
gpu_stall_dramfull = 45390
gpu_stall_icnt2sh    = 65775
gpu_total_sim_rate=324001

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 221824
	L1I_total_cache_misses = 4034
	L1I_total_cache_miss_rate = 0.0182
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4789
L1D_cache:
	L1D_cache_core[0]: Access = 2772, Miss = 2133, Miss_rate = 0.769, Pending_hits = 467, Reservation_fails = 7652
	L1D_cache_core[1]: Access = 2464, Miss = 1913, Miss_rate = 0.776, Pending_hits = 418, Reservation_fails = 8070
	L1D_cache_core[2]: Access = 2772, Miss = 2134, Miss_rate = 0.770, Pending_hits = 461, Reservation_fails = 7912
	L1D_cache_core[3]: Access = 2464, Miss = 1908, Miss_rate = 0.774, Pending_hits = 416, Reservation_fails = 7143
	L1D_cache_core[4]: Access = 2772, Miss = 2179, Miss_rate = 0.786, Pending_hits = 437, Reservation_fails = 8668
	L1D_cache_core[5]: Access = 2772, Miss = 2195, Miss_rate = 0.792, Pending_hits = 437, Reservation_fails = 8105
	L1D_cache_core[6]: Access = 2464, Miss = 1930, Miss_rate = 0.783, Pending_hits = 388, Reservation_fails = 8085
	L1D_cache_core[7]: Access = 2772, Miss = 2151, Miss_rate = 0.776, Pending_hits = 462, Reservation_fails = 7588
	L1D_cache_core[8]: Access = 2464, Miss = 1914, Miss_rate = 0.777, Pending_hits = 407, Reservation_fails = 8989
	L1D_cache_core[9]: Access = 2772, Miss = 2130, Miss_rate = 0.768, Pending_hits = 490, Reservation_fails = 8039
	L1D_cache_core[10]: Access = 2464, Miss = 1898, Miss_rate = 0.770, Pending_hits = 407, Reservation_fails = 7615
	L1D_cache_core[11]: Access = 2772, Miss = 2156, Miss_rate = 0.778, Pending_hits = 474, Reservation_fails = 8334
	L1D_cache_core[12]: Access = 2464, Miss = 1923, Miss_rate = 0.780, Pending_hits = 394, Reservation_fails = 7546
	L1D_cache_core[13]: Access = 2464, Miss = 1909, Miss_rate = 0.775, Pending_hits = 406, Reservation_fails = 7703
	L1D_cache_core[14]: Access = 2772, Miss = 2122, Miss_rate = 0.766, Pending_hits = 478, Reservation_fails = 7861
	L1D_total_cache_accesses = 39424
	L1D_total_cache_misses = 30595
	L1D_total_cache_miss_rate = 0.7761
	L1D_total_cache_pending_hits = 6542
	L1D_total_cache_reservation_fails = 119310
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.031
L1C_cache:
	L1C_total_cache_accesses = 7424
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0647
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2287
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6542
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14211
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 42790
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6944
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 76520
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 217790
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4034
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4789
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
958, 760, 760, 760, 760, 760, 760, 956, 958, 760, 760, 760, 760, 760, 760, 956, 958, 760, 760, 760, 760, 760, 760, 956, 479, 380, 380, 380, 380, 380, 380, 478, 479, 380, 380, 380, 380, 380, 380, 478, 479, 380, 380, 380, 380, 380, 380, 478, 
gpgpu_n_tot_thrd_icount = 13258752
gpgpu_n_tot_w_icount = 414336
gpgpu_n_stall_shd_mem = 137742
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14211
gpgpu_n_mem_write_global = 16384
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 330240
gpgpu_n_store_insn = 262144
gpgpu_n_shmem_insn = 2689536
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 229632
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 137742
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:191383	W0_Idle:43933	W0_Scoreboard:259556	W1:25216	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:384	W32:388736
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 113688 {8:14211,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1572864 {40:4096,72:4096,136:8192,}
traffic_breakdown_coretomem[INST_ACC_R] = 1560 {8:195,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1932696 {136:14211,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 131072 {8:16384,}
traffic_breakdown_memtocore[INST_ACC_R] = 26520 {136:195,}
maxmrqlatency = 875 
maxdqlatency = 0 
maxmflatency = 1592 
averagemflatency = 407 
max_icnt2mem_latency = 1087 
max_icnt2sh_latency = 31147 
mrq_lat_table:11628 	861 	897 	1628 	4161 	5222 	5379 	2532 	429 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6118 	16054 	8358 	80 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	11368 	2649 	2982 	6753 	4659 	2323 	69 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2569 	8151 	3433 	73 	0 	0 	0 	0 	0 	0 	6005 	10379 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	42 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        25        20        20        14        22        21        27        26        31        32        32        43        17        24        18        17 
dram[1]:        23        20        16        20        30        22        42        39        36        40        38        33        37        23        24        26 
dram[2]:        21        23        14        14        25        21        36        37        34        37        36        37        19        18        20        15 
dram[3]:        12        17        20        22        20        21        34        27        33        31        39        37        30        30        19        26 
dram[4]:        20        18        14        16        25        21        31        25        25        23        29        33        20        22        16        20 
dram[5]:        20        15        18        16        37        21        28        24        29        24        28        29        26        36        15        13 
maximum service time to same row:
dram[0]:      2466      2472      3560      3340      2394      2422      2454      2376      3608      3745      3492      3800      4116      4261      2388      2406 
dram[1]:      2458      2566      3664      3477      2766      2513      2638      2620      3757      3966      3674      3793      4190      4197      2928      2482 
dram[2]:      2841      2524      3628      3750      2163      2094      2336      2138      3950      3999      3834      4044      4597      4149      2743      2469 
dram[3]:      2129      2150      3351      3301      2163      2097      2116      2104      3554      3611      3495      3537      4052      3660      2119      2150 
dram[4]:      2310      2402      2928      3005      3131      2208      2205      2153      3282      3166      3298      3011      3653      3592      2126      2320 
dram[5]:      2144      2169      2973      3046      2182      2106      2132      2112      3260      3256      3361      3033      3802      3724      2135      2100 
average row accesses per activate:
dram[0]:  3.372093  3.282609  4.108434  3.761364  3.739583  3.933333  3.644231  3.375000  3.481482  3.126050  3.989011  3.760417  3.666667  3.510204  3.021505  3.076087 
dram[1]:  3.621951  3.465116  3.964706  4.234568  4.044445  3.774194  3.947917  3.254237  3.774510  3.449541  4.134831  4.193182  3.865169  3.694737  3.641026  3.282353 
dram[2]:  3.367816  3.111111  3.882353  3.975904  3.687500  3.394231  3.676471  3.780000  3.290909  3.416667  3.891304  3.755319  3.744444  3.201923  3.134831  3.270588 
dram[3]:  2.980198  3.559524  4.095238  4.592105  3.851064  3.696970  3.629630  3.860000  3.056452  2.984615  4.157303  3.925532  3.705263  4.094118  3.238636  3.628205 
dram[4]:  3.756410  3.564706  4.250000  3.623656  3.870968  3.460784  4.390805  3.845361  3.381818  3.737374  3.734694  3.977778  4.185185  3.703297  3.463415  3.365854 
dram[5]:  3.208791  3.448276  3.700000  4.151899  3.955056  3.900000  3.532710  3.403670  3.056452  3.495327  3.903226  3.718750  4.023809  4.156627  3.373494  2.936170 
average row locality = 32759/9009 = 3.636253
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       173       176       174       171       184       182       206       210       208       206       204       205       197       197       175       176 
dram[1]:       175       174       172       174       189       184       207       214       210       208       207       209       200       201       179       174 
dram[2]:       176       167       171       172       184       186       211       211       205       205       204       204       196       198       176       175 
dram[3]:       180       176       176       179       188       192       219       212       210       214       211       209       204       202       179       179 
dram[4]:       172       178       175       172       187       185       214       211       204       207       208       206       199       196       177       175 
dram[5]:       175       177       172       170       187       186       209       210       209       210       208       206       196       201       179       177 
total reads: 18430
bank skew: 219/167 = 1.31
chip skew: 3130/3041 = 1.03
number of total write accesses:
dram[0]:       117       126       167       160       175       172       173       168       168       166       159       156       144       147       106       107 
dram[1]:       122       124       165       169       175       167       172       170       175       168       161       160       144       150       105       105 
dram[2]:       117       113       159       158       170       167       164       167       157       164       154       149       141       135       103       103 
dram[3]:       121       123       168       170       174       174       173       174       169       174       159       160       148       146       106       104 
dram[4]:       121       125       165       165       173       168       168       162       168       163       158       152       140       141       107       101 
dram[5]:       117       123       161       158       165       165       169       161       170       164       155       151       142       144       101        99 
total reads: 14329
bank skew: 175/99 = 1.77
chip skew: 2443/2321 = 1.05
average mf latency per bank:
dram[0]:        405       371       395       387       372       375       389       378       367       373       398       396       409       399       401       385
dram[1]:        390       370       392       373       370       377       383       367       393       368       403       378       400       395       420       369
dram[2]:        410       370       384       355       365       340       375       373       388       356       402       373       400       368       406       384
dram[3]:        383       376       383       377       367       343       370       369       369       356       390       395       395       387       384       396
dram[4]:        400       379       379       378       383       356       385       370       378       371       402       380       411       377       430       391
dram[5]:        371       379       362       383       352       353       369       376       359       355       371       382       393       387       380       385
maximum mf latency per bank:
dram[0]:        947       858      1011      1205      1254      1145      1083       978       823       988       885       950       911      1065       942       884
dram[1]:       1287       984      1048      1046      1006       964      1217      1037      1457      1074      1313       993      1003      1124      1006       820
dram[2]:       1008      1078      1102       990       961       821       905      1592       879       930       985      1225      1077       836       821      1094
dram[3]:        969      1093      1191      1348      1078       990       983       933       843       867      1140      1495      1168      1275       979      1165
dram[4]:        864      1124      1068      1103       963       853       929       885       890       974       908      1132      1056       736       988      1010
dram[5]:        825       851      1029      1134      1036       811      1251       911       901       841       890       960       845       909       999       778

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41115 n_nop=28110 n_act=1542 n_pre=1526 n_req=5455 n_rd=6088 n_write=3849 bw_util=0.4834
n_activity=32877 dram_eff=0.6045
bk0: 346a 31289i bk1: 352a 30697i bk2: 348a 28617i bk3: 342a 28357i bk4: 368a 27822i bk5: 364a 27956i bk6: 412a 27361i bk7: 420a 26671i bk8: 416a 28985i bk9: 412a 27921i bk10: 408a 28031i bk11: 410a 27880i bk12: 394a 28735i bk13: 394a 27757i bk14: 350a 30196i bk15: 352a 30418i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.60306
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41115 n_nop=28214 n_act=1466 n_pre=1450 n_req=5509 n_rd=6154 n_write=3831 bw_util=0.4857
n_activity=33213 dram_eff=0.6013
bk0: 350a 31351i bk1: 348a 30956i bk2: 344a 28950i bk3: 348a 28740i bk4: 378a 28523i bk5: 368a 27926i bk6: 414a 27276i bk7: 428a 26433i bk8: 420a 28375i bk9: 416a 28140i bk10: 414a 28221i bk11: 418a 28493i bk12: 400a 28716i bk13: 402a 28198i bk14: 358a 31084i bk15: 348a 31250i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.57125
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41115 n_nop=28209 n_act=1519 n_pre=1503 n_req=5362 n_rd=6082 n_write=3802 bw_util=0.4808
n_activity=32397 dram_eff=0.6102
bk0: 352a 30344i bk1: 334a 31023i bk2: 342a 28264i bk3: 344a 28548i bk4: 368a 27583i bk5: 372a 28165i bk6: 422a 27030i bk7: 422a 25908i bk8: 410a 28806i bk9: 410a 28452i bk10: 408a 28605i bk11: 408a 27853i bk12: 392a 28352i bk13: 396a 28883i bk14: 352a 30390i bk15: 350a 30503i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.38127
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0x801f0900, atomic=0 1 entries : 0x7f3b2cae5850 :  mf: uid=407100, sid02:w23, part=3, addr=0x801f0900, load , size=32, unknown  status = IN_PARTITION_DRAM (31144), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41115 n_nop=27917 n_act=1529 n_pre=1513 n_req=5573 n_rd=6260 n_write=3896 bw_util=0.494
n_activity=33830 dram_eff=0.6004
bk0: 360a 30660i bk1: 352a 30623i bk2: 352a 28798i bk3: 358a 28685i bk4: 376a 27276i bk5: 384a 27331i bk6: 438a 26543i bk7: 424a 26894i bk8: 420a 28199i bk9: 428a 27031i bk10: 422a 27873i bk11: 418a 27817i bk12: 408a 28660i bk13: 404a 28439i bk14: 358a 30262i bk15: 358a 30470i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.71864
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41115 n_nop=28363 n_act=1448 n_pre=1432 n_req=5443 n_rd=6132 n_write=3740 bw_util=0.4802
n_activity=32231 dram_eff=0.6126
bk0: 344a 30870i bk1: 356a 31195i bk2: 350a 28643i bk3: 344a 28100i bk4: 374a 27915i bk5: 370a 27669i bk6: 428a 27615i bk7: 422a 26400i bk8: 408a 29082i bk9: 414a 28092i bk10: 416a 27816i bk11: 412a 27981i bk12: 398a 28498i bk13: 392a 27728i bk14: 354a 29313i bk15: 350a 30032i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.68428
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41115 n_nop=28156 n_act=1506 n_pre=1490 n_req=5417 n_rd=6144 n_write=3819 bw_util=0.4846
n_activity=33317 dram_eff=0.5981
bk0: 350a 31195i bk1: 354a 31022i bk2: 344a 28580i bk3: 340a 29175i bk4: 374a 28369i bk5: 372a 27846i bk6: 418a 27707i bk7: 420a 26865i bk8: 418a 27834i bk9: 420a 27989i bk10: 416a 28598i bk11: 412a 28123i bk12: 392a 28935i bk13: 402a 28520i bk14: 358a 30537i bk15: 354a 30556i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.42116

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2620, Miss = 1521, Miss_rate = 0.581, Pending_hits = 209, Reservation_fails = 260
L2_cache_bank[1]: Access = 2644, Miss = 1523, Miss_rate = 0.576, Pending_hits = 195, Reservation_fails = 210
L2_cache_bank[2]: Access = 2472, Miss = 1539, Miss_rate = 0.623, Pending_hits = 212, Reservation_fails = 573
L2_cache_bank[3]: Access = 2464, Miss = 1538, Miss_rate = 0.624, Pending_hits = 197, Reservation_fails = 243
L2_cache_bank[4]: Access = 2644, Miss = 1523, Miss_rate = 0.576, Pending_hits = 182, Reservation_fails = 321
L2_cache_bank[5]: Access = 2598, Miss = 1518, Miss_rate = 0.584, Pending_hits = 171, Reservation_fails = 197
L2_cache_bank[6]: Access = 2585, Miss = 1567, Miss_rate = 0.606, Pending_hits = 218, Reservation_fails = 254
L2_cache_bank[7]: Access = 2543, Miss = 1563, Miss_rate = 0.615, Pending_hits = 207, Reservation_fails = 167
L2_cache_bank[8]: Access = 2621, Miss = 1536, Miss_rate = 0.586, Pending_hits = 229, Reservation_fails = 995
L2_cache_bank[9]: Access = 2606, Miss = 1530, Miss_rate = 0.587, Pending_hits = 202, Reservation_fails = 386
L2_cache_bank[10]: Access = 2514, Miss = 1535, Miss_rate = 0.611, Pending_hits = 209, Reservation_fails = 345
L2_cache_bank[11]: Access = 2494, Miss = 1537, Miss_rate = 0.616, Pending_hits = 199, Reservation_fails = 318
L2_total_cache_accesses = 30805
L2_total_cache_misses = 18430
L2_total_cache_miss_rate = 0.5983
L2_total_cache_pending_hits = 2430
L2_total_cache_reservation_fails = 4269
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4823
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9361
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2501
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4968
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2361
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9055
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 762
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 143
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 39
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 906
L2_cache_data_port_util = 0.101
L2_cache_fill_port_util = 0.197

icnt_total_pkts_mem_to_simt=88459
icnt_total_pkts_simt_to_mem=75861
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 26.0128
	minimum = 6
	maximum = 602
Network latency average = 18.7576
	minimum = 6
	maximum = 484
Slowest packet = 17828
Flit latency average = 18.5742
	minimum = 6
	maximum = 480
Slowest flit = 127950
Fragmentation average = 0.209349
	minimum = 0
	maximum = 285
Injected packet rate average = 0.0732584
	minimum = 0.0613844 (at node 10)
	maximum = 0.0848851 (at node 16)
Accepted packet rate average = 0.0732584
	minimum = 0.0613844 (at node 10)
	maximum = 0.0848851 (at node 16)
Injected flit rate average = 0.195387
	minimum = 0.151791 (at node 10)
	maximum = 0.25183 (at node 19)
Accepted flit rate average= 0.195387
	minimum = 0.175356 (at node 10)
	maximum = 0.206594 (at node 5)
Injected packet length average = 2.6671
Accepted packet length average = 2.6671
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.0128 (1 samples)
	minimum = 6 (1 samples)
	maximum = 602 (1 samples)
Network latency average = 18.7576 (1 samples)
	minimum = 6 (1 samples)
	maximum = 484 (1 samples)
Flit latency average = 18.5742 (1 samples)
	minimum = 6 (1 samples)
	maximum = 480 (1 samples)
Fragmentation average = 0.209349 (1 samples)
	minimum = 0 (1 samples)
	maximum = 285 (1 samples)
Injected packet rate average = 0.0732584 (1 samples)
	minimum = 0.0613844 (1 samples)
	maximum = 0.0848851 (1 samples)
Accepted packet rate average = 0.0732584 (1 samples)
	minimum = 0.0613844 (1 samples)
	maximum = 0.0848851 (1 samples)
Injected flit rate average = 0.195387 (1 samples)
	minimum = 0.151791 (1 samples)
	maximum = 0.25183 (1 samples)
Accepted flit rate average = 0.195387 (1 samples)
	minimum = 0.175356 (1 samples)
	maximum = 0.206594 (1 samples)
Injected packet size average = 2.6671 (1 samples)
Accepted packet size average = 2.6671 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 38 sec (38 sec)
gpgpu_simulation_rate = 324001 (inst/sec)
gpgpu_simulation_rate = 819 (cycle/sec)
kernel '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,31148)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,31148)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,31148)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,31148)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,31148)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,31148)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,31148)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,31148)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,31148)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,31148)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,31148)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,31148)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,31148)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,31148)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,31148)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,31148)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,31148)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,31148)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,31148)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,31148)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,31148)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,31148)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,31148)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,31148)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,31148)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,31148)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,31148)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,31148)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,31148)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,31148)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,31148)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,31148)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,31148)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,31148)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,31148)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,31148)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,31148)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,31148)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,31148)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,31148)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,31148)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,31148)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,31148)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,31148)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,31148)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,31148)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,31148)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,31148)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,31148)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,31148)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,31148)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,31148)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,31148)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,31148)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,31148)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,31148)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,31148)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,31148)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,31148)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,31148)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,31148)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,31148)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,31148)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,31148)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,31148)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,31148)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,31148)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,31148)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,31148)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,31148)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,31148)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,31148)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,31148)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,31148)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,31148)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,31148)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,31148)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,31148)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,31148)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,31148)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,31148)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,31148)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,31148)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,31148)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,31148)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,31148)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,31148)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,31148)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,31148)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,31148)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(44,0,0) tid=(0,255,0)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(14,0,0) tid=(0,127,0)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(13,0,0) tid=(0,223,0)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(16,0,0) tid=(0,223,0)
GPGPU-Sim uArch: cycles simulated: 31648  inst.: 12701120 (ipc=778.1) sim_rate=325669 (inst/sec) elapsed = 0:0:00:39 / Tue Mar 22 13:00:09 2016
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(27,0,0) tid=(0,159,0)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(54,0,0) tid=(0,31,0)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(51,0,0) tid=(0,63,0)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(18,0,0) tid=(0,255,0)
GPGPU-Sim uArch: cycles simulated: 32148  inst.: 13070368 (ipc=758.3) sim_rate=326759 (inst/sec) elapsed = 0:0:00:40 / Tue Mar 22 13:00:10 2016
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(35,0,0) tid=(0,191,0)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(27,0,0) tid=(0,127,0)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(36,0,0) tid=(0,127,0)
GPGPU-Sim uArch: cycles simulated: 33148  inst.: 13314176 (ipc=501.1) sim_rate=324736 (inst/sec) elapsed = 0:0:00:41 / Tue Mar 22 13:00:11 2016
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(41,0,0) tid=(0,191,0)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(35,0,0) tid=(0,63,0)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(25,0,0) tid=(0,255,0)
GPGPU-Sim uArch: cycles simulated: 34648  inst.: 13687968 (ipc=393.1) sim_rate=325904 (inst/sec) elapsed = 0:0:00:42 / Tue Mar 22 13:00:12 2016
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(12,0,0) tid=(0,191,0)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(31,0,0) tid=(0,16,0)
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(34,0,0) tid=(0,252,0)
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(54,0,0) tid=(0,112,0)
GPGPU-Sim uArch: cycles simulated: 35648  inst.: 14058871 (ipc=388.2) sim_rate=326950 (inst/sec) elapsed = 0:0:00:43 / Tue Mar 22 13:00:13 2016
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(7,1,0) tid=(0,30,0)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(61,0,0) tid=(0,134,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(17,0,0) tid=(0,228,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(43,0,0) tid=(0,220,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(59,0,0) tid=(0,226,0)
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(24,1,0) tid=(0,192,0)
GPGPU-Sim uArch: cycles simulated: 36648  inst.: 14595187 (ipc=415.1) sim_rate=331708 (inst/sec) elapsed = 0:0:00:44 / Tue Mar 22 13:00:14 2016
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(3,1,0) tid=(0,184,0)
GPGPU-Sim uArch: cycles simulated: 37648  inst.: 14738051 (ipc=373.2) sim_rate=327512 (inst/sec) elapsed = 0:0:00:45 / Tue Mar 22 13:00:15 2016
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(22,1,0) tid=(0,203,0)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(2,0,0) tid=(0,196,0)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(9,0,0) tid=(0,13,0)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(5,0,0) tid=(0,231,0)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(2,1,0) tid=(0,191,0)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(11,0,0) tid=(0,124,0)
GPGPU-Sim uArch: cycles simulated: 38648  inst.: 15259771 (ipc=393.0) sim_rate=331734 (inst/sec) elapsed = 0:0:00:46 / Tue Mar 22 13:00:16 2016
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(44,0,0) tid=(0,80,0)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(22,0,0) tid=(0,118,0)
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(0,0,0) tid=(0,6,0)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(1,0,0) tid=(0,232,0)
GPGPU-Sim uArch: cycles simulated: 39148  inst.: 15688717 (ipc=422.1) sim_rate=333802 (inst/sec) elapsed = 0:0:00:47 / Tue Mar 22 13:00:17 2016
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(24,0,0) tid=(0,113,0)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(5,0,0) tid=(0,82,0)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(16,0,0) tid=(0,134,0)
GPGPU-Sim uArch: cycles simulated: 39648  inst.: 15973632 (ipc=430.8) sim_rate=332784 (inst/sec) elapsed = 0:0:00:48 / Tue Mar 22 13:00:18 2016
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(2,0,0) tid=(0,191,0)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(2,0,0) tid=(0,9,0)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(3,0,0) tid=(0,136,0)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(32,0,0) tid=(0,130,0)
GPGPU-Sim uArch: cycles simulated: 40648  inst.: 16416019 (ipc=432.0) sim_rate=335020 (inst/sec) elapsed = 0:0:00:49 / Tue Mar 22 13:00:19 2016
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(18,0,0) tid=(0,216,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (9586,31148), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(9587,31148)
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(16,0,0) tid=(0,7,0)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(9,0,0) tid=(0,190,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (9991,31148), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(9992,31148)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(42,0,0) tid=(0,128,0)
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(35,0,0) tid=(0,201,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (10354,31148), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(10355,31148)
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(40,0,0) tid=(0,218,0)
GPGPU-Sim uArch: cycles simulated: 41648  inst.: 16956586 (ipc=442.3) sim_rate=339131 (inst/sec) elapsed = 0:0:00:50 / Tue Mar 22 13:00:20 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (10531,31148), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(10532,31148)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (10544,31148), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(10545,31148)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (10553,31148), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(10554,31148)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (10583,31148), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(10584,31148)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (10660,31148), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(10661,31148)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(44,0,0) tid=(0,5,0)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(21,0,0) tid=(0,41,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (10948,31148), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(10949,31148)
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(6,0,0) tid=(0,240,0)
GPGPU-Sim uArch: cycles simulated: 42148  inst.: 17245070 (ipc=448.5) sim_rate=338138 (inst/sec) elapsed = 0:0:00:51 / Tue Mar 22 13:00:21 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (11043,31148), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(11044,31148)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(20,0,0) tid=(0,97,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (11279,31148), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(11280,31148)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (11356,31148), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(11357,31148)
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(40,0,0) tid=(0,143,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (11468,31148), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(11469,31148)
GPGPU-Sim uArch: cycles simulated: 42648  inst.: 17507868 (ipc=451.8) sim_rate=336689 (inst/sec) elapsed = 0:0:00:52 / Tue Mar 22 13:00:22 2016
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(43,0,0) tid=(0,38,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (11622,31148), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(11623,31148)
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(38,0,0) tid=(0,223,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (11726,31148), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(11727,31148)
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(44,0,0) tid=(0,46,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (11976,31148), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(11977,31148)
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(32,0,0) tid=(0,231,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (12160,31148), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(12161,31148)
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(38,0,0) tid=(0,233,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (12270,31148), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(12271,31148)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (12308,31148), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(12309,31148)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (12363,31148), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(12364,31148)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (12370,31148), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(12371,31148)
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(45,0,0) tid=(0,152,0)
GPGPU-Sim uArch: cycles simulated: 43648  inst.: 18097568 (ipc=462.8) sim_rate=341463 (inst/sec) elapsed = 0:0:00:53 / Tue Mar 22 13:00:23 2016
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(44,0,0) tid=(0,116,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (12640,31148), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(12641,31148)
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(40,0,0) tid=(0,101,0)
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(43,0,0) tid=(0,191,0)
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(35,0,0) tid=(0,183,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (12978,31148), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(12979,31148)
GPGPU-Sim uArch: cycles simulated: 44148  inst.: 18446540 (ipc=471.9) sim_rate=341602 (inst/sec) elapsed = 0:0:00:54 / Tue Mar 22 13:00:24 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (13078,31148), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(13079,31148)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (13083,31148), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(13084,31148)
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(59,0,0) tid=(0,110,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (13158,31148), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(13159,31148)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (13306,31148), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(13307,31148)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (13316,31148), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(13317,31148)
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(35,0,0) tid=(0,181,0)
GPGPU-Sim uArch: cycles simulated: 44648  inst.: 18724667 (ipc=475.0) sim_rate=340448 (inst/sec) elapsed = 0:0:00:55 / Tue Mar 22 13:00:25 2016
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(6,1,0) tid=(0,189,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (13515,31148), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(13516,31148)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (13529,31148), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(13530,31148)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (13604,31148), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(13605,31148)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13691,31148), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(13692,31148)
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(58,0,0) tid=(0,129,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (13853,31148), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(13854,31148)
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(54,0,0) tid=(0,149,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (13963,31148), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(13964,31148)
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(40,1,0) tid=(0,40,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (14193,31148), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(14194,31148)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (14199,31148), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(14200,31148)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (14233,31148), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(14234,31148)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (14252,31148), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(14253,31148)
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(51,0,0) tid=(0,229,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (14422,31148), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (14422,31148), 5 CTAs running
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(35,1,0) tid=(0,92,0)
GPGPU-Sim uArch: cycles simulated: 45648  inst.: 19242990 (ipc=478.0) sim_rate=343624 (inst/sec) elapsed = 0:0:00:56 / Tue Mar 22 13:00:26 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (14601,31148), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (14611,31148), 5 CTAs running
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(45,1,0) tid=(0,161,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (14779,31148), 5 CTAs running
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(36,1,0) tid=(0,166,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (14914,31148), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (14998,31148), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 46148  inst.: 19478029 (ipc=477.7) sim_rate=341719 (inst/sec) elapsed = 0:0:00:57 / Tue Mar 22 13:00:27 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (15011,31148), 5 CTAs running
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(48,1,0) tid=(0,2,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (15098,31148), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (15246,31148), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (15284,31148), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (15312,31148), 5 CTAs running
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(59,1,0) tid=(0,251,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (15388,31148), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (15404,31148), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (15510,31148), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (15512,31148), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (15560,31148), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (15562,31148), 5 CTAs running
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(44,1,0) tid=(0,218,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (15742,31148), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (15846,31148), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (15848,31148), 4 CTAs running
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(55,1,0) tid=(0,85,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (16185,31148), 5 CTAs running
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(57,1,0) tid=(0,221,0)
GPGPU-Sim uArch: cycles simulated: 47648  inst.: 19926864 (ipc=461.5) sim_rate=343566 (inst/sec) elapsed = 0:0:00:58 / Tue Mar 22 13:00:28 2016
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(10,1,0) tid=(0,133,0)
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(61,0,0) tid=(0,175,0)
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(2,1,0) tid=(0,60,0)
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(5,1,0) tid=(0,160,0)
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(10,1,0) tid=(0,36,0)
GPGPU-Sim uArch: cycles simulated: 48648  inst.: 20403680 (ipc=462.4) sim_rate=345825 (inst/sec) elapsed = 0:0:00:59 / Tue Mar 22 13:00:29 2016
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(4,1,0) tid=(0,45,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (17757,31148), 4 CTAs running
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(6,1,0) tid=(0,109,0)
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(10,1,0) tid=(0,68,0)
GPGPU-Sim uArch: cycles simulated: 49148  inst.: 20716874 (ipc=466.9) sim_rate=345281 (inst/sec) elapsed = 0:0:01:00 / Tue Mar 22 13:00:30 2016
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(1,1,0) tid=(0,4,0)
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(19,1,0) tid=(0,7,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (18403,31148), 4 CTAs running
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(8,1,0) tid=(0,235,0)
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(5,1,0) tid=(0,178,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (18699,31148), 4 CTAs running
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(24,1,0) tid=(0,119,0)
GPGPU-Sim uArch: cycles simulated: 50148  inst.: 21261280 (ipc=471.0) sim_rate=348545 (inst/sec) elapsed = 0:0:01:01 / Tue Mar 22 13:00:31 2016
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(63,0,0) tid=(0,78,0)
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(23,1,0) tid=(0,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (19446,31148), 4 CTAs running
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(19,1,0) tid=(0,242,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (19676,31148), 3 CTAs running
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(23,1,0) tid=(0,214,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (19831,31148), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (19938,31148), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 51148  inst.: 21658922 (ipc=467.3) sim_rate=349337 (inst/sec) elapsed = 0:0:01:02 / Tue Mar 22 13:00:32 2016
GPGPU-Sim uArch: Shader 9 finished CTA #4 (20002,31148), 4 CTAs running
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(63,0,0) tid=(0,244,0)
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(12,1,0) tid=(0,101,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (20332,31148), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (20399,31148), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (20602,31148), 3 CTAs running
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(39,1,0) tid=(0,26,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (20827,31148), 3 CTAs running
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(39,1,0) tid=(0,37,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (20917,31148), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (20922,31148), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (20931,31148), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (20961,31148), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 52148  inst.: 22063116 (ipc=464.3) sim_rate=350208 (inst/sec) elapsed = 0:0:01:03 / Tue Mar 22 13:00:33 2016
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(49,1,0) tid=(0,232,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (21169,31148), 4 CTAs running
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(23,1,0) tid=(0,228,0)
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(31,1,0) tid=(0,154,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (21587,31148), 3 CTAs running
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(27,1,0) tid=(0,21,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (21728,31148), 3 CTAs running
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(33,1,0) tid=(0,149,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (21807,31148), 2 CTAs running
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(36,1,0) tid=(0,183,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (21939,31148), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (21944,31148), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 53148  inst.: 22621835 (ipc=468.6) sim_rate=353466 (inst/sec) elapsed = 0:0:01:04 / Tue Mar 22 13:00:34 2016
GPGPU-Sim uArch: Shader 14 finished CTA #5 (22070,31148), 2 CTAs running
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(29,1,0) tid=(0,211,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (22166,31148), 2 CTAs running
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(43,1,0) tid=(0,64,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (22240,31148), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (22340,31148), 3 CTAs running
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(35,1,0) tid=(0,19,0)
GPGPU-Sim uArch: cycles simulated: 53648  inst.: 22912039 (ipc=471.1) sim_rate=352492 (inst/sec) elapsed = 0:0:01:05 / Tue Mar 22 13:00:35 2016
GPGPU-Sim uArch: Shader 7 finished CTA #5 (22521,31148), 3 CTAs running
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(27,1,0) tid=(0,214,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (22647,31148), 2 CTAs running
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(30,1,0) tid=(0,53,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (22880,31148), 2 CTAs running
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(31,1,0) tid=(0,160,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (23014,31148), 2 CTAs running
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(50,1,0) tid=(0,124,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (23273,31148), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (23320,31148), 2 CTAs running
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(36,1,0) tid=(0,41,0)
GPGPU-Sim uArch: cycles simulated: 54648  inst.: 23426924 (ipc=473.0) sim_rate=354953 (inst/sec) elapsed = 0:0:01:06 / Tue Mar 22 13:00:36 2016
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(29,1,0) tid=(0,236,0)
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(41,1,0) tid=(0,109,0)
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(57,1,0) tid=(0,104,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (24247,31148), 2 CTAs running
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(43,1,0) tid=(0,114,0)
GPGPU-Sim uArch: cycles simulated: 55648  inst.: 23826237 (ipc=470.0) sim_rate=355615 (inst/sec) elapsed = 0:0:01:07 / Tue Mar 22 13:00:37 2016
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(43,1,0) tid=(0,190,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (24638,31148), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (24662,31148), 1 CTAs running
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(57,1,0) tid=(0,125,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (24817,31148), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (25006,31148), 1 CTAs running
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(55,1,0) tid=(0,167,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (25201,31148), 1 CTAs running
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(53,1,0) tid=(0,184,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (25263,31148), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (25270,31148), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (25282,31148), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (25422,31148), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (25422,31148), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (25491,31148), 1 CTAs running
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(61,1,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 56648  inst.: 24272189 (ipc=469.0) sim_rate=356943 (inst/sec) elapsed = 0:0:01:08 / Tue Mar 22 13:00:38 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (25505,31148), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (25547,31148), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (25619,31148), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (25690,31148), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (25765,31148), 1 CTAs running
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(60,1,0) tid=(0,72,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (25824,31148), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (25889,31148), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (25912,31148), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (25913,31148), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (25957,31148), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (25959,31148), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (25961,31148), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (26026,31148), 1 CTAs running
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(59,1,0) tid=(0,224,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (26251,31148), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (26255,31148), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (26408,31148), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (26488,31148), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (26498,31148), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(63,1,0) tid=(0,31,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (26803,31148), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (26858,31148), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (26872,31148), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (26883,31148), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: cycles simulated: 58148  inst.: 24589696 (ipc=454.7) sim_rate=356372 (inst/sec) elapsed = 0:0:01:09 / Tue Mar 22 13:00:39 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (27520,31148), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (28042,31148), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: GPU detected kernel '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_' finished on shader 5.
kernel_name = _Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 28043
gpu_sim_insn = 12312064
gpu_ipc =     439.0423
gpu_tot_sim_cycle = 59191
gpu_tot_sim_insn = 24624128
gpu_tot_ipc =     416.0114
gpu_tot_issued_cta = 256
gpu_stall_dramfull = 81424
gpu_stall_icnt2sh    = 117988
gpu_total_sim_rate=356871

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 443648
	L1I_total_cache_misses = 4034
	L1I_total_cache_miss_rate = 0.0091
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4789
L1D_cache:
	L1D_cache_core[0]: Access = 5544, Miss = 4259, Miss_rate = 0.768, Pending_hits = 972, Reservation_fails = 12782
	L1D_cache_core[1]: Access = 4928, Miss = 3803, Miss_rate = 0.772, Pending_hits = 848, Reservation_fails = 13847
	L1D_cache_core[2]: Access = 5236, Miss = 4037, Miss_rate = 0.771, Pending_hits = 864, Reservation_fails = 13529
	L1D_cache_core[3]: Access = 5236, Miss = 4011, Miss_rate = 0.766, Pending_hits = 907, Reservation_fails = 12580
	L1D_cache_core[4]: Access = 5236, Miss = 4063, Miss_rate = 0.776, Pending_hits = 865, Reservation_fails = 14207
	L1D_cache_core[5]: Access = 5544, Miss = 4303, Miss_rate = 0.776, Pending_hits = 947, Reservation_fails = 13115
	L1D_cache_core[6]: Access = 4928, Miss = 3835, Miss_rate = 0.778, Pending_hits = 794, Reservation_fails = 13355
	L1D_cache_core[7]: Access = 5544, Miss = 4324, Miss_rate = 0.780, Pending_hits = 923, Reservation_fails = 13464
	L1D_cache_core[8]: Access = 5236, Miss = 4065, Miss_rate = 0.776, Pending_hits = 856, Reservation_fails = 14709
	L1D_cache_core[9]: Access = 5544, Miss = 4295, Miss_rate = 0.775, Pending_hits = 944, Reservation_fails = 13782
	L1D_cache_core[10]: Access = 5236, Miss = 3997, Miss_rate = 0.763, Pending_hits = 917, Reservation_fails = 12767
	L1D_cache_core[11]: Access = 5544, Miss = 4242, Miss_rate = 0.765, Pending_hits = 997, Reservation_fails = 13559
	L1D_cache_core[12]: Access = 4928, Miss = 3806, Miss_rate = 0.772, Pending_hits = 830, Reservation_fails = 12935
	L1D_cache_core[13]: Access = 4928, Miss = 3790, Miss_rate = 0.769, Pending_hits = 836, Reservation_fails = 13005
	L1D_cache_core[14]: Access = 5236, Miss = 4001, Miss_rate = 0.764, Pending_hits = 935, Reservation_fails = 12693
	L1D_total_cache_accesses = 78848
	L1D_total_cache_misses = 60831
	L1D_total_cache_miss_rate = 0.7715
	L1D_total_cache_pending_hits = 13435
	L1D_total_cache_reservation_fails = 200329
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.033
L1C_cache:
	L1C_total_cache_accesses = 14848
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0323
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4582
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13435
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 28063
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 66857
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 14368
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 133472
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 439614
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4034
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4789
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1916, 1520, 1520, 1520, 1520, 1520, 1520, 1912, 1916, 1520, 1520, 1520, 1520, 1520, 1520, 1912, 1916, 1520, 1520, 1520, 1520, 1520, 1520, 1912, 958, 760, 760, 760, 760, 760, 760, 956, 958, 760, 760, 760, 760, 760, 760, 956, 958, 760, 760, 760, 760, 760, 760, 956, 
gpgpu_n_tot_thrd_icount = 26517504
gpgpu_n_tot_w_icount = 828672
gpgpu_n_stall_shd_mem = 237193
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 28063
gpgpu_n_mem_write_global = 32768
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 660480
gpgpu_n_store_insn = 524288
gpgpu_n_shmem_insn = 5379072
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 459264
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 237193
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:333798	W0_Idle:64611	W0_Scoreboard:477797	W1:50432	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:768	W32:777472
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 224504 {8:28063,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3145728 {40:8192,72:8192,136:16384,}
traffic_breakdown_coretomem[INST_ACC_R] = 1560 {8:195,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3816568 {136:28063,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 262144 {8:32768,}
traffic_breakdown_memtocore[INST_ACC_R] = 26520 {136:195,}
maxmrqlatency = 875 
maxdqlatency = 0 
maxmflatency = 1592 
averagemflatency = 406 
max_icnt2mem_latency = 1087 
max_icnt2sh_latency = 59190 
mrq_lat_table:22803 	1593 	1843 	3332 	8245 	10969 	11732 	5761 	872 	47 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	12005 	32692 	15980 	169 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	22940 	6121 	6110 	12475 	9197 	4098 	98 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5687 	16079 	6213 	99 	0 	0 	0 	0 	0 	0 	6005 	10379 	16384 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10 	81 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        44        51        42        36        26        32        30        26        31        32        32        43        23        24        40        41 
dram[1]:        46        51        37        35        38        25        42        39        36        40        38        33        37        28        43        42 
dram[2]:        45        45        28        42        29        26        36        37        34        37        36        37        26        27        43        40 
dram[3]:        42        45        33        38        22        43        34        27        33        31        39        37        30        30        44        41 
dram[4]:        43        47        30        30        25        23        31        27        27        25        29        33        20        22        43        38 
dram[5]:        45        43        37        34        37        37        31        26        31        30        33        30        26        36        39        46 
maximum service time to same row:
dram[0]:      3331      2472      3560      3340      2394      2422      2454      2376      3608      3745      3492      3800      4116      4261      2825      2406 
dram[1]:      2458      2566      3664      3477      2766      2513      2638      2620      3757      3966      3674      3793      4190      4197      2928      2482 
dram[2]:      2841      2524      3628      3750      2163      2094      2336      2694      3950      3999      3834      4044      4597      4149      2743      2469 
dram[3]:      2129      2277      3351      3301      2163      3570      2116      2104      3554      3611      3495      3537      4052      3660      2978      2804 
dram[4]:      2310      2402      2928      3005      3131      2208      2205      2153      3282      3166      3298      3011      3653      3592      2266      2320 
dram[5]:      2362      2169      3015      3046      2182      2483      2180      2112      3260      3256      3361      3033      3802      3724      2585      3295 
average row accesses per activate:
dram[0]:  3.714286  3.751515  3.637931  3.539326  3.378788  3.759777  3.474419  3.310044  3.315789  3.429864  3.768473  3.572770  3.254386  3.495283  3.760479  3.666667 
dram[1]:  3.877301  3.727273  3.688235  3.632184  3.718232  3.492228  3.770000  3.246809  3.845000  3.695652  3.870000  3.994792  3.574163  3.511737  4.326530  4.236486 
dram[2]:  3.660919  3.627907  3.720238  3.649425  3.681319  3.325123  3.541667  3.782178  3.349345  3.633333  3.830846  3.893401  3.717172  3.312775  4.157895  4.044872 
dram[3]:  3.456522  3.810976  3.568182  3.993711  3.628415  3.557895  3.429864  3.563380  3.408072  3.370044  3.820895  3.688995  3.706468  3.666667  3.818182  4.117647 
dram[4]:  3.878049  3.691860  4.175324  3.613636  3.677419  3.701087  3.969231  3.729469  3.713592  3.836634  3.895522  4.216216  3.927083  3.526066  4.223684  4.337838 
dram[5]:  3.360215  3.606936  3.631579  3.728916  3.644809  3.664835  3.571429  3.479263  3.408072  3.694175  3.784314  3.682927  3.712121  3.635468  4.044586  3.931677 
average row locality = 67197/18257 = 3.680616
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       336       337       340       336       356       358       402       410       406       405       406       404       395       393       338       341 
dram[1]:       338       335       336       337       361       357       401       408       409       404       410       406       399       396       344       338 
dram[2]:       344       339       338       343       359       364       414       411       406       408       414       411       394       402       343       341 
dram[3]:       346       337       337       343       354       362       411       407       406       409       409       411       399       395       343       344 
dram[4]:       338       343       343       336       363       360       413       412       404       408       411       408       398       394       343       342 
dram[5]:       335       341       331       329       359       353       402       405       407       404       407       402       388       395       345       341 
total reads: 35946
bank skew: 414/329 = 1.26
chip skew: 6031/5944 = 1.01
number of total write accesses:
dram[0]:       288       282       293       294       313       315       345       348       350       353       359       357       347       348       290       286 
dram[1]:       294       280       291       295       312       317       353       355       360       361       364       361       348       352       292       289 
dram[2]:       293       285       287       292       311       311       351       353       361       355       356       356       342       350       289       290 
dram[3]:       290       288       291       292       310       314       347       352       354       356       359       360       346       342       287       286 
dram[4]:       298       292       300       300       321       321       361       360       361       367       372       372       356       350       299       300 
dram[5]:       290       283       290       290       308       314       348       350       353       357       365       353       347       343       290       292 
total reads: 31251
bank skew: 372/280 = 1.33
chip skew: 5330/5168 = 1.03
average mf latency per bank:
dram[0]:        366       359       368       366       364       365       372       361       352       353       350       349       359       358       360       356
dram[1]:        357       360       383       367       367       368       370       374       376       350       360       356       353       359       364       348
dram[2]:        382       374       376       364       380       362       375       375       373       363       366       366       375       357       381       370
dram[3]:        371       383       386       387       372       375       382       387       357       369       361       371       363       367       360       373
dram[4]:        389       390       374       380       388       375       387       372       390       370       373       353       381       359       404       383
dram[5]:        361       373       365       384       359       362       366       372       355       356       345       355       360       362       359       359
maximum mf latency per bank:
dram[0]:        947      1047      1011      1205      1254      1145      1083       978       988       988       927       950       911      1065       942       884
dram[1]:       1287       984      1048      1046      1006       964      1217      1037      1457      1158      1313      1096      1003      1124      1006      1048
dram[2]:       1112      1078      1102       990       999       932       968      1592      1009      1137      1009      1225      1147      1106       936      1353
dram[3]:       1243      1273      1191      1348      1078       990      1012       933       972       901      1140      1495      1168      1275       979      1165
dram[4]:       1100      1280      1079      1103       999      1049      1092      1155      1317       991       928      1132      1228      1094      1204      1246
dram[5]:        999       907      1029      1134      1036      1011      1251       993       977      1088       890       960      1074       914       999      1163

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78131 n_nop=51505 n_act=3150 n_pre=3134 n_req=11131 n_rd=11926 n_write=8416 bw_util=0.5207
n_activity=66863 dram_eff=0.6085
bk0: 672a 57040i bk1: 674a 56770i bk2: 680a 54735i bk3: 672a 53532i bk4: 712a 53242i bk5: 716a 52760i bk6: 804a 49478i bk7: 820a 47632i bk8: 812a 51757i bk9: 810a 49297i bk10: 812a 50046i bk11: 808a 49379i bk12: 790a 49414i bk13: 786a 47925i bk14: 676a 53940i bk15: 682a 54032i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.61426
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78131 n_nop=51829 n_act=2997 n_pre=2981 n_req=11203 n_rd=11958 n_write=8366 bw_util=0.5203
n_activity=67738 dram_eff=0.6001
bk0: 676a 57495i bk1: 670a 56550i bk2: 672a 54883i bk3: 674a 55144i bk4: 722a 54654i bk5: 714a 52438i bk6: 802a 49856i bk7: 816a 47439i bk8: 818a 52230i bk9: 808a 51001i bk10: 820a 50549i bk11: 812a 50599i bk12: 798a 50084i bk13: 792a 49748i bk14: 688a 54566i bk15: 676a 55471i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.21824
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78131 n_nop=51544 n_act=3061 n_pre=3045 n_req=11213 n_rd=12062 n_write=8419 bw_util=0.5243
n_activity=66834 dram_eff=0.6129
bk0: 688a 55394i bk1: 678a 55849i bk2: 676a 54666i bk3: 686a 53807i bk4: 718a 52707i bk5: 728a 52640i bk6: 828a 48441i bk7: 822a 47336i bk8: 812a 50374i bk9: 816a 50218i bk10: 828a 50671i bk11: 822a 48811i bk12: 788a 48988i bk13: 804a 49122i bk14: 686a 53462i bk15: 682a 53525i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.75476
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78131 n_nop=51560 n_act=3070 n_pre=3054 n_req=11187 n_rd=12026 n_write=8421 bw_util=0.5234
n_activity=67176 dram_eff=0.6088
bk0: 692a 55993i bk1: 674a 55646i bk2: 674a 55330i bk3: 686a 54925i bk4: 708a 53091i bk5: 724a 52385i bk6: 822a 48324i bk7: 814a 48904i bk8: 812a 50976i bk9: 818a 50676i bk10: 818a 50415i bk11: 822a 50294i bk12: 798a 51020i bk13: 790a 49608i bk14: 686a 53705i bk15: 688a 53181i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.69266
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78131 n_nop=51705 n_act=2935 n_pre=2919 n_req=11346 n_rd=12032 n_write=8540 bw_util=0.5266
n_activity=65775 dram_eff=0.6255
bk0: 676a 56207i bk1: 686a 55238i bk2: 686a 55077i bk3: 672a 53256i bk4: 726a 52186i bk5: 720a 51532i bk6: 826a 48701i bk7: 824a 47430i bk8: 808a 50835i bk9: 816a 48612i bk10: 822a 49953i bk11: 816a 49340i bk12: 796a 48578i bk13: 788a 48347i bk14: 686a 52034i bk15: 684a 51951i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.0664
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78131 n_nop=51799 n_act=3045 n_pre=3029 n_req=11117 n_rd=11888 n_write=8370 bw_util=0.5186
n_activity=67125 dram_eff=0.6036
bk0: 670a 56659i bk1: 682a 56761i bk2: 662a 55431i bk3: 658a 55666i bk4: 718a 53999i bk5: 706a 52842i bk6: 804a 50764i bk7: 810a 48585i bk8: 814a 50975i bk9: 808a 50668i bk10: 814a 50916i bk11: 804a 50647i bk12: 776a 50287i bk13: 790a 49883i bk14: 690a 53997i bk15: 682a 54285i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.37295

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5015, Miss = 2979, Miss_rate = 0.594, Pending_hits = 483, Reservation_fails = 283
L2_cache_bank[1]: Access = 5027, Miss = 2984, Miss_rate = 0.594, Pending_hits = 462, Reservation_fails = 232
L2_cache_bank[2]: Access = 5088, Miss = 2998, Miss_rate = 0.589, Pending_hits = 485, Reservation_fails = 591
L2_cache_bank[3]: Access = 5072, Miss = 2981, Miss_rate = 0.588, Pending_hits = 478, Reservation_fails = 258
L2_cache_bank[4]: Access = 5167, Miss = 3012, Miss_rate = 0.583, Pending_hits = 469, Reservation_fails = 763
L2_cache_bank[5]: Access = 5106, Miss = 3019, Miss_rate = 0.591, Pending_hits = 465, Reservation_fails = 982
L2_cache_bank[6]: Access = 5124, Miss = 3005, Miss_rate = 0.586, Pending_hits = 495, Reservation_fails = 362
L2_cache_bank[7]: Access = 5083, Miss = 3008, Miss_rate = 0.592, Pending_hits = 474, Reservation_fails = 417
L2_cache_bank[8]: Access = 5107, Miss = 3013, Miss_rate = 0.590, Pending_hits = 550, Reservation_fails = 1100
L2_cache_bank[9]: Access = 5103, Miss = 3003, Miss_rate = 0.588, Pending_hits = 511, Reservation_fails = 493
L2_cache_bank[10]: Access = 5082, Miss = 2974, Miss_rate = 0.585, Pending_hits = 519, Reservation_fails = 377
L2_cache_bank[11]: Access = 5067, Miss = 2970, Miss_rate = 0.586, Pending_hits = 505, Reservation_fails = 346
L2_total_cache_accesses = 61041
L2_total_cache_misses = 35946
L2_total_cache_miss_rate = 0.5889
L2_total_cache_pending_hits = 5896
L2_total_cache_reservation_fails = 6204
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10169
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17843
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3525
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8876
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5803
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18089
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1673
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 143
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 39
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 906
L2_cache_data_port_util = 0.112
L2_cache_fill_port_util = 0.202

icnt_total_pkts_mem_to_simt=174103
icnt_total_pkts_simt_to_mem=151153
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 24.9417
	minimum = 6
	maximum = 464
Network latency average = 18.0078
	minimum = 6
	maximum = 406
Slowest packet = 80624
Flit latency average = 17.6822
	minimum = 6
	maximum = 401
Slowest flit = 220740
Fragmentation average = 0.174676
	minimum = 0
	maximum = 296
Injected packet rate average = 0.0798668
	minimum = 0.0670042 (at node 14)
	maximum = 0.0932853 (at node 17)
Accepted packet rate average = 0.0798668
	minimum = 0.0670042 (at node 14)
	maximum = 0.0932853 (at node 17)
Injected flit rate average = 0.212552
	minimum = 0.167421 (at node 14)
	maximum = 0.270157 (at node 17)
Accepted flit rate average= 0.212552
	minimum = 0.18896 (at node 14)
	maximum = 0.226795 (at node 17)
Injected packet length average = 2.66133
Accepted packet length average = 2.66133
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 25.4772 (2 samples)
	minimum = 6 (2 samples)
	maximum = 533 (2 samples)
Network latency average = 18.3827 (2 samples)
	minimum = 6 (2 samples)
	maximum = 445 (2 samples)
Flit latency average = 18.1282 (2 samples)
	minimum = 6 (2 samples)
	maximum = 440.5 (2 samples)
Fragmentation average = 0.192013 (2 samples)
	minimum = 0 (2 samples)
	maximum = 290.5 (2 samples)
Injected packet rate average = 0.0765626 (2 samples)
	minimum = 0.0641943 (2 samples)
	maximum = 0.0890852 (2 samples)
Accepted packet rate average = 0.0765626 (2 samples)
	minimum = 0.0641943 (2 samples)
	maximum = 0.0890852 (2 samples)
Injected flit rate average = 0.20397 (2 samples)
	minimum = 0.159606 (2 samples)
	maximum = 0.260993 (2 samples)
Accepted flit rate average = 0.20397 (2 samples)
	minimum = 0.182158 (2 samples)
	maximum = 0.216694 (2 samples)
Injected packet size average = 2.66409 (2 samples)
Accepted packet size average = 2.66409 (2 samples)
Hops average = 1 (2 samples)
