
---------- Begin Simulation Statistics ----------
final_tick                               110429294000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 363736                       # Simulator instruction rate (inst/s)
host_mem_usage                                 707592                       # Number of bytes of host memory used
host_op_rate                                   396979                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   274.92                       # Real time elapsed on the host
host_tick_rate                              401671175                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109139424                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.110429                       # Number of seconds simulated
sim_ticks                                110429294000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             92.962620                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 8062952                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              8673327                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                482                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             88894                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          15819116                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             287880                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          551181                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           263301                       # Number of indirect misses.
system.cpu.branchPred.lookups                19659511                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1050592                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          987                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109139424                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.104293                       # CPI: cycles per instruction
system.cpu.discardedOps                        430911                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49083099                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          17523765                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         10083639                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         3934214                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.905557                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        110429294                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72223173     66.18%     66.18% # Class of committed instruction
system.cpu.op_class_0::IntMult                 547032      0.50%     66.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 231656      0.21%     66.89% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     66.89% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 148482      0.14%     67.02% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 115828      0.11%     67.13% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.13% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 42808      0.04%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           159857      0.15%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::MemRead               20932798     19.18%     86.50% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14737790     13.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109139424                       # Class of committed instruction
system.cpu.tickCycles                       106495080                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        43565                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         91620                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1079                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           44                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        82836                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1500                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       166622                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1544                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 110429294000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10157                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        42593                       # Transaction distribution
system.membus.trans_dist::CleanEvict              928                       # Transaction distribution
system.membus.trans_dist::ReadExReq             37942                       # Transaction distribution
system.membus.trans_dist::ReadExResp            37942                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10157                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       139719                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 139719                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      5804288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5804288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             48099                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   48099    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               48099                       # Request fanout histogram
system.membus.respLayer1.occupancy          260409000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           261992000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 110429294000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             38026                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       112309                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          486                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           14850                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            45762                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           45762                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           928                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        37098                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2342                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       248068                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                250410                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        90496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9764864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9855360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           44811                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2725952                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           128599                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.020754                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.144942                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 125974     97.96%     97.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2581      2.01%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     44      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             128599                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          307026000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         248580999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2784999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 110429294000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  398                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                35289                       # number of demand (read+write) hits
system.l2.demand_hits::total                    35687                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 398                       # number of overall hits
system.l2.overall_hits::.cpu.data               35289                       # number of overall hits
system.l2.overall_hits::total                   35687                       # number of overall hits
system.l2.demand_misses::.cpu.inst                530                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              47571                       # number of demand (read+write) misses
system.l2.demand_misses::total                  48101                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               530                       # number of overall misses
system.l2.overall_misses::.cpu.data             47571                       # number of overall misses
system.l2.overall_misses::total                 48101                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     51298000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   5063704000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5115002000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     51298000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   5063704000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5115002000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              928                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            82860                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                83788                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             928                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           82860                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               83788                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.571121                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.574113                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.574080                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.571121                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.574113                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.574080                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 96788.679245                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 106445.187194                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106338.787135                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 96788.679245                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 106445.187194                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106338.787135                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               42593                       # number of writebacks
system.l2.writebacks::total                     42593                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           529                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         47570                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             48099                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          529                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        47570                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            48099                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     40644000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   4112217000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4152861000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     40644000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   4112217000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4152861000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.570043                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.574101                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.574056                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.570043                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.574101                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.574056                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 76831.758034                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 86445.595964                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86339.861536                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 76831.758034                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 86445.595964                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86339.861536                       # average overall mshr miss latency
system.l2.replacements                          44811                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        69716                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            69716                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        69716                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        69716                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          485                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              485                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          485                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          485                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          254                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           254                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              7820                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  7820                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           37942                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               37942                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   4008481000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4008481000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         45762                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             45762                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.829116                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.829116                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 105647.593696                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 105647.593696                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        37942                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          37942                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3249641000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3249641000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.829116                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.829116                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 85647.593696                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85647.593696                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            398                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                398                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          530                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              530                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     51298000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     51298000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          928                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            928                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.571121                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.571121                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 96788.679245                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 96788.679245                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          529                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          529                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     40644000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     40644000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.570043                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.570043                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 76831.758034                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76831.758034                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         27469                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             27469                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         9629                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9629                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1055223000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1055223000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        37098                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         37098                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.259556                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.259556                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 109588.015370                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 109588.015370                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         9628                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         9628                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    862576000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    862576000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.259529                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.259529                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 89590.361446                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89590.361446                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 110429294000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4050.488698                       # Cycle average of tags in use
system.l2.tags.total_refs                      165287                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     48907                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.379618                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      53.348926                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        11.691476                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3985.448296                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.013025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002854                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.973010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988889                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          223                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2448                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1401                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    379993                       # Number of tag accesses
system.l2.tags.data_accesses                   379993                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 110429294000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          33856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        3044480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3078336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        33856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         33856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2725952                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2725952                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             529                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           47570                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               48099                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        42593                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              42593                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            306585                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          27569496                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              27876082                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       306585                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           306585                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       24685044                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             24685044                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       24685044                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           306585                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         27569496                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             52561126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     42592.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       529.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     47545.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002141148500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2381                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2381                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              166526                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              40225                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       48099                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      42593                       # Number of write requests accepted
system.mem_ctrls.readBursts                     48099                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    42593                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     25                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3687                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3015                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2972                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2853                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2954                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2787                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2987                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2708                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2694                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2643                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2603                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2608                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2601                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2642                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.30                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    778631500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  240370000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1680019000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16196.52                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34946.52                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    18329                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   29642                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 38.13                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.60                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 48099                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                42593                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   45734                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2332                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        42670                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    135.950879                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   100.986880                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   155.951558                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        24934     58.43%     58.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        12864     30.15%     88.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2334      5.47%     94.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          723      1.69%     95.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          446      1.05%     96.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          394      0.92%     97.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          325      0.76%     98.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          306      0.72%     99.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          344      0.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        42670                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2381                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.186896                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.422932                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     59.512684                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2376     99.79%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.04%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.04%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            2      0.08%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2381                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2381                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.878202                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.864235                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.690475                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              242     10.16%     10.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      0.17%     10.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1937     81.35%     91.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              198      8.32%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2381                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                3076736                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1600                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2724352                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3078336                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2725952                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        27.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        24.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     27.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     24.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.41                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.19                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  110427128000                       # Total gap between requests
system.mem_ctrls.avgGap                    1217606.05                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        33856                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      3042880                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2724352                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 306585.316030364193                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 27555007.279137365520                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 24670555.260454714298                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          529                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        47570                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        42593                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     13502000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1666517000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2569101826250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25523.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35032.94                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  60317465.93                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    52.91                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            146055840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             77626725                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           165483780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          108779580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     8716824480.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      25817507040                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      20663790720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        55696068165                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        504.359542                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  53459400750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3687320000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  53282573250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            158615100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             84305925                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           177764580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          113425380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     8716824480.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      27506267130                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      19241676960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        55998879555                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        507.101671                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  49748391000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3687320000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  56993583000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    110429294000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 110429294000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     26999103                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         26999103                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     26999103                       # number of overall hits
system.cpu.icache.overall_hits::total        26999103                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          928                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            928                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          928                       # number of overall misses
system.cpu.icache.overall_misses::total           928                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     64313000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     64313000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     64313000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     64313000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     27000031                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     27000031                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     27000031                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     27000031                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000034                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000034                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 69302.801724                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 69302.801724                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 69302.801724                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 69302.801724                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          486                       # number of writebacks
system.cpu.icache.writebacks::total               486                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          928                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          928                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          928                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          928                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     62457000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     62457000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     62457000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     62457000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000034                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000034                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000034                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000034                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 67302.801724                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 67302.801724                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 67302.801724                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 67302.801724                       # average overall mshr miss latency
system.cpu.icache.replacements                    486                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     26999103                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        26999103                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          928                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           928                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     64313000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     64313000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     27000031                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     27000031                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 69302.801724                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 69302.801724                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          928                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          928                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     62457000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     62457000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 67302.801724                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 67302.801724                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 110429294000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           441.454443                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            27000031                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               928                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          29094.860991                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   441.454443                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.431108                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.431108                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          442                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          439                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.431641                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          27000959                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         27000959                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 110429294000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 110429294000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 110429294000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     35057104                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35057104                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35060145                       # number of overall hits
system.cpu.dcache.overall_hits::total        35060145                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       113602                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         113602                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       113690                       # number of overall misses
system.cpu.dcache.overall_misses::total        113690                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   7962659000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7962659000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   7962659000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7962659000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35170706                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35170706                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35173835                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35173835                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003230                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003230                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003232                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003232                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 70092.595201                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70092.595201                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 70038.341103                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70038.341103                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        69716                       # number of writebacks
system.cpu.dcache.writebacks::total             69716                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        30826                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        30826                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        30826                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        30826                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        82776                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        82776                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        82860                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        82860                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   6120457000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6120457000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   6124390000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6124390000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002354                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002354                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002356                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002356                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73939.994684                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73939.994684                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73912.503017                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73912.503017                       # average overall mshr miss latency
system.cpu.dcache.replacements                  82348                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20858428                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20858428                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        45292                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         45292                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2166567000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2166567000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20903720                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20903720                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002167                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002167                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 47835.533869                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 47835.533869                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         8276                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         8276                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        37016                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        37016                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1778706000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1778706000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001771                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001771                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 48052.355738                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 48052.355738                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14198676                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14198676                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        68310                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        68310                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5796092000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5796092000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14266986                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14266986                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004788                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004788                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 84849.831650                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 84849.831650                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        22550                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        22550                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        45760                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        45760                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   4341751000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4341751000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003207                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003207                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 94880.922203                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 94880.922203                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3041                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3041                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           88                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           88                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3129                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3129                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.028124                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.028124                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           84                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           84                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      3933000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      3933000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.026846                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.026846                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 46821.428571                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 46821.428571                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        85610                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        85610                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        85610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        85610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        85610                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        85610                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        85610                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        85610                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 110429294000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.951466                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35314225                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             82860                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            426.191468                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.951466                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997952                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997952                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          247                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          223                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          35427915                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         35427915                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 110429294000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 110429294000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
