<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.18.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Device geometry &mdash; Project Combine  documentation</title>
      <link rel="stylesheet" href="../../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../../_static/css/theme.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script src="../../_static/jquery.js?v=5d32c60e"></script>
        <script src="../../_static/_sphinx_javascript_frameworks_compat.js?v=2cd50e6c"></script>
        <script src="../../_static/documentation_options.js?v=5929fcd5"></script>
        <script src="../../_static/doctools.js?v=9a2dae69"></script>
        <script src="../../_static/sphinx_highlight.js?v=dc90522c"></script>
    <script src="../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="General Interconnect" href="interconnect.html" />
    <link rel="prev" title="Virtex 4" href="index.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="../../index.html" class="icon icon-home">
            Project Combine
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Contents:</span></p>
<ul class="current">
<li class="toctree-l1 current"><a class="reference internal" href="../index.html">Xilinx FPGAs</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../xc2000/index.html">XC2000</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc3000/index.html">XC3000</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc3000a/index.html">XC3000A</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000/index.html">XC4000</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000a/index.html">XC4000A</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000h/index.html">XC4000H</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000e/index.html">XC4000E</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000ex/index.html">XC4000EX</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000xla/index.html">XC4000XLA</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000xv/index.html">XC4000XV</a></li>
<li class="toctree-l2"><a class="reference internal" href="../spartanxl/index.html">Spartan XL</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc5200/index.html">XC5200</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex/index.html">Virtex</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex2/index.html">Virtex 2</a></li>
<li class="toctree-l2"><a class="reference internal" href="../spartan3/index.html">Spartan 3</a></li>
<li class="toctree-l2"><a class="reference internal" href="../fpgacore/index.html">FPGAcore</a></li>
<li class="toctree-l2"><a class="reference internal" href="../spartan6/index.html">Spartan 6</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="index.html">Virtex 4</a><ul class="current">
<li class="toctree-l3 current"><a class="current reference internal" href="#">Device geometry</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#general-structure">General structure</a></li>
<li class="toctree-l4"><a class="reference internal" href="#bitstream-geometry">Bitstream geometry</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="interconnect.html">General Interconnect</a></li>
<li class="toctree-l3"><a class="reference internal" href="clb.html">Configurable Logic Block</a></li>
<li class="toctree-l3"><a class="reference internal" href="bram.html">Block RAM</a></li>
<li class="toctree-l3"><a class="reference internal" href="dsp.html">DSP</a></li>
<li class="toctree-l3"><a class="reference internal" href="io.html">Input/Output</a></li>
<li class="toctree-l3"><a class="reference internal" href="center.html">Configuration Center</a></li>
<li class="toctree-l3"><a class="reference internal" href="clock.html">Clock interconnect</a></li>
<li class="toctree-l3"><a class="reference internal" href="dcm.html">Digital Clock Managers</a></li>
<li class="toctree-l3"><a class="reference internal" href="ccm.html">Clock Companion Modules</a></li>
<li class="toctree-l3"><a class="reference internal" href="config.html">Configuration registers</a></li>
<li class="toctree-l3"><a class="reference internal" href="sysmon.html">System monitor</a></li>
<li class="toctree-l3"><a class="reference internal" href="gt.html">Multi-gigabit transceivers</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../virtex5/index.html">Virtex 5</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex6/index.html">Virtex 6</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex7/index.html">Virtex 7</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../siliconblue/index.html">SiliconBlue FPGAs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../xc9500/index.html">Xilinx XC9500, XC9500XL, XC9500XV CPLDs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../xpla3/index.html">Xilinx XPLA3 CPLDs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../xc2c/index.html">Xilinx Coolrunner II CPLDs</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">Project Combine</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../index.html" class="icon icon-home" aria-label="Home"></a></li>
          <li class="breadcrumb-item"><a href="../index.html">Xilinx FPGAs</a></li>
          <li class="breadcrumb-item"><a href="index.html">Virtex 4</a></li>
      <li class="breadcrumb-item active">Device geometry</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../_sources/xilinx/virtex4/geometry.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="device-geometry">
<span id="virtex4-geometry"></span><h1>Device geometry<a class="headerlink" href="#device-geometry" title="Link to this heading"></a></h1>
<section id="general-structure">
<h2>General structure<a class="headerlink" href="#general-structure" title="Link to this heading"></a></h2>
<p>Virtex 4 devices are the first to use fully columnar architecture — as opposed to earlier devices that had I/O ring surrounding the device, Virtex 4 devices are made almost entirely of fully uniform columns consisting of a single kind of tiles.</p>
<p>Virtex 4 devices are also divided in “regions”. A region is always exactly 16 interconnect tiles high. The device always has a height that is a multiple of 32 interconnect tiles, or 2 regions. In addition to the 16 interconnect rows, each region has a special HCLK row running through the middle (between rows 7 and 8), which is not counted in the row numbering.</p>
<p>The exact sequence of columns varies with the device. The main available column types are:</p>
<ul class="simple">
<li><p>CLB column: contains <code class="docutils literal notranslate"><span class="pre">CLB</span></code> tiles, one for every interconnect tile.</p></li>
<li><p>BRAM column: contains <code class="docutils literal notranslate"><span class="pre">BRAM</span></code> tiles, one for every 4 interconnect tiles (ie. 4 <code class="docutils literal notranslate"><span class="pre">BRAM</span></code> tiles per region)</p></li>
<li><p>DSP column: contains <code class="docutils literal notranslate"><span class="pre">DSP</span></code> tiles, one for every 4 interconnect tiles (ie. 4 <code class="docutils literal notranslate"><span class="pre">DSP</span></code> tiles per region)</p></li>
<li><p>IO column: contains <code class="docutils literal notranslate"><span class="pre">IO</span></code> tiles, one for every interconnect tile; also contains special <code class="docutils literal notranslate"><span class="pre">HCLK_IOIS_*</span></code> tiles in the HCLK rows</p></li>
<li><p>the center column: there is exactly one of those per device; it contains a mixture of <code class="docutils literal notranslate"><span class="pre">CFG</span></code>, <code class="docutils literal notranslate"><span class="pre">IO</span></code>, <code class="docutils literal notranslate"><span class="pre">DCM</span></code>, <code class="docutils literal notranslate"><span class="pre">CCM</span></code>, <code class="docutils literal notranslate"><span class="pre">SYSMON</span></code> tiles</p></li>
<li><p>MGT column: contains <code class="docutils literal notranslate"><span class="pre">MGT</span></code> tiles, one for every 2 regions (ie. one for every 32 interconnect tiles)</p></li>
</ul>
<p>Each of the above types of columns is colocated with a single interconnect column. The interconnect column consists of:</p>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">INT</span></code> tiles, one per interconnect row (16 per region)</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">INTF</span></code> tiles, one for every <code class="docutils literal notranslate"><span class="pre">INT</span></code> tile, except for <code class="docutils literal notranslate"><span class="pre">INT</span></code> tiles associated with <code class="docutils literal notranslate"><span class="pre">CLB</span></code> tiles</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">HCLK</span></code> tiles, one per region (located in the HCLK row)</p></li>
</ul>
<p>Additionally, there are two special kinds of columns that are not counted in the normal column numbering, and exist in between interconnect columns:</p>
<ul class="simple">
<li><p>the clock column, which is always immediately to the right of the center column; it contains:</p>
<ul>
<li><p>the <code class="docutils literal notranslate"><span class="pre">BUFGCTRL</span></code> global clock buffers (located next to the <code class="docutils literal notranslate"><span class="pre">CFG</span></code> tile)</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">CLK_IOB_*</span></code> and <code class="docutils literal notranslate"><span class="pre">CLK_DCM_*</span></code> tiles, which multiplex and feed clock sources into the <code class="docutils literal notranslate"><span class="pre">BUGCTRL</span></code> primitives</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">CLK_HROW</span></code> tiles, which buffer the <code class="docutils literal notranslate"><span class="pre">BUFGCTRL</span></code> outputs onto HCLK rows</p></li>
</ul>
</li>
<li><p>the vbrk columns, the significance of which is unknown; on devices with transceivers, they contain <code class="docutils literal notranslate"><span class="pre">HCLK_MGT_REPEATER</span></code> tiles</p></li>
</ul>
<p>There are always exactly two dedicated IO columns per device, and one center column which counts as the third IO column.</p>
<p>If the MGT columns are present on the device, there are exactly two of them, and they are the leftmost and the rightmost column, with the left and right IO columns a few columns away from them.  If the MGT columns are not present, the leftmost and rightmost columns are IO columns.</p>
<p>The other kinds of columns (CLB, BRAM, DSP) come in varying numbers, locations, and proportions, depending on device size and kind.</p>
<p>The leftmost column of the device, whether it is MGT or IO, contains a special <code class="docutils literal notranslate"><span class="pre">HCLK_TERM_L</span></code> tile in every HCLK row. Likewise, the rightmost column of the device contains a special <code class="docutils literal notranslate"><span class="pre">HCLK_TERM_R</span></code> tile in every HCLK row.</p>
<section id="powerpc-holes">
<h3>PowerPC holes<a class="headerlink" href="#powerpc-holes" title="Link to this heading"></a></h3>
<p>Some devices have hard PPC cores, which are the only exceptions to the otherwise regular structure, creating a hole in the interconnect grid.  The hole is 24 rows high and 9 columns across. The 9 columns involved are always the following, in order:</p>
<ul class="simple">
<li><p>BRAM column</p></li>
<li><p>4 CLB columns</p></li>
<li><p>BRAM column</p></li>
<li><p>3 CLB columns</p></li>
</ul>
<p>The hole always starts at row 12 of a region, and ends at row 3 of another region (ie. it takes up 4 rows of one region, all 16 rows of the second region, and 4 more rows of the third region).</p>
<p>The bottom/top rows and leftmost/rightmost columns of the hole contain interconnect tiles as usual, providing inputs/outputs to the PPC core. However, the inner area consisting of 22 rows and 7 columns has no interconnect tiles, and some interconnect lines terminate at this boundary.</p>
</section>
<section id="center-column">
<h3>Center column<a class="headerlink" href="#center-column" title="Link to this heading"></a></h3>
<p>The center column consists of the following main tiles, in order:</p>
<ul class="simple">
<li><p>0 or 1 lower <code class="docutils literal notranslate"><span class="pre">SYSMON</span></code> tile; a <code class="docutils literal notranslate"><span class="pre">SYSMON</span></code> tile is 8 interconnect tiles high</p></li>
<li><p>2 to 6 lower <code class="docutils literal notranslate"><span class="pre">DCM</span></code> tiles; a <code class="docutils literal notranslate"><span class="pre">DCM</span></code> tile is 4 interconnect tiles high</p></li>
<li><p>0 to 2 lower <code class="docutils literal notranslate"><span class="pre">CCM</span></code> tiles; a <code class="docutils literal notranslate"><span class="pre">CCM</span></code> tile is 4 interconnect tiles high</p></li>
<li><p>16, 32, or 48 lower <code class="docutils literal notranslate"><span class="pre">IO</span></code> tiles, one per interconnect tile; this block of IO tiles always starts and ends at row 8 of a region</p></li>
<li><p>the singular <code class="docutils literal notranslate"><span class="pre">CFG</span></code> tile, which is 16 interconnect tiles high and straddles two regions (top 8 rows of one region, then bottom 8 rows of the next region)</p></li>
<li><p>16, 32, or 48 upper <code class="docutils literal notranslate"><span class="pre">IO</span></code> tiles</p></li>
<li><p>0 to 2 upper <code class="docutils literal notranslate"><span class="pre">CCM</span></code> tiles</p></li>
<li><p>2 to 6 upper <code class="docutils literal notranslate"><span class="pre">DCM</span></code> tiles</p></li>
<li><p>0 or 1 upper <code class="docutils literal notranslate"><span class="pre">SYSMON</span></code> tile</p></li>
</ul>
<p>The <code class="docutils literal notranslate"><span class="pre">CFG</span></code> tile, or rather the midpoint of it, is considered the center point of the device. The center column is mostly symmetric around the <code class="docutils literal notranslate"><span class="pre">CFG</span></code> tile:</p>
<ul class="simple">
<li><p>the amount of <code class="docutils literal notranslate"><span class="pre">IO</span></code> tiles below and above <code class="docutils literal notranslate"><span class="pre">CFG</span></code> is equal</p></li>
<li><p>the amount of <code class="docutils literal notranslate"><span class="pre">CCM</span></code> tiles below and above <code class="docutils literal notranslate"><span class="pre">CFG</span></code> is equal</p></li>
<li><p>the total height of <code class="docutils literal notranslate"><span class="pre">DCM</span> <span class="pre">+</span> <span class="pre">SYSMON</span></code> tiles below and above <code class="docutils literal notranslate"><span class="pre">CFG</span></code> is equal; however, there exist devices that have a <code class="docutils literal notranslate"><span class="pre">SYSMON</span></code> only on the bottom on the device, replacing it with two <code class="docutils literal notranslate"><span class="pre">DCM</span></code> tiles on the top</p></li>
</ul>
<p>In addition to the main tiles, the center column also has special tiles in HCLK rows:</p>
<ul class="simple">
<li><p>every HCLK row completely within one of the <code class="docutils literal notranslate"><span class="pre">SYSMON</span> <span class="pre">+</span> <span class="pre">DCM</span> <span class="pre">+</span> <span class="pre">CCM</span></code> segments has a <code class="docutils literal notranslate"><span class="pre">HCLK_DCM</span></code> tile, routing clocks to the <code class="docutils literal notranslate"><span class="pre">DCM</span></code> and <code class="docutils literal notranslate"><span class="pre">CCM</span></code> tiles</p></li>
<li><p>every HCLK row completely within one of the IO segments has a <code class="docutils literal notranslate"><span class="pre">HCLK_CENTER</span></code> tile, responsible for IO clocking and shared IO bank functionality</p></li>
<li><p>the HCLK row on the boundary between lower <code class="docutils literal notranslate"><span class="pre">IO</span></code> tiles and <code class="docutils literal notranslate"><span class="pre">CFG</span></code> tile likewise has a <code class="docutils literal notranslate"><span class="pre">HCLK_CENTER</span></code> tile</p></li>
<li><p>the HCLK row on the boundary between <code class="docutils literal notranslate"><span class="pre">CFG</span></code> tile and upper <code class="docutils literal notranslate"><span class="pre">IO</span></code> tiles has a <code class="docutils literal notranslate"><span class="pre">HCLK_CENTER_ABOVE_CFG</span></code> tile, which is a variant of the <code class="docutils literal notranslate"><span class="pre">HCLK_CENTER</span></code> tile</p></li>
<li><p>the HCLK row on the boundary between lower <code class="docutils literal notranslate"><span class="pre">DCM/CCM</span></code> tiles and lower <code class="docutils literal notranslate"><span class="pre">IO</span></code> tiles has a <code class="docutils literal notranslate"><span class="pre">HCLK_DCMIOB</span></code> tile, combining the responsibilities of <code class="docutils literal notranslate"><span class="pre">HCLK_CENTER</span></code> and <code class="docutils literal notranslate"><span class="pre">HCLK_DCM</span></code> tiles</p></li>
<li><p>the HCLK row on the boundary between upper <code class="docutils literal notranslate"><span class="pre">IO</span></code> tiles and upper <code class="docutils literal notranslate"><span class="pre">DCM/CCM</span></code> tiles likewise has a similar <code class="docutils literal notranslate"><span class="pre">HCLK_IOBDCM</span></code> tile</p></li>
</ul>
</section>
<section id="spine-column">
<h3>Spine column<a class="headerlink" href="#spine-column" title="Link to this heading"></a></h3>
<p>The spine column is responsible for global clock routing.  It has no corresponding interconnect column, borrowing interconnect from the center column where necessary.  It has the following tiles:</p>
<ul class="simple">
<li><p>the <code class="docutils literal notranslate"><span class="pre">CFG</span></code> tile occupies both the center column and the spine column (specifically, the <code class="docutils literal notranslate"><span class="pre">BUFGCTRL</span></code> buffers and their multiplexers are in the spine column)</p></li>
<li><p>at the bottom: a single <code class="docutils literal notranslate"><span class="pre">CLK_TERM_B</span></code> tile</p></li>
<li><p>at the top: a single <code class="docutils literal notranslate"><span class="pre">CLK_TERM_T</span></code> tile</p></li>
<li><p>at every HCLK row: a <code class="docutils literal notranslate"><span class="pre">CLK_HROW</span></code> tile</p></li>
<li><p>for every pair of <code class="docutils literal notranslate"><span class="pre">DCM</span></code> or <code class="docutils literal notranslate"><span class="pre">CCM</span></code> tiles: one <code class="docutils literal notranslate"><span class="pre">CLK_DCM_B</span></code> or <code class="docutils literal notranslate"><span class="pre">CLK_DCM_T</span></code> tile (which is 8 rows high)</p></li>
<li><p>immediately above <code class="docutils literal notranslate"><span class="pre">HCLK_DCMIOB</span></code>: one <code class="docutils literal notranslate"><span class="pre">CLK_IOB_B</span></code> tile (which is 16 rows high)</p></li>
<li><p>immediately below <code class="docutils literal notranslate"><span class="pre">HCLK_IOBDCM</span></code>: one <code class="docutils literal notranslate"><span class="pre">CLK_IOB_T</span></code> tile (which is 16 rows high)</p></li>
</ul>
</section>
</section>
<section id="bitstream-geometry">
<h2>Bitstream geometry<a class="headerlink" href="#bitstream-geometry" title="Link to this heading"></a></h2>
<p>The bitstream is made of frames, which come in three types:</p>
<ul class="simple">
<li><p>0: main area</p></li>
<li><p>1: BRAM data area</p></li>
<li><p>2: BRAM interconnect area</p></li>
</ul>
<p>The bitstream is now split by region — each frame covers 16 interconnect rows plus the HCLK row, and the frame size is independent of device size.</p>
<p>Frames are identified by their type, region, major and minor numbers. The major number identifies a column (interconnect column or the clock spine), and the minor number identifies a frame within a column. The major numbers are counted separately for each type of frame.</p>
<p>For bitstream purposes, the regions are counted using the <code class="docutils literal notranslate"><span class="pre">CFG</span></code> tile as the origin. Top region 0 is considered to be the region that contains the upper half of the <code class="docutils literal notranslate"><span class="pre">CFG</span></code> tile, top region 1 is the region above that, and so on. Bottom region 0 is considered to be the region that contains the lower half of the <code class="docutils literal notranslate"><span class="pre">CFG</span></code> tile, bottom region 1 is the region below that, and so on.</p>
<p>The main area contains all columns except BRAM columns but including the clock spine, with major numbers assigned sequentially from 0 on the left, one for each column. The clock spine is included right after the center column, with a separate major number. The columns have the following widths:</p>
<ul class="simple">
<li><p>CLB column: 22 frames</p></li>
<li><p>DSP column: 21 frames</p></li>
<li><p>center or IO column: 30 frames</p></li>
<li><p>MGT column: 20 frames</p></li>
<li><p>spine column: 3 frames</p></li>
</ul>
<p>The BRAM data area contains 64 frames for each BRAM column, in order from left. The major numbers are assigned sequentially for each BRAM column starting from 0.</p>
<p>The BRAM interconnect area contains 20 frames for each BRAM column, in order from left. The major numbers are assigned sequentially for each BRAM column starting from 0.</p>
<p>Each frame is exactly 1312 bits long. There are:</p>
<ul class="simple">
<li><p>80 bits per interconnect row</p></li>
<li><p>4 bits for HCLK row</p></li>
<li><p>12 bits for ECC</p></li>
<li><p>16 unused bits</p></li>
</ul>
<p>The exact structure of the frame varies between the bottom and top halves of the device. The frames in the top half of the device have the following structure:</p>
<ul class="simple">
<li><p>bits 0-639: interconnect rows 0 to 7 of the region, 80 bits per row</p></li>
<li><p>bits 640-651: ECC</p></li>
<li><p>bits 652-655: HCLK row</p></li>
<li><p>bits 656-671: unused</p></li>
<li><p>bits 672-1311: interconnect rows 8 to 15 of the region, 80 bits per row</p></li>
</ul>
<p>The frames in the bottom half of the device are almost but not entirely flipped — the bits corresponding to the interconnect rows are completely mirrored upside-down, but the bits corresponding to the ECC and HCLK row stay in the same place:</p>
<ul class="simple">
<li><p>bits 0-639: interconnect rows 15 to 8 of the region, 80 bits per row, with all bits in reverse order</p></li>
<li><p>bits 640-651: ECC</p></li>
<li><p>bits 652-655: HCLK row</p></li>
<li><p>bits 656-671: unused</p></li>
<li><p>bits 672-1311: interconnect rows 7 to 0 of the region, 80 bits per row, with all bits in reverse order</p></li>
</ul>
<p>Every interconnect tile thus corresponds to a bitstream tile that is 20×80 to 30×80 bits. The actual interconnect tile is 19×80 bits, occupying the first 19 frames of the column. The remaining frames, as well as unused space in frame 19, are used for configuring the associated primitive tile.</p>
<p>The HCLK row has smaller bitstream tiles, 20×4 to 30×4 bits in size.</p>
<p>The spine column also has smaller bitstream tiles, 3×80 in size, as well as the extra-small 3×4 tiles on intersections with HCLK rows.</p>
<p>The BRAM data tiles are 64×320 bits in size (covering the height of 4 interconnect rows). The area at intersection with HCLK rows is unused.</p>
<section id="ecc">
<h3>ECC<a class="headerlink" href="#ecc" title="Link to this heading"></a></h3>
<div class="admonition-todo admonition" id="id1">
<p class="admonition-title">Todo</p>
<p>reverse, document</p>
</div>
</section>
</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="index.html" class="btn btn-neutral float-left" title="Virtex 4" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="interconnect.html" class="btn btn-neutral float-right" title="General Interconnect" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2023, Wanda.</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>