
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035643                       # Number of seconds simulated
sim_ticks                                 35642980341                       # Number of ticks simulated
final_tick                               565207360278                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 261357                       # Simulator instruction rate (inst/s)
host_op_rate                                   336590                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2152727                       # Simulator tick rate (ticks/s)
host_mem_usage                               16952300                       # Number of bytes of host memory used
host_seconds                                 16557.13                       # Real time elapsed on the host
sim_insts                                  4327319459                       # Number of instructions simulated
sim_ops                                    5572968504                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       763520                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1344256                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       241152                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       421120                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2776832                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6784                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1541760                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1541760                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         5965                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        10502                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1884                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         3290                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 21694                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12045                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12045                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        39503                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     21421329                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        53868                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     37714467                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        50276                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      6765764                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        46685                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     11814949                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                77906841                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        39503                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        53868                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        50276                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        46685                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             190332                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          43255642                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               43255642                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          43255642                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        39503                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     21421329                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        53868                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     37714467                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        50276                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      6765764                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        46685                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     11814949                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              121162483                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                85474774                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31006587                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25432252                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2018961                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13068311                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12088719                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3158902                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87240                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32043101                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170388386                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31006587                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15247621                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36607088                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10819294                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6484279                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15674931                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       807103                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83902444                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.495481                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.336520                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47295356     56.37%     56.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3658991      4.36%     60.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3197867      3.81%     64.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3440676      4.10%     68.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2995644      3.57%     72.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1573718      1.88%     74.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1026965      1.22%     75.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2718542      3.24%     78.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17994685     21.45%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83902444                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.362757                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.993435                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33705892                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6066769                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34822611                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       545638                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8761525                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5080900                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6572                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202061293                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51043                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8761525                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35377986                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2576018                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       787198                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33661528                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2738181                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195197316                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        12054                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1713531                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       748936                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          138                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    271182201                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    910212918                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    910212918                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102922937                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33815                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17782                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7257172                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19234750                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10028378                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       240137                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2847889                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         184001884                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33788                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147846962                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       288823                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61093510                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186581928                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1744                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83902444                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.762129                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.911682                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29706068     35.41%     35.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17926659     21.37%     56.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11812438     14.08%     70.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7630193      9.09%     79.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7605941      9.07%     89.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4412701      5.26%     94.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3398811      4.05%     98.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       752351      0.90%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       657282      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83902444                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1084725     69.88%     69.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            40      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        205179     13.22%     83.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       262247     16.90%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121607565     82.25%     82.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2018459      1.37%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15739765     10.65%     94.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8465151      5.73%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147846962                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.729715                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1552191                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010499                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381437378                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245130232                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143691122                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149399153                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       261681                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7022621                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          486                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1060                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2286705                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          575                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8761525                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1835568                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       156950                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    184035672                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       309261                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19234750                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10028378                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17766                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        113150                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         6669                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1060                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1235195                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1130049                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2365244                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145255705                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14791829                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2591253                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            23005210                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20589091                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8213381                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.699399                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143837247                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143691122                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93727200                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261806467                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.681094                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358002                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61616740                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2044122                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75140919                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.629231                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.173310                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29818540     39.68%     39.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20461874     27.23%     66.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8399611     11.18%     78.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4296413      5.72%     83.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3667665      4.88%     88.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1797558      2.39%     91.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1988382      2.65%     93.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1004165      1.34%     95.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3706711      4.93%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75140919                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3706711                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255472868                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376847198                       # The number of ROB writes
system.switch_cpus0.timesIdled                  38156                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1572330                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.854748                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.854748                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.169936                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.169936                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655830779                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197094877                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189528043                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                85474774                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30520320                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     26687191                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1930604                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     15327248                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        14690138                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2192189                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        60834                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     35990308                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             169817339                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30520320                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     16882327                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             34966358                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9473108                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4123122                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         17743060                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       766595                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     82611351                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.365953                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.170952                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47644993     57.67%     57.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1732565      2.10%     59.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3180506      3.85%     63.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2969727      3.59%     67.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         4901708      5.93%     73.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5095631      6.17%     79.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1206909      1.46%     80.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          909088      1.10%     81.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14970224     18.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     82611351                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.357068                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.986754                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        37116071                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3994630                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         33839321                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       135345                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7525983                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3315744                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5562                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     189969255                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1397                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7525983                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        38668005                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1435627                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       450602                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32404785                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2126348                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     184978152                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           12                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        736428                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       841841                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    245522276                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    841933189                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    841933189                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    159996278                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        85525998                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        21850                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10649                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5730005                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     28495742                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6184981                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       101526                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1755383                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         175087611                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        21283                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        147871368                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       196792                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     52400732                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    143789503                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     82611351                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.789964                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.843110                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28587620     34.60%     34.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15483819     18.74%     53.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13269888     16.06%     69.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8254167      9.99%     79.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8669561     10.49%     89.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5091897      6.16%     96.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2245800      2.72%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       596049      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       412550      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     82611351                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         582229     66.26%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        186756     21.25%     87.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       109781     12.49%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    115943078     78.41%     78.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1164054      0.79%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10638      0.01%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     25482227     17.23%     96.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5271371      3.56%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     147871368                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.730000                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             878766                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005943                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    379429645                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    227510067                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    143058439                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     148750134                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       360320                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8102492                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          971                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          442                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1512689                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7525983                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         851027                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        57216                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    175108898                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       205465                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     28495742                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6184981                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10647                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         32384                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          211                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          442                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1030024                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1135336                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2165360                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    145114382                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     24497197                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2756986                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            29636317                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21939679                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5139120                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.697745                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             143218419                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            143058439                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         87902399                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        214391584                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.673692                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.410009                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    107529152                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    122122623                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     52986957                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        21272                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1935708                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     75085368                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.626450                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.322531                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     34472775     45.91%     45.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     15943322     21.23%     67.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8929784     11.89%     79.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3019560      4.02%     83.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2883774      3.84%     86.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1192372      1.59%     88.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3225070      4.30%     92.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       936011      1.25%     94.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4482700      5.97%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     75085368                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    107529152                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     122122623                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              25065542                       # Number of memory references committed
system.switch_cpus1.commit.loads             20393250                       # Number of loads committed
system.switch_cpus1.commit.membars              10636                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19127007                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        106598064                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1648589                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4482700                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           245712248                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          357751599                       # The number of ROB writes
system.switch_cpus1.timesIdled                  27831                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2863423                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          107529152                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            122122623                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    107529152                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.794899                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.794899                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.258022                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.258022                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       671358340                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      187441891                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      195901520                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         21272                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                85474774                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        31632630                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     25790657                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2114624                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13345538                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12359425                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3410853                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        93456                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     31635158                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             173699691                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           31632630                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15770278                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             38596555                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11241006                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5139185                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         15619940                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1028951                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     84471284                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.549379                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.296059                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        45874729     54.31%     54.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2552673      3.02%     57.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4774631      5.65%     62.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4750832      5.62%     68.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2949450      3.49%     72.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2344925      2.78%     74.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1470010      1.74%     76.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1379864      1.63%     78.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18374170     21.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     84471284                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.370081                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.032175                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        32991820                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5079201                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         37071400                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       228728                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9100128                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5347211                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          252                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     208463602                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1377                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9100128                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        35390979                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         993403                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       806572                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         34854963                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3325233                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     200994004                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           33                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1380235                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1021488                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    282175250                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    937689685                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    937689685                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    174423421                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       107751792                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        35772                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17174                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9271812                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18635471                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9489352                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       119411                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3468575                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         189497799                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34348                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        150847816                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       290535                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     64178397                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    196457790                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     84471284                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.785788                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.896127                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28769230     34.06%     34.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18350967     21.72%     55.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12277814     14.53%     70.32% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7966815      9.43%     79.75% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8373889      9.91%     89.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4065323      4.81%     94.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3194797      3.78%     98.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       729769      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       742680      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     84471284                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         939189     72.32%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        183034     14.09%     86.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       176461     13.59%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    126201076     83.66%     83.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2026495      1.34%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17174      0.01%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14580800      9.67%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8022271      5.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     150847816                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.764823                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1298684                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008609                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    387756134                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    253710892                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    147411781                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     152146500                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       472877                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7264734                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1999                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          351                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2286058                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9100128                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         506283                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        90320                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    189532150                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       376412                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18635471                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9489352                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17174                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         71035                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          351                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1318069                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1181165                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2499234                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    148860511                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13917507                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1987304                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21753620                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21109720                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7836113                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.741572                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             147458171                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            147411781                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         93969955                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        269713351                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.724623                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348407                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    101583831                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    125079493                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     64453142                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34348                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2140148                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     75371156                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.659514                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.150057                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28426744     37.72%     37.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21194099     28.12%     65.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8800455     11.68%     77.51% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4382665      5.81%     83.33% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4388810      5.82%     89.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1769757      2.35%     91.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1791994      2.38%     93.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       952556      1.26%     95.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3664076      4.86%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     75371156                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    101583831                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     125079493                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18574031                       # Number of memory references committed
system.switch_cpus2.commit.loads             11370737                       # Number of loads committed
system.switch_cpus2.commit.membars              17174                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18053887                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112687006                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2579751                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3664076                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           261239715                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          388171339                       # The number of ROB writes
system.switch_cpus2.timesIdled                  30934                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1003490                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          101583831                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            125079493                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    101583831                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.841421                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.841421                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.188466                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.188466                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       668668449                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      204776705                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      191427707                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34348                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                85474774                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        31252824                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     25436026                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2088109                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     13343657                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12326056                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3217343                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        92093                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     34552657                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             170666010                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           31252824                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     15543399                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             35866986                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       10713676                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5143452                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         16890120                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       838766                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     84152831                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.497885                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.301133                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        48285845     57.38%     57.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1936144      2.30%     59.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2527209      3.00%     62.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3800789      4.52%     67.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3691651      4.39%     71.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2803873      3.33%     74.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1668054      1.98%     76.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2497289      2.97%     79.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        16941977     20.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     84152831                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.365638                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.996683                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        35692665                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5024655                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         34576382                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       269668                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       8589460                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5292476                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          266                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     204193905                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1375                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       8589460                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        37585699                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1000303                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1273014                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         32908921                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2795428                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     198246552                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          677                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1207199                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       878663                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents            4                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    276243153                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    923258484                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    923258484                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    171783847                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       104459306                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        42021                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        23706                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          7897308                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     18378095                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9734809                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       188446                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3195287                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         184257601                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        39944                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        148437251                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       277242                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     59897982                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    182145755                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6408                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     84152831                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.763901                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.897814                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     29021576     34.49%     34.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     18573443     22.07%     56.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11996147     14.26%     70.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8171178      9.71%     80.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7651110      9.09%     89.61% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      4082165      4.85%     94.47% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3007175      3.57%     98.04% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       900631      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       749406      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     84152831                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         730086     69.20%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             5      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        150199     14.24%     83.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       174784     16.57%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    123515691     83.21%     83.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2097258      1.41%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16769      0.01%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14655347      9.87%     94.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8152186      5.49%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     148437251                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.736621                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1055074                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007108                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    382359649                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    244196357                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    144269492                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     149492325                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       502145                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7042420                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         2330                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          872                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2469158                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          624                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       8589460                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         578138                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        97860                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    184297550                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1260865                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     18378095                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9734809                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        23176                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         74096                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          872                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1278570                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1176755                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2455325                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    145595483                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13794903                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2841768                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            21766564                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20394378                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7971661                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.703374                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             144307780                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            144269492                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         92696624                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        260303294                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.687860                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356110                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    100604567                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    123647303                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     60650523                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        33536                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2122512                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     75563371                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.636339                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.154369                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     28919547     38.27%     38.27% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     21812886     28.87%     67.14% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8033954     10.63%     77.77% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4600738      6.09%     83.86% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3840327      5.08%     88.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1895947      2.51%     91.45% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1876055      2.48%     93.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       804414      1.06%     95.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3779503      5.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     75563371                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    100604567                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     123647303                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18601326                       # Number of memory references committed
system.switch_cpus3.commit.loads             11335675                       # Number of loads committed
system.switch_cpus3.commit.membars              16768                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17734009                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        111451159                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2522916                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3779503                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           256081694                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          377189644                       # The number of ROB writes
system.switch_cpus3.timesIdled                  30551                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1321943                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          100604567                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            123647303                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    100604567                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.849611                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.849611                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.177009                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.177009                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       655187637                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      199268310                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      188583368                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         33536                       # number of misc regfile writes
system.l20.replacements                          5976                       # number of replacements
system.l20.tagsinuse                            32768                       # Cycle average of tags in use
system.l20.total_refs                         1072645                       # Total number of references to valid blocks.
system.l20.sampled_refs                         38744                       # Sample count of references to valid blocks.
system.l20.avg_refs                         27.685448                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks        11949.781337                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    10.996732                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3052.639363                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             4.088131                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         17750.494437                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.364678                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000336                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.093159                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000125                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.541702                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        89103                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  89103                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           36753                       # number of Writeback hits
system.l20.Writeback_hits::total                36753                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        89103                       # number of demand (read+write) hits
system.l20.demand_hits::total                   89103                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        89103                       # number of overall hits
system.l20.overall_hits::total                  89103                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         5965                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 5976                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         5965                       # number of demand (read+write) misses
system.l20.demand_misses::total                  5976                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         5965                       # number of overall misses
system.l20.overall_misses::total                 5976                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1234763                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1015398812                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1016633575                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1234763                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1015398812                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1016633575                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1234763                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1015398812                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1016633575                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        95068                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              95079                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        36753                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            36753                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        95068                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               95079                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        95068                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              95079                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.062745                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.062853                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.062745                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.062853                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.062745                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.062853                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 112251.181818                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 170226.121039                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 170119.406794                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 112251.181818                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 170226.121039                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 170119.406794                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 112251.181818                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 170226.121039                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 170119.406794                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4302                       # number of writebacks
system.l20.writebacks::total                     4302                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         5965                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            5976                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         5965                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             5976                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         5965                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            5976                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1110133                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    947429690                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    948539823                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1110133                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    947429690                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    948539823                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1110133                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    947429690                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    948539823                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.062745                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.062853                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.062745                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.062853                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.062745                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.062853                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 100921.181818                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 158831.465214                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 158724.869980                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 100921.181818                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 158831.465214                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 158724.869980                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 100921.181818                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 158831.465214                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 158724.869980                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         10517                       # number of replacements
system.l21.tagsinuse                            32768                       # Cycle average of tags in use
system.l21.total_refs                          272064                       # Total number of references to valid blocks.
system.l21.sampled_refs                         43285                       # Sample count of references to valid blocks.
system.l21.avg_refs                          6.285411                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         6149.220739                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    14.993491                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5333.859666                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst             3.223921                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         21266.702183                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.187659                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000458                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.162776                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000098                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.649008                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        42636                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  42636                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           15657                       # number of Writeback hits
system.l21.Writeback_hits::total                15657                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        42636                       # number of demand (read+write) hits
system.l21.demand_hits::total                   42636                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        42636                       # number of overall hits
system.l21.overall_hits::total                  42636                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        10502                       # number of ReadReq misses
system.l21.ReadReq_misses::total                10517                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        10502                       # number of demand (read+write) misses
system.l21.demand_misses::total                 10517                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        10502                       # number of overall misses
system.l21.overall_misses::total                10517                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2504234                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1597887819                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1600392053                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2504234                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1597887819                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1600392053                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2504234                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1597887819                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1600392053                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        53138                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              53153                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        15657                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            15657                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        53138                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               53153                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        53138                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              53153                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.197636                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.197863                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.197636                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.197863                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.197636                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.197863                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 166948.933333                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 152150.811179                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 152171.917182                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 166948.933333                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 152150.811179                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 152171.917182                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 166948.933333                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 152150.811179                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 152171.917182                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3270                       # number of writebacks
system.l21.writebacks::total                     3270                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        10502                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           10517                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        10502                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            10517                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        10502                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           10517                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2329034                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1475321696                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1477650730                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2329034                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1475321696                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1477650730                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2329034                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1475321696                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1477650730                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.197636                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.197863                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.197636                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.197863                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.197636                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.197863                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 155268.933333                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 140480.070082                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 140501.162879                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 155268.933333                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 140480.070082                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 140501.162879                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 155268.933333                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 140480.070082                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 140501.162879                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          1898                       # number of replacements
system.l22.tagsinuse                            32768                       # Cycle average of tags in use
system.l22.total_refs                          469789                       # Total number of references to valid blocks.
system.l22.sampled_refs                         34666                       # Sample count of references to valid blocks.
system.l22.avg_refs                         13.551866                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks         7078.932515                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    13.997698                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   965.018286                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst           107.111715                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data         24602.939785                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.216032                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000427                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.029450                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.003269                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.750822                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        37631                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  37631                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           11395                       # number of Writeback hits
system.l22.Writeback_hits::total                11395                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        37631                       # number of demand (read+write) hits
system.l22.demand_hits::total                   37631                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        37631                       # number of overall hits
system.l22.overall_hits::total                  37631                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         1884                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 1898                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         1884                       # number of demand (read+write) misses
system.l22.demand_misses::total                  1898                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         1884                       # number of overall misses
system.l22.overall_misses::total                 1898                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1947536                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    298672495                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      300620031                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1947536                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    298672495                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       300620031                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1947536                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    298672495                       # number of overall miss cycles
system.l22.overall_miss_latency::total      300620031                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        39515                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              39529                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        11395                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            11395                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        39515                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               39529                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        39515                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              39529                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.047678                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.048015                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.047678                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.048015                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.047678                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.048015                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 139109.714286                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 158531.048301                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 158387.792940                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 139109.714286                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 158531.048301                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 158387.792940                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 139109.714286                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 158531.048301                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 158387.792940                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                1790                       # number of writebacks
system.l22.writebacks::total                     1790                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         1884                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            1898                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         1884                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             1898                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         1884                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            1898                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1788916                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    277204131                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    278993047                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1788916                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    277204131                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    278993047                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1788916                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    277204131                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    278993047                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.047678                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.048015                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.047678                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.048015                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.047678                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.048015                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 127779.714286                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 147135.950637                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 146993.175448                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 127779.714286                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 147135.950637                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 146993.175448                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 127779.714286                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 147135.950637                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 146993.175448                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          3303                       # number of replacements
system.l23.tagsinuse                     32767.973987                       # Cycle average of tags in use
system.l23.total_refs                          745905                       # Total number of references to valid blocks.
system.l23.sampled_refs                         36071                       # Sample count of references to valid blocks.
system.l23.avg_refs                         20.678800                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks        13021.623633                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    12.996998                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  1660.933585                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.inst             5.565847                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data         18066.853923                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.397388                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000397                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.050688                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.inst            0.000170                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.551357                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999999                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        49182                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  49182                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           28033                       # number of Writeback hits
system.l23.Writeback_hits::total                28033                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        49182                       # number of demand (read+write) hits
system.l23.demand_hits::total                   49182                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        49182                       # number of overall hits
system.l23.overall_hits::total                  49182                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         3284                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 3297                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            6                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  6                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         3290                       # number of demand (read+write) misses
system.l23.demand_misses::total                  3303                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         3290                       # number of overall misses
system.l23.overall_misses::total                 3303                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      3100473                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    494781977                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      497882450                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data       847925                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total       847925                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      3100473                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    495629902                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       498730375                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      3100473                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    495629902                       # number of overall miss cycles
system.l23.overall_miss_latency::total      498730375                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        52466                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              52479                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        28033                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            28033                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            6                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                6                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        52472                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               52485                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        52472                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              52485                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.062593                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.062825                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.062700                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.062932                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.062700                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.062932                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 238497.923077                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 150664.426614                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 151010.752199                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 141320.833333                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 141320.833333                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 238497.923077                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 150647.386626                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 150993.150167                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 238497.923077                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 150647.386626                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 150993.150167                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                2683                       # number of writebacks
system.l23.writebacks::total                     2683                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         3284                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            3297                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            6                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             6                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         3290                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             3303                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         3290                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            3303                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      2952382                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    457318489                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    460270871                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       779404                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       779404                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      2952382                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    458097893                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    461050275                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      2952382                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    458097893                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    461050275                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.062593                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.062825                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.062700                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.062932                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.062700                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.062932                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 227106.307692                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 139256.543544                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 139602.933273                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 129900.666667                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total 129900.666667                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 227106.307692                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 139239.481155                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 139585.308810                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 227106.307692                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 139239.481155                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 139585.308810                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.996728                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015682581                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1843344.067151                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.996728                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017623                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.883008                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15674920                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15674920                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15674920                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15674920                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15674920                       # number of overall hits
system.cpu0.icache.overall_hits::total       15674920                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1286133                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1286133                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1286133                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1286133                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1286133                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1286133                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15674931                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15674931                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15674931                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15674931                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15674931                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15674931                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 116921.181818                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 116921.181818                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 116921.181818                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 116921.181818                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 116921.181818                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 116921.181818                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1245763                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1245763                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1245763                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1245763                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1245763                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1245763                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 113251.181818                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 113251.181818                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 113251.181818                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 113251.181818                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 113251.181818                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 113251.181818                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95068                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191901574                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95324                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2013.150665                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.488342                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.511658                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915970                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084030                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11637356                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11637356                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709410                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709410                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16964                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16964                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19346766                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19346766                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19346766                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19346766                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       348566                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       348566                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          115                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          115                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       348681                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        348681                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       348681                       # number of overall misses
system.cpu0.dcache.overall_misses::total       348681                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  10868240285                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  10868240285                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     17469978                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     17469978                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  10885710263                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  10885710263                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  10885710263                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  10885710263                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11985922                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11985922                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16964                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16964                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19695447                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19695447                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19695447                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19695447                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029081                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029081                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000015                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.017704                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.017704                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.017704                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.017704                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 31179.863455                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31179.863455                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 151912.852174                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 151912.852174                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 31219.682928                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31219.682928                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 31219.682928                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31219.682928                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        36753                       # number of writebacks
system.cpu0.dcache.writebacks::total            36753                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       253498                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       253498                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       253613                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       253613                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       253613                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       253613                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95068                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95068                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95068                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95068                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95068                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95068                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1847467903                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1847467903                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1847467903                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1847467903                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1847467903                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1847467903                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007932                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007932                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004827                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004827                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004827                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004827                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 19433.120535                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 19433.120535                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 19433.120535                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19433.120535                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 19433.120535                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19433.120535                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.993486                       # Cycle average of tags in use
system.cpu1.icache.total_refs               929209034                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1714407.811808                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.993486                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024028                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868579                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     17743044                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       17743044                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     17743044                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        17743044                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     17743044                       # number of overall hits
system.cpu1.icache.overall_hits::total       17743044                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2688833                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2688833                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2688833                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2688833                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2688833                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2688833                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     17743060                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     17743060                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     17743060                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     17743060                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     17743060                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     17743060                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 168052.062500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 168052.062500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 168052.062500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 168052.062500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 168052.062500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 168052.062500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2538248                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2538248                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2538248                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2538248                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2538248                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2538248                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 169216.533333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 169216.533333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 169216.533333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 169216.533333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 169216.533333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 169216.533333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 53138                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               231905168                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 53394                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4343.281417                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   212.119017                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    43.880983                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.828590                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.171410                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22263683                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22263683                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4651000                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4651000                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10645                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10645                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10636                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10636                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     26914683                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        26914683                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     26914683                       # number of overall hits
system.cpu1.dcache.overall_hits::total       26914683                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       153219                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       153219                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       153219                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        153219                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       153219                       # number of overall misses
system.cpu1.dcache.overall_misses::total       153219                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  11606887579                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  11606887579                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  11606887579                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  11606887579                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  11606887579                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  11606887579                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     22416902                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     22416902                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4651000                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4651000                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10645                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10645                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10636                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10636                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     27067902                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27067902                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     27067902                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27067902                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006835                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006835                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005661                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005661                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005661                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005661                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 75753.578727                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 75753.578727                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 75753.578727                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 75753.578727                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 75753.578727                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 75753.578727                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        15657                       # number of writebacks
system.cpu1.dcache.writebacks::total            15657                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       100081                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       100081                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       100081                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       100081                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       100081                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       100081                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        53138                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        53138                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        53138                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        53138                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        53138                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        53138                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1897136683                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1897136683                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1897136683                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1897136683                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1897136683                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1897136683                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002370                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002370                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001963                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001963                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001963                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001963                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 35702.071644                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 35702.071644                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 35702.071644                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 35702.071644                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 35702.071644                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 35702.071644                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.997694                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1018579797                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2199956.365011                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.997694                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022432                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741983                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15619923                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15619923                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15619923                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15619923                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15619923                       # number of overall hits
system.cpu2.icache.overall_hits::total       15619923                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2706190                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2706190                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2706190                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2706190                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2706190                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2706190                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15619940                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15619940                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15619940                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15619940                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15619940                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15619940                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 159187.647059                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 159187.647059                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 159187.647059                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 159187.647059                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 159187.647059                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 159187.647059                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1967206                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1967206                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1967206                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1967206                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1967206                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1967206                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 140514.714286                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 140514.714286                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 140514.714286                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 140514.714286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 140514.714286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 140514.714286                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 39515                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               169920475                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 39771                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4272.471776                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.844532                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.155468                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.905643                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.094357                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10616855                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10616855                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7169508                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7169508                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17174                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17174                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17174                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17174                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17786363                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17786363                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17786363                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17786363                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       102017                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       102017                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       102017                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        102017                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       102017                       # number of overall misses
system.cpu2.dcache.overall_misses::total       102017                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   3641273710                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   3641273710                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   3641273710                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   3641273710                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   3641273710                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   3641273710                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10718872                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10718872                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7169508                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7169508                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17174                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17174                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17174                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17174                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17888380                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17888380                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17888380                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17888380                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009518                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009518                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005703                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005703                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005703                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005703                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 35692.813061                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 35692.813061                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 35692.813061                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 35692.813061                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 35692.813061                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 35692.813061                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        11395                       # number of writebacks
system.cpu2.dcache.writebacks::total            11395                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        62502                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        62502                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        62502                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        62502                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        62502                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        62502                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        39515                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        39515                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        39515                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        39515                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        39515                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        39515                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    555193154                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    555193154                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    555193154                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    555193154                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    555193154                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    555193154                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003686                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003686                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002209                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002209                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002209                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002209                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 14050.187372                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 14050.187372                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 14050.187372                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 14050.187372                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 14050.187372                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 14050.187372                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.996994                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1020113524                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2056680.491935                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.996994                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020829                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     16890103                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       16890103                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     16890103                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        16890103                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     16890103                       # number of overall hits
system.cpu3.icache.overall_hits::total       16890103                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4207472                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4207472                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4207472                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4207472                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4207472                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4207472                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     16890120                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     16890120                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     16890120                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     16890120                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     16890120                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     16890120                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 247498.352941                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 247498.352941                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 247498.352941                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 247498.352941                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 247498.352941                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 247498.352941                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            4                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            4                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      3113949                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3113949                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      3113949                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3113949                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      3113949                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3113949                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 239534.538462                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 239534.538462                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 239534.538462                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 239534.538462                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 239534.538462                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 239534.538462                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 52472                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               174227436                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 52728                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3304.267865                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.221983                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.778017                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911023                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.088977                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10497206                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10497206                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7226591                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7226591                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17710                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17710                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16768                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16768                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17723797                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17723797                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17723797                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17723797                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       132425                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       132425                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         4512                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         4512                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       136937                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        136937                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       136937                       # number of overall misses
system.cpu3.dcache.overall_misses::total       136937                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   4133077289                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   4133077289                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    715737603                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    715737603                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   4848814892                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   4848814892                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   4848814892                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   4848814892                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10629631                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10629631                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7231103                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7231103                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17710                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17710                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16768                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16768                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     17860734                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     17860734                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     17860734                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     17860734                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012458                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012458                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000624                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000624                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007667                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007667                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007667                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007667                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 31210.702579                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 31210.702579                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 158629.787899                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 158629.787899                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 35409.092444                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 35409.092444                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 35409.092444                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 35409.092444                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      2898183                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             22                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 131735.590909                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        28033                       # number of writebacks
system.cpu3.dcache.writebacks::total            28033                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        79959                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        79959                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         4506                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         4506                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        84465                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        84465                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        84465                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        84465                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        52466                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        52466                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            6                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        52472                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        52472                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        52472                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        52472                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    903303350                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    903303350                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       853925                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       853925                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    904157275                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    904157275                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    904157275                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    904157275                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004936                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004936                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002938                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002938                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002938                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002938                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 17216.928106                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 17216.928106                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 142320.833333                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 142320.833333                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 17231.233324                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 17231.233324                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 17231.233324                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 17231.233324                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
