# Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, the Altera Quartus Prime License Agreement,
# the Altera MegaCore Function License Agreement, or other 
# applicable license agreement, including, without limitation, 
# that your use is for the sole purpose of programming logic 
# devices manufactured by Altera and sold by Altera or its 
# authorized distributors.  Please refer to the applicable 
# agreement for further details.

# Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
# File: C:\Users\Al-Shallal\Desktop\main.csv
# Generated on: Sun Dec 09 23:19:03 2018

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
B1,Output,PIN_Y10,3,B3_N0,PIN_Y10,2.5 V,,,,,
B2,Output,PIN_AB17,4,B4_N0,PIN_AB17,2.5 V,,,,,
M1,Output,PIN_AA12,4,B4_N0,PIN_AA12,2.5 V,,,,,
buz,Output,PIN_AA17,4,B4_N0,PIN_AA17,2.5 V,,,,,
c1[6],Output,PIN_C17,7,B7_N0,PIN_C17,2.5 V,,,,,
c1[5],Output,PIN_D17,7,B7_N0,PIN_D17,2.5 V,,,,,
c1[4],Output,PIN_E16,7,B7_N0,PIN_E16,2.5 V,,,,,
c1[3],Output,PIN_C16,7,B7_N0,PIN_C16,2.5 V,,,,,
c1[2],Output,PIN_C15,7,B7_N0,PIN_C15,2.5 V,,,,,
c1[1],Output,PIN_E15,7,B7_N0,PIN_E15,2.5 V,,,,,
c1[0],Output,PIN_C14,7,B7_N0,PIN_C14,2.5 V,,,,,
c2[6],Output,PIN_B17,7,B7_N0,PIN_B17,2.5 V,,,,,
c2[5],Output,PIN_A18,7,B7_N0,PIN_A18,2.5 V,,,,,
c2[4],Output,PIN_A17,7,B7_N0,PIN_A17,2.5 V,,,,,
c2[3],Output,PIN_B16,7,B7_N0,PIN_B16,2.5 V,,,,,
c2[2],Output,PIN_E18,6,B6_N0,PIN_E18,2.5 V,,,,,
c2[1],Output,PIN_D18,6,B6_N0,PIN_D18,2.5 V,,,,,
c2[0],Output,PIN_C18,7,B7_N0,PIN_C18,2.5 V,,,,,
clk,Input,PIN_P11,3,B3_N0,PIN_P11,2.5 V,,,,,
sens,Input,PIN_AB5,3,B3_N0,PIN_AB5,2.5 V,,,,,
start,Input,PIN_B8,7,B7_N0,PIN_B8,2.5 V,,,,,
state[3],Output,PIN_AB9,3,B3_N0,PIN_AB9,2.5 V,,,,,
state[2],Output,PIN_AB8,3,B3_N0,PIN_AB8,2.5 V,,,,,
state[1],Output,PIN_AB7,3,B3_N0,PIN_AB7,2.5 V,,,,,
state[0],Output,PIN_AB6,3,B3_N0,PIN_AB6,2.5 V,,,,,
