# Reading pref.tcl
# do mli_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/vhdl/projects/esn7/comparateur/cmp.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:54:28 on Feb 21,2023
# vcom -reportprogress 300 -93 -work work C:/vhdl/projects/esn7/comparateur/cmp.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity cmp
# -- Compiling architecture seq of cmp
# End time: 10:54:28 on Feb 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/vhdl/projects/esn7/comparateur_2_seuils/cmp_2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:54:28 on Feb 21,2023
# vcom -reportprogress 300 -93 -work work C:/vhdl/projects/esn7/comparateur_2_seuils/cmp_2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity cmp_2
# -- Compiling architecture arch_cmp_2 of cmp_2
# End time: 10:54:29 on Feb 21,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/vhdl/projects/esn7/counter_decounter/cpt_dcpt.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:54:29 on Feb 21,2023
# vcom -reportprogress 300 -93 -work work C:/vhdl/projects/esn7/counter_decounter/cpt_dcpt.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity cpt_dcpt
# -- Compiling architecture seq of cpt_dcpt
# End time: 10:54:29 on Feb 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/vhdl/projects/esn7/mli_sync/mli.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:54:29 on Feb 21,2023
# vcom -reportprogress 300 -93 -work work C:/vhdl/projects/esn7/mli_sync/mli.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mli
# -- Compiling architecture seq of mli
# -- Loading entity cpt_dcpt
# -- Loading entity cmp
# -- Loading entity cmp_2
# End time: 10:54:29 on Feb 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/vhdl/projects/esn7/mli_sync/tb_mli.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:54:29 on Feb 21,2023
# vcom -reportprogress 300 -93 -work work C:/vhdl/projects/esn7/mli_sync/tb_mli.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity tb_mli
# -- Compiling architecture seq of tb_mli
# -- Loading entity mli
# End time: 10:54:29 on Feb 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  tb_mli
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" tb_mli 
# Start time: 10:54:29 on Feb 21,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tb_mli(seq)
# Loading work.mli(seq)
# Loading work.cpt_dcpt(seq)
# Loading work.cmp(seq)
# Loading work.cmp_2(arch_cmp_2)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 5 us
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 1  Instance: /tb_mli/UUT/compteur_decompteur
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 1  Instance: /tb_mli/UUT/compteur_decompteur
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 1  Instance: /tb_mli/UUT/compteur_decompteur
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 1  Instance: /tb_mli/UUT/comparateur
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 1  Instance: /tb_mli/UUT/comparateur_2_seuils
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 1  Instance: /tb_mli/UUT/comparateur_2_seuils
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /tb_mli/UUT/comparateur
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /tb_mli/UUT/comparateur_2_seuils
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /tb_mli/UUT/comparateur_2_seuils
# End time: 11:01:15 on Feb 21,2023, Elapsed time: 0:06:46
# Errors: 0, Warnings: 9
