Alfred V. Aho , Ravi Sethi , Jeffrey D. Ullman, Compilers: principles, techniques, and tools, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1986
Reinaldo A. Bergamaschi , Salil Raje , Louise Trevillyan, Control-flow versus data-flow-based scheduling: combining both approaches in an adaptive scheduling system, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.5 n.1, p.82-100, March 1997[doi>10.1109/92.555989]
A. Biere , A. Cimatti , E. M. Clarke , M. Fujita , Y. Zhu, Symbolic model checking using SAT procedures instead of BDDs, Proceedings of the 36th annual ACM/IEEE Design Automation Conference, p.317-320, June 21-25, 1999, New Orleans, Louisiana, USA[doi>10.1145/309847.309942]
Hans Kleine Büning , Marek Karpinski , Andreas Flögel, Resolution for quantified Boolean formulas, Information and Computation, v.117 n.1, p.12-18, Feb. 15, 1995[doi>10.1006/inco.1995.1025]
Gianpiero Cabodi , Mihai Lazarescu , Luciano Lavagno , Sergio Nocco , Claudio Passerone , Stefano Quer, A symbolic approach for the combined solution of scheduling and allocation, Proceedings of the 15th international symposium on System Synthesis, October 02-04, 2002, Kyoto, Japan[doi>10.1145/581199.581252]
Camposano, R. 1991. Path-Based scheduling for synthesis. IEEE Trans. Comput.-Aided Des. Integr. Circ. Syst. 10, 1, 85--93.
Raul Compasano , Reinaldo A. Bergamaschi, Synthesis using path-based scheduling: algorithms and exercises, Proceedings of the 27th ACM/IEEE Design Automation Conference, p.450-455, June 24-27, 1990, Orlando, Florida, USA[doi>10.1145/123186.123335]
Chaudhuri, S. and Walker, R. A. 1994. Computing lower bounds on functional units before scheduling. IEEE Trans. VLSI Syst. 36--41.
Edmund Clarke , Orna Grumberg , Somesh Jha , Yuan Lu , Helmut Veith, Counterexample-guided abstraction refinement for symbolic model checking, Journal of the ACM (JACM), v.50 n.5, p.752-794, September 2003[doi>10.1145/876638.876643]
Cooper, K. D., Schielke, P. J., and Subramanian, D. 1998. An experimental evaluation of list scheduling. Tech. rep., Deptartment of Computer Science, Rice University.
Martin Davis , George Logemann , Donald Loveland, A machine program for theorem-proving, Communications of the ACM, v.5 n.7, p.394-397, July 1962[doi>10.1145/368273.368557]
Martin Davis , Hilary Putnam, A Computing Procedure for Quantification Theory, Journal of the ACM (JACM), v.7 n.3, p.201-215, July 1960[doi>10.1145/321033.321034]
Giovanni De Micheli, Synthesis and Optimization of Digital Circuits, McGraw-Hill Higher Education, 1994
Eén, N. and Sörensson, N. 2003a. Temporal induction by incremental SAT solving. Electron. Not. Theor. Comput. Sci. 89, 4.
Eén, N. and Sörensson, N. 2003b. The minisat SAT solver. http://www.cs.chalmers.se/Cs/Research/FormalMethods/MiniSat/.
Jesse Zhixi Fang, Compiler Algorithms on If-Conversion, Speculative Predicates Assignment and Predicated Code Optimizations, Proceedings of the 9th International Workshop on Languages and Compilers for Parallel Computing, p.135-153, August 08-10, 1996
Michael R. Garey , David S. Johnson, Computers and Intractability; A Guide to the Theory of NP-Completeness, W. H. Freeman & Co., New York, NY, 1990
Steven Paul Haynal , Forrest D. Brewer, Automata-based symbolic scheduling, 2000
John L. Hennessy , David A. Patterson, Computer architecture: a quantitative approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 02
J. N. Hooker, Solving the incremental satisfiability problem, Journal of Logic Programming, v.15 n.1-2, p.177-186, Jan. 1993[doi>10.1016/0743-1066(93)90018-C]
Srinivas Katkoori , Ranga Vemuri, Accurate Resource Estimation Algorithms for Behavioral Synthesis, Proceedings of the Ninth Great Lakes Symposium on VLSI, p.338, March 04-06, 1999
Tai Ly , David Knapp , Ron Miller , Don MacMillen, Scheduling using behavioral templates, Proceedings of the 32nd annual ACM/IEEE Design Automation Conference, p.101-106, June 12-16, 1995, San Francisco, California, USA[doi>10.1145/217474.217514]
João P. Marques Silva , Karem A. Sakallah, GRASP—a new search algorithm for satisfiability, Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design, p.220-227, November 10-14, 1996, San Jose, California, USA
Accelerated SAT-based Scheduling of Control/Data Flow Graphs, Proceedings of the 2002 IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD'02), p.395, September 16-18, 2002
Matthew W. Moskewicz , Conor F. Madigan , Ying Zhao , Lintao Zhang , Sharad Malik, Chaff: engineering an efficient SAT solver, Proceedings of the 38th annual Design Automation Conference, p.530-535, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.379017]
Namballa, R., Ranganathan, N., and Ejnioui, A. 2004. Control and data flow graph extraction for high-level synthesis. In Proceedings of the IEEE Annual Symposium on VLSI, 187.
Pangrle, B. M. and Gajski, D. D. 1987. Design tools for intelligent silicon compilation. IEEE Trans. Comput.-Aided Des. Integr. Circ. Syst. 6, 6, 1098--1112.
P. G. Paulin , J. P. Knight, Force-directed scheduling in automatic data path synthesis, Proceedings of the 24th ACM/IEEE Design Automation Conference, p.195-202, June 28-July 01, 1987, Miami Beach, Florida, USA[doi>10.1145/37888.37918]
J. M. Rabaey , C. Chu , P. Hoang , M. Potkonjak, Fast Prototyping of Datapath-Intensive Architectures, IEEE Design & Test, v.8 n.2, p.40-51, April 1991[doi>10.1109/54.82037]
Abdelhakim Safir , Bertrand Zavidovique, Towards a global solution to high level synthesis problems, Proceedings of the conference on European design automation, March 12-15, 1990, Glasgow, Scotland
Selman, B., Kautz, H., and Cohen, B. 1996. Local search strategies for satisfiability testing. In DIMACS Series in Discrete Mathematics and Theoretical Computer Science. 521--532.
Sentovich, E. M., Singh, K. J., Lavagno, L., Moon, C., Murgai, R., Saldanha, A., Savoj, H., Stephan, P. R., Brayton, R. K., and Sangiovanni-vincentelli, A. 1992. SIS: A system for sequential circuit synthesis. Tech. rep. UCB/ERL M92/41, University of California, Berkeley.
Syswerda, G. and Palmucci, J. 1991. The application of genetic algorithms to resource scheduling. In Proceedings of the 4th International Conference on Genetic Algorithms. 502--508.
Giri Tiruvuri , Moon Chung, Estimation of lower bounds in scheduling algorithms for high-level synthesis, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.3 n.2, p.162-180, April 1998[doi>10.1145/290833.290839]
Shen Zhaoxuan , Jong Ching Chuen, Lower bound estimation of hardware resources for scheduling in high-level synthesis, Journal of Computer Science and Technology, v.17 n.6, p.718-730, November 2002[doi>10.1007/BF02960762]
