
reading lef ...

units:       1000
#layers:     13
#macros:     437
#vias:       25
#viarulegen: 25

reading def ...

design:      sb_3__3_
die area:    ( 0 0 ) ( 85160 95880 )
trackPts:    12
defvias:     4
#components: 1060
#terminals:  60
#snets:      2
#nets:       245

reading guide ...

#guides:     2155
Warning: met2 does not have viaDef align with layer direction, generating new viaDef via2_FR...
Warning: met4 does not have viaDef align with layer direction, generating new viaDef via4_FR...
done initConstraintLayerIdx
List of default vias:
  Layer mcon
    default via: L1M1_PR_MR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: via2_FR
  Layer via3
    default via: M3M4_PR_M
  Layer via4
    default via: via4_FR
Writing reference output def...

libcell analysis ...

instance analysis ...
#unique instances = 34

init region query ...
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

FR_MASTERSLICE shape region query size = 0
FR_VIA shape region query size = 0
li1 shape region query size = 9152
mcon shape region query size = 216
met1 shape region query size = 2938
via shape region query size = 280
met2 shape region query size = 168
via2 shape region query size = 280
met3 shape region query size = 170
via3 shape region query size = 280
met4 shape region query size = 85
via4 shape region query size = 10
met5 shape region query size = 16


start pin access
  complete 38 pins
  complete 28 unique inst patterns
  complete 384 groups
Expt1 runtime (pin-level access point gen): 0.250768
Expt2 runtime (design-level access pattern gen): 0.0719643
#scanned instances     = 1060
#unique  instances     = 34
#stdCellGenAp          = 373
#stdCellValidPlanarAp  = 20
#stdCellValidViaAp     = 236
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 762
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0

complete pin access
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 10.12 (MB), peak = 10.35 (MB)

post process guides ...
GCELLGRID X -1 DO 13 STEP 6900 ;
GCELLGRID Y -1 DO 12 STEP 6900 ;
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

building cmap ... 

init guide query ...
  complete FR_MASTERSLICE (guide)
  complete FR_VIA (guide)
  complete li1 (guide)
  complete mcon (guide)
  complete met1 (guide)
  complete via (guide)
  complete met2 (guide)
  complete via2 (guide)
  complete met3 (guide)
  complete via3 (guide)
  complete met4 (guide)
  complete via4 (guide)
  complete met5 (guide)

FR_MASTERSLICE guide region query size = 0
FR_VIA guide region query size = 0
li1 guide region query size = 517
mcon guide region query size = 0
met1 guide region query size = 467
via guide region query size = 0
met2 guide region query size = 439
via2 guide region query size = 0
met3 guide region query size = 212
via3 guide region query size = 0
met4 guide region query size = 6
via4 guide region query size = 0
met5 guide region query size = 3

init gr pin query ...


start track assignment
Done with 962 vertical wires in 1 frboxes and 682 horizontal wires in 1 frboxes.
Done with 188 vertical wires in 1 frboxes and 154 horizontal wires in 1 frboxes.

complete track assignment
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 13.43 (MB), peak = 16.02 (MB)

post processing ...
WARNING (DEFPARS-7011): The NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The DEF parser will ignore this statement. See file /openLANE_flow/designs/sb_3__3_/runs/final//results/routing/sb_3__3_.def.ref at line 2.


start routing data preparation
initVia2ViaMinLen_minSpc li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minSpc met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minSpc met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minSpc met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minSpc met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minSpc met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minimumcut li1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minimumcut met1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minimumcut met2 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minimumcut met3 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minimumcut met4 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut met5 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLenNew_minSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_minimumcut li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minimumcut met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minimumcut met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minimumcut met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minimumcut met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minimumcut met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_cutSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_cutSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_cutSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_cutSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_cutSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_cutSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1600, 1600, 0, 0, 0, 0, 0, 0)
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 13.48 (MB), peak = 16.02 (MB)

start detail routing ...
start 0th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:02, memory = 20.61 (MB)
    completing 20% with 132 violations
    elapsed time = 00:00:03, memory = 30.40 (MB)
    completing 30% with 161 violations
    elapsed time = 00:00:05, memory = 30.20 (MB)
    completing 40% with 125 violations
    elapsed time = 00:00:05, memory = 29.18 (MB)
  number of violations = 117
cpu time = 00:00:05, elapsed time = 00:00:05, memory = 377.08 (MB), peak = 377.14 (MB)
total wire length = 10413 um
total wire length on LAYER li1 = 1 um
total wire length on LAYER met1 = 1535 um
total wire length on LAYER met2 = 4746 um
total wire length on LAYER met3 = 3938 um
total wire length on LAYER met4 = 63 um
total wire length on LAYER met5 = 127 um
total number of vias = 1779
up-via summary (total 1779):

-----------------------
 FR_MASTERSLICE       0
            li1     693
           met1     757
           met2     313
           met3      10
           met4       6
-----------------------
                   1779


start 1st optimization iteration ...
    completing 10% with 117 violations
    elapsed time = 00:00:00, memory = 378.26 (MB)
    completing 20% with 117 violations
    elapsed time = 00:00:00, memory = 378.26 (MB)
    completing 30% with 122 violations
    elapsed time = 00:00:01, memory = 390.65 (MB)
    completing 40% with 110 violations
    elapsed time = 00:00:01, memory = 383.01 (MB)
    completing 50% with 110 violations
    elapsed time = 00:00:02, memory = 388.07 (MB)
    completing 60% with 110 violations
    elapsed time = 00:00:03, memory = 394.26 (MB)
  number of violations = 49
cpu time = 00:00:04, elapsed time = 00:00:04, memory = 378.61 (MB), peak = 397.79 (MB)
total wire length = 10368 um
total wire length on LAYER li1 = 1 um
total wire length on LAYER met1 = 1691 um
total wire length on LAYER met2 = 4689 um
total wire length on LAYER met3 = 3823 um
total wire length on LAYER met4 = 55 um
total wire length on LAYER met5 = 106 um
total number of vias = 1763
up-via summary (total 1763):

-----------------------
 FR_MASTERSLICE       0
            li1     692
           met1     755
           met2     302
           met3       8
           met4       6
-----------------------
                   1763


start 2nd optimization iteration ...
    completing 10% with 49 violations
    elapsed time = 00:00:00, memory = 378.61 (MB)
    completing 20% with 49 violations
    elapsed time = 00:00:00, memory = 378.87 (MB)
    completing 30% with 49 violations
    elapsed time = 00:00:00, memory = 379.10 (MB)
    completing 40% with 49 violations
    elapsed time = 00:00:00, memory = 379.10 (MB)
    completing 50% with 49 violations
    elapsed time = 00:00:00, memory = 391.14 (MB)
    completing 60% with 49 violations
    elapsed time = 00:00:00, memory = 389.00 (MB)
    completing 70% with 48 violations
    elapsed time = 00:00:00, memory = 386.86 (MB)
    completing 80% with 48 violations
    elapsed time = 00:00:00, memory = 387.63 (MB)
    completing 90% with 46 violations
    elapsed time = 00:00:04, memory = 377.70 (MB)
    completing 100% with 101 violations
    elapsed time = 00:00:04, memory = 377.70 (MB)
  number of violations = 102
cpu time = 00:00:05, elapsed time = 00:00:04, memory = 377.70 (MB), peak = 397.79 (MB)
total wire length = 10348 um
total wire length on LAYER li1 = 3 um
total wire length on LAYER met1 = 1709 um
total wire length on LAYER met2 = 4703 um
total wire length on LAYER met3 = 3855 um
total wire length on LAYER met4 = 34 um
total wire length on LAYER met5 = 44 um
total number of vias = 1767
up-via summary (total 1767):

-----------------------
 FR_MASTERSLICE       0
            li1     694
           met1     756
           met2     311
           met3       4
           met4       2
-----------------------
                   1767


start 3rd optimization iteration ...
    completing 10% with 102 violations
    elapsed time = 00:00:01, memory = 377.70 (MB)
    completing 20% with 90 violations
    elapsed time = 00:00:01, memory = 377.70 (MB)
    completing 30% with 82 violations
    elapsed time = 00:00:02, memory = 388.13 (MB)
    completing 40% with 60 violations
    elapsed time = 00:00:04, memory = 386.57 (MB)
  number of violations = 38
cpu time = 00:00:04, elapsed time = 00:00:04, memory = 378.74 (MB), peak = 397.79 (MB)
total wire length = 10358 um
total wire length on LAYER li1 = 3 um
total wire length on LAYER met1 = 2123 um
total wire length on LAYER met2 = 4707 um
total wire length on LAYER met3 = 3445 um
total wire length on LAYER met4 = 34 um
total wire length on LAYER met5 = 44 um
total number of vias = 1771
up-via summary (total 1771):

-----------------------
 FR_MASTERSLICE       0
            li1     694
           met1     786
           met2     285
           met3       4
           met4       2
-----------------------
                   1771


start 4th optimization iteration ...
    completing 10% with 38 violations
    elapsed time = 00:00:00, memory = 378.74 (MB)
    completing 20% with 38 violations
    elapsed time = 00:00:01, memory = 393.61 (MB)
    completing 30% with 38 violations
    elapsed time = 00:00:01, memory = 380.45 (MB)
    completing 40% with 38 violations
    elapsed time = 00:00:01, memory = 392.68 (MB)
  number of violations = 0
cpu time = 00:00:02, elapsed time = 00:00:01, memory = 380.45 (MB), peak = 397.79 (MB)
total wire length = 10353 um
total wire length on LAYER li1 = 3 um
total wire length on LAYER met1 = 2199 um
total wire length on LAYER met2 = 4707 um
total wire length on LAYER met3 = 3366 um
total wire length on LAYER met4 = 34 um
total wire length on LAYER met5 = 44 um
total number of vias = 1771
up-via summary (total 1771):

-----------------------
 FR_MASTERSLICE       0
            li1     694
           met1     786
           met2     285
           met3       4
           met4       2
-----------------------
                   1771


start 17th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 380.45 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 380.91 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 379.21 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 379.21 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 379.46 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 381.06 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 382.09 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 382.46 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 384.66 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 384.66 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 384.66 (MB), peak = 397.79 (MB)
total wire length = 10353 um
total wire length on LAYER li1 = 3 um
total wire length on LAYER met1 = 2199 um
total wire length on LAYER met2 = 4707 um
total wire length on LAYER met3 = 3366 um
total wire length on LAYER met4 = 34 um
total wire length on LAYER met5 = 44 um
total number of vias = 1771
up-via summary (total 1771):

-----------------------
 FR_MASTERSLICE       0
            li1     694
           met1     786
           met2     285
           met3       4
           met4       2
-----------------------
                   1771


start 25th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 380.54 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 380.90 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 380.90 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 379.54 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 380.83 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 381.18 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 381.95 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 383.13 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 383.13 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 383.13 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 383.13 (MB), peak = 397.79 (MB)
total wire length = 10353 um
total wire length on LAYER li1 = 3 um
total wire length on LAYER met1 = 2199 um
total wire length on LAYER met2 = 4707 um
total wire length on LAYER met3 = 3366 um
total wire length on LAYER met4 = 34 um
total wire length on LAYER met5 = 44 um
total number of vias = 1771
up-via summary (total 1771):

-----------------------
 FR_MASTERSLICE       0
            li1     694
           met1     786
           met2     285
           met3       4
           met4       2
-----------------------
                   1771


start 33rd optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 379.66 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 379.68 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 379.49 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 379.18 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 379.61 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 380.67 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 379.54 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 380.44 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 381.52 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 381.97 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 381.97 (MB), peak = 397.79 (MB)
total wire length = 10353 um
total wire length on LAYER li1 = 3 um
total wire length on LAYER met1 = 2199 um
total wire length on LAYER met2 = 4707 um
total wire length on LAYER met3 = 3366 um
total wire length on LAYER met4 = 34 um
total wire length on LAYER met5 = 44 um
total number of vias = 1771
up-via summary (total 1771):

-----------------------
 FR_MASTERSLICE       0
            li1     694
           met1     786
           met2     285
           met3       4
           met4       2
-----------------------
                   1771


start 41st optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 379.98 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 379.98 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 380.28 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 380.17 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 379.81 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 381.21 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 380.88 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 381.31 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 380.34 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 380.98 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 380.98 (MB), peak = 397.79 (MB)
total wire length = 10353 um
total wire length on LAYER li1 = 3 um
total wire length on LAYER met1 = 2199 um
total wire length on LAYER met2 = 4707 um
total wire length on LAYER met3 = 3366 um
total wire length on LAYER met4 = 34 um
total wire length on LAYER met5 = 44 um
total number of vias = 1771
up-via summary (total 1771):

-----------------------
 FR_MASTERSLICE       0
            li1     694
           met1     786
           met2     285
           met3       4
           met4       2
-----------------------
                   1771


start 49th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 379.37 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 379.56 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 380.60 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 380.63 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 381.29 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 380.23 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 380.74 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 381.80 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 381.49 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 381.53 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 381.53 (MB), peak = 397.79 (MB)
total wire length = 10353 um
total wire length on LAYER li1 = 3 um
total wire length on LAYER met1 = 2199 um
total wire length on LAYER met2 = 4707 um
total wire length on LAYER met3 = 3366 um
total wire length on LAYER met4 = 34 um
total wire length on LAYER met5 = 44 um
total number of vias = 1771
up-via summary (total 1771):

-----------------------
 FR_MASTERSLICE       0
            li1     694
           met1     786
           met2     285
           met3       4
           met4       2
-----------------------
                   1771


start 57th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 379.69 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 379.49 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 379.29 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 380.45 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 380.32 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 381.39 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 380.59 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 380.85 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 381.39 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 381.97 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 381.97 (MB), peak = 397.79 (MB)
total wire length = 10353 um
total wire length on LAYER li1 = 3 um
total wire length on LAYER met1 = 2199 um
total wire length on LAYER met2 = 4707 um
total wire length on LAYER met3 = 3366 um
total wire length on LAYER met4 = 34 um
total wire length on LAYER met5 = 44 um
total number of vias = 1771
up-via summary (total 1771):

-----------------------
 FR_MASTERSLICE       0
            li1     694
           met1     786
           met2     285
           met3       4
           met4       2
-----------------------
                   1771


complete detail routing
total wire length = 10353 um
total wire length on LAYER li1 = 3 um
total wire length on LAYER met1 = 2199 um
total wire length on LAYER met2 = 4707 um
total wire length on LAYER met3 = 3366 um
total wire length on LAYER met4 = 34 um
total wire length on LAYER met5 = 44 um
total number of vias = 1771
up-via summary (total 1771):

-----------------------
 FR_MASTERSLICE       0
            li1     694
           met1     786
           met2     285
           met3       4
           met4       2
-----------------------
                   1771

cpu time = 00:00:24, elapsed time = 00:00:21, memory = 381.97 (MB), peak = 397.79 (MB)

post processing ...
WARNING (DEFPARS-7011): The NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The DEF parser will ignore this statement. See file /openLANE_flow/designs/sb_3__3_/runs/final//results/routing/sb_3__3_.def.ref at line 2.


Runtime taken (hrt): 23.117
