{:input (genetic.crossover/dumb-crossover 1677001703 (genetic.mutation/change-constant-value 1006620847 (genetic.mutation/change-names-remove-clause 1651335540 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))))) (genetic.mutation/change-names-remove-clause 1651335540 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing_10 , \\wire1_9_10_:missing , wire2_20, \\wire:missing_edge , wire4_18, \\wire25_:missing_34 , wire27_33_34_35, \\wire28_:missing );\n  wire \\:missing_edge ;\n  input \\wire0_:missing_10 ;\n  wire \\wire0_:missing_10 ;\n  wire wire12_18;\n  wire \\wire12_:missing_15 ;\n  wire \\wire12_:missing_35 ;\n  wire wire17;\n  wire wire1_11;\n  wire wire1_14;\n  wire \\wire1_17_:missing_22 ;\n  wire wire1_19;\n  wire wire1_38;\n  wire wire1_9;\n  input \\wire1_9_10_:missing ;\n  wire \\wire1_9_10_:missing ;\n  wire \\wire1_:missing_21_23 ;\n  wire wire20_7;\n  wire wire21;\n  wire wire23;\n  input \\wire25_:missing_34 ;\n  wire \\wire25_:missing_34 ;\n  input wire27_33_34_35;\n  wire wire27_33_34_35;\n  input \\wire28_:missing ;\n  wire \\wire28_:missing ;\n  wire \\wire29_40_:missing_44 ;\n  output wire2_20;\n  wire wire2_20;\n  wire \\wire30_:missing_45_46 ;\n  wire wire31_35;\n  wire wire31_36;\n  wire wire32_41;\n  wire wire32_43;\n  wire \\wire33_:missing ;\n  wire \\wire37_:missing_35 ;\n  wire wire38_39_41;\n  wire wire42_7;\n  wire wire43_47;\n  wire wire45;\n  output wire4_18;\n  wire wire4_18;\n  wire wire6_7;\n  wire wire7_24;\n  wire wire8_7;\n  wire \\wire8_:missing ;\n  wire \\wire:missing_10 ;\n  wire \\wire:missing_13 ;\n  wire \\wire:missing_14 ;\n  wire \\wire:missing_24 ;\n  wire \\wire:missing_34 ;\n  wire \\wire:missing_36_47 ;\n  wire \\wire:missing_38 ;\n  wire \\wire:missing_42 ;\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 2'h1 >> wire6_7;\n  assign wire23 = 2'hx >> \\wire1_:missing_21_23 ;\n  assign wire7_24 = 2'h1 >> \\wire:missing_edge ;\n  assign wire31_36 = 2'h1 >> wire31_35;\n  assign wire32_41 = 2'h1 >> wire32_43;\n  assign \\wire33_:missing  = 4'h6 >> { wire27_33_34_35, \\wire:missing_edge  };\n  assign \\wire:missing_34  = 4'h8 >> { wire27_33_34_35, \\wire25_:missing_34  };\n  assign \\wire12_:missing_35  = 4'h8 >> { wire27_33_34_35, \\wire:missing_edge  };\n  assign \\wire:missing_36_47  = 4'h8 >> { wire31_36, \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 4'h2 >> { \\wire37_:missing_35 , \\wire:missing_edge  };\n  assign \\wire:missing_38  = 4'h6 >> { wire1_38, wire38_39_41 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire38_39_41, \\wire:missing_edge  };\n  assign \\wire8_:missing  = 2'h1 >> wire8_7;\n  assign wire45 = 2'hx >> \\wire30_:missing_45_46 ;\n  assign \\wire:missing_edge  = 2'hx >> \\wire30_:missing_45_46 ;\n  assign \\wire:missing_edge  = 4'h6 >> { \\wire1_9_10_:missing , wire1_9 };\n  assign \\wire:missing_10  = 4'h8 >> { \\wire1_9_10_:missing , \\wire0_:missing_10  };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_edge , wire1_11 };\n  assign wire12_18 = 4'h4 >> { \\wire12_:missing_35 , \\wire12_:missing_15  };\n  assign \\wire:missing_13  = 4'h6 >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign \\wire:missing_14  = 4'h8 >> { \\wire:missing_edge , wire1_14 };\n  assign \\wire:missing_edge  = 1'h1;\n  assign \\wire29_40_:missing_44  = 1'h0;\n  assign \\wire30_:missing_45_46  = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign wire43_47 = \\wire:missing_36_47 ;\n  assign \\wire:missing_edge  = \\wire29_40_:missing_44 ;\n  assign wire32_43 = wire43_47;\n  assign \\wire:missing_42  = wire42_7;\n  assign wire38_39_41 = wire32_41;\n  assign \\wire:missing_edge  = \\wire29_40_:missing_44 ;\n  assign \\wire:missing_24  = wire7_24;\n  assign \\wire:missing_edge  = \\wire1_17_:missing_22 ;\n  assign wire21 = \\wire1_:missing_21_23 ;\n  assign wire2_20 = wire20_7;\n  assign \\wire:missing_edge  = wire1_19;\n  assign wire4_18 = wire12_18;\n  assign wire17 = \\wire1_17_:missing_22 ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire12_:missing_15  = \\wire:missing_edge ;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/B751EE46.v:3.1-99.10\" *)\nmodule postsynth(\\wire0_:missing_10 , \\wire1_9_10_:missing , wire2_20, \\wire:missing_edge , wire4_18, \\wire25_:missing_34 , wire27_33_34_35, \\wire28_:missing );\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B751EE46.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B751EE46.v:5.9-5.27\" *)\n  input \\wire0_:missing_10 ;\n  wire \\wire0_:missing_10 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B751EE46.v:7.8-7.17\" *)\n  wire wire12_18;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B751EE46.v:8.8-8.27\" *)\n  wire \\wire12_:missing_15 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B751EE46.v:9.8-9.27\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire12_:missing_35 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B751EE46.v:10.8-10.14\" *)\n  wire wire17;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B751EE46.v:13.8-13.29\" *)\n  wire \\wire1_17_:missing_22 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B751EE46.v:14.8-14.16\" *)\n  wire wire1_19;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B751EE46.v:17.9-17.29\" *)\n  input \\wire1_9_10_:missing ;\n  wire \\wire1_9_10_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B751EE46.v:20.8-20.16\" *)\n  wire wire20_7;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B751EE46.v:23.9-23.28\" *)\n  input \\wire25_:missing_34 ;\n  wire \\wire25_:missing_34 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B751EE46.v:25.9-25.24\" *)\n  input wire27_33_34_35;\n  wire wire27_33_34_35;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B751EE46.v:27.9-27.25\" *)\n  input \\wire28_:missing ;\n  wire \\wire28_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B751EE46.v:29.8-29.30\" *)\n  wire \\wire29_40_:missing_44 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B751EE46.v:30.10-30.18\" *)\n  output wire2_20;\n  wire wire2_20;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B751EE46.v:32.8-32.30\" *)\n  wire \\wire30_:missing_45_46 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B751EE46.v:42.8-42.14\" *)\n  wire wire45;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B751EE46.v:43.10-43.18\" *)\n  output wire4_18;\n  wire wire4_18;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B751EE46.v:46.8-46.16\" *)\n  wire wire7_24;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B751EE46.v:50.8-50.24\" *)\n  wire \\wire:missing_13 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B751EE46.v:52.8-52.24\" *)\n  wire \\wire:missing_24 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B751EE46.v:57.9-57.27\" *)\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire12_18 = 1'h0;\n  assign \\wire12_:missing_15  = 1'h1;\n  assign \\wire12_:missing_35  = wire27_33_34_35;\n  assign wire17 = 1'h1;\n  assign \\wire1_17_:missing_22  = 1'h1;\n  assign wire1_19 = 1'h1;\n  assign wire20_7 = 1'hx;\n  assign \\wire29_40_:missing_44  = 1'h0;\n  assign wire2_20 = 1'hx;\n  assign \\wire30_:missing_45_46  = 1'h1;\n  assign wire45 = 1'hx;\n  assign wire4_18 = 1'h0;\n  assign wire7_24 = 1'h0;\n  assign \\wire:missing_13  = 1'h0;\n  assign \\wire:missing_24  = 1'h0;\n  assign \\wire:missing_edge  = 1'h1;\nendmodule\n", :proof {:exit 2, :out "SBY  3:40:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3z7tszb5] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3z7tszb5/src/top.v'.\nSBY  3:40:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3z7tszb5] Copy '/tmp/fuzzmount2DDF5D8C/B751EE46.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3z7tszb5/src/B751EE46.v'.\nSBY  3:40:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3z7tszb5] Copy '/tmp/fuzzmount2DDF5D8C/B751EE46.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3z7tszb5/src/B751EE46.post.v'.\nSBY  3:40:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3z7tszb5] engine_0: abc pdr\nSBY  3:40:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3z7tszb5] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3z7tszb5/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  3:40:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3z7tszb5] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/B751EE46.v:74$38_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/B751EE46.v:74$38.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  3:40:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3z7tszb5] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/B751EE46.v:76$40_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/B751EE46.v:76$40.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  3:40:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3z7tszb5] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/B751EE46.v:70$34_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/B751EE46.v:70$34.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  3:40:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3z7tszb5] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/B751EE46.v:68$32_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/B751EE46.v:68$32.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  3:40:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3z7tszb5] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/B751EE46.v:59$23_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/B751EE46.v:59$23.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  3:40:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3z7tszb5] base: Warning: Wire presynth.\\wire2_20 is used but has no driver.\nSBY  3:40:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3z7tszb5] base: finished (returncode=0)\nSBY  3:40:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3z7tszb5] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3z7tszb5/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  3:40:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3z7tszb5] aig: Warning: Wire presynth.\\wire2_20 is used but has no driver.\nSBY  3:40:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3z7tszb5] aig: finished (returncode=0)\nSBY  3:40:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3z7tszb5] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3z7tszb5; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  3:40:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3z7tszb5] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  3:40:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3z7tszb5] engine_0: Warning: The network has no constraints.\nSBY  3:40:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3z7tszb5] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  3:40:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3z7tszb5] engine_0: finished (returncode=0)\nSBY  3:40:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3z7tszb5] engine_0: Status returned by engine: FAIL\nSBY  3:40:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3z7tszb5] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:06 (6)\nSBY  3:40:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3z7tszb5] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  3:40:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3z7tszb5] summary: engine_0 (abc pdr) returned FAIL\nSBY  3:40:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3z7tszb5] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3z7tszb5'.\nSBY  3:40:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3z7tszb5] DONE (FAIL, rc=2)\n", :err ""}}}