Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sat Oct 03 21:34:22 2020
| Host         : PC-2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_level_mod_timing_summary_routed.rpt -rpx top_level_mod_timing_summary_routed.rpx
| Design       : top_level_mod
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.891        0.000                      0                   11        0.248        0.000                      0                   11        4.500        0.000                       0                     9  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 7.891        0.000                      0                   11        0.248        0.000                      0                   11        4.500        0.000                       0                     9  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        7.891ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.248ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.891ns  (required time - arrival time)
  Source:                 solver/solution_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            solver/RGB_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.981ns  (logic 0.718ns (36.237%)  route 1.263ns (63.763%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.714     5.317    solver/CLK
    SLICE_X0Y81          FDCE                                         r  solver/solution_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDCE (Prop_fdce_C_Q)         0.419     5.736 r  solver/solution_reg[2]/Q
                         net (fo=6, routed)           0.612     6.347    solver/Q[2]
    SLICE_X0Y80          LUT5 (Prop_lut5_I1_O)        0.299     6.646 r  solver/RGB[0]_i_1/O
                         net (fo=4, routed)           0.652     7.298    solver/RGB[0]_i_1_n_0
    SLICE_X1Y80          FDPE                                         r  solver/RGB_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.594    15.017    solver/CLK
    SLICE_X1Y80          FDPE                                         r  solver/RGB_reg[0]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X1Y80          FDPE (Setup_fdpe_C_D)       -0.067    15.189    solver/RGB_reg[0]
  -------------------------------------------------------------------
                         required time                         15.189    
                         arrival time                          -7.298    
  -------------------------------------------------------------------
                         slack                                  7.891    

Slack (MET) :             8.087ns  (required time - arrival time)
  Source:                 solver/solution_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            solver/solution_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.672ns  (logic 0.718ns (42.931%)  route 0.954ns (57.069%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.714     5.317    solver/CLK
    SLICE_X0Y81          FDCE                                         r  solver/solution_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDCE (Prop_fdce_C_Q)         0.419     5.736 r  solver/solution_reg[2]/Q
                         net (fo=6, routed)           0.612     6.347    solver/Q[2]
    SLICE_X0Y80          LUT5 (Prop_lut5_I1_O)        0.299     6.646 r  solver/RGB[0]_i_1/O
                         net (fo=4, routed)           0.343     6.989    solver/RGB[0]_i_1_n_0
    SLICE_X0Y81          FDCE                                         r  solver/solution_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.595    15.018    solver/CLK
    SLICE_X0Y81          FDCE                                         r  solver/solution_reg[0]/C
                         clock pessimism              0.299    15.317    
                         clock uncertainty           -0.035    15.281    
    SLICE_X0Y81          FDCE (Setup_fdce_C_CE)      -0.205    15.076    solver/solution_reg[0]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                          -6.989    
  -------------------------------------------------------------------
                         slack                                  8.087    

Slack (MET) :             8.087ns  (required time - arrival time)
  Source:                 solver/solution_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            solver/solution_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.672ns  (logic 0.718ns (42.931%)  route 0.954ns (57.069%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.714     5.317    solver/CLK
    SLICE_X0Y81          FDCE                                         r  solver/solution_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDCE (Prop_fdce_C_Q)         0.419     5.736 r  solver/solution_reg[2]/Q
                         net (fo=6, routed)           0.612     6.347    solver/Q[2]
    SLICE_X0Y80          LUT5 (Prop_lut5_I1_O)        0.299     6.646 r  solver/RGB[0]_i_1/O
                         net (fo=4, routed)           0.343     6.989    solver/RGB[0]_i_1_n_0
    SLICE_X0Y81          FDCE                                         r  solver/solution_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.595    15.018    solver/CLK
    SLICE_X0Y81          FDCE                                         r  solver/solution_reg[1]/C
                         clock pessimism              0.299    15.317    
                         clock uncertainty           -0.035    15.281    
    SLICE_X0Y81          FDCE (Setup_fdce_C_CE)      -0.205    15.076    solver/solution_reg[1]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                          -6.989    
  -------------------------------------------------------------------
                         slack                                  8.087    

Slack (MET) :             8.087ns  (required time - arrival time)
  Source:                 solver/solution_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            solver/solution_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.672ns  (logic 0.718ns (42.931%)  route 0.954ns (57.069%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.714     5.317    solver/CLK
    SLICE_X0Y81          FDCE                                         r  solver/solution_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDCE (Prop_fdce_C_Q)         0.419     5.736 r  solver/solution_reg[2]/Q
                         net (fo=6, routed)           0.612     6.347    solver/Q[2]
    SLICE_X0Y80          LUT5 (Prop_lut5_I1_O)        0.299     6.646 r  solver/RGB[0]_i_1/O
                         net (fo=4, routed)           0.343     6.989    solver/RGB[0]_i_1_n_0
    SLICE_X0Y81          FDCE                                         r  solver/solution_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.595    15.018    solver/CLK
    SLICE_X0Y81          FDCE                                         r  solver/solution_reg[2]/C
                         clock pessimism              0.299    15.317    
                         clock uncertainty           -0.035    15.281    
    SLICE_X0Y81          FDCE (Setup_fdce_C_CE)      -0.205    15.076    solver/solution_reg[2]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                          -6.989    
  -------------------------------------------------------------------
                         slack                                  8.087    

Slack (MET) :             8.407ns  (required time - arrival time)
  Source:                 solver/solution_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            solver/LED_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.564ns  (logic 0.718ns (45.921%)  route 0.846ns (54.079%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.714     5.317    solver/CLK
    SLICE_X0Y81          FDCE                                         r  solver/solution_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDCE (Prop_fdce_C_Q)         0.419     5.736 r  solver/solution_reg[2]/Q
                         net (fo=6, routed)           0.846     6.581    solver/Q[2]
    SLICE_X0Y80          LUT5 (Prop_lut5_I1_O)        0.299     6.880 r  solver/LED[0]_i_1/O
                         net (fo=1, routed)           0.000     6.880    solver/LED[0]_i_1_n_0
    SLICE_X0Y80          FDCE                                         r  solver/LED_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.594    15.017    solver/CLK
    SLICE_X0Y80          FDCE                                         r  solver/LED_reg[0]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X0Y80          FDCE (Setup_fdce_C_D)        0.031    15.287    solver/LED_reg[0]
  -------------------------------------------------------------------
                         required time                         15.287    
                         arrival time                          -6.880    
  -------------------------------------------------------------------
                         slack                                  8.407    

Slack (MET) :             8.411ns  (required time - arrival time)
  Source:                 solver/solution_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            solver/LED_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.560ns  (logic 0.718ns (46.026%)  route 0.842ns (53.974%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.714     5.317    solver/CLK
    SLICE_X0Y81          FDCE                                         r  solver/solution_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDCE (Prop_fdce_C_Q)         0.419     5.736 r  solver/solution_reg[2]/Q
                         net (fo=6, routed)           0.842     6.578    solver/Q[2]
    SLICE_X0Y80          LUT5 (Prop_lut5_I0_O)        0.299     6.877 r  solver/LED[1]_i_1/O
                         net (fo=1, routed)           0.000     6.877    solver/LED[1]_i_1_n_0
    SLICE_X0Y80          FDCE                                         r  solver/LED_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.594    15.017    solver/CLK
    SLICE_X0Y80          FDCE                                         r  solver/LED_reg[1]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X0Y80          FDCE (Setup_fdce_C_D)        0.031    15.287    solver/LED_reg[1]
  -------------------------------------------------------------------
                         required time                         15.287    
                         arrival time                          -6.877    
  -------------------------------------------------------------------
                         slack                                  8.411    

Slack (MET) :             8.423ns  (required time - arrival time)
  Source:                 solver/solution_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            solver/LED_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.592ns  (logic 0.746ns (46.872%)  route 0.846ns (53.128%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.714     5.317    solver/CLK
    SLICE_X0Y81          FDCE                                         r  solver/solution_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDCE (Prop_fdce_C_Q)         0.419     5.736 r  solver/solution_reg[2]/Q
                         net (fo=6, routed)           0.846     6.581    solver/Q[2]
    SLICE_X0Y80          LUT5 (Prop_lut5_I4_O)        0.327     6.908 r  solver/LED[2]_i_1/O
                         net (fo=1, routed)           0.000     6.908    solver/LED[2]_i_1_n_0
    SLICE_X0Y80          FDCE                                         r  solver/LED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.594    15.017    solver/CLK
    SLICE_X0Y80          FDCE                                         r  solver/LED_reg[2]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X0Y80          FDCE (Setup_fdce_C_D)        0.075    15.331    solver/LED_reg[2]
  -------------------------------------------------------------------
                         required time                         15.331    
                         arrival time                          -6.908    
  -------------------------------------------------------------------
                         slack                                  8.423    

Slack (MET) :             8.706ns  (required time - arrival time)
  Source:                 solver/solution_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            solver/RGB_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.263ns  (logic 0.580ns (45.924%)  route 0.683ns (54.076%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.714     5.317    solver/CLK
    SLICE_X0Y81          FDCE                                         r  solver/solution_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDCE (Prop_fdce_C_Q)         0.456     5.773 r  solver/solution_reg[1]/Q
                         net (fo=7, routed)           0.683     6.456    cnf/Q[1]
    SLICE_X0Y80          LUT5 (Prop_lut5_I4_O)        0.124     6.580 r  cnf/out/O
                         net (fo=1, routed)           0.000     6.580    solver/D[0]
    SLICE_X0Y80          FDCE                                         r  solver/RGB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.594    15.017    solver/CLK
    SLICE_X0Y80          FDCE                                         r  solver/RGB_reg[1]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X0Y80          FDCE (Setup_fdce_C_D)        0.029    15.285    solver/RGB_reg[1]
  -------------------------------------------------------------------
                         required time                         15.285    
                         arrival time                          -6.580    
  -------------------------------------------------------------------
                         slack                                  8.706    

Slack (MET) :             8.720ns  (required time - arrival time)
  Source:                 solver/solution_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            solver/solution_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.276ns  (logic 0.580ns (45.455%)  route 0.696ns (54.545%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.714     5.317    solver/CLK
    SLICE_X0Y81          FDCE                                         r  solver/solution_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDCE (Prop_fdce_C_Q)         0.456     5.773 f  solver/solution_reg[0]/Q
                         net (fo=8, routed)           0.696     6.469    solver/Q[0]
    SLICE_X0Y81          LUT1 (Prop_lut1_I0_O)        0.124     6.593 r  solver/solution[0]_i_1/O
                         net (fo=1, routed)           0.000     6.593    solver/cnf/out5
    SLICE_X0Y81          FDCE                                         r  solver/solution_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.595    15.018    solver/CLK
    SLICE_X0Y81          FDCE                                         r  solver/solution_reg[0]/C
                         clock pessimism              0.299    15.317    
                         clock uncertainty           -0.035    15.281    
    SLICE_X0Y81          FDCE (Setup_fdce_C_D)        0.031    15.312    solver/solution_reg[0]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                          -6.593    
  -------------------------------------------------------------------
                         slack                                  8.720    

Slack (MET) :             8.720ns  (required time - arrival time)
  Source:                 solver/solution_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            solver/solution_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.273ns  (logic 0.580ns (45.551%)  route 0.693ns (54.449%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.714     5.317    solver/CLK
    SLICE_X0Y81          FDCE                                         r  solver/solution_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDCE (Prop_fdce_C_Q)         0.456     5.773 r  solver/solution_reg[0]/Q
                         net (fo=8, routed)           0.693     6.466    solver/Q[0]
    SLICE_X0Y81          LUT2 (Prop_lut2_I0_O)        0.124     6.590 r  solver/solution[1]_i_1/O
                         net (fo=1, routed)           0.000     6.590    solver/p_1_in[1]
    SLICE_X0Y81          FDCE                                         r  solver/solution_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.595    15.018    solver/CLK
    SLICE_X0Y81          FDCE                                         r  solver/solution_reg[1]/C
                         clock pessimism              0.299    15.317    
                         clock uncertainty           -0.035    15.281    
    SLICE_X0Y81          FDCE (Setup_fdce_C_D)        0.029    15.310    solver/solution_reg[1]
  -------------------------------------------------------------------
                         required time                         15.310    
                         arrival time                          -6.590    
  -------------------------------------------------------------------
                         slack                                  8.720    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 solver/solution_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            solver/LED_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.745%)  route 0.167ns (47.255%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.597     1.516    solver/CLK
    SLICE_X0Y81          FDCE                                         r  solver/solution_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDCE (Prop_fdce_C_Q)         0.141     1.657 f  solver/solution_reg[0]/Q
                         net (fo=8, routed)           0.167     1.824    solver/Q[0]
    SLICE_X0Y80          LUT5 (Prop_lut5_I1_O)        0.045     1.869 r  solver/LED[1]_i_1/O
                         net (fo=1, routed)           0.000     1.869    solver/LED[1]_i_1_n_0
    SLICE_X0Y80          FDCE                                         r  solver/LED_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.867     2.032    solver/CLK
    SLICE_X0Y80          FDCE                                         r  solver/LED_reg[1]/C
                         clock pessimism             -0.502     1.529    
    SLICE_X0Y80          FDCE (Hold_fdce_C_D)         0.092     1.621    solver/LED_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 solver/solution_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            solver/solution_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.183ns (48.175%)  route 0.197ns (51.825%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.597     1.516    solver/CLK
    SLICE_X0Y81          FDCE                                         r  solver/solution_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDCE (Prop_fdce_C_Q)         0.141     1.657 r  solver/solution_reg[1]/Q
                         net (fo=7, routed)           0.197     1.854    solver/Q[1]
    SLICE_X0Y81          LUT3 (Prop_lut3_I1_O)        0.042     1.896 r  solver/solution[2]_i_1/O
                         net (fo=1, routed)           0.000     1.896    solver/p_1_in[2]
    SLICE_X0Y81          FDCE                                         r  solver/solution_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.868     2.033    solver/CLK
    SLICE_X0Y81          FDCE                                         r  solver/solution_reg[2]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X0Y81          FDCE (Hold_fdce_C_D)         0.107     1.623    solver/solution_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 solver/solution_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            solver/RGB_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.227ns (60.214%)  route 0.150ns (39.786%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.597     1.516    solver/CLK
    SLICE_X0Y81          FDCE                                         r  solver/solution_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDCE (Prop_fdce_C_Q)         0.128     1.644 r  solver/solution_reg[2]/Q
                         net (fo=6, routed)           0.150     1.794    cnf/Q[2]
    SLICE_X0Y80          LUT5 (Prop_lut5_I3_O)        0.099     1.893 r  cnf/out/O
                         net (fo=1, routed)           0.000     1.893    solver/D[0]
    SLICE_X0Y80          FDCE                                         r  solver/RGB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.867     2.032    solver/CLK
    SLICE_X0Y80          FDCE                                         r  solver/RGB_reg[1]/C
                         clock pessimism             -0.502     1.529    
    SLICE_X0Y80          FDCE (Hold_fdce_C_D)         0.091     1.620    solver/RGB_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 solver/solution_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            solver/solution_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.581%)  route 0.197ns (51.419%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.597     1.516    solver/CLK
    SLICE_X0Y81          FDCE                                         r  solver/solution_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDCE (Prop_fdce_C_Q)         0.141     1.657 r  solver/solution_reg[1]/Q
                         net (fo=7, routed)           0.197     1.854    solver/Q[1]
    SLICE_X0Y81          LUT2 (Prop_lut2_I1_O)        0.045     1.899 r  solver/solution[1]_i_1/O
                         net (fo=1, routed)           0.000     1.899    solver/p_1_in[1]
    SLICE_X0Y81          FDCE                                         r  solver/solution_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.868     2.033    solver/CLK
    SLICE_X0Y81          FDCE                                         r  solver/solution_reg[1]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X0Y81          FDCE (Hold_fdce_C_D)         0.091     1.607    solver/solution_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 solver/solution_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            solver/LED_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.184ns (42.590%)  route 0.248ns (57.410%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.597     1.516    solver/CLK
    SLICE_X0Y81          FDCE                                         r  solver/solution_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDCE (Prop_fdce_C_Q)         0.141     1.657 r  solver/solution_reg[1]/Q
                         net (fo=7, routed)           0.248     1.905    solver/Q[1]
    SLICE_X0Y80          LUT5 (Prop_lut5_I0_O)        0.043     1.948 r  solver/LED[2]_i_1/O
                         net (fo=1, routed)           0.000     1.948    solver/LED[2]_i_1_n_0
    SLICE_X0Y80          FDCE                                         r  solver/LED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.867     2.032    solver/CLK
    SLICE_X0Y80          FDCE                                         r  solver/LED_reg[2]/C
                         clock pessimism             -0.502     1.529    
    SLICE_X0Y80          FDCE (Hold_fdce_C_D)         0.107     1.636    solver/LED_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 solver/solution_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            solver/LED_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.855%)  route 0.248ns (57.145%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.597     1.516    solver/CLK
    SLICE_X0Y81          FDCE                                         r  solver/solution_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDCE (Prop_fdce_C_Q)         0.141     1.657 f  solver/solution_reg[1]/Q
                         net (fo=7, routed)           0.248     1.905    solver/Q[1]
    SLICE_X0Y80          LUT5 (Prop_lut5_I0_O)        0.045     1.950 r  solver/LED[0]_i_1/O
                         net (fo=1, routed)           0.000     1.950    solver/LED[0]_i_1_n_0
    SLICE_X0Y80          FDCE                                         r  solver/LED_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.867     2.032    solver/CLK
    SLICE_X0Y80          FDCE                                         r  solver/LED_reg[0]/C
                         clock pessimism             -0.502     1.529    
    SLICE_X0Y80          FDCE (Hold_fdce_C_D)         0.092     1.621    solver/LED_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 solver/solution_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            solver/solution_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.186ns (41.705%)  route 0.260ns (58.295%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.597     1.516    solver/CLK
    SLICE_X0Y81          FDCE                                         r  solver/solution_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDCE (Prop_fdce_C_Q)         0.141     1.657 f  solver/solution_reg[0]/Q
                         net (fo=8, routed)           0.260     1.917    solver/Q[0]
    SLICE_X0Y81          LUT1 (Prop_lut1_I0_O)        0.045     1.962 r  solver/solution[0]_i_1/O
                         net (fo=1, routed)           0.000     1.962    solver/cnf/out5
    SLICE_X0Y81          FDCE                                         r  solver/solution_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.868     2.033    solver/CLK
    SLICE_X0Y81          FDCE                                         r  solver/solution_reg[0]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X0Y81          FDCE (Hold_fdce_C_D)         0.092     1.608    solver/solution_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 solver/solution_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            solver/solution_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.186ns (40.499%)  route 0.273ns (59.501%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.597     1.516    solver/CLK
    SLICE_X0Y81          FDCE                                         r  solver/solution_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDCE (Prop_fdce_C_Q)         0.141     1.657 r  solver/solution_reg[1]/Q
                         net (fo=7, routed)           0.151     1.809    solver/Q[1]
    SLICE_X0Y80          LUT5 (Prop_lut5_I0_O)        0.045     1.854 r  solver/RGB[0]_i_1/O
                         net (fo=4, routed)           0.122     1.976    solver/RGB[0]_i_1_n_0
    SLICE_X0Y81          FDCE                                         r  solver/solution_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.868     2.033    solver/CLK
    SLICE_X0Y81          FDCE                                         r  solver/solution_reg[0]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X0Y81          FDCE (Hold_fdce_C_CE)       -0.039     1.477    solver/solution_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 solver/solution_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            solver/solution_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.186ns (40.499%)  route 0.273ns (59.501%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.597     1.516    solver/CLK
    SLICE_X0Y81          FDCE                                         r  solver/solution_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDCE (Prop_fdce_C_Q)         0.141     1.657 r  solver/solution_reg[1]/Q
                         net (fo=7, routed)           0.151     1.809    solver/Q[1]
    SLICE_X0Y80          LUT5 (Prop_lut5_I0_O)        0.045     1.854 r  solver/RGB[0]_i_1/O
                         net (fo=4, routed)           0.122     1.976    solver/RGB[0]_i_1_n_0
    SLICE_X0Y81          FDCE                                         r  solver/solution_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.868     2.033    solver/CLK
    SLICE_X0Y81          FDCE                                         r  solver/solution_reg[1]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X0Y81          FDCE (Hold_fdce_C_CE)       -0.039     1.477    solver/solution_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 solver/solution_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            solver/solution_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.186ns (40.499%)  route 0.273ns (59.501%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.597     1.516    solver/CLK
    SLICE_X0Y81          FDCE                                         r  solver/solution_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDCE (Prop_fdce_C_Q)         0.141     1.657 r  solver/solution_reg[1]/Q
                         net (fo=7, routed)           0.151     1.809    solver/Q[1]
    SLICE_X0Y80          LUT5 (Prop_lut5_I0_O)        0.045     1.854 r  solver/RGB[0]_i_1/O
                         net (fo=4, routed)           0.122     1.976    solver/RGB[0]_i_1_n_0
    SLICE_X0Y81          FDCE                                         r  solver/solution_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.868     2.033    solver/CLK
    SLICE_X0Y81          FDCE                                         r  solver/solution_reg[2]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X0Y81          FDCE (Hold_fdce_C_CE)       -0.039     1.477    solver/solution_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.498    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y80     solver/LED_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y80     solver/LED_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y80     solver/LED_reg[2]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X1Y80     solver/RGB_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y80     solver/RGB_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y81     solver/solution_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y81     solver/solution_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y81     solver/solution_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     solver/LED_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     solver/LED_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     solver/LED_reg[2]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y80     solver/RGB_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     solver/RGB_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y81     solver/solution_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y81     solver/solution_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y81     solver/solution_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     solver/LED_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     solver/LED_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     solver/LED_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     solver/LED_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     solver/LED_reg[2]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y80     solver/RGB_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     solver/RGB_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y81     solver/solution_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y81     solver/solution_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y81     solver/solution_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y81     solver/solution_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y81     solver/solution_reg[2]/C



