
PowerBoard25.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010b14  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000075c  08010cf8  08010cf8  00011cf8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011454  08011454  00013350  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08011454  08011454  00012454  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801145c  0801145c  00013350  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801145c  0801145c  0001245c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08011460  08011460  00012460  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000350  20000000  08011464  00013000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000a380  20000350  080117b4  00013350  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  2000a6d0  080117b4  000136d0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00013350  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002d7b0  00000000  00000000  00013380  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005f55  00000000  00000000  00040b30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000024b8  00000000  00000000  00046a88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001c55  00000000  00000000  00048f40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002626e  00000000  00000000  0004ab95  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002bb0f  00000000  00000000  00070e03  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e7c80  00000000  00000000  0009c912  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00184592  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000ad30  00000000  00000000  001845d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005b  00000000  00000000  0018f308  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000350 	.word	0x20000350
 80001fc:	00000000 	.word	0x00000000
 8000200:	08010cdc 	.word	0x08010cdc

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000354 	.word	0x20000354
 800021c:	08010cdc 	.word	0x08010cdc

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b988 	b.w	8000f20 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	468e      	mov	lr, r1
 8000c30:	4604      	mov	r4, r0
 8000c32:	4688      	mov	r8, r1
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d14a      	bne.n	8000cce <__udivmoddi4+0xa6>
 8000c38:	428a      	cmp	r2, r1
 8000c3a:	4617      	mov	r7, r2
 8000c3c:	d962      	bls.n	8000d04 <__udivmoddi4+0xdc>
 8000c3e:	fab2 f682 	clz	r6, r2
 8000c42:	b14e      	cbz	r6, 8000c58 <__udivmoddi4+0x30>
 8000c44:	f1c6 0320 	rsb	r3, r6, #32
 8000c48:	fa01 f806 	lsl.w	r8, r1, r6
 8000c4c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c50:	40b7      	lsls	r7, r6
 8000c52:	ea43 0808 	orr.w	r8, r3, r8
 8000c56:	40b4      	lsls	r4, r6
 8000c58:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c5c:	fa1f fc87 	uxth.w	ip, r7
 8000c60:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c64:	0c23      	lsrs	r3, r4, #16
 8000c66:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c6a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c6e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c72:	429a      	cmp	r2, r3
 8000c74:	d909      	bls.n	8000c8a <__udivmoddi4+0x62>
 8000c76:	18fb      	adds	r3, r7, r3
 8000c78:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c7c:	f080 80ea 	bcs.w	8000e54 <__udivmoddi4+0x22c>
 8000c80:	429a      	cmp	r2, r3
 8000c82:	f240 80e7 	bls.w	8000e54 <__udivmoddi4+0x22c>
 8000c86:	3902      	subs	r1, #2
 8000c88:	443b      	add	r3, r7
 8000c8a:	1a9a      	subs	r2, r3, r2
 8000c8c:	b2a3      	uxth	r3, r4
 8000c8e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c92:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c9a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c9e:	459c      	cmp	ip, r3
 8000ca0:	d909      	bls.n	8000cb6 <__udivmoddi4+0x8e>
 8000ca2:	18fb      	adds	r3, r7, r3
 8000ca4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ca8:	f080 80d6 	bcs.w	8000e58 <__udivmoddi4+0x230>
 8000cac:	459c      	cmp	ip, r3
 8000cae:	f240 80d3 	bls.w	8000e58 <__udivmoddi4+0x230>
 8000cb2:	443b      	add	r3, r7
 8000cb4:	3802      	subs	r0, #2
 8000cb6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cba:	eba3 030c 	sub.w	r3, r3, ip
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	b11d      	cbz	r5, 8000cca <__udivmoddi4+0xa2>
 8000cc2:	40f3      	lsrs	r3, r6
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	428b      	cmp	r3, r1
 8000cd0:	d905      	bls.n	8000cde <__udivmoddi4+0xb6>
 8000cd2:	b10d      	cbz	r5, 8000cd8 <__udivmoddi4+0xb0>
 8000cd4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd8:	2100      	movs	r1, #0
 8000cda:	4608      	mov	r0, r1
 8000cdc:	e7f5      	b.n	8000cca <__udivmoddi4+0xa2>
 8000cde:	fab3 f183 	clz	r1, r3
 8000ce2:	2900      	cmp	r1, #0
 8000ce4:	d146      	bne.n	8000d74 <__udivmoddi4+0x14c>
 8000ce6:	4573      	cmp	r3, lr
 8000ce8:	d302      	bcc.n	8000cf0 <__udivmoddi4+0xc8>
 8000cea:	4282      	cmp	r2, r0
 8000cec:	f200 8105 	bhi.w	8000efa <__udivmoddi4+0x2d2>
 8000cf0:	1a84      	subs	r4, r0, r2
 8000cf2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cf6:	2001      	movs	r0, #1
 8000cf8:	4690      	mov	r8, r2
 8000cfa:	2d00      	cmp	r5, #0
 8000cfc:	d0e5      	beq.n	8000cca <__udivmoddi4+0xa2>
 8000cfe:	e9c5 4800 	strd	r4, r8, [r5]
 8000d02:	e7e2      	b.n	8000cca <__udivmoddi4+0xa2>
 8000d04:	2a00      	cmp	r2, #0
 8000d06:	f000 8090 	beq.w	8000e2a <__udivmoddi4+0x202>
 8000d0a:	fab2 f682 	clz	r6, r2
 8000d0e:	2e00      	cmp	r6, #0
 8000d10:	f040 80a4 	bne.w	8000e5c <__udivmoddi4+0x234>
 8000d14:	1a8a      	subs	r2, r1, r2
 8000d16:	0c03      	lsrs	r3, r0, #16
 8000d18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d1c:	b280      	uxth	r0, r0
 8000d1e:	b2bc      	uxth	r4, r7
 8000d20:	2101      	movs	r1, #1
 8000d22:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d26:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d2e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d32:	429a      	cmp	r2, r3
 8000d34:	d907      	bls.n	8000d46 <__udivmoddi4+0x11e>
 8000d36:	18fb      	adds	r3, r7, r3
 8000d38:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d3c:	d202      	bcs.n	8000d44 <__udivmoddi4+0x11c>
 8000d3e:	429a      	cmp	r2, r3
 8000d40:	f200 80e0 	bhi.w	8000f04 <__udivmoddi4+0x2dc>
 8000d44:	46c4      	mov	ip, r8
 8000d46:	1a9b      	subs	r3, r3, r2
 8000d48:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d4c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d50:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d54:	fb02 f404 	mul.w	r4, r2, r4
 8000d58:	429c      	cmp	r4, r3
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0x144>
 8000d5c:	18fb      	adds	r3, r7, r3
 8000d5e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0x142>
 8000d64:	429c      	cmp	r4, r3
 8000d66:	f200 80ca 	bhi.w	8000efe <__udivmoddi4+0x2d6>
 8000d6a:	4602      	mov	r2, r0
 8000d6c:	1b1b      	subs	r3, r3, r4
 8000d6e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d72:	e7a5      	b.n	8000cc0 <__udivmoddi4+0x98>
 8000d74:	f1c1 0620 	rsb	r6, r1, #32
 8000d78:	408b      	lsls	r3, r1
 8000d7a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d7e:	431f      	orrs	r7, r3
 8000d80:	fa0e f401 	lsl.w	r4, lr, r1
 8000d84:	fa20 f306 	lsr.w	r3, r0, r6
 8000d88:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d8c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d90:	4323      	orrs	r3, r4
 8000d92:	fa00 f801 	lsl.w	r8, r0, r1
 8000d96:	fa1f fc87 	uxth.w	ip, r7
 8000d9a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d9e:	0c1c      	lsrs	r4, r3, #16
 8000da0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000da4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000da8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dac:	45a6      	cmp	lr, r4
 8000dae:	fa02 f201 	lsl.w	r2, r2, r1
 8000db2:	d909      	bls.n	8000dc8 <__udivmoddi4+0x1a0>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000dba:	f080 809c 	bcs.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dbe:	45a6      	cmp	lr, r4
 8000dc0:	f240 8099 	bls.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dc4:	3802      	subs	r0, #2
 8000dc6:	443c      	add	r4, r7
 8000dc8:	eba4 040e 	sub.w	r4, r4, lr
 8000dcc:	fa1f fe83 	uxth.w	lr, r3
 8000dd0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dd4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dd8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ddc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000de0:	45a4      	cmp	ip, r4
 8000de2:	d908      	bls.n	8000df6 <__udivmoddi4+0x1ce>
 8000de4:	193c      	adds	r4, r7, r4
 8000de6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dea:	f080 8082 	bcs.w	8000ef2 <__udivmoddi4+0x2ca>
 8000dee:	45a4      	cmp	ip, r4
 8000df0:	d97f      	bls.n	8000ef2 <__udivmoddi4+0x2ca>
 8000df2:	3b02      	subs	r3, #2
 8000df4:	443c      	add	r4, r7
 8000df6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dfa:	eba4 040c 	sub.w	r4, r4, ip
 8000dfe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e02:	4564      	cmp	r4, ip
 8000e04:	4673      	mov	r3, lr
 8000e06:	46e1      	mov	r9, ip
 8000e08:	d362      	bcc.n	8000ed0 <__udivmoddi4+0x2a8>
 8000e0a:	d05f      	beq.n	8000ecc <__udivmoddi4+0x2a4>
 8000e0c:	b15d      	cbz	r5, 8000e26 <__udivmoddi4+0x1fe>
 8000e0e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e12:	eb64 0409 	sbc.w	r4, r4, r9
 8000e16:	fa04 f606 	lsl.w	r6, r4, r6
 8000e1a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e1e:	431e      	orrs	r6, r3
 8000e20:	40cc      	lsrs	r4, r1
 8000e22:	e9c5 6400 	strd	r6, r4, [r5]
 8000e26:	2100      	movs	r1, #0
 8000e28:	e74f      	b.n	8000cca <__udivmoddi4+0xa2>
 8000e2a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e2e:	0c01      	lsrs	r1, r0, #16
 8000e30:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e34:	b280      	uxth	r0, r0
 8000e36:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e3a:	463b      	mov	r3, r7
 8000e3c:	4638      	mov	r0, r7
 8000e3e:	463c      	mov	r4, r7
 8000e40:	46b8      	mov	r8, r7
 8000e42:	46be      	mov	lr, r7
 8000e44:	2620      	movs	r6, #32
 8000e46:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e4a:	eba2 0208 	sub.w	r2, r2, r8
 8000e4e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e52:	e766      	b.n	8000d22 <__udivmoddi4+0xfa>
 8000e54:	4601      	mov	r1, r0
 8000e56:	e718      	b.n	8000c8a <__udivmoddi4+0x62>
 8000e58:	4610      	mov	r0, r2
 8000e5a:	e72c      	b.n	8000cb6 <__udivmoddi4+0x8e>
 8000e5c:	f1c6 0220 	rsb	r2, r6, #32
 8000e60:	fa2e f302 	lsr.w	r3, lr, r2
 8000e64:	40b7      	lsls	r7, r6
 8000e66:	40b1      	lsls	r1, r6
 8000e68:	fa20 f202 	lsr.w	r2, r0, r2
 8000e6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e70:	430a      	orrs	r2, r1
 8000e72:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e76:	b2bc      	uxth	r4, r7
 8000e78:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e7c:	0c11      	lsrs	r1, r2, #16
 8000e7e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e82:	fb08 f904 	mul.w	r9, r8, r4
 8000e86:	40b0      	lsls	r0, r6
 8000e88:	4589      	cmp	r9, r1
 8000e8a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e8e:	b280      	uxth	r0, r0
 8000e90:	d93e      	bls.n	8000f10 <__udivmoddi4+0x2e8>
 8000e92:	1879      	adds	r1, r7, r1
 8000e94:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e98:	d201      	bcs.n	8000e9e <__udivmoddi4+0x276>
 8000e9a:	4589      	cmp	r9, r1
 8000e9c:	d81f      	bhi.n	8000ede <__udivmoddi4+0x2b6>
 8000e9e:	eba1 0109 	sub.w	r1, r1, r9
 8000ea2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ea6:	fb09 f804 	mul.w	r8, r9, r4
 8000eaa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000eae:	b292      	uxth	r2, r2
 8000eb0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000eb4:	4542      	cmp	r2, r8
 8000eb6:	d229      	bcs.n	8000f0c <__udivmoddi4+0x2e4>
 8000eb8:	18ba      	adds	r2, r7, r2
 8000eba:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ebe:	d2c4      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec0:	4542      	cmp	r2, r8
 8000ec2:	d2c2      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ec8:	443a      	add	r2, r7
 8000eca:	e7be      	b.n	8000e4a <__udivmoddi4+0x222>
 8000ecc:	45f0      	cmp	r8, lr
 8000ece:	d29d      	bcs.n	8000e0c <__udivmoddi4+0x1e4>
 8000ed0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ed4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ed8:	3801      	subs	r0, #1
 8000eda:	46e1      	mov	r9, ip
 8000edc:	e796      	b.n	8000e0c <__udivmoddi4+0x1e4>
 8000ede:	eba7 0909 	sub.w	r9, r7, r9
 8000ee2:	4449      	add	r1, r9
 8000ee4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ee8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eec:	fb09 f804 	mul.w	r8, r9, r4
 8000ef0:	e7db      	b.n	8000eaa <__udivmoddi4+0x282>
 8000ef2:	4673      	mov	r3, lr
 8000ef4:	e77f      	b.n	8000df6 <__udivmoddi4+0x1ce>
 8000ef6:	4650      	mov	r0, sl
 8000ef8:	e766      	b.n	8000dc8 <__udivmoddi4+0x1a0>
 8000efa:	4608      	mov	r0, r1
 8000efc:	e6fd      	b.n	8000cfa <__udivmoddi4+0xd2>
 8000efe:	443b      	add	r3, r7
 8000f00:	3a02      	subs	r2, #2
 8000f02:	e733      	b.n	8000d6c <__udivmoddi4+0x144>
 8000f04:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f08:	443b      	add	r3, r7
 8000f0a:	e71c      	b.n	8000d46 <__udivmoddi4+0x11e>
 8000f0c:	4649      	mov	r1, r9
 8000f0e:	e79c      	b.n	8000e4a <__udivmoddi4+0x222>
 8000f10:	eba1 0109 	sub.w	r1, r1, r9
 8000f14:	46c4      	mov	ip, r8
 8000f16:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f1a:	fb09 f804 	mul.w	r8, r9, r4
 8000f1e:	e7c4      	b.n	8000eaa <__udivmoddi4+0x282>

08000f20 <__aeabi_idiv0>:
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop

08000f24 <CLTC2990_Init>:
  * @brief  Initialize the LTC2990 Chip
  * @param  Pointer to the LTC2990 handle
  * @param  Pointer to the HAL I2C HandleTypeDef
  * @retval HAL status
  */
int CLTC2990_Init(CLTC2990_Handle_t *handle, I2C_HandleTypeDef *hi2c, uint8_t address) {
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b086      	sub	sp, #24
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	60f8      	str	r0, [r7, #12]
 8000f2c:	60b9      	str	r1, [r7, #8]
 8000f2e:	4613      	mov	r3, r2
 8000f30:	71fb      	strb	r3, [r7, #7]
	int8_t ack;

	handle->hi2c = hi2c;
 8000f32:	68fb      	ldr	r3, [r7, #12]
 8000f34:	68ba      	ldr	r2, [r7, #8]
 8000f36:	601a      	str	r2, [r3, #0]

	//Initialize current to NAN
	handle->current = NAN;
 8000f38:	68f9      	ldr	r1, [r7, #12]
 8000f3a:	f04f 0200 	mov.w	r2, #0
 8000f3e:	4b1a      	ldr	r3, [pc, #104]	@ (8000fa8 <CLTC2990_Init+0x84>)
 8000f40:	e9c1 2302 	strd	r2, r3, [r1, #8]

	handle->i2c_address = address;
 8000f44:	68fb      	ldr	r3, [r7, #12]
 8000f46:	79fa      	ldrb	r2, [r7, #7]
 8000f48:	711a      	strb	r2, [r3, #4]

	ack = CLTC2990_Set_Mode(handle, 0x01, VOLTAGE_MODE_MASK); // was V1DV2_V3DV4
 8000f4a:	2207      	movs	r2, #7
 8000f4c:	2101      	movs	r1, #1
 8000f4e:	68f8      	ldr	r0, [r7, #12]
 8000f50:	f000 f8ba 	bl	80010c8 <CLTC2990_Set_Mode>
 8000f54:	4603      	mov	r3, r0
 8000f56:	75fb      	strb	r3, [r7, #23]

	if(ack != 0) {
 8000f58:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d004      	beq.n	8000f6a <CLTC2990_Init+0x46>
		CDC_Transmit_Print("Failed to set in Differential Voltage Mode \n");
 8000f60:	4812      	ldr	r0, [pc, #72]	@ (8000fac <CLTC2990_Init+0x88>)
 8000f62:	f000 fa3d 	bl	80013e0 <CDC_Transmit_Print>
		while(1);
 8000f66:	bf00      	nop
 8000f68:	e7fd      	b.n	8000f66 <CLTC2990_Init+0x42>
	}


	// Enable all voltage channels
	ack = CLTC2990_Enable_V1DV2_V3DV4(handle);
 8000f6a:	68f8      	ldr	r0, [r7, #12]
 8000f6c:	f000 f89e 	bl	80010ac <CLTC2990_Enable_V1DV2_V3DV4>
 8000f70:	4603      	mov	r3, r0
 8000f72:	75fb      	strb	r3, [r7, #23]
	if(ack != 0) {
 8000f74:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d007      	beq.n	8000f8c <CLTC2990_Init+0x68>
		HAL_Delay(50);
 8000f7c:	2032      	movs	r0, #50	@ 0x32
 8000f7e:	f000 ffc1 	bl	8001f04 <HAL_Delay>
		CDC_Transmit_Print("Failed to enable all voltage channels. \n");
 8000f82:	480b      	ldr	r0, [pc, #44]	@ (8000fb0 <CLTC2990_Init+0x8c>)
 8000f84:	f000 fa2c 	bl	80013e0 <CDC_Transmit_Print>
		while(1);
 8000f88:	bf00      	nop
 8000f8a:	e7fd      	b.n	8000f88 <CLTC2990_Init+0x64>
	}

	HAL_Delay(100);
 8000f8c:	2064      	movs	r0, #100	@ 0x64
 8000f8e:	f000 ffb9 	bl	8001f04 <HAL_Delay>
	CDC_Transmit_Print("LTC2990 configured for Differential Voltage Monitoring. \n");
 8000f92:	4808      	ldr	r0, [pc, #32]	@ (8000fb4 <CLTC2990_Init+0x90>)
 8000f94:	f000 fa24 	bl	80013e0 <CDC_Transmit_Print>

	//Initial data reading
	CLTC2990_Step(handle);
 8000f98:	68f8      	ldr	r0, [r7, #12]
 8000f9a:	f000 f80d 	bl	8000fb8 <CLTC2990_Step>

	return 0;
 8000f9e:	2300      	movs	r3, #0
}
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	3718      	adds	r7, #24
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	bd80      	pop	{r7, pc}
 8000fa8:	7ff80000 	.word	0x7ff80000
 8000fac:	08010cf8 	.word	0x08010cf8
 8000fb0:	08010d28 	.word	0x08010d28
 8000fb4:	08010d54 	.word	0x08010d54

08000fb8 <CLTC2990_Step>:
/**
  * @brief  Tell the LTC2990 chip to refresh voltage readings,
  * 		This does not return the voltage(s) read, use LTC2990_Get_Voltage to do so
  * @param  Pointer to the LTC2990 handle
  */
void CLTC2990_Step(CLTC2990_Handle_t *handle) {
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b088      	sub	sp, #32
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]
	int8_t ack;
	uint16_t adc_code;
	int8_t data_valid;
	//Trigger Conversion
	ack = CLTC2990_Trigger_Conversion(handle);
 8000fc0:	6878      	ldr	r0, [r7, #4]
 8000fc2:	f000 f8c5 	bl	8001150 <CLTC2990_Trigger_Conversion>
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	77fb      	strb	r3, [r7, #31]
	if(ack != 0) {
 8000fca:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d003      	beq.n	8000fda <CLTC2990_Step+0x22>
		CDC_Transmit_Print("Failed to trigger conversion.");
 8000fd2:	4827      	ldr	r0, [pc, #156]	@ (8001070 <CLTC2990_Step+0xb8>)
 8000fd4:	f000 fa04 	bl	80013e0 <CDC_Transmit_Print>
 8000fd8:	e046      	b.n	8001068 <CLTC2990_Step+0xb0>
		return;
	}

	// Allow time for conversion
	HAL_Delay(10);
 8000fda:	200a      	movs	r0, #10
 8000fdc:	f000 ff92 	bl	8001f04 <HAL_Delay>

	// Read differential voltage V1-V2

	double current[1];

	uint8_t msb_registers[2] = {V1DV2_MSB_REG, V3DV4_MSB_REG};
 8000fe0:	f640 0306 	movw	r3, #2054	@ 0x806
 8000fe4:	81bb      	strh	r3, [r7, #12]
	ack = CLTC2990_ADC_Read_New_Data(handle, msb_registers[0], &adc_code, &data_valid);
 8000fe6:	7b39      	ldrb	r1, [r7, #12]
 8000fe8:	f107 031b 	add.w	r3, r7, #27
 8000fec:	f107 021c 	add.w	r2, r7, #28
 8000ff0:	6878      	ldr	r0, [r7, #4]
 8000ff2:	f000 f8bb 	bl	800116c <CLTC2990_ADC_Read_New_Data>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	77fb      	strb	r3, [r7, #31]
	if(ack != 0 || data_valid != 1) {
 8000ffa:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d103      	bne.n	800100a <CLTC2990_Step+0x52>
 8001002:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8001006:	2b01      	cmp	r3, #1
 8001008:	d016      	beq.n	8001038 <CLTC2990_Step+0x80>
		CDC_Transmit_Print("Error reading Register %x \n", msb_registers[0]);
 800100a:	7b3b      	ldrb	r3, [r7, #12]
 800100c:	4619      	mov	r1, r3
 800100e:	4819      	ldr	r0, [pc, #100]	@ (8001074 <CLTC2990_Step+0xbc>)
 8001010:	f000 f9e6 	bl	80013e0 <CDC_Transmit_Print>
		CDC_Transmit_Print("This is the ack: %d \n", ack);
 8001014:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001018:	4619      	mov	r1, r3
 800101a:	4817      	ldr	r0, [pc, #92]	@ (8001078 <CLTC2990_Step+0xc0>)
 800101c:	f000 f9e0 	bl	80013e0 <CDC_Transmit_Print>
		CDC_Transmit_Print("This is the data valid: %d \n", data_valid);
 8001020:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8001024:	4619      	mov	r1, r3
 8001026:	4815      	ldr	r0, [pc, #84]	@ (800107c <CLTC2990_Step+0xc4>)
 8001028:	f000 f9da 	bl	80013e0 <CDC_Transmit_Print>
		current[0] = NAN;
 800102c:	f04f 0200 	mov.w	r2, #0
 8001030:	4b13      	ldr	r3, [pc, #76]	@ (8001080 <CLTC2990_Step+0xc8>)
 8001032:	e9c7 2304 	strd	r2, r3, [r7, #16]
 8001036:	e012      	b.n	800105e <CLTC2990_Step+0xa6>
	} else {
		CDC_Transmit_Print("Code is %X \r\n", adc_code);
 8001038:	8bbb      	ldrh	r3, [r7, #28]
 800103a:	4619      	mov	r1, r3
 800103c:	4811      	ldr	r0, [pc, #68]	@ (8001084 <CLTC2990_Step+0xcc>)
 800103e:	f000 f9cf 	bl	80013e0 <CDC_Transmit_Print>
		HAL_Delay(50);
 8001042:	2032      	movs	r0, #50	@ 0x32
 8001044:	f000 ff5e 	bl	8001f04 <HAL_Delay>
		current[0] = CLTC2990_Code_To_Current(handle, adc_code);
 8001048:	8bbb      	ldrh	r3, [r7, #28]
 800104a:	4619      	mov	r1, r3
 800104c:	6878      	ldr	r0, [r7, #4]
 800104e:	f000 f90f 	bl	8001270 <CLTC2990_Code_To_Current>
 8001052:	eeb0 7a40 	vmov.f32	s14, s0
 8001056:	eef0 7a60 	vmov.f32	s15, s1
 800105a:	ed87 7b04 	vstr	d7, [r7, #16]
//		voltage[1] = NAN;
//	} else {
//		voltage[1] = CLTC2990_Code_To_Differential_Voltage(handle, adc_code);
//	}

	handle->current = current[0];
 800105e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001062:	6879      	ldr	r1, [r7, #4]
 8001064:	e9c1 2302 	strd	r2, r3, [r1, #8]


}
 8001068:	3720      	adds	r7, #32
 800106a:	46bd      	mov	sp, r7
 800106c:	bd80      	pop	{r7, pc}
 800106e:	bf00      	nop
 8001070:	08010d90 	.word	0x08010d90
 8001074:	08010db0 	.word	0x08010db0
 8001078:	08010dcc 	.word	0x08010dcc
 800107c:	08010de4 	.word	0x08010de4
 8001080:	7ff80000 	.word	0x7ff80000
 8001084:	08010e04 	.word	0x08010e04

08001088 <CLTC2990_Get_Current>:
/**
  * @brief  Puts the latest voltage readings in the array passed
  * @param  Pointer to the LTC2990 handle
  * @param 	Pointer to the array to store voltage values to
  */
double CLTC2990_Get_Current(CLTC2990_Handle_t* handle) {
 8001088:	b480      	push	{r7}
 800108a:	b083      	sub	sp, #12
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
	return handle->current;
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001096:	ec43 2b17 	vmov	d7, r2, r3
}
 800109a:	eeb0 0a47 	vmov.f32	s0, s14
 800109e:	eef0 0a67 	vmov.f32	s1, s15
 80010a2:	370c      	adds	r7, #12
 80010a4:	46bd      	mov	sp, r7
 80010a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010aa:	4770      	bx	lr

080010ac <CLTC2990_Enable_V1DV2_V3DV4>:


inline int8_t CLTC2990_Enable_V1DV2_V3DV4(CLTC2990_Handle_t *handle) {
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b082      	sub	sp, #8
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
	return CLTC2990_Set_Mode(handle, ENABLE_ALL, TEMP_MEAS_MODE_MASK);
 80010b4:	2218      	movs	r2, #24
 80010b6:	2108      	movs	r1, #8
 80010b8:	6878      	ldr	r0, [r7, #4]
 80010ba:	f000 f805 	bl	80010c8 <CLTC2990_Set_Mode>
 80010be:	4603      	mov	r3, r0
}
 80010c0:	4618      	mov	r0, r3
 80010c2:	3708      	adds	r7, #8
 80010c4:	46bd      	mov	sp, r7
 80010c6:	bd80      	pop	{r7, pc}

080010c8 <CLTC2990_Set_Mode>:


int8_t CLTC2990_Set_Mode(CLTC2990_Handle_t *handle, uint8_t bits_to_set, uint8_t bits_to_clear) {
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b084      	sub	sp, #16
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	6078      	str	r0, [r7, #4]
 80010d0:	460b      	mov	r3, r1
 80010d2:	70fb      	strb	r3, [r7, #3]
 80010d4:	4613      	mov	r3, r2
 80010d6:	70bb      	strb	r3, [r7, #2]
	uint8_t reg_data;
	int8_t ack;

	// Read current CONTROL_REG
	ack = CLTC2990_Read_Register(handle, CONTROL_REG, &reg_data);
 80010d8:	f107 030e 	add.w	r3, r7, #14
 80010dc:	461a      	mov	r2, r3
 80010de:	2101      	movs	r1, #1
 80010e0:	6878      	ldr	r0, [r7, #4]
 80010e2:	f000 f923 	bl	800132c <CLTC2990_Read_Register>
 80010e6:	4603      	mov	r3, r0
 80010e8:	73fb      	strb	r3, [r7, #15]
	if (ack != 0) {
 80010ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d005      	beq.n	80010fe <CLTC2990_Set_Mode+0x36>
		CDC_Transmit_Print("Failed to Read_Register in Set_Mode\n");
 80010f2:	4815      	ldr	r0, [pc, #84]	@ (8001148 <CLTC2990_Set_Mode+0x80>)
 80010f4:	f000 f974 	bl	80013e0 <CDC_Transmit_Print>
		return ack;
 80010f8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010fc:	e01f      	b.n	800113e <CLTC2990_Set_Mode+0x76>
	}

	//Modify bits
	reg_data &= ~bits_to_clear;
 80010fe:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8001102:	43db      	mvns	r3, r3
 8001104:	b25a      	sxtb	r2, r3
 8001106:	7bbb      	ldrb	r3, [r7, #14]
 8001108:	b25b      	sxtb	r3, r3
 800110a:	4013      	ands	r3, r2
 800110c:	b25b      	sxtb	r3, r3
 800110e:	b2db      	uxtb	r3, r3
 8001110:	73bb      	strb	r3, [r7, #14]
	reg_data |= bits_to_set;
 8001112:	7bba      	ldrb	r2, [r7, #14]
 8001114:	78fb      	ldrb	r3, [r7, #3]
 8001116:	4313      	orrs	r3, r2
 8001118:	b2db      	uxtb	r3, r3
 800111a:	73bb      	strb	r3, [r7, #14]

	//Write back to CONTROL_REG
	ack = CLTC2990_Write_Register(handle, CONTROL_REG, reg_data);
 800111c:	7bbb      	ldrb	r3, [r7, #14]
 800111e:	461a      	mov	r2, r3
 8001120:	2101      	movs	r1, #1
 8001122:	6878      	ldr	r0, [r7, #4]
 8001124:	f000 f92e 	bl	8001384 <CLTC2990_Write_Register>
 8001128:	4603      	mov	r3, r0
 800112a:	73fb      	strb	r3, [r7, #15]
	if (ack != 0) {
 800112c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001130:	2b00      	cmp	r3, #0
 8001132:	d002      	beq.n	800113a <CLTC2990_Set_Mode+0x72>
		CDC_Transmit_Print("Failed to Write_Register in Set_Mode\n");
 8001134:	4805      	ldr	r0, [pc, #20]	@ (800114c <CLTC2990_Set_Mode+0x84>)
 8001136:	f000 f953 	bl	80013e0 <CDC_Transmit_Print>
	}
	return ack;
 800113a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800113e:	4618      	mov	r0, r3
 8001140:	3710      	adds	r7, #16
 8001142:	46bd      	mov	sp, r7
 8001144:	bd80      	pop	{r7, pc}
 8001146:	bf00      	nop
 8001148:	08010e14 	.word	0x08010e14
 800114c:	08010e3c 	.word	0x08010e3c

08001150 <CLTC2990_Trigger_Conversion>:

int8_t CLTC2990_Trigger_Conversion(CLTC2990_Handle_t *handle) {
 8001150:	b580      	push	{r7, lr}
 8001152:	b082      	sub	sp, #8
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
	return CLTC2990_Write_Register(handle, TRIGGER_REG, 0x00);
 8001158:	2200      	movs	r2, #0
 800115a:	2102      	movs	r1, #2
 800115c:	6878      	ldr	r0, [r7, #4]
 800115e:	f000 f911 	bl	8001384 <CLTC2990_Write_Register>
 8001162:	4603      	mov	r3, r0
}
 8001164:	4618      	mov	r0, r3
 8001166:	3708      	adds	r7, #8
 8001168:	46bd      	mov	sp, r7
 800116a:	bd80      	pop	{r7, pc}

0800116c <CLTC2990_ADC_Read_New_Data>:


uint8_t CLTC2990_ADC_Read_New_Data(CLTC2990_Handle_t *handle, uint8_t msb_register_address, uint16_t* adc_code, int8_t* data_valid) {
 800116c:	b580      	push	{r7, lr}
 800116e:	b088      	sub	sp, #32
 8001170:	af00      	add	r7, sp, #0
 8001172:	60f8      	str	r0, [r7, #12]
 8001174:	607a      	str	r2, [r7, #4]
 8001176:	603b      	str	r3, [r7, #0]
 8001178:	460b      	mov	r3, r1
 800117a:	72fb      	strb	r3, [r7, #11]
	uint16_t timeout = TIMEOUT;
 800117c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001180:	83fb      	strh	r3, [r7, #30]
	int8_t ack;
	uint8_t status;
	uint8_t status_bit = (msb_register_address / 2) - 1;
 8001182:	7afb      	ldrb	r3, [r7, #11]
 8001184:	085b      	lsrs	r3, r3, #1
 8001186:	b2db      	uxtb	r3, r3
 8001188:	3b01      	subs	r3, #1
 800118a:	777b      	strb	r3, [r7, #29]

	// Wait for new data
	while (--timeout) {
 800118c:	e01a      	b.n	80011c4 <CLTC2990_ADC_Read_New_Data+0x58>
		ack = CLTC2990_Read_Register(handle, STATUS_REG, &status);
 800118e:	f107 0319 	add.w	r3, r7, #25
 8001192:	461a      	mov	r2, r3
 8001194:	2100      	movs	r1, #0
 8001196:	68f8      	ldr	r0, [r7, #12]
 8001198:	f000 f8c8 	bl	800132c <CLTC2990_Read_Register>
 800119c:	4603      	mov	r3, r0
 800119e:	773b      	strb	r3, [r7, #28]

		if (ack != 0) {
 80011a0:	f997 301c 	ldrsb.w	r3, [r7, #28]
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d001      	beq.n	80011ac <CLTC2990_ADC_Read_New_Data+0x40>
			return ack;
 80011a8:	7f3b      	ldrb	r3, [r7, #28]
 80011aa:	e05b      	b.n	8001264 <CLTC2990_ADC_Read_New_Data+0xf8>
		}

		if (((status >> status_bit) & 0x01) == 1) {
 80011ac:	7e7b      	ldrb	r3, [r7, #25]
 80011ae:	461a      	mov	r2, r3
 80011b0:	7f7b      	ldrb	r3, [r7, #29]
 80011b2:	fa42 f303 	asr.w	r3, r2, r3
 80011b6:	f003 0301 	and.w	r3, r3, #1
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d109      	bne.n	80011d2 <CLTC2990_ADC_Read_New_Data+0x66>
			break;
		}

		//
		HAL_Delay(1);
 80011be:	2001      	movs	r0, #1
 80011c0:	f000 fea0 	bl	8001f04 <HAL_Delay>
	while (--timeout) {
 80011c4:	8bfb      	ldrh	r3, [r7, #30]
 80011c6:	3b01      	subs	r3, #1
 80011c8:	83fb      	strh	r3, [r7, #30]
 80011ca:	8bfb      	ldrh	r3, [r7, #30]
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d1de      	bne.n	800118e <CLTC2990_ADC_Read_New_Data+0x22>
 80011d0:	e000      	b.n	80011d4 <CLTC2990_ADC_Read_New_Data+0x68>
			break;
 80011d2:	bf00      	nop
	}


	if (timeout == 0) {
 80011d4:	8bfb      	ldrh	r3, [r7, #30]
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d104      	bne.n	80011e4 <CLTC2990_ADC_Read_New_Data+0x78>
		CDC_Transmit_Print("LTC2990 TIMED OUT \n");
 80011da:	4824      	ldr	r0, [pc, #144]	@ (800126c <CLTC2990_ADC_Read_New_Data+0x100>)
 80011dc:	f000 f900 	bl	80013e0 <CDC_Transmit_Print>
		return 1;
 80011e0:	2301      	movs	r3, #1
 80011e2:	e03f      	b.n	8001264 <CLTC2990_ADC_Read_New_Data+0xf8>
	}

	//Read ADC data
	uint8_t msb;
	uint8_t lsb;
	ack = CLTC2990_Read_Register(handle, msb_register_address, &msb);
 80011e4:	f107 0218 	add.w	r2, r7, #24
 80011e8:	7afb      	ldrb	r3, [r7, #11]
 80011ea:	4619      	mov	r1, r3
 80011ec:	68f8      	ldr	r0, [r7, #12]
 80011ee:	f000 f89d 	bl	800132c <CLTC2990_Read_Register>
 80011f2:	4603      	mov	r3, r0
 80011f4:	773b      	strb	r3, [r7, #28]
	if(ack != 0) {
 80011f6:	f997 301c 	ldrsb.w	r3, [r7, #28]
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d001      	beq.n	8001202 <CLTC2990_ADC_Read_New_Data+0x96>
		return ack;
 80011fe:	7f3b      	ldrb	r3, [r7, #28]
 8001200:	e030      	b.n	8001264 <CLTC2990_ADC_Read_New_Data+0xf8>
	}

	ack = CLTC2990_Read_Register(handle, msb_register_address + 1, &lsb);
 8001202:	7afb      	ldrb	r3, [r7, #11]
 8001204:	3301      	adds	r3, #1
 8001206:	b2db      	uxtb	r3, r3
 8001208:	f107 0217 	add.w	r2, r7, #23
 800120c:	4619      	mov	r1, r3
 800120e:	68f8      	ldr	r0, [r7, #12]
 8001210:	f000 f88c 	bl	800132c <CLTC2990_Read_Register>
 8001214:	4603      	mov	r3, r0
 8001216:	773b      	strb	r3, [r7, #28]
	if(ack != 0) {
 8001218:	f997 301c 	ldrsb.w	r3, [r7, #28]
 800121c:	2b00      	cmp	r3, #0
 800121e:	d001      	beq.n	8001224 <CLTC2990_ADC_Read_New_Data+0xb8>
		return ack;
 8001220:	7f3b      	ldrb	r3, [r7, #28]
 8001222:	e01f      	b.n	8001264 <CLTC2990_ADC_Read_New_Data+0xf8>
	}


	uint16_t code = ((uint16_t)msb << 8) | lsb;
 8001224:	7e3b      	ldrb	r3, [r7, #24]
 8001226:	b21b      	sxth	r3, r3
 8001228:	021b      	lsls	r3, r3, #8
 800122a:	b21a      	sxth	r2, r3
 800122c:	7dfb      	ldrb	r3, [r7, #23]
 800122e:	b21b      	sxth	r3, r3
 8001230:	4313      	orrs	r3, r2
 8001232:	b21b      	sxth	r3, r3
 8001234:	837b      	strh	r3, [r7, #26]
	*data_valid = (code >> 15) & 0x01;  // Data valid bit
 8001236:	8b7b      	ldrh	r3, [r7, #26]
 8001238:	0bdb      	lsrs	r3, r3, #15
 800123a:	b29b      	uxth	r3, r3
 800123c:	b25b      	sxtb	r3, r3
 800123e:	f003 0301 	and.w	r3, r3, #1
 8001242:	b25a      	sxtb	r2, r3
 8001244:	683b      	ldr	r3, [r7, #0]
 8001246:	701a      	strb	r2, [r3, #0]
	*adc_code = code & 0x7FFF;
 8001248:	8b7b      	ldrh	r3, [r7, #26]
 800124a:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800124e:	b29a      	uxth	r2, r3
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	801a      	strh	r2, [r3, #0]
	//I dont think this line is actually required, not very coolio
	//i replaceed it with a [working?] one
	//*adc_code = code;


	return (*data_valid == 1) ? 0 : 1;
 8001254:	683b      	ldr	r3, [r7, #0]
 8001256:	f993 3000 	ldrsb.w	r3, [r3]
 800125a:	2b01      	cmp	r3, #1
 800125c:	bf14      	ite	ne
 800125e:	2301      	movne	r3, #1
 8001260:	2300      	moveq	r3, #0
 8001262:	b2db      	uxtb	r3, r3
	//In the actual code, it should NEVER reach this point, as this would be the timeout
	//ran out but got messed up
	CDC_Transmit_Print("the thing I said wouldn't happen \n");
	return 2;

}
 8001264:	4618      	mov	r0, r3
 8001266:	3720      	adds	r7, #32
 8001268:	46bd      	mov	sp, r7
 800126a:	bd80      	pop	{r7, pc}
 800126c:	08010e64 	.word	0x08010e64

08001270 <CLTC2990_Code_To_Current>:

double CLTC2990_Code_To_Current(CLTC2990_Handle_t *handle, uint16_t adc_code) {
 8001270:	b580      	push	{r7, lr}
 8001272:	b086      	sub	sp, #24
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
 8001278:	460b      	mov	r3, r1
 800127a:	807b      	strh	r3, [r7, #2]
	double voltage;
	int16_t sign = 1;
 800127c:	2301      	movs	r3, #1
 800127e:	82fb      	strh	r3, [r7, #22]


	if(adc_code & 0x4000) { //If the code is negative //was 0x4000
 8001280:	887b      	ldrh	r3, [r7, #2]
 8001282:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001286:	2b00      	cmp	r3, #0
 8001288:	d00d      	beq.n	80012a6 <CLTC2990_Code_To_Current+0x36>
		CDC_Transmit_Print("Negative??? \r\n");
 800128a:	4827      	ldr	r0, [pc, #156]	@ (8001328 <CLTC2990_Code_To_Current+0xb8>)
 800128c:	f000 f8a8 	bl	80013e0 <CDC_Transmit_Print>
		adc_code = (adc_code ^ 0x3FFF) + 1;// Two's compliment //was 0x7FFF
 8001290:	887b      	ldrh	r3, [r7, #2]
 8001292:	f483 537f 	eor.w	r3, r3, #16320	@ 0x3fc0
 8001296:	f083 033f 	eor.w	r3, r3, #63	@ 0x3f
 800129a:	b29b      	uxth	r3, r3
 800129c:	3301      	adds	r3, #1
 800129e:	807b      	strh	r3, [r7, #2]
		sign = -1;
 80012a0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80012a4:	82fb      	strh	r3, [r7, #22]
	}

	adc_code &= 0x3FFF;
 80012a6:	887b      	ldrh	r3, [r7, #2]
 80012a8:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80012ac:	807b      	strh	r3, [r7, #2]
	voltage = ((double)adc_code) * CSINGLE_ENDED_LSB;
 80012ae:	887b      	ldrh	r3, [r7, #2]
 80012b0:	4618      	mov	r0, r3
 80012b2:	f7ff f94f 	bl	8000554 <__aeabi_ui2d>
 80012b6:	a318      	add	r3, pc, #96	@ (adr r3, 8001318 <CLTC2990_Code_To_Current+0xa8>)
 80012b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012bc:	f7ff f9c4 	bl	8000648 <__aeabi_dmul>
 80012c0:	4602      	mov	r2, r0
 80012c2:	460b      	mov	r3, r1
 80012c4:	e9c7 2302 	strd	r2, r3, [r7, #8]
	voltage /= RSENSE;
 80012c8:	a315      	add	r3, pc, #84	@ (adr r3, 8001320 <CLTC2990_Code_To_Current+0xb0>)
 80012ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012ce:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80012d2:	f7ff fae3 	bl	800089c <__aeabi_ddiv>
 80012d6:	4602      	mov	r2, r0
 80012d8:	460b      	mov	r3, r1
 80012da:	e9c7 2302 	strd	r2, r3, [r7, #8]
	voltage *= sign;
 80012de:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80012e2:	4618      	mov	r0, r3
 80012e4:	f7ff f946 	bl	8000574 <__aeabi_i2d>
 80012e8:	4602      	mov	r2, r0
 80012ea:	460b      	mov	r3, r1
 80012ec:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80012f0:	f7ff f9aa 	bl	8000648 <__aeabi_dmul>
 80012f4:	4602      	mov	r2, r0
 80012f6:	460b      	mov	r3, r1
 80012f8:	e9c7 2302 	strd	r2, r3, [r7, #8]

	return voltage;
 80012fc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001300:	ec43 2b17 	vmov	d7, r2, r3
}
 8001304:	eeb0 0a47 	vmov.f32	s0, s14
 8001308:	eef0 0a67 	vmov.f32	s1, s15
 800130c:	3718      	adds	r7, #24
 800130e:	46bd      	mov	sp, r7
 8001310:	bd80      	pop	{r7, pc}
 8001312:	bf00      	nop
 8001314:	f3af 8000 	nop.w
 8001318:	ac083127 	.word	0xac083127
 800131c:	3ef45a1c 	.word	0x3ef45a1c
 8001320:	47ae147b 	.word	0x47ae147b
 8001324:	3f747ae1 	.word	0x3f747ae1
 8001328:	08010e78 	.word	0x08010e78

0800132c <CLTC2990_Read_Register>:

int8_t CLTC2990_Read_Register(CLTC2990_Handle_t *handle, uint8_t reg_address, uint8_t* data) {
 800132c:	b580      	push	{r7, lr}
 800132e:	b08a      	sub	sp, #40	@ 0x28
 8001330:	af04      	add	r7, sp, #16
 8001332:	60f8      	str	r0, [r7, #12]
 8001334:	460b      	mov	r3, r1
 8001336:	607a      	str	r2, [r7, #4]
 8001338:	72fb      	strb	r3, [r7, #11]

	HAL_StatusTypeDef status;
	status = HAL_I2C_Mem_Read(handle->hi2c, handle->i2c_address << 1, reg_address, 1, data, 1, TIMEOUT);
 800133a:	68fb      	ldr	r3, [r7, #12]
 800133c:	6818      	ldr	r0, [r3, #0]
 800133e:	68fb      	ldr	r3, [r7, #12]
 8001340:	791b      	ldrb	r3, [r3, #4]
 8001342:	005b      	lsls	r3, r3, #1
 8001344:	b299      	uxth	r1, r3
 8001346:	7afb      	ldrb	r3, [r7, #11]
 8001348:	b29a      	uxth	r2, r3
 800134a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800134e:	9302      	str	r3, [sp, #8]
 8001350:	2301      	movs	r3, #1
 8001352:	9301      	str	r3, [sp, #4]
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	9300      	str	r3, [sp, #0]
 8001358:	2301      	movs	r3, #1
 800135a:	f001 fc1d 	bl	8002b98 <HAL_I2C_Mem_Read>
 800135e:	4603      	mov	r3, r0
 8001360:	75fb      	strb	r3, [r7, #23]
	if(status == HAL_OK) {
 8001362:	7dfb      	ldrb	r3, [r7, #23]
 8001364:	2b00      	cmp	r3, #0
 8001366:	d101      	bne.n	800136c <CLTC2990_Read_Register+0x40>
		return 0;
 8001368:	2300      	movs	r3, #0
 800136a:	e005      	b.n	8001378 <CLTC2990_Read_Register+0x4c>
	}
	CDC_Transmit_Print("I2C Read Register failed, status: %d\n", status);
 800136c:	7dfb      	ldrb	r3, [r7, #23]
 800136e:	4619      	mov	r1, r3
 8001370:	4803      	ldr	r0, [pc, #12]	@ (8001380 <CLTC2990_Read_Register+0x54>)
 8001372:	f000 f835 	bl	80013e0 <CDC_Transmit_Print>
	return 1;
 8001376:	2301      	movs	r3, #1
}
 8001378:	4618      	mov	r0, r3
 800137a:	3718      	adds	r7, #24
 800137c:	46bd      	mov	sp, r7
 800137e:	bd80      	pop	{r7, pc}
 8001380:	08010e88 	.word	0x08010e88

08001384 <CLTC2990_Write_Register>:
//	}
//	return 0;
//}


int8_t CLTC2990_Write_Register(CLTC2990_Handle_t *handle, uint8_t reg_address, uint8_t data) {
 8001384:	b580      	push	{r7, lr}
 8001386:	b088      	sub	sp, #32
 8001388:	af04      	add	r7, sp, #16
 800138a:	6078      	str	r0, [r7, #4]
 800138c:	460b      	mov	r3, r1
 800138e:	70fb      	strb	r3, [r7, #3]
 8001390:	4613      	mov	r3, r2
 8001392:	70bb      	strb	r3, [r7, #2]
	HAL_StatusTypeDef status;
	status = HAL_I2C_Mem_Write(handle->hi2c, handle->i2c_address << 1, (uint16_t)reg_address, I2C_MEMADD_SIZE_8BIT, &data, 1, TIMEOUT);
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	6818      	ldr	r0, [r3, #0]
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	791b      	ldrb	r3, [r3, #4]
 800139c:	005b      	lsls	r3, r3, #1
 800139e:	b299      	uxth	r1, r3
 80013a0:	78fb      	ldrb	r3, [r7, #3]
 80013a2:	b29a      	uxth	r2, r3
 80013a4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80013a8:	9302      	str	r3, [sp, #8]
 80013aa:	2301      	movs	r3, #1
 80013ac:	9301      	str	r3, [sp, #4]
 80013ae:	1cbb      	adds	r3, r7, #2
 80013b0:	9300      	str	r3, [sp, #0]
 80013b2:	2301      	movs	r3, #1
 80013b4:	f001 fadc 	bl	8002970 <HAL_I2C_Mem_Write>
 80013b8:	4603      	mov	r3, r0
 80013ba:	73fb      	strb	r3, [r7, #15]
	if(status == HAL_OK) {
 80013bc:	7bfb      	ldrb	r3, [r7, #15]
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d101      	bne.n	80013c6 <CLTC2990_Write_Register+0x42>
		return 0;
 80013c2:	2300      	movs	r3, #0
 80013c4:	e005      	b.n	80013d2 <CLTC2990_Write_Register+0x4e>
	}
	CDC_Transmit_Print("I2C Write Register failed, status: %d\n", status);
 80013c6:	7bfb      	ldrb	r3, [r7, #15]
 80013c8:	4619      	mov	r1, r3
 80013ca:	4804      	ldr	r0, [pc, #16]	@ (80013dc <CLTC2990_Write_Register+0x58>)
 80013cc:	f000 f808 	bl	80013e0 <CDC_Transmit_Print>

	return 1;
 80013d0:	2301      	movs	r3, #1
}
 80013d2:	4618      	mov	r0, r3
 80013d4:	3710      	adds	r7, #16
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bd80      	pop	{r7, pc}
 80013da:	bf00      	nop
 80013dc:	08010eb0 	.word	0x08010eb0

080013e0 <CDC_Transmit_Print>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void CDC_Transmit_Print(const char *format, ...)
{
 80013e0:	b40f      	push	{r0, r1, r2, r3}
 80013e2:	b580      	push	{r7, lr}
 80013e4:	b09c      	sub	sp, #112	@ 0x70
 80013e6:	af00      	add	r7, sp, #0
  char buf[PRINT_BUFFER_SIZE];
  va_list args;
  va_start(args, format);
 80013e8:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 80013ec:	607b      	str	r3, [r7, #4]
  int n = vsprintf(buf, format, args);
 80013ee:	f107 0308 	add.w	r3, r7, #8
 80013f2:	687a      	ldr	r2, [r7, #4]
 80013f4:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 80013f6:	4618      	mov	r0, r3
 80013f8:	f00d fb3a 	bl	800ea70 <vsiprintf>
 80013fc:	66f8      	str	r0, [r7, #108]	@ 0x6c
  va_end(args);
  CDC_Transmit_FS(buf, n);
 80013fe:	f107 0308 	add.w	r3, r7, #8
 8001402:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8001404:	4618      	mov	r0, r3
 8001406:	f00c f975 	bl	800d6f4 <CDC_Transmit_FS>
}
 800140a:	bf00      	nop
 800140c:	3770      	adds	r7, #112	@ 0x70
 800140e:	46bd      	mov	sp, r7
 8001410:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001414:	b004      	add	sp, #16
 8001416:	4770      	bx	lr

08001418 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800141c:	f000 fd3b 	bl	8001e96 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001420:	f000 f874 	bl	800150c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001424:	f000 f988 	bl	8001738 <MX_GPIO_Init>
  MX_FDCAN2_Init();
 8001428:	f000 f8b2 	bl	8001590 <MX_FDCAN2_Init>
  MX_I2C2_Init();
 800142c:	f000 f8f8 	bl	8001620 <MX_I2C2_Init>
  MX_USART2_UART_Init();
 8001430:	f000 f936 	bl	80016a0 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  HAL_FDCAN_Start(&hfdcan2);
 8001434:	4820      	ldr	r0, [pc, #128]	@ (80014b8 <main+0xa0>)
 8001436:	f000 ffc1 	bl	80023bc <HAL_FDCAN_Start>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800143a:	f009 fa3b 	bl	800a8b4 <osKernelInitialize>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of sensorQueue */
  sensorQueueHandle = osMessageQueueNew (16, sizeof(uint16_t), &sensorQueue_attributes);
 800143e:	4a1f      	ldr	r2, [pc, #124]	@ (80014bc <main+0xa4>)
 8001440:	2102      	movs	r1, #2
 8001442:	2010      	movs	r0, #16
 8001444:	f009 fb2e 	bl	800aaa4 <osMessageQueueNew>
 8001448:	4603      	mov	r3, r0
 800144a:	4a1d      	ldr	r2, [pc, #116]	@ (80014c0 <main+0xa8>)
 800144c:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of blinkLED */
  blinkLEDHandle = osThreadNew(StartBlink, NULL, &blinkLED_attributes);
 800144e:	4a1d      	ldr	r2, [pc, #116]	@ (80014c4 <main+0xac>)
 8001450:	2100      	movs	r1, #0
 8001452:	481d      	ldr	r0, [pc, #116]	@ (80014c8 <main+0xb0>)
 8001454:	f009 fa78 	bl	800a948 <osThreadNew>
 8001458:	4603      	mov	r3, r0
 800145a:	4a1c      	ldr	r2, [pc, #112]	@ (80014cc <main+0xb4>)
 800145c:	6013      	str	r3, [r2, #0]

  /* creation of readVoltageTask */
  readVoltageTaskHandle = osThreadNew(startReadVoltageTask, NULL, &readVoltageTask_attributes);
 800145e:	4a1c      	ldr	r2, [pc, #112]	@ (80014d0 <main+0xb8>)
 8001460:	2100      	movs	r1, #0
 8001462:	481c      	ldr	r0, [pc, #112]	@ (80014d4 <main+0xbc>)
 8001464:	f009 fa70 	bl	800a948 <osThreadNew>
 8001468:	4603      	mov	r3, r0
 800146a:	4a1b      	ldr	r2, [pc, #108]	@ (80014d8 <main+0xc0>)
 800146c:	6013      	str	r3, [r2, #0]

  /* creation of sendMessage */
  sendMessageHandle = osThreadNew(StartSendMessage, NULL, &sendMessage_attributes);
 800146e:	4a1b      	ldr	r2, [pc, #108]	@ (80014dc <main+0xc4>)
 8001470:	2100      	movs	r1, #0
 8001472:	481b      	ldr	r0, [pc, #108]	@ (80014e0 <main+0xc8>)
 8001474:	f009 fa68 	bl	800a948 <osThreadNew>
 8001478:	4603      	mov	r3, r0
 800147a:	4a1a      	ldr	r2, [pc, #104]	@ (80014e4 <main+0xcc>)
 800147c:	6013      	str	r3, [r2, #0]

  /* creation of readCurrentTask */
  readCurrentTaskHandle = osThreadNew(startReadCurrentTask, NULL, &readCurrentTask_attributes);
 800147e:	4a1a      	ldr	r2, [pc, #104]	@ (80014e8 <main+0xd0>)
 8001480:	2100      	movs	r1, #0
 8001482:	481a      	ldr	r0, [pc, #104]	@ (80014ec <main+0xd4>)
 8001484:	f009 fa60 	bl	800a948 <osThreadNew>
 8001488:	4603      	mov	r3, r0
 800148a:	4a19      	ldr	r2, [pc, #100]	@ (80014f0 <main+0xd8>)
 800148c:	6013      	str	r3, [r2, #0]

  /* creation of printCurrent */
  printCurrentHandle = osThreadNew(startPrintCurrent, NULL, &printCurrent_attributes);
 800148e:	4a19      	ldr	r2, [pc, #100]	@ (80014f4 <main+0xdc>)
 8001490:	2100      	movs	r1, #0
 8001492:	4819      	ldr	r0, [pc, #100]	@ (80014f8 <main+0xe0>)
 8001494:	f009 fa58 	bl	800a948 <osThreadNew>
 8001498:	4603      	mov	r3, r0
 800149a:	4a18      	ldr	r2, [pc, #96]	@ (80014fc <main+0xe4>)
 800149c:	6013      	str	r3, [r2, #0]

  /* creation of printVoltage */
  printVoltageHandle = osThreadNew(startPrintVoltage, NULL, &printVoltage_attributes);
 800149e:	4a18      	ldr	r2, [pc, #96]	@ (8001500 <main+0xe8>)
 80014a0:	2100      	movs	r1, #0
 80014a2:	4818      	ldr	r0, [pc, #96]	@ (8001504 <main+0xec>)
 80014a4:	f009 fa50 	bl	800a948 <osThreadNew>
 80014a8:	4603      	mov	r3, r0
 80014aa:	4a17      	ldr	r2, [pc, #92]	@ (8001508 <main+0xf0>)
 80014ac:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80014ae:	f009 fa25 	bl	800a8fc <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80014b2:	bf00      	nop
 80014b4:	e7fd      	b.n	80014b2 <main+0x9a>
 80014b6:	bf00      	nop
 80014b8:	2000036c 	.word	0x2000036c
 80014bc:	08011088 	.word	0x08011088
 80014c0:	200004d0 	.word	0x200004d0
 80014c4:	08010fb0 	.word	0x08010fb0
 80014c8:	080017f9 	.word	0x080017f9
 80014cc:	200004b8 	.word	0x200004b8
 80014d0:	08010fd4 	.word	0x08010fd4
 80014d4:	08001829 	.word	0x08001829
 80014d8:	200004bc 	.word	0x200004bc
 80014dc:	08010ff8 	.word	0x08010ff8
 80014e0:	08001839 	.word	0x08001839
 80014e4:	200004c0 	.word	0x200004c0
 80014e8:	0801101c 	.word	0x0801101c
 80014ec:	08001849 	.word	0x08001849
 80014f0:	200004c4 	.word	0x200004c4
 80014f4:	08011040 	.word	0x08011040
 80014f8:	08001885 	.word	0x08001885
 80014fc:	200004c8 	.word	0x200004c8
 8001500:	08011064 	.word	0x08011064
 8001504:	080018b1 	.word	0x080018b1
 8001508:	200004cc 	.word	0x200004cc

0800150c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b094      	sub	sp, #80	@ 0x50
 8001510:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001512:	f107 0318 	add.w	r3, r7, #24
 8001516:	2238      	movs	r2, #56	@ 0x38
 8001518:	2100      	movs	r1, #0
 800151a:	4618      	mov	r0, r3
 800151c:	f00d fab2 	bl	800ea84 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001520:	1d3b      	adds	r3, r7, #4
 8001522:	2200      	movs	r2, #0
 8001524:	601a      	str	r2, [r3, #0]
 8001526:	605a      	str	r2, [r3, #4]
 8001528:	609a      	str	r2, [r3, #8]
 800152a:	60da      	str	r2, [r3, #12]
 800152c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800152e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001532:	f003 fca5 	bl	8004e80 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI48;
 8001536:	2322      	movs	r3, #34	@ 0x22
 8001538:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800153a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800153e:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001540:	2340      	movs	r3, #64	@ 0x40
 8001542:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8001544:	2301      	movs	r3, #1
 8001546:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001548:	2300      	movs	r3, #0
 800154a:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800154c:	f107 0318 	add.w	r3, r7, #24
 8001550:	4618      	mov	r0, r3
 8001552:	f003 fd49 	bl	8004fe8 <HAL_RCC_OscConfig>
 8001556:	4603      	mov	r3, r0
 8001558:	2b00      	cmp	r3, #0
 800155a:	d001      	beq.n	8001560 <SystemClock_Config+0x54>
  {
    Error_Handler();
 800155c:	f000 f9c2 	bl	80018e4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001560:	230f      	movs	r3, #15
 8001562:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001564:	2301      	movs	r3, #1
 8001566:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001568:	2300      	movs	r3, #0
 800156a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800156c:	2300      	movs	r3, #0
 800156e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001570:	2300      	movs	r3, #0
 8001572:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001574:	1d3b      	adds	r3, r7, #4
 8001576:	2100      	movs	r1, #0
 8001578:	4618      	mov	r0, r3
 800157a:	f004 f847 	bl	800560c <HAL_RCC_ClockConfig>
 800157e:	4603      	mov	r3, r0
 8001580:	2b00      	cmp	r3, #0
 8001582:	d001      	beq.n	8001588 <SystemClock_Config+0x7c>
  {
    Error_Handler();
 8001584:	f000 f9ae 	bl	80018e4 <Error_Handler>
  }
}
 8001588:	bf00      	nop
 800158a:	3750      	adds	r7, #80	@ 0x50
 800158c:	46bd      	mov	sp, r7
 800158e:	bd80      	pop	{r7, pc}

08001590 <MX_FDCAN2_Init>:
  * @brief FDCAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN2_Init(void)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 8001594:	4b20      	ldr	r3, [pc, #128]	@ (8001618 <MX_FDCAN2_Init+0x88>)
 8001596:	4a21      	ldr	r2, [pc, #132]	@ (800161c <MX_FDCAN2_Init+0x8c>)
 8001598:	601a      	str	r2, [r3, #0]
  hfdcan2.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 800159a:	4b1f      	ldr	r3, [pc, #124]	@ (8001618 <MX_FDCAN2_Init+0x88>)
 800159c:	2200      	movs	r2, #0
 800159e:	605a      	str	r2, [r3, #4]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_FD_BRS;
 80015a0:	4b1d      	ldr	r3, [pc, #116]	@ (8001618 <MX_FDCAN2_Init+0x88>)
 80015a2:	f44f 7240 	mov.w	r2, #768	@ 0x300
 80015a6:	609a      	str	r2, [r3, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 80015a8:	4b1b      	ldr	r3, [pc, #108]	@ (8001618 <MX_FDCAN2_Init+0x88>)
 80015aa:	2200      	movs	r2, #0
 80015ac:	60da      	str	r2, [r3, #12]
  hfdcan2.Init.AutoRetransmission = DISABLE;
 80015ae:	4b1a      	ldr	r3, [pc, #104]	@ (8001618 <MX_FDCAN2_Init+0x88>)
 80015b0:	2200      	movs	r2, #0
 80015b2:	741a      	strb	r2, [r3, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 80015b4:	4b18      	ldr	r3, [pc, #96]	@ (8001618 <MX_FDCAN2_Init+0x88>)
 80015b6:	2200      	movs	r2, #0
 80015b8:	745a      	strb	r2, [r3, #17]
  hfdcan2.Init.ProtocolException = DISABLE;
 80015ba:	4b17      	ldr	r3, [pc, #92]	@ (8001618 <MX_FDCAN2_Init+0x88>)
 80015bc:	2200      	movs	r2, #0
 80015be:	749a      	strb	r2, [r3, #18]
  hfdcan2.Init.NominalPrescaler = 1;
 80015c0:	4b15      	ldr	r3, [pc, #84]	@ (8001618 <MX_FDCAN2_Init+0x88>)
 80015c2:	2201      	movs	r2, #1
 80015c4:	615a      	str	r2, [r3, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 16;
 80015c6:	4b14      	ldr	r3, [pc, #80]	@ (8001618 <MX_FDCAN2_Init+0x88>)
 80015c8:	2210      	movs	r2, #16
 80015ca:	619a      	str	r2, [r3, #24]
  hfdcan2.Init.NominalTimeSeg1 = 63;
 80015cc:	4b12      	ldr	r3, [pc, #72]	@ (8001618 <MX_FDCAN2_Init+0x88>)
 80015ce:	223f      	movs	r2, #63	@ 0x3f
 80015d0:	61da      	str	r2, [r3, #28]
  hfdcan2.Init.NominalTimeSeg2 = 16;
 80015d2:	4b11      	ldr	r3, [pc, #68]	@ (8001618 <MX_FDCAN2_Init+0x88>)
 80015d4:	2210      	movs	r2, #16
 80015d6:	621a      	str	r2, [r3, #32]
  hfdcan2.Init.DataPrescaler = 1;
 80015d8:	4b0f      	ldr	r3, [pc, #60]	@ (8001618 <MX_FDCAN2_Init+0x88>)
 80015da:	2201      	movs	r2, #1
 80015dc:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan2.Init.DataSyncJumpWidth = 4;
 80015de:	4b0e      	ldr	r3, [pc, #56]	@ (8001618 <MX_FDCAN2_Init+0x88>)
 80015e0:	2204      	movs	r2, #4
 80015e2:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan2.Init.DataTimeSeg1 = 13;
 80015e4:	4b0c      	ldr	r3, [pc, #48]	@ (8001618 <MX_FDCAN2_Init+0x88>)
 80015e6:	220d      	movs	r2, #13
 80015e8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan2.Init.DataTimeSeg2 = 2;
 80015ea:	4b0b      	ldr	r3, [pc, #44]	@ (8001618 <MX_FDCAN2_Init+0x88>)
 80015ec:	2202      	movs	r2, #2
 80015ee:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan2.Init.StdFiltersNbr = 1;
 80015f0:	4b09      	ldr	r3, [pc, #36]	@ (8001618 <MX_FDCAN2_Init+0x88>)
 80015f2:	2201      	movs	r2, #1
 80015f4:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan2.Init.ExtFiltersNbr = 1;
 80015f6:	4b08      	ldr	r3, [pc, #32]	@ (8001618 <MX_FDCAN2_Init+0x88>)
 80015f8:	2201      	movs	r2, #1
 80015fa:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 80015fc:	4b06      	ldr	r3, [pc, #24]	@ (8001618 <MX_FDCAN2_Init+0x88>)
 80015fe:	2200      	movs	r2, #0
 8001600:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 8001602:	4805      	ldr	r0, [pc, #20]	@ (8001618 <MX_FDCAN2_Init+0x88>)
 8001604:	f000 fd80 	bl	8002108 <HAL_FDCAN_Init>
 8001608:	4603      	mov	r3, r0
 800160a:	2b00      	cmp	r3, #0
 800160c:	d001      	beq.n	8001612 <MX_FDCAN2_Init+0x82>
  {
    Error_Handler();
 800160e:	f000 f969 	bl	80018e4 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */

  /* USER CODE END FDCAN2_Init 2 */

}
 8001612:	bf00      	nop
 8001614:	bd80      	pop	{r7, pc}
 8001616:	bf00      	nop
 8001618:	2000036c 	.word	0x2000036c
 800161c:	40006800 	.word	0x40006800

08001620 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001624:	4b1b      	ldr	r3, [pc, #108]	@ (8001694 <MX_I2C2_Init+0x74>)
 8001626:	4a1c      	ldr	r2, [pc, #112]	@ (8001698 <MX_I2C2_Init+0x78>)
 8001628:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00503D58;
 800162a:	4b1a      	ldr	r3, [pc, #104]	@ (8001694 <MX_I2C2_Init+0x74>)
 800162c:	4a1b      	ldr	r2, [pc, #108]	@ (800169c <MX_I2C2_Init+0x7c>)
 800162e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8001630:	4b18      	ldr	r3, [pc, #96]	@ (8001694 <MX_I2C2_Init+0x74>)
 8001632:	2200      	movs	r2, #0
 8001634:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001636:	4b17      	ldr	r3, [pc, #92]	@ (8001694 <MX_I2C2_Init+0x74>)
 8001638:	2201      	movs	r2, #1
 800163a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800163c:	4b15      	ldr	r3, [pc, #84]	@ (8001694 <MX_I2C2_Init+0x74>)
 800163e:	2200      	movs	r2, #0
 8001640:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8001642:	4b14      	ldr	r3, [pc, #80]	@ (8001694 <MX_I2C2_Init+0x74>)
 8001644:	2200      	movs	r2, #0
 8001646:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001648:	4b12      	ldr	r3, [pc, #72]	@ (8001694 <MX_I2C2_Init+0x74>)
 800164a:	2200      	movs	r2, #0
 800164c:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800164e:	4b11      	ldr	r3, [pc, #68]	@ (8001694 <MX_I2C2_Init+0x74>)
 8001650:	2200      	movs	r2, #0
 8001652:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001654:	4b0f      	ldr	r3, [pc, #60]	@ (8001694 <MX_I2C2_Init+0x74>)
 8001656:	2200      	movs	r2, #0
 8001658:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800165a:	480e      	ldr	r0, [pc, #56]	@ (8001694 <MX_I2C2_Init+0x74>)
 800165c:	f001 f8ec 	bl	8002838 <HAL_I2C_Init>
 8001660:	4603      	mov	r3, r0
 8001662:	2b00      	cmp	r3, #0
 8001664:	d001      	beq.n	800166a <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8001666:	f000 f93d 	bl	80018e4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800166a:	2100      	movs	r1, #0
 800166c:	4809      	ldr	r0, [pc, #36]	@ (8001694 <MX_I2C2_Init+0x74>)
 800166e:	f001 fe6f 	bl	8003350 <HAL_I2CEx_ConfigAnalogFilter>
 8001672:	4603      	mov	r3, r0
 8001674:	2b00      	cmp	r3, #0
 8001676:	d001      	beq.n	800167c <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8001678:	f000 f934 	bl	80018e4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 800167c:	2100      	movs	r1, #0
 800167e:	4805      	ldr	r0, [pc, #20]	@ (8001694 <MX_I2C2_Init+0x74>)
 8001680:	f001 feb1 	bl	80033e6 <HAL_I2CEx_ConfigDigitalFilter>
 8001684:	4603      	mov	r3, r0
 8001686:	2b00      	cmp	r3, #0
 8001688:	d001      	beq.n	800168e <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 800168a:	f000 f92b 	bl	80018e4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800168e:	bf00      	nop
 8001690:	bd80      	pop	{r7, pc}
 8001692:	bf00      	nop
 8001694:	200003d0 	.word	0x200003d0
 8001698:	40005800 	.word	0x40005800
 800169c:	00503d58 	.word	0x00503d58

080016a0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80016a4:	4b22      	ldr	r3, [pc, #136]	@ (8001730 <MX_USART2_UART_Init+0x90>)
 80016a6:	4a23      	ldr	r2, [pc, #140]	@ (8001734 <MX_USART2_UART_Init+0x94>)
 80016a8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80016aa:	4b21      	ldr	r3, [pc, #132]	@ (8001730 <MX_USART2_UART_Init+0x90>)
 80016ac:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80016b0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80016b2:	4b1f      	ldr	r3, [pc, #124]	@ (8001730 <MX_USART2_UART_Init+0x90>)
 80016b4:	2200      	movs	r2, #0
 80016b6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80016b8:	4b1d      	ldr	r3, [pc, #116]	@ (8001730 <MX_USART2_UART_Init+0x90>)
 80016ba:	2200      	movs	r2, #0
 80016bc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80016be:	4b1c      	ldr	r3, [pc, #112]	@ (8001730 <MX_USART2_UART_Init+0x90>)
 80016c0:	2200      	movs	r2, #0
 80016c2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80016c4:	4b1a      	ldr	r3, [pc, #104]	@ (8001730 <MX_USART2_UART_Init+0x90>)
 80016c6:	220c      	movs	r2, #12
 80016c8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016ca:	4b19      	ldr	r3, [pc, #100]	@ (8001730 <MX_USART2_UART_Init+0x90>)
 80016cc:	2200      	movs	r2, #0
 80016ce:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80016d0:	4b17      	ldr	r3, [pc, #92]	@ (8001730 <MX_USART2_UART_Init+0x90>)
 80016d2:	2200      	movs	r2, #0
 80016d4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80016d6:	4b16      	ldr	r3, [pc, #88]	@ (8001730 <MX_USART2_UART_Init+0x90>)
 80016d8:	2200      	movs	r2, #0
 80016da:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80016dc:	4b14      	ldr	r3, [pc, #80]	@ (8001730 <MX_USART2_UART_Init+0x90>)
 80016de:	2200      	movs	r2, #0
 80016e0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80016e2:	4b13      	ldr	r3, [pc, #76]	@ (8001730 <MX_USART2_UART_Init+0x90>)
 80016e4:	2200      	movs	r2, #0
 80016e6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80016e8:	4811      	ldr	r0, [pc, #68]	@ (8001730 <MX_USART2_UART_Init+0x90>)
 80016ea:	f004 ff53 	bl	8006594 <HAL_UART_Init>
 80016ee:	4603      	mov	r3, r0
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d001      	beq.n	80016f8 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80016f4:	f000 f8f6 	bl	80018e4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80016f8:	2100      	movs	r1, #0
 80016fa:	480d      	ldr	r0, [pc, #52]	@ (8001730 <MX_USART2_UART_Init+0x90>)
 80016fc:	f005 fcee 	bl	80070dc <HAL_UARTEx_SetTxFifoThreshold>
 8001700:	4603      	mov	r3, r0
 8001702:	2b00      	cmp	r3, #0
 8001704:	d001      	beq.n	800170a <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8001706:	f000 f8ed 	bl	80018e4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800170a:	2100      	movs	r1, #0
 800170c:	4808      	ldr	r0, [pc, #32]	@ (8001730 <MX_USART2_UART_Init+0x90>)
 800170e:	f005 fd23 	bl	8007158 <HAL_UARTEx_SetRxFifoThreshold>
 8001712:	4603      	mov	r3, r0
 8001714:	2b00      	cmp	r3, #0
 8001716:	d001      	beq.n	800171c <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8001718:	f000 f8e4 	bl	80018e4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 800171c:	4804      	ldr	r0, [pc, #16]	@ (8001730 <MX_USART2_UART_Init+0x90>)
 800171e:	f005 fca4 	bl	800706a <HAL_UARTEx_DisableFifoMode>
 8001722:	4603      	mov	r3, r0
 8001724:	2b00      	cmp	r3, #0
 8001726:	d001      	beq.n	800172c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8001728:	f000 f8dc 	bl	80018e4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800172c:	bf00      	nop
 800172e:	bd80      	pop	{r7, pc}
 8001730:	20000424 	.word	0x20000424
 8001734:	40004400 	.word	0x40004400

08001738 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	b08a      	sub	sp, #40	@ 0x28
 800173c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800173e:	f107 0314 	add.w	r3, r7, #20
 8001742:	2200      	movs	r2, #0
 8001744:	601a      	str	r2, [r3, #0]
 8001746:	605a      	str	r2, [r3, #4]
 8001748:	609a      	str	r2, [r3, #8]
 800174a:	60da      	str	r2, [r3, #12]
 800174c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800174e:	4b27      	ldr	r3, [pc, #156]	@ (80017ec <MX_GPIO_Init+0xb4>)
 8001750:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001752:	4a26      	ldr	r2, [pc, #152]	@ (80017ec <MX_GPIO_Init+0xb4>)
 8001754:	f043 0304 	orr.w	r3, r3, #4
 8001758:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800175a:	4b24      	ldr	r3, [pc, #144]	@ (80017ec <MX_GPIO_Init+0xb4>)
 800175c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800175e:	f003 0304 	and.w	r3, r3, #4
 8001762:	613b      	str	r3, [r7, #16]
 8001764:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001766:	4b21      	ldr	r3, [pc, #132]	@ (80017ec <MX_GPIO_Init+0xb4>)
 8001768:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800176a:	4a20      	ldr	r2, [pc, #128]	@ (80017ec <MX_GPIO_Init+0xb4>)
 800176c:	f043 0320 	orr.w	r3, r3, #32
 8001770:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001772:	4b1e      	ldr	r3, [pc, #120]	@ (80017ec <MX_GPIO_Init+0xb4>)
 8001774:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001776:	f003 0320 	and.w	r3, r3, #32
 800177a:	60fb      	str	r3, [r7, #12]
 800177c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800177e:	4b1b      	ldr	r3, [pc, #108]	@ (80017ec <MX_GPIO_Init+0xb4>)
 8001780:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001782:	4a1a      	ldr	r2, [pc, #104]	@ (80017ec <MX_GPIO_Init+0xb4>)
 8001784:	f043 0301 	orr.w	r3, r3, #1
 8001788:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800178a:	4b18      	ldr	r3, [pc, #96]	@ (80017ec <MX_GPIO_Init+0xb4>)
 800178c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800178e:	f003 0301 	and.w	r3, r3, #1
 8001792:	60bb      	str	r3, [r7, #8]
 8001794:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001796:	4b15      	ldr	r3, [pc, #84]	@ (80017ec <MX_GPIO_Init+0xb4>)
 8001798:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800179a:	4a14      	ldr	r2, [pc, #80]	@ (80017ec <MX_GPIO_Init+0xb4>)
 800179c:	f043 0302 	orr.w	r3, r3, #2
 80017a0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017a2:	4b12      	ldr	r3, [pc, #72]	@ (80017ec <MX_GPIO_Init+0xb4>)
 80017a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017a6:	f003 0302 	and.w	r3, r3, #2
 80017aa:	607b      	str	r3, [r7, #4]
 80017ac:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, FRONT_LED_Pin|BACKLIGHT_LEDS_Pin, GPIO_PIN_RESET);
 80017ae:	2200      	movs	r2, #0
 80017b0:	f44f 7108 	mov.w	r1, #544	@ 0x220
 80017b4:	480e      	ldr	r0, [pc, #56]	@ (80017f0 <MX_GPIO_Init+0xb8>)
 80017b6:	f001 f80d 	bl	80027d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : FRONT_LED_Pin BACKLIGHT_LEDS_Pin */
  GPIO_InitStruct.Pin = FRONT_LED_Pin|BACKLIGHT_LEDS_Pin;
 80017ba:	f44f 7308 	mov.w	r3, #544	@ 0x220
 80017be:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017c0:	2301      	movs	r3, #1
 80017c2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017c4:	2300      	movs	r3, #0
 80017c6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017c8:	2300      	movs	r3, #0
 80017ca:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017cc:	f107 0314 	add.w	r3, r7, #20
 80017d0:	4619      	mov	r1, r3
 80017d2:	4807      	ldr	r0, [pc, #28]	@ (80017f0 <MX_GPIO_Init+0xb8>)
 80017d4:	f000 fe7c 	bl	80024d0 <HAL_GPIO_Init>

  /**/
  __HAL_SYSCFG_FASTMODEPLUS_ENABLE(SYSCFG_FASTMODEPLUS_PB9);
 80017d8:	4b06      	ldr	r3, [pc, #24]	@ (80017f4 <MX_GPIO_Init+0xbc>)
 80017da:	685b      	ldr	r3, [r3, #4]
 80017dc:	4a05      	ldr	r2, [pc, #20]	@ (80017f4 <MX_GPIO_Init+0xbc>)
 80017de:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80017e2:	6053      	str	r3, [r2, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80017e4:	bf00      	nop
 80017e6:	3728      	adds	r7, #40	@ 0x28
 80017e8:	46bd      	mov	sp, r7
 80017ea:	bd80      	pop	{r7, pc}
 80017ec:	40021000 	.word	0x40021000
 80017f0:	48000400 	.word	0x48000400
 80017f4:	40010000 	.word	0x40010000

080017f8 <StartBlink>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartBlink */
void StartBlink(void *argument)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b082      	sub	sp, #8
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]
  /* init code for USB_Device */
  MX_USB_Device_Init();
 8001800:	f00b feba 	bl	800d578 <MX_USB_Device_Init>
  /* USER CODE BEGIN 5 */
  HAL_GPIO_WritePin(GPIOB, BACKLIGHT_LEDS_Pin, GPIO_PIN_SET);
 8001804:	2201      	movs	r2, #1
 8001806:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800180a:	4806      	ldr	r0, [pc, #24]	@ (8001824 <StartBlink+0x2c>)
 800180c:	f000 ffe2 	bl	80027d4 <HAL_GPIO_WritePin>
  /* Infinite loop */
  for (;;)
  {

    HAL_GPIO_TogglePin(FRONT_LED_GPIO_Port, FRONT_LED_Pin);
 8001810:	2120      	movs	r1, #32
 8001812:	4804      	ldr	r0, [pc, #16]	@ (8001824 <StartBlink+0x2c>)
 8001814:	f000 fff6 	bl	8002804 <HAL_GPIO_TogglePin>
    osDelay(100);
 8001818:	2064      	movs	r0, #100	@ 0x64
 800181a:	f009 f928 	bl	800aa6e <osDelay>
    HAL_GPIO_TogglePin(FRONT_LED_GPIO_Port, FRONT_LED_Pin);
 800181e:	bf00      	nop
 8001820:	e7f6      	b.n	8001810 <StartBlink+0x18>
 8001822:	bf00      	nop
 8001824:	48000400 	.word	0x48000400

08001828 <startReadVoltageTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_startReadVoltageTask */
void startReadVoltageTask(void *argument)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b082      	sub	sp, #8
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
//    for (int i = 0; i < 4; i++)
//    {
//      payload.voltages[i] = raw[i] * multipliers[i];
//    }
//    osMessageQueuePut(sensorQueueHandle, &payload, 0, osWaitForever);
    osDelay(50);
 8001830:	2032      	movs	r0, #50	@ 0x32
 8001832:	f009 f91c 	bl	800aa6e <osDelay>
 8001836:	e7fb      	b.n	8001830 <startReadVoltageTask+0x8>

08001838 <StartSendMessage>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartSendMessage */
void StartSendMessage(void *argument)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b082      	sub	sp, #8
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
//    memcpy(txBuf, &payload, sizeof(payload));
//    if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan2, &txHeader, txBuf) != HAL_OK)
//    {
//      CDC_Transmit_Print("Error!\r\n");
//    }
    osDelay(100);
 8001840:	2064      	movs	r0, #100	@ 0x64
 8001842:	f009 f914 	bl	800aa6e <osDelay>
 8001846:	e7fb      	b.n	8001840 <StartSendMessage+0x8>

08001848 <startReadCurrentTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_startReadCurrentTask */
void startReadCurrentTask(void *argument)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b088      	sub	sp, #32
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN startReadCurrentTask */
  /* Infinite loop */
//	MX_USB_Device_Init();
	CLTC2990_Init(&CLTC2990_Handle, &hi2c2, CLTC2990_I2C_ADDRESS);
 8001850:	224d      	movs	r2, #77	@ 0x4d
 8001852:	490a      	ldr	r1, [pc, #40]	@ (800187c <startReadCurrentTask+0x34>)
 8001854:	480a      	ldr	r0, [pc, #40]	@ (8001880 <startReadCurrentTask+0x38>)
 8001856:	f7ff fb65 	bl	8000f24 <CLTC2990_Init>
  for(;;)
  {
	  instrumentationPayload_t payload;
	  CLTC2990_Step(&CLTC2990_Handle);
 800185a:	4809      	ldr	r0, [pc, #36]	@ (8001880 <startReadCurrentTask+0x38>)
 800185c:	f7ff fbac 	bl	8000fb8 <CLTC2990_Step>
	  payload.current = CLTC2990_Get_Current(&CLTC2990_Handle);
 8001860:	4807      	ldr	r0, [pc, #28]	@ (8001880 <startReadCurrentTask+0x38>)
 8001862:	f7ff fc11 	bl	8001088 <CLTC2990_Get_Current>
 8001866:	eeb0 7a40 	vmov.f32	s14, s0
 800186a:	eef0 7a60 	vmov.f32	s15, s1
 800186e:	ed87 7b06 	vstr	d7, [r7, #24]
//	  osMessageQueuePut(sensorQueueHandle, &payload, 0, osWaitForever);
	  osDelay(150);
 8001872:	2096      	movs	r0, #150	@ 0x96
 8001874:	f009 f8fb 	bl	800aa6e <osDelay>
  {
 8001878:	bf00      	nop
 800187a:	e7ee      	b.n	800185a <startReadCurrentTask+0x12>
 800187c:	200003d0 	.word	0x200003d0
 8001880:	200004d8 	.word	0x200004d8

08001884 <startPrintCurrent>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_startPrintCurrent */
void startPrintCurrent(void *argument)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b082      	sub	sp, #8
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN startPrintCurrent */
  /* Infinite loop */
	//MX_USB_Device_Init();
  for(;;)
  {
	CDC_Transmit_Print("Current is: %f \n", CLTC2990_Get_Current(&CLTC2990_Handle));
 800188c:	4806      	ldr	r0, [pc, #24]	@ (80018a8 <startPrintCurrent+0x24>)
 800188e:	f7ff fbfb 	bl	8001088 <CLTC2990_Get_Current>
 8001892:	ec53 2b10 	vmov	r2, r3, d0
 8001896:	4805      	ldr	r0, [pc, #20]	@ (80018ac <startPrintCurrent+0x28>)
 8001898:	f7ff fda2 	bl	80013e0 <CDC_Transmit_Print>
    osDelay(100);
 800189c:	2064      	movs	r0, #100	@ 0x64
 800189e:	f009 f8e6 	bl	800aa6e <osDelay>
	CDC_Transmit_Print("Current is: %f \n", CLTC2990_Get_Current(&CLTC2990_Handle));
 80018a2:	bf00      	nop
 80018a4:	e7f2      	b.n	800188c <startPrintCurrent+0x8>
 80018a6:	bf00      	nop
 80018a8:	200004d8 	.word	0x200004d8
 80018ac:	08010f3c 	.word	0x08010f3c

080018b0 <startPrintVoltage>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_startPrintVoltage */
void startPrintVoltage(void *argument)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b082      	sub	sp, #8
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
//	  float voltages[4];
//	  LTC2990_Get_Voltage(&LTC2990_Handle, voltages);
//	  for (int i = 0; i < 4; i++) {
//		CDC_Transmit_Print("Voltage %d: %f \r\n", i + 1, voltages[i] * multipliers[i]);
//	  }
    osDelay(1);
 80018b8:	2001      	movs	r0, #1
 80018ba:	f009 f8d8 	bl	800aa6e <osDelay>
 80018be:	e7fb      	b.n	80018b8 <startPrintVoltage+0x8>

080018c0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b082      	sub	sp, #8
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	4a04      	ldr	r2, [pc, #16]	@ (80018e0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80018ce:	4293      	cmp	r3, r2
 80018d0:	d101      	bne.n	80018d6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80018d2:	f000 faf9 	bl	8001ec8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80018d6:	bf00      	nop
 80018d8:	3708      	adds	r7, #8
 80018da:	46bd      	mov	sp, r7
 80018dc:	bd80      	pop	{r7, pc}
 80018de:	bf00      	nop
 80018e0:	40012c00 	.word	0x40012c00

080018e4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80018e4:	b480      	push	{r7}
 80018e6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80018e8:	b672      	cpsid	i
}
 80018ea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80018ec:	bf00      	nop
 80018ee:	e7fd      	b.n	80018ec <Error_Handler+0x8>

080018f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b082      	sub	sp, #8
 80018f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018f6:	4b12      	ldr	r3, [pc, #72]	@ (8001940 <HAL_MspInit+0x50>)
 80018f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80018fa:	4a11      	ldr	r2, [pc, #68]	@ (8001940 <HAL_MspInit+0x50>)
 80018fc:	f043 0301 	orr.w	r3, r3, #1
 8001900:	6613      	str	r3, [r2, #96]	@ 0x60
 8001902:	4b0f      	ldr	r3, [pc, #60]	@ (8001940 <HAL_MspInit+0x50>)
 8001904:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001906:	f003 0301 	and.w	r3, r3, #1
 800190a:	607b      	str	r3, [r7, #4]
 800190c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800190e:	4b0c      	ldr	r3, [pc, #48]	@ (8001940 <HAL_MspInit+0x50>)
 8001910:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001912:	4a0b      	ldr	r2, [pc, #44]	@ (8001940 <HAL_MspInit+0x50>)
 8001914:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001918:	6593      	str	r3, [r2, #88]	@ 0x58
 800191a:	4b09      	ldr	r3, [pc, #36]	@ (8001940 <HAL_MspInit+0x50>)
 800191c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800191e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001922:	603b      	str	r3, [r7, #0]
 8001924:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001926:	2200      	movs	r2, #0
 8001928:	210f      	movs	r1, #15
 800192a:	f06f 0001 	mvn.w	r0, #1
 800192e:	f000 fbc3 	bl	80020b8 <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001932:	f003 fb49 	bl	8004fc8 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001936:	bf00      	nop
 8001938:	3708      	adds	r7, #8
 800193a:	46bd      	mov	sp, r7
 800193c:	bd80      	pop	{r7, pc}
 800193e:	bf00      	nop
 8001940:	40021000 	.word	0x40021000

08001944 <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	b09e      	sub	sp, #120	@ 0x78
 8001948:	af00      	add	r7, sp, #0
 800194a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800194c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001950:	2200      	movs	r2, #0
 8001952:	601a      	str	r2, [r3, #0]
 8001954:	605a      	str	r2, [r3, #4]
 8001956:	609a      	str	r2, [r3, #8]
 8001958:	60da      	str	r2, [r3, #12]
 800195a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800195c:	f107 0314 	add.w	r3, r7, #20
 8001960:	2250      	movs	r2, #80	@ 0x50
 8001962:	2100      	movs	r1, #0
 8001964:	4618      	mov	r0, r3
 8001966:	f00d f88d 	bl	800ea84 <memset>
  if(hfdcan->Instance==FDCAN2)
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	4a20      	ldr	r2, [pc, #128]	@ (80019f0 <HAL_FDCAN_MspInit+0xac>)
 8001970:	4293      	cmp	r3, r2
 8001972:	d138      	bne.n	80019e6 <HAL_FDCAN_MspInit+0xa2>

  /* USER CODE END FDCAN2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8001974:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001978:	617b      	str	r3, [r7, #20]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 800197a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800197e:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001980:	f107 0314 	add.w	r3, r7, #20
 8001984:	4618      	mov	r0, r3
 8001986:	f004 f88f 	bl	8005aa8 <HAL_RCCEx_PeriphCLKConfig>
 800198a:	4603      	mov	r3, r0
 800198c:	2b00      	cmp	r3, #0
 800198e:	d001      	beq.n	8001994 <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 8001990:	f7ff ffa8 	bl	80018e4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8001994:	4b17      	ldr	r3, [pc, #92]	@ (80019f4 <HAL_FDCAN_MspInit+0xb0>)
 8001996:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001998:	4a16      	ldr	r2, [pc, #88]	@ (80019f4 <HAL_FDCAN_MspInit+0xb0>)
 800199a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800199e:	6593      	str	r3, [r2, #88]	@ 0x58
 80019a0:	4b14      	ldr	r3, [pc, #80]	@ (80019f4 <HAL_FDCAN_MspInit+0xb0>)
 80019a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019a4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80019a8:	613b      	str	r3, [r7, #16]
 80019aa:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019ac:	4b11      	ldr	r3, [pc, #68]	@ (80019f4 <HAL_FDCAN_MspInit+0xb0>)
 80019ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019b0:	4a10      	ldr	r2, [pc, #64]	@ (80019f4 <HAL_FDCAN_MspInit+0xb0>)
 80019b2:	f043 0302 	orr.w	r3, r3, #2
 80019b6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80019b8:	4b0e      	ldr	r3, [pc, #56]	@ (80019f4 <HAL_FDCAN_MspInit+0xb0>)
 80019ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019bc:	f003 0302 	and.w	r3, r3, #2
 80019c0:	60fb      	str	r3, [r7, #12]
 80019c2:	68fb      	ldr	r3, [r7, #12]
    /**FDCAN2 GPIO Configuration
    PB12     ------> FDCAN2_RX
    PB13     ------> FDCAN2_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 80019c4:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80019c8:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019ca:	2302      	movs	r3, #2
 80019cc:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ce:	2300      	movs	r3, #0
 80019d0:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019d2:	2300      	movs	r3, #0
 80019d4:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 80019d6:	2309      	movs	r3, #9
 80019d8:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019da:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80019de:	4619      	mov	r1, r3
 80019e0:	4805      	ldr	r0, [pc, #20]	@ (80019f8 <HAL_FDCAN_MspInit+0xb4>)
 80019e2:	f000 fd75 	bl	80024d0 <HAL_GPIO_Init>

  /* USER CODE END FDCAN2_MspInit 1 */

  }

}
 80019e6:	bf00      	nop
 80019e8:	3778      	adds	r7, #120	@ 0x78
 80019ea:	46bd      	mov	sp, r7
 80019ec:	bd80      	pop	{r7, pc}
 80019ee:	bf00      	nop
 80019f0:	40006800 	.word	0x40006800
 80019f4:	40021000 	.word	0x40021000
 80019f8:	48000400 	.word	0x48000400

080019fc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b09e      	sub	sp, #120	@ 0x78
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a04:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001a08:	2200      	movs	r2, #0
 8001a0a:	601a      	str	r2, [r3, #0]
 8001a0c:	605a      	str	r2, [r3, #4]
 8001a0e:	609a      	str	r2, [r3, #8]
 8001a10:	60da      	str	r2, [r3, #12]
 8001a12:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a14:	f107 0314 	add.w	r3, r7, #20
 8001a18:	2250      	movs	r2, #80	@ 0x50
 8001a1a:	2100      	movs	r1, #0
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	f00d f831 	bl	800ea84 <memset>
  if(hi2c->Instance==I2C2)
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	4a1f      	ldr	r2, [pc, #124]	@ (8001aa4 <HAL_I2C_MspInit+0xa8>)
 8001a28:	4293      	cmp	r3, r2
 8001a2a:	d137      	bne.n	8001a9c <HAL_I2C_MspInit+0xa0>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001a2c:	2380      	movs	r3, #128	@ 0x80
 8001a2e:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001a30:	2300      	movs	r3, #0
 8001a32:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001a34:	f107 0314 	add.w	r3, r7, #20
 8001a38:	4618      	mov	r0, r3
 8001a3a:	f004 f835 	bl	8005aa8 <HAL_RCCEx_PeriphCLKConfig>
 8001a3e:	4603      	mov	r3, r0
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d001      	beq.n	8001a48 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001a44:	f7ff ff4e 	bl	80018e4 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a48:	4b17      	ldr	r3, [pc, #92]	@ (8001aa8 <HAL_I2C_MspInit+0xac>)
 8001a4a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a4c:	4a16      	ldr	r2, [pc, #88]	@ (8001aa8 <HAL_I2C_MspInit+0xac>)
 8001a4e:	f043 0301 	orr.w	r3, r3, #1
 8001a52:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a54:	4b14      	ldr	r3, [pc, #80]	@ (8001aa8 <HAL_I2C_MspInit+0xac>)
 8001a56:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a58:	f003 0301 	and.w	r3, r3, #1
 8001a5c:	613b      	str	r3, [r7, #16]
 8001a5e:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PA8     ------> I2C2_SDA
    PA9     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001a60:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001a64:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a66:	2312      	movs	r3, #18
 8001a68:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a6e:	2300      	movs	r3, #0
 8001a70:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001a72:	2304      	movs	r3, #4
 8001a74:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a76:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001a7a:	4619      	mov	r1, r3
 8001a7c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001a80:	f000 fd26 	bl	80024d0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001a84:	4b08      	ldr	r3, [pc, #32]	@ (8001aa8 <HAL_I2C_MspInit+0xac>)
 8001a86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a88:	4a07      	ldr	r2, [pc, #28]	@ (8001aa8 <HAL_I2C_MspInit+0xac>)
 8001a8a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001a8e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001a90:	4b05      	ldr	r3, [pc, #20]	@ (8001aa8 <HAL_I2C_MspInit+0xac>)
 8001a92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a94:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001a98:	60fb      	str	r3, [r7, #12]
 8001a9a:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C2_MspInit 1 */

  }

}
 8001a9c:	bf00      	nop
 8001a9e:	3778      	adds	r7, #120	@ 0x78
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	bd80      	pop	{r7, pc}
 8001aa4:	40005800 	.word	0x40005800
 8001aa8:	40021000 	.word	0x40021000

08001aac <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b09e      	sub	sp, #120	@ 0x78
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ab4:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001ab8:	2200      	movs	r2, #0
 8001aba:	601a      	str	r2, [r3, #0]
 8001abc:	605a      	str	r2, [r3, #4]
 8001abe:	609a      	str	r2, [r3, #8]
 8001ac0:	60da      	str	r2, [r3, #12]
 8001ac2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001ac4:	f107 0314 	add.w	r3, r7, #20
 8001ac8:	2250      	movs	r2, #80	@ 0x50
 8001aca:	2100      	movs	r1, #0
 8001acc:	4618      	mov	r0, r3
 8001ace:	f00c ffd9 	bl	800ea84 <memset>
  if(huart->Instance==USART2)
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	4a1f      	ldr	r2, [pc, #124]	@ (8001b54 <HAL_UART_MspInit+0xa8>)
 8001ad8:	4293      	cmp	r3, r2
 8001ada:	d136      	bne.n	8001b4a <HAL_UART_MspInit+0x9e>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001adc:	2302      	movs	r3, #2
 8001ade:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001ae4:	f107 0314 	add.w	r3, r7, #20
 8001ae8:	4618      	mov	r0, r3
 8001aea:	f003 ffdd 	bl	8005aa8 <HAL_RCCEx_PeriphCLKConfig>
 8001aee:	4603      	mov	r3, r0
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d001      	beq.n	8001af8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001af4:	f7ff fef6 	bl	80018e4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001af8:	4b17      	ldr	r3, [pc, #92]	@ (8001b58 <HAL_UART_MspInit+0xac>)
 8001afa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001afc:	4a16      	ldr	r2, [pc, #88]	@ (8001b58 <HAL_UART_MspInit+0xac>)
 8001afe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b02:	6593      	str	r3, [r2, #88]	@ 0x58
 8001b04:	4b14      	ldr	r3, [pc, #80]	@ (8001b58 <HAL_UART_MspInit+0xac>)
 8001b06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b08:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b0c:	613b      	str	r3, [r7, #16]
 8001b0e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b10:	4b11      	ldr	r3, [pc, #68]	@ (8001b58 <HAL_UART_MspInit+0xac>)
 8001b12:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b14:	4a10      	ldr	r2, [pc, #64]	@ (8001b58 <HAL_UART_MspInit+0xac>)
 8001b16:	f043 0301 	orr.w	r3, r3, #1
 8001b1a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b1c:	4b0e      	ldr	r3, [pc, #56]	@ (8001b58 <HAL_UART_MspInit+0xac>)
 8001b1e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b20:	f003 0301 	and.w	r3, r3, #1
 8001b24:	60fb      	str	r3, [r7, #12]
 8001b26:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001b28:	230c      	movs	r3, #12
 8001b2a:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b2c:	2302      	movs	r3, #2
 8001b2e:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b30:	2300      	movs	r3, #0
 8001b32:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b34:	2300      	movs	r3, #0
 8001b36:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001b38:	2307      	movs	r3, #7
 8001b3a:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b3c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001b40:	4619      	mov	r1, r3
 8001b42:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001b46:	f000 fcc3 	bl	80024d0 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8001b4a:	bf00      	nop
 8001b4c:	3778      	adds	r7, #120	@ 0x78
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bd80      	pop	{r7, pc}
 8001b52:	bf00      	nop
 8001b54:	40004400 	.word	0x40004400
 8001b58:	40021000 	.word	0x40021000

08001b5c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b08c      	sub	sp, #48	@ 0x30
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001b64:	2300      	movs	r3, #0
 8001b66:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 8001b68:	2300      	movs	r3, #0
 8001b6a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001b6c:	4b2c      	ldr	r3, [pc, #176]	@ (8001c20 <HAL_InitTick+0xc4>)
 8001b6e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b70:	4a2b      	ldr	r2, [pc, #172]	@ (8001c20 <HAL_InitTick+0xc4>)
 8001b72:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001b76:	6613      	str	r3, [r2, #96]	@ 0x60
 8001b78:	4b29      	ldr	r3, [pc, #164]	@ (8001c20 <HAL_InitTick+0xc4>)
 8001b7a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b7c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001b80:	60bb      	str	r3, [r7, #8]
 8001b82:	68bb      	ldr	r3, [r7, #8]

/* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001b84:	f107 020c 	add.w	r2, r7, #12
 8001b88:	f107 0310 	add.w	r3, r7, #16
 8001b8c:	4611      	mov	r1, r2
 8001b8e:	4618      	mov	r0, r3
 8001b90:	f003 ff12 	bl	80059b8 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001b94:	f003 fefa 	bl	800598c <HAL_RCC_GetPCLK2Freq>
 8001b98:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001b9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b9c:	4a21      	ldr	r2, [pc, #132]	@ (8001c24 <HAL_InitTick+0xc8>)
 8001b9e:	fba2 2303 	umull	r2, r3, r2, r3
 8001ba2:	0c9b      	lsrs	r3, r3, #18
 8001ba4:	3b01      	subs	r3, #1
 8001ba6:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001ba8:	4b1f      	ldr	r3, [pc, #124]	@ (8001c28 <HAL_InitTick+0xcc>)
 8001baa:	4a20      	ldr	r2, [pc, #128]	@ (8001c2c <HAL_InitTick+0xd0>)
 8001bac:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001bae:	4b1e      	ldr	r3, [pc, #120]	@ (8001c28 <HAL_InitTick+0xcc>)
 8001bb0:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001bb4:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001bb6:	4a1c      	ldr	r2, [pc, #112]	@ (8001c28 <HAL_InitTick+0xcc>)
 8001bb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bba:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001bbc:	4b1a      	ldr	r3, [pc, #104]	@ (8001c28 <HAL_InitTick+0xcc>)
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bc2:	4b19      	ldr	r3, [pc, #100]	@ (8001c28 <HAL_InitTick+0xcc>)
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim1);
 8001bc8:	4817      	ldr	r0, [pc, #92]	@ (8001c28 <HAL_InitTick+0xcc>)
 8001bca:	f004 f9a9 	bl	8005f20 <HAL_TIM_Base_Init>
 8001bce:	4603      	mov	r3, r0
 8001bd0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8001bd4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d11b      	bne.n	8001c14 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8001bdc:	4812      	ldr	r0, [pc, #72]	@ (8001c28 <HAL_InitTick+0xcc>)
 8001bde:	f004 fa01 	bl	8005fe4 <HAL_TIM_Base_Start_IT>
 8001be2:	4603      	mov	r3, r0
 8001be4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8001be8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d111      	bne.n	8001c14 <HAL_InitTick+0xb8>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8001bf0:	2019      	movs	r0, #25
 8001bf2:	f000 fa7b 	bl	80020ec <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	2b0f      	cmp	r3, #15
 8001bfa:	d808      	bhi.n	8001c0e <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority, 0U);
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	6879      	ldr	r1, [r7, #4]
 8001c00:	2019      	movs	r0, #25
 8001c02:	f000 fa59 	bl	80020b8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001c06:	4a0a      	ldr	r2, [pc, #40]	@ (8001c30 <HAL_InitTick+0xd4>)
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	6013      	str	r3, [r2, #0]
 8001c0c:	e002      	b.n	8001c14 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 8001c0e:	2301      	movs	r3, #1
 8001c10:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001c14:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001c18:	4618      	mov	r0, r3
 8001c1a:	3730      	adds	r7, #48	@ 0x30
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	bd80      	pop	{r7, pc}
 8001c20:	40021000 	.word	0x40021000
 8001c24:	431bde83 	.word	0x431bde83
 8001c28:	200004e8 	.word	0x200004e8
 8001c2c:	40012c00 	.word	0x40012c00
 8001c30:	20000004 	.word	0x20000004

08001c34 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c34:	b480      	push	{r7}
 8001c36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001c38:	bf00      	nop
 8001c3a:	e7fd      	b.n	8001c38 <NMI_Handler+0x4>

08001c3c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c3c:	b480      	push	{r7}
 8001c3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c40:	bf00      	nop
 8001c42:	e7fd      	b.n	8001c40 <HardFault_Handler+0x4>

08001c44 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c44:	b480      	push	{r7}
 8001c46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c48:	bf00      	nop
 8001c4a:	e7fd      	b.n	8001c48 <MemManage_Handler+0x4>

08001c4c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c4c:	b480      	push	{r7}
 8001c4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c50:	bf00      	nop
 8001c52:	e7fd      	b.n	8001c50 <BusFault_Handler+0x4>

08001c54 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c54:	b480      	push	{r7}
 8001c56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c58:	bf00      	nop
 8001c5a:	e7fd      	b.n	8001c58 <UsageFault_Handler+0x4>

08001c5c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c5c:	b480      	push	{r7}
 8001c5e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c60:	bf00      	nop
 8001c62:	46bd      	mov	sp, r7
 8001c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c68:	4770      	bx	lr
	...

08001c6c <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8001c70:	4802      	ldr	r0, [pc, #8]	@ (8001c7c <USB_LP_IRQHandler+0x10>)
 8001c72:	f001 fcf4 	bl	800365e <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 8001c76:	bf00      	nop
 8001c78:	bd80      	pop	{r7, pc}
 8001c7a:	bf00      	nop
 8001c7c:	2000a088 	.word	0x2000a088

08001c80 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001c84:	4802      	ldr	r0, [pc, #8]	@ (8001c90 <TIM1_UP_TIM16_IRQHandler+0x10>)
 8001c86:	f004 fa1d 	bl	80060c4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8001c8a:	bf00      	nop
 8001c8c:	bd80      	pop	{r7, pc}
 8001c8e:	bf00      	nop
 8001c90:	200004e8 	.word	0x200004e8

08001c94 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001c94:	b480      	push	{r7}
 8001c96:	af00      	add	r7, sp, #0
  return 1;
 8001c98:	2301      	movs	r3, #1
}
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca2:	4770      	bx	lr

08001ca4 <_kill>:

int _kill(int pid, int sig)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b082      	sub	sp, #8
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
 8001cac:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001cae:	f00c ff99 	bl	800ebe4 <__errno>
 8001cb2:	4603      	mov	r3, r0
 8001cb4:	2216      	movs	r2, #22
 8001cb6:	601a      	str	r2, [r3, #0]
  return -1;
 8001cb8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	3708      	adds	r7, #8
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	bd80      	pop	{r7, pc}

08001cc4 <_exit>:

void _exit (int status)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b082      	sub	sp, #8
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001ccc:	f04f 31ff 	mov.w	r1, #4294967295
 8001cd0:	6878      	ldr	r0, [r7, #4]
 8001cd2:	f7ff ffe7 	bl	8001ca4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001cd6:	bf00      	nop
 8001cd8:	e7fd      	b.n	8001cd6 <_exit+0x12>

08001cda <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001cda:	b580      	push	{r7, lr}
 8001cdc:	b086      	sub	sp, #24
 8001cde:	af00      	add	r7, sp, #0
 8001ce0:	60f8      	str	r0, [r7, #12]
 8001ce2:	60b9      	str	r1, [r7, #8]
 8001ce4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	617b      	str	r3, [r7, #20]
 8001cea:	e00a      	b.n	8001d02 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001cec:	f3af 8000 	nop.w
 8001cf0:	4601      	mov	r1, r0
 8001cf2:	68bb      	ldr	r3, [r7, #8]
 8001cf4:	1c5a      	adds	r2, r3, #1
 8001cf6:	60ba      	str	r2, [r7, #8]
 8001cf8:	b2ca      	uxtb	r2, r1
 8001cfa:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cfc:	697b      	ldr	r3, [r7, #20]
 8001cfe:	3301      	adds	r3, #1
 8001d00:	617b      	str	r3, [r7, #20]
 8001d02:	697a      	ldr	r2, [r7, #20]
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	429a      	cmp	r2, r3
 8001d08:	dbf0      	blt.n	8001cec <_read+0x12>
  }

  return len;
 8001d0a:	687b      	ldr	r3, [r7, #4]
}
 8001d0c:	4618      	mov	r0, r3
 8001d0e:	3718      	adds	r7, #24
 8001d10:	46bd      	mov	sp, r7
 8001d12:	bd80      	pop	{r7, pc}

08001d14 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b086      	sub	sp, #24
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	60f8      	str	r0, [r7, #12]
 8001d1c:	60b9      	str	r1, [r7, #8]
 8001d1e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d20:	2300      	movs	r3, #0
 8001d22:	617b      	str	r3, [r7, #20]
 8001d24:	e009      	b.n	8001d3a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001d26:	68bb      	ldr	r3, [r7, #8]
 8001d28:	1c5a      	adds	r2, r3, #1
 8001d2a:	60ba      	str	r2, [r7, #8]
 8001d2c:	781b      	ldrb	r3, [r3, #0]
 8001d2e:	4618      	mov	r0, r3
 8001d30:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d34:	697b      	ldr	r3, [r7, #20]
 8001d36:	3301      	adds	r3, #1
 8001d38:	617b      	str	r3, [r7, #20]
 8001d3a:	697a      	ldr	r2, [r7, #20]
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	429a      	cmp	r2, r3
 8001d40:	dbf1      	blt.n	8001d26 <_write+0x12>
  }
  return len;
 8001d42:	687b      	ldr	r3, [r7, #4]
}
 8001d44:	4618      	mov	r0, r3
 8001d46:	3718      	adds	r7, #24
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	bd80      	pop	{r7, pc}

08001d4c <_close>:

int _close(int file)
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	b083      	sub	sp, #12
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001d54:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d58:	4618      	mov	r0, r3
 8001d5a:	370c      	adds	r7, #12
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d62:	4770      	bx	lr

08001d64 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001d64:	b480      	push	{r7}
 8001d66:	b083      	sub	sp, #12
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]
 8001d6c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001d6e:	683b      	ldr	r3, [r7, #0]
 8001d70:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001d74:	605a      	str	r2, [r3, #4]
  return 0;
 8001d76:	2300      	movs	r3, #0
}
 8001d78:	4618      	mov	r0, r3
 8001d7a:	370c      	adds	r7, #12
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d82:	4770      	bx	lr

08001d84 <_isatty>:

int _isatty(int file)
{
 8001d84:	b480      	push	{r7}
 8001d86:	b083      	sub	sp, #12
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001d8c:	2301      	movs	r3, #1
}
 8001d8e:	4618      	mov	r0, r3
 8001d90:	370c      	adds	r7, #12
 8001d92:	46bd      	mov	sp, r7
 8001d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d98:	4770      	bx	lr

08001d9a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001d9a:	b480      	push	{r7}
 8001d9c:	b085      	sub	sp, #20
 8001d9e:	af00      	add	r7, sp, #0
 8001da0:	60f8      	str	r0, [r7, #12]
 8001da2:	60b9      	str	r1, [r7, #8]
 8001da4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001da6:	2300      	movs	r3, #0
}
 8001da8:	4618      	mov	r0, r3
 8001daa:	3714      	adds	r7, #20
 8001dac:	46bd      	mov	sp, r7
 8001dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db2:	4770      	bx	lr

08001db4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b086      	sub	sp, #24
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001dbc:	4a14      	ldr	r2, [pc, #80]	@ (8001e10 <_sbrk+0x5c>)
 8001dbe:	4b15      	ldr	r3, [pc, #84]	@ (8001e14 <_sbrk+0x60>)
 8001dc0:	1ad3      	subs	r3, r2, r3
 8001dc2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001dc4:	697b      	ldr	r3, [r7, #20]
 8001dc6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001dc8:	4b13      	ldr	r3, [pc, #76]	@ (8001e18 <_sbrk+0x64>)
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d102      	bne.n	8001dd6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001dd0:	4b11      	ldr	r3, [pc, #68]	@ (8001e18 <_sbrk+0x64>)
 8001dd2:	4a12      	ldr	r2, [pc, #72]	@ (8001e1c <_sbrk+0x68>)
 8001dd4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001dd6:	4b10      	ldr	r3, [pc, #64]	@ (8001e18 <_sbrk+0x64>)
 8001dd8:	681a      	ldr	r2, [r3, #0]
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	4413      	add	r3, r2
 8001dde:	693a      	ldr	r2, [r7, #16]
 8001de0:	429a      	cmp	r2, r3
 8001de2:	d207      	bcs.n	8001df4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001de4:	f00c fefe 	bl	800ebe4 <__errno>
 8001de8:	4603      	mov	r3, r0
 8001dea:	220c      	movs	r2, #12
 8001dec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001dee:	f04f 33ff 	mov.w	r3, #4294967295
 8001df2:	e009      	b.n	8001e08 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001df4:	4b08      	ldr	r3, [pc, #32]	@ (8001e18 <_sbrk+0x64>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001dfa:	4b07      	ldr	r3, [pc, #28]	@ (8001e18 <_sbrk+0x64>)
 8001dfc:	681a      	ldr	r2, [r3, #0]
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	4413      	add	r3, r2
 8001e02:	4a05      	ldr	r2, [pc, #20]	@ (8001e18 <_sbrk+0x64>)
 8001e04:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001e06:	68fb      	ldr	r3, [r7, #12]
}
 8001e08:	4618      	mov	r0, r3
 8001e0a:	3718      	adds	r7, #24
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	bd80      	pop	{r7, pc}
 8001e10:	2001c000 	.word	0x2001c000
 8001e14:	00000400 	.word	0x00000400
 8001e18:	20000534 	.word	0x20000534
 8001e1c:	2000a6d0 	.word	0x2000a6d0

08001e20 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001e20:	b480      	push	{r7}
 8001e22:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001e24:	4b06      	ldr	r3, [pc, #24]	@ (8001e40 <SystemInit+0x20>)
 8001e26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e2a:	4a05      	ldr	r2, [pc, #20]	@ (8001e40 <SystemInit+0x20>)
 8001e2c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001e30:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e34:	bf00      	nop
 8001e36:	46bd      	mov	sp, r7
 8001e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3c:	4770      	bx	lr
 8001e3e:	bf00      	nop
 8001e40:	e000ed00 	.word	0xe000ed00

08001e44 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001e44:	480d      	ldr	r0, [pc, #52]	@ (8001e7c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001e46:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001e48:	f7ff ffea 	bl	8001e20 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001e4c:	480c      	ldr	r0, [pc, #48]	@ (8001e80 <LoopForever+0x6>)
  ldr r1, =_edata
 8001e4e:	490d      	ldr	r1, [pc, #52]	@ (8001e84 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001e50:	4a0d      	ldr	r2, [pc, #52]	@ (8001e88 <LoopForever+0xe>)
  movs r3, #0
 8001e52:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001e54:	e002      	b.n	8001e5c <LoopCopyDataInit>

08001e56 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e56:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e58:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e5a:	3304      	adds	r3, #4

08001e5c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e5c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e5e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e60:	d3f9      	bcc.n	8001e56 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e62:	4a0a      	ldr	r2, [pc, #40]	@ (8001e8c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001e64:	4c0a      	ldr	r4, [pc, #40]	@ (8001e90 <LoopForever+0x16>)
  movs r3, #0
 8001e66:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e68:	e001      	b.n	8001e6e <LoopFillZerobss>

08001e6a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e6a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e6c:	3204      	adds	r2, #4

08001e6e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e6e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e70:	d3fb      	bcc.n	8001e6a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001e72:	f00c febd 	bl	800ebf0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001e76:	f7ff facf 	bl	8001418 <main>

08001e7a <LoopForever>:

LoopForever:
    b LoopForever
 8001e7a:	e7fe      	b.n	8001e7a <LoopForever>
  ldr   r0, =_estack
 8001e7c:	2001c000 	.word	0x2001c000
  ldr r0, =_sdata
 8001e80:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e84:	20000350 	.word	0x20000350
  ldr r2, =_sidata
 8001e88:	08011464 	.word	0x08011464
  ldr r2, =_sbss
 8001e8c:	20000350 	.word	0x20000350
  ldr r4, =_ebss
 8001e90:	2000a6d0 	.word	0x2000a6d0

08001e94 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001e94:	e7fe      	b.n	8001e94 <ADC1_2_IRQHandler>

08001e96 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e96:	b580      	push	{r7, lr}
 8001e98:	b082      	sub	sp, #8
 8001e9a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ea0:	2003      	movs	r0, #3
 8001ea2:	f000 f8fe 	bl	80020a2 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001ea6:	200f      	movs	r0, #15
 8001ea8:	f7ff fe58 	bl	8001b5c <HAL_InitTick>
 8001eac:	4603      	mov	r3, r0
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d002      	beq.n	8001eb8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001eb2:	2301      	movs	r3, #1
 8001eb4:	71fb      	strb	r3, [r7, #7]
 8001eb6:	e001      	b.n	8001ebc <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001eb8:	f7ff fd1a 	bl	80018f0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001ebc:	79fb      	ldrb	r3, [r7, #7]

}
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	3708      	adds	r7, #8
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bd80      	pop	{r7, pc}
	...

08001ec8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ec8:	b480      	push	{r7}
 8001eca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ecc:	4b05      	ldr	r3, [pc, #20]	@ (8001ee4 <HAL_IncTick+0x1c>)
 8001ece:	681a      	ldr	r2, [r3, #0]
 8001ed0:	4b05      	ldr	r3, [pc, #20]	@ (8001ee8 <HAL_IncTick+0x20>)
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	4413      	add	r3, r2
 8001ed6:	4a03      	ldr	r2, [pc, #12]	@ (8001ee4 <HAL_IncTick+0x1c>)
 8001ed8:	6013      	str	r3, [r2, #0]
}
 8001eda:	bf00      	nop
 8001edc:	46bd      	mov	sp, r7
 8001ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee2:	4770      	bx	lr
 8001ee4:	20000538 	.word	0x20000538
 8001ee8:	20000008 	.word	0x20000008

08001eec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001eec:	b480      	push	{r7}
 8001eee:	af00      	add	r7, sp, #0
  return uwTick;
 8001ef0:	4b03      	ldr	r3, [pc, #12]	@ (8001f00 <HAL_GetTick+0x14>)
 8001ef2:	681b      	ldr	r3, [r3, #0]
}
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efc:	4770      	bx	lr
 8001efe:	bf00      	nop
 8001f00:	20000538 	.word	0x20000538

08001f04 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b084      	sub	sp, #16
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001f0c:	f7ff ffee 	bl	8001eec <HAL_GetTick>
 8001f10:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f1c:	d004      	beq.n	8001f28 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001f1e:	4b09      	ldr	r3, [pc, #36]	@ (8001f44 <HAL_Delay+0x40>)
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	68fa      	ldr	r2, [r7, #12]
 8001f24:	4413      	add	r3, r2
 8001f26:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001f28:	bf00      	nop
 8001f2a:	f7ff ffdf 	bl	8001eec <HAL_GetTick>
 8001f2e:	4602      	mov	r2, r0
 8001f30:	68bb      	ldr	r3, [r7, #8]
 8001f32:	1ad3      	subs	r3, r2, r3
 8001f34:	68fa      	ldr	r2, [r7, #12]
 8001f36:	429a      	cmp	r2, r3
 8001f38:	d8f7      	bhi.n	8001f2a <HAL_Delay+0x26>
  {
  }
}
 8001f3a:	bf00      	nop
 8001f3c:	bf00      	nop
 8001f3e:	3710      	adds	r7, #16
 8001f40:	46bd      	mov	sp, r7
 8001f42:	bd80      	pop	{r7, pc}
 8001f44:	20000008 	.word	0x20000008

08001f48 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f48:	b480      	push	{r7}
 8001f4a:	b085      	sub	sp, #20
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	f003 0307 	and.w	r3, r3, #7
 8001f56:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f58:	4b0c      	ldr	r3, [pc, #48]	@ (8001f8c <__NVIC_SetPriorityGrouping+0x44>)
 8001f5a:	68db      	ldr	r3, [r3, #12]
 8001f5c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f5e:	68ba      	ldr	r2, [r7, #8]
 8001f60:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001f64:	4013      	ands	r3, r2
 8001f66:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f6c:	68bb      	ldr	r3, [r7, #8]
 8001f6e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001f70:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001f74:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001f78:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f7a:	4a04      	ldr	r2, [pc, #16]	@ (8001f8c <__NVIC_SetPriorityGrouping+0x44>)
 8001f7c:	68bb      	ldr	r3, [r7, #8]
 8001f7e:	60d3      	str	r3, [r2, #12]
}
 8001f80:	bf00      	nop
 8001f82:	3714      	adds	r7, #20
 8001f84:	46bd      	mov	sp, r7
 8001f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8a:	4770      	bx	lr
 8001f8c:	e000ed00 	.word	0xe000ed00

08001f90 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001f90:	b480      	push	{r7}
 8001f92:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f94:	4b04      	ldr	r3, [pc, #16]	@ (8001fa8 <__NVIC_GetPriorityGrouping+0x18>)
 8001f96:	68db      	ldr	r3, [r3, #12]
 8001f98:	0a1b      	lsrs	r3, r3, #8
 8001f9a:	f003 0307 	and.w	r3, r3, #7
}
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa6:	4770      	bx	lr
 8001fa8:	e000ed00 	.word	0xe000ed00

08001fac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001fac:	b480      	push	{r7}
 8001fae:	b083      	sub	sp, #12
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	4603      	mov	r3, r0
 8001fb4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001fb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	db0b      	blt.n	8001fd6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001fbe:	79fb      	ldrb	r3, [r7, #7]
 8001fc0:	f003 021f 	and.w	r2, r3, #31
 8001fc4:	4907      	ldr	r1, [pc, #28]	@ (8001fe4 <__NVIC_EnableIRQ+0x38>)
 8001fc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fca:	095b      	lsrs	r3, r3, #5
 8001fcc:	2001      	movs	r0, #1
 8001fce:	fa00 f202 	lsl.w	r2, r0, r2
 8001fd2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001fd6:	bf00      	nop
 8001fd8:	370c      	adds	r7, #12
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe0:	4770      	bx	lr
 8001fe2:	bf00      	nop
 8001fe4:	e000e100 	.word	0xe000e100

08001fe8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001fe8:	b480      	push	{r7}
 8001fea:	b083      	sub	sp, #12
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	4603      	mov	r3, r0
 8001ff0:	6039      	str	r1, [r7, #0]
 8001ff2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ff4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	db0a      	blt.n	8002012 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ffc:	683b      	ldr	r3, [r7, #0]
 8001ffe:	b2da      	uxtb	r2, r3
 8002000:	490c      	ldr	r1, [pc, #48]	@ (8002034 <__NVIC_SetPriority+0x4c>)
 8002002:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002006:	0112      	lsls	r2, r2, #4
 8002008:	b2d2      	uxtb	r2, r2
 800200a:	440b      	add	r3, r1
 800200c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002010:	e00a      	b.n	8002028 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002012:	683b      	ldr	r3, [r7, #0]
 8002014:	b2da      	uxtb	r2, r3
 8002016:	4908      	ldr	r1, [pc, #32]	@ (8002038 <__NVIC_SetPriority+0x50>)
 8002018:	79fb      	ldrb	r3, [r7, #7]
 800201a:	f003 030f 	and.w	r3, r3, #15
 800201e:	3b04      	subs	r3, #4
 8002020:	0112      	lsls	r2, r2, #4
 8002022:	b2d2      	uxtb	r2, r2
 8002024:	440b      	add	r3, r1
 8002026:	761a      	strb	r2, [r3, #24]
}
 8002028:	bf00      	nop
 800202a:	370c      	adds	r7, #12
 800202c:	46bd      	mov	sp, r7
 800202e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002032:	4770      	bx	lr
 8002034:	e000e100 	.word	0xe000e100
 8002038:	e000ed00 	.word	0xe000ed00

0800203c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800203c:	b480      	push	{r7}
 800203e:	b089      	sub	sp, #36	@ 0x24
 8002040:	af00      	add	r7, sp, #0
 8002042:	60f8      	str	r0, [r7, #12]
 8002044:	60b9      	str	r1, [r7, #8]
 8002046:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	f003 0307 	and.w	r3, r3, #7
 800204e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002050:	69fb      	ldr	r3, [r7, #28]
 8002052:	f1c3 0307 	rsb	r3, r3, #7
 8002056:	2b04      	cmp	r3, #4
 8002058:	bf28      	it	cs
 800205a:	2304      	movcs	r3, #4
 800205c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800205e:	69fb      	ldr	r3, [r7, #28]
 8002060:	3304      	adds	r3, #4
 8002062:	2b06      	cmp	r3, #6
 8002064:	d902      	bls.n	800206c <NVIC_EncodePriority+0x30>
 8002066:	69fb      	ldr	r3, [r7, #28]
 8002068:	3b03      	subs	r3, #3
 800206a:	e000      	b.n	800206e <NVIC_EncodePriority+0x32>
 800206c:	2300      	movs	r3, #0
 800206e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002070:	f04f 32ff 	mov.w	r2, #4294967295
 8002074:	69bb      	ldr	r3, [r7, #24]
 8002076:	fa02 f303 	lsl.w	r3, r2, r3
 800207a:	43da      	mvns	r2, r3
 800207c:	68bb      	ldr	r3, [r7, #8]
 800207e:	401a      	ands	r2, r3
 8002080:	697b      	ldr	r3, [r7, #20]
 8002082:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002084:	f04f 31ff 	mov.w	r1, #4294967295
 8002088:	697b      	ldr	r3, [r7, #20]
 800208a:	fa01 f303 	lsl.w	r3, r1, r3
 800208e:	43d9      	mvns	r1, r3
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002094:	4313      	orrs	r3, r2
         );
}
 8002096:	4618      	mov	r0, r3
 8002098:	3724      	adds	r7, #36	@ 0x24
 800209a:	46bd      	mov	sp, r7
 800209c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a0:	4770      	bx	lr

080020a2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020a2:	b580      	push	{r7, lr}
 80020a4:	b082      	sub	sp, #8
 80020a6:	af00      	add	r7, sp, #0
 80020a8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80020aa:	6878      	ldr	r0, [r7, #4]
 80020ac:	f7ff ff4c 	bl	8001f48 <__NVIC_SetPriorityGrouping>
}
 80020b0:	bf00      	nop
 80020b2:	3708      	adds	r7, #8
 80020b4:	46bd      	mov	sp, r7
 80020b6:	bd80      	pop	{r7, pc}

080020b8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b086      	sub	sp, #24
 80020bc:	af00      	add	r7, sp, #0
 80020be:	4603      	mov	r3, r0
 80020c0:	60b9      	str	r1, [r7, #8]
 80020c2:	607a      	str	r2, [r7, #4]
 80020c4:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80020c6:	f7ff ff63 	bl	8001f90 <__NVIC_GetPriorityGrouping>
 80020ca:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80020cc:	687a      	ldr	r2, [r7, #4]
 80020ce:	68b9      	ldr	r1, [r7, #8]
 80020d0:	6978      	ldr	r0, [r7, #20]
 80020d2:	f7ff ffb3 	bl	800203c <NVIC_EncodePriority>
 80020d6:	4602      	mov	r2, r0
 80020d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80020dc:	4611      	mov	r1, r2
 80020de:	4618      	mov	r0, r3
 80020e0:	f7ff ff82 	bl	8001fe8 <__NVIC_SetPriority>
}
 80020e4:	bf00      	nop
 80020e6:	3718      	adds	r7, #24
 80020e8:	46bd      	mov	sp, r7
 80020ea:	bd80      	pop	{r7, pc}

080020ec <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b082      	sub	sp, #8
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	4603      	mov	r3, r0
 80020f4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80020f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020fa:	4618      	mov	r0, r3
 80020fc:	f7ff ff56 	bl	8001fac <__NVIC_EnableIRQ>
}
 8002100:	bf00      	nop
 8002102:	3708      	adds	r7, #8
 8002104:	46bd      	mov	sp, r7
 8002106:	bd80      	pop	{r7, pc}

08002108 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b084      	sub	sp, #16
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	2b00      	cmp	r3, #0
 8002114:	d101      	bne.n	800211a <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8002116:	2301      	movs	r3, #1
 8002118:	e147      	b.n	80023aa <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002120:	b2db      	uxtb	r3, r3
 8002122:	2b00      	cmp	r3, #0
 8002124:	d106      	bne.n	8002134 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	2200      	movs	r2, #0
 800212a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 800212e:	6878      	ldr	r0, [r7, #4]
 8002130:	f7ff fc08 	bl	8001944 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	699a      	ldr	r2, [r3, #24]
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	f022 0210 	bic.w	r2, r2, #16
 8002142:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002144:	f7ff fed2 	bl	8001eec <HAL_GetTick>
 8002148:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800214a:	e012      	b.n	8002172 <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800214c:	f7ff fece 	bl	8001eec <HAL_GetTick>
 8002150:	4602      	mov	r2, r0
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	1ad3      	subs	r3, r2, r3
 8002156:	2b0a      	cmp	r3, #10
 8002158:	d90b      	bls.n	8002172 <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800215e:	f043 0201 	orr.w	r2, r3, #1
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	2203      	movs	r2, #3
 800216a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 800216e:	2301      	movs	r3, #1
 8002170:	e11b      	b.n	80023aa <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	699b      	ldr	r3, [r3, #24]
 8002178:	f003 0308 	and.w	r3, r3, #8
 800217c:	2b08      	cmp	r3, #8
 800217e:	d0e5      	beq.n	800214c <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	699a      	ldr	r2, [r3, #24]
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	f042 0201 	orr.w	r2, r2, #1
 800218e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002190:	f7ff feac 	bl	8001eec <HAL_GetTick>
 8002194:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8002196:	e012      	b.n	80021be <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8002198:	f7ff fea8 	bl	8001eec <HAL_GetTick>
 800219c:	4602      	mov	r2, r0
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	1ad3      	subs	r3, r2, r3
 80021a2:	2b0a      	cmp	r3, #10
 80021a4:	d90b      	bls.n	80021be <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021aa:	f043 0201 	orr.w	r2, r3, #1
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	2203      	movs	r2, #3
 80021b6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 80021ba:	2301      	movs	r3, #1
 80021bc:	e0f5      	b.n	80023aa <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	699b      	ldr	r3, [r3, #24]
 80021c4:	f003 0301 	and.w	r3, r3, #1
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d0e5      	beq.n	8002198 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	699a      	ldr	r2, [r3, #24]
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	f042 0202 	orr.w	r2, r2, #2
 80021da:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	4a74      	ldr	r2, [pc, #464]	@ (80023b4 <HAL_FDCAN_Init+0x2ac>)
 80021e2:	4293      	cmp	r3, r2
 80021e4:	d103      	bne.n	80021ee <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 80021e6:	4a74      	ldr	r2, [pc, #464]	@ (80023b8 <HAL_FDCAN_Init+0x2b0>)
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	685b      	ldr	r3, [r3, #4]
 80021ec:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	7c1b      	ldrb	r3, [r3, #16]
 80021f2:	2b01      	cmp	r3, #1
 80021f4:	d108      	bne.n	8002208 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	699a      	ldr	r2, [r3, #24]
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002204:	619a      	str	r2, [r3, #24]
 8002206:	e007      	b.n	8002218 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	699a      	ldr	r2, [r3, #24]
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002216:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	7c5b      	ldrb	r3, [r3, #17]
 800221c:	2b01      	cmp	r3, #1
 800221e:	d108      	bne.n	8002232 <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	699a      	ldr	r2, [r3, #24]
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800222e:	619a      	str	r2, [r3, #24]
 8002230:	e007      	b.n	8002242 <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	699a      	ldr	r2, [r3, #24]
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8002240:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	7c9b      	ldrb	r3, [r3, #18]
 8002246:	2b01      	cmp	r3, #1
 8002248:	d108      	bne.n	800225c <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	699a      	ldr	r2, [r3, #24]
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002258:	619a      	str	r2, [r3, #24]
 800225a:	e007      	b.n	800226c <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	699a      	ldr	r2, [r3, #24]
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800226a:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	699b      	ldr	r3, [r3, #24]
 8002272:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	689a      	ldr	r2, [r3, #8]
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	430a      	orrs	r2, r1
 8002280:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	699a      	ldr	r2, [r3, #24]
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8002290:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	691a      	ldr	r2, [r3, #16]
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	f022 0210 	bic.w	r2, r2, #16
 80022a0:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	68db      	ldr	r3, [r3, #12]
 80022a6:	2b01      	cmp	r3, #1
 80022a8:	d108      	bne.n	80022bc <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	699a      	ldr	r2, [r3, #24]
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	f042 0204 	orr.w	r2, r2, #4
 80022b8:	619a      	str	r2, [r3, #24]
 80022ba:	e02c      	b.n	8002316 <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	68db      	ldr	r3, [r3, #12]
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d028      	beq.n	8002316 <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	68db      	ldr	r3, [r3, #12]
 80022c8:	2b02      	cmp	r3, #2
 80022ca:	d01c      	beq.n	8002306 <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	699a      	ldr	r2, [r3, #24]
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80022da:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	691a      	ldr	r2, [r3, #16]
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f042 0210 	orr.w	r2, r2, #16
 80022ea:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	68db      	ldr	r3, [r3, #12]
 80022f0:	2b03      	cmp	r3, #3
 80022f2:	d110      	bne.n	8002316 <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	699a      	ldr	r2, [r3, #24]
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	f042 0220 	orr.w	r2, r2, #32
 8002302:	619a      	str	r2, [r3, #24]
 8002304:	e007      	b.n	8002316 <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	699a      	ldr	r2, [r3, #24]
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	f042 0220 	orr.w	r2, r2, #32
 8002314:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	699b      	ldr	r3, [r3, #24]
 800231a:	3b01      	subs	r3, #1
 800231c:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	69db      	ldr	r3, [r3, #28]
 8002322:	3b01      	subs	r3, #1
 8002324:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002326:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	6a1b      	ldr	r3, [r3, #32]
 800232c:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800232e:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	695b      	ldr	r3, [r3, #20]
 8002336:	3b01      	subs	r3, #1
 8002338:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800233e:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002340:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	689b      	ldr	r3, [r3, #8]
 8002346:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800234a:	d115      	bne.n	8002378 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002350:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002356:	3b01      	subs	r3, #1
 8002358:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800235a:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002360:	3b01      	subs	r3, #1
 8002362:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8002364:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800236c:	3b01      	subs	r3, #1
 800236e:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8002374:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002376:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	430a      	orrs	r2, r1
 800238a:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 800238e:	6878      	ldr	r0, [r7, #4]
 8002390:	f000 f83c 	bl	800240c <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	2200      	movs	r2, #0
 8002398:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	2200      	movs	r2, #0
 800239e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	2201      	movs	r2, #1
 80023a4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 80023a8:	2300      	movs	r3, #0
}
 80023aa:	4618      	mov	r0, r3
 80023ac:	3710      	adds	r7, #16
 80023ae:	46bd      	mov	sp, r7
 80023b0:	bd80      	pop	{r7, pc}
 80023b2:	bf00      	nop
 80023b4:	40006400 	.word	0x40006400
 80023b8:	40006500 	.word	0x40006500

080023bc <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 80023bc:	b480      	push	{r7}
 80023be:	b083      	sub	sp, #12
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80023ca:	b2db      	uxtb	r3, r3
 80023cc:	2b01      	cmp	r3, #1
 80023ce:	d110      	bne.n	80023f2 <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	2202      	movs	r2, #2
 80023d4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	699a      	ldr	r2, [r3, #24]
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f022 0201 	bic.w	r2, r2, #1
 80023e6:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	2200      	movs	r2, #0
 80023ec:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Return function status */
    return HAL_OK;
 80023ee:	2300      	movs	r3, #0
 80023f0:	e006      	b.n	8002400 <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80023f6:	f043 0204 	orr.w	r2, r3, #4
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 80023fe:	2301      	movs	r3, #1
  }
}
 8002400:	4618      	mov	r0, r3
 8002402:	370c      	adds	r7, #12
 8002404:	46bd      	mov	sp, r7
 8002406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240a:	4770      	bx	lr

0800240c <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 800240c:	b480      	push	{r7}
 800240e:	b085      	sub	sp, #20
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8002414:	4b2c      	ldr	r3, [pc, #176]	@ (80024c8 <FDCAN_CalcultateRamBlockAddresses+0xbc>)
 8002416:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	4a2b      	ldr	r2, [pc, #172]	@ (80024cc <FDCAN_CalcultateRamBlockAddresses+0xc0>)
 800241e:	4293      	cmp	r3, r2
 8002420:	d103      	bne.n	800242a <FDCAN_CalcultateRamBlockAddresses+0x1e>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 8002422:	68bb      	ldr	r3, [r7, #8]
 8002424:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8002428:	60bb      	str	r3, [r7, #8]
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	68ba      	ldr	r2, [r7, #8]
 800242e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002438:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002440:	041a      	lsls	r2, r3, #16
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	430a      	orrs	r2, r1
 8002448:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 800244c:	68bb      	ldr	r3, [r7, #8]
 800244e:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800245e:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002466:	061a      	lsls	r2, r3, #24
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	430a      	orrs	r2, r1
 800246e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8002472:	68bb      	ldr	r3, [r7, #8]
 8002474:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 800247c:	68bb      	ldr	r3, [r7, #8]
 800247e:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8002486:	68bb      	ldr	r3, [r7, #8]
 8002488:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8002490:	68bb      	ldr	r3, [r7, #8]
 8002492:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 800249a:	68bb      	ldr	r3, [r7, #8]
 800249c:	60fb      	str	r3, [r7, #12]
 800249e:	e005      	b.n	80024ac <FDCAN_CalcultateRamBlockAddresses+0xa0>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	2200      	movs	r2, #0
 80024a4:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	3304      	adds	r3, #4
 80024aa:	60fb      	str	r3, [r7, #12]
 80024ac:	68bb      	ldr	r3, [r7, #8]
 80024ae:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 80024b2:	68fa      	ldr	r2, [r7, #12]
 80024b4:	429a      	cmp	r2, r3
 80024b6:	d3f3      	bcc.n	80024a0 <FDCAN_CalcultateRamBlockAddresses+0x94>
  }
}
 80024b8:	bf00      	nop
 80024ba:	bf00      	nop
 80024bc:	3714      	adds	r7, #20
 80024be:	46bd      	mov	sp, r7
 80024c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c4:	4770      	bx	lr
 80024c6:	bf00      	nop
 80024c8:	4000a400 	.word	0x4000a400
 80024cc:	40006800 	.word	0x40006800

080024d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80024d0:	b480      	push	{r7}
 80024d2:	b087      	sub	sp, #28
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]
 80024d8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80024da:	2300      	movs	r3, #0
 80024dc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80024de:	e15a      	b.n	8002796 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80024e0:	683b      	ldr	r3, [r7, #0]
 80024e2:	681a      	ldr	r2, [r3, #0]
 80024e4:	2101      	movs	r1, #1
 80024e6:	697b      	ldr	r3, [r7, #20]
 80024e8:	fa01 f303 	lsl.w	r3, r1, r3
 80024ec:	4013      	ands	r3, r2
 80024ee:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	f000 814c 	beq.w	8002790 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80024f8:	683b      	ldr	r3, [r7, #0]
 80024fa:	685b      	ldr	r3, [r3, #4]
 80024fc:	f003 0303 	and.w	r3, r3, #3
 8002500:	2b01      	cmp	r3, #1
 8002502:	d005      	beq.n	8002510 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002504:	683b      	ldr	r3, [r7, #0]
 8002506:	685b      	ldr	r3, [r3, #4]
 8002508:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800250c:	2b02      	cmp	r3, #2
 800250e:	d130      	bne.n	8002572 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	689b      	ldr	r3, [r3, #8]
 8002514:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002516:	697b      	ldr	r3, [r7, #20]
 8002518:	005b      	lsls	r3, r3, #1
 800251a:	2203      	movs	r2, #3
 800251c:	fa02 f303 	lsl.w	r3, r2, r3
 8002520:	43db      	mvns	r3, r3
 8002522:	693a      	ldr	r2, [r7, #16]
 8002524:	4013      	ands	r3, r2
 8002526:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002528:	683b      	ldr	r3, [r7, #0]
 800252a:	68da      	ldr	r2, [r3, #12]
 800252c:	697b      	ldr	r3, [r7, #20]
 800252e:	005b      	lsls	r3, r3, #1
 8002530:	fa02 f303 	lsl.w	r3, r2, r3
 8002534:	693a      	ldr	r2, [r7, #16]
 8002536:	4313      	orrs	r3, r2
 8002538:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	693a      	ldr	r2, [r7, #16]
 800253e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	685b      	ldr	r3, [r3, #4]
 8002544:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002546:	2201      	movs	r2, #1
 8002548:	697b      	ldr	r3, [r7, #20]
 800254a:	fa02 f303 	lsl.w	r3, r2, r3
 800254e:	43db      	mvns	r3, r3
 8002550:	693a      	ldr	r2, [r7, #16]
 8002552:	4013      	ands	r3, r2
 8002554:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002556:	683b      	ldr	r3, [r7, #0]
 8002558:	685b      	ldr	r3, [r3, #4]
 800255a:	091b      	lsrs	r3, r3, #4
 800255c:	f003 0201 	and.w	r2, r3, #1
 8002560:	697b      	ldr	r3, [r7, #20]
 8002562:	fa02 f303 	lsl.w	r3, r2, r3
 8002566:	693a      	ldr	r2, [r7, #16]
 8002568:	4313      	orrs	r3, r2
 800256a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	693a      	ldr	r2, [r7, #16]
 8002570:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002572:	683b      	ldr	r3, [r7, #0]
 8002574:	685b      	ldr	r3, [r3, #4]
 8002576:	f003 0303 	and.w	r3, r3, #3
 800257a:	2b03      	cmp	r3, #3
 800257c:	d017      	beq.n	80025ae <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	68db      	ldr	r3, [r3, #12]
 8002582:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002584:	697b      	ldr	r3, [r7, #20]
 8002586:	005b      	lsls	r3, r3, #1
 8002588:	2203      	movs	r2, #3
 800258a:	fa02 f303 	lsl.w	r3, r2, r3
 800258e:	43db      	mvns	r3, r3
 8002590:	693a      	ldr	r2, [r7, #16]
 8002592:	4013      	ands	r3, r2
 8002594:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002596:	683b      	ldr	r3, [r7, #0]
 8002598:	689a      	ldr	r2, [r3, #8]
 800259a:	697b      	ldr	r3, [r7, #20]
 800259c:	005b      	lsls	r3, r3, #1
 800259e:	fa02 f303 	lsl.w	r3, r2, r3
 80025a2:	693a      	ldr	r2, [r7, #16]
 80025a4:	4313      	orrs	r3, r2
 80025a6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	693a      	ldr	r2, [r7, #16]
 80025ac:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80025ae:	683b      	ldr	r3, [r7, #0]
 80025b0:	685b      	ldr	r3, [r3, #4]
 80025b2:	f003 0303 	and.w	r3, r3, #3
 80025b6:	2b02      	cmp	r3, #2
 80025b8:	d123      	bne.n	8002602 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80025ba:	697b      	ldr	r3, [r7, #20]
 80025bc:	08da      	lsrs	r2, r3, #3
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	3208      	adds	r2, #8
 80025c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80025c6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80025c8:	697b      	ldr	r3, [r7, #20]
 80025ca:	f003 0307 	and.w	r3, r3, #7
 80025ce:	009b      	lsls	r3, r3, #2
 80025d0:	220f      	movs	r2, #15
 80025d2:	fa02 f303 	lsl.w	r3, r2, r3
 80025d6:	43db      	mvns	r3, r3
 80025d8:	693a      	ldr	r2, [r7, #16]
 80025da:	4013      	ands	r3, r2
 80025dc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80025de:	683b      	ldr	r3, [r7, #0]
 80025e0:	691a      	ldr	r2, [r3, #16]
 80025e2:	697b      	ldr	r3, [r7, #20]
 80025e4:	f003 0307 	and.w	r3, r3, #7
 80025e8:	009b      	lsls	r3, r3, #2
 80025ea:	fa02 f303 	lsl.w	r3, r2, r3
 80025ee:	693a      	ldr	r2, [r7, #16]
 80025f0:	4313      	orrs	r3, r2
 80025f2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80025f4:	697b      	ldr	r3, [r7, #20]
 80025f6:	08da      	lsrs	r2, r3, #3
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	3208      	adds	r2, #8
 80025fc:	6939      	ldr	r1, [r7, #16]
 80025fe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002608:	697b      	ldr	r3, [r7, #20]
 800260a:	005b      	lsls	r3, r3, #1
 800260c:	2203      	movs	r2, #3
 800260e:	fa02 f303 	lsl.w	r3, r2, r3
 8002612:	43db      	mvns	r3, r3
 8002614:	693a      	ldr	r2, [r7, #16]
 8002616:	4013      	ands	r3, r2
 8002618:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800261a:	683b      	ldr	r3, [r7, #0]
 800261c:	685b      	ldr	r3, [r3, #4]
 800261e:	f003 0203 	and.w	r2, r3, #3
 8002622:	697b      	ldr	r3, [r7, #20]
 8002624:	005b      	lsls	r3, r3, #1
 8002626:	fa02 f303 	lsl.w	r3, r2, r3
 800262a:	693a      	ldr	r2, [r7, #16]
 800262c:	4313      	orrs	r3, r2
 800262e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	693a      	ldr	r2, [r7, #16]
 8002634:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002636:	683b      	ldr	r3, [r7, #0]
 8002638:	685b      	ldr	r3, [r3, #4]
 800263a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800263e:	2b00      	cmp	r3, #0
 8002640:	f000 80a6 	beq.w	8002790 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002644:	4b5b      	ldr	r3, [pc, #364]	@ (80027b4 <HAL_GPIO_Init+0x2e4>)
 8002646:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002648:	4a5a      	ldr	r2, [pc, #360]	@ (80027b4 <HAL_GPIO_Init+0x2e4>)
 800264a:	f043 0301 	orr.w	r3, r3, #1
 800264e:	6613      	str	r3, [r2, #96]	@ 0x60
 8002650:	4b58      	ldr	r3, [pc, #352]	@ (80027b4 <HAL_GPIO_Init+0x2e4>)
 8002652:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002654:	f003 0301 	and.w	r3, r3, #1
 8002658:	60bb      	str	r3, [r7, #8]
 800265a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800265c:	4a56      	ldr	r2, [pc, #344]	@ (80027b8 <HAL_GPIO_Init+0x2e8>)
 800265e:	697b      	ldr	r3, [r7, #20]
 8002660:	089b      	lsrs	r3, r3, #2
 8002662:	3302      	adds	r3, #2
 8002664:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002668:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800266a:	697b      	ldr	r3, [r7, #20]
 800266c:	f003 0303 	and.w	r3, r3, #3
 8002670:	009b      	lsls	r3, r3, #2
 8002672:	220f      	movs	r2, #15
 8002674:	fa02 f303 	lsl.w	r3, r2, r3
 8002678:	43db      	mvns	r3, r3
 800267a:	693a      	ldr	r2, [r7, #16]
 800267c:	4013      	ands	r3, r2
 800267e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002686:	d01f      	beq.n	80026c8 <HAL_GPIO_Init+0x1f8>
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	4a4c      	ldr	r2, [pc, #304]	@ (80027bc <HAL_GPIO_Init+0x2ec>)
 800268c:	4293      	cmp	r3, r2
 800268e:	d019      	beq.n	80026c4 <HAL_GPIO_Init+0x1f4>
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	4a4b      	ldr	r2, [pc, #300]	@ (80027c0 <HAL_GPIO_Init+0x2f0>)
 8002694:	4293      	cmp	r3, r2
 8002696:	d013      	beq.n	80026c0 <HAL_GPIO_Init+0x1f0>
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	4a4a      	ldr	r2, [pc, #296]	@ (80027c4 <HAL_GPIO_Init+0x2f4>)
 800269c:	4293      	cmp	r3, r2
 800269e:	d00d      	beq.n	80026bc <HAL_GPIO_Init+0x1ec>
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	4a49      	ldr	r2, [pc, #292]	@ (80027c8 <HAL_GPIO_Init+0x2f8>)
 80026a4:	4293      	cmp	r3, r2
 80026a6:	d007      	beq.n	80026b8 <HAL_GPIO_Init+0x1e8>
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	4a48      	ldr	r2, [pc, #288]	@ (80027cc <HAL_GPIO_Init+0x2fc>)
 80026ac:	4293      	cmp	r3, r2
 80026ae:	d101      	bne.n	80026b4 <HAL_GPIO_Init+0x1e4>
 80026b0:	2305      	movs	r3, #5
 80026b2:	e00a      	b.n	80026ca <HAL_GPIO_Init+0x1fa>
 80026b4:	2306      	movs	r3, #6
 80026b6:	e008      	b.n	80026ca <HAL_GPIO_Init+0x1fa>
 80026b8:	2304      	movs	r3, #4
 80026ba:	e006      	b.n	80026ca <HAL_GPIO_Init+0x1fa>
 80026bc:	2303      	movs	r3, #3
 80026be:	e004      	b.n	80026ca <HAL_GPIO_Init+0x1fa>
 80026c0:	2302      	movs	r3, #2
 80026c2:	e002      	b.n	80026ca <HAL_GPIO_Init+0x1fa>
 80026c4:	2301      	movs	r3, #1
 80026c6:	e000      	b.n	80026ca <HAL_GPIO_Init+0x1fa>
 80026c8:	2300      	movs	r3, #0
 80026ca:	697a      	ldr	r2, [r7, #20]
 80026cc:	f002 0203 	and.w	r2, r2, #3
 80026d0:	0092      	lsls	r2, r2, #2
 80026d2:	4093      	lsls	r3, r2
 80026d4:	693a      	ldr	r2, [r7, #16]
 80026d6:	4313      	orrs	r3, r2
 80026d8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80026da:	4937      	ldr	r1, [pc, #220]	@ (80027b8 <HAL_GPIO_Init+0x2e8>)
 80026dc:	697b      	ldr	r3, [r7, #20]
 80026de:	089b      	lsrs	r3, r3, #2
 80026e0:	3302      	adds	r3, #2
 80026e2:	693a      	ldr	r2, [r7, #16]
 80026e4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80026e8:	4b39      	ldr	r3, [pc, #228]	@ (80027d0 <HAL_GPIO_Init+0x300>)
 80026ea:	689b      	ldr	r3, [r3, #8]
 80026ec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	43db      	mvns	r3, r3
 80026f2:	693a      	ldr	r2, [r7, #16]
 80026f4:	4013      	ands	r3, r2
 80026f6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	685b      	ldr	r3, [r3, #4]
 80026fc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002700:	2b00      	cmp	r3, #0
 8002702:	d003      	beq.n	800270c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8002704:	693a      	ldr	r2, [r7, #16]
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	4313      	orrs	r3, r2
 800270a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800270c:	4a30      	ldr	r2, [pc, #192]	@ (80027d0 <HAL_GPIO_Init+0x300>)
 800270e:	693b      	ldr	r3, [r7, #16]
 8002710:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002712:	4b2f      	ldr	r3, [pc, #188]	@ (80027d0 <HAL_GPIO_Init+0x300>)
 8002714:	68db      	ldr	r3, [r3, #12]
 8002716:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	43db      	mvns	r3, r3
 800271c:	693a      	ldr	r2, [r7, #16]
 800271e:	4013      	ands	r3, r2
 8002720:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	685b      	ldr	r3, [r3, #4]
 8002726:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800272a:	2b00      	cmp	r3, #0
 800272c:	d003      	beq.n	8002736 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800272e:	693a      	ldr	r2, [r7, #16]
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	4313      	orrs	r3, r2
 8002734:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002736:	4a26      	ldr	r2, [pc, #152]	@ (80027d0 <HAL_GPIO_Init+0x300>)
 8002738:	693b      	ldr	r3, [r7, #16]
 800273a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800273c:	4b24      	ldr	r3, [pc, #144]	@ (80027d0 <HAL_GPIO_Init+0x300>)
 800273e:	685b      	ldr	r3, [r3, #4]
 8002740:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	43db      	mvns	r3, r3
 8002746:	693a      	ldr	r2, [r7, #16]
 8002748:	4013      	ands	r3, r2
 800274a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800274c:	683b      	ldr	r3, [r7, #0]
 800274e:	685b      	ldr	r3, [r3, #4]
 8002750:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002754:	2b00      	cmp	r3, #0
 8002756:	d003      	beq.n	8002760 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8002758:	693a      	ldr	r2, [r7, #16]
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	4313      	orrs	r3, r2
 800275e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002760:	4a1b      	ldr	r2, [pc, #108]	@ (80027d0 <HAL_GPIO_Init+0x300>)
 8002762:	693b      	ldr	r3, [r7, #16]
 8002764:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002766:	4b1a      	ldr	r3, [pc, #104]	@ (80027d0 <HAL_GPIO_Init+0x300>)
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	43db      	mvns	r3, r3
 8002770:	693a      	ldr	r2, [r7, #16]
 8002772:	4013      	ands	r3, r2
 8002774:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002776:	683b      	ldr	r3, [r7, #0]
 8002778:	685b      	ldr	r3, [r3, #4]
 800277a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800277e:	2b00      	cmp	r3, #0
 8002780:	d003      	beq.n	800278a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8002782:	693a      	ldr	r2, [r7, #16]
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	4313      	orrs	r3, r2
 8002788:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800278a:	4a11      	ldr	r2, [pc, #68]	@ (80027d0 <HAL_GPIO_Init+0x300>)
 800278c:	693b      	ldr	r3, [r7, #16]
 800278e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002790:	697b      	ldr	r3, [r7, #20]
 8002792:	3301      	adds	r3, #1
 8002794:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002796:	683b      	ldr	r3, [r7, #0]
 8002798:	681a      	ldr	r2, [r3, #0]
 800279a:	697b      	ldr	r3, [r7, #20]
 800279c:	fa22 f303 	lsr.w	r3, r2, r3
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	f47f ae9d 	bne.w	80024e0 <HAL_GPIO_Init+0x10>
  }
}
 80027a6:	bf00      	nop
 80027a8:	bf00      	nop
 80027aa:	371c      	adds	r7, #28
 80027ac:	46bd      	mov	sp, r7
 80027ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b2:	4770      	bx	lr
 80027b4:	40021000 	.word	0x40021000
 80027b8:	40010000 	.word	0x40010000
 80027bc:	48000400 	.word	0x48000400
 80027c0:	48000800 	.word	0x48000800
 80027c4:	48000c00 	.word	0x48000c00
 80027c8:	48001000 	.word	0x48001000
 80027cc:	48001400 	.word	0x48001400
 80027d0:	40010400 	.word	0x40010400

080027d4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80027d4:	b480      	push	{r7}
 80027d6:	b083      	sub	sp, #12
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
 80027dc:	460b      	mov	r3, r1
 80027de:	807b      	strh	r3, [r7, #2]
 80027e0:	4613      	mov	r3, r2
 80027e2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80027e4:	787b      	ldrb	r3, [r7, #1]
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d003      	beq.n	80027f2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80027ea:	887a      	ldrh	r2, [r7, #2]
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80027f0:	e002      	b.n	80027f8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80027f2:	887a      	ldrh	r2, [r7, #2]
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80027f8:	bf00      	nop
 80027fa:	370c      	adds	r7, #12
 80027fc:	46bd      	mov	sp, r7
 80027fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002802:	4770      	bx	lr

08002804 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002804:	b480      	push	{r7}
 8002806:	b085      	sub	sp, #20
 8002808:	af00      	add	r7, sp, #0
 800280a:	6078      	str	r0, [r7, #4]
 800280c:	460b      	mov	r3, r1
 800280e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	695b      	ldr	r3, [r3, #20]
 8002814:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002816:	887a      	ldrh	r2, [r7, #2]
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	4013      	ands	r3, r2
 800281c:	041a      	lsls	r2, r3, #16
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	43d9      	mvns	r1, r3
 8002822:	887b      	ldrh	r3, [r7, #2]
 8002824:	400b      	ands	r3, r1
 8002826:	431a      	orrs	r2, r3
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	619a      	str	r2, [r3, #24]
}
 800282c:	bf00      	nop
 800282e:	3714      	adds	r7, #20
 8002830:	46bd      	mov	sp, r7
 8002832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002836:	4770      	bx	lr

08002838 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	b082      	sub	sp, #8
 800283c:	af00      	add	r7, sp, #0
 800283e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	2b00      	cmp	r3, #0
 8002844:	d101      	bne.n	800284a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002846:	2301      	movs	r3, #1
 8002848:	e08d      	b.n	8002966 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002850:	b2db      	uxtb	r3, r3
 8002852:	2b00      	cmp	r3, #0
 8002854:	d106      	bne.n	8002864 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	2200      	movs	r2, #0
 800285a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800285e:	6878      	ldr	r0, [r7, #4]
 8002860:	f7ff f8cc 	bl	80019fc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	2224      	movs	r2, #36	@ 0x24
 8002868:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	681a      	ldr	r2, [r3, #0]
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f022 0201 	bic.w	r2, r2, #1
 800287a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	685a      	ldr	r2, [r3, #4]
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002888:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	689a      	ldr	r2, [r3, #8]
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002898:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	68db      	ldr	r3, [r3, #12]
 800289e:	2b01      	cmp	r3, #1
 80028a0:	d107      	bne.n	80028b2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	689a      	ldr	r2, [r3, #8]
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80028ae:	609a      	str	r2, [r3, #8]
 80028b0:	e006      	b.n	80028c0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	689a      	ldr	r2, [r3, #8]
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80028be:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	68db      	ldr	r3, [r3, #12]
 80028c4:	2b02      	cmp	r3, #2
 80028c6:	d108      	bne.n	80028da <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	685a      	ldr	r2, [r3, #4]
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80028d6:	605a      	str	r2, [r3, #4]
 80028d8:	e007      	b.n	80028ea <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	685a      	ldr	r2, [r3, #4]
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80028e8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	685b      	ldr	r3, [r3, #4]
 80028f0:	687a      	ldr	r2, [r7, #4]
 80028f2:	6812      	ldr	r2, [r2, #0]
 80028f4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80028f8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80028fc:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	68da      	ldr	r2, [r3, #12]
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800290c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	691a      	ldr	r2, [r3, #16]
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	695b      	ldr	r3, [r3, #20]
 8002916:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	699b      	ldr	r3, [r3, #24]
 800291e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	430a      	orrs	r2, r1
 8002926:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	69d9      	ldr	r1, [r3, #28]
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	6a1a      	ldr	r2, [r3, #32]
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	430a      	orrs	r2, r1
 8002936:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	681a      	ldr	r2, [r3, #0]
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f042 0201 	orr.w	r2, r2, #1
 8002946:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	2200      	movs	r2, #0
 800294c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	2220      	movs	r2, #32
 8002952:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	2200      	movs	r2, #0
 800295a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	2200      	movs	r2, #0
 8002960:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002964:	2300      	movs	r3, #0
}
 8002966:	4618      	mov	r0, r3
 8002968:	3708      	adds	r7, #8
 800296a:	46bd      	mov	sp, r7
 800296c:	bd80      	pop	{r7, pc}
	...

08002970 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002970:	b580      	push	{r7, lr}
 8002972:	b088      	sub	sp, #32
 8002974:	af02      	add	r7, sp, #8
 8002976:	60f8      	str	r0, [r7, #12]
 8002978:	4608      	mov	r0, r1
 800297a:	4611      	mov	r1, r2
 800297c:	461a      	mov	r2, r3
 800297e:	4603      	mov	r3, r0
 8002980:	817b      	strh	r3, [r7, #10]
 8002982:	460b      	mov	r3, r1
 8002984:	813b      	strh	r3, [r7, #8]
 8002986:	4613      	mov	r3, r2
 8002988:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002990:	b2db      	uxtb	r3, r3
 8002992:	2b20      	cmp	r3, #32
 8002994:	f040 80f9 	bne.w	8002b8a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002998:	6a3b      	ldr	r3, [r7, #32]
 800299a:	2b00      	cmp	r3, #0
 800299c:	d002      	beq.n	80029a4 <HAL_I2C_Mem_Write+0x34>
 800299e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d105      	bne.n	80029b0 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80029aa:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80029ac:	2301      	movs	r3, #1
 80029ae:	e0ed      	b.n	8002b8c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80029b6:	2b01      	cmp	r3, #1
 80029b8:	d101      	bne.n	80029be <HAL_I2C_Mem_Write+0x4e>
 80029ba:	2302      	movs	r3, #2
 80029bc:	e0e6      	b.n	8002b8c <HAL_I2C_Mem_Write+0x21c>
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	2201      	movs	r2, #1
 80029c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80029c6:	f7ff fa91 	bl	8001eec <HAL_GetTick>
 80029ca:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80029cc:	697b      	ldr	r3, [r7, #20]
 80029ce:	9300      	str	r3, [sp, #0]
 80029d0:	2319      	movs	r3, #25
 80029d2:	2201      	movs	r2, #1
 80029d4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80029d8:	68f8      	ldr	r0, [r7, #12]
 80029da:	f000 fac3 	bl	8002f64 <I2C_WaitOnFlagUntilTimeout>
 80029de:	4603      	mov	r3, r0
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d001      	beq.n	80029e8 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80029e4:	2301      	movs	r3, #1
 80029e6:	e0d1      	b.n	8002b8c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	2221      	movs	r2, #33	@ 0x21
 80029ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	2240      	movs	r2, #64	@ 0x40
 80029f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	2200      	movs	r2, #0
 80029fc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	6a3a      	ldr	r2, [r7, #32]
 8002a02:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002a08:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002a10:	88f8      	ldrh	r0, [r7, #6]
 8002a12:	893a      	ldrh	r2, [r7, #8]
 8002a14:	8979      	ldrh	r1, [r7, #10]
 8002a16:	697b      	ldr	r3, [r7, #20]
 8002a18:	9301      	str	r3, [sp, #4]
 8002a1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a1c:	9300      	str	r3, [sp, #0]
 8002a1e:	4603      	mov	r3, r0
 8002a20:	68f8      	ldr	r0, [r7, #12]
 8002a22:	f000 f9d3 	bl	8002dcc <I2C_RequestMemoryWrite>
 8002a26:	4603      	mov	r3, r0
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d005      	beq.n	8002a38 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	2200      	movs	r2, #0
 8002a30:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8002a34:	2301      	movs	r3, #1
 8002a36:	e0a9      	b.n	8002b8c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a3c:	b29b      	uxth	r3, r3
 8002a3e:	2bff      	cmp	r3, #255	@ 0xff
 8002a40:	d90e      	bls.n	8002a60 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	22ff      	movs	r2, #255	@ 0xff
 8002a46:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a4c:	b2da      	uxtb	r2, r3
 8002a4e:	8979      	ldrh	r1, [r7, #10]
 8002a50:	2300      	movs	r3, #0
 8002a52:	9300      	str	r3, [sp, #0]
 8002a54:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002a58:	68f8      	ldr	r0, [r7, #12]
 8002a5a:	f000 fc47 	bl	80032ec <I2C_TransferConfig>
 8002a5e:	e00f      	b.n	8002a80 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a64:	b29a      	uxth	r2, r3
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a6e:	b2da      	uxtb	r2, r3
 8002a70:	8979      	ldrh	r1, [r7, #10]
 8002a72:	2300      	movs	r3, #0
 8002a74:	9300      	str	r3, [sp, #0]
 8002a76:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002a7a:	68f8      	ldr	r0, [r7, #12]
 8002a7c:	f000 fc36 	bl	80032ec <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002a80:	697a      	ldr	r2, [r7, #20]
 8002a82:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002a84:	68f8      	ldr	r0, [r7, #12]
 8002a86:	f000 fac6 	bl	8003016 <I2C_WaitOnTXISFlagUntilTimeout>
 8002a8a:	4603      	mov	r3, r0
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d001      	beq.n	8002a94 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8002a90:	2301      	movs	r3, #1
 8002a92:	e07b      	b.n	8002b8c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a98:	781a      	ldrb	r2, [r3, #0]
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002aa4:	1c5a      	adds	r2, r3, #1
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002aae:	b29b      	uxth	r3, r3
 8002ab0:	3b01      	subs	r3, #1
 8002ab2:	b29a      	uxth	r2, r3
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002abc:	3b01      	subs	r3, #1
 8002abe:	b29a      	uxth	r2, r3
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ac8:	b29b      	uxth	r3, r3
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d034      	beq.n	8002b38 <HAL_I2C_Mem_Write+0x1c8>
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d130      	bne.n	8002b38 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002ad6:	697b      	ldr	r3, [r7, #20]
 8002ad8:	9300      	str	r3, [sp, #0]
 8002ada:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002adc:	2200      	movs	r2, #0
 8002ade:	2180      	movs	r1, #128	@ 0x80
 8002ae0:	68f8      	ldr	r0, [r7, #12]
 8002ae2:	f000 fa3f 	bl	8002f64 <I2C_WaitOnFlagUntilTimeout>
 8002ae6:	4603      	mov	r3, r0
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d001      	beq.n	8002af0 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8002aec:	2301      	movs	r3, #1
 8002aee:	e04d      	b.n	8002b8c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002af4:	b29b      	uxth	r3, r3
 8002af6:	2bff      	cmp	r3, #255	@ 0xff
 8002af8:	d90e      	bls.n	8002b18 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	22ff      	movs	r2, #255	@ 0xff
 8002afe:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b04:	b2da      	uxtb	r2, r3
 8002b06:	8979      	ldrh	r1, [r7, #10]
 8002b08:	2300      	movs	r3, #0
 8002b0a:	9300      	str	r3, [sp, #0]
 8002b0c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002b10:	68f8      	ldr	r0, [r7, #12]
 8002b12:	f000 fbeb 	bl	80032ec <I2C_TransferConfig>
 8002b16:	e00f      	b.n	8002b38 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b1c:	b29a      	uxth	r2, r3
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b26:	b2da      	uxtb	r2, r3
 8002b28:	8979      	ldrh	r1, [r7, #10]
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	9300      	str	r3, [sp, #0]
 8002b2e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002b32:	68f8      	ldr	r0, [r7, #12]
 8002b34:	f000 fbda 	bl	80032ec <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b3c:	b29b      	uxth	r3, r3
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d19e      	bne.n	8002a80 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002b42:	697a      	ldr	r2, [r7, #20]
 8002b44:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002b46:	68f8      	ldr	r0, [r7, #12]
 8002b48:	f000 faac 	bl	80030a4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002b4c:	4603      	mov	r3, r0
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d001      	beq.n	8002b56 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8002b52:	2301      	movs	r3, #1
 8002b54:	e01a      	b.n	8002b8c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	2220      	movs	r2, #32
 8002b5c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	6859      	ldr	r1, [r3, #4]
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	681a      	ldr	r2, [r3, #0]
 8002b68:	4b0a      	ldr	r3, [pc, #40]	@ (8002b94 <HAL_I2C_Mem_Write+0x224>)
 8002b6a:	400b      	ands	r3, r1
 8002b6c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	2220      	movs	r2, #32
 8002b72:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	2200      	movs	r2, #0
 8002b7a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	2200      	movs	r2, #0
 8002b82:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002b86:	2300      	movs	r3, #0
 8002b88:	e000      	b.n	8002b8c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8002b8a:	2302      	movs	r3, #2
  }
}
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	3718      	adds	r7, #24
 8002b90:	46bd      	mov	sp, r7
 8002b92:	bd80      	pop	{r7, pc}
 8002b94:	fe00e800 	.word	0xfe00e800

08002b98 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	b088      	sub	sp, #32
 8002b9c:	af02      	add	r7, sp, #8
 8002b9e:	60f8      	str	r0, [r7, #12]
 8002ba0:	4608      	mov	r0, r1
 8002ba2:	4611      	mov	r1, r2
 8002ba4:	461a      	mov	r2, r3
 8002ba6:	4603      	mov	r3, r0
 8002ba8:	817b      	strh	r3, [r7, #10]
 8002baa:	460b      	mov	r3, r1
 8002bac:	813b      	strh	r3, [r7, #8]
 8002bae:	4613      	mov	r3, r2
 8002bb0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002bb8:	b2db      	uxtb	r3, r3
 8002bba:	2b20      	cmp	r3, #32
 8002bbc:	f040 80fd 	bne.w	8002dba <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8002bc0:	6a3b      	ldr	r3, [r7, #32]
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d002      	beq.n	8002bcc <HAL_I2C_Mem_Read+0x34>
 8002bc6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d105      	bne.n	8002bd8 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002bd2:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002bd4:	2301      	movs	r3, #1
 8002bd6:	e0f1      	b.n	8002dbc <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002bde:	2b01      	cmp	r3, #1
 8002be0:	d101      	bne.n	8002be6 <HAL_I2C_Mem_Read+0x4e>
 8002be2:	2302      	movs	r3, #2
 8002be4:	e0ea      	b.n	8002dbc <HAL_I2C_Mem_Read+0x224>
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	2201      	movs	r2, #1
 8002bea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002bee:	f7ff f97d 	bl	8001eec <HAL_GetTick>
 8002bf2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002bf4:	697b      	ldr	r3, [r7, #20]
 8002bf6:	9300      	str	r3, [sp, #0]
 8002bf8:	2319      	movs	r3, #25
 8002bfa:	2201      	movs	r2, #1
 8002bfc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002c00:	68f8      	ldr	r0, [r7, #12]
 8002c02:	f000 f9af 	bl	8002f64 <I2C_WaitOnFlagUntilTimeout>
 8002c06:	4603      	mov	r3, r0
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d001      	beq.n	8002c10 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8002c0c:	2301      	movs	r3, #1
 8002c0e:	e0d5      	b.n	8002dbc <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	2222      	movs	r2, #34	@ 0x22
 8002c14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	2240      	movs	r2, #64	@ 0x40
 8002c1c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	2200      	movs	r2, #0
 8002c24:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	6a3a      	ldr	r2, [r7, #32]
 8002c2a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002c30:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	2200      	movs	r2, #0
 8002c36:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002c38:	88f8      	ldrh	r0, [r7, #6]
 8002c3a:	893a      	ldrh	r2, [r7, #8]
 8002c3c:	8979      	ldrh	r1, [r7, #10]
 8002c3e:	697b      	ldr	r3, [r7, #20]
 8002c40:	9301      	str	r3, [sp, #4]
 8002c42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c44:	9300      	str	r3, [sp, #0]
 8002c46:	4603      	mov	r3, r0
 8002c48:	68f8      	ldr	r0, [r7, #12]
 8002c4a:	f000 f913 	bl	8002e74 <I2C_RequestMemoryRead>
 8002c4e:	4603      	mov	r3, r0
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d005      	beq.n	8002c60 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	2200      	movs	r2, #0
 8002c58:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8002c5c:	2301      	movs	r3, #1
 8002c5e:	e0ad      	b.n	8002dbc <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c64:	b29b      	uxth	r3, r3
 8002c66:	2bff      	cmp	r3, #255	@ 0xff
 8002c68:	d90e      	bls.n	8002c88 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	22ff      	movs	r2, #255	@ 0xff
 8002c6e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c74:	b2da      	uxtb	r2, r3
 8002c76:	8979      	ldrh	r1, [r7, #10]
 8002c78:	4b52      	ldr	r3, [pc, #328]	@ (8002dc4 <HAL_I2C_Mem_Read+0x22c>)
 8002c7a:	9300      	str	r3, [sp, #0]
 8002c7c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002c80:	68f8      	ldr	r0, [r7, #12]
 8002c82:	f000 fb33 	bl	80032ec <I2C_TransferConfig>
 8002c86:	e00f      	b.n	8002ca8 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c8c:	b29a      	uxth	r2, r3
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c96:	b2da      	uxtb	r2, r3
 8002c98:	8979      	ldrh	r1, [r7, #10]
 8002c9a:	4b4a      	ldr	r3, [pc, #296]	@ (8002dc4 <HAL_I2C_Mem_Read+0x22c>)
 8002c9c:	9300      	str	r3, [sp, #0]
 8002c9e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002ca2:	68f8      	ldr	r0, [r7, #12]
 8002ca4:	f000 fb22 	bl	80032ec <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002ca8:	697b      	ldr	r3, [r7, #20]
 8002caa:	9300      	str	r3, [sp, #0]
 8002cac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002cae:	2200      	movs	r2, #0
 8002cb0:	2104      	movs	r1, #4
 8002cb2:	68f8      	ldr	r0, [r7, #12]
 8002cb4:	f000 f956 	bl	8002f64 <I2C_WaitOnFlagUntilTimeout>
 8002cb8:	4603      	mov	r3, r0
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d001      	beq.n	8002cc2 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8002cbe:	2301      	movs	r3, #1
 8002cc0:	e07c      	b.n	8002dbc <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ccc:	b2d2      	uxtb	r2, r2
 8002cce:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cd4:	1c5a      	adds	r2, r3, #1
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002cde:	3b01      	subs	r3, #1
 8002ce0:	b29a      	uxth	r2, r3
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002cea:	b29b      	uxth	r3, r3
 8002cec:	3b01      	subs	r3, #1
 8002cee:	b29a      	uxth	r2, r3
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002cf8:	b29b      	uxth	r3, r3
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d034      	beq.n	8002d68 <HAL_I2C_Mem_Read+0x1d0>
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d130      	bne.n	8002d68 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002d06:	697b      	ldr	r3, [r7, #20]
 8002d08:	9300      	str	r3, [sp, #0]
 8002d0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	2180      	movs	r1, #128	@ 0x80
 8002d10:	68f8      	ldr	r0, [r7, #12]
 8002d12:	f000 f927 	bl	8002f64 <I2C_WaitOnFlagUntilTimeout>
 8002d16:	4603      	mov	r3, r0
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d001      	beq.n	8002d20 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8002d1c:	2301      	movs	r3, #1
 8002d1e:	e04d      	b.n	8002dbc <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d24:	b29b      	uxth	r3, r3
 8002d26:	2bff      	cmp	r3, #255	@ 0xff
 8002d28:	d90e      	bls.n	8002d48 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	22ff      	movs	r2, #255	@ 0xff
 8002d2e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d34:	b2da      	uxtb	r2, r3
 8002d36:	8979      	ldrh	r1, [r7, #10]
 8002d38:	2300      	movs	r3, #0
 8002d3a:	9300      	str	r3, [sp, #0]
 8002d3c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002d40:	68f8      	ldr	r0, [r7, #12]
 8002d42:	f000 fad3 	bl	80032ec <I2C_TransferConfig>
 8002d46:	e00f      	b.n	8002d68 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d4c:	b29a      	uxth	r2, r3
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d56:	b2da      	uxtb	r2, r3
 8002d58:	8979      	ldrh	r1, [r7, #10]
 8002d5a:	2300      	movs	r3, #0
 8002d5c:	9300      	str	r3, [sp, #0]
 8002d5e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002d62:	68f8      	ldr	r0, [r7, #12]
 8002d64:	f000 fac2 	bl	80032ec <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d6c:	b29b      	uxth	r3, r3
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d19a      	bne.n	8002ca8 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d72:	697a      	ldr	r2, [r7, #20]
 8002d74:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002d76:	68f8      	ldr	r0, [r7, #12]
 8002d78:	f000 f994 	bl	80030a4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002d7c:	4603      	mov	r3, r0
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d001      	beq.n	8002d86 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8002d82:	2301      	movs	r3, #1
 8002d84:	e01a      	b.n	8002dbc <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	2220      	movs	r2, #32
 8002d8c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	6859      	ldr	r1, [r3, #4]
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	681a      	ldr	r2, [r3, #0]
 8002d98:	4b0b      	ldr	r3, [pc, #44]	@ (8002dc8 <HAL_I2C_Mem_Read+0x230>)
 8002d9a:	400b      	ands	r3, r1
 8002d9c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	2220      	movs	r2, #32
 8002da2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	2200      	movs	r2, #0
 8002daa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	2200      	movs	r2, #0
 8002db2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002db6:	2300      	movs	r3, #0
 8002db8:	e000      	b.n	8002dbc <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8002dba:	2302      	movs	r3, #2
  }
}
 8002dbc:	4618      	mov	r0, r3
 8002dbe:	3718      	adds	r7, #24
 8002dc0:	46bd      	mov	sp, r7
 8002dc2:	bd80      	pop	{r7, pc}
 8002dc4:	80002400 	.word	0x80002400
 8002dc8:	fe00e800 	.word	0xfe00e800

08002dcc <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	b086      	sub	sp, #24
 8002dd0:	af02      	add	r7, sp, #8
 8002dd2:	60f8      	str	r0, [r7, #12]
 8002dd4:	4608      	mov	r0, r1
 8002dd6:	4611      	mov	r1, r2
 8002dd8:	461a      	mov	r2, r3
 8002dda:	4603      	mov	r3, r0
 8002ddc:	817b      	strh	r3, [r7, #10]
 8002dde:	460b      	mov	r3, r1
 8002de0:	813b      	strh	r3, [r7, #8]
 8002de2:	4613      	mov	r3, r2
 8002de4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002de6:	88fb      	ldrh	r3, [r7, #6]
 8002de8:	b2da      	uxtb	r2, r3
 8002dea:	8979      	ldrh	r1, [r7, #10]
 8002dec:	4b20      	ldr	r3, [pc, #128]	@ (8002e70 <I2C_RequestMemoryWrite+0xa4>)
 8002dee:	9300      	str	r3, [sp, #0]
 8002df0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002df4:	68f8      	ldr	r0, [r7, #12]
 8002df6:	f000 fa79 	bl	80032ec <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002dfa:	69fa      	ldr	r2, [r7, #28]
 8002dfc:	69b9      	ldr	r1, [r7, #24]
 8002dfe:	68f8      	ldr	r0, [r7, #12]
 8002e00:	f000 f909 	bl	8003016 <I2C_WaitOnTXISFlagUntilTimeout>
 8002e04:	4603      	mov	r3, r0
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d001      	beq.n	8002e0e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8002e0a:	2301      	movs	r3, #1
 8002e0c:	e02c      	b.n	8002e68 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002e0e:	88fb      	ldrh	r3, [r7, #6]
 8002e10:	2b01      	cmp	r3, #1
 8002e12:	d105      	bne.n	8002e20 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002e14:	893b      	ldrh	r3, [r7, #8]
 8002e16:	b2da      	uxtb	r2, r3
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	629a      	str	r2, [r3, #40]	@ 0x28
 8002e1e:	e015      	b.n	8002e4c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002e20:	893b      	ldrh	r3, [r7, #8]
 8002e22:	0a1b      	lsrs	r3, r3, #8
 8002e24:	b29b      	uxth	r3, r3
 8002e26:	b2da      	uxtb	r2, r3
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002e2e:	69fa      	ldr	r2, [r7, #28]
 8002e30:	69b9      	ldr	r1, [r7, #24]
 8002e32:	68f8      	ldr	r0, [r7, #12]
 8002e34:	f000 f8ef 	bl	8003016 <I2C_WaitOnTXISFlagUntilTimeout>
 8002e38:	4603      	mov	r3, r0
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d001      	beq.n	8002e42 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8002e3e:	2301      	movs	r3, #1
 8002e40:	e012      	b.n	8002e68 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002e42:	893b      	ldrh	r3, [r7, #8]
 8002e44:	b2da      	uxtb	r2, r3
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8002e4c:	69fb      	ldr	r3, [r7, #28]
 8002e4e:	9300      	str	r3, [sp, #0]
 8002e50:	69bb      	ldr	r3, [r7, #24]
 8002e52:	2200      	movs	r2, #0
 8002e54:	2180      	movs	r1, #128	@ 0x80
 8002e56:	68f8      	ldr	r0, [r7, #12]
 8002e58:	f000 f884 	bl	8002f64 <I2C_WaitOnFlagUntilTimeout>
 8002e5c:	4603      	mov	r3, r0
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d001      	beq.n	8002e66 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8002e62:	2301      	movs	r3, #1
 8002e64:	e000      	b.n	8002e68 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8002e66:	2300      	movs	r3, #0
}
 8002e68:	4618      	mov	r0, r3
 8002e6a:	3710      	adds	r7, #16
 8002e6c:	46bd      	mov	sp, r7
 8002e6e:	bd80      	pop	{r7, pc}
 8002e70:	80002000 	.word	0x80002000

08002e74 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8002e74:	b580      	push	{r7, lr}
 8002e76:	b086      	sub	sp, #24
 8002e78:	af02      	add	r7, sp, #8
 8002e7a:	60f8      	str	r0, [r7, #12]
 8002e7c:	4608      	mov	r0, r1
 8002e7e:	4611      	mov	r1, r2
 8002e80:	461a      	mov	r2, r3
 8002e82:	4603      	mov	r3, r0
 8002e84:	817b      	strh	r3, [r7, #10]
 8002e86:	460b      	mov	r3, r1
 8002e88:	813b      	strh	r3, [r7, #8]
 8002e8a:	4613      	mov	r3, r2
 8002e8c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8002e8e:	88fb      	ldrh	r3, [r7, #6]
 8002e90:	b2da      	uxtb	r2, r3
 8002e92:	8979      	ldrh	r1, [r7, #10]
 8002e94:	4b20      	ldr	r3, [pc, #128]	@ (8002f18 <I2C_RequestMemoryRead+0xa4>)
 8002e96:	9300      	str	r3, [sp, #0]
 8002e98:	2300      	movs	r3, #0
 8002e9a:	68f8      	ldr	r0, [r7, #12]
 8002e9c:	f000 fa26 	bl	80032ec <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002ea0:	69fa      	ldr	r2, [r7, #28]
 8002ea2:	69b9      	ldr	r1, [r7, #24]
 8002ea4:	68f8      	ldr	r0, [r7, #12]
 8002ea6:	f000 f8b6 	bl	8003016 <I2C_WaitOnTXISFlagUntilTimeout>
 8002eaa:	4603      	mov	r3, r0
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d001      	beq.n	8002eb4 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8002eb0:	2301      	movs	r3, #1
 8002eb2:	e02c      	b.n	8002f0e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002eb4:	88fb      	ldrh	r3, [r7, #6]
 8002eb6:	2b01      	cmp	r3, #1
 8002eb8:	d105      	bne.n	8002ec6 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002eba:	893b      	ldrh	r3, [r7, #8]
 8002ebc:	b2da      	uxtb	r2, r3
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	629a      	str	r2, [r3, #40]	@ 0x28
 8002ec4:	e015      	b.n	8002ef2 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002ec6:	893b      	ldrh	r3, [r7, #8]
 8002ec8:	0a1b      	lsrs	r3, r3, #8
 8002eca:	b29b      	uxth	r3, r3
 8002ecc:	b2da      	uxtb	r2, r3
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002ed4:	69fa      	ldr	r2, [r7, #28]
 8002ed6:	69b9      	ldr	r1, [r7, #24]
 8002ed8:	68f8      	ldr	r0, [r7, #12]
 8002eda:	f000 f89c 	bl	8003016 <I2C_WaitOnTXISFlagUntilTimeout>
 8002ede:	4603      	mov	r3, r0
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d001      	beq.n	8002ee8 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8002ee4:	2301      	movs	r3, #1
 8002ee6:	e012      	b.n	8002f0e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002ee8:	893b      	ldrh	r3, [r7, #8]
 8002eea:	b2da      	uxtb	r2, r3
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8002ef2:	69fb      	ldr	r3, [r7, #28]
 8002ef4:	9300      	str	r3, [sp, #0]
 8002ef6:	69bb      	ldr	r3, [r7, #24]
 8002ef8:	2200      	movs	r2, #0
 8002efa:	2140      	movs	r1, #64	@ 0x40
 8002efc:	68f8      	ldr	r0, [r7, #12]
 8002efe:	f000 f831 	bl	8002f64 <I2C_WaitOnFlagUntilTimeout>
 8002f02:	4603      	mov	r3, r0
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d001      	beq.n	8002f0c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8002f08:	2301      	movs	r3, #1
 8002f0a:	e000      	b.n	8002f0e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8002f0c:	2300      	movs	r3, #0
}
 8002f0e:	4618      	mov	r0, r3
 8002f10:	3710      	adds	r7, #16
 8002f12:	46bd      	mov	sp, r7
 8002f14:	bd80      	pop	{r7, pc}
 8002f16:	bf00      	nop
 8002f18:	80002000 	.word	0x80002000

08002f1c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002f1c:	b480      	push	{r7}
 8002f1e:	b083      	sub	sp, #12
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	699b      	ldr	r3, [r3, #24]
 8002f2a:	f003 0302 	and.w	r3, r3, #2
 8002f2e:	2b02      	cmp	r3, #2
 8002f30:	d103      	bne.n	8002f3a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	2200      	movs	r2, #0
 8002f38:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	699b      	ldr	r3, [r3, #24]
 8002f40:	f003 0301 	and.w	r3, r3, #1
 8002f44:	2b01      	cmp	r3, #1
 8002f46:	d007      	beq.n	8002f58 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	699a      	ldr	r2, [r3, #24]
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	f042 0201 	orr.w	r2, r2, #1
 8002f56:	619a      	str	r2, [r3, #24]
  }
}
 8002f58:	bf00      	nop
 8002f5a:	370c      	adds	r7, #12
 8002f5c:	46bd      	mov	sp, r7
 8002f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f62:	4770      	bx	lr

08002f64 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002f64:	b580      	push	{r7, lr}
 8002f66:	b084      	sub	sp, #16
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	60f8      	str	r0, [r7, #12]
 8002f6c:	60b9      	str	r1, [r7, #8]
 8002f6e:	603b      	str	r3, [r7, #0]
 8002f70:	4613      	mov	r3, r2
 8002f72:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002f74:	e03b      	b.n	8002fee <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002f76:	69ba      	ldr	r2, [r7, #24]
 8002f78:	6839      	ldr	r1, [r7, #0]
 8002f7a:	68f8      	ldr	r0, [r7, #12]
 8002f7c:	f000 f8d6 	bl	800312c <I2C_IsErrorOccurred>
 8002f80:	4603      	mov	r3, r0
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d001      	beq.n	8002f8a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8002f86:	2301      	movs	r3, #1
 8002f88:	e041      	b.n	800300e <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002f8a:	683b      	ldr	r3, [r7, #0]
 8002f8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f90:	d02d      	beq.n	8002fee <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f92:	f7fe ffab 	bl	8001eec <HAL_GetTick>
 8002f96:	4602      	mov	r2, r0
 8002f98:	69bb      	ldr	r3, [r7, #24]
 8002f9a:	1ad3      	subs	r3, r2, r3
 8002f9c:	683a      	ldr	r2, [r7, #0]
 8002f9e:	429a      	cmp	r2, r3
 8002fa0:	d302      	bcc.n	8002fa8 <I2C_WaitOnFlagUntilTimeout+0x44>
 8002fa2:	683b      	ldr	r3, [r7, #0]
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d122      	bne.n	8002fee <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	699a      	ldr	r2, [r3, #24]
 8002fae:	68bb      	ldr	r3, [r7, #8]
 8002fb0:	4013      	ands	r3, r2
 8002fb2:	68ba      	ldr	r2, [r7, #8]
 8002fb4:	429a      	cmp	r2, r3
 8002fb6:	bf0c      	ite	eq
 8002fb8:	2301      	moveq	r3, #1
 8002fba:	2300      	movne	r3, #0
 8002fbc:	b2db      	uxtb	r3, r3
 8002fbe:	461a      	mov	r2, r3
 8002fc0:	79fb      	ldrb	r3, [r7, #7]
 8002fc2:	429a      	cmp	r2, r3
 8002fc4:	d113      	bne.n	8002fee <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fca:	f043 0220 	orr.w	r2, r3, #32
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	2220      	movs	r2, #32
 8002fd6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	2200      	movs	r2, #0
 8002fde:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8002fea:	2301      	movs	r3, #1
 8002fec:	e00f      	b.n	800300e <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	699a      	ldr	r2, [r3, #24]
 8002ff4:	68bb      	ldr	r3, [r7, #8]
 8002ff6:	4013      	ands	r3, r2
 8002ff8:	68ba      	ldr	r2, [r7, #8]
 8002ffa:	429a      	cmp	r2, r3
 8002ffc:	bf0c      	ite	eq
 8002ffe:	2301      	moveq	r3, #1
 8003000:	2300      	movne	r3, #0
 8003002:	b2db      	uxtb	r3, r3
 8003004:	461a      	mov	r2, r3
 8003006:	79fb      	ldrb	r3, [r7, #7]
 8003008:	429a      	cmp	r2, r3
 800300a:	d0b4      	beq.n	8002f76 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800300c:	2300      	movs	r3, #0
}
 800300e:	4618      	mov	r0, r3
 8003010:	3710      	adds	r7, #16
 8003012:	46bd      	mov	sp, r7
 8003014:	bd80      	pop	{r7, pc}

08003016 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003016:	b580      	push	{r7, lr}
 8003018:	b084      	sub	sp, #16
 800301a:	af00      	add	r7, sp, #0
 800301c:	60f8      	str	r0, [r7, #12]
 800301e:	60b9      	str	r1, [r7, #8]
 8003020:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003022:	e033      	b.n	800308c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003024:	687a      	ldr	r2, [r7, #4]
 8003026:	68b9      	ldr	r1, [r7, #8]
 8003028:	68f8      	ldr	r0, [r7, #12]
 800302a:	f000 f87f 	bl	800312c <I2C_IsErrorOccurred>
 800302e:	4603      	mov	r3, r0
 8003030:	2b00      	cmp	r3, #0
 8003032:	d001      	beq.n	8003038 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003034:	2301      	movs	r3, #1
 8003036:	e031      	b.n	800309c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003038:	68bb      	ldr	r3, [r7, #8]
 800303a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800303e:	d025      	beq.n	800308c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003040:	f7fe ff54 	bl	8001eec <HAL_GetTick>
 8003044:	4602      	mov	r2, r0
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	1ad3      	subs	r3, r2, r3
 800304a:	68ba      	ldr	r2, [r7, #8]
 800304c:	429a      	cmp	r2, r3
 800304e:	d302      	bcc.n	8003056 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003050:	68bb      	ldr	r3, [r7, #8]
 8003052:	2b00      	cmp	r3, #0
 8003054:	d11a      	bne.n	800308c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	699b      	ldr	r3, [r3, #24]
 800305c:	f003 0302 	and.w	r3, r3, #2
 8003060:	2b02      	cmp	r3, #2
 8003062:	d013      	beq.n	800308c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003068:	f043 0220 	orr.w	r2, r3, #32
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	2220      	movs	r2, #32
 8003074:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	2200      	movs	r2, #0
 800307c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	2200      	movs	r2, #0
 8003084:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003088:	2301      	movs	r3, #1
 800308a:	e007      	b.n	800309c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	699b      	ldr	r3, [r3, #24]
 8003092:	f003 0302 	and.w	r3, r3, #2
 8003096:	2b02      	cmp	r3, #2
 8003098:	d1c4      	bne.n	8003024 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800309a:	2300      	movs	r3, #0
}
 800309c:	4618      	mov	r0, r3
 800309e:	3710      	adds	r7, #16
 80030a0:	46bd      	mov	sp, r7
 80030a2:	bd80      	pop	{r7, pc}

080030a4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80030a4:	b580      	push	{r7, lr}
 80030a6:	b084      	sub	sp, #16
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	60f8      	str	r0, [r7, #12]
 80030ac:	60b9      	str	r1, [r7, #8]
 80030ae:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80030b0:	e02f      	b.n	8003112 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80030b2:	687a      	ldr	r2, [r7, #4]
 80030b4:	68b9      	ldr	r1, [r7, #8]
 80030b6:	68f8      	ldr	r0, [r7, #12]
 80030b8:	f000 f838 	bl	800312c <I2C_IsErrorOccurred>
 80030bc:	4603      	mov	r3, r0
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d001      	beq.n	80030c6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80030c2:	2301      	movs	r3, #1
 80030c4:	e02d      	b.n	8003122 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80030c6:	f7fe ff11 	bl	8001eec <HAL_GetTick>
 80030ca:	4602      	mov	r2, r0
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	1ad3      	subs	r3, r2, r3
 80030d0:	68ba      	ldr	r2, [r7, #8]
 80030d2:	429a      	cmp	r2, r3
 80030d4:	d302      	bcc.n	80030dc <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80030d6:	68bb      	ldr	r3, [r7, #8]
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d11a      	bne.n	8003112 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	699b      	ldr	r3, [r3, #24]
 80030e2:	f003 0320 	and.w	r3, r3, #32
 80030e6:	2b20      	cmp	r3, #32
 80030e8:	d013      	beq.n	8003112 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030ee:	f043 0220 	orr.w	r2, r3, #32
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	2220      	movs	r2, #32
 80030fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	2200      	movs	r2, #0
 8003102:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	2200      	movs	r2, #0
 800310a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800310e:	2301      	movs	r3, #1
 8003110:	e007      	b.n	8003122 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	699b      	ldr	r3, [r3, #24]
 8003118:	f003 0320 	and.w	r3, r3, #32
 800311c:	2b20      	cmp	r3, #32
 800311e:	d1c8      	bne.n	80030b2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003120:	2300      	movs	r3, #0
}
 8003122:	4618      	mov	r0, r3
 8003124:	3710      	adds	r7, #16
 8003126:	46bd      	mov	sp, r7
 8003128:	bd80      	pop	{r7, pc}
	...

0800312c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800312c:	b580      	push	{r7, lr}
 800312e:	b08a      	sub	sp, #40	@ 0x28
 8003130:	af00      	add	r7, sp, #0
 8003132:	60f8      	str	r0, [r7, #12]
 8003134:	60b9      	str	r1, [r7, #8]
 8003136:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003138:	2300      	movs	r3, #0
 800313a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	699b      	ldr	r3, [r3, #24]
 8003144:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003146:	2300      	movs	r3, #0
 8003148:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800314e:	69bb      	ldr	r3, [r7, #24]
 8003150:	f003 0310 	and.w	r3, r3, #16
 8003154:	2b00      	cmp	r3, #0
 8003156:	d068      	beq.n	800322a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	2210      	movs	r2, #16
 800315e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003160:	e049      	b.n	80031f6 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003162:	68bb      	ldr	r3, [r7, #8]
 8003164:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003168:	d045      	beq.n	80031f6 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800316a:	f7fe febf 	bl	8001eec <HAL_GetTick>
 800316e:	4602      	mov	r2, r0
 8003170:	69fb      	ldr	r3, [r7, #28]
 8003172:	1ad3      	subs	r3, r2, r3
 8003174:	68ba      	ldr	r2, [r7, #8]
 8003176:	429a      	cmp	r2, r3
 8003178:	d302      	bcc.n	8003180 <I2C_IsErrorOccurred+0x54>
 800317a:	68bb      	ldr	r3, [r7, #8]
 800317c:	2b00      	cmp	r3, #0
 800317e:	d13a      	bne.n	80031f6 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	685b      	ldr	r3, [r3, #4]
 8003186:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800318a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003192:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	699b      	ldr	r3, [r3, #24]
 800319a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800319e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80031a2:	d121      	bne.n	80031e8 <I2C_IsErrorOccurred+0xbc>
 80031a4:	697b      	ldr	r3, [r7, #20]
 80031a6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80031aa:	d01d      	beq.n	80031e8 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80031ac:	7cfb      	ldrb	r3, [r7, #19]
 80031ae:	2b20      	cmp	r3, #32
 80031b0:	d01a      	beq.n	80031e8 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	685a      	ldr	r2, [r3, #4]
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80031c0:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80031c2:	f7fe fe93 	bl	8001eec <HAL_GetTick>
 80031c6:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80031c8:	e00e      	b.n	80031e8 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80031ca:	f7fe fe8f 	bl	8001eec <HAL_GetTick>
 80031ce:	4602      	mov	r2, r0
 80031d0:	69fb      	ldr	r3, [r7, #28]
 80031d2:	1ad3      	subs	r3, r2, r3
 80031d4:	2b19      	cmp	r3, #25
 80031d6:	d907      	bls.n	80031e8 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80031d8:	6a3b      	ldr	r3, [r7, #32]
 80031da:	f043 0320 	orr.w	r3, r3, #32
 80031de:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80031e0:	2301      	movs	r3, #1
 80031e2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80031e6:	e006      	b.n	80031f6 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	699b      	ldr	r3, [r3, #24]
 80031ee:	f003 0320 	and.w	r3, r3, #32
 80031f2:	2b20      	cmp	r3, #32
 80031f4:	d1e9      	bne.n	80031ca <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	699b      	ldr	r3, [r3, #24]
 80031fc:	f003 0320 	and.w	r3, r3, #32
 8003200:	2b20      	cmp	r3, #32
 8003202:	d003      	beq.n	800320c <I2C_IsErrorOccurred+0xe0>
 8003204:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003208:	2b00      	cmp	r3, #0
 800320a:	d0aa      	beq.n	8003162 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800320c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003210:	2b00      	cmp	r3, #0
 8003212:	d103      	bne.n	800321c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	2220      	movs	r2, #32
 800321a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800321c:	6a3b      	ldr	r3, [r7, #32]
 800321e:	f043 0304 	orr.w	r3, r3, #4
 8003222:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003224:	2301      	movs	r3, #1
 8003226:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	699b      	ldr	r3, [r3, #24]
 8003230:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003232:	69bb      	ldr	r3, [r7, #24]
 8003234:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003238:	2b00      	cmp	r3, #0
 800323a:	d00b      	beq.n	8003254 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800323c:	6a3b      	ldr	r3, [r7, #32]
 800323e:	f043 0301 	orr.w	r3, r3, #1
 8003242:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800324c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800324e:	2301      	movs	r3, #1
 8003250:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003254:	69bb      	ldr	r3, [r7, #24]
 8003256:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800325a:	2b00      	cmp	r3, #0
 800325c:	d00b      	beq.n	8003276 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800325e:	6a3b      	ldr	r3, [r7, #32]
 8003260:	f043 0308 	orr.w	r3, r3, #8
 8003264:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800326e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003270:	2301      	movs	r3, #1
 8003272:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003276:	69bb      	ldr	r3, [r7, #24]
 8003278:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800327c:	2b00      	cmp	r3, #0
 800327e:	d00b      	beq.n	8003298 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003280:	6a3b      	ldr	r3, [r7, #32]
 8003282:	f043 0302 	orr.w	r3, r3, #2
 8003286:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003290:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003292:	2301      	movs	r3, #1
 8003294:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8003298:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800329c:	2b00      	cmp	r3, #0
 800329e:	d01c      	beq.n	80032da <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80032a0:	68f8      	ldr	r0, [r7, #12]
 80032a2:	f7ff fe3b 	bl	8002f1c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	6859      	ldr	r1, [r3, #4]
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	681a      	ldr	r2, [r3, #0]
 80032b0:	4b0d      	ldr	r3, [pc, #52]	@ (80032e8 <I2C_IsErrorOccurred+0x1bc>)
 80032b2:	400b      	ands	r3, r1
 80032b4:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80032ba:	6a3b      	ldr	r3, [r7, #32]
 80032bc:	431a      	orrs	r2, r3
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	2220      	movs	r2, #32
 80032c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	2200      	movs	r2, #0
 80032ce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	2200      	movs	r2, #0
 80032d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80032da:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80032de:	4618      	mov	r0, r3
 80032e0:	3728      	adds	r7, #40	@ 0x28
 80032e2:	46bd      	mov	sp, r7
 80032e4:	bd80      	pop	{r7, pc}
 80032e6:	bf00      	nop
 80032e8:	fe00e800 	.word	0xfe00e800

080032ec <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80032ec:	b480      	push	{r7}
 80032ee:	b087      	sub	sp, #28
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	60f8      	str	r0, [r7, #12]
 80032f4:	607b      	str	r3, [r7, #4]
 80032f6:	460b      	mov	r3, r1
 80032f8:	817b      	strh	r3, [r7, #10]
 80032fa:	4613      	mov	r3, r2
 80032fc:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80032fe:	897b      	ldrh	r3, [r7, #10]
 8003300:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003304:	7a7b      	ldrb	r3, [r7, #9]
 8003306:	041b      	lsls	r3, r3, #16
 8003308:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800330c:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003312:	6a3b      	ldr	r3, [r7, #32]
 8003314:	4313      	orrs	r3, r2
 8003316:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800331a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	685a      	ldr	r2, [r3, #4]
 8003322:	6a3b      	ldr	r3, [r7, #32]
 8003324:	0d5b      	lsrs	r3, r3, #21
 8003326:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800332a:	4b08      	ldr	r3, [pc, #32]	@ (800334c <I2C_TransferConfig+0x60>)
 800332c:	430b      	orrs	r3, r1
 800332e:	43db      	mvns	r3, r3
 8003330:	ea02 0103 	and.w	r1, r2, r3
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	697a      	ldr	r2, [r7, #20]
 800333a:	430a      	orrs	r2, r1
 800333c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800333e:	bf00      	nop
 8003340:	371c      	adds	r7, #28
 8003342:	46bd      	mov	sp, r7
 8003344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003348:	4770      	bx	lr
 800334a:	bf00      	nop
 800334c:	03ff63ff 	.word	0x03ff63ff

08003350 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003350:	b480      	push	{r7}
 8003352:	b083      	sub	sp, #12
 8003354:	af00      	add	r7, sp, #0
 8003356:	6078      	str	r0, [r7, #4]
 8003358:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003360:	b2db      	uxtb	r3, r3
 8003362:	2b20      	cmp	r3, #32
 8003364:	d138      	bne.n	80033d8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800336c:	2b01      	cmp	r3, #1
 800336e:	d101      	bne.n	8003374 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003370:	2302      	movs	r3, #2
 8003372:	e032      	b.n	80033da <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	2201      	movs	r2, #1
 8003378:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	2224      	movs	r2, #36	@ 0x24
 8003380:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	681a      	ldr	r2, [r3, #0]
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f022 0201 	bic.w	r2, r2, #1
 8003392:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	681a      	ldr	r2, [r3, #0]
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80033a2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	6819      	ldr	r1, [r3, #0]
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	683a      	ldr	r2, [r7, #0]
 80033b0:	430a      	orrs	r2, r1
 80033b2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	681a      	ldr	r2, [r3, #0]
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f042 0201 	orr.w	r2, r2, #1
 80033c2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	2220      	movs	r2, #32
 80033c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	2200      	movs	r2, #0
 80033d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80033d4:	2300      	movs	r3, #0
 80033d6:	e000      	b.n	80033da <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80033d8:	2302      	movs	r3, #2
  }
}
 80033da:	4618      	mov	r0, r3
 80033dc:	370c      	adds	r7, #12
 80033de:	46bd      	mov	sp, r7
 80033e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e4:	4770      	bx	lr

080033e6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80033e6:	b480      	push	{r7}
 80033e8:	b085      	sub	sp, #20
 80033ea:	af00      	add	r7, sp, #0
 80033ec:	6078      	str	r0, [r7, #4]
 80033ee:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80033f6:	b2db      	uxtb	r3, r3
 80033f8:	2b20      	cmp	r3, #32
 80033fa:	d139      	bne.n	8003470 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003402:	2b01      	cmp	r3, #1
 8003404:	d101      	bne.n	800340a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003406:	2302      	movs	r3, #2
 8003408:	e033      	b.n	8003472 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	2201      	movs	r2, #1
 800340e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	2224      	movs	r2, #36	@ 0x24
 8003416:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	681a      	ldr	r2, [r3, #0]
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f022 0201 	bic.w	r2, r2, #1
 8003428:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003438:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800343a:	683b      	ldr	r3, [r7, #0]
 800343c:	021b      	lsls	r3, r3, #8
 800343e:	68fa      	ldr	r2, [r7, #12]
 8003440:	4313      	orrs	r3, r2
 8003442:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	68fa      	ldr	r2, [r7, #12]
 800344a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	681a      	ldr	r2, [r3, #0]
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f042 0201 	orr.w	r2, r2, #1
 800345a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	2220      	movs	r2, #32
 8003460:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	2200      	movs	r2, #0
 8003468:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800346c:	2300      	movs	r3, #0
 800346e:	e000      	b.n	8003472 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003470:	2302      	movs	r3, #2
  }
}
 8003472:	4618      	mov	r0, r3
 8003474:	3714      	adds	r7, #20
 8003476:	46bd      	mov	sp, r7
 8003478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800347c:	4770      	bx	lr

0800347e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800347e:	b580      	push	{r7, lr}
 8003480:	b084      	sub	sp, #16
 8003482:	af00      	add	r7, sp, #0
 8003484:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	2b00      	cmp	r3, #0
 800348a:	d101      	bne.n	8003490 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800348c:	2301      	movs	r3, #1
 800348e:	e0c0      	b.n	8003612 <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 8003496:	b2db      	uxtb	r3, r3
 8003498:	2b00      	cmp	r3, #0
 800349a:	d106      	bne.n	80034aa <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	2200      	movs	r2, #0
 80034a0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80034a4:	6878      	ldr	r0, [r7, #4]
 80034a6:	f00a fa6d 	bl	800d984 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	2203      	movs	r2, #3
 80034ae:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	4618      	mov	r0, r3
 80034b8:	f003 fef1 	bl	800729e <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80034bc:	2300      	movs	r3, #0
 80034be:	73fb      	strb	r3, [r7, #15]
 80034c0:	e03e      	b.n	8003540 <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80034c2:	7bfa      	ldrb	r2, [r7, #15]
 80034c4:	6879      	ldr	r1, [r7, #4]
 80034c6:	4613      	mov	r3, r2
 80034c8:	009b      	lsls	r3, r3, #2
 80034ca:	4413      	add	r3, r2
 80034cc:	00db      	lsls	r3, r3, #3
 80034ce:	440b      	add	r3, r1
 80034d0:	3311      	adds	r3, #17
 80034d2:	2201      	movs	r2, #1
 80034d4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80034d6:	7bfa      	ldrb	r2, [r7, #15]
 80034d8:	6879      	ldr	r1, [r7, #4]
 80034da:	4613      	mov	r3, r2
 80034dc:	009b      	lsls	r3, r3, #2
 80034de:	4413      	add	r3, r2
 80034e0:	00db      	lsls	r3, r3, #3
 80034e2:	440b      	add	r3, r1
 80034e4:	3310      	adds	r3, #16
 80034e6:	7bfa      	ldrb	r2, [r7, #15]
 80034e8:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80034ea:	7bfa      	ldrb	r2, [r7, #15]
 80034ec:	6879      	ldr	r1, [r7, #4]
 80034ee:	4613      	mov	r3, r2
 80034f0:	009b      	lsls	r3, r3, #2
 80034f2:	4413      	add	r3, r2
 80034f4:	00db      	lsls	r3, r3, #3
 80034f6:	440b      	add	r3, r1
 80034f8:	3313      	adds	r3, #19
 80034fa:	2200      	movs	r2, #0
 80034fc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80034fe:	7bfa      	ldrb	r2, [r7, #15]
 8003500:	6879      	ldr	r1, [r7, #4]
 8003502:	4613      	mov	r3, r2
 8003504:	009b      	lsls	r3, r3, #2
 8003506:	4413      	add	r3, r2
 8003508:	00db      	lsls	r3, r3, #3
 800350a:	440b      	add	r3, r1
 800350c:	3320      	adds	r3, #32
 800350e:	2200      	movs	r2, #0
 8003510:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003512:	7bfa      	ldrb	r2, [r7, #15]
 8003514:	6879      	ldr	r1, [r7, #4]
 8003516:	4613      	mov	r3, r2
 8003518:	009b      	lsls	r3, r3, #2
 800351a:	4413      	add	r3, r2
 800351c:	00db      	lsls	r3, r3, #3
 800351e:	440b      	add	r3, r1
 8003520:	3324      	adds	r3, #36	@ 0x24
 8003522:	2200      	movs	r2, #0
 8003524:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003526:	7bfb      	ldrb	r3, [r7, #15]
 8003528:	6879      	ldr	r1, [r7, #4]
 800352a:	1c5a      	adds	r2, r3, #1
 800352c:	4613      	mov	r3, r2
 800352e:	009b      	lsls	r3, r3, #2
 8003530:	4413      	add	r3, r2
 8003532:	00db      	lsls	r3, r3, #3
 8003534:	440b      	add	r3, r1
 8003536:	2200      	movs	r2, #0
 8003538:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800353a:	7bfb      	ldrb	r3, [r7, #15]
 800353c:	3301      	adds	r3, #1
 800353e:	73fb      	strb	r3, [r7, #15]
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	791b      	ldrb	r3, [r3, #4]
 8003544:	7bfa      	ldrb	r2, [r7, #15]
 8003546:	429a      	cmp	r2, r3
 8003548:	d3bb      	bcc.n	80034c2 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800354a:	2300      	movs	r3, #0
 800354c:	73fb      	strb	r3, [r7, #15]
 800354e:	e044      	b.n	80035da <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003550:	7bfa      	ldrb	r2, [r7, #15]
 8003552:	6879      	ldr	r1, [r7, #4]
 8003554:	4613      	mov	r3, r2
 8003556:	009b      	lsls	r3, r3, #2
 8003558:	4413      	add	r3, r2
 800355a:	00db      	lsls	r3, r3, #3
 800355c:	440b      	add	r3, r1
 800355e:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8003562:	2200      	movs	r2, #0
 8003564:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003566:	7bfa      	ldrb	r2, [r7, #15]
 8003568:	6879      	ldr	r1, [r7, #4]
 800356a:	4613      	mov	r3, r2
 800356c:	009b      	lsls	r3, r3, #2
 800356e:	4413      	add	r3, r2
 8003570:	00db      	lsls	r3, r3, #3
 8003572:	440b      	add	r3, r1
 8003574:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003578:	7bfa      	ldrb	r2, [r7, #15]
 800357a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800357c:	7bfa      	ldrb	r2, [r7, #15]
 800357e:	6879      	ldr	r1, [r7, #4]
 8003580:	4613      	mov	r3, r2
 8003582:	009b      	lsls	r3, r3, #2
 8003584:	4413      	add	r3, r2
 8003586:	00db      	lsls	r3, r3, #3
 8003588:	440b      	add	r3, r1
 800358a:	f203 1353 	addw	r3, r3, #339	@ 0x153
 800358e:	2200      	movs	r2, #0
 8003590:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003592:	7bfa      	ldrb	r2, [r7, #15]
 8003594:	6879      	ldr	r1, [r7, #4]
 8003596:	4613      	mov	r3, r2
 8003598:	009b      	lsls	r3, r3, #2
 800359a:	4413      	add	r3, r2
 800359c:	00db      	lsls	r3, r3, #3
 800359e:	440b      	add	r3, r1
 80035a0:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 80035a4:	2200      	movs	r2, #0
 80035a6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80035a8:	7bfa      	ldrb	r2, [r7, #15]
 80035aa:	6879      	ldr	r1, [r7, #4]
 80035ac:	4613      	mov	r3, r2
 80035ae:	009b      	lsls	r3, r3, #2
 80035b0:	4413      	add	r3, r2
 80035b2:	00db      	lsls	r3, r3, #3
 80035b4:	440b      	add	r3, r1
 80035b6:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80035ba:	2200      	movs	r2, #0
 80035bc:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80035be:	7bfa      	ldrb	r2, [r7, #15]
 80035c0:	6879      	ldr	r1, [r7, #4]
 80035c2:	4613      	mov	r3, r2
 80035c4:	009b      	lsls	r3, r3, #2
 80035c6:	4413      	add	r3, r2
 80035c8:	00db      	lsls	r3, r3, #3
 80035ca:	440b      	add	r3, r1
 80035cc:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 80035d0:	2200      	movs	r2, #0
 80035d2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80035d4:	7bfb      	ldrb	r3, [r7, #15]
 80035d6:	3301      	adds	r3, #1
 80035d8:	73fb      	strb	r3, [r7, #15]
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	791b      	ldrb	r3, [r3, #4]
 80035de:	7bfa      	ldrb	r2, [r7, #15]
 80035e0:	429a      	cmp	r2, r3
 80035e2:	d3b5      	bcc.n	8003550 <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	6818      	ldr	r0, [r3, #0]
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	3304      	adds	r3, #4
 80035ec:	e893 0006 	ldmia.w	r3, {r1, r2}
 80035f0:	f003 fe70 	bl	80072d4 <USB_DevInit>

  hpcd->USB_Address = 0U;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	2200      	movs	r2, #0
 80035f8:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	2201      	movs	r2, #1
 80035fe:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	7a9b      	ldrb	r3, [r3, #10]
 8003606:	2b01      	cmp	r3, #1
 8003608:	d102      	bne.n	8003610 <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800360a:	6878      	ldr	r0, [r7, #4]
 800360c:	f001 fc0e 	bl	8004e2c <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8003610:	2300      	movs	r3, #0
}
 8003612:	4618      	mov	r0, r3
 8003614:	3710      	adds	r7, #16
 8003616:	46bd      	mov	sp, r7
 8003618:	bd80      	pop	{r7, pc}

0800361a <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800361a:	b580      	push	{r7, lr}
 800361c:	b082      	sub	sp, #8
 800361e:	af00      	add	r7, sp, #0
 8003620:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8003628:	2b01      	cmp	r3, #1
 800362a:	d101      	bne.n	8003630 <HAL_PCD_Start+0x16>
 800362c:	2302      	movs	r3, #2
 800362e:	e012      	b.n	8003656 <HAL_PCD_Start+0x3c>
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	2201      	movs	r2, #1
 8003634:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	4618      	mov	r0, r3
 800363e:	f003 fe17 	bl	8007270 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	4618      	mov	r0, r3
 8003648:	f005 fbf4 	bl	8008e34 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	2200      	movs	r2, #0
 8003650:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8003654:	2300      	movs	r3, #0
}
 8003656:	4618      	mov	r0, r3
 8003658:	3708      	adds	r7, #8
 800365a:	46bd      	mov	sp, r7
 800365c:	bd80      	pop	{r7, pc}

0800365e <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800365e:	b580      	push	{r7, lr}
 8003660:	b084      	sub	sp, #16
 8003662:	af00      	add	r7, sp, #0
 8003664:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	4618      	mov	r0, r3
 800366c:	f005 fbf9 	bl	8008e62 <USB_ReadInterrupts>
 8003670:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003678:	2b00      	cmp	r3, #0
 800367a:	d003      	beq.n	8003684 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 800367c:	6878      	ldr	r0, [r7, #4]
 800367e:	f000 fb06 	bl	8003c8e <PCD_EP_ISR_Handler>

    return;
 8003682:	e110      	b.n	80038a6 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800368a:	2b00      	cmp	r3, #0
 800368c:	d013      	beq.n	80036b6 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003696:	b29a      	uxth	r2, r3
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80036a0:	b292      	uxth	r2, r2
 80036a2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 80036a6:	6878      	ldr	r0, [r7, #4]
 80036a8:	f00a f9fd 	bl	800daa6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 80036ac:	2100      	movs	r1, #0
 80036ae:	6878      	ldr	r0, [r7, #4]
 80036b0:	f000 f8fc 	bl	80038ac <HAL_PCD_SetAddress>

    return;
 80036b4:	e0f7      	b.n	80038a6 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d00c      	beq.n	80036da <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80036c8:	b29a      	uxth	r2, r3
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80036d2:	b292      	uxth	r2, r2
 80036d4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80036d8:	e0e5      	b.n	80038a6 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d00c      	beq.n	80036fe <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80036ec:	b29a      	uxth	r2, r3
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80036f6:	b292      	uxth	r2, r2
 80036f8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80036fc:	e0d3      	b.n	80038a6 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003704:	2b00      	cmp	r3, #0
 8003706:	d034      	beq.n	8003772 <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8003710:	b29a      	uxth	r2, r3
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f022 0204 	bic.w	r2, r2, #4
 800371a:	b292      	uxth	r2, r2
 800371c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8003728:	b29a      	uxth	r2, r3
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f022 0208 	bic.w	r2, r2, #8
 8003732:	b292      	uxth	r2, r2
 8003734:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 800373e:	2b01      	cmp	r3, #1
 8003740:	d107      	bne.n	8003752 <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	2200      	movs	r2, #0
 8003746:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800374a:	2100      	movs	r1, #0
 800374c:	6878      	ldr	r0, [r7, #4]
 800374e:	f00a fb9d 	bl	800de8c <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8003752:	6878      	ldr	r0, [r7, #4]
 8003754:	f00a f9e0 	bl	800db18 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003760:	b29a      	uxth	r2, r3
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800376a:	b292      	uxth	r2, r2
 800376c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8003770:	e099      	b.n	80038a6 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003778:	2b00      	cmp	r3, #0
 800377a:	d027      	beq.n	80037cc <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8003784:	b29a      	uxth	r2, r3
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f042 0208 	orr.w	r2, r2, #8
 800378e:	b292      	uxth	r2, r2
 8003790:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800379c:	b29a      	uxth	r2, r3
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80037a6:	b292      	uxth	r2, r2
 80037a8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80037b4:	b29a      	uxth	r2, r3
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f042 0204 	orr.w	r2, r2, #4
 80037be:	b292      	uxth	r2, r2
 80037c0:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 80037c4:	6878      	ldr	r0, [r7, #4]
 80037c6:	f00a f98d 	bl	800dae4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 80037ca:	e06c      	b.n	80038a6 <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d040      	beq.n	8003858 <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80037de:	b29a      	uxth	r2, r3
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80037e8:	b292      	uxth	r2, r2
 80037ea:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d12b      	bne.n	8003850 <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8003800:	b29a      	uxth	r2, r3
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f042 0204 	orr.w	r2, r2, #4
 800380a:	b292      	uxth	r2, r2
 800380c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8003818:	b29a      	uxth	r2, r3
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f042 0208 	orr.w	r2, r2, #8
 8003822:	b292      	uxth	r2, r2
 8003824:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	2201      	movs	r2, #1
 800382c:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8003838:	b29b      	uxth	r3, r3
 800383a:	089b      	lsrs	r3, r3, #2
 800383c:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8003846:	2101      	movs	r1, #1
 8003848:	6878      	ldr	r0, [r7, #4]
 800384a:	f00a fb1f 	bl	800de8c <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 800384e:	e02a      	b.n	80038a6 <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 8003850:	6878      	ldr	r0, [r7, #4]
 8003852:	f00a f947 	bl	800dae4 <HAL_PCD_SuspendCallback>
    return;
 8003856:	e026      	b.n	80038a6 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800385e:	2b00      	cmp	r3, #0
 8003860:	d00f      	beq.n	8003882 <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800386a:	b29a      	uxth	r2, r3
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003874:	b292      	uxth	r2, r2
 8003876:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 800387a:	6878      	ldr	r0, [r7, #4]
 800387c:	f00a f905 	bl	800da8a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8003880:	e011      	b.n	80038a6 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003888:	2b00      	cmp	r3, #0
 800388a:	d00c      	beq.n	80038a6 <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003894:	b29a      	uxth	r2, r3
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800389e:	b292      	uxth	r2, r2
 80038a0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80038a4:	bf00      	nop
  }
}
 80038a6:	3710      	adds	r7, #16
 80038a8:	46bd      	mov	sp, r7
 80038aa:	bd80      	pop	{r7, pc}

080038ac <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b082      	sub	sp, #8
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	6078      	str	r0, [r7, #4]
 80038b4:	460b      	mov	r3, r1
 80038b6:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80038be:	2b01      	cmp	r3, #1
 80038c0:	d101      	bne.n	80038c6 <HAL_PCD_SetAddress+0x1a>
 80038c2:	2302      	movs	r3, #2
 80038c4:	e012      	b.n	80038ec <HAL_PCD_SetAddress+0x40>
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	2201      	movs	r2, #1
 80038ca:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	78fa      	ldrb	r2, [r7, #3]
 80038d2:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	78fa      	ldrb	r2, [r7, #3]
 80038da:	4611      	mov	r1, r2
 80038dc:	4618      	mov	r0, r3
 80038de:	f005 fa95 	bl	8008e0c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	2200      	movs	r2, #0
 80038e6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80038ea:	2300      	movs	r3, #0
}
 80038ec:	4618      	mov	r0, r3
 80038ee:	3708      	adds	r7, #8
 80038f0:	46bd      	mov	sp, r7
 80038f2:	bd80      	pop	{r7, pc}

080038f4 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80038f4:	b580      	push	{r7, lr}
 80038f6:	b084      	sub	sp, #16
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	6078      	str	r0, [r7, #4]
 80038fc:	4608      	mov	r0, r1
 80038fe:	4611      	mov	r1, r2
 8003900:	461a      	mov	r2, r3
 8003902:	4603      	mov	r3, r0
 8003904:	70fb      	strb	r3, [r7, #3]
 8003906:	460b      	mov	r3, r1
 8003908:	803b      	strh	r3, [r7, #0]
 800390a:	4613      	mov	r3, r2
 800390c:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 800390e:	2300      	movs	r3, #0
 8003910:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003912:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003916:	2b00      	cmp	r3, #0
 8003918:	da0e      	bge.n	8003938 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800391a:	78fb      	ldrb	r3, [r7, #3]
 800391c:	f003 0207 	and.w	r2, r3, #7
 8003920:	4613      	mov	r3, r2
 8003922:	009b      	lsls	r3, r3, #2
 8003924:	4413      	add	r3, r2
 8003926:	00db      	lsls	r3, r3, #3
 8003928:	3310      	adds	r3, #16
 800392a:	687a      	ldr	r2, [r7, #4]
 800392c:	4413      	add	r3, r2
 800392e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	2201      	movs	r2, #1
 8003934:	705a      	strb	r2, [r3, #1]
 8003936:	e00e      	b.n	8003956 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003938:	78fb      	ldrb	r3, [r7, #3]
 800393a:	f003 0207 	and.w	r2, r3, #7
 800393e:	4613      	mov	r3, r2
 8003940:	009b      	lsls	r3, r3, #2
 8003942:	4413      	add	r3, r2
 8003944:	00db      	lsls	r3, r3, #3
 8003946:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800394a:	687a      	ldr	r2, [r7, #4]
 800394c:	4413      	add	r3, r2
 800394e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	2200      	movs	r2, #0
 8003954:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8003956:	78fb      	ldrb	r3, [r7, #3]
 8003958:	f003 0307 	and.w	r3, r3, #7
 800395c:	b2da      	uxtb	r2, r3
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8003962:	883b      	ldrh	r3, [r7, #0]
 8003964:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	78ba      	ldrb	r2, [r7, #2]
 8003970:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8003972:	78bb      	ldrb	r3, [r7, #2]
 8003974:	2b02      	cmp	r3, #2
 8003976:	d102      	bne.n	800397e <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	2200      	movs	r2, #0
 800397c:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8003984:	2b01      	cmp	r3, #1
 8003986:	d101      	bne.n	800398c <HAL_PCD_EP_Open+0x98>
 8003988:	2302      	movs	r3, #2
 800398a:	e00e      	b.n	80039aa <HAL_PCD_EP_Open+0xb6>
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	2201      	movs	r2, #1
 8003990:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	68f9      	ldr	r1, [r7, #12]
 800399a:	4618      	mov	r0, r3
 800399c:	f003 fcb8 	bl	8007310 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	2200      	movs	r2, #0
 80039a4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 80039a8:	7afb      	ldrb	r3, [r7, #11]
}
 80039aa:	4618      	mov	r0, r3
 80039ac:	3710      	adds	r7, #16
 80039ae:	46bd      	mov	sp, r7
 80039b0:	bd80      	pop	{r7, pc}

080039b2 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80039b2:	b580      	push	{r7, lr}
 80039b4:	b084      	sub	sp, #16
 80039b6:	af00      	add	r7, sp, #0
 80039b8:	6078      	str	r0, [r7, #4]
 80039ba:	460b      	mov	r3, r1
 80039bc:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80039be:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	da0e      	bge.n	80039e4 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80039c6:	78fb      	ldrb	r3, [r7, #3]
 80039c8:	f003 0207 	and.w	r2, r3, #7
 80039cc:	4613      	mov	r3, r2
 80039ce:	009b      	lsls	r3, r3, #2
 80039d0:	4413      	add	r3, r2
 80039d2:	00db      	lsls	r3, r3, #3
 80039d4:	3310      	adds	r3, #16
 80039d6:	687a      	ldr	r2, [r7, #4]
 80039d8:	4413      	add	r3, r2
 80039da:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	2201      	movs	r2, #1
 80039e0:	705a      	strb	r2, [r3, #1]
 80039e2:	e00e      	b.n	8003a02 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80039e4:	78fb      	ldrb	r3, [r7, #3]
 80039e6:	f003 0207 	and.w	r2, r3, #7
 80039ea:	4613      	mov	r3, r2
 80039ec:	009b      	lsls	r3, r3, #2
 80039ee:	4413      	add	r3, r2
 80039f0:	00db      	lsls	r3, r3, #3
 80039f2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80039f6:	687a      	ldr	r2, [r7, #4]
 80039f8:	4413      	add	r3, r2
 80039fa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	2200      	movs	r2, #0
 8003a00:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8003a02:	78fb      	ldrb	r3, [r7, #3]
 8003a04:	f003 0307 	and.w	r3, r3, #7
 8003a08:	b2da      	uxtb	r2, r3
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8003a14:	2b01      	cmp	r3, #1
 8003a16:	d101      	bne.n	8003a1c <HAL_PCD_EP_Close+0x6a>
 8003a18:	2302      	movs	r3, #2
 8003a1a:	e00e      	b.n	8003a3a <HAL_PCD_EP_Close+0x88>
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	2201      	movs	r2, #1
 8003a20:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	68f9      	ldr	r1, [r7, #12]
 8003a2a:	4618      	mov	r0, r3
 8003a2c:	f004 f958 	bl	8007ce0 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	2200      	movs	r2, #0
 8003a34:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 8003a38:	2300      	movs	r3, #0
}
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	3710      	adds	r7, #16
 8003a3e:	46bd      	mov	sp, r7
 8003a40:	bd80      	pop	{r7, pc}

08003a42 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003a42:	b580      	push	{r7, lr}
 8003a44:	b086      	sub	sp, #24
 8003a46:	af00      	add	r7, sp, #0
 8003a48:	60f8      	str	r0, [r7, #12]
 8003a4a:	607a      	str	r2, [r7, #4]
 8003a4c:	603b      	str	r3, [r7, #0]
 8003a4e:	460b      	mov	r3, r1
 8003a50:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003a52:	7afb      	ldrb	r3, [r7, #11]
 8003a54:	f003 0207 	and.w	r2, r3, #7
 8003a58:	4613      	mov	r3, r2
 8003a5a:	009b      	lsls	r3, r3, #2
 8003a5c:	4413      	add	r3, r2
 8003a5e:	00db      	lsls	r3, r3, #3
 8003a60:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003a64:	68fa      	ldr	r2, [r7, #12]
 8003a66:	4413      	add	r3, r2
 8003a68:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003a6a:	697b      	ldr	r3, [r7, #20]
 8003a6c:	687a      	ldr	r2, [r7, #4]
 8003a6e:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8003a70:	697b      	ldr	r3, [r7, #20]
 8003a72:	683a      	ldr	r2, [r7, #0]
 8003a74:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8003a76:	697b      	ldr	r3, [r7, #20]
 8003a78:	2200      	movs	r2, #0
 8003a7a:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8003a7c:	697b      	ldr	r3, [r7, #20]
 8003a7e:	2200      	movs	r2, #0
 8003a80:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003a82:	7afb      	ldrb	r3, [r7, #11]
 8003a84:	f003 0307 	and.w	r3, r3, #7
 8003a88:	b2da      	uxtb	r2, r3
 8003a8a:	697b      	ldr	r3, [r7, #20]
 8003a8c:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	6979      	ldr	r1, [r7, #20]
 8003a94:	4618      	mov	r0, r3
 8003a96:	f004 fb10 	bl	80080ba <USB_EPStartXfer>

  return HAL_OK;
 8003a9a:	2300      	movs	r3, #0
}
 8003a9c:	4618      	mov	r0, r3
 8003a9e:	3718      	adds	r7, #24
 8003aa0:	46bd      	mov	sp, r7
 8003aa2:	bd80      	pop	{r7, pc}

08003aa4 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8003aa4:	b480      	push	{r7}
 8003aa6:	b083      	sub	sp, #12
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]
 8003aac:	460b      	mov	r3, r1
 8003aae:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8003ab0:	78fb      	ldrb	r3, [r7, #3]
 8003ab2:	f003 0207 	and.w	r2, r3, #7
 8003ab6:	6879      	ldr	r1, [r7, #4]
 8003ab8:	4613      	mov	r3, r2
 8003aba:	009b      	lsls	r3, r3, #2
 8003abc:	4413      	add	r3, r2
 8003abe:	00db      	lsls	r3, r3, #3
 8003ac0:	440b      	add	r3, r1
 8003ac2:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 8003ac6:	681b      	ldr	r3, [r3, #0]
}
 8003ac8:	4618      	mov	r0, r3
 8003aca:	370c      	adds	r7, #12
 8003acc:	46bd      	mov	sp, r7
 8003ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad2:	4770      	bx	lr

08003ad4 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003ad4:	b580      	push	{r7, lr}
 8003ad6:	b086      	sub	sp, #24
 8003ad8:	af00      	add	r7, sp, #0
 8003ada:	60f8      	str	r0, [r7, #12]
 8003adc:	607a      	str	r2, [r7, #4]
 8003ade:	603b      	str	r3, [r7, #0]
 8003ae0:	460b      	mov	r3, r1
 8003ae2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003ae4:	7afb      	ldrb	r3, [r7, #11]
 8003ae6:	f003 0207 	and.w	r2, r3, #7
 8003aea:	4613      	mov	r3, r2
 8003aec:	009b      	lsls	r3, r3, #2
 8003aee:	4413      	add	r3, r2
 8003af0:	00db      	lsls	r3, r3, #3
 8003af2:	3310      	adds	r3, #16
 8003af4:	68fa      	ldr	r2, [r7, #12]
 8003af6:	4413      	add	r3, r2
 8003af8:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003afa:	697b      	ldr	r3, [r7, #20]
 8003afc:	687a      	ldr	r2, [r7, #4]
 8003afe:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8003b00:	697b      	ldr	r3, [r7, #20]
 8003b02:	683a      	ldr	r2, [r7, #0]
 8003b04:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 8003b06:	697b      	ldr	r3, [r7, #20]
 8003b08:	2201      	movs	r2, #1
 8003b0a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 8003b0e:	697b      	ldr	r3, [r7, #20]
 8003b10:	683a      	ldr	r2, [r7, #0]
 8003b12:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 8003b14:	697b      	ldr	r3, [r7, #20]
 8003b16:	2200      	movs	r2, #0
 8003b18:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8003b1a:	697b      	ldr	r3, [r7, #20]
 8003b1c:	2201      	movs	r2, #1
 8003b1e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003b20:	7afb      	ldrb	r3, [r7, #11]
 8003b22:	f003 0307 	and.w	r3, r3, #7
 8003b26:	b2da      	uxtb	r2, r3
 8003b28:	697b      	ldr	r3, [r7, #20]
 8003b2a:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	6979      	ldr	r1, [r7, #20]
 8003b32:	4618      	mov	r0, r3
 8003b34:	f004 fac1 	bl	80080ba <USB_EPStartXfer>

  return HAL_OK;
 8003b38:	2300      	movs	r3, #0
}
 8003b3a:	4618      	mov	r0, r3
 8003b3c:	3718      	adds	r7, #24
 8003b3e:	46bd      	mov	sp, r7
 8003b40:	bd80      	pop	{r7, pc}

08003b42 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003b42:	b580      	push	{r7, lr}
 8003b44:	b084      	sub	sp, #16
 8003b46:	af00      	add	r7, sp, #0
 8003b48:	6078      	str	r0, [r7, #4]
 8003b4a:	460b      	mov	r3, r1
 8003b4c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8003b4e:	78fb      	ldrb	r3, [r7, #3]
 8003b50:	f003 0307 	and.w	r3, r3, #7
 8003b54:	687a      	ldr	r2, [r7, #4]
 8003b56:	7912      	ldrb	r2, [r2, #4]
 8003b58:	4293      	cmp	r3, r2
 8003b5a:	d901      	bls.n	8003b60 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8003b5c:	2301      	movs	r3, #1
 8003b5e:	e03e      	b.n	8003bde <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003b60:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	da0e      	bge.n	8003b86 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003b68:	78fb      	ldrb	r3, [r7, #3]
 8003b6a:	f003 0207 	and.w	r2, r3, #7
 8003b6e:	4613      	mov	r3, r2
 8003b70:	009b      	lsls	r3, r3, #2
 8003b72:	4413      	add	r3, r2
 8003b74:	00db      	lsls	r3, r3, #3
 8003b76:	3310      	adds	r3, #16
 8003b78:	687a      	ldr	r2, [r7, #4]
 8003b7a:	4413      	add	r3, r2
 8003b7c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	2201      	movs	r2, #1
 8003b82:	705a      	strb	r2, [r3, #1]
 8003b84:	e00c      	b.n	8003ba0 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003b86:	78fa      	ldrb	r2, [r7, #3]
 8003b88:	4613      	mov	r3, r2
 8003b8a:	009b      	lsls	r3, r3, #2
 8003b8c:	4413      	add	r3, r2
 8003b8e:	00db      	lsls	r3, r3, #3
 8003b90:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003b94:	687a      	ldr	r2, [r7, #4]
 8003b96:	4413      	add	r3, r2
 8003b98:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	2200      	movs	r2, #0
 8003b9e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	2201      	movs	r2, #1
 8003ba4:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003ba6:	78fb      	ldrb	r3, [r7, #3]
 8003ba8:	f003 0307 	and.w	r3, r3, #7
 8003bac:	b2da      	uxtb	r2, r3
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8003bb8:	2b01      	cmp	r3, #1
 8003bba:	d101      	bne.n	8003bc0 <HAL_PCD_EP_SetStall+0x7e>
 8003bbc:	2302      	movs	r3, #2
 8003bbe:	e00e      	b.n	8003bde <HAL_PCD_EP_SetStall+0x9c>
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	2201      	movs	r2, #1
 8003bc4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	68f9      	ldr	r1, [r7, #12]
 8003bce:	4618      	mov	r0, r3
 8003bd0:	f005 f822 	bl	8008c18 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	2200      	movs	r2, #0
 8003bd8:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8003bdc:	2300      	movs	r3, #0
}
 8003bde:	4618      	mov	r0, r3
 8003be0:	3710      	adds	r7, #16
 8003be2:	46bd      	mov	sp, r7
 8003be4:	bd80      	pop	{r7, pc}

08003be6 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003be6:	b580      	push	{r7, lr}
 8003be8:	b084      	sub	sp, #16
 8003bea:	af00      	add	r7, sp, #0
 8003bec:	6078      	str	r0, [r7, #4]
 8003bee:	460b      	mov	r3, r1
 8003bf0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003bf2:	78fb      	ldrb	r3, [r7, #3]
 8003bf4:	f003 030f 	and.w	r3, r3, #15
 8003bf8:	687a      	ldr	r2, [r7, #4]
 8003bfa:	7912      	ldrb	r2, [r2, #4]
 8003bfc:	4293      	cmp	r3, r2
 8003bfe:	d901      	bls.n	8003c04 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8003c00:	2301      	movs	r3, #1
 8003c02:	e040      	b.n	8003c86 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003c04:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	da0e      	bge.n	8003c2a <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003c0c:	78fb      	ldrb	r3, [r7, #3]
 8003c0e:	f003 0207 	and.w	r2, r3, #7
 8003c12:	4613      	mov	r3, r2
 8003c14:	009b      	lsls	r3, r3, #2
 8003c16:	4413      	add	r3, r2
 8003c18:	00db      	lsls	r3, r3, #3
 8003c1a:	3310      	adds	r3, #16
 8003c1c:	687a      	ldr	r2, [r7, #4]
 8003c1e:	4413      	add	r3, r2
 8003c20:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	2201      	movs	r2, #1
 8003c26:	705a      	strb	r2, [r3, #1]
 8003c28:	e00e      	b.n	8003c48 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003c2a:	78fb      	ldrb	r3, [r7, #3]
 8003c2c:	f003 0207 	and.w	r2, r3, #7
 8003c30:	4613      	mov	r3, r2
 8003c32:	009b      	lsls	r3, r3, #2
 8003c34:	4413      	add	r3, r2
 8003c36:	00db      	lsls	r3, r3, #3
 8003c38:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003c3c:	687a      	ldr	r2, [r7, #4]
 8003c3e:	4413      	add	r3, r2
 8003c40:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	2200      	movs	r2, #0
 8003c46:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	2200      	movs	r2, #0
 8003c4c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003c4e:	78fb      	ldrb	r3, [r7, #3]
 8003c50:	f003 0307 	and.w	r3, r3, #7
 8003c54:	b2da      	uxtb	r2, r3
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8003c60:	2b01      	cmp	r3, #1
 8003c62:	d101      	bne.n	8003c68 <HAL_PCD_EP_ClrStall+0x82>
 8003c64:	2302      	movs	r3, #2
 8003c66:	e00e      	b.n	8003c86 <HAL_PCD_EP_ClrStall+0xa0>
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	2201      	movs	r2, #1
 8003c6c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	68f9      	ldr	r1, [r7, #12]
 8003c76:	4618      	mov	r0, r3
 8003c78:	f005 f81f 	bl	8008cba <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	2200      	movs	r2, #0
 8003c80:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8003c84:	2300      	movs	r3, #0
}
 8003c86:	4618      	mov	r0, r3
 8003c88:	3710      	adds	r7, #16
 8003c8a:	46bd      	mov	sp, r7
 8003c8c:	bd80      	pop	{r7, pc}

08003c8e <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8003c8e:	b580      	push	{r7, lr}
 8003c90:	b092      	sub	sp, #72	@ 0x48
 8003c92:	af00      	add	r7, sp, #0
 8003c94:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8003c96:	e333      	b.n	8004300 <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003ca0:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8003ca2:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8003ca4:	b2db      	uxtb	r3, r3
 8003ca6:	f003 030f 	and.w	r3, r3, #15
 8003caa:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 8003cae:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	f040 8108 	bne.w	8003ec8 <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8003cb8:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8003cba:	f003 0310 	and.w	r3, r3, #16
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d14c      	bne.n	8003d5c <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	881b      	ldrh	r3, [r3, #0]
 8003cc8:	b29b      	uxth	r3, r3
 8003cca:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8003cce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003cd2:	813b      	strh	r3, [r7, #8]
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681a      	ldr	r2, [r3, #0]
 8003cd8:	893b      	ldrh	r3, [r7, #8]
 8003cda:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003cde:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003ce2:	b29b      	uxth	r3, r3
 8003ce4:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	3310      	adds	r3, #16
 8003cea:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003cf4:	b29b      	uxth	r3, r3
 8003cf6:	461a      	mov	r2, r3
 8003cf8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003cfa:	781b      	ldrb	r3, [r3, #0]
 8003cfc:	00db      	lsls	r3, r3, #3
 8003cfe:	4413      	add	r3, r2
 8003d00:	687a      	ldr	r2, [r7, #4]
 8003d02:	6812      	ldr	r2, [r2, #0]
 8003d04:	4413      	add	r3, r2
 8003d06:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003d0a:	881b      	ldrh	r3, [r3, #0]
 8003d0c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003d10:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003d12:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8003d14:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003d16:	695a      	ldr	r2, [r3, #20]
 8003d18:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003d1a:	69db      	ldr	r3, [r3, #28]
 8003d1c:	441a      	add	r2, r3
 8003d1e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003d20:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8003d22:	2100      	movs	r1, #0
 8003d24:	6878      	ldr	r0, [r7, #4]
 8003d26:	f009 fe96 	bl	800da56 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	7b1b      	ldrb	r3, [r3, #12]
 8003d2e:	b2db      	uxtb	r3, r3
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	f000 82e5 	beq.w	8004300 <PCD_EP_ISR_Handler+0x672>
 8003d36:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003d38:	699b      	ldr	r3, [r3, #24]
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	f040 82e0 	bne.w	8004300 <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	7b1b      	ldrb	r3, [r3, #12]
 8003d44:	b2db      	uxtb	r3, r3
 8003d46:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003d4a:	b2da      	uxtb	r2, r3
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	2200      	movs	r2, #0
 8003d58:	731a      	strb	r2, [r3, #12]
 8003d5a:	e2d1      	b.n	8004300 <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003d62:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	881b      	ldrh	r3, [r3, #0]
 8003d6a:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8003d6c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003d6e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d032      	beq.n	8003ddc <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003d7e:	b29b      	uxth	r3, r3
 8003d80:	461a      	mov	r2, r3
 8003d82:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003d84:	781b      	ldrb	r3, [r3, #0]
 8003d86:	00db      	lsls	r3, r3, #3
 8003d88:	4413      	add	r3, r2
 8003d8a:	687a      	ldr	r2, [r7, #4]
 8003d8c:	6812      	ldr	r2, [r2, #0]
 8003d8e:	4413      	add	r3, r2
 8003d90:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003d94:	881b      	ldrh	r3, [r3, #0]
 8003d96:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003d9a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003d9c:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	6818      	ldr	r0, [r3, #0]
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 8003da8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003daa:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8003dac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003dae:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8003db0:	b29b      	uxth	r3, r3
 8003db2:	f005 f8a9 	bl	8008f08 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	881b      	ldrh	r3, [r3, #0]
 8003dbc:	b29a      	uxth	r2, r3
 8003dbe:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8003dc2:	4013      	ands	r3, r2
 8003dc4:	817b      	strh	r3, [r7, #10]
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	897a      	ldrh	r2, [r7, #10]
 8003dcc:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003dd0:	b292      	uxth	r2, r2
 8003dd2:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8003dd4:	6878      	ldr	r0, [r7, #4]
 8003dd6:	f009 fe11 	bl	800d9fc <HAL_PCD_SetupStageCallback>
 8003dda:	e291      	b.n	8004300 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8003ddc:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	f280 828d 	bge.w	8004300 <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	881b      	ldrh	r3, [r3, #0]
 8003dec:	b29a      	uxth	r2, r3
 8003dee:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8003df2:	4013      	ands	r3, r2
 8003df4:	81fb      	strh	r3, [r7, #14]
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	89fa      	ldrh	r2, [r7, #14]
 8003dfc:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003e00:	b292      	uxth	r2, r2
 8003e02:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003e0c:	b29b      	uxth	r3, r3
 8003e0e:	461a      	mov	r2, r3
 8003e10:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003e12:	781b      	ldrb	r3, [r3, #0]
 8003e14:	00db      	lsls	r3, r3, #3
 8003e16:	4413      	add	r3, r2
 8003e18:	687a      	ldr	r2, [r7, #4]
 8003e1a:	6812      	ldr	r2, [r2, #0]
 8003e1c:	4413      	add	r3, r2
 8003e1e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003e22:	881b      	ldrh	r3, [r3, #0]
 8003e24:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003e28:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003e2a:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8003e2c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003e2e:	69db      	ldr	r3, [r3, #28]
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d019      	beq.n	8003e68 <PCD_EP_ISR_Handler+0x1da>
 8003e34:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003e36:	695b      	ldr	r3, [r3, #20]
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d015      	beq.n	8003e68 <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	6818      	ldr	r0, [r3, #0]
 8003e40:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003e42:	6959      	ldr	r1, [r3, #20]
 8003e44:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003e46:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8003e48:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003e4a:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8003e4c:	b29b      	uxth	r3, r3
 8003e4e:	f005 f85b 	bl	8008f08 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8003e52:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003e54:	695a      	ldr	r2, [r3, #20]
 8003e56:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003e58:	69db      	ldr	r3, [r3, #28]
 8003e5a:	441a      	add	r2, r3
 8003e5c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003e5e:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8003e60:	2100      	movs	r1, #0
 8003e62:	6878      	ldr	r0, [r7, #4]
 8003e64:	f009 fddc 	bl	800da20 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	881b      	ldrh	r3, [r3, #0]
 8003e6e:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8003e70:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003e72:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	f040 8242 	bne.w	8004300 <PCD_EP_ISR_Handler+0x672>
 8003e7c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003e7e:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8003e82:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003e86:	f000 823b 	beq.w	8004300 <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	881b      	ldrh	r3, [r3, #0]
 8003e90:	b29b      	uxth	r3, r3
 8003e92:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003e96:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003e9a:	81bb      	strh	r3, [r7, #12]
 8003e9c:	89bb      	ldrh	r3, [r7, #12]
 8003e9e:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8003ea2:	81bb      	strh	r3, [r7, #12]
 8003ea4:	89bb      	ldrh	r3, [r7, #12]
 8003ea6:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8003eaa:	81bb      	strh	r3, [r7, #12]
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681a      	ldr	r2, [r3, #0]
 8003eb0:	89bb      	ldrh	r3, [r7, #12]
 8003eb2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003eb6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003eba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003ebe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003ec2:	b29b      	uxth	r3, r3
 8003ec4:	8013      	strh	r3, [r2, #0]
 8003ec6:	e21b      	b.n	8004300 <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	461a      	mov	r2, r3
 8003ece:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8003ed2:	009b      	lsls	r3, r3, #2
 8003ed4:	4413      	add	r3, r2
 8003ed6:	881b      	ldrh	r3, [r3, #0]
 8003ed8:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8003eda:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	f280 80f1 	bge.w	80040c6 <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	461a      	mov	r2, r3
 8003eea:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8003eee:	009b      	lsls	r3, r3, #2
 8003ef0:	4413      	add	r3, r2
 8003ef2:	881b      	ldrh	r3, [r3, #0]
 8003ef4:	b29a      	uxth	r2, r3
 8003ef6:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8003efa:	4013      	ands	r3, r2
 8003efc:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	461a      	mov	r2, r3
 8003f04:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8003f08:	009b      	lsls	r3, r3, #2
 8003f0a:	4413      	add	r3, r2
 8003f0c:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8003f0e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003f12:	b292      	uxth	r2, r2
 8003f14:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8003f16:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8003f1a:	4613      	mov	r3, r2
 8003f1c:	009b      	lsls	r3, r3, #2
 8003f1e:	4413      	add	r3, r2
 8003f20:	00db      	lsls	r3, r3, #3
 8003f22:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003f26:	687a      	ldr	r2, [r7, #4]
 8003f28:	4413      	add	r3, r2
 8003f2a:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8003f2c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003f2e:	7b1b      	ldrb	r3, [r3, #12]
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d123      	bne.n	8003f7c <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003f3c:	b29b      	uxth	r3, r3
 8003f3e:	461a      	mov	r2, r3
 8003f40:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003f42:	781b      	ldrb	r3, [r3, #0]
 8003f44:	00db      	lsls	r3, r3, #3
 8003f46:	4413      	add	r3, r2
 8003f48:	687a      	ldr	r2, [r7, #4]
 8003f4a:	6812      	ldr	r2, [r2, #0]
 8003f4c:	4413      	add	r3, r2
 8003f4e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003f52:	881b      	ldrh	r3, [r3, #0]
 8003f54:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003f58:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 8003f5c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	f000 808b 	beq.w	800407c <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	6818      	ldr	r0, [r3, #0]
 8003f6a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003f6c:	6959      	ldr	r1, [r3, #20]
 8003f6e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003f70:	88da      	ldrh	r2, [r3, #6]
 8003f72:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003f76:	f004 ffc7 	bl	8008f08 <USB_ReadPMA>
 8003f7a:	e07f      	b.n	800407c <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8003f7c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003f7e:	78db      	ldrb	r3, [r3, #3]
 8003f80:	2b02      	cmp	r3, #2
 8003f82:	d109      	bne.n	8003f98 <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8003f84:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003f86:	461a      	mov	r2, r3
 8003f88:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003f8a:	6878      	ldr	r0, [r7, #4]
 8003f8c:	f000 f9c6 	bl	800431c <HAL_PCD_EP_DB_Receive>
 8003f90:	4603      	mov	r3, r0
 8003f92:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8003f96:	e071      	b.n	800407c <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	461a      	mov	r2, r3
 8003f9e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003fa0:	781b      	ldrb	r3, [r3, #0]
 8003fa2:	009b      	lsls	r3, r3, #2
 8003fa4:	4413      	add	r3, r2
 8003fa6:	881b      	ldrh	r3, [r3, #0]
 8003fa8:	b29b      	uxth	r3, r3
 8003faa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003fae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003fb2:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	461a      	mov	r2, r3
 8003fba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003fbc:	781b      	ldrb	r3, [r3, #0]
 8003fbe:	009b      	lsls	r3, r3, #2
 8003fc0:	441a      	add	r2, r3
 8003fc2:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8003fc4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003fc8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003fcc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003fd0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8003fd4:	b29b      	uxth	r3, r3
 8003fd6:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	461a      	mov	r2, r3
 8003fde:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003fe0:	781b      	ldrb	r3, [r3, #0]
 8003fe2:	009b      	lsls	r3, r3, #2
 8003fe4:	4413      	add	r3, r2
 8003fe6:	881b      	ldrh	r3, [r3, #0]
 8003fe8:	b29b      	uxth	r3, r3
 8003fea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d022      	beq.n	8004038 <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003ffa:	b29b      	uxth	r3, r3
 8003ffc:	461a      	mov	r2, r3
 8003ffe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004000:	781b      	ldrb	r3, [r3, #0]
 8004002:	00db      	lsls	r3, r3, #3
 8004004:	4413      	add	r3, r2
 8004006:	687a      	ldr	r2, [r7, #4]
 8004008:	6812      	ldr	r2, [r2, #0]
 800400a:	4413      	add	r3, r2
 800400c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004010:	881b      	ldrh	r3, [r3, #0]
 8004012:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004016:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 800401a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800401e:	2b00      	cmp	r3, #0
 8004020:	d02c      	beq.n	800407c <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	6818      	ldr	r0, [r3, #0]
 8004026:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004028:	6959      	ldr	r1, [r3, #20]
 800402a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800402c:	891a      	ldrh	r2, [r3, #8]
 800402e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8004032:	f004 ff69 	bl	8008f08 <USB_ReadPMA>
 8004036:	e021      	b.n	800407c <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004040:	b29b      	uxth	r3, r3
 8004042:	461a      	mov	r2, r3
 8004044:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004046:	781b      	ldrb	r3, [r3, #0]
 8004048:	00db      	lsls	r3, r3, #3
 800404a:	4413      	add	r3, r2
 800404c:	687a      	ldr	r2, [r7, #4]
 800404e:	6812      	ldr	r2, [r2, #0]
 8004050:	4413      	add	r3, r2
 8004052:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004056:	881b      	ldrh	r3, [r3, #0]
 8004058:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800405c:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 8004060:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8004064:	2b00      	cmp	r3, #0
 8004066:	d009      	beq.n	800407c <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	6818      	ldr	r0, [r3, #0]
 800406c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800406e:	6959      	ldr	r1, [r3, #20]
 8004070:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004072:	895a      	ldrh	r2, [r3, #10]
 8004074:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8004078:	f004 ff46 	bl	8008f08 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 800407c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800407e:	69da      	ldr	r2, [r3, #28]
 8004080:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8004084:	441a      	add	r2, r3
 8004086:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004088:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 800408a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800408c:	695a      	ldr	r2, [r3, #20]
 800408e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8004092:	441a      	add	r2, r3
 8004094:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004096:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8004098:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800409a:	699b      	ldr	r3, [r3, #24]
 800409c:	2b00      	cmp	r3, #0
 800409e:	d005      	beq.n	80040ac <PCD_EP_ISR_Handler+0x41e>
 80040a0:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 80040a4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80040a6:	691b      	ldr	r3, [r3, #16]
 80040a8:	429a      	cmp	r2, r3
 80040aa:	d206      	bcs.n	80040ba <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 80040ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80040ae:	781b      	ldrb	r3, [r3, #0]
 80040b0:	4619      	mov	r1, r3
 80040b2:	6878      	ldr	r0, [r7, #4]
 80040b4:	f009 fcb4 	bl	800da20 <HAL_PCD_DataOutStageCallback>
 80040b8:	e005      	b.n	80040c6 <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80040c0:	4618      	mov	r0, r3
 80040c2:	f003 fffa 	bl	80080ba <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 80040c6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80040c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	f000 8117 	beq.w	8004300 <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 80040d2:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 80040d6:	4613      	mov	r3, r2
 80040d8:	009b      	lsls	r3, r3, #2
 80040da:	4413      	add	r3, r2
 80040dc:	00db      	lsls	r3, r3, #3
 80040de:	3310      	adds	r3, #16
 80040e0:	687a      	ldr	r2, [r7, #4]
 80040e2:	4413      	add	r3, r2
 80040e4:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	461a      	mov	r2, r3
 80040ec:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80040f0:	009b      	lsls	r3, r3, #2
 80040f2:	4413      	add	r3, r2
 80040f4:	881b      	ldrh	r3, [r3, #0]
 80040f6:	b29b      	uxth	r3, r3
 80040f8:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 80040fc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004100:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	461a      	mov	r2, r3
 8004108:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800410c:	009b      	lsls	r3, r3, #2
 800410e:	441a      	add	r2, r3
 8004110:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8004112:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004116:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800411a:	b29b      	uxth	r3, r3
 800411c:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 800411e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004120:	78db      	ldrb	r3, [r3, #3]
 8004122:	2b01      	cmp	r3, #1
 8004124:	f040 80a1 	bne.w	800426a <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 8004128:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800412a:	2200      	movs	r2, #0
 800412c:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 800412e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004130:	7b1b      	ldrb	r3, [r3, #12]
 8004132:	2b00      	cmp	r3, #0
 8004134:	f000 8092 	beq.w	800425c <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8004138:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800413a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800413e:	2b00      	cmp	r3, #0
 8004140:	d046      	beq.n	80041d0 <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004142:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004144:	785b      	ldrb	r3, [r3, #1]
 8004146:	2b00      	cmp	r3, #0
 8004148:	d126      	bne.n	8004198 <PCD_EP_ISR_Handler+0x50a>
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	617b      	str	r3, [r7, #20]
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004158:	b29b      	uxth	r3, r3
 800415a:	461a      	mov	r2, r3
 800415c:	697b      	ldr	r3, [r7, #20]
 800415e:	4413      	add	r3, r2
 8004160:	617b      	str	r3, [r7, #20]
 8004162:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004164:	781b      	ldrb	r3, [r3, #0]
 8004166:	00da      	lsls	r2, r3, #3
 8004168:	697b      	ldr	r3, [r7, #20]
 800416a:	4413      	add	r3, r2
 800416c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004170:	613b      	str	r3, [r7, #16]
 8004172:	693b      	ldr	r3, [r7, #16]
 8004174:	881b      	ldrh	r3, [r3, #0]
 8004176:	b29b      	uxth	r3, r3
 8004178:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800417c:	b29a      	uxth	r2, r3
 800417e:	693b      	ldr	r3, [r7, #16]
 8004180:	801a      	strh	r2, [r3, #0]
 8004182:	693b      	ldr	r3, [r7, #16]
 8004184:	881b      	ldrh	r3, [r3, #0]
 8004186:	b29b      	uxth	r3, r3
 8004188:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800418c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004190:	b29a      	uxth	r2, r3
 8004192:	693b      	ldr	r3, [r7, #16]
 8004194:	801a      	strh	r2, [r3, #0]
 8004196:	e061      	b.n	800425c <PCD_EP_ISR_Handler+0x5ce>
 8004198:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800419a:	785b      	ldrb	r3, [r3, #1]
 800419c:	2b01      	cmp	r3, #1
 800419e:	d15d      	bne.n	800425c <PCD_EP_ISR_Handler+0x5ce>
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	61fb      	str	r3, [r7, #28]
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80041ae:	b29b      	uxth	r3, r3
 80041b0:	461a      	mov	r2, r3
 80041b2:	69fb      	ldr	r3, [r7, #28]
 80041b4:	4413      	add	r3, r2
 80041b6:	61fb      	str	r3, [r7, #28]
 80041b8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80041ba:	781b      	ldrb	r3, [r3, #0]
 80041bc:	00da      	lsls	r2, r3, #3
 80041be:	69fb      	ldr	r3, [r7, #28]
 80041c0:	4413      	add	r3, r2
 80041c2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80041c6:	61bb      	str	r3, [r7, #24]
 80041c8:	69bb      	ldr	r3, [r7, #24]
 80041ca:	2200      	movs	r2, #0
 80041cc:	801a      	strh	r2, [r3, #0]
 80041ce:	e045      	b.n	800425c <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80041d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80041d8:	785b      	ldrb	r3, [r3, #1]
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d126      	bne.n	800422c <PCD_EP_ISR_Handler+0x59e>
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	627b      	str	r3, [r7, #36]	@ 0x24
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80041ec:	b29b      	uxth	r3, r3
 80041ee:	461a      	mov	r2, r3
 80041f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041f2:	4413      	add	r3, r2
 80041f4:	627b      	str	r3, [r7, #36]	@ 0x24
 80041f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80041f8:	781b      	ldrb	r3, [r3, #0]
 80041fa:	00da      	lsls	r2, r3, #3
 80041fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041fe:	4413      	add	r3, r2
 8004200:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004204:	623b      	str	r3, [r7, #32]
 8004206:	6a3b      	ldr	r3, [r7, #32]
 8004208:	881b      	ldrh	r3, [r3, #0]
 800420a:	b29b      	uxth	r3, r3
 800420c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004210:	b29a      	uxth	r2, r3
 8004212:	6a3b      	ldr	r3, [r7, #32]
 8004214:	801a      	strh	r2, [r3, #0]
 8004216:	6a3b      	ldr	r3, [r7, #32]
 8004218:	881b      	ldrh	r3, [r3, #0]
 800421a:	b29b      	uxth	r3, r3
 800421c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004220:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004224:	b29a      	uxth	r2, r3
 8004226:	6a3b      	ldr	r3, [r7, #32]
 8004228:	801a      	strh	r2, [r3, #0]
 800422a:	e017      	b.n	800425c <PCD_EP_ISR_Handler+0x5ce>
 800422c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800422e:	785b      	ldrb	r3, [r3, #1]
 8004230:	2b01      	cmp	r3, #1
 8004232:	d113      	bne.n	800425c <PCD_EP_ISR_Handler+0x5ce>
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800423c:	b29b      	uxth	r3, r3
 800423e:	461a      	mov	r2, r3
 8004240:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004242:	4413      	add	r3, r2
 8004244:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004246:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004248:	781b      	ldrb	r3, [r3, #0]
 800424a:	00da      	lsls	r2, r3, #3
 800424c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800424e:	4413      	add	r3, r2
 8004250:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004254:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004256:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004258:	2200      	movs	r2, #0
 800425a:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800425c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800425e:	781b      	ldrb	r3, [r3, #0]
 8004260:	4619      	mov	r1, r3
 8004262:	6878      	ldr	r0, [r7, #4]
 8004264:	f009 fbf7 	bl	800da56 <HAL_PCD_DataInStageCallback>
 8004268:	e04a      	b.n	8004300 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 800426a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800426c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004270:	2b00      	cmp	r3, #0
 8004272:	d13f      	bne.n	80042f4 <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800427c:	b29b      	uxth	r3, r3
 800427e:	461a      	mov	r2, r3
 8004280:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004282:	781b      	ldrb	r3, [r3, #0]
 8004284:	00db      	lsls	r3, r3, #3
 8004286:	4413      	add	r3, r2
 8004288:	687a      	ldr	r2, [r7, #4]
 800428a:	6812      	ldr	r2, [r2, #0]
 800428c:	4413      	add	r3, r2
 800428e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004292:	881b      	ldrh	r3, [r3, #0]
 8004294:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004298:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 800429a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800429c:	699a      	ldr	r2, [r3, #24]
 800429e:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80042a0:	429a      	cmp	r2, r3
 80042a2:	d906      	bls.n	80042b2 <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 80042a4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80042a6:	699a      	ldr	r2, [r3, #24]
 80042a8:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80042aa:	1ad2      	subs	r2, r2, r3
 80042ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80042ae:	619a      	str	r2, [r3, #24]
 80042b0:	e002      	b.n	80042b8 <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 80042b2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80042b4:	2200      	movs	r2, #0
 80042b6:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 80042b8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80042ba:	699b      	ldr	r3, [r3, #24]
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d106      	bne.n	80042ce <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80042c0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80042c2:	781b      	ldrb	r3, [r3, #0]
 80042c4:	4619      	mov	r1, r3
 80042c6:	6878      	ldr	r0, [r7, #4]
 80042c8:	f009 fbc5 	bl	800da56 <HAL_PCD_DataInStageCallback>
 80042cc:	e018      	b.n	8004300 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 80042ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80042d0:	695a      	ldr	r2, [r3, #20]
 80042d2:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80042d4:	441a      	add	r2, r3
 80042d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80042d8:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 80042da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80042dc:	69da      	ldr	r2, [r3, #28]
 80042de:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80042e0:	441a      	add	r2, r3
 80042e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80042e4:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80042ec:	4618      	mov	r0, r3
 80042ee:	f003 fee4 	bl	80080ba <USB_EPStartXfer>
 80042f2:	e005      	b.n	8004300 <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 80042f4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80042f6:	461a      	mov	r2, r3
 80042f8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80042fa:	6878      	ldr	r0, [r7, #4]
 80042fc:	f000 f917 	bl	800452e <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8004308:	b29b      	uxth	r3, r3
 800430a:	b21b      	sxth	r3, r3
 800430c:	2b00      	cmp	r3, #0
 800430e:	f6ff acc3 	blt.w	8003c98 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8004312:	2300      	movs	r3, #0
}
 8004314:	4618      	mov	r0, r3
 8004316:	3748      	adds	r7, #72	@ 0x48
 8004318:	46bd      	mov	sp, r7
 800431a:	bd80      	pop	{r7, pc}

0800431c <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800431c:	b580      	push	{r7, lr}
 800431e:	b088      	sub	sp, #32
 8004320:	af00      	add	r7, sp, #0
 8004322:	60f8      	str	r0, [r7, #12]
 8004324:	60b9      	str	r1, [r7, #8]
 8004326:	4613      	mov	r3, r2
 8004328:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800432a:	88fb      	ldrh	r3, [r7, #6]
 800432c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004330:	2b00      	cmp	r3, #0
 8004332:	d07c      	beq.n	800442e <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800433c:	b29b      	uxth	r3, r3
 800433e:	461a      	mov	r2, r3
 8004340:	68bb      	ldr	r3, [r7, #8]
 8004342:	781b      	ldrb	r3, [r3, #0]
 8004344:	00db      	lsls	r3, r3, #3
 8004346:	4413      	add	r3, r2
 8004348:	68fa      	ldr	r2, [r7, #12]
 800434a:	6812      	ldr	r2, [r2, #0]
 800434c:	4413      	add	r3, r2
 800434e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004352:	881b      	ldrh	r3, [r3, #0]
 8004354:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004358:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800435a:	68bb      	ldr	r3, [r7, #8]
 800435c:	699a      	ldr	r2, [r3, #24]
 800435e:	8b7b      	ldrh	r3, [r7, #26]
 8004360:	429a      	cmp	r2, r3
 8004362:	d306      	bcc.n	8004372 <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 8004364:	68bb      	ldr	r3, [r7, #8]
 8004366:	699a      	ldr	r2, [r3, #24]
 8004368:	8b7b      	ldrh	r3, [r7, #26]
 800436a:	1ad2      	subs	r2, r2, r3
 800436c:	68bb      	ldr	r3, [r7, #8]
 800436e:	619a      	str	r2, [r3, #24]
 8004370:	e002      	b.n	8004378 <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 8004372:	68bb      	ldr	r3, [r7, #8]
 8004374:	2200      	movs	r2, #0
 8004376:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8004378:	68bb      	ldr	r3, [r7, #8]
 800437a:	699b      	ldr	r3, [r3, #24]
 800437c:	2b00      	cmp	r3, #0
 800437e:	d123      	bne.n	80043c8 <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	461a      	mov	r2, r3
 8004386:	68bb      	ldr	r3, [r7, #8]
 8004388:	781b      	ldrb	r3, [r3, #0]
 800438a:	009b      	lsls	r3, r3, #2
 800438c:	4413      	add	r3, r2
 800438e:	881b      	ldrh	r3, [r3, #0]
 8004390:	b29b      	uxth	r3, r3
 8004392:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004396:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800439a:	833b      	strh	r3, [r7, #24]
 800439c:	8b3b      	ldrh	r3, [r7, #24]
 800439e:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80043a2:	833b      	strh	r3, [r7, #24]
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	461a      	mov	r2, r3
 80043aa:	68bb      	ldr	r3, [r7, #8]
 80043ac:	781b      	ldrb	r3, [r3, #0]
 80043ae:	009b      	lsls	r3, r3, #2
 80043b0:	441a      	add	r2, r3
 80043b2:	8b3b      	ldrh	r3, [r7, #24]
 80043b4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80043b8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80043bc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80043c0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80043c4:	b29b      	uxth	r3, r3
 80043c6:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80043c8:	88fb      	ldrh	r3, [r7, #6]
 80043ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d01f      	beq.n	8004412 <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	461a      	mov	r2, r3
 80043d8:	68bb      	ldr	r3, [r7, #8]
 80043da:	781b      	ldrb	r3, [r3, #0]
 80043dc:	009b      	lsls	r3, r3, #2
 80043de:	4413      	add	r3, r2
 80043e0:	881b      	ldrh	r3, [r3, #0]
 80043e2:	b29b      	uxth	r3, r3
 80043e4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80043e8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80043ec:	82fb      	strh	r3, [r7, #22]
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	461a      	mov	r2, r3
 80043f4:	68bb      	ldr	r3, [r7, #8]
 80043f6:	781b      	ldrb	r3, [r3, #0]
 80043f8:	009b      	lsls	r3, r3, #2
 80043fa:	441a      	add	r2, r3
 80043fc:	8afb      	ldrh	r3, [r7, #22]
 80043fe:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004402:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004406:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800440a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800440e:	b29b      	uxth	r3, r3
 8004410:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8004412:	8b7b      	ldrh	r3, [r7, #26]
 8004414:	2b00      	cmp	r3, #0
 8004416:	f000 8085 	beq.w	8004524 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	6818      	ldr	r0, [r3, #0]
 800441e:	68bb      	ldr	r3, [r7, #8]
 8004420:	6959      	ldr	r1, [r3, #20]
 8004422:	68bb      	ldr	r3, [r7, #8]
 8004424:	891a      	ldrh	r2, [r3, #8]
 8004426:	8b7b      	ldrh	r3, [r7, #26]
 8004428:	f004 fd6e 	bl	8008f08 <USB_ReadPMA>
 800442c:	e07a      	b.n	8004524 <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004436:	b29b      	uxth	r3, r3
 8004438:	461a      	mov	r2, r3
 800443a:	68bb      	ldr	r3, [r7, #8]
 800443c:	781b      	ldrb	r3, [r3, #0]
 800443e:	00db      	lsls	r3, r3, #3
 8004440:	4413      	add	r3, r2
 8004442:	68fa      	ldr	r2, [r7, #12]
 8004444:	6812      	ldr	r2, [r2, #0]
 8004446:	4413      	add	r3, r2
 8004448:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800444c:	881b      	ldrh	r3, [r3, #0]
 800444e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004452:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8004454:	68bb      	ldr	r3, [r7, #8]
 8004456:	699a      	ldr	r2, [r3, #24]
 8004458:	8b7b      	ldrh	r3, [r7, #26]
 800445a:	429a      	cmp	r2, r3
 800445c:	d306      	bcc.n	800446c <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 800445e:	68bb      	ldr	r3, [r7, #8]
 8004460:	699a      	ldr	r2, [r3, #24]
 8004462:	8b7b      	ldrh	r3, [r7, #26]
 8004464:	1ad2      	subs	r2, r2, r3
 8004466:	68bb      	ldr	r3, [r7, #8]
 8004468:	619a      	str	r2, [r3, #24]
 800446a:	e002      	b.n	8004472 <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 800446c:	68bb      	ldr	r3, [r7, #8]
 800446e:	2200      	movs	r2, #0
 8004470:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8004472:	68bb      	ldr	r3, [r7, #8]
 8004474:	699b      	ldr	r3, [r3, #24]
 8004476:	2b00      	cmp	r3, #0
 8004478:	d123      	bne.n	80044c2 <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	461a      	mov	r2, r3
 8004480:	68bb      	ldr	r3, [r7, #8]
 8004482:	781b      	ldrb	r3, [r3, #0]
 8004484:	009b      	lsls	r3, r3, #2
 8004486:	4413      	add	r3, r2
 8004488:	881b      	ldrh	r3, [r3, #0]
 800448a:	b29b      	uxth	r3, r3
 800448c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004490:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004494:	83fb      	strh	r3, [r7, #30]
 8004496:	8bfb      	ldrh	r3, [r7, #30]
 8004498:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800449c:	83fb      	strh	r3, [r7, #30]
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	461a      	mov	r2, r3
 80044a4:	68bb      	ldr	r3, [r7, #8]
 80044a6:	781b      	ldrb	r3, [r3, #0]
 80044a8:	009b      	lsls	r3, r3, #2
 80044aa:	441a      	add	r2, r3
 80044ac:	8bfb      	ldrh	r3, [r7, #30]
 80044ae:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80044b2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80044b6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80044ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80044be:	b29b      	uxth	r3, r3
 80044c0:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 80044c2:	88fb      	ldrh	r3, [r7, #6]
 80044c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d11f      	bne.n	800450c <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	461a      	mov	r2, r3
 80044d2:	68bb      	ldr	r3, [r7, #8]
 80044d4:	781b      	ldrb	r3, [r3, #0]
 80044d6:	009b      	lsls	r3, r3, #2
 80044d8:	4413      	add	r3, r2
 80044da:	881b      	ldrh	r3, [r3, #0]
 80044dc:	b29b      	uxth	r3, r3
 80044de:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80044e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80044e6:	83bb      	strh	r3, [r7, #28]
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	461a      	mov	r2, r3
 80044ee:	68bb      	ldr	r3, [r7, #8]
 80044f0:	781b      	ldrb	r3, [r3, #0]
 80044f2:	009b      	lsls	r3, r3, #2
 80044f4:	441a      	add	r2, r3
 80044f6:	8bbb      	ldrh	r3, [r7, #28]
 80044f8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80044fc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004500:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004504:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8004508:	b29b      	uxth	r3, r3
 800450a:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800450c:	8b7b      	ldrh	r3, [r7, #26]
 800450e:	2b00      	cmp	r3, #0
 8004510:	d008      	beq.n	8004524 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	6818      	ldr	r0, [r3, #0]
 8004516:	68bb      	ldr	r3, [r7, #8]
 8004518:	6959      	ldr	r1, [r3, #20]
 800451a:	68bb      	ldr	r3, [r7, #8]
 800451c:	895a      	ldrh	r2, [r3, #10]
 800451e:	8b7b      	ldrh	r3, [r7, #26]
 8004520:	f004 fcf2 	bl	8008f08 <USB_ReadPMA>
    }
  }

  return count;
 8004524:	8b7b      	ldrh	r3, [r7, #26]
}
 8004526:	4618      	mov	r0, r3
 8004528:	3720      	adds	r7, #32
 800452a:	46bd      	mov	sp, r7
 800452c:	bd80      	pop	{r7, pc}

0800452e <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800452e:	b580      	push	{r7, lr}
 8004530:	b0a6      	sub	sp, #152	@ 0x98
 8004532:	af00      	add	r7, sp, #0
 8004534:	60f8      	str	r0, [r7, #12]
 8004536:	60b9      	str	r1, [r7, #8]
 8004538:	4613      	mov	r3, r2
 800453a:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800453c:	88fb      	ldrh	r3, [r7, #6]
 800453e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004542:	2b00      	cmp	r3, #0
 8004544:	f000 81f7 	beq.w	8004936 <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004550:	b29b      	uxth	r3, r3
 8004552:	461a      	mov	r2, r3
 8004554:	68bb      	ldr	r3, [r7, #8]
 8004556:	781b      	ldrb	r3, [r3, #0]
 8004558:	00db      	lsls	r3, r3, #3
 800455a:	4413      	add	r3, r2
 800455c:	68fa      	ldr	r2, [r7, #12]
 800455e:	6812      	ldr	r2, [r2, #0]
 8004560:	4413      	add	r3, r2
 8004562:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004566:	881b      	ldrh	r3, [r3, #0]
 8004568:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800456c:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 8004570:	68bb      	ldr	r3, [r7, #8]
 8004572:	699a      	ldr	r2, [r3, #24]
 8004574:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8004578:	429a      	cmp	r2, r3
 800457a:	d907      	bls.n	800458c <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 800457c:	68bb      	ldr	r3, [r7, #8]
 800457e:	699a      	ldr	r2, [r3, #24]
 8004580:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8004584:	1ad2      	subs	r2, r2, r3
 8004586:	68bb      	ldr	r3, [r7, #8]
 8004588:	619a      	str	r2, [r3, #24]
 800458a:	e002      	b.n	8004592 <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 800458c:	68bb      	ldr	r3, [r7, #8]
 800458e:	2200      	movs	r2, #0
 8004590:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8004592:	68bb      	ldr	r3, [r7, #8]
 8004594:	699b      	ldr	r3, [r3, #24]
 8004596:	2b00      	cmp	r3, #0
 8004598:	f040 80e1 	bne.w	800475e <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800459c:	68bb      	ldr	r3, [r7, #8]
 800459e:	785b      	ldrb	r3, [r3, #1]
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d126      	bne.n	80045f2 <HAL_PCD_EP_DB_Transmit+0xc4>
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	633b      	str	r3, [r7, #48]	@ 0x30
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80045b2:	b29b      	uxth	r3, r3
 80045b4:	461a      	mov	r2, r3
 80045b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045b8:	4413      	add	r3, r2
 80045ba:	633b      	str	r3, [r7, #48]	@ 0x30
 80045bc:	68bb      	ldr	r3, [r7, #8]
 80045be:	781b      	ldrb	r3, [r3, #0]
 80045c0:	00da      	lsls	r2, r3, #3
 80045c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045c4:	4413      	add	r3, r2
 80045c6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80045ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80045cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045ce:	881b      	ldrh	r3, [r3, #0]
 80045d0:	b29b      	uxth	r3, r3
 80045d2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80045d6:	b29a      	uxth	r2, r3
 80045d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045da:	801a      	strh	r2, [r3, #0]
 80045dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045de:	881b      	ldrh	r3, [r3, #0]
 80045e0:	b29b      	uxth	r3, r3
 80045e2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80045e6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80045ea:	b29a      	uxth	r2, r3
 80045ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045ee:	801a      	strh	r2, [r3, #0]
 80045f0:	e01a      	b.n	8004628 <HAL_PCD_EP_DB_Transmit+0xfa>
 80045f2:	68bb      	ldr	r3, [r7, #8]
 80045f4:	785b      	ldrb	r3, [r3, #1]
 80045f6:	2b01      	cmp	r3, #1
 80045f8:	d116      	bne.n	8004628 <HAL_PCD_EP_DB_Transmit+0xfa>
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004608:	b29b      	uxth	r3, r3
 800460a:	461a      	mov	r2, r3
 800460c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800460e:	4413      	add	r3, r2
 8004610:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004612:	68bb      	ldr	r3, [r7, #8]
 8004614:	781b      	ldrb	r3, [r3, #0]
 8004616:	00da      	lsls	r2, r3, #3
 8004618:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800461a:	4413      	add	r3, r2
 800461c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004620:	637b      	str	r3, [r7, #52]	@ 0x34
 8004622:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004624:	2200      	movs	r2, #0
 8004626:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800462e:	68bb      	ldr	r3, [r7, #8]
 8004630:	785b      	ldrb	r3, [r3, #1]
 8004632:	2b00      	cmp	r3, #0
 8004634:	d126      	bne.n	8004684 <HAL_PCD_EP_DB_Transmit+0x156>
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	623b      	str	r3, [r7, #32]
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004644:	b29b      	uxth	r3, r3
 8004646:	461a      	mov	r2, r3
 8004648:	6a3b      	ldr	r3, [r7, #32]
 800464a:	4413      	add	r3, r2
 800464c:	623b      	str	r3, [r7, #32]
 800464e:	68bb      	ldr	r3, [r7, #8]
 8004650:	781b      	ldrb	r3, [r3, #0]
 8004652:	00da      	lsls	r2, r3, #3
 8004654:	6a3b      	ldr	r3, [r7, #32]
 8004656:	4413      	add	r3, r2
 8004658:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800465c:	61fb      	str	r3, [r7, #28]
 800465e:	69fb      	ldr	r3, [r7, #28]
 8004660:	881b      	ldrh	r3, [r3, #0]
 8004662:	b29b      	uxth	r3, r3
 8004664:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004668:	b29a      	uxth	r2, r3
 800466a:	69fb      	ldr	r3, [r7, #28]
 800466c:	801a      	strh	r2, [r3, #0]
 800466e:	69fb      	ldr	r3, [r7, #28]
 8004670:	881b      	ldrh	r3, [r3, #0]
 8004672:	b29b      	uxth	r3, r3
 8004674:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004678:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800467c:	b29a      	uxth	r2, r3
 800467e:	69fb      	ldr	r3, [r7, #28]
 8004680:	801a      	strh	r2, [r3, #0]
 8004682:	e017      	b.n	80046b4 <HAL_PCD_EP_DB_Transmit+0x186>
 8004684:	68bb      	ldr	r3, [r7, #8]
 8004686:	785b      	ldrb	r3, [r3, #1]
 8004688:	2b01      	cmp	r3, #1
 800468a:	d113      	bne.n	80046b4 <HAL_PCD_EP_DB_Transmit+0x186>
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004694:	b29b      	uxth	r3, r3
 8004696:	461a      	mov	r2, r3
 8004698:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800469a:	4413      	add	r3, r2
 800469c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800469e:	68bb      	ldr	r3, [r7, #8]
 80046a0:	781b      	ldrb	r3, [r3, #0]
 80046a2:	00da      	lsls	r2, r3, #3
 80046a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046a6:	4413      	add	r3, r2
 80046a8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80046ac:	627b      	str	r3, [r7, #36]	@ 0x24
 80046ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046b0:	2200      	movs	r2, #0
 80046b2:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 80046b4:	68bb      	ldr	r3, [r7, #8]
 80046b6:	78db      	ldrb	r3, [r3, #3]
 80046b8:	2b02      	cmp	r3, #2
 80046ba:	d123      	bne.n	8004704 <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	461a      	mov	r2, r3
 80046c2:	68bb      	ldr	r3, [r7, #8]
 80046c4:	781b      	ldrb	r3, [r3, #0]
 80046c6:	009b      	lsls	r3, r3, #2
 80046c8:	4413      	add	r3, r2
 80046ca:	881b      	ldrh	r3, [r3, #0]
 80046cc:	b29b      	uxth	r3, r3
 80046ce:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80046d2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80046d6:	837b      	strh	r3, [r7, #26]
 80046d8:	8b7b      	ldrh	r3, [r7, #26]
 80046da:	f083 0320 	eor.w	r3, r3, #32
 80046de:	837b      	strh	r3, [r7, #26]
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	461a      	mov	r2, r3
 80046e6:	68bb      	ldr	r3, [r7, #8]
 80046e8:	781b      	ldrb	r3, [r3, #0]
 80046ea:	009b      	lsls	r3, r3, #2
 80046ec:	441a      	add	r2, r3
 80046ee:	8b7b      	ldrh	r3, [r7, #26]
 80046f0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80046f4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80046f8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80046fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004700:	b29b      	uxth	r3, r3
 8004702:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8004704:	68bb      	ldr	r3, [r7, #8]
 8004706:	781b      	ldrb	r3, [r3, #0]
 8004708:	4619      	mov	r1, r3
 800470a:	68f8      	ldr	r0, [r7, #12]
 800470c:	f009 f9a3 	bl	800da56 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8004710:	88fb      	ldrh	r3, [r7, #6]
 8004712:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004716:	2b00      	cmp	r3, #0
 8004718:	d01f      	beq.n	800475a <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	461a      	mov	r2, r3
 8004720:	68bb      	ldr	r3, [r7, #8]
 8004722:	781b      	ldrb	r3, [r3, #0]
 8004724:	009b      	lsls	r3, r3, #2
 8004726:	4413      	add	r3, r2
 8004728:	881b      	ldrh	r3, [r3, #0]
 800472a:	b29b      	uxth	r3, r3
 800472c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004730:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004734:	833b      	strh	r3, [r7, #24]
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	461a      	mov	r2, r3
 800473c:	68bb      	ldr	r3, [r7, #8]
 800473e:	781b      	ldrb	r3, [r3, #0]
 8004740:	009b      	lsls	r3, r3, #2
 8004742:	441a      	add	r2, r3
 8004744:	8b3b      	ldrh	r3, [r7, #24]
 8004746:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800474a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800474e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004752:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004756:	b29b      	uxth	r3, r3
 8004758:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 800475a:	2300      	movs	r3, #0
 800475c:	e31f      	b.n	8004d9e <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800475e:	88fb      	ldrh	r3, [r7, #6]
 8004760:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004764:	2b00      	cmp	r3, #0
 8004766:	d021      	beq.n	80047ac <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	461a      	mov	r2, r3
 800476e:	68bb      	ldr	r3, [r7, #8]
 8004770:	781b      	ldrb	r3, [r3, #0]
 8004772:	009b      	lsls	r3, r3, #2
 8004774:	4413      	add	r3, r2
 8004776:	881b      	ldrh	r3, [r3, #0]
 8004778:	b29b      	uxth	r3, r3
 800477a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800477e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004782:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	461a      	mov	r2, r3
 800478c:	68bb      	ldr	r3, [r7, #8]
 800478e:	781b      	ldrb	r3, [r3, #0]
 8004790:	009b      	lsls	r3, r3, #2
 8004792:	441a      	add	r2, r3
 8004794:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8004798:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800479c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80047a0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80047a4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80047a8:	b29b      	uxth	r3, r3
 80047aa:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80047ac:	68bb      	ldr	r3, [r7, #8]
 80047ae:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80047b2:	2b01      	cmp	r3, #1
 80047b4:	f040 82ca 	bne.w	8004d4c <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 80047b8:	68bb      	ldr	r3, [r7, #8]
 80047ba:	695a      	ldr	r2, [r3, #20]
 80047bc:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80047c0:	441a      	add	r2, r3
 80047c2:	68bb      	ldr	r3, [r7, #8]
 80047c4:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 80047c6:	68bb      	ldr	r3, [r7, #8]
 80047c8:	69da      	ldr	r2, [r3, #28]
 80047ca:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80047ce:	441a      	add	r2, r3
 80047d0:	68bb      	ldr	r3, [r7, #8]
 80047d2:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80047d4:	68bb      	ldr	r3, [r7, #8]
 80047d6:	6a1a      	ldr	r2, [r3, #32]
 80047d8:	68bb      	ldr	r3, [r7, #8]
 80047da:	691b      	ldr	r3, [r3, #16]
 80047dc:	429a      	cmp	r2, r3
 80047de:	d309      	bcc.n	80047f4 <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 80047e0:	68bb      	ldr	r3, [r7, #8]
 80047e2:	691b      	ldr	r3, [r3, #16]
 80047e4:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 80047e6:	68bb      	ldr	r3, [r7, #8]
 80047e8:	6a1a      	ldr	r2, [r3, #32]
 80047ea:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80047ec:	1ad2      	subs	r2, r2, r3
 80047ee:	68bb      	ldr	r3, [r7, #8]
 80047f0:	621a      	str	r2, [r3, #32]
 80047f2:	e015      	b.n	8004820 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 80047f4:	68bb      	ldr	r3, [r7, #8]
 80047f6:	6a1b      	ldr	r3, [r3, #32]
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d107      	bne.n	800480c <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 80047fc:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8004800:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8004802:	68bb      	ldr	r3, [r7, #8]
 8004804:	2200      	movs	r2, #0
 8004806:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 800480a:	e009      	b.n	8004820 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 800480c:	68bb      	ldr	r3, [r7, #8]
 800480e:	2200      	movs	r2, #0
 8004810:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 8004814:	68bb      	ldr	r3, [r7, #8]
 8004816:	6a1b      	ldr	r3, [r3, #32]
 8004818:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 800481a:	68bb      	ldr	r3, [r7, #8]
 800481c:	2200      	movs	r2, #0
 800481e:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8004820:	68bb      	ldr	r3, [r7, #8]
 8004822:	785b      	ldrb	r3, [r3, #1]
 8004824:	2b00      	cmp	r3, #0
 8004826:	d15f      	bne.n	80048e8 <HAL_PCD_EP_DB_Transmit+0x3ba>
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	643b      	str	r3, [r7, #64]	@ 0x40
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004836:	b29b      	uxth	r3, r3
 8004838:	461a      	mov	r2, r3
 800483a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800483c:	4413      	add	r3, r2
 800483e:	643b      	str	r3, [r7, #64]	@ 0x40
 8004840:	68bb      	ldr	r3, [r7, #8]
 8004842:	781b      	ldrb	r3, [r3, #0]
 8004844:	00da      	lsls	r2, r3, #3
 8004846:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004848:	4413      	add	r3, r2
 800484a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800484e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004850:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004852:	881b      	ldrh	r3, [r3, #0]
 8004854:	b29b      	uxth	r3, r3
 8004856:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800485a:	b29a      	uxth	r2, r3
 800485c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800485e:	801a      	strh	r2, [r3, #0]
 8004860:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004862:	2b00      	cmp	r3, #0
 8004864:	d10a      	bne.n	800487c <HAL_PCD_EP_DB_Transmit+0x34e>
 8004866:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004868:	881b      	ldrh	r3, [r3, #0]
 800486a:	b29b      	uxth	r3, r3
 800486c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004870:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004874:	b29a      	uxth	r2, r3
 8004876:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004878:	801a      	strh	r2, [r3, #0]
 800487a:	e051      	b.n	8004920 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800487c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800487e:	2b3e      	cmp	r3, #62	@ 0x3e
 8004880:	d816      	bhi.n	80048b0 <HAL_PCD_EP_DB_Transmit+0x382>
 8004882:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004884:	085b      	lsrs	r3, r3, #1
 8004886:	653b      	str	r3, [r7, #80]	@ 0x50
 8004888:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800488a:	f003 0301 	and.w	r3, r3, #1
 800488e:	2b00      	cmp	r3, #0
 8004890:	d002      	beq.n	8004898 <HAL_PCD_EP_DB_Transmit+0x36a>
 8004892:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004894:	3301      	adds	r3, #1
 8004896:	653b      	str	r3, [r7, #80]	@ 0x50
 8004898:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800489a:	881b      	ldrh	r3, [r3, #0]
 800489c:	b29a      	uxth	r2, r3
 800489e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80048a0:	b29b      	uxth	r3, r3
 80048a2:	029b      	lsls	r3, r3, #10
 80048a4:	b29b      	uxth	r3, r3
 80048a6:	4313      	orrs	r3, r2
 80048a8:	b29a      	uxth	r2, r3
 80048aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80048ac:	801a      	strh	r2, [r3, #0]
 80048ae:	e037      	b.n	8004920 <HAL_PCD_EP_DB_Transmit+0x3f2>
 80048b0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80048b2:	095b      	lsrs	r3, r3, #5
 80048b4:	653b      	str	r3, [r7, #80]	@ 0x50
 80048b6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80048b8:	f003 031f 	and.w	r3, r3, #31
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d102      	bne.n	80048c6 <HAL_PCD_EP_DB_Transmit+0x398>
 80048c0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80048c2:	3b01      	subs	r3, #1
 80048c4:	653b      	str	r3, [r7, #80]	@ 0x50
 80048c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80048c8:	881b      	ldrh	r3, [r3, #0]
 80048ca:	b29a      	uxth	r2, r3
 80048cc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80048ce:	b29b      	uxth	r3, r3
 80048d0:	029b      	lsls	r3, r3, #10
 80048d2:	b29b      	uxth	r3, r3
 80048d4:	4313      	orrs	r3, r2
 80048d6:	b29b      	uxth	r3, r3
 80048d8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80048dc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80048e0:	b29a      	uxth	r2, r3
 80048e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80048e4:	801a      	strh	r2, [r3, #0]
 80048e6:	e01b      	b.n	8004920 <HAL_PCD_EP_DB_Transmit+0x3f2>
 80048e8:	68bb      	ldr	r3, [r7, #8]
 80048ea:	785b      	ldrb	r3, [r3, #1]
 80048ec:	2b01      	cmp	r3, #1
 80048ee:	d117      	bne.n	8004920 <HAL_PCD_EP_DB_Transmit+0x3f2>
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80048fe:	b29b      	uxth	r3, r3
 8004900:	461a      	mov	r2, r3
 8004902:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004904:	4413      	add	r3, r2
 8004906:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004908:	68bb      	ldr	r3, [r7, #8]
 800490a:	781b      	ldrb	r3, [r3, #0]
 800490c:	00da      	lsls	r2, r3, #3
 800490e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004910:	4413      	add	r3, r2
 8004912:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004916:	647b      	str	r3, [r7, #68]	@ 0x44
 8004918:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800491a:	b29a      	uxth	r2, r3
 800491c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800491e:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	6818      	ldr	r0, [r3, #0]
 8004924:	68bb      	ldr	r3, [r7, #8]
 8004926:	6959      	ldr	r1, [r3, #20]
 8004928:	68bb      	ldr	r3, [r7, #8]
 800492a:	891a      	ldrh	r2, [r3, #8]
 800492c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800492e:	b29b      	uxth	r3, r3
 8004930:	f004 faa7 	bl	8008e82 <USB_WritePMA>
 8004934:	e20a      	b.n	8004d4c <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800493e:	b29b      	uxth	r3, r3
 8004940:	461a      	mov	r2, r3
 8004942:	68bb      	ldr	r3, [r7, #8]
 8004944:	781b      	ldrb	r3, [r3, #0]
 8004946:	00db      	lsls	r3, r3, #3
 8004948:	4413      	add	r3, r2
 800494a:	68fa      	ldr	r2, [r7, #12]
 800494c:	6812      	ldr	r2, [r2, #0]
 800494e:	4413      	add	r3, r2
 8004950:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004954:	881b      	ldrh	r3, [r3, #0]
 8004956:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800495a:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 800495e:	68bb      	ldr	r3, [r7, #8]
 8004960:	699a      	ldr	r2, [r3, #24]
 8004962:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8004966:	429a      	cmp	r2, r3
 8004968:	d307      	bcc.n	800497a <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 800496a:	68bb      	ldr	r3, [r7, #8]
 800496c:	699a      	ldr	r2, [r3, #24]
 800496e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8004972:	1ad2      	subs	r2, r2, r3
 8004974:	68bb      	ldr	r3, [r7, #8]
 8004976:	619a      	str	r2, [r3, #24]
 8004978:	e002      	b.n	8004980 <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 800497a:	68bb      	ldr	r3, [r7, #8]
 800497c:	2200      	movs	r2, #0
 800497e:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8004980:	68bb      	ldr	r3, [r7, #8]
 8004982:	699b      	ldr	r3, [r3, #24]
 8004984:	2b00      	cmp	r3, #0
 8004986:	f040 80f6 	bne.w	8004b76 <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800498a:	68bb      	ldr	r3, [r7, #8]
 800498c:	785b      	ldrb	r3, [r3, #1]
 800498e:	2b00      	cmp	r3, #0
 8004990:	d126      	bne.n	80049e0 <HAL_PCD_EP_DB_Transmit+0x4b2>
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	677b      	str	r3, [r7, #116]	@ 0x74
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80049a0:	b29b      	uxth	r3, r3
 80049a2:	461a      	mov	r2, r3
 80049a4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80049a6:	4413      	add	r3, r2
 80049a8:	677b      	str	r3, [r7, #116]	@ 0x74
 80049aa:	68bb      	ldr	r3, [r7, #8]
 80049ac:	781b      	ldrb	r3, [r3, #0]
 80049ae:	00da      	lsls	r2, r3, #3
 80049b0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80049b2:	4413      	add	r3, r2
 80049b4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80049b8:	673b      	str	r3, [r7, #112]	@ 0x70
 80049ba:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80049bc:	881b      	ldrh	r3, [r3, #0]
 80049be:	b29b      	uxth	r3, r3
 80049c0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80049c4:	b29a      	uxth	r2, r3
 80049c6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80049c8:	801a      	strh	r2, [r3, #0]
 80049ca:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80049cc:	881b      	ldrh	r3, [r3, #0]
 80049ce:	b29b      	uxth	r3, r3
 80049d0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80049d4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80049d8:	b29a      	uxth	r2, r3
 80049da:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80049dc:	801a      	strh	r2, [r3, #0]
 80049de:	e01a      	b.n	8004a16 <HAL_PCD_EP_DB_Transmit+0x4e8>
 80049e0:	68bb      	ldr	r3, [r7, #8]
 80049e2:	785b      	ldrb	r3, [r3, #1]
 80049e4:	2b01      	cmp	r3, #1
 80049e6:	d116      	bne.n	8004a16 <HAL_PCD_EP_DB_Transmit+0x4e8>
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80049f6:	b29b      	uxth	r3, r3
 80049f8:	461a      	mov	r2, r3
 80049fa:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80049fc:	4413      	add	r3, r2
 80049fe:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004a00:	68bb      	ldr	r3, [r7, #8]
 8004a02:	781b      	ldrb	r3, [r3, #0]
 8004a04:	00da      	lsls	r2, r3, #3
 8004a06:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004a08:	4413      	add	r3, r2
 8004a0a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004a0e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004a10:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004a12:	2200      	movs	r2, #0
 8004a14:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004a1e:	68bb      	ldr	r3, [r7, #8]
 8004a20:	785b      	ldrb	r3, [r3, #1]
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d12f      	bne.n	8004a86 <HAL_PCD_EP_DB_Transmit+0x558>
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004a36:	b29b      	uxth	r3, r3
 8004a38:	461a      	mov	r2, r3
 8004a3a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004a3e:	4413      	add	r3, r2
 8004a40:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004a44:	68bb      	ldr	r3, [r7, #8]
 8004a46:	781b      	ldrb	r3, [r3, #0]
 8004a48:	00da      	lsls	r2, r3, #3
 8004a4a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004a4e:	4413      	add	r3, r2
 8004a50:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004a54:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004a58:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004a5c:	881b      	ldrh	r3, [r3, #0]
 8004a5e:	b29b      	uxth	r3, r3
 8004a60:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004a64:	b29a      	uxth	r2, r3
 8004a66:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004a6a:	801a      	strh	r2, [r3, #0]
 8004a6c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004a70:	881b      	ldrh	r3, [r3, #0]
 8004a72:	b29b      	uxth	r3, r3
 8004a74:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004a78:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004a7c:	b29a      	uxth	r2, r3
 8004a7e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004a82:	801a      	strh	r2, [r3, #0]
 8004a84:	e01c      	b.n	8004ac0 <HAL_PCD_EP_DB_Transmit+0x592>
 8004a86:	68bb      	ldr	r3, [r7, #8]
 8004a88:	785b      	ldrb	r3, [r3, #1]
 8004a8a:	2b01      	cmp	r3, #1
 8004a8c:	d118      	bne.n	8004ac0 <HAL_PCD_EP_DB_Transmit+0x592>
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004a96:	b29b      	uxth	r3, r3
 8004a98:	461a      	mov	r2, r3
 8004a9a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004a9e:	4413      	add	r3, r2
 8004aa0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004aa4:	68bb      	ldr	r3, [r7, #8]
 8004aa6:	781b      	ldrb	r3, [r3, #0]
 8004aa8:	00da      	lsls	r2, r3, #3
 8004aaa:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004aae:	4413      	add	r3, r2
 8004ab0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004ab4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004ab8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004abc:	2200      	movs	r2, #0
 8004abe:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8004ac0:	68bb      	ldr	r3, [r7, #8]
 8004ac2:	78db      	ldrb	r3, [r3, #3]
 8004ac4:	2b02      	cmp	r3, #2
 8004ac6:	d127      	bne.n	8004b18 <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	461a      	mov	r2, r3
 8004ace:	68bb      	ldr	r3, [r7, #8]
 8004ad0:	781b      	ldrb	r3, [r3, #0]
 8004ad2:	009b      	lsls	r3, r3, #2
 8004ad4:	4413      	add	r3, r2
 8004ad6:	881b      	ldrh	r3, [r3, #0]
 8004ad8:	b29b      	uxth	r3, r3
 8004ada:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004ade:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004ae2:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8004ae6:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8004aea:	f083 0320 	eor.w	r3, r3, #32
 8004aee:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	461a      	mov	r2, r3
 8004af8:	68bb      	ldr	r3, [r7, #8]
 8004afa:	781b      	ldrb	r3, [r3, #0]
 8004afc:	009b      	lsls	r3, r3, #2
 8004afe:	441a      	add	r2, r3
 8004b00:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8004b04:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004b08:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004b0c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004b10:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004b14:	b29b      	uxth	r3, r3
 8004b16:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8004b18:	68bb      	ldr	r3, [r7, #8]
 8004b1a:	781b      	ldrb	r3, [r3, #0]
 8004b1c:	4619      	mov	r1, r3
 8004b1e:	68f8      	ldr	r0, [r7, #12]
 8004b20:	f008 ff99 	bl	800da56 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8004b24:	88fb      	ldrh	r3, [r7, #6]
 8004b26:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d121      	bne.n	8004b72 <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	461a      	mov	r2, r3
 8004b34:	68bb      	ldr	r3, [r7, #8]
 8004b36:	781b      	ldrb	r3, [r3, #0]
 8004b38:	009b      	lsls	r3, r3, #2
 8004b3a:	4413      	add	r3, r2
 8004b3c:	881b      	ldrh	r3, [r3, #0]
 8004b3e:	b29b      	uxth	r3, r3
 8004b40:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004b44:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b48:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	461a      	mov	r2, r3
 8004b52:	68bb      	ldr	r3, [r7, #8]
 8004b54:	781b      	ldrb	r3, [r3, #0]
 8004b56:	009b      	lsls	r3, r3, #2
 8004b58:	441a      	add	r2, r3
 8004b5a:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8004b5e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004b62:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004b66:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004b6a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004b6e:	b29b      	uxth	r3, r3
 8004b70:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8004b72:	2300      	movs	r3, #0
 8004b74:	e113      	b.n	8004d9e <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8004b76:	88fb      	ldrh	r3, [r7, #6]
 8004b78:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d121      	bne.n	8004bc4 <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	461a      	mov	r2, r3
 8004b86:	68bb      	ldr	r3, [r7, #8]
 8004b88:	781b      	ldrb	r3, [r3, #0]
 8004b8a:	009b      	lsls	r3, r3, #2
 8004b8c:	4413      	add	r3, r2
 8004b8e:	881b      	ldrh	r3, [r3, #0]
 8004b90:	b29b      	uxth	r3, r3
 8004b92:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004b96:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b9a:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	461a      	mov	r2, r3
 8004ba4:	68bb      	ldr	r3, [r7, #8]
 8004ba6:	781b      	ldrb	r3, [r3, #0]
 8004ba8:	009b      	lsls	r3, r3, #2
 8004baa:	441a      	add	r2, r3
 8004bac:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8004bb0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004bb4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004bb8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004bbc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004bc0:	b29b      	uxth	r3, r3
 8004bc2:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8004bc4:	68bb      	ldr	r3, [r7, #8]
 8004bc6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004bca:	2b01      	cmp	r3, #1
 8004bcc:	f040 80be 	bne.w	8004d4c <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8004bd0:	68bb      	ldr	r3, [r7, #8]
 8004bd2:	695a      	ldr	r2, [r3, #20]
 8004bd4:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8004bd8:	441a      	add	r2, r3
 8004bda:	68bb      	ldr	r3, [r7, #8]
 8004bdc:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8004bde:	68bb      	ldr	r3, [r7, #8]
 8004be0:	69da      	ldr	r2, [r3, #28]
 8004be2:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8004be6:	441a      	add	r2, r3
 8004be8:	68bb      	ldr	r3, [r7, #8]
 8004bea:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8004bec:	68bb      	ldr	r3, [r7, #8]
 8004bee:	6a1a      	ldr	r2, [r3, #32]
 8004bf0:	68bb      	ldr	r3, [r7, #8]
 8004bf2:	691b      	ldr	r3, [r3, #16]
 8004bf4:	429a      	cmp	r2, r3
 8004bf6:	d309      	bcc.n	8004c0c <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 8004bf8:	68bb      	ldr	r3, [r7, #8]
 8004bfa:	691b      	ldr	r3, [r3, #16]
 8004bfc:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8004bfe:	68bb      	ldr	r3, [r7, #8]
 8004c00:	6a1a      	ldr	r2, [r3, #32]
 8004c02:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004c04:	1ad2      	subs	r2, r2, r3
 8004c06:	68bb      	ldr	r3, [r7, #8]
 8004c08:	621a      	str	r2, [r3, #32]
 8004c0a:	e015      	b.n	8004c38 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 8004c0c:	68bb      	ldr	r3, [r7, #8]
 8004c0e:	6a1b      	ldr	r3, [r3, #32]
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d107      	bne.n	8004c24 <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 8004c14:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8004c18:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8004c1a:	68bb      	ldr	r3, [r7, #8]
 8004c1c:	2200      	movs	r2, #0
 8004c1e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8004c22:	e009      	b.n	8004c38 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 8004c24:	68bb      	ldr	r3, [r7, #8]
 8004c26:	6a1b      	ldr	r3, [r3, #32]
 8004c28:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8004c2a:	68bb      	ldr	r3, [r7, #8]
 8004c2c:	2200      	movs	r2, #0
 8004c2e:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8004c30:	68bb      	ldr	r3, [r7, #8]
 8004c32:	2200      	movs	r2, #0
 8004c34:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004c3e:	68bb      	ldr	r3, [r7, #8]
 8004c40:	785b      	ldrb	r3, [r3, #1]
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d15f      	bne.n	8004d06 <HAL_PCD_EP_DB_Transmit+0x7d8>
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004c54:	b29b      	uxth	r3, r3
 8004c56:	461a      	mov	r2, r3
 8004c58:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004c5a:	4413      	add	r3, r2
 8004c5c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004c5e:	68bb      	ldr	r3, [r7, #8]
 8004c60:	781b      	ldrb	r3, [r3, #0]
 8004c62:	00da      	lsls	r2, r3, #3
 8004c64:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004c66:	4413      	add	r3, r2
 8004c68:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004c6c:	667b      	str	r3, [r7, #100]	@ 0x64
 8004c6e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004c70:	881b      	ldrh	r3, [r3, #0]
 8004c72:	b29b      	uxth	r3, r3
 8004c74:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004c78:	b29a      	uxth	r2, r3
 8004c7a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004c7c:	801a      	strh	r2, [r3, #0]
 8004c7e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d10a      	bne.n	8004c9a <HAL_PCD_EP_DB_Transmit+0x76c>
 8004c84:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004c86:	881b      	ldrh	r3, [r3, #0]
 8004c88:	b29b      	uxth	r3, r3
 8004c8a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004c8e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004c92:	b29a      	uxth	r2, r3
 8004c94:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004c96:	801a      	strh	r2, [r3, #0]
 8004c98:	e04e      	b.n	8004d38 <HAL_PCD_EP_DB_Transmit+0x80a>
 8004c9a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004c9c:	2b3e      	cmp	r3, #62	@ 0x3e
 8004c9e:	d816      	bhi.n	8004cce <HAL_PCD_EP_DB_Transmit+0x7a0>
 8004ca0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004ca2:	085b      	lsrs	r3, r3, #1
 8004ca4:	663b      	str	r3, [r7, #96]	@ 0x60
 8004ca6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004ca8:	f003 0301 	and.w	r3, r3, #1
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d002      	beq.n	8004cb6 <HAL_PCD_EP_DB_Transmit+0x788>
 8004cb0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004cb2:	3301      	adds	r3, #1
 8004cb4:	663b      	str	r3, [r7, #96]	@ 0x60
 8004cb6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004cb8:	881b      	ldrh	r3, [r3, #0]
 8004cba:	b29a      	uxth	r2, r3
 8004cbc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004cbe:	b29b      	uxth	r3, r3
 8004cc0:	029b      	lsls	r3, r3, #10
 8004cc2:	b29b      	uxth	r3, r3
 8004cc4:	4313      	orrs	r3, r2
 8004cc6:	b29a      	uxth	r2, r3
 8004cc8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004cca:	801a      	strh	r2, [r3, #0]
 8004ccc:	e034      	b.n	8004d38 <HAL_PCD_EP_DB_Transmit+0x80a>
 8004cce:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004cd0:	095b      	lsrs	r3, r3, #5
 8004cd2:	663b      	str	r3, [r7, #96]	@ 0x60
 8004cd4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004cd6:	f003 031f 	and.w	r3, r3, #31
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d102      	bne.n	8004ce4 <HAL_PCD_EP_DB_Transmit+0x7b6>
 8004cde:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004ce0:	3b01      	subs	r3, #1
 8004ce2:	663b      	str	r3, [r7, #96]	@ 0x60
 8004ce4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004ce6:	881b      	ldrh	r3, [r3, #0]
 8004ce8:	b29a      	uxth	r2, r3
 8004cea:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004cec:	b29b      	uxth	r3, r3
 8004cee:	029b      	lsls	r3, r3, #10
 8004cf0:	b29b      	uxth	r3, r3
 8004cf2:	4313      	orrs	r3, r2
 8004cf4:	b29b      	uxth	r3, r3
 8004cf6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004cfa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004cfe:	b29a      	uxth	r2, r3
 8004d00:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004d02:	801a      	strh	r2, [r3, #0]
 8004d04:	e018      	b.n	8004d38 <HAL_PCD_EP_DB_Transmit+0x80a>
 8004d06:	68bb      	ldr	r3, [r7, #8]
 8004d08:	785b      	ldrb	r3, [r3, #1]
 8004d0a:	2b01      	cmp	r3, #1
 8004d0c:	d114      	bne.n	8004d38 <HAL_PCD_EP_DB_Transmit+0x80a>
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004d16:	b29b      	uxth	r3, r3
 8004d18:	461a      	mov	r2, r3
 8004d1a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004d1c:	4413      	add	r3, r2
 8004d1e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004d20:	68bb      	ldr	r3, [r7, #8]
 8004d22:	781b      	ldrb	r3, [r3, #0]
 8004d24:	00da      	lsls	r2, r3, #3
 8004d26:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004d28:	4413      	add	r3, r2
 8004d2a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004d2e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004d30:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004d32:	b29a      	uxth	r2, r3
 8004d34:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004d36:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	6818      	ldr	r0, [r3, #0]
 8004d3c:	68bb      	ldr	r3, [r7, #8]
 8004d3e:	6959      	ldr	r1, [r3, #20]
 8004d40:	68bb      	ldr	r3, [r7, #8]
 8004d42:	895a      	ldrh	r2, [r3, #10]
 8004d44:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004d46:	b29b      	uxth	r3, r3
 8004d48:	f004 f89b 	bl	8008e82 <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	461a      	mov	r2, r3
 8004d52:	68bb      	ldr	r3, [r7, #8]
 8004d54:	781b      	ldrb	r3, [r3, #0]
 8004d56:	009b      	lsls	r3, r3, #2
 8004d58:	4413      	add	r3, r2
 8004d5a:	881b      	ldrh	r3, [r3, #0]
 8004d5c:	b29b      	uxth	r3, r3
 8004d5e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004d62:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004d66:	82fb      	strh	r3, [r7, #22]
 8004d68:	8afb      	ldrh	r3, [r7, #22]
 8004d6a:	f083 0310 	eor.w	r3, r3, #16
 8004d6e:	82fb      	strh	r3, [r7, #22]
 8004d70:	8afb      	ldrh	r3, [r7, #22]
 8004d72:	f083 0320 	eor.w	r3, r3, #32
 8004d76:	82fb      	strh	r3, [r7, #22]
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	461a      	mov	r2, r3
 8004d7e:	68bb      	ldr	r3, [r7, #8]
 8004d80:	781b      	ldrb	r3, [r3, #0]
 8004d82:	009b      	lsls	r3, r3, #2
 8004d84:	441a      	add	r2, r3
 8004d86:	8afb      	ldrh	r3, [r7, #22]
 8004d88:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004d8c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004d90:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004d94:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004d98:	b29b      	uxth	r3, r3
 8004d9a:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8004d9c:	2300      	movs	r3, #0
}
 8004d9e:	4618      	mov	r0, r3
 8004da0:	3798      	adds	r7, #152	@ 0x98
 8004da2:	46bd      	mov	sp, r7
 8004da4:	bd80      	pop	{r7, pc}

08004da6 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8004da6:	b480      	push	{r7}
 8004da8:	b087      	sub	sp, #28
 8004daa:	af00      	add	r7, sp, #0
 8004dac:	60f8      	str	r0, [r7, #12]
 8004dae:	607b      	str	r3, [r7, #4]
 8004db0:	460b      	mov	r3, r1
 8004db2:	817b      	strh	r3, [r7, #10]
 8004db4:	4613      	mov	r3, r2
 8004db6:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8004db8:	897b      	ldrh	r3, [r7, #10]
 8004dba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004dbe:	b29b      	uxth	r3, r3
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d00b      	beq.n	8004ddc <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004dc4:	897b      	ldrh	r3, [r7, #10]
 8004dc6:	f003 0207 	and.w	r2, r3, #7
 8004dca:	4613      	mov	r3, r2
 8004dcc:	009b      	lsls	r3, r3, #2
 8004dce:	4413      	add	r3, r2
 8004dd0:	00db      	lsls	r3, r3, #3
 8004dd2:	3310      	adds	r3, #16
 8004dd4:	68fa      	ldr	r2, [r7, #12]
 8004dd6:	4413      	add	r3, r2
 8004dd8:	617b      	str	r3, [r7, #20]
 8004dda:	e009      	b.n	8004df0 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004ddc:	897a      	ldrh	r2, [r7, #10]
 8004dde:	4613      	mov	r3, r2
 8004de0:	009b      	lsls	r3, r3, #2
 8004de2:	4413      	add	r3, r2
 8004de4:	00db      	lsls	r3, r3, #3
 8004de6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8004dea:	68fa      	ldr	r2, [r7, #12]
 8004dec:	4413      	add	r3, r2
 8004dee:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8004df0:	893b      	ldrh	r3, [r7, #8]
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d107      	bne.n	8004e06 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8004df6:	697b      	ldr	r3, [r7, #20]
 8004df8:	2200      	movs	r2, #0
 8004dfa:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	b29a      	uxth	r2, r3
 8004e00:	697b      	ldr	r3, [r7, #20]
 8004e02:	80da      	strh	r2, [r3, #6]
 8004e04:	e00b      	b.n	8004e1e <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8004e06:	697b      	ldr	r3, [r7, #20]
 8004e08:	2201      	movs	r2, #1
 8004e0a:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	b29a      	uxth	r2, r3
 8004e10:	697b      	ldr	r3, [r7, #20]
 8004e12:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	0c1b      	lsrs	r3, r3, #16
 8004e18:	b29a      	uxth	r2, r3
 8004e1a:	697b      	ldr	r3, [r7, #20]
 8004e1c:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8004e1e:	2300      	movs	r3, #0
}
 8004e20:	4618      	mov	r0, r3
 8004e22:	371c      	adds	r7, #28
 8004e24:	46bd      	mov	sp, r7
 8004e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e2a:	4770      	bx	lr

08004e2c <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8004e2c:	b480      	push	{r7}
 8004e2e:	b085      	sub	sp, #20
 8004e30:	af00      	add	r7, sp, #0
 8004e32:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	2201      	movs	r2, #1
 8004e3e:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	2200      	movs	r2, #0
 8004e46:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8004e50:	b29b      	uxth	r3, r3
 8004e52:	f043 0301 	orr.w	r3, r3, #1
 8004e56:	b29a      	uxth	r2, r3
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8004e64:	b29b      	uxth	r3, r3
 8004e66:	f043 0302 	orr.w	r3, r3, #2
 8004e6a:	b29a      	uxth	r2, r3
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 8004e72:	2300      	movs	r3, #0
}
 8004e74:	4618      	mov	r0, r3
 8004e76:	3714      	adds	r7, #20
 8004e78:	46bd      	mov	sp, r7
 8004e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e7e:	4770      	bx	lr

08004e80 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004e80:	b480      	push	{r7}
 8004e82:	b085      	sub	sp, #20
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d141      	bne.n	8004f12 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004e8e:	4b4b      	ldr	r3, [pc, #300]	@ (8004fbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004e96:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e9a:	d131      	bne.n	8004f00 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004e9c:	4b47      	ldr	r3, [pc, #284]	@ (8004fbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004ea2:	4a46      	ldr	r2, [pc, #280]	@ (8004fbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ea4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004ea8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004eac:	4b43      	ldr	r3, [pc, #268]	@ (8004fbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004eb4:	4a41      	ldr	r2, [pc, #260]	@ (8004fbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004eb6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004eba:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004ebc:	4b40      	ldr	r3, [pc, #256]	@ (8004fc0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	2232      	movs	r2, #50	@ 0x32
 8004ec2:	fb02 f303 	mul.w	r3, r2, r3
 8004ec6:	4a3f      	ldr	r2, [pc, #252]	@ (8004fc4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004ec8:	fba2 2303 	umull	r2, r3, r2, r3
 8004ecc:	0c9b      	lsrs	r3, r3, #18
 8004ece:	3301      	adds	r3, #1
 8004ed0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004ed2:	e002      	b.n	8004eda <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	3b01      	subs	r3, #1
 8004ed8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004eda:	4b38      	ldr	r3, [pc, #224]	@ (8004fbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004edc:	695b      	ldr	r3, [r3, #20]
 8004ede:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ee2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ee6:	d102      	bne.n	8004eee <HAL_PWREx_ControlVoltageScaling+0x6e>
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d1f2      	bne.n	8004ed4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004eee:	4b33      	ldr	r3, [pc, #204]	@ (8004fbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ef0:	695b      	ldr	r3, [r3, #20]
 8004ef2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ef6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004efa:	d158      	bne.n	8004fae <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004efc:	2303      	movs	r3, #3
 8004efe:	e057      	b.n	8004fb0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004f00:	4b2e      	ldr	r3, [pc, #184]	@ (8004fbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f02:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004f06:	4a2d      	ldr	r2, [pc, #180]	@ (8004fbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f08:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004f0c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004f10:	e04d      	b.n	8004fae <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004f18:	d141      	bne.n	8004f9e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004f1a:	4b28      	ldr	r3, [pc, #160]	@ (8004fbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004f22:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f26:	d131      	bne.n	8004f8c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004f28:	4b24      	ldr	r3, [pc, #144]	@ (8004fbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004f2e:	4a23      	ldr	r2, [pc, #140]	@ (8004fbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f30:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004f34:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004f38:	4b20      	ldr	r3, [pc, #128]	@ (8004fbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004f40:	4a1e      	ldr	r2, [pc, #120]	@ (8004fbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f42:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004f46:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004f48:	4b1d      	ldr	r3, [pc, #116]	@ (8004fc0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	2232      	movs	r2, #50	@ 0x32
 8004f4e:	fb02 f303 	mul.w	r3, r2, r3
 8004f52:	4a1c      	ldr	r2, [pc, #112]	@ (8004fc4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004f54:	fba2 2303 	umull	r2, r3, r2, r3
 8004f58:	0c9b      	lsrs	r3, r3, #18
 8004f5a:	3301      	adds	r3, #1
 8004f5c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004f5e:	e002      	b.n	8004f66 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	3b01      	subs	r3, #1
 8004f64:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004f66:	4b15      	ldr	r3, [pc, #84]	@ (8004fbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f68:	695b      	ldr	r3, [r3, #20]
 8004f6a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f6e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f72:	d102      	bne.n	8004f7a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d1f2      	bne.n	8004f60 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004f7a:	4b10      	ldr	r3, [pc, #64]	@ (8004fbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f7c:	695b      	ldr	r3, [r3, #20]
 8004f7e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f82:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f86:	d112      	bne.n	8004fae <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004f88:	2303      	movs	r3, #3
 8004f8a:	e011      	b.n	8004fb0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004f8c:	4b0b      	ldr	r3, [pc, #44]	@ (8004fbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f8e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004f92:	4a0a      	ldr	r2, [pc, #40]	@ (8004fbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f94:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004f98:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004f9c:	e007      	b.n	8004fae <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004f9e:	4b07      	ldr	r3, [pc, #28]	@ (8004fbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004fa6:	4a05      	ldr	r2, [pc, #20]	@ (8004fbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004fa8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004fac:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8004fae:	2300      	movs	r3, #0
}
 8004fb0:	4618      	mov	r0, r3
 8004fb2:	3714      	adds	r7, #20
 8004fb4:	46bd      	mov	sp, r7
 8004fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fba:	4770      	bx	lr
 8004fbc:	40007000 	.word	0x40007000
 8004fc0:	20000000 	.word	0x20000000
 8004fc4:	431bde83 	.word	0x431bde83

08004fc8 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8004fc8:	b480      	push	{r7}
 8004fca:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8004fcc:	4b05      	ldr	r3, [pc, #20]	@ (8004fe4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004fce:	689b      	ldr	r3, [r3, #8]
 8004fd0:	4a04      	ldr	r2, [pc, #16]	@ (8004fe4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004fd2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004fd6:	6093      	str	r3, [r2, #8]
}
 8004fd8:	bf00      	nop
 8004fda:	46bd      	mov	sp, r7
 8004fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe0:	4770      	bx	lr
 8004fe2:	bf00      	nop
 8004fe4:	40007000 	.word	0x40007000

08004fe8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004fe8:	b580      	push	{r7, lr}
 8004fea:	b088      	sub	sp, #32
 8004fec:	af00      	add	r7, sp, #0
 8004fee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d101      	bne.n	8004ffa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004ff6:	2301      	movs	r3, #1
 8004ff8:	e2fe      	b.n	80055f8 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	f003 0301 	and.w	r3, r3, #1
 8005002:	2b00      	cmp	r3, #0
 8005004:	d075      	beq.n	80050f2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005006:	4b97      	ldr	r3, [pc, #604]	@ (8005264 <HAL_RCC_OscConfig+0x27c>)
 8005008:	689b      	ldr	r3, [r3, #8]
 800500a:	f003 030c 	and.w	r3, r3, #12
 800500e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005010:	4b94      	ldr	r3, [pc, #592]	@ (8005264 <HAL_RCC_OscConfig+0x27c>)
 8005012:	68db      	ldr	r3, [r3, #12]
 8005014:	f003 0303 	and.w	r3, r3, #3
 8005018:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800501a:	69bb      	ldr	r3, [r7, #24]
 800501c:	2b0c      	cmp	r3, #12
 800501e:	d102      	bne.n	8005026 <HAL_RCC_OscConfig+0x3e>
 8005020:	697b      	ldr	r3, [r7, #20]
 8005022:	2b03      	cmp	r3, #3
 8005024:	d002      	beq.n	800502c <HAL_RCC_OscConfig+0x44>
 8005026:	69bb      	ldr	r3, [r7, #24]
 8005028:	2b08      	cmp	r3, #8
 800502a:	d10b      	bne.n	8005044 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800502c:	4b8d      	ldr	r3, [pc, #564]	@ (8005264 <HAL_RCC_OscConfig+0x27c>)
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005034:	2b00      	cmp	r3, #0
 8005036:	d05b      	beq.n	80050f0 <HAL_RCC_OscConfig+0x108>
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	685b      	ldr	r3, [r3, #4]
 800503c:	2b00      	cmp	r3, #0
 800503e:	d157      	bne.n	80050f0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005040:	2301      	movs	r3, #1
 8005042:	e2d9      	b.n	80055f8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	685b      	ldr	r3, [r3, #4]
 8005048:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800504c:	d106      	bne.n	800505c <HAL_RCC_OscConfig+0x74>
 800504e:	4b85      	ldr	r3, [pc, #532]	@ (8005264 <HAL_RCC_OscConfig+0x27c>)
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	4a84      	ldr	r2, [pc, #528]	@ (8005264 <HAL_RCC_OscConfig+0x27c>)
 8005054:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005058:	6013      	str	r3, [r2, #0]
 800505a:	e01d      	b.n	8005098 <HAL_RCC_OscConfig+0xb0>
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	685b      	ldr	r3, [r3, #4]
 8005060:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005064:	d10c      	bne.n	8005080 <HAL_RCC_OscConfig+0x98>
 8005066:	4b7f      	ldr	r3, [pc, #508]	@ (8005264 <HAL_RCC_OscConfig+0x27c>)
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	4a7e      	ldr	r2, [pc, #504]	@ (8005264 <HAL_RCC_OscConfig+0x27c>)
 800506c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005070:	6013      	str	r3, [r2, #0]
 8005072:	4b7c      	ldr	r3, [pc, #496]	@ (8005264 <HAL_RCC_OscConfig+0x27c>)
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	4a7b      	ldr	r2, [pc, #492]	@ (8005264 <HAL_RCC_OscConfig+0x27c>)
 8005078:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800507c:	6013      	str	r3, [r2, #0]
 800507e:	e00b      	b.n	8005098 <HAL_RCC_OscConfig+0xb0>
 8005080:	4b78      	ldr	r3, [pc, #480]	@ (8005264 <HAL_RCC_OscConfig+0x27c>)
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	4a77      	ldr	r2, [pc, #476]	@ (8005264 <HAL_RCC_OscConfig+0x27c>)
 8005086:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800508a:	6013      	str	r3, [r2, #0]
 800508c:	4b75      	ldr	r3, [pc, #468]	@ (8005264 <HAL_RCC_OscConfig+0x27c>)
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	4a74      	ldr	r2, [pc, #464]	@ (8005264 <HAL_RCC_OscConfig+0x27c>)
 8005092:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005096:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	685b      	ldr	r3, [r3, #4]
 800509c:	2b00      	cmp	r3, #0
 800509e:	d013      	beq.n	80050c8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050a0:	f7fc ff24 	bl	8001eec <HAL_GetTick>
 80050a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80050a6:	e008      	b.n	80050ba <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80050a8:	f7fc ff20 	bl	8001eec <HAL_GetTick>
 80050ac:	4602      	mov	r2, r0
 80050ae:	693b      	ldr	r3, [r7, #16]
 80050b0:	1ad3      	subs	r3, r2, r3
 80050b2:	2b64      	cmp	r3, #100	@ 0x64
 80050b4:	d901      	bls.n	80050ba <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80050b6:	2303      	movs	r3, #3
 80050b8:	e29e      	b.n	80055f8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80050ba:	4b6a      	ldr	r3, [pc, #424]	@ (8005264 <HAL_RCC_OscConfig+0x27c>)
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d0f0      	beq.n	80050a8 <HAL_RCC_OscConfig+0xc0>
 80050c6:	e014      	b.n	80050f2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050c8:	f7fc ff10 	bl	8001eec <HAL_GetTick>
 80050cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80050ce:	e008      	b.n	80050e2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80050d0:	f7fc ff0c 	bl	8001eec <HAL_GetTick>
 80050d4:	4602      	mov	r2, r0
 80050d6:	693b      	ldr	r3, [r7, #16]
 80050d8:	1ad3      	subs	r3, r2, r3
 80050da:	2b64      	cmp	r3, #100	@ 0x64
 80050dc:	d901      	bls.n	80050e2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80050de:	2303      	movs	r3, #3
 80050e0:	e28a      	b.n	80055f8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80050e2:	4b60      	ldr	r3, [pc, #384]	@ (8005264 <HAL_RCC_OscConfig+0x27c>)
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d1f0      	bne.n	80050d0 <HAL_RCC_OscConfig+0xe8>
 80050ee:	e000      	b.n	80050f2 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80050f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	f003 0302 	and.w	r3, r3, #2
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d075      	beq.n	80051ea <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80050fe:	4b59      	ldr	r3, [pc, #356]	@ (8005264 <HAL_RCC_OscConfig+0x27c>)
 8005100:	689b      	ldr	r3, [r3, #8]
 8005102:	f003 030c 	and.w	r3, r3, #12
 8005106:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005108:	4b56      	ldr	r3, [pc, #344]	@ (8005264 <HAL_RCC_OscConfig+0x27c>)
 800510a:	68db      	ldr	r3, [r3, #12]
 800510c:	f003 0303 	and.w	r3, r3, #3
 8005110:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8005112:	69bb      	ldr	r3, [r7, #24]
 8005114:	2b0c      	cmp	r3, #12
 8005116:	d102      	bne.n	800511e <HAL_RCC_OscConfig+0x136>
 8005118:	697b      	ldr	r3, [r7, #20]
 800511a:	2b02      	cmp	r3, #2
 800511c:	d002      	beq.n	8005124 <HAL_RCC_OscConfig+0x13c>
 800511e:	69bb      	ldr	r3, [r7, #24]
 8005120:	2b04      	cmp	r3, #4
 8005122:	d11f      	bne.n	8005164 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005124:	4b4f      	ldr	r3, [pc, #316]	@ (8005264 <HAL_RCC_OscConfig+0x27c>)
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800512c:	2b00      	cmp	r3, #0
 800512e:	d005      	beq.n	800513c <HAL_RCC_OscConfig+0x154>
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	68db      	ldr	r3, [r3, #12]
 8005134:	2b00      	cmp	r3, #0
 8005136:	d101      	bne.n	800513c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8005138:	2301      	movs	r3, #1
 800513a:	e25d      	b.n	80055f8 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800513c:	4b49      	ldr	r3, [pc, #292]	@ (8005264 <HAL_RCC_OscConfig+0x27c>)
 800513e:	685b      	ldr	r3, [r3, #4]
 8005140:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	691b      	ldr	r3, [r3, #16]
 8005148:	061b      	lsls	r3, r3, #24
 800514a:	4946      	ldr	r1, [pc, #280]	@ (8005264 <HAL_RCC_OscConfig+0x27c>)
 800514c:	4313      	orrs	r3, r2
 800514e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005150:	4b45      	ldr	r3, [pc, #276]	@ (8005268 <HAL_RCC_OscConfig+0x280>)
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	4618      	mov	r0, r3
 8005156:	f7fc fd01 	bl	8001b5c <HAL_InitTick>
 800515a:	4603      	mov	r3, r0
 800515c:	2b00      	cmp	r3, #0
 800515e:	d043      	beq.n	80051e8 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8005160:	2301      	movs	r3, #1
 8005162:	e249      	b.n	80055f8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	68db      	ldr	r3, [r3, #12]
 8005168:	2b00      	cmp	r3, #0
 800516a:	d023      	beq.n	80051b4 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800516c:	4b3d      	ldr	r3, [pc, #244]	@ (8005264 <HAL_RCC_OscConfig+0x27c>)
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	4a3c      	ldr	r2, [pc, #240]	@ (8005264 <HAL_RCC_OscConfig+0x27c>)
 8005172:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005176:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005178:	f7fc feb8 	bl	8001eec <HAL_GetTick>
 800517c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800517e:	e008      	b.n	8005192 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005180:	f7fc feb4 	bl	8001eec <HAL_GetTick>
 8005184:	4602      	mov	r2, r0
 8005186:	693b      	ldr	r3, [r7, #16]
 8005188:	1ad3      	subs	r3, r2, r3
 800518a:	2b02      	cmp	r3, #2
 800518c:	d901      	bls.n	8005192 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800518e:	2303      	movs	r3, #3
 8005190:	e232      	b.n	80055f8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005192:	4b34      	ldr	r3, [pc, #208]	@ (8005264 <HAL_RCC_OscConfig+0x27c>)
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800519a:	2b00      	cmp	r3, #0
 800519c:	d0f0      	beq.n	8005180 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800519e:	4b31      	ldr	r3, [pc, #196]	@ (8005264 <HAL_RCC_OscConfig+0x27c>)
 80051a0:	685b      	ldr	r3, [r3, #4]
 80051a2:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	691b      	ldr	r3, [r3, #16]
 80051aa:	061b      	lsls	r3, r3, #24
 80051ac:	492d      	ldr	r1, [pc, #180]	@ (8005264 <HAL_RCC_OscConfig+0x27c>)
 80051ae:	4313      	orrs	r3, r2
 80051b0:	604b      	str	r3, [r1, #4]
 80051b2:	e01a      	b.n	80051ea <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80051b4:	4b2b      	ldr	r3, [pc, #172]	@ (8005264 <HAL_RCC_OscConfig+0x27c>)
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	4a2a      	ldr	r2, [pc, #168]	@ (8005264 <HAL_RCC_OscConfig+0x27c>)
 80051ba:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80051be:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051c0:	f7fc fe94 	bl	8001eec <HAL_GetTick>
 80051c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80051c6:	e008      	b.n	80051da <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80051c8:	f7fc fe90 	bl	8001eec <HAL_GetTick>
 80051cc:	4602      	mov	r2, r0
 80051ce:	693b      	ldr	r3, [r7, #16]
 80051d0:	1ad3      	subs	r3, r2, r3
 80051d2:	2b02      	cmp	r3, #2
 80051d4:	d901      	bls.n	80051da <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80051d6:	2303      	movs	r3, #3
 80051d8:	e20e      	b.n	80055f8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80051da:	4b22      	ldr	r3, [pc, #136]	@ (8005264 <HAL_RCC_OscConfig+0x27c>)
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d1f0      	bne.n	80051c8 <HAL_RCC_OscConfig+0x1e0>
 80051e6:	e000      	b.n	80051ea <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80051e8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	f003 0308 	and.w	r3, r3, #8
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d041      	beq.n	800527a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	695b      	ldr	r3, [r3, #20]
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d01c      	beq.n	8005238 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80051fe:	4b19      	ldr	r3, [pc, #100]	@ (8005264 <HAL_RCC_OscConfig+0x27c>)
 8005200:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005204:	4a17      	ldr	r2, [pc, #92]	@ (8005264 <HAL_RCC_OscConfig+0x27c>)
 8005206:	f043 0301 	orr.w	r3, r3, #1
 800520a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800520e:	f7fc fe6d 	bl	8001eec <HAL_GetTick>
 8005212:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005214:	e008      	b.n	8005228 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005216:	f7fc fe69 	bl	8001eec <HAL_GetTick>
 800521a:	4602      	mov	r2, r0
 800521c:	693b      	ldr	r3, [r7, #16]
 800521e:	1ad3      	subs	r3, r2, r3
 8005220:	2b02      	cmp	r3, #2
 8005222:	d901      	bls.n	8005228 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005224:	2303      	movs	r3, #3
 8005226:	e1e7      	b.n	80055f8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005228:	4b0e      	ldr	r3, [pc, #56]	@ (8005264 <HAL_RCC_OscConfig+0x27c>)
 800522a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800522e:	f003 0302 	and.w	r3, r3, #2
 8005232:	2b00      	cmp	r3, #0
 8005234:	d0ef      	beq.n	8005216 <HAL_RCC_OscConfig+0x22e>
 8005236:	e020      	b.n	800527a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005238:	4b0a      	ldr	r3, [pc, #40]	@ (8005264 <HAL_RCC_OscConfig+0x27c>)
 800523a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800523e:	4a09      	ldr	r2, [pc, #36]	@ (8005264 <HAL_RCC_OscConfig+0x27c>)
 8005240:	f023 0301 	bic.w	r3, r3, #1
 8005244:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005248:	f7fc fe50 	bl	8001eec <HAL_GetTick>
 800524c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800524e:	e00d      	b.n	800526c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005250:	f7fc fe4c 	bl	8001eec <HAL_GetTick>
 8005254:	4602      	mov	r2, r0
 8005256:	693b      	ldr	r3, [r7, #16]
 8005258:	1ad3      	subs	r3, r2, r3
 800525a:	2b02      	cmp	r3, #2
 800525c:	d906      	bls.n	800526c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800525e:	2303      	movs	r3, #3
 8005260:	e1ca      	b.n	80055f8 <HAL_RCC_OscConfig+0x610>
 8005262:	bf00      	nop
 8005264:	40021000 	.word	0x40021000
 8005268:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800526c:	4b8c      	ldr	r3, [pc, #560]	@ (80054a0 <HAL_RCC_OscConfig+0x4b8>)
 800526e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005272:	f003 0302 	and.w	r3, r3, #2
 8005276:	2b00      	cmp	r3, #0
 8005278:	d1ea      	bne.n	8005250 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	f003 0304 	and.w	r3, r3, #4
 8005282:	2b00      	cmp	r3, #0
 8005284:	f000 80a6 	beq.w	80053d4 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005288:	2300      	movs	r3, #0
 800528a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800528c:	4b84      	ldr	r3, [pc, #528]	@ (80054a0 <HAL_RCC_OscConfig+0x4b8>)
 800528e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005290:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005294:	2b00      	cmp	r3, #0
 8005296:	d101      	bne.n	800529c <HAL_RCC_OscConfig+0x2b4>
 8005298:	2301      	movs	r3, #1
 800529a:	e000      	b.n	800529e <HAL_RCC_OscConfig+0x2b6>
 800529c:	2300      	movs	r3, #0
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d00d      	beq.n	80052be <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80052a2:	4b7f      	ldr	r3, [pc, #508]	@ (80054a0 <HAL_RCC_OscConfig+0x4b8>)
 80052a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052a6:	4a7e      	ldr	r2, [pc, #504]	@ (80054a0 <HAL_RCC_OscConfig+0x4b8>)
 80052a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80052ac:	6593      	str	r3, [r2, #88]	@ 0x58
 80052ae:	4b7c      	ldr	r3, [pc, #496]	@ (80054a0 <HAL_RCC_OscConfig+0x4b8>)
 80052b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80052b6:	60fb      	str	r3, [r7, #12]
 80052b8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80052ba:	2301      	movs	r3, #1
 80052bc:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80052be:	4b79      	ldr	r3, [pc, #484]	@ (80054a4 <HAL_RCC_OscConfig+0x4bc>)
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d118      	bne.n	80052fc <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80052ca:	4b76      	ldr	r3, [pc, #472]	@ (80054a4 <HAL_RCC_OscConfig+0x4bc>)
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	4a75      	ldr	r2, [pc, #468]	@ (80054a4 <HAL_RCC_OscConfig+0x4bc>)
 80052d0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80052d4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80052d6:	f7fc fe09 	bl	8001eec <HAL_GetTick>
 80052da:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80052dc:	e008      	b.n	80052f0 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80052de:	f7fc fe05 	bl	8001eec <HAL_GetTick>
 80052e2:	4602      	mov	r2, r0
 80052e4:	693b      	ldr	r3, [r7, #16]
 80052e6:	1ad3      	subs	r3, r2, r3
 80052e8:	2b02      	cmp	r3, #2
 80052ea:	d901      	bls.n	80052f0 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80052ec:	2303      	movs	r3, #3
 80052ee:	e183      	b.n	80055f8 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80052f0:	4b6c      	ldr	r3, [pc, #432]	@ (80054a4 <HAL_RCC_OscConfig+0x4bc>)
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d0f0      	beq.n	80052de <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	689b      	ldr	r3, [r3, #8]
 8005300:	2b01      	cmp	r3, #1
 8005302:	d108      	bne.n	8005316 <HAL_RCC_OscConfig+0x32e>
 8005304:	4b66      	ldr	r3, [pc, #408]	@ (80054a0 <HAL_RCC_OscConfig+0x4b8>)
 8005306:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800530a:	4a65      	ldr	r2, [pc, #404]	@ (80054a0 <HAL_RCC_OscConfig+0x4b8>)
 800530c:	f043 0301 	orr.w	r3, r3, #1
 8005310:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005314:	e024      	b.n	8005360 <HAL_RCC_OscConfig+0x378>
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	689b      	ldr	r3, [r3, #8]
 800531a:	2b05      	cmp	r3, #5
 800531c:	d110      	bne.n	8005340 <HAL_RCC_OscConfig+0x358>
 800531e:	4b60      	ldr	r3, [pc, #384]	@ (80054a0 <HAL_RCC_OscConfig+0x4b8>)
 8005320:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005324:	4a5e      	ldr	r2, [pc, #376]	@ (80054a0 <HAL_RCC_OscConfig+0x4b8>)
 8005326:	f043 0304 	orr.w	r3, r3, #4
 800532a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800532e:	4b5c      	ldr	r3, [pc, #368]	@ (80054a0 <HAL_RCC_OscConfig+0x4b8>)
 8005330:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005334:	4a5a      	ldr	r2, [pc, #360]	@ (80054a0 <HAL_RCC_OscConfig+0x4b8>)
 8005336:	f043 0301 	orr.w	r3, r3, #1
 800533a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800533e:	e00f      	b.n	8005360 <HAL_RCC_OscConfig+0x378>
 8005340:	4b57      	ldr	r3, [pc, #348]	@ (80054a0 <HAL_RCC_OscConfig+0x4b8>)
 8005342:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005346:	4a56      	ldr	r2, [pc, #344]	@ (80054a0 <HAL_RCC_OscConfig+0x4b8>)
 8005348:	f023 0301 	bic.w	r3, r3, #1
 800534c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005350:	4b53      	ldr	r3, [pc, #332]	@ (80054a0 <HAL_RCC_OscConfig+0x4b8>)
 8005352:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005356:	4a52      	ldr	r2, [pc, #328]	@ (80054a0 <HAL_RCC_OscConfig+0x4b8>)
 8005358:	f023 0304 	bic.w	r3, r3, #4
 800535c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	689b      	ldr	r3, [r3, #8]
 8005364:	2b00      	cmp	r3, #0
 8005366:	d016      	beq.n	8005396 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005368:	f7fc fdc0 	bl	8001eec <HAL_GetTick>
 800536c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800536e:	e00a      	b.n	8005386 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005370:	f7fc fdbc 	bl	8001eec <HAL_GetTick>
 8005374:	4602      	mov	r2, r0
 8005376:	693b      	ldr	r3, [r7, #16]
 8005378:	1ad3      	subs	r3, r2, r3
 800537a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800537e:	4293      	cmp	r3, r2
 8005380:	d901      	bls.n	8005386 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8005382:	2303      	movs	r3, #3
 8005384:	e138      	b.n	80055f8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005386:	4b46      	ldr	r3, [pc, #280]	@ (80054a0 <HAL_RCC_OscConfig+0x4b8>)
 8005388:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800538c:	f003 0302 	and.w	r3, r3, #2
 8005390:	2b00      	cmp	r3, #0
 8005392:	d0ed      	beq.n	8005370 <HAL_RCC_OscConfig+0x388>
 8005394:	e015      	b.n	80053c2 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005396:	f7fc fda9 	bl	8001eec <HAL_GetTick>
 800539a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800539c:	e00a      	b.n	80053b4 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800539e:	f7fc fda5 	bl	8001eec <HAL_GetTick>
 80053a2:	4602      	mov	r2, r0
 80053a4:	693b      	ldr	r3, [r7, #16]
 80053a6:	1ad3      	subs	r3, r2, r3
 80053a8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80053ac:	4293      	cmp	r3, r2
 80053ae:	d901      	bls.n	80053b4 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80053b0:	2303      	movs	r3, #3
 80053b2:	e121      	b.n	80055f8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80053b4:	4b3a      	ldr	r3, [pc, #232]	@ (80054a0 <HAL_RCC_OscConfig+0x4b8>)
 80053b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80053ba:	f003 0302 	and.w	r3, r3, #2
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d1ed      	bne.n	800539e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80053c2:	7ffb      	ldrb	r3, [r7, #31]
 80053c4:	2b01      	cmp	r3, #1
 80053c6:	d105      	bne.n	80053d4 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80053c8:	4b35      	ldr	r3, [pc, #212]	@ (80054a0 <HAL_RCC_OscConfig+0x4b8>)
 80053ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80053cc:	4a34      	ldr	r2, [pc, #208]	@ (80054a0 <HAL_RCC_OscConfig+0x4b8>)
 80053ce:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80053d2:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	f003 0320 	and.w	r3, r3, #32
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d03c      	beq.n	800545a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	699b      	ldr	r3, [r3, #24]
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d01c      	beq.n	8005422 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80053e8:	4b2d      	ldr	r3, [pc, #180]	@ (80054a0 <HAL_RCC_OscConfig+0x4b8>)
 80053ea:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80053ee:	4a2c      	ldr	r2, [pc, #176]	@ (80054a0 <HAL_RCC_OscConfig+0x4b8>)
 80053f0:	f043 0301 	orr.w	r3, r3, #1
 80053f4:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80053f8:	f7fc fd78 	bl	8001eec <HAL_GetTick>
 80053fc:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80053fe:	e008      	b.n	8005412 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005400:	f7fc fd74 	bl	8001eec <HAL_GetTick>
 8005404:	4602      	mov	r2, r0
 8005406:	693b      	ldr	r3, [r7, #16]
 8005408:	1ad3      	subs	r3, r2, r3
 800540a:	2b02      	cmp	r3, #2
 800540c:	d901      	bls.n	8005412 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800540e:	2303      	movs	r3, #3
 8005410:	e0f2      	b.n	80055f8 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005412:	4b23      	ldr	r3, [pc, #140]	@ (80054a0 <HAL_RCC_OscConfig+0x4b8>)
 8005414:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005418:	f003 0302 	and.w	r3, r3, #2
 800541c:	2b00      	cmp	r3, #0
 800541e:	d0ef      	beq.n	8005400 <HAL_RCC_OscConfig+0x418>
 8005420:	e01b      	b.n	800545a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005422:	4b1f      	ldr	r3, [pc, #124]	@ (80054a0 <HAL_RCC_OscConfig+0x4b8>)
 8005424:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005428:	4a1d      	ldr	r2, [pc, #116]	@ (80054a0 <HAL_RCC_OscConfig+0x4b8>)
 800542a:	f023 0301 	bic.w	r3, r3, #1
 800542e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005432:	f7fc fd5b 	bl	8001eec <HAL_GetTick>
 8005436:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005438:	e008      	b.n	800544c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800543a:	f7fc fd57 	bl	8001eec <HAL_GetTick>
 800543e:	4602      	mov	r2, r0
 8005440:	693b      	ldr	r3, [r7, #16]
 8005442:	1ad3      	subs	r3, r2, r3
 8005444:	2b02      	cmp	r3, #2
 8005446:	d901      	bls.n	800544c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8005448:	2303      	movs	r3, #3
 800544a:	e0d5      	b.n	80055f8 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800544c:	4b14      	ldr	r3, [pc, #80]	@ (80054a0 <HAL_RCC_OscConfig+0x4b8>)
 800544e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005452:	f003 0302 	and.w	r3, r3, #2
 8005456:	2b00      	cmp	r3, #0
 8005458:	d1ef      	bne.n	800543a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	69db      	ldr	r3, [r3, #28]
 800545e:	2b00      	cmp	r3, #0
 8005460:	f000 80c9 	beq.w	80055f6 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005464:	4b0e      	ldr	r3, [pc, #56]	@ (80054a0 <HAL_RCC_OscConfig+0x4b8>)
 8005466:	689b      	ldr	r3, [r3, #8]
 8005468:	f003 030c 	and.w	r3, r3, #12
 800546c:	2b0c      	cmp	r3, #12
 800546e:	f000 8083 	beq.w	8005578 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	69db      	ldr	r3, [r3, #28]
 8005476:	2b02      	cmp	r3, #2
 8005478:	d15e      	bne.n	8005538 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800547a:	4b09      	ldr	r3, [pc, #36]	@ (80054a0 <HAL_RCC_OscConfig+0x4b8>)
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	4a08      	ldr	r2, [pc, #32]	@ (80054a0 <HAL_RCC_OscConfig+0x4b8>)
 8005480:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005484:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005486:	f7fc fd31 	bl	8001eec <HAL_GetTick>
 800548a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800548c:	e00c      	b.n	80054a8 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800548e:	f7fc fd2d 	bl	8001eec <HAL_GetTick>
 8005492:	4602      	mov	r2, r0
 8005494:	693b      	ldr	r3, [r7, #16]
 8005496:	1ad3      	subs	r3, r2, r3
 8005498:	2b02      	cmp	r3, #2
 800549a:	d905      	bls.n	80054a8 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800549c:	2303      	movs	r3, #3
 800549e:	e0ab      	b.n	80055f8 <HAL_RCC_OscConfig+0x610>
 80054a0:	40021000 	.word	0x40021000
 80054a4:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80054a8:	4b55      	ldr	r3, [pc, #340]	@ (8005600 <HAL_RCC_OscConfig+0x618>)
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d1ec      	bne.n	800548e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80054b4:	4b52      	ldr	r3, [pc, #328]	@ (8005600 <HAL_RCC_OscConfig+0x618>)
 80054b6:	68da      	ldr	r2, [r3, #12]
 80054b8:	4b52      	ldr	r3, [pc, #328]	@ (8005604 <HAL_RCC_OscConfig+0x61c>)
 80054ba:	4013      	ands	r3, r2
 80054bc:	687a      	ldr	r2, [r7, #4]
 80054be:	6a11      	ldr	r1, [r2, #32]
 80054c0:	687a      	ldr	r2, [r7, #4]
 80054c2:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80054c4:	3a01      	subs	r2, #1
 80054c6:	0112      	lsls	r2, r2, #4
 80054c8:	4311      	orrs	r1, r2
 80054ca:	687a      	ldr	r2, [r7, #4]
 80054cc:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80054ce:	0212      	lsls	r2, r2, #8
 80054d0:	4311      	orrs	r1, r2
 80054d2:	687a      	ldr	r2, [r7, #4]
 80054d4:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80054d6:	0852      	lsrs	r2, r2, #1
 80054d8:	3a01      	subs	r2, #1
 80054da:	0552      	lsls	r2, r2, #21
 80054dc:	4311      	orrs	r1, r2
 80054de:	687a      	ldr	r2, [r7, #4]
 80054e0:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80054e2:	0852      	lsrs	r2, r2, #1
 80054e4:	3a01      	subs	r2, #1
 80054e6:	0652      	lsls	r2, r2, #25
 80054e8:	4311      	orrs	r1, r2
 80054ea:	687a      	ldr	r2, [r7, #4]
 80054ec:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80054ee:	06d2      	lsls	r2, r2, #27
 80054f0:	430a      	orrs	r2, r1
 80054f2:	4943      	ldr	r1, [pc, #268]	@ (8005600 <HAL_RCC_OscConfig+0x618>)
 80054f4:	4313      	orrs	r3, r2
 80054f6:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80054f8:	4b41      	ldr	r3, [pc, #260]	@ (8005600 <HAL_RCC_OscConfig+0x618>)
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	4a40      	ldr	r2, [pc, #256]	@ (8005600 <HAL_RCC_OscConfig+0x618>)
 80054fe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005502:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005504:	4b3e      	ldr	r3, [pc, #248]	@ (8005600 <HAL_RCC_OscConfig+0x618>)
 8005506:	68db      	ldr	r3, [r3, #12]
 8005508:	4a3d      	ldr	r2, [pc, #244]	@ (8005600 <HAL_RCC_OscConfig+0x618>)
 800550a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800550e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005510:	f7fc fcec 	bl	8001eec <HAL_GetTick>
 8005514:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005516:	e008      	b.n	800552a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005518:	f7fc fce8 	bl	8001eec <HAL_GetTick>
 800551c:	4602      	mov	r2, r0
 800551e:	693b      	ldr	r3, [r7, #16]
 8005520:	1ad3      	subs	r3, r2, r3
 8005522:	2b02      	cmp	r3, #2
 8005524:	d901      	bls.n	800552a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8005526:	2303      	movs	r3, #3
 8005528:	e066      	b.n	80055f8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800552a:	4b35      	ldr	r3, [pc, #212]	@ (8005600 <HAL_RCC_OscConfig+0x618>)
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005532:	2b00      	cmp	r3, #0
 8005534:	d0f0      	beq.n	8005518 <HAL_RCC_OscConfig+0x530>
 8005536:	e05e      	b.n	80055f6 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005538:	4b31      	ldr	r3, [pc, #196]	@ (8005600 <HAL_RCC_OscConfig+0x618>)
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	4a30      	ldr	r2, [pc, #192]	@ (8005600 <HAL_RCC_OscConfig+0x618>)
 800553e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005542:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005544:	f7fc fcd2 	bl	8001eec <HAL_GetTick>
 8005548:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800554a:	e008      	b.n	800555e <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800554c:	f7fc fcce 	bl	8001eec <HAL_GetTick>
 8005550:	4602      	mov	r2, r0
 8005552:	693b      	ldr	r3, [r7, #16]
 8005554:	1ad3      	subs	r3, r2, r3
 8005556:	2b02      	cmp	r3, #2
 8005558:	d901      	bls.n	800555e <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800555a:	2303      	movs	r3, #3
 800555c:	e04c      	b.n	80055f8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800555e:	4b28      	ldr	r3, [pc, #160]	@ (8005600 <HAL_RCC_OscConfig+0x618>)
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005566:	2b00      	cmp	r3, #0
 8005568:	d1f0      	bne.n	800554c <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800556a:	4b25      	ldr	r3, [pc, #148]	@ (8005600 <HAL_RCC_OscConfig+0x618>)
 800556c:	68da      	ldr	r2, [r3, #12]
 800556e:	4924      	ldr	r1, [pc, #144]	@ (8005600 <HAL_RCC_OscConfig+0x618>)
 8005570:	4b25      	ldr	r3, [pc, #148]	@ (8005608 <HAL_RCC_OscConfig+0x620>)
 8005572:	4013      	ands	r3, r2
 8005574:	60cb      	str	r3, [r1, #12]
 8005576:	e03e      	b.n	80055f6 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	69db      	ldr	r3, [r3, #28]
 800557c:	2b01      	cmp	r3, #1
 800557e:	d101      	bne.n	8005584 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8005580:	2301      	movs	r3, #1
 8005582:	e039      	b.n	80055f8 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8005584:	4b1e      	ldr	r3, [pc, #120]	@ (8005600 <HAL_RCC_OscConfig+0x618>)
 8005586:	68db      	ldr	r3, [r3, #12]
 8005588:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800558a:	697b      	ldr	r3, [r7, #20]
 800558c:	f003 0203 	and.w	r2, r3, #3
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	6a1b      	ldr	r3, [r3, #32]
 8005594:	429a      	cmp	r2, r3
 8005596:	d12c      	bne.n	80055f2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005598:	697b      	ldr	r3, [r7, #20]
 800559a:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055a2:	3b01      	subs	r3, #1
 80055a4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80055a6:	429a      	cmp	r2, r3
 80055a8:	d123      	bne.n	80055f2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80055aa:	697b      	ldr	r3, [r7, #20]
 80055ac:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055b4:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80055b6:	429a      	cmp	r2, r3
 80055b8:	d11b      	bne.n	80055f2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80055ba:	697b      	ldr	r3, [r7, #20]
 80055bc:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055c4:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80055c6:	429a      	cmp	r2, r3
 80055c8:	d113      	bne.n	80055f2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80055ca:	697b      	ldr	r3, [r7, #20]
 80055cc:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055d4:	085b      	lsrs	r3, r3, #1
 80055d6:	3b01      	subs	r3, #1
 80055d8:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80055da:	429a      	cmp	r2, r3
 80055dc:	d109      	bne.n	80055f2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80055de:	697b      	ldr	r3, [r7, #20]
 80055e0:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80055e8:	085b      	lsrs	r3, r3, #1
 80055ea:	3b01      	subs	r3, #1
 80055ec:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80055ee:	429a      	cmp	r2, r3
 80055f0:	d001      	beq.n	80055f6 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80055f2:	2301      	movs	r3, #1
 80055f4:	e000      	b.n	80055f8 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 80055f6:	2300      	movs	r3, #0
}
 80055f8:	4618      	mov	r0, r3
 80055fa:	3720      	adds	r7, #32
 80055fc:	46bd      	mov	sp, r7
 80055fe:	bd80      	pop	{r7, pc}
 8005600:	40021000 	.word	0x40021000
 8005604:	019f800c 	.word	0x019f800c
 8005608:	feeefffc 	.word	0xfeeefffc

0800560c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800560c:	b580      	push	{r7, lr}
 800560e:	b086      	sub	sp, #24
 8005610:	af00      	add	r7, sp, #0
 8005612:	6078      	str	r0, [r7, #4]
 8005614:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8005616:	2300      	movs	r3, #0
 8005618:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	2b00      	cmp	r3, #0
 800561e:	d101      	bne.n	8005624 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005620:	2301      	movs	r3, #1
 8005622:	e11e      	b.n	8005862 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005624:	4b91      	ldr	r3, [pc, #580]	@ (800586c <HAL_RCC_ClockConfig+0x260>)
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	f003 030f 	and.w	r3, r3, #15
 800562c:	683a      	ldr	r2, [r7, #0]
 800562e:	429a      	cmp	r2, r3
 8005630:	d910      	bls.n	8005654 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005632:	4b8e      	ldr	r3, [pc, #568]	@ (800586c <HAL_RCC_ClockConfig+0x260>)
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	f023 020f 	bic.w	r2, r3, #15
 800563a:	498c      	ldr	r1, [pc, #560]	@ (800586c <HAL_RCC_ClockConfig+0x260>)
 800563c:	683b      	ldr	r3, [r7, #0]
 800563e:	4313      	orrs	r3, r2
 8005640:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005642:	4b8a      	ldr	r3, [pc, #552]	@ (800586c <HAL_RCC_ClockConfig+0x260>)
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	f003 030f 	and.w	r3, r3, #15
 800564a:	683a      	ldr	r2, [r7, #0]
 800564c:	429a      	cmp	r2, r3
 800564e:	d001      	beq.n	8005654 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005650:	2301      	movs	r3, #1
 8005652:	e106      	b.n	8005862 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	f003 0301 	and.w	r3, r3, #1
 800565c:	2b00      	cmp	r3, #0
 800565e:	d073      	beq.n	8005748 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	685b      	ldr	r3, [r3, #4]
 8005664:	2b03      	cmp	r3, #3
 8005666:	d129      	bne.n	80056bc <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005668:	4b81      	ldr	r3, [pc, #516]	@ (8005870 <HAL_RCC_ClockConfig+0x264>)
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005670:	2b00      	cmp	r3, #0
 8005672:	d101      	bne.n	8005678 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8005674:	2301      	movs	r3, #1
 8005676:	e0f4      	b.n	8005862 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8005678:	f000 f9d0 	bl	8005a1c <RCC_GetSysClockFreqFromPLLSource>
 800567c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800567e:	693b      	ldr	r3, [r7, #16]
 8005680:	4a7c      	ldr	r2, [pc, #496]	@ (8005874 <HAL_RCC_ClockConfig+0x268>)
 8005682:	4293      	cmp	r3, r2
 8005684:	d93f      	bls.n	8005706 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8005686:	4b7a      	ldr	r3, [pc, #488]	@ (8005870 <HAL_RCC_ClockConfig+0x264>)
 8005688:	689b      	ldr	r3, [r3, #8]
 800568a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800568e:	2b00      	cmp	r3, #0
 8005690:	d009      	beq.n	80056a6 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800569a:	2b00      	cmp	r3, #0
 800569c:	d033      	beq.n	8005706 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d12f      	bne.n	8005706 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80056a6:	4b72      	ldr	r3, [pc, #456]	@ (8005870 <HAL_RCC_ClockConfig+0x264>)
 80056a8:	689b      	ldr	r3, [r3, #8]
 80056aa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80056ae:	4a70      	ldr	r2, [pc, #448]	@ (8005870 <HAL_RCC_ClockConfig+0x264>)
 80056b0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80056b4:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80056b6:	2380      	movs	r3, #128	@ 0x80
 80056b8:	617b      	str	r3, [r7, #20]
 80056ba:	e024      	b.n	8005706 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	685b      	ldr	r3, [r3, #4]
 80056c0:	2b02      	cmp	r3, #2
 80056c2:	d107      	bne.n	80056d4 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80056c4:	4b6a      	ldr	r3, [pc, #424]	@ (8005870 <HAL_RCC_ClockConfig+0x264>)
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d109      	bne.n	80056e4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80056d0:	2301      	movs	r3, #1
 80056d2:	e0c6      	b.n	8005862 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80056d4:	4b66      	ldr	r3, [pc, #408]	@ (8005870 <HAL_RCC_ClockConfig+0x264>)
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d101      	bne.n	80056e4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80056e0:	2301      	movs	r3, #1
 80056e2:	e0be      	b.n	8005862 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80056e4:	f000 f8ce 	bl	8005884 <HAL_RCC_GetSysClockFreq>
 80056e8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80056ea:	693b      	ldr	r3, [r7, #16]
 80056ec:	4a61      	ldr	r2, [pc, #388]	@ (8005874 <HAL_RCC_ClockConfig+0x268>)
 80056ee:	4293      	cmp	r3, r2
 80056f0:	d909      	bls.n	8005706 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80056f2:	4b5f      	ldr	r3, [pc, #380]	@ (8005870 <HAL_RCC_ClockConfig+0x264>)
 80056f4:	689b      	ldr	r3, [r3, #8]
 80056f6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80056fa:	4a5d      	ldr	r2, [pc, #372]	@ (8005870 <HAL_RCC_ClockConfig+0x264>)
 80056fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005700:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8005702:	2380      	movs	r3, #128	@ 0x80
 8005704:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005706:	4b5a      	ldr	r3, [pc, #360]	@ (8005870 <HAL_RCC_ClockConfig+0x264>)
 8005708:	689b      	ldr	r3, [r3, #8]
 800570a:	f023 0203 	bic.w	r2, r3, #3
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	685b      	ldr	r3, [r3, #4]
 8005712:	4957      	ldr	r1, [pc, #348]	@ (8005870 <HAL_RCC_ClockConfig+0x264>)
 8005714:	4313      	orrs	r3, r2
 8005716:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005718:	f7fc fbe8 	bl	8001eec <HAL_GetTick>
 800571c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800571e:	e00a      	b.n	8005736 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005720:	f7fc fbe4 	bl	8001eec <HAL_GetTick>
 8005724:	4602      	mov	r2, r0
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	1ad3      	subs	r3, r2, r3
 800572a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800572e:	4293      	cmp	r3, r2
 8005730:	d901      	bls.n	8005736 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8005732:	2303      	movs	r3, #3
 8005734:	e095      	b.n	8005862 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005736:	4b4e      	ldr	r3, [pc, #312]	@ (8005870 <HAL_RCC_ClockConfig+0x264>)
 8005738:	689b      	ldr	r3, [r3, #8]
 800573a:	f003 020c 	and.w	r2, r3, #12
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	685b      	ldr	r3, [r3, #4]
 8005742:	009b      	lsls	r3, r3, #2
 8005744:	429a      	cmp	r2, r3
 8005746:	d1eb      	bne.n	8005720 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	f003 0302 	and.w	r3, r3, #2
 8005750:	2b00      	cmp	r3, #0
 8005752:	d023      	beq.n	800579c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	f003 0304 	and.w	r3, r3, #4
 800575c:	2b00      	cmp	r3, #0
 800575e:	d005      	beq.n	800576c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005760:	4b43      	ldr	r3, [pc, #268]	@ (8005870 <HAL_RCC_ClockConfig+0x264>)
 8005762:	689b      	ldr	r3, [r3, #8]
 8005764:	4a42      	ldr	r2, [pc, #264]	@ (8005870 <HAL_RCC_ClockConfig+0x264>)
 8005766:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800576a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	f003 0308 	and.w	r3, r3, #8
 8005774:	2b00      	cmp	r3, #0
 8005776:	d007      	beq.n	8005788 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8005778:	4b3d      	ldr	r3, [pc, #244]	@ (8005870 <HAL_RCC_ClockConfig+0x264>)
 800577a:	689b      	ldr	r3, [r3, #8]
 800577c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005780:	4a3b      	ldr	r2, [pc, #236]	@ (8005870 <HAL_RCC_ClockConfig+0x264>)
 8005782:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8005786:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005788:	4b39      	ldr	r3, [pc, #228]	@ (8005870 <HAL_RCC_ClockConfig+0x264>)
 800578a:	689b      	ldr	r3, [r3, #8]
 800578c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	689b      	ldr	r3, [r3, #8]
 8005794:	4936      	ldr	r1, [pc, #216]	@ (8005870 <HAL_RCC_ClockConfig+0x264>)
 8005796:	4313      	orrs	r3, r2
 8005798:	608b      	str	r3, [r1, #8]
 800579a:	e008      	b.n	80057ae <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800579c:	697b      	ldr	r3, [r7, #20]
 800579e:	2b80      	cmp	r3, #128	@ 0x80
 80057a0:	d105      	bne.n	80057ae <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80057a2:	4b33      	ldr	r3, [pc, #204]	@ (8005870 <HAL_RCC_ClockConfig+0x264>)
 80057a4:	689b      	ldr	r3, [r3, #8]
 80057a6:	4a32      	ldr	r2, [pc, #200]	@ (8005870 <HAL_RCC_ClockConfig+0x264>)
 80057a8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80057ac:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80057ae:	4b2f      	ldr	r3, [pc, #188]	@ (800586c <HAL_RCC_ClockConfig+0x260>)
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	f003 030f 	and.w	r3, r3, #15
 80057b6:	683a      	ldr	r2, [r7, #0]
 80057b8:	429a      	cmp	r2, r3
 80057ba:	d21d      	bcs.n	80057f8 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80057bc:	4b2b      	ldr	r3, [pc, #172]	@ (800586c <HAL_RCC_ClockConfig+0x260>)
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	f023 020f 	bic.w	r2, r3, #15
 80057c4:	4929      	ldr	r1, [pc, #164]	@ (800586c <HAL_RCC_ClockConfig+0x260>)
 80057c6:	683b      	ldr	r3, [r7, #0]
 80057c8:	4313      	orrs	r3, r2
 80057ca:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80057cc:	f7fc fb8e 	bl	8001eec <HAL_GetTick>
 80057d0:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80057d2:	e00a      	b.n	80057ea <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80057d4:	f7fc fb8a 	bl	8001eec <HAL_GetTick>
 80057d8:	4602      	mov	r2, r0
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	1ad3      	subs	r3, r2, r3
 80057de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80057e2:	4293      	cmp	r3, r2
 80057e4:	d901      	bls.n	80057ea <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80057e6:	2303      	movs	r3, #3
 80057e8:	e03b      	b.n	8005862 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80057ea:	4b20      	ldr	r3, [pc, #128]	@ (800586c <HAL_RCC_ClockConfig+0x260>)
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	f003 030f 	and.w	r3, r3, #15
 80057f2:	683a      	ldr	r2, [r7, #0]
 80057f4:	429a      	cmp	r2, r3
 80057f6:	d1ed      	bne.n	80057d4 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	f003 0304 	and.w	r3, r3, #4
 8005800:	2b00      	cmp	r3, #0
 8005802:	d008      	beq.n	8005816 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005804:	4b1a      	ldr	r3, [pc, #104]	@ (8005870 <HAL_RCC_ClockConfig+0x264>)
 8005806:	689b      	ldr	r3, [r3, #8]
 8005808:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	68db      	ldr	r3, [r3, #12]
 8005810:	4917      	ldr	r1, [pc, #92]	@ (8005870 <HAL_RCC_ClockConfig+0x264>)
 8005812:	4313      	orrs	r3, r2
 8005814:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	f003 0308 	and.w	r3, r3, #8
 800581e:	2b00      	cmp	r3, #0
 8005820:	d009      	beq.n	8005836 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005822:	4b13      	ldr	r3, [pc, #76]	@ (8005870 <HAL_RCC_ClockConfig+0x264>)
 8005824:	689b      	ldr	r3, [r3, #8]
 8005826:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	691b      	ldr	r3, [r3, #16]
 800582e:	00db      	lsls	r3, r3, #3
 8005830:	490f      	ldr	r1, [pc, #60]	@ (8005870 <HAL_RCC_ClockConfig+0x264>)
 8005832:	4313      	orrs	r3, r2
 8005834:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005836:	f000 f825 	bl	8005884 <HAL_RCC_GetSysClockFreq>
 800583a:	4602      	mov	r2, r0
 800583c:	4b0c      	ldr	r3, [pc, #48]	@ (8005870 <HAL_RCC_ClockConfig+0x264>)
 800583e:	689b      	ldr	r3, [r3, #8]
 8005840:	091b      	lsrs	r3, r3, #4
 8005842:	f003 030f 	and.w	r3, r3, #15
 8005846:	490c      	ldr	r1, [pc, #48]	@ (8005878 <HAL_RCC_ClockConfig+0x26c>)
 8005848:	5ccb      	ldrb	r3, [r1, r3]
 800584a:	f003 031f 	and.w	r3, r3, #31
 800584e:	fa22 f303 	lsr.w	r3, r2, r3
 8005852:	4a0a      	ldr	r2, [pc, #40]	@ (800587c <HAL_RCC_ClockConfig+0x270>)
 8005854:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8005856:	4b0a      	ldr	r3, [pc, #40]	@ (8005880 <HAL_RCC_ClockConfig+0x274>)
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	4618      	mov	r0, r3
 800585c:	f7fc f97e 	bl	8001b5c <HAL_InitTick>
 8005860:	4603      	mov	r3, r0
}
 8005862:	4618      	mov	r0, r3
 8005864:	3718      	adds	r7, #24
 8005866:	46bd      	mov	sp, r7
 8005868:	bd80      	pop	{r7, pc}
 800586a:	bf00      	nop
 800586c:	40022000 	.word	0x40022000
 8005870:	40021000 	.word	0x40021000
 8005874:	04c4b400 	.word	0x04c4b400
 8005878:	080110a0 	.word	0x080110a0
 800587c:	20000000 	.word	0x20000000
 8005880:	20000004 	.word	0x20000004

08005884 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005884:	b480      	push	{r7}
 8005886:	b087      	sub	sp, #28
 8005888:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800588a:	4b2c      	ldr	r3, [pc, #176]	@ (800593c <HAL_RCC_GetSysClockFreq+0xb8>)
 800588c:	689b      	ldr	r3, [r3, #8]
 800588e:	f003 030c 	and.w	r3, r3, #12
 8005892:	2b04      	cmp	r3, #4
 8005894:	d102      	bne.n	800589c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005896:	4b2a      	ldr	r3, [pc, #168]	@ (8005940 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005898:	613b      	str	r3, [r7, #16]
 800589a:	e047      	b.n	800592c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800589c:	4b27      	ldr	r3, [pc, #156]	@ (800593c <HAL_RCC_GetSysClockFreq+0xb8>)
 800589e:	689b      	ldr	r3, [r3, #8]
 80058a0:	f003 030c 	and.w	r3, r3, #12
 80058a4:	2b08      	cmp	r3, #8
 80058a6:	d102      	bne.n	80058ae <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80058a8:	4b26      	ldr	r3, [pc, #152]	@ (8005944 <HAL_RCC_GetSysClockFreq+0xc0>)
 80058aa:	613b      	str	r3, [r7, #16]
 80058ac:	e03e      	b.n	800592c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80058ae:	4b23      	ldr	r3, [pc, #140]	@ (800593c <HAL_RCC_GetSysClockFreq+0xb8>)
 80058b0:	689b      	ldr	r3, [r3, #8]
 80058b2:	f003 030c 	and.w	r3, r3, #12
 80058b6:	2b0c      	cmp	r3, #12
 80058b8:	d136      	bne.n	8005928 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80058ba:	4b20      	ldr	r3, [pc, #128]	@ (800593c <HAL_RCC_GetSysClockFreq+0xb8>)
 80058bc:	68db      	ldr	r3, [r3, #12]
 80058be:	f003 0303 	and.w	r3, r3, #3
 80058c2:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80058c4:	4b1d      	ldr	r3, [pc, #116]	@ (800593c <HAL_RCC_GetSysClockFreq+0xb8>)
 80058c6:	68db      	ldr	r3, [r3, #12]
 80058c8:	091b      	lsrs	r3, r3, #4
 80058ca:	f003 030f 	and.w	r3, r3, #15
 80058ce:	3301      	adds	r3, #1
 80058d0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	2b03      	cmp	r3, #3
 80058d6:	d10c      	bne.n	80058f2 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80058d8:	4a1a      	ldr	r2, [pc, #104]	@ (8005944 <HAL_RCC_GetSysClockFreq+0xc0>)
 80058da:	68bb      	ldr	r3, [r7, #8]
 80058dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80058e0:	4a16      	ldr	r2, [pc, #88]	@ (800593c <HAL_RCC_GetSysClockFreq+0xb8>)
 80058e2:	68d2      	ldr	r2, [r2, #12]
 80058e4:	0a12      	lsrs	r2, r2, #8
 80058e6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80058ea:	fb02 f303 	mul.w	r3, r2, r3
 80058ee:	617b      	str	r3, [r7, #20]
      break;
 80058f0:	e00c      	b.n	800590c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80058f2:	4a13      	ldr	r2, [pc, #76]	@ (8005940 <HAL_RCC_GetSysClockFreq+0xbc>)
 80058f4:	68bb      	ldr	r3, [r7, #8]
 80058f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80058fa:	4a10      	ldr	r2, [pc, #64]	@ (800593c <HAL_RCC_GetSysClockFreq+0xb8>)
 80058fc:	68d2      	ldr	r2, [r2, #12]
 80058fe:	0a12      	lsrs	r2, r2, #8
 8005900:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005904:	fb02 f303 	mul.w	r3, r2, r3
 8005908:	617b      	str	r3, [r7, #20]
      break;
 800590a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800590c:	4b0b      	ldr	r3, [pc, #44]	@ (800593c <HAL_RCC_GetSysClockFreq+0xb8>)
 800590e:	68db      	ldr	r3, [r3, #12]
 8005910:	0e5b      	lsrs	r3, r3, #25
 8005912:	f003 0303 	and.w	r3, r3, #3
 8005916:	3301      	adds	r3, #1
 8005918:	005b      	lsls	r3, r3, #1
 800591a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800591c:	697a      	ldr	r2, [r7, #20]
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	fbb2 f3f3 	udiv	r3, r2, r3
 8005924:	613b      	str	r3, [r7, #16]
 8005926:	e001      	b.n	800592c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8005928:	2300      	movs	r3, #0
 800592a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800592c:	693b      	ldr	r3, [r7, #16]
}
 800592e:	4618      	mov	r0, r3
 8005930:	371c      	adds	r7, #28
 8005932:	46bd      	mov	sp, r7
 8005934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005938:	4770      	bx	lr
 800593a:	bf00      	nop
 800593c:	40021000 	.word	0x40021000
 8005940:	00f42400 	.word	0x00f42400
 8005944:	007a1200 	.word	0x007a1200

08005948 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005948:	b480      	push	{r7}
 800594a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800594c:	4b03      	ldr	r3, [pc, #12]	@ (800595c <HAL_RCC_GetHCLKFreq+0x14>)
 800594e:	681b      	ldr	r3, [r3, #0]
}
 8005950:	4618      	mov	r0, r3
 8005952:	46bd      	mov	sp, r7
 8005954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005958:	4770      	bx	lr
 800595a:	bf00      	nop
 800595c:	20000000 	.word	0x20000000

08005960 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005960:	b580      	push	{r7, lr}
 8005962:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005964:	f7ff fff0 	bl	8005948 <HAL_RCC_GetHCLKFreq>
 8005968:	4602      	mov	r2, r0
 800596a:	4b06      	ldr	r3, [pc, #24]	@ (8005984 <HAL_RCC_GetPCLK1Freq+0x24>)
 800596c:	689b      	ldr	r3, [r3, #8]
 800596e:	0a1b      	lsrs	r3, r3, #8
 8005970:	f003 0307 	and.w	r3, r3, #7
 8005974:	4904      	ldr	r1, [pc, #16]	@ (8005988 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005976:	5ccb      	ldrb	r3, [r1, r3]
 8005978:	f003 031f 	and.w	r3, r3, #31
 800597c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005980:	4618      	mov	r0, r3
 8005982:	bd80      	pop	{r7, pc}
 8005984:	40021000 	.word	0x40021000
 8005988:	080110b0 	.word	0x080110b0

0800598c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800598c:	b580      	push	{r7, lr}
 800598e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005990:	f7ff ffda 	bl	8005948 <HAL_RCC_GetHCLKFreq>
 8005994:	4602      	mov	r2, r0
 8005996:	4b06      	ldr	r3, [pc, #24]	@ (80059b0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005998:	689b      	ldr	r3, [r3, #8]
 800599a:	0adb      	lsrs	r3, r3, #11
 800599c:	f003 0307 	and.w	r3, r3, #7
 80059a0:	4904      	ldr	r1, [pc, #16]	@ (80059b4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80059a2:	5ccb      	ldrb	r3, [r1, r3]
 80059a4:	f003 031f 	and.w	r3, r3, #31
 80059a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80059ac:	4618      	mov	r0, r3
 80059ae:	bd80      	pop	{r7, pc}
 80059b0:	40021000 	.word	0x40021000
 80059b4:	080110b0 	.word	0x080110b0

080059b8 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80059b8:	b480      	push	{r7}
 80059ba:	b083      	sub	sp, #12
 80059bc:	af00      	add	r7, sp, #0
 80059be:	6078      	str	r0, [r7, #4]
 80059c0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	220f      	movs	r2, #15
 80059c6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80059c8:	4b12      	ldr	r3, [pc, #72]	@ (8005a14 <HAL_RCC_GetClockConfig+0x5c>)
 80059ca:	689b      	ldr	r3, [r3, #8]
 80059cc:	f003 0203 	and.w	r2, r3, #3
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80059d4:	4b0f      	ldr	r3, [pc, #60]	@ (8005a14 <HAL_RCC_GetClockConfig+0x5c>)
 80059d6:	689b      	ldr	r3, [r3, #8]
 80059d8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80059e0:	4b0c      	ldr	r3, [pc, #48]	@ (8005a14 <HAL_RCC_GetClockConfig+0x5c>)
 80059e2:	689b      	ldr	r3, [r3, #8]
 80059e4:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 80059ec:	4b09      	ldr	r3, [pc, #36]	@ (8005a14 <HAL_RCC_GetClockConfig+0x5c>)
 80059ee:	689b      	ldr	r3, [r3, #8]
 80059f0:	08db      	lsrs	r3, r3, #3
 80059f2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80059fa:	4b07      	ldr	r3, [pc, #28]	@ (8005a18 <HAL_RCC_GetClockConfig+0x60>)
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	f003 020f 	and.w	r2, r3, #15
 8005a02:	683b      	ldr	r3, [r7, #0]
 8005a04:	601a      	str	r2, [r3, #0]
}
 8005a06:	bf00      	nop
 8005a08:	370c      	adds	r7, #12
 8005a0a:	46bd      	mov	sp, r7
 8005a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a10:	4770      	bx	lr
 8005a12:	bf00      	nop
 8005a14:	40021000 	.word	0x40021000
 8005a18:	40022000 	.word	0x40022000

08005a1c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8005a1c:	b480      	push	{r7}
 8005a1e:	b087      	sub	sp, #28
 8005a20:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005a22:	4b1e      	ldr	r3, [pc, #120]	@ (8005a9c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005a24:	68db      	ldr	r3, [r3, #12]
 8005a26:	f003 0303 	and.w	r3, r3, #3
 8005a2a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005a2c:	4b1b      	ldr	r3, [pc, #108]	@ (8005a9c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005a2e:	68db      	ldr	r3, [r3, #12]
 8005a30:	091b      	lsrs	r3, r3, #4
 8005a32:	f003 030f 	and.w	r3, r3, #15
 8005a36:	3301      	adds	r3, #1
 8005a38:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8005a3a:	693b      	ldr	r3, [r7, #16]
 8005a3c:	2b03      	cmp	r3, #3
 8005a3e:	d10c      	bne.n	8005a5a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005a40:	4a17      	ldr	r2, [pc, #92]	@ (8005aa0 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a48:	4a14      	ldr	r2, [pc, #80]	@ (8005a9c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005a4a:	68d2      	ldr	r2, [r2, #12]
 8005a4c:	0a12      	lsrs	r2, r2, #8
 8005a4e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005a52:	fb02 f303 	mul.w	r3, r2, r3
 8005a56:	617b      	str	r3, [r7, #20]
    break;
 8005a58:	e00c      	b.n	8005a74 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005a5a:	4a12      	ldr	r2, [pc, #72]	@ (8005aa4 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a62:	4a0e      	ldr	r2, [pc, #56]	@ (8005a9c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005a64:	68d2      	ldr	r2, [r2, #12]
 8005a66:	0a12      	lsrs	r2, r2, #8
 8005a68:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005a6c:	fb02 f303 	mul.w	r3, r2, r3
 8005a70:	617b      	str	r3, [r7, #20]
    break;
 8005a72:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005a74:	4b09      	ldr	r3, [pc, #36]	@ (8005a9c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005a76:	68db      	ldr	r3, [r3, #12]
 8005a78:	0e5b      	lsrs	r3, r3, #25
 8005a7a:	f003 0303 	and.w	r3, r3, #3
 8005a7e:	3301      	adds	r3, #1
 8005a80:	005b      	lsls	r3, r3, #1
 8005a82:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8005a84:	697a      	ldr	r2, [r7, #20]
 8005a86:	68bb      	ldr	r3, [r7, #8]
 8005a88:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a8c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8005a8e:	687b      	ldr	r3, [r7, #4]
}
 8005a90:	4618      	mov	r0, r3
 8005a92:	371c      	adds	r7, #28
 8005a94:	46bd      	mov	sp, r7
 8005a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a9a:	4770      	bx	lr
 8005a9c:	40021000 	.word	0x40021000
 8005aa0:	007a1200 	.word	0x007a1200
 8005aa4:	00f42400 	.word	0x00f42400

08005aa8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005aa8:	b580      	push	{r7, lr}
 8005aaa:	b086      	sub	sp, #24
 8005aac:	af00      	add	r7, sp, #0
 8005aae:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005ab0:	2300      	movs	r3, #0
 8005ab2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005ab4:	2300      	movs	r3, #0
 8005ab6:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	f000 8098 	beq.w	8005bf6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005ac6:	2300      	movs	r3, #0
 8005ac8:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005aca:	4b43      	ldr	r3, [pc, #268]	@ (8005bd8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005acc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ace:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d10d      	bne.n	8005af2 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005ad6:	4b40      	ldr	r3, [pc, #256]	@ (8005bd8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005ad8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ada:	4a3f      	ldr	r2, [pc, #252]	@ (8005bd8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005adc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005ae0:	6593      	str	r3, [r2, #88]	@ 0x58
 8005ae2:	4b3d      	ldr	r3, [pc, #244]	@ (8005bd8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005ae4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ae6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005aea:	60bb      	str	r3, [r7, #8]
 8005aec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005aee:	2301      	movs	r3, #1
 8005af0:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005af2:	4b3a      	ldr	r3, [pc, #232]	@ (8005bdc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	4a39      	ldr	r2, [pc, #228]	@ (8005bdc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005af8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005afc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005afe:	f7fc f9f5 	bl	8001eec <HAL_GetTick>
 8005b02:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005b04:	e009      	b.n	8005b1a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005b06:	f7fc f9f1 	bl	8001eec <HAL_GetTick>
 8005b0a:	4602      	mov	r2, r0
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	1ad3      	subs	r3, r2, r3
 8005b10:	2b02      	cmp	r3, #2
 8005b12:	d902      	bls.n	8005b1a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8005b14:	2303      	movs	r3, #3
 8005b16:	74fb      	strb	r3, [r7, #19]
        break;
 8005b18:	e005      	b.n	8005b26 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005b1a:	4b30      	ldr	r3, [pc, #192]	@ (8005bdc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d0ef      	beq.n	8005b06 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8005b26:	7cfb      	ldrb	r3, [r7, #19]
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d159      	bne.n	8005be0 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005b2c:	4b2a      	ldr	r3, [pc, #168]	@ (8005bd8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005b2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b32:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005b36:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005b38:	697b      	ldr	r3, [r7, #20]
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d01e      	beq.n	8005b7c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005b42:	697a      	ldr	r2, [r7, #20]
 8005b44:	429a      	cmp	r2, r3
 8005b46:	d019      	beq.n	8005b7c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005b48:	4b23      	ldr	r3, [pc, #140]	@ (8005bd8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005b4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b4e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005b52:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005b54:	4b20      	ldr	r3, [pc, #128]	@ (8005bd8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005b56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b5a:	4a1f      	ldr	r2, [pc, #124]	@ (8005bd8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005b5c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005b60:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005b64:	4b1c      	ldr	r3, [pc, #112]	@ (8005bd8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005b66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b6a:	4a1b      	ldr	r2, [pc, #108]	@ (8005bd8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005b6c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005b70:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005b74:	4a18      	ldr	r2, [pc, #96]	@ (8005bd8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005b76:	697b      	ldr	r3, [r7, #20]
 8005b78:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005b7c:	697b      	ldr	r3, [r7, #20]
 8005b7e:	f003 0301 	and.w	r3, r3, #1
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d016      	beq.n	8005bb4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b86:	f7fc f9b1 	bl	8001eec <HAL_GetTick>
 8005b8a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005b8c:	e00b      	b.n	8005ba6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b8e:	f7fc f9ad 	bl	8001eec <HAL_GetTick>
 8005b92:	4602      	mov	r2, r0
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	1ad3      	subs	r3, r2, r3
 8005b98:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005b9c:	4293      	cmp	r3, r2
 8005b9e:	d902      	bls.n	8005ba6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8005ba0:	2303      	movs	r3, #3
 8005ba2:	74fb      	strb	r3, [r7, #19]
            break;
 8005ba4:	e006      	b.n	8005bb4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005ba6:	4b0c      	ldr	r3, [pc, #48]	@ (8005bd8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005ba8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005bac:	f003 0302 	and.w	r3, r3, #2
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d0ec      	beq.n	8005b8e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8005bb4:	7cfb      	ldrb	r3, [r7, #19]
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d10b      	bne.n	8005bd2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005bba:	4b07      	ldr	r3, [pc, #28]	@ (8005bd8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005bbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005bc0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005bc8:	4903      	ldr	r1, [pc, #12]	@ (8005bd8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005bca:	4313      	orrs	r3, r2
 8005bcc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005bd0:	e008      	b.n	8005be4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005bd2:	7cfb      	ldrb	r3, [r7, #19]
 8005bd4:	74bb      	strb	r3, [r7, #18]
 8005bd6:	e005      	b.n	8005be4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8005bd8:	40021000 	.word	0x40021000
 8005bdc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005be0:	7cfb      	ldrb	r3, [r7, #19]
 8005be2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005be4:	7c7b      	ldrb	r3, [r7, #17]
 8005be6:	2b01      	cmp	r3, #1
 8005be8:	d105      	bne.n	8005bf6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005bea:	4ba7      	ldr	r3, [pc, #668]	@ (8005e88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005bec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005bee:	4aa6      	ldr	r2, [pc, #664]	@ (8005e88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005bf0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005bf4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	f003 0301 	and.w	r3, r3, #1
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d00a      	beq.n	8005c18 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005c02:	4ba1      	ldr	r3, [pc, #644]	@ (8005e88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c04:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c08:	f023 0203 	bic.w	r2, r3, #3
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	685b      	ldr	r3, [r3, #4]
 8005c10:	499d      	ldr	r1, [pc, #628]	@ (8005e88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c12:	4313      	orrs	r3, r2
 8005c14:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	f003 0302 	and.w	r3, r3, #2
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d00a      	beq.n	8005c3a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005c24:	4b98      	ldr	r3, [pc, #608]	@ (8005e88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c2a:	f023 020c 	bic.w	r2, r3, #12
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	689b      	ldr	r3, [r3, #8]
 8005c32:	4995      	ldr	r1, [pc, #596]	@ (8005e88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c34:	4313      	orrs	r3, r2
 8005c36:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	f003 0304 	and.w	r3, r3, #4
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d00a      	beq.n	8005c5c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005c46:	4b90      	ldr	r3, [pc, #576]	@ (8005e88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c48:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c4c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	68db      	ldr	r3, [r3, #12]
 8005c54:	498c      	ldr	r1, [pc, #560]	@ (8005e88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c56:	4313      	orrs	r3, r2
 8005c58:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	f003 0308 	and.w	r3, r3, #8
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d00a      	beq.n	8005c7e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005c68:	4b87      	ldr	r3, [pc, #540]	@ (8005e88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c6e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	691b      	ldr	r3, [r3, #16]
 8005c76:	4984      	ldr	r1, [pc, #528]	@ (8005e88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c78:	4313      	orrs	r3, r2
 8005c7a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	f003 0310 	and.w	r3, r3, #16
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d00a      	beq.n	8005ca0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005c8a:	4b7f      	ldr	r3, [pc, #508]	@ (8005e88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c90:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	695b      	ldr	r3, [r3, #20]
 8005c98:	497b      	ldr	r1, [pc, #492]	@ (8005e88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c9a:	4313      	orrs	r3, r2
 8005c9c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	f003 0320 	and.w	r3, r3, #32
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d00a      	beq.n	8005cc2 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005cac:	4b76      	ldr	r3, [pc, #472]	@ (8005e88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005cae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005cb2:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	699b      	ldr	r3, [r3, #24]
 8005cba:	4973      	ldr	r1, [pc, #460]	@ (8005e88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005cbc:	4313      	orrs	r3, r2
 8005cbe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d00a      	beq.n	8005ce4 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005cce:	4b6e      	ldr	r3, [pc, #440]	@ (8005e88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005cd0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005cd4:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	69db      	ldr	r3, [r3, #28]
 8005cdc:	496a      	ldr	r1, [pc, #424]	@ (8005e88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005cde:	4313      	orrs	r3, r2
 8005ce0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d00a      	beq.n	8005d06 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005cf0:	4b65      	ldr	r3, [pc, #404]	@ (8005e88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005cf2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005cf6:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	6a1b      	ldr	r3, [r3, #32]
 8005cfe:	4962      	ldr	r1, [pc, #392]	@ (8005e88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d00:	4313      	orrs	r3, r2
 8005d02:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d00a      	beq.n	8005d28 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005d12:	4b5d      	ldr	r3, [pc, #372]	@ (8005e88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d14:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d18:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d20:	4959      	ldr	r1, [pc, #356]	@ (8005e88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d22:	4313      	orrs	r3, r2
 8005d24:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d00a      	beq.n	8005d4a <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005d34:	4b54      	ldr	r3, [pc, #336]	@ (8005e88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d3a:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d42:	4951      	ldr	r1, [pc, #324]	@ (8005e88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d44:	4313      	orrs	r3, r2
 8005d46:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d015      	beq.n	8005d82 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005d56:	4b4c      	ldr	r3, [pc, #304]	@ (8005e88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d58:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d5c:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d64:	4948      	ldr	r1, [pc, #288]	@ (8005e88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d66:	4313      	orrs	r3, r2
 8005d68:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d70:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005d74:	d105      	bne.n	8005d82 <HAL_RCCEx_PeriphCLKConfig+0x2da>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005d76:	4b44      	ldr	r3, [pc, #272]	@ (8005e88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d78:	68db      	ldr	r3, [r3, #12]
 8005d7a:	4a43      	ldr	r2, [pc, #268]	@ (8005e88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d7c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005d80:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d015      	beq.n	8005dba <HAL_RCCEx_PeriphCLKConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005d8e:	4b3e      	ldr	r3, [pc, #248]	@ (8005e88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d90:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d94:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d9c:	493a      	ldr	r1, [pc, #232]	@ (8005e88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d9e:	4313      	orrs	r3, r2
 8005da0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005da8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005dac:	d105      	bne.n	8005dba <HAL_RCCEx_PeriphCLKConfig+0x312>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005dae:	4b36      	ldr	r3, [pc, #216]	@ (8005e88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005db0:	68db      	ldr	r3, [r3, #12]
 8005db2:	4a35      	ldr	r2, [pc, #212]	@ (8005e88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005db4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005db8:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d015      	beq.n	8005df2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005dc6:	4b30      	ldr	r3, [pc, #192]	@ (8005e88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005dc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005dcc:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005dd4:	492c      	ldr	r1, [pc, #176]	@ (8005e88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005dd6:	4313      	orrs	r3, r2
 8005dd8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005de0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005de4:	d105      	bne.n	8005df2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005de6:	4b28      	ldr	r3, [pc, #160]	@ (8005e88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005de8:	68db      	ldr	r3, [r3, #12]
 8005dea:	4a27      	ldr	r2, [pc, #156]	@ (8005e88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005dec:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005df0:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d015      	beq.n	8005e2a <HAL_RCCEx_PeriphCLKConfig+0x382>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005dfe:	4b22      	ldr	r3, [pc, #136]	@ (8005e88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005e00:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e04:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e0c:	491e      	ldr	r1, [pc, #120]	@ (8005e88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005e0e:	4313      	orrs	r3, r2
 8005e10:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e18:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005e1c:	d105      	bne.n	8005e2a <HAL_RCCEx_PeriphCLKConfig+0x382>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005e1e:	4b1a      	ldr	r3, [pc, #104]	@ (8005e88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005e20:	68db      	ldr	r3, [r3, #12]
 8005e22:	4a19      	ldr	r2, [pc, #100]	@ (8005e88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005e24:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005e28:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d015      	beq.n	8005e62 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005e36:	4b14      	ldr	r3, [pc, #80]	@ (8005e88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005e38:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e3c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e44:	4910      	ldr	r1, [pc, #64]	@ (8005e88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005e46:	4313      	orrs	r3, r2
 8005e48:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e50:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005e54:	d105      	bne.n	8005e62 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005e56:	4b0c      	ldr	r3, [pc, #48]	@ (8005e88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005e58:	68db      	ldr	r3, [r3, #12]
 8005e5a:	4a0b      	ldr	r2, [pc, #44]	@ (8005e88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005e5c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005e60:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d018      	beq.n	8005ea0 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005e6e:	4b06      	ldr	r3, [pc, #24]	@ (8005e88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005e70:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e74:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e7c:	4902      	ldr	r1, [pc, #8]	@ (8005e88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005e7e:	4313      	orrs	r3, r2
 8005e80:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	e001      	b.n	8005e8c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8005e88:	40021000 	.word	0x40021000
 8005e8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e8e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005e92:	d105      	bne.n	8005ea0 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005e94:	4b21      	ldr	r3, [pc, #132]	@ (8005f1c <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8005e96:	68db      	ldr	r3, [r3, #12]
 8005e98:	4a20      	ldr	r2, [pc, #128]	@ (8005f1c <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8005e9a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005e9e:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d015      	beq.n	8005ed8 <HAL_RCCEx_PeriphCLKConfig+0x430>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8005eac:	4b1b      	ldr	r3, [pc, #108]	@ (8005f1c <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8005eae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005eb2:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005eba:	4918      	ldr	r1, [pc, #96]	@ (8005f1c <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8005ebc:	4313      	orrs	r3, r2
 8005ebe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ec6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005eca:	d105      	bne.n	8005ed8 <HAL_RCCEx_PeriphCLKConfig+0x430>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005ecc:	4b13      	ldr	r3, [pc, #76]	@ (8005f1c <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8005ece:	68db      	ldr	r3, [r3, #12]
 8005ed0:	4a12      	ldr	r2, [pc, #72]	@ (8005f1c <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8005ed2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005ed6:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d015      	beq.n	8005f10 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8005ee4:	4b0d      	ldr	r3, [pc, #52]	@ (8005f1c <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8005ee6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005eea:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005ef2:	490a      	ldr	r1, [pc, #40]	@ (8005f1c <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8005ef4:	4313      	orrs	r3, r2
 8005ef6:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005efe:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005f02:	d105      	bne.n	8005f10 <HAL_RCCEx_PeriphCLKConfig+0x468>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005f04:	4b05      	ldr	r3, [pc, #20]	@ (8005f1c <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8005f06:	68db      	ldr	r3, [r3, #12]
 8005f08:	4a04      	ldr	r2, [pc, #16]	@ (8005f1c <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8005f0a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005f0e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8005f10:	7cbb      	ldrb	r3, [r7, #18]
}
 8005f12:	4618      	mov	r0, r3
 8005f14:	3718      	adds	r7, #24
 8005f16:	46bd      	mov	sp, r7
 8005f18:	bd80      	pop	{r7, pc}
 8005f1a:	bf00      	nop
 8005f1c:	40021000 	.word	0x40021000

08005f20 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005f20:	b580      	push	{r7, lr}
 8005f22:	b082      	sub	sp, #8
 8005f24:	af00      	add	r7, sp, #0
 8005f26:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d101      	bne.n	8005f32 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005f2e:	2301      	movs	r3, #1
 8005f30:	e049      	b.n	8005fc6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005f38:	b2db      	uxtb	r3, r3
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d106      	bne.n	8005f4c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	2200      	movs	r2, #0
 8005f42:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005f46:	6878      	ldr	r0, [r7, #4]
 8005f48:	f000 f841 	bl	8005fce <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	2202      	movs	r2, #2
 8005f50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681a      	ldr	r2, [r3, #0]
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	3304      	adds	r3, #4
 8005f5c:	4619      	mov	r1, r3
 8005f5e:	4610      	mov	r0, r2
 8005f60:	f000 fa28 	bl	80063b4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	2201      	movs	r2, #1
 8005f68:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	2201      	movs	r2, #1
 8005f70:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	2201      	movs	r2, #1
 8005f78:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	2201      	movs	r2, #1
 8005f80:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	2201      	movs	r2, #1
 8005f88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	2201      	movs	r2, #1
 8005f90:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	2201      	movs	r2, #1
 8005f98:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	2201      	movs	r2, #1
 8005fa0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	2201      	movs	r2, #1
 8005fa8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	2201      	movs	r2, #1
 8005fb0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	2201      	movs	r2, #1
 8005fb8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	2201      	movs	r2, #1
 8005fc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005fc4:	2300      	movs	r3, #0
}
 8005fc6:	4618      	mov	r0, r3
 8005fc8:	3708      	adds	r7, #8
 8005fca:	46bd      	mov	sp, r7
 8005fcc:	bd80      	pop	{r7, pc}

08005fce <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8005fce:	b480      	push	{r7}
 8005fd0:	b083      	sub	sp, #12
 8005fd2:	af00      	add	r7, sp, #0
 8005fd4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8005fd6:	bf00      	nop
 8005fd8:	370c      	adds	r7, #12
 8005fda:	46bd      	mov	sp, r7
 8005fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe0:	4770      	bx	lr
	...

08005fe4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005fe4:	b480      	push	{r7}
 8005fe6:	b085      	sub	sp, #20
 8005fe8:	af00      	add	r7, sp, #0
 8005fea:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005ff2:	b2db      	uxtb	r3, r3
 8005ff4:	2b01      	cmp	r3, #1
 8005ff6:	d001      	beq.n	8005ffc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005ff8:	2301      	movs	r3, #1
 8005ffa:	e04f      	b.n	800609c <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	2202      	movs	r2, #2
 8006000:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	68da      	ldr	r2, [r3, #12]
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	f042 0201 	orr.w	r2, r2, #1
 8006012:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	4a23      	ldr	r2, [pc, #140]	@ (80060a8 <HAL_TIM_Base_Start_IT+0xc4>)
 800601a:	4293      	cmp	r3, r2
 800601c:	d01d      	beq.n	800605a <HAL_TIM_Base_Start_IT+0x76>
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006026:	d018      	beq.n	800605a <HAL_TIM_Base_Start_IT+0x76>
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	4a1f      	ldr	r2, [pc, #124]	@ (80060ac <HAL_TIM_Base_Start_IT+0xc8>)
 800602e:	4293      	cmp	r3, r2
 8006030:	d013      	beq.n	800605a <HAL_TIM_Base_Start_IT+0x76>
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	4a1e      	ldr	r2, [pc, #120]	@ (80060b0 <HAL_TIM_Base_Start_IT+0xcc>)
 8006038:	4293      	cmp	r3, r2
 800603a:	d00e      	beq.n	800605a <HAL_TIM_Base_Start_IT+0x76>
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	4a1c      	ldr	r2, [pc, #112]	@ (80060b4 <HAL_TIM_Base_Start_IT+0xd0>)
 8006042:	4293      	cmp	r3, r2
 8006044:	d009      	beq.n	800605a <HAL_TIM_Base_Start_IT+0x76>
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	4a1b      	ldr	r2, [pc, #108]	@ (80060b8 <HAL_TIM_Base_Start_IT+0xd4>)
 800604c:	4293      	cmp	r3, r2
 800604e:	d004      	beq.n	800605a <HAL_TIM_Base_Start_IT+0x76>
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	4a19      	ldr	r2, [pc, #100]	@ (80060bc <HAL_TIM_Base_Start_IT+0xd8>)
 8006056:	4293      	cmp	r3, r2
 8006058:	d115      	bne.n	8006086 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	689a      	ldr	r2, [r3, #8]
 8006060:	4b17      	ldr	r3, [pc, #92]	@ (80060c0 <HAL_TIM_Base_Start_IT+0xdc>)
 8006062:	4013      	ands	r3, r2
 8006064:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	2b06      	cmp	r3, #6
 800606a:	d015      	beq.n	8006098 <HAL_TIM_Base_Start_IT+0xb4>
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006072:	d011      	beq.n	8006098 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	681a      	ldr	r2, [r3, #0]
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	f042 0201 	orr.w	r2, r2, #1
 8006082:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006084:	e008      	b.n	8006098 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	681a      	ldr	r2, [r3, #0]
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	f042 0201 	orr.w	r2, r2, #1
 8006094:	601a      	str	r2, [r3, #0]
 8006096:	e000      	b.n	800609a <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006098:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800609a:	2300      	movs	r3, #0
}
 800609c:	4618      	mov	r0, r3
 800609e:	3714      	adds	r7, #20
 80060a0:	46bd      	mov	sp, r7
 80060a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a6:	4770      	bx	lr
 80060a8:	40012c00 	.word	0x40012c00
 80060ac:	40000400 	.word	0x40000400
 80060b0:	40000800 	.word	0x40000800
 80060b4:	40013400 	.word	0x40013400
 80060b8:	40014000 	.word	0x40014000
 80060bc:	40015000 	.word	0x40015000
 80060c0:	00010007 	.word	0x00010007

080060c4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80060c4:	b580      	push	{r7, lr}
 80060c6:	b084      	sub	sp, #16
 80060c8:	af00      	add	r7, sp, #0
 80060ca:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	68db      	ldr	r3, [r3, #12]
 80060d2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	691b      	ldr	r3, [r3, #16]
 80060da:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80060dc:	68bb      	ldr	r3, [r7, #8]
 80060de:	f003 0302 	and.w	r3, r3, #2
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d020      	beq.n	8006128 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	f003 0302 	and.w	r3, r3, #2
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d01b      	beq.n	8006128 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	f06f 0202 	mvn.w	r2, #2
 80060f8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	2201      	movs	r2, #1
 80060fe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	699b      	ldr	r3, [r3, #24]
 8006106:	f003 0303 	and.w	r3, r3, #3
 800610a:	2b00      	cmp	r3, #0
 800610c:	d003      	beq.n	8006116 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800610e:	6878      	ldr	r0, [r7, #4]
 8006110:	f000 f931 	bl	8006376 <HAL_TIM_IC_CaptureCallback>
 8006114:	e005      	b.n	8006122 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006116:	6878      	ldr	r0, [r7, #4]
 8006118:	f000 f923 	bl	8006362 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800611c:	6878      	ldr	r0, [r7, #4]
 800611e:	f000 f934 	bl	800638a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	2200      	movs	r2, #0
 8006126:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006128:	68bb      	ldr	r3, [r7, #8]
 800612a:	f003 0304 	and.w	r3, r3, #4
 800612e:	2b00      	cmp	r3, #0
 8006130:	d020      	beq.n	8006174 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	f003 0304 	and.w	r3, r3, #4
 8006138:	2b00      	cmp	r3, #0
 800613a:	d01b      	beq.n	8006174 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	f06f 0204 	mvn.w	r2, #4
 8006144:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	2202      	movs	r2, #2
 800614a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	699b      	ldr	r3, [r3, #24]
 8006152:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006156:	2b00      	cmp	r3, #0
 8006158:	d003      	beq.n	8006162 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800615a:	6878      	ldr	r0, [r7, #4]
 800615c:	f000 f90b 	bl	8006376 <HAL_TIM_IC_CaptureCallback>
 8006160:	e005      	b.n	800616e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006162:	6878      	ldr	r0, [r7, #4]
 8006164:	f000 f8fd 	bl	8006362 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006168:	6878      	ldr	r0, [r7, #4]
 800616a:	f000 f90e 	bl	800638a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	2200      	movs	r2, #0
 8006172:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006174:	68bb      	ldr	r3, [r7, #8]
 8006176:	f003 0308 	and.w	r3, r3, #8
 800617a:	2b00      	cmp	r3, #0
 800617c:	d020      	beq.n	80061c0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	f003 0308 	and.w	r3, r3, #8
 8006184:	2b00      	cmp	r3, #0
 8006186:	d01b      	beq.n	80061c0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	f06f 0208 	mvn.w	r2, #8
 8006190:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	2204      	movs	r2, #4
 8006196:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	69db      	ldr	r3, [r3, #28]
 800619e:	f003 0303 	and.w	r3, r3, #3
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d003      	beq.n	80061ae <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80061a6:	6878      	ldr	r0, [r7, #4]
 80061a8:	f000 f8e5 	bl	8006376 <HAL_TIM_IC_CaptureCallback>
 80061ac:	e005      	b.n	80061ba <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80061ae:	6878      	ldr	r0, [r7, #4]
 80061b0:	f000 f8d7 	bl	8006362 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80061b4:	6878      	ldr	r0, [r7, #4]
 80061b6:	f000 f8e8 	bl	800638a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	2200      	movs	r2, #0
 80061be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80061c0:	68bb      	ldr	r3, [r7, #8]
 80061c2:	f003 0310 	and.w	r3, r3, #16
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d020      	beq.n	800620c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	f003 0310 	and.w	r3, r3, #16
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d01b      	beq.n	800620c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	f06f 0210 	mvn.w	r2, #16
 80061dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	2208      	movs	r2, #8
 80061e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	69db      	ldr	r3, [r3, #28]
 80061ea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d003      	beq.n	80061fa <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80061f2:	6878      	ldr	r0, [r7, #4]
 80061f4:	f000 f8bf 	bl	8006376 <HAL_TIM_IC_CaptureCallback>
 80061f8:	e005      	b.n	8006206 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80061fa:	6878      	ldr	r0, [r7, #4]
 80061fc:	f000 f8b1 	bl	8006362 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006200:	6878      	ldr	r0, [r7, #4]
 8006202:	f000 f8c2 	bl	800638a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	2200      	movs	r2, #0
 800620a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800620c:	68bb      	ldr	r3, [r7, #8]
 800620e:	f003 0301 	and.w	r3, r3, #1
 8006212:	2b00      	cmp	r3, #0
 8006214:	d00c      	beq.n	8006230 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	f003 0301 	and.w	r3, r3, #1
 800621c:	2b00      	cmp	r3, #0
 800621e:	d007      	beq.n	8006230 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	f06f 0201 	mvn.w	r2, #1
 8006228:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800622a:	6878      	ldr	r0, [r7, #4]
 800622c:	f7fb fb48 	bl	80018c0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006230:	68bb      	ldr	r3, [r7, #8]
 8006232:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006236:	2b00      	cmp	r3, #0
 8006238:	d104      	bne.n	8006244 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800623a:	68bb      	ldr	r3, [r7, #8]
 800623c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006240:	2b00      	cmp	r3, #0
 8006242:	d00c      	beq.n	800625e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800624a:	2b00      	cmp	r3, #0
 800624c:	d007      	beq.n	800625e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8006256:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006258:	6878      	ldr	r0, [r7, #4]
 800625a:	f000 f95f 	bl	800651c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800625e:	68bb      	ldr	r3, [r7, #8]
 8006260:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006264:	2b00      	cmp	r3, #0
 8006266:	d00c      	beq.n	8006282 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800626e:	2b00      	cmp	r3, #0
 8006270:	d007      	beq.n	8006282 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800627a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800627c:	6878      	ldr	r0, [r7, #4]
 800627e:	f000 f957 	bl	8006530 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006282:	68bb      	ldr	r3, [r7, #8]
 8006284:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006288:	2b00      	cmp	r3, #0
 800628a:	d00c      	beq.n	80062a6 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006292:	2b00      	cmp	r3, #0
 8006294:	d007      	beq.n	80062a6 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800629e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80062a0:	6878      	ldr	r0, [r7, #4]
 80062a2:	f000 f87c 	bl	800639e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80062a6:	68bb      	ldr	r3, [r7, #8]
 80062a8:	f003 0320 	and.w	r3, r3, #32
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d00c      	beq.n	80062ca <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	f003 0320 	and.w	r3, r3, #32
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d007      	beq.n	80062ca <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	f06f 0220 	mvn.w	r2, #32
 80062c2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80062c4:	6878      	ldr	r0, [r7, #4]
 80062c6:	f000 f91f 	bl	8006508 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 80062ca:	68bb      	ldr	r3, [r7, #8]
 80062cc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d00c      	beq.n	80062ee <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d007      	beq.n	80062ee <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 80062e6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 80062e8:	6878      	ldr	r0, [r7, #4]
 80062ea:	f000 f92b 	bl	8006544 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 80062ee:	68bb      	ldr	r3, [r7, #8]
 80062f0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d00c      	beq.n	8006312 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d007      	beq.n	8006312 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 800630a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800630c:	6878      	ldr	r0, [r7, #4]
 800630e:	f000 f923 	bl	8006558 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8006312:	68bb      	ldr	r3, [r7, #8]
 8006314:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006318:	2b00      	cmp	r3, #0
 800631a:	d00c      	beq.n	8006336 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006322:	2b00      	cmp	r3, #0
 8006324:	d007      	beq.n	8006336 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800632e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8006330:	6878      	ldr	r0, [r7, #4]
 8006332:	f000 f91b 	bl	800656c <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8006336:	68bb      	ldr	r3, [r7, #8]
 8006338:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800633c:	2b00      	cmp	r3, #0
 800633e:	d00c      	beq.n	800635a <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006346:	2b00      	cmp	r3, #0
 8006348:	d007      	beq.n	800635a <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8006352:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8006354:	6878      	ldr	r0, [r7, #4]
 8006356:	f000 f913 	bl	8006580 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800635a:	bf00      	nop
 800635c:	3710      	adds	r7, #16
 800635e:	46bd      	mov	sp, r7
 8006360:	bd80      	pop	{r7, pc}

08006362 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006362:	b480      	push	{r7}
 8006364:	b083      	sub	sp, #12
 8006366:	af00      	add	r7, sp, #0
 8006368:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800636a:	bf00      	nop
 800636c:	370c      	adds	r7, #12
 800636e:	46bd      	mov	sp, r7
 8006370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006374:	4770      	bx	lr

08006376 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006376:	b480      	push	{r7}
 8006378:	b083      	sub	sp, #12
 800637a:	af00      	add	r7, sp, #0
 800637c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800637e:	bf00      	nop
 8006380:	370c      	adds	r7, #12
 8006382:	46bd      	mov	sp, r7
 8006384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006388:	4770      	bx	lr

0800638a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800638a:	b480      	push	{r7}
 800638c:	b083      	sub	sp, #12
 800638e:	af00      	add	r7, sp, #0
 8006390:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006392:	bf00      	nop
 8006394:	370c      	adds	r7, #12
 8006396:	46bd      	mov	sp, r7
 8006398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800639c:	4770      	bx	lr

0800639e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800639e:	b480      	push	{r7}
 80063a0:	b083      	sub	sp, #12
 80063a2:	af00      	add	r7, sp, #0
 80063a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80063a6:	bf00      	nop
 80063a8:	370c      	adds	r7, #12
 80063aa:	46bd      	mov	sp, r7
 80063ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b0:	4770      	bx	lr
	...

080063b4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80063b4:	b480      	push	{r7}
 80063b6:	b085      	sub	sp, #20
 80063b8:	af00      	add	r7, sp, #0
 80063ba:	6078      	str	r0, [r7, #4]
 80063bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	4a48      	ldr	r2, [pc, #288]	@ (80064e8 <TIM_Base_SetConfig+0x134>)
 80063c8:	4293      	cmp	r3, r2
 80063ca:	d013      	beq.n	80063f4 <TIM_Base_SetConfig+0x40>
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80063d2:	d00f      	beq.n	80063f4 <TIM_Base_SetConfig+0x40>
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	4a45      	ldr	r2, [pc, #276]	@ (80064ec <TIM_Base_SetConfig+0x138>)
 80063d8:	4293      	cmp	r3, r2
 80063da:	d00b      	beq.n	80063f4 <TIM_Base_SetConfig+0x40>
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	4a44      	ldr	r2, [pc, #272]	@ (80064f0 <TIM_Base_SetConfig+0x13c>)
 80063e0:	4293      	cmp	r3, r2
 80063e2:	d007      	beq.n	80063f4 <TIM_Base_SetConfig+0x40>
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	4a43      	ldr	r2, [pc, #268]	@ (80064f4 <TIM_Base_SetConfig+0x140>)
 80063e8:	4293      	cmp	r3, r2
 80063ea:	d003      	beq.n	80063f4 <TIM_Base_SetConfig+0x40>
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	4a42      	ldr	r2, [pc, #264]	@ (80064f8 <TIM_Base_SetConfig+0x144>)
 80063f0:	4293      	cmp	r3, r2
 80063f2:	d108      	bne.n	8006406 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80063fa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80063fc:	683b      	ldr	r3, [r7, #0]
 80063fe:	685b      	ldr	r3, [r3, #4]
 8006400:	68fa      	ldr	r2, [r7, #12]
 8006402:	4313      	orrs	r3, r2
 8006404:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	4a37      	ldr	r2, [pc, #220]	@ (80064e8 <TIM_Base_SetConfig+0x134>)
 800640a:	4293      	cmp	r3, r2
 800640c:	d01f      	beq.n	800644e <TIM_Base_SetConfig+0x9a>
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006414:	d01b      	beq.n	800644e <TIM_Base_SetConfig+0x9a>
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	4a34      	ldr	r2, [pc, #208]	@ (80064ec <TIM_Base_SetConfig+0x138>)
 800641a:	4293      	cmp	r3, r2
 800641c:	d017      	beq.n	800644e <TIM_Base_SetConfig+0x9a>
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	4a33      	ldr	r2, [pc, #204]	@ (80064f0 <TIM_Base_SetConfig+0x13c>)
 8006422:	4293      	cmp	r3, r2
 8006424:	d013      	beq.n	800644e <TIM_Base_SetConfig+0x9a>
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	4a32      	ldr	r2, [pc, #200]	@ (80064f4 <TIM_Base_SetConfig+0x140>)
 800642a:	4293      	cmp	r3, r2
 800642c:	d00f      	beq.n	800644e <TIM_Base_SetConfig+0x9a>
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	4a32      	ldr	r2, [pc, #200]	@ (80064fc <TIM_Base_SetConfig+0x148>)
 8006432:	4293      	cmp	r3, r2
 8006434:	d00b      	beq.n	800644e <TIM_Base_SetConfig+0x9a>
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	4a31      	ldr	r2, [pc, #196]	@ (8006500 <TIM_Base_SetConfig+0x14c>)
 800643a:	4293      	cmp	r3, r2
 800643c:	d007      	beq.n	800644e <TIM_Base_SetConfig+0x9a>
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	4a30      	ldr	r2, [pc, #192]	@ (8006504 <TIM_Base_SetConfig+0x150>)
 8006442:	4293      	cmp	r3, r2
 8006444:	d003      	beq.n	800644e <TIM_Base_SetConfig+0x9a>
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	4a2b      	ldr	r2, [pc, #172]	@ (80064f8 <TIM_Base_SetConfig+0x144>)
 800644a:	4293      	cmp	r3, r2
 800644c:	d108      	bne.n	8006460 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006454:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006456:	683b      	ldr	r3, [r7, #0]
 8006458:	68db      	ldr	r3, [r3, #12]
 800645a:	68fa      	ldr	r2, [r7, #12]
 800645c:	4313      	orrs	r3, r2
 800645e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006466:	683b      	ldr	r3, [r7, #0]
 8006468:	695b      	ldr	r3, [r3, #20]
 800646a:	4313      	orrs	r3, r2
 800646c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	68fa      	ldr	r2, [r7, #12]
 8006472:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006474:	683b      	ldr	r3, [r7, #0]
 8006476:	689a      	ldr	r2, [r3, #8]
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800647c:	683b      	ldr	r3, [r7, #0]
 800647e:	681a      	ldr	r2, [r3, #0]
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	4a18      	ldr	r2, [pc, #96]	@ (80064e8 <TIM_Base_SetConfig+0x134>)
 8006488:	4293      	cmp	r3, r2
 800648a:	d013      	beq.n	80064b4 <TIM_Base_SetConfig+0x100>
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	4a19      	ldr	r2, [pc, #100]	@ (80064f4 <TIM_Base_SetConfig+0x140>)
 8006490:	4293      	cmp	r3, r2
 8006492:	d00f      	beq.n	80064b4 <TIM_Base_SetConfig+0x100>
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	4a19      	ldr	r2, [pc, #100]	@ (80064fc <TIM_Base_SetConfig+0x148>)
 8006498:	4293      	cmp	r3, r2
 800649a:	d00b      	beq.n	80064b4 <TIM_Base_SetConfig+0x100>
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	4a18      	ldr	r2, [pc, #96]	@ (8006500 <TIM_Base_SetConfig+0x14c>)
 80064a0:	4293      	cmp	r3, r2
 80064a2:	d007      	beq.n	80064b4 <TIM_Base_SetConfig+0x100>
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	4a17      	ldr	r2, [pc, #92]	@ (8006504 <TIM_Base_SetConfig+0x150>)
 80064a8:	4293      	cmp	r3, r2
 80064aa:	d003      	beq.n	80064b4 <TIM_Base_SetConfig+0x100>
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	4a12      	ldr	r2, [pc, #72]	@ (80064f8 <TIM_Base_SetConfig+0x144>)
 80064b0:	4293      	cmp	r3, r2
 80064b2:	d103      	bne.n	80064bc <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80064b4:	683b      	ldr	r3, [r7, #0]
 80064b6:	691a      	ldr	r2, [r3, #16]
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	2201      	movs	r2, #1
 80064c0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	691b      	ldr	r3, [r3, #16]
 80064c6:	f003 0301 	and.w	r3, r3, #1
 80064ca:	2b01      	cmp	r3, #1
 80064cc:	d105      	bne.n	80064da <TIM_Base_SetConfig+0x126>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	691b      	ldr	r3, [r3, #16]
 80064d2:	f023 0201 	bic.w	r2, r3, #1
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	611a      	str	r2, [r3, #16]
  }
}
 80064da:	bf00      	nop
 80064dc:	3714      	adds	r7, #20
 80064de:	46bd      	mov	sp, r7
 80064e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e4:	4770      	bx	lr
 80064e6:	bf00      	nop
 80064e8:	40012c00 	.word	0x40012c00
 80064ec:	40000400 	.word	0x40000400
 80064f0:	40000800 	.word	0x40000800
 80064f4:	40013400 	.word	0x40013400
 80064f8:	40015000 	.word	0x40015000
 80064fc:	40014000 	.word	0x40014000
 8006500:	40014400 	.word	0x40014400
 8006504:	40014800 	.word	0x40014800

08006508 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006508:	b480      	push	{r7}
 800650a:	b083      	sub	sp, #12
 800650c:	af00      	add	r7, sp, #0
 800650e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006510:	bf00      	nop
 8006512:	370c      	adds	r7, #12
 8006514:	46bd      	mov	sp, r7
 8006516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800651a:	4770      	bx	lr

0800651c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800651c:	b480      	push	{r7}
 800651e:	b083      	sub	sp, #12
 8006520:	af00      	add	r7, sp, #0
 8006522:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006524:	bf00      	nop
 8006526:	370c      	adds	r7, #12
 8006528:	46bd      	mov	sp, r7
 800652a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800652e:	4770      	bx	lr

08006530 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006530:	b480      	push	{r7}
 8006532:	b083      	sub	sp, #12
 8006534:	af00      	add	r7, sp, #0
 8006536:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006538:	bf00      	nop
 800653a:	370c      	adds	r7, #12
 800653c:	46bd      	mov	sp, r7
 800653e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006542:	4770      	bx	lr

08006544 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8006544:	b480      	push	{r7}
 8006546:	b083      	sub	sp, #12
 8006548:	af00      	add	r7, sp, #0
 800654a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800654c:	bf00      	nop
 800654e:	370c      	adds	r7, #12
 8006550:	46bd      	mov	sp, r7
 8006552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006556:	4770      	bx	lr

08006558 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8006558:	b480      	push	{r7}
 800655a:	b083      	sub	sp, #12
 800655c:	af00      	add	r7, sp, #0
 800655e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8006560:	bf00      	nop
 8006562:	370c      	adds	r7, #12
 8006564:	46bd      	mov	sp, r7
 8006566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800656a:	4770      	bx	lr

0800656c <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800656c:	b480      	push	{r7}
 800656e:	b083      	sub	sp, #12
 8006570:	af00      	add	r7, sp, #0
 8006572:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8006574:	bf00      	nop
 8006576:	370c      	adds	r7, #12
 8006578:	46bd      	mov	sp, r7
 800657a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800657e:	4770      	bx	lr

08006580 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8006580:	b480      	push	{r7}
 8006582:	b083      	sub	sp, #12
 8006584:	af00      	add	r7, sp, #0
 8006586:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8006588:	bf00      	nop
 800658a:	370c      	adds	r7, #12
 800658c:	46bd      	mov	sp, r7
 800658e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006592:	4770      	bx	lr

08006594 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006594:	b580      	push	{r7, lr}
 8006596:	b082      	sub	sp, #8
 8006598:	af00      	add	r7, sp, #0
 800659a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d101      	bne.n	80065a6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80065a2:	2301      	movs	r3, #1
 80065a4:	e042      	b.n	800662c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d106      	bne.n	80065be <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	2200      	movs	r2, #0
 80065b4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80065b8:	6878      	ldr	r0, [r7, #4]
 80065ba:	f7fb fa77 	bl	8001aac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	2224      	movs	r2, #36	@ 0x24
 80065c2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	681a      	ldr	r2, [r3, #0]
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	f022 0201 	bic.w	r2, r2, #1
 80065d4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d002      	beq.n	80065e4 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80065de:	6878      	ldr	r0, [r7, #4]
 80065e0:	f000 fb24 	bl	8006c2c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80065e4:	6878      	ldr	r0, [r7, #4]
 80065e6:	f000 f825 	bl	8006634 <UART_SetConfig>
 80065ea:	4603      	mov	r3, r0
 80065ec:	2b01      	cmp	r3, #1
 80065ee:	d101      	bne.n	80065f4 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80065f0:	2301      	movs	r3, #1
 80065f2:	e01b      	b.n	800662c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	685a      	ldr	r2, [r3, #4]
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006602:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	689a      	ldr	r2, [r3, #8]
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006612:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	681a      	ldr	r2, [r3, #0]
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	f042 0201 	orr.w	r2, r2, #1
 8006622:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006624:	6878      	ldr	r0, [r7, #4]
 8006626:	f000 fba3 	bl	8006d70 <UART_CheckIdleState>
 800662a:	4603      	mov	r3, r0
}
 800662c:	4618      	mov	r0, r3
 800662e:	3708      	adds	r7, #8
 8006630:	46bd      	mov	sp, r7
 8006632:	bd80      	pop	{r7, pc}

08006634 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006634:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006638:	b08c      	sub	sp, #48	@ 0x30
 800663a:	af00      	add	r7, sp, #0
 800663c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800663e:	2300      	movs	r3, #0
 8006640:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006644:	697b      	ldr	r3, [r7, #20]
 8006646:	689a      	ldr	r2, [r3, #8]
 8006648:	697b      	ldr	r3, [r7, #20]
 800664a:	691b      	ldr	r3, [r3, #16]
 800664c:	431a      	orrs	r2, r3
 800664e:	697b      	ldr	r3, [r7, #20]
 8006650:	695b      	ldr	r3, [r3, #20]
 8006652:	431a      	orrs	r2, r3
 8006654:	697b      	ldr	r3, [r7, #20]
 8006656:	69db      	ldr	r3, [r3, #28]
 8006658:	4313      	orrs	r3, r2
 800665a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800665c:	697b      	ldr	r3, [r7, #20]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	681a      	ldr	r2, [r3, #0]
 8006662:	4baa      	ldr	r3, [pc, #680]	@ (800690c <UART_SetConfig+0x2d8>)
 8006664:	4013      	ands	r3, r2
 8006666:	697a      	ldr	r2, [r7, #20]
 8006668:	6812      	ldr	r2, [r2, #0]
 800666a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800666c:	430b      	orrs	r3, r1
 800666e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006670:	697b      	ldr	r3, [r7, #20]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	685b      	ldr	r3, [r3, #4]
 8006676:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800667a:	697b      	ldr	r3, [r7, #20]
 800667c:	68da      	ldr	r2, [r3, #12]
 800667e:	697b      	ldr	r3, [r7, #20]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	430a      	orrs	r2, r1
 8006684:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006686:	697b      	ldr	r3, [r7, #20]
 8006688:	699b      	ldr	r3, [r3, #24]
 800668a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800668c:	697b      	ldr	r3, [r7, #20]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	4a9f      	ldr	r2, [pc, #636]	@ (8006910 <UART_SetConfig+0x2dc>)
 8006692:	4293      	cmp	r3, r2
 8006694:	d004      	beq.n	80066a0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006696:	697b      	ldr	r3, [r7, #20]
 8006698:	6a1b      	ldr	r3, [r3, #32]
 800669a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800669c:	4313      	orrs	r3, r2
 800669e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80066a0:	697b      	ldr	r3, [r7, #20]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	689b      	ldr	r3, [r3, #8]
 80066a6:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80066aa:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80066ae:	697a      	ldr	r2, [r7, #20]
 80066b0:	6812      	ldr	r2, [r2, #0]
 80066b2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80066b4:	430b      	orrs	r3, r1
 80066b6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80066b8:	697b      	ldr	r3, [r7, #20]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066be:	f023 010f 	bic.w	r1, r3, #15
 80066c2:	697b      	ldr	r3, [r7, #20]
 80066c4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80066c6:	697b      	ldr	r3, [r7, #20]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	430a      	orrs	r2, r1
 80066cc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80066ce:	697b      	ldr	r3, [r7, #20]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	4a90      	ldr	r2, [pc, #576]	@ (8006914 <UART_SetConfig+0x2e0>)
 80066d4:	4293      	cmp	r3, r2
 80066d6:	d125      	bne.n	8006724 <UART_SetConfig+0xf0>
 80066d8:	4b8f      	ldr	r3, [pc, #572]	@ (8006918 <UART_SetConfig+0x2e4>)
 80066da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80066de:	f003 0303 	and.w	r3, r3, #3
 80066e2:	2b03      	cmp	r3, #3
 80066e4:	d81a      	bhi.n	800671c <UART_SetConfig+0xe8>
 80066e6:	a201      	add	r2, pc, #4	@ (adr r2, 80066ec <UART_SetConfig+0xb8>)
 80066e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066ec:	080066fd 	.word	0x080066fd
 80066f0:	0800670d 	.word	0x0800670d
 80066f4:	08006705 	.word	0x08006705
 80066f8:	08006715 	.word	0x08006715
 80066fc:	2301      	movs	r3, #1
 80066fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006702:	e116      	b.n	8006932 <UART_SetConfig+0x2fe>
 8006704:	2302      	movs	r3, #2
 8006706:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800670a:	e112      	b.n	8006932 <UART_SetConfig+0x2fe>
 800670c:	2304      	movs	r3, #4
 800670e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006712:	e10e      	b.n	8006932 <UART_SetConfig+0x2fe>
 8006714:	2308      	movs	r3, #8
 8006716:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800671a:	e10a      	b.n	8006932 <UART_SetConfig+0x2fe>
 800671c:	2310      	movs	r3, #16
 800671e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006722:	e106      	b.n	8006932 <UART_SetConfig+0x2fe>
 8006724:	697b      	ldr	r3, [r7, #20]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	4a7c      	ldr	r2, [pc, #496]	@ (800691c <UART_SetConfig+0x2e8>)
 800672a:	4293      	cmp	r3, r2
 800672c:	d138      	bne.n	80067a0 <UART_SetConfig+0x16c>
 800672e:	4b7a      	ldr	r3, [pc, #488]	@ (8006918 <UART_SetConfig+0x2e4>)
 8006730:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006734:	f003 030c 	and.w	r3, r3, #12
 8006738:	2b0c      	cmp	r3, #12
 800673a:	d82d      	bhi.n	8006798 <UART_SetConfig+0x164>
 800673c:	a201      	add	r2, pc, #4	@ (adr r2, 8006744 <UART_SetConfig+0x110>)
 800673e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006742:	bf00      	nop
 8006744:	08006779 	.word	0x08006779
 8006748:	08006799 	.word	0x08006799
 800674c:	08006799 	.word	0x08006799
 8006750:	08006799 	.word	0x08006799
 8006754:	08006789 	.word	0x08006789
 8006758:	08006799 	.word	0x08006799
 800675c:	08006799 	.word	0x08006799
 8006760:	08006799 	.word	0x08006799
 8006764:	08006781 	.word	0x08006781
 8006768:	08006799 	.word	0x08006799
 800676c:	08006799 	.word	0x08006799
 8006770:	08006799 	.word	0x08006799
 8006774:	08006791 	.word	0x08006791
 8006778:	2300      	movs	r3, #0
 800677a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800677e:	e0d8      	b.n	8006932 <UART_SetConfig+0x2fe>
 8006780:	2302      	movs	r3, #2
 8006782:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006786:	e0d4      	b.n	8006932 <UART_SetConfig+0x2fe>
 8006788:	2304      	movs	r3, #4
 800678a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800678e:	e0d0      	b.n	8006932 <UART_SetConfig+0x2fe>
 8006790:	2308      	movs	r3, #8
 8006792:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006796:	e0cc      	b.n	8006932 <UART_SetConfig+0x2fe>
 8006798:	2310      	movs	r3, #16
 800679a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800679e:	e0c8      	b.n	8006932 <UART_SetConfig+0x2fe>
 80067a0:	697b      	ldr	r3, [r7, #20]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	4a5e      	ldr	r2, [pc, #376]	@ (8006920 <UART_SetConfig+0x2ec>)
 80067a6:	4293      	cmp	r3, r2
 80067a8:	d125      	bne.n	80067f6 <UART_SetConfig+0x1c2>
 80067aa:	4b5b      	ldr	r3, [pc, #364]	@ (8006918 <UART_SetConfig+0x2e4>)
 80067ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80067b0:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80067b4:	2b30      	cmp	r3, #48	@ 0x30
 80067b6:	d016      	beq.n	80067e6 <UART_SetConfig+0x1b2>
 80067b8:	2b30      	cmp	r3, #48	@ 0x30
 80067ba:	d818      	bhi.n	80067ee <UART_SetConfig+0x1ba>
 80067bc:	2b20      	cmp	r3, #32
 80067be:	d00a      	beq.n	80067d6 <UART_SetConfig+0x1a2>
 80067c0:	2b20      	cmp	r3, #32
 80067c2:	d814      	bhi.n	80067ee <UART_SetConfig+0x1ba>
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d002      	beq.n	80067ce <UART_SetConfig+0x19a>
 80067c8:	2b10      	cmp	r3, #16
 80067ca:	d008      	beq.n	80067de <UART_SetConfig+0x1aa>
 80067cc:	e00f      	b.n	80067ee <UART_SetConfig+0x1ba>
 80067ce:	2300      	movs	r3, #0
 80067d0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80067d4:	e0ad      	b.n	8006932 <UART_SetConfig+0x2fe>
 80067d6:	2302      	movs	r3, #2
 80067d8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80067dc:	e0a9      	b.n	8006932 <UART_SetConfig+0x2fe>
 80067de:	2304      	movs	r3, #4
 80067e0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80067e4:	e0a5      	b.n	8006932 <UART_SetConfig+0x2fe>
 80067e6:	2308      	movs	r3, #8
 80067e8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80067ec:	e0a1      	b.n	8006932 <UART_SetConfig+0x2fe>
 80067ee:	2310      	movs	r3, #16
 80067f0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80067f4:	e09d      	b.n	8006932 <UART_SetConfig+0x2fe>
 80067f6:	697b      	ldr	r3, [r7, #20]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	4a4a      	ldr	r2, [pc, #296]	@ (8006924 <UART_SetConfig+0x2f0>)
 80067fc:	4293      	cmp	r3, r2
 80067fe:	d125      	bne.n	800684c <UART_SetConfig+0x218>
 8006800:	4b45      	ldr	r3, [pc, #276]	@ (8006918 <UART_SetConfig+0x2e4>)
 8006802:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006806:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800680a:	2bc0      	cmp	r3, #192	@ 0xc0
 800680c:	d016      	beq.n	800683c <UART_SetConfig+0x208>
 800680e:	2bc0      	cmp	r3, #192	@ 0xc0
 8006810:	d818      	bhi.n	8006844 <UART_SetConfig+0x210>
 8006812:	2b80      	cmp	r3, #128	@ 0x80
 8006814:	d00a      	beq.n	800682c <UART_SetConfig+0x1f8>
 8006816:	2b80      	cmp	r3, #128	@ 0x80
 8006818:	d814      	bhi.n	8006844 <UART_SetConfig+0x210>
 800681a:	2b00      	cmp	r3, #0
 800681c:	d002      	beq.n	8006824 <UART_SetConfig+0x1f0>
 800681e:	2b40      	cmp	r3, #64	@ 0x40
 8006820:	d008      	beq.n	8006834 <UART_SetConfig+0x200>
 8006822:	e00f      	b.n	8006844 <UART_SetConfig+0x210>
 8006824:	2300      	movs	r3, #0
 8006826:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800682a:	e082      	b.n	8006932 <UART_SetConfig+0x2fe>
 800682c:	2302      	movs	r3, #2
 800682e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006832:	e07e      	b.n	8006932 <UART_SetConfig+0x2fe>
 8006834:	2304      	movs	r3, #4
 8006836:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800683a:	e07a      	b.n	8006932 <UART_SetConfig+0x2fe>
 800683c:	2308      	movs	r3, #8
 800683e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006842:	e076      	b.n	8006932 <UART_SetConfig+0x2fe>
 8006844:	2310      	movs	r3, #16
 8006846:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800684a:	e072      	b.n	8006932 <UART_SetConfig+0x2fe>
 800684c:	697b      	ldr	r3, [r7, #20]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	4a35      	ldr	r2, [pc, #212]	@ (8006928 <UART_SetConfig+0x2f4>)
 8006852:	4293      	cmp	r3, r2
 8006854:	d12a      	bne.n	80068ac <UART_SetConfig+0x278>
 8006856:	4b30      	ldr	r3, [pc, #192]	@ (8006918 <UART_SetConfig+0x2e4>)
 8006858:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800685c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006860:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006864:	d01a      	beq.n	800689c <UART_SetConfig+0x268>
 8006866:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800686a:	d81b      	bhi.n	80068a4 <UART_SetConfig+0x270>
 800686c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006870:	d00c      	beq.n	800688c <UART_SetConfig+0x258>
 8006872:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006876:	d815      	bhi.n	80068a4 <UART_SetConfig+0x270>
 8006878:	2b00      	cmp	r3, #0
 800687a:	d003      	beq.n	8006884 <UART_SetConfig+0x250>
 800687c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006880:	d008      	beq.n	8006894 <UART_SetConfig+0x260>
 8006882:	e00f      	b.n	80068a4 <UART_SetConfig+0x270>
 8006884:	2300      	movs	r3, #0
 8006886:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800688a:	e052      	b.n	8006932 <UART_SetConfig+0x2fe>
 800688c:	2302      	movs	r3, #2
 800688e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006892:	e04e      	b.n	8006932 <UART_SetConfig+0x2fe>
 8006894:	2304      	movs	r3, #4
 8006896:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800689a:	e04a      	b.n	8006932 <UART_SetConfig+0x2fe>
 800689c:	2308      	movs	r3, #8
 800689e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80068a2:	e046      	b.n	8006932 <UART_SetConfig+0x2fe>
 80068a4:	2310      	movs	r3, #16
 80068a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80068aa:	e042      	b.n	8006932 <UART_SetConfig+0x2fe>
 80068ac:	697b      	ldr	r3, [r7, #20]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	4a17      	ldr	r2, [pc, #92]	@ (8006910 <UART_SetConfig+0x2dc>)
 80068b2:	4293      	cmp	r3, r2
 80068b4:	d13a      	bne.n	800692c <UART_SetConfig+0x2f8>
 80068b6:	4b18      	ldr	r3, [pc, #96]	@ (8006918 <UART_SetConfig+0x2e4>)
 80068b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80068bc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80068c0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80068c4:	d01a      	beq.n	80068fc <UART_SetConfig+0x2c8>
 80068c6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80068ca:	d81b      	bhi.n	8006904 <UART_SetConfig+0x2d0>
 80068cc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80068d0:	d00c      	beq.n	80068ec <UART_SetConfig+0x2b8>
 80068d2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80068d6:	d815      	bhi.n	8006904 <UART_SetConfig+0x2d0>
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d003      	beq.n	80068e4 <UART_SetConfig+0x2b0>
 80068dc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80068e0:	d008      	beq.n	80068f4 <UART_SetConfig+0x2c0>
 80068e2:	e00f      	b.n	8006904 <UART_SetConfig+0x2d0>
 80068e4:	2300      	movs	r3, #0
 80068e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80068ea:	e022      	b.n	8006932 <UART_SetConfig+0x2fe>
 80068ec:	2302      	movs	r3, #2
 80068ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80068f2:	e01e      	b.n	8006932 <UART_SetConfig+0x2fe>
 80068f4:	2304      	movs	r3, #4
 80068f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80068fa:	e01a      	b.n	8006932 <UART_SetConfig+0x2fe>
 80068fc:	2308      	movs	r3, #8
 80068fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006902:	e016      	b.n	8006932 <UART_SetConfig+0x2fe>
 8006904:	2310      	movs	r3, #16
 8006906:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800690a:	e012      	b.n	8006932 <UART_SetConfig+0x2fe>
 800690c:	cfff69f3 	.word	0xcfff69f3
 8006910:	40008000 	.word	0x40008000
 8006914:	40013800 	.word	0x40013800
 8006918:	40021000 	.word	0x40021000
 800691c:	40004400 	.word	0x40004400
 8006920:	40004800 	.word	0x40004800
 8006924:	40004c00 	.word	0x40004c00
 8006928:	40005000 	.word	0x40005000
 800692c:	2310      	movs	r3, #16
 800692e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006932:	697b      	ldr	r3, [r7, #20]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	4aae      	ldr	r2, [pc, #696]	@ (8006bf0 <UART_SetConfig+0x5bc>)
 8006938:	4293      	cmp	r3, r2
 800693a:	f040 8097 	bne.w	8006a6c <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800693e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006942:	2b08      	cmp	r3, #8
 8006944:	d823      	bhi.n	800698e <UART_SetConfig+0x35a>
 8006946:	a201      	add	r2, pc, #4	@ (adr r2, 800694c <UART_SetConfig+0x318>)
 8006948:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800694c:	08006971 	.word	0x08006971
 8006950:	0800698f 	.word	0x0800698f
 8006954:	08006979 	.word	0x08006979
 8006958:	0800698f 	.word	0x0800698f
 800695c:	0800697f 	.word	0x0800697f
 8006960:	0800698f 	.word	0x0800698f
 8006964:	0800698f 	.word	0x0800698f
 8006968:	0800698f 	.word	0x0800698f
 800696c:	08006987 	.word	0x08006987
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006970:	f7fe fff6 	bl	8005960 <HAL_RCC_GetPCLK1Freq>
 8006974:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006976:	e010      	b.n	800699a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006978:	4b9e      	ldr	r3, [pc, #632]	@ (8006bf4 <UART_SetConfig+0x5c0>)
 800697a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800697c:	e00d      	b.n	800699a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800697e:	f7fe ff81 	bl	8005884 <HAL_RCC_GetSysClockFreq>
 8006982:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006984:	e009      	b.n	800699a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006986:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800698a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800698c:	e005      	b.n	800699a <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800698e:	2300      	movs	r3, #0
 8006990:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006992:	2301      	movs	r3, #1
 8006994:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006998:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800699a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800699c:	2b00      	cmp	r3, #0
 800699e:	f000 8130 	beq.w	8006c02 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80069a2:	697b      	ldr	r3, [r7, #20]
 80069a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069a6:	4a94      	ldr	r2, [pc, #592]	@ (8006bf8 <UART_SetConfig+0x5c4>)
 80069a8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80069ac:	461a      	mov	r2, r3
 80069ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069b0:	fbb3 f3f2 	udiv	r3, r3, r2
 80069b4:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80069b6:	697b      	ldr	r3, [r7, #20]
 80069b8:	685a      	ldr	r2, [r3, #4]
 80069ba:	4613      	mov	r3, r2
 80069bc:	005b      	lsls	r3, r3, #1
 80069be:	4413      	add	r3, r2
 80069c0:	69ba      	ldr	r2, [r7, #24]
 80069c2:	429a      	cmp	r2, r3
 80069c4:	d305      	bcc.n	80069d2 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80069c6:	697b      	ldr	r3, [r7, #20]
 80069c8:	685b      	ldr	r3, [r3, #4]
 80069ca:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80069cc:	69ba      	ldr	r2, [r7, #24]
 80069ce:	429a      	cmp	r2, r3
 80069d0:	d903      	bls.n	80069da <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80069d2:	2301      	movs	r3, #1
 80069d4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80069d8:	e113      	b.n	8006c02 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80069da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069dc:	2200      	movs	r2, #0
 80069de:	60bb      	str	r3, [r7, #8]
 80069e0:	60fa      	str	r2, [r7, #12]
 80069e2:	697b      	ldr	r3, [r7, #20]
 80069e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069e6:	4a84      	ldr	r2, [pc, #528]	@ (8006bf8 <UART_SetConfig+0x5c4>)
 80069e8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80069ec:	b29b      	uxth	r3, r3
 80069ee:	2200      	movs	r2, #0
 80069f0:	603b      	str	r3, [r7, #0]
 80069f2:	607a      	str	r2, [r7, #4]
 80069f4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80069f8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80069fc:	f7fa f8fc 	bl	8000bf8 <__aeabi_uldivmod>
 8006a00:	4602      	mov	r2, r0
 8006a02:	460b      	mov	r3, r1
 8006a04:	4610      	mov	r0, r2
 8006a06:	4619      	mov	r1, r3
 8006a08:	f04f 0200 	mov.w	r2, #0
 8006a0c:	f04f 0300 	mov.w	r3, #0
 8006a10:	020b      	lsls	r3, r1, #8
 8006a12:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006a16:	0202      	lsls	r2, r0, #8
 8006a18:	6979      	ldr	r1, [r7, #20]
 8006a1a:	6849      	ldr	r1, [r1, #4]
 8006a1c:	0849      	lsrs	r1, r1, #1
 8006a1e:	2000      	movs	r0, #0
 8006a20:	460c      	mov	r4, r1
 8006a22:	4605      	mov	r5, r0
 8006a24:	eb12 0804 	adds.w	r8, r2, r4
 8006a28:	eb43 0905 	adc.w	r9, r3, r5
 8006a2c:	697b      	ldr	r3, [r7, #20]
 8006a2e:	685b      	ldr	r3, [r3, #4]
 8006a30:	2200      	movs	r2, #0
 8006a32:	469a      	mov	sl, r3
 8006a34:	4693      	mov	fp, r2
 8006a36:	4652      	mov	r2, sl
 8006a38:	465b      	mov	r3, fp
 8006a3a:	4640      	mov	r0, r8
 8006a3c:	4649      	mov	r1, r9
 8006a3e:	f7fa f8db 	bl	8000bf8 <__aeabi_uldivmod>
 8006a42:	4602      	mov	r2, r0
 8006a44:	460b      	mov	r3, r1
 8006a46:	4613      	mov	r3, r2
 8006a48:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006a4a:	6a3b      	ldr	r3, [r7, #32]
 8006a4c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006a50:	d308      	bcc.n	8006a64 <UART_SetConfig+0x430>
 8006a52:	6a3b      	ldr	r3, [r7, #32]
 8006a54:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006a58:	d204      	bcs.n	8006a64 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8006a5a:	697b      	ldr	r3, [r7, #20]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	6a3a      	ldr	r2, [r7, #32]
 8006a60:	60da      	str	r2, [r3, #12]
 8006a62:	e0ce      	b.n	8006c02 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8006a64:	2301      	movs	r3, #1
 8006a66:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006a6a:	e0ca      	b.n	8006c02 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006a6c:	697b      	ldr	r3, [r7, #20]
 8006a6e:	69db      	ldr	r3, [r3, #28]
 8006a70:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006a74:	d166      	bne.n	8006b44 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8006a76:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006a7a:	2b08      	cmp	r3, #8
 8006a7c:	d827      	bhi.n	8006ace <UART_SetConfig+0x49a>
 8006a7e:	a201      	add	r2, pc, #4	@ (adr r2, 8006a84 <UART_SetConfig+0x450>)
 8006a80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a84:	08006aa9 	.word	0x08006aa9
 8006a88:	08006ab1 	.word	0x08006ab1
 8006a8c:	08006ab9 	.word	0x08006ab9
 8006a90:	08006acf 	.word	0x08006acf
 8006a94:	08006abf 	.word	0x08006abf
 8006a98:	08006acf 	.word	0x08006acf
 8006a9c:	08006acf 	.word	0x08006acf
 8006aa0:	08006acf 	.word	0x08006acf
 8006aa4:	08006ac7 	.word	0x08006ac7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006aa8:	f7fe ff5a 	bl	8005960 <HAL_RCC_GetPCLK1Freq>
 8006aac:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006aae:	e014      	b.n	8006ada <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006ab0:	f7fe ff6c 	bl	800598c <HAL_RCC_GetPCLK2Freq>
 8006ab4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006ab6:	e010      	b.n	8006ada <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006ab8:	4b4e      	ldr	r3, [pc, #312]	@ (8006bf4 <UART_SetConfig+0x5c0>)
 8006aba:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006abc:	e00d      	b.n	8006ada <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006abe:	f7fe fee1 	bl	8005884 <HAL_RCC_GetSysClockFreq>
 8006ac2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006ac4:	e009      	b.n	8006ada <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006ac6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006aca:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006acc:	e005      	b.n	8006ada <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8006ace:	2300      	movs	r3, #0
 8006ad0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006ad2:	2301      	movs	r3, #1
 8006ad4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006ad8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006ada:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	f000 8090 	beq.w	8006c02 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006ae2:	697b      	ldr	r3, [r7, #20]
 8006ae4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ae6:	4a44      	ldr	r2, [pc, #272]	@ (8006bf8 <UART_SetConfig+0x5c4>)
 8006ae8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006aec:	461a      	mov	r2, r3
 8006aee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006af0:	fbb3 f3f2 	udiv	r3, r3, r2
 8006af4:	005a      	lsls	r2, r3, #1
 8006af6:	697b      	ldr	r3, [r7, #20]
 8006af8:	685b      	ldr	r3, [r3, #4]
 8006afa:	085b      	lsrs	r3, r3, #1
 8006afc:	441a      	add	r2, r3
 8006afe:	697b      	ldr	r3, [r7, #20]
 8006b00:	685b      	ldr	r3, [r3, #4]
 8006b02:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b06:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006b08:	6a3b      	ldr	r3, [r7, #32]
 8006b0a:	2b0f      	cmp	r3, #15
 8006b0c:	d916      	bls.n	8006b3c <UART_SetConfig+0x508>
 8006b0e:	6a3b      	ldr	r3, [r7, #32]
 8006b10:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006b14:	d212      	bcs.n	8006b3c <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006b16:	6a3b      	ldr	r3, [r7, #32]
 8006b18:	b29b      	uxth	r3, r3
 8006b1a:	f023 030f 	bic.w	r3, r3, #15
 8006b1e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006b20:	6a3b      	ldr	r3, [r7, #32]
 8006b22:	085b      	lsrs	r3, r3, #1
 8006b24:	b29b      	uxth	r3, r3
 8006b26:	f003 0307 	and.w	r3, r3, #7
 8006b2a:	b29a      	uxth	r2, r3
 8006b2c:	8bfb      	ldrh	r3, [r7, #30]
 8006b2e:	4313      	orrs	r3, r2
 8006b30:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8006b32:	697b      	ldr	r3, [r7, #20]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	8bfa      	ldrh	r2, [r7, #30]
 8006b38:	60da      	str	r2, [r3, #12]
 8006b3a:	e062      	b.n	8006c02 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8006b3c:	2301      	movs	r3, #1
 8006b3e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006b42:	e05e      	b.n	8006c02 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006b44:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006b48:	2b08      	cmp	r3, #8
 8006b4a:	d828      	bhi.n	8006b9e <UART_SetConfig+0x56a>
 8006b4c:	a201      	add	r2, pc, #4	@ (adr r2, 8006b54 <UART_SetConfig+0x520>)
 8006b4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b52:	bf00      	nop
 8006b54:	08006b79 	.word	0x08006b79
 8006b58:	08006b81 	.word	0x08006b81
 8006b5c:	08006b89 	.word	0x08006b89
 8006b60:	08006b9f 	.word	0x08006b9f
 8006b64:	08006b8f 	.word	0x08006b8f
 8006b68:	08006b9f 	.word	0x08006b9f
 8006b6c:	08006b9f 	.word	0x08006b9f
 8006b70:	08006b9f 	.word	0x08006b9f
 8006b74:	08006b97 	.word	0x08006b97
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006b78:	f7fe fef2 	bl	8005960 <HAL_RCC_GetPCLK1Freq>
 8006b7c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006b7e:	e014      	b.n	8006baa <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006b80:	f7fe ff04 	bl	800598c <HAL_RCC_GetPCLK2Freq>
 8006b84:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006b86:	e010      	b.n	8006baa <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006b88:	4b1a      	ldr	r3, [pc, #104]	@ (8006bf4 <UART_SetConfig+0x5c0>)
 8006b8a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006b8c:	e00d      	b.n	8006baa <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006b8e:	f7fe fe79 	bl	8005884 <HAL_RCC_GetSysClockFreq>
 8006b92:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006b94:	e009      	b.n	8006baa <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006b96:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006b9a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006b9c:	e005      	b.n	8006baa <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8006b9e:	2300      	movs	r3, #0
 8006ba0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006ba2:	2301      	movs	r3, #1
 8006ba4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006ba8:	bf00      	nop
    }

    if (pclk != 0U)
 8006baa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d028      	beq.n	8006c02 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006bb0:	697b      	ldr	r3, [r7, #20]
 8006bb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bb4:	4a10      	ldr	r2, [pc, #64]	@ (8006bf8 <UART_SetConfig+0x5c4>)
 8006bb6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006bba:	461a      	mov	r2, r3
 8006bbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bbe:	fbb3 f2f2 	udiv	r2, r3, r2
 8006bc2:	697b      	ldr	r3, [r7, #20]
 8006bc4:	685b      	ldr	r3, [r3, #4]
 8006bc6:	085b      	lsrs	r3, r3, #1
 8006bc8:	441a      	add	r2, r3
 8006bca:	697b      	ldr	r3, [r7, #20]
 8006bcc:	685b      	ldr	r3, [r3, #4]
 8006bce:	fbb2 f3f3 	udiv	r3, r2, r3
 8006bd2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006bd4:	6a3b      	ldr	r3, [r7, #32]
 8006bd6:	2b0f      	cmp	r3, #15
 8006bd8:	d910      	bls.n	8006bfc <UART_SetConfig+0x5c8>
 8006bda:	6a3b      	ldr	r3, [r7, #32]
 8006bdc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006be0:	d20c      	bcs.n	8006bfc <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006be2:	6a3b      	ldr	r3, [r7, #32]
 8006be4:	b29a      	uxth	r2, r3
 8006be6:	697b      	ldr	r3, [r7, #20]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	60da      	str	r2, [r3, #12]
 8006bec:	e009      	b.n	8006c02 <UART_SetConfig+0x5ce>
 8006bee:	bf00      	nop
 8006bf0:	40008000 	.word	0x40008000
 8006bf4:	00f42400 	.word	0x00f42400
 8006bf8:	080110b8 	.word	0x080110b8
      }
      else
      {
        ret = HAL_ERROR;
 8006bfc:	2301      	movs	r3, #1
 8006bfe:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006c02:	697b      	ldr	r3, [r7, #20]
 8006c04:	2201      	movs	r2, #1
 8006c06:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8006c0a:	697b      	ldr	r3, [r7, #20]
 8006c0c:	2201      	movs	r2, #1
 8006c0e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006c12:	697b      	ldr	r3, [r7, #20]
 8006c14:	2200      	movs	r2, #0
 8006c16:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8006c18:	697b      	ldr	r3, [r7, #20]
 8006c1a:	2200      	movs	r2, #0
 8006c1c:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8006c1e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8006c22:	4618      	mov	r0, r3
 8006c24:	3730      	adds	r7, #48	@ 0x30
 8006c26:	46bd      	mov	sp, r7
 8006c28:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08006c2c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006c2c:	b480      	push	{r7}
 8006c2e:	b083      	sub	sp, #12
 8006c30:	af00      	add	r7, sp, #0
 8006c32:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c38:	f003 0308 	and.w	r3, r3, #8
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d00a      	beq.n	8006c56 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	685b      	ldr	r3, [r3, #4]
 8006c46:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	430a      	orrs	r2, r1
 8006c54:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c5a:	f003 0301 	and.w	r3, r3, #1
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d00a      	beq.n	8006c78 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	685b      	ldr	r3, [r3, #4]
 8006c68:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	430a      	orrs	r2, r1
 8006c76:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c7c:	f003 0302 	and.w	r3, r3, #2
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d00a      	beq.n	8006c9a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	685b      	ldr	r3, [r3, #4]
 8006c8a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	430a      	orrs	r2, r1
 8006c98:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c9e:	f003 0304 	and.w	r3, r3, #4
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d00a      	beq.n	8006cbc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	685b      	ldr	r3, [r3, #4]
 8006cac:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	430a      	orrs	r2, r1
 8006cba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cc0:	f003 0310 	and.w	r3, r3, #16
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d00a      	beq.n	8006cde <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	689b      	ldr	r3, [r3, #8]
 8006cce:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	430a      	orrs	r2, r1
 8006cdc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ce2:	f003 0320 	and.w	r3, r3, #32
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d00a      	beq.n	8006d00 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	689b      	ldr	r3, [r3, #8]
 8006cf0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	430a      	orrs	r2, r1
 8006cfe:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d01a      	beq.n	8006d42 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	685b      	ldr	r3, [r3, #4]
 8006d12:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	430a      	orrs	r2, r1
 8006d20:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d26:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006d2a:	d10a      	bne.n	8006d42 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	685b      	ldr	r3, [r3, #4]
 8006d32:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	430a      	orrs	r2, r1
 8006d40:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d46:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d00a      	beq.n	8006d64 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	685b      	ldr	r3, [r3, #4]
 8006d54:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	430a      	orrs	r2, r1
 8006d62:	605a      	str	r2, [r3, #4]
  }
}
 8006d64:	bf00      	nop
 8006d66:	370c      	adds	r7, #12
 8006d68:	46bd      	mov	sp, r7
 8006d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d6e:	4770      	bx	lr

08006d70 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006d70:	b580      	push	{r7, lr}
 8006d72:	b098      	sub	sp, #96	@ 0x60
 8006d74:	af02      	add	r7, sp, #8
 8006d76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	2200      	movs	r2, #0
 8006d7c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006d80:	f7fb f8b4 	bl	8001eec <HAL_GetTick>
 8006d84:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	f003 0308 	and.w	r3, r3, #8
 8006d90:	2b08      	cmp	r3, #8
 8006d92:	d12f      	bne.n	8006df4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006d94:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006d98:	9300      	str	r3, [sp, #0]
 8006d9a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006d9c:	2200      	movs	r2, #0
 8006d9e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006da2:	6878      	ldr	r0, [r7, #4]
 8006da4:	f000 f88e 	bl	8006ec4 <UART_WaitOnFlagUntilTimeout>
 8006da8:	4603      	mov	r3, r0
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d022      	beq.n	8006df4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006db4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006db6:	e853 3f00 	ldrex	r3, [r3]
 8006dba:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006dbc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006dbe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006dc2:	653b      	str	r3, [r7, #80]	@ 0x50
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	461a      	mov	r2, r3
 8006dca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006dcc:	647b      	str	r3, [r7, #68]	@ 0x44
 8006dce:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dd0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006dd2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006dd4:	e841 2300 	strex	r3, r2, [r1]
 8006dd8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006dda:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d1e6      	bne.n	8006dae <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	2220      	movs	r2, #32
 8006de4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	2200      	movs	r2, #0
 8006dec:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006df0:	2303      	movs	r3, #3
 8006df2:	e063      	b.n	8006ebc <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	f003 0304 	and.w	r3, r3, #4
 8006dfe:	2b04      	cmp	r3, #4
 8006e00:	d149      	bne.n	8006e96 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006e02:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006e06:	9300      	str	r3, [sp, #0]
 8006e08:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006e0a:	2200      	movs	r2, #0
 8006e0c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006e10:	6878      	ldr	r0, [r7, #4]
 8006e12:	f000 f857 	bl	8006ec4 <UART_WaitOnFlagUntilTimeout>
 8006e16:	4603      	mov	r3, r0
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d03c      	beq.n	8006e96 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e24:	e853 3f00 	ldrex	r3, [r3]
 8006e28:	623b      	str	r3, [r7, #32]
   return(result);
 8006e2a:	6a3b      	ldr	r3, [r7, #32]
 8006e2c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006e30:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	461a      	mov	r2, r3
 8006e38:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006e3a:	633b      	str	r3, [r7, #48]	@ 0x30
 8006e3c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e3e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006e40:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006e42:	e841 2300 	strex	r3, r2, [r1]
 8006e46:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006e48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d1e6      	bne.n	8006e1c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	3308      	adds	r3, #8
 8006e54:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e56:	693b      	ldr	r3, [r7, #16]
 8006e58:	e853 3f00 	ldrex	r3, [r3]
 8006e5c:	60fb      	str	r3, [r7, #12]
   return(result);
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	f023 0301 	bic.w	r3, r3, #1
 8006e64:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	3308      	adds	r3, #8
 8006e6c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006e6e:	61fa      	str	r2, [r7, #28]
 8006e70:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e72:	69b9      	ldr	r1, [r7, #24]
 8006e74:	69fa      	ldr	r2, [r7, #28]
 8006e76:	e841 2300 	strex	r3, r2, [r1]
 8006e7a:	617b      	str	r3, [r7, #20]
   return(result);
 8006e7c:	697b      	ldr	r3, [r7, #20]
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d1e5      	bne.n	8006e4e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	2220      	movs	r2, #32
 8006e86:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	2200      	movs	r2, #0
 8006e8e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006e92:	2303      	movs	r3, #3
 8006e94:	e012      	b.n	8006ebc <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	2220      	movs	r2, #32
 8006e9a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	2220      	movs	r2, #32
 8006ea2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	2200      	movs	r2, #0
 8006eaa:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	2200      	movs	r2, #0
 8006eb0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	2200      	movs	r2, #0
 8006eb6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006eba:	2300      	movs	r3, #0
}
 8006ebc:	4618      	mov	r0, r3
 8006ebe:	3758      	adds	r7, #88	@ 0x58
 8006ec0:	46bd      	mov	sp, r7
 8006ec2:	bd80      	pop	{r7, pc}

08006ec4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006ec4:	b580      	push	{r7, lr}
 8006ec6:	b084      	sub	sp, #16
 8006ec8:	af00      	add	r7, sp, #0
 8006eca:	60f8      	str	r0, [r7, #12]
 8006ecc:	60b9      	str	r1, [r7, #8]
 8006ece:	603b      	str	r3, [r7, #0]
 8006ed0:	4613      	mov	r3, r2
 8006ed2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006ed4:	e04f      	b.n	8006f76 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006ed6:	69bb      	ldr	r3, [r7, #24]
 8006ed8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006edc:	d04b      	beq.n	8006f76 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006ede:	f7fb f805 	bl	8001eec <HAL_GetTick>
 8006ee2:	4602      	mov	r2, r0
 8006ee4:	683b      	ldr	r3, [r7, #0]
 8006ee6:	1ad3      	subs	r3, r2, r3
 8006ee8:	69ba      	ldr	r2, [r7, #24]
 8006eea:	429a      	cmp	r2, r3
 8006eec:	d302      	bcc.n	8006ef4 <UART_WaitOnFlagUntilTimeout+0x30>
 8006eee:	69bb      	ldr	r3, [r7, #24]
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d101      	bne.n	8006ef8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006ef4:	2303      	movs	r3, #3
 8006ef6:	e04e      	b.n	8006f96 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	f003 0304 	and.w	r3, r3, #4
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d037      	beq.n	8006f76 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006f06:	68bb      	ldr	r3, [r7, #8]
 8006f08:	2b80      	cmp	r3, #128	@ 0x80
 8006f0a:	d034      	beq.n	8006f76 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006f0c:	68bb      	ldr	r3, [r7, #8]
 8006f0e:	2b40      	cmp	r3, #64	@ 0x40
 8006f10:	d031      	beq.n	8006f76 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	69db      	ldr	r3, [r3, #28]
 8006f18:	f003 0308 	and.w	r3, r3, #8
 8006f1c:	2b08      	cmp	r3, #8
 8006f1e:	d110      	bne.n	8006f42 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	2208      	movs	r2, #8
 8006f26:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006f28:	68f8      	ldr	r0, [r7, #12]
 8006f2a:	f000 f838 	bl	8006f9e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	2208      	movs	r2, #8
 8006f32:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	2200      	movs	r2, #0
 8006f3a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8006f3e:	2301      	movs	r3, #1
 8006f40:	e029      	b.n	8006f96 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	69db      	ldr	r3, [r3, #28]
 8006f48:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006f4c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006f50:	d111      	bne.n	8006f76 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006f5a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006f5c:	68f8      	ldr	r0, [r7, #12]
 8006f5e:	f000 f81e 	bl	8006f9e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	2220      	movs	r2, #32
 8006f66:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	2200      	movs	r2, #0
 8006f6e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8006f72:	2303      	movs	r3, #3
 8006f74:	e00f      	b.n	8006f96 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	69da      	ldr	r2, [r3, #28]
 8006f7c:	68bb      	ldr	r3, [r7, #8]
 8006f7e:	4013      	ands	r3, r2
 8006f80:	68ba      	ldr	r2, [r7, #8]
 8006f82:	429a      	cmp	r2, r3
 8006f84:	bf0c      	ite	eq
 8006f86:	2301      	moveq	r3, #1
 8006f88:	2300      	movne	r3, #0
 8006f8a:	b2db      	uxtb	r3, r3
 8006f8c:	461a      	mov	r2, r3
 8006f8e:	79fb      	ldrb	r3, [r7, #7]
 8006f90:	429a      	cmp	r2, r3
 8006f92:	d0a0      	beq.n	8006ed6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006f94:	2300      	movs	r3, #0
}
 8006f96:	4618      	mov	r0, r3
 8006f98:	3710      	adds	r7, #16
 8006f9a:	46bd      	mov	sp, r7
 8006f9c:	bd80      	pop	{r7, pc}

08006f9e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006f9e:	b480      	push	{r7}
 8006fa0:	b095      	sub	sp, #84	@ 0x54
 8006fa2:	af00      	add	r7, sp, #0
 8006fa4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006fae:	e853 3f00 	ldrex	r3, [r3]
 8006fb2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006fb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fb6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006fba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	461a      	mov	r2, r3
 8006fc2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006fc4:	643b      	str	r3, [r7, #64]	@ 0x40
 8006fc6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fc8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006fca:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006fcc:	e841 2300 	strex	r3, r2, [r1]
 8006fd0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006fd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d1e6      	bne.n	8006fa6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	3308      	adds	r3, #8
 8006fde:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fe0:	6a3b      	ldr	r3, [r7, #32]
 8006fe2:	e853 3f00 	ldrex	r3, [r3]
 8006fe6:	61fb      	str	r3, [r7, #28]
   return(result);
 8006fe8:	69fb      	ldr	r3, [r7, #28]
 8006fea:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006fee:	f023 0301 	bic.w	r3, r3, #1
 8006ff2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	3308      	adds	r3, #8
 8006ffa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006ffc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006ffe:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007000:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007002:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007004:	e841 2300 	strex	r3, r2, [r1]
 8007008:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800700a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800700c:	2b00      	cmp	r3, #0
 800700e:	d1e3      	bne.n	8006fd8 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007014:	2b01      	cmp	r3, #1
 8007016:	d118      	bne.n	800704a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	e853 3f00 	ldrex	r3, [r3]
 8007024:	60bb      	str	r3, [r7, #8]
   return(result);
 8007026:	68bb      	ldr	r3, [r7, #8]
 8007028:	f023 0310 	bic.w	r3, r3, #16
 800702c:	647b      	str	r3, [r7, #68]	@ 0x44
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	461a      	mov	r2, r3
 8007034:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007036:	61bb      	str	r3, [r7, #24]
 8007038:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800703a:	6979      	ldr	r1, [r7, #20]
 800703c:	69ba      	ldr	r2, [r7, #24]
 800703e:	e841 2300 	strex	r3, r2, [r1]
 8007042:	613b      	str	r3, [r7, #16]
   return(result);
 8007044:	693b      	ldr	r3, [r7, #16]
 8007046:	2b00      	cmp	r3, #0
 8007048:	d1e6      	bne.n	8007018 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	2220      	movs	r2, #32
 800704e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	2200      	movs	r2, #0
 8007056:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	2200      	movs	r2, #0
 800705c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800705e:	bf00      	nop
 8007060:	3754      	adds	r7, #84	@ 0x54
 8007062:	46bd      	mov	sp, r7
 8007064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007068:	4770      	bx	lr

0800706a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800706a:	b480      	push	{r7}
 800706c:	b085      	sub	sp, #20
 800706e:	af00      	add	r7, sp, #0
 8007070:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007078:	2b01      	cmp	r3, #1
 800707a:	d101      	bne.n	8007080 <HAL_UARTEx_DisableFifoMode+0x16>
 800707c:	2302      	movs	r3, #2
 800707e:	e027      	b.n	80070d0 <HAL_UARTEx_DisableFifoMode+0x66>
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	2201      	movs	r2, #1
 8007084:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	2224      	movs	r2, #36	@ 0x24
 800708c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	681a      	ldr	r2, [r3, #0]
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	f022 0201 	bic.w	r2, r2, #1
 80070a6:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80070ae:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	2200      	movs	r2, #0
 80070b4:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	68fa      	ldr	r2, [r7, #12]
 80070bc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	2220      	movs	r2, #32
 80070c2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	2200      	movs	r2, #0
 80070ca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80070ce:	2300      	movs	r3, #0
}
 80070d0:	4618      	mov	r0, r3
 80070d2:	3714      	adds	r7, #20
 80070d4:	46bd      	mov	sp, r7
 80070d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070da:	4770      	bx	lr

080070dc <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80070dc:	b580      	push	{r7, lr}
 80070de:	b084      	sub	sp, #16
 80070e0:	af00      	add	r7, sp, #0
 80070e2:	6078      	str	r0, [r7, #4]
 80070e4:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80070ec:	2b01      	cmp	r3, #1
 80070ee:	d101      	bne.n	80070f4 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80070f0:	2302      	movs	r3, #2
 80070f2:	e02d      	b.n	8007150 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	2201      	movs	r2, #1
 80070f8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	2224      	movs	r2, #36	@ 0x24
 8007100:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	681a      	ldr	r2, [r3, #0]
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	f022 0201 	bic.w	r2, r2, #1
 800711a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	689b      	ldr	r3, [r3, #8]
 8007122:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	683a      	ldr	r2, [r7, #0]
 800712c:	430a      	orrs	r2, r1
 800712e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007130:	6878      	ldr	r0, [r7, #4]
 8007132:	f000 f84f 	bl	80071d4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	68fa      	ldr	r2, [r7, #12]
 800713c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	2220      	movs	r2, #32
 8007142:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	2200      	movs	r2, #0
 800714a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800714e:	2300      	movs	r3, #0
}
 8007150:	4618      	mov	r0, r3
 8007152:	3710      	adds	r7, #16
 8007154:	46bd      	mov	sp, r7
 8007156:	bd80      	pop	{r7, pc}

08007158 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007158:	b580      	push	{r7, lr}
 800715a:	b084      	sub	sp, #16
 800715c:	af00      	add	r7, sp, #0
 800715e:	6078      	str	r0, [r7, #4]
 8007160:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007168:	2b01      	cmp	r3, #1
 800716a:	d101      	bne.n	8007170 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800716c:	2302      	movs	r3, #2
 800716e:	e02d      	b.n	80071cc <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	2201      	movs	r2, #1
 8007174:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	2224      	movs	r2, #36	@ 0x24
 800717c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	681a      	ldr	r2, [r3, #0]
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	f022 0201 	bic.w	r2, r2, #1
 8007196:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	689b      	ldr	r3, [r3, #8]
 800719e:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	683a      	ldr	r2, [r7, #0]
 80071a8:	430a      	orrs	r2, r1
 80071aa:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80071ac:	6878      	ldr	r0, [r7, #4]
 80071ae:	f000 f811 	bl	80071d4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	68fa      	ldr	r2, [r7, #12]
 80071b8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	2220      	movs	r2, #32
 80071be:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	2200      	movs	r2, #0
 80071c6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80071ca:	2300      	movs	r3, #0
}
 80071cc:	4618      	mov	r0, r3
 80071ce:	3710      	adds	r7, #16
 80071d0:	46bd      	mov	sp, r7
 80071d2:	bd80      	pop	{r7, pc}

080071d4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80071d4:	b480      	push	{r7}
 80071d6:	b085      	sub	sp, #20
 80071d8:	af00      	add	r7, sp, #0
 80071da:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d108      	bne.n	80071f6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	2201      	movs	r2, #1
 80071e8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	2201      	movs	r2, #1
 80071f0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80071f4:	e031      	b.n	800725a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80071f6:	2308      	movs	r3, #8
 80071f8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80071fa:	2308      	movs	r3, #8
 80071fc:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	689b      	ldr	r3, [r3, #8]
 8007204:	0e5b      	lsrs	r3, r3, #25
 8007206:	b2db      	uxtb	r3, r3
 8007208:	f003 0307 	and.w	r3, r3, #7
 800720c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	689b      	ldr	r3, [r3, #8]
 8007214:	0f5b      	lsrs	r3, r3, #29
 8007216:	b2db      	uxtb	r3, r3
 8007218:	f003 0307 	and.w	r3, r3, #7
 800721c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800721e:	7bbb      	ldrb	r3, [r7, #14]
 8007220:	7b3a      	ldrb	r2, [r7, #12]
 8007222:	4911      	ldr	r1, [pc, #68]	@ (8007268 <UARTEx_SetNbDataToProcess+0x94>)
 8007224:	5c8a      	ldrb	r2, [r1, r2]
 8007226:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800722a:	7b3a      	ldrb	r2, [r7, #12]
 800722c:	490f      	ldr	r1, [pc, #60]	@ (800726c <UARTEx_SetNbDataToProcess+0x98>)
 800722e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007230:	fb93 f3f2 	sdiv	r3, r3, r2
 8007234:	b29a      	uxth	r2, r3
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800723c:	7bfb      	ldrb	r3, [r7, #15]
 800723e:	7b7a      	ldrb	r2, [r7, #13]
 8007240:	4909      	ldr	r1, [pc, #36]	@ (8007268 <UARTEx_SetNbDataToProcess+0x94>)
 8007242:	5c8a      	ldrb	r2, [r1, r2]
 8007244:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007248:	7b7a      	ldrb	r2, [r7, #13]
 800724a:	4908      	ldr	r1, [pc, #32]	@ (800726c <UARTEx_SetNbDataToProcess+0x98>)
 800724c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800724e:	fb93 f3f2 	sdiv	r3, r3, r2
 8007252:	b29a      	uxth	r2, r3
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800725a:	bf00      	nop
 800725c:	3714      	adds	r7, #20
 800725e:	46bd      	mov	sp, r7
 8007260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007264:	4770      	bx	lr
 8007266:	bf00      	nop
 8007268:	080110d0 	.word	0x080110d0
 800726c:	080110d8 	.word	0x080110d8

08007270 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8007270:	b480      	push	{r7}
 8007272:	b085      	sub	sp, #20
 8007274:	af00      	add	r7, sp, #0
 8007276:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	2200      	movs	r2, #0
 800727c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8007280:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 8007284:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	b29a      	uxth	r2, r3
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8007290:	2300      	movs	r3, #0
}
 8007292:	4618      	mov	r0, r3
 8007294:	3714      	adds	r7, #20
 8007296:	46bd      	mov	sp, r7
 8007298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800729c:	4770      	bx	lr

0800729e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800729e:	b480      	push	{r7}
 80072a0:	b085      	sub	sp, #20
 80072a2:	af00      	add	r7, sp, #0
 80072a4:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80072a6:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 80072aa:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80072b2:	b29a      	uxth	r2, r3
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	b29b      	uxth	r3, r3
 80072b8:	43db      	mvns	r3, r3
 80072ba:	b29b      	uxth	r3, r3
 80072bc:	4013      	ands	r3, r2
 80072be:	b29a      	uxth	r2, r3
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80072c6:	2300      	movs	r3, #0
}
 80072c8:	4618      	mov	r0, r3
 80072ca:	3714      	adds	r7, #20
 80072cc:	46bd      	mov	sp, r7
 80072ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d2:	4770      	bx	lr

080072d4 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80072d4:	b480      	push	{r7}
 80072d6:	b085      	sub	sp, #20
 80072d8:	af00      	add	r7, sp, #0
 80072da:	60f8      	str	r0, [r7, #12]
 80072dc:	1d3b      	adds	r3, r7, #4
 80072de:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	2201      	movs	r2, #1
 80072e6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	2200      	movs	r2, #0
 80072ee:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	2200      	movs	r2, #0
 80072f6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	2200      	movs	r2, #0
 80072fe:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8007302:	2300      	movs	r3, #0
}
 8007304:	4618      	mov	r0, r3
 8007306:	3714      	adds	r7, #20
 8007308:	46bd      	mov	sp, r7
 800730a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800730e:	4770      	bx	lr

08007310 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007310:	b480      	push	{r7}
 8007312:	b0a7      	sub	sp, #156	@ 0x9c
 8007314:	af00      	add	r7, sp, #0
 8007316:	6078      	str	r0, [r7, #4]
 8007318:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800731a:	2300      	movs	r3, #0
 800731c:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8007320:	687a      	ldr	r2, [r7, #4]
 8007322:	683b      	ldr	r3, [r7, #0]
 8007324:	781b      	ldrb	r3, [r3, #0]
 8007326:	009b      	lsls	r3, r3, #2
 8007328:	4413      	add	r3, r2
 800732a:	881b      	ldrh	r3, [r3, #0]
 800732c:	b29b      	uxth	r3, r3
 800732e:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 8007332:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007336:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 800733a:	683b      	ldr	r3, [r7, #0]
 800733c:	78db      	ldrb	r3, [r3, #3]
 800733e:	2b03      	cmp	r3, #3
 8007340:	d81f      	bhi.n	8007382 <USB_ActivateEndpoint+0x72>
 8007342:	a201      	add	r2, pc, #4	@ (adr r2, 8007348 <USB_ActivateEndpoint+0x38>)
 8007344:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007348:	08007359 	.word	0x08007359
 800734c:	08007375 	.word	0x08007375
 8007350:	0800738b 	.word	0x0800738b
 8007354:	08007367 	.word	0x08007367
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8007358:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800735c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8007360:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8007364:	e012      	b.n	800738c <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8007366:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800736a:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 800736e:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8007372:	e00b      	b.n	800738c <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8007374:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8007378:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800737c:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8007380:	e004      	b.n	800738c <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 8007382:	2301      	movs	r3, #1
 8007384:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 8007388:	e000      	b.n	800738c <USB_ActivateEndpoint+0x7c>
      break;
 800738a:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 800738c:	687a      	ldr	r2, [r7, #4]
 800738e:	683b      	ldr	r3, [r7, #0]
 8007390:	781b      	ldrb	r3, [r3, #0]
 8007392:	009b      	lsls	r3, r3, #2
 8007394:	441a      	add	r2, r3
 8007396:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800739a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800739e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80073a2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80073a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80073aa:	b29b      	uxth	r3, r3
 80073ac:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 80073ae:	687a      	ldr	r2, [r7, #4]
 80073b0:	683b      	ldr	r3, [r7, #0]
 80073b2:	781b      	ldrb	r3, [r3, #0]
 80073b4:	009b      	lsls	r3, r3, #2
 80073b6:	4413      	add	r3, r2
 80073b8:	881b      	ldrh	r3, [r3, #0]
 80073ba:	b29b      	uxth	r3, r3
 80073bc:	b21b      	sxth	r3, r3
 80073be:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80073c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80073c6:	b21a      	sxth	r2, r3
 80073c8:	683b      	ldr	r3, [r7, #0]
 80073ca:	781b      	ldrb	r3, [r3, #0]
 80073cc:	b21b      	sxth	r3, r3
 80073ce:	4313      	orrs	r3, r2
 80073d0:	b21b      	sxth	r3, r3
 80073d2:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 80073d6:	687a      	ldr	r2, [r7, #4]
 80073d8:	683b      	ldr	r3, [r7, #0]
 80073da:	781b      	ldrb	r3, [r3, #0]
 80073dc:	009b      	lsls	r3, r3, #2
 80073de:	441a      	add	r2, r3
 80073e0:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80073e4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80073e8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80073ec:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80073f0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80073f4:	b29b      	uxth	r3, r3
 80073f6:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 80073f8:	683b      	ldr	r3, [r7, #0]
 80073fa:	7b1b      	ldrb	r3, [r3, #12]
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	f040 8180 	bne.w	8007702 <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 8007402:	683b      	ldr	r3, [r7, #0]
 8007404:	785b      	ldrb	r3, [r3, #1]
 8007406:	2b00      	cmp	r3, #0
 8007408:	f000 8084 	beq.w	8007514 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	61bb      	str	r3, [r7, #24]
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007416:	b29b      	uxth	r3, r3
 8007418:	461a      	mov	r2, r3
 800741a:	69bb      	ldr	r3, [r7, #24]
 800741c:	4413      	add	r3, r2
 800741e:	61bb      	str	r3, [r7, #24]
 8007420:	683b      	ldr	r3, [r7, #0]
 8007422:	781b      	ldrb	r3, [r3, #0]
 8007424:	00da      	lsls	r2, r3, #3
 8007426:	69bb      	ldr	r3, [r7, #24]
 8007428:	4413      	add	r3, r2
 800742a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800742e:	617b      	str	r3, [r7, #20]
 8007430:	683b      	ldr	r3, [r7, #0]
 8007432:	88db      	ldrh	r3, [r3, #6]
 8007434:	085b      	lsrs	r3, r3, #1
 8007436:	b29b      	uxth	r3, r3
 8007438:	005b      	lsls	r3, r3, #1
 800743a:	b29a      	uxth	r2, r3
 800743c:	697b      	ldr	r3, [r7, #20]
 800743e:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007440:	687a      	ldr	r2, [r7, #4]
 8007442:	683b      	ldr	r3, [r7, #0]
 8007444:	781b      	ldrb	r3, [r3, #0]
 8007446:	009b      	lsls	r3, r3, #2
 8007448:	4413      	add	r3, r2
 800744a:	881b      	ldrh	r3, [r3, #0]
 800744c:	827b      	strh	r3, [r7, #18]
 800744e:	8a7b      	ldrh	r3, [r7, #18]
 8007450:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007454:	2b00      	cmp	r3, #0
 8007456:	d01b      	beq.n	8007490 <USB_ActivateEndpoint+0x180>
 8007458:	687a      	ldr	r2, [r7, #4]
 800745a:	683b      	ldr	r3, [r7, #0]
 800745c:	781b      	ldrb	r3, [r3, #0]
 800745e:	009b      	lsls	r3, r3, #2
 8007460:	4413      	add	r3, r2
 8007462:	881b      	ldrh	r3, [r3, #0]
 8007464:	b29b      	uxth	r3, r3
 8007466:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800746a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800746e:	823b      	strh	r3, [r7, #16]
 8007470:	687a      	ldr	r2, [r7, #4]
 8007472:	683b      	ldr	r3, [r7, #0]
 8007474:	781b      	ldrb	r3, [r3, #0]
 8007476:	009b      	lsls	r3, r3, #2
 8007478:	441a      	add	r2, r3
 800747a:	8a3b      	ldrh	r3, [r7, #16]
 800747c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007480:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007484:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007488:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800748c:	b29b      	uxth	r3, r3
 800748e:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007490:	683b      	ldr	r3, [r7, #0]
 8007492:	78db      	ldrb	r3, [r3, #3]
 8007494:	2b01      	cmp	r3, #1
 8007496:	d020      	beq.n	80074da <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8007498:	687a      	ldr	r2, [r7, #4]
 800749a:	683b      	ldr	r3, [r7, #0]
 800749c:	781b      	ldrb	r3, [r3, #0]
 800749e:	009b      	lsls	r3, r3, #2
 80074a0:	4413      	add	r3, r2
 80074a2:	881b      	ldrh	r3, [r3, #0]
 80074a4:	b29b      	uxth	r3, r3
 80074a6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80074aa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80074ae:	81bb      	strh	r3, [r7, #12]
 80074b0:	89bb      	ldrh	r3, [r7, #12]
 80074b2:	f083 0320 	eor.w	r3, r3, #32
 80074b6:	81bb      	strh	r3, [r7, #12]
 80074b8:	687a      	ldr	r2, [r7, #4]
 80074ba:	683b      	ldr	r3, [r7, #0]
 80074bc:	781b      	ldrb	r3, [r3, #0]
 80074be:	009b      	lsls	r3, r3, #2
 80074c0:	441a      	add	r2, r3
 80074c2:	89bb      	ldrh	r3, [r7, #12]
 80074c4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80074c8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80074cc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80074d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80074d4:	b29b      	uxth	r3, r3
 80074d6:	8013      	strh	r3, [r2, #0]
 80074d8:	e3f9      	b.n	8007cce <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80074da:	687a      	ldr	r2, [r7, #4]
 80074dc:	683b      	ldr	r3, [r7, #0]
 80074de:	781b      	ldrb	r3, [r3, #0]
 80074e0:	009b      	lsls	r3, r3, #2
 80074e2:	4413      	add	r3, r2
 80074e4:	881b      	ldrh	r3, [r3, #0]
 80074e6:	b29b      	uxth	r3, r3
 80074e8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80074ec:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80074f0:	81fb      	strh	r3, [r7, #14]
 80074f2:	687a      	ldr	r2, [r7, #4]
 80074f4:	683b      	ldr	r3, [r7, #0]
 80074f6:	781b      	ldrb	r3, [r3, #0]
 80074f8:	009b      	lsls	r3, r3, #2
 80074fa:	441a      	add	r2, r3
 80074fc:	89fb      	ldrh	r3, [r7, #14]
 80074fe:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007502:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007506:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800750a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800750e:	b29b      	uxth	r3, r3
 8007510:	8013      	strh	r3, [r2, #0]
 8007512:	e3dc      	b.n	8007cce <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	633b      	str	r3, [r7, #48]	@ 0x30
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800751e:	b29b      	uxth	r3, r3
 8007520:	461a      	mov	r2, r3
 8007522:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007524:	4413      	add	r3, r2
 8007526:	633b      	str	r3, [r7, #48]	@ 0x30
 8007528:	683b      	ldr	r3, [r7, #0]
 800752a:	781b      	ldrb	r3, [r3, #0]
 800752c:	00da      	lsls	r2, r3, #3
 800752e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007530:	4413      	add	r3, r2
 8007532:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8007536:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007538:	683b      	ldr	r3, [r7, #0]
 800753a:	88db      	ldrh	r3, [r3, #6]
 800753c:	085b      	lsrs	r3, r3, #1
 800753e:	b29b      	uxth	r3, r3
 8007540:	005b      	lsls	r3, r3, #1
 8007542:	b29a      	uxth	r2, r3
 8007544:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007546:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007552:	b29b      	uxth	r3, r3
 8007554:	461a      	mov	r2, r3
 8007556:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007558:	4413      	add	r3, r2
 800755a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800755c:	683b      	ldr	r3, [r7, #0]
 800755e:	781b      	ldrb	r3, [r3, #0]
 8007560:	00da      	lsls	r2, r3, #3
 8007562:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007564:	4413      	add	r3, r2
 8007566:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800756a:	627b      	str	r3, [r7, #36]	@ 0x24
 800756c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800756e:	881b      	ldrh	r3, [r3, #0]
 8007570:	b29b      	uxth	r3, r3
 8007572:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007576:	b29a      	uxth	r2, r3
 8007578:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800757a:	801a      	strh	r2, [r3, #0]
 800757c:	683b      	ldr	r3, [r7, #0]
 800757e:	691b      	ldr	r3, [r3, #16]
 8007580:	2b00      	cmp	r3, #0
 8007582:	d10a      	bne.n	800759a <USB_ActivateEndpoint+0x28a>
 8007584:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007586:	881b      	ldrh	r3, [r3, #0]
 8007588:	b29b      	uxth	r3, r3
 800758a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800758e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007592:	b29a      	uxth	r2, r3
 8007594:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007596:	801a      	strh	r2, [r3, #0]
 8007598:	e041      	b.n	800761e <USB_ActivateEndpoint+0x30e>
 800759a:	683b      	ldr	r3, [r7, #0]
 800759c:	691b      	ldr	r3, [r3, #16]
 800759e:	2b3e      	cmp	r3, #62	@ 0x3e
 80075a0:	d81c      	bhi.n	80075dc <USB_ActivateEndpoint+0x2cc>
 80075a2:	683b      	ldr	r3, [r7, #0]
 80075a4:	691b      	ldr	r3, [r3, #16]
 80075a6:	085b      	lsrs	r3, r3, #1
 80075a8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80075ac:	683b      	ldr	r3, [r7, #0]
 80075ae:	691b      	ldr	r3, [r3, #16]
 80075b0:	f003 0301 	and.w	r3, r3, #1
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d004      	beq.n	80075c2 <USB_ActivateEndpoint+0x2b2>
 80075b8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80075bc:	3301      	adds	r3, #1
 80075be:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80075c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075c4:	881b      	ldrh	r3, [r3, #0]
 80075c6:	b29a      	uxth	r2, r3
 80075c8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80075cc:	b29b      	uxth	r3, r3
 80075ce:	029b      	lsls	r3, r3, #10
 80075d0:	b29b      	uxth	r3, r3
 80075d2:	4313      	orrs	r3, r2
 80075d4:	b29a      	uxth	r2, r3
 80075d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075d8:	801a      	strh	r2, [r3, #0]
 80075da:	e020      	b.n	800761e <USB_ActivateEndpoint+0x30e>
 80075dc:	683b      	ldr	r3, [r7, #0]
 80075de:	691b      	ldr	r3, [r3, #16]
 80075e0:	095b      	lsrs	r3, r3, #5
 80075e2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80075e6:	683b      	ldr	r3, [r7, #0]
 80075e8:	691b      	ldr	r3, [r3, #16]
 80075ea:	f003 031f 	and.w	r3, r3, #31
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d104      	bne.n	80075fc <USB_ActivateEndpoint+0x2ec>
 80075f2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80075f6:	3b01      	subs	r3, #1
 80075f8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80075fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075fe:	881b      	ldrh	r3, [r3, #0]
 8007600:	b29a      	uxth	r2, r3
 8007602:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007606:	b29b      	uxth	r3, r3
 8007608:	029b      	lsls	r3, r3, #10
 800760a:	b29b      	uxth	r3, r3
 800760c:	4313      	orrs	r3, r2
 800760e:	b29b      	uxth	r3, r3
 8007610:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007614:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007618:	b29a      	uxth	r2, r3
 800761a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800761c:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800761e:	687a      	ldr	r2, [r7, #4]
 8007620:	683b      	ldr	r3, [r7, #0]
 8007622:	781b      	ldrb	r3, [r3, #0]
 8007624:	009b      	lsls	r3, r3, #2
 8007626:	4413      	add	r3, r2
 8007628:	881b      	ldrh	r3, [r3, #0]
 800762a:	847b      	strh	r3, [r7, #34]	@ 0x22
 800762c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800762e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007632:	2b00      	cmp	r3, #0
 8007634:	d01b      	beq.n	800766e <USB_ActivateEndpoint+0x35e>
 8007636:	687a      	ldr	r2, [r7, #4]
 8007638:	683b      	ldr	r3, [r7, #0]
 800763a:	781b      	ldrb	r3, [r3, #0]
 800763c:	009b      	lsls	r3, r3, #2
 800763e:	4413      	add	r3, r2
 8007640:	881b      	ldrh	r3, [r3, #0]
 8007642:	b29b      	uxth	r3, r3
 8007644:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007648:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800764c:	843b      	strh	r3, [r7, #32]
 800764e:	687a      	ldr	r2, [r7, #4]
 8007650:	683b      	ldr	r3, [r7, #0]
 8007652:	781b      	ldrb	r3, [r3, #0]
 8007654:	009b      	lsls	r3, r3, #2
 8007656:	441a      	add	r2, r3
 8007658:	8c3b      	ldrh	r3, [r7, #32]
 800765a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800765e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007662:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007666:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800766a:	b29b      	uxth	r3, r3
 800766c:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 800766e:	683b      	ldr	r3, [r7, #0]
 8007670:	781b      	ldrb	r3, [r3, #0]
 8007672:	2b00      	cmp	r3, #0
 8007674:	d124      	bne.n	80076c0 <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007676:	687a      	ldr	r2, [r7, #4]
 8007678:	683b      	ldr	r3, [r7, #0]
 800767a:	781b      	ldrb	r3, [r3, #0]
 800767c:	009b      	lsls	r3, r3, #2
 800767e:	4413      	add	r3, r2
 8007680:	881b      	ldrh	r3, [r3, #0]
 8007682:	b29b      	uxth	r3, r3
 8007684:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007688:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800768c:	83bb      	strh	r3, [r7, #28]
 800768e:	8bbb      	ldrh	r3, [r7, #28]
 8007690:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8007694:	83bb      	strh	r3, [r7, #28]
 8007696:	8bbb      	ldrh	r3, [r7, #28]
 8007698:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800769c:	83bb      	strh	r3, [r7, #28]
 800769e:	687a      	ldr	r2, [r7, #4]
 80076a0:	683b      	ldr	r3, [r7, #0]
 80076a2:	781b      	ldrb	r3, [r3, #0]
 80076a4:	009b      	lsls	r3, r3, #2
 80076a6:	441a      	add	r2, r3
 80076a8:	8bbb      	ldrh	r3, [r7, #28]
 80076aa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80076ae:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80076b2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80076b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80076ba:	b29b      	uxth	r3, r3
 80076bc:	8013      	strh	r3, [r2, #0]
 80076be:	e306      	b.n	8007cce <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 80076c0:	687a      	ldr	r2, [r7, #4]
 80076c2:	683b      	ldr	r3, [r7, #0]
 80076c4:	781b      	ldrb	r3, [r3, #0]
 80076c6:	009b      	lsls	r3, r3, #2
 80076c8:	4413      	add	r3, r2
 80076ca:	881b      	ldrh	r3, [r3, #0]
 80076cc:	b29b      	uxth	r3, r3
 80076ce:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80076d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80076d6:	83fb      	strh	r3, [r7, #30]
 80076d8:	8bfb      	ldrh	r3, [r7, #30]
 80076da:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80076de:	83fb      	strh	r3, [r7, #30]
 80076e0:	687a      	ldr	r2, [r7, #4]
 80076e2:	683b      	ldr	r3, [r7, #0]
 80076e4:	781b      	ldrb	r3, [r3, #0]
 80076e6:	009b      	lsls	r3, r3, #2
 80076e8:	441a      	add	r2, r3
 80076ea:	8bfb      	ldrh	r3, [r7, #30]
 80076ec:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80076f0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80076f4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80076f8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80076fc:	b29b      	uxth	r3, r3
 80076fe:	8013      	strh	r3, [r2, #0]
 8007700:	e2e5      	b.n	8007cce <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 8007702:	683b      	ldr	r3, [r7, #0]
 8007704:	78db      	ldrb	r3, [r3, #3]
 8007706:	2b02      	cmp	r3, #2
 8007708:	d11e      	bne.n	8007748 <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800770a:	687a      	ldr	r2, [r7, #4]
 800770c:	683b      	ldr	r3, [r7, #0]
 800770e:	781b      	ldrb	r3, [r3, #0]
 8007710:	009b      	lsls	r3, r3, #2
 8007712:	4413      	add	r3, r2
 8007714:	881b      	ldrh	r3, [r3, #0]
 8007716:	b29b      	uxth	r3, r3
 8007718:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800771c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007720:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 8007724:	687a      	ldr	r2, [r7, #4]
 8007726:	683b      	ldr	r3, [r7, #0]
 8007728:	781b      	ldrb	r3, [r3, #0]
 800772a:	009b      	lsls	r3, r3, #2
 800772c:	441a      	add	r2, r3
 800772e:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 8007732:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007736:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800773a:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800773e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007742:	b29b      	uxth	r3, r3
 8007744:	8013      	strh	r3, [r2, #0]
 8007746:	e01d      	b.n	8007784 <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8007748:	687a      	ldr	r2, [r7, #4]
 800774a:	683b      	ldr	r3, [r7, #0]
 800774c:	781b      	ldrb	r3, [r3, #0]
 800774e:	009b      	lsls	r3, r3, #2
 8007750:	4413      	add	r3, r2
 8007752:	881b      	ldrh	r3, [r3, #0]
 8007754:	b29b      	uxth	r3, r3
 8007756:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800775a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800775e:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 8007762:	687a      	ldr	r2, [r7, #4]
 8007764:	683b      	ldr	r3, [r7, #0]
 8007766:	781b      	ldrb	r3, [r3, #0]
 8007768:	009b      	lsls	r3, r3, #2
 800776a:	441a      	add	r2, r3
 800776c:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8007770:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007774:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007778:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800777c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007780:	b29b      	uxth	r3, r3
 8007782:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800778e:	b29b      	uxth	r3, r3
 8007790:	461a      	mov	r2, r3
 8007792:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007794:	4413      	add	r3, r2
 8007796:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007798:	683b      	ldr	r3, [r7, #0]
 800779a:	781b      	ldrb	r3, [r3, #0]
 800779c:	00da      	lsls	r2, r3, #3
 800779e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80077a0:	4413      	add	r3, r2
 80077a2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80077a6:	67bb      	str	r3, [r7, #120]	@ 0x78
 80077a8:	683b      	ldr	r3, [r7, #0]
 80077aa:	891b      	ldrh	r3, [r3, #8]
 80077ac:	085b      	lsrs	r3, r3, #1
 80077ae:	b29b      	uxth	r3, r3
 80077b0:	005b      	lsls	r3, r3, #1
 80077b2:	b29a      	uxth	r2, r3
 80077b4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80077b6:	801a      	strh	r2, [r3, #0]
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	677b      	str	r3, [r7, #116]	@ 0x74
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80077c2:	b29b      	uxth	r3, r3
 80077c4:	461a      	mov	r2, r3
 80077c6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80077c8:	4413      	add	r3, r2
 80077ca:	677b      	str	r3, [r7, #116]	@ 0x74
 80077cc:	683b      	ldr	r3, [r7, #0]
 80077ce:	781b      	ldrb	r3, [r3, #0]
 80077d0:	00da      	lsls	r2, r3, #3
 80077d2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80077d4:	4413      	add	r3, r2
 80077d6:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80077da:	673b      	str	r3, [r7, #112]	@ 0x70
 80077dc:	683b      	ldr	r3, [r7, #0]
 80077de:	895b      	ldrh	r3, [r3, #10]
 80077e0:	085b      	lsrs	r3, r3, #1
 80077e2:	b29b      	uxth	r3, r3
 80077e4:	005b      	lsls	r3, r3, #1
 80077e6:	b29a      	uxth	r2, r3
 80077e8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80077ea:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 80077ec:	683b      	ldr	r3, [r7, #0]
 80077ee:	785b      	ldrb	r3, [r3, #1]
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	f040 81af 	bne.w	8007b54 <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80077f6:	687a      	ldr	r2, [r7, #4]
 80077f8:	683b      	ldr	r3, [r7, #0]
 80077fa:	781b      	ldrb	r3, [r3, #0]
 80077fc:	009b      	lsls	r3, r3, #2
 80077fe:	4413      	add	r3, r2
 8007800:	881b      	ldrh	r3, [r3, #0]
 8007802:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 8007806:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 800780a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800780e:	2b00      	cmp	r3, #0
 8007810:	d01d      	beq.n	800784e <USB_ActivateEndpoint+0x53e>
 8007812:	687a      	ldr	r2, [r7, #4]
 8007814:	683b      	ldr	r3, [r7, #0]
 8007816:	781b      	ldrb	r3, [r3, #0]
 8007818:	009b      	lsls	r3, r3, #2
 800781a:	4413      	add	r3, r2
 800781c:	881b      	ldrh	r3, [r3, #0]
 800781e:	b29b      	uxth	r3, r3
 8007820:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007824:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007828:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 800782c:	687a      	ldr	r2, [r7, #4]
 800782e:	683b      	ldr	r3, [r7, #0]
 8007830:	781b      	ldrb	r3, [r3, #0]
 8007832:	009b      	lsls	r3, r3, #2
 8007834:	441a      	add	r2, r3
 8007836:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 800783a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800783e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007842:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007846:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800784a:	b29b      	uxth	r3, r3
 800784c:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800784e:	687a      	ldr	r2, [r7, #4]
 8007850:	683b      	ldr	r3, [r7, #0]
 8007852:	781b      	ldrb	r3, [r3, #0]
 8007854:	009b      	lsls	r3, r3, #2
 8007856:	4413      	add	r3, r2
 8007858:	881b      	ldrh	r3, [r3, #0]
 800785a:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 800785e:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 8007862:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007866:	2b00      	cmp	r3, #0
 8007868:	d01d      	beq.n	80078a6 <USB_ActivateEndpoint+0x596>
 800786a:	687a      	ldr	r2, [r7, #4]
 800786c:	683b      	ldr	r3, [r7, #0]
 800786e:	781b      	ldrb	r3, [r3, #0]
 8007870:	009b      	lsls	r3, r3, #2
 8007872:	4413      	add	r3, r2
 8007874:	881b      	ldrh	r3, [r3, #0]
 8007876:	b29b      	uxth	r3, r3
 8007878:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800787c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007880:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 8007884:	687a      	ldr	r2, [r7, #4]
 8007886:	683b      	ldr	r3, [r7, #0]
 8007888:	781b      	ldrb	r3, [r3, #0]
 800788a:	009b      	lsls	r3, r3, #2
 800788c:	441a      	add	r2, r3
 800788e:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8007892:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007896:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800789a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800789e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80078a2:	b29b      	uxth	r3, r3
 80078a4:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 80078a6:	683b      	ldr	r3, [r7, #0]
 80078a8:	785b      	ldrb	r3, [r3, #1]
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d16b      	bne.n	8007986 <USB_ActivateEndpoint+0x676>
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80078b8:	b29b      	uxth	r3, r3
 80078ba:	461a      	mov	r2, r3
 80078bc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80078be:	4413      	add	r3, r2
 80078c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80078c2:	683b      	ldr	r3, [r7, #0]
 80078c4:	781b      	ldrb	r3, [r3, #0]
 80078c6:	00da      	lsls	r2, r3, #3
 80078c8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80078ca:	4413      	add	r3, r2
 80078cc:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80078d0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80078d2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80078d4:	881b      	ldrh	r3, [r3, #0]
 80078d6:	b29b      	uxth	r3, r3
 80078d8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80078dc:	b29a      	uxth	r2, r3
 80078de:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80078e0:	801a      	strh	r2, [r3, #0]
 80078e2:	683b      	ldr	r3, [r7, #0]
 80078e4:	691b      	ldr	r3, [r3, #16]
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d10a      	bne.n	8007900 <USB_ActivateEndpoint+0x5f0>
 80078ea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80078ec:	881b      	ldrh	r3, [r3, #0]
 80078ee:	b29b      	uxth	r3, r3
 80078f0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80078f4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80078f8:	b29a      	uxth	r2, r3
 80078fa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80078fc:	801a      	strh	r2, [r3, #0]
 80078fe:	e05d      	b.n	80079bc <USB_ActivateEndpoint+0x6ac>
 8007900:	683b      	ldr	r3, [r7, #0]
 8007902:	691b      	ldr	r3, [r3, #16]
 8007904:	2b3e      	cmp	r3, #62	@ 0x3e
 8007906:	d81c      	bhi.n	8007942 <USB_ActivateEndpoint+0x632>
 8007908:	683b      	ldr	r3, [r7, #0]
 800790a:	691b      	ldr	r3, [r3, #16]
 800790c:	085b      	lsrs	r3, r3, #1
 800790e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007912:	683b      	ldr	r3, [r7, #0]
 8007914:	691b      	ldr	r3, [r3, #16]
 8007916:	f003 0301 	and.w	r3, r3, #1
 800791a:	2b00      	cmp	r3, #0
 800791c:	d004      	beq.n	8007928 <USB_ActivateEndpoint+0x618>
 800791e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007922:	3301      	adds	r3, #1
 8007924:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007928:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800792a:	881b      	ldrh	r3, [r3, #0]
 800792c:	b29a      	uxth	r2, r3
 800792e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007932:	b29b      	uxth	r3, r3
 8007934:	029b      	lsls	r3, r3, #10
 8007936:	b29b      	uxth	r3, r3
 8007938:	4313      	orrs	r3, r2
 800793a:	b29a      	uxth	r2, r3
 800793c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800793e:	801a      	strh	r2, [r3, #0]
 8007940:	e03c      	b.n	80079bc <USB_ActivateEndpoint+0x6ac>
 8007942:	683b      	ldr	r3, [r7, #0]
 8007944:	691b      	ldr	r3, [r3, #16]
 8007946:	095b      	lsrs	r3, r3, #5
 8007948:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800794c:	683b      	ldr	r3, [r7, #0]
 800794e:	691b      	ldr	r3, [r3, #16]
 8007950:	f003 031f 	and.w	r3, r3, #31
 8007954:	2b00      	cmp	r3, #0
 8007956:	d104      	bne.n	8007962 <USB_ActivateEndpoint+0x652>
 8007958:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800795c:	3b01      	subs	r3, #1
 800795e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007962:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007964:	881b      	ldrh	r3, [r3, #0]
 8007966:	b29a      	uxth	r2, r3
 8007968:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800796c:	b29b      	uxth	r3, r3
 800796e:	029b      	lsls	r3, r3, #10
 8007970:	b29b      	uxth	r3, r3
 8007972:	4313      	orrs	r3, r2
 8007974:	b29b      	uxth	r3, r3
 8007976:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800797a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800797e:	b29a      	uxth	r2, r3
 8007980:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007982:	801a      	strh	r2, [r3, #0]
 8007984:	e01a      	b.n	80079bc <USB_ActivateEndpoint+0x6ac>
 8007986:	683b      	ldr	r3, [r7, #0]
 8007988:	785b      	ldrb	r3, [r3, #1]
 800798a:	2b01      	cmp	r3, #1
 800798c:	d116      	bne.n	80079bc <USB_ActivateEndpoint+0x6ac>
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	657b      	str	r3, [r7, #84]	@ 0x54
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007998:	b29b      	uxth	r3, r3
 800799a:	461a      	mov	r2, r3
 800799c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800799e:	4413      	add	r3, r2
 80079a0:	657b      	str	r3, [r7, #84]	@ 0x54
 80079a2:	683b      	ldr	r3, [r7, #0]
 80079a4:	781b      	ldrb	r3, [r3, #0]
 80079a6:	00da      	lsls	r2, r3, #3
 80079a8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80079aa:	4413      	add	r3, r2
 80079ac:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80079b0:	653b      	str	r3, [r7, #80]	@ 0x50
 80079b2:	683b      	ldr	r3, [r7, #0]
 80079b4:	691b      	ldr	r3, [r3, #16]
 80079b6:	b29a      	uxth	r2, r3
 80079b8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80079ba:	801a      	strh	r2, [r3, #0]
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	647b      	str	r3, [r7, #68]	@ 0x44
 80079c0:	683b      	ldr	r3, [r7, #0]
 80079c2:	785b      	ldrb	r3, [r3, #1]
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d16b      	bne.n	8007aa0 <USB_ActivateEndpoint+0x790>
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80079d2:	b29b      	uxth	r3, r3
 80079d4:	461a      	mov	r2, r3
 80079d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80079d8:	4413      	add	r3, r2
 80079da:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80079dc:	683b      	ldr	r3, [r7, #0]
 80079de:	781b      	ldrb	r3, [r3, #0]
 80079e0:	00da      	lsls	r2, r3, #3
 80079e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80079e4:	4413      	add	r3, r2
 80079e6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80079ea:	63bb      	str	r3, [r7, #56]	@ 0x38
 80079ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079ee:	881b      	ldrh	r3, [r3, #0]
 80079f0:	b29b      	uxth	r3, r3
 80079f2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80079f6:	b29a      	uxth	r2, r3
 80079f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079fa:	801a      	strh	r2, [r3, #0]
 80079fc:	683b      	ldr	r3, [r7, #0]
 80079fe:	691b      	ldr	r3, [r3, #16]
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d10a      	bne.n	8007a1a <USB_ActivateEndpoint+0x70a>
 8007a04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a06:	881b      	ldrh	r3, [r3, #0]
 8007a08:	b29b      	uxth	r3, r3
 8007a0a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007a0e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007a12:	b29a      	uxth	r2, r3
 8007a14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a16:	801a      	strh	r2, [r3, #0]
 8007a18:	e05b      	b.n	8007ad2 <USB_ActivateEndpoint+0x7c2>
 8007a1a:	683b      	ldr	r3, [r7, #0]
 8007a1c:	691b      	ldr	r3, [r3, #16]
 8007a1e:	2b3e      	cmp	r3, #62	@ 0x3e
 8007a20:	d81c      	bhi.n	8007a5c <USB_ActivateEndpoint+0x74c>
 8007a22:	683b      	ldr	r3, [r7, #0]
 8007a24:	691b      	ldr	r3, [r3, #16]
 8007a26:	085b      	lsrs	r3, r3, #1
 8007a28:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007a2c:	683b      	ldr	r3, [r7, #0]
 8007a2e:	691b      	ldr	r3, [r3, #16]
 8007a30:	f003 0301 	and.w	r3, r3, #1
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d004      	beq.n	8007a42 <USB_ActivateEndpoint+0x732>
 8007a38:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007a3c:	3301      	adds	r3, #1
 8007a3e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007a42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a44:	881b      	ldrh	r3, [r3, #0]
 8007a46:	b29a      	uxth	r2, r3
 8007a48:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007a4c:	b29b      	uxth	r3, r3
 8007a4e:	029b      	lsls	r3, r3, #10
 8007a50:	b29b      	uxth	r3, r3
 8007a52:	4313      	orrs	r3, r2
 8007a54:	b29a      	uxth	r2, r3
 8007a56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a58:	801a      	strh	r2, [r3, #0]
 8007a5a:	e03a      	b.n	8007ad2 <USB_ActivateEndpoint+0x7c2>
 8007a5c:	683b      	ldr	r3, [r7, #0]
 8007a5e:	691b      	ldr	r3, [r3, #16]
 8007a60:	095b      	lsrs	r3, r3, #5
 8007a62:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007a66:	683b      	ldr	r3, [r7, #0]
 8007a68:	691b      	ldr	r3, [r3, #16]
 8007a6a:	f003 031f 	and.w	r3, r3, #31
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	d104      	bne.n	8007a7c <USB_ActivateEndpoint+0x76c>
 8007a72:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007a76:	3b01      	subs	r3, #1
 8007a78:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007a7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a7e:	881b      	ldrh	r3, [r3, #0]
 8007a80:	b29a      	uxth	r2, r3
 8007a82:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007a86:	b29b      	uxth	r3, r3
 8007a88:	029b      	lsls	r3, r3, #10
 8007a8a:	b29b      	uxth	r3, r3
 8007a8c:	4313      	orrs	r3, r2
 8007a8e:	b29b      	uxth	r3, r3
 8007a90:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007a94:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007a98:	b29a      	uxth	r2, r3
 8007a9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a9c:	801a      	strh	r2, [r3, #0]
 8007a9e:	e018      	b.n	8007ad2 <USB_ActivateEndpoint+0x7c2>
 8007aa0:	683b      	ldr	r3, [r7, #0]
 8007aa2:	785b      	ldrb	r3, [r3, #1]
 8007aa4:	2b01      	cmp	r3, #1
 8007aa6:	d114      	bne.n	8007ad2 <USB_ActivateEndpoint+0x7c2>
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007aae:	b29b      	uxth	r3, r3
 8007ab0:	461a      	mov	r2, r3
 8007ab2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007ab4:	4413      	add	r3, r2
 8007ab6:	647b      	str	r3, [r7, #68]	@ 0x44
 8007ab8:	683b      	ldr	r3, [r7, #0]
 8007aba:	781b      	ldrb	r3, [r3, #0]
 8007abc:	00da      	lsls	r2, r3, #3
 8007abe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007ac0:	4413      	add	r3, r2
 8007ac2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007ac6:	643b      	str	r3, [r7, #64]	@ 0x40
 8007ac8:	683b      	ldr	r3, [r7, #0]
 8007aca:	691b      	ldr	r3, [r3, #16]
 8007acc:	b29a      	uxth	r2, r3
 8007ace:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007ad0:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007ad2:	687a      	ldr	r2, [r7, #4]
 8007ad4:	683b      	ldr	r3, [r7, #0]
 8007ad6:	781b      	ldrb	r3, [r3, #0]
 8007ad8:	009b      	lsls	r3, r3, #2
 8007ada:	4413      	add	r3, r2
 8007adc:	881b      	ldrh	r3, [r3, #0]
 8007ade:	b29b      	uxth	r3, r3
 8007ae0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007ae4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007ae8:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8007aea:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8007aec:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8007af0:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8007af2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8007af4:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8007af8:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8007afa:	687a      	ldr	r2, [r7, #4]
 8007afc:	683b      	ldr	r3, [r7, #0]
 8007afe:	781b      	ldrb	r3, [r3, #0]
 8007b00:	009b      	lsls	r3, r3, #2
 8007b02:	441a      	add	r2, r3
 8007b04:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8007b06:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007b0a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007b0e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007b12:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007b16:	b29b      	uxth	r3, r3
 8007b18:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007b1a:	687a      	ldr	r2, [r7, #4]
 8007b1c:	683b      	ldr	r3, [r7, #0]
 8007b1e:	781b      	ldrb	r3, [r3, #0]
 8007b20:	009b      	lsls	r3, r3, #2
 8007b22:	4413      	add	r3, r2
 8007b24:	881b      	ldrh	r3, [r3, #0]
 8007b26:	b29b      	uxth	r3, r3
 8007b28:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007b2c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007b30:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8007b32:	687a      	ldr	r2, [r7, #4]
 8007b34:	683b      	ldr	r3, [r7, #0]
 8007b36:	781b      	ldrb	r3, [r3, #0]
 8007b38:	009b      	lsls	r3, r3, #2
 8007b3a:	441a      	add	r2, r3
 8007b3c:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8007b3e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007b42:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007b46:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007b4a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007b4e:	b29b      	uxth	r3, r3
 8007b50:	8013      	strh	r3, [r2, #0]
 8007b52:	e0bc      	b.n	8007cce <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007b54:	687a      	ldr	r2, [r7, #4]
 8007b56:	683b      	ldr	r3, [r7, #0]
 8007b58:	781b      	ldrb	r3, [r3, #0]
 8007b5a:	009b      	lsls	r3, r3, #2
 8007b5c:	4413      	add	r3, r2
 8007b5e:	881b      	ldrh	r3, [r3, #0]
 8007b60:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 8007b64:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8007b68:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	d01d      	beq.n	8007bac <USB_ActivateEndpoint+0x89c>
 8007b70:	687a      	ldr	r2, [r7, #4]
 8007b72:	683b      	ldr	r3, [r7, #0]
 8007b74:	781b      	ldrb	r3, [r3, #0]
 8007b76:	009b      	lsls	r3, r3, #2
 8007b78:	4413      	add	r3, r2
 8007b7a:	881b      	ldrh	r3, [r3, #0]
 8007b7c:	b29b      	uxth	r3, r3
 8007b7e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007b82:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007b86:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 8007b8a:	687a      	ldr	r2, [r7, #4]
 8007b8c:	683b      	ldr	r3, [r7, #0]
 8007b8e:	781b      	ldrb	r3, [r3, #0]
 8007b90:	009b      	lsls	r3, r3, #2
 8007b92:	441a      	add	r2, r3
 8007b94:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8007b98:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007b9c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007ba0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007ba4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007ba8:	b29b      	uxth	r3, r3
 8007baa:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007bac:	687a      	ldr	r2, [r7, #4]
 8007bae:	683b      	ldr	r3, [r7, #0]
 8007bb0:	781b      	ldrb	r3, [r3, #0]
 8007bb2:	009b      	lsls	r3, r3, #2
 8007bb4:	4413      	add	r3, r2
 8007bb6:	881b      	ldrh	r3, [r3, #0]
 8007bb8:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 8007bbc:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 8007bc0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	d01d      	beq.n	8007c04 <USB_ActivateEndpoint+0x8f4>
 8007bc8:	687a      	ldr	r2, [r7, #4]
 8007bca:	683b      	ldr	r3, [r7, #0]
 8007bcc:	781b      	ldrb	r3, [r3, #0]
 8007bce:	009b      	lsls	r3, r3, #2
 8007bd0:	4413      	add	r3, r2
 8007bd2:	881b      	ldrh	r3, [r3, #0]
 8007bd4:	b29b      	uxth	r3, r3
 8007bd6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007bda:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007bde:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 8007be2:	687a      	ldr	r2, [r7, #4]
 8007be4:	683b      	ldr	r3, [r7, #0]
 8007be6:	781b      	ldrb	r3, [r3, #0]
 8007be8:	009b      	lsls	r3, r3, #2
 8007bea:	441a      	add	r2, r3
 8007bec:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 8007bf0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007bf4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007bf8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007bfc:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007c00:	b29b      	uxth	r3, r3
 8007c02:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007c04:	683b      	ldr	r3, [r7, #0]
 8007c06:	78db      	ldrb	r3, [r3, #3]
 8007c08:	2b01      	cmp	r3, #1
 8007c0a:	d024      	beq.n	8007c56 <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8007c0c:	687a      	ldr	r2, [r7, #4]
 8007c0e:	683b      	ldr	r3, [r7, #0]
 8007c10:	781b      	ldrb	r3, [r3, #0]
 8007c12:	009b      	lsls	r3, r3, #2
 8007c14:	4413      	add	r3, r2
 8007c16:	881b      	ldrh	r3, [r3, #0]
 8007c18:	b29b      	uxth	r3, r3
 8007c1a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007c1e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007c22:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8007c26:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8007c2a:	f083 0320 	eor.w	r3, r3, #32
 8007c2e:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8007c32:	687a      	ldr	r2, [r7, #4]
 8007c34:	683b      	ldr	r3, [r7, #0]
 8007c36:	781b      	ldrb	r3, [r3, #0]
 8007c38:	009b      	lsls	r3, r3, #2
 8007c3a:	441a      	add	r2, r3
 8007c3c:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8007c40:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007c44:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007c48:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007c4c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007c50:	b29b      	uxth	r3, r3
 8007c52:	8013      	strh	r3, [r2, #0]
 8007c54:	e01d      	b.n	8007c92 <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007c56:	687a      	ldr	r2, [r7, #4]
 8007c58:	683b      	ldr	r3, [r7, #0]
 8007c5a:	781b      	ldrb	r3, [r3, #0]
 8007c5c:	009b      	lsls	r3, r3, #2
 8007c5e:	4413      	add	r3, r2
 8007c60:	881b      	ldrh	r3, [r3, #0]
 8007c62:	b29b      	uxth	r3, r3
 8007c64:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007c68:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007c6c:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 8007c70:	687a      	ldr	r2, [r7, #4]
 8007c72:	683b      	ldr	r3, [r7, #0]
 8007c74:	781b      	ldrb	r3, [r3, #0]
 8007c76:	009b      	lsls	r3, r3, #2
 8007c78:	441a      	add	r2, r3
 8007c7a:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8007c7e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007c82:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007c86:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007c8a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007c8e:	b29b      	uxth	r3, r3
 8007c90:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8007c92:	687a      	ldr	r2, [r7, #4]
 8007c94:	683b      	ldr	r3, [r7, #0]
 8007c96:	781b      	ldrb	r3, [r3, #0]
 8007c98:	009b      	lsls	r3, r3, #2
 8007c9a:	4413      	add	r3, r2
 8007c9c:	881b      	ldrh	r3, [r3, #0]
 8007c9e:	b29b      	uxth	r3, r3
 8007ca0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007ca4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007ca8:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8007cac:	687a      	ldr	r2, [r7, #4]
 8007cae:	683b      	ldr	r3, [r7, #0]
 8007cb0:	781b      	ldrb	r3, [r3, #0]
 8007cb2:	009b      	lsls	r3, r3, #2
 8007cb4:	441a      	add	r2, r3
 8007cb6:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8007cba:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007cbe:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007cc2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007cc6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007cca:	b29b      	uxth	r3, r3
 8007ccc:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 8007cce:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 8007cd2:	4618      	mov	r0, r3
 8007cd4:	379c      	adds	r7, #156	@ 0x9c
 8007cd6:	46bd      	mov	sp, r7
 8007cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cdc:	4770      	bx	lr
 8007cde:	bf00      	nop

08007ce0 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007ce0:	b480      	push	{r7}
 8007ce2:	b08d      	sub	sp, #52	@ 0x34
 8007ce4:	af00      	add	r7, sp, #0
 8007ce6:	6078      	str	r0, [r7, #4]
 8007ce8:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8007cea:	683b      	ldr	r3, [r7, #0]
 8007cec:	7b1b      	ldrb	r3, [r3, #12]
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	f040 808e 	bne.w	8007e10 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8007cf4:	683b      	ldr	r3, [r7, #0]
 8007cf6:	785b      	ldrb	r3, [r3, #1]
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d044      	beq.n	8007d86 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007cfc:	687a      	ldr	r2, [r7, #4]
 8007cfe:	683b      	ldr	r3, [r7, #0]
 8007d00:	781b      	ldrb	r3, [r3, #0]
 8007d02:	009b      	lsls	r3, r3, #2
 8007d04:	4413      	add	r3, r2
 8007d06:	881b      	ldrh	r3, [r3, #0]
 8007d08:	81bb      	strh	r3, [r7, #12]
 8007d0a:	89bb      	ldrh	r3, [r7, #12]
 8007d0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d01b      	beq.n	8007d4c <USB_DeactivateEndpoint+0x6c>
 8007d14:	687a      	ldr	r2, [r7, #4]
 8007d16:	683b      	ldr	r3, [r7, #0]
 8007d18:	781b      	ldrb	r3, [r3, #0]
 8007d1a:	009b      	lsls	r3, r3, #2
 8007d1c:	4413      	add	r3, r2
 8007d1e:	881b      	ldrh	r3, [r3, #0]
 8007d20:	b29b      	uxth	r3, r3
 8007d22:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007d26:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007d2a:	817b      	strh	r3, [r7, #10]
 8007d2c:	687a      	ldr	r2, [r7, #4]
 8007d2e:	683b      	ldr	r3, [r7, #0]
 8007d30:	781b      	ldrb	r3, [r3, #0]
 8007d32:	009b      	lsls	r3, r3, #2
 8007d34:	441a      	add	r2, r3
 8007d36:	897b      	ldrh	r3, [r7, #10]
 8007d38:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007d3c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007d40:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007d44:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007d48:	b29b      	uxth	r3, r3
 8007d4a:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007d4c:	687a      	ldr	r2, [r7, #4]
 8007d4e:	683b      	ldr	r3, [r7, #0]
 8007d50:	781b      	ldrb	r3, [r3, #0]
 8007d52:	009b      	lsls	r3, r3, #2
 8007d54:	4413      	add	r3, r2
 8007d56:	881b      	ldrh	r3, [r3, #0]
 8007d58:	b29b      	uxth	r3, r3
 8007d5a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007d5e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007d62:	813b      	strh	r3, [r7, #8]
 8007d64:	687a      	ldr	r2, [r7, #4]
 8007d66:	683b      	ldr	r3, [r7, #0]
 8007d68:	781b      	ldrb	r3, [r3, #0]
 8007d6a:	009b      	lsls	r3, r3, #2
 8007d6c:	441a      	add	r2, r3
 8007d6e:	893b      	ldrh	r3, [r7, #8]
 8007d70:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007d74:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007d78:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007d7c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007d80:	b29b      	uxth	r3, r3
 8007d82:	8013      	strh	r3, [r2, #0]
 8007d84:	e192      	b.n	80080ac <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007d86:	687a      	ldr	r2, [r7, #4]
 8007d88:	683b      	ldr	r3, [r7, #0]
 8007d8a:	781b      	ldrb	r3, [r3, #0]
 8007d8c:	009b      	lsls	r3, r3, #2
 8007d8e:	4413      	add	r3, r2
 8007d90:	881b      	ldrh	r3, [r3, #0]
 8007d92:	827b      	strh	r3, [r7, #18]
 8007d94:	8a7b      	ldrh	r3, [r7, #18]
 8007d96:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d01b      	beq.n	8007dd6 <USB_DeactivateEndpoint+0xf6>
 8007d9e:	687a      	ldr	r2, [r7, #4]
 8007da0:	683b      	ldr	r3, [r7, #0]
 8007da2:	781b      	ldrb	r3, [r3, #0]
 8007da4:	009b      	lsls	r3, r3, #2
 8007da6:	4413      	add	r3, r2
 8007da8:	881b      	ldrh	r3, [r3, #0]
 8007daa:	b29b      	uxth	r3, r3
 8007dac:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007db0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007db4:	823b      	strh	r3, [r7, #16]
 8007db6:	687a      	ldr	r2, [r7, #4]
 8007db8:	683b      	ldr	r3, [r7, #0]
 8007dba:	781b      	ldrb	r3, [r3, #0]
 8007dbc:	009b      	lsls	r3, r3, #2
 8007dbe:	441a      	add	r2, r3
 8007dc0:	8a3b      	ldrh	r3, [r7, #16]
 8007dc2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007dc6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007dca:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007dce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007dd2:	b29b      	uxth	r3, r3
 8007dd4:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8007dd6:	687a      	ldr	r2, [r7, #4]
 8007dd8:	683b      	ldr	r3, [r7, #0]
 8007dda:	781b      	ldrb	r3, [r3, #0]
 8007ddc:	009b      	lsls	r3, r3, #2
 8007dde:	4413      	add	r3, r2
 8007de0:	881b      	ldrh	r3, [r3, #0]
 8007de2:	b29b      	uxth	r3, r3
 8007de4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007de8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007dec:	81fb      	strh	r3, [r7, #14]
 8007dee:	687a      	ldr	r2, [r7, #4]
 8007df0:	683b      	ldr	r3, [r7, #0]
 8007df2:	781b      	ldrb	r3, [r3, #0]
 8007df4:	009b      	lsls	r3, r3, #2
 8007df6:	441a      	add	r2, r3
 8007df8:	89fb      	ldrh	r3, [r7, #14]
 8007dfa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007dfe:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007e02:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007e06:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007e0a:	b29b      	uxth	r3, r3
 8007e0c:	8013      	strh	r3, [r2, #0]
 8007e0e:	e14d      	b.n	80080ac <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 8007e10:	683b      	ldr	r3, [r7, #0]
 8007e12:	785b      	ldrb	r3, [r3, #1]
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	f040 80a5 	bne.w	8007f64 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007e1a:	687a      	ldr	r2, [r7, #4]
 8007e1c:	683b      	ldr	r3, [r7, #0]
 8007e1e:	781b      	ldrb	r3, [r3, #0]
 8007e20:	009b      	lsls	r3, r3, #2
 8007e22:	4413      	add	r3, r2
 8007e24:	881b      	ldrh	r3, [r3, #0]
 8007e26:	843b      	strh	r3, [r7, #32]
 8007e28:	8c3b      	ldrh	r3, [r7, #32]
 8007e2a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d01b      	beq.n	8007e6a <USB_DeactivateEndpoint+0x18a>
 8007e32:	687a      	ldr	r2, [r7, #4]
 8007e34:	683b      	ldr	r3, [r7, #0]
 8007e36:	781b      	ldrb	r3, [r3, #0]
 8007e38:	009b      	lsls	r3, r3, #2
 8007e3a:	4413      	add	r3, r2
 8007e3c:	881b      	ldrh	r3, [r3, #0]
 8007e3e:	b29b      	uxth	r3, r3
 8007e40:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007e44:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007e48:	83fb      	strh	r3, [r7, #30]
 8007e4a:	687a      	ldr	r2, [r7, #4]
 8007e4c:	683b      	ldr	r3, [r7, #0]
 8007e4e:	781b      	ldrb	r3, [r3, #0]
 8007e50:	009b      	lsls	r3, r3, #2
 8007e52:	441a      	add	r2, r3
 8007e54:	8bfb      	ldrh	r3, [r7, #30]
 8007e56:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007e5a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007e5e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007e62:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007e66:	b29b      	uxth	r3, r3
 8007e68:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007e6a:	687a      	ldr	r2, [r7, #4]
 8007e6c:	683b      	ldr	r3, [r7, #0]
 8007e6e:	781b      	ldrb	r3, [r3, #0]
 8007e70:	009b      	lsls	r3, r3, #2
 8007e72:	4413      	add	r3, r2
 8007e74:	881b      	ldrh	r3, [r3, #0]
 8007e76:	83bb      	strh	r3, [r7, #28]
 8007e78:	8bbb      	ldrh	r3, [r7, #28]
 8007e7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d01b      	beq.n	8007eba <USB_DeactivateEndpoint+0x1da>
 8007e82:	687a      	ldr	r2, [r7, #4]
 8007e84:	683b      	ldr	r3, [r7, #0]
 8007e86:	781b      	ldrb	r3, [r3, #0]
 8007e88:	009b      	lsls	r3, r3, #2
 8007e8a:	4413      	add	r3, r2
 8007e8c:	881b      	ldrh	r3, [r3, #0]
 8007e8e:	b29b      	uxth	r3, r3
 8007e90:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007e94:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007e98:	837b      	strh	r3, [r7, #26]
 8007e9a:	687a      	ldr	r2, [r7, #4]
 8007e9c:	683b      	ldr	r3, [r7, #0]
 8007e9e:	781b      	ldrb	r3, [r3, #0]
 8007ea0:	009b      	lsls	r3, r3, #2
 8007ea2:	441a      	add	r2, r3
 8007ea4:	8b7b      	ldrh	r3, [r7, #26]
 8007ea6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007eaa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007eae:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007eb2:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007eb6:	b29b      	uxth	r3, r3
 8007eb8:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8007eba:	687a      	ldr	r2, [r7, #4]
 8007ebc:	683b      	ldr	r3, [r7, #0]
 8007ebe:	781b      	ldrb	r3, [r3, #0]
 8007ec0:	009b      	lsls	r3, r3, #2
 8007ec2:	4413      	add	r3, r2
 8007ec4:	881b      	ldrh	r3, [r3, #0]
 8007ec6:	b29b      	uxth	r3, r3
 8007ec8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007ecc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007ed0:	833b      	strh	r3, [r7, #24]
 8007ed2:	687a      	ldr	r2, [r7, #4]
 8007ed4:	683b      	ldr	r3, [r7, #0]
 8007ed6:	781b      	ldrb	r3, [r3, #0]
 8007ed8:	009b      	lsls	r3, r3, #2
 8007eda:	441a      	add	r2, r3
 8007edc:	8b3b      	ldrh	r3, [r7, #24]
 8007ede:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007ee2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007ee6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007eea:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007eee:	b29b      	uxth	r3, r3
 8007ef0:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8007ef2:	687a      	ldr	r2, [r7, #4]
 8007ef4:	683b      	ldr	r3, [r7, #0]
 8007ef6:	781b      	ldrb	r3, [r3, #0]
 8007ef8:	009b      	lsls	r3, r3, #2
 8007efa:	4413      	add	r3, r2
 8007efc:	881b      	ldrh	r3, [r3, #0]
 8007efe:	b29b      	uxth	r3, r3
 8007f00:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007f04:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007f08:	82fb      	strh	r3, [r7, #22]
 8007f0a:	687a      	ldr	r2, [r7, #4]
 8007f0c:	683b      	ldr	r3, [r7, #0]
 8007f0e:	781b      	ldrb	r3, [r3, #0]
 8007f10:	009b      	lsls	r3, r3, #2
 8007f12:	441a      	add	r2, r3
 8007f14:	8afb      	ldrh	r3, [r7, #22]
 8007f16:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007f1a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007f1e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007f22:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007f26:	b29b      	uxth	r3, r3
 8007f28:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007f2a:	687a      	ldr	r2, [r7, #4]
 8007f2c:	683b      	ldr	r3, [r7, #0]
 8007f2e:	781b      	ldrb	r3, [r3, #0]
 8007f30:	009b      	lsls	r3, r3, #2
 8007f32:	4413      	add	r3, r2
 8007f34:	881b      	ldrh	r3, [r3, #0]
 8007f36:	b29b      	uxth	r3, r3
 8007f38:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007f3c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007f40:	82bb      	strh	r3, [r7, #20]
 8007f42:	687a      	ldr	r2, [r7, #4]
 8007f44:	683b      	ldr	r3, [r7, #0]
 8007f46:	781b      	ldrb	r3, [r3, #0]
 8007f48:	009b      	lsls	r3, r3, #2
 8007f4a:	441a      	add	r2, r3
 8007f4c:	8abb      	ldrh	r3, [r7, #20]
 8007f4e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007f52:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007f56:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007f5a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007f5e:	b29b      	uxth	r3, r3
 8007f60:	8013      	strh	r3, [r2, #0]
 8007f62:	e0a3      	b.n	80080ac <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007f64:	687a      	ldr	r2, [r7, #4]
 8007f66:	683b      	ldr	r3, [r7, #0]
 8007f68:	781b      	ldrb	r3, [r3, #0]
 8007f6a:	009b      	lsls	r3, r3, #2
 8007f6c:	4413      	add	r3, r2
 8007f6e:	881b      	ldrh	r3, [r3, #0]
 8007f70:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8007f72:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8007f74:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d01b      	beq.n	8007fb4 <USB_DeactivateEndpoint+0x2d4>
 8007f7c:	687a      	ldr	r2, [r7, #4]
 8007f7e:	683b      	ldr	r3, [r7, #0]
 8007f80:	781b      	ldrb	r3, [r3, #0]
 8007f82:	009b      	lsls	r3, r3, #2
 8007f84:	4413      	add	r3, r2
 8007f86:	881b      	ldrh	r3, [r3, #0]
 8007f88:	b29b      	uxth	r3, r3
 8007f8a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007f8e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007f92:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8007f94:	687a      	ldr	r2, [r7, #4]
 8007f96:	683b      	ldr	r3, [r7, #0]
 8007f98:	781b      	ldrb	r3, [r3, #0]
 8007f9a:	009b      	lsls	r3, r3, #2
 8007f9c:	441a      	add	r2, r3
 8007f9e:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8007fa0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007fa4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007fa8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007fac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007fb0:	b29b      	uxth	r3, r3
 8007fb2:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007fb4:	687a      	ldr	r2, [r7, #4]
 8007fb6:	683b      	ldr	r3, [r7, #0]
 8007fb8:	781b      	ldrb	r3, [r3, #0]
 8007fba:	009b      	lsls	r3, r3, #2
 8007fbc:	4413      	add	r3, r2
 8007fbe:	881b      	ldrh	r3, [r3, #0]
 8007fc0:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8007fc2:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8007fc4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d01b      	beq.n	8008004 <USB_DeactivateEndpoint+0x324>
 8007fcc:	687a      	ldr	r2, [r7, #4]
 8007fce:	683b      	ldr	r3, [r7, #0]
 8007fd0:	781b      	ldrb	r3, [r3, #0]
 8007fd2:	009b      	lsls	r3, r3, #2
 8007fd4:	4413      	add	r3, r2
 8007fd6:	881b      	ldrh	r3, [r3, #0]
 8007fd8:	b29b      	uxth	r3, r3
 8007fda:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007fde:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007fe2:	853b      	strh	r3, [r7, #40]	@ 0x28
 8007fe4:	687a      	ldr	r2, [r7, #4]
 8007fe6:	683b      	ldr	r3, [r7, #0]
 8007fe8:	781b      	ldrb	r3, [r3, #0]
 8007fea:	009b      	lsls	r3, r3, #2
 8007fec:	441a      	add	r2, r3
 8007fee:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8007ff0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007ff4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007ff8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007ffc:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008000:	b29b      	uxth	r3, r3
 8008002:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8008004:	687a      	ldr	r2, [r7, #4]
 8008006:	683b      	ldr	r3, [r7, #0]
 8008008:	781b      	ldrb	r3, [r3, #0]
 800800a:	009b      	lsls	r3, r3, #2
 800800c:	4413      	add	r3, r2
 800800e:	881b      	ldrh	r3, [r3, #0]
 8008010:	b29b      	uxth	r3, r3
 8008012:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008016:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800801a:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800801c:	687a      	ldr	r2, [r7, #4]
 800801e:	683b      	ldr	r3, [r7, #0]
 8008020:	781b      	ldrb	r3, [r3, #0]
 8008022:	009b      	lsls	r3, r3, #2
 8008024:	441a      	add	r2, r3
 8008026:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008028:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800802c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008030:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008034:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008038:	b29b      	uxth	r3, r3
 800803a:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800803c:	687a      	ldr	r2, [r7, #4]
 800803e:	683b      	ldr	r3, [r7, #0]
 8008040:	781b      	ldrb	r3, [r3, #0]
 8008042:	009b      	lsls	r3, r3, #2
 8008044:	4413      	add	r3, r2
 8008046:	881b      	ldrh	r3, [r3, #0]
 8008048:	b29b      	uxth	r3, r3
 800804a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800804e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008052:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8008054:	687a      	ldr	r2, [r7, #4]
 8008056:	683b      	ldr	r3, [r7, #0]
 8008058:	781b      	ldrb	r3, [r3, #0]
 800805a:	009b      	lsls	r3, r3, #2
 800805c:	441a      	add	r2, r3
 800805e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008060:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008064:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008068:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800806c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008070:	b29b      	uxth	r3, r3
 8008072:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8008074:	687a      	ldr	r2, [r7, #4]
 8008076:	683b      	ldr	r3, [r7, #0]
 8008078:	781b      	ldrb	r3, [r3, #0]
 800807a:	009b      	lsls	r3, r3, #2
 800807c:	4413      	add	r3, r2
 800807e:	881b      	ldrh	r3, [r3, #0]
 8008080:	b29b      	uxth	r3, r3
 8008082:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008086:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800808a:	847b      	strh	r3, [r7, #34]	@ 0x22
 800808c:	687a      	ldr	r2, [r7, #4]
 800808e:	683b      	ldr	r3, [r7, #0]
 8008090:	781b      	ldrb	r3, [r3, #0]
 8008092:	009b      	lsls	r3, r3, #2
 8008094:	441a      	add	r2, r3
 8008096:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8008098:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800809c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80080a0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80080a4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80080a8:	b29b      	uxth	r3, r3
 80080aa:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 80080ac:	2300      	movs	r3, #0
}
 80080ae:	4618      	mov	r0, r3
 80080b0:	3734      	adds	r7, #52	@ 0x34
 80080b2:	46bd      	mov	sp, r7
 80080b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080b8:	4770      	bx	lr

080080ba <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80080ba:	b580      	push	{r7, lr}
 80080bc:	b0ac      	sub	sp, #176	@ 0xb0
 80080be:	af00      	add	r7, sp, #0
 80080c0:	6078      	str	r0, [r7, #4]
 80080c2:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 80080c4:	683b      	ldr	r3, [r7, #0]
 80080c6:	785b      	ldrb	r3, [r3, #1]
 80080c8:	2b01      	cmp	r3, #1
 80080ca:	f040 84ca 	bne.w	8008a62 <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 80080ce:	683b      	ldr	r3, [r7, #0]
 80080d0:	699a      	ldr	r2, [r3, #24]
 80080d2:	683b      	ldr	r3, [r7, #0]
 80080d4:	691b      	ldr	r3, [r3, #16]
 80080d6:	429a      	cmp	r2, r3
 80080d8:	d904      	bls.n	80080e4 <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 80080da:	683b      	ldr	r3, [r7, #0]
 80080dc:	691b      	ldr	r3, [r3, #16]
 80080de:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80080e2:	e003      	b.n	80080ec <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 80080e4:	683b      	ldr	r3, [r7, #0]
 80080e6:	699b      	ldr	r3, [r3, #24]
 80080e8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 80080ec:	683b      	ldr	r3, [r7, #0]
 80080ee:	7b1b      	ldrb	r3, [r3, #12]
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d122      	bne.n	800813a <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 80080f4:	683b      	ldr	r3, [r7, #0]
 80080f6:	6959      	ldr	r1, [r3, #20]
 80080f8:	683b      	ldr	r3, [r7, #0]
 80080fa:	88da      	ldrh	r2, [r3, #6]
 80080fc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008100:	b29b      	uxth	r3, r3
 8008102:	6878      	ldr	r0, [r7, #4]
 8008104:	f000 febd 	bl	8008e82 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	613b      	str	r3, [r7, #16]
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008112:	b29b      	uxth	r3, r3
 8008114:	461a      	mov	r2, r3
 8008116:	693b      	ldr	r3, [r7, #16]
 8008118:	4413      	add	r3, r2
 800811a:	613b      	str	r3, [r7, #16]
 800811c:	683b      	ldr	r3, [r7, #0]
 800811e:	781b      	ldrb	r3, [r3, #0]
 8008120:	00da      	lsls	r2, r3, #3
 8008122:	693b      	ldr	r3, [r7, #16]
 8008124:	4413      	add	r3, r2
 8008126:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800812a:	60fb      	str	r3, [r7, #12]
 800812c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008130:	b29a      	uxth	r2, r3
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	801a      	strh	r2, [r3, #0]
 8008136:	f000 bc6f 	b.w	8008a18 <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800813a:	683b      	ldr	r3, [r7, #0]
 800813c:	78db      	ldrb	r3, [r3, #3]
 800813e:	2b02      	cmp	r3, #2
 8008140:	f040 831e 	bne.w	8008780 <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8008144:	683b      	ldr	r3, [r7, #0]
 8008146:	6a1a      	ldr	r2, [r3, #32]
 8008148:	683b      	ldr	r3, [r7, #0]
 800814a:	691b      	ldr	r3, [r3, #16]
 800814c:	429a      	cmp	r2, r3
 800814e:	f240 82cf 	bls.w	80086f0 <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8008152:	687a      	ldr	r2, [r7, #4]
 8008154:	683b      	ldr	r3, [r7, #0]
 8008156:	781b      	ldrb	r3, [r3, #0]
 8008158:	009b      	lsls	r3, r3, #2
 800815a:	4413      	add	r3, r2
 800815c:	881b      	ldrh	r3, [r3, #0]
 800815e:	b29b      	uxth	r3, r3
 8008160:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008164:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008168:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800816c:	687a      	ldr	r2, [r7, #4]
 800816e:	683b      	ldr	r3, [r7, #0]
 8008170:	781b      	ldrb	r3, [r3, #0]
 8008172:	009b      	lsls	r3, r3, #2
 8008174:	441a      	add	r2, r3
 8008176:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800817a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800817e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008182:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8008186:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800818a:	b29b      	uxth	r3, r3
 800818c:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800818e:	683b      	ldr	r3, [r7, #0]
 8008190:	6a1a      	ldr	r2, [r3, #32]
 8008192:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008196:	1ad2      	subs	r2, r2, r3
 8008198:	683b      	ldr	r3, [r7, #0]
 800819a:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800819c:	687a      	ldr	r2, [r7, #4]
 800819e:	683b      	ldr	r3, [r7, #0]
 80081a0:	781b      	ldrb	r3, [r3, #0]
 80081a2:	009b      	lsls	r3, r3, #2
 80081a4:	4413      	add	r3, r2
 80081a6:	881b      	ldrh	r3, [r3, #0]
 80081a8:	b29b      	uxth	r3, r3
 80081aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	f000 814f 	beq.w	8008452 <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	633b      	str	r3, [r7, #48]	@ 0x30
 80081b8:	683b      	ldr	r3, [r7, #0]
 80081ba:	785b      	ldrb	r3, [r3, #1]
 80081bc:	2b00      	cmp	r3, #0
 80081be:	d16b      	bne.n	8008298 <USB_EPStartXfer+0x1de>
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80081ca:	b29b      	uxth	r3, r3
 80081cc:	461a      	mov	r2, r3
 80081ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081d0:	4413      	add	r3, r2
 80081d2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80081d4:	683b      	ldr	r3, [r7, #0]
 80081d6:	781b      	ldrb	r3, [r3, #0]
 80081d8:	00da      	lsls	r2, r3, #3
 80081da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081dc:	4413      	add	r3, r2
 80081de:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80081e2:	627b      	str	r3, [r7, #36]	@ 0x24
 80081e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081e6:	881b      	ldrh	r3, [r3, #0]
 80081e8:	b29b      	uxth	r3, r3
 80081ea:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80081ee:	b29a      	uxth	r2, r3
 80081f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081f2:	801a      	strh	r2, [r3, #0]
 80081f4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d10a      	bne.n	8008212 <USB_EPStartXfer+0x158>
 80081fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081fe:	881b      	ldrh	r3, [r3, #0]
 8008200:	b29b      	uxth	r3, r3
 8008202:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008206:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800820a:	b29a      	uxth	r2, r3
 800820c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800820e:	801a      	strh	r2, [r3, #0]
 8008210:	e05b      	b.n	80082ca <USB_EPStartXfer+0x210>
 8008212:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008216:	2b3e      	cmp	r3, #62	@ 0x3e
 8008218:	d81c      	bhi.n	8008254 <USB_EPStartXfer+0x19a>
 800821a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800821e:	085b      	lsrs	r3, r3, #1
 8008220:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008224:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008228:	f003 0301 	and.w	r3, r3, #1
 800822c:	2b00      	cmp	r3, #0
 800822e:	d004      	beq.n	800823a <USB_EPStartXfer+0x180>
 8008230:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008234:	3301      	adds	r3, #1
 8008236:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800823a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800823c:	881b      	ldrh	r3, [r3, #0]
 800823e:	b29a      	uxth	r2, r3
 8008240:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008244:	b29b      	uxth	r3, r3
 8008246:	029b      	lsls	r3, r3, #10
 8008248:	b29b      	uxth	r3, r3
 800824a:	4313      	orrs	r3, r2
 800824c:	b29a      	uxth	r2, r3
 800824e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008250:	801a      	strh	r2, [r3, #0]
 8008252:	e03a      	b.n	80082ca <USB_EPStartXfer+0x210>
 8008254:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008258:	095b      	lsrs	r3, r3, #5
 800825a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800825e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008262:	f003 031f 	and.w	r3, r3, #31
 8008266:	2b00      	cmp	r3, #0
 8008268:	d104      	bne.n	8008274 <USB_EPStartXfer+0x1ba>
 800826a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800826e:	3b01      	subs	r3, #1
 8008270:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008274:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008276:	881b      	ldrh	r3, [r3, #0]
 8008278:	b29a      	uxth	r2, r3
 800827a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800827e:	b29b      	uxth	r3, r3
 8008280:	029b      	lsls	r3, r3, #10
 8008282:	b29b      	uxth	r3, r3
 8008284:	4313      	orrs	r3, r2
 8008286:	b29b      	uxth	r3, r3
 8008288:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800828c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008290:	b29a      	uxth	r2, r3
 8008292:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008294:	801a      	strh	r2, [r3, #0]
 8008296:	e018      	b.n	80082ca <USB_EPStartXfer+0x210>
 8008298:	683b      	ldr	r3, [r7, #0]
 800829a:	785b      	ldrb	r3, [r3, #1]
 800829c:	2b01      	cmp	r3, #1
 800829e:	d114      	bne.n	80082ca <USB_EPStartXfer+0x210>
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80082a6:	b29b      	uxth	r3, r3
 80082a8:	461a      	mov	r2, r3
 80082aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082ac:	4413      	add	r3, r2
 80082ae:	633b      	str	r3, [r7, #48]	@ 0x30
 80082b0:	683b      	ldr	r3, [r7, #0]
 80082b2:	781b      	ldrb	r3, [r3, #0]
 80082b4:	00da      	lsls	r2, r3, #3
 80082b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082b8:	4413      	add	r3, r2
 80082ba:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80082be:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80082c0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80082c4:	b29a      	uxth	r2, r3
 80082c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082c8:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 80082ca:	683b      	ldr	r3, [r7, #0]
 80082cc:	895b      	ldrh	r3, [r3, #10]
 80082ce:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80082d2:	683b      	ldr	r3, [r7, #0]
 80082d4:	6959      	ldr	r1, [r3, #20]
 80082d6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80082da:	b29b      	uxth	r3, r3
 80082dc:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80082e0:	6878      	ldr	r0, [r7, #4]
 80082e2:	f000 fdce 	bl	8008e82 <USB_WritePMA>
            ep->xfer_buff += len;
 80082e6:	683b      	ldr	r3, [r7, #0]
 80082e8:	695a      	ldr	r2, [r3, #20]
 80082ea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80082ee:	441a      	add	r2, r3
 80082f0:	683b      	ldr	r3, [r7, #0]
 80082f2:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 80082f4:	683b      	ldr	r3, [r7, #0]
 80082f6:	6a1a      	ldr	r2, [r3, #32]
 80082f8:	683b      	ldr	r3, [r7, #0]
 80082fa:	691b      	ldr	r3, [r3, #16]
 80082fc:	429a      	cmp	r2, r3
 80082fe:	d907      	bls.n	8008310 <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 8008300:	683b      	ldr	r3, [r7, #0]
 8008302:	6a1a      	ldr	r2, [r3, #32]
 8008304:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008308:	1ad2      	subs	r2, r2, r3
 800830a:	683b      	ldr	r3, [r7, #0]
 800830c:	621a      	str	r2, [r3, #32]
 800830e:	e006      	b.n	800831e <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 8008310:	683b      	ldr	r3, [r7, #0]
 8008312:	6a1b      	ldr	r3, [r3, #32]
 8008314:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 8008318:	683b      	ldr	r3, [r7, #0]
 800831a:	2200      	movs	r2, #0
 800831c:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800831e:	683b      	ldr	r3, [r7, #0]
 8008320:	785b      	ldrb	r3, [r3, #1]
 8008322:	2b00      	cmp	r3, #0
 8008324:	d16b      	bne.n	80083fe <USB_EPStartXfer+0x344>
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	61bb      	str	r3, [r7, #24]
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008330:	b29b      	uxth	r3, r3
 8008332:	461a      	mov	r2, r3
 8008334:	69bb      	ldr	r3, [r7, #24]
 8008336:	4413      	add	r3, r2
 8008338:	61bb      	str	r3, [r7, #24]
 800833a:	683b      	ldr	r3, [r7, #0]
 800833c:	781b      	ldrb	r3, [r3, #0]
 800833e:	00da      	lsls	r2, r3, #3
 8008340:	69bb      	ldr	r3, [r7, #24]
 8008342:	4413      	add	r3, r2
 8008344:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008348:	617b      	str	r3, [r7, #20]
 800834a:	697b      	ldr	r3, [r7, #20]
 800834c:	881b      	ldrh	r3, [r3, #0]
 800834e:	b29b      	uxth	r3, r3
 8008350:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008354:	b29a      	uxth	r2, r3
 8008356:	697b      	ldr	r3, [r7, #20]
 8008358:	801a      	strh	r2, [r3, #0]
 800835a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800835e:	2b00      	cmp	r3, #0
 8008360:	d10a      	bne.n	8008378 <USB_EPStartXfer+0x2be>
 8008362:	697b      	ldr	r3, [r7, #20]
 8008364:	881b      	ldrh	r3, [r3, #0]
 8008366:	b29b      	uxth	r3, r3
 8008368:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800836c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008370:	b29a      	uxth	r2, r3
 8008372:	697b      	ldr	r3, [r7, #20]
 8008374:	801a      	strh	r2, [r3, #0]
 8008376:	e05d      	b.n	8008434 <USB_EPStartXfer+0x37a>
 8008378:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800837c:	2b3e      	cmp	r3, #62	@ 0x3e
 800837e:	d81c      	bhi.n	80083ba <USB_EPStartXfer+0x300>
 8008380:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008384:	085b      	lsrs	r3, r3, #1
 8008386:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800838a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800838e:	f003 0301 	and.w	r3, r3, #1
 8008392:	2b00      	cmp	r3, #0
 8008394:	d004      	beq.n	80083a0 <USB_EPStartXfer+0x2e6>
 8008396:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800839a:	3301      	adds	r3, #1
 800839c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80083a0:	697b      	ldr	r3, [r7, #20]
 80083a2:	881b      	ldrh	r3, [r3, #0]
 80083a4:	b29a      	uxth	r2, r3
 80083a6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80083aa:	b29b      	uxth	r3, r3
 80083ac:	029b      	lsls	r3, r3, #10
 80083ae:	b29b      	uxth	r3, r3
 80083b0:	4313      	orrs	r3, r2
 80083b2:	b29a      	uxth	r2, r3
 80083b4:	697b      	ldr	r3, [r7, #20]
 80083b6:	801a      	strh	r2, [r3, #0]
 80083b8:	e03c      	b.n	8008434 <USB_EPStartXfer+0x37a>
 80083ba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80083be:	095b      	lsrs	r3, r3, #5
 80083c0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80083c4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80083c8:	f003 031f 	and.w	r3, r3, #31
 80083cc:	2b00      	cmp	r3, #0
 80083ce:	d104      	bne.n	80083da <USB_EPStartXfer+0x320>
 80083d0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80083d4:	3b01      	subs	r3, #1
 80083d6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80083da:	697b      	ldr	r3, [r7, #20]
 80083dc:	881b      	ldrh	r3, [r3, #0]
 80083de:	b29a      	uxth	r2, r3
 80083e0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80083e4:	b29b      	uxth	r3, r3
 80083e6:	029b      	lsls	r3, r3, #10
 80083e8:	b29b      	uxth	r3, r3
 80083ea:	4313      	orrs	r3, r2
 80083ec:	b29b      	uxth	r3, r3
 80083ee:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80083f2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80083f6:	b29a      	uxth	r2, r3
 80083f8:	697b      	ldr	r3, [r7, #20]
 80083fa:	801a      	strh	r2, [r3, #0]
 80083fc:	e01a      	b.n	8008434 <USB_EPStartXfer+0x37a>
 80083fe:	683b      	ldr	r3, [r7, #0]
 8008400:	785b      	ldrb	r3, [r3, #1]
 8008402:	2b01      	cmp	r3, #1
 8008404:	d116      	bne.n	8008434 <USB_EPStartXfer+0x37a>
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	623b      	str	r3, [r7, #32]
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008410:	b29b      	uxth	r3, r3
 8008412:	461a      	mov	r2, r3
 8008414:	6a3b      	ldr	r3, [r7, #32]
 8008416:	4413      	add	r3, r2
 8008418:	623b      	str	r3, [r7, #32]
 800841a:	683b      	ldr	r3, [r7, #0]
 800841c:	781b      	ldrb	r3, [r3, #0]
 800841e:	00da      	lsls	r2, r3, #3
 8008420:	6a3b      	ldr	r3, [r7, #32]
 8008422:	4413      	add	r3, r2
 8008424:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008428:	61fb      	str	r3, [r7, #28]
 800842a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800842e:	b29a      	uxth	r2, r3
 8008430:	69fb      	ldr	r3, [r7, #28]
 8008432:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8008434:	683b      	ldr	r3, [r7, #0]
 8008436:	891b      	ldrh	r3, [r3, #8]
 8008438:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800843c:	683b      	ldr	r3, [r7, #0]
 800843e:	6959      	ldr	r1, [r3, #20]
 8008440:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008444:	b29b      	uxth	r3, r3
 8008446:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800844a:	6878      	ldr	r0, [r7, #4]
 800844c:	f000 fd19 	bl	8008e82 <USB_WritePMA>
 8008450:	e2e2      	b.n	8008a18 <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8008452:	683b      	ldr	r3, [r7, #0]
 8008454:	785b      	ldrb	r3, [r3, #1]
 8008456:	2b00      	cmp	r3, #0
 8008458:	d16b      	bne.n	8008532 <USB_EPStartXfer+0x478>
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008464:	b29b      	uxth	r3, r3
 8008466:	461a      	mov	r2, r3
 8008468:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800846a:	4413      	add	r3, r2
 800846c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800846e:	683b      	ldr	r3, [r7, #0]
 8008470:	781b      	ldrb	r3, [r3, #0]
 8008472:	00da      	lsls	r2, r3, #3
 8008474:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008476:	4413      	add	r3, r2
 8008478:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800847c:	647b      	str	r3, [r7, #68]	@ 0x44
 800847e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008480:	881b      	ldrh	r3, [r3, #0]
 8008482:	b29b      	uxth	r3, r3
 8008484:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008488:	b29a      	uxth	r2, r3
 800848a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800848c:	801a      	strh	r2, [r3, #0]
 800848e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008492:	2b00      	cmp	r3, #0
 8008494:	d10a      	bne.n	80084ac <USB_EPStartXfer+0x3f2>
 8008496:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008498:	881b      	ldrh	r3, [r3, #0]
 800849a:	b29b      	uxth	r3, r3
 800849c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80084a0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80084a4:	b29a      	uxth	r2, r3
 80084a6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80084a8:	801a      	strh	r2, [r3, #0]
 80084aa:	e05d      	b.n	8008568 <USB_EPStartXfer+0x4ae>
 80084ac:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80084b0:	2b3e      	cmp	r3, #62	@ 0x3e
 80084b2:	d81c      	bhi.n	80084ee <USB_EPStartXfer+0x434>
 80084b4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80084b8:	085b      	lsrs	r3, r3, #1
 80084ba:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80084be:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80084c2:	f003 0301 	and.w	r3, r3, #1
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d004      	beq.n	80084d4 <USB_EPStartXfer+0x41a>
 80084ca:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80084ce:	3301      	adds	r3, #1
 80084d0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80084d4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80084d6:	881b      	ldrh	r3, [r3, #0]
 80084d8:	b29a      	uxth	r2, r3
 80084da:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80084de:	b29b      	uxth	r3, r3
 80084e0:	029b      	lsls	r3, r3, #10
 80084e2:	b29b      	uxth	r3, r3
 80084e4:	4313      	orrs	r3, r2
 80084e6:	b29a      	uxth	r2, r3
 80084e8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80084ea:	801a      	strh	r2, [r3, #0]
 80084ec:	e03c      	b.n	8008568 <USB_EPStartXfer+0x4ae>
 80084ee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80084f2:	095b      	lsrs	r3, r3, #5
 80084f4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80084f8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80084fc:	f003 031f 	and.w	r3, r3, #31
 8008500:	2b00      	cmp	r3, #0
 8008502:	d104      	bne.n	800850e <USB_EPStartXfer+0x454>
 8008504:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008508:	3b01      	subs	r3, #1
 800850a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800850e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008510:	881b      	ldrh	r3, [r3, #0]
 8008512:	b29a      	uxth	r2, r3
 8008514:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008518:	b29b      	uxth	r3, r3
 800851a:	029b      	lsls	r3, r3, #10
 800851c:	b29b      	uxth	r3, r3
 800851e:	4313      	orrs	r3, r2
 8008520:	b29b      	uxth	r3, r3
 8008522:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008526:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800852a:	b29a      	uxth	r2, r3
 800852c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800852e:	801a      	strh	r2, [r3, #0]
 8008530:	e01a      	b.n	8008568 <USB_EPStartXfer+0x4ae>
 8008532:	683b      	ldr	r3, [r7, #0]
 8008534:	785b      	ldrb	r3, [r3, #1]
 8008536:	2b01      	cmp	r3, #1
 8008538:	d116      	bne.n	8008568 <USB_EPStartXfer+0x4ae>
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	653b      	str	r3, [r7, #80]	@ 0x50
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008544:	b29b      	uxth	r3, r3
 8008546:	461a      	mov	r2, r3
 8008548:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800854a:	4413      	add	r3, r2
 800854c:	653b      	str	r3, [r7, #80]	@ 0x50
 800854e:	683b      	ldr	r3, [r7, #0]
 8008550:	781b      	ldrb	r3, [r3, #0]
 8008552:	00da      	lsls	r2, r3, #3
 8008554:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008556:	4413      	add	r3, r2
 8008558:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800855c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800855e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008562:	b29a      	uxth	r2, r3
 8008564:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008566:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8008568:	683b      	ldr	r3, [r7, #0]
 800856a:	891b      	ldrh	r3, [r3, #8]
 800856c:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008570:	683b      	ldr	r3, [r7, #0]
 8008572:	6959      	ldr	r1, [r3, #20]
 8008574:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008578:	b29b      	uxth	r3, r3
 800857a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800857e:	6878      	ldr	r0, [r7, #4]
 8008580:	f000 fc7f 	bl	8008e82 <USB_WritePMA>
            ep->xfer_buff += len;
 8008584:	683b      	ldr	r3, [r7, #0]
 8008586:	695a      	ldr	r2, [r3, #20]
 8008588:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800858c:	441a      	add	r2, r3
 800858e:	683b      	ldr	r3, [r7, #0]
 8008590:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8008592:	683b      	ldr	r3, [r7, #0]
 8008594:	6a1a      	ldr	r2, [r3, #32]
 8008596:	683b      	ldr	r3, [r7, #0]
 8008598:	691b      	ldr	r3, [r3, #16]
 800859a:	429a      	cmp	r2, r3
 800859c:	d907      	bls.n	80085ae <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 800859e:	683b      	ldr	r3, [r7, #0]
 80085a0:	6a1a      	ldr	r2, [r3, #32]
 80085a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80085a6:	1ad2      	subs	r2, r2, r3
 80085a8:	683b      	ldr	r3, [r7, #0]
 80085aa:	621a      	str	r2, [r3, #32]
 80085ac:	e006      	b.n	80085bc <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 80085ae:	683b      	ldr	r3, [r7, #0]
 80085b0:	6a1b      	ldr	r3, [r3, #32]
 80085b2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 80085b6:	683b      	ldr	r3, [r7, #0]
 80085b8:	2200      	movs	r2, #0
 80085ba:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	643b      	str	r3, [r7, #64]	@ 0x40
 80085c0:	683b      	ldr	r3, [r7, #0]
 80085c2:	785b      	ldrb	r3, [r3, #1]
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	d16b      	bne.n	80086a0 <USB_EPStartXfer+0x5e6>
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	63bb      	str	r3, [r7, #56]	@ 0x38
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80085d2:	b29b      	uxth	r3, r3
 80085d4:	461a      	mov	r2, r3
 80085d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085d8:	4413      	add	r3, r2
 80085da:	63bb      	str	r3, [r7, #56]	@ 0x38
 80085dc:	683b      	ldr	r3, [r7, #0]
 80085de:	781b      	ldrb	r3, [r3, #0]
 80085e0:	00da      	lsls	r2, r3, #3
 80085e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085e4:	4413      	add	r3, r2
 80085e6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80085ea:	637b      	str	r3, [r7, #52]	@ 0x34
 80085ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085ee:	881b      	ldrh	r3, [r3, #0]
 80085f0:	b29b      	uxth	r3, r3
 80085f2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80085f6:	b29a      	uxth	r2, r3
 80085f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085fa:	801a      	strh	r2, [r3, #0]
 80085fc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008600:	2b00      	cmp	r3, #0
 8008602:	d10a      	bne.n	800861a <USB_EPStartXfer+0x560>
 8008604:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008606:	881b      	ldrh	r3, [r3, #0]
 8008608:	b29b      	uxth	r3, r3
 800860a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800860e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008612:	b29a      	uxth	r2, r3
 8008614:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008616:	801a      	strh	r2, [r3, #0]
 8008618:	e05b      	b.n	80086d2 <USB_EPStartXfer+0x618>
 800861a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800861e:	2b3e      	cmp	r3, #62	@ 0x3e
 8008620:	d81c      	bhi.n	800865c <USB_EPStartXfer+0x5a2>
 8008622:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008626:	085b      	lsrs	r3, r3, #1
 8008628:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800862c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008630:	f003 0301 	and.w	r3, r3, #1
 8008634:	2b00      	cmp	r3, #0
 8008636:	d004      	beq.n	8008642 <USB_EPStartXfer+0x588>
 8008638:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800863c:	3301      	adds	r3, #1
 800863e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008642:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008644:	881b      	ldrh	r3, [r3, #0]
 8008646:	b29a      	uxth	r2, r3
 8008648:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800864c:	b29b      	uxth	r3, r3
 800864e:	029b      	lsls	r3, r3, #10
 8008650:	b29b      	uxth	r3, r3
 8008652:	4313      	orrs	r3, r2
 8008654:	b29a      	uxth	r2, r3
 8008656:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008658:	801a      	strh	r2, [r3, #0]
 800865a:	e03a      	b.n	80086d2 <USB_EPStartXfer+0x618>
 800865c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008660:	095b      	lsrs	r3, r3, #5
 8008662:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008666:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800866a:	f003 031f 	and.w	r3, r3, #31
 800866e:	2b00      	cmp	r3, #0
 8008670:	d104      	bne.n	800867c <USB_EPStartXfer+0x5c2>
 8008672:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008676:	3b01      	subs	r3, #1
 8008678:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800867c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800867e:	881b      	ldrh	r3, [r3, #0]
 8008680:	b29a      	uxth	r2, r3
 8008682:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008686:	b29b      	uxth	r3, r3
 8008688:	029b      	lsls	r3, r3, #10
 800868a:	b29b      	uxth	r3, r3
 800868c:	4313      	orrs	r3, r2
 800868e:	b29b      	uxth	r3, r3
 8008690:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008694:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008698:	b29a      	uxth	r2, r3
 800869a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800869c:	801a      	strh	r2, [r3, #0]
 800869e:	e018      	b.n	80086d2 <USB_EPStartXfer+0x618>
 80086a0:	683b      	ldr	r3, [r7, #0]
 80086a2:	785b      	ldrb	r3, [r3, #1]
 80086a4:	2b01      	cmp	r3, #1
 80086a6:	d114      	bne.n	80086d2 <USB_EPStartXfer+0x618>
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80086ae:	b29b      	uxth	r3, r3
 80086b0:	461a      	mov	r2, r3
 80086b2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80086b4:	4413      	add	r3, r2
 80086b6:	643b      	str	r3, [r7, #64]	@ 0x40
 80086b8:	683b      	ldr	r3, [r7, #0]
 80086ba:	781b      	ldrb	r3, [r3, #0]
 80086bc:	00da      	lsls	r2, r3, #3
 80086be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80086c0:	4413      	add	r3, r2
 80086c2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80086c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80086c8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80086cc:	b29a      	uxth	r2, r3
 80086ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80086d0:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 80086d2:	683b      	ldr	r3, [r7, #0]
 80086d4:	895b      	ldrh	r3, [r3, #10]
 80086d6:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80086da:	683b      	ldr	r3, [r7, #0]
 80086dc:	6959      	ldr	r1, [r3, #20]
 80086de:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80086e2:	b29b      	uxth	r3, r3
 80086e4:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80086e8:	6878      	ldr	r0, [r7, #4]
 80086ea:	f000 fbca 	bl	8008e82 <USB_WritePMA>
 80086ee:	e193      	b.n	8008a18 <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 80086f0:	683b      	ldr	r3, [r7, #0]
 80086f2:	6a1b      	ldr	r3, [r3, #32]
 80086f4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 80086f8:	687a      	ldr	r2, [r7, #4]
 80086fa:	683b      	ldr	r3, [r7, #0]
 80086fc:	781b      	ldrb	r3, [r3, #0]
 80086fe:	009b      	lsls	r3, r3, #2
 8008700:	4413      	add	r3, r2
 8008702:	881b      	ldrh	r3, [r3, #0]
 8008704:	b29b      	uxth	r3, r3
 8008706:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800870a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800870e:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8008712:	687a      	ldr	r2, [r7, #4]
 8008714:	683b      	ldr	r3, [r7, #0]
 8008716:	781b      	ldrb	r3, [r3, #0]
 8008718:	009b      	lsls	r3, r3, #2
 800871a:	441a      	add	r2, r3
 800871c:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8008720:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008724:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008728:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800872c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008730:	b29b      	uxth	r3, r3
 8008732:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800873e:	b29b      	uxth	r3, r3
 8008740:	461a      	mov	r2, r3
 8008742:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008744:	4413      	add	r3, r2
 8008746:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008748:	683b      	ldr	r3, [r7, #0]
 800874a:	781b      	ldrb	r3, [r3, #0]
 800874c:	00da      	lsls	r2, r3, #3
 800874e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008750:	4413      	add	r3, r2
 8008752:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008756:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008758:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800875c:	b29a      	uxth	r2, r3
 800875e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008760:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8008762:	683b      	ldr	r3, [r7, #0]
 8008764:	891b      	ldrh	r3, [r3, #8]
 8008766:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800876a:	683b      	ldr	r3, [r7, #0]
 800876c:	6959      	ldr	r1, [r3, #20]
 800876e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008772:	b29b      	uxth	r3, r3
 8008774:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8008778:	6878      	ldr	r0, [r7, #4]
 800877a:	f000 fb82 	bl	8008e82 <USB_WritePMA>
 800877e:	e14b      	b.n	8008a18 <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8008780:	683b      	ldr	r3, [r7, #0]
 8008782:	6a1a      	ldr	r2, [r3, #32]
 8008784:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008788:	1ad2      	subs	r2, r2, r3
 800878a:	683b      	ldr	r3, [r7, #0]
 800878c:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800878e:	687a      	ldr	r2, [r7, #4]
 8008790:	683b      	ldr	r3, [r7, #0]
 8008792:	781b      	ldrb	r3, [r3, #0]
 8008794:	009b      	lsls	r3, r3, #2
 8008796:	4413      	add	r3, r2
 8008798:	881b      	ldrh	r3, [r3, #0]
 800879a:	b29b      	uxth	r3, r3
 800879c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	f000 809a 	beq.w	80088da <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	673b      	str	r3, [r7, #112]	@ 0x70
 80087aa:	683b      	ldr	r3, [r7, #0]
 80087ac:	785b      	ldrb	r3, [r3, #1]
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	d16b      	bne.n	800888a <USB_EPStartXfer+0x7d0>
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80087bc:	b29b      	uxth	r3, r3
 80087be:	461a      	mov	r2, r3
 80087c0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80087c2:	4413      	add	r3, r2
 80087c4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80087c6:	683b      	ldr	r3, [r7, #0]
 80087c8:	781b      	ldrb	r3, [r3, #0]
 80087ca:	00da      	lsls	r2, r3, #3
 80087cc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80087ce:	4413      	add	r3, r2
 80087d0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80087d4:	667b      	str	r3, [r7, #100]	@ 0x64
 80087d6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80087d8:	881b      	ldrh	r3, [r3, #0]
 80087da:	b29b      	uxth	r3, r3
 80087dc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80087e0:	b29a      	uxth	r2, r3
 80087e2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80087e4:	801a      	strh	r2, [r3, #0]
 80087e6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d10a      	bne.n	8008804 <USB_EPStartXfer+0x74a>
 80087ee:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80087f0:	881b      	ldrh	r3, [r3, #0]
 80087f2:	b29b      	uxth	r3, r3
 80087f4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80087f8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80087fc:	b29a      	uxth	r2, r3
 80087fe:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008800:	801a      	strh	r2, [r3, #0]
 8008802:	e05b      	b.n	80088bc <USB_EPStartXfer+0x802>
 8008804:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008808:	2b3e      	cmp	r3, #62	@ 0x3e
 800880a:	d81c      	bhi.n	8008846 <USB_EPStartXfer+0x78c>
 800880c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008810:	085b      	lsrs	r3, r3, #1
 8008812:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008816:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800881a:	f003 0301 	and.w	r3, r3, #1
 800881e:	2b00      	cmp	r3, #0
 8008820:	d004      	beq.n	800882c <USB_EPStartXfer+0x772>
 8008822:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008826:	3301      	adds	r3, #1
 8008828:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800882c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800882e:	881b      	ldrh	r3, [r3, #0]
 8008830:	b29a      	uxth	r2, r3
 8008832:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008836:	b29b      	uxth	r3, r3
 8008838:	029b      	lsls	r3, r3, #10
 800883a:	b29b      	uxth	r3, r3
 800883c:	4313      	orrs	r3, r2
 800883e:	b29a      	uxth	r2, r3
 8008840:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008842:	801a      	strh	r2, [r3, #0]
 8008844:	e03a      	b.n	80088bc <USB_EPStartXfer+0x802>
 8008846:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800884a:	095b      	lsrs	r3, r3, #5
 800884c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008850:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008854:	f003 031f 	and.w	r3, r3, #31
 8008858:	2b00      	cmp	r3, #0
 800885a:	d104      	bne.n	8008866 <USB_EPStartXfer+0x7ac>
 800885c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008860:	3b01      	subs	r3, #1
 8008862:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008866:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008868:	881b      	ldrh	r3, [r3, #0]
 800886a:	b29a      	uxth	r2, r3
 800886c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008870:	b29b      	uxth	r3, r3
 8008872:	029b      	lsls	r3, r3, #10
 8008874:	b29b      	uxth	r3, r3
 8008876:	4313      	orrs	r3, r2
 8008878:	b29b      	uxth	r3, r3
 800887a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800887e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008882:	b29a      	uxth	r2, r3
 8008884:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008886:	801a      	strh	r2, [r3, #0]
 8008888:	e018      	b.n	80088bc <USB_EPStartXfer+0x802>
 800888a:	683b      	ldr	r3, [r7, #0]
 800888c:	785b      	ldrb	r3, [r3, #1]
 800888e:	2b01      	cmp	r3, #1
 8008890:	d114      	bne.n	80088bc <USB_EPStartXfer+0x802>
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008898:	b29b      	uxth	r3, r3
 800889a:	461a      	mov	r2, r3
 800889c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800889e:	4413      	add	r3, r2
 80088a0:	673b      	str	r3, [r7, #112]	@ 0x70
 80088a2:	683b      	ldr	r3, [r7, #0]
 80088a4:	781b      	ldrb	r3, [r3, #0]
 80088a6:	00da      	lsls	r2, r3, #3
 80088a8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80088aa:	4413      	add	r3, r2
 80088ac:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80088b0:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80088b2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80088b6:	b29a      	uxth	r2, r3
 80088b8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80088ba:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 80088bc:	683b      	ldr	r3, [r7, #0]
 80088be:	895b      	ldrh	r3, [r3, #10]
 80088c0:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80088c4:	683b      	ldr	r3, [r7, #0]
 80088c6:	6959      	ldr	r1, [r3, #20]
 80088c8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80088cc:	b29b      	uxth	r3, r3
 80088ce:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80088d2:	6878      	ldr	r0, [r7, #4]
 80088d4:	f000 fad5 	bl	8008e82 <USB_WritePMA>
 80088d8:	e09e      	b.n	8008a18 <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80088da:	683b      	ldr	r3, [r7, #0]
 80088dc:	785b      	ldrb	r3, [r3, #1]
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d16b      	bne.n	80089ba <USB_EPStartXfer+0x900>
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80088ec:	b29b      	uxth	r3, r3
 80088ee:	461a      	mov	r2, r3
 80088f0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80088f2:	4413      	add	r3, r2
 80088f4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80088f6:	683b      	ldr	r3, [r7, #0]
 80088f8:	781b      	ldrb	r3, [r3, #0]
 80088fa:	00da      	lsls	r2, r3, #3
 80088fc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80088fe:	4413      	add	r3, r2
 8008900:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008904:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008906:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008908:	881b      	ldrh	r3, [r3, #0]
 800890a:	b29b      	uxth	r3, r3
 800890c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008910:	b29a      	uxth	r2, r3
 8008912:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008914:	801a      	strh	r2, [r3, #0]
 8008916:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800891a:	2b00      	cmp	r3, #0
 800891c:	d10a      	bne.n	8008934 <USB_EPStartXfer+0x87a>
 800891e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008920:	881b      	ldrh	r3, [r3, #0]
 8008922:	b29b      	uxth	r3, r3
 8008924:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008928:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800892c:	b29a      	uxth	r2, r3
 800892e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008930:	801a      	strh	r2, [r3, #0]
 8008932:	e063      	b.n	80089fc <USB_EPStartXfer+0x942>
 8008934:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008938:	2b3e      	cmp	r3, #62	@ 0x3e
 800893a:	d81c      	bhi.n	8008976 <USB_EPStartXfer+0x8bc>
 800893c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008940:	085b      	lsrs	r3, r3, #1
 8008942:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008946:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800894a:	f003 0301 	and.w	r3, r3, #1
 800894e:	2b00      	cmp	r3, #0
 8008950:	d004      	beq.n	800895c <USB_EPStartXfer+0x8a2>
 8008952:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008956:	3301      	adds	r3, #1
 8008958:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800895c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800895e:	881b      	ldrh	r3, [r3, #0]
 8008960:	b29a      	uxth	r2, r3
 8008962:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008966:	b29b      	uxth	r3, r3
 8008968:	029b      	lsls	r3, r3, #10
 800896a:	b29b      	uxth	r3, r3
 800896c:	4313      	orrs	r3, r2
 800896e:	b29a      	uxth	r2, r3
 8008970:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008972:	801a      	strh	r2, [r3, #0]
 8008974:	e042      	b.n	80089fc <USB_EPStartXfer+0x942>
 8008976:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800897a:	095b      	lsrs	r3, r3, #5
 800897c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008980:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008984:	f003 031f 	and.w	r3, r3, #31
 8008988:	2b00      	cmp	r3, #0
 800898a:	d104      	bne.n	8008996 <USB_EPStartXfer+0x8dc>
 800898c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008990:	3b01      	subs	r3, #1
 8008992:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008996:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008998:	881b      	ldrh	r3, [r3, #0]
 800899a:	b29a      	uxth	r2, r3
 800899c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80089a0:	b29b      	uxth	r3, r3
 80089a2:	029b      	lsls	r3, r3, #10
 80089a4:	b29b      	uxth	r3, r3
 80089a6:	4313      	orrs	r3, r2
 80089a8:	b29b      	uxth	r3, r3
 80089aa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80089ae:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80089b2:	b29a      	uxth	r2, r3
 80089b4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80089b6:	801a      	strh	r2, [r3, #0]
 80089b8:	e020      	b.n	80089fc <USB_EPStartXfer+0x942>
 80089ba:	683b      	ldr	r3, [r7, #0]
 80089bc:	785b      	ldrb	r3, [r3, #1]
 80089be:	2b01      	cmp	r3, #1
 80089c0:	d11c      	bne.n	80089fc <USB_EPStartXfer+0x942>
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80089ce:	b29b      	uxth	r3, r3
 80089d0:	461a      	mov	r2, r3
 80089d2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80089d6:	4413      	add	r3, r2
 80089d8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80089dc:	683b      	ldr	r3, [r7, #0]
 80089de:	781b      	ldrb	r3, [r3, #0]
 80089e0:	00da      	lsls	r2, r3, #3
 80089e2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80089e6:	4413      	add	r3, r2
 80089e8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80089ec:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80089f0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80089f4:	b29a      	uxth	r2, r3
 80089f6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80089fa:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 80089fc:	683b      	ldr	r3, [r7, #0]
 80089fe:	891b      	ldrh	r3, [r3, #8]
 8008a00:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008a04:	683b      	ldr	r3, [r7, #0]
 8008a06:	6959      	ldr	r1, [r3, #20]
 8008a08:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008a0c:	b29b      	uxth	r3, r3
 8008a0e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8008a12:	6878      	ldr	r0, [r7, #4]
 8008a14:	f000 fa35 	bl	8008e82 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8008a18:	687a      	ldr	r2, [r7, #4]
 8008a1a:	683b      	ldr	r3, [r7, #0]
 8008a1c:	781b      	ldrb	r3, [r3, #0]
 8008a1e:	009b      	lsls	r3, r3, #2
 8008a20:	4413      	add	r3, r2
 8008a22:	881b      	ldrh	r3, [r3, #0]
 8008a24:	b29b      	uxth	r3, r3
 8008a26:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008a2a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008a2e:	817b      	strh	r3, [r7, #10]
 8008a30:	897b      	ldrh	r3, [r7, #10]
 8008a32:	f083 0310 	eor.w	r3, r3, #16
 8008a36:	817b      	strh	r3, [r7, #10]
 8008a38:	897b      	ldrh	r3, [r7, #10]
 8008a3a:	f083 0320 	eor.w	r3, r3, #32
 8008a3e:	817b      	strh	r3, [r7, #10]
 8008a40:	687a      	ldr	r2, [r7, #4]
 8008a42:	683b      	ldr	r3, [r7, #0]
 8008a44:	781b      	ldrb	r3, [r3, #0]
 8008a46:	009b      	lsls	r3, r3, #2
 8008a48:	441a      	add	r2, r3
 8008a4a:	897b      	ldrh	r3, [r7, #10]
 8008a4c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008a50:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008a54:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008a58:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008a5c:	b29b      	uxth	r3, r3
 8008a5e:	8013      	strh	r3, [r2, #0]
 8008a60:	e0d5      	b.n	8008c0e <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8008a62:	683b      	ldr	r3, [r7, #0]
 8008a64:	7b1b      	ldrb	r3, [r3, #12]
 8008a66:	2b00      	cmp	r3, #0
 8008a68:	d156      	bne.n	8008b18 <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 8008a6a:	683b      	ldr	r3, [r7, #0]
 8008a6c:	699b      	ldr	r3, [r3, #24]
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	d122      	bne.n	8008ab8 <USB_EPStartXfer+0x9fe>
 8008a72:	683b      	ldr	r3, [r7, #0]
 8008a74:	78db      	ldrb	r3, [r3, #3]
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d11e      	bne.n	8008ab8 <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 8008a7a:	687a      	ldr	r2, [r7, #4]
 8008a7c:	683b      	ldr	r3, [r7, #0]
 8008a7e:	781b      	ldrb	r3, [r3, #0]
 8008a80:	009b      	lsls	r3, r3, #2
 8008a82:	4413      	add	r3, r2
 8008a84:	881b      	ldrh	r3, [r3, #0]
 8008a86:	b29b      	uxth	r3, r3
 8008a88:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008a8c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008a90:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 8008a94:	687a      	ldr	r2, [r7, #4]
 8008a96:	683b      	ldr	r3, [r7, #0]
 8008a98:	781b      	ldrb	r3, [r3, #0]
 8008a9a:	009b      	lsls	r3, r3, #2
 8008a9c:	441a      	add	r2, r3
 8008a9e:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8008aa2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008aa6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008aaa:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8008aae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008ab2:	b29b      	uxth	r3, r3
 8008ab4:	8013      	strh	r3, [r2, #0]
 8008ab6:	e01d      	b.n	8008af4 <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 8008ab8:	687a      	ldr	r2, [r7, #4]
 8008aba:	683b      	ldr	r3, [r7, #0]
 8008abc:	781b      	ldrb	r3, [r3, #0]
 8008abe:	009b      	lsls	r3, r3, #2
 8008ac0:	4413      	add	r3, r2
 8008ac2:	881b      	ldrh	r3, [r3, #0]
 8008ac4:	b29b      	uxth	r3, r3
 8008ac6:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8008aca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008ace:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 8008ad2:	687a      	ldr	r2, [r7, #4]
 8008ad4:	683b      	ldr	r3, [r7, #0]
 8008ad6:	781b      	ldrb	r3, [r3, #0]
 8008ad8:	009b      	lsls	r3, r3, #2
 8008ada:	441a      	add	r2, r3
 8008adc:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 8008ae0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008ae4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008ae8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008aec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008af0:	b29b      	uxth	r3, r3
 8008af2:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8008af4:	683b      	ldr	r3, [r7, #0]
 8008af6:	699a      	ldr	r2, [r3, #24]
 8008af8:	683b      	ldr	r3, [r7, #0]
 8008afa:	691b      	ldr	r3, [r3, #16]
 8008afc:	429a      	cmp	r2, r3
 8008afe:	d907      	bls.n	8008b10 <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 8008b00:	683b      	ldr	r3, [r7, #0]
 8008b02:	699a      	ldr	r2, [r3, #24]
 8008b04:	683b      	ldr	r3, [r7, #0]
 8008b06:	691b      	ldr	r3, [r3, #16]
 8008b08:	1ad2      	subs	r2, r2, r3
 8008b0a:	683b      	ldr	r3, [r7, #0]
 8008b0c:	619a      	str	r2, [r3, #24]
 8008b0e:	e054      	b.n	8008bba <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 8008b10:	683b      	ldr	r3, [r7, #0]
 8008b12:	2200      	movs	r2, #0
 8008b14:	619a      	str	r2, [r3, #24]
 8008b16:	e050      	b.n	8008bba <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8008b18:	683b      	ldr	r3, [r7, #0]
 8008b1a:	78db      	ldrb	r3, [r3, #3]
 8008b1c:	2b02      	cmp	r3, #2
 8008b1e:	d142      	bne.n	8008ba6 <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8008b20:	683b      	ldr	r3, [r7, #0]
 8008b22:	69db      	ldr	r3, [r3, #28]
 8008b24:	2b00      	cmp	r3, #0
 8008b26:	d048      	beq.n	8008bba <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8008b28:	687a      	ldr	r2, [r7, #4]
 8008b2a:	683b      	ldr	r3, [r7, #0]
 8008b2c:	781b      	ldrb	r3, [r3, #0]
 8008b2e:	009b      	lsls	r3, r3, #2
 8008b30:	4413      	add	r3, r2
 8008b32:	881b      	ldrh	r3, [r3, #0]
 8008b34:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8008b38:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8008b3c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	d005      	beq.n	8008b50 <USB_EPStartXfer+0xa96>
 8008b44:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8008b48:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b4c:	2b00      	cmp	r3, #0
 8008b4e:	d10b      	bne.n	8008b68 <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8008b50:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8008b54:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d12e      	bne.n	8008bba <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8008b5c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8008b60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b64:	2b00      	cmp	r3, #0
 8008b66:	d128      	bne.n	8008bba <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8008b68:	687a      	ldr	r2, [r7, #4]
 8008b6a:	683b      	ldr	r3, [r7, #0]
 8008b6c:	781b      	ldrb	r3, [r3, #0]
 8008b6e:	009b      	lsls	r3, r3, #2
 8008b70:	4413      	add	r3, r2
 8008b72:	881b      	ldrh	r3, [r3, #0]
 8008b74:	b29b      	uxth	r3, r3
 8008b76:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008b7a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008b7e:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 8008b82:	687a      	ldr	r2, [r7, #4]
 8008b84:	683b      	ldr	r3, [r7, #0]
 8008b86:	781b      	ldrb	r3, [r3, #0]
 8008b88:	009b      	lsls	r3, r3, #2
 8008b8a:	441a      	add	r2, r3
 8008b8c:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 8008b90:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008b94:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008b98:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008b9c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008ba0:	b29b      	uxth	r3, r3
 8008ba2:	8013      	strh	r3, [r2, #0]
 8008ba4:	e009      	b.n	8008bba <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8008ba6:	683b      	ldr	r3, [r7, #0]
 8008ba8:	78db      	ldrb	r3, [r3, #3]
 8008baa:	2b01      	cmp	r3, #1
 8008bac:	d103      	bne.n	8008bb6 <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 8008bae:	683b      	ldr	r3, [r7, #0]
 8008bb0:	2200      	movs	r2, #0
 8008bb2:	619a      	str	r2, [r3, #24]
 8008bb4:	e001      	b.n	8008bba <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 8008bb6:	2301      	movs	r3, #1
 8008bb8:	e02a      	b.n	8008c10 <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8008bba:	687a      	ldr	r2, [r7, #4]
 8008bbc:	683b      	ldr	r3, [r7, #0]
 8008bbe:	781b      	ldrb	r3, [r3, #0]
 8008bc0:	009b      	lsls	r3, r3, #2
 8008bc2:	4413      	add	r3, r2
 8008bc4:	881b      	ldrh	r3, [r3, #0]
 8008bc6:	b29b      	uxth	r3, r3
 8008bc8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008bcc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008bd0:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8008bd4:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8008bd8:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8008bdc:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8008be0:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8008be4:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8008be8:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8008bec:	687a      	ldr	r2, [r7, #4]
 8008bee:	683b      	ldr	r3, [r7, #0]
 8008bf0:	781b      	ldrb	r3, [r3, #0]
 8008bf2:	009b      	lsls	r3, r3, #2
 8008bf4:	441a      	add	r2, r3
 8008bf6:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8008bfa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008bfe:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008c02:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008c06:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008c0a:	b29b      	uxth	r3, r3
 8008c0c:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8008c0e:	2300      	movs	r3, #0
}
 8008c10:	4618      	mov	r0, r3
 8008c12:	37b0      	adds	r7, #176	@ 0xb0
 8008c14:	46bd      	mov	sp, r7
 8008c16:	bd80      	pop	{r7, pc}

08008c18 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8008c18:	b480      	push	{r7}
 8008c1a:	b085      	sub	sp, #20
 8008c1c:	af00      	add	r7, sp, #0
 8008c1e:	6078      	str	r0, [r7, #4]
 8008c20:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8008c22:	683b      	ldr	r3, [r7, #0]
 8008c24:	785b      	ldrb	r3, [r3, #1]
 8008c26:	2b00      	cmp	r3, #0
 8008c28:	d020      	beq.n	8008c6c <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8008c2a:	687a      	ldr	r2, [r7, #4]
 8008c2c:	683b      	ldr	r3, [r7, #0]
 8008c2e:	781b      	ldrb	r3, [r3, #0]
 8008c30:	009b      	lsls	r3, r3, #2
 8008c32:	4413      	add	r3, r2
 8008c34:	881b      	ldrh	r3, [r3, #0]
 8008c36:	b29b      	uxth	r3, r3
 8008c38:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008c3c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008c40:	81bb      	strh	r3, [r7, #12]
 8008c42:	89bb      	ldrh	r3, [r7, #12]
 8008c44:	f083 0310 	eor.w	r3, r3, #16
 8008c48:	81bb      	strh	r3, [r7, #12]
 8008c4a:	687a      	ldr	r2, [r7, #4]
 8008c4c:	683b      	ldr	r3, [r7, #0]
 8008c4e:	781b      	ldrb	r3, [r3, #0]
 8008c50:	009b      	lsls	r3, r3, #2
 8008c52:	441a      	add	r2, r3
 8008c54:	89bb      	ldrh	r3, [r7, #12]
 8008c56:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008c5a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008c5e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008c62:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008c66:	b29b      	uxth	r3, r3
 8008c68:	8013      	strh	r3, [r2, #0]
 8008c6a:	e01f      	b.n	8008cac <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8008c6c:	687a      	ldr	r2, [r7, #4]
 8008c6e:	683b      	ldr	r3, [r7, #0]
 8008c70:	781b      	ldrb	r3, [r3, #0]
 8008c72:	009b      	lsls	r3, r3, #2
 8008c74:	4413      	add	r3, r2
 8008c76:	881b      	ldrh	r3, [r3, #0]
 8008c78:	b29b      	uxth	r3, r3
 8008c7a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008c7e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008c82:	81fb      	strh	r3, [r7, #14]
 8008c84:	89fb      	ldrh	r3, [r7, #14]
 8008c86:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8008c8a:	81fb      	strh	r3, [r7, #14]
 8008c8c:	687a      	ldr	r2, [r7, #4]
 8008c8e:	683b      	ldr	r3, [r7, #0]
 8008c90:	781b      	ldrb	r3, [r3, #0]
 8008c92:	009b      	lsls	r3, r3, #2
 8008c94:	441a      	add	r2, r3
 8008c96:	89fb      	ldrh	r3, [r7, #14]
 8008c98:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008c9c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008ca0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008ca4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008ca8:	b29b      	uxth	r3, r3
 8008caa:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8008cac:	2300      	movs	r3, #0
}
 8008cae:	4618      	mov	r0, r3
 8008cb0:	3714      	adds	r7, #20
 8008cb2:	46bd      	mov	sp, r7
 8008cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cb8:	4770      	bx	lr

08008cba <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8008cba:	b480      	push	{r7}
 8008cbc:	b087      	sub	sp, #28
 8008cbe:	af00      	add	r7, sp, #0
 8008cc0:	6078      	str	r0, [r7, #4]
 8008cc2:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8008cc4:	683b      	ldr	r3, [r7, #0]
 8008cc6:	785b      	ldrb	r3, [r3, #1]
 8008cc8:	2b00      	cmp	r3, #0
 8008cca:	d04c      	beq.n	8008d66 <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008ccc:	687a      	ldr	r2, [r7, #4]
 8008cce:	683b      	ldr	r3, [r7, #0]
 8008cd0:	781b      	ldrb	r3, [r3, #0]
 8008cd2:	009b      	lsls	r3, r3, #2
 8008cd4:	4413      	add	r3, r2
 8008cd6:	881b      	ldrh	r3, [r3, #0]
 8008cd8:	823b      	strh	r3, [r7, #16]
 8008cda:	8a3b      	ldrh	r3, [r7, #16]
 8008cdc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	d01b      	beq.n	8008d1c <USB_EPClearStall+0x62>
 8008ce4:	687a      	ldr	r2, [r7, #4]
 8008ce6:	683b      	ldr	r3, [r7, #0]
 8008ce8:	781b      	ldrb	r3, [r3, #0]
 8008cea:	009b      	lsls	r3, r3, #2
 8008cec:	4413      	add	r3, r2
 8008cee:	881b      	ldrh	r3, [r3, #0]
 8008cf0:	b29b      	uxth	r3, r3
 8008cf2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008cf6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008cfa:	81fb      	strh	r3, [r7, #14]
 8008cfc:	687a      	ldr	r2, [r7, #4]
 8008cfe:	683b      	ldr	r3, [r7, #0]
 8008d00:	781b      	ldrb	r3, [r3, #0]
 8008d02:	009b      	lsls	r3, r3, #2
 8008d04:	441a      	add	r2, r3
 8008d06:	89fb      	ldrh	r3, [r7, #14]
 8008d08:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008d0c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008d10:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008d14:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008d18:	b29b      	uxth	r3, r3
 8008d1a:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 8008d1c:	683b      	ldr	r3, [r7, #0]
 8008d1e:	78db      	ldrb	r3, [r3, #3]
 8008d20:	2b01      	cmp	r3, #1
 8008d22:	d06c      	beq.n	8008dfe <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8008d24:	687a      	ldr	r2, [r7, #4]
 8008d26:	683b      	ldr	r3, [r7, #0]
 8008d28:	781b      	ldrb	r3, [r3, #0]
 8008d2a:	009b      	lsls	r3, r3, #2
 8008d2c:	4413      	add	r3, r2
 8008d2e:	881b      	ldrh	r3, [r3, #0]
 8008d30:	b29b      	uxth	r3, r3
 8008d32:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008d36:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008d3a:	81bb      	strh	r3, [r7, #12]
 8008d3c:	89bb      	ldrh	r3, [r7, #12]
 8008d3e:	f083 0320 	eor.w	r3, r3, #32
 8008d42:	81bb      	strh	r3, [r7, #12]
 8008d44:	687a      	ldr	r2, [r7, #4]
 8008d46:	683b      	ldr	r3, [r7, #0]
 8008d48:	781b      	ldrb	r3, [r3, #0]
 8008d4a:	009b      	lsls	r3, r3, #2
 8008d4c:	441a      	add	r2, r3
 8008d4e:	89bb      	ldrh	r3, [r7, #12]
 8008d50:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008d54:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008d58:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008d5c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008d60:	b29b      	uxth	r3, r3
 8008d62:	8013      	strh	r3, [r2, #0]
 8008d64:	e04b      	b.n	8008dfe <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008d66:	687a      	ldr	r2, [r7, #4]
 8008d68:	683b      	ldr	r3, [r7, #0]
 8008d6a:	781b      	ldrb	r3, [r3, #0]
 8008d6c:	009b      	lsls	r3, r3, #2
 8008d6e:	4413      	add	r3, r2
 8008d70:	881b      	ldrh	r3, [r3, #0]
 8008d72:	82fb      	strh	r3, [r7, #22]
 8008d74:	8afb      	ldrh	r3, [r7, #22]
 8008d76:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008d7a:	2b00      	cmp	r3, #0
 8008d7c:	d01b      	beq.n	8008db6 <USB_EPClearStall+0xfc>
 8008d7e:	687a      	ldr	r2, [r7, #4]
 8008d80:	683b      	ldr	r3, [r7, #0]
 8008d82:	781b      	ldrb	r3, [r3, #0]
 8008d84:	009b      	lsls	r3, r3, #2
 8008d86:	4413      	add	r3, r2
 8008d88:	881b      	ldrh	r3, [r3, #0]
 8008d8a:	b29b      	uxth	r3, r3
 8008d8c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008d90:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008d94:	82bb      	strh	r3, [r7, #20]
 8008d96:	687a      	ldr	r2, [r7, #4]
 8008d98:	683b      	ldr	r3, [r7, #0]
 8008d9a:	781b      	ldrb	r3, [r3, #0]
 8008d9c:	009b      	lsls	r3, r3, #2
 8008d9e:	441a      	add	r2, r3
 8008da0:	8abb      	ldrh	r3, [r7, #20]
 8008da2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008da6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008daa:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008dae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008db2:	b29b      	uxth	r3, r3
 8008db4:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8008db6:	687a      	ldr	r2, [r7, #4]
 8008db8:	683b      	ldr	r3, [r7, #0]
 8008dba:	781b      	ldrb	r3, [r3, #0]
 8008dbc:	009b      	lsls	r3, r3, #2
 8008dbe:	4413      	add	r3, r2
 8008dc0:	881b      	ldrh	r3, [r3, #0]
 8008dc2:	b29b      	uxth	r3, r3
 8008dc4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008dc8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008dcc:	827b      	strh	r3, [r7, #18]
 8008dce:	8a7b      	ldrh	r3, [r7, #18]
 8008dd0:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8008dd4:	827b      	strh	r3, [r7, #18]
 8008dd6:	8a7b      	ldrh	r3, [r7, #18]
 8008dd8:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8008ddc:	827b      	strh	r3, [r7, #18]
 8008dde:	687a      	ldr	r2, [r7, #4]
 8008de0:	683b      	ldr	r3, [r7, #0]
 8008de2:	781b      	ldrb	r3, [r3, #0]
 8008de4:	009b      	lsls	r3, r3, #2
 8008de6:	441a      	add	r2, r3
 8008de8:	8a7b      	ldrh	r3, [r7, #18]
 8008dea:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008dee:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008df2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008df6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008dfa:	b29b      	uxth	r3, r3
 8008dfc:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8008dfe:	2300      	movs	r3, #0
}
 8008e00:	4618      	mov	r0, r3
 8008e02:	371c      	adds	r7, #28
 8008e04:	46bd      	mov	sp, r7
 8008e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e0a:	4770      	bx	lr

08008e0c <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8008e0c:	b480      	push	{r7}
 8008e0e:	b083      	sub	sp, #12
 8008e10:	af00      	add	r7, sp, #0
 8008e12:	6078      	str	r0, [r7, #4]
 8008e14:	460b      	mov	r3, r1
 8008e16:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8008e18:	78fb      	ldrb	r3, [r7, #3]
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	d103      	bne.n	8008e26 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	2280      	movs	r2, #128	@ 0x80
 8008e22:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8008e26:	2300      	movs	r3, #0
}
 8008e28:	4618      	mov	r0, r3
 8008e2a:	370c      	adds	r7, #12
 8008e2c:	46bd      	mov	sp, r7
 8008e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e32:	4770      	bx	lr

08008e34 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8008e34:	b480      	push	{r7}
 8008e36:	b083      	sub	sp, #12
 8008e38:	af00      	add	r7, sp, #0
 8008e3a:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8008e42:	b29b      	uxth	r3, r3
 8008e44:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008e48:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008e4c:	b29a      	uxth	r2, r3
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 8008e54:	2300      	movs	r3, #0
}
 8008e56:	4618      	mov	r0, r3
 8008e58:	370c      	adds	r7, #12
 8008e5a:	46bd      	mov	sp, r7
 8008e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e60:	4770      	bx	lr

08008e62 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 8008e62:	b480      	push	{r7}
 8008e64:	b085      	sub	sp, #20
 8008e66:	af00      	add	r7, sp, #0
 8008e68:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8008e70:	b29b      	uxth	r3, r3
 8008e72:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8008e74:	68fb      	ldr	r3, [r7, #12]
}
 8008e76:	4618      	mov	r0, r3
 8008e78:	3714      	adds	r7, #20
 8008e7a:	46bd      	mov	sp, r7
 8008e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e80:	4770      	bx	lr

08008e82 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8008e82:	b480      	push	{r7}
 8008e84:	b08b      	sub	sp, #44	@ 0x2c
 8008e86:	af00      	add	r7, sp, #0
 8008e88:	60f8      	str	r0, [r7, #12]
 8008e8a:	60b9      	str	r1, [r7, #8]
 8008e8c:	4611      	mov	r1, r2
 8008e8e:	461a      	mov	r2, r3
 8008e90:	460b      	mov	r3, r1
 8008e92:	80fb      	strh	r3, [r7, #6]
 8008e94:	4613      	mov	r3, r2
 8008e96:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8008e98:	88bb      	ldrh	r3, [r7, #4]
 8008e9a:	3301      	adds	r3, #1
 8008e9c:	085b      	lsrs	r3, r3, #1
 8008e9e:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8008ea0:	68fb      	ldr	r3, [r7, #12]
 8008ea2:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8008ea4:	68bb      	ldr	r3, [r7, #8]
 8008ea6:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8008ea8:	88fa      	ldrh	r2, [r7, #6]
 8008eaa:	697b      	ldr	r3, [r7, #20]
 8008eac:	4413      	add	r3, r2
 8008eae:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008eb2:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8008eb4:	69bb      	ldr	r3, [r7, #24]
 8008eb6:	627b      	str	r3, [r7, #36]	@ 0x24
 8008eb8:	e01c      	b.n	8008ef4 <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 8008eba:	69fb      	ldr	r3, [r7, #28]
 8008ebc:	781b      	ldrb	r3, [r3, #0]
 8008ebe:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 8008ec0:	69fb      	ldr	r3, [r7, #28]
 8008ec2:	3301      	adds	r3, #1
 8008ec4:	781b      	ldrb	r3, [r3, #0]
 8008ec6:	b21b      	sxth	r3, r3
 8008ec8:	021b      	lsls	r3, r3, #8
 8008eca:	b21a      	sxth	r2, r3
 8008ecc:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8008ed0:	4313      	orrs	r3, r2
 8008ed2:	b21b      	sxth	r3, r3
 8008ed4:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 8008ed6:	6a3b      	ldr	r3, [r7, #32]
 8008ed8:	8a7a      	ldrh	r2, [r7, #18]
 8008eda:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8008edc:	6a3b      	ldr	r3, [r7, #32]
 8008ede:	3302      	adds	r3, #2
 8008ee0:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 8008ee2:	69fb      	ldr	r3, [r7, #28]
 8008ee4:	3301      	adds	r3, #1
 8008ee6:	61fb      	str	r3, [r7, #28]
    pBuf++;
 8008ee8:	69fb      	ldr	r3, [r7, #28]
 8008eea:	3301      	adds	r3, #1
 8008eec:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8008eee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ef0:	3b01      	subs	r3, #1
 8008ef2:	627b      	str	r3, [r7, #36]	@ 0x24
 8008ef4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	d1df      	bne.n	8008eba <USB_WritePMA+0x38>
  }
}
 8008efa:	bf00      	nop
 8008efc:	bf00      	nop
 8008efe:	372c      	adds	r7, #44	@ 0x2c
 8008f00:	46bd      	mov	sp, r7
 8008f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f06:	4770      	bx	lr

08008f08 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8008f08:	b480      	push	{r7}
 8008f0a:	b08b      	sub	sp, #44	@ 0x2c
 8008f0c:	af00      	add	r7, sp, #0
 8008f0e:	60f8      	str	r0, [r7, #12]
 8008f10:	60b9      	str	r1, [r7, #8]
 8008f12:	4611      	mov	r1, r2
 8008f14:	461a      	mov	r2, r3
 8008f16:	460b      	mov	r3, r1
 8008f18:	80fb      	strh	r3, [r7, #6]
 8008f1a:	4613      	mov	r3, r2
 8008f1c:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8008f1e:	88bb      	ldrh	r3, [r7, #4]
 8008f20:	085b      	lsrs	r3, r3, #1
 8008f22:	b29b      	uxth	r3, r3
 8008f24:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8008f2a:	68bb      	ldr	r3, [r7, #8]
 8008f2c:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8008f2e:	88fa      	ldrh	r2, [r7, #6]
 8008f30:	697b      	ldr	r3, [r7, #20]
 8008f32:	4413      	add	r3, r2
 8008f34:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008f38:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8008f3a:	69bb      	ldr	r3, [r7, #24]
 8008f3c:	627b      	str	r3, [r7, #36]	@ 0x24
 8008f3e:	e018      	b.n	8008f72 <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 8008f40:	6a3b      	ldr	r3, [r7, #32]
 8008f42:	881b      	ldrh	r3, [r3, #0]
 8008f44:	b29b      	uxth	r3, r3
 8008f46:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8008f48:	6a3b      	ldr	r3, [r7, #32]
 8008f4a:	3302      	adds	r3, #2
 8008f4c:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8008f4e:	693b      	ldr	r3, [r7, #16]
 8008f50:	b2da      	uxtb	r2, r3
 8008f52:	69fb      	ldr	r3, [r7, #28]
 8008f54:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8008f56:	69fb      	ldr	r3, [r7, #28]
 8008f58:	3301      	adds	r3, #1
 8008f5a:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 8008f5c:	693b      	ldr	r3, [r7, #16]
 8008f5e:	0a1b      	lsrs	r3, r3, #8
 8008f60:	b2da      	uxtb	r2, r3
 8008f62:	69fb      	ldr	r3, [r7, #28]
 8008f64:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8008f66:	69fb      	ldr	r3, [r7, #28]
 8008f68:	3301      	adds	r3, #1
 8008f6a:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8008f6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f6e:	3b01      	subs	r3, #1
 8008f70:	627b      	str	r3, [r7, #36]	@ 0x24
 8008f72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f74:	2b00      	cmp	r3, #0
 8008f76:	d1e3      	bne.n	8008f40 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 8008f78:	88bb      	ldrh	r3, [r7, #4]
 8008f7a:	f003 0301 	and.w	r3, r3, #1
 8008f7e:	b29b      	uxth	r3, r3
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	d007      	beq.n	8008f94 <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 8008f84:	6a3b      	ldr	r3, [r7, #32]
 8008f86:	881b      	ldrh	r3, [r3, #0]
 8008f88:	b29b      	uxth	r3, r3
 8008f8a:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8008f8c:	693b      	ldr	r3, [r7, #16]
 8008f8e:	b2da      	uxtb	r2, r3
 8008f90:	69fb      	ldr	r3, [r7, #28]
 8008f92:	701a      	strb	r2, [r3, #0]
  }
}
 8008f94:	bf00      	nop
 8008f96:	372c      	adds	r7, #44	@ 0x2c
 8008f98:	46bd      	mov	sp, r7
 8008f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f9e:	4770      	bx	lr

08008fa0 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008fa0:	b580      	push	{r7, lr}
 8008fa2:	b084      	sub	sp, #16
 8008fa4:	af00      	add	r7, sp, #0
 8008fa6:	6078      	str	r0, [r7, #4]
 8008fa8:	460b      	mov	r3, r1
 8008faa:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8008fac:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8008fb0:	f004 ffa2 	bl	800def8 <USBD_static_malloc>
 8008fb4:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8008fb6:	68fb      	ldr	r3, [r7, #12]
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	d105      	bne.n	8008fc8 <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	2200      	movs	r2, #0
 8008fc0:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    return (uint8_t)USBD_EMEM;
 8008fc4:	2302      	movs	r3, #2
 8008fc6:	e066      	b.n	8009096 <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	68fa      	ldr	r2, [r7, #12]
 8008fcc:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	7c1b      	ldrb	r3, [r3, #16]
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	d119      	bne.n	800900c <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8008fd8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008fdc:	2202      	movs	r2, #2
 8008fde:	2181      	movs	r1, #129	@ 0x81
 8008fe0:	6878      	ldr	r0, [r7, #4]
 8008fe2:	f004 fe30 	bl	800dc46 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	2201      	movs	r2, #1
 8008fea:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8008fec:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008ff0:	2202      	movs	r2, #2
 8008ff2:	2101      	movs	r1, #1
 8008ff4:	6878      	ldr	r0, [r7, #4]
 8008ff6:	f004 fe26 	bl	800dc46 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	2201      	movs	r2, #1
 8008ffe:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	2210      	movs	r2, #16
 8009006:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
 800900a:	e016      	b.n	800903a <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800900c:	2340      	movs	r3, #64	@ 0x40
 800900e:	2202      	movs	r2, #2
 8009010:	2181      	movs	r1, #129	@ 0x81
 8009012:	6878      	ldr	r0, [r7, #4]
 8009014:	f004 fe17 	bl	800dc46 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	2201      	movs	r2, #1
 800901c:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800901e:	2340      	movs	r3, #64	@ 0x40
 8009020:	2202      	movs	r2, #2
 8009022:	2101      	movs	r1, #1
 8009024:	6878      	ldr	r0, [r7, #4]
 8009026:	f004 fe0e 	bl	800dc46 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	2201      	movs	r2, #1
 800902e:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	2210      	movs	r2, #16
 8009036:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800903a:	2308      	movs	r3, #8
 800903c:	2203      	movs	r2, #3
 800903e:	2182      	movs	r1, #130	@ 0x82
 8009040:	6878      	ldr	r0, [r7, #4]
 8009042:	f004 fe00 	bl	800dc46 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	2201      	movs	r2, #1
 800904a:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8009058:	68fb      	ldr	r3, [r7, #12]
 800905a:	2200      	movs	r2, #0
 800905c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8009060:	68fb      	ldr	r3, [r7, #12]
 8009062:	2200      	movs	r2, #0
 8009064:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	7c1b      	ldrb	r3, [r3, #16]
 800906c:	2b00      	cmp	r3, #0
 800906e:	d109      	bne.n	8009084 <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8009070:	68fb      	ldr	r3, [r7, #12]
 8009072:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009076:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800907a:	2101      	movs	r1, #1
 800907c:	6878      	ldr	r0, [r7, #4]
 800907e:	f004 fed1 	bl	800de24 <USBD_LL_PrepareReceive>
 8009082:	e007      	b.n	8009094 <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800908a:	2340      	movs	r3, #64	@ 0x40
 800908c:	2101      	movs	r1, #1
 800908e:	6878      	ldr	r0, [r7, #4]
 8009090:	f004 fec8 	bl	800de24 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8009094:	2300      	movs	r3, #0
}
 8009096:	4618      	mov	r0, r3
 8009098:	3710      	adds	r7, #16
 800909a:	46bd      	mov	sp, r7
 800909c:	bd80      	pop	{r7, pc}

0800909e <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800909e:	b580      	push	{r7, lr}
 80090a0:	b082      	sub	sp, #8
 80090a2:	af00      	add	r7, sp, #0
 80090a4:	6078      	str	r0, [r7, #4]
 80090a6:	460b      	mov	r3, r1
 80090a8:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 80090aa:	2181      	movs	r1, #129	@ 0x81
 80090ac:	6878      	ldr	r0, [r7, #4]
 80090ae:	f004 fdf0 	bl	800dc92 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	2200      	movs	r2, #0
 80090b6:	871a      	strh	r2, [r3, #56]	@ 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 80090b8:	2101      	movs	r1, #1
 80090ba:	6878      	ldr	r0, [r7, #4]
 80090bc:	f004 fde9 	bl	800dc92 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	2200      	movs	r2, #0
 80090c4:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 80090c8:	2182      	movs	r1, #130	@ 0x82
 80090ca:	6878      	ldr	r0, [r7, #4]
 80090cc:	f004 fde1 	bl	800dc92 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	2200      	movs	r2, #0
 80090d4:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	2200      	movs	r2, #0
 80090dc:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80090e6:	2b00      	cmp	r3, #0
 80090e8:	d00e      	beq.n	8009108 <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80090f0:	685b      	ldr	r3, [r3, #4]
 80090f2:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80090fa:	4618      	mov	r0, r3
 80090fc:	f004 ff0a 	bl	800df14 <USBD_static_free>
    pdev->pClassData = NULL;
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	2200      	movs	r2, #0
 8009104:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8009108:	2300      	movs	r3, #0
}
 800910a:	4618      	mov	r0, r3
 800910c:	3708      	adds	r7, #8
 800910e:	46bd      	mov	sp, r7
 8009110:	bd80      	pop	{r7, pc}
	...

08009114 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8009114:	b580      	push	{r7, lr}
 8009116:	b086      	sub	sp, #24
 8009118:	af00      	add	r7, sp, #0
 800911a:	6078      	str	r0, [r7, #4]
 800911c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009124:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8009126:	2300      	movs	r3, #0
 8009128:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800912a:	2300      	movs	r3, #0
 800912c:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800912e:	2300      	movs	r3, #0
 8009130:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8009132:	693b      	ldr	r3, [r7, #16]
 8009134:	2b00      	cmp	r3, #0
 8009136:	d101      	bne.n	800913c <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 8009138:	2303      	movs	r3, #3
 800913a:	e0af      	b.n	800929c <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800913c:	683b      	ldr	r3, [r7, #0]
 800913e:	781b      	ldrb	r3, [r3, #0]
 8009140:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009144:	2b00      	cmp	r3, #0
 8009146:	d03f      	beq.n	80091c8 <USBD_CDC_Setup+0xb4>
 8009148:	2b20      	cmp	r3, #32
 800914a:	f040 809f 	bne.w	800928c <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800914e:	683b      	ldr	r3, [r7, #0]
 8009150:	88db      	ldrh	r3, [r3, #6]
 8009152:	2b00      	cmp	r3, #0
 8009154:	d02e      	beq.n	80091b4 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8009156:	683b      	ldr	r3, [r7, #0]
 8009158:	781b      	ldrb	r3, [r3, #0]
 800915a:	b25b      	sxtb	r3, r3
 800915c:	2b00      	cmp	r3, #0
 800915e:	da16      	bge.n	800918e <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009166:	689b      	ldr	r3, [r3, #8]
 8009168:	683a      	ldr	r2, [r7, #0]
 800916a:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 800916c:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800916e:	683a      	ldr	r2, [r7, #0]
 8009170:	88d2      	ldrh	r2, [r2, #6]
 8009172:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8009174:	683b      	ldr	r3, [r7, #0]
 8009176:	88db      	ldrh	r3, [r3, #6]
 8009178:	2b07      	cmp	r3, #7
 800917a:	bf28      	it	cs
 800917c:	2307      	movcs	r3, #7
 800917e:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8009180:	693b      	ldr	r3, [r7, #16]
 8009182:	89fa      	ldrh	r2, [r7, #14]
 8009184:	4619      	mov	r1, r3
 8009186:	6878      	ldr	r0, [r7, #4]
 8009188:	f001 facf 	bl	800a72a <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 800918c:	e085      	b.n	800929a <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 800918e:	683b      	ldr	r3, [r7, #0]
 8009190:	785a      	ldrb	r2, [r3, #1]
 8009192:	693b      	ldr	r3, [r7, #16]
 8009194:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8009198:	683b      	ldr	r3, [r7, #0]
 800919a:	88db      	ldrh	r3, [r3, #6]
 800919c:	b2da      	uxtb	r2, r3
 800919e:	693b      	ldr	r3, [r7, #16]
 80091a0:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 80091a4:	6939      	ldr	r1, [r7, #16]
 80091a6:	683b      	ldr	r3, [r7, #0]
 80091a8:	88db      	ldrh	r3, [r3, #6]
 80091aa:	461a      	mov	r2, r3
 80091ac:	6878      	ldr	r0, [r7, #4]
 80091ae:	f001 fae8 	bl	800a782 <USBD_CtlPrepareRx>
      break;
 80091b2:	e072      	b.n	800929a <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80091ba:	689b      	ldr	r3, [r3, #8]
 80091bc:	683a      	ldr	r2, [r7, #0]
 80091be:	7850      	ldrb	r0, [r2, #1]
 80091c0:	2200      	movs	r2, #0
 80091c2:	6839      	ldr	r1, [r7, #0]
 80091c4:	4798      	blx	r3
      break;
 80091c6:	e068      	b.n	800929a <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80091c8:	683b      	ldr	r3, [r7, #0]
 80091ca:	785b      	ldrb	r3, [r3, #1]
 80091cc:	2b0b      	cmp	r3, #11
 80091ce:	d852      	bhi.n	8009276 <USBD_CDC_Setup+0x162>
 80091d0:	a201      	add	r2, pc, #4	@ (adr r2, 80091d8 <USBD_CDC_Setup+0xc4>)
 80091d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80091d6:	bf00      	nop
 80091d8:	08009209 	.word	0x08009209
 80091dc:	08009285 	.word	0x08009285
 80091e0:	08009277 	.word	0x08009277
 80091e4:	08009277 	.word	0x08009277
 80091e8:	08009277 	.word	0x08009277
 80091ec:	08009277 	.word	0x08009277
 80091f0:	08009277 	.word	0x08009277
 80091f4:	08009277 	.word	0x08009277
 80091f8:	08009277 	.word	0x08009277
 80091fc:	08009277 	.word	0x08009277
 8009200:	08009233 	.word	0x08009233
 8009204:	0800925d 	.word	0x0800925d
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800920e:	b2db      	uxtb	r3, r3
 8009210:	2b03      	cmp	r3, #3
 8009212:	d107      	bne.n	8009224 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8009214:	f107 030a 	add.w	r3, r7, #10
 8009218:	2202      	movs	r2, #2
 800921a:	4619      	mov	r1, r3
 800921c:	6878      	ldr	r0, [r7, #4]
 800921e:	f001 fa84 	bl	800a72a <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009222:	e032      	b.n	800928a <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8009224:	6839      	ldr	r1, [r7, #0]
 8009226:	6878      	ldr	r0, [r7, #4]
 8009228:	f001 fa0e 	bl	800a648 <USBD_CtlError>
            ret = USBD_FAIL;
 800922c:	2303      	movs	r3, #3
 800922e:	75fb      	strb	r3, [r7, #23]
          break;
 8009230:	e02b      	b.n	800928a <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009238:	b2db      	uxtb	r3, r3
 800923a:	2b03      	cmp	r3, #3
 800923c:	d107      	bne.n	800924e <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800923e:	f107 030d 	add.w	r3, r7, #13
 8009242:	2201      	movs	r2, #1
 8009244:	4619      	mov	r1, r3
 8009246:	6878      	ldr	r0, [r7, #4]
 8009248:	f001 fa6f 	bl	800a72a <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800924c:	e01d      	b.n	800928a <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800924e:	6839      	ldr	r1, [r7, #0]
 8009250:	6878      	ldr	r0, [r7, #4]
 8009252:	f001 f9f9 	bl	800a648 <USBD_CtlError>
            ret = USBD_FAIL;
 8009256:	2303      	movs	r3, #3
 8009258:	75fb      	strb	r3, [r7, #23]
          break;
 800925a:	e016      	b.n	800928a <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009262:	b2db      	uxtb	r3, r3
 8009264:	2b03      	cmp	r3, #3
 8009266:	d00f      	beq.n	8009288 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 8009268:	6839      	ldr	r1, [r7, #0]
 800926a:	6878      	ldr	r0, [r7, #4]
 800926c:	f001 f9ec 	bl	800a648 <USBD_CtlError>
            ret = USBD_FAIL;
 8009270:	2303      	movs	r3, #3
 8009272:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8009274:	e008      	b.n	8009288 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8009276:	6839      	ldr	r1, [r7, #0]
 8009278:	6878      	ldr	r0, [r7, #4]
 800927a:	f001 f9e5 	bl	800a648 <USBD_CtlError>
          ret = USBD_FAIL;
 800927e:	2303      	movs	r3, #3
 8009280:	75fb      	strb	r3, [r7, #23]
          break;
 8009282:	e002      	b.n	800928a <USBD_CDC_Setup+0x176>
          break;
 8009284:	bf00      	nop
 8009286:	e008      	b.n	800929a <USBD_CDC_Setup+0x186>
          break;
 8009288:	bf00      	nop
      }
      break;
 800928a:	e006      	b.n	800929a <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 800928c:	6839      	ldr	r1, [r7, #0]
 800928e:	6878      	ldr	r0, [r7, #4]
 8009290:	f001 f9da 	bl	800a648 <USBD_CtlError>
      ret = USBD_FAIL;
 8009294:	2303      	movs	r3, #3
 8009296:	75fb      	strb	r3, [r7, #23]
      break;
 8009298:	bf00      	nop
  }

  return (uint8_t)ret;
 800929a:	7dfb      	ldrb	r3, [r7, #23]
}
 800929c:	4618      	mov	r0, r3
 800929e:	3718      	adds	r7, #24
 80092a0:	46bd      	mov	sp, r7
 80092a2:	bd80      	pop	{r7, pc}

080092a4 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80092a4:	b580      	push	{r7, lr}
 80092a6:	b084      	sub	sp, #16
 80092a8:	af00      	add	r7, sp, #0
 80092aa:	6078      	str	r0, [r7, #4]
 80092ac:	460b      	mov	r3, r1
 80092ae:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80092b6:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d101      	bne.n	80092c6 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80092c2:	2303      	movs	r3, #3
 80092c4:	e04f      	b.n	8009366 <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80092cc:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 80092ce:	78fa      	ldrb	r2, [r7, #3]
 80092d0:	6879      	ldr	r1, [r7, #4]
 80092d2:	4613      	mov	r3, r2
 80092d4:	009b      	lsls	r3, r3, #2
 80092d6:	4413      	add	r3, r2
 80092d8:	009b      	lsls	r3, r3, #2
 80092da:	440b      	add	r3, r1
 80092dc:	3318      	adds	r3, #24
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	d029      	beq.n	8009338 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 80092e4:	78fa      	ldrb	r2, [r7, #3]
 80092e6:	6879      	ldr	r1, [r7, #4]
 80092e8:	4613      	mov	r3, r2
 80092ea:	009b      	lsls	r3, r3, #2
 80092ec:	4413      	add	r3, r2
 80092ee:	009b      	lsls	r3, r3, #2
 80092f0:	440b      	add	r3, r1
 80092f2:	3318      	adds	r3, #24
 80092f4:	681a      	ldr	r2, [r3, #0]
 80092f6:	78f9      	ldrb	r1, [r7, #3]
 80092f8:	68f8      	ldr	r0, [r7, #12]
 80092fa:	460b      	mov	r3, r1
 80092fc:	009b      	lsls	r3, r3, #2
 80092fe:	440b      	add	r3, r1
 8009300:	00db      	lsls	r3, r3, #3
 8009302:	4403      	add	r3, r0
 8009304:	3320      	adds	r3, #32
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	fbb2 f1f3 	udiv	r1, r2, r3
 800930c:	fb01 f303 	mul.w	r3, r1, r3
 8009310:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8009312:	2b00      	cmp	r3, #0
 8009314:	d110      	bne.n	8009338 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 8009316:	78fa      	ldrb	r2, [r7, #3]
 8009318:	6879      	ldr	r1, [r7, #4]
 800931a:	4613      	mov	r3, r2
 800931c:	009b      	lsls	r3, r3, #2
 800931e:	4413      	add	r3, r2
 8009320:	009b      	lsls	r3, r3, #2
 8009322:	440b      	add	r3, r1
 8009324:	3318      	adds	r3, #24
 8009326:	2200      	movs	r2, #0
 8009328:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800932a:	78f9      	ldrb	r1, [r7, #3]
 800932c:	2300      	movs	r3, #0
 800932e:	2200      	movs	r2, #0
 8009330:	6878      	ldr	r0, [r7, #4]
 8009332:	f004 fd56 	bl	800dde2 <USBD_LL_Transmit>
 8009336:	e015      	b.n	8009364 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 8009338:	68bb      	ldr	r3, [r7, #8]
 800933a:	2200      	movs	r2, #0
 800933c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009346:	691b      	ldr	r3, [r3, #16]
 8009348:	2b00      	cmp	r3, #0
 800934a:	d00b      	beq.n	8009364 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009352:	691b      	ldr	r3, [r3, #16]
 8009354:	68ba      	ldr	r2, [r7, #8]
 8009356:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800935a:	68ba      	ldr	r2, [r7, #8]
 800935c:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8009360:	78fa      	ldrb	r2, [r7, #3]
 8009362:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8009364:	2300      	movs	r3, #0
}
 8009366:	4618      	mov	r0, r3
 8009368:	3710      	adds	r7, #16
 800936a:	46bd      	mov	sp, r7
 800936c:	bd80      	pop	{r7, pc}

0800936e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800936e:	b580      	push	{r7, lr}
 8009370:	b084      	sub	sp, #16
 8009372:	af00      	add	r7, sp, #0
 8009374:	6078      	str	r0, [r7, #4]
 8009376:	460b      	mov	r3, r1
 8009378:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009380:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009388:	2b00      	cmp	r3, #0
 800938a:	d101      	bne.n	8009390 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800938c:	2303      	movs	r3, #3
 800938e:	e015      	b.n	80093bc <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8009390:	78fb      	ldrb	r3, [r7, #3]
 8009392:	4619      	mov	r1, r3
 8009394:	6878      	ldr	r0, [r7, #4]
 8009396:	f004 fd66 	bl	800de66 <USBD_LL_GetRxDataSize>
 800939a:	4602      	mov	r2, r0
 800939c:	68fb      	ldr	r3, [r7, #12]
 800939e:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80093a8:	68db      	ldr	r3, [r3, #12]
 80093aa:	68fa      	ldr	r2, [r7, #12]
 80093ac:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 80093b0:	68fa      	ldr	r2, [r7, #12]
 80093b2:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 80093b6:	4611      	mov	r1, r2
 80093b8:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 80093ba:	2300      	movs	r3, #0
}
 80093bc:	4618      	mov	r0, r3
 80093be:	3710      	adds	r7, #16
 80093c0:	46bd      	mov	sp, r7
 80093c2:	bd80      	pop	{r7, pc}

080093c4 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80093c4:	b580      	push	{r7, lr}
 80093c6:	b084      	sub	sp, #16
 80093c8:	af00      	add	r7, sp, #0
 80093ca:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80093d2:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	2b00      	cmp	r3, #0
 80093d8:	d101      	bne.n	80093de <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 80093da:	2303      	movs	r3, #3
 80093dc:	e01a      	b.n	8009414 <USBD_CDC_EP0_RxReady+0x50>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80093e4:	2b00      	cmp	r3, #0
 80093e6:	d014      	beq.n	8009412 <USBD_CDC_EP0_RxReady+0x4e>
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 80093ee:	2bff      	cmp	r3, #255	@ 0xff
 80093f0:	d00f      	beq.n	8009412 <USBD_CDC_EP0_RxReady+0x4e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80093f8:	689b      	ldr	r3, [r3, #8]
 80093fa:	68fa      	ldr	r2, [r7, #12]
 80093fc:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)hcdc->data,
 8009400:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8009402:	68fa      	ldr	r2, [r7, #12]
 8009404:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8009408:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800940a:	68fb      	ldr	r3, [r7, #12]
 800940c:	22ff      	movs	r2, #255	@ 0xff
 800940e:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8009412:	2300      	movs	r3, #0
}
 8009414:	4618      	mov	r0, r3
 8009416:	3710      	adds	r7, #16
 8009418:	46bd      	mov	sp, r7
 800941a:	bd80      	pop	{r7, pc}

0800941c <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800941c:	b480      	push	{r7}
 800941e:	b083      	sub	sp, #12
 8009420:	af00      	add	r7, sp, #0
 8009422:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	2243      	movs	r2, #67	@ 0x43
 8009428:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800942a:	4b03      	ldr	r3, [pc, #12]	@ (8009438 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800942c:	4618      	mov	r0, r3
 800942e:	370c      	adds	r7, #12
 8009430:	46bd      	mov	sp, r7
 8009432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009436:	4770      	bx	lr
 8009438:	20000094 	.word	0x20000094

0800943c <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800943c:	b480      	push	{r7}
 800943e:	b083      	sub	sp, #12
 8009440:	af00      	add	r7, sp, #0
 8009442:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	2243      	movs	r2, #67	@ 0x43
 8009448:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800944a:	4b03      	ldr	r3, [pc, #12]	@ (8009458 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800944c:	4618      	mov	r0, r3
 800944e:	370c      	adds	r7, #12
 8009450:	46bd      	mov	sp, r7
 8009452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009456:	4770      	bx	lr
 8009458:	20000050 	.word	0x20000050

0800945c <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800945c:	b480      	push	{r7}
 800945e:	b083      	sub	sp, #12
 8009460:	af00      	add	r7, sp, #0
 8009462:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	2243      	movs	r2, #67	@ 0x43
 8009468:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800946a:	4b03      	ldr	r3, [pc, #12]	@ (8009478 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800946c:	4618      	mov	r0, r3
 800946e:	370c      	adds	r7, #12
 8009470:	46bd      	mov	sp, r7
 8009472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009476:	4770      	bx	lr
 8009478:	200000d8 	.word	0x200000d8

0800947c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800947c:	b480      	push	{r7}
 800947e:	b083      	sub	sp, #12
 8009480:	af00      	add	r7, sp, #0
 8009482:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	220a      	movs	r2, #10
 8009488:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800948a:	4b03      	ldr	r3, [pc, #12]	@ (8009498 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800948c:	4618      	mov	r0, r3
 800948e:	370c      	adds	r7, #12
 8009490:	46bd      	mov	sp, r7
 8009492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009496:	4770      	bx	lr
 8009498:	2000000c 	.word	0x2000000c

0800949c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800949c:	b480      	push	{r7}
 800949e:	b083      	sub	sp, #12
 80094a0:	af00      	add	r7, sp, #0
 80094a2:	6078      	str	r0, [r7, #4]
 80094a4:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 80094a6:	683b      	ldr	r3, [r7, #0]
 80094a8:	2b00      	cmp	r3, #0
 80094aa:	d101      	bne.n	80094b0 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 80094ac:	2303      	movs	r3, #3
 80094ae:	e004      	b.n	80094ba <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	683a      	ldr	r2, [r7, #0]
 80094b4:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  return (uint8_t)USBD_OK;
 80094b8:	2300      	movs	r3, #0
}
 80094ba:	4618      	mov	r0, r3
 80094bc:	370c      	adds	r7, #12
 80094be:	46bd      	mov	sp, r7
 80094c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094c4:	4770      	bx	lr

080094c6 <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 80094c6:	b480      	push	{r7}
 80094c8:	b087      	sub	sp, #28
 80094ca:	af00      	add	r7, sp, #0
 80094cc:	60f8      	str	r0, [r7, #12]
 80094ce:	60b9      	str	r1, [r7, #8]
 80094d0:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80094d8:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 80094da:	697b      	ldr	r3, [r7, #20]
 80094dc:	2b00      	cmp	r3, #0
 80094de:	d101      	bne.n	80094e4 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 80094e0:	2303      	movs	r3, #3
 80094e2:	e008      	b.n	80094f6 <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 80094e4:	697b      	ldr	r3, [r7, #20]
 80094e6:	68ba      	ldr	r2, [r7, #8]
 80094e8:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 80094ec:	697b      	ldr	r3, [r7, #20]
 80094ee:	687a      	ldr	r2, [r7, #4]
 80094f0:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 80094f4:	2300      	movs	r3, #0
}
 80094f6:	4618      	mov	r0, r3
 80094f8:	371c      	adds	r7, #28
 80094fa:	46bd      	mov	sp, r7
 80094fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009500:	4770      	bx	lr

08009502 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8009502:	b480      	push	{r7}
 8009504:	b085      	sub	sp, #20
 8009506:	af00      	add	r7, sp, #0
 8009508:	6078      	str	r0, [r7, #4]
 800950a:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009512:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8009514:	68fb      	ldr	r3, [r7, #12]
 8009516:	2b00      	cmp	r3, #0
 8009518:	d101      	bne.n	800951e <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 800951a:	2303      	movs	r3, #3
 800951c:	e004      	b.n	8009528 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 800951e:	68fb      	ldr	r3, [r7, #12]
 8009520:	683a      	ldr	r2, [r7, #0]
 8009522:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8009526:	2300      	movs	r3, #0
}
 8009528:	4618      	mov	r0, r3
 800952a:	3714      	adds	r7, #20
 800952c:	46bd      	mov	sp, r7
 800952e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009532:	4770      	bx	lr

08009534 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8009534:	b580      	push	{r7, lr}
 8009536:	b084      	sub	sp, #16
 8009538:	af00      	add	r7, sp, #0
 800953a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009542:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 8009544:	2301      	movs	r3, #1
 8009546:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800954e:	2b00      	cmp	r3, #0
 8009550:	d101      	bne.n	8009556 <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8009552:	2303      	movs	r3, #3
 8009554:	e01a      	b.n	800958c <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 8009556:	68bb      	ldr	r3, [r7, #8]
 8009558:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800955c:	2b00      	cmp	r3, #0
 800955e:	d114      	bne.n	800958a <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8009560:	68bb      	ldr	r3, [r7, #8]
 8009562:	2201      	movs	r2, #1
 8009564:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8009568:	68bb      	ldr	r3, [r7, #8]
 800956a:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 8009572:	68bb      	ldr	r3, [r7, #8]
 8009574:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8009578:	68bb      	ldr	r3, [r7, #8]
 800957a:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800957e:	2181      	movs	r1, #129	@ 0x81
 8009580:	6878      	ldr	r0, [r7, #4]
 8009582:	f004 fc2e 	bl	800dde2 <USBD_LL_Transmit>

    ret = USBD_OK;
 8009586:	2300      	movs	r3, #0
 8009588:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800958a:	7bfb      	ldrb	r3, [r7, #15]
}
 800958c:	4618      	mov	r0, r3
 800958e:	3710      	adds	r7, #16
 8009590:	46bd      	mov	sp, r7
 8009592:	bd80      	pop	{r7, pc}

08009594 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8009594:	b580      	push	{r7, lr}
 8009596:	b084      	sub	sp, #16
 8009598:	af00      	add	r7, sp, #0
 800959a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80095a2:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	d101      	bne.n	80095b2 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 80095ae:	2303      	movs	r3, #3
 80095b0:	e016      	b.n	80095e0 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	7c1b      	ldrb	r3, [r3, #16]
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	d109      	bne.n	80095ce <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80095ba:	68fb      	ldr	r3, [r7, #12]
 80095bc:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80095c0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80095c4:	2101      	movs	r1, #1
 80095c6:	6878      	ldr	r0, [r7, #4]
 80095c8:	f004 fc2c 	bl	800de24 <USBD_LL_PrepareReceive>
 80095cc:	e007      	b.n	80095de <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80095ce:	68fb      	ldr	r3, [r7, #12]
 80095d0:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80095d4:	2340      	movs	r3, #64	@ 0x40
 80095d6:	2101      	movs	r1, #1
 80095d8:	6878      	ldr	r0, [r7, #4]
 80095da:	f004 fc23 	bl	800de24 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80095de:	2300      	movs	r3, #0
}
 80095e0:	4618      	mov	r0, r3
 80095e2:	3710      	adds	r7, #16
 80095e4:	46bd      	mov	sp, r7
 80095e6:	bd80      	pop	{r7, pc}

080095e8 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80095e8:	b580      	push	{r7, lr}
 80095ea:	b086      	sub	sp, #24
 80095ec:	af00      	add	r7, sp, #0
 80095ee:	60f8      	str	r0, [r7, #12]
 80095f0:	60b9      	str	r1, [r7, #8]
 80095f2:	4613      	mov	r3, r2
 80095f4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80095f6:	68fb      	ldr	r3, [r7, #12]
 80095f8:	2b00      	cmp	r3, #0
 80095fa:	d101      	bne.n	8009600 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 80095fc:	2303      	movs	r3, #3
 80095fe:	e01f      	b.n	8009640 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 8009600:	68fb      	ldr	r3, [r7, #12]
 8009602:	2200      	movs	r2, #0
 8009604:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData = NULL;
 8009608:	68fb      	ldr	r3, [r7, #12]
 800960a:	2200      	movs	r2, #0
 800960c:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
  pdev->pConfDesc = NULL;
 8009610:	68fb      	ldr	r3, [r7, #12]
 8009612:	2200      	movs	r2, #0
 8009614:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8009618:	68bb      	ldr	r3, [r7, #8]
 800961a:	2b00      	cmp	r3, #0
 800961c:	d003      	beq.n	8009626 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800961e:	68fb      	ldr	r3, [r7, #12]
 8009620:	68ba      	ldr	r2, [r7, #8]
 8009622:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009626:	68fb      	ldr	r3, [r7, #12]
 8009628:	2201      	movs	r2, #1
 800962a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800962e:	68fb      	ldr	r3, [r7, #12]
 8009630:	79fa      	ldrb	r2, [r7, #7]
 8009632:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8009634:	68f8      	ldr	r0, [r7, #12]
 8009636:	f004 fa8b 	bl	800db50 <USBD_LL_Init>
 800963a:	4603      	mov	r3, r0
 800963c:	75fb      	strb	r3, [r7, #23]

  return ret;
 800963e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009640:	4618      	mov	r0, r3
 8009642:	3718      	adds	r7, #24
 8009644:	46bd      	mov	sp, r7
 8009646:	bd80      	pop	{r7, pc}

08009648 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8009648:	b580      	push	{r7, lr}
 800964a:	b084      	sub	sp, #16
 800964c:	af00      	add	r7, sp, #0
 800964e:	6078      	str	r0, [r7, #4]
 8009650:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8009652:	2300      	movs	r3, #0
 8009654:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8009656:	683b      	ldr	r3, [r7, #0]
 8009658:	2b00      	cmp	r3, #0
 800965a:	d101      	bne.n	8009660 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800965c:	2303      	movs	r3, #3
 800965e:	e016      	b.n	800968e <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	683a      	ldr	r2, [r7, #0]
 8009664:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800966e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009670:	2b00      	cmp	r3, #0
 8009672:	d00b      	beq.n	800968c <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800967a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800967c:	f107 020e 	add.w	r2, r7, #14
 8009680:	4610      	mov	r0, r2
 8009682:	4798      	blx	r3
 8009684:	4602      	mov	r2, r0
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 800968c:	2300      	movs	r3, #0
}
 800968e:	4618      	mov	r0, r3
 8009690:	3710      	adds	r7, #16
 8009692:	46bd      	mov	sp, r7
 8009694:	bd80      	pop	{r7, pc}

08009696 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8009696:	b580      	push	{r7, lr}
 8009698:	b082      	sub	sp, #8
 800969a:	af00      	add	r7, sp, #0
 800969c:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800969e:	6878      	ldr	r0, [r7, #4]
 80096a0:	f004 fab6 	bl	800dc10 <USBD_LL_Start>
 80096a4:	4603      	mov	r3, r0
}
 80096a6:	4618      	mov	r0, r3
 80096a8:	3708      	adds	r7, #8
 80096aa:	46bd      	mov	sp, r7
 80096ac:	bd80      	pop	{r7, pc}

080096ae <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 80096ae:	b480      	push	{r7}
 80096b0:	b083      	sub	sp, #12
 80096b2:	af00      	add	r7, sp, #0
 80096b4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80096b6:	2300      	movs	r3, #0
}
 80096b8:	4618      	mov	r0, r3
 80096ba:	370c      	adds	r7, #12
 80096bc:	46bd      	mov	sp, r7
 80096be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096c2:	4770      	bx	lr

080096c4 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80096c4:	b580      	push	{r7, lr}
 80096c6:	b084      	sub	sp, #16
 80096c8:	af00      	add	r7, sp, #0
 80096ca:	6078      	str	r0, [r7, #4]
 80096cc:	460b      	mov	r3, r1
 80096ce:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 80096d0:	2303      	movs	r3, #3
 80096d2:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80096da:	2b00      	cmp	r3, #0
 80096dc:	d009      	beq.n	80096f2 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80096e4:	681b      	ldr	r3, [r3, #0]
 80096e6:	78fa      	ldrb	r2, [r7, #3]
 80096e8:	4611      	mov	r1, r2
 80096ea:	6878      	ldr	r0, [r7, #4]
 80096ec:	4798      	blx	r3
 80096ee:	4603      	mov	r3, r0
 80096f0:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80096f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80096f4:	4618      	mov	r0, r3
 80096f6:	3710      	adds	r7, #16
 80096f8:	46bd      	mov	sp, r7
 80096fa:	bd80      	pop	{r7, pc}

080096fc <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80096fc:	b580      	push	{r7, lr}
 80096fe:	b082      	sub	sp, #8
 8009700:	af00      	add	r7, sp, #0
 8009702:	6078      	str	r0, [r7, #4]
 8009704:	460b      	mov	r3, r1
 8009706:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800970e:	2b00      	cmp	r3, #0
 8009710:	d007      	beq.n	8009722 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009718:	685b      	ldr	r3, [r3, #4]
 800971a:	78fa      	ldrb	r2, [r7, #3]
 800971c:	4611      	mov	r1, r2
 800971e:	6878      	ldr	r0, [r7, #4]
 8009720:	4798      	blx	r3
  }

  return USBD_OK;
 8009722:	2300      	movs	r3, #0
}
 8009724:	4618      	mov	r0, r3
 8009726:	3708      	adds	r7, #8
 8009728:	46bd      	mov	sp, r7
 800972a:	bd80      	pop	{r7, pc}

0800972c <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800972c:	b580      	push	{r7, lr}
 800972e:	b084      	sub	sp, #16
 8009730:	af00      	add	r7, sp, #0
 8009732:	6078      	str	r0, [r7, #4]
 8009734:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800973c:	6839      	ldr	r1, [r7, #0]
 800973e:	4618      	mov	r0, r3
 8009740:	f000 ff48 	bl	800a5d4 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	2201      	movs	r2, #1
 8009748:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8009752:	461a      	mov	r2, r3
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8009760:	f003 031f 	and.w	r3, r3, #31
 8009764:	2b02      	cmp	r3, #2
 8009766:	d01a      	beq.n	800979e <USBD_LL_SetupStage+0x72>
 8009768:	2b02      	cmp	r3, #2
 800976a:	d822      	bhi.n	80097b2 <USBD_LL_SetupStage+0x86>
 800976c:	2b00      	cmp	r3, #0
 800976e:	d002      	beq.n	8009776 <USBD_LL_SetupStage+0x4a>
 8009770:	2b01      	cmp	r3, #1
 8009772:	d00a      	beq.n	800978a <USBD_LL_SetupStage+0x5e>
 8009774:	e01d      	b.n	80097b2 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800977c:	4619      	mov	r1, r3
 800977e:	6878      	ldr	r0, [r7, #4]
 8009780:	f000 f9f0 	bl	8009b64 <USBD_StdDevReq>
 8009784:	4603      	mov	r3, r0
 8009786:	73fb      	strb	r3, [r7, #15]
      break;
 8009788:	e020      	b.n	80097cc <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8009790:	4619      	mov	r1, r3
 8009792:	6878      	ldr	r0, [r7, #4]
 8009794:	f000 fa54 	bl	8009c40 <USBD_StdItfReq>
 8009798:	4603      	mov	r3, r0
 800979a:	73fb      	strb	r3, [r7, #15]
      break;
 800979c:	e016      	b.n	80097cc <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80097a4:	4619      	mov	r1, r3
 80097a6:	6878      	ldr	r0, [r7, #4]
 80097a8:	f000 fa93 	bl	8009cd2 <USBD_StdEPReq>
 80097ac:	4603      	mov	r3, r0
 80097ae:	73fb      	strb	r3, [r7, #15]
      break;
 80097b0:	e00c      	b.n	80097cc <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80097b8:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80097bc:	b2db      	uxtb	r3, r3
 80097be:	4619      	mov	r1, r3
 80097c0:	6878      	ldr	r0, [r7, #4]
 80097c2:	f004 fa85 	bl	800dcd0 <USBD_LL_StallEP>
 80097c6:	4603      	mov	r3, r0
 80097c8:	73fb      	strb	r3, [r7, #15]
      break;
 80097ca:	bf00      	nop
  }

  return ret;
 80097cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80097ce:	4618      	mov	r0, r3
 80097d0:	3710      	adds	r7, #16
 80097d2:	46bd      	mov	sp, r7
 80097d4:	bd80      	pop	{r7, pc}

080097d6 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80097d6:	b580      	push	{r7, lr}
 80097d8:	b086      	sub	sp, #24
 80097da:	af00      	add	r7, sp, #0
 80097dc:	60f8      	str	r0, [r7, #12]
 80097de:	460b      	mov	r3, r1
 80097e0:	607a      	str	r2, [r7, #4]
 80097e2:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 80097e4:	7afb      	ldrb	r3, [r7, #11]
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	d138      	bne.n	800985c <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 80097ea:	68fb      	ldr	r3, [r7, #12]
 80097ec:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 80097f0:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80097f2:	68fb      	ldr	r3, [r7, #12]
 80097f4:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80097f8:	2b03      	cmp	r3, #3
 80097fa:	d14a      	bne.n	8009892 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 80097fc:	693b      	ldr	r3, [r7, #16]
 80097fe:	689a      	ldr	r2, [r3, #8]
 8009800:	693b      	ldr	r3, [r7, #16]
 8009802:	68db      	ldr	r3, [r3, #12]
 8009804:	429a      	cmp	r2, r3
 8009806:	d913      	bls.n	8009830 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8009808:	693b      	ldr	r3, [r7, #16]
 800980a:	689a      	ldr	r2, [r3, #8]
 800980c:	693b      	ldr	r3, [r7, #16]
 800980e:	68db      	ldr	r3, [r3, #12]
 8009810:	1ad2      	subs	r2, r2, r3
 8009812:	693b      	ldr	r3, [r7, #16]
 8009814:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8009816:	693b      	ldr	r3, [r7, #16]
 8009818:	68da      	ldr	r2, [r3, #12]
 800981a:	693b      	ldr	r3, [r7, #16]
 800981c:	689b      	ldr	r3, [r3, #8]
 800981e:	4293      	cmp	r3, r2
 8009820:	bf28      	it	cs
 8009822:	4613      	movcs	r3, r2
 8009824:	461a      	mov	r2, r3
 8009826:	6879      	ldr	r1, [r7, #4]
 8009828:	68f8      	ldr	r0, [r7, #12]
 800982a:	f000 ffc7 	bl	800a7bc <USBD_CtlContinueRx>
 800982e:	e030      	b.n	8009892 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009830:	68fb      	ldr	r3, [r7, #12]
 8009832:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009836:	b2db      	uxtb	r3, r3
 8009838:	2b03      	cmp	r3, #3
 800983a:	d10b      	bne.n	8009854 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 800983c:	68fb      	ldr	r3, [r7, #12]
 800983e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009842:	691b      	ldr	r3, [r3, #16]
 8009844:	2b00      	cmp	r3, #0
 8009846:	d005      	beq.n	8009854 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 8009848:	68fb      	ldr	r3, [r7, #12]
 800984a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800984e:	691b      	ldr	r3, [r3, #16]
 8009850:	68f8      	ldr	r0, [r7, #12]
 8009852:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8009854:	68f8      	ldr	r0, [r7, #12]
 8009856:	f000 ffc2 	bl	800a7de <USBD_CtlSendStatus>
 800985a:	e01a      	b.n	8009892 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800985c:	68fb      	ldr	r3, [r7, #12]
 800985e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009862:	b2db      	uxtb	r3, r3
 8009864:	2b03      	cmp	r3, #3
 8009866:	d114      	bne.n	8009892 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 8009868:	68fb      	ldr	r3, [r7, #12]
 800986a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800986e:	699b      	ldr	r3, [r3, #24]
 8009870:	2b00      	cmp	r3, #0
 8009872:	d00e      	beq.n	8009892 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 8009874:	68fb      	ldr	r3, [r7, #12]
 8009876:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800987a:	699b      	ldr	r3, [r3, #24]
 800987c:	7afa      	ldrb	r2, [r7, #11]
 800987e:	4611      	mov	r1, r2
 8009880:	68f8      	ldr	r0, [r7, #12]
 8009882:	4798      	blx	r3
 8009884:	4603      	mov	r3, r0
 8009886:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8009888:	7dfb      	ldrb	r3, [r7, #23]
 800988a:	2b00      	cmp	r3, #0
 800988c:	d001      	beq.n	8009892 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 800988e:	7dfb      	ldrb	r3, [r7, #23]
 8009890:	e000      	b.n	8009894 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 8009892:	2300      	movs	r3, #0
}
 8009894:	4618      	mov	r0, r3
 8009896:	3718      	adds	r7, #24
 8009898:	46bd      	mov	sp, r7
 800989a:	bd80      	pop	{r7, pc}

0800989c <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800989c:	b580      	push	{r7, lr}
 800989e:	b086      	sub	sp, #24
 80098a0:	af00      	add	r7, sp, #0
 80098a2:	60f8      	str	r0, [r7, #12]
 80098a4:	460b      	mov	r3, r1
 80098a6:	607a      	str	r2, [r7, #4]
 80098a8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 80098aa:	7afb      	ldrb	r3, [r7, #11]
 80098ac:	2b00      	cmp	r3, #0
 80098ae:	d16b      	bne.n	8009988 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 80098b0:	68fb      	ldr	r3, [r7, #12]
 80098b2:	3314      	adds	r3, #20
 80098b4:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80098b6:	68fb      	ldr	r3, [r7, #12]
 80098b8:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80098bc:	2b02      	cmp	r3, #2
 80098be:	d156      	bne.n	800996e <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 80098c0:	693b      	ldr	r3, [r7, #16]
 80098c2:	689a      	ldr	r2, [r3, #8]
 80098c4:	693b      	ldr	r3, [r7, #16]
 80098c6:	68db      	ldr	r3, [r3, #12]
 80098c8:	429a      	cmp	r2, r3
 80098ca:	d914      	bls.n	80098f6 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80098cc:	693b      	ldr	r3, [r7, #16]
 80098ce:	689a      	ldr	r2, [r3, #8]
 80098d0:	693b      	ldr	r3, [r7, #16]
 80098d2:	68db      	ldr	r3, [r3, #12]
 80098d4:	1ad2      	subs	r2, r2, r3
 80098d6:	693b      	ldr	r3, [r7, #16]
 80098d8:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 80098da:	693b      	ldr	r3, [r7, #16]
 80098dc:	689b      	ldr	r3, [r3, #8]
 80098de:	461a      	mov	r2, r3
 80098e0:	6879      	ldr	r1, [r7, #4]
 80098e2:	68f8      	ldr	r0, [r7, #12]
 80098e4:	f000 ff3c 	bl	800a760 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80098e8:	2300      	movs	r3, #0
 80098ea:	2200      	movs	r2, #0
 80098ec:	2100      	movs	r1, #0
 80098ee:	68f8      	ldr	r0, [r7, #12]
 80098f0:	f004 fa98 	bl	800de24 <USBD_LL_PrepareReceive>
 80098f4:	e03b      	b.n	800996e <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 80098f6:	693b      	ldr	r3, [r7, #16]
 80098f8:	68da      	ldr	r2, [r3, #12]
 80098fa:	693b      	ldr	r3, [r7, #16]
 80098fc:	689b      	ldr	r3, [r3, #8]
 80098fe:	429a      	cmp	r2, r3
 8009900:	d11c      	bne.n	800993c <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8009902:	693b      	ldr	r3, [r7, #16]
 8009904:	685a      	ldr	r2, [r3, #4]
 8009906:	693b      	ldr	r3, [r7, #16]
 8009908:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800990a:	429a      	cmp	r2, r3
 800990c:	d316      	bcc.n	800993c <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800990e:	693b      	ldr	r3, [r7, #16]
 8009910:	685a      	ldr	r2, [r3, #4]
 8009912:	68fb      	ldr	r3, [r7, #12]
 8009914:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8009918:	429a      	cmp	r2, r3
 800991a:	d20f      	bcs.n	800993c <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800991c:	2200      	movs	r2, #0
 800991e:	2100      	movs	r1, #0
 8009920:	68f8      	ldr	r0, [r7, #12]
 8009922:	f000 ff1d 	bl	800a760 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8009926:	68fb      	ldr	r3, [r7, #12]
 8009928:	2200      	movs	r2, #0
 800992a:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800992e:	2300      	movs	r3, #0
 8009930:	2200      	movs	r2, #0
 8009932:	2100      	movs	r1, #0
 8009934:	68f8      	ldr	r0, [r7, #12]
 8009936:	f004 fa75 	bl	800de24 <USBD_LL_PrepareReceive>
 800993a:	e018      	b.n	800996e <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800993c:	68fb      	ldr	r3, [r7, #12]
 800993e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009942:	b2db      	uxtb	r3, r3
 8009944:	2b03      	cmp	r3, #3
 8009946:	d10b      	bne.n	8009960 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 8009948:	68fb      	ldr	r3, [r7, #12]
 800994a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800994e:	68db      	ldr	r3, [r3, #12]
 8009950:	2b00      	cmp	r3, #0
 8009952:	d005      	beq.n	8009960 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 8009954:	68fb      	ldr	r3, [r7, #12]
 8009956:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800995a:	68db      	ldr	r3, [r3, #12]
 800995c:	68f8      	ldr	r0, [r7, #12]
 800995e:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8009960:	2180      	movs	r1, #128	@ 0x80
 8009962:	68f8      	ldr	r0, [r7, #12]
 8009964:	f004 f9b4 	bl	800dcd0 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8009968:	68f8      	ldr	r0, [r7, #12]
 800996a:	f000 ff4b 	bl	800a804 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800996e:	68fb      	ldr	r3, [r7, #12]
 8009970:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8009974:	2b01      	cmp	r3, #1
 8009976:	d122      	bne.n	80099be <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 8009978:	68f8      	ldr	r0, [r7, #12]
 800997a:	f7ff fe98 	bl	80096ae <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800997e:	68fb      	ldr	r3, [r7, #12]
 8009980:	2200      	movs	r2, #0
 8009982:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8009986:	e01a      	b.n	80099be <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009988:	68fb      	ldr	r3, [r7, #12]
 800998a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800998e:	b2db      	uxtb	r3, r3
 8009990:	2b03      	cmp	r3, #3
 8009992:	d114      	bne.n	80099be <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 8009994:	68fb      	ldr	r3, [r7, #12]
 8009996:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800999a:	695b      	ldr	r3, [r3, #20]
 800999c:	2b00      	cmp	r3, #0
 800999e:	d00e      	beq.n	80099be <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 80099a0:	68fb      	ldr	r3, [r7, #12]
 80099a2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80099a6:	695b      	ldr	r3, [r3, #20]
 80099a8:	7afa      	ldrb	r2, [r7, #11]
 80099aa:	4611      	mov	r1, r2
 80099ac:	68f8      	ldr	r0, [r7, #12]
 80099ae:	4798      	blx	r3
 80099b0:	4603      	mov	r3, r0
 80099b2:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 80099b4:	7dfb      	ldrb	r3, [r7, #23]
 80099b6:	2b00      	cmp	r3, #0
 80099b8:	d001      	beq.n	80099be <USBD_LL_DataInStage+0x122>
        {
          return ret;
 80099ba:	7dfb      	ldrb	r3, [r7, #23]
 80099bc:	e000      	b.n	80099c0 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 80099be:	2300      	movs	r3, #0
}
 80099c0:	4618      	mov	r0, r3
 80099c2:	3718      	adds	r7, #24
 80099c4:	46bd      	mov	sp, r7
 80099c6:	bd80      	pop	{r7, pc}

080099c8 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80099c8:	b580      	push	{r7, lr}
 80099ca:	b082      	sub	sp, #8
 80099cc:	af00      	add	r7, sp, #0
 80099ce:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	2201      	movs	r2, #1
 80099d4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	2200      	movs	r2, #0
 80099dc:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	2200      	movs	r2, #0
 80099e4:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	2200      	movs	r2, #0
 80099ea:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClass == NULL)
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80099f4:	2b00      	cmp	r3, #0
 80099f6:	d101      	bne.n	80099fc <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 80099f8:	2303      	movs	r3, #3
 80099fa:	e02f      	b.n	8009a5c <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	d00f      	beq.n	8009a26 <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009a0c:	685b      	ldr	r3, [r3, #4]
 8009a0e:	2b00      	cmp	r3, #0
 8009a10:	d009      	beq.n	8009a26 <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009a18:	685b      	ldr	r3, [r3, #4]
 8009a1a:	687a      	ldr	r2, [r7, #4]
 8009a1c:	6852      	ldr	r2, [r2, #4]
 8009a1e:	b2d2      	uxtb	r2, r2
 8009a20:	4611      	mov	r1, r2
 8009a22:	6878      	ldr	r0, [r7, #4]
 8009a24:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009a26:	2340      	movs	r3, #64	@ 0x40
 8009a28:	2200      	movs	r2, #0
 8009a2a:	2100      	movs	r1, #0
 8009a2c:	6878      	ldr	r0, [r7, #4]
 8009a2e:	f004 f90a 	bl	800dc46 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	2201      	movs	r2, #1
 8009a36:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	2240      	movs	r2, #64	@ 0x40
 8009a3e:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009a42:	2340      	movs	r3, #64	@ 0x40
 8009a44:	2200      	movs	r2, #0
 8009a46:	2180      	movs	r1, #128	@ 0x80
 8009a48:	6878      	ldr	r0, [r7, #4]
 8009a4a:	f004 f8fc 	bl	800dc46 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	2201      	movs	r2, #1
 8009a52:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	2240      	movs	r2, #64	@ 0x40
 8009a58:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 8009a5a:	2300      	movs	r3, #0
}
 8009a5c:	4618      	mov	r0, r3
 8009a5e:	3708      	adds	r7, #8
 8009a60:	46bd      	mov	sp, r7
 8009a62:	bd80      	pop	{r7, pc}

08009a64 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8009a64:	b480      	push	{r7}
 8009a66:	b083      	sub	sp, #12
 8009a68:	af00      	add	r7, sp, #0
 8009a6a:	6078      	str	r0, [r7, #4]
 8009a6c:	460b      	mov	r3, r1
 8009a6e:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	78fa      	ldrb	r2, [r7, #3]
 8009a74:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8009a76:	2300      	movs	r3, #0
}
 8009a78:	4618      	mov	r0, r3
 8009a7a:	370c      	adds	r7, #12
 8009a7c:	46bd      	mov	sp, r7
 8009a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a82:	4770      	bx	lr

08009a84 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8009a84:	b480      	push	{r7}
 8009a86:	b083      	sub	sp, #12
 8009a88:	af00      	add	r7, sp, #0
 8009a8a:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009a92:	b2da      	uxtb	r2, r3
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	2204      	movs	r2, #4
 8009a9e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8009aa2:	2300      	movs	r3, #0
}
 8009aa4:	4618      	mov	r0, r3
 8009aa6:	370c      	adds	r7, #12
 8009aa8:	46bd      	mov	sp, r7
 8009aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aae:	4770      	bx	lr

08009ab0 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8009ab0:	b480      	push	{r7}
 8009ab2:	b083      	sub	sp, #12
 8009ab4:	af00      	add	r7, sp, #0
 8009ab6:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009abe:	b2db      	uxtb	r3, r3
 8009ac0:	2b04      	cmp	r3, #4
 8009ac2:	d106      	bne.n	8009ad2 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8009aca:	b2da      	uxtb	r2, r3
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8009ad2:	2300      	movs	r3, #0
}
 8009ad4:	4618      	mov	r0, r3
 8009ad6:	370c      	adds	r7, #12
 8009ad8:	46bd      	mov	sp, r7
 8009ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ade:	4770      	bx	lr

08009ae0 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8009ae0:	b580      	push	{r7, lr}
 8009ae2:	b082      	sub	sp, #8
 8009ae4:	af00      	add	r7, sp, #0
 8009ae6:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009aee:	2b00      	cmp	r3, #0
 8009af0:	d101      	bne.n	8009af6 <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 8009af2:	2303      	movs	r3, #3
 8009af4:	e012      	b.n	8009b1c <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009afc:	b2db      	uxtb	r3, r3
 8009afe:	2b03      	cmp	r3, #3
 8009b00:	d10b      	bne.n	8009b1a <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009b08:	69db      	ldr	r3, [r3, #28]
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	d005      	beq.n	8009b1a <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009b14:	69db      	ldr	r3, [r3, #28]
 8009b16:	6878      	ldr	r0, [r7, #4]
 8009b18:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009b1a:	2300      	movs	r3, #0
}
 8009b1c:	4618      	mov	r0, r3
 8009b1e:	3708      	adds	r7, #8
 8009b20:	46bd      	mov	sp, r7
 8009b22:	bd80      	pop	{r7, pc}

08009b24 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8009b24:	b480      	push	{r7}
 8009b26:	b087      	sub	sp, #28
 8009b28:	af00      	add	r7, sp, #0
 8009b2a:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8009b30:	697b      	ldr	r3, [r7, #20]
 8009b32:	781b      	ldrb	r3, [r3, #0]
 8009b34:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8009b36:	697b      	ldr	r3, [r7, #20]
 8009b38:	3301      	adds	r3, #1
 8009b3a:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8009b3c:	697b      	ldr	r3, [r7, #20]
 8009b3e:	781b      	ldrb	r3, [r3, #0]
 8009b40:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8009b42:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8009b46:	021b      	lsls	r3, r3, #8
 8009b48:	b21a      	sxth	r2, r3
 8009b4a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8009b4e:	4313      	orrs	r3, r2
 8009b50:	b21b      	sxth	r3, r3
 8009b52:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8009b54:	89fb      	ldrh	r3, [r7, #14]
}
 8009b56:	4618      	mov	r0, r3
 8009b58:	371c      	adds	r7, #28
 8009b5a:	46bd      	mov	sp, r7
 8009b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b60:	4770      	bx	lr
	...

08009b64 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009b64:	b580      	push	{r7, lr}
 8009b66:	b084      	sub	sp, #16
 8009b68:	af00      	add	r7, sp, #0
 8009b6a:	6078      	str	r0, [r7, #4]
 8009b6c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009b6e:	2300      	movs	r3, #0
 8009b70:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009b72:	683b      	ldr	r3, [r7, #0]
 8009b74:	781b      	ldrb	r3, [r3, #0]
 8009b76:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009b7a:	2b40      	cmp	r3, #64	@ 0x40
 8009b7c:	d005      	beq.n	8009b8a <USBD_StdDevReq+0x26>
 8009b7e:	2b40      	cmp	r3, #64	@ 0x40
 8009b80:	d853      	bhi.n	8009c2a <USBD_StdDevReq+0xc6>
 8009b82:	2b00      	cmp	r3, #0
 8009b84:	d00b      	beq.n	8009b9e <USBD_StdDevReq+0x3a>
 8009b86:	2b20      	cmp	r3, #32
 8009b88:	d14f      	bne.n	8009c2a <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009b90:	689b      	ldr	r3, [r3, #8]
 8009b92:	6839      	ldr	r1, [r7, #0]
 8009b94:	6878      	ldr	r0, [r7, #4]
 8009b96:	4798      	blx	r3
 8009b98:	4603      	mov	r3, r0
 8009b9a:	73fb      	strb	r3, [r7, #15]
      break;
 8009b9c:	e04a      	b.n	8009c34 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009b9e:	683b      	ldr	r3, [r7, #0]
 8009ba0:	785b      	ldrb	r3, [r3, #1]
 8009ba2:	2b09      	cmp	r3, #9
 8009ba4:	d83b      	bhi.n	8009c1e <USBD_StdDevReq+0xba>
 8009ba6:	a201      	add	r2, pc, #4	@ (adr r2, 8009bac <USBD_StdDevReq+0x48>)
 8009ba8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009bac:	08009c01 	.word	0x08009c01
 8009bb0:	08009c15 	.word	0x08009c15
 8009bb4:	08009c1f 	.word	0x08009c1f
 8009bb8:	08009c0b 	.word	0x08009c0b
 8009bbc:	08009c1f 	.word	0x08009c1f
 8009bc0:	08009bdf 	.word	0x08009bdf
 8009bc4:	08009bd5 	.word	0x08009bd5
 8009bc8:	08009c1f 	.word	0x08009c1f
 8009bcc:	08009bf7 	.word	0x08009bf7
 8009bd0:	08009be9 	.word	0x08009be9
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8009bd4:	6839      	ldr	r1, [r7, #0]
 8009bd6:	6878      	ldr	r0, [r7, #4]
 8009bd8:	f000 f9de 	bl	8009f98 <USBD_GetDescriptor>
          break;
 8009bdc:	e024      	b.n	8009c28 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8009bde:	6839      	ldr	r1, [r7, #0]
 8009be0:	6878      	ldr	r0, [r7, #4]
 8009be2:	f000 fb6d 	bl	800a2c0 <USBD_SetAddress>
          break;
 8009be6:	e01f      	b.n	8009c28 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8009be8:	6839      	ldr	r1, [r7, #0]
 8009bea:	6878      	ldr	r0, [r7, #4]
 8009bec:	f000 fbac 	bl	800a348 <USBD_SetConfig>
 8009bf0:	4603      	mov	r3, r0
 8009bf2:	73fb      	strb	r3, [r7, #15]
          break;
 8009bf4:	e018      	b.n	8009c28 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8009bf6:	6839      	ldr	r1, [r7, #0]
 8009bf8:	6878      	ldr	r0, [r7, #4]
 8009bfa:	f000 fc4b 	bl	800a494 <USBD_GetConfig>
          break;
 8009bfe:	e013      	b.n	8009c28 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8009c00:	6839      	ldr	r1, [r7, #0]
 8009c02:	6878      	ldr	r0, [r7, #4]
 8009c04:	f000 fc7c 	bl	800a500 <USBD_GetStatus>
          break;
 8009c08:	e00e      	b.n	8009c28 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8009c0a:	6839      	ldr	r1, [r7, #0]
 8009c0c:	6878      	ldr	r0, [r7, #4]
 8009c0e:	f000 fcab 	bl	800a568 <USBD_SetFeature>
          break;
 8009c12:	e009      	b.n	8009c28 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8009c14:	6839      	ldr	r1, [r7, #0]
 8009c16:	6878      	ldr	r0, [r7, #4]
 8009c18:	f000 fcba 	bl	800a590 <USBD_ClrFeature>
          break;
 8009c1c:	e004      	b.n	8009c28 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 8009c1e:	6839      	ldr	r1, [r7, #0]
 8009c20:	6878      	ldr	r0, [r7, #4]
 8009c22:	f000 fd11 	bl	800a648 <USBD_CtlError>
          break;
 8009c26:	bf00      	nop
      }
      break;
 8009c28:	e004      	b.n	8009c34 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 8009c2a:	6839      	ldr	r1, [r7, #0]
 8009c2c:	6878      	ldr	r0, [r7, #4]
 8009c2e:	f000 fd0b 	bl	800a648 <USBD_CtlError>
      break;
 8009c32:	bf00      	nop
  }

  return ret;
 8009c34:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c36:	4618      	mov	r0, r3
 8009c38:	3710      	adds	r7, #16
 8009c3a:	46bd      	mov	sp, r7
 8009c3c:	bd80      	pop	{r7, pc}
 8009c3e:	bf00      	nop

08009c40 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009c40:	b580      	push	{r7, lr}
 8009c42:	b084      	sub	sp, #16
 8009c44:	af00      	add	r7, sp, #0
 8009c46:	6078      	str	r0, [r7, #4]
 8009c48:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009c4a:	2300      	movs	r3, #0
 8009c4c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009c4e:	683b      	ldr	r3, [r7, #0]
 8009c50:	781b      	ldrb	r3, [r3, #0]
 8009c52:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009c56:	2b40      	cmp	r3, #64	@ 0x40
 8009c58:	d005      	beq.n	8009c66 <USBD_StdItfReq+0x26>
 8009c5a:	2b40      	cmp	r3, #64	@ 0x40
 8009c5c:	d82f      	bhi.n	8009cbe <USBD_StdItfReq+0x7e>
 8009c5e:	2b00      	cmp	r3, #0
 8009c60:	d001      	beq.n	8009c66 <USBD_StdItfReq+0x26>
 8009c62:	2b20      	cmp	r3, #32
 8009c64:	d12b      	bne.n	8009cbe <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009c6c:	b2db      	uxtb	r3, r3
 8009c6e:	3b01      	subs	r3, #1
 8009c70:	2b02      	cmp	r3, #2
 8009c72:	d81d      	bhi.n	8009cb0 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8009c74:	683b      	ldr	r3, [r7, #0]
 8009c76:	889b      	ldrh	r3, [r3, #4]
 8009c78:	b2db      	uxtb	r3, r3
 8009c7a:	2b01      	cmp	r3, #1
 8009c7c:	d813      	bhi.n	8009ca6 <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009c84:	689b      	ldr	r3, [r3, #8]
 8009c86:	6839      	ldr	r1, [r7, #0]
 8009c88:	6878      	ldr	r0, [r7, #4]
 8009c8a:	4798      	blx	r3
 8009c8c:	4603      	mov	r3, r0
 8009c8e:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8009c90:	683b      	ldr	r3, [r7, #0]
 8009c92:	88db      	ldrh	r3, [r3, #6]
 8009c94:	2b00      	cmp	r3, #0
 8009c96:	d110      	bne.n	8009cba <USBD_StdItfReq+0x7a>
 8009c98:	7bfb      	ldrb	r3, [r7, #15]
 8009c9a:	2b00      	cmp	r3, #0
 8009c9c:	d10d      	bne.n	8009cba <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 8009c9e:	6878      	ldr	r0, [r7, #4]
 8009ca0:	f000 fd9d 	bl	800a7de <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8009ca4:	e009      	b.n	8009cba <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 8009ca6:	6839      	ldr	r1, [r7, #0]
 8009ca8:	6878      	ldr	r0, [r7, #4]
 8009caa:	f000 fccd 	bl	800a648 <USBD_CtlError>
          break;
 8009cae:	e004      	b.n	8009cba <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 8009cb0:	6839      	ldr	r1, [r7, #0]
 8009cb2:	6878      	ldr	r0, [r7, #4]
 8009cb4:	f000 fcc8 	bl	800a648 <USBD_CtlError>
          break;
 8009cb8:	e000      	b.n	8009cbc <USBD_StdItfReq+0x7c>
          break;
 8009cba:	bf00      	nop
      }
      break;
 8009cbc:	e004      	b.n	8009cc8 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 8009cbe:	6839      	ldr	r1, [r7, #0]
 8009cc0:	6878      	ldr	r0, [r7, #4]
 8009cc2:	f000 fcc1 	bl	800a648 <USBD_CtlError>
      break;
 8009cc6:	bf00      	nop
  }

  return ret;
 8009cc8:	7bfb      	ldrb	r3, [r7, #15]
}
 8009cca:	4618      	mov	r0, r3
 8009ccc:	3710      	adds	r7, #16
 8009cce:	46bd      	mov	sp, r7
 8009cd0:	bd80      	pop	{r7, pc}

08009cd2 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009cd2:	b580      	push	{r7, lr}
 8009cd4:	b084      	sub	sp, #16
 8009cd6:	af00      	add	r7, sp, #0
 8009cd8:	6078      	str	r0, [r7, #4]
 8009cda:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8009cdc:	2300      	movs	r3, #0
 8009cde:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 8009ce0:	683b      	ldr	r3, [r7, #0]
 8009ce2:	889b      	ldrh	r3, [r3, #4]
 8009ce4:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009ce6:	683b      	ldr	r3, [r7, #0]
 8009ce8:	781b      	ldrb	r3, [r3, #0]
 8009cea:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009cee:	2b40      	cmp	r3, #64	@ 0x40
 8009cf0:	d007      	beq.n	8009d02 <USBD_StdEPReq+0x30>
 8009cf2:	2b40      	cmp	r3, #64	@ 0x40
 8009cf4:	f200 8145 	bhi.w	8009f82 <USBD_StdEPReq+0x2b0>
 8009cf8:	2b00      	cmp	r3, #0
 8009cfa:	d00c      	beq.n	8009d16 <USBD_StdEPReq+0x44>
 8009cfc:	2b20      	cmp	r3, #32
 8009cfe:	f040 8140 	bne.w	8009f82 <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009d08:	689b      	ldr	r3, [r3, #8]
 8009d0a:	6839      	ldr	r1, [r7, #0]
 8009d0c:	6878      	ldr	r0, [r7, #4]
 8009d0e:	4798      	blx	r3
 8009d10:	4603      	mov	r3, r0
 8009d12:	73fb      	strb	r3, [r7, #15]
      break;
 8009d14:	e13a      	b.n	8009f8c <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009d16:	683b      	ldr	r3, [r7, #0]
 8009d18:	785b      	ldrb	r3, [r3, #1]
 8009d1a:	2b03      	cmp	r3, #3
 8009d1c:	d007      	beq.n	8009d2e <USBD_StdEPReq+0x5c>
 8009d1e:	2b03      	cmp	r3, #3
 8009d20:	f300 8129 	bgt.w	8009f76 <USBD_StdEPReq+0x2a4>
 8009d24:	2b00      	cmp	r3, #0
 8009d26:	d07f      	beq.n	8009e28 <USBD_StdEPReq+0x156>
 8009d28:	2b01      	cmp	r3, #1
 8009d2a:	d03c      	beq.n	8009da6 <USBD_StdEPReq+0xd4>
 8009d2c:	e123      	b.n	8009f76 <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009d34:	b2db      	uxtb	r3, r3
 8009d36:	2b02      	cmp	r3, #2
 8009d38:	d002      	beq.n	8009d40 <USBD_StdEPReq+0x6e>
 8009d3a:	2b03      	cmp	r3, #3
 8009d3c:	d016      	beq.n	8009d6c <USBD_StdEPReq+0x9a>
 8009d3e:	e02c      	b.n	8009d9a <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009d40:	7bbb      	ldrb	r3, [r7, #14]
 8009d42:	2b00      	cmp	r3, #0
 8009d44:	d00d      	beq.n	8009d62 <USBD_StdEPReq+0x90>
 8009d46:	7bbb      	ldrb	r3, [r7, #14]
 8009d48:	2b80      	cmp	r3, #128	@ 0x80
 8009d4a:	d00a      	beq.n	8009d62 <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8009d4c:	7bbb      	ldrb	r3, [r7, #14]
 8009d4e:	4619      	mov	r1, r3
 8009d50:	6878      	ldr	r0, [r7, #4]
 8009d52:	f003 ffbd 	bl	800dcd0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8009d56:	2180      	movs	r1, #128	@ 0x80
 8009d58:	6878      	ldr	r0, [r7, #4]
 8009d5a:	f003 ffb9 	bl	800dcd0 <USBD_LL_StallEP>
 8009d5e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009d60:	e020      	b.n	8009da4 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 8009d62:	6839      	ldr	r1, [r7, #0]
 8009d64:	6878      	ldr	r0, [r7, #4]
 8009d66:	f000 fc6f 	bl	800a648 <USBD_CtlError>
              break;
 8009d6a:	e01b      	b.n	8009da4 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009d6c:	683b      	ldr	r3, [r7, #0]
 8009d6e:	885b      	ldrh	r3, [r3, #2]
 8009d70:	2b00      	cmp	r3, #0
 8009d72:	d10e      	bne.n	8009d92 <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8009d74:	7bbb      	ldrb	r3, [r7, #14]
 8009d76:	2b00      	cmp	r3, #0
 8009d78:	d00b      	beq.n	8009d92 <USBD_StdEPReq+0xc0>
 8009d7a:	7bbb      	ldrb	r3, [r7, #14]
 8009d7c:	2b80      	cmp	r3, #128	@ 0x80
 8009d7e:	d008      	beq.n	8009d92 <USBD_StdEPReq+0xc0>
 8009d80:	683b      	ldr	r3, [r7, #0]
 8009d82:	88db      	ldrh	r3, [r3, #6]
 8009d84:	2b00      	cmp	r3, #0
 8009d86:	d104      	bne.n	8009d92 <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8009d88:	7bbb      	ldrb	r3, [r7, #14]
 8009d8a:	4619      	mov	r1, r3
 8009d8c:	6878      	ldr	r0, [r7, #4]
 8009d8e:	f003 ff9f 	bl	800dcd0 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8009d92:	6878      	ldr	r0, [r7, #4]
 8009d94:	f000 fd23 	bl	800a7de <USBD_CtlSendStatus>

              break;
 8009d98:	e004      	b.n	8009da4 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 8009d9a:	6839      	ldr	r1, [r7, #0]
 8009d9c:	6878      	ldr	r0, [r7, #4]
 8009d9e:	f000 fc53 	bl	800a648 <USBD_CtlError>
              break;
 8009da2:	bf00      	nop
          }
          break;
 8009da4:	e0ec      	b.n	8009f80 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009dac:	b2db      	uxtb	r3, r3
 8009dae:	2b02      	cmp	r3, #2
 8009db0:	d002      	beq.n	8009db8 <USBD_StdEPReq+0xe6>
 8009db2:	2b03      	cmp	r3, #3
 8009db4:	d016      	beq.n	8009de4 <USBD_StdEPReq+0x112>
 8009db6:	e030      	b.n	8009e1a <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009db8:	7bbb      	ldrb	r3, [r7, #14]
 8009dba:	2b00      	cmp	r3, #0
 8009dbc:	d00d      	beq.n	8009dda <USBD_StdEPReq+0x108>
 8009dbe:	7bbb      	ldrb	r3, [r7, #14]
 8009dc0:	2b80      	cmp	r3, #128	@ 0x80
 8009dc2:	d00a      	beq.n	8009dda <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8009dc4:	7bbb      	ldrb	r3, [r7, #14]
 8009dc6:	4619      	mov	r1, r3
 8009dc8:	6878      	ldr	r0, [r7, #4]
 8009dca:	f003 ff81 	bl	800dcd0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8009dce:	2180      	movs	r1, #128	@ 0x80
 8009dd0:	6878      	ldr	r0, [r7, #4]
 8009dd2:	f003 ff7d 	bl	800dcd0 <USBD_LL_StallEP>
 8009dd6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009dd8:	e025      	b.n	8009e26 <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 8009dda:	6839      	ldr	r1, [r7, #0]
 8009ddc:	6878      	ldr	r0, [r7, #4]
 8009dde:	f000 fc33 	bl	800a648 <USBD_CtlError>
              break;
 8009de2:	e020      	b.n	8009e26 <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009de4:	683b      	ldr	r3, [r7, #0]
 8009de6:	885b      	ldrh	r3, [r3, #2]
 8009de8:	2b00      	cmp	r3, #0
 8009dea:	d11b      	bne.n	8009e24 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8009dec:	7bbb      	ldrb	r3, [r7, #14]
 8009dee:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009df2:	2b00      	cmp	r3, #0
 8009df4:	d004      	beq.n	8009e00 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8009df6:	7bbb      	ldrb	r3, [r7, #14]
 8009df8:	4619      	mov	r1, r3
 8009dfa:	6878      	ldr	r0, [r7, #4]
 8009dfc:	f003 ff87 	bl	800dd0e <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8009e00:	6878      	ldr	r0, [r7, #4]
 8009e02:	f000 fcec 	bl	800a7de <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009e0c:	689b      	ldr	r3, [r3, #8]
 8009e0e:	6839      	ldr	r1, [r7, #0]
 8009e10:	6878      	ldr	r0, [r7, #4]
 8009e12:	4798      	blx	r3
 8009e14:	4603      	mov	r3, r0
 8009e16:	73fb      	strb	r3, [r7, #15]
              }
              break;
 8009e18:	e004      	b.n	8009e24 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 8009e1a:	6839      	ldr	r1, [r7, #0]
 8009e1c:	6878      	ldr	r0, [r7, #4]
 8009e1e:	f000 fc13 	bl	800a648 <USBD_CtlError>
              break;
 8009e22:	e000      	b.n	8009e26 <USBD_StdEPReq+0x154>
              break;
 8009e24:	bf00      	nop
          }
          break;
 8009e26:	e0ab      	b.n	8009f80 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009e2e:	b2db      	uxtb	r3, r3
 8009e30:	2b02      	cmp	r3, #2
 8009e32:	d002      	beq.n	8009e3a <USBD_StdEPReq+0x168>
 8009e34:	2b03      	cmp	r3, #3
 8009e36:	d032      	beq.n	8009e9e <USBD_StdEPReq+0x1cc>
 8009e38:	e097      	b.n	8009f6a <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009e3a:	7bbb      	ldrb	r3, [r7, #14]
 8009e3c:	2b00      	cmp	r3, #0
 8009e3e:	d007      	beq.n	8009e50 <USBD_StdEPReq+0x17e>
 8009e40:	7bbb      	ldrb	r3, [r7, #14]
 8009e42:	2b80      	cmp	r3, #128	@ 0x80
 8009e44:	d004      	beq.n	8009e50 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 8009e46:	6839      	ldr	r1, [r7, #0]
 8009e48:	6878      	ldr	r0, [r7, #4]
 8009e4a:	f000 fbfd 	bl	800a648 <USBD_CtlError>
                break;
 8009e4e:	e091      	b.n	8009f74 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009e50:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009e54:	2b00      	cmp	r3, #0
 8009e56:	da0b      	bge.n	8009e70 <USBD_StdEPReq+0x19e>
 8009e58:	7bbb      	ldrb	r3, [r7, #14]
 8009e5a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009e5e:	4613      	mov	r3, r2
 8009e60:	009b      	lsls	r3, r3, #2
 8009e62:	4413      	add	r3, r2
 8009e64:	009b      	lsls	r3, r3, #2
 8009e66:	3310      	adds	r3, #16
 8009e68:	687a      	ldr	r2, [r7, #4]
 8009e6a:	4413      	add	r3, r2
 8009e6c:	3304      	adds	r3, #4
 8009e6e:	e00b      	b.n	8009e88 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009e70:	7bbb      	ldrb	r3, [r7, #14]
 8009e72:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009e76:	4613      	mov	r3, r2
 8009e78:	009b      	lsls	r3, r3, #2
 8009e7a:	4413      	add	r3, r2
 8009e7c:	009b      	lsls	r3, r3, #2
 8009e7e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009e82:	687a      	ldr	r2, [r7, #4]
 8009e84:	4413      	add	r3, r2
 8009e86:	3304      	adds	r3, #4
 8009e88:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8009e8a:	68bb      	ldr	r3, [r7, #8]
 8009e8c:	2200      	movs	r2, #0
 8009e8e:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8009e90:	68bb      	ldr	r3, [r7, #8]
 8009e92:	2202      	movs	r2, #2
 8009e94:	4619      	mov	r1, r3
 8009e96:	6878      	ldr	r0, [r7, #4]
 8009e98:	f000 fc47 	bl	800a72a <USBD_CtlSendData>
              break;
 8009e9c:	e06a      	b.n	8009f74 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8009e9e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009ea2:	2b00      	cmp	r3, #0
 8009ea4:	da11      	bge.n	8009eca <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8009ea6:	7bbb      	ldrb	r3, [r7, #14]
 8009ea8:	f003 020f 	and.w	r2, r3, #15
 8009eac:	6879      	ldr	r1, [r7, #4]
 8009eae:	4613      	mov	r3, r2
 8009eb0:	009b      	lsls	r3, r3, #2
 8009eb2:	4413      	add	r3, r2
 8009eb4:	009b      	lsls	r3, r3, #2
 8009eb6:	440b      	add	r3, r1
 8009eb8:	3324      	adds	r3, #36	@ 0x24
 8009eba:	881b      	ldrh	r3, [r3, #0]
 8009ebc:	2b00      	cmp	r3, #0
 8009ebe:	d117      	bne.n	8009ef0 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8009ec0:	6839      	ldr	r1, [r7, #0]
 8009ec2:	6878      	ldr	r0, [r7, #4]
 8009ec4:	f000 fbc0 	bl	800a648 <USBD_CtlError>
                  break;
 8009ec8:	e054      	b.n	8009f74 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8009eca:	7bbb      	ldrb	r3, [r7, #14]
 8009ecc:	f003 020f 	and.w	r2, r3, #15
 8009ed0:	6879      	ldr	r1, [r7, #4]
 8009ed2:	4613      	mov	r3, r2
 8009ed4:	009b      	lsls	r3, r3, #2
 8009ed6:	4413      	add	r3, r2
 8009ed8:	009b      	lsls	r3, r3, #2
 8009eda:	440b      	add	r3, r1
 8009edc:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8009ee0:	881b      	ldrh	r3, [r3, #0]
 8009ee2:	2b00      	cmp	r3, #0
 8009ee4:	d104      	bne.n	8009ef0 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8009ee6:	6839      	ldr	r1, [r7, #0]
 8009ee8:	6878      	ldr	r0, [r7, #4]
 8009eea:	f000 fbad 	bl	800a648 <USBD_CtlError>
                  break;
 8009eee:	e041      	b.n	8009f74 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009ef0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009ef4:	2b00      	cmp	r3, #0
 8009ef6:	da0b      	bge.n	8009f10 <USBD_StdEPReq+0x23e>
 8009ef8:	7bbb      	ldrb	r3, [r7, #14]
 8009efa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009efe:	4613      	mov	r3, r2
 8009f00:	009b      	lsls	r3, r3, #2
 8009f02:	4413      	add	r3, r2
 8009f04:	009b      	lsls	r3, r3, #2
 8009f06:	3310      	adds	r3, #16
 8009f08:	687a      	ldr	r2, [r7, #4]
 8009f0a:	4413      	add	r3, r2
 8009f0c:	3304      	adds	r3, #4
 8009f0e:	e00b      	b.n	8009f28 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009f10:	7bbb      	ldrb	r3, [r7, #14]
 8009f12:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009f16:	4613      	mov	r3, r2
 8009f18:	009b      	lsls	r3, r3, #2
 8009f1a:	4413      	add	r3, r2
 8009f1c:	009b      	lsls	r3, r3, #2
 8009f1e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009f22:	687a      	ldr	r2, [r7, #4]
 8009f24:	4413      	add	r3, r2
 8009f26:	3304      	adds	r3, #4
 8009f28:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8009f2a:	7bbb      	ldrb	r3, [r7, #14]
 8009f2c:	2b00      	cmp	r3, #0
 8009f2e:	d002      	beq.n	8009f36 <USBD_StdEPReq+0x264>
 8009f30:	7bbb      	ldrb	r3, [r7, #14]
 8009f32:	2b80      	cmp	r3, #128	@ 0x80
 8009f34:	d103      	bne.n	8009f3e <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 8009f36:	68bb      	ldr	r3, [r7, #8]
 8009f38:	2200      	movs	r2, #0
 8009f3a:	601a      	str	r2, [r3, #0]
 8009f3c:	e00e      	b.n	8009f5c <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8009f3e:	7bbb      	ldrb	r3, [r7, #14]
 8009f40:	4619      	mov	r1, r3
 8009f42:	6878      	ldr	r0, [r7, #4]
 8009f44:	f003 ff02 	bl	800dd4c <USBD_LL_IsStallEP>
 8009f48:	4603      	mov	r3, r0
 8009f4a:	2b00      	cmp	r3, #0
 8009f4c:	d003      	beq.n	8009f56 <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 8009f4e:	68bb      	ldr	r3, [r7, #8]
 8009f50:	2201      	movs	r2, #1
 8009f52:	601a      	str	r2, [r3, #0]
 8009f54:	e002      	b.n	8009f5c <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 8009f56:	68bb      	ldr	r3, [r7, #8]
 8009f58:	2200      	movs	r2, #0
 8009f5a:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8009f5c:	68bb      	ldr	r3, [r7, #8]
 8009f5e:	2202      	movs	r2, #2
 8009f60:	4619      	mov	r1, r3
 8009f62:	6878      	ldr	r0, [r7, #4]
 8009f64:	f000 fbe1 	bl	800a72a <USBD_CtlSendData>
              break;
 8009f68:	e004      	b.n	8009f74 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 8009f6a:	6839      	ldr	r1, [r7, #0]
 8009f6c:	6878      	ldr	r0, [r7, #4]
 8009f6e:	f000 fb6b 	bl	800a648 <USBD_CtlError>
              break;
 8009f72:	bf00      	nop
          }
          break;
 8009f74:	e004      	b.n	8009f80 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 8009f76:	6839      	ldr	r1, [r7, #0]
 8009f78:	6878      	ldr	r0, [r7, #4]
 8009f7a:	f000 fb65 	bl	800a648 <USBD_CtlError>
          break;
 8009f7e:	bf00      	nop
      }
      break;
 8009f80:	e004      	b.n	8009f8c <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 8009f82:	6839      	ldr	r1, [r7, #0]
 8009f84:	6878      	ldr	r0, [r7, #4]
 8009f86:	f000 fb5f 	bl	800a648 <USBD_CtlError>
      break;
 8009f8a:	bf00      	nop
  }

  return ret;
 8009f8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8009f8e:	4618      	mov	r0, r3
 8009f90:	3710      	adds	r7, #16
 8009f92:	46bd      	mov	sp, r7
 8009f94:	bd80      	pop	{r7, pc}
	...

08009f98 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009f98:	b580      	push	{r7, lr}
 8009f9a:	b084      	sub	sp, #16
 8009f9c:	af00      	add	r7, sp, #0
 8009f9e:	6078      	str	r0, [r7, #4]
 8009fa0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8009fa2:	2300      	movs	r3, #0
 8009fa4:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8009fa6:	2300      	movs	r3, #0
 8009fa8:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8009faa:	2300      	movs	r3, #0
 8009fac:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8009fae:	683b      	ldr	r3, [r7, #0]
 8009fb0:	885b      	ldrh	r3, [r3, #2]
 8009fb2:	0a1b      	lsrs	r3, r3, #8
 8009fb4:	b29b      	uxth	r3, r3
 8009fb6:	3b01      	subs	r3, #1
 8009fb8:	2b0e      	cmp	r3, #14
 8009fba:	f200 8152 	bhi.w	800a262 <USBD_GetDescriptor+0x2ca>
 8009fbe:	a201      	add	r2, pc, #4	@ (adr r2, 8009fc4 <USBD_GetDescriptor+0x2c>)
 8009fc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009fc4:	0800a035 	.word	0x0800a035
 8009fc8:	0800a04d 	.word	0x0800a04d
 8009fcc:	0800a08d 	.word	0x0800a08d
 8009fd0:	0800a263 	.word	0x0800a263
 8009fd4:	0800a263 	.word	0x0800a263
 8009fd8:	0800a203 	.word	0x0800a203
 8009fdc:	0800a22f 	.word	0x0800a22f
 8009fe0:	0800a263 	.word	0x0800a263
 8009fe4:	0800a263 	.word	0x0800a263
 8009fe8:	0800a263 	.word	0x0800a263
 8009fec:	0800a263 	.word	0x0800a263
 8009ff0:	0800a263 	.word	0x0800a263
 8009ff4:	0800a263 	.word	0x0800a263
 8009ff8:	0800a263 	.word	0x0800a263
 8009ffc:	0800a001 	.word	0x0800a001
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a006:	69db      	ldr	r3, [r3, #28]
 800a008:	2b00      	cmp	r3, #0
 800a00a:	d00b      	beq.n	800a024 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a012:	69db      	ldr	r3, [r3, #28]
 800a014:	687a      	ldr	r2, [r7, #4]
 800a016:	7c12      	ldrb	r2, [r2, #16]
 800a018:	f107 0108 	add.w	r1, r7, #8
 800a01c:	4610      	mov	r0, r2
 800a01e:	4798      	blx	r3
 800a020:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a022:	e126      	b.n	800a272 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800a024:	6839      	ldr	r1, [r7, #0]
 800a026:	6878      	ldr	r0, [r7, #4]
 800a028:	f000 fb0e 	bl	800a648 <USBD_CtlError>
        err++;
 800a02c:	7afb      	ldrb	r3, [r7, #11]
 800a02e:	3301      	adds	r3, #1
 800a030:	72fb      	strb	r3, [r7, #11]
      break;
 800a032:	e11e      	b.n	800a272 <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a03a:	681b      	ldr	r3, [r3, #0]
 800a03c:	687a      	ldr	r2, [r7, #4]
 800a03e:	7c12      	ldrb	r2, [r2, #16]
 800a040:	f107 0108 	add.w	r1, r7, #8
 800a044:	4610      	mov	r0, r2
 800a046:	4798      	blx	r3
 800a048:	60f8      	str	r0, [r7, #12]
      break;
 800a04a:	e112      	b.n	800a272 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	7c1b      	ldrb	r3, [r3, #16]
 800a050:	2b00      	cmp	r3, #0
 800a052:	d10d      	bne.n	800a070 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a05a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a05c:	f107 0208 	add.w	r2, r7, #8
 800a060:	4610      	mov	r0, r2
 800a062:	4798      	blx	r3
 800a064:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a066:	68fb      	ldr	r3, [r7, #12]
 800a068:	3301      	adds	r3, #1
 800a06a:	2202      	movs	r2, #2
 800a06c:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800a06e:	e100      	b.n	800a272 <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a076:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a078:	f107 0208 	add.w	r2, r7, #8
 800a07c:	4610      	mov	r0, r2
 800a07e:	4798      	blx	r3
 800a080:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a082:	68fb      	ldr	r3, [r7, #12]
 800a084:	3301      	adds	r3, #1
 800a086:	2202      	movs	r2, #2
 800a088:	701a      	strb	r2, [r3, #0]
      break;
 800a08a:	e0f2      	b.n	800a272 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800a08c:	683b      	ldr	r3, [r7, #0]
 800a08e:	885b      	ldrh	r3, [r3, #2]
 800a090:	b2db      	uxtb	r3, r3
 800a092:	2b05      	cmp	r3, #5
 800a094:	f200 80ac 	bhi.w	800a1f0 <USBD_GetDescriptor+0x258>
 800a098:	a201      	add	r2, pc, #4	@ (adr r2, 800a0a0 <USBD_GetDescriptor+0x108>)
 800a09a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a09e:	bf00      	nop
 800a0a0:	0800a0b9 	.word	0x0800a0b9
 800a0a4:	0800a0ed 	.word	0x0800a0ed
 800a0a8:	0800a121 	.word	0x0800a121
 800a0ac:	0800a155 	.word	0x0800a155
 800a0b0:	0800a189 	.word	0x0800a189
 800a0b4:	0800a1bd 	.word	0x0800a1bd
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a0be:	685b      	ldr	r3, [r3, #4]
 800a0c0:	2b00      	cmp	r3, #0
 800a0c2:	d00b      	beq.n	800a0dc <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a0ca:	685b      	ldr	r3, [r3, #4]
 800a0cc:	687a      	ldr	r2, [r7, #4]
 800a0ce:	7c12      	ldrb	r2, [r2, #16]
 800a0d0:	f107 0108 	add.w	r1, r7, #8
 800a0d4:	4610      	mov	r0, r2
 800a0d6:	4798      	blx	r3
 800a0d8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a0da:	e091      	b.n	800a200 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800a0dc:	6839      	ldr	r1, [r7, #0]
 800a0de:	6878      	ldr	r0, [r7, #4]
 800a0e0:	f000 fab2 	bl	800a648 <USBD_CtlError>
            err++;
 800a0e4:	7afb      	ldrb	r3, [r7, #11]
 800a0e6:	3301      	adds	r3, #1
 800a0e8:	72fb      	strb	r3, [r7, #11]
          break;
 800a0ea:	e089      	b.n	800a200 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a0f2:	689b      	ldr	r3, [r3, #8]
 800a0f4:	2b00      	cmp	r3, #0
 800a0f6:	d00b      	beq.n	800a110 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a0fe:	689b      	ldr	r3, [r3, #8]
 800a100:	687a      	ldr	r2, [r7, #4]
 800a102:	7c12      	ldrb	r2, [r2, #16]
 800a104:	f107 0108 	add.w	r1, r7, #8
 800a108:	4610      	mov	r0, r2
 800a10a:	4798      	blx	r3
 800a10c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a10e:	e077      	b.n	800a200 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800a110:	6839      	ldr	r1, [r7, #0]
 800a112:	6878      	ldr	r0, [r7, #4]
 800a114:	f000 fa98 	bl	800a648 <USBD_CtlError>
            err++;
 800a118:	7afb      	ldrb	r3, [r7, #11]
 800a11a:	3301      	adds	r3, #1
 800a11c:	72fb      	strb	r3, [r7, #11]
          break;
 800a11e:	e06f      	b.n	800a200 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a126:	68db      	ldr	r3, [r3, #12]
 800a128:	2b00      	cmp	r3, #0
 800a12a:	d00b      	beq.n	800a144 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a132:	68db      	ldr	r3, [r3, #12]
 800a134:	687a      	ldr	r2, [r7, #4]
 800a136:	7c12      	ldrb	r2, [r2, #16]
 800a138:	f107 0108 	add.w	r1, r7, #8
 800a13c:	4610      	mov	r0, r2
 800a13e:	4798      	blx	r3
 800a140:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a142:	e05d      	b.n	800a200 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800a144:	6839      	ldr	r1, [r7, #0]
 800a146:	6878      	ldr	r0, [r7, #4]
 800a148:	f000 fa7e 	bl	800a648 <USBD_CtlError>
            err++;
 800a14c:	7afb      	ldrb	r3, [r7, #11]
 800a14e:	3301      	adds	r3, #1
 800a150:	72fb      	strb	r3, [r7, #11]
          break;
 800a152:	e055      	b.n	800a200 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a15a:	691b      	ldr	r3, [r3, #16]
 800a15c:	2b00      	cmp	r3, #0
 800a15e:	d00b      	beq.n	800a178 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a166:	691b      	ldr	r3, [r3, #16]
 800a168:	687a      	ldr	r2, [r7, #4]
 800a16a:	7c12      	ldrb	r2, [r2, #16]
 800a16c:	f107 0108 	add.w	r1, r7, #8
 800a170:	4610      	mov	r0, r2
 800a172:	4798      	blx	r3
 800a174:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a176:	e043      	b.n	800a200 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800a178:	6839      	ldr	r1, [r7, #0]
 800a17a:	6878      	ldr	r0, [r7, #4]
 800a17c:	f000 fa64 	bl	800a648 <USBD_CtlError>
            err++;
 800a180:	7afb      	ldrb	r3, [r7, #11]
 800a182:	3301      	adds	r3, #1
 800a184:	72fb      	strb	r3, [r7, #11]
          break;
 800a186:	e03b      	b.n	800a200 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a18e:	695b      	ldr	r3, [r3, #20]
 800a190:	2b00      	cmp	r3, #0
 800a192:	d00b      	beq.n	800a1ac <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a19a:	695b      	ldr	r3, [r3, #20]
 800a19c:	687a      	ldr	r2, [r7, #4]
 800a19e:	7c12      	ldrb	r2, [r2, #16]
 800a1a0:	f107 0108 	add.w	r1, r7, #8
 800a1a4:	4610      	mov	r0, r2
 800a1a6:	4798      	blx	r3
 800a1a8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a1aa:	e029      	b.n	800a200 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800a1ac:	6839      	ldr	r1, [r7, #0]
 800a1ae:	6878      	ldr	r0, [r7, #4]
 800a1b0:	f000 fa4a 	bl	800a648 <USBD_CtlError>
            err++;
 800a1b4:	7afb      	ldrb	r3, [r7, #11]
 800a1b6:	3301      	adds	r3, #1
 800a1b8:	72fb      	strb	r3, [r7, #11]
          break;
 800a1ba:	e021      	b.n	800a200 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a1c2:	699b      	ldr	r3, [r3, #24]
 800a1c4:	2b00      	cmp	r3, #0
 800a1c6:	d00b      	beq.n	800a1e0 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a1ce:	699b      	ldr	r3, [r3, #24]
 800a1d0:	687a      	ldr	r2, [r7, #4]
 800a1d2:	7c12      	ldrb	r2, [r2, #16]
 800a1d4:	f107 0108 	add.w	r1, r7, #8
 800a1d8:	4610      	mov	r0, r2
 800a1da:	4798      	blx	r3
 800a1dc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a1de:	e00f      	b.n	800a200 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800a1e0:	6839      	ldr	r1, [r7, #0]
 800a1e2:	6878      	ldr	r0, [r7, #4]
 800a1e4:	f000 fa30 	bl	800a648 <USBD_CtlError>
            err++;
 800a1e8:	7afb      	ldrb	r3, [r7, #11]
 800a1ea:	3301      	adds	r3, #1
 800a1ec:	72fb      	strb	r3, [r7, #11]
          break;
 800a1ee:	e007      	b.n	800a200 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800a1f0:	6839      	ldr	r1, [r7, #0]
 800a1f2:	6878      	ldr	r0, [r7, #4]
 800a1f4:	f000 fa28 	bl	800a648 <USBD_CtlError>
          err++;
 800a1f8:	7afb      	ldrb	r3, [r7, #11]
 800a1fa:	3301      	adds	r3, #1
 800a1fc:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 800a1fe:	bf00      	nop
      }
      break;
 800a200:	e037      	b.n	800a272 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	7c1b      	ldrb	r3, [r3, #16]
 800a206:	2b00      	cmp	r3, #0
 800a208:	d109      	bne.n	800a21e <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a210:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a212:	f107 0208 	add.w	r2, r7, #8
 800a216:	4610      	mov	r0, r2
 800a218:	4798      	blx	r3
 800a21a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a21c:	e029      	b.n	800a272 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800a21e:	6839      	ldr	r1, [r7, #0]
 800a220:	6878      	ldr	r0, [r7, #4]
 800a222:	f000 fa11 	bl	800a648 <USBD_CtlError>
        err++;
 800a226:	7afb      	ldrb	r3, [r7, #11]
 800a228:	3301      	adds	r3, #1
 800a22a:	72fb      	strb	r3, [r7, #11]
      break;
 800a22c:	e021      	b.n	800a272 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	7c1b      	ldrb	r3, [r3, #16]
 800a232:	2b00      	cmp	r3, #0
 800a234:	d10d      	bne.n	800a252 <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a23c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a23e:	f107 0208 	add.w	r2, r7, #8
 800a242:	4610      	mov	r0, r2
 800a244:	4798      	blx	r3
 800a246:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800a248:	68fb      	ldr	r3, [r7, #12]
 800a24a:	3301      	adds	r3, #1
 800a24c:	2207      	movs	r2, #7
 800a24e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a250:	e00f      	b.n	800a272 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800a252:	6839      	ldr	r1, [r7, #0]
 800a254:	6878      	ldr	r0, [r7, #4]
 800a256:	f000 f9f7 	bl	800a648 <USBD_CtlError>
        err++;
 800a25a:	7afb      	ldrb	r3, [r7, #11]
 800a25c:	3301      	adds	r3, #1
 800a25e:	72fb      	strb	r3, [r7, #11]
      break;
 800a260:	e007      	b.n	800a272 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800a262:	6839      	ldr	r1, [r7, #0]
 800a264:	6878      	ldr	r0, [r7, #4]
 800a266:	f000 f9ef 	bl	800a648 <USBD_CtlError>
      err++;
 800a26a:	7afb      	ldrb	r3, [r7, #11]
 800a26c:	3301      	adds	r3, #1
 800a26e:	72fb      	strb	r3, [r7, #11]
      break;
 800a270:	bf00      	nop
  }

  if (err != 0U)
 800a272:	7afb      	ldrb	r3, [r7, #11]
 800a274:	2b00      	cmp	r3, #0
 800a276:	d11e      	bne.n	800a2b6 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800a278:	683b      	ldr	r3, [r7, #0]
 800a27a:	88db      	ldrh	r3, [r3, #6]
 800a27c:	2b00      	cmp	r3, #0
 800a27e:	d016      	beq.n	800a2ae <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800a280:	893b      	ldrh	r3, [r7, #8]
 800a282:	2b00      	cmp	r3, #0
 800a284:	d00e      	beq.n	800a2a4 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800a286:	683b      	ldr	r3, [r7, #0]
 800a288:	88da      	ldrh	r2, [r3, #6]
 800a28a:	893b      	ldrh	r3, [r7, #8]
 800a28c:	4293      	cmp	r3, r2
 800a28e:	bf28      	it	cs
 800a290:	4613      	movcs	r3, r2
 800a292:	b29b      	uxth	r3, r3
 800a294:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800a296:	893b      	ldrh	r3, [r7, #8]
 800a298:	461a      	mov	r2, r3
 800a29a:	68f9      	ldr	r1, [r7, #12]
 800a29c:	6878      	ldr	r0, [r7, #4]
 800a29e:	f000 fa44 	bl	800a72a <USBD_CtlSendData>
 800a2a2:	e009      	b.n	800a2b8 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800a2a4:	6839      	ldr	r1, [r7, #0]
 800a2a6:	6878      	ldr	r0, [r7, #4]
 800a2a8:	f000 f9ce 	bl	800a648 <USBD_CtlError>
 800a2ac:	e004      	b.n	800a2b8 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800a2ae:	6878      	ldr	r0, [r7, #4]
 800a2b0:	f000 fa95 	bl	800a7de <USBD_CtlSendStatus>
 800a2b4:	e000      	b.n	800a2b8 <USBD_GetDescriptor+0x320>
    return;
 800a2b6:	bf00      	nop
  }
}
 800a2b8:	3710      	adds	r7, #16
 800a2ba:	46bd      	mov	sp, r7
 800a2bc:	bd80      	pop	{r7, pc}
 800a2be:	bf00      	nop

0800a2c0 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a2c0:	b580      	push	{r7, lr}
 800a2c2:	b084      	sub	sp, #16
 800a2c4:	af00      	add	r7, sp, #0
 800a2c6:	6078      	str	r0, [r7, #4]
 800a2c8:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800a2ca:	683b      	ldr	r3, [r7, #0]
 800a2cc:	889b      	ldrh	r3, [r3, #4]
 800a2ce:	2b00      	cmp	r3, #0
 800a2d0:	d131      	bne.n	800a336 <USBD_SetAddress+0x76>
 800a2d2:	683b      	ldr	r3, [r7, #0]
 800a2d4:	88db      	ldrh	r3, [r3, #6]
 800a2d6:	2b00      	cmp	r3, #0
 800a2d8:	d12d      	bne.n	800a336 <USBD_SetAddress+0x76>
 800a2da:	683b      	ldr	r3, [r7, #0]
 800a2dc:	885b      	ldrh	r3, [r3, #2]
 800a2de:	2b7f      	cmp	r3, #127	@ 0x7f
 800a2e0:	d829      	bhi.n	800a336 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800a2e2:	683b      	ldr	r3, [r7, #0]
 800a2e4:	885b      	ldrh	r3, [r3, #2]
 800a2e6:	b2db      	uxtb	r3, r3
 800a2e8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a2ec:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a2f4:	b2db      	uxtb	r3, r3
 800a2f6:	2b03      	cmp	r3, #3
 800a2f8:	d104      	bne.n	800a304 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800a2fa:	6839      	ldr	r1, [r7, #0]
 800a2fc:	6878      	ldr	r0, [r7, #4]
 800a2fe:	f000 f9a3 	bl	800a648 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a302:	e01d      	b.n	800a340 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	7bfa      	ldrb	r2, [r7, #15]
 800a308:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800a30c:	7bfb      	ldrb	r3, [r7, #15]
 800a30e:	4619      	mov	r1, r3
 800a310:	6878      	ldr	r0, [r7, #4]
 800a312:	f003 fd47 	bl	800dda4 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800a316:	6878      	ldr	r0, [r7, #4]
 800a318:	f000 fa61 	bl	800a7de <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800a31c:	7bfb      	ldrb	r3, [r7, #15]
 800a31e:	2b00      	cmp	r3, #0
 800a320:	d004      	beq.n	800a32c <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	2202      	movs	r2, #2
 800a326:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a32a:	e009      	b.n	800a340 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	2201      	movs	r2, #1
 800a330:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a334:	e004      	b.n	800a340 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800a336:	6839      	ldr	r1, [r7, #0]
 800a338:	6878      	ldr	r0, [r7, #4]
 800a33a:	f000 f985 	bl	800a648 <USBD_CtlError>
  }
}
 800a33e:	bf00      	nop
 800a340:	bf00      	nop
 800a342:	3710      	adds	r7, #16
 800a344:	46bd      	mov	sp, r7
 800a346:	bd80      	pop	{r7, pc}

0800a348 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a348:	b580      	push	{r7, lr}
 800a34a:	b084      	sub	sp, #16
 800a34c:	af00      	add	r7, sp, #0
 800a34e:	6078      	str	r0, [r7, #4]
 800a350:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a352:	2300      	movs	r3, #0
 800a354:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800a356:	683b      	ldr	r3, [r7, #0]
 800a358:	885b      	ldrh	r3, [r3, #2]
 800a35a:	b2da      	uxtb	r2, r3
 800a35c:	4b4c      	ldr	r3, [pc, #304]	@ (800a490 <USBD_SetConfig+0x148>)
 800a35e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800a360:	4b4b      	ldr	r3, [pc, #300]	@ (800a490 <USBD_SetConfig+0x148>)
 800a362:	781b      	ldrb	r3, [r3, #0]
 800a364:	2b01      	cmp	r3, #1
 800a366:	d905      	bls.n	800a374 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800a368:	6839      	ldr	r1, [r7, #0]
 800a36a:	6878      	ldr	r0, [r7, #4]
 800a36c:	f000 f96c 	bl	800a648 <USBD_CtlError>
    return USBD_FAIL;
 800a370:	2303      	movs	r3, #3
 800a372:	e088      	b.n	800a486 <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a37a:	b2db      	uxtb	r3, r3
 800a37c:	2b02      	cmp	r3, #2
 800a37e:	d002      	beq.n	800a386 <USBD_SetConfig+0x3e>
 800a380:	2b03      	cmp	r3, #3
 800a382:	d025      	beq.n	800a3d0 <USBD_SetConfig+0x88>
 800a384:	e071      	b.n	800a46a <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800a386:	4b42      	ldr	r3, [pc, #264]	@ (800a490 <USBD_SetConfig+0x148>)
 800a388:	781b      	ldrb	r3, [r3, #0]
 800a38a:	2b00      	cmp	r3, #0
 800a38c:	d01c      	beq.n	800a3c8 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 800a38e:	4b40      	ldr	r3, [pc, #256]	@ (800a490 <USBD_SetConfig+0x148>)
 800a390:	781b      	ldrb	r3, [r3, #0]
 800a392:	461a      	mov	r2, r3
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800a398:	4b3d      	ldr	r3, [pc, #244]	@ (800a490 <USBD_SetConfig+0x148>)
 800a39a:	781b      	ldrb	r3, [r3, #0]
 800a39c:	4619      	mov	r1, r3
 800a39e:	6878      	ldr	r0, [r7, #4]
 800a3a0:	f7ff f990 	bl	80096c4 <USBD_SetClassConfig>
 800a3a4:	4603      	mov	r3, r0
 800a3a6:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800a3a8:	7bfb      	ldrb	r3, [r7, #15]
 800a3aa:	2b00      	cmp	r3, #0
 800a3ac:	d004      	beq.n	800a3b8 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 800a3ae:	6839      	ldr	r1, [r7, #0]
 800a3b0:	6878      	ldr	r0, [r7, #4]
 800a3b2:	f000 f949 	bl	800a648 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800a3b6:	e065      	b.n	800a484 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800a3b8:	6878      	ldr	r0, [r7, #4]
 800a3ba:	f000 fa10 	bl	800a7de <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	2203      	movs	r2, #3
 800a3c2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800a3c6:	e05d      	b.n	800a484 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800a3c8:	6878      	ldr	r0, [r7, #4]
 800a3ca:	f000 fa08 	bl	800a7de <USBD_CtlSendStatus>
      break;
 800a3ce:	e059      	b.n	800a484 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800a3d0:	4b2f      	ldr	r3, [pc, #188]	@ (800a490 <USBD_SetConfig+0x148>)
 800a3d2:	781b      	ldrb	r3, [r3, #0]
 800a3d4:	2b00      	cmp	r3, #0
 800a3d6:	d112      	bne.n	800a3fe <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	2202      	movs	r2, #2
 800a3dc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800a3e0:	4b2b      	ldr	r3, [pc, #172]	@ (800a490 <USBD_SetConfig+0x148>)
 800a3e2:	781b      	ldrb	r3, [r3, #0]
 800a3e4:	461a      	mov	r2, r3
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a3ea:	4b29      	ldr	r3, [pc, #164]	@ (800a490 <USBD_SetConfig+0x148>)
 800a3ec:	781b      	ldrb	r3, [r3, #0]
 800a3ee:	4619      	mov	r1, r3
 800a3f0:	6878      	ldr	r0, [r7, #4]
 800a3f2:	f7ff f983 	bl	80096fc <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800a3f6:	6878      	ldr	r0, [r7, #4]
 800a3f8:	f000 f9f1 	bl	800a7de <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800a3fc:	e042      	b.n	800a484 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 800a3fe:	4b24      	ldr	r3, [pc, #144]	@ (800a490 <USBD_SetConfig+0x148>)
 800a400:	781b      	ldrb	r3, [r3, #0]
 800a402:	461a      	mov	r2, r3
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	685b      	ldr	r3, [r3, #4]
 800a408:	429a      	cmp	r2, r3
 800a40a:	d02a      	beq.n	800a462 <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	685b      	ldr	r3, [r3, #4]
 800a410:	b2db      	uxtb	r3, r3
 800a412:	4619      	mov	r1, r3
 800a414:	6878      	ldr	r0, [r7, #4]
 800a416:	f7ff f971 	bl	80096fc <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800a41a:	4b1d      	ldr	r3, [pc, #116]	@ (800a490 <USBD_SetConfig+0x148>)
 800a41c:	781b      	ldrb	r3, [r3, #0]
 800a41e:	461a      	mov	r2, r3
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800a424:	4b1a      	ldr	r3, [pc, #104]	@ (800a490 <USBD_SetConfig+0x148>)
 800a426:	781b      	ldrb	r3, [r3, #0]
 800a428:	4619      	mov	r1, r3
 800a42a:	6878      	ldr	r0, [r7, #4]
 800a42c:	f7ff f94a 	bl	80096c4 <USBD_SetClassConfig>
 800a430:	4603      	mov	r3, r0
 800a432:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800a434:	7bfb      	ldrb	r3, [r7, #15]
 800a436:	2b00      	cmp	r3, #0
 800a438:	d00f      	beq.n	800a45a <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 800a43a:	6839      	ldr	r1, [r7, #0]
 800a43c:	6878      	ldr	r0, [r7, #4]
 800a43e:	f000 f903 	bl	800a648 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	685b      	ldr	r3, [r3, #4]
 800a446:	b2db      	uxtb	r3, r3
 800a448:	4619      	mov	r1, r3
 800a44a:	6878      	ldr	r0, [r7, #4]
 800a44c:	f7ff f956 	bl	80096fc <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	2202      	movs	r2, #2
 800a454:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800a458:	e014      	b.n	800a484 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800a45a:	6878      	ldr	r0, [r7, #4]
 800a45c:	f000 f9bf 	bl	800a7de <USBD_CtlSendStatus>
      break;
 800a460:	e010      	b.n	800a484 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800a462:	6878      	ldr	r0, [r7, #4]
 800a464:	f000 f9bb 	bl	800a7de <USBD_CtlSendStatus>
      break;
 800a468:	e00c      	b.n	800a484 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800a46a:	6839      	ldr	r1, [r7, #0]
 800a46c:	6878      	ldr	r0, [r7, #4]
 800a46e:	f000 f8eb 	bl	800a648 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a472:	4b07      	ldr	r3, [pc, #28]	@ (800a490 <USBD_SetConfig+0x148>)
 800a474:	781b      	ldrb	r3, [r3, #0]
 800a476:	4619      	mov	r1, r3
 800a478:	6878      	ldr	r0, [r7, #4]
 800a47a:	f7ff f93f 	bl	80096fc <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800a47e:	2303      	movs	r3, #3
 800a480:	73fb      	strb	r3, [r7, #15]
      break;
 800a482:	bf00      	nop
  }

  return ret;
 800a484:	7bfb      	ldrb	r3, [r7, #15]
}
 800a486:	4618      	mov	r0, r3
 800a488:	3710      	adds	r7, #16
 800a48a:	46bd      	mov	sp, r7
 800a48c:	bd80      	pop	{r7, pc}
 800a48e:	bf00      	nop
 800a490:	2000053c 	.word	0x2000053c

0800a494 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a494:	b580      	push	{r7, lr}
 800a496:	b082      	sub	sp, #8
 800a498:	af00      	add	r7, sp, #0
 800a49a:	6078      	str	r0, [r7, #4]
 800a49c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800a49e:	683b      	ldr	r3, [r7, #0]
 800a4a0:	88db      	ldrh	r3, [r3, #6]
 800a4a2:	2b01      	cmp	r3, #1
 800a4a4:	d004      	beq.n	800a4b0 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800a4a6:	6839      	ldr	r1, [r7, #0]
 800a4a8:	6878      	ldr	r0, [r7, #4]
 800a4aa:	f000 f8cd 	bl	800a648 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800a4ae:	e023      	b.n	800a4f8 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a4b6:	b2db      	uxtb	r3, r3
 800a4b8:	2b02      	cmp	r3, #2
 800a4ba:	dc02      	bgt.n	800a4c2 <USBD_GetConfig+0x2e>
 800a4bc:	2b00      	cmp	r3, #0
 800a4be:	dc03      	bgt.n	800a4c8 <USBD_GetConfig+0x34>
 800a4c0:	e015      	b.n	800a4ee <USBD_GetConfig+0x5a>
 800a4c2:	2b03      	cmp	r3, #3
 800a4c4:	d00b      	beq.n	800a4de <USBD_GetConfig+0x4a>
 800a4c6:	e012      	b.n	800a4ee <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	2200      	movs	r2, #0
 800a4cc:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	3308      	adds	r3, #8
 800a4d2:	2201      	movs	r2, #1
 800a4d4:	4619      	mov	r1, r3
 800a4d6:	6878      	ldr	r0, [r7, #4]
 800a4d8:	f000 f927 	bl	800a72a <USBD_CtlSendData>
        break;
 800a4dc:	e00c      	b.n	800a4f8 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	3304      	adds	r3, #4
 800a4e2:	2201      	movs	r2, #1
 800a4e4:	4619      	mov	r1, r3
 800a4e6:	6878      	ldr	r0, [r7, #4]
 800a4e8:	f000 f91f 	bl	800a72a <USBD_CtlSendData>
        break;
 800a4ec:	e004      	b.n	800a4f8 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800a4ee:	6839      	ldr	r1, [r7, #0]
 800a4f0:	6878      	ldr	r0, [r7, #4]
 800a4f2:	f000 f8a9 	bl	800a648 <USBD_CtlError>
        break;
 800a4f6:	bf00      	nop
}
 800a4f8:	bf00      	nop
 800a4fa:	3708      	adds	r7, #8
 800a4fc:	46bd      	mov	sp, r7
 800a4fe:	bd80      	pop	{r7, pc}

0800a500 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a500:	b580      	push	{r7, lr}
 800a502:	b082      	sub	sp, #8
 800a504:	af00      	add	r7, sp, #0
 800a506:	6078      	str	r0, [r7, #4]
 800a508:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a510:	b2db      	uxtb	r3, r3
 800a512:	3b01      	subs	r3, #1
 800a514:	2b02      	cmp	r3, #2
 800a516:	d81e      	bhi.n	800a556 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800a518:	683b      	ldr	r3, [r7, #0]
 800a51a:	88db      	ldrh	r3, [r3, #6]
 800a51c:	2b02      	cmp	r3, #2
 800a51e:	d004      	beq.n	800a52a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800a520:	6839      	ldr	r1, [r7, #0]
 800a522:	6878      	ldr	r0, [r7, #4]
 800a524:	f000 f890 	bl	800a648 <USBD_CtlError>
        break;
 800a528:	e01a      	b.n	800a560 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	2201      	movs	r2, #1
 800a52e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800a536:	2b00      	cmp	r3, #0
 800a538:	d005      	beq.n	800a546 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	68db      	ldr	r3, [r3, #12]
 800a53e:	f043 0202 	orr.w	r2, r3, #2
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	330c      	adds	r3, #12
 800a54a:	2202      	movs	r2, #2
 800a54c:	4619      	mov	r1, r3
 800a54e:	6878      	ldr	r0, [r7, #4]
 800a550:	f000 f8eb 	bl	800a72a <USBD_CtlSendData>
      break;
 800a554:	e004      	b.n	800a560 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800a556:	6839      	ldr	r1, [r7, #0]
 800a558:	6878      	ldr	r0, [r7, #4]
 800a55a:	f000 f875 	bl	800a648 <USBD_CtlError>
      break;
 800a55e:	bf00      	nop
  }
}
 800a560:	bf00      	nop
 800a562:	3708      	adds	r7, #8
 800a564:	46bd      	mov	sp, r7
 800a566:	bd80      	pop	{r7, pc}

0800a568 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a568:	b580      	push	{r7, lr}
 800a56a:	b082      	sub	sp, #8
 800a56c:	af00      	add	r7, sp, #0
 800a56e:	6078      	str	r0, [r7, #4]
 800a570:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a572:	683b      	ldr	r3, [r7, #0]
 800a574:	885b      	ldrh	r3, [r3, #2]
 800a576:	2b01      	cmp	r3, #1
 800a578:	d106      	bne.n	800a588 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	2201      	movs	r2, #1
 800a57e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800a582:	6878      	ldr	r0, [r7, #4]
 800a584:	f000 f92b 	bl	800a7de <USBD_CtlSendStatus>
  }
}
 800a588:	bf00      	nop
 800a58a:	3708      	adds	r7, #8
 800a58c:	46bd      	mov	sp, r7
 800a58e:	bd80      	pop	{r7, pc}

0800a590 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a590:	b580      	push	{r7, lr}
 800a592:	b082      	sub	sp, #8
 800a594:	af00      	add	r7, sp, #0
 800a596:	6078      	str	r0, [r7, #4]
 800a598:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a5a0:	b2db      	uxtb	r3, r3
 800a5a2:	3b01      	subs	r3, #1
 800a5a4:	2b02      	cmp	r3, #2
 800a5a6:	d80b      	bhi.n	800a5c0 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a5a8:	683b      	ldr	r3, [r7, #0]
 800a5aa:	885b      	ldrh	r3, [r3, #2]
 800a5ac:	2b01      	cmp	r3, #1
 800a5ae:	d10c      	bne.n	800a5ca <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	2200      	movs	r2, #0
 800a5b4:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800a5b8:	6878      	ldr	r0, [r7, #4]
 800a5ba:	f000 f910 	bl	800a7de <USBD_CtlSendStatus>
      }
      break;
 800a5be:	e004      	b.n	800a5ca <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800a5c0:	6839      	ldr	r1, [r7, #0]
 800a5c2:	6878      	ldr	r0, [r7, #4]
 800a5c4:	f000 f840 	bl	800a648 <USBD_CtlError>
      break;
 800a5c8:	e000      	b.n	800a5cc <USBD_ClrFeature+0x3c>
      break;
 800a5ca:	bf00      	nop
  }
}
 800a5cc:	bf00      	nop
 800a5ce:	3708      	adds	r7, #8
 800a5d0:	46bd      	mov	sp, r7
 800a5d2:	bd80      	pop	{r7, pc}

0800a5d4 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800a5d4:	b580      	push	{r7, lr}
 800a5d6:	b084      	sub	sp, #16
 800a5d8:	af00      	add	r7, sp, #0
 800a5da:	6078      	str	r0, [r7, #4]
 800a5dc:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800a5de:	683b      	ldr	r3, [r7, #0]
 800a5e0:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800a5e2:	68fb      	ldr	r3, [r7, #12]
 800a5e4:	781a      	ldrb	r2, [r3, #0]
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800a5ea:	68fb      	ldr	r3, [r7, #12]
 800a5ec:	3301      	adds	r3, #1
 800a5ee:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800a5f0:	68fb      	ldr	r3, [r7, #12]
 800a5f2:	781a      	ldrb	r2, [r3, #0]
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800a5f8:	68fb      	ldr	r3, [r7, #12]
 800a5fa:	3301      	adds	r3, #1
 800a5fc:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800a5fe:	68f8      	ldr	r0, [r7, #12]
 800a600:	f7ff fa90 	bl	8009b24 <SWAPBYTE>
 800a604:	4603      	mov	r3, r0
 800a606:	461a      	mov	r2, r3
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800a60c:	68fb      	ldr	r3, [r7, #12]
 800a60e:	3301      	adds	r3, #1
 800a610:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800a612:	68fb      	ldr	r3, [r7, #12]
 800a614:	3301      	adds	r3, #1
 800a616:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800a618:	68f8      	ldr	r0, [r7, #12]
 800a61a:	f7ff fa83 	bl	8009b24 <SWAPBYTE>
 800a61e:	4603      	mov	r3, r0
 800a620:	461a      	mov	r2, r3
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800a626:	68fb      	ldr	r3, [r7, #12]
 800a628:	3301      	adds	r3, #1
 800a62a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800a62c:	68fb      	ldr	r3, [r7, #12]
 800a62e:	3301      	adds	r3, #1
 800a630:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800a632:	68f8      	ldr	r0, [r7, #12]
 800a634:	f7ff fa76 	bl	8009b24 <SWAPBYTE>
 800a638:	4603      	mov	r3, r0
 800a63a:	461a      	mov	r2, r3
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	80da      	strh	r2, [r3, #6]
}
 800a640:	bf00      	nop
 800a642:	3710      	adds	r7, #16
 800a644:	46bd      	mov	sp, r7
 800a646:	bd80      	pop	{r7, pc}

0800a648 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a648:	b580      	push	{r7, lr}
 800a64a:	b082      	sub	sp, #8
 800a64c:	af00      	add	r7, sp, #0
 800a64e:	6078      	str	r0, [r7, #4]
 800a650:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800a652:	2180      	movs	r1, #128	@ 0x80
 800a654:	6878      	ldr	r0, [r7, #4]
 800a656:	f003 fb3b 	bl	800dcd0 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800a65a:	2100      	movs	r1, #0
 800a65c:	6878      	ldr	r0, [r7, #4]
 800a65e:	f003 fb37 	bl	800dcd0 <USBD_LL_StallEP>
}
 800a662:	bf00      	nop
 800a664:	3708      	adds	r7, #8
 800a666:	46bd      	mov	sp, r7
 800a668:	bd80      	pop	{r7, pc}

0800a66a <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800a66a:	b580      	push	{r7, lr}
 800a66c:	b086      	sub	sp, #24
 800a66e:	af00      	add	r7, sp, #0
 800a670:	60f8      	str	r0, [r7, #12]
 800a672:	60b9      	str	r1, [r7, #8]
 800a674:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800a676:	2300      	movs	r3, #0
 800a678:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800a67a:	68fb      	ldr	r3, [r7, #12]
 800a67c:	2b00      	cmp	r3, #0
 800a67e:	d036      	beq.n	800a6ee <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800a680:	68fb      	ldr	r3, [r7, #12]
 800a682:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800a684:	6938      	ldr	r0, [r7, #16]
 800a686:	f000 f836 	bl	800a6f6 <USBD_GetLen>
 800a68a:	4603      	mov	r3, r0
 800a68c:	3301      	adds	r3, #1
 800a68e:	b29b      	uxth	r3, r3
 800a690:	005b      	lsls	r3, r3, #1
 800a692:	b29a      	uxth	r2, r3
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800a698:	7dfb      	ldrb	r3, [r7, #23]
 800a69a:	68ba      	ldr	r2, [r7, #8]
 800a69c:	4413      	add	r3, r2
 800a69e:	687a      	ldr	r2, [r7, #4]
 800a6a0:	7812      	ldrb	r2, [r2, #0]
 800a6a2:	701a      	strb	r2, [r3, #0]
  idx++;
 800a6a4:	7dfb      	ldrb	r3, [r7, #23]
 800a6a6:	3301      	adds	r3, #1
 800a6a8:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800a6aa:	7dfb      	ldrb	r3, [r7, #23]
 800a6ac:	68ba      	ldr	r2, [r7, #8]
 800a6ae:	4413      	add	r3, r2
 800a6b0:	2203      	movs	r2, #3
 800a6b2:	701a      	strb	r2, [r3, #0]
  idx++;
 800a6b4:	7dfb      	ldrb	r3, [r7, #23]
 800a6b6:	3301      	adds	r3, #1
 800a6b8:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800a6ba:	e013      	b.n	800a6e4 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800a6bc:	7dfb      	ldrb	r3, [r7, #23]
 800a6be:	68ba      	ldr	r2, [r7, #8]
 800a6c0:	4413      	add	r3, r2
 800a6c2:	693a      	ldr	r2, [r7, #16]
 800a6c4:	7812      	ldrb	r2, [r2, #0]
 800a6c6:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800a6c8:	693b      	ldr	r3, [r7, #16]
 800a6ca:	3301      	adds	r3, #1
 800a6cc:	613b      	str	r3, [r7, #16]
    idx++;
 800a6ce:	7dfb      	ldrb	r3, [r7, #23]
 800a6d0:	3301      	adds	r3, #1
 800a6d2:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800a6d4:	7dfb      	ldrb	r3, [r7, #23]
 800a6d6:	68ba      	ldr	r2, [r7, #8]
 800a6d8:	4413      	add	r3, r2
 800a6da:	2200      	movs	r2, #0
 800a6dc:	701a      	strb	r2, [r3, #0]
    idx++;
 800a6de:	7dfb      	ldrb	r3, [r7, #23]
 800a6e0:	3301      	adds	r3, #1
 800a6e2:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800a6e4:	693b      	ldr	r3, [r7, #16]
 800a6e6:	781b      	ldrb	r3, [r3, #0]
 800a6e8:	2b00      	cmp	r3, #0
 800a6ea:	d1e7      	bne.n	800a6bc <USBD_GetString+0x52>
 800a6ec:	e000      	b.n	800a6f0 <USBD_GetString+0x86>
    return;
 800a6ee:	bf00      	nop
  }
}
 800a6f0:	3718      	adds	r7, #24
 800a6f2:	46bd      	mov	sp, r7
 800a6f4:	bd80      	pop	{r7, pc}

0800a6f6 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800a6f6:	b480      	push	{r7}
 800a6f8:	b085      	sub	sp, #20
 800a6fa:	af00      	add	r7, sp, #0
 800a6fc:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800a6fe:	2300      	movs	r3, #0
 800a700:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800a706:	e005      	b.n	800a714 <USBD_GetLen+0x1e>
  {
    len++;
 800a708:	7bfb      	ldrb	r3, [r7, #15]
 800a70a:	3301      	adds	r3, #1
 800a70c:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800a70e:	68bb      	ldr	r3, [r7, #8]
 800a710:	3301      	adds	r3, #1
 800a712:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800a714:	68bb      	ldr	r3, [r7, #8]
 800a716:	781b      	ldrb	r3, [r3, #0]
 800a718:	2b00      	cmp	r3, #0
 800a71a:	d1f5      	bne.n	800a708 <USBD_GetLen+0x12>
  }

  return len;
 800a71c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a71e:	4618      	mov	r0, r3
 800a720:	3714      	adds	r7, #20
 800a722:	46bd      	mov	sp, r7
 800a724:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a728:	4770      	bx	lr

0800a72a <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800a72a:	b580      	push	{r7, lr}
 800a72c:	b084      	sub	sp, #16
 800a72e:	af00      	add	r7, sp, #0
 800a730:	60f8      	str	r0, [r7, #12]
 800a732:	60b9      	str	r1, [r7, #8]
 800a734:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800a736:	68fb      	ldr	r3, [r7, #12]
 800a738:	2202      	movs	r2, #2
 800a73a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800a73e:	68fb      	ldr	r3, [r7, #12]
 800a740:	687a      	ldr	r2, [r7, #4]
 800a742:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800a744:	68fb      	ldr	r3, [r7, #12]
 800a746:	687a      	ldr	r2, [r7, #4]
 800a748:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	68ba      	ldr	r2, [r7, #8]
 800a74e:	2100      	movs	r1, #0
 800a750:	68f8      	ldr	r0, [r7, #12]
 800a752:	f003 fb46 	bl	800dde2 <USBD_LL_Transmit>

  return USBD_OK;
 800a756:	2300      	movs	r3, #0
}
 800a758:	4618      	mov	r0, r3
 800a75a:	3710      	adds	r7, #16
 800a75c:	46bd      	mov	sp, r7
 800a75e:	bd80      	pop	{r7, pc}

0800a760 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800a760:	b580      	push	{r7, lr}
 800a762:	b084      	sub	sp, #16
 800a764:	af00      	add	r7, sp, #0
 800a766:	60f8      	str	r0, [r7, #12]
 800a768:	60b9      	str	r1, [r7, #8]
 800a76a:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	68ba      	ldr	r2, [r7, #8]
 800a770:	2100      	movs	r1, #0
 800a772:	68f8      	ldr	r0, [r7, #12]
 800a774:	f003 fb35 	bl	800dde2 <USBD_LL_Transmit>

  return USBD_OK;
 800a778:	2300      	movs	r3, #0
}
 800a77a:	4618      	mov	r0, r3
 800a77c:	3710      	adds	r7, #16
 800a77e:	46bd      	mov	sp, r7
 800a780:	bd80      	pop	{r7, pc}

0800a782 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800a782:	b580      	push	{r7, lr}
 800a784:	b084      	sub	sp, #16
 800a786:	af00      	add	r7, sp, #0
 800a788:	60f8      	str	r0, [r7, #12]
 800a78a:	60b9      	str	r1, [r7, #8]
 800a78c:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800a78e:	68fb      	ldr	r3, [r7, #12]
 800a790:	2203      	movs	r2, #3
 800a792:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800a796:	68fb      	ldr	r3, [r7, #12]
 800a798:	687a      	ldr	r2, [r7, #4]
 800a79a:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800a79e:	68fb      	ldr	r3, [r7, #12]
 800a7a0:	687a      	ldr	r2, [r7, #4]
 800a7a2:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a7a6:	687b      	ldr	r3, [r7, #4]
 800a7a8:	68ba      	ldr	r2, [r7, #8]
 800a7aa:	2100      	movs	r1, #0
 800a7ac:	68f8      	ldr	r0, [r7, #12]
 800a7ae:	f003 fb39 	bl	800de24 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a7b2:	2300      	movs	r3, #0
}
 800a7b4:	4618      	mov	r0, r3
 800a7b6:	3710      	adds	r7, #16
 800a7b8:	46bd      	mov	sp, r7
 800a7ba:	bd80      	pop	{r7, pc}

0800a7bc <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800a7bc:	b580      	push	{r7, lr}
 800a7be:	b084      	sub	sp, #16
 800a7c0:	af00      	add	r7, sp, #0
 800a7c2:	60f8      	str	r0, [r7, #12]
 800a7c4:	60b9      	str	r1, [r7, #8]
 800a7c6:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	68ba      	ldr	r2, [r7, #8]
 800a7cc:	2100      	movs	r1, #0
 800a7ce:	68f8      	ldr	r0, [r7, #12]
 800a7d0:	f003 fb28 	bl	800de24 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a7d4:	2300      	movs	r3, #0
}
 800a7d6:	4618      	mov	r0, r3
 800a7d8:	3710      	adds	r7, #16
 800a7da:	46bd      	mov	sp, r7
 800a7dc:	bd80      	pop	{r7, pc}

0800a7de <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800a7de:	b580      	push	{r7, lr}
 800a7e0:	b082      	sub	sp, #8
 800a7e2:	af00      	add	r7, sp, #0
 800a7e4:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	2204      	movs	r2, #4
 800a7ea:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800a7ee:	2300      	movs	r3, #0
 800a7f0:	2200      	movs	r2, #0
 800a7f2:	2100      	movs	r1, #0
 800a7f4:	6878      	ldr	r0, [r7, #4]
 800a7f6:	f003 faf4 	bl	800dde2 <USBD_LL_Transmit>

  return USBD_OK;
 800a7fa:	2300      	movs	r3, #0
}
 800a7fc:	4618      	mov	r0, r3
 800a7fe:	3708      	adds	r7, #8
 800a800:	46bd      	mov	sp, r7
 800a802:	bd80      	pop	{r7, pc}

0800a804 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800a804:	b580      	push	{r7, lr}
 800a806:	b082      	sub	sp, #8
 800a808:	af00      	add	r7, sp, #0
 800a80a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	2205      	movs	r2, #5
 800a810:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a814:	2300      	movs	r3, #0
 800a816:	2200      	movs	r2, #0
 800a818:	2100      	movs	r1, #0
 800a81a:	6878      	ldr	r0, [r7, #4]
 800a81c:	f003 fb02 	bl	800de24 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a820:	2300      	movs	r3, #0
}
 800a822:	4618      	mov	r0, r3
 800a824:	3708      	adds	r7, #8
 800a826:	46bd      	mov	sp, r7
 800a828:	bd80      	pop	{r7, pc}
	...

0800a82c <__NVIC_SetPriority>:
{
 800a82c:	b480      	push	{r7}
 800a82e:	b083      	sub	sp, #12
 800a830:	af00      	add	r7, sp, #0
 800a832:	4603      	mov	r3, r0
 800a834:	6039      	str	r1, [r7, #0]
 800a836:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a838:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a83c:	2b00      	cmp	r3, #0
 800a83e:	db0a      	blt.n	800a856 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a840:	683b      	ldr	r3, [r7, #0]
 800a842:	b2da      	uxtb	r2, r3
 800a844:	490c      	ldr	r1, [pc, #48]	@ (800a878 <__NVIC_SetPriority+0x4c>)
 800a846:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a84a:	0112      	lsls	r2, r2, #4
 800a84c:	b2d2      	uxtb	r2, r2
 800a84e:	440b      	add	r3, r1
 800a850:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800a854:	e00a      	b.n	800a86c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a856:	683b      	ldr	r3, [r7, #0]
 800a858:	b2da      	uxtb	r2, r3
 800a85a:	4908      	ldr	r1, [pc, #32]	@ (800a87c <__NVIC_SetPriority+0x50>)
 800a85c:	79fb      	ldrb	r3, [r7, #7]
 800a85e:	f003 030f 	and.w	r3, r3, #15
 800a862:	3b04      	subs	r3, #4
 800a864:	0112      	lsls	r2, r2, #4
 800a866:	b2d2      	uxtb	r2, r2
 800a868:	440b      	add	r3, r1
 800a86a:	761a      	strb	r2, [r3, #24]
}
 800a86c:	bf00      	nop
 800a86e:	370c      	adds	r7, #12
 800a870:	46bd      	mov	sp, r7
 800a872:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a876:	4770      	bx	lr
 800a878:	e000e100 	.word	0xe000e100
 800a87c:	e000ed00 	.word	0xe000ed00

0800a880 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800a880:	b580      	push	{r7, lr}
 800a882:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800a884:	4b05      	ldr	r3, [pc, #20]	@ (800a89c <SysTick_Handler+0x1c>)
 800a886:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800a888:	f001 fdf6 	bl	800c478 <xTaskGetSchedulerState>
 800a88c:	4603      	mov	r3, r0
 800a88e:	2b01      	cmp	r3, #1
 800a890:	d001      	beq.n	800a896 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800a892:	f002 fbf1 	bl	800d078 <xPortSysTickHandler>
  }
}
 800a896:	bf00      	nop
 800a898:	bd80      	pop	{r7, pc}
 800a89a:	bf00      	nop
 800a89c:	e000e010 	.word	0xe000e010

0800a8a0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800a8a0:	b580      	push	{r7, lr}
 800a8a2:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800a8a4:	2100      	movs	r1, #0
 800a8a6:	f06f 0004 	mvn.w	r0, #4
 800a8aa:	f7ff ffbf 	bl	800a82c <__NVIC_SetPriority>
#endif
}
 800a8ae:	bf00      	nop
 800a8b0:	bd80      	pop	{r7, pc}
	...

0800a8b4 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800a8b4:	b480      	push	{r7}
 800a8b6:	b083      	sub	sp, #12
 800a8b8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a8ba:	f3ef 8305 	mrs	r3, IPSR
 800a8be:	603b      	str	r3, [r7, #0]
  return(result);
 800a8c0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a8c2:	2b00      	cmp	r3, #0
 800a8c4:	d003      	beq.n	800a8ce <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800a8c6:	f06f 0305 	mvn.w	r3, #5
 800a8ca:	607b      	str	r3, [r7, #4]
 800a8cc:	e00c      	b.n	800a8e8 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800a8ce:	4b0a      	ldr	r3, [pc, #40]	@ (800a8f8 <osKernelInitialize+0x44>)
 800a8d0:	681b      	ldr	r3, [r3, #0]
 800a8d2:	2b00      	cmp	r3, #0
 800a8d4:	d105      	bne.n	800a8e2 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800a8d6:	4b08      	ldr	r3, [pc, #32]	@ (800a8f8 <osKernelInitialize+0x44>)
 800a8d8:	2201      	movs	r2, #1
 800a8da:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800a8dc:	2300      	movs	r3, #0
 800a8de:	607b      	str	r3, [r7, #4]
 800a8e0:	e002      	b.n	800a8e8 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800a8e2:	f04f 33ff 	mov.w	r3, #4294967295
 800a8e6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800a8e8:	687b      	ldr	r3, [r7, #4]
}
 800a8ea:	4618      	mov	r0, r3
 800a8ec:	370c      	adds	r7, #12
 800a8ee:	46bd      	mov	sp, r7
 800a8f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8f4:	4770      	bx	lr
 800a8f6:	bf00      	nop
 800a8f8:	20000540 	.word	0x20000540

0800a8fc <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800a8fc:	b580      	push	{r7, lr}
 800a8fe:	b082      	sub	sp, #8
 800a900:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a902:	f3ef 8305 	mrs	r3, IPSR
 800a906:	603b      	str	r3, [r7, #0]
  return(result);
 800a908:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a90a:	2b00      	cmp	r3, #0
 800a90c:	d003      	beq.n	800a916 <osKernelStart+0x1a>
    stat = osErrorISR;
 800a90e:	f06f 0305 	mvn.w	r3, #5
 800a912:	607b      	str	r3, [r7, #4]
 800a914:	e010      	b.n	800a938 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800a916:	4b0b      	ldr	r3, [pc, #44]	@ (800a944 <osKernelStart+0x48>)
 800a918:	681b      	ldr	r3, [r3, #0]
 800a91a:	2b01      	cmp	r3, #1
 800a91c:	d109      	bne.n	800a932 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800a91e:	f7ff ffbf 	bl	800a8a0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800a922:	4b08      	ldr	r3, [pc, #32]	@ (800a944 <osKernelStart+0x48>)
 800a924:	2202      	movs	r2, #2
 800a926:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800a928:	f001 f942 	bl	800bbb0 <vTaskStartScheduler>
      stat = osOK;
 800a92c:	2300      	movs	r3, #0
 800a92e:	607b      	str	r3, [r7, #4]
 800a930:	e002      	b.n	800a938 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800a932:	f04f 33ff 	mov.w	r3, #4294967295
 800a936:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800a938:	687b      	ldr	r3, [r7, #4]
}
 800a93a:	4618      	mov	r0, r3
 800a93c:	3708      	adds	r7, #8
 800a93e:	46bd      	mov	sp, r7
 800a940:	bd80      	pop	{r7, pc}
 800a942:	bf00      	nop
 800a944:	20000540 	.word	0x20000540

0800a948 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800a948:	b580      	push	{r7, lr}
 800a94a:	b08e      	sub	sp, #56	@ 0x38
 800a94c:	af04      	add	r7, sp, #16
 800a94e:	60f8      	str	r0, [r7, #12]
 800a950:	60b9      	str	r1, [r7, #8]
 800a952:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800a954:	2300      	movs	r3, #0
 800a956:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a958:	f3ef 8305 	mrs	r3, IPSR
 800a95c:	617b      	str	r3, [r7, #20]
  return(result);
 800a95e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800a960:	2b00      	cmp	r3, #0
 800a962:	d17f      	bne.n	800aa64 <osThreadNew+0x11c>
 800a964:	68fb      	ldr	r3, [r7, #12]
 800a966:	2b00      	cmp	r3, #0
 800a968:	d07c      	beq.n	800aa64 <osThreadNew+0x11c>
    stack = configMINIMAL_STACK_SIZE;
 800a96a:	f44f 732f 	mov.w	r3, #700	@ 0x2bc
 800a96e:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800a970:	2318      	movs	r3, #24
 800a972:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800a974:	2300      	movs	r3, #0
 800a976:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800a978:	f04f 33ff 	mov.w	r3, #4294967295
 800a97c:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	2b00      	cmp	r3, #0
 800a982:	d045      	beq.n	800aa10 <osThreadNew+0xc8>
      if (attr->name != NULL) {
 800a984:	687b      	ldr	r3, [r7, #4]
 800a986:	681b      	ldr	r3, [r3, #0]
 800a988:	2b00      	cmp	r3, #0
 800a98a:	d002      	beq.n	800a992 <osThreadNew+0x4a>
        name = attr->name;
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	681b      	ldr	r3, [r3, #0]
 800a990:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	699b      	ldr	r3, [r3, #24]
 800a996:	2b00      	cmp	r3, #0
 800a998:	d002      	beq.n	800a9a0 <osThreadNew+0x58>
        prio = (UBaseType_t)attr->priority;
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	699b      	ldr	r3, [r3, #24]
 800a99e:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800a9a0:	69fb      	ldr	r3, [r7, #28]
 800a9a2:	2b00      	cmp	r3, #0
 800a9a4:	d008      	beq.n	800a9b8 <osThreadNew+0x70>
 800a9a6:	69fb      	ldr	r3, [r7, #28]
 800a9a8:	2b38      	cmp	r3, #56	@ 0x38
 800a9aa:	d805      	bhi.n	800a9b8 <osThreadNew+0x70>
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	685b      	ldr	r3, [r3, #4]
 800a9b0:	f003 0301 	and.w	r3, r3, #1
 800a9b4:	2b00      	cmp	r3, #0
 800a9b6:	d001      	beq.n	800a9bc <osThreadNew+0x74>
        return (NULL);
 800a9b8:	2300      	movs	r3, #0
 800a9ba:	e054      	b.n	800aa66 <osThreadNew+0x11e>
      }

      if (attr->stack_size > 0U) {
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	695b      	ldr	r3, [r3, #20]
 800a9c0:	2b00      	cmp	r3, #0
 800a9c2:	d003      	beq.n	800a9cc <osThreadNew+0x84>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	695b      	ldr	r3, [r3, #20]
 800a9c8:	089b      	lsrs	r3, r3, #2
 800a9ca:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	689b      	ldr	r3, [r3, #8]
 800a9d0:	2b00      	cmp	r3, #0
 800a9d2:	d00e      	beq.n	800a9f2 <osThreadNew+0xaa>
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	68db      	ldr	r3, [r3, #12]
 800a9d8:	2ba7      	cmp	r3, #167	@ 0xa7
 800a9da:	d90a      	bls.n	800a9f2 <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800a9e0:	2b00      	cmp	r3, #0
 800a9e2:	d006      	beq.n	800a9f2 <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	695b      	ldr	r3, [r3, #20]
 800a9e8:	2b00      	cmp	r3, #0
 800a9ea:	d002      	beq.n	800a9f2 <osThreadNew+0xaa>
        mem = 1;
 800a9ec:	2301      	movs	r3, #1
 800a9ee:	61bb      	str	r3, [r7, #24]
 800a9f0:	e010      	b.n	800aa14 <osThreadNew+0xcc>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	689b      	ldr	r3, [r3, #8]
 800a9f6:	2b00      	cmp	r3, #0
 800a9f8:	d10c      	bne.n	800aa14 <osThreadNew+0xcc>
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	68db      	ldr	r3, [r3, #12]
 800a9fe:	2b00      	cmp	r3, #0
 800aa00:	d108      	bne.n	800aa14 <osThreadNew+0xcc>
 800aa02:	687b      	ldr	r3, [r7, #4]
 800aa04:	691b      	ldr	r3, [r3, #16]
 800aa06:	2b00      	cmp	r3, #0
 800aa08:	d104      	bne.n	800aa14 <osThreadNew+0xcc>
          mem = 0;
 800aa0a:	2300      	movs	r3, #0
 800aa0c:	61bb      	str	r3, [r7, #24]
 800aa0e:	e001      	b.n	800aa14 <osThreadNew+0xcc>
        }
      }
    }
    else {
      mem = 0;
 800aa10:	2300      	movs	r3, #0
 800aa12:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800aa14:	69bb      	ldr	r3, [r7, #24]
 800aa16:	2b01      	cmp	r3, #1
 800aa18:	d110      	bne.n	800aa3c <osThreadNew+0xf4>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800aa1e:	687a      	ldr	r2, [r7, #4]
 800aa20:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800aa22:	9202      	str	r2, [sp, #8]
 800aa24:	9301      	str	r3, [sp, #4]
 800aa26:	69fb      	ldr	r3, [r7, #28]
 800aa28:	9300      	str	r3, [sp, #0]
 800aa2a:	68bb      	ldr	r3, [r7, #8]
 800aa2c:	6a3a      	ldr	r2, [r7, #32]
 800aa2e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800aa30:	68f8      	ldr	r0, [r7, #12]
 800aa32:	f000 fec9 	bl	800b7c8 <xTaskCreateStatic>
 800aa36:	4603      	mov	r3, r0
 800aa38:	613b      	str	r3, [r7, #16]
 800aa3a:	e013      	b.n	800aa64 <osThreadNew+0x11c>
      #endif
    }
    else {
      if (mem == 0) {
 800aa3c:	69bb      	ldr	r3, [r7, #24]
 800aa3e:	2b00      	cmp	r3, #0
 800aa40:	d110      	bne.n	800aa64 <osThreadNew+0x11c>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800aa42:	6a3b      	ldr	r3, [r7, #32]
 800aa44:	b29a      	uxth	r2, r3
 800aa46:	f107 0310 	add.w	r3, r7, #16
 800aa4a:	9301      	str	r3, [sp, #4]
 800aa4c:	69fb      	ldr	r3, [r7, #28]
 800aa4e:	9300      	str	r3, [sp, #0]
 800aa50:	68bb      	ldr	r3, [r7, #8]
 800aa52:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800aa54:	68f8      	ldr	r0, [r7, #12]
 800aa56:	f000 ff17 	bl	800b888 <xTaskCreate>
 800aa5a:	4603      	mov	r3, r0
 800aa5c:	2b01      	cmp	r3, #1
 800aa5e:	d001      	beq.n	800aa64 <osThreadNew+0x11c>
            hTask = NULL;
 800aa60:	2300      	movs	r3, #0
 800aa62:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800aa64:	693b      	ldr	r3, [r7, #16]
}
 800aa66:	4618      	mov	r0, r3
 800aa68:	3728      	adds	r7, #40	@ 0x28
 800aa6a:	46bd      	mov	sp, r7
 800aa6c:	bd80      	pop	{r7, pc}

0800aa6e <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800aa6e:	b580      	push	{r7, lr}
 800aa70:	b084      	sub	sp, #16
 800aa72:	af00      	add	r7, sp, #0
 800aa74:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800aa76:	f3ef 8305 	mrs	r3, IPSR
 800aa7a:	60bb      	str	r3, [r7, #8]
  return(result);
 800aa7c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800aa7e:	2b00      	cmp	r3, #0
 800aa80:	d003      	beq.n	800aa8a <osDelay+0x1c>
    stat = osErrorISR;
 800aa82:	f06f 0305 	mvn.w	r3, #5
 800aa86:	60fb      	str	r3, [r7, #12]
 800aa88:	e007      	b.n	800aa9a <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800aa8a:	2300      	movs	r3, #0
 800aa8c:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	2b00      	cmp	r3, #0
 800aa92:	d002      	beq.n	800aa9a <osDelay+0x2c>
      vTaskDelay(ticks);
 800aa94:	6878      	ldr	r0, [r7, #4]
 800aa96:	f001 f855 	bl	800bb44 <vTaskDelay>
    }
  }

  return (stat);
 800aa9a:	68fb      	ldr	r3, [r7, #12]
}
 800aa9c:	4618      	mov	r0, r3
 800aa9e:	3710      	adds	r7, #16
 800aaa0:	46bd      	mov	sp, r7
 800aaa2:	bd80      	pop	{r7, pc}

0800aaa4 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800aaa4:	b580      	push	{r7, lr}
 800aaa6:	b08a      	sub	sp, #40	@ 0x28
 800aaa8:	af02      	add	r7, sp, #8
 800aaaa:	60f8      	str	r0, [r7, #12]
 800aaac:	60b9      	str	r1, [r7, #8]
 800aaae:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800aab0:	2300      	movs	r3, #0
 800aab2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800aab4:	f3ef 8305 	mrs	r3, IPSR
 800aab8:	613b      	str	r3, [r7, #16]
  return(result);
 800aaba:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800aabc:	2b00      	cmp	r3, #0
 800aabe:	d15f      	bne.n	800ab80 <osMessageQueueNew+0xdc>
 800aac0:	68fb      	ldr	r3, [r7, #12]
 800aac2:	2b00      	cmp	r3, #0
 800aac4:	d05c      	beq.n	800ab80 <osMessageQueueNew+0xdc>
 800aac6:	68bb      	ldr	r3, [r7, #8]
 800aac8:	2b00      	cmp	r3, #0
 800aaca:	d059      	beq.n	800ab80 <osMessageQueueNew+0xdc>
    mem = -1;
 800aacc:	f04f 33ff 	mov.w	r3, #4294967295
 800aad0:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	2b00      	cmp	r3, #0
 800aad6:	d029      	beq.n	800ab2c <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	689b      	ldr	r3, [r3, #8]
 800aadc:	2b00      	cmp	r3, #0
 800aade:	d012      	beq.n	800ab06 <osMessageQueueNew+0x62>
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	68db      	ldr	r3, [r3, #12]
 800aae4:	2b4f      	cmp	r3, #79	@ 0x4f
 800aae6:	d90e      	bls.n	800ab06 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800aae8:	687b      	ldr	r3, [r7, #4]
 800aaea:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800aaec:	2b00      	cmp	r3, #0
 800aaee:	d00a      	beq.n	800ab06 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	695a      	ldr	r2, [r3, #20]
 800aaf4:	68fb      	ldr	r3, [r7, #12]
 800aaf6:	68b9      	ldr	r1, [r7, #8]
 800aaf8:	fb01 f303 	mul.w	r3, r1, r3
 800aafc:	429a      	cmp	r2, r3
 800aafe:	d302      	bcc.n	800ab06 <osMessageQueueNew+0x62>
        mem = 1;
 800ab00:	2301      	movs	r3, #1
 800ab02:	61bb      	str	r3, [r7, #24]
 800ab04:	e014      	b.n	800ab30 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	689b      	ldr	r3, [r3, #8]
 800ab0a:	2b00      	cmp	r3, #0
 800ab0c:	d110      	bne.n	800ab30 <osMessageQueueNew+0x8c>
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	68db      	ldr	r3, [r3, #12]
 800ab12:	2b00      	cmp	r3, #0
 800ab14:	d10c      	bne.n	800ab30 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800ab1a:	2b00      	cmp	r3, #0
 800ab1c:	d108      	bne.n	800ab30 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	695b      	ldr	r3, [r3, #20]
 800ab22:	2b00      	cmp	r3, #0
 800ab24:	d104      	bne.n	800ab30 <osMessageQueueNew+0x8c>
          mem = 0;
 800ab26:	2300      	movs	r3, #0
 800ab28:	61bb      	str	r3, [r7, #24]
 800ab2a:	e001      	b.n	800ab30 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800ab2c:	2300      	movs	r3, #0
 800ab2e:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800ab30:	69bb      	ldr	r3, [r7, #24]
 800ab32:	2b01      	cmp	r3, #1
 800ab34:	d10b      	bne.n	800ab4e <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	691a      	ldr	r2, [r3, #16]
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	689b      	ldr	r3, [r3, #8]
 800ab3e:	2100      	movs	r1, #0
 800ab40:	9100      	str	r1, [sp, #0]
 800ab42:	68b9      	ldr	r1, [r7, #8]
 800ab44:	68f8      	ldr	r0, [r7, #12]
 800ab46:	f000 f973 	bl	800ae30 <xQueueGenericCreateStatic>
 800ab4a:	61f8      	str	r0, [r7, #28]
 800ab4c:	e008      	b.n	800ab60 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 800ab4e:	69bb      	ldr	r3, [r7, #24]
 800ab50:	2b00      	cmp	r3, #0
 800ab52:	d105      	bne.n	800ab60 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800ab54:	2200      	movs	r2, #0
 800ab56:	68b9      	ldr	r1, [r7, #8]
 800ab58:	68f8      	ldr	r0, [r7, #12]
 800ab5a:	f000 f9e6 	bl	800af2a <xQueueGenericCreate>
 800ab5e:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800ab60:	69fb      	ldr	r3, [r7, #28]
 800ab62:	2b00      	cmp	r3, #0
 800ab64:	d00c      	beq.n	800ab80 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	2b00      	cmp	r3, #0
 800ab6a:	d003      	beq.n	800ab74 <osMessageQueueNew+0xd0>
        name = attr->name;
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	681b      	ldr	r3, [r3, #0]
 800ab70:	617b      	str	r3, [r7, #20]
 800ab72:	e001      	b.n	800ab78 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800ab74:	2300      	movs	r3, #0
 800ab76:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800ab78:	6979      	ldr	r1, [r7, #20]
 800ab7a:	69f8      	ldr	r0, [r7, #28]
 800ab7c:	f000 fdc6 	bl	800b70c <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800ab80:	69fb      	ldr	r3, [r7, #28]
}
 800ab82:	4618      	mov	r0, r3
 800ab84:	3720      	adds	r7, #32
 800ab86:	46bd      	mov	sp, r7
 800ab88:	bd80      	pop	{r7, pc}
	...

0800ab8c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800ab8c:	b480      	push	{r7}
 800ab8e:	b085      	sub	sp, #20
 800ab90:	af00      	add	r7, sp, #0
 800ab92:	60f8      	str	r0, [r7, #12]
 800ab94:	60b9      	str	r1, [r7, #8]
 800ab96:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800ab98:	68fb      	ldr	r3, [r7, #12]
 800ab9a:	4a07      	ldr	r2, [pc, #28]	@ (800abb8 <vApplicationGetIdleTaskMemory+0x2c>)
 800ab9c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800ab9e:	68bb      	ldr	r3, [r7, #8]
 800aba0:	4a06      	ldr	r2, [pc, #24]	@ (800abbc <vApplicationGetIdleTaskMemory+0x30>)
 800aba2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	f44f 722f 	mov.w	r2, #700	@ 0x2bc
 800abaa:	601a      	str	r2, [r3, #0]
}
 800abac:	bf00      	nop
 800abae:	3714      	adds	r7, #20
 800abb0:	46bd      	mov	sp, r7
 800abb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abb6:	4770      	bx	lr
 800abb8:	20000544 	.word	0x20000544
 800abbc:	200005ec 	.word	0x200005ec

0800abc0 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800abc0:	b480      	push	{r7}
 800abc2:	b085      	sub	sp, #20
 800abc4:	af00      	add	r7, sp, #0
 800abc6:	60f8      	str	r0, [r7, #12]
 800abc8:	60b9      	str	r1, [r7, #8]
 800abca:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800abcc:	68fb      	ldr	r3, [r7, #12]
 800abce:	4a07      	ldr	r2, [pc, #28]	@ (800abec <vApplicationGetTimerTaskMemory+0x2c>)
 800abd0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800abd2:	68bb      	ldr	r3, [r7, #8]
 800abd4:	4a06      	ldr	r2, [pc, #24]	@ (800abf0 <vApplicationGetTimerTaskMemory+0x30>)
 800abd6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	f44f 62af 	mov.w	r2, #1400	@ 0x578
 800abde:	601a      	str	r2, [r3, #0]
}
 800abe0:	bf00      	nop
 800abe2:	3714      	adds	r7, #20
 800abe4:	46bd      	mov	sp, r7
 800abe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abea:	4770      	bx	lr
 800abec:	200010dc 	.word	0x200010dc
 800abf0:	20001184 	.word	0x20001184

0800abf4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800abf4:	b480      	push	{r7}
 800abf6:	b083      	sub	sp, #12
 800abf8:	af00      	add	r7, sp, #0
 800abfa:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	f103 0208 	add.w	r2, r3, #8
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	f04f 32ff 	mov.w	r2, #4294967295
 800ac0c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ac0e:	687b      	ldr	r3, [r7, #4]
 800ac10:	f103 0208 	add.w	r2, r3, #8
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	f103 0208 	add.w	r2, r3, #8
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	2200      	movs	r2, #0
 800ac26:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800ac28:	bf00      	nop
 800ac2a:	370c      	adds	r7, #12
 800ac2c:	46bd      	mov	sp, r7
 800ac2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac32:	4770      	bx	lr

0800ac34 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800ac34:	b480      	push	{r7}
 800ac36:	b083      	sub	sp, #12
 800ac38:	af00      	add	r7, sp, #0
 800ac3a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	2200      	movs	r2, #0
 800ac40:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800ac42:	bf00      	nop
 800ac44:	370c      	adds	r7, #12
 800ac46:	46bd      	mov	sp, r7
 800ac48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac4c:	4770      	bx	lr

0800ac4e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800ac4e:	b480      	push	{r7}
 800ac50:	b085      	sub	sp, #20
 800ac52:	af00      	add	r7, sp, #0
 800ac54:	6078      	str	r0, [r7, #4]
 800ac56:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	685b      	ldr	r3, [r3, #4]
 800ac5c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800ac5e:	683b      	ldr	r3, [r7, #0]
 800ac60:	68fa      	ldr	r2, [r7, #12]
 800ac62:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800ac64:	68fb      	ldr	r3, [r7, #12]
 800ac66:	689a      	ldr	r2, [r3, #8]
 800ac68:	683b      	ldr	r3, [r7, #0]
 800ac6a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800ac6c:	68fb      	ldr	r3, [r7, #12]
 800ac6e:	689b      	ldr	r3, [r3, #8]
 800ac70:	683a      	ldr	r2, [r7, #0]
 800ac72:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800ac74:	68fb      	ldr	r3, [r7, #12]
 800ac76:	683a      	ldr	r2, [r7, #0]
 800ac78:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800ac7a:	683b      	ldr	r3, [r7, #0]
 800ac7c:	687a      	ldr	r2, [r7, #4]
 800ac7e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800ac80:	687b      	ldr	r3, [r7, #4]
 800ac82:	681b      	ldr	r3, [r3, #0]
 800ac84:	1c5a      	adds	r2, r3, #1
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	601a      	str	r2, [r3, #0]
}
 800ac8a:	bf00      	nop
 800ac8c:	3714      	adds	r7, #20
 800ac8e:	46bd      	mov	sp, r7
 800ac90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac94:	4770      	bx	lr

0800ac96 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800ac96:	b480      	push	{r7}
 800ac98:	b085      	sub	sp, #20
 800ac9a:	af00      	add	r7, sp, #0
 800ac9c:	6078      	str	r0, [r7, #4]
 800ac9e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800aca0:	683b      	ldr	r3, [r7, #0]
 800aca2:	681b      	ldr	r3, [r3, #0]
 800aca4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800aca6:	68bb      	ldr	r3, [r7, #8]
 800aca8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800acac:	d103      	bne.n	800acb6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	691b      	ldr	r3, [r3, #16]
 800acb2:	60fb      	str	r3, [r7, #12]
 800acb4:	e00c      	b.n	800acd0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	3308      	adds	r3, #8
 800acba:	60fb      	str	r3, [r7, #12]
 800acbc:	e002      	b.n	800acc4 <vListInsert+0x2e>
 800acbe:	68fb      	ldr	r3, [r7, #12]
 800acc0:	685b      	ldr	r3, [r3, #4]
 800acc2:	60fb      	str	r3, [r7, #12]
 800acc4:	68fb      	ldr	r3, [r7, #12]
 800acc6:	685b      	ldr	r3, [r3, #4]
 800acc8:	681b      	ldr	r3, [r3, #0]
 800acca:	68ba      	ldr	r2, [r7, #8]
 800accc:	429a      	cmp	r2, r3
 800acce:	d2f6      	bcs.n	800acbe <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800acd0:	68fb      	ldr	r3, [r7, #12]
 800acd2:	685a      	ldr	r2, [r3, #4]
 800acd4:	683b      	ldr	r3, [r7, #0]
 800acd6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800acd8:	683b      	ldr	r3, [r7, #0]
 800acda:	685b      	ldr	r3, [r3, #4]
 800acdc:	683a      	ldr	r2, [r7, #0]
 800acde:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800ace0:	683b      	ldr	r3, [r7, #0]
 800ace2:	68fa      	ldr	r2, [r7, #12]
 800ace4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800ace6:	68fb      	ldr	r3, [r7, #12]
 800ace8:	683a      	ldr	r2, [r7, #0]
 800acea:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800acec:	683b      	ldr	r3, [r7, #0]
 800acee:	687a      	ldr	r2, [r7, #4]
 800acf0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	681b      	ldr	r3, [r3, #0]
 800acf6:	1c5a      	adds	r2, r3, #1
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	601a      	str	r2, [r3, #0]
}
 800acfc:	bf00      	nop
 800acfe:	3714      	adds	r7, #20
 800ad00:	46bd      	mov	sp, r7
 800ad02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad06:	4770      	bx	lr

0800ad08 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800ad08:	b480      	push	{r7}
 800ad0a:	b085      	sub	sp, #20
 800ad0c:	af00      	add	r7, sp, #0
 800ad0e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	691b      	ldr	r3, [r3, #16]
 800ad14:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	685b      	ldr	r3, [r3, #4]
 800ad1a:	687a      	ldr	r2, [r7, #4]
 800ad1c:	6892      	ldr	r2, [r2, #8]
 800ad1e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	689b      	ldr	r3, [r3, #8]
 800ad24:	687a      	ldr	r2, [r7, #4]
 800ad26:	6852      	ldr	r2, [r2, #4]
 800ad28:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800ad2a:	68fb      	ldr	r3, [r7, #12]
 800ad2c:	685b      	ldr	r3, [r3, #4]
 800ad2e:	687a      	ldr	r2, [r7, #4]
 800ad30:	429a      	cmp	r2, r3
 800ad32:	d103      	bne.n	800ad3c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	689a      	ldr	r2, [r3, #8]
 800ad38:	68fb      	ldr	r3, [r7, #12]
 800ad3a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	2200      	movs	r2, #0
 800ad40:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800ad42:	68fb      	ldr	r3, [r7, #12]
 800ad44:	681b      	ldr	r3, [r3, #0]
 800ad46:	1e5a      	subs	r2, r3, #1
 800ad48:	68fb      	ldr	r3, [r7, #12]
 800ad4a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800ad4c:	68fb      	ldr	r3, [r7, #12]
 800ad4e:	681b      	ldr	r3, [r3, #0]
}
 800ad50:	4618      	mov	r0, r3
 800ad52:	3714      	adds	r7, #20
 800ad54:	46bd      	mov	sp, r7
 800ad56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad5a:	4770      	bx	lr

0800ad5c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800ad5c:	b580      	push	{r7, lr}
 800ad5e:	b084      	sub	sp, #16
 800ad60:	af00      	add	r7, sp, #0
 800ad62:	6078      	str	r0, [r7, #4]
 800ad64:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800ad6a:	68fb      	ldr	r3, [r7, #12]
 800ad6c:	2b00      	cmp	r3, #0
 800ad6e:	d10b      	bne.n	800ad88 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800ad70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad74:	f383 8811 	msr	BASEPRI, r3
 800ad78:	f3bf 8f6f 	isb	sy
 800ad7c:	f3bf 8f4f 	dsb	sy
 800ad80:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800ad82:	bf00      	nop
 800ad84:	bf00      	nop
 800ad86:	e7fd      	b.n	800ad84 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800ad88:	f002 f8e6 	bl	800cf58 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800ad8c:	68fb      	ldr	r3, [r7, #12]
 800ad8e:	681a      	ldr	r2, [r3, #0]
 800ad90:	68fb      	ldr	r3, [r7, #12]
 800ad92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ad94:	68f9      	ldr	r1, [r7, #12]
 800ad96:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800ad98:	fb01 f303 	mul.w	r3, r1, r3
 800ad9c:	441a      	add	r2, r3
 800ad9e:	68fb      	ldr	r3, [r7, #12]
 800ada0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800ada2:	68fb      	ldr	r3, [r7, #12]
 800ada4:	2200      	movs	r2, #0
 800ada6:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800ada8:	68fb      	ldr	r3, [r7, #12]
 800adaa:	681a      	ldr	r2, [r3, #0]
 800adac:	68fb      	ldr	r3, [r7, #12]
 800adae:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800adb0:	68fb      	ldr	r3, [r7, #12]
 800adb2:	681a      	ldr	r2, [r3, #0]
 800adb4:	68fb      	ldr	r3, [r7, #12]
 800adb6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800adb8:	3b01      	subs	r3, #1
 800adba:	68f9      	ldr	r1, [r7, #12]
 800adbc:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800adbe:	fb01 f303 	mul.w	r3, r1, r3
 800adc2:	441a      	add	r2, r3
 800adc4:	68fb      	ldr	r3, [r7, #12]
 800adc6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800adc8:	68fb      	ldr	r3, [r7, #12]
 800adca:	22ff      	movs	r2, #255	@ 0xff
 800adcc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800add0:	68fb      	ldr	r3, [r7, #12]
 800add2:	22ff      	movs	r2, #255	@ 0xff
 800add4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800add8:	683b      	ldr	r3, [r7, #0]
 800adda:	2b00      	cmp	r3, #0
 800addc:	d114      	bne.n	800ae08 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800adde:	68fb      	ldr	r3, [r7, #12]
 800ade0:	691b      	ldr	r3, [r3, #16]
 800ade2:	2b00      	cmp	r3, #0
 800ade4:	d01a      	beq.n	800ae1c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ade6:	68fb      	ldr	r3, [r7, #12]
 800ade8:	3310      	adds	r3, #16
 800adea:	4618      	mov	r0, r3
 800adec:	f001 f97e 	bl	800c0ec <xTaskRemoveFromEventList>
 800adf0:	4603      	mov	r3, r0
 800adf2:	2b00      	cmp	r3, #0
 800adf4:	d012      	beq.n	800ae1c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800adf6:	4b0d      	ldr	r3, [pc, #52]	@ (800ae2c <xQueueGenericReset+0xd0>)
 800adf8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800adfc:	601a      	str	r2, [r3, #0]
 800adfe:	f3bf 8f4f 	dsb	sy
 800ae02:	f3bf 8f6f 	isb	sy
 800ae06:	e009      	b.n	800ae1c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800ae08:	68fb      	ldr	r3, [r7, #12]
 800ae0a:	3310      	adds	r3, #16
 800ae0c:	4618      	mov	r0, r3
 800ae0e:	f7ff fef1 	bl	800abf4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800ae12:	68fb      	ldr	r3, [r7, #12]
 800ae14:	3324      	adds	r3, #36	@ 0x24
 800ae16:	4618      	mov	r0, r3
 800ae18:	f7ff feec 	bl	800abf4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800ae1c:	f002 f8ce 	bl	800cfbc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800ae20:	2301      	movs	r3, #1
}
 800ae22:	4618      	mov	r0, r3
 800ae24:	3710      	adds	r7, #16
 800ae26:	46bd      	mov	sp, r7
 800ae28:	bd80      	pop	{r7, pc}
 800ae2a:	bf00      	nop
 800ae2c:	e000ed04 	.word	0xe000ed04

0800ae30 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800ae30:	b580      	push	{r7, lr}
 800ae32:	b08e      	sub	sp, #56	@ 0x38
 800ae34:	af02      	add	r7, sp, #8
 800ae36:	60f8      	str	r0, [r7, #12]
 800ae38:	60b9      	str	r1, [r7, #8]
 800ae3a:	607a      	str	r2, [r7, #4]
 800ae3c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800ae3e:	68fb      	ldr	r3, [r7, #12]
 800ae40:	2b00      	cmp	r3, #0
 800ae42:	d10b      	bne.n	800ae5c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800ae44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae48:	f383 8811 	msr	BASEPRI, r3
 800ae4c:	f3bf 8f6f 	isb	sy
 800ae50:	f3bf 8f4f 	dsb	sy
 800ae54:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800ae56:	bf00      	nop
 800ae58:	bf00      	nop
 800ae5a:	e7fd      	b.n	800ae58 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800ae5c:	683b      	ldr	r3, [r7, #0]
 800ae5e:	2b00      	cmp	r3, #0
 800ae60:	d10b      	bne.n	800ae7a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800ae62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae66:	f383 8811 	msr	BASEPRI, r3
 800ae6a:	f3bf 8f6f 	isb	sy
 800ae6e:	f3bf 8f4f 	dsb	sy
 800ae72:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800ae74:	bf00      	nop
 800ae76:	bf00      	nop
 800ae78:	e7fd      	b.n	800ae76 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	2b00      	cmp	r3, #0
 800ae7e:	d002      	beq.n	800ae86 <xQueueGenericCreateStatic+0x56>
 800ae80:	68bb      	ldr	r3, [r7, #8]
 800ae82:	2b00      	cmp	r3, #0
 800ae84:	d001      	beq.n	800ae8a <xQueueGenericCreateStatic+0x5a>
 800ae86:	2301      	movs	r3, #1
 800ae88:	e000      	b.n	800ae8c <xQueueGenericCreateStatic+0x5c>
 800ae8a:	2300      	movs	r3, #0
 800ae8c:	2b00      	cmp	r3, #0
 800ae8e:	d10b      	bne.n	800aea8 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800ae90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae94:	f383 8811 	msr	BASEPRI, r3
 800ae98:	f3bf 8f6f 	isb	sy
 800ae9c:	f3bf 8f4f 	dsb	sy
 800aea0:	623b      	str	r3, [r7, #32]
}
 800aea2:	bf00      	nop
 800aea4:	bf00      	nop
 800aea6:	e7fd      	b.n	800aea4 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	2b00      	cmp	r3, #0
 800aeac:	d102      	bne.n	800aeb4 <xQueueGenericCreateStatic+0x84>
 800aeae:	68bb      	ldr	r3, [r7, #8]
 800aeb0:	2b00      	cmp	r3, #0
 800aeb2:	d101      	bne.n	800aeb8 <xQueueGenericCreateStatic+0x88>
 800aeb4:	2301      	movs	r3, #1
 800aeb6:	e000      	b.n	800aeba <xQueueGenericCreateStatic+0x8a>
 800aeb8:	2300      	movs	r3, #0
 800aeba:	2b00      	cmp	r3, #0
 800aebc:	d10b      	bne.n	800aed6 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800aebe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aec2:	f383 8811 	msr	BASEPRI, r3
 800aec6:	f3bf 8f6f 	isb	sy
 800aeca:	f3bf 8f4f 	dsb	sy
 800aece:	61fb      	str	r3, [r7, #28]
}
 800aed0:	bf00      	nop
 800aed2:	bf00      	nop
 800aed4:	e7fd      	b.n	800aed2 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800aed6:	2350      	movs	r3, #80	@ 0x50
 800aed8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800aeda:	697b      	ldr	r3, [r7, #20]
 800aedc:	2b50      	cmp	r3, #80	@ 0x50
 800aede:	d00b      	beq.n	800aef8 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800aee0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aee4:	f383 8811 	msr	BASEPRI, r3
 800aee8:	f3bf 8f6f 	isb	sy
 800aeec:	f3bf 8f4f 	dsb	sy
 800aef0:	61bb      	str	r3, [r7, #24]
}
 800aef2:	bf00      	nop
 800aef4:	bf00      	nop
 800aef6:	e7fd      	b.n	800aef4 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800aef8:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800aefa:	683b      	ldr	r3, [r7, #0]
 800aefc:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800aefe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af00:	2b00      	cmp	r3, #0
 800af02:	d00d      	beq.n	800af20 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800af04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af06:	2201      	movs	r2, #1
 800af08:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800af0c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800af10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af12:	9300      	str	r3, [sp, #0]
 800af14:	4613      	mov	r3, r2
 800af16:	687a      	ldr	r2, [r7, #4]
 800af18:	68b9      	ldr	r1, [r7, #8]
 800af1a:	68f8      	ldr	r0, [r7, #12]
 800af1c:	f000 f840 	bl	800afa0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800af20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800af22:	4618      	mov	r0, r3
 800af24:	3730      	adds	r7, #48	@ 0x30
 800af26:	46bd      	mov	sp, r7
 800af28:	bd80      	pop	{r7, pc}

0800af2a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800af2a:	b580      	push	{r7, lr}
 800af2c:	b08a      	sub	sp, #40	@ 0x28
 800af2e:	af02      	add	r7, sp, #8
 800af30:	60f8      	str	r0, [r7, #12]
 800af32:	60b9      	str	r1, [r7, #8]
 800af34:	4613      	mov	r3, r2
 800af36:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800af38:	68fb      	ldr	r3, [r7, #12]
 800af3a:	2b00      	cmp	r3, #0
 800af3c:	d10b      	bne.n	800af56 <xQueueGenericCreate+0x2c>
	__asm volatile
 800af3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af42:	f383 8811 	msr	BASEPRI, r3
 800af46:	f3bf 8f6f 	isb	sy
 800af4a:	f3bf 8f4f 	dsb	sy
 800af4e:	613b      	str	r3, [r7, #16]
}
 800af50:	bf00      	nop
 800af52:	bf00      	nop
 800af54:	e7fd      	b.n	800af52 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800af56:	68fb      	ldr	r3, [r7, #12]
 800af58:	68ba      	ldr	r2, [r7, #8]
 800af5a:	fb02 f303 	mul.w	r3, r2, r3
 800af5e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800af60:	69fb      	ldr	r3, [r7, #28]
 800af62:	3350      	adds	r3, #80	@ 0x50
 800af64:	4618      	mov	r0, r3
 800af66:	f002 f919 	bl	800d19c <pvPortMalloc>
 800af6a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800af6c:	69bb      	ldr	r3, [r7, #24]
 800af6e:	2b00      	cmp	r3, #0
 800af70:	d011      	beq.n	800af96 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800af72:	69bb      	ldr	r3, [r7, #24]
 800af74:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800af76:	697b      	ldr	r3, [r7, #20]
 800af78:	3350      	adds	r3, #80	@ 0x50
 800af7a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800af7c:	69bb      	ldr	r3, [r7, #24]
 800af7e:	2200      	movs	r2, #0
 800af80:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800af84:	79fa      	ldrb	r2, [r7, #7]
 800af86:	69bb      	ldr	r3, [r7, #24]
 800af88:	9300      	str	r3, [sp, #0]
 800af8a:	4613      	mov	r3, r2
 800af8c:	697a      	ldr	r2, [r7, #20]
 800af8e:	68b9      	ldr	r1, [r7, #8]
 800af90:	68f8      	ldr	r0, [r7, #12]
 800af92:	f000 f805 	bl	800afa0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800af96:	69bb      	ldr	r3, [r7, #24]
	}
 800af98:	4618      	mov	r0, r3
 800af9a:	3720      	adds	r7, #32
 800af9c:	46bd      	mov	sp, r7
 800af9e:	bd80      	pop	{r7, pc}

0800afa0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800afa0:	b580      	push	{r7, lr}
 800afa2:	b084      	sub	sp, #16
 800afa4:	af00      	add	r7, sp, #0
 800afa6:	60f8      	str	r0, [r7, #12]
 800afa8:	60b9      	str	r1, [r7, #8]
 800afaa:	607a      	str	r2, [r7, #4]
 800afac:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800afae:	68bb      	ldr	r3, [r7, #8]
 800afb0:	2b00      	cmp	r3, #0
 800afb2:	d103      	bne.n	800afbc <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800afb4:	69bb      	ldr	r3, [r7, #24]
 800afb6:	69ba      	ldr	r2, [r7, #24]
 800afb8:	601a      	str	r2, [r3, #0]
 800afba:	e002      	b.n	800afc2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800afbc:	69bb      	ldr	r3, [r7, #24]
 800afbe:	687a      	ldr	r2, [r7, #4]
 800afc0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800afc2:	69bb      	ldr	r3, [r7, #24]
 800afc4:	68fa      	ldr	r2, [r7, #12]
 800afc6:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800afc8:	69bb      	ldr	r3, [r7, #24]
 800afca:	68ba      	ldr	r2, [r7, #8]
 800afcc:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800afce:	2101      	movs	r1, #1
 800afd0:	69b8      	ldr	r0, [r7, #24]
 800afd2:	f7ff fec3 	bl	800ad5c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800afd6:	69bb      	ldr	r3, [r7, #24]
 800afd8:	78fa      	ldrb	r2, [r7, #3]
 800afda:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800afde:	bf00      	nop
 800afe0:	3710      	adds	r7, #16
 800afe2:	46bd      	mov	sp, r7
 800afe4:	bd80      	pop	{r7, pc}
	...

0800afe8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800afe8:	b580      	push	{r7, lr}
 800afea:	b08e      	sub	sp, #56	@ 0x38
 800afec:	af00      	add	r7, sp, #0
 800afee:	60f8      	str	r0, [r7, #12]
 800aff0:	60b9      	str	r1, [r7, #8]
 800aff2:	607a      	str	r2, [r7, #4]
 800aff4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800aff6:	2300      	movs	r3, #0
 800aff8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800affa:	68fb      	ldr	r3, [r7, #12]
 800affc:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800affe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b000:	2b00      	cmp	r3, #0
 800b002:	d10b      	bne.n	800b01c <xQueueGenericSend+0x34>
	__asm volatile
 800b004:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b008:	f383 8811 	msr	BASEPRI, r3
 800b00c:	f3bf 8f6f 	isb	sy
 800b010:	f3bf 8f4f 	dsb	sy
 800b014:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800b016:	bf00      	nop
 800b018:	bf00      	nop
 800b01a:	e7fd      	b.n	800b018 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b01c:	68bb      	ldr	r3, [r7, #8]
 800b01e:	2b00      	cmp	r3, #0
 800b020:	d103      	bne.n	800b02a <xQueueGenericSend+0x42>
 800b022:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b024:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b026:	2b00      	cmp	r3, #0
 800b028:	d101      	bne.n	800b02e <xQueueGenericSend+0x46>
 800b02a:	2301      	movs	r3, #1
 800b02c:	e000      	b.n	800b030 <xQueueGenericSend+0x48>
 800b02e:	2300      	movs	r3, #0
 800b030:	2b00      	cmp	r3, #0
 800b032:	d10b      	bne.n	800b04c <xQueueGenericSend+0x64>
	__asm volatile
 800b034:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b038:	f383 8811 	msr	BASEPRI, r3
 800b03c:	f3bf 8f6f 	isb	sy
 800b040:	f3bf 8f4f 	dsb	sy
 800b044:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800b046:	bf00      	nop
 800b048:	bf00      	nop
 800b04a:	e7fd      	b.n	800b048 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b04c:	683b      	ldr	r3, [r7, #0]
 800b04e:	2b02      	cmp	r3, #2
 800b050:	d103      	bne.n	800b05a <xQueueGenericSend+0x72>
 800b052:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b054:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b056:	2b01      	cmp	r3, #1
 800b058:	d101      	bne.n	800b05e <xQueueGenericSend+0x76>
 800b05a:	2301      	movs	r3, #1
 800b05c:	e000      	b.n	800b060 <xQueueGenericSend+0x78>
 800b05e:	2300      	movs	r3, #0
 800b060:	2b00      	cmp	r3, #0
 800b062:	d10b      	bne.n	800b07c <xQueueGenericSend+0x94>
	__asm volatile
 800b064:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b068:	f383 8811 	msr	BASEPRI, r3
 800b06c:	f3bf 8f6f 	isb	sy
 800b070:	f3bf 8f4f 	dsb	sy
 800b074:	623b      	str	r3, [r7, #32]
}
 800b076:	bf00      	nop
 800b078:	bf00      	nop
 800b07a:	e7fd      	b.n	800b078 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b07c:	f001 f9fc 	bl	800c478 <xTaskGetSchedulerState>
 800b080:	4603      	mov	r3, r0
 800b082:	2b00      	cmp	r3, #0
 800b084:	d102      	bne.n	800b08c <xQueueGenericSend+0xa4>
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	2b00      	cmp	r3, #0
 800b08a:	d101      	bne.n	800b090 <xQueueGenericSend+0xa8>
 800b08c:	2301      	movs	r3, #1
 800b08e:	e000      	b.n	800b092 <xQueueGenericSend+0xaa>
 800b090:	2300      	movs	r3, #0
 800b092:	2b00      	cmp	r3, #0
 800b094:	d10b      	bne.n	800b0ae <xQueueGenericSend+0xc6>
	__asm volatile
 800b096:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b09a:	f383 8811 	msr	BASEPRI, r3
 800b09e:	f3bf 8f6f 	isb	sy
 800b0a2:	f3bf 8f4f 	dsb	sy
 800b0a6:	61fb      	str	r3, [r7, #28]
}
 800b0a8:	bf00      	nop
 800b0aa:	bf00      	nop
 800b0ac:	e7fd      	b.n	800b0aa <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b0ae:	f001 ff53 	bl	800cf58 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b0b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b0b4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b0b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b0b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b0ba:	429a      	cmp	r2, r3
 800b0bc:	d302      	bcc.n	800b0c4 <xQueueGenericSend+0xdc>
 800b0be:	683b      	ldr	r3, [r7, #0]
 800b0c0:	2b02      	cmp	r3, #2
 800b0c2:	d129      	bne.n	800b118 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b0c4:	683a      	ldr	r2, [r7, #0]
 800b0c6:	68b9      	ldr	r1, [r7, #8]
 800b0c8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b0ca:	f000 fa0f 	bl	800b4ec <prvCopyDataToQueue>
 800b0ce:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b0d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b0d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b0d4:	2b00      	cmp	r3, #0
 800b0d6:	d010      	beq.n	800b0fa <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b0d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b0da:	3324      	adds	r3, #36	@ 0x24
 800b0dc:	4618      	mov	r0, r3
 800b0de:	f001 f805 	bl	800c0ec <xTaskRemoveFromEventList>
 800b0e2:	4603      	mov	r3, r0
 800b0e4:	2b00      	cmp	r3, #0
 800b0e6:	d013      	beq.n	800b110 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800b0e8:	4b3f      	ldr	r3, [pc, #252]	@ (800b1e8 <xQueueGenericSend+0x200>)
 800b0ea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b0ee:	601a      	str	r2, [r3, #0]
 800b0f0:	f3bf 8f4f 	dsb	sy
 800b0f4:	f3bf 8f6f 	isb	sy
 800b0f8:	e00a      	b.n	800b110 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800b0fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b0fc:	2b00      	cmp	r3, #0
 800b0fe:	d007      	beq.n	800b110 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800b100:	4b39      	ldr	r3, [pc, #228]	@ (800b1e8 <xQueueGenericSend+0x200>)
 800b102:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b106:	601a      	str	r2, [r3, #0]
 800b108:	f3bf 8f4f 	dsb	sy
 800b10c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800b110:	f001 ff54 	bl	800cfbc <vPortExitCritical>
				return pdPASS;
 800b114:	2301      	movs	r3, #1
 800b116:	e063      	b.n	800b1e0 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	2b00      	cmp	r3, #0
 800b11c:	d103      	bne.n	800b126 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b11e:	f001 ff4d 	bl	800cfbc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800b122:	2300      	movs	r3, #0
 800b124:	e05c      	b.n	800b1e0 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b126:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b128:	2b00      	cmp	r3, #0
 800b12a:	d106      	bne.n	800b13a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b12c:	f107 0314 	add.w	r3, r7, #20
 800b130:	4618      	mov	r0, r3
 800b132:	f001 f83f 	bl	800c1b4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b136:	2301      	movs	r3, #1
 800b138:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b13a:	f001 ff3f 	bl	800cfbc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b13e:	f000 fda7 	bl	800bc90 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b142:	f001 ff09 	bl	800cf58 <vPortEnterCritical>
 800b146:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b148:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b14c:	b25b      	sxtb	r3, r3
 800b14e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b152:	d103      	bne.n	800b15c <xQueueGenericSend+0x174>
 800b154:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b156:	2200      	movs	r2, #0
 800b158:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b15c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b15e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b162:	b25b      	sxtb	r3, r3
 800b164:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b168:	d103      	bne.n	800b172 <xQueueGenericSend+0x18a>
 800b16a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b16c:	2200      	movs	r2, #0
 800b16e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b172:	f001 ff23 	bl	800cfbc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b176:	1d3a      	adds	r2, r7, #4
 800b178:	f107 0314 	add.w	r3, r7, #20
 800b17c:	4611      	mov	r1, r2
 800b17e:	4618      	mov	r0, r3
 800b180:	f001 f82e 	bl	800c1e0 <xTaskCheckForTimeOut>
 800b184:	4603      	mov	r3, r0
 800b186:	2b00      	cmp	r3, #0
 800b188:	d124      	bne.n	800b1d4 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800b18a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b18c:	f000 faa6 	bl	800b6dc <prvIsQueueFull>
 800b190:	4603      	mov	r3, r0
 800b192:	2b00      	cmp	r3, #0
 800b194:	d018      	beq.n	800b1c8 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800b196:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b198:	3310      	adds	r3, #16
 800b19a:	687a      	ldr	r2, [r7, #4]
 800b19c:	4611      	mov	r1, r2
 800b19e:	4618      	mov	r0, r3
 800b1a0:	f000 ff52 	bl	800c048 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800b1a4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b1a6:	f000 fa31 	bl	800b60c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800b1aa:	f000 fd7f 	bl	800bcac <xTaskResumeAll>
 800b1ae:	4603      	mov	r3, r0
 800b1b0:	2b00      	cmp	r3, #0
 800b1b2:	f47f af7c 	bne.w	800b0ae <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800b1b6:	4b0c      	ldr	r3, [pc, #48]	@ (800b1e8 <xQueueGenericSend+0x200>)
 800b1b8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b1bc:	601a      	str	r2, [r3, #0]
 800b1be:	f3bf 8f4f 	dsb	sy
 800b1c2:	f3bf 8f6f 	isb	sy
 800b1c6:	e772      	b.n	800b0ae <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800b1c8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b1ca:	f000 fa1f 	bl	800b60c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b1ce:	f000 fd6d 	bl	800bcac <xTaskResumeAll>
 800b1d2:	e76c      	b.n	800b0ae <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800b1d4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b1d6:	f000 fa19 	bl	800b60c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b1da:	f000 fd67 	bl	800bcac <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800b1de:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800b1e0:	4618      	mov	r0, r3
 800b1e2:	3738      	adds	r7, #56	@ 0x38
 800b1e4:	46bd      	mov	sp, r7
 800b1e6:	bd80      	pop	{r7, pc}
 800b1e8:	e000ed04 	.word	0xe000ed04

0800b1ec <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800b1ec:	b580      	push	{r7, lr}
 800b1ee:	b090      	sub	sp, #64	@ 0x40
 800b1f0:	af00      	add	r7, sp, #0
 800b1f2:	60f8      	str	r0, [r7, #12]
 800b1f4:	60b9      	str	r1, [r7, #8]
 800b1f6:	607a      	str	r2, [r7, #4]
 800b1f8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800b1fa:	68fb      	ldr	r3, [r7, #12]
 800b1fc:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800b1fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b200:	2b00      	cmp	r3, #0
 800b202:	d10b      	bne.n	800b21c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800b204:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b208:	f383 8811 	msr	BASEPRI, r3
 800b20c:	f3bf 8f6f 	isb	sy
 800b210:	f3bf 8f4f 	dsb	sy
 800b214:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800b216:	bf00      	nop
 800b218:	bf00      	nop
 800b21a:	e7fd      	b.n	800b218 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b21c:	68bb      	ldr	r3, [r7, #8]
 800b21e:	2b00      	cmp	r3, #0
 800b220:	d103      	bne.n	800b22a <xQueueGenericSendFromISR+0x3e>
 800b222:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b224:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b226:	2b00      	cmp	r3, #0
 800b228:	d101      	bne.n	800b22e <xQueueGenericSendFromISR+0x42>
 800b22a:	2301      	movs	r3, #1
 800b22c:	e000      	b.n	800b230 <xQueueGenericSendFromISR+0x44>
 800b22e:	2300      	movs	r3, #0
 800b230:	2b00      	cmp	r3, #0
 800b232:	d10b      	bne.n	800b24c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800b234:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b238:	f383 8811 	msr	BASEPRI, r3
 800b23c:	f3bf 8f6f 	isb	sy
 800b240:	f3bf 8f4f 	dsb	sy
 800b244:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800b246:	bf00      	nop
 800b248:	bf00      	nop
 800b24a:	e7fd      	b.n	800b248 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b24c:	683b      	ldr	r3, [r7, #0]
 800b24e:	2b02      	cmp	r3, #2
 800b250:	d103      	bne.n	800b25a <xQueueGenericSendFromISR+0x6e>
 800b252:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b254:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b256:	2b01      	cmp	r3, #1
 800b258:	d101      	bne.n	800b25e <xQueueGenericSendFromISR+0x72>
 800b25a:	2301      	movs	r3, #1
 800b25c:	e000      	b.n	800b260 <xQueueGenericSendFromISR+0x74>
 800b25e:	2300      	movs	r3, #0
 800b260:	2b00      	cmp	r3, #0
 800b262:	d10b      	bne.n	800b27c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800b264:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b268:	f383 8811 	msr	BASEPRI, r3
 800b26c:	f3bf 8f6f 	isb	sy
 800b270:	f3bf 8f4f 	dsb	sy
 800b274:	623b      	str	r3, [r7, #32]
}
 800b276:	bf00      	nop
 800b278:	bf00      	nop
 800b27a:	e7fd      	b.n	800b278 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b27c:	f001 ff4c 	bl	800d118 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800b280:	f3ef 8211 	mrs	r2, BASEPRI
 800b284:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b288:	f383 8811 	msr	BASEPRI, r3
 800b28c:	f3bf 8f6f 	isb	sy
 800b290:	f3bf 8f4f 	dsb	sy
 800b294:	61fa      	str	r2, [r7, #28]
 800b296:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800b298:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b29a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b29c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b29e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b2a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b2a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b2a4:	429a      	cmp	r2, r3
 800b2a6:	d302      	bcc.n	800b2ae <xQueueGenericSendFromISR+0xc2>
 800b2a8:	683b      	ldr	r3, [r7, #0]
 800b2aa:	2b02      	cmp	r3, #2
 800b2ac:	d12f      	bne.n	800b30e <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800b2ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b2b0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b2b4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b2b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b2ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b2bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b2be:	683a      	ldr	r2, [r7, #0]
 800b2c0:	68b9      	ldr	r1, [r7, #8]
 800b2c2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800b2c4:	f000 f912 	bl	800b4ec <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800b2c8:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800b2cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b2d0:	d112      	bne.n	800b2f8 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b2d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b2d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b2d6:	2b00      	cmp	r3, #0
 800b2d8:	d016      	beq.n	800b308 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b2da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b2dc:	3324      	adds	r3, #36	@ 0x24
 800b2de:	4618      	mov	r0, r3
 800b2e0:	f000 ff04 	bl	800c0ec <xTaskRemoveFromEventList>
 800b2e4:	4603      	mov	r3, r0
 800b2e6:	2b00      	cmp	r3, #0
 800b2e8:	d00e      	beq.n	800b308 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	2b00      	cmp	r3, #0
 800b2ee:	d00b      	beq.n	800b308 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	2201      	movs	r2, #1
 800b2f4:	601a      	str	r2, [r3, #0]
 800b2f6:	e007      	b.n	800b308 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800b2f8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800b2fc:	3301      	adds	r3, #1
 800b2fe:	b2db      	uxtb	r3, r3
 800b300:	b25a      	sxtb	r2, r3
 800b302:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b304:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800b308:	2301      	movs	r3, #1
 800b30a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800b30c:	e001      	b.n	800b312 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800b30e:	2300      	movs	r3, #0
 800b310:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b312:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b314:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800b316:	697b      	ldr	r3, [r7, #20]
 800b318:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800b31c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b31e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800b320:	4618      	mov	r0, r3
 800b322:	3740      	adds	r7, #64	@ 0x40
 800b324:	46bd      	mov	sp, r7
 800b326:	bd80      	pop	{r7, pc}

0800b328 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800b328:	b580      	push	{r7, lr}
 800b32a:	b08c      	sub	sp, #48	@ 0x30
 800b32c:	af00      	add	r7, sp, #0
 800b32e:	60f8      	str	r0, [r7, #12]
 800b330:	60b9      	str	r1, [r7, #8]
 800b332:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800b334:	2300      	movs	r3, #0
 800b336:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b338:	68fb      	ldr	r3, [r7, #12]
 800b33a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800b33c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b33e:	2b00      	cmp	r3, #0
 800b340:	d10b      	bne.n	800b35a <xQueueReceive+0x32>
	__asm volatile
 800b342:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b346:	f383 8811 	msr	BASEPRI, r3
 800b34a:	f3bf 8f6f 	isb	sy
 800b34e:	f3bf 8f4f 	dsb	sy
 800b352:	623b      	str	r3, [r7, #32]
}
 800b354:	bf00      	nop
 800b356:	bf00      	nop
 800b358:	e7fd      	b.n	800b356 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b35a:	68bb      	ldr	r3, [r7, #8]
 800b35c:	2b00      	cmp	r3, #0
 800b35e:	d103      	bne.n	800b368 <xQueueReceive+0x40>
 800b360:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b362:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b364:	2b00      	cmp	r3, #0
 800b366:	d101      	bne.n	800b36c <xQueueReceive+0x44>
 800b368:	2301      	movs	r3, #1
 800b36a:	e000      	b.n	800b36e <xQueueReceive+0x46>
 800b36c:	2300      	movs	r3, #0
 800b36e:	2b00      	cmp	r3, #0
 800b370:	d10b      	bne.n	800b38a <xQueueReceive+0x62>
	__asm volatile
 800b372:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b376:	f383 8811 	msr	BASEPRI, r3
 800b37a:	f3bf 8f6f 	isb	sy
 800b37e:	f3bf 8f4f 	dsb	sy
 800b382:	61fb      	str	r3, [r7, #28]
}
 800b384:	bf00      	nop
 800b386:	bf00      	nop
 800b388:	e7fd      	b.n	800b386 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b38a:	f001 f875 	bl	800c478 <xTaskGetSchedulerState>
 800b38e:	4603      	mov	r3, r0
 800b390:	2b00      	cmp	r3, #0
 800b392:	d102      	bne.n	800b39a <xQueueReceive+0x72>
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	2b00      	cmp	r3, #0
 800b398:	d101      	bne.n	800b39e <xQueueReceive+0x76>
 800b39a:	2301      	movs	r3, #1
 800b39c:	e000      	b.n	800b3a0 <xQueueReceive+0x78>
 800b39e:	2300      	movs	r3, #0
 800b3a0:	2b00      	cmp	r3, #0
 800b3a2:	d10b      	bne.n	800b3bc <xQueueReceive+0x94>
	__asm volatile
 800b3a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b3a8:	f383 8811 	msr	BASEPRI, r3
 800b3ac:	f3bf 8f6f 	isb	sy
 800b3b0:	f3bf 8f4f 	dsb	sy
 800b3b4:	61bb      	str	r3, [r7, #24]
}
 800b3b6:	bf00      	nop
 800b3b8:	bf00      	nop
 800b3ba:	e7fd      	b.n	800b3b8 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b3bc:	f001 fdcc 	bl	800cf58 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b3c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b3c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b3c4:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b3c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b3c8:	2b00      	cmp	r3, #0
 800b3ca:	d01f      	beq.n	800b40c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800b3cc:	68b9      	ldr	r1, [r7, #8]
 800b3ce:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b3d0:	f000 f8f6 	bl	800b5c0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800b3d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b3d6:	1e5a      	subs	r2, r3, #1
 800b3d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b3da:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b3dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b3de:	691b      	ldr	r3, [r3, #16]
 800b3e0:	2b00      	cmp	r3, #0
 800b3e2:	d00f      	beq.n	800b404 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b3e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b3e6:	3310      	adds	r3, #16
 800b3e8:	4618      	mov	r0, r3
 800b3ea:	f000 fe7f 	bl	800c0ec <xTaskRemoveFromEventList>
 800b3ee:	4603      	mov	r3, r0
 800b3f0:	2b00      	cmp	r3, #0
 800b3f2:	d007      	beq.n	800b404 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800b3f4:	4b3c      	ldr	r3, [pc, #240]	@ (800b4e8 <xQueueReceive+0x1c0>)
 800b3f6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b3fa:	601a      	str	r2, [r3, #0]
 800b3fc:	f3bf 8f4f 	dsb	sy
 800b400:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800b404:	f001 fdda 	bl	800cfbc <vPortExitCritical>
				return pdPASS;
 800b408:	2301      	movs	r3, #1
 800b40a:	e069      	b.n	800b4e0 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	2b00      	cmp	r3, #0
 800b410:	d103      	bne.n	800b41a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b412:	f001 fdd3 	bl	800cfbc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800b416:	2300      	movs	r3, #0
 800b418:	e062      	b.n	800b4e0 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b41a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b41c:	2b00      	cmp	r3, #0
 800b41e:	d106      	bne.n	800b42e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b420:	f107 0310 	add.w	r3, r7, #16
 800b424:	4618      	mov	r0, r3
 800b426:	f000 fec5 	bl	800c1b4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b42a:	2301      	movs	r3, #1
 800b42c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b42e:	f001 fdc5 	bl	800cfbc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b432:	f000 fc2d 	bl	800bc90 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b436:	f001 fd8f 	bl	800cf58 <vPortEnterCritical>
 800b43a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b43c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b440:	b25b      	sxtb	r3, r3
 800b442:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b446:	d103      	bne.n	800b450 <xQueueReceive+0x128>
 800b448:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b44a:	2200      	movs	r2, #0
 800b44c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b450:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b452:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b456:	b25b      	sxtb	r3, r3
 800b458:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b45c:	d103      	bne.n	800b466 <xQueueReceive+0x13e>
 800b45e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b460:	2200      	movs	r2, #0
 800b462:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b466:	f001 fda9 	bl	800cfbc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b46a:	1d3a      	adds	r2, r7, #4
 800b46c:	f107 0310 	add.w	r3, r7, #16
 800b470:	4611      	mov	r1, r2
 800b472:	4618      	mov	r0, r3
 800b474:	f000 feb4 	bl	800c1e0 <xTaskCheckForTimeOut>
 800b478:	4603      	mov	r3, r0
 800b47a:	2b00      	cmp	r3, #0
 800b47c:	d123      	bne.n	800b4c6 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b47e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b480:	f000 f916 	bl	800b6b0 <prvIsQueueEmpty>
 800b484:	4603      	mov	r3, r0
 800b486:	2b00      	cmp	r3, #0
 800b488:	d017      	beq.n	800b4ba <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800b48a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b48c:	3324      	adds	r3, #36	@ 0x24
 800b48e:	687a      	ldr	r2, [r7, #4]
 800b490:	4611      	mov	r1, r2
 800b492:	4618      	mov	r0, r3
 800b494:	f000 fdd8 	bl	800c048 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800b498:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b49a:	f000 f8b7 	bl	800b60c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800b49e:	f000 fc05 	bl	800bcac <xTaskResumeAll>
 800b4a2:	4603      	mov	r3, r0
 800b4a4:	2b00      	cmp	r3, #0
 800b4a6:	d189      	bne.n	800b3bc <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800b4a8:	4b0f      	ldr	r3, [pc, #60]	@ (800b4e8 <xQueueReceive+0x1c0>)
 800b4aa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b4ae:	601a      	str	r2, [r3, #0]
 800b4b0:	f3bf 8f4f 	dsb	sy
 800b4b4:	f3bf 8f6f 	isb	sy
 800b4b8:	e780      	b.n	800b3bc <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800b4ba:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b4bc:	f000 f8a6 	bl	800b60c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b4c0:	f000 fbf4 	bl	800bcac <xTaskResumeAll>
 800b4c4:	e77a      	b.n	800b3bc <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800b4c6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b4c8:	f000 f8a0 	bl	800b60c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b4cc:	f000 fbee 	bl	800bcac <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b4d0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b4d2:	f000 f8ed 	bl	800b6b0 <prvIsQueueEmpty>
 800b4d6:	4603      	mov	r3, r0
 800b4d8:	2b00      	cmp	r3, #0
 800b4da:	f43f af6f 	beq.w	800b3bc <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800b4de:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800b4e0:	4618      	mov	r0, r3
 800b4e2:	3730      	adds	r7, #48	@ 0x30
 800b4e4:	46bd      	mov	sp, r7
 800b4e6:	bd80      	pop	{r7, pc}
 800b4e8:	e000ed04 	.word	0xe000ed04

0800b4ec <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800b4ec:	b580      	push	{r7, lr}
 800b4ee:	b086      	sub	sp, #24
 800b4f0:	af00      	add	r7, sp, #0
 800b4f2:	60f8      	str	r0, [r7, #12]
 800b4f4:	60b9      	str	r1, [r7, #8]
 800b4f6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800b4f8:	2300      	movs	r3, #0
 800b4fa:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b4fc:	68fb      	ldr	r3, [r7, #12]
 800b4fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b500:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800b502:	68fb      	ldr	r3, [r7, #12]
 800b504:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b506:	2b00      	cmp	r3, #0
 800b508:	d10d      	bne.n	800b526 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800b50a:	68fb      	ldr	r3, [r7, #12]
 800b50c:	681b      	ldr	r3, [r3, #0]
 800b50e:	2b00      	cmp	r3, #0
 800b510:	d14d      	bne.n	800b5ae <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800b512:	68fb      	ldr	r3, [r7, #12]
 800b514:	689b      	ldr	r3, [r3, #8]
 800b516:	4618      	mov	r0, r3
 800b518:	f000 ffcc 	bl	800c4b4 <xTaskPriorityDisinherit>
 800b51c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800b51e:	68fb      	ldr	r3, [r7, #12]
 800b520:	2200      	movs	r2, #0
 800b522:	609a      	str	r2, [r3, #8]
 800b524:	e043      	b.n	800b5ae <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800b526:	687b      	ldr	r3, [r7, #4]
 800b528:	2b00      	cmp	r3, #0
 800b52a:	d119      	bne.n	800b560 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b52c:	68fb      	ldr	r3, [r7, #12]
 800b52e:	6858      	ldr	r0, [r3, #4]
 800b530:	68fb      	ldr	r3, [r7, #12]
 800b532:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b534:	461a      	mov	r2, r3
 800b536:	68b9      	ldr	r1, [r7, #8]
 800b538:	f003 fb81 	bl	800ec3e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b53c:	68fb      	ldr	r3, [r7, #12]
 800b53e:	685a      	ldr	r2, [r3, #4]
 800b540:	68fb      	ldr	r3, [r7, #12]
 800b542:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b544:	441a      	add	r2, r3
 800b546:	68fb      	ldr	r3, [r7, #12]
 800b548:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b54a:	68fb      	ldr	r3, [r7, #12]
 800b54c:	685a      	ldr	r2, [r3, #4]
 800b54e:	68fb      	ldr	r3, [r7, #12]
 800b550:	689b      	ldr	r3, [r3, #8]
 800b552:	429a      	cmp	r2, r3
 800b554:	d32b      	bcc.n	800b5ae <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800b556:	68fb      	ldr	r3, [r7, #12]
 800b558:	681a      	ldr	r2, [r3, #0]
 800b55a:	68fb      	ldr	r3, [r7, #12]
 800b55c:	605a      	str	r2, [r3, #4]
 800b55e:	e026      	b.n	800b5ae <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800b560:	68fb      	ldr	r3, [r7, #12]
 800b562:	68d8      	ldr	r0, [r3, #12]
 800b564:	68fb      	ldr	r3, [r7, #12]
 800b566:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b568:	461a      	mov	r2, r3
 800b56a:	68b9      	ldr	r1, [r7, #8]
 800b56c:	f003 fb67 	bl	800ec3e <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800b570:	68fb      	ldr	r3, [r7, #12]
 800b572:	68da      	ldr	r2, [r3, #12]
 800b574:	68fb      	ldr	r3, [r7, #12]
 800b576:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b578:	425b      	negs	r3, r3
 800b57a:	441a      	add	r2, r3
 800b57c:	68fb      	ldr	r3, [r7, #12]
 800b57e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b580:	68fb      	ldr	r3, [r7, #12]
 800b582:	68da      	ldr	r2, [r3, #12]
 800b584:	68fb      	ldr	r3, [r7, #12]
 800b586:	681b      	ldr	r3, [r3, #0]
 800b588:	429a      	cmp	r2, r3
 800b58a:	d207      	bcs.n	800b59c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800b58c:	68fb      	ldr	r3, [r7, #12]
 800b58e:	689a      	ldr	r2, [r3, #8]
 800b590:	68fb      	ldr	r3, [r7, #12]
 800b592:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b594:	425b      	negs	r3, r3
 800b596:	441a      	add	r2, r3
 800b598:	68fb      	ldr	r3, [r7, #12]
 800b59a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800b59c:	687b      	ldr	r3, [r7, #4]
 800b59e:	2b02      	cmp	r3, #2
 800b5a0:	d105      	bne.n	800b5ae <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b5a2:	693b      	ldr	r3, [r7, #16]
 800b5a4:	2b00      	cmp	r3, #0
 800b5a6:	d002      	beq.n	800b5ae <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800b5a8:	693b      	ldr	r3, [r7, #16]
 800b5aa:	3b01      	subs	r3, #1
 800b5ac:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800b5ae:	693b      	ldr	r3, [r7, #16]
 800b5b0:	1c5a      	adds	r2, r3, #1
 800b5b2:	68fb      	ldr	r3, [r7, #12]
 800b5b4:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800b5b6:	697b      	ldr	r3, [r7, #20]
}
 800b5b8:	4618      	mov	r0, r3
 800b5ba:	3718      	adds	r7, #24
 800b5bc:	46bd      	mov	sp, r7
 800b5be:	bd80      	pop	{r7, pc}

0800b5c0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800b5c0:	b580      	push	{r7, lr}
 800b5c2:	b082      	sub	sp, #8
 800b5c4:	af00      	add	r7, sp, #0
 800b5c6:	6078      	str	r0, [r7, #4]
 800b5c8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b5ce:	2b00      	cmp	r3, #0
 800b5d0:	d018      	beq.n	800b604 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b5d2:	687b      	ldr	r3, [r7, #4]
 800b5d4:	68da      	ldr	r2, [r3, #12]
 800b5d6:	687b      	ldr	r3, [r7, #4]
 800b5d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b5da:	441a      	add	r2, r3
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	68da      	ldr	r2, [r3, #12]
 800b5e4:	687b      	ldr	r3, [r7, #4]
 800b5e6:	689b      	ldr	r3, [r3, #8]
 800b5e8:	429a      	cmp	r2, r3
 800b5ea:	d303      	bcc.n	800b5f4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800b5ec:	687b      	ldr	r3, [r7, #4]
 800b5ee:	681a      	ldr	r2, [r3, #0]
 800b5f0:	687b      	ldr	r3, [r7, #4]
 800b5f2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	68d9      	ldr	r1, [r3, #12]
 800b5f8:	687b      	ldr	r3, [r7, #4]
 800b5fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b5fc:	461a      	mov	r2, r3
 800b5fe:	6838      	ldr	r0, [r7, #0]
 800b600:	f003 fb1d 	bl	800ec3e <memcpy>
	}
}
 800b604:	bf00      	nop
 800b606:	3708      	adds	r7, #8
 800b608:	46bd      	mov	sp, r7
 800b60a:	bd80      	pop	{r7, pc}

0800b60c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800b60c:	b580      	push	{r7, lr}
 800b60e:	b084      	sub	sp, #16
 800b610:	af00      	add	r7, sp, #0
 800b612:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800b614:	f001 fca0 	bl	800cf58 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800b618:	687b      	ldr	r3, [r7, #4]
 800b61a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b61e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b620:	e011      	b.n	800b646 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b626:	2b00      	cmp	r3, #0
 800b628:	d012      	beq.n	800b650 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b62a:	687b      	ldr	r3, [r7, #4]
 800b62c:	3324      	adds	r3, #36	@ 0x24
 800b62e:	4618      	mov	r0, r3
 800b630:	f000 fd5c 	bl	800c0ec <xTaskRemoveFromEventList>
 800b634:	4603      	mov	r3, r0
 800b636:	2b00      	cmp	r3, #0
 800b638:	d001      	beq.n	800b63e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800b63a:	f000 fe35 	bl	800c2a8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800b63e:	7bfb      	ldrb	r3, [r7, #15]
 800b640:	3b01      	subs	r3, #1
 800b642:	b2db      	uxtb	r3, r3
 800b644:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b646:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b64a:	2b00      	cmp	r3, #0
 800b64c:	dce9      	bgt.n	800b622 <prvUnlockQueue+0x16>
 800b64e:	e000      	b.n	800b652 <prvUnlockQueue+0x46>
					break;
 800b650:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800b652:	687b      	ldr	r3, [r7, #4]
 800b654:	22ff      	movs	r2, #255	@ 0xff
 800b656:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800b65a:	f001 fcaf 	bl	800cfbc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800b65e:	f001 fc7b 	bl	800cf58 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800b662:	687b      	ldr	r3, [r7, #4]
 800b664:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b668:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b66a:	e011      	b.n	800b690 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	691b      	ldr	r3, [r3, #16]
 800b670:	2b00      	cmp	r3, #0
 800b672:	d012      	beq.n	800b69a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	3310      	adds	r3, #16
 800b678:	4618      	mov	r0, r3
 800b67a:	f000 fd37 	bl	800c0ec <xTaskRemoveFromEventList>
 800b67e:	4603      	mov	r3, r0
 800b680:	2b00      	cmp	r3, #0
 800b682:	d001      	beq.n	800b688 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800b684:	f000 fe10 	bl	800c2a8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800b688:	7bbb      	ldrb	r3, [r7, #14]
 800b68a:	3b01      	subs	r3, #1
 800b68c:	b2db      	uxtb	r3, r3
 800b68e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b690:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b694:	2b00      	cmp	r3, #0
 800b696:	dce9      	bgt.n	800b66c <prvUnlockQueue+0x60>
 800b698:	e000      	b.n	800b69c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800b69a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800b69c:	687b      	ldr	r3, [r7, #4]
 800b69e:	22ff      	movs	r2, #255	@ 0xff
 800b6a0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800b6a4:	f001 fc8a 	bl	800cfbc <vPortExitCritical>
}
 800b6a8:	bf00      	nop
 800b6aa:	3710      	adds	r7, #16
 800b6ac:	46bd      	mov	sp, r7
 800b6ae:	bd80      	pop	{r7, pc}

0800b6b0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800b6b0:	b580      	push	{r7, lr}
 800b6b2:	b084      	sub	sp, #16
 800b6b4:	af00      	add	r7, sp, #0
 800b6b6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b6b8:	f001 fc4e 	bl	800cf58 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800b6bc:	687b      	ldr	r3, [r7, #4]
 800b6be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b6c0:	2b00      	cmp	r3, #0
 800b6c2:	d102      	bne.n	800b6ca <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800b6c4:	2301      	movs	r3, #1
 800b6c6:	60fb      	str	r3, [r7, #12]
 800b6c8:	e001      	b.n	800b6ce <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800b6ca:	2300      	movs	r3, #0
 800b6cc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b6ce:	f001 fc75 	bl	800cfbc <vPortExitCritical>

	return xReturn;
 800b6d2:	68fb      	ldr	r3, [r7, #12]
}
 800b6d4:	4618      	mov	r0, r3
 800b6d6:	3710      	adds	r7, #16
 800b6d8:	46bd      	mov	sp, r7
 800b6da:	bd80      	pop	{r7, pc}

0800b6dc <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800b6dc:	b580      	push	{r7, lr}
 800b6de:	b084      	sub	sp, #16
 800b6e0:	af00      	add	r7, sp, #0
 800b6e2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b6e4:	f001 fc38 	bl	800cf58 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800b6e8:	687b      	ldr	r3, [r7, #4]
 800b6ea:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b6ec:	687b      	ldr	r3, [r7, #4]
 800b6ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b6f0:	429a      	cmp	r2, r3
 800b6f2:	d102      	bne.n	800b6fa <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800b6f4:	2301      	movs	r3, #1
 800b6f6:	60fb      	str	r3, [r7, #12]
 800b6f8:	e001      	b.n	800b6fe <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800b6fa:	2300      	movs	r3, #0
 800b6fc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b6fe:	f001 fc5d 	bl	800cfbc <vPortExitCritical>

	return xReturn;
 800b702:	68fb      	ldr	r3, [r7, #12]
}
 800b704:	4618      	mov	r0, r3
 800b706:	3710      	adds	r7, #16
 800b708:	46bd      	mov	sp, r7
 800b70a:	bd80      	pop	{r7, pc}

0800b70c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800b70c:	b480      	push	{r7}
 800b70e:	b085      	sub	sp, #20
 800b710:	af00      	add	r7, sp, #0
 800b712:	6078      	str	r0, [r7, #4]
 800b714:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b716:	2300      	movs	r3, #0
 800b718:	60fb      	str	r3, [r7, #12]
 800b71a:	e014      	b.n	800b746 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800b71c:	4a0f      	ldr	r2, [pc, #60]	@ (800b75c <vQueueAddToRegistry+0x50>)
 800b71e:	68fb      	ldr	r3, [r7, #12]
 800b720:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800b724:	2b00      	cmp	r3, #0
 800b726:	d10b      	bne.n	800b740 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800b728:	490c      	ldr	r1, [pc, #48]	@ (800b75c <vQueueAddToRegistry+0x50>)
 800b72a:	68fb      	ldr	r3, [r7, #12]
 800b72c:	683a      	ldr	r2, [r7, #0]
 800b72e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800b732:	4a0a      	ldr	r2, [pc, #40]	@ (800b75c <vQueueAddToRegistry+0x50>)
 800b734:	68fb      	ldr	r3, [r7, #12]
 800b736:	00db      	lsls	r3, r3, #3
 800b738:	4413      	add	r3, r2
 800b73a:	687a      	ldr	r2, [r7, #4]
 800b73c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800b73e:	e006      	b.n	800b74e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b740:	68fb      	ldr	r3, [r7, #12]
 800b742:	3301      	adds	r3, #1
 800b744:	60fb      	str	r3, [r7, #12]
 800b746:	68fb      	ldr	r3, [r7, #12]
 800b748:	2b07      	cmp	r3, #7
 800b74a:	d9e7      	bls.n	800b71c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800b74c:	bf00      	nop
 800b74e:	bf00      	nop
 800b750:	3714      	adds	r7, #20
 800b752:	46bd      	mov	sp, r7
 800b754:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b758:	4770      	bx	lr
 800b75a:	bf00      	nop
 800b75c:	20002764 	.word	0x20002764

0800b760 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800b760:	b580      	push	{r7, lr}
 800b762:	b086      	sub	sp, #24
 800b764:	af00      	add	r7, sp, #0
 800b766:	60f8      	str	r0, [r7, #12]
 800b768:	60b9      	str	r1, [r7, #8]
 800b76a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800b76c:	68fb      	ldr	r3, [r7, #12]
 800b76e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800b770:	f001 fbf2 	bl	800cf58 <vPortEnterCritical>
 800b774:	697b      	ldr	r3, [r7, #20]
 800b776:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b77a:	b25b      	sxtb	r3, r3
 800b77c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b780:	d103      	bne.n	800b78a <vQueueWaitForMessageRestricted+0x2a>
 800b782:	697b      	ldr	r3, [r7, #20]
 800b784:	2200      	movs	r2, #0
 800b786:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b78a:	697b      	ldr	r3, [r7, #20]
 800b78c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b790:	b25b      	sxtb	r3, r3
 800b792:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b796:	d103      	bne.n	800b7a0 <vQueueWaitForMessageRestricted+0x40>
 800b798:	697b      	ldr	r3, [r7, #20]
 800b79a:	2200      	movs	r2, #0
 800b79c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b7a0:	f001 fc0c 	bl	800cfbc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800b7a4:	697b      	ldr	r3, [r7, #20]
 800b7a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b7a8:	2b00      	cmp	r3, #0
 800b7aa:	d106      	bne.n	800b7ba <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800b7ac:	697b      	ldr	r3, [r7, #20]
 800b7ae:	3324      	adds	r3, #36	@ 0x24
 800b7b0:	687a      	ldr	r2, [r7, #4]
 800b7b2:	68b9      	ldr	r1, [r7, #8]
 800b7b4:	4618      	mov	r0, r3
 800b7b6:	f000 fc6d 	bl	800c094 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800b7ba:	6978      	ldr	r0, [r7, #20]
 800b7bc:	f7ff ff26 	bl	800b60c <prvUnlockQueue>
	}
 800b7c0:	bf00      	nop
 800b7c2:	3718      	adds	r7, #24
 800b7c4:	46bd      	mov	sp, r7
 800b7c6:	bd80      	pop	{r7, pc}

0800b7c8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800b7c8:	b580      	push	{r7, lr}
 800b7ca:	b08e      	sub	sp, #56	@ 0x38
 800b7cc:	af04      	add	r7, sp, #16
 800b7ce:	60f8      	str	r0, [r7, #12]
 800b7d0:	60b9      	str	r1, [r7, #8]
 800b7d2:	607a      	str	r2, [r7, #4]
 800b7d4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800b7d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b7d8:	2b00      	cmp	r3, #0
 800b7da:	d10b      	bne.n	800b7f4 <xTaskCreateStatic+0x2c>
	__asm volatile
 800b7dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b7e0:	f383 8811 	msr	BASEPRI, r3
 800b7e4:	f3bf 8f6f 	isb	sy
 800b7e8:	f3bf 8f4f 	dsb	sy
 800b7ec:	623b      	str	r3, [r7, #32]
}
 800b7ee:	bf00      	nop
 800b7f0:	bf00      	nop
 800b7f2:	e7fd      	b.n	800b7f0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800b7f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b7f6:	2b00      	cmp	r3, #0
 800b7f8:	d10b      	bne.n	800b812 <xTaskCreateStatic+0x4a>
	__asm volatile
 800b7fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b7fe:	f383 8811 	msr	BASEPRI, r3
 800b802:	f3bf 8f6f 	isb	sy
 800b806:	f3bf 8f4f 	dsb	sy
 800b80a:	61fb      	str	r3, [r7, #28]
}
 800b80c:	bf00      	nop
 800b80e:	bf00      	nop
 800b810:	e7fd      	b.n	800b80e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800b812:	23a8      	movs	r3, #168	@ 0xa8
 800b814:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800b816:	693b      	ldr	r3, [r7, #16]
 800b818:	2ba8      	cmp	r3, #168	@ 0xa8
 800b81a:	d00b      	beq.n	800b834 <xTaskCreateStatic+0x6c>
	__asm volatile
 800b81c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b820:	f383 8811 	msr	BASEPRI, r3
 800b824:	f3bf 8f6f 	isb	sy
 800b828:	f3bf 8f4f 	dsb	sy
 800b82c:	61bb      	str	r3, [r7, #24]
}
 800b82e:	bf00      	nop
 800b830:	bf00      	nop
 800b832:	e7fd      	b.n	800b830 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800b834:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800b836:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b838:	2b00      	cmp	r3, #0
 800b83a:	d01e      	beq.n	800b87a <xTaskCreateStatic+0xb2>
 800b83c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b83e:	2b00      	cmp	r3, #0
 800b840:	d01b      	beq.n	800b87a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b842:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b844:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800b846:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b848:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b84a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800b84c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b84e:	2202      	movs	r2, #2
 800b850:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800b854:	2300      	movs	r3, #0
 800b856:	9303      	str	r3, [sp, #12]
 800b858:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b85a:	9302      	str	r3, [sp, #8]
 800b85c:	f107 0314 	add.w	r3, r7, #20
 800b860:	9301      	str	r3, [sp, #4]
 800b862:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b864:	9300      	str	r3, [sp, #0]
 800b866:	683b      	ldr	r3, [r7, #0]
 800b868:	687a      	ldr	r2, [r7, #4]
 800b86a:	68b9      	ldr	r1, [r7, #8]
 800b86c:	68f8      	ldr	r0, [r7, #12]
 800b86e:	f000 f851 	bl	800b914 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b872:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800b874:	f000 f8f6 	bl	800ba64 <prvAddNewTaskToReadyList>
 800b878:	e001      	b.n	800b87e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800b87a:	2300      	movs	r3, #0
 800b87c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800b87e:	697b      	ldr	r3, [r7, #20]
	}
 800b880:	4618      	mov	r0, r3
 800b882:	3728      	adds	r7, #40	@ 0x28
 800b884:	46bd      	mov	sp, r7
 800b886:	bd80      	pop	{r7, pc}

0800b888 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800b888:	b580      	push	{r7, lr}
 800b88a:	b08c      	sub	sp, #48	@ 0x30
 800b88c:	af04      	add	r7, sp, #16
 800b88e:	60f8      	str	r0, [r7, #12]
 800b890:	60b9      	str	r1, [r7, #8]
 800b892:	603b      	str	r3, [r7, #0]
 800b894:	4613      	mov	r3, r2
 800b896:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800b898:	88fb      	ldrh	r3, [r7, #6]
 800b89a:	009b      	lsls	r3, r3, #2
 800b89c:	4618      	mov	r0, r3
 800b89e:	f001 fc7d 	bl	800d19c <pvPortMalloc>
 800b8a2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800b8a4:	697b      	ldr	r3, [r7, #20]
 800b8a6:	2b00      	cmp	r3, #0
 800b8a8:	d00e      	beq.n	800b8c8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800b8aa:	20a8      	movs	r0, #168	@ 0xa8
 800b8ac:	f001 fc76 	bl	800d19c <pvPortMalloc>
 800b8b0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800b8b2:	69fb      	ldr	r3, [r7, #28]
 800b8b4:	2b00      	cmp	r3, #0
 800b8b6:	d003      	beq.n	800b8c0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800b8b8:	69fb      	ldr	r3, [r7, #28]
 800b8ba:	697a      	ldr	r2, [r7, #20]
 800b8bc:	631a      	str	r2, [r3, #48]	@ 0x30
 800b8be:	e005      	b.n	800b8cc <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800b8c0:	6978      	ldr	r0, [r7, #20]
 800b8c2:	f001 fd39 	bl	800d338 <vPortFree>
 800b8c6:	e001      	b.n	800b8cc <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800b8c8:	2300      	movs	r3, #0
 800b8ca:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800b8cc:	69fb      	ldr	r3, [r7, #28]
 800b8ce:	2b00      	cmp	r3, #0
 800b8d0:	d017      	beq.n	800b902 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800b8d2:	69fb      	ldr	r3, [r7, #28]
 800b8d4:	2200      	movs	r2, #0
 800b8d6:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800b8da:	88fa      	ldrh	r2, [r7, #6]
 800b8dc:	2300      	movs	r3, #0
 800b8de:	9303      	str	r3, [sp, #12]
 800b8e0:	69fb      	ldr	r3, [r7, #28]
 800b8e2:	9302      	str	r3, [sp, #8]
 800b8e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b8e6:	9301      	str	r3, [sp, #4]
 800b8e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b8ea:	9300      	str	r3, [sp, #0]
 800b8ec:	683b      	ldr	r3, [r7, #0]
 800b8ee:	68b9      	ldr	r1, [r7, #8]
 800b8f0:	68f8      	ldr	r0, [r7, #12]
 800b8f2:	f000 f80f 	bl	800b914 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b8f6:	69f8      	ldr	r0, [r7, #28]
 800b8f8:	f000 f8b4 	bl	800ba64 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800b8fc:	2301      	movs	r3, #1
 800b8fe:	61bb      	str	r3, [r7, #24]
 800b900:	e002      	b.n	800b908 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800b902:	f04f 33ff 	mov.w	r3, #4294967295
 800b906:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800b908:	69bb      	ldr	r3, [r7, #24]
	}
 800b90a:	4618      	mov	r0, r3
 800b90c:	3720      	adds	r7, #32
 800b90e:	46bd      	mov	sp, r7
 800b910:	bd80      	pop	{r7, pc}
	...

0800b914 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800b914:	b580      	push	{r7, lr}
 800b916:	b088      	sub	sp, #32
 800b918:	af00      	add	r7, sp, #0
 800b91a:	60f8      	str	r0, [r7, #12]
 800b91c:	60b9      	str	r1, [r7, #8]
 800b91e:	607a      	str	r2, [r7, #4]
 800b920:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800b922:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b924:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	009b      	lsls	r3, r3, #2
 800b92a:	461a      	mov	r2, r3
 800b92c:	21a5      	movs	r1, #165	@ 0xa5
 800b92e:	f003 f8a9 	bl	800ea84 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800b932:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b934:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b936:	687b      	ldr	r3, [r7, #4]
 800b938:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b93c:	3b01      	subs	r3, #1
 800b93e:	009b      	lsls	r3, r3, #2
 800b940:	4413      	add	r3, r2
 800b942:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800b944:	69bb      	ldr	r3, [r7, #24]
 800b946:	f023 0307 	bic.w	r3, r3, #7
 800b94a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800b94c:	69bb      	ldr	r3, [r7, #24]
 800b94e:	f003 0307 	and.w	r3, r3, #7
 800b952:	2b00      	cmp	r3, #0
 800b954:	d00b      	beq.n	800b96e <prvInitialiseNewTask+0x5a>
	__asm volatile
 800b956:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b95a:	f383 8811 	msr	BASEPRI, r3
 800b95e:	f3bf 8f6f 	isb	sy
 800b962:	f3bf 8f4f 	dsb	sy
 800b966:	617b      	str	r3, [r7, #20]
}
 800b968:	bf00      	nop
 800b96a:	bf00      	nop
 800b96c:	e7fd      	b.n	800b96a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800b96e:	68bb      	ldr	r3, [r7, #8]
 800b970:	2b00      	cmp	r3, #0
 800b972:	d01f      	beq.n	800b9b4 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b974:	2300      	movs	r3, #0
 800b976:	61fb      	str	r3, [r7, #28]
 800b978:	e012      	b.n	800b9a0 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800b97a:	68ba      	ldr	r2, [r7, #8]
 800b97c:	69fb      	ldr	r3, [r7, #28]
 800b97e:	4413      	add	r3, r2
 800b980:	7819      	ldrb	r1, [r3, #0]
 800b982:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b984:	69fb      	ldr	r3, [r7, #28]
 800b986:	4413      	add	r3, r2
 800b988:	3334      	adds	r3, #52	@ 0x34
 800b98a:	460a      	mov	r2, r1
 800b98c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800b98e:	68ba      	ldr	r2, [r7, #8]
 800b990:	69fb      	ldr	r3, [r7, #28]
 800b992:	4413      	add	r3, r2
 800b994:	781b      	ldrb	r3, [r3, #0]
 800b996:	2b00      	cmp	r3, #0
 800b998:	d006      	beq.n	800b9a8 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b99a:	69fb      	ldr	r3, [r7, #28]
 800b99c:	3301      	adds	r3, #1
 800b99e:	61fb      	str	r3, [r7, #28]
 800b9a0:	69fb      	ldr	r3, [r7, #28]
 800b9a2:	2b0f      	cmp	r3, #15
 800b9a4:	d9e9      	bls.n	800b97a <prvInitialiseNewTask+0x66>
 800b9a6:	e000      	b.n	800b9aa <prvInitialiseNewTask+0x96>
			{
				break;
 800b9a8:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800b9aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b9ac:	2200      	movs	r2, #0
 800b9ae:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800b9b2:	e003      	b.n	800b9bc <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800b9b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b9b6:	2200      	movs	r2, #0
 800b9b8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800b9bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b9be:	2b37      	cmp	r3, #55	@ 0x37
 800b9c0:	d901      	bls.n	800b9c6 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800b9c2:	2337      	movs	r3, #55	@ 0x37
 800b9c4:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800b9c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b9c8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b9ca:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800b9cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b9ce:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b9d0:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800b9d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b9d4:	2200      	movs	r2, #0
 800b9d6:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800b9d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b9da:	3304      	adds	r3, #4
 800b9dc:	4618      	mov	r0, r3
 800b9de:	f7ff f929 	bl	800ac34 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800b9e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b9e4:	3318      	adds	r3, #24
 800b9e6:	4618      	mov	r0, r3
 800b9e8:	f7ff f924 	bl	800ac34 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800b9ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b9ee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b9f0:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b9f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b9f4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800b9f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b9fa:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800b9fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b9fe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ba00:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800ba02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba04:	2200      	movs	r2, #0
 800ba06:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800ba0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba0c:	2200      	movs	r2, #0
 800ba0e:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800ba12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba14:	3354      	adds	r3, #84	@ 0x54
 800ba16:	224c      	movs	r2, #76	@ 0x4c
 800ba18:	2100      	movs	r1, #0
 800ba1a:	4618      	mov	r0, r3
 800ba1c:	f003 f832 	bl	800ea84 <memset>
 800ba20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba22:	4a0d      	ldr	r2, [pc, #52]	@ (800ba58 <prvInitialiseNewTask+0x144>)
 800ba24:	659a      	str	r2, [r3, #88]	@ 0x58
 800ba26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba28:	4a0c      	ldr	r2, [pc, #48]	@ (800ba5c <prvInitialiseNewTask+0x148>)
 800ba2a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800ba2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba2e:	4a0c      	ldr	r2, [pc, #48]	@ (800ba60 <prvInitialiseNewTask+0x14c>)
 800ba30:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800ba32:	683a      	ldr	r2, [r7, #0]
 800ba34:	68f9      	ldr	r1, [r7, #12]
 800ba36:	69b8      	ldr	r0, [r7, #24]
 800ba38:	f001 f95a 	bl	800ccf0 <pxPortInitialiseStack>
 800ba3c:	4602      	mov	r2, r0
 800ba3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba40:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800ba42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ba44:	2b00      	cmp	r3, #0
 800ba46:	d002      	beq.n	800ba4e <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800ba48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ba4a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ba4c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ba4e:	bf00      	nop
 800ba50:	3720      	adds	r7, #32
 800ba52:	46bd      	mov	sp, r7
 800ba54:	bd80      	pop	{r7, pc}
 800ba56:	bf00      	nop
 800ba58:	2000a584 	.word	0x2000a584
 800ba5c:	2000a5ec 	.word	0x2000a5ec
 800ba60:	2000a654 	.word	0x2000a654

0800ba64 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800ba64:	b580      	push	{r7, lr}
 800ba66:	b082      	sub	sp, #8
 800ba68:	af00      	add	r7, sp, #0
 800ba6a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800ba6c:	f001 fa74 	bl	800cf58 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800ba70:	4b2d      	ldr	r3, [pc, #180]	@ (800bb28 <prvAddNewTaskToReadyList+0xc4>)
 800ba72:	681b      	ldr	r3, [r3, #0]
 800ba74:	3301      	adds	r3, #1
 800ba76:	4a2c      	ldr	r2, [pc, #176]	@ (800bb28 <prvAddNewTaskToReadyList+0xc4>)
 800ba78:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800ba7a:	4b2c      	ldr	r3, [pc, #176]	@ (800bb2c <prvAddNewTaskToReadyList+0xc8>)
 800ba7c:	681b      	ldr	r3, [r3, #0]
 800ba7e:	2b00      	cmp	r3, #0
 800ba80:	d109      	bne.n	800ba96 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800ba82:	4a2a      	ldr	r2, [pc, #168]	@ (800bb2c <prvAddNewTaskToReadyList+0xc8>)
 800ba84:	687b      	ldr	r3, [r7, #4]
 800ba86:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800ba88:	4b27      	ldr	r3, [pc, #156]	@ (800bb28 <prvAddNewTaskToReadyList+0xc4>)
 800ba8a:	681b      	ldr	r3, [r3, #0]
 800ba8c:	2b01      	cmp	r3, #1
 800ba8e:	d110      	bne.n	800bab2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800ba90:	f000 fc2e 	bl	800c2f0 <prvInitialiseTaskLists>
 800ba94:	e00d      	b.n	800bab2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800ba96:	4b26      	ldr	r3, [pc, #152]	@ (800bb30 <prvAddNewTaskToReadyList+0xcc>)
 800ba98:	681b      	ldr	r3, [r3, #0]
 800ba9a:	2b00      	cmp	r3, #0
 800ba9c:	d109      	bne.n	800bab2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800ba9e:	4b23      	ldr	r3, [pc, #140]	@ (800bb2c <prvAddNewTaskToReadyList+0xc8>)
 800baa0:	681b      	ldr	r3, [r3, #0]
 800baa2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800baa8:	429a      	cmp	r2, r3
 800baaa:	d802      	bhi.n	800bab2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800baac:	4a1f      	ldr	r2, [pc, #124]	@ (800bb2c <prvAddNewTaskToReadyList+0xc8>)
 800baae:	687b      	ldr	r3, [r7, #4]
 800bab0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800bab2:	4b20      	ldr	r3, [pc, #128]	@ (800bb34 <prvAddNewTaskToReadyList+0xd0>)
 800bab4:	681b      	ldr	r3, [r3, #0]
 800bab6:	3301      	adds	r3, #1
 800bab8:	4a1e      	ldr	r2, [pc, #120]	@ (800bb34 <prvAddNewTaskToReadyList+0xd0>)
 800baba:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800babc:	4b1d      	ldr	r3, [pc, #116]	@ (800bb34 <prvAddNewTaskToReadyList+0xd0>)
 800babe:	681a      	ldr	r2, [r3, #0]
 800bac0:	687b      	ldr	r3, [r7, #4]
 800bac2:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800bac4:	687b      	ldr	r3, [r7, #4]
 800bac6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bac8:	4b1b      	ldr	r3, [pc, #108]	@ (800bb38 <prvAddNewTaskToReadyList+0xd4>)
 800baca:	681b      	ldr	r3, [r3, #0]
 800bacc:	429a      	cmp	r2, r3
 800bace:	d903      	bls.n	800bad8 <prvAddNewTaskToReadyList+0x74>
 800bad0:	687b      	ldr	r3, [r7, #4]
 800bad2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bad4:	4a18      	ldr	r2, [pc, #96]	@ (800bb38 <prvAddNewTaskToReadyList+0xd4>)
 800bad6:	6013      	str	r3, [r2, #0]
 800bad8:	687b      	ldr	r3, [r7, #4]
 800bada:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800badc:	4613      	mov	r3, r2
 800bade:	009b      	lsls	r3, r3, #2
 800bae0:	4413      	add	r3, r2
 800bae2:	009b      	lsls	r3, r3, #2
 800bae4:	4a15      	ldr	r2, [pc, #84]	@ (800bb3c <prvAddNewTaskToReadyList+0xd8>)
 800bae6:	441a      	add	r2, r3
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	3304      	adds	r3, #4
 800baec:	4619      	mov	r1, r3
 800baee:	4610      	mov	r0, r2
 800baf0:	f7ff f8ad 	bl	800ac4e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800baf4:	f001 fa62 	bl	800cfbc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800baf8:	4b0d      	ldr	r3, [pc, #52]	@ (800bb30 <prvAddNewTaskToReadyList+0xcc>)
 800bafa:	681b      	ldr	r3, [r3, #0]
 800bafc:	2b00      	cmp	r3, #0
 800bafe:	d00e      	beq.n	800bb1e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800bb00:	4b0a      	ldr	r3, [pc, #40]	@ (800bb2c <prvAddNewTaskToReadyList+0xc8>)
 800bb02:	681b      	ldr	r3, [r3, #0]
 800bb04:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bb06:	687b      	ldr	r3, [r7, #4]
 800bb08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bb0a:	429a      	cmp	r2, r3
 800bb0c:	d207      	bcs.n	800bb1e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800bb0e:	4b0c      	ldr	r3, [pc, #48]	@ (800bb40 <prvAddNewTaskToReadyList+0xdc>)
 800bb10:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bb14:	601a      	str	r2, [r3, #0]
 800bb16:	f3bf 8f4f 	dsb	sy
 800bb1a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800bb1e:	bf00      	nop
 800bb20:	3708      	adds	r7, #8
 800bb22:	46bd      	mov	sp, r7
 800bb24:	bd80      	pop	{r7, pc}
 800bb26:	bf00      	nop
 800bb28:	20002c78 	.word	0x20002c78
 800bb2c:	200027a4 	.word	0x200027a4
 800bb30:	20002c84 	.word	0x20002c84
 800bb34:	20002c94 	.word	0x20002c94
 800bb38:	20002c80 	.word	0x20002c80
 800bb3c:	200027a8 	.word	0x200027a8
 800bb40:	e000ed04 	.word	0xe000ed04

0800bb44 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800bb44:	b580      	push	{r7, lr}
 800bb46:	b084      	sub	sp, #16
 800bb48:	af00      	add	r7, sp, #0
 800bb4a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800bb4c:	2300      	movs	r3, #0
 800bb4e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800bb50:	687b      	ldr	r3, [r7, #4]
 800bb52:	2b00      	cmp	r3, #0
 800bb54:	d018      	beq.n	800bb88 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800bb56:	4b14      	ldr	r3, [pc, #80]	@ (800bba8 <vTaskDelay+0x64>)
 800bb58:	681b      	ldr	r3, [r3, #0]
 800bb5a:	2b00      	cmp	r3, #0
 800bb5c:	d00b      	beq.n	800bb76 <vTaskDelay+0x32>
	__asm volatile
 800bb5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb62:	f383 8811 	msr	BASEPRI, r3
 800bb66:	f3bf 8f6f 	isb	sy
 800bb6a:	f3bf 8f4f 	dsb	sy
 800bb6e:	60bb      	str	r3, [r7, #8]
}
 800bb70:	bf00      	nop
 800bb72:	bf00      	nop
 800bb74:	e7fd      	b.n	800bb72 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800bb76:	f000 f88b 	bl	800bc90 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800bb7a:	2100      	movs	r1, #0
 800bb7c:	6878      	ldr	r0, [r7, #4]
 800bb7e:	f000 fd09 	bl	800c594 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800bb82:	f000 f893 	bl	800bcac <xTaskResumeAll>
 800bb86:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800bb88:	68fb      	ldr	r3, [r7, #12]
 800bb8a:	2b00      	cmp	r3, #0
 800bb8c:	d107      	bne.n	800bb9e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800bb8e:	4b07      	ldr	r3, [pc, #28]	@ (800bbac <vTaskDelay+0x68>)
 800bb90:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bb94:	601a      	str	r2, [r3, #0]
 800bb96:	f3bf 8f4f 	dsb	sy
 800bb9a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800bb9e:	bf00      	nop
 800bba0:	3710      	adds	r7, #16
 800bba2:	46bd      	mov	sp, r7
 800bba4:	bd80      	pop	{r7, pc}
 800bba6:	bf00      	nop
 800bba8:	20002ca0 	.word	0x20002ca0
 800bbac:	e000ed04 	.word	0xe000ed04

0800bbb0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800bbb0:	b580      	push	{r7, lr}
 800bbb2:	b08a      	sub	sp, #40	@ 0x28
 800bbb4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800bbb6:	2300      	movs	r3, #0
 800bbb8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800bbba:	2300      	movs	r3, #0
 800bbbc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800bbbe:	463a      	mov	r2, r7
 800bbc0:	1d39      	adds	r1, r7, #4
 800bbc2:	f107 0308 	add.w	r3, r7, #8
 800bbc6:	4618      	mov	r0, r3
 800bbc8:	f7fe ffe0 	bl	800ab8c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800bbcc:	6839      	ldr	r1, [r7, #0]
 800bbce:	687b      	ldr	r3, [r7, #4]
 800bbd0:	68ba      	ldr	r2, [r7, #8]
 800bbd2:	9202      	str	r2, [sp, #8]
 800bbd4:	9301      	str	r3, [sp, #4]
 800bbd6:	2300      	movs	r3, #0
 800bbd8:	9300      	str	r3, [sp, #0]
 800bbda:	2300      	movs	r3, #0
 800bbdc:	460a      	mov	r2, r1
 800bbde:	4924      	ldr	r1, [pc, #144]	@ (800bc70 <vTaskStartScheduler+0xc0>)
 800bbe0:	4824      	ldr	r0, [pc, #144]	@ (800bc74 <vTaskStartScheduler+0xc4>)
 800bbe2:	f7ff fdf1 	bl	800b7c8 <xTaskCreateStatic>
 800bbe6:	4603      	mov	r3, r0
 800bbe8:	4a23      	ldr	r2, [pc, #140]	@ (800bc78 <vTaskStartScheduler+0xc8>)
 800bbea:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800bbec:	4b22      	ldr	r3, [pc, #136]	@ (800bc78 <vTaskStartScheduler+0xc8>)
 800bbee:	681b      	ldr	r3, [r3, #0]
 800bbf0:	2b00      	cmp	r3, #0
 800bbf2:	d002      	beq.n	800bbfa <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800bbf4:	2301      	movs	r3, #1
 800bbf6:	617b      	str	r3, [r7, #20]
 800bbf8:	e001      	b.n	800bbfe <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800bbfa:	2300      	movs	r3, #0
 800bbfc:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800bbfe:	697b      	ldr	r3, [r7, #20]
 800bc00:	2b01      	cmp	r3, #1
 800bc02:	d102      	bne.n	800bc0a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800bc04:	f000 fd1a 	bl	800c63c <xTimerCreateTimerTask>
 800bc08:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800bc0a:	697b      	ldr	r3, [r7, #20]
 800bc0c:	2b01      	cmp	r3, #1
 800bc0e:	d11b      	bne.n	800bc48 <vTaskStartScheduler+0x98>
	__asm volatile
 800bc10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bc14:	f383 8811 	msr	BASEPRI, r3
 800bc18:	f3bf 8f6f 	isb	sy
 800bc1c:	f3bf 8f4f 	dsb	sy
 800bc20:	613b      	str	r3, [r7, #16]
}
 800bc22:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800bc24:	4b15      	ldr	r3, [pc, #84]	@ (800bc7c <vTaskStartScheduler+0xcc>)
 800bc26:	681b      	ldr	r3, [r3, #0]
 800bc28:	3354      	adds	r3, #84	@ 0x54
 800bc2a:	4a15      	ldr	r2, [pc, #84]	@ (800bc80 <vTaskStartScheduler+0xd0>)
 800bc2c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800bc2e:	4b15      	ldr	r3, [pc, #84]	@ (800bc84 <vTaskStartScheduler+0xd4>)
 800bc30:	f04f 32ff 	mov.w	r2, #4294967295
 800bc34:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800bc36:	4b14      	ldr	r3, [pc, #80]	@ (800bc88 <vTaskStartScheduler+0xd8>)
 800bc38:	2201      	movs	r2, #1
 800bc3a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800bc3c:	4b13      	ldr	r3, [pc, #76]	@ (800bc8c <vTaskStartScheduler+0xdc>)
 800bc3e:	2200      	movs	r2, #0
 800bc40:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800bc42:	f001 f8e5 	bl	800ce10 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800bc46:	e00f      	b.n	800bc68 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800bc48:	697b      	ldr	r3, [r7, #20]
 800bc4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bc4e:	d10b      	bne.n	800bc68 <vTaskStartScheduler+0xb8>
	__asm volatile
 800bc50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bc54:	f383 8811 	msr	BASEPRI, r3
 800bc58:	f3bf 8f6f 	isb	sy
 800bc5c:	f3bf 8f4f 	dsb	sy
 800bc60:	60fb      	str	r3, [r7, #12]
}
 800bc62:	bf00      	nop
 800bc64:	bf00      	nop
 800bc66:	e7fd      	b.n	800bc64 <vTaskStartScheduler+0xb4>
}
 800bc68:	bf00      	nop
 800bc6a:	3718      	adds	r7, #24
 800bc6c:	46bd      	mov	sp, r7
 800bc6e:	bd80      	pop	{r7, pc}
 800bc70:	08010f50 	.word	0x08010f50
 800bc74:	0800c2c1 	.word	0x0800c2c1
 800bc78:	20002c9c 	.word	0x20002c9c
 800bc7c:	200027a4 	.word	0x200027a4
 800bc80:	20000194 	.word	0x20000194
 800bc84:	20002c98 	.word	0x20002c98
 800bc88:	20002c84 	.word	0x20002c84
 800bc8c:	20002c7c 	.word	0x20002c7c

0800bc90 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800bc90:	b480      	push	{r7}
 800bc92:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800bc94:	4b04      	ldr	r3, [pc, #16]	@ (800bca8 <vTaskSuspendAll+0x18>)
 800bc96:	681b      	ldr	r3, [r3, #0]
 800bc98:	3301      	adds	r3, #1
 800bc9a:	4a03      	ldr	r2, [pc, #12]	@ (800bca8 <vTaskSuspendAll+0x18>)
 800bc9c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800bc9e:	bf00      	nop
 800bca0:	46bd      	mov	sp, r7
 800bca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bca6:	4770      	bx	lr
 800bca8:	20002ca0 	.word	0x20002ca0

0800bcac <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800bcac:	b580      	push	{r7, lr}
 800bcae:	b084      	sub	sp, #16
 800bcb0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800bcb2:	2300      	movs	r3, #0
 800bcb4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800bcb6:	2300      	movs	r3, #0
 800bcb8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800bcba:	4b42      	ldr	r3, [pc, #264]	@ (800bdc4 <xTaskResumeAll+0x118>)
 800bcbc:	681b      	ldr	r3, [r3, #0]
 800bcbe:	2b00      	cmp	r3, #0
 800bcc0:	d10b      	bne.n	800bcda <xTaskResumeAll+0x2e>
	__asm volatile
 800bcc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bcc6:	f383 8811 	msr	BASEPRI, r3
 800bcca:	f3bf 8f6f 	isb	sy
 800bcce:	f3bf 8f4f 	dsb	sy
 800bcd2:	603b      	str	r3, [r7, #0]
}
 800bcd4:	bf00      	nop
 800bcd6:	bf00      	nop
 800bcd8:	e7fd      	b.n	800bcd6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800bcda:	f001 f93d 	bl	800cf58 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800bcde:	4b39      	ldr	r3, [pc, #228]	@ (800bdc4 <xTaskResumeAll+0x118>)
 800bce0:	681b      	ldr	r3, [r3, #0]
 800bce2:	3b01      	subs	r3, #1
 800bce4:	4a37      	ldr	r2, [pc, #220]	@ (800bdc4 <xTaskResumeAll+0x118>)
 800bce6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bce8:	4b36      	ldr	r3, [pc, #216]	@ (800bdc4 <xTaskResumeAll+0x118>)
 800bcea:	681b      	ldr	r3, [r3, #0]
 800bcec:	2b00      	cmp	r3, #0
 800bcee:	d162      	bne.n	800bdb6 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800bcf0:	4b35      	ldr	r3, [pc, #212]	@ (800bdc8 <xTaskResumeAll+0x11c>)
 800bcf2:	681b      	ldr	r3, [r3, #0]
 800bcf4:	2b00      	cmp	r3, #0
 800bcf6:	d05e      	beq.n	800bdb6 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800bcf8:	e02f      	b.n	800bd5a <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bcfa:	4b34      	ldr	r3, [pc, #208]	@ (800bdcc <xTaskResumeAll+0x120>)
 800bcfc:	68db      	ldr	r3, [r3, #12]
 800bcfe:	68db      	ldr	r3, [r3, #12]
 800bd00:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800bd02:	68fb      	ldr	r3, [r7, #12]
 800bd04:	3318      	adds	r3, #24
 800bd06:	4618      	mov	r0, r3
 800bd08:	f7fe fffe 	bl	800ad08 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bd0c:	68fb      	ldr	r3, [r7, #12]
 800bd0e:	3304      	adds	r3, #4
 800bd10:	4618      	mov	r0, r3
 800bd12:	f7fe fff9 	bl	800ad08 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800bd16:	68fb      	ldr	r3, [r7, #12]
 800bd18:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bd1a:	4b2d      	ldr	r3, [pc, #180]	@ (800bdd0 <xTaskResumeAll+0x124>)
 800bd1c:	681b      	ldr	r3, [r3, #0]
 800bd1e:	429a      	cmp	r2, r3
 800bd20:	d903      	bls.n	800bd2a <xTaskResumeAll+0x7e>
 800bd22:	68fb      	ldr	r3, [r7, #12]
 800bd24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bd26:	4a2a      	ldr	r2, [pc, #168]	@ (800bdd0 <xTaskResumeAll+0x124>)
 800bd28:	6013      	str	r3, [r2, #0]
 800bd2a:	68fb      	ldr	r3, [r7, #12]
 800bd2c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bd2e:	4613      	mov	r3, r2
 800bd30:	009b      	lsls	r3, r3, #2
 800bd32:	4413      	add	r3, r2
 800bd34:	009b      	lsls	r3, r3, #2
 800bd36:	4a27      	ldr	r2, [pc, #156]	@ (800bdd4 <xTaskResumeAll+0x128>)
 800bd38:	441a      	add	r2, r3
 800bd3a:	68fb      	ldr	r3, [r7, #12]
 800bd3c:	3304      	adds	r3, #4
 800bd3e:	4619      	mov	r1, r3
 800bd40:	4610      	mov	r0, r2
 800bd42:	f7fe ff84 	bl	800ac4e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800bd46:	68fb      	ldr	r3, [r7, #12]
 800bd48:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bd4a:	4b23      	ldr	r3, [pc, #140]	@ (800bdd8 <xTaskResumeAll+0x12c>)
 800bd4c:	681b      	ldr	r3, [r3, #0]
 800bd4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bd50:	429a      	cmp	r2, r3
 800bd52:	d302      	bcc.n	800bd5a <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800bd54:	4b21      	ldr	r3, [pc, #132]	@ (800bddc <xTaskResumeAll+0x130>)
 800bd56:	2201      	movs	r2, #1
 800bd58:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800bd5a:	4b1c      	ldr	r3, [pc, #112]	@ (800bdcc <xTaskResumeAll+0x120>)
 800bd5c:	681b      	ldr	r3, [r3, #0]
 800bd5e:	2b00      	cmp	r3, #0
 800bd60:	d1cb      	bne.n	800bcfa <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800bd62:	68fb      	ldr	r3, [r7, #12]
 800bd64:	2b00      	cmp	r3, #0
 800bd66:	d001      	beq.n	800bd6c <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800bd68:	f000 fb66 	bl	800c438 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800bd6c:	4b1c      	ldr	r3, [pc, #112]	@ (800bde0 <xTaskResumeAll+0x134>)
 800bd6e:	681b      	ldr	r3, [r3, #0]
 800bd70:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800bd72:	687b      	ldr	r3, [r7, #4]
 800bd74:	2b00      	cmp	r3, #0
 800bd76:	d010      	beq.n	800bd9a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800bd78:	f000 f846 	bl	800be08 <xTaskIncrementTick>
 800bd7c:	4603      	mov	r3, r0
 800bd7e:	2b00      	cmp	r3, #0
 800bd80:	d002      	beq.n	800bd88 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800bd82:	4b16      	ldr	r3, [pc, #88]	@ (800bddc <xTaskResumeAll+0x130>)
 800bd84:	2201      	movs	r2, #1
 800bd86:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800bd88:	687b      	ldr	r3, [r7, #4]
 800bd8a:	3b01      	subs	r3, #1
 800bd8c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800bd8e:	687b      	ldr	r3, [r7, #4]
 800bd90:	2b00      	cmp	r3, #0
 800bd92:	d1f1      	bne.n	800bd78 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800bd94:	4b12      	ldr	r3, [pc, #72]	@ (800bde0 <xTaskResumeAll+0x134>)
 800bd96:	2200      	movs	r2, #0
 800bd98:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800bd9a:	4b10      	ldr	r3, [pc, #64]	@ (800bddc <xTaskResumeAll+0x130>)
 800bd9c:	681b      	ldr	r3, [r3, #0]
 800bd9e:	2b00      	cmp	r3, #0
 800bda0:	d009      	beq.n	800bdb6 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800bda2:	2301      	movs	r3, #1
 800bda4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800bda6:	4b0f      	ldr	r3, [pc, #60]	@ (800bde4 <xTaskResumeAll+0x138>)
 800bda8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bdac:	601a      	str	r2, [r3, #0]
 800bdae:	f3bf 8f4f 	dsb	sy
 800bdb2:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800bdb6:	f001 f901 	bl	800cfbc <vPortExitCritical>

	return xAlreadyYielded;
 800bdba:	68bb      	ldr	r3, [r7, #8]
}
 800bdbc:	4618      	mov	r0, r3
 800bdbe:	3710      	adds	r7, #16
 800bdc0:	46bd      	mov	sp, r7
 800bdc2:	bd80      	pop	{r7, pc}
 800bdc4:	20002ca0 	.word	0x20002ca0
 800bdc8:	20002c78 	.word	0x20002c78
 800bdcc:	20002c38 	.word	0x20002c38
 800bdd0:	20002c80 	.word	0x20002c80
 800bdd4:	200027a8 	.word	0x200027a8
 800bdd8:	200027a4 	.word	0x200027a4
 800bddc:	20002c8c 	.word	0x20002c8c
 800bde0:	20002c88 	.word	0x20002c88
 800bde4:	e000ed04 	.word	0xe000ed04

0800bde8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800bde8:	b480      	push	{r7}
 800bdea:	b083      	sub	sp, #12
 800bdec:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800bdee:	4b05      	ldr	r3, [pc, #20]	@ (800be04 <xTaskGetTickCount+0x1c>)
 800bdf0:	681b      	ldr	r3, [r3, #0]
 800bdf2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800bdf4:	687b      	ldr	r3, [r7, #4]
}
 800bdf6:	4618      	mov	r0, r3
 800bdf8:	370c      	adds	r7, #12
 800bdfa:	46bd      	mov	sp, r7
 800bdfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be00:	4770      	bx	lr
 800be02:	bf00      	nop
 800be04:	20002c7c 	.word	0x20002c7c

0800be08 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800be08:	b580      	push	{r7, lr}
 800be0a:	b086      	sub	sp, #24
 800be0c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800be0e:	2300      	movs	r3, #0
 800be10:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800be12:	4b4f      	ldr	r3, [pc, #316]	@ (800bf50 <xTaskIncrementTick+0x148>)
 800be14:	681b      	ldr	r3, [r3, #0]
 800be16:	2b00      	cmp	r3, #0
 800be18:	f040 8090 	bne.w	800bf3c <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800be1c:	4b4d      	ldr	r3, [pc, #308]	@ (800bf54 <xTaskIncrementTick+0x14c>)
 800be1e:	681b      	ldr	r3, [r3, #0]
 800be20:	3301      	adds	r3, #1
 800be22:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800be24:	4a4b      	ldr	r2, [pc, #300]	@ (800bf54 <xTaskIncrementTick+0x14c>)
 800be26:	693b      	ldr	r3, [r7, #16]
 800be28:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800be2a:	693b      	ldr	r3, [r7, #16]
 800be2c:	2b00      	cmp	r3, #0
 800be2e:	d121      	bne.n	800be74 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800be30:	4b49      	ldr	r3, [pc, #292]	@ (800bf58 <xTaskIncrementTick+0x150>)
 800be32:	681b      	ldr	r3, [r3, #0]
 800be34:	681b      	ldr	r3, [r3, #0]
 800be36:	2b00      	cmp	r3, #0
 800be38:	d00b      	beq.n	800be52 <xTaskIncrementTick+0x4a>
	__asm volatile
 800be3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800be3e:	f383 8811 	msr	BASEPRI, r3
 800be42:	f3bf 8f6f 	isb	sy
 800be46:	f3bf 8f4f 	dsb	sy
 800be4a:	603b      	str	r3, [r7, #0]
}
 800be4c:	bf00      	nop
 800be4e:	bf00      	nop
 800be50:	e7fd      	b.n	800be4e <xTaskIncrementTick+0x46>
 800be52:	4b41      	ldr	r3, [pc, #260]	@ (800bf58 <xTaskIncrementTick+0x150>)
 800be54:	681b      	ldr	r3, [r3, #0]
 800be56:	60fb      	str	r3, [r7, #12]
 800be58:	4b40      	ldr	r3, [pc, #256]	@ (800bf5c <xTaskIncrementTick+0x154>)
 800be5a:	681b      	ldr	r3, [r3, #0]
 800be5c:	4a3e      	ldr	r2, [pc, #248]	@ (800bf58 <xTaskIncrementTick+0x150>)
 800be5e:	6013      	str	r3, [r2, #0]
 800be60:	4a3e      	ldr	r2, [pc, #248]	@ (800bf5c <xTaskIncrementTick+0x154>)
 800be62:	68fb      	ldr	r3, [r7, #12]
 800be64:	6013      	str	r3, [r2, #0]
 800be66:	4b3e      	ldr	r3, [pc, #248]	@ (800bf60 <xTaskIncrementTick+0x158>)
 800be68:	681b      	ldr	r3, [r3, #0]
 800be6a:	3301      	adds	r3, #1
 800be6c:	4a3c      	ldr	r2, [pc, #240]	@ (800bf60 <xTaskIncrementTick+0x158>)
 800be6e:	6013      	str	r3, [r2, #0]
 800be70:	f000 fae2 	bl	800c438 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800be74:	4b3b      	ldr	r3, [pc, #236]	@ (800bf64 <xTaskIncrementTick+0x15c>)
 800be76:	681b      	ldr	r3, [r3, #0]
 800be78:	693a      	ldr	r2, [r7, #16]
 800be7a:	429a      	cmp	r2, r3
 800be7c:	d349      	bcc.n	800bf12 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800be7e:	4b36      	ldr	r3, [pc, #216]	@ (800bf58 <xTaskIncrementTick+0x150>)
 800be80:	681b      	ldr	r3, [r3, #0]
 800be82:	681b      	ldr	r3, [r3, #0]
 800be84:	2b00      	cmp	r3, #0
 800be86:	d104      	bne.n	800be92 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800be88:	4b36      	ldr	r3, [pc, #216]	@ (800bf64 <xTaskIncrementTick+0x15c>)
 800be8a:	f04f 32ff 	mov.w	r2, #4294967295
 800be8e:	601a      	str	r2, [r3, #0]
					break;
 800be90:	e03f      	b.n	800bf12 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800be92:	4b31      	ldr	r3, [pc, #196]	@ (800bf58 <xTaskIncrementTick+0x150>)
 800be94:	681b      	ldr	r3, [r3, #0]
 800be96:	68db      	ldr	r3, [r3, #12]
 800be98:	68db      	ldr	r3, [r3, #12]
 800be9a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800be9c:	68bb      	ldr	r3, [r7, #8]
 800be9e:	685b      	ldr	r3, [r3, #4]
 800bea0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800bea2:	693a      	ldr	r2, [r7, #16]
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	429a      	cmp	r2, r3
 800bea8:	d203      	bcs.n	800beb2 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800beaa:	4a2e      	ldr	r2, [pc, #184]	@ (800bf64 <xTaskIncrementTick+0x15c>)
 800beac:	687b      	ldr	r3, [r7, #4]
 800beae:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800beb0:	e02f      	b.n	800bf12 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800beb2:	68bb      	ldr	r3, [r7, #8]
 800beb4:	3304      	adds	r3, #4
 800beb6:	4618      	mov	r0, r3
 800beb8:	f7fe ff26 	bl	800ad08 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800bebc:	68bb      	ldr	r3, [r7, #8]
 800bebe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bec0:	2b00      	cmp	r3, #0
 800bec2:	d004      	beq.n	800bece <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800bec4:	68bb      	ldr	r3, [r7, #8]
 800bec6:	3318      	adds	r3, #24
 800bec8:	4618      	mov	r0, r3
 800beca:	f7fe ff1d 	bl	800ad08 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800bece:	68bb      	ldr	r3, [r7, #8]
 800bed0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bed2:	4b25      	ldr	r3, [pc, #148]	@ (800bf68 <xTaskIncrementTick+0x160>)
 800bed4:	681b      	ldr	r3, [r3, #0]
 800bed6:	429a      	cmp	r2, r3
 800bed8:	d903      	bls.n	800bee2 <xTaskIncrementTick+0xda>
 800beda:	68bb      	ldr	r3, [r7, #8]
 800bedc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bede:	4a22      	ldr	r2, [pc, #136]	@ (800bf68 <xTaskIncrementTick+0x160>)
 800bee0:	6013      	str	r3, [r2, #0]
 800bee2:	68bb      	ldr	r3, [r7, #8]
 800bee4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bee6:	4613      	mov	r3, r2
 800bee8:	009b      	lsls	r3, r3, #2
 800beea:	4413      	add	r3, r2
 800beec:	009b      	lsls	r3, r3, #2
 800beee:	4a1f      	ldr	r2, [pc, #124]	@ (800bf6c <xTaskIncrementTick+0x164>)
 800bef0:	441a      	add	r2, r3
 800bef2:	68bb      	ldr	r3, [r7, #8]
 800bef4:	3304      	adds	r3, #4
 800bef6:	4619      	mov	r1, r3
 800bef8:	4610      	mov	r0, r2
 800befa:	f7fe fea8 	bl	800ac4e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800befe:	68bb      	ldr	r3, [r7, #8]
 800bf00:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bf02:	4b1b      	ldr	r3, [pc, #108]	@ (800bf70 <xTaskIncrementTick+0x168>)
 800bf04:	681b      	ldr	r3, [r3, #0]
 800bf06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bf08:	429a      	cmp	r2, r3
 800bf0a:	d3b8      	bcc.n	800be7e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800bf0c:	2301      	movs	r3, #1
 800bf0e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800bf10:	e7b5      	b.n	800be7e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800bf12:	4b17      	ldr	r3, [pc, #92]	@ (800bf70 <xTaskIncrementTick+0x168>)
 800bf14:	681b      	ldr	r3, [r3, #0]
 800bf16:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bf18:	4914      	ldr	r1, [pc, #80]	@ (800bf6c <xTaskIncrementTick+0x164>)
 800bf1a:	4613      	mov	r3, r2
 800bf1c:	009b      	lsls	r3, r3, #2
 800bf1e:	4413      	add	r3, r2
 800bf20:	009b      	lsls	r3, r3, #2
 800bf22:	440b      	add	r3, r1
 800bf24:	681b      	ldr	r3, [r3, #0]
 800bf26:	2b01      	cmp	r3, #1
 800bf28:	d901      	bls.n	800bf2e <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800bf2a:	2301      	movs	r3, #1
 800bf2c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800bf2e:	4b11      	ldr	r3, [pc, #68]	@ (800bf74 <xTaskIncrementTick+0x16c>)
 800bf30:	681b      	ldr	r3, [r3, #0]
 800bf32:	2b00      	cmp	r3, #0
 800bf34:	d007      	beq.n	800bf46 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800bf36:	2301      	movs	r3, #1
 800bf38:	617b      	str	r3, [r7, #20]
 800bf3a:	e004      	b.n	800bf46 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800bf3c:	4b0e      	ldr	r3, [pc, #56]	@ (800bf78 <xTaskIncrementTick+0x170>)
 800bf3e:	681b      	ldr	r3, [r3, #0]
 800bf40:	3301      	adds	r3, #1
 800bf42:	4a0d      	ldr	r2, [pc, #52]	@ (800bf78 <xTaskIncrementTick+0x170>)
 800bf44:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800bf46:	697b      	ldr	r3, [r7, #20]
}
 800bf48:	4618      	mov	r0, r3
 800bf4a:	3718      	adds	r7, #24
 800bf4c:	46bd      	mov	sp, r7
 800bf4e:	bd80      	pop	{r7, pc}
 800bf50:	20002ca0 	.word	0x20002ca0
 800bf54:	20002c7c 	.word	0x20002c7c
 800bf58:	20002c30 	.word	0x20002c30
 800bf5c:	20002c34 	.word	0x20002c34
 800bf60:	20002c90 	.word	0x20002c90
 800bf64:	20002c98 	.word	0x20002c98
 800bf68:	20002c80 	.word	0x20002c80
 800bf6c:	200027a8 	.word	0x200027a8
 800bf70:	200027a4 	.word	0x200027a4
 800bf74:	20002c8c 	.word	0x20002c8c
 800bf78:	20002c88 	.word	0x20002c88

0800bf7c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800bf7c:	b480      	push	{r7}
 800bf7e:	b085      	sub	sp, #20
 800bf80:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800bf82:	4b2b      	ldr	r3, [pc, #172]	@ (800c030 <vTaskSwitchContext+0xb4>)
 800bf84:	681b      	ldr	r3, [r3, #0]
 800bf86:	2b00      	cmp	r3, #0
 800bf88:	d003      	beq.n	800bf92 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800bf8a:	4b2a      	ldr	r3, [pc, #168]	@ (800c034 <vTaskSwitchContext+0xb8>)
 800bf8c:	2201      	movs	r2, #1
 800bf8e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800bf90:	e047      	b.n	800c022 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800bf92:	4b28      	ldr	r3, [pc, #160]	@ (800c034 <vTaskSwitchContext+0xb8>)
 800bf94:	2200      	movs	r2, #0
 800bf96:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bf98:	4b27      	ldr	r3, [pc, #156]	@ (800c038 <vTaskSwitchContext+0xbc>)
 800bf9a:	681b      	ldr	r3, [r3, #0]
 800bf9c:	60fb      	str	r3, [r7, #12]
 800bf9e:	e011      	b.n	800bfc4 <vTaskSwitchContext+0x48>
 800bfa0:	68fb      	ldr	r3, [r7, #12]
 800bfa2:	2b00      	cmp	r3, #0
 800bfa4:	d10b      	bne.n	800bfbe <vTaskSwitchContext+0x42>
	__asm volatile
 800bfa6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bfaa:	f383 8811 	msr	BASEPRI, r3
 800bfae:	f3bf 8f6f 	isb	sy
 800bfb2:	f3bf 8f4f 	dsb	sy
 800bfb6:	607b      	str	r3, [r7, #4]
}
 800bfb8:	bf00      	nop
 800bfba:	bf00      	nop
 800bfbc:	e7fd      	b.n	800bfba <vTaskSwitchContext+0x3e>
 800bfbe:	68fb      	ldr	r3, [r7, #12]
 800bfc0:	3b01      	subs	r3, #1
 800bfc2:	60fb      	str	r3, [r7, #12]
 800bfc4:	491d      	ldr	r1, [pc, #116]	@ (800c03c <vTaskSwitchContext+0xc0>)
 800bfc6:	68fa      	ldr	r2, [r7, #12]
 800bfc8:	4613      	mov	r3, r2
 800bfca:	009b      	lsls	r3, r3, #2
 800bfcc:	4413      	add	r3, r2
 800bfce:	009b      	lsls	r3, r3, #2
 800bfd0:	440b      	add	r3, r1
 800bfd2:	681b      	ldr	r3, [r3, #0]
 800bfd4:	2b00      	cmp	r3, #0
 800bfd6:	d0e3      	beq.n	800bfa0 <vTaskSwitchContext+0x24>
 800bfd8:	68fa      	ldr	r2, [r7, #12]
 800bfda:	4613      	mov	r3, r2
 800bfdc:	009b      	lsls	r3, r3, #2
 800bfde:	4413      	add	r3, r2
 800bfe0:	009b      	lsls	r3, r3, #2
 800bfe2:	4a16      	ldr	r2, [pc, #88]	@ (800c03c <vTaskSwitchContext+0xc0>)
 800bfe4:	4413      	add	r3, r2
 800bfe6:	60bb      	str	r3, [r7, #8]
 800bfe8:	68bb      	ldr	r3, [r7, #8]
 800bfea:	685b      	ldr	r3, [r3, #4]
 800bfec:	685a      	ldr	r2, [r3, #4]
 800bfee:	68bb      	ldr	r3, [r7, #8]
 800bff0:	605a      	str	r2, [r3, #4]
 800bff2:	68bb      	ldr	r3, [r7, #8]
 800bff4:	685a      	ldr	r2, [r3, #4]
 800bff6:	68bb      	ldr	r3, [r7, #8]
 800bff8:	3308      	adds	r3, #8
 800bffa:	429a      	cmp	r2, r3
 800bffc:	d104      	bne.n	800c008 <vTaskSwitchContext+0x8c>
 800bffe:	68bb      	ldr	r3, [r7, #8]
 800c000:	685b      	ldr	r3, [r3, #4]
 800c002:	685a      	ldr	r2, [r3, #4]
 800c004:	68bb      	ldr	r3, [r7, #8]
 800c006:	605a      	str	r2, [r3, #4]
 800c008:	68bb      	ldr	r3, [r7, #8]
 800c00a:	685b      	ldr	r3, [r3, #4]
 800c00c:	68db      	ldr	r3, [r3, #12]
 800c00e:	4a0c      	ldr	r2, [pc, #48]	@ (800c040 <vTaskSwitchContext+0xc4>)
 800c010:	6013      	str	r3, [r2, #0]
 800c012:	4a09      	ldr	r2, [pc, #36]	@ (800c038 <vTaskSwitchContext+0xbc>)
 800c014:	68fb      	ldr	r3, [r7, #12]
 800c016:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800c018:	4b09      	ldr	r3, [pc, #36]	@ (800c040 <vTaskSwitchContext+0xc4>)
 800c01a:	681b      	ldr	r3, [r3, #0]
 800c01c:	3354      	adds	r3, #84	@ 0x54
 800c01e:	4a09      	ldr	r2, [pc, #36]	@ (800c044 <vTaskSwitchContext+0xc8>)
 800c020:	6013      	str	r3, [r2, #0]
}
 800c022:	bf00      	nop
 800c024:	3714      	adds	r7, #20
 800c026:	46bd      	mov	sp, r7
 800c028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c02c:	4770      	bx	lr
 800c02e:	bf00      	nop
 800c030:	20002ca0 	.word	0x20002ca0
 800c034:	20002c8c 	.word	0x20002c8c
 800c038:	20002c80 	.word	0x20002c80
 800c03c:	200027a8 	.word	0x200027a8
 800c040:	200027a4 	.word	0x200027a4
 800c044:	20000194 	.word	0x20000194

0800c048 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800c048:	b580      	push	{r7, lr}
 800c04a:	b084      	sub	sp, #16
 800c04c:	af00      	add	r7, sp, #0
 800c04e:	6078      	str	r0, [r7, #4]
 800c050:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800c052:	687b      	ldr	r3, [r7, #4]
 800c054:	2b00      	cmp	r3, #0
 800c056:	d10b      	bne.n	800c070 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800c058:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c05c:	f383 8811 	msr	BASEPRI, r3
 800c060:	f3bf 8f6f 	isb	sy
 800c064:	f3bf 8f4f 	dsb	sy
 800c068:	60fb      	str	r3, [r7, #12]
}
 800c06a:	bf00      	nop
 800c06c:	bf00      	nop
 800c06e:	e7fd      	b.n	800c06c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c070:	4b07      	ldr	r3, [pc, #28]	@ (800c090 <vTaskPlaceOnEventList+0x48>)
 800c072:	681b      	ldr	r3, [r3, #0]
 800c074:	3318      	adds	r3, #24
 800c076:	4619      	mov	r1, r3
 800c078:	6878      	ldr	r0, [r7, #4]
 800c07a:	f7fe fe0c 	bl	800ac96 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800c07e:	2101      	movs	r1, #1
 800c080:	6838      	ldr	r0, [r7, #0]
 800c082:	f000 fa87 	bl	800c594 <prvAddCurrentTaskToDelayedList>
}
 800c086:	bf00      	nop
 800c088:	3710      	adds	r7, #16
 800c08a:	46bd      	mov	sp, r7
 800c08c:	bd80      	pop	{r7, pc}
 800c08e:	bf00      	nop
 800c090:	200027a4 	.word	0x200027a4

0800c094 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800c094:	b580      	push	{r7, lr}
 800c096:	b086      	sub	sp, #24
 800c098:	af00      	add	r7, sp, #0
 800c09a:	60f8      	str	r0, [r7, #12]
 800c09c:	60b9      	str	r1, [r7, #8]
 800c09e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800c0a0:	68fb      	ldr	r3, [r7, #12]
 800c0a2:	2b00      	cmp	r3, #0
 800c0a4:	d10b      	bne.n	800c0be <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800c0a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c0aa:	f383 8811 	msr	BASEPRI, r3
 800c0ae:	f3bf 8f6f 	isb	sy
 800c0b2:	f3bf 8f4f 	dsb	sy
 800c0b6:	617b      	str	r3, [r7, #20]
}
 800c0b8:	bf00      	nop
 800c0ba:	bf00      	nop
 800c0bc:	e7fd      	b.n	800c0ba <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c0be:	4b0a      	ldr	r3, [pc, #40]	@ (800c0e8 <vTaskPlaceOnEventListRestricted+0x54>)
 800c0c0:	681b      	ldr	r3, [r3, #0]
 800c0c2:	3318      	adds	r3, #24
 800c0c4:	4619      	mov	r1, r3
 800c0c6:	68f8      	ldr	r0, [r7, #12]
 800c0c8:	f7fe fdc1 	bl	800ac4e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800c0cc:	687b      	ldr	r3, [r7, #4]
 800c0ce:	2b00      	cmp	r3, #0
 800c0d0:	d002      	beq.n	800c0d8 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800c0d2:	f04f 33ff 	mov.w	r3, #4294967295
 800c0d6:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800c0d8:	6879      	ldr	r1, [r7, #4]
 800c0da:	68b8      	ldr	r0, [r7, #8]
 800c0dc:	f000 fa5a 	bl	800c594 <prvAddCurrentTaskToDelayedList>
	}
 800c0e0:	bf00      	nop
 800c0e2:	3718      	adds	r7, #24
 800c0e4:	46bd      	mov	sp, r7
 800c0e6:	bd80      	pop	{r7, pc}
 800c0e8:	200027a4 	.word	0x200027a4

0800c0ec <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800c0ec:	b580      	push	{r7, lr}
 800c0ee:	b086      	sub	sp, #24
 800c0f0:	af00      	add	r7, sp, #0
 800c0f2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c0f4:	687b      	ldr	r3, [r7, #4]
 800c0f6:	68db      	ldr	r3, [r3, #12]
 800c0f8:	68db      	ldr	r3, [r3, #12]
 800c0fa:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800c0fc:	693b      	ldr	r3, [r7, #16]
 800c0fe:	2b00      	cmp	r3, #0
 800c100:	d10b      	bne.n	800c11a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800c102:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c106:	f383 8811 	msr	BASEPRI, r3
 800c10a:	f3bf 8f6f 	isb	sy
 800c10e:	f3bf 8f4f 	dsb	sy
 800c112:	60fb      	str	r3, [r7, #12]
}
 800c114:	bf00      	nop
 800c116:	bf00      	nop
 800c118:	e7fd      	b.n	800c116 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800c11a:	693b      	ldr	r3, [r7, #16]
 800c11c:	3318      	adds	r3, #24
 800c11e:	4618      	mov	r0, r3
 800c120:	f7fe fdf2 	bl	800ad08 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c124:	4b1d      	ldr	r3, [pc, #116]	@ (800c19c <xTaskRemoveFromEventList+0xb0>)
 800c126:	681b      	ldr	r3, [r3, #0]
 800c128:	2b00      	cmp	r3, #0
 800c12a:	d11d      	bne.n	800c168 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800c12c:	693b      	ldr	r3, [r7, #16]
 800c12e:	3304      	adds	r3, #4
 800c130:	4618      	mov	r0, r3
 800c132:	f7fe fde9 	bl	800ad08 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800c136:	693b      	ldr	r3, [r7, #16]
 800c138:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c13a:	4b19      	ldr	r3, [pc, #100]	@ (800c1a0 <xTaskRemoveFromEventList+0xb4>)
 800c13c:	681b      	ldr	r3, [r3, #0]
 800c13e:	429a      	cmp	r2, r3
 800c140:	d903      	bls.n	800c14a <xTaskRemoveFromEventList+0x5e>
 800c142:	693b      	ldr	r3, [r7, #16]
 800c144:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c146:	4a16      	ldr	r2, [pc, #88]	@ (800c1a0 <xTaskRemoveFromEventList+0xb4>)
 800c148:	6013      	str	r3, [r2, #0]
 800c14a:	693b      	ldr	r3, [r7, #16]
 800c14c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c14e:	4613      	mov	r3, r2
 800c150:	009b      	lsls	r3, r3, #2
 800c152:	4413      	add	r3, r2
 800c154:	009b      	lsls	r3, r3, #2
 800c156:	4a13      	ldr	r2, [pc, #76]	@ (800c1a4 <xTaskRemoveFromEventList+0xb8>)
 800c158:	441a      	add	r2, r3
 800c15a:	693b      	ldr	r3, [r7, #16]
 800c15c:	3304      	adds	r3, #4
 800c15e:	4619      	mov	r1, r3
 800c160:	4610      	mov	r0, r2
 800c162:	f7fe fd74 	bl	800ac4e <vListInsertEnd>
 800c166:	e005      	b.n	800c174 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800c168:	693b      	ldr	r3, [r7, #16]
 800c16a:	3318      	adds	r3, #24
 800c16c:	4619      	mov	r1, r3
 800c16e:	480e      	ldr	r0, [pc, #56]	@ (800c1a8 <xTaskRemoveFromEventList+0xbc>)
 800c170:	f7fe fd6d 	bl	800ac4e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800c174:	693b      	ldr	r3, [r7, #16]
 800c176:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c178:	4b0c      	ldr	r3, [pc, #48]	@ (800c1ac <xTaskRemoveFromEventList+0xc0>)
 800c17a:	681b      	ldr	r3, [r3, #0]
 800c17c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c17e:	429a      	cmp	r2, r3
 800c180:	d905      	bls.n	800c18e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800c182:	2301      	movs	r3, #1
 800c184:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800c186:	4b0a      	ldr	r3, [pc, #40]	@ (800c1b0 <xTaskRemoveFromEventList+0xc4>)
 800c188:	2201      	movs	r2, #1
 800c18a:	601a      	str	r2, [r3, #0]
 800c18c:	e001      	b.n	800c192 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800c18e:	2300      	movs	r3, #0
 800c190:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800c192:	697b      	ldr	r3, [r7, #20]
}
 800c194:	4618      	mov	r0, r3
 800c196:	3718      	adds	r7, #24
 800c198:	46bd      	mov	sp, r7
 800c19a:	bd80      	pop	{r7, pc}
 800c19c:	20002ca0 	.word	0x20002ca0
 800c1a0:	20002c80 	.word	0x20002c80
 800c1a4:	200027a8 	.word	0x200027a8
 800c1a8:	20002c38 	.word	0x20002c38
 800c1ac:	200027a4 	.word	0x200027a4
 800c1b0:	20002c8c 	.word	0x20002c8c

0800c1b4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800c1b4:	b480      	push	{r7}
 800c1b6:	b083      	sub	sp, #12
 800c1b8:	af00      	add	r7, sp, #0
 800c1ba:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800c1bc:	4b06      	ldr	r3, [pc, #24]	@ (800c1d8 <vTaskInternalSetTimeOutState+0x24>)
 800c1be:	681a      	ldr	r2, [r3, #0]
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800c1c4:	4b05      	ldr	r3, [pc, #20]	@ (800c1dc <vTaskInternalSetTimeOutState+0x28>)
 800c1c6:	681a      	ldr	r2, [r3, #0]
 800c1c8:	687b      	ldr	r3, [r7, #4]
 800c1ca:	605a      	str	r2, [r3, #4]
}
 800c1cc:	bf00      	nop
 800c1ce:	370c      	adds	r7, #12
 800c1d0:	46bd      	mov	sp, r7
 800c1d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1d6:	4770      	bx	lr
 800c1d8:	20002c90 	.word	0x20002c90
 800c1dc:	20002c7c 	.word	0x20002c7c

0800c1e0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800c1e0:	b580      	push	{r7, lr}
 800c1e2:	b088      	sub	sp, #32
 800c1e4:	af00      	add	r7, sp, #0
 800c1e6:	6078      	str	r0, [r7, #4]
 800c1e8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800c1ea:	687b      	ldr	r3, [r7, #4]
 800c1ec:	2b00      	cmp	r3, #0
 800c1ee:	d10b      	bne.n	800c208 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800c1f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c1f4:	f383 8811 	msr	BASEPRI, r3
 800c1f8:	f3bf 8f6f 	isb	sy
 800c1fc:	f3bf 8f4f 	dsb	sy
 800c200:	613b      	str	r3, [r7, #16]
}
 800c202:	bf00      	nop
 800c204:	bf00      	nop
 800c206:	e7fd      	b.n	800c204 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800c208:	683b      	ldr	r3, [r7, #0]
 800c20a:	2b00      	cmp	r3, #0
 800c20c:	d10b      	bne.n	800c226 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800c20e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c212:	f383 8811 	msr	BASEPRI, r3
 800c216:	f3bf 8f6f 	isb	sy
 800c21a:	f3bf 8f4f 	dsb	sy
 800c21e:	60fb      	str	r3, [r7, #12]
}
 800c220:	bf00      	nop
 800c222:	bf00      	nop
 800c224:	e7fd      	b.n	800c222 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800c226:	f000 fe97 	bl	800cf58 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800c22a:	4b1d      	ldr	r3, [pc, #116]	@ (800c2a0 <xTaskCheckForTimeOut+0xc0>)
 800c22c:	681b      	ldr	r3, [r3, #0]
 800c22e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800c230:	687b      	ldr	r3, [r7, #4]
 800c232:	685b      	ldr	r3, [r3, #4]
 800c234:	69ba      	ldr	r2, [r7, #24]
 800c236:	1ad3      	subs	r3, r2, r3
 800c238:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800c23a:	683b      	ldr	r3, [r7, #0]
 800c23c:	681b      	ldr	r3, [r3, #0]
 800c23e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c242:	d102      	bne.n	800c24a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800c244:	2300      	movs	r3, #0
 800c246:	61fb      	str	r3, [r7, #28]
 800c248:	e023      	b.n	800c292 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800c24a:	687b      	ldr	r3, [r7, #4]
 800c24c:	681a      	ldr	r2, [r3, #0]
 800c24e:	4b15      	ldr	r3, [pc, #84]	@ (800c2a4 <xTaskCheckForTimeOut+0xc4>)
 800c250:	681b      	ldr	r3, [r3, #0]
 800c252:	429a      	cmp	r2, r3
 800c254:	d007      	beq.n	800c266 <xTaskCheckForTimeOut+0x86>
 800c256:	687b      	ldr	r3, [r7, #4]
 800c258:	685b      	ldr	r3, [r3, #4]
 800c25a:	69ba      	ldr	r2, [r7, #24]
 800c25c:	429a      	cmp	r2, r3
 800c25e:	d302      	bcc.n	800c266 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800c260:	2301      	movs	r3, #1
 800c262:	61fb      	str	r3, [r7, #28]
 800c264:	e015      	b.n	800c292 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800c266:	683b      	ldr	r3, [r7, #0]
 800c268:	681b      	ldr	r3, [r3, #0]
 800c26a:	697a      	ldr	r2, [r7, #20]
 800c26c:	429a      	cmp	r2, r3
 800c26e:	d20b      	bcs.n	800c288 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800c270:	683b      	ldr	r3, [r7, #0]
 800c272:	681a      	ldr	r2, [r3, #0]
 800c274:	697b      	ldr	r3, [r7, #20]
 800c276:	1ad2      	subs	r2, r2, r3
 800c278:	683b      	ldr	r3, [r7, #0]
 800c27a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800c27c:	6878      	ldr	r0, [r7, #4]
 800c27e:	f7ff ff99 	bl	800c1b4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800c282:	2300      	movs	r3, #0
 800c284:	61fb      	str	r3, [r7, #28]
 800c286:	e004      	b.n	800c292 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800c288:	683b      	ldr	r3, [r7, #0]
 800c28a:	2200      	movs	r2, #0
 800c28c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800c28e:	2301      	movs	r3, #1
 800c290:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800c292:	f000 fe93 	bl	800cfbc <vPortExitCritical>

	return xReturn;
 800c296:	69fb      	ldr	r3, [r7, #28]
}
 800c298:	4618      	mov	r0, r3
 800c29a:	3720      	adds	r7, #32
 800c29c:	46bd      	mov	sp, r7
 800c29e:	bd80      	pop	{r7, pc}
 800c2a0:	20002c7c 	.word	0x20002c7c
 800c2a4:	20002c90 	.word	0x20002c90

0800c2a8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800c2a8:	b480      	push	{r7}
 800c2aa:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800c2ac:	4b03      	ldr	r3, [pc, #12]	@ (800c2bc <vTaskMissedYield+0x14>)
 800c2ae:	2201      	movs	r2, #1
 800c2b0:	601a      	str	r2, [r3, #0]
}
 800c2b2:	bf00      	nop
 800c2b4:	46bd      	mov	sp, r7
 800c2b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2ba:	4770      	bx	lr
 800c2bc:	20002c8c 	.word	0x20002c8c

0800c2c0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800c2c0:	b580      	push	{r7, lr}
 800c2c2:	b082      	sub	sp, #8
 800c2c4:	af00      	add	r7, sp, #0
 800c2c6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800c2c8:	f000 f852 	bl	800c370 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800c2cc:	4b06      	ldr	r3, [pc, #24]	@ (800c2e8 <prvIdleTask+0x28>)
 800c2ce:	681b      	ldr	r3, [r3, #0]
 800c2d0:	2b01      	cmp	r3, #1
 800c2d2:	d9f9      	bls.n	800c2c8 <prvIdleTask+0x8>
			{
				taskYIELD();
 800c2d4:	4b05      	ldr	r3, [pc, #20]	@ (800c2ec <prvIdleTask+0x2c>)
 800c2d6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c2da:	601a      	str	r2, [r3, #0]
 800c2dc:	f3bf 8f4f 	dsb	sy
 800c2e0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800c2e4:	e7f0      	b.n	800c2c8 <prvIdleTask+0x8>
 800c2e6:	bf00      	nop
 800c2e8:	200027a8 	.word	0x200027a8
 800c2ec:	e000ed04 	.word	0xe000ed04

0800c2f0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800c2f0:	b580      	push	{r7, lr}
 800c2f2:	b082      	sub	sp, #8
 800c2f4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c2f6:	2300      	movs	r3, #0
 800c2f8:	607b      	str	r3, [r7, #4]
 800c2fa:	e00c      	b.n	800c316 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800c2fc:	687a      	ldr	r2, [r7, #4]
 800c2fe:	4613      	mov	r3, r2
 800c300:	009b      	lsls	r3, r3, #2
 800c302:	4413      	add	r3, r2
 800c304:	009b      	lsls	r3, r3, #2
 800c306:	4a12      	ldr	r2, [pc, #72]	@ (800c350 <prvInitialiseTaskLists+0x60>)
 800c308:	4413      	add	r3, r2
 800c30a:	4618      	mov	r0, r3
 800c30c:	f7fe fc72 	bl	800abf4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c310:	687b      	ldr	r3, [r7, #4]
 800c312:	3301      	adds	r3, #1
 800c314:	607b      	str	r3, [r7, #4]
 800c316:	687b      	ldr	r3, [r7, #4]
 800c318:	2b37      	cmp	r3, #55	@ 0x37
 800c31a:	d9ef      	bls.n	800c2fc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800c31c:	480d      	ldr	r0, [pc, #52]	@ (800c354 <prvInitialiseTaskLists+0x64>)
 800c31e:	f7fe fc69 	bl	800abf4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800c322:	480d      	ldr	r0, [pc, #52]	@ (800c358 <prvInitialiseTaskLists+0x68>)
 800c324:	f7fe fc66 	bl	800abf4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800c328:	480c      	ldr	r0, [pc, #48]	@ (800c35c <prvInitialiseTaskLists+0x6c>)
 800c32a:	f7fe fc63 	bl	800abf4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800c32e:	480c      	ldr	r0, [pc, #48]	@ (800c360 <prvInitialiseTaskLists+0x70>)
 800c330:	f7fe fc60 	bl	800abf4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800c334:	480b      	ldr	r0, [pc, #44]	@ (800c364 <prvInitialiseTaskLists+0x74>)
 800c336:	f7fe fc5d 	bl	800abf4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800c33a:	4b0b      	ldr	r3, [pc, #44]	@ (800c368 <prvInitialiseTaskLists+0x78>)
 800c33c:	4a05      	ldr	r2, [pc, #20]	@ (800c354 <prvInitialiseTaskLists+0x64>)
 800c33e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800c340:	4b0a      	ldr	r3, [pc, #40]	@ (800c36c <prvInitialiseTaskLists+0x7c>)
 800c342:	4a05      	ldr	r2, [pc, #20]	@ (800c358 <prvInitialiseTaskLists+0x68>)
 800c344:	601a      	str	r2, [r3, #0]
}
 800c346:	bf00      	nop
 800c348:	3708      	adds	r7, #8
 800c34a:	46bd      	mov	sp, r7
 800c34c:	bd80      	pop	{r7, pc}
 800c34e:	bf00      	nop
 800c350:	200027a8 	.word	0x200027a8
 800c354:	20002c08 	.word	0x20002c08
 800c358:	20002c1c 	.word	0x20002c1c
 800c35c:	20002c38 	.word	0x20002c38
 800c360:	20002c4c 	.word	0x20002c4c
 800c364:	20002c64 	.word	0x20002c64
 800c368:	20002c30 	.word	0x20002c30
 800c36c:	20002c34 	.word	0x20002c34

0800c370 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800c370:	b580      	push	{r7, lr}
 800c372:	b082      	sub	sp, #8
 800c374:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c376:	e019      	b.n	800c3ac <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800c378:	f000 fdee 	bl	800cf58 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c37c:	4b10      	ldr	r3, [pc, #64]	@ (800c3c0 <prvCheckTasksWaitingTermination+0x50>)
 800c37e:	68db      	ldr	r3, [r3, #12]
 800c380:	68db      	ldr	r3, [r3, #12]
 800c382:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c384:	687b      	ldr	r3, [r7, #4]
 800c386:	3304      	adds	r3, #4
 800c388:	4618      	mov	r0, r3
 800c38a:	f7fe fcbd 	bl	800ad08 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800c38e:	4b0d      	ldr	r3, [pc, #52]	@ (800c3c4 <prvCheckTasksWaitingTermination+0x54>)
 800c390:	681b      	ldr	r3, [r3, #0]
 800c392:	3b01      	subs	r3, #1
 800c394:	4a0b      	ldr	r2, [pc, #44]	@ (800c3c4 <prvCheckTasksWaitingTermination+0x54>)
 800c396:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800c398:	4b0b      	ldr	r3, [pc, #44]	@ (800c3c8 <prvCheckTasksWaitingTermination+0x58>)
 800c39a:	681b      	ldr	r3, [r3, #0]
 800c39c:	3b01      	subs	r3, #1
 800c39e:	4a0a      	ldr	r2, [pc, #40]	@ (800c3c8 <prvCheckTasksWaitingTermination+0x58>)
 800c3a0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800c3a2:	f000 fe0b 	bl	800cfbc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800c3a6:	6878      	ldr	r0, [r7, #4]
 800c3a8:	f000 f810 	bl	800c3cc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c3ac:	4b06      	ldr	r3, [pc, #24]	@ (800c3c8 <prvCheckTasksWaitingTermination+0x58>)
 800c3ae:	681b      	ldr	r3, [r3, #0]
 800c3b0:	2b00      	cmp	r3, #0
 800c3b2:	d1e1      	bne.n	800c378 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800c3b4:	bf00      	nop
 800c3b6:	bf00      	nop
 800c3b8:	3708      	adds	r7, #8
 800c3ba:	46bd      	mov	sp, r7
 800c3bc:	bd80      	pop	{r7, pc}
 800c3be:	bf00      	nop
 800c3c0:	20002c4c 	.word	0x20002c4c
 800c3c4:	20002c78 	.word	0x20002c78
 800c3c8:	20002c60 	.word	0x20002c60

0800c3cc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800c3cc:	b580      	push	{r7, lr}
 800c3ce:	b084      	sub	sp, #16
 800c3d0:	af00      	add	r7, sp, #0
 800c3d2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800c3d4:	687b      	ldr	r3, [r7, #4]
 800c3d6:	3354      	adds	r3, #84	@ 0x54
 800c3d8:	4618      	mov	r0, r3
 800c3da:	f002 fb6f 	bl	800eabc <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800c3de:	687b      	ldr	r3, [r7, #4]
 800c3e0:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800c3e4:	2b00      	cmp	r3, #0
 800c3e6:	d108      	bne.n	800c3fa <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800c3e8:	687b      	ldr	r3, [r7, #4]
 800c3ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c3ec:	4618      	mov	r0, r3
 800c3ee:	f000 ffa3 	bl	800d338 <vPortFree>
				vPortFree( pxTCB );
 800c3f2:	6878      	ldr	r0, [r7, #4]
 800c3f4:	f000 ffa0 	bl	800d338 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800c3f8:	e019      	b.n	800c42e <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800c3fa:	687b      	ldr	r3, [r7, #4]
 800c3fc:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800c400:	2b01      	cmp	r3, #1
 800c402:	d103      	bne.n	800c40c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800c404:	6878      	ldr	r0, [r7, #4]
 800c406:	f000 ff97 	bl	800d338 <vPortFree>
	}
 800c40a:	e010      	b.n	800c42e <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800c40c:	687b      	ldr	r3, [r7, #4]
 800c40e:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800c412:	2b02      	cmp	r3, #2
 800c414:	d00b      	beq.n	800c42e <prvDeleteTCB+0x62>
	__asm volatile
 800c416:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c41a:	f383 8811 	msr	BASEPRI, r3
 800c41e:	f3bf 8f6f 	isb	sy
 800c422:	f3bf 8f4f 	dsb	sy
 800c426:	60fb      	str	r3, [r7, #12]
}
 800c428:	bf00      	nop
 800c42a:	bf00      	nop
 800c42c:	e7fd      	b.n	800c42a <prvDeleteTCB+0x5e>
	}
 800c42e:	bf00      	nop
 800c430:	3710      	adds	r7, #16
 800c432:	46bd      	mov	sp, r7
 800c434:	bd80      	pop	{r7, pc}
	...

0800c438 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800c438:	b480      	push	{r7}
 800c43a:	b083      	sub	sp, #12
 800c43c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c43e:	4b0c      	ldr	r3, [pc, #48]	@ (800c470 <prvResetNextTaskUnblockTime+0x38>)
 800c440:	681b      	ldr	r3, [r3, #0]
 800c442:	681b      	ldr	r3, [r3, #0]
 800c444:	2b00      	cmp	r3, #0
 800c446:	d104      	bne.n	800c452 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800c448:	4b0a      	ldr	r3, [pc, #40]	@ (800c474 <prvResetNextTaskUnblockTime+0x3c>)
 800c44a:	f04f 32ff 	mov.w	r2, #4294967295
 800c44e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800c450:	e008      	b.n	800c464 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c452:	4b07      	ldr	r3, [pc, #28]	@ (800c470 <prvResetNextTaskUnblockTime+0x38>)
 800c454:	681b      	ldr	r3, [r3, #0]
 800c456:	68db      	ldr	r3, [r3, #12]
 800c458:	68db      	ldr	r3, [r3, #12]
 800c45a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800c45c:	687b      	ldr	r3, [r7, #4]
 800c45e:	685b      	ldr	r3, [r3, #4]
 800c460:	4a04      	ldr	r2, [pc, #16]	@ (800c474 <prvResetNextTaskUnblockTime+0x3c>)
 800c462:	6013      	str	r3, [r2, #0]
}
 800c464:	bf00      	nop
 800c466:	370c      	adds	r7, #12
 800c468:	46bd      	mov	sp, r7
 800c46a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c46e:	4770      	bx	lr
 800c470:	20002c30 	.word	0x20002c30
 800c474:	20002c98 	.word	0x20002c98

0800c478 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800c478:	b480      	push	{r7}
 800c47a:	b083      	sub	sp, #12
 800c47c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800c47e:	4b0b      	ldr	r3, [pc, #44]	@ (800c4ac <xTaskGetSchedulerState+0x34>)
 800c480:	681b      	ldr	r3, [r3, #0]
 800c482:	2b00      	cmp	r3, #0
 800c484:	d102      	bne.n	800c48c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800c486:	2301      	movs	r3, #1
 800c488:	607b      	str	r3, [r7, #4]
 800c48a:	e008      	b.n	800c49e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c48c:	4b08      	ldr	r3, [pc, #32]	@ (800c4b0 <xTaskGetSchedulerState+0x38>)
 800c48e:	681b      	ldr	r3, [r3, #0]
 800c490:	2b00      	cmp	r3, #0
 800c492:	d102      	bne.n	800c49a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800c494:	2302      	movs	r3, #2
 800c496:	607b      	str	r3, [r7, #4]
 800c498:	e001      	b.n	800c49e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800c49a:	2300      	movs	r3, #0
 800c49c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800c49e:	687b      	ldr	r3, [r7, #4]
	}
 800c4a0:	4618      	mov	r0, r3
 800c4a2:	370c      	adds	r7, #12
 800c4a4:	46bd      	mov	sp, r7
 800c4a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4aa:	4770      	bx	lr
 800c4ac:	20002c84 	.word	0x20002c84
 800c4b0:	20002ca0 	.word	0x20002ca0

0800c4b4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800c4b4:	b580      	push	{r7, lr}
 800c4b6:	b086      	sub	sp, #24
 800c4b8:	af00      	add	r7, sp, #0
 800c4ba:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800c4bc:	687b      	ldr	r3, [r7, #4]
 800c4be:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800c4c0:	2300      	movs	r3, #0
 800c4c2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800c4c4:	687b      	ldr	r3, [r7, #4]
 800c4c6:	2b00      	cmp	r3, #0
 800c4c8:	d058      	beq.n	800c57c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800c4ca:	4b2f      	ldr	r3, [pc, #188]	@ (800c588 <xTaskPriorityDisinherit+0xd4>)
 800c4cc:	681b      	ldr	r3, [r3, #0]
 800c4ce:	693a      	ldr	r2, [r7, #16]
 800c4d0:	429a      	cmp	r2, r3
 800c4d2:	d00b      	beq.n	800c4ec <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800c4d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c4d8:	f383 8811 	msr	BASEPRI, r3
 800c4dc:	f3bf 8f6f 	isb	sy
 800c4e0:	f3bf 8f4f 	dsb	sy
 800c4e4:	60fb      	str	r3, [r7, #12]
}
 800c4e6:	bf00      	nop
 800c4e8:	bf00      	nop
 800c4ea:	e7fd      	b.n	800c4e8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800c4ec:	693b      	ldr	r3, [r7, #16]
 800c4ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c4f0:	2b00      	cmp	r3, #0
 800c4f2:	d10b      	bne.n	800c50c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800c4f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c4f8:	f383 8811 	msr	BASEPRI, r3
 800c4fc:	f3bf 8f6f 	isb	sy
 800c500:	f3bf 8f4f 	dsb	sy
 800c504:	60bb      	str	r3, [r7, #8]
}
 800c506:	bf00      	nop
 800c508:	bf00      	nop
 800c50a:	e7fd      	b.n	800c508 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800c50c:	693b      	ldr	r3, [r7, #16]
 800c50e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c510:	1e5a      	subs	r2, r3, #1
 800c512:	693b      	ldr	r3, [r7, #16]
 800c514:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800c516:	693b      	ldr	r3, [r7, #16]
 800c518:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c51a:	693b      	ldr	r3, [r7, #16]
 800c51c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c51e:	429a      	cmp	r2, r3
 800c520:	d02c      	beq.n	800c57c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800c522:	693b      	ldr	r3, [r7, #16]
 800c524:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c526:	2b00      	cmp	r3, #0
 800c528:	d128      	bne.n	800c57c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c52a:	693b      	ldr	r3, [r7, #16]
 800c52c:	3304      	adds	r3, #4
 800c52e:	4618      	mov	r0, r3
 800c530:	f7fe fbea 	bl	800ad08 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800c534:	693b      	ldr	r3, [r7, #16]
 800c536:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c538:	693b      	ldr	r3, [r7, #16]
 800c53a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c53c:	693b      	ldr	r3, [r7, #16]
 800c53e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c540:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800c544:	693b      	ldr	r3, [r7, #16]
 800c546:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800c548:	693b      	ldr	r3, [r7, #16]
 800c54a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c54c:	4b0f      	ldr	r3, [pc, #60]	@ (800c58c <xTaskPriorityDisinherit+0xd8>)
 800c54e:	681b      	ldr	r3, [r3, #0]
 800c550:	429a      	cmp	r2, r3
 800c552:	d903      	bls.n	800c55c <xTaskPriorityDisinherit+0xa8>
 800c554:	693b      	ldr	r3, [r7, #16]
 800c556:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c558:	4a0c      	ldr	r2, [pc, #48]	@ (800c58c <xTaskPriorityDisinherit+0xd8>)
 800c55a:	6013      	str	r3, [r2, #0]
 800c55c:	693b      	ldr	r3, [r7, #16]
 800c55e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c560:	4613      	mov	r3, r2
 800c562:	009b      	lsls	r3, r3, #2
 800c564:	4413      	add	r3, r2
 800c566:	009b      	lsls	r3, r3, #2
 800c568:	4a09      	ldr	r2, [pc, #36]	@ (800c590 <xTaskPriorityDisinherit+0xdc>)
 800c56a:	441a      	add	r2, r3
 800c56c:	693b      	ldr	r3, [r7, #16]
 800c56e:	3304      	adds	r3, #4
 800c570:	4619      	mov	r1, r3
 800c572:	4610      	mov	r0, r2
 800c574:	f7fe fb6b 	bl	800ac4e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800c578:	2301      	movs	r3, #1
 800c57a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800c57c:	697b      	ldr	r3, [r7, #20]
	}
 800c57e:	4618      	mov	r0, r3
 800c580:	3718      	adds	r7, #24
 800c582:	46bd      	mov	sp, r7
 800c584:	bd80      	pop	{r7, pc}
 800c586:	bf00      	nop
 800c588:	200027a4 	.word	0x200027a4
 800c58c:	20002c80 	.word	0x20002c80
 800c590:	200027a8 	.word	0x200027a8

0800c594 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800c594:	b580      	push	{r7, lr}
 800c596:	b084      	sub	sp, #16
 800c598:	af00      	add	r7, sp, #0
 800c59a:	6078      	str	r0, [r7, #4]
 800c59c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800c59e:	4b21      	ldr	r3, [pc, #132]	@ (800c624 <prvAddCurrentTaskToDelayedList+0x90>)
 800c5a0:	681b      	ldr	r3, [r3, #0]
 800c5a2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c5a4:	4b20      	ldr	r3, [pc, #128]	@ (800c628 <prvAddCurrentTaskToDelayedList+0x94>)
 800c5a6:	681b      	ldr	r3, [r3, #0]
 800c5a8:	3304      	adds	r3, #4
 800c5aa:	4618      	mov	r0, r3
 800c5ac:	f7fe fbac 	bl	800ad08 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800c5b0:	687b      	ldr	r3, [r7, #4]
 800c5b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c5b6:	d10a      	bne.n	800c5ce <prvAddCurrentTaskToDelayedList+0x3a>
 800c5b8:	683b      	ldr	r3, [r7, #0]
 800c5ba:	2b00      	cmp	r3, #0
 800c5bc:	d007      	beq.n	800c5ce <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c5be:	4b1a      	ldr	r3, [pc, #104]	@ (800c628 <prvAddCurrentTaskToDelayedList+0x94>)
 800c5c0:	681b      	ldr	r3, [r3, #0]
 800c5c2:	3304      	adds	r3, #4
 800c5c4:	4619      	mov	r1, r3
 800c5c6:	4819      	ldr	r0, [pc, #100]	@ (800c62c <prvAddCurrentTaskToDelayedList+0x98>)
 800c5c8:	f7fe fb41 	bl	800ac4e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800c5cc:	e026      	b.n	800c61c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800c5ce:	68fa      	ldr	r2, [r7, #12]
 800c5d0:	687b      	ldr	r3, [r7, #4]
 800c5d2:	4413      	add	r3, r2
 800c5d4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800c5d6:	4b14      	ldr	r3, [pc, #80]	@ (800c628 <prvAddCurrentTaskToDelayedList+0x94>)
 800c5d8:	681b      	ldr	r3, [r3, #0]
 800c5da:	68ba      	ldr	r2, [r7, #8]
 800c5dc:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800c5de:	68ba      	ldr	r2, [r7, #8]
 800c5e0:	68fb      	ldr	r3, [r7, #12]
 800c5e2:	429a      	cmp	r2, r3
 800c5e4:	d209      	bcs.n	800c5fa <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c5e6:	4b12      	ldr	r3, [pc, #72]	@ (800c630 <prvAddCurrentTaskToDelayedList+0x9c>)
 800c5e8:	681a      	ldr	r2, [r3, #0]
 800c5ea:	4b0f      	ldr	r3, [pc, #60]	@ (800c628 <prvAddCurrentTaskToDelayedList+0x94>)
 800c5ec:	681b      	ldr	r3, [r3, #0]
 800c5ee:	3304      	adds	r3, #4
 800c5f0:	4619      	mov	r1, r3
 800c5f2:	4610      	mov	r0, r2
 800c5f4:	f7fe fb4f 	bl	800ac96 <vListInsert>
}
 800c5f8:	e010      	b.n	800c61c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c5fa:	4b0e      	ldr	r3, [pc, #56]	@ (800c634 <prvAddCurrentTaskToDelayedList+0xa0>)
 800c5fc:	681a      	ldr	r2, [r3, #0]
 800c5fe:	4b0a      	ldr	r3, [pc, #40]	@ (800c628 <prvAddCurrentTaskToDelayedList+0x94>)
 800c600:	681b      	ldr	r3, [r3, #0]
 800c602:	3304      	adds	r3, #4
 800c604:	4619      	mov	r1, r3
 800c606:	4610      	mov	r0, r2
 800c608:	f7fe fb45 	bl	800ac96 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800c60c:	4b0a      	ldr	r3, [pc, #40]	@ (800c638 <prvAddCurrentTaskToDelayedList+0xa4>)
 800c60e:	681b      	ldr	r3, [r3, #0]
 800c610:	68ba      	ldr	r2, [r7, #8]
 800c612:	429a      	cmp	r2, r3
 800c614:	d202      	bcs.n	800c61c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800c616:	4a08      	ldr	r2, [pc, #32]	@ (800c638 <prvAddCurrentTaskToDelayedList+0xa4>)
 800c618:	68bb      	ldr	r3, [r7, #8]
 800c61a:	6013      	str	r3, [r2, #0]
}
 800c61c:	bf00      	nop
 800c61e:	3710      	adds	r7, #16
 800c620:	46bd      	mov	sp, r7
 800c622:	bd80      	pop	{r7, pc}
 800c624:	20002c7c 	.word	0x20002c7c
 800c628:	200027a4 	.word	0x200027a4
 800c62c:	20002c64 	.word	0x20002c64
 800c630:	20002c34 	.word	0x20002c34
 800c634:	20002c30 	.word	0x20002c30
 800c638:	20002c98 	.word	0x20002c98

0800c63c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800c63c:	b580      	push	{r7, lr}
 800c63e:	b08a      	sub	sp, #40	@ 0x28
 800c640:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800c642:	2300      	movs	r3, #0
 800c644:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800c646:	f000 fb13 	bl	800cc70 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800c64a:	4b1d      	ldr	r3, [pc, #116]	@ (800c6c0 <xTimerCreateTimerTask+0x84>)
 800c64c:	681b      	ldr	r3, [r3, #0]
 800c64e:	2b00      	cmp	r3, #0
 800c650:	d021      	beq.n	800c696 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800c652:	2300      	movs	r3, #0
 800c654:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800c656:	2300      	movs	r3, #0
 800c658:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800c65a:	1d3a      	adds	r2, r7, #4
 800c65c:	f107 0108 	add.w	r1, r7, #8
 800c660:	f107 030c 	add.w	r3, r7, #12
 800c664:	4618      	mov	r0, r3
 800c666:	f7fe faab 	bl	800abc0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800c66a:	6879      	ldr	r1, [r7, #4]
 800c66c:	68bb      	ldr	r3, [r7, #8]
 800c66e:	68fa      	ldr	r2, [r7, #12]
 800c670:	9202      	str	r2, [sp, #8]
 800c672:	9301      	str	r3, [sp, #4]
 800c674:	2302      	movs	r3, #2
 800c676:	9300      	str	r3, [sp, #0]
 800c678:	2300      	movs	r3, #0
 800c67a:	460a      	mov	r2, r1
 800c67c:	4911      	ldr	r1, [pc, #68]	@ (800c6c4 <xTimerCreateTimerTask+0x88>)
 800c67e:	4812      	ldr	r0, [pc, #72]	@ (800c6c8 <xTimerCreateTimerTask+0x8c>)
 800c680:	f7ff f8a2 	bl	800b7c8 <xTaskCreateStatic>
 800c684:	4603      	mov	r3, r0
 800c686:	4a11      	ldr	r2, [pc, #68]	@ (800c6cc <xTimerCreateTimerTask+0x90>)
 800c688:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800c68a:	4b10      	ldr	r3, [pc, #64]	@ (800c6cc <xTimerCreateTimerTask+0x90>)
 800c68c:	681b      	ldr	r3, [r3, #0]
 800c68e:	2b00      	cmp	r3, #0
 800c690:	d001      	beq.n	800c696 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800c692:	2301      	movs	r3, #1
 800c694:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800c696:	697b      	ldr	r3, [r7, #20]
 800c698:	2b00      	cmp	r3, #0
 800c69a:	d10b      	bne.n	800c6b4 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800c69c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c6a0:	f383 8811 	msr	BASEPRI, r3
 800c6a4:	f3bf 8f6f 	isb	sy
 800c6a8:	f3bf 8f4f 	dsb	sy
 800c6ac:	613b      	str	r3, [r7, #16]
}
 800c6ae:	bf00      	nop
 800c6b0:	bf00      	nop
 800c6b2:	e7fd      	b.n	800c6b0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800c6b4:	697b      	ldr	r3, [r7, #20]
}
 800c6b6:	4618      	mov	r0, r3
 800c6b8:	3718      	adds	r7, #24
 800c6ba:	46bd      	mov	sp, r7
 800c6bc:	bd80      	pop	{r7, pc}
 800c6be:	bf00      	nop
 800c6c0:	20002cd4 	.word	0x20002cd4
 800c6c4:	08010f58 	.word	0x08010f58
 800c6c8:	0800c809 	.word	0x0800c809
 800c6cc:	20002cd8 	.word	0x20002cd8

0800c6d0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800c6d0:	b580      	push	{r7, lr}
 800c6d2:	b08a      	sub	sp, #40	@ 0x28
 800c6d4:	af00      	add	r7, sp, #0
 800c6d6:	60f8      	str	r0, [r7, #12]
 800c6d8:	60b9      	str	r1, [r7, #8]
 800c6da:	607a      	str	r2, [r7, #4]
 800c6dc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800c6de:	2300      	movs	r3, #0
 800c6e0:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800c6e2:	68fb      	ldr	r3, [r7, #12]
 800c6e4:	2b00      	cmp	r3, #0
 800c6e6:	d10b      	bne.n	800c700 <xTimerGenericCommand+0x30>
	__asm volatile
 800c6e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c6ec:	f383 8811 	msr	BASEPRI, r3
 800c6f0:	f3bf 8f6f 	isb	sy
 800c6f4:	f3bf 8f4f 	dsb	sy
 800c6f8:	623b      	str	r3, [r7, #32]
}
 800c6fa:	bf00      	nop
 800c6fc:	bf00      	nop
 800c6fe:	e7fd      	b.n	800c6fc <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800c700:	4b19      	ldr	r3, [pc, #100]	@ (800c768 <xTimerGenericCommand+0x98>)
 800c702:	681b      	ldr	r3, [r3, #0]
 800c704:	2b00      	cmp	r3, #0
 800c706:	d02a      	beq.n	800c75e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800c708:	68bb      	ldr	r3, [r7, #8]
 800c70a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800c70c:	687b      	ldr	r3, [r7, #4]
 800c70e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800c710:	68fb      	ldr	r3, [r7, #12]
 800c712:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800c714:	68bb      	ldr	r3, [r7, #8]
 800c716:	2b05      	cmp	r3, #5
 800c718:	dc18      	bgt.n	800c74c <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800c71a:	f7ff fead 	bl	800c478 <xTaskGetSchedulerState>
 800c71e:	4603      	mov	r3, r0
 800c720:	2b02      	cmp	r3, #2
 800c722:	d109      	bne.n	800c738 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800c724:	4b10      	ldr	r3, [pc, #64]	@ (800c768 <xTimerGenericCommand+0x98>)
 800c726:	6818      	ldr	r0, [r3, #0]
 800c728:	f107 0110 	add.w	r1, r7, #16
 800c72c:	2300      	movs	r3, #0
 800c72e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c730:	f7fe fc5a 	bl	800afe8 <xQueueGenericSend>
 800c734:	6278      	str	r0, [r7, #36]	@ 0x24
 800c736:	e012      	b.n	800c75e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800c738:	4b0b      	ldr	r3, [pc, #44]	@ (800c768 <xTimerGenericCommand+0x98>)
 800c73a:	6818      	ldr	r0, [r3, #0]
 800c73c:	f107 0110 	add.w	r1, r7, #16
 800c740:	2300      	movs	r3, #0
 800c742:	2200      	movs	r2, #0
 800c744:	f7fe fc50 	bl	800afe8 <xQueueGenericSend>
 800c748:	6278      	str	r0, [r7, #36]	@ 0x24
 800c74a:	e008      	b.n	800c75e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800c74c:	4b06      	ldr	r3, [pc, #24]	@ (800c768 <xTimerGenericCommand+0x98>)
 800c74e:	6818      	ldr	r0, [r3, #0]
 800c750:	f107 0110 	add.w	r1, r7, #16
 800c754:	2300      	movs	r3, #0
 800c756:	683a      	ldr	r2, [r7, #0]
 800c758:	f7fe fd48 	bl	800b1ec <xQueueGenericSendFromISR>
 800c75c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800c75e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800c760:	4618      	mov	r0, r3
 800c762:	3728      	adds	r7, #40	@ 0x28
 800c764:	46bd      	mov	sp, r7
 800c766:	bd80      	pop	{r7, pc}
 800c768:	20002cd4 	.word	0x20002cd4

0800c76c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800c76c:	b580      	push	{r7, lr}
 800c76e:	b088      	sub	sp, #32
 800c770:	af02      	add	r7, sp, #8
 800c772:	6078      	str	r0, [r7, #4]
 800c774:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c776:	4b23      	ldr	r3, [pc, #140]	@ (800c804 <prvProcessExpiredTimer+0x98>)
 800c778:	681b      	ldr	r3, [r3, #0]
 800c77a:	68db      	ldr	r3, [r3, #12]
 800c77c:	68db      	ldr	r3, [r3, #12]
 800c77e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c780:	697b      	ldr	r3, [r7, #20]
 800c782:	3304      	adds	r3, #4
 800c784:	4618      	mov	r0, r3
 800c786:	f7fe fabf 	bl	800ad08 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c78a:	697b      	ldr	r3, [r7, #20]
 800c78c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c790:	f003 0304 	and.w	r3, r3, #4
 800c794:	2b00      	cmp	r3, #0
 800c796:	d023      	beq.n	800c7e0 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800c798:	697b      	ldr	r3, [r7, #20]
 800c79a:	699a      	ldr	r2, [r3, #24]
 800c79c:	687b      	ldr	r3, [r7, #4]
 800c79e:	18d1      	adds	r1, r2, r3
 800c7a0:	687b      	ldr	r3, [r7, #4]
 800c7a2:	683a      	ldr	r2, [r7, #0]
 800c7a4:	6978      	ldr	r0, [r7, #20]
 800c7a6:	f000 f8d5 	bl	800c954 <prvInsertTimerInActiveList>
 800c7aa:	4603      	mov	r3, r0
 800c7ac:	2b00      	cmp	r3, #0
 800c7ae:	d020      	beq.n	800c7f2 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800c7b0:	2300      	movs	r3, #0
 800c7b2:	9300      	str	r3, [sp, #0]
 800c7b4:	2300      	movs	r3, #0
 800c7b6:	687a      	ldr	r2, [r7, #4]
 800c7b8:	2100      	movs	r1, #0
 800c7ba:	6978      	ldr	r0, [r7, #20]
 800c7bc:	f7ff ff88 	bl	800c6d0 <xTimerGenericCommand>
 800c7c0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800c7c2:	693b      	ldr	r3, [r7, #16]
 800c7c4:	2b00      	cmp	r3, #0
 800c7c6:	d114      	bne.n	800c7f2 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800c7c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c7cc:	f383 8811 	msr	BASEPRI, r3
 800c7d0:	f3bf 8f6f 	isb	sy
 800c7d4:	f3bf 8f4f 	dsb	sy
 800c7d8:	60fb      	str	r3, [r7, #12]
}
 800c7da:	bf00      	nop
 800c7dc:	bf00      	nop
 800c7de:	e7fd      	b.n	800c7dc <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c7e0:	697b      	ldr	r3, [r7, #20]
 800c7e2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c7e6:	f023 0301 	bic.w	r3, r3, #1
 800c7ea:	b2da      	uxtb	r2, r3
 800c7ec:	697b      	ldr	r3, [r7, #20]
 800c7ee:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c7f2:	697b      	ldr	r3, [r7, #20]
 800c7f4:	6a1b      	ldr	r3, [r3, #32]
 800c7f6:	6978      	ldr	r0, [r7, #20]
 800c7f8:	4798      	blx	r3
}
 800c7fa:	bf00      	nop
 800c7fc:	3718      	adds	r7, #24
 800c7fe:	46bd      	mov	sp, r7
 800c800:	bd80      	pop	{r7, pc}
 800c802:	bf00      	nop
 800c804:	20002ccc 	.word	0x20002ccc

0800c808 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800c808:	b580      	push	{r7, lr}
 800c80a:	b084      	sub	sp, #16
 800c80c:	af00      	add	r7, sp, #0
 800c80e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c810:	f107 0308 	add.w	r3, r7, #8
 800c814:	4618      	mov	r0, r3
 800c816:	f000 f859 	bl	800c8cc <prvGetNextExpireTime>
 800c81a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800c81c:	68bb      	ldr	r3, [r7, #8]
 800c81e:	4619      	mov	r1, r3
 800c820:	68f8      	ldr	r0, [r7, #12]
 800c822:	f000 f805 	bl	800c830 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800c826:	f000 f8d7 	bl	800c9d8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c82a:	bf00      	nop
 800c82c:	e7f0      	b.n	800c810 <prvTimerTask+0x8>
	...

0800c830 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800c830:	b580      	push	{r7, lr}
 800c832:	b084      	sub	sp, #16
 800c834:	af00      	add	r7, sp, #0
 800c836:	6078      	str	r0, [r7, #4]
 800c838:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800c83a:	f7ff fa29 	bl	800bc90 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c83e:	f107 0308 	add.w	r3, r7, #8
 800c842:	4618      	mov	r0, r3
 800c844:	f000 f866 	bl	800c914 <prvSampleTimeNow>
 800c848:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800c84a:	68bb      	ldr	r3, [r7, #8]
 800c84c:	2b00      	cmp	r3, #0
 800c84e:	d130      	bne.n	800c8b2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800c850:	683b      	ldr	r3, [r7, #0]
 800c852:	2b00      	cmp	r3, #0
 800c854:	d10a      	bne.n	800c86c <prvProcessTimerOrBlockTask+0x3c>
 800c856:	687a      	ldr	r2, [r7, #4]
 800c858:	68fb      	ldr	r3, [r7, #12]
 800c85a:	429a      	cmp	r2, r3
 800c85c:	d806      	bhi.n	800c86c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800c85e:	f7ff fa25 	bl	800bcac <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800c862:	68f9      	ldr	r1, [r7, #12]
 800c864:	6878      	ldr	r0, [r7, #4]
 800c866:	f7ff ff81 	bl	800c76c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800c86a:	e024      	b.n	800c8b6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800c86c:	683b      	ldr	r3, [r7, #0]
 800c86e:	2b00      	cmp	r3, #0
 800c870:	d008      	beq.n	800c884 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800c872:	4b13      	ldr	r3, [pc, #76]	@ (800c8c0 <prvProcessTimerOrBlockTask+0x90>)
 800c874:	681b      	ldr	r3, [r3, #0]
 800c876:	681b      	ldr	r3, [r3, #0]
 800c878:	2b00      	cmp	r3, #0
 800c87a:	d101      	bne.n	800c880 <prvProcessTimerOrBlockTask+0x50>
 800c87c:	2301      	movs	r3, #1
 800c87e:	e000      	b.n	800c882 <prvProcessTimerOrBlockTask+0x52>
 800c880:	2300      	movs	r3, #0
 800c882:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800c884:	4b0f      	ldr	r3, [pc, #60]	@ (800c8c4 <prvProcessTimerOrBlockTask+0x94>)
 800c886:	6818      	ldr	r0, [r3, #0]
 800c888:	687a      	ldr	r2, [r7, #4]
 800c88a:	68fb      	ldr	r3, [r7, #12]
 800c88c:	1ad3      	subs	r3, r2, r3
 800c88e:	683a      	ldr	r2, [r7, #0]
 800c890:	4619      	mov	r1, r3
 800c892:	f7fe ff65 	bl	800b760 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800c896:	f7ff fa09 	bl	800bcac <xTaskResumeAll>
 800c89a:	4603      	mov	r3, r0
 800c89c:	2b00      	cmp	r3, #0
 800c89e:	d10a      	bne.n	800c8b6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800c8a0:	4b09      	ldr	r3, [pc, #36]	@ (800c8c8 <prvProcessTimerOrBlockTask+0x98>)
 800c8a2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c8a6:	601a      	str	r2, [r3, #0]
 800c8a8:	f3bf 8f4f 	dsb	sy
 800c8ac:	f3bf 8f6f 	isb	sy
}
 800c8b0:	e001      	b.n	800c8b6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800c8b2:	f7ff f9fb 	bl	800bcac <xTaskResumeAll>
}
 800c8b6:	bf00      	nop
 800c8b8:	3710      	adds	r7, #16
 800c8ba:	46bd      	mov	sp, r7
 800c8bc:	bd80      	pop	{r7, pc}
 800c8be:	bf00      	nop
 800c8c0:	20002cd0 	.word	0x20002cd0
 800c8c4:	20002cd4 	.word	0x20002cd4
 800c8c8:	e000ed04 	.word	0xe000ed04

0800c8cc <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800c8cc:	b480      	push	{r7}
 800c8ce:	b085      	sub	sp, #20
 800c8d0:	af00      	add	r7, sp, #0
 800c8d2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800c8d4:	4b0e      	ldr	r3, [pc, #56]	@ (800c910 <prvGetNextExpireTime+0x44>)
 800c8d6:	681b      	ldr	r3, [r3, #0]
 800c8d8:	681b      	ldr	r3, [r3, #0]
 800c8da:	2b00      	cmp	r3, #0
 800c8dc:	d101      	bne.n	800c8e2 <prvGetNextExpireTime+0x16>
 800c8de:	2201      	movs	r2, #1
 800c8e0:	e000      	b.n	800c8e4 <prvGetNextExpireTime+0x18>
 800c8e2:	2200      	movs	r2, #0
 800c8e4:	687b      	ldr	r3, [r7, #4]
 800c8e6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800c8e8:	687b      	ldr	r3, [r7, #4]
 800c8ea:	681b      	ldr	r3, [r3, #0]
 800c8ec:	2b00      	cmp	r3, #0
 800c8ee:	d105      	bne.n	800c8fc <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c8f0:	4b07      	ldr	r3, [pc, #28]	@ (800c910 <prvGetNextExpireTime+0x44>)
 800c8f2:	681b      	ldr	r3, [r3, #0]
 800c8f4:	68db      	ldr	r3, [r3, #12]
 800c8f6:	681b      	ldr	r3, [r3, #0]
 800c8f8:	60fb      	str	r3, [r7, #12]
 800c8fa:	e001      	b.n	800c900 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800c8fc:	2300      	movs	r3, #0
 800c8fe:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800c900:	68fb      	ldr	r3, [r7, #12]
}
 800c902:	4618      	mov	r0, r3
 800c904:	3714      	adds	r7, #20
 800c906:	46bd      	mov	sp, r7
 800c908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c90c:	4770      	bx	lr
 800c90e:	bf00      	nop
 800c910:	20002ccc 	.word	0x20002ccc

0800c914 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800c914:	b580      	push	{r7, lr}
 800c916:	b084      	sub	sp, #16
 800c918:	af00      	add	r7, sp, #0
 800c91a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800c91c:	f7ff fa64 	bl	800bde8 <xTaskGetTickCount>
 800c920:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800c922:	4b0b      	ldr	r3, [pc, #44]	@ (800c950 <prvSampleTimeNow+0x3c>)
 800c924:	681b      	ldr	r3, [r3, #0]
 800c926:	68fa      	ldr	r2, [r7, #12]
 800c928:	429a      	cmp	r2, r3
 800c92a:	d205      	bcs.n	800c938 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800c92c:	f000 f93a 	bl	800cba4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800c930:	687b      	ldr	r3, [r7, #4]
 800c932:	2201      	movs	r2, #1
 800c934:	601a      	str	r2, [r3, #0]
 800c936:	e002      	b.n	800c93e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800c938:	687b      	ldr	r3, [r7, #4]
 800c93a:	2200      	movs	r2, #0
 800c93c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800c93e:	4a04      	ldr	r2, [pc, #16]	@ (800c950 <prvSampleTimeNow+0x3c>)
 800c940:	68fb      	ldr	r3, [r7, #12]
 800c942:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800c944:	68fb      	ldr	r3, [r7, #12]
}
 800c946:	4618      	mov	r0, r3
 800c948:	3710      	adds	r7, #16
 800c94a:	46bd      	mov	sp, r7
 800c94c:	bd80      	pop	{r7, pc}
 800c94e:	bf00      	nop
 800c950:	20002cdc 	.word	0x20002cdc

0800c954 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800c954:	b580      	push	{r7, lr}
 800c956:	b086      	sub	sp, #24
 800c958:	af00      	add	r7, sp, #0
 800c95a:	60f8      	str	r0, [r7, #12]
 800c95c:	60b9      	str	r1, [r7, #8]
 800c95e:	607a      	str	r2, [r7, #4]
 800c960:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800c962:	2300      	movs	r3, #0
 800c964:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800c966:	68fb      	ldr	r3, [r7, #12]
 800c968:	68ba      	ldr	r2, [r7, #8]
 800c96a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800c96c:	68fb      	ldr	r3, [r7, #12]
 800c96e:	68fa      	ldr	r2, [r7, #12]
 800c970:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800c972:	68ba      	ldr	r2, [r7, #8]
 800c974:	687b      	ldr	r3, [r7, #4]
 800c976:	429a      	cmp	r2, r3
 800c978:	d812      	bhi.n	800c9a0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c97a:	687a      	ldr	r2, [r7, #4]
 800c97c:	683b      	ldr	r3, [r7, #0]
 800c97e:	1ad2      	subs	r2, r2, r3
 800c980:	68fb      	ldr	r3, [r7, #12]
 800c982:	699b      	ldr	r3, [r3, #24]
 800c984:	429a      	cmp	r2, r3
 800c986:	d302      	bcc.n	800c98e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800c988:	2301      	movs	r3, #1
 800c98a:	617b      	str	r3, [r7, #20]
 800c98c:	e01b      	b.n	800c9c6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800c98e:	4b10      	ldr	r3, [pc, #64]	@ (800c9d0 <prvInsertTimerInActiveList+0x7c>)
 800c990:	681a      	ldr	r2, [r3, #0]
 800c992:	68fb      	ldr	r3, [r7, #12]
 800c994:	3304      	adds	r3, #4
 800c996:	4619      	mov	r1, r3
 800c998:	4610      	mov	r0, r2
 800c99a:	f7fe f97c 	bl	800ac96 <vListInsert>
 800c99e:	e012      	b.n	800c9c6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800c9a0:	687a      	ldr	r2, [r7, #4]
 800c9a2:	683b      	ldr	r3, [r7, #0]
 800c9a4:	429a      	cmp	r2, r3
 800c9a6:	d206      	bcs.n	800c9b6 <prvInsertTimerInActiveList+0x62>
 800c9a8:	68ba      	ldr	r2, [r7, #8]
 800c9aa:	683b      	ldr	r3, [r7, #0]
 800c9ac:	429a      	cmp	r2, r3
 800c9ae:	d302      	bcc.n	800c9b6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800c9b0:	2301      	movs	r3, #1
 800c9b2:	617b      	str	r3, [r7, #20]
 800c9b4:	e007      	b.n	800c9c6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800c9b6:	4b07      	ldr	r3, [pc, #28]	@ (800c9d4 <prvInsertTimerInActiveList+0x80>)
 800c9b8:	681a      	ldr	r2, [r3, #0]
 800c9ba:	68fb      	ldr	r3, [r7, #12]
 800c9bc:	3304      	adds	r3, #4
 800c9be:	4619      	mov	r1, r3
 800c9c0:	4610      	mov	r0, r2
 800c9c2:	f7fe f968 	bl	800ac96 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800c9c6:	697b      	ldr	r3, [r7, #20]
}
 800c9c8:	4618      	mov	r0, r3
 800c9ca:	3718      	adds	r7, #24
 800c9cc:	46bd      	mov	sp, r7
 800c9ce:	bd80      	pop	{r7, pc}
 800c9d0:	20002cd0 	.word	0x20002cd0
 800c9d4:	20002ccc 	.word	0x20002ccc

0800c9d8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800c9d8:	b580      	push	{r7, lr}
 800c9da:	b08e      	sub	sp, #56	@ 0x38
 800c9dc:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800c9de:	e0ce      	b.n	800cb7e <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800c9e0:	687b      	ldr	r3, [r7, #4]
 800c9e2:	2b00      	cmp	r3, #0
 800c9e4:	da19      	bge.n	800ca1a <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800c9e6:	1d3b      	adds	r3, r7, #4
 800c9e8:	3304      	adds	r3, #4
 800c9ea:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800c9ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c9ee:	2b00      	cmp	r3, #0
 800c9f0:	d10b      	bne.n	800ca0a <prvProcessReceivedCommands+0x32>
	__asm volatile
 800c9f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c9f6:	f383 8811 	msr	BASEPRI, r3
 800c9fa:	f3bf 8f6f 	isb	sy
 800c9fe:	f3bf 8f4f 	dsb	sy
 800ca02:	61fb      	str	r3, [r7, #28]
}
 800ca04:	bf00      	nop
 800ca06:	bf00      	nop
 800ca08:	e7fd      	b.n	800ca06 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800ca0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ca0c:	681b      	ldr	r3, [r3, #0]
 800ca0e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ca10:	6850      	ldr	r0, [r2, #4]
 800ca12:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ca14:	6892      	ldr	r2, [r2, #8]
 800ca16:	4611      	mov	r1, r2
 800ca18:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800ca1a:	687b      	ldr	r3, [r7, #4]
 800ca1c:	2b00      	cmp	r3, #0
 800ca1e:	f2c0 80ae 	blt.w	800cb7e <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800ca22:	68fb      	ldr	r3, [r7, #12]
 800ca24:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800ca26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca28:	695b      	ldr	r3, [r3, #20]
 800ca2a:	2b00      	cmp	r3, #0
 800ca2c:	d004      	beq.n	800ca38 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ca2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca30:	3304      	adds	r3, #4
 800ca32:	4618      	mov	r0, r3
 800ca34:	f7fe f968 	bl	800ad08 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800ca38:	463b      	mov	r3, r7
 800ca3a:	4618      	mov	r0, r3
 800ca3c:	f7ff ff6a 	bl	800c914 <prvSampleTimeNow>
 800ca40:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800ca42:	687b      	ldr	r3, [r7, #4]
 800ca44:	2b09      	cmp	r3, #9
 800ca46:	f200 8097 	bhi.w	800cb78 <prvProcessReceivedCommands+0x1a0>
 800ca4a:	a201      	add	r2, pc, #4	@ (adr r2, 800ca50 <prvProcessReceivedCommands+0x78>)
 800ca4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ca50:	0800ca79 	.word	0x0800ca79
 800ca54:	0800ca79 	.word	0x0800ca79
 800ca58:	0800ca79 	.word	0x0800ca79
 800ca5c:	0800caef 	.word	0x0800caef
 800ca60:	0800cb03 	.word	0x0800cb03
 800ca64:	0800cb4f 	.word	0x0800cb4f
 800ca68:	0800ca79 	.word	0x0800ca79
 800ca6c:	0800ca79 	.word	0x0800ca79
 800ca70:	0800caef 	.word	0x0800caef
 800ca74:	0800cb03 	.word	0x0800cb03
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800ca78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca7a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ca7e:	f043 0301 	orr.w	r3, r3, #1
 800ca82:	b2da      	uxtb	r2, r3
 800ca84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca86:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800ca8a:	68ba      	ldr	r2, [r7, #8]
 800ca8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca8e:	699b      	ldr	r3, [r3, #24]
 800ca90:	18d1      	adds	r1, r2, r3
 800ca92:	68bb      	ldr	r3, [r7, #8]
 800ca94:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ca96:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ca98:	f7ff ff5c 	bl	800c954 <prvInsertTimerInActiveList>
 800ca9c:	4603      	mov	r3, r0
 800ca9e:	2b00      	cmp	r3, #0
 800caa0:	d06c      	beq.n	800cb7c <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800caa2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800caa4:	6a1b      	ldr	r3, [r3, #32]
 800caa6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800caa8:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800caaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800caac:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800cab0:	f003 0304 	and.w	r3, r3, #4
 800cab4:	2b00      	cmp	r3, #0
 800cab6:	d061      	beq.n	800cb7c <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800cab8:	68ba      	ldr	r2, [r7, #8]
 800caba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cabc:	699b      	ldr	r3, [r3, #24]
 800cabe:	441a      	add	r2, r3
 800cac0:	2300      	movs	r3, #0
 800cac2:	9300      	str	r3, [sp, #0]
 800cac4:	2300      	movs	r3, #0
 800cac6:	2100      	movs	r1, #0
 800cac8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800caca:	f7ff fe01 	bl	800c6d0 <xTimerGenericCommand>
 800cace:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800cad0:	6a3b      	ldr	r3, [r7, #32]
 800cad2:	2b00      	cmp	r3, #0
 800cad4:	d152      	bne.n	800cb7c <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800cad6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cada:	f383 8811 	msr	BASEPRI, r3
 800cade:	f3bf 8f6f 	isb	sy
 800cae2:	f3bf 8f4f 	dsb	sy
 800cae6:	61bb      	str	r3, [r7, #24]
}
 800cae8:	bf00      	nop
 800caea:	bf00      	nop
 800caec:	e7fd      	b.n	800caea <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800caee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800caf0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800caf4:	f023 0301 	bic.w	r3, r3, #1
 800caf8:	b2da      	uxtb	r2, r3
 800cafa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cafc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800cb00:	e03d      	b.n	800cb7e <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800cb02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cb04:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800cb08:	f043 0301 	orr.w	r3, r3, #1
 800cb0c:	b2da      	uxtb	r2, r3
 800cb0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cb10:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800cb14:	68ba      	ldr	r2, [r7, #8]
 800cb16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cb18:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800cb1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cb1c:	699b      	ldr	r3, [r3, #24]
 800cb1e:	2b00      	cmp	r3, #0
 800cb20:	d10b      	bne.n	800cb3a <prvProcessReceivedCommands+0x162>
	__asm volatile
 800cb22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cb26:	f383 8811 	msr	BASEPRI, r3
 800cb2a:	f3bf 8f6f 	isb	sy
 800cb2e:	f3bf 8f4f 	dsb	sy
 800cb32:	617b      	str	r3, [r7, #20]
}
 800cb34:	bf00      	nop
 800cb36:	bf00      	nop
 800cb38:	e7fd      	b.n	800cb36 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800cb3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cb3c:	699a      	ldr	r2, [r3, #24]
 800cb3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb40:	18d1      	adds	r1, r2, r3
 800cb42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb44:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cb46:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800cb48:	f7ff ff04 	bl	800c954 <prvInsertTimerInActiveList>
					break;
 800cb4c:	e017      	b.n	800cb7e <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800cb4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cb50:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800cb54:	f003 0302 	and.w	r3, r3, #2
 800cb58:	2b00      	cmp	r3, #0
 800cb5a:	d103      	bne.n	800cb64 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800cb5c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800cb5e:	f000 fbeb 	bl	800d338 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800cb62:	e00c      	b.n	800cb7e <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800cb64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cb66:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800cb6a:	f023 0301 	bic.w	r3, r3, #1
 800cb6e:	b2da      	uxtb	r2, r3
 800cb70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cb72:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800cb76:	e002      	b.n	800cb7e <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800cb78:	bf00      	nop
 800cb7a:	e000      	b.n	800cb7e <prvProcessReceivedCommands+0x1a6>
					break;
 800cb7c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800cb7e:	4b08      	ldr	r3, [pc, #32]	@ (800cba0 <prvProcessReceivedCommands+0x1c8>)
 800cb80:	681b      	ldr	r3, [r3, #0]
 800cb82:	1d39      	adds	r1, r7, #4
 800cb84:	2200      	movs	r2, #0
 800cb86:	4618      	mov	r0, r3
 800cb88:	f7fe fbce 	bl	800b328 <xQueueReceive>
 800cb8c:	4603      	mov	r3, r0
 800cb8e:	2b00      	cmp	r3, #0
 800cb90:	f47f af26 	bne.w	800c9e0 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800cb94:	bf00      	nop
 800cb96:	bf00      	nop
 800cb98:	3730      	adds	r7, #48	@ 0x30
 800cb9a:	46bd      	mov	sp, r7
 800cb9c:	bd80      	pop	{r7, pc}
 800cb9e:	bf00      	nop
 800cba0:	20002cd4 	.word	0x20002cd4

0800cba4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800cba4:	b580      	push	{r7, lr}
 800cba6:	b088      	sub	sp, #32
 800cba8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800cbaa:	e049      	b.n	800cc40 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800cbac:	4b2e      	ldr	r3, [pc, #184]	@ (800cc68 <prvSwitchTimerLists+0xc4>)
 800cbae:	681b      	ldr	r3, [r3, #0]
 800cbb0:	68db      	ldr	r3, [r3, #12]
 800cbb2:	681b      	ldr	r3, [r3, #0]
 800cbb4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cbb6:	4b2c      	ldr	r3, [pc, #176]	@ (800cc68 <prvSwitchTimerLists+0xc4>)
 800cbb8:	681b      	ldr	r3, [r3, #0]
 800cbba:	68db      	ldr	r3, [r3, #12]
 800cbbc:	68db      	ldr	r3, [r3, #12]
 800cbbe:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800cbc0:	68fb      	ldr	r3, [r7, #12]
 800cbc2:	3304      	adds	r3, #4
 800cbc4:	4618      	mov	r0, r3
 800cbc6:	f7fe f89f 	bl	800ad08 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800cbca:	68fb      	ldr	r3, [r7, #12]
 800cbcc:	6a1b      	ldr	r3, [r3, #32]
 800cbce:	68f8      	ldr	r0, [r7, #12]
 800cbd0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800cbd2:	68fb      	ldr	r3, [r7, #12]
 800cbd4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800cbd8:	f003 0304 	and.w	r3, r3, #4
 800cbdc:	2b00      	cmp	r3, #0
 800cbde:	d02f      	beq.n	800cc40 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800cbe0:	68fb      	ldr	r3, [r7, #12]
 800cbe2:	699b      	ldr	r3, [r3, #24]
 800cbe4:	693a      	ldr	r2, [r7, #16]
 800cbe6:	4413      	add	r3, r2
 800cbe8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800cbea:	68ba      	ldr	r2, [r7, #8]
 800cbec:	693b      	ldr	r3, [r7, #16]
 800cbee:	429a      	cmp	r2, r3
 800cbf0:	d90e      	bls.n	800cc10 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800cbf2:	68fb      	ldr	r3, [r7, #12]
 800cbf4:	68ba      	ldr	r2, [r7, #8]
 800cbf6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800cbf8:	68fb      	ldr	r3, [r7, #12]
 800cbfa:	68fa      	ldr	r2, [r7, #12]
 800cbfc:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800cbfe:	4b1a      	ldr	r3, [pc, #104]	@ (800cc68 <prvSwitchTimerLists+0xc4>)
 800cc00:	681a      	ldr	r2, [r3, #0]
 800cc02:	68fb      	ldr	r3, [r7, #12]
 800cc04:	3304      	adds	r3, #4
 800cc06:	4619      	mov	r1, r3
 800cc08:	4610      	mov	r0, r2
 800cc0a:	f7fe f844 	bl	800ac96 <vListInsert>
 800cc0e:	e017      	b.n	800cc40 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800cc10:	2300      	movs	r3, #0
 800cc12:	9300      	str	r3, [sp, #0]
 800cc14:	2300      	movs	r3, #0
 800cc16:	693a      	ldr	r2, [r7, #16]
 800cc18:	2100      	movs	r1, #0
 800cc1a:	68f8      	ldr	r0, [r7, #12]
 800cc1c:	f7ff fd58 	bl	800c6d0 <xTimerGenericCommand>
 800cc20:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800cc22:	687b      	ldr	r3, [r7, #4]
 800cc24:	2b00      	cmp	r3, #0
 800cc26:	d10b      	bne.n	800cc40 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800cc28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cc2c:	f383 8811 	msr	BASEPRI, r3
 800cc30:	f3bf 8f6f 	isb	sy
 800cc34:	f3bf 8f4f 	dsb	sy
 800cc38:	603b      	str	r3, [r7, #0]
}
 800cc3a:	bf00      	nop
 800cc3c:	bf00      	nop
 800cc3e:	e7fd      	b.n	800cc3c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800cc40:	4b09      	ldr	r3, [pc, #36]	@ (800cc68 <prvSwitchTimerLists+0xc4>)
 800cc42:	681b      	ldr	r3, [r3, #0]
 800cc44:	681b      	ldr	r3, [r3, #0]
 800cc46:	2b00      	cmp	r3, #0
 800cc48:	d1b0      	bne.n	800cbac <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800cc4a:	4b07      	ldr	r3, [pc, #28]	@ (800cc68 <prvSwitchTimerLists+0xc4>)
 800cc4c:	681b      	ldr	r3, [r3, #0]
 800cc4e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800cc50:	4b06      	ldr	r3, [pc, #24]	@ (800cc6c <prvSwitchTimerLists+0xc8>)
 800cc52:	681b      	ldr	r3, [r3, #0]
 800cc54:	4a04      	ldr	r2, [pc, #16]	@ (800cc68 <prvSwitchTimerLists+0xc4>)
 800cc56:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800cc58:	4a04      	ldr	r2, [pc, #16]	@ (800cc6c <prvSwitchTimerLists+0xc8>)
 800cc5a:	697b      	ldr	r3, [r7, #20]
 800cc5c:	6013      	str	r3, [r2, #0]
}
 800cc5e:	bf00      	nop
 800cc60:	3718      	adds	r7, #24
 800cc62:	46bd      	mov	sp, r7
 800cc64:	bd80      	pop	{r7, pc}
 800cc66:	bf00      	nop
 800cc68:	20002ccc 	.word	0x20002ccc
 800cc6c:	20002cd0 	.word	0x20002cd0

0800cc70 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800cc70:	b580      	push	{r7, lr}
 800cc72:	b082      	sub	sp, #8
 800cc74:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800cc76:	f000 f96f 	bl	800cf58 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800cc7a:	4b15      	ldr	r3, [pc, #84]	@ (800ccd0 <prvCheckForValidListAndQueue+0x60>)
 800cc7c:	681b      	ldr	r3, [r3, #0]
 800cc7e:	2b00      	cmp	r3, #0
 800cc80:	d120      	bne.n	800ccc4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800cc82:	4814      	ldr	r0, [pc, #80]	@ (800ccd4 <prvCheckForValidListAndQueue+0x64>)
 800cc84:	f7fd ffb6 	bl	800abf4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800cc88:	4813      	ldr	r0, [pc, #76]	@ (800ccd8 <prvCheckForValidListAndQueue+0x68>)
 800cc8a:	f7fd ffb3 	bl	800abf4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800cc8e:	4b13      	ldr	r3, [pc, #76]	@ (800ccdc <prvCheckForValidListAndQueue+0x6c>)
 800cc90:	4a10      	ldr	r2, [pc, #64]	@ (800ccd4 <prvCheckForValidListAndQueue+0x64>)
 800cc92:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800cc94:	4b12      	ldr	r3, [pc, #72]	@ (800cce0 <prvCheckForValidListAndQueue+0x70>)
 800cc96:	4a10      	ldr	r2, [pc, #64]	@ (800ccd8 <prvCheckForValidListAndQueue+0x68>)
 800cc98:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800cc9a:	2300      	movs	r3, #0
 800cc9c:	9300      	str	r3, [sp, #0]
 800cc9e:	4b11      	ldr	r3, [pc, #68]	@ (800cce4 <prvCheckForValidListAndQueue+0x74>)
 800cca0:	4a11      	ldr	r2, [pc, #68]	@ (800cce8 <prvCheckForValidListAndQueue+0x78>)
 800cca2:	2110      	movs	r1, #16
 800cca4:	200a      	movs	r0, #10
 800cca6:	f7fe f8c3 	bl	800ae30 <xQueueGenericCreateStatic>
 800ccaa:	4603      	mov	r3, r0
 800ccac:	4a08      	ldr	r2, [pc, #32]	@ (800ccd0 <prvCheckForValidListAndQueue+0x60>)
 800ccae:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800ccb0:	4b07      	ldr	r3, [pc, #28]	@ (800ccd0 <prvCheckForValidListAndQueue+0x60>)
 800ccb2:	681b      	ldr	r3, [r3, #0]
 800ccb4:	2b00      	cmp	r3, #0
 800ccb6:	d005      	beq.n	800ccc4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800ccb8:	4b05      	ldr	r3, [pc, #20]	@ (800ccd0 <prvCheckForValidListAndQueue+0x60>)
 800ccba:	681b      	ldr	r3, [r3, #0]
 800ccbc:	490b      	ldr	r1, [pc, #44]	@ (800ccec <prvCheckForValidListAndQueue+0x7c>)
 800ccbe:	4618      	mov	r0, r3
 800ccc0:	f7fe fd24 	bl	800b70c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800ccc4:	f000 f97a 	bl	800cfbc <vPortExitCritical>
}
 800ccc8:	bf00      	nop
 800ccca:	46bd      	mov	sp, r7
 800cccc:	bd80      	pop	{r7, pc}
 800ccce:	bf00      	nop
 800ccd0:	20002cd4 	.word	0x20002cd4
 800ccd4:	20002ca4 	.word	0x20002ca4
 800ccd8:	20002cb8 	.word	0x20002cb8
 800ccdc:	20002ccc 	.word	0x20002ccc
 800cce0:	20002cd0 	.word	0x20002cd0
 800cce4:	20002d80 	.word	0x20002d80
 800cce8:	20002ce0 	.word	0x20002ce0
 800ccec:	08010f60 	.word	0x08010f60

0800ccf0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800ccf0:	b480      	push	{r7}
 800ccf2:	b085      	sub	sp, #20
 800ccf4:	af00      	add	r7, sp, #0
 800ccf6:	60f8      	str	r0, [r7, #12]
 800ccf8:	60b9      	str	r1, [r7, #8]
 800ccfa:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800ccfc:	68fb      	ldr	r3, [r7, #12]
 800ccfe:	3b04      	subs	r3, #4
 800cd00:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800cd02:	68fb      	ldr	r3, [r7, #12]
 800cd04:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800cd08:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800cd0a:	68fb      	ldr	r3, [r7, #12]
 800cd0c:	3b04      	subs	r3, #4
 800cd0e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800cd10:	68bb      	ldr	r3, [r7, #8]
 800cd12:	f023 0201 	bic.w	r2, r3, #1
 800cd16:	68fb      	ldr	r3, [r7, #12]
 800cd18:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800cd1a:	68fb      	ldr	r3, [r7, #12]
 800cd1c:	3b04      	subs	r3, #4
 800cd1e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800cd20:	4a0c      	ldr	r2, [pc, #48]	@ (800cd54 <pxPortInitialiseStack+0x64>)
 800cd22:	68fb      	ldr	r3, [r7, #12]
 800cd24:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800cd26:	68fb      	ldr	r3, [r7, #12]
 800cd28:	3b14      	subs	r3, #20
 800cd2a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800cd2c:	687a      	ldr	r2, [r7, #4]
 800cd2e:	68fb      	ldr	r3, [r7, #12]
 800cd30:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800cd32:	68fb      	ldr	r3, [r7, #12]
 800cd34:	3b04      	subs	r3, #4
 800cd36:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800cd38:	68fb      	ldr	r3, [r7, #12]
 800cd3a:	f06f 0202 	mvn.w	r2, #2
 800cd3e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800cd40:	68fb      	ldr	r3, [r7, #12]
 800cd42:	3b20      	subs	r3, #32
 800cd44:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800cd46:	68fb      	ldr	r3, [r7, #12]
}
 800cd48:	4618      	mov	r0, r3
 800cd4a:	3714      	adds	r7, #20
 800cd4c:	46bd      	mov	sp, r7
 800cd4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd52:	4770      	bx	lr
 800cd54:	0800cd59 	.word	0x0800cd59

0800cd58 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800cd58:	b480      	push	{r7}
 800cd5a:	b085      	sub	sp, #20
 800cd5c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800cd5e:	2300      	movs	r3, #0
 800cd60:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800cd62:	4b13      	ldr	r3, [pc, #76]	@ (800cdb0 <prvTaskExitError+0x58>)
 800cd64:	681b      	ldr	r3, [r3, #0]
 800cd66:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cd6a:	d00b      	beq.n	800cd84 <prvTaskExitError+0x2c>
	__asm volatile
 800cd6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cd70:	f383 8811 	msr	BASEPRI, r3
 800cd74:	f3bf 8f6f 	isb	sy
 800cd78:	f3bf 8f4f 	dsb	sy
 800cd7c:	60fb      	str	r3, [r7, #12]
}
 800cd7e:	bf00      	nop
 800cd80:	bf00      	nop
 800cd82:	e7fd      	b.n	800cd80 <prvTaskExitError+0x28>
	__asm volatile
 800cd84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cd88:	f383 8811 	msr	BASEPRI, r3
 800cd8c:	f3bf 8f6f 	isb	sy
 800cd90:	f3bf 8f4f 	dsb	sy
 800cd94:	60bb      	str	r3, [r7, #8]
}
 800cd96:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800cd98:	bf00      	nop
 800cd9a:	687b      	ldr	r3, [r7, #4]
 800cd9c:	2b00      	cmp	r3, #0
 800cd9e:	d0fc      	beq.n	800cd9a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800cda0:	bf00      	nop
 800cda2:	bf00      	nop
 800cda4:	3714      	adds	r7, #20
 800cda6:	46bd      	mov	sp, r7
 800cda8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdac:	4770      	bx	lr
 800cdae:	bf00      	nop
 800cdb0:	2000011c 	.word	0x2000011c
	...

0800cdc0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800cdc0:	4b07      	ldr	r3, [pc, #28]	@ (800cde0 <pxCurrentTCBConst2>)
 800cdc2:	6819      	ldr	r1, [r3, #0]
 800cdc4:	6808      	ldr	r0, [r1, #0]
 800cdc6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cdca:	f380 8809 	msr	PSP, r0
 800cdce:	f3bf 8f6f 	isb	sy
 800cdd2:	f04f 0000 	mov.w	r0, #0
 800cdd6:	f380 8811 	msr	BASEPRI, r0
 800cdda:	4770      	bx	lr
 800cddc:	f3af 8000 	nop.w

0800cde0 <pxCurrentTCBConst2>:
 800cde0:	200027a4 	.word	0x200027a4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800cde4:	bf00      	nop
 800cde6:	bf00      	nop

0800cde8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800cde8:	4808      	ldr	r0, [pc, #32]	@ (800ce0c <prvPortStartFirstTask+0x24>)
 800cdea:	6800      	ldr	r0, [r0, #0]
 800cdec:	6800      	ldr	r0, [r0, #0]
 800cdee:	f380 8808 	msr	MSP, r0
 800cdf2:	f04f 0000 	mov.w	r0, #0
 800cdf6:	f380 8814 	msr	CONTROL, r0
 800cdfa:	b662      	cpsie	i
 800cdfc:	b661      	cpsie	f
 800cdfe:	f3bf 8f4f 	dsb	sy
 800ce02:	f3bf 8f6f 	isb	sy
 800ce06:	df00      	svc	0
 800ce08:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800ce0a:	bf00      	nop
 800ce0c:	e000ed08 	.word	0xe000ed08

0800ce10 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800ce10:	b580      	push	{r7, lr}
 800ce12:	b086      	sub	sp, #24
 800ce14:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800ce16:	4b47      	ldr	r3, [pc, #284]	@ (800cf34 <xPortStartScheduler+0x124>)
 800ce18:	681b      	ldr	r3, [r3, #0]
 800ce1a:	4a47      	ldr	r2, [pc, #284]	@ (800cf38 <xPortStartScheduler+0x128>)
 800ce1c:	4293      	cmp	r3, r2
 800ce1e:	d10b      	bne.n	800ce38 <xPortStartScheduler+0x28>
	__asm volatile
 800ce20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ce24:	f383 8811 	msr	BASEPRI, r3
 800ce28:	f3bf 8f6f 	isb	sy
 800ce2c:	f3bf 8f4f 	dsb	sy
 800ce30:	60fb      	str	r3, [r7, #12]
}
 800ce32:	bf00      	nop
 800ce34:	bf00      	nop
 800ce36:	e7fd      	b.n	800ce34 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800ce38:	4b3e      	ldr	r3, [pc, #248]	@ (800cf34 <xPortStartScheduler+0x124>)
 800ce3a:	681b      	ldr	r3, [r3, #0]
 800ce3c:	4a3f      	ldr	r2, [pc, #252]	@ (800cf3c <xPortStartScheduler+0x12c>)
 800ce3e:	4293      	cmp	r3, r2
 800ce40:	d10b      	bne.n	800ce5a <xPortStartScheduler+0x4a>
	__asm volatile
 800ce42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ce46:	f383 8811 	msr	BASEPRI, r3
 800ce4a:	f3bf 8f6f 	isb	sy
 800ce4e:	f3bf 8f4f 	dsb	sy
 800ce52:	613b      	str	r3, [r7, #16]
}
 800ce54:	bf00      	nop
 800ce56:	bf00      	nop
 800ce58:	e7fd      	b.n	800ce56 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800ce5a:	4b39      	ldr	r3, [pc, #228]	@ (800cf40 <xPortStartScheduler+0x130>)
 800ce5c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800ce5e:	697b      	ldr	r3, [r7, #20]
 800ce60:	781b      	ldrb	r3, [r3, #0]
 800ce62:	b2db      	uxtb	r3, r3
 800ce64:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800ce66:	697b      	ldr	r3, [r7, #20]
 800ce68:	22ff      	movs	r2, #255	@ 0xff
 800ce6a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800ce6c:	697b      	ldr	r3, [r7, #20]
 800ce6e:	781b      	ldrb	r3, [r3, #0]
 800ce70:	b2db      	uxtb	r3, r3
 800ce72:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800ce74:	78fb      	ldrb	r3, [r7, #3]
 800ce76:	b2db      	uxtb	r3, r3
 800ce78:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800ce7c:	b2da      	uxtb	r2, r3
 800ce7e:	4b31      	ldr	r3, [pc, #196]	@ (800cf44 <xPortStartScheduler+0x134>)
 800ce80:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800ce82:	4b31      	ldr	r3, [pc, #196]	@ (800cf48 <xPortStartScheduler+0x138>)
 800ce84:	2207      	movs	r2, #7
 800ce86:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ce88:	e009      	b.n	800ce9e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800ce8a:	4b2f      	ldr	r3, [pc, #188]	@ (800cf48 <xPortStartScheduler+0x138>)
 800ce8c:	681b      	ldr	r3, [r3, #0]
 800ce8e:	3b01      	subs	r3, #1
 800ce90:	4a2d      	ldr	r2, [pc, #180]	@ (800cf48 <xPortStartScheduler+0x138>)
 800ce92:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800ce94:	78fb      	ldrb	r3, [r7, #3]
 800ce96:	b2db      	uxtb	r3, r3
 800ce98:	005b      	lsls	r3, r3, #1
 800ce9a:	b2db      	uxtb	r3, r3
 800ce9c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ce9e:	78fb      	ldrb	r3, [r7, #3]
 800cea0:	b2db      	uxtb	r3, r3
 800cea2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cea6:	2b80      	cmp	r3, #128	@ 0x80
 800cea8:	d0ef      	beq.n	800ce8a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800ceaa:	4b27      	ldr	r3, [pc, #156]	@ (800cf48 <xPortStartScheduler+0x138>)
 800ceac:	681b      	ldr	r3, [r3, #0]
 800ceae:	f1c3 0307 	rsb	r3, r3, #7
 800ceb2:	2b04      	cmp	r3, #4
 800ceb4:	d00b      	beq.n	800cece <xPortStartScheduler+0xbe>
	__asm volatile
 800ceb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ceba:	f383 8811 	msr	BASEPRI, r3
 800cebe:	f3bf 8f6f 	isb	sy
 800cec2:	f3bf 8f4f 	dsb	sy
 800cec6:	60bb      	str	r3, [r7, #8]
}
 800cec8:	bf00      	nop
 800ceca:	bf00      	nop
 800cecc:	e7fd      	b.n	800ceca <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800cece:	4b1e      	ldr	r3, [pc, #120]	@ (800cf48 <xPortStartScheduler+0x138>)
 800ced0:	681b      	ldr	r3, [r3, #0]
 800ced2:	021b      	lsls	r3, r3, #8
 800ced4:	4a1c      	ldr	r2, [pc, #112]	@ (800cf48 <xPortStartScheduler+0x138>)
 800ced6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800ced8:	4b1b      	ldr	r3, [pc, #108]	@ (800cf48 <xPortStartScheduler+0x138>)
 800ceda:	681b      	ldr	r3, [r3, #0]
 800cedc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800cee0:	4a19      	ldr	r2, [pc, #100]	@ (800cf48 <xPortStartScheduler+0x138>)
 800cee2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800cee4:	687b      	ldr	r3, [r7, #4]
 800cee6:	b2da      	uxtb	r2, r3
 800cee8:	697b      	ldr	r3, [r7, #20]
 800ceea:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800ceec:	4b17      	ldr	r3, [pc, #92]	@ (800cf4c <xPortStartScheduler+0x13c>)
 800ceee:	681b      	ldr	r3, [r3, #0]
 800cef0:	4a16      	ldr	r2, [pc, #88]	@ (800cf4c <xPortStartScheduler+0x13c>)
 800cef2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800cef6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800cef8:	4b14      	ldr	r3, [pc, #80]	@ (800cf4c <xPortStartScheduler+0x13c>)
 800cefa:	681b      	ldr	r3, [r3, #0]
 800cefc:	4a13      	ldr	r2, [pc, #76]	@ (800cf4c <xPortStartScheduler+0x13c>)
 800cefe:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800cf02:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800cf04:	f000 f8da 	bl	800d0bc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800cf08:	4b11      	ldr	r3, [pc, #68]	@ (800cf50 <xPortStartScheduler+0x140>)
 800cf0a:	2200      	movs	r2, #0
 800cf0c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800cf0e:	f000 f8f9 	bl	800d104 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800cf12:	4b10      	ldr	r3, [pc, #64]	@ (800cf54 <xPortStartScheduler+0x144>)
 800cf14:	681b      	ldr	r3, [r3, #0]
 800cf16:	4a0f      	ldr	r2, [pc, #60]	@ (800cf54 <xPortStartScheduler+0x144>)
 800cf18:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800cf1c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800cf1e:	f7ff ff63 	bl	800cde8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800cf22:	f7ff f82b 	bl	800bf7c <vTaskSwitchContext>
	prvTaskExitError();
 800cf26:	f7ff ff17 	bl	800cd58 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800cf2a:	2300      	movs	r3, #0
}
 800cf2c:	4618      	mov	r0, r3
 800cf2e:	3718      	adds	r7, #24
 800cf30:	46bd      	mov	sp, r7
 800cf32:	bd80      	pop	{r7, pc}
 800cf34:	e000ed00 	.word	0xe000ed00
 800cf38:	410fc271 	.word	0x410fc271
 800cf3c:	410fc270 	.word	0x410fc270
 800cf40:	e000e400 	.word	0xe000e400
 800cf44:	20002dd0 	.word	0x20002dd0
 800cf48:	20002dd4 	.word	0x20002dd4
 800cf4c:	e000ed20 	.word	0xe000ed20
 800cf50:	2000011c 	.word	0x2000011c
 800cf54:	e000ef34 	.word	0xe000ef34

0800cf58 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800cf58:	b480      	push	{r7}
 800cf5a:	b083      	sub	sp, #12
 800cf5c:	af00      	add	r7, sp, #0
	__asm volatile
 800cf5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cf62:	f383 8811 	msr	BASEPRI, r3
 800cf66:	f3bf 8f6f 	isb	sy
 800cf6a:	f3bf 8f4f 	dsb	sy
 800cf6e:	607b      	str	r3, [r7, #4]
}
 800cf70:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800cf72:	4b10      	ldr	r3, [pc, #64]	@ (800cfb4 <vPortEnterCritical+0x5c>)
 800cf74:	681b      	ldr	r3, [r3, #0]
 800cf76:	3301      	adds	r3, #1
 800cf78:	4a0e      	ldr	r2, [pc, #56]	@ (800cfb4 <vPortEnterCritical+0x5c>)
 800cf7a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800cf7c:	4b0d      	ldr	r3, [pc, #52]	@ (800cfb4 <vPortEnterCritical+0x5c>)
 800cf7e:	681b      	ldr	r3, [r3, #0]
 800cf80:	2b01      	cmp	r3, #1
 800cf82:	d110      	bne.n	800cfa6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800cf84:	4b0c      	ldr	r3, [pc, #48]	@ (800cfb8 <vPortEnterCritical+0x60>)
 800cf86:	681b      	ldr	r3, [r3, #0]
 800cf88:	b2db      	uxtb	r3, r3
 800cf8a:	2b00      	cmp	r3, #0
 800cf8c:	d00b      	beq.n	800cfa6 <vPortEnterCritical+0x4e>
	__asm volatile
 800cf8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cf92:	f383 8811 	msr	BASEPRI, r3
 800cf96:	f3bf 8f6f 	isb	sy
 800cf9a:	f3bf 8f4f 	dsb	sy
 800cf9e:	603b      	str	r3, [r7, #0]
}
 800cfa0:	bf00      	nop
 800cfa2:	bf00      	nop
 800cfa4:	e7fd      	b.n	800cfa2 <vPortEnterCritical+0x4a>
	}
}
 800cfa6:	bf00      	nop
 800cfa8:	370c      	adds	r7, #12
 800cfaa:	46bd      	mov	sp, r7
 800cfac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfb0:	4770      	bx	lr
 800cfb2:	bf00      	nop
 800cfb4:	2000011c 	.word	0x2000011c
 800cfb8:	e000ed04 	.word	0xe000ed04

0800cfbc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800cfbc:	b480      	push	{r7}
 800cfbe:	b083      	sub	sp, #12
 800cfc0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800cfc2:	4b12      	ldr	r3, [pc, #72]	@ (800d00c <vPortExitCritical+0x50>)
 800cfc4:	681b      	ldr	r3, [r3, #0]
 800cfc6:	2b00      	cmp	r3, #0
 800cfc8:	d10b      	bne.n	800cfe2 <vPortExitCritical+0x26>
	__asm volatile
 800cfca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cfce:	f383 8811 	msr	BASEPRI, r3
 800cfd2:	f3bf 8f6f 	isb	sy
 800cfd6:	f3bf 8f4f 	dsb	sy
 800cfda:	607b      	str	r3, [r7, #4]
}
 800cfdc:	bf00      	nop
 800cfde:	bf00      	nop
 800cfe0:	e7fd      	b.n	800cfde <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800cfe2:	4b0a      	ldr	r3, [pc, #40]	@ (800d00c <vPortExitCritical+0x50>)
 800cfe4:	681b      	ldr	r3, [r3, #0]
 800cfe6:	3b01      	subs	r3, #1
 800cfe8:	4a08      	ldr	r2, [pc, #32]	@ (800d00c <vPortExitCritical+0x50>)
 800cfea:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800cfec:	4b07      	ldr	r3, [pc, #28]	@ (800d00c <vPortExitCritical+0x50>)
 800cfee:	681b      	ldr	r3, [r3, #0]
 800cff0:	2b00      	cmp	r3, #0
 800cff2:	d105      	bne.n	800d000 <vPortExitCritical+0x44>
 800cff4:	2300      	movs	r3, #0
 800cff6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800cff8:	683b      	ldr	r3, [r7, #0]
 800cffa:	f383 8811 	msr	BASEPRI, r3
}
 800cffe:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800d000:	bf00      	nop
 800d002:	370c      	adds	r7, #12
 800d004:	46bd      	mov	sp, r7
 800d006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d00a:	4770      	bx	lr
 800d00c:	2000011c 	.word	0x2000011c

0800d010 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800d010:	f3ef 8009 	mrs	r0, PSP
 800d014:	f3bf 8f6f 	isb	sy
 800d018:	4b15      	ldr	r3, [pc, #84]	@ (800d070 <pxCurrentTCBConst>)
 800d01a:	681a      	ldr	r2, [r3, #0]
 800d01c:	f01e 0f10 	tst.w	lr, #16
 800d020:	bf08      	it	eq
 800d022:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800d026:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d02a:	6010      	str	r0, [r2, #0]
 800d02c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800d030:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800d034:	f380 8811 	msr	BASEPRI, r0
 800d038:	f3bf 8f4f 	dsb	sy
 800d03c:	f3bf 8f6f 	isb	sy
 800d040:	f7fe ff9c 	bl	800bf7c <vTaskSwitchContext>
 800d044:	f04f 0000 	mov.w	r0, #0
 800d048:	f380 8811 	msr	BASEPRI, r0
 800d04c:	bc09      	pop	{r0, r3}
 800d04e:	6819      	ldr	r1, [r3, #0]
 800d050:	6808      	ldr	r0, [r1, #0]
 800d052:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d056:	f01e 0f10 	tst.w	lr, #16
 800d05a:	bf08      	it	eq
 800d05c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800d060:	f380 8809 	msr	PSP, r0
 800d064:	f3bf 8f6f 	isb	sy
 800d068:	4770      	bx	lr
 800d06a:	bf00      	nop
 800d06c:	f3af 8000 	nop.w

0800d070 <pxCurrentTCBConst>:
 800d070:	200027a4 	.word	0x200027a4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800d074:	bf00      	nop
 800d076:	bf00      	nop

0800d078 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800d078:	b580      	push	{r7, lr}
 800d07a:	b082      	sub	sp, #8
 800d07c:	af00      	add	r7, sp, #0
	__asm volatile
 800d07e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d082:	f383 8811 	msr	BASEPRI, r3
 800d086:	f3bf 8f6f 	isb	sy
 800d08a:	f3bf 8f4f 	dsb	sy
 800d08e:	607b      	str	r3, [r7, #4]
}
 800d090:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800d092:	f7fe feb9 	bl	800be08 <xTaskIncrementTick>
 800d096:	4603      	mov	r3, r0
 800d098:	2b00      	cmp	r3, #0
 800d09a:	d003      	beq.n	800d0a4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800d09c:	4b06      	ldr	r3, [pc, #24]	@ (800d0b8 <xPortSysTickHandler+0x40>)
 800d09e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d0a2:	601a      	str	r2, [r3, #0]
 800d0a4:	2300      	movs	r3, #0
 800d0a6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d0a8:	683b      	ldr	r3, [r7, #0]
 800d0aa:	f383 8811 	msr	BASEPRI, r3
}
 800d0ae:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800d0b0:	bf00      	nop
 800d0b2:	3708      	adds	r7, #8
 800d0b4:	46bd      	mov	sp, r7
 800d0b6:	bd80      	pop	{r7, pc}
 800d0b8:	e000ed04 	.word	0xe000ed04

0800d0bc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800d0bc:	b480      	push	{r7}
 800d0be:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800d0c0:	4b0b      	ldr	r3, [pc, #44]	@ (800d0f0 <vPortSetupTimerInterrupt+0x34>)
 800d0c2:	2200      	movs	r2, #0
 800d0c4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800d0c6:	4b0b      	ldr	r3, [pc, #44]	@ (800d0f4 <vPortSetupTimerInterrupt+0x38>)
 800d0c8:	2200      	movs	r2, #0
 800d0ca:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800d0cc:	4b0a      	ldr	r3, [pc, #40]	@ (800d0f8 <vPortSetupTimerInterrupt+0x3c>)
 800d0ce:	681b      	ldr	r3, [r3, #0]
 800d0d0:	4a0a      	ldr	r2, [pc, #40]	@ (800d0fc <vPortSetupTimerInterrupt+0x40>)
 800d0d2:	fba2 2303 	umull	r2, r3, r2, r3
 800d0d6:	099b      	lsrs	r3, r3, #6
 800d0d8:	4a09      	ldr	r2, [pc, #36]	@ (800d100 <vPortSetupTimerInterrupt+0x44>)
 800d0da:	3b01      	subs	r3, #1
 800d0dc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800d0de:	4b04      	ldr	r3, [pc, #16]	@ (800d0f0 <vPortSetupTimerInterrupt+0x34>)
 800d0e0:	2207      	movs	r2, #7
 800d0e2:	601a      	str	r2, [r3, #0]
}
 800d0e4:	bf00      	nop
 800d0e6:	46bd      	mov	sp, r7
 800d0e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0ec:	4770      	bx	lr
 800d0ee:	bf00      	nop
 800d0f0:	e000e010 	.word	0xe000e010
 800d0f4:	e000e018 	.word	0xe000e018
 800d0f8:	20000000 	.word	0x20000000
 800d0fc:	10624dd3 	.word	0x10624dd3
 800d100:	e000e014 	.word	0xe000e014

0800d104 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800d104:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800d114 <vPortEnableVFP+0x10>
 800d108:	6801      	ldr	r1, [r0, #0]
 800d10a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800d10e:	6001      	str	r1, [r0, #0]
 800d110:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800d112:	bf00      	nop
 800d114:	e000ed88 	.word	0xe000ed88

0800d118 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800d118:	b480      	push	{r7}
 800d11a:	b085      	sub	sp, #20
 800d11c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800d11e:	f3ef 8305 	mrs	r3, IPSR
 800d122:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800d124:	68fb      	ldr	r3, [r7, #12]
 800d126:	2b0f      	cmp	r3, #15
 800d128:	d915      	bls.n	800d156 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800d12a:	4a18      	ldr	r2, [pc, #96]	@ (800d18c <vPortValidateInterruptPriority+0x74>)
 800d12c:	68fb      	ldr	r3, [r7, #12]
 800d12e:	4413      	add	r3, r2
 800d130:	781b      	ldrb	r3, [r3, #0]
 800d132:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800d134:	4b16      	ldr	r3, [pc, #88]	@ (800d190 <vPortValidateInterruptPriority+0x78>)
 800d136:	781b      	ldrb	r3, [r3, #0]
 800d138:	7afa      	ldrb	r2, [r7, #11]
 800d13a:	429a      	cmp	r2, r3
 800d13c:	d20b      	bcs.n	800d156 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800d13e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d142:	f383 8811 	msr	BASEPRI, r3
 800d146:	f3bf 8f6f 	isb	sy
 800d14a:	f3bf 8f4f 	dsb	sy
 800d14e:	607b      	str	r3, [r7, #4]
}
 800d150:	bf00      	nop
 800d152:	bf00      	nop
 800d154:	e7fd      	b.n	800d152 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800d156:	4b0f      	ldr	r3, [pc, #60]	@ (800d194 <vPortValidateInterruptPriority+0x7c>)
 800d158:	681b      	ldr	r3, [r3, #0]
 800d15a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800d15e:	4b0e      	ldr	r3, [pc, #56]	@ (800d198 <vPortValidateInterruptPriority+0x80>)
 800d160:	681b      	ldr	r3, [r3, #0]
 800d162:	429a      	cmp	r2, r3
 800d164:	d90b      	bls.n	800d17e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800d166:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d16a:	f383 8811 	msr	BASEPRI, r3
 800d16e:	f3bf 8f6f 	isb	sy
 800d172:	f3bf 8f4f 	dsb	sy
 800d176:	603b      	str	r3, [r7, #0]
}
 800d178:	bf00      	nop
 800d17a:	bf00      	nop
 800d17c:	e7fd      	b.n	800d17a <vPortValidateInterruptPriority+0x62>
	}
 800d17e:	bf00      	nop
 800d180:	3714      	adds	r7, #20
 800d182:	46bd      	mov	sp, r7
 800d184:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d188:	4770      	bx	lr
 800d18a:	bf00      	nop
 800d18c:	e000e3f0 	.word	0xe000e3f0
 800d190:	20002dd0 	.word	0x20002dd0
 800d194:	e000ed0c 	.word	0xe000ed0c
 800d198:	20002dd4 	.word	0x20002dd4

0800d19c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800d19c:	b580      	push	{r7, lr}
 800d19e:	b08a      	sub	sp, #40	@ 0x28
 800d1a0:	af00      	add	r7, sp, #0
 800d1a2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800d1a4:	2300      	movs	r3, #0
 800d1a6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800d1a8:	f7fe fd72 	bl	800bc90 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800d1ac:	4b5c      	ldr	r3, [pc, #368]	@ (800d320 <pvPortMalloc+0x184>)
 800d1ae:	681b      	ldr	r3, [r3, #0]
 800d1b0:	2b00      	cmp	r3, #0
 800d1b2:	d101      	bne.n	800d1b8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800d1b4:	f000 f924 	bl	800d400 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800d1b8:	4b5a      	ldr	r3, [pc, #360]	@ (800d324 <pvPortMalloc+0x188>)
 800d1ba:	681a      	ldr	r2, [r3, #0]
 800d1bc:	687b      	ldr	r3, [r7, #4]
 800d1be:	4013      	ands	r3, r2
 800d1c0:	2b00      	cmp	r3, #0
 800d1c2:	f040 8095 	bne.w	800d2f0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800d1c6:	687b      	ldr	r3, [r7, #4]
 800d1c8:	2b00      	cmp	r3, #0
 800d1ca:	d01e      	beq.n	800d20a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800d1cc:	2208      	movs	r2, #8
 800d1ce:	687b      	ldr	r3, [r7, #4]
 800d1d0:	4413      	add	r3, r2
 800d1d2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800d1d4:	687b      	ldr	r3, [r7, #4]
 800d1d6:	f003 0307 	and.w	r3, r3, #7
 800d1da:	2b00      	cmp	r3, #0
 800d1dc:	d015      	beq.n	800d20a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800d1de:	687b      	ldr	r3, [r7, #4]
 800d1e0:	f023 0307 	bic.w	r3, r3, #7
 800d1e4:	3308      	adds	r3, #8
 800d1e6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d1e8:	687b      	ldr	r3, [r7, #4]
 800d1ea:	f003 0307 	and.w	r3, r3, #7
 800d1ee:	2b00      	cmp	r3, #0
 800d1f0:	d00b      	beq.n	800d20a <pvPortMalloc+0x6e>
	__asm volatile
 800d1f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d1f6:	f383 8811 	msr	BASEPRI, r3
 800d1fa:	f3bf 8f6f 	isb	sy
 800d1fe:	f3bf 8f4f 	dsb	sy
 800d202:	617b      	str	r3, [r7, #20]
}
 800d204:	bf00      	nop
 800d206:	bf00      	nop
 800d208:	e7fd      	b.n	800d206 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800d20a:	687b      	ldr	r3, [r7, #4]
 800d20c:	2b00      	cmp	r3, #0
 800d20e:	d06f      	beq.n	800d2f0 <pvPortMalloc+0x154>
 800d210:	4b45      	ldr	r3, [pc, #276]	@ (800d328 <pvPortMalloc+0x18c>)
 800d212:	681b      	ldr	r3, [r3, #0]
 800d214:	687a      	ldr	r2, [r7, #4]
 800d216:	429a      	cmp	r2, r3
 800d218:	d86a      	bhi.n	800d2f0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800d21a:	4b44      	ldr	r3, [pc, #272]	@ (800d32c <pvPortMalloc+0x190>)
 800d21c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800d21e:	4b43      	ldr	r3, [pc, #268]	@ (800d32c <pvPortMalloc+0x190>)
 800d220:	681b      	ldr	r3, [r3, #0]
 800d222:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d224:	e004      	b.n	800d230 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800d226:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d228:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800d22a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d22c:	681b      	ldr	r3, [r3, #0]
 800d22e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d230:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d232:	685b      	ldr	r3, [r3, #4]
 800d234:	687a      	ldr	r2, [r7, #4]
 800d236:	429a      	cmp	r2, r3
 800d238:	d903      	bls.n	800d242 <pvPortMalloc+0xa6>
 800d23a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d23c:	681b      	ldr	r3, [r3, #0]
 800d23e:	2b00      	cmp	r3, #0
 800d240:	d1f1      	bne.n	800d226 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800d242:	4b37      	ldr	r3, [pc, #220]	@ (800d320 <pvPortMalloc+0x184>)
 800d244:	681b      	ldr	r3, [r3, #0]
 800d246:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d248:	429a      	cmp	r2, r3
 800d24a:	d051      	beq.n	800d2f0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800d24c:	6a3b      	ldr	r3, [r7, #32]
 800d24e:	681b      	ldr	r3, [r3, #0]
 800d250:	2208      	movs	r2, #8
 800d252:	4413      	add	r3, r2
 800d254:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800d256:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d258:	681a      	ldr	r2, [r3, #0]
 800d25a:	6a3b      	ldr	r3, [r7, #32]
 800d25c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800d25e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d260:	685a      	ldr	r2, [r3, #4]
 800d262:	687b      	ldr	r3, [r7, #4]
 800d264:	1ad2      	subs	r2, r2, r3
 800d266:	2308      	movs	r3, #8
 800d268:	005b      	lsls	r3, r3, #1
 800d26a:	429a      	cmp	r2, r3
 800d26c:	d920      	bls.n	800d2b0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800d26e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d270:	687b      	ldr	r3, [r7, #4]
 800d272:	4413      	add	r3, r2
 800d274:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d276:	69bb      	ldr	r3, [r7, #24]
 800d278:	f003 0307 	and.w	r3, r3, #7
 800d27c:	2b00      	cmp	r3, #0
 800d27e:	d00b      	beq.n	800d298 <pvPortMalloc+0xfc>
	__asm volatile
 800d280:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d284:	f383 8811 	msr	BASEPRI, r3
 800d288:	f3bf 8f6f 	isb	sy
 800d28c:	f3bf 8f4f 	dsb	sy
 800d290:	613b      	str	r3, [r7, #16]
}
 800d292:	bf00      	nop
 800d294:	bf00      	nop
 800d296:	e7fd      	b.n	800d294 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800d298:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d29a:	685a      	ldr	r2, [r3, #4]
 800d29c:	687b      	ldr	r3, [r7, #4]
 800d29e:	1ad2      	subs	r2, r2, r3
 800d2a0:	69bb      	ldr	r3, [r7, #24]
 800d2a2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800d2a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d2a6:	687a      	ldr	r2, [r7, #4]
 800d2a8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800d2aa:	69b8      	ldr	r0, [r7, #24]
 800d2ac:	f000 f90a 	bl	800d4c4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800d2b0:	4b1d      	ldr	r3, [pc, #116]	@ (800d328 <pvPortMalloc+0x18c>)
 800d2b2:	681a      	ldr	r2, [r3, #0]
 800d2b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d2b6:	685b      	ldr	r3, [r3, #4]
 800d2b8:	1ad3      	subs	r3, r2, r3
 800d2ba:	4a1b      	ldr	r2, [pc, #108]	@ (800d328 <pvPortMalloc+0x18c>)
 800d2bc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800d2be:	4b1a      	ldr	r3, [pc, #104]	@ (800d328 <pvPortMalloc+0x18c>)
 800d2c0:	681a      	ldr	r2, [r3, #0]
 800d2c2:	4b1b      	ldr	r3, [pc, #108]	@ (800d330 <pvPortMalloc+0x194>)
 800d2c4:	681b      	ldr	r3, [r3, #0]
 800d2c6:	429a      	cmp	r2, r3
 800d2c8:	d203      	bcs.n	800d2d2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800d2ca:	4b17      	ldr	r3, [pc, #92]	@ (800d328 <pvPortMalloc+0x18c>)
 800d2cc:	681b      	ldr	r3, [r3, #0]
 800d2ce:	4a18      	ldr	r2, [pc, #96]	@ (800d330 <pvPortMalloc+0x194>)
 800d2d0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800d2d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d2d4:	685a      	ldr	r2, [r3, #4]
 800d2d6:	4b13      	ldr	r3, [pc, #76]	@ (800d324 <pvPortMalloc+0x188>)
 800d2d8:	681b      	ldr	r3, [r3, #0]
 800d2da:	431a      	orrs	r2, r3
 800d2dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d2de:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800d2e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d2e2:	2200      	movs	r2, #0
 800d2e4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800d2e6:	4b13      	ldr	r3, [pc, #76]	@ (800d334 <pvPortMalloc+0x198>)
 800d2e8:	681b      	ldr	r3, [r3, #0]
 800d2ea:	3301      	adds	r3, #1
 800d2ec:	4a11      	ldr	r2, [pc, #68]	@ (800d334 <pvPortMalloc+0x198>)
 800d2ee:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800d2f0:	f7fe fcdc 	bl	800bcac <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800d2f4:	69fb      	ldr	r3, [r7, #28]
 800d2f6:	f003 0307 	and.w	r3, r3, #7
 800d2fa:	2b00      	cmp	r3, #0
 800d2fc:	d00b      	beq.n	800d316 <pvPortMalloc+0x17a>
	__asm volatile
 800d2fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d302:	f383 8811 	msr	BASEPRI, r3
 800d306:	f3bf 8f6f 	isb	sy
 800d30a:	f3bf 8f4f 	dsb	sy
 800d30e:	60fb      	str	r3, [r7, #12]
}
 800d310:	bf00      	nop
 800d312:	bf00      	nop
 800d314:	e7fd      	b.n	800d312 <pvPortMalloc+0x176>
	return pvReturn;
 800d316:	69fb      	ldr	r3, [r7, #28]
}
 800d318:	4618      	mov	r0, r3
 800d31a:	3728      	adds	r7, #40	@ 0x28
 800d31c:	46bd      	mov	sp, r7
 800d31e:	bd80      	pop	{r7, pc}
 800d320:	20008ba0 	.word	0x20008ba0
 800d324:	20008bb4 	.word	0x20008bb4
 800d328:	20008ba4 	.word	0x20008ba4
 800d32c:	20008b98 	.word	0x20008b98
 800d330:	20008ba8 	.word	0x20008ba8
 800d334:	20008bac 	.word	0x20008bac

0800d338 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800d338:	b580      	push	{r7, lr}
 800d33a:	b086      	sub	sp, #24
 800d33c:	af00      	add	r7, sp, #0
 800d33e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800d340:	687b      	ldr	r3, [r7, #4]
 800d342:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800d344:	687b      	ldr	r3, [r7, #4]
 800d346:	2b00      	cmp	r3, #0
 800d348:	d04f      	beq.n	800d3ea <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800d34a:	2308      	movs	r3, #8
 800d34c:	425b      	negs	r3, r3
 800d34e:	697a      	ldr	r2, [r7, #20]
 800d350:	4413      	add	r3, r2
 800d352:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800d354:	697b      	ldr	r3, [r7, #20]
 800d356:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800d358:	693b      	ldr	r3, [r7, #16]
 800d35a:	685a      	ldr	r2, [r3, #4]
 800d35c:	4b25      	ldr	r3, [pc, #148]	@ (800d3f4 <vPortFree+0xbc>)
 800d35e:	681b      	ldr	r3, [r3, #0]
 800d360:	4013      	ands	r3, r2
 800d362:	2b00      	cmp	r3, #0
 800d364:	d10b      	bne.n	800d37e <vPortFree+0x46>
	__asm volatile
 800d366:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d36a:	f383 8811 	msr	BASEPRI, r3
 800d36e:	f3bf 8f6f 	isb	sy
 800d372:	f3bf 8f4f 	dsb	sy
 800d376:	60fb      	str	r3, [r7, #12]
}
 800d378:	bf00      	nop
 800d37a:	bf00      	nop
 800d37c:	e7fd      	b.n	800d37a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800d37e:	693b      	ldr	r3, [r7, #16]
 800d380:	681b      	ldr	r3, [r3, #0]
 800d382:	2b00      	cmp	r3, #0
 800d384:	d00b      	beq.n	800d39e <vPortFree+0x66>
	__asm volatile
 800d386:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d38a:	f383 8811 	msr	BASEPRI, r3
 800d38e:	f3bf 8f6f 	isb	sy
 800d392:	f3bf 8f4f 	dsb	sy
 800d396:	60bb      	str	r3, [r7, #8]
}
 800d398:	bf00      	nop
 800d39a:	bf00      	nop
 800d39c:	e7fd      	b.n	800d39a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800d39e:	693b      	ldr	r3, [r7, #16]
 800d3a0:	685a      	ldr	r2, [r3, #4]
 800d3a2:	4b14      	ldr	r3, [pc, #80]	@ (800d3f4 <vPortFree+0xbc>)
 800d3a4:	681b      	ldr	r3, [r3, #0]
 800d3a6:	4013      	ands	r3, r2
 800d3a8:	2b00      	cmp	r3, #0
 800d3aa:	d01e      	beq.n	800d3ea <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800d3ac:	693b      	ldr	r3, [r7, #16]
 800d3ae:	681b      	ldr	r3, [r3, #0]
 800d3b0:	2b00      	cmp	r3, #0
 800d3b2:	d11a      	bne.n	800d3ea <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800d3b4:	693b      	ldr	r3, [r7, #16]
 800d3b6:	685a      	ldr	r2, [r3, #4]
 800d3b8:	4b0e      	ldr	r3, [pc, #56]	@ (800d3f4 <vPortFree+0xbc>)
 800d3ba:	681b      	ldr	r3, [r3, #0]
 800d3bc:	43db      	mvns	r3, r3
 800d3be:	401a      	ands	r2, r3
 800d3c0:	693b      	ldr	r3, [r7, #16]
 800d3c2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800d3c4:	f7fe fc64 	bl	800bc90 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800d3c8:	693b      	ldr	r3, [r7, #16]
 800d3ca:	685a      	ldr	r2, [r3, #4]
 800d3cc:	4b0a      	ldr	r3, [pc, #40]	@ (800d3f8 <vPortFree+0xc0>)
 800d3ce:	681b      	ldr	r3, [r3, #0]
 800d3d0:	4413      	add	r3, r2
 800d3d2:	4a09      	ldr	r2, [pc, #36]	@ (800d3f8 <vPortFree+0xc0>)
 800d3d4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800d3d6:	6938      	ldr	r0, [r7, #16]
 800d3d8:	f000 f874 	bl	800d4c4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800d3dc:	4b07      	ldr	r3, [pc, #28]	@ (800d3fc <vPortFree+0xc4>)
 800d3de:	681b      	ldr	r3, [r3, #0]
 800d3e0:	3301      	adds	r3, #1
 800d3e2:	4a06      	ldr	r2, [pc, #24]	@ (800d3fc <vPortFree+0xc4>)
 800d3e4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800d3e6:	f7fe fc61 	bl	800bcac <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800d3ea:	bf00      	nop
 800d3ec:	3718      	adds	r7, #24
 800d3ee:	46bd      	mov	sp, r7
 800d3f0:	bd80      	pop	{r7, pc}
 800d3f2:	bf00      	nop
 800d3f4:	20008bb4 	.word	0x20008bb4
 800d3f8:	20008ba4 	.word	0x20008ba4
 800d3fc:	20008bb0 	.word	0x20008bb0

0800d400 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800d400:	b480      	push	{r7}
 800d402:	b085      	sub	sp, #20
 800d404:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800d406:	f645 53c0 	movw	r3, #24000	@ 0x5dc0
 800d40a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800d40c:	4b27      	ldr	r3, [pc, #156]	@ (800d4ac <prvHeapInit+0xac>)
 800d40e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800d410:	68fb      	ldr	r3, [r7, #12]
 800d412:	f003 0307 	and.w	r3, r3, #7
 800d416:	2b00      	cmp	r3, #0
 800d418:	d00c      	beq.n	800d434 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800d41a:	68fb      	ldr	r3, [r7, #12]
 800d41c:	3307      	adds	r3, #7
 800d41e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d420:	68fb      	ldr	r3, [r7, #12]
 800d422:	f023 0307 	bic.w	r3, r3, #7
 800d426:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800d428:	68ba      	ldr	r2, [r7, #8]
 800d42a:	68fb      	ldr	r3, [r7, #12]
 800d42c:	1ad3      	subs	r3, r2, r3
 800d42e:	4a1f      	ldr	r2, [pc, #124]	@ (800d4ac <prvHeapInit+0xac>)
 800d430:	4413      	add	r3, r2
 800d432:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800d434:	68fb      	ldr	r3, [r7, #12]
 800d436:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800d438:	4a1d      	ldr	r2, [pc, #116]	@ (800d4b0 <prvHeapInit+0xb0>)
 800d43a:	687b      	ldr	r3, [r7, #4]
 800d43c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800d43e:	4b1c      	ldr	r3, [pc, #112]	@ (800d4b0 <prvHeapInit+0xb0>)
 800d440:	2200      	movs	r2, #0
 800d442:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800d444:	687b      	ldr	r3, [r7, #4]
 800d446:	68ba      	ldr	r2, [r7, #8]
 800d448:	4413      	add	r3, r2
 800d44a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800d44c:	2208      	movs	r2, #8
 800d44e:	68fb      	ldr	r3, [r7, #12]
 800d450:	1a9b      	subs	r3, r3, r2
 800d452:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d454:	68fb      	ldr	r3, [r7, #12]
 800d456:	f023 0307 	bic.w	r3, r3, #7
 800d45a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800d45c:	68fb      	ldr	r3, [r7, #12]
 800d45e:	4a15      	ldr	r2, [pc, #84]	@ (800d4b4 <prvHeapInit+0xb4>)
 800d460:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800d462:	4b14      	ldr	r3, [pc, #80]	@ (800d4b4 <prvHeapInit+0xb4>)
 800d464:	681b      	ldr	r3, [r3, #0]
 800d466:	2200      	movs	r2, #0
 800d468:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800d46a:	4b12      	ldr	r3, [pc, #72]	@ (800d4b4 <prvHeapInit+0xb4>)
 800d46c:	681b      	ldr	r3, [r3, #0]
 800d46e:	2200      	movs	r2, #0
 800d470:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800d472:	687b      	ldr	r3, [r7, #4]
 800d474:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800d476:	683b      	ldr	r3, [r7, #0]
 800d478:	68fa      	ldr	r2, [r7, #12]
 800d47a:	1ad2      	subs	r2, r2, r3
 800d47c:	683b      	ldr	r3, [r7, #0]
 800d47e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800d480:	4b0c      	ldr	r3, [pc, #48]	@ (800d4b4 <prvHeapInit+0xb4>)
 800d482:	681a      	ldr	r2, [r3, #0]
 800d484:	683b      	ldr	r3, [r7, #0]
 800d486:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d488:	683b      	ldr	r3, [r7, #0]
 800d48a:	685b      	ldr	r3, [r3, #4]
 800d48c:	4a0a      	ldr	r2, [pc, #40]	@ (800d4b8 <prvHeapInit+0xb8>)
 800d48e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d490:	683b      	ldr	r3, [r7, #0]
 800d492:	685b      	ldr	r3, [r3, #4]
 800d494:	4a09      	ldr	r2, [pc, #36]	@ (800d4bc <prvHeapInit+0xbc>)
 800d496:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800d498:	4b09      	ldr	r3, [pc, #36]	@ (800d4c0 <prvHeapInit+0xc0>)
 800d49a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800d49e:	601a      	str	r2, [r3, #0]
}
 800d4a0:	bf00      	nop
 800d4a2:	3714      	adds	r7, #20
 800d4a4:	46bd      	mov	sp, r7
 800d4a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4aa:	4770      	bx	lr
 800d4ac:	20002dd8 	.word	0x20002dd8
 800d4b0:	20008b98 	.word	0x20008b98
 800d4b4:	20008ba0 	.word	0x20008ba0
 800d4b8:	20008ba8 	.word	0x20008ba8
 800d4bc:	20008ba4 	.word	0x20008ba4
 800d4c0:	20008bb4 	.word	0x20008bb4

0800d4c4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800d4c4:	b480      	push	{r7}
 800d4c6:	b085      	sub	sp, #20
 800d4c8:	af00      	add	r7, sp, #0
 800d4ca:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800d4cc:	4b28      	ldr	r3, [pc, #160]	@ (800d570 <prvInsertBlockIntoFreeList+0xac>)
 800d4ce:	60fb      	str	r3, [r7, #12]
 800d4d0:	e002      	b.n	800d4d8 <prvInsertBlockIntoFreeList+0x14>
 800d4d2:	68fb      	ldr	r3, [r7, #12]
 800d4d4:	681b      	ldr	r3, [r3, #0]
 800d4d6:	60fb      	str	r3, [r7, #12]
 800d4d8:	68fb      	ldr	r3, [r7, #12]
 800d4da:	681b      	ldr	r3, [r3, #0]
 800d4dc:	687a      	ldr	r2, [r7, #4]
 800d4de:	429a      	cmp	r2, r3
 800d4e0:	d8f7      	bhi.n	800d4d2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800d4e2:	68fb      	ldr	r3, [r7, #12]
 800d4e4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800d4e6:	68fb      	ldr	r3, [r7, #12]
 800d4e8:	685b      	ldr	r3, [r3, #4]
 800d4ea:	68ba      	ldr	r2, [r7, #8]
 800d4ec:	4413      	add	r3, r2
 800d4ee:	687a      	ldr	r2, [r7, #4]
 800d4f0:	429a      	cmp	r2, r3
 800d4f2:	d108      	bne.n	800d506 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800d4f4:	68fb      	ldr	r3, [r7, #12]
 800d4f6:	685a      	ldr	r2, [r3, #4]
 800d4f8:	687b      	ldr	r3, [r7, #4]
 800d4fa:	685b      	ldr	r3, [r3, #4]
 800d4fc:	441a      	add	r2, r3
 800d4fe:	68fb      	ldr	r3, [r7, #12]
 800d500:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800d502:	68fb      	ldr	r3, [r7, #12]
 800d504:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800d506:	687b      	ldr	r3, [r7, #4]
 800d508:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800d50a:	687b      	ldr	r3, [r7, #4]
 800d50c:	685b      	ldr	r3, [r3, #4]
 800d50e:	68ba      	ldr	r2, [r7, #8]
 800d510:	441a      	add	r2, r3
 800d512:	68fb      	ldr	r3, [r7, #12]
 800d514:	681b      	ldr	r3, [r3, #0]
 800d516:	429a      	cmp	r2, r3
 800d518:	d118      	bne.n	800d54c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800d51a:	68fb      	ldr	r3, [r7, #12]
 800d51c:	681a      	ldr	r2, [r3, #0]
 800d51e:	4b15      	ldr	r3, [pc, #84]	@ (800d574 <prvInsertBlockIntoFreeList+0xb0>)
 800d520:	681b      	ldr	r3, [r3, #0]
 800d522:	429a      	cmp	r2, r3
 800d524:	d00d      	beq.n	800d542 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800d526:	687b      	ldr	r3, [r7, #4]
 800d528:	685a      	ldr	r2, [r3, #4]
 800d52a:	68fb      	ldr	r3, [r7, #12]
 800d52c:	681b      	ldr	r3, [r3, #0]
 800d52e:	685b      	ldr	r3, [r3, #4]
 800d530:	441a      	add	r2, r3
 800d532:	687b      	ldr	r3, [r7, #4]
 800d534:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800d536:	68fb      	ldr	r3, [r7, #12]
 800d538:	681b      	ldr	r3, [r3, #0]
 800d53a:	681a      	ldr	r2, [r3, #0]
 800d53c:	687b      	ldr	r3, [r7, #4]
 800d53e:	601a      	str	r2, [r3, #0]
 800d540:	e008      	b.n	800d554 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800d542:	4b0c      	ldr	r3, [pc, #48]	@ (800d574 <prvInsertBlockIntoFreeList+0xb0>)
 800d544:	681a      	ldr	r2, [r3, #0]
 800d546:	687b      	ldr	r3, [r7, #4]
 800d548:	601a      	str	r2, [r3, #0]
 800d54a:	e003      	b.n	800d554 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800d54c:	68fb      	ldr	r3, [r7, #12]
 800d54e:	681a      	ldr	r2, [r3, #0]
 800d550:	687b      	ldr	r3, [r7, #4]
 800d552:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800d554:	68fa      	ldr	r2, [r7, #12]
 800d556:	687b      	ldr	r3, [r7, #4]
 800d558:	429a      	cmp	r2, r3
 800d55a:	d002      	beq.n	800d562 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800d55c:	68fb      	ldr	r3, [r7, #12]
 800d55e:	687a      	ldr	r2, [r7, #4]
 800d560:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d562:	bf00      	nop
 800d564:	3714      	adds	r7, #20
 800d566:	46bd      	mov	sp, r7
 800d568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d56c:	4770      	bx	lr
 800d56e:	bf00      	nop
 800d570:	20008b98 	.word	0x20008b98
 800d574:	20008ba0 	.word	0x20008ba0

0800d578 <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 800d578:	b580      	push	{r7, lr}
 800d57a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 800d57c:	2200      	movs	r2, #0
 800d57e:	4912      	ldr	r1, [pc, #72]	@ (800d5c8 <MX_USB_Device_Init+0x50>)
 800d580:	4812      	ldr	r0, [pc, #72]	@ (800d5cc <MX_USB_Device_Init+0x54>)
 800d582:	f7fc f831 	bl	80095e8 <USBD_Init>
 800d586:	4603      	mov	r3, r0
 800d588:	2b00      	cmp	r3, #0
 800d58a:	d001      	beq.n	800d590 <MX_USB_Device_Init+0x18>
    Error_Handler();
 800d58c:	f7f4 f9aa 	bl	80018e4 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 800d590:	490f      	ldr	r1, [pc, #60]	@ (800d5d0 <MX_USB_Device_Init+0x58>)
 800d592:	480e      	ldr	r0, [pc, #56]	@ (800d5cc <MX_USB_Device_Init+0x54>)
 800d594:	f7fc f858 	bl	8009648 <USBD_RegisterClass>
 800d598:	4603      	mov	r3, r0
 800d59a:	2b00      	cmp	r3, #0
 800d59c:	d001      	beq.n	800d5a2 <MX_USB_Device_Init+0x2a>
    Error_Handler();
 800d59e:	f7f4 f9a1 	bl	80018e4 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 800d5a2:	490c      	ldr	r1, [pc, #48]	@ (800d5d4 <MX_USB_Device_Init+0x5c>)
 800d5a4:	4809      	ldr	r0, [pc, #36]	@ (800d5cc <MX_USB_Device_Init+0x54>)
 800d5a6:	f7fb ff79 	bl	800949c <USBD_CDC_RegisterInterface>
 800d5aa:	4603      	mov	r3, r0
 800d5ac:	2b00      	cmp	r3, #0
 800d5ae:	d001      	beq.n	800d5b4 <MX_USB_Device_Init+0x3c>
    Error_Handler();
 800d5b0:	f7f4 f998 	bl	80018e4 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 800d5b4:	4805      	ldr	r0, [pc, #20]	@ (800d5cc <MX_USB_Device_Init+0x54>)
 800d5b6:	f7fc f86e 	bl	8009696 <USBD_Start>
 800d5ba:	4603      	mov	r3, r0
 800d5bc:	2b00      	cmp	r3, #0
 800d5be:	d001      	beq.n	800d5c4 <MX_USB_Device_Init+0x4c>
    Error_Handler();
 800d5c0:	f7f4 f990 	bl	80018e4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 800d5c4:	bf00      	nop
 800d5c6:	bd80      	pop	{r7, pc}
 800d5c8:	20000134 	.word	0x20000134
 800d5cc:	20008bb8 	.word	0x20008bb8
 800d5d0:	20000018 	.word	0x20000018
 800d5d4:	20000120 	.word	0x20000120

0800d5d8 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800d5d8:	b580      	push	{r7, lr}
 800d5da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800d5dc:	2200      	movs	r2, #0
 800d5de:	4905      	ldr	r1, [pc, #20]	@ (800d5f4 <CDC_Init_FS+0x1c>)
 800d5e0:	4805      	ldr	r0, [pc, #20]	@ (800d5f8 <CDC_Init_FS+0x20>)
 800d5e2:	f7fb ff70 	bl	80094c6 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800d5e6:	4905      	ldr	r1, [pc, #20]	@ (800d5fc <CDC_Init_FS+0x24>)
 800d5e8:	4803      	ldr	r0, [pc, #12]	@ (800d5f8 <CDC_Init_FS+0x20>)
 800d5ea:	f7fb ff8a 	bl	8009502 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800d5ee:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800d5f0:	4618      	mov	r0, r3
 800d5f2:	bd80      	pop	{r7, pc}
 800d5f4:	20009688 	.word	0x20009688
 800d5f8:	20008bb8 	.word	0x20008bb8
 800d5fc:	20008e88 	.word	0x20008e88

0800d600 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800d600:	b480      	push	{r7}
 800d602:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800d604:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800d606:	4618      	mov	r0, r3
 800d608:	46bd      	mov	sp, r7
 800d60a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d60e:	4770      	bx	lr

0800d610 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800d610:	b480      	push	{r7}
 800d612:	b083      	sub	sp, #12
 800d614:	af00      	add	r7, sp, #0
 800d616:	4603      	mov	r3, r0
 800d618:	6039      	str	r1, [r7, #0]
 800d61a:	71fb      	strb	r3, [r7, #7]
 800d61c:	4613      	mov	r3, r2
 800d61e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800d620:	79fb      	ldrb	r3, [r7, #7]
 800d622:	2b23      	cmp	r3, #35	@ 0x23
 800d624:	d84a      	bhi.n	800d6bc <CDC_Control_FS+0xac>
 800d626:	a201      	add	r2, pc, #4	@ (adr r2, 800d62c <CDC_Control_FS+0x1c>)
 800d628:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d62c:	0800d6bd 	.word	0x0800d6bd
 800d630:	0800d6bd 	.word	0x0800d6bd
 800d634:	0800d6bd 	.word	0x0800d6bd
 800d638:	0800d6bd 	.word	0x0800d6bd
 800d63c:	0800d6bd 	.word	0x0800d6bd
 800d640:	0800d6bd 	.word	0x0800d6bd
 800d644:	0800d6bd 	.word	0x0800d6bd
 800d648:	0800d6bd 	.word	0x0800d6bd
 800d64c:	0800d6bd 	.word	0x0800d6bd
 800d650:	0800d6bd 	.word	0x0800d6bd
 800d654:	0800d6bd 	.word	0x0800d6bd
 800d658:	0800d6bd 	.word	0x0800d6bd
 800d65c:	0800d6bd 	.word	0x0800d6bd
 800d660:	0800d6bd 	.word	0x0800d6bd
 800d664:	0800d6bd 	.word	0x0800d6bd
 800d668:	0800d6bd 	.word	0x0800d6bd
 800d66c:	0800d6bd 	.word	0x0800d6bd
 800d670:	0800d6bd 	.word	0x0800d6bd
 800d674:	0800d6bd 	.word	0x0800d6bd
 800d678:	0800d6bd 	.word	0x0800d6bd
 800d67c:	0800d6bd 	.word	0x0800d6bd
 800d680:	0800d6bd 	.word	0x0800d6bd
 800d684:	0800d6bd 	.word	0x0800d6bd
 800d688:	0800d6bd 	.word	0x0800d6bd
 800d68c:	0800d6bd 	.word	0x0800d6bd
 800d690:	0800d6bd 	.word	0x0800d6bd
 800d694:	0800d6bd 	.word	0x0800d6bd
 800d698:	0800d6bd 	.word	0x0800d6bd
 800d69c:	0800d6bd 	.word	0x0800d6bd
 800d6a0:	0800d6bd 	.word	0x0800d6bd
 800d6a4:	0800d6bd 	.word	0x0800d6bd
 800d6a8:	0800d6bd 	.word	0x0800d6bd
 800d6ac:	0800d6bd 	.word	0x0800d6bd
 800d6b0:	0800d6bd 	.word	0x0800d6bd
 800d6b4:	0800d6bd 	.word	0x0800d6bd
 800d6b8:	0800d6bd 	.word	0x0800d6bd
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800d6bc:	bf00      	nop
  }

  return (USBD_OK);
 800d6be:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800d6c0:	4618      	mov	r0, r3
 800d6c2:	370c      	adds	r7, #12
 800d6c4:	46bd      	mov	sp, r7
 800d6c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6ca:	4770      	bx	lr

0800d6cc <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800d6cc:	b580      	push	{r7, lr}
 800d6ce:	b082      	sub	sp, #8
 800d6d0:	af00      	add	r7, sp, #0
 800d6d2:	6078      	str	r0, [r7, #4]
 800d6d4:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800d6d6:	6879      	ldr	r1, [r7, #4]
 800d6d8:	4805      	ldr	r0, [pc, #20]	@ (800d6f0 <CDC_Receive_FS+0x24>)
 800d6da:	f7fb ff12 	bl	8009502 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800d6de:	4804      	ldr	r0, [pc, #16]	@ (800d6f0 <CDC_Receive_FS+0x24>)
 800d6e0:	f7fb ff58 	bl	8009594 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800d6e4:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800d6e6:	4618      	mov	r0, r3
 800d6e8:	3708      	adds	r7, #8
 800d6ea:	46bd      	mov	sp, r7
 800d6ec:	bd80      	pop	{r7, pc}
 800d6ee:	bf00      	nop
 800d6f0:	20008bb8 	.word	0x20008bb8

0800d6f4 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800d6f4:	b580      	push	{r7, lr}
 800d6f6:	b084      	sub	sp, #16
 800d6f8:	af00      	add	r7, sp, #0
 800d6fa:	6078      	str	r0, [r7, #4]
 800d6fc:	460b      	mov	r3, r1
 800d6fe:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800d700:	2300      	movs	r3, #0
 800d702:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800d704:	4b0d      	ldr	r3, [pc, #52]	@ (800d73c <CDC_Transmit_FS+0x48>)
 800d706:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800d70a:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800d70c:	68bb      	ldr	r3, [r7, #8]
 800d70e:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800d712:	2b00      	cmp	r3, #0
 800d714:	d001      	beq.n	800d71a <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800d716:	2301      	movs	r3, #1
 800d718:	e00b      	b.n	800d732 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800d71a:	887b      	ldrh	r3, [r7, #2]
 800d71c:	461a      	mov	r2, r3
 800d71e:	6879      	ldr	r1, [r7, #4]
 800d720:	4806      	ldr	r0, [pc, #24]	@ (800d73c <CDC_Transmit_FS+0x48>)
 800d722:	f7fb fed0 	bl	80094c6 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800d726:	4805      	ldr	r0, [pc, #20]	@ (800d73c <CDC_Transmit_FS+0x48>)
 800d728:	f7fb ff04 	bl	8009534 <USBD_CDC_TransmitPacket>
 800d72c:	4603      	mov	r3, r0
 800d72e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800d730:	7bfb      	ldrb	r3, [r7, #15]
}
 800d732:	4618      	mov	r0, r3
 800d734:	3710      	adds	r7, #16
 800d736:	46bd      	mov	sp, r7
 800d738:	bd80      	pop	{r7, pc}
 800d73a:	bf00      	nop
 800d73c:	20008bb8 	.word	0x20008bb8

0800d740 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800d740:	b480      	push	{r7}
 800d742:	b087      	sub	sp, #28
 800d744:	af00      	add	r7, sp, #0
 800d746:	60f8      	str	r0, [r7, #12]
 800d748:	60b9      	str	r1, [r7, #8]
 800d74a:	4613      	mov	r3, r2
 800d74c:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800d74e:	2300      	movs	r3, #0
 800d750:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800d752:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d756:	4618      	mov	r0, r3
 800d758:	371c      	adds	r7, #28
 800d75a:	46bd      	mov	sp, r7
 800d75c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d760:	4770      	bx	lr
	...

0800d764 <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d764:	b480      	push	{r7}
 800d766:	b083      	sub	sp, #12
 800d768:	af00      	add	r7, sp, #0
 800d76a:	4603      	mov	r3, r0
 800d76c:	6039      	str	r1, [r7, #0]
 800d76e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 800d770:	683b      	ldr	r3, [r7, #0]
 800d772:	2212      	movs	r2, #18
 800d774:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 800d776:	4b03      	ldr	r3, [pc, #12]	@ (800d784 <USBD_CDC_DeviceDescriptor+0x20>)
}
 800d778:	4618      	mov	r0, r3
 800d77a:	370c      	adds	r7, #12
 800d77c:	46bd      	mov	sp, r7
 800d77e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d782:	4770      	bx	lr
 800d784:	20000154 	.word	0x20000154

0800d788 <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d788:	b480      	push	{r7}
 800d78a:	b083      	sub	sp, #12
 800d78c:	af00      	add	r7, sp, #0
 800d78e:	4603      	mov	r3, r0
 800d790:	6039      	str	r1, [r7, #0]
 800d792:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800d794:	683b      	ldr	r3, [r7, #0]
 800d796:	2204      	movs	r2, #4
 800d798:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800d79a:	4b03      	ldr	r3, [pc, #12]	@ (800d7a8 <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 800d79c:	4618      	mov	r0, r3
 800d79e:	370c      	adds	r7, #12
 800d7a0:	46bd      	mov	sp, r7
 800d7a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7a6:	4770      	bx	lr
 800d7a8:	20000168 	.word	0x20000168

0800d7ac <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d7ac:	b580      	push	{r7, lr}
 800d7ae:	b082      	sub	sp, #8
 800d7b0:	af00      	add	r7, sp, #0
 800d7b2:	4603      	mov	r3, r0
 800d7b4:	6039      	str	r1, [r7, #0]
 800d7b6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800d7b8:	79fb      	ldrb	r3, [r7, #7]
 800d7ba:	2b00      	cmp	r3, #0
 800d7bc:	d105      	bne.n	800d7ca <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800d7be:	683a      	ldr	r2, [r7, #0]
 800d7c0:	4907      	ldr	r1, [pc, #28]	@ (800d7e0 <USBD_CDC_ProductStrDescriptor+0x34>)
 800d7c2:	4808      	ldr	r0, [pc, #32]	@ (800d7e4 <USBD_CDC_ProductStrDescriptor+0x38>)
 800d7c4:	f7fc ff51 	bl	800a66a <USBD_GetString>
 800d7c8:	e004      	b.n	800d7d4 <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800d7ca:	683a      	ldr	r2, [r7, #0]
 800d7cc:	4904      	ldr	r1, [pc, #16]	@ (800d7e0 <USBD_CDC_ProductStrDescriptor+0x34>)
 800d7ce:	4805      	ldr	r0, [pc, #20]	@ (800d7e4 <USBD_CDC_ProductStrDescriptor+0x38>)
 800d7d0:	f7fc ff4b 	bl	800a66a <USBD_GetString>
  }
  return USBD_StrDesc;
 800d7d4:	4b02      	ldr	r3, [pc, #8]	@ (800d7e0 <USBD_CDC_ProductStrDescriptor+0x34>)
}
 800d7d6:	4618      	mov	r0, r3
 800d7d8:	3708      	adds	r7, #8
 800d7da:	46bd      	mov	sp, r7
 800d7dc:	bd80      	pop	{r7, pc}
 800d7de:	bf00      	nop
 800d7e0:	20009e88 	.word	0x20009e88
 800d7e4:	08010f68 	.word	0x08010f68

0800d7e8 <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d7e8:	b580      	push	{r7, lr}
 800d7ea:	b082      	sub	sp, #8
 800d7ec:	af00      	add	r7, sp, #0
 800d7ee:	4603      	mov	r3, r0
 800d7f0:	6039      	str	r1, [r7, #0]
 800d7f2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800d7f4:	683a      	ldr	r2, [r7, #0]
 800d7f6:	4904      	ldr	r1, [pc, #16]	@ (800d808 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 800d7f8:	4804      	ldr	r0, [pc, #16]	@ (800d80c <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 800d7fa:	f7fc ff36 	bl	800a66a <USBD_GetString>
  return USBD_StrDesc;
 800d7fe:	4b02      	ldr	r3, [pc, #8]	@ (800d808 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 800d800:	4618      	mov	r0, r3
 800d802:	3708      	adds	r7, #8
 800d804:	46bd      	mov	sp, r7
 800d806:	bd80      	pop	{r7, pc}
 800d808:	20009e88 	.word	0x20009e88
 800d80c:	08010f80 	.word	0x08010f80

0800d810 <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d810:	b580      	push	{r7, lr}
 800d812:	b082      	sub	sp, #8
 800d814:	af00      	add	r7, sp, #0
 800d816:	4603      	mov	r3, r0
 800d818:	6039      	str	r1, [r7, #0]
 800d81a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800d81c:	683b      	ldr	r3, [r7, #0]
 800d81e:	221a      	movs	r2, #26
 800d820:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800d822:	f000 f843 	bl	800d8ac <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 800d826:	4b02      	ldr	r3, [pc, #8]	@ (800d830 <USBD_CDC_SerialStrDescriptor+0x20>)
}
 800d828:	4618      	mov	r0, r3
 800d82a:	3708      	adds	r7, #8
 800d82c:	46bd      	mov	sp, r7
 800d82e:	bd80      	pop	{r7, pc}
 800d830:	2000016c 	.word	0x2000016c

0800d834 <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d834:	b580      	push	{r7, lr}
 800d836:	b082      	sub	sp, #8
 800d838:	af00      	add	r7, sp, #0
 800d83a:	4603      	mov	r3, r0
 800d83c:	6039      	str	r1, [r7, #0]
 800d83e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800d840:	79fb      	ldrb	r3, [r7, #7]
 800d842:	2b00      	cmp	r3, #0
 800d844:	d105      	bne.n	800d852 <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800d846:	683a      	ldr	r2, [r7, #0]
 800d848:	4907      	ldr	r1, [pc, #28]	@ (800d868 <USBD_CDC_ConfigStrDescriptor+0x34>)
 800d84a:	4808      	ldr	r0, [pc, #32]	@ (800d86c <USBD_CDC_ConfigStrDescriptor+0x38>)
 800d84c:	f7fc ff0d 	bl	800a66a <USBD_GetString>
 800d850:	e004      	b.n	800d85c <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800d852:	683a      	ldr	r2, [r7, #0]
 800d854:	4904      	ldr	r1, [pc, #16]	@ (800d868 <USBD_CDC_ConfigStrDescriptor+0x34>)
 800d856:	4805      	ldr	r0, [pc, #20]	@ (800d86c <USBD_CDC_ConfigStrDescriptor+0x38>)
 800d858:	f7fc ff07 	bl	800a66a <USBD_GetString>
  }
  return USBD_StrDesc;
 800d85c:	4b02      	ldr	r3, [pc, #8]	@ (800d868 <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 800d85e:	4618      	mov	r0, r3
 800d860:	3708      	adds	r7, #8
 800d862:	46bd      	mov	sp, r7
 800d864:	bd80      	pop	{r7, pc}
 800d866:	bf00      	nop
 800d868:	20009e88 	.word	0x20009e88
 800d86c:	08010f94 	.word	0x08010f94

0800d870 <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d870:	b580      	push	{r7, lr}
 800d872:	b082      	sub	sp, #8
 800d874:	af00      	add	r7, sp, #0
 800d876:	4603      	mov	r3, r0
 800d878:	6039      	str	r1, [r7, #0]
 800d87a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800d87c:	79fb      	ldrb	r3, [r7, #7]
 800d87e:	2b00      	cmp	r3, #0
 800d880:	d105      	bne.n	800d88e <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800d882:	683a      	ldr	r2, [r7, #0]
 800d884:	4907      	ldr	r1, [pc, #28]	@ (800d8a4 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 800d886:	4808      	ldr	r0, [pc, #32]	@ (800d8a8 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 800d888:	f7fc feef 	bl	800a66a <USBD_GetString>
 800d88c:	e004      	b.n	800d898 <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800d88e:	683a      	ldr	r2, [r7, #0]
 800d890:	4904      	ldr	r1, [pc, #16]	@ (800d8a4 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 800d892:	4805      	ldr	r0, [pc, #20]	@ (800d8a8 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 800d894:	f7fc fee9 	bl	800a66a <USBD_GetString>
  }
  return USBD_StrDesc;
 800d898:	4b02      	ldr	r3, [pc, #8]	@ (800d8a4 <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 800d89a:	4618      	mov	r0, r3
 800d89c:	3708      	adds	r7, #8
 800d89e:	46bd      	mov	sp, r7
 800d8a0:	bd80      	pop	{r7, pc}
 800d8a2:	bf00      	nop
 800d8a4:	20009e88 	.word	0x20009e88
 800d8a8:	08010fa0 	.word	0x08010fa0

0800d8ac <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800d8ac:	b580      	push	{r7, lr}
 800d8ae:	b084      	sub	sp, #16
 800d8b0:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800d8b2:	4b0f      	ldr	r3, [pc, #60]	@ (800d8f0 <Get_SerialNum+0x44>)
 800d8b4:	681b      	ldr	r3, [r3, #0]
 800d8b6:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800d8b8:	4b0e      	ldr	r3, [pc, #56]	@ (800d8f4 <Get_SerialNum+0x48>)
 800d8ba:	681b      	ldr	r3, [r3, #0]
 800d8bc:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800d8be:	4b0e      	ldr	r3, [pc, #56]	@ (800d8f8 <Get_SerialNum+0x4c>)
 800d8c0:	681b      	ldr	r3, [r3, #0]
 800d8c2:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800d8c4:	68fa      	ldr	r2, [r7, #12]
 800d8c6:	687b      	ldr	r3, [r7, #4]
 800d8c8:	4413      	add	r3, r2
 800d8ca:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800d8cc:	68fb      	ldr	r3, [r7, #12]
 800d8ce:	2b00      	cmp	r3, #0
 800d8d0:	d009      	beq.n	800d8e6 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800d8d2:	2208      	movs	r2, #8
 800d8d4:	4909      	ldr	r1, [pc, #36]	@ (800d8fc <Get_SerialNum+0x50>)
 800d8d6:	68f8      	ldr	r0, [r7, #12]
 800d8d8:	f000 f814 	bl	800d904 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800d8dc:	2204      	movs	r2, #4
 800d8de:	4908      	ldr	r1, [pc, #32]	@ (800d900 <Get_SerialNum+0x54>)
 800d8e0:	68b8      	ldr	r0, [r7, #8]
 800d8e2:	f000 f80f 	bl	800d904 <IntToUnicode>
  }
}
 800d8e6:	bf00      	nop
 800d8e8:	3710      	adds	r7, #16
 800d8ea:	46bd      	mov	sp, r7
 800d8ec:	bd80      	pop	{r7, pc}
 800d8ee:	bf00      	nop
 800d8f0:	1fff7590 	.word	0x1fff7590
 800d8f4:	1fff7594 	.word	0x1fff7594
 800d8f8:	1fff7598 	.word	0x1fff7598
 800d8fc:	2000016e 	.word	0x2000016e
 800d900:	2000017e 	.word	0x2000017e

0800d904 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800d904:	b480      	push	{r7}
 800d906:	b087      	sub	sp, #28
 800d908:	af00      	add	r7, sp, #0
 800d90a:	60f8      	str	r0, [r7, #12]
 800d90c:	60b9      	str	r1, [r7, #8]
 800d90e:	4613      	mov	r3, r2
 800d910:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800d912:	2300      	movs	r3, #0
 800d914:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800d916:	2300      	movs	r3, #0
 800d918:	75fb      	strb	r3, [r7, #23]
 800d91a:	e027      	b.n	800d96c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800d91c:	68fb      	ldr	r3, [r7, #12]
 800d91e:	0f1b      	lsrs	r3, r3, #28
 800d920:	2b09      	cmp	r3, #9
 800d922:	d80b      	bhi.n	800d93c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800d924:	68fb      	ldr	r3, [r7, #12]
 800d926:	0f1b      	lsrs	r3, r3, #28
 800d928:	b2da      	uxtb	r2, r3
 800d92a:	7dfb      	ldrb	r3, [r7, #23]
 800d92c:	005b      	lsls	r3, r3, #1
 800d92e:	4619      	mov	r1, r3
 800d930:	68bb      	ldr	r3, [r7, #8]
 800d932:	440b      	add	r3, r1
 800d934:	3230      	adds	r2, #48	@ 0x30
 800d936:	b2d2      	uxtb	r2, r2
 800d938:	701a      	strb	r2, [r3, #0]
 800d93a:	e00a      	b.n	800d952 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800d93c:	68fb      	ldr	r3, [r7, #12]
 800d93e:	0f1b      	lsrs	r3, r3, #28
 800d940:	b2da      	uxtb	r2, r3
 800d942:	7dfb      	ldrb	r3, [r7, #23]
 800d944:	005b      	lsls	r3, r3, #1
 800d946:	4619      	mov	r1, r3
 800d948:	68bb      	ldr	r3, [r7, #8]
 800d94a:	440b      	add	r3, r1
 800d94c:	3237      	adds	r2, #55	@ 0x37
 800d94e:	b2d2      	uxtb	r2, r2
 800d950:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800d952:	68fb      	ldr	r3, [r7, #12]
 800d954:	011b      	lsls	r3, r3, #4
 800d956:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800d958:	7dfb      	ldrb	r3, [r7, #23]
 800d95a:	005b      	lsls	r3, r3, #1
 800d95c:	3301      	adds	r3, #1
 800d95e:	68ba      	ldr	r2, [r7, #8]
 800d960:	4413      	add	r3, r2
 800d962:	2200      	movs	r2, #0
 800d964:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800d966:	7dfb      	ldrb	r3, [r7, #23]
 800d968:	3301      	adds	r3, #1
 800d96a:	75fb      	strb	r3, [r7, #23]
 800d96c:	7dfa      	ldrb	r2, [r7, #23]
 800d96e:	79fb      	ldrb	r3, [r7, #7]
 800d970:	429a      	cmp	r2, r3
 800d972:	d3d3      	bcc.n	800d91c <IntToUnicode+0x18>
  }
}
 800d974:	bf00      	nop
 800d976:	bf00      	nop
 800d978:	371c      	adds	r7, #28
 800d97a:	46bd      	mov	sp, r7
 800d97c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d980:	4770      	bx	lr
	...

0800d984 <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d984:	b580      	push	{r7, lr}
 800d986:	b098      	sub	sp, #96	@ 0x60
 800d988:	af00      	add	r7, sp, #0
 800d98a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800d98c:	f107 0310 	add.w	r3, r7, #16
 800d990:	2250      	movs	r2, #80	@ 0x50
 800d992:	2100      	movs	r1, #0
 800d994:	4618      	mov	r0, r3
 800d996:	f001 f875 	bl	800ea84 <memset>
  if(pcdHandle->Instance==USB)
 800d99a:	687b      	ldr	r3, [r7, #4]
 800d99c:	681b      	ldr	r3, [r3, #0]
 800d99e:	4a15      	ldr	r2, [pc, #84]	@ (800d9f4 <HAL_PCD_MspInit+0x70>)
 800d9a0:	4293      	cmp	r3, r2
 800d9a2:	d122      	bne.n	800d9ea <HAL_PCD_MspInit+0x66>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800d9a4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800d9a8:	613b      	str	r3, [r7, #16]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800d9aa:	2300      	movs	r3, #0
 800d9ac:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800d9ae:	f107 0310 	add.w	r3, r7, #16
 800d9b2:	4618      	mov	r0, r3
 800d9b4:	f7f8 f878 	bl	8005aa8 <HAL_RCCEx_PeriphCLKConfig>
 800d9b8:	4603      	mov	r3, r0
 800d9ba:	2b00      	cmp	r3, #0
 800d9bc:	d001      	beq.n	800d9c2 <HAL_PCD_MspInit+0x3e>
    {
      Error_Handler();
 800d9be:	f7f3 ff91 	bl	80018e4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800d9c2:	4b0d      	ldr	r3, [pc, #52]	@ (800d9f8 <HAL_PCD_MspInit+0x74>)
 800d9c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d9c6:	4a0c      	ldr	r2, [pc, #48]	@ (800d9f8 <HAL_PCD_MspInit+0x74>)
 800d9c8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800d9cc:	6593      	str	r3, [r2, #88]	@ 0x58
 800d9ce:	4b0a      	ldr	r3, [pc, #40]	@ (800d9f8 <HAL_PCD_MspInit+0x74>)
 800d9d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d9d2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800d9d6:	60fb      	str	r3, [r7, #12]
 800d9d8:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 5, 0);
 800d9da:	2200      	movs	r2, #0
 800d9dc:	2105      	movs	r1, #5
 800d9de:	2014      	movs	r0, #20
 800d9e0:	f7f4 fb6a 	bl	80020b8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 800d9e4:	2014      	movs	r0, #20
 800d9e6:	f7f4 fb81 	bl	80020ec <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800d9ea:	bf00      	nop
 800d9ec:	3760      	adds	r7, #96	@ 0x60
 800d9ee:	46bd      	mov	sp, r7
 800d9f0:	bd80      	pop	{r7, pc}
 800d9f2:	bf00      	nop
 800d9f4:	40005c00 	.word	0x40005c00
 800d9f8:	40021000 	.word	0x40021000

0800d9fc <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d9fc:	b580      	push	{r7, lr}
 800d9fe:	b082      	sub	sp, #8
 800da00:	af00      	add	r7, sp, #0
 800da02:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800da04:	687b      	ldr	r3, [r7, #4]
 800da06:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 800da0a:	687b      	ldr	r3, [r7, #4]
 800da0c:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 800da10:	4619      	mov	r1, r3
 800da12:	4610      	mov	r0, r2
 800da14:	f7fb fe8a 	bl	800972c <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 800da18:	bf00      	nop
 800da1a:	3708      	adds	r7, #8
 800da1c:	46bd      	mov	sp, r7
 800da1e:	bd80      	pop	{r7, pc}

0800da20 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800da20:	b580      	push	{r7, lr}
 800da22:	b082      	sub	sp, #8
 800da24:	af00      	add	r7, sp, #0
 800da26:	6078      	str	r0, [r7, #4]
 800da28:	460b      	mov	r3, r1
 800da2a:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800da2c:	687b      	ldr	r3, [r7, #4]
 800da2e:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 800da32:	78fa      	ldrb	r2, [r7, #3]
 800da34:	6879      	ldr	r1, [r7, #4]
 800da36:	4613      	mov	r3, r2
 800da38:	009b      	lsls	r3, r3, #2
 800da3a:	4413      	add	r3, r2
 800da3c:	00db      	lsls	r3, r3, #3
 800da3e:	440b      	add	r3, r1
 800da40:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800da44:	681a      	ldr	r2, [r3, #0]
 800da46:	78fb      	ldrb	r3, [r7, #3]
 800da48:	4619      	mov	r1, r3
 800da4a:	f7fb fec4 	bl	80097d6 <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 800da4e:	bf00      	nop
 800da50:	3708      	adds	r7, #8
 800da52:	46bd      	mov	sp, r7
 800da54:	bd80      	pop	{r7, pc}

0800da56 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800da56:	b580      	push	{r7, lr}
 800da58:	b082      	sub	sp, #8
 800da5a:	af00      	add	r7, sp, #0
 800da5c:	6078      	str	r0, [r7, #4]
 800da5e:	460b      	mov	r3, r1
 800da60:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800da62:	687b      	ldr	r3, [r7, #4]
 800da64:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 800da68:	78fa      	ldrb	r2, [r7, #3]
 800da6a:	6879      	ldr	r1, [r7, #4]
 800da6c:	4613      	mov	r3, r2
 800da6e:	009b      	lsls	r3, r3, #2
 800da70:	4413      	add	r3, r2
 800da72:	00db      	lsls	r3, r3, #3
 800da74:	440b      	add	r3, r1
 800da76:	3324      	adds	r3, #36	@ 0x24
 800da78:	681a      	ldr	r2, [r3, #0]
 800da7a:	78fb      	ldrb	r3, [r7, #3]
 800da7c:	4619      	mov	r1, r3
 800da7e:	f7fb ff0d 	bl	800989c <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 800da82:	bf00      	nop
 800da84:	3708      	adds	r7, #8
 800da86:	46bd      	mov	sp, r7
 800da88:	bd80      	pop	{r7, pc}

0800da8a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800da8a:	b580      	push	{r7, lr}
 800da8c:	b082      	sub	sp, #8
 800da8e:	af00      	add	r7, sp, #0
 800da90:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800da92:	687b      	ldr	r3, [r7, #4]
 800da94:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800da98:	4618      	mov	r0, r3
 800da9a:	f7fc f821 	bl	8009ae0 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 800da9e:	bf00      	nop
 800daa0:	3708      	adds	r7, #8
 800daa2:	46bd      	mov	sp, r7
 800daa4:	bd80      	pop	{r7, pc}

0800daa6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800daa6:	b580      	push	{r7, lr}
 800daa8:	b084      	sub	sp, #16
 800daaa:	af00      	add	r7, sp, #0
 800daac:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800daae:	2301      	movs	r3, #1
 800dab0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800dab2:	687b      	ldr	r3, [r7, #4]
 800dab4:	795b      	ldrb	r3, [r3, #5]
 800dab6:	2b02      	cmp	r3, #2
 800dab8:	d001      	beq.n	800dabe <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800daba:	f7f3 ff13 	bl	80018e4 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800dabe:	687b      	ldr	r3, [r7, #4]
 800dac0:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800dac4:	7bfa      	ldrb	r2, [r7, #15]
 800dac6:	4611      	mov	r1, r2
 800dac8:	4618      	mov	r0, r3
 800daca:	f7fb ffcb 	bl	8009a64 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800dace:	687b      	ldr	r3, [r7, #4]
 800dad0:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800dad4:	4618      	mov	r0, r3
 800dad6:	f7fb ff77 	bl	80099c8 <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 800dada:	bf00      	nop
 800dadc:	3710      	adds	r7, #16
 800dade:	46bd      	mov	sp, r7
 800dae0:	bd80      	pop	{r7, pc}
	...

0800dae4 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dae4:	b580      	push	{r7, lr}
 800dae6:	b082      	sub	sp, #8
 800dae8:	af00      	add	r7, sp, #0
 800daea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800daec:	687b      	ldr	r3, [r7, #4]
 800daee:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800daf2:	4618      	mov	r0, r3
 800daf4:	f7fb ffc6 	bl	8009a84 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800daf8:	687b      	ldr	r3, [r7, #4]
 800dafa:	7a5b      	ldrb	r3, [r3, #9]
 800dafc:	2b00      	cmp	r3, #0
 800dafe:	d005      	beq.n	800db0c <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800db00:	4b04      	ldr	r3, [pc, #16]	@ (800db14 <HAL_PCD_SuspendCallback+0x30>)
 800db02:	691b      	ldr	r3, [r3, #16]
 800db04:	4a03      	ldr	r2, [pc, #12]	@ (800db14 <HAL_PCD_SuspendCallback+0x30>)
 800db06:	f043 0306 	orr.w	r3, r3, #6
 800db0a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 800db0c:	bf00      	nop
 800db0e:	3708      	adds	r7, #8
 800db10:	46bd      	mov	sp, r7
 800db12:	bd80      	pop	{r7, pc}
 800db14:	e000ed00 	.word	0xe000ed00

0800db18 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800db18:	b580      	push	{r7, lr}
 800db1a:	b082      	sub	sp, #8
 800db1c:	af00      	add	r7, sp, #0
 800db1e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 800db20:	687b      	ldr	r3, [r7, #4]
 800db22:	7a5b      	ldrb	r3, [r3, #9]
 800db24:	2b00      	cmp	r3, #0
 800db26:	d007      	beq.n	800db38 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800db28:	4b08      	ldr	r3, [pc, #32]	@ (800db4c <HAL_PCD_ResumeCallback+0x34>)
 800db2a:	691b      	ldr	r3, [r3, #16]
 800db2c:	4a07      	ldr	r2, [pc, #28]	@ (800db4c <HAL_PCD_ResumeCallback+0x34>)
 800db2e:	f023 0306 	bic.w	r3, r3, #6
 800db32:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 800db34:	f000 f9f8 	bl	800df28 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800db38:	687b      	ldr	r3, [r7, #4]
 800db3a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800db3e:	4618      	mov	r0, r3
 800db40:	f7fb ffb6 	bl	8009ab0 <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 800db44:	bf00      	nop
 800db46:	3708      	adds	r7, #8
 800db48:	46bd      	mov	sp, r7
 800db4a:	bd80      	pop	{r7, pc}
 800db4c:	e000ed00 	.word	0xe000ed00

0800db50 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800db50:	b580      	push	{r7, lr}
 800db52:	b082      	sub	sp, #8
 800db54:	af00      	add	r7, sp, #0
 800db56:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 800db58:	4a2b      	ldr	r2, [pc, #172]	@ (800dc08 <USBD_LL_Init+0xb8>)
 800db5a:	687b      	ldr	r3, [r7, #4]
 800db5c:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 800db60:	687b      	ldr	r3, [r7, #4]
 800db62:	4a29      	ldr	r2, [pc, #164]	@ (800dc08 <USBD_LL_Init+0xb8>)
 800db64:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4

  hpcd_USB_FS.Instance = USB;
 800db68:	4b27      	ldr	r3, [pc, #156]	@ (800dc08 <USBD_LL_Init+0xb8>)
 800db6a:	4a28      	ldr	r2, [pc, #160]	@ (800dc0c <USBD_LL_Init+0xbc>)
 800db6c:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800db6e:	4b26      	ldr	r3, [pc, #152]	@ (800dc08 <USBD_LL_Init+0xb8>)
 800db70:	2208      	movs	r2, #8
 800db72:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800db74:	4b24      	ldr	r3, [pc, #144]	@ (800dc08 <USBD_LL_Init+0xb8>)
 800db76:	2202      	movs	r2, #2
 800db78:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800db7a:	4b23      	ldr	r3, [pc, #140]	@ (800dc08 <USBD_LL_Init+0xb8>)
 800db7c:	2202      	movs	r2, #2
 800db7e:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 800db80:	4b21      	ldr	r3, [pc, #132]	@ (800dc08 <USBD_LL_Init+0xb8>)
 800db82:	2200      	movs	r2, #0
 800db84:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800db86:	4b20      	ldr	r3, [pc, #128]	@ (800dc08 <USBD_LL_Init+0xb8>)
 800db88:	2200      	movs	r2, #0
 800db8a:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800db8c:	4b1e      	ldr	r3, [pc, #120]	@ (800dc08 <USBD_LL_Init+0xb8>)
 800db8e:	2200      	movs	r2, #0
 800db90:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800db92:	4b1d      	ldr	r3, [pc, #116]	@ (800dc08 <USBD_LL_Init+0xb8>)
 800db94:	2200      	movs	r2, #0
 800db96:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800db98:	481b      	ldr	r0, [pc, #108]	@ (800dc08 <USBD_LL_Init+0xb8>)
 800db9a:	f7f5 fc70 	bl	800347e <HAL_PCD_Init>
 800db9e:	4603      	mov	r3, r0
 800dba0:	2b00      	cmp	r3, #0
 800dba2:	d001      	beq.n	800dba8 <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 800dba4:	f7f3 fe9e 	bl	80018e4 <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800dba8:	687b      	ldr	r3, [r7, #4]
 800dbaa:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800dbae:	2318      	movs	r3, #24
 800dbb0:	2200      	movs	r2, #0
 800dbb2:	2100      	movs	r1, #0
 800dbb4:	f7f7 f8f7 	bl	8004da6 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800dbb8:	687b      	ldr	r3, [r7, #4]
 800dbba:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800dbbe:	2358      	movs	r3, #88	@ 0x58
 800dbc0:	2200      	movs	r2, #0
 800dbc2:	2180      	movs	r1, #128	@ 0x80
 800dbc4:	f7f7 f8ef 	bl	8004da6 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800dbc8:	687b      	ldr	r3, [r7, #4]
 800dbca:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800dbce:	23c0      	movs	r3, #192	@ 0xc0
 800dbd0:	2200      	movs	r2, #0
 800dbd2:	2181      	movs	r1, #129	@ 0x81
 800dbd4:	f7f7 f8e7 	bl	8004da6 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800dbd8:	687b      	ldr	r3, [r7, #4]
 800dbda:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800dbde:	f44f 7388 	mov.w	r3, #272	@ 0x110
 800dbe2:	2200      	movs	r2, #0
 800dbe4:	2101      	movs	r1, #1
 800dbe6:	f7f7 f8de 	bl	8004da6 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800dbea:	687b      	ldr	r3, [r7, #4]
 800dbec:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800dbf0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800dbf4:	2200      	movs	r2, #0
 800dbf6:	2182      	movs	r1, #130	@ 0x82
 800dbf8:	f7f7 f8d5 	bl	8004da6 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800dbfc:	2300      	movs	r3, #0
}
 800dbfe:	4618      	mov	r0, r3
 800dc00:	3708      	adds	r7, #8
 800dc02:	46bd      	mov	sp, r7
 800dc04:	bd80      	pop	{r7, pc}
 800dc06:	bf00      	nop
 800dc08:	2000a088 	.word	0x2000a088
 800dc0c:	40005c00 	.word	0x40005c00

0800dc10 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800dc10:	b580      	push	{r7, lr}
 800dc12:	b084      	sub	sp, #16
 800dc14:	af00      	add	r7, sp, #0
 800dc16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dc18:	2300      	movs	r3, #0
 800dc1a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dc1c:	2300      	movs	r3, #0
 800dc1e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800dc20:	687b      	ldr	r3, [r7, #4]
 800dc22:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800dc26:	4618      	mov	r0, r3
 800dc28:	f7f5 fcf7 	bl	800361a <HAL_PCD_Start>
 800dc2c:	4603      	mov	r3, r0
 800dc2e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800dc30:	7bfb      	ldrb	r3, [r7, #15]
 800dc32:	4618      	mov	r0, r3
 800dc34:	f000 f97e 	bl	800df34 <USBD_Get_USB_Status>
 800dc38:	4603      	mov	r3, r0
 800dc3a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800dc3c:	7bbb      	ldrb	r3, [r7, #14]
}
 800dc3e:	4618      	mov	r0, r3
 800dc40:	3710      	adds	r7, #16
 800dc42:	46bd      	mov	sp, r7
 800dc44:	bd80      	pop	{r7, pc}

0800dc46 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800dc46:	b580      	push	{r7, lr}
 800dc48:	b084      	sub	sp, #16
 800dc4a:	af00      	add	r7, sp, #0
 800dc4c:	6078      	str	r0, [r7, #4]
 800dc4e:	4608      	mov	r0, r1
 800dc50:	4611      	mov	r1, r2
 800dc52:	461a      	mov	r2, r3
 800dc54:	4603      	mov	r3, r0
 800dc56:	70fb      	strb	r3, [r7, #3]
 800dc58:	460b      	mov	r3, r1
 800dc5a:	70bb      	strb	r3, [r7, #2]
 800dc5c:	4613      	mov	r3, r2
 800dc5e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dc60:	2300      	movs	r3, #0
 800dc62:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dc64:	2300      	movs	r3, #0
 800dc66:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800dc68:	687b      	ldr	r3, [r7, #4]
 800dc6a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800dc6e:	78bb      	ldrb	r3, [r7, #2]
 800dc70:	883a      	ldrh	r2, [r7, #0]
 800dc72:	78f9      	ldrb	r1, [r7, #3]
 800dc74:	f7f5 fe3e 	bl	80038f4 <HAL_PCD_EP_Open>
 800dc78:	4603      	mov	r3, r0
 800dc7a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800dc7c:	7bfb      	ldrb	r3, [r7, #15]
 800dc7e:	4618      	mov	r0, r3
 800dc80:	f000 f958 	bl	800df34 <USBD_Get_USB_Status>
 800dc84:	4603      	mov	r3, r0
 800dc86:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800dc88:	7bbb      	ldrb	r3, [r7, #14]
}
 800dc8a:	4618      	mov	r0, r3
 800dc8c:	3710      	adds	r7, #16
 800dc8e:	46bd      	mov	sp, r7
 800dc90:	bd80      	pop	{r7, pc}

0800dc92 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800dc92:	b580      	push	{r7, lr}
 800dc94:	b084      	sub	sp, #16
 800dc96:	af00      	add	r7, sp, #0
 800dc98:	6078      	str	r0, [r7, #4]
 800dc9a:	460b      	mov	r3, r1
 800dc9c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dc9e:	2300      	movs	r3, #0
 800dca0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dca2:	2300      	movs	r3, #0
 800dca4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800dca6:	687b      	ldr	r3, [r7, #4]
 800dca8:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800dcac:	78fa      	ldrb	r2, [r7, #3]
 800dcae:	4611      	mov	r1, r2
 800dcb0:	4618      	mov	r0, r3
 800dcb2:	f7f5 fe7e 	bl	80039b2 <HAL_PCD_EP_Close>
 800dcb6:	4603      	mov	r3, r0
 800dcb8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800dcba:	7bfb      	ldrb	r3, [r7, #15]
 800dcbc:	4618      	mov	r0, r3
 800dcbe:	f000 f939 	bl	800df34 <USBD_Get_USB_Status>
 800dcc2:	4603      	mov	r3, r0
 800dcc4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800dcc6:	7bbb      	ldrb	r3, [r7, #14]
}
 800dcc8:	4618      	mov	r0, r3
 800dcca:	3710      	adds	r7, #16
 800dccc:	46bd      	mov	sp, r7
 800dcce:	bd80      	pop	{r7, pc}

0800dcd0 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800dcd0:	b580      	push	{r7, lr}
 800dcd2:	b084      	sub	sp, #16
 800dcd4:	af00      	add	r7, sp, #0
 800dcd6:	6078      	str	r0, [r7, #4]
 800dcd8:	460b      	mov	r3, r1
 800dcda:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dcdc:	2300      	movs	r3, #0
 800dcde:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dce0:	2300      	movs	r3, #0
 800dce2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800dce4:	687b      	ldr	r3, [r7, #4]
 800dce6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800dcea:	78fa      	ldrb	r2, [r7, #3]
 800dcec:	4611      	mov	r1, r2
 800dcee:	4618      	mov	r0, r3
 800dcf0:	f7f5 ff27 	bl	8003b42 <HAL_PCD_EP_SetStall>
 800dcf4:	4603      	mov	r3, r0
 800dcf6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800dcf8:	7bfb      	ldrb	r3, [r7, #15]
 800dcfa:	4618      	mov	r0, r3
 800dcfc:	f000 f91a 	bl	800df34 <USBD_Get_USB_Status>
 800dd00:	4603      	mov	r3, r0
 800dd02:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800dd04:	7bbb      	ldrb	r3, [r7, #14]
}
 800dd06:	4618      	mov	r0, r3
 800dd08:	3710      	adds	r7, #16
 800dd0a:	46bd      	mov	sp, r7
 800dd0c:	bd80      	pop	{r7, pc}

0800dd0e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800dd0e:	b580      	push	{r7, lr}
 800dd10:	b084      	sub	sp, #16
 800dd12:	af00      	add	r7, sp, #0
 800dd14:	6078      	str	r0, [r7, #4]
 800dd16:	460b      	mov	r3, r1
 800dd18:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dd1a:	2300      	movs	r3, #0
 800dd1c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dd1e:	2300      	movs	r3, #0
 800dd20:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800dd22:	687b      	ldr	r3, [r7, #4]
 800dd24:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800dd28:	78fa      	ldrb	r2, [r7, #3]
 800dd2a:	4611      	mov	r1, r2
 800dd2c:	4618      	mov	r0, r3
 800dd2e:	f7f5 ff5a 	bl	8003be6 <HAL_PCD_EP_ClrStall>
 800dd32:	4603      	mov	r3, r0
 800dd34:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800dd36:	7bfb      	ldrb	r3, [r7, #15]
 800dd38:	4618      	mov	r0, r3
 800dd3a:	f000 f8fb 	bl	800df34 <USBD_Get_USB_Status>
 800dd3e:	4603      	mov	r3, r0
 800dd40:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800dd42:	7bbb      	ldrb	r3, [r7, #14]
}
 800dd44:	4618      	mov	r0, r3
 800dd46:	3710      	adds	r7, #16
 800dd48:	46bd      	mov	sp, r7
 800dd4a:	bd80      	pop	{r7, pc}

0800dd4c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800dd4c:	b480      	push	{r7}
 800dd4e:	b085      	sub	sp, #20
 800dd50:	af00      	add	r7, sp, #0
 800dd52:	6078      	str	r0, [r7, #4]
 800dd54:	460b      	mov	r3, r1
 800dd56:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800dd58:	687b      	ldr	r3, [r7, #4]
 800dd5a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800dd5e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800dd60:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800dd64:	2b00      	cmp	r3, #0
 800dd66:	da0b      	bge.n	800dd80 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800dd68:	78fb      	ldrb	r3, [r7, #3]
 800dd6a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800dd6e:	68f9      	ldr	r1, [r7, #12]
 800dd70:	4613      	mov	r3, r2
 800dd72:	009b      	lsls	r3, r3, #2
 800dd74:	4413      	add	r3, r2
 800dd76:	00db      	lsls	r3, r3, #3
 800dd78:	440b      	add	r3, r1
 800dd7a:	3312      	adds	r3, #18
 800dd7c:	781b      	ldrb	r3, [r3, #0]
 800dd7e:	e00b      	b.n	800dd98 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800dd80:	78fb      	ldrb	r3, [r7, #3]
 800dd82:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800dd86:	68f9      	ldr	r1, [r7, #12]
 800dd88:	4613      	mov	r3, r2
 800dd8a:	009b      	lsls	r3, r3, #2
 800dd8c:	4413      	add	r3, r2
 800dd8e:	00db      	lsls	r3, r3, #3
 800dd90:	440b      	add	r3, r1
 800dd92:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 800dd96:	781b      	ldrb	r3, [r3, #0]
  }
}
 800dd98:	4618      	mov	r0, r3
 800dd9a:	3714      	adds	r7, #20
 800dd9c:	46bd      	mov	sp, r7
 800dd9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dda2:	4770      	bx	lr

0800dda4 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800dda4:	b580      	push	{r7, lr}
 800dda6:	b084      	sub	sp, #16
 800dda8:	af00      	add	r7, sp, #0
 800ddaa:	6078      	str	r0, [r7, #4]
 800ddac:	460b      	mov	r3, r1
 800ddae:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ddb0:	2300      	movs	r3, #0
 800ddb2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ddb4:	2300      	movs	r3, #0
 800ddb6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800ddb8:	687b      	ldr	r3, [r7, #4]
 800ddba:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800ddbe:	78fa      	ldrb	r2, [r7, #3]
 800ddc0:	4611      	mov	r1, r2
 800ddc2:	4618      	mov	r0, r3
 800ddc4:	f7f5 fd72 	bl	80038ac <HAL_PCD_SetAddress>
 800ddc8:	4603      	mov	r3, r0
 800ddca:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ddcc:	7bfb      	ldrb	r3, [r7, #15]
 800ddce:	4618      	mov	r0, r3
 800ddd0:	f000 f8b0 	bl	800df34 <USBD_Get_USB_Status>
 800ddd4:	4603      	mov	r3, r0
 800ddd6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ddd8:	7bbb      	ldrb	r3, [r7, #14]
}
 800ddda:	4618      	mov	r0, r3
 800dddc:	3710      	adds	r7, #16
 800ddde:	46bd      	mov	sp, r7
 800dde0:	bd80      	pop	{r7, pc}

0800dde2 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800dde2:	b580      	push	{r7, lr}
 800dde4:	b086      	sub	sp, #24
 800dde6:	af00      	add	r7, sp, #0
 800dde8:	60f8      	str	r0, [r7, #12]
 800ddea:	607a      	str	r2, [r7, #4]
 800ddec:	603b      	str	r3, [r7, #0]
 800ddee:	460b      	mov	r3, r1
 800ddf0:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ddf2:	2300      	movs	r3, #0
 800ddf4:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ddf6:	2300      	movs	r3, #0
 800ddf8:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800ddfa:	68fb      	ldr	r3, [r7, #12]
 800ddfc:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800de00:	7af9      	ldrb	r1, [r7, #11]
 800de02:	683b      	ldr	r3, [r7, #0]
 800de04:	687a      	ldr	r2, [r7, #4]
 800de06:	f7f5 fe65 	bl	8003ad4 <HAL_PCD_EP_Transmit>
 800de0a:	4603      	mov	r3, r0
 800de0c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800de0e:	7dfb      	ldrb	r3, [r7, #23]
 800de10:	4618      	mov	r0, r3
 800de12:	f000 f88f 	bl	800df34 <USBD_Get_USB_Status>
 800de16:	4603      	mov	r3, r0
 800de18:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800de1a:	7dbb      	ldrb	r3, [r7, #22]
}
 800de1c:	4618      	mov	r0, r3
 800de1e:	3718      	adds	r7, #24
 800de20:	46bd      	mov	sp, r7
 800de22:	bd80      	pop	{r7, pc}

0800de24 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800de24:	b580      	push	{r7, lr}
 800de26:	b086      	sub	sp, #24
 800de28:	af00      	add	r7, sp, #0
 800de2a:	60f8      	str	r0, [r7, #12]
 800de2c:	607a      	str	r2, [r7, #4]
 800de2e:	603b      	str	r3, [r7, #0]
 800de30:	460b      	mov	r3, r1
 800de32:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800de34:	2300      	movs	r3, #0
 800de36:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800de38:	2300      	movs	r3, #0
 800de3a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800de3c:	68fb      	ldr	r3, [r7, #12]
 800de3e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800de42:	7af9      	ldrb	r1, [r7, #11]
 800de44:	683b      	ldr	r3, [r7, #0]
 800de46:	687a      	ldr	r2, [r7, #4]
 800de48:	f7f5 fdfb 	bl	8003a42 <HAL_PCD_EP_Receive>
 800de4c:	4603      	mov	r3, r0
 800de4e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800de50:	7dfb      	ldrb	r3, [r7, #23]
 800de52:	4618      	mov	r0, r3
 800de54:	f000 f86e 	bl	800df34 <USBD_Get_USB_Status>
 800de58:	4603      	mov	r3, r0
 800de5a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800de5c:	7dbb      	ldrb	r3, [r7, #22]
}
 800de5e:	4618      	mov	r0, r3
 800de60:	3718      	adds	r7, #24
 800de62:	46bd      	mov	sp, r7
 800de64:	bd80      	pop	{r7, pc}

0800de66 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800de66:	b580      	push	{r7, lr}
 800de68:	b082      	sub	sp, #8
 800de6a:	af00      	add	r7, sp, #0
 800de6c:	6078      	str	r0, [r7, #4]
 800de6e:	460b      	mov	r3, r1
 800de70:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800de72:	687b      	ldr	r3, [r7, #4]
 800de74:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800de78:	78fa      	ldrb	r2, [r7, #3]
 800de7a:	4611      	mov	r1, r2
 800de7c:	4618      	mov	r0, r3
 800de7e:	f7f5 fe11 	bl	8003aa4 <HAL_PCD_EP_GetRxCount>
 800de82:	4603      	mov	r3, r0
}
 800de84:	4618      	mov	r0, r3
 800de86:	3708      	adds	r7, #8
 800de88:	46bd      	mov	sp, r7
 800de8a:	bd80      	pop	{r7, pc}

0800de8c <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800de8c:	b580      	push	{r7, lr}
 800de8e:	b082      	sub	sp, #8
 800de90:	af00      	add	r7, sp, #0
 800de92:	6078      	str	r0, [r7, #4]
 800de94:	460b      	mov	r3, r1
 800de96:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 800de98:	78fb      	ldrb	r3, [r7, #3]
 800de9a:	2b00      	cmp	r3, #0
 800de9c:	d002      	beq.n	800dea4 <HAL_PCDEx_LPM_Callback+0x18>
 800de9e:	2b01      	cmp	r3, #1
 800dea0:	d013      	beq.n	800deca <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 800dea2:	e023      	b.n	800deec <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 800dea4:	687b      	ldr	r3, [r7, #4]
 800dea6:	7a5b      	ldrb	r3, [r3, #9]
 800dea8:	2b00      	cmp	r3, #0
 800deaa:	d007      	beq.n	800debc <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800deac:	f000 f83c 	bl	800df28 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800deb0:	4b10      	ldr	r3, [pc, #64]	@ (800def4 <HAL_PCDEx_LPM_Callback+0x68>)
 800deb2:	691b      	ldr	r3, [r3, #16]
 800deb4:	4a0f      	ldr	r2, [pc, #60]	@ (800def4 <HAL_PCDEx_LPM_Callback+0x68>)
 800deb6:	f023 0306 	bic.w	r3, r3, #6
 800deba:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 800debc:	687b      	ldr	r3, [r7, #4]
 800debe:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800dec2:	4618      	mov	r0, r3
 800dec4:	f7fb fdf4 	bl	8009ab0 <USBD_LL_Resume>
    break;
 800dec8:	e010      	b.n	800deec <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 800deca:	687b      	ldr	r3, [r7, #4]
 800decc:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800ded0:	4618      	mov	r0, r3
 800ded2:	f7fb fdd7 	bl	8009a84 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800ded6:	687b      	ldr	r3, [r7, #4]
 800ded8:	7a5b      	ldrb	r3, [r3, #9]
 800deda:	2b00      	cmp	r3, #0
 800dedc:	d005      	beq.n	800deea <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800dede:	4b05      	ldr	r3, [pc, #20]	@ (800def4 <HAL_PCDEx_LPM_Callback+0x68>)
 800dee0:	691b      	ldr	r3, [r3, #16]
 800dee2:	4a04      	ldr	r2, [pc, #16]	@ (800def4 <HAL_PCDEx_LPM_Callback+0x68>)
 800dee4:	f043 0306 	orr.w	r3, r3, #6
 800dee8:	6113      	str	r3, [r2, #16]
    break;
 800deea:	bf00      	nop
}
 800deec:	bf00      	nop
 800deee:	3708      	adds	r7, #8
 800def0:	46bd      	mov	sp, r7
 800def2:	bd80      	pop	{r7, pc}
 800def4:	e000ed00 	.word	0xe000ed00

0800def8 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800def8:	b480      	push	{r7}
 800defa:	b083      	sub	sp, #12
 800defc:	af00      	add	r7, sp, #0
 800defe:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800df00:	4b03      	ldr	r3, [pc, #12]	@ (800df10 <USBD_static_malloc+0x18>)
}
 800df02:	4618      	mov	r0, r3
 800df04:	370c      	adds	r7, #12
 800df06:	46bd      	mov	sp, r7
 800df08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df0c:	4770      	bx	lr
 800df0e:	bf00      	nop
 800df10:	2000a364 	.word	0x2000a364

0800df14 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800df14:	b480      	push	{r7}
 800df16:	b083      	sub	sp, #12
 800df18:	af00      	add	r7, sp, #0
 800df1a:	6078      	str	r0, [r7, #4]

}
 800df1c:	bf00      	nop
 800df1e:	370c      	adds	r7, #12
 800df20:	46bd      	mov	sp, r7
 800df22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df26:	4770      	bx	lr

0800df28 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800df28:	b580      	push	{r7, lr}
 800df2a:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800df2c:	f7f3 faee 	bl	800150c <SystemClock_Config>
}
 800df30:	bf00      	nop
 800df32:	bd80      	pop	{r7, pc}

0800df34 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800df34:	b480      	push	{r7}
 800df36:	b085      	sub	sp, #20
 800df38:	af00      	add	r7, sp, #0
 800df3a:	4603      	mov	r3, r0
 800df3c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800df3e:	2300      	movs	r3, #0
 800df40:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800df42:	79fb      	ldrb	r3, [r7, #7]
 800df44:	2b03      	cmp	r3, #3
 800df46:	d817      	bhi.n	800df78 <USBD_Get_USB_Status+0x44>
 800df48:	a201      	add	r2, pc, #4	@ (adr r2, 800df50 <USBD_Get_USB_Status+0x1c>)
 800df4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800df4e:	bf00      	nop
 800df50:	0800df61 	.word	0x0800df61
 800df54:	0800df67 	.word	0x0800df67
 800df58:	0800df6d 	.word	0x0800df6d
 800df5c:	0800df73 	.word	0x0800df73
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800df60:	2300      	movs	r3, #0
 800df62:	73fb      	strb	r3, [r7, #15]
    break;
 800df64:	e00b      	b.n	800df7e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800df66:	2303      	movs	r3, #3
 800df68:	73fb      	strb	r3, [r7, #15]
    break;
 800df6a:	e008      	b.n	800df7e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800df6c:	2301      	movs	r3, #1
 800df6e:	73fb      	strb	r3, [r7, #15]
    break;
 800df70:	e005      	b.n	800df7e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800df72:	2303      	movs	r3, #3
 800df74:	73fb      	strb	r3, [r7, #15]
    break;
 800df76:	e002      	b.n	800df7e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800df78:	2303      	movs	r3, #3
 800df7a:	73fb      	strb	r3, [r7, #15]
    break;
 800df7c:	bf00      	nop
  }
  return usb_status;
 800df7e:	7bfb      	ldrb	r3, [r7, #15]
}
 800df80:	4618      	mov	r0, r3
 800df82:	3714      	adds	r7, #20
 800df84:	46bd      	mov	sp, r7
 800df86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df8a:	4770      	bx	lr

0800df8c <__cvt>:
 800df8c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800df90:	ec57 6b10 	vmov	r6, r7, d0
 800df94:	2f00      	cmp	r7, #0
 800df96:	460c      	mov	r4, r1
 800df98:	4619      	mov	r1, r3
 800df9a:	463b      	mov	r3, r7
 800df9c:	bfbb      	ittet	lt
 800df9e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800dfa2:	461f      	movlt	r7, r3
 800dfa4:	2300      	movge	r3, #0
 800dfa6:	232d      	movlt	r3, #45	@ 0x2d
 800dfa8:	700b      	strb	r3, [r1, #0]
 800dfaa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800dfac:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800dfb0:	4691      	mov	r9, r2
 800dfb2:	f023 0820 	bic.w	r8, r3, #32
 800dfb6:	bfbc      	itt	lt
 800dfb8:	4632      	movlt	r2, r6
 800dfba:	4616      	movlt	r6, r2
 800dfbc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800dfc0:	d005      	beq.n	800dfce <__cvt+0x42>
 800dfc2:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800dfc6:	d100      	bne.n	800dfca <__cvt+0x3e>
 800dfc8:	3401      	adds	r4, #1
 800dfca:	2102      	movs	r1, #2
 800dfcc:	e000      	b.n	800dfd0 <__cvt+0x44>
 800dfce:	2103      	movs	r1, #3
 800dfd0:	ab03      	add	r3, sp, #12
 800dfd2:	9301      	str	r3, [sp, #4]
 800dfd4:	ab02      	add	r3, sp, #8
 800dfd6:	9300      	str	r3, [sp, #0]
 800dfd8:	ec47 6b10 	vmov	d0, r6, r7
 800dfdc:	4653      	mov	r3, sl
 800dfde:	4622      	mov	r2, r4
 800dfe0:	f000 fec6 	bl	800ed70 <_dtoa_r>
 800dfe4:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800dfe8:	4605      	mov	r5, r0
 800dfea:	d119      	bne.n	800e020 <__cvt+0x94>
 800dfec:	f019 0f01 	tst.w	r9, #1
 800dff0:	d00e      	beq.n	800e010 <__cvt+0x84>
 800dff2:	eb00 0904 	add.w	r9, r0, r4
 800dff6:	2200      	movs	r2, #0
 800dff8:	2300      	movs	r3, #0
 800dffa:	4630      	mov	r0, r6
 800dffc:	4639      	mov	r1, r7
 800dffe:	f7f2 fd8b 	bl	8000b18 <__aeabi_dcmpeq>
 800e002:	b108      	cbz	r0, 800e008 <__cvt+0x7c>
 800e004:	f8cd 900c 	str.w	r9, [sp, #12]
 800e008:	2230      	movs	r2, #48	@ 0x30
 800e00a:	9b03      	ldr	r3, [sp, #12]
 800e00c:	454b      	cmp	r3, r9
 800e00e:	d31e      	bcc.n	800e04e <__cvt+0xc2>
 800e010:	9b03      	ldr	r3, [sp, #12]
 800e012:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e014:	1b5b      	subs	r3, r3, r5
 800e016:	4628      	mov	r0, r5
 800e018:	6013      	str	r3, [r2, #0]
 800e01a:	b004      	add	sp, #16
 800e01c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e020:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800e024:	eb00 0904 	add.w	r9, r0, r4
 800e028:	d1e5      	bne.n	800dff6 <__cvt+0x6a>
 800e02a:	7803      	ldrb	r3, [r0, #0]
 800e02c:	2b30      	cmp	r3, #48	@ 0x30
 800e02e:	d10a      	bne.n	800e046 <__cvt+0xba>
 800e030:	2200      	movs	r2, #0
 800e032:	2300      	movs	r3, #0
 800e034:	4630      	mov	r0, r6
 800e036:	4639      	mov	r1, r7
 800e038:	f7f2 fd6e 	bl	8000b18 <__aeabi_dcmpeq>
 800e03c:	b918      	cbnz	r0, 800e046 <__cvt+0xba>
 800e03e:	f1c4 0401 	rsb	r4, r4, #1
 800e042:	f8ca 4000 	str.w	r4, [sl]
 800e046:	f8da 3000 	ldr.w	r3, [sl]
 800e04a:	4499      	add	r9, r3
 800e04c:	e7d3      	b.n	800dff6 <__cvt+0x6a>
 800e04e:	1c59      	adds	r1, r3, #1
 800e050:	9103      	str	r1, [sp, #12]
 800e052:	701a      	strb	r2, [r3, #0]
 800e054:	e7d9      	b.n	800e00a <__cvt+0x7e>

0800e056 <__exponent>:
 800e056:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e058:	2900      	cmp	r1, #0
 800e05a:	bfba      	itte	lt
 800e05c:	4249      	neglt	r1, r1
 800e05e:	232d      	movlt	r3, #45	@ 0x2d
 800e060:	232b      	movge	r3, #43	@ 0x2b
 800e062:	2909      	cmp	r1, #9
 800e064:	7002      	strb	r2, [r0, #0]
 800e066:	7043      	strb	r3, [r0, #1]
 800e068:	dd29      	ble.n	800e0be <__exponent+0x68>
 800e06a:	f10d 0307 	add.w	r3, sp, #7
 800e06e:	461d      	mov	r5, r3
 800e070:	270a      	movs	r7, #10
 800e072:	461a      	mov	r2, r3
 800e074:	fbb1 f6f7 	udiv	r6, r1, r7
 800e078:	fb07 1416 	mls	r4, r7, r6, r1
 800e07c:	3430      	adds	r4, #48	@ 0x30
 800e07e:	f802 4c01 	strb.w	r4, [r2, #-1]
 800e082:	460c      	mov	r4, r1
 800e084:	2c63      	cmp	r4, #99	@ 0x63
 800e086:	f103 33ff 	add.w	r3, r3, #4294967295
 800e08a:	4631      	mov	r1, r6
 800e08c:	dcf1      	bgt.n	800e072 <__exponent+0x1c>
 800e08e:	3130      	adds	r1, #48	@ 0x30
 800e090:	1e94      	subs	r4, r2, #2
 800e092:	f803 1c01 	strb.w	r1, [r3, #-1]
 800e096:	1c41      	adds	r1, r0, #1
 800e098:	4623      	mov	r3, r4
 800e09a:	42ab      	cmp	r3, r5
 800e09c:	d30a      	bcc.n	800e0b4 <__exponent+0x5e>
 800e09e:	f10d 0309 	add.w	r3, sp, #9
 800e0a2:	1a9b      	subs	r3, r3, r2
 800e0a4:	42ac      	cmp	r4, r5
 800e0a6:	bf88      	it	hi
 800e0a8:	2300      	movhi	r3, #0
 800e0aa:	3302      	adds	r3, #2
 800e0ac:	4403      	add	r3, r0
 800e0ae:	1a18      	subs	r0, r3, r0
 800e0b0:	b003      	add	sp, #12
 800e0b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e0b4:	f813 6b01 	ldrb.w	r6, [r3], #1
 800e0b8:	f801 6f01 	strb.w	r6, [r1, #1]!
 800e0bc:	e7ed      	b.n	800e09a <__exponent+0x44>
 800e0be:	2330      	movs	r3, #48	@ 0x30
 800e0c0:	3130      	adds	r1, #48	@ 0x30
 800e0c2:	7083      	strb	r3, [r0, #2]
 800e0c4:	70c1      	strb	r1, [r0, #3]
 800e0c6:	1d03      	adds	r3, r0, #4
 800e0c8:	e7f1      	b.n	800e0ae <__exponent+0x58>
	...

0800e0cc <_printf_float>:
 800e0cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e0d0:	b08d      	sub	sp, #52	@ 0x34
 800e0d2:	460c      	mov	r4, r1
 800e0d4:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800e0d8:	4616      	mov	r6, r2
 800e0da:	461f      	mov	r7, r3
 800e0dc:	4605      	mov	r5, r0
 800e0de:	f000 fcd9 	bl	800ea94 <_localeconv_r>
 800e0e2:	6803      	ldr	r3, [r0, #0]
 800e0e4:	9304      	str	r3, [sp, #16]
 800e0e6:	4618      	mov	r0, r3
 800e0e8:	f7f2 f8ea 	bl	80002c0 <strlen>
 800e0ec:	2300      	movs	r3, #0
 800e0ee:	930a      	str	r3, [sp, #40]	@ 0x28
 800e0f0:	f8d8 3000 	ldr.w	r3, [r8]
 800e0f4:	9005      	str	r0, [sp, #20]
 800e0f6:	3307      	adds	r3, #7
 800e0f8:	f023 0307 	bic.w	r3, r3, #7
 800e0fc:	f103 0208 	add.w	r2, r3, #8
 800e100:	f894 a018 	ldrb.w	sl, [r4, #24]
 800e104:	f8d4 b000 	ldr.w	fp, [r4]
 800e108:	f8c8 2000 	str.w	r2, [r8]
 800e10c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800e110:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800e114:	9307      	str	r3, [sp, #28]
 800e116:	f8cd 8018 	str.w	r8, [sp, #24]
 800e11a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800e11e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e122:	4b9c      	ldr	r3, [pc, #624]	@ (800e394 <_printf_float+0x2c8>)
 800e124:	f04f 32ff 	mov.w	r2, #4294967295
 800e128:	f7f2 fd28 	bl	8000b7c <__aeabi_dcmpun>
 800e12c:	bb70      	cbnz	r0, 800e18c <_printf_float+0xc0>
 800e12e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e132:	4b98      	ldr	r3, [pc, #608]	@ (800e394 <_printf_float+0x2c8>)
 800e134:	f04f 32ff 	mov.w	r2, #4294967295
 800e138:	f7f2 fd02 	bl	8000b40 <__aeabi_dcmple>
 800e13c:	bb30      	cbnz	r0, 800e18c <_printf_float+0xc0>
 800e13e:	2200      	movs	r2, #0
 800e140:	2300      	movs	r3, #0
 800e142:	4640      	mov	r0, r8
 800e144:	4649      	mov	r1, r9
 800e146:	f7f2 fcf1 	bl	8000b2c <__aeabi_dcmplt>
 800e14a:	b110      	cbz	r0, 800e152 <_printf_float+0x86>
 800e14c:	232d      	movs	r3, #45	@ 0x2d
 800e14e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e152:	4a91      	ldr	r2, [pc, #580]	@ (800e398 <_printf_float+0x2cc>)
 800e154:	4b91      	ldr	r3, [pc, #580]	@ (800e39c <_printf_float+0x2d0>)
 800e156:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800e15a:	bf8c      	ite	hi
 800e15c:	4690      	movhi	r8, r2
 800e15e:	4698      	movls	r8, r3
 800e160:	2303      	movs	r3, #3
 800e162:	6123      	str	r3, [r4, #16]
 800e164:	f02b 0304 	bic.w	r3, fp, #4
 800e168:	6023      	str	r3, [r4, #0]
 800e16a:	f04f 0900 	mov.w	r9, #0
 800e16e:	9700      	str	r7, [sp, #0]
 800e170:	4633      	mov	r3, r6
 800e172:	aa0b      	add	r2, sp, #44	@ 0x2c
 800e174:	4621      	mov	r1, r4
 800e176:	4628      	mov	r0, r5
 800e178:	f000 f9d2 	bl	800e520 <_printf_common>
 800e17c:	3001      	adds	r0, #1
 800e17e:	f040 808d 	bne.w	800e29c <_printf_float+0x1d0>
 800e182:	f04f 30ff 	mov.w	r0, #4294967295
 800e186:	b00d      	add	sp, #52	@ 0x34
 800e188:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e18c:	4642      	mov	r2, r8
 800e18e:	464b      	mov	r3, r9
 800e190:	4640      	mov	r0, r8
 800e192:	4649      	mov	r1, r9
 800e194:	f7f2 fcf2 	bl	8000b7c <__aeabi_dcmpun>
 800e198:	b140      	cbz	r0, 800e1ac <_printf_float+0xe0>
 800e19a:	464b      	mov	r3, r9
 800e19c:	2b00      	cmp	r3, #0
 800e19e:	bfbc      	itt	lt
 800e1a0:	232d      	movlt	r3, #45	@ 0x2d
 800e1a2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800e1a6:	4a7e      	ldr	r2, [pc, #504]	@ (800e3a0 <_printf_float+0x2d4>)
 800e1a8:	4b7e      	ldr	r3, [pc, #504]	@ (800e3a4 <_printf_float+0x2d8>)
 800e1aa:	e7d4      	b.n	800e156 <_printf_float+0x8a>
 800e1ac:	6863      	ldr	r3, [r4, #4]
 800e1ae:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800e1b2:	9206      	str	r2, [sp, #24]
 800e1b4:	1c5a      	adds	r2, r3, #1
 800e1b6:	d13b      	bne.n	800e230 <_printf_float+0x164>
 800e1b8:	2306      	movs	r3, #6
 800e1ba:	6063      	str	r3, [r4, #4]
 800e1bc:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800e1c0:	2300      	movs	r3, #0
 800e1c2:	6022      	str	r2, [r4, #0]
 800e1c4:	9303      	str	r3, [sp, #12]
 800e1c6:	ab0a      	add	r3, sp, #40	@ 0x28
 800e1c8:	e9cd a301 	strd	sl, r3, [sp, #4]
 800e1cc:	ab09      	add	r3, sp, #36	@ 0x24
 800e1ce:	9300      	str	r3, [sp, #0]
 800e1d0:	6861      	ldr	r1, [r4, #4]
 800e1d2:	ec49 8b10 	vmov	d0, r8, r9
 800e1d6:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800e1da:	4628      	mov	r0, r5
 800e1dc:	f7ff fed6 	bl	800df8c <__cvt>
 800e1e0:	9b06      	ldr	r3, [sp, #24]
 800e1e2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e1e4:	2b47      	cmp	r3, #71	@ 0x47
 800e1e6:	4680      	mov	r8, r0
 800e1e8:	d129      	bne.n	800e23e <_printf_float+0x172>
 800e1ea:	1cc8      	adds	r0, r1, #3
 800e1ec:	db02      	blt.n	800e1f4 <_printf_float+0x128>
 800e1ee:	6863      	ldr	r3, [r4, #4]
 800e1f0:	4299      	cmp	r1, r3
 800e1f2:	dd41      	ble.n	800e278 <_printf_float+0x1ac>
 800e1f4:	f1aa 0a02 	sub.w	sl, sl, #2
 800e1f8:	fa5f fa8a 	uxtb.w	sl, sl
 800e1fc:	3901      	subs	r1, #1
 800e1fe:	4652      	mov	r2, sl
 800e200:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800e204:	9109      	str	r1, [sp, #36]	@ 0x24
 800e206:	f7ff ff26 	bl	800e056 <__exponent>
 800e20a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e20c:	1813      	adds	r3, r2, r0
 800e20e:	2a01      	cmp	r2, #1
 800e210:	4681      	mov	r9, r0
 800e212:	6123      	str	r3, [r4, #16]
 800e214:	dc02      	bgt.n	800e21c <_printf_float+0x150>
 800e216:	6822      	ldr	r2, [r4, #0]
 800e218:	07d2      	lsls	r2, r2, #31
 800e21a:	d501      	bpl.n	800e220 <_printf_float+0x154>
 800e21c:	3301      	adds	r3, #1
 800e21e:	6123      	str	r3, [r4, #16]
 800e220:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800e224:	2b00      	cmp	r3, #0
 800e226:	d0a2      	beq.n	800e16e <_printf_float+0xa2>
 800e228:	232d      	movs	r3, #45	@ 0x2d
 800e22a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e22e:	e79e      	b.n	800e16e <_printf_float+0xa2>
 800e230:	9a06      	ldr	r2, [sp, #24]
 800e232:	2a47      	cmp	r2, #71	@ 0x47
 800e234:	d1c2      	bne.n	800e1bc <_printf_float+0xf0>
 800e236:	2b00      	cmp	r3, #0
 800e238:	d1c0      	bne.n	800e1bc <_printf_float+0xf0>
 800e23a:	2301      	movs	r3, #1
 800e23c:	e7bd      	b.n	800e1ba <_printf_float+0xee>
 800e23e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800e242:	d9db      	bls.n	800e1fc <_printf_float+0x130>
 800e244:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800e248:	d118      	bne.n	800e27c <_printf_float+0x1b0>
 800e24a:	2900      	cmp	r1, #0
 800e24c:	6863      	ldr	r3, [r4, #4]
 800e24e:	dd0b      	ble.n	800e268 <_printf_float+0x19c>
 800e250:	6121      	str	r1, [r4, #16]
 800e252:	b913      	cbnz	r3, 800e25a <_printf_float+0x18e>
 800e254:	6822      	ldr	r2, [r4, #0]
 800e256:	07d0      	lsls	r0, r2, #31
 800e258:	d502      	bpl.n	800e260 <_printf_float+0x194>
 800e25a:	3301      	adds	r3, #1
 800e25c:	440b      	add	r3, r1
 800e25e:	6123      	str	r3, [r4, #16]
 800e260:	65a1      	str	r1, [r4, #88]	@ 0x58
 800e262:	f04f 0900 	mov.w	r9, #0
 800e266:	e7db      	b.n	800e220 <_printf_float+0x154>
 800e268:	b913      	cbnz	r3, 800e270 <_printf_float+0x1a4>
 800e26a:	6822      	ldr	r2, [r4, #0]
 800e26c:	07d2      	lsls	r2, r2, #31
 800e26e:	d501      	bpl.n	800e274 <_printf_float+0x1a8>
 800e270:	3302      	adds	r3, #2
 800e272:	e7f4      	b.n	800e25e <_printf_float+0x192>
 800e274:	2301      	movs	r3, #1
 800e276:	e7f2      	b.n	800e25e <_printf_float+0x192>
 800e278:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800e27c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e27e:	4299      	cmp	r1, r3
 800e280:	db05      	blt.n	800e28e <_printf_float+0x1c2>
 800e282:	6823      	ldr	r3, [r4, #0]
 800e284:	6121      	str	r1, [r4, #16]
 800e286:	07d8      	lsls	r0, r3, #31
 800e288:	d5ea      	bpl.n	800e260 <_printf_float+0x194>
 800e28a:	1c4b      	adds	r3, r1, #1
 800e28c:	e7e7      	b.n	800e25e <_printf_float+0x192>
 800e28e:	2900      	cmp	r1, #0
 800e290:	bfd4      	ite	le
 800e292:	f1c1 0202 	rsble	r2, r1, #2
 800e296:	2201      	movgt	r2, #1
 800e298:	4413      	add	r3, r2
 800e29a:	e7e0      	b.n	800e25e <_printf_float+0x192>
 800e29c:	6823      	ldr	r3, [r4, #0]
 800e29e:	055a      	lsls	r2, r3, #21
 800e2a0:	d407      	bmi.n	800e2b2 <_printf_float+0x1e6>
 800e2a2:	6923      	ldr	r3, [r4, #16]
 800e2a4:	4642      	mov	r2, r8
 800e2a6:	4631      	mov	r1, r6
 800e2a8:	4628      	mov	r0, r5
 800e2aa:	47b8      	blx	r7
 800e2ac:	3001      	adds	r0, #1
 800e2ae:	d12b      	bne.n	800e308 <_printf_float+0x23c>
 800e2b0:	e767      	b.n	800e182 <_printf_float+0xb6>
 800e2b2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800e2b6:	f240 80dd 	bls.w	800e474 <_printf_float+0x3a8>
 800e2ba:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800e2be:	2200      	movs	r2, #0
 800e2c0:	2300      	movs	r3, #0
 800e2c2:	f7f2 fc29 	bl	8000b18 <__aeabi_dcmpeq>
 800e2c6:	2800      	cmp	r0, #0
 800e2c8:	d033      	beq.n	800e332 <_printf_float+0x266>
 800e2ca:	4a37      	ldr	r2, [pc, #220]	@ (800e3a8 <_printf_float+0x2dc>)
 800e2cc:	2301      	movs	r3, #1
 800e2ce:	4631      	mov	r1, r6
 800e2d0:	4628      	mov	r0, r5
 800e2d2:	47b8      	blx	r7
 800e2d4:	3001      	adds	r0, #1
 800e2d6:	f43f af54 	beq.w	800e182 <_printf_float+0xb6>
 800e2da:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800e2de:	4543      	cmp	r3, r8
 800e2e0:	db02      	blt.n	800e2e8 <_printf_float+0x21c>
 800e2e2:	6823      	ldr	r3, [r4, #0]
 800e2e4:	07d8      	lsls	r0, r3, #31
 800e2e6:	d50f      	bpl.n	800e308 <_printf_float+0x23c>
 800e2e8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e2ec:	4631      	mov	r1, r6
 800e2ee:	4628      	mov	r0, r5
 800e2f0:	47b8      	blx	r7
 800e2f2:	3001      	adds	r0, #1
 800e2f4:	f43f af45 	beq.w	800e182 <_printf_float+0xb6>
 800e2f8:	f04f 0900 	mov.w	r9, #0
 800e2fc:	f108 38ff 	add.w	r8, r8, #4294967295
 800e300:	f104 0a1a 	add.w	sl, r4, #26
 800e304:	45c8      	cmp	r8, r9
 800e306:	dc09      	bgt.n	800e31c <_printf_float+0x250>
 800e308:	6823      	ldr	r3, [r4, #0]
 800e30a:	079b      	lsls	r3, r3, #30
 800e30c:	f100 8103 	bmi.w	800e516 <_printf_float+0x44a>
 800e310:	68e0      	ldr	r0, [r4, #12]
 800e312:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e314:	4298      	cmp	r0, r3
 800e316:	bfb8      	it	lt
 800e318:	4618      	movlt	r0, r3
 800e31a:	e734      	b.n	800e186 <_printf_float+0xba>
 800e31c:	2301      	movs	r3, #1
 800e31e:	4652      	mov	r2, sl
 800e320:	4631      	mov	r1, r6
 800e322:	4628      	mov	r0, r5
 800e324:	47b8      	blx	r7
 800e326:	3001      	adds	r0, #1
 800e328:	f43f af2b 	beq.w	800e182 <_printf_float+0xb6>
 800e32c:	f109 0901 	add.w	r9, r9, #1
 800e330:	e7e8      	b.n	800e304 <_printf_float+0x238>
 800e332:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e334:	2b00      	cmp	r3, #0
 800e336:	dc39      	bgt.n	800e3ac <_printf_float+0x2e0>
 800e338:	4a1b      	ldr	r2, [pc, #108]	@ (800e3a8 <_printf_float+0x2dc>)
 800e33a:	2301      	movs	r3, #1
 800e33c:	4631      	mov	r1, r6
 800e33e:	4628      	mov	r0, r5
 800e340:	47b8      	blx	r7
 800e342:	3001      	adds	r0, #1
 800e344:	f43f af1d 	beq.w	800e182 <_printf_float+0xb6>
 800e348:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800e34c:	ea59 0303 	orrs.w	r3, r9, r3
 800e350:	d102      	bne.n	800e358 <_printf_float+0x28c>
 800e352:	6823      	ldr	r3, [r4, #0]
 800e354:	07d9      	lsls	r1, r3, #31
 800e356:	d5d7      	bpl.n	800e308 <_printf_float+0x23c>
 800e358:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e35c:	4631      	mov	r1, r6
 800e35e:	4628      	mov	r0, r5
 800e360:	47b8      	blx	r7
 800e362:	3001      	adds	r0, #1
 800e364:	f43f af0d 	beq.w	800e182 <_printf_float+0xb6>
 800e368:	f04f 0a00 	mov.w	sl, #0
 800e36c:	f104 0b1a 	add.w	fp, r4, #26
 800e370:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e372:	425b      	negs	r3, r3
 800e374:	4553      	cmp	r3, sl
 800e376:	dc01      	bgt.n	800e37c <_printf_float+0x2b0>
 800e378:	464b      	mov	r3, r9
 800e37a:	e793      	b.n	800e2a4 <_printf_float+0x1d8>
 800e37c:	2301      	movs	r3, #1
 800e37e:	465a      	mov	r2, fp
 800e380:	4631      	mov	r1, r6
 800e382:	4628      	mov	r0, r5
 800e384:	47b8      	blx	r7
 800e386:	3001      	adds	r0, #1
 800e388:	f43f aefb 	beq.w	800e182 <_printf_float+0xb6>
 800e38c:	f10a 0a01 	add.w	sl, sl, #1
 800e390:	e7ee      	b.n	800e370 <_printf_float+0x2a4>
 800e392:	bf00      	nop
 800e394:	7fefffff 	.word	0x7fefffff
 800e398:	080110e4 	.word	0x080110e4
 800e39c:	080110e0 	.word	0x080110e0
 800e3a0:	080110ec 	.word	0x080110ec
 800e3a4:	080110e8 	.word	0x080110e8
 800e3a8:	080110f0 	.word	0x080110f0
 800e3ac:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800e3ae:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800e3b2:	4553      	cmp	r3, sl
 800e3b4:	bfa8      	it	ge
 800e3b6:	4653      	movge	r3, sl
 800e3b8:	2b00      	cmp	r3, #0
 800e3ba:	4699      	mov	r9, r3
 800e3bc:	dc36      	bgt.n	800e42c <_printf_float+0x360>
 800e3be:	f04f 0b00 	mov.w	fp, #0
 800e3c2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e3c6:	f104 021a 	add.w	r2, r4, #26
 800e3ca:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800e3cc:	9306      	str	r3, [sp, #24]
 800e3ce:	eba3 0309 	sub.w	r3, r3, r9
 800e3d2:	455b      	cmp	r3, fp
 800e3d4:	dc31      	bgt.n	800e43a <_printf_float+0x36e>
 800e3d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e3d8:	459a      	cmp	sl, r3
 800e3da:	dc3a      	bgt.n	800e452 <_printf_float+0x386>
 800e3dc:	6823      	ldr	r3, [r4, #0]
 800e3de:	07da      	lsls	r2, r3, #31
 800e3e0:	d437      	bmi.n	800e452 <_printf_float+0x386>
 800e3e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e3e4:	ebaa 0903 	sub.w	r9, sl, r3
 800e3e8:	9b06      	ldr	r3, [sp, #24]
 800e3ea:	ebaa 0303 	sub.w	r3, sl, r3
 800e3ee:	4599      	cmp	r9, r3
 800e3f0:	bfa8      	it	ge
 800e3f2:	4699      	movge	r9, r3
 800e3f4:	f1b9 0f00 	cmp.w	r9, #0
 800e3f8:	dc33      	bgt.n	800e462 <_printf_float+0x396>
 800e3fa:	f04f 0800 	mov.w	r8, #0
 800e3fe:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e402:	f104 0b1a 	add.w	fp, r4, #26
 800e406:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e408:	ebaa 0303 	sub.w	r3, sl, r3
 800e40c:	eba3 0309 	sub.w	r3, r3, r9
 800e410:	4543      	cmp	r3, r8
 800e412:	f77f af79 	ble.w	800e308 <_printf_float+0x23c>
 800e416:	2301      	movs	r3, #1
 800e418:	465a      	mov	r2, fp
 800e41a:	4631      	mov	r1, r6
 800e41c:	4628      	mov	r0, r5
 800e41e:	47b8      	blx	r7
 800e420:	3001      	adds	r0, #1
 800e422:	f43f aeae 	beq.w	800e182 <_printf_float+0xb6>
 800e426:	f108 0801 	add.w	r8, r8, #1
 800e42a:	e7ec      	b.n	800e406 <_printf_float+0x33a>
 800e42c:	4642      	mov	r2, r8
 800e42e:	4631      	mov	r1, r6
 800e430:	4628      	mov	r0, r5
 800e432:	47b8      	blx	r7
 800e434:	3001      	adds	r0, #1
 800e436:	d1c2      	bne.n	800e3be <_printf_float+0x2f2>
 800e438:	e6a3      	b.n	800e182 <_printf_float+0xb6>
 800e43a:	2301      	movs	r3, #1
 800e43c:	4631      	mov	r1, r6
 800e43e:	4628      	mov	r0, r5
 800e440:	9206      	str	r2, [sp, #24]
 800e442:	47b8      	blx	r7
 800e444:	3001      	adds	r0, #1
 800e446:	f43f ae9c 	beq.w	800e182 <_printf_float+0xb6>
 800e44a:	9a06      	ldr	r2, [sp, #24]
 800e44c:	f10b 0b01 	add.w	fp, fp, #1
 800e450:	e7bb      	b.n	800e3ca <_printf_float+0x2fe>
 800e452:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e456:	4631      	mov	r1, r6
 800e458:	4628      	mov	r0, r5
 800e45a:	47b8      	blx	r7
 800e45c:	3001      	adds	r0, #1
 800e45e:	d1c0      	bne.n	800e3e2 <_printf_float+0x316>
 800e460:	e68f      	b.n	800e182 <_printf_float+0xb6>
 800e462:	9a06      	ldr	r2, [sp, #24]
 800e464:	464b      	mov	r3, r9
 800e466:	4442      	add	r2, r8
 800e468:	4631      	mov	r1, r6
 800e46a:	4628      	mov	r0, r5
 800e46c:	47b8      	blx	r7
 800e46e:	3001      	adds	r0, #1
 800e470:	d1c3      	bne.n	800e3fa <_printf_float+0x32e>
 800e472:	e686      	b.n	800e182 <_printf_float+0xb6>
 800e474:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800e478:	f1ba 0f01 	cmp.w	sl, #1
 800e47c:	dc01      	bgt.n	800e482 <_printf_float+0x3b6>
 800e47e:	07db      	lsls	r3, r3, #31
 800e480:	d536      	bpl.n	800e4f0 <_printf_float+0x424>
 800e482:	2301      	movs	r3, #1
 800e484:	4642      	mov	r2, r8
 800e486:	4631      	mov	r1, r6
 800e488:	4628      	mov	r0, r5
 800e48a:	47b8      	blx	r7
 800e48c:	3001      	adds	r0, #1
 800e48e:	f43f ae78 	beq.w	800e182 <_printf_float+0xb6>
 800e492:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e496:	4631      	mov	r1, r6
 800e498:	4628      	mov	r0, r5
 800e49a:	47b8      	blx	r7
 800e49c:	3001      	adds	r0, #1
 800e49e:	f43f ae70 	beq.w	800e182 <_printf_float+0xb6>
 800e4a2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800e4a6:	2200      	movs	r2, #0
 800e4a8:	2300      	movs	r3, #0
 800e4aa:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e4ae:	f7f2 fb33 	bl	8000b18 <__aeabi_dcmpeq>
 800e4b2:	b9c0      	cbnz	r0, 800e4e6 <_printf_float+0x41a>
 800e4b4:	4653      	mov	r3, sl
 800e4b6:	f108 0201 	add.w	r2, r8, #1
 800e4ba:	4631      	mov	r1, r6
 800e4bc:	4628      	mov	r0, r5
 800e4be:	47b8      	blx	r7
 800e4c0:	3001      	adds	r0, #1
 800e4c2:	d10c      	bne.n	800e4de <_printf_float+0x412>
 800e4c4:	e65d      	b.n	800e182 <_printf_float+0xb6>
 800e4c6:	2301      	movs	r3, #1
 800e4c8:	465a      	mov	r2, fp
 800e4ca:	4631      	mov	r1, r6
 800e4cc:	4628      	mov	r0, r5
 800e4ce:	47b8      	blx	r7
 800e4d0:	3001      	adds	r0, #1
 800e4d2:	f43f ae56 	beq.w	800e182 <_printf_float+0xb6>
 800e4d6:	f108 0801 	add.w	r8, r8, #1
 800e4da:	45d0      	cmp	r8, sl
 800e4dc:	dbf3      	blt.n	800e4c6 <_printf_float+0x3fa>
 800e4de:	464b      	mov	r3, r9
 800e4e0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800e4e4:	e6df      	b.n	800e2a6 <_printf_float+0x1da>
 800e4e6:	f04f 0800 	mov.w	r8, #0
 800e4ea:	f104 0b1a 	add.w	fp, r4, #26
 800e4ee:	e7f4      	b.n	800e4da <_printf_float+0x40e>
 800e4f0:	2301      	movs	r3, #1
 800e4f2:	4642      	mov	r2, r8
 800e4f4:	e7e1      	b.n	800e4ba <_printf_float+0x3ee>
 800e4f6:	2301      	movs	r3, #1
 800e4f8:	464a      	mov	r2, r9
 800e4fa:	4631      	mov	r1, r6
 800e4fc:	4628      	mov	r0, r5
 800e4fe:	47b8      	blx	r7
 800e500:	3001      	adds	r0, #1
 800e502:	f43f ae3e 	beq.w	800e182 <_printf_float+0xb6>
 800e506:	f108 0801 	add.w	r8, r8, #1
 800e50a:	68e3      	ldr	r3, [r4, #12]
 800e50c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e50e:	1a5b      	subs	r3, r3, r1
 800e510:	4543      	cmp	r3, r8
 800e512:	dcf0      	bgt.n	800e4f6 <_printf_float+0x42a>
 800e514:	e6fc      	b.n	800e310 <_printf_float+0x244>
 800e516:	f04f 0800 	mov.w	r8, #0
 800e51a:	f104 0919 	add.w	r9, r4, #25
 800e51e:	e7f4      	b.n	800e50a <_printf_float+0x43e>

0800e520 <_printf_common>:
 800e520:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e524:	4616      	mov	r6, r2
 800e526:	4698      	mov	r8, r3
 800e528:	688a      	ldr	r2, [r1, #8]
 800e52a:	690b      	ldr	r3, [r1, #16]
 800e52c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800e530:	4293      	cmp	r3, r2
 800e532:	bfb8      	it	lt
 800e534:	4613      	movlt	r3, r2
 800e536:	6033      	str	r3, [r6, #0]
 800e538:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800e53c:	4607      	mov	r7, r0
 800e53e:	460c      	mov	r4, r1
 800e540:	b10a      	cbz	r2, 800e546 <_printf_common+0x26>
 800e542:	3301      	adds	r3, #1
 800e544:	6033      	str	r3, [r6, #0]
 800e546:	6823      	ldr	r3, [r4, #0]
 800e548:	0699      	lsls	r1, r3, #26
 800e54a:	bf42      	ittt	mi
 800e54c:	6833      	ldrmi	r3, [r6, #0]
 800e54e:	3302      	addmi	r3, #2
 800e550:	6033      	strmi	r3, [r6, #0]
 800e552:	6825      	ldr	r5, [r4, #0]
 800e554:	f015 0506 	ands.w	r5, r5, #6
 800e558:	d106      	bne.n	800e568 <_printf_common+0x48>
 800e55a:	f104 0a19 	add.w	sl, r4, #25
 800e55e:	68e3      	ldr	r3, [r4, #12]
 800e560:	6832      	ldr	r2, [r6, #0]
 800e562:	1a9b      	subs	r3, r3, r2
 800e564:	42ab      	cmp	r3, r5
 800e566:	dc26      	bgt.n	800e5b6 <_printf_common+0x96>
 800e568:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800e56c:	6822      	ldr	r2, [r4, #0]
 800e56e:	3b00      	subs	r3, #0
 800e570:	bf18      	it	ne
 800e572:	2301      	movne	r3, #1
 800e574:	0692      	lsls	r2, r2, #26
 800e576:	d42b      	bmi.n	800e5d0 <_printf_common+0xb0>
 800e578:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800e57c:	4641      	mov	r1, r8
 800e57e:	4638      	mov	r0, r7
 800e580:	47c8      	blx	r9
 800e582:	3001      	adds	r0, #1
 800e584:	d01e      	beq.n	800e5c4 <_printf_common+0xa4>
 800e586:	6823      	ldr	r3, [r4, #0]
 800e588:	6922      	ldr	r2, [r4, #16]
 800e58a:	f003 0306 	and.w	r3, r3, #6
 800e58e:	2b04      	cmp	r3, #4
 800e590:	bf02      	ittt	eq
 800e592:	68e5      	ldreq	r5, [r4, #12]
 800e594:	6833      	ldreq	r3, [r6, #0]
 800e596:	1aed      	subeq	r5, r5, r3
 800e598:	68a3      	ldr	r3, [r4, #8]
 800e59a:	bf0c      	ite	eq
 800e59c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e5a0:	2500      	movne	r5, #0
 800e5a2:	4293      	cmp	r3, r2
 800e5a4:	bfc4      	itt	gt
 800e5a6:	1a9b      	subgt	r3, r3, r2
 800e5a8:	18ed      	addgt	r5, r5, r3
 800e5aa:	2600      	movs	r6, #0
 800e5ac:	341a      	adds	r4, #26
 800e5ae:	42b5      	cmp	r5, r6
 800e5b0:	d11a      	bne.n	800e5e8 <_printf_common+0xc8>
 800e5b2:	2000      	movs	r0, #0
 800e5b4:	e008      	b.n	800e5c8 <_printf_common+0xa8>
 800e5b6:	2301      	movs	r3, #1
 800e5b8:	4652      	mov	r2, sl
 800e5ba:	4641      	mov	r1, r8
 800e5bc:	4638      	mov	r0, r7
 800e5be:	47c8      	blx	r9
 800e5c0:	3001      	adds	r0, #1
 800e5c2:	d103      	bne.n	800e5cc <_printf_common+0xac>
 800e5c4:	f04f 30ff 	mov.w	r0, #4294967295
 800e5c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e5cc:	3501      	adds	r5, #1
 800e5ce:	e7c6      	b.n	800e55e <_printf_common+0x3e>
 800e5d0:	18e1      	adds	r1, r4, r3
 800e5d2:	1c5a      	adds	r2, r3, #1
 800e5d4:	2030      	movs	r0, #48	@ 0x30
 800e5d6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800e5da:	4422      	add	r2, r4
 800e5dc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800e5e0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800e5e4:	3302      	adds	r3, #2
 800e5e6:	e7c7      	b.n	800e578 <_printf_common+0x58>
 800e5e8:	2301      	movs	r3, #1
 800e5ea:	4622      	mov	r2, r4
 800e5ec:	4641      	mov	r1, r8
 800e5ee:	4638      	mov	r0, r7
 800e5f0:	47c8      	blx	r9
 800e5f2:	3001      	adds	r0, #1
 800e5f4:	d0e6      	beq.n	800e5c4 <_printf_common+0xa4>
 800e5f6:	3601      	adds	r6, #1
 800e5f8:	e7d9      	b.n	800e5ae <_printf_common+0x8e>
	...

0800e5fc <_printf_i>:
 800e5fc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e600:	7e0f      	ldrb	r7, [r1, #24]
 800e602:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800e604:	2f78      	cmp	r7, #120	@ 0x78
 800e606:	4691      	mov	r9, r2
 800e608:	4680      	mov	r8, r0
 800e60a:	460c      	mov	r4, r1
 800e60c:	469a      	mov	sl, r3
 800e60e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800e612:	d807      	bhi.n	800e624 <_printf_i+0x28>
 800e614:	2f62      	cmp	r7, #98	@ 0x62
 800e616:	d80a      	bhi.n	800e62e <_printf_i+0x32>
 800e618:	2f00      	cmp	r7, #0
 800e61a:	f000 80d1 	beq.w	800e7c0 <_printf_i+0x1c4>
 800e61e:	2f58      	cmp	r7, #88	@ 0x58
 800e620:	f000 80b8 	beq.w	800e794 <_printf_i+0x198>
 800e624:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e628:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800e62c:	e03a      	b.n	800e6a4 <_printf_i+0xa8>
 800e62e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800e632:	2b15      	cmp	r3, #21
 800e634:	d8f6      	bhi.n	800e624 <_printf_i+0x28>
 800e636:	a101      	add	r1, pc, #4	@ (adr r1, 800e63c <_printf_i+0x40>)
 800e638:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800e63c:	0800e695 	.word	0x0800e695
 800e640:	0800e6a9 	.word	0x0800e6a9
 800e644:	0800e625 	.word	0x0800e625
 800e648:	0800e625 	.word	0x0800e625
 800e64c:	0800e625 	.word	0x0800e625
 800e650:	0800e625 	.word	0x0800e625
 800e654:	0800e6a9 	.word	0x0800e6a9
 800e658:	0800e625 	.word	0x0800e625
 800e65c:	0800e625 	.word	0x0800e625
 800e660:	0800e625 	.word	0x0800e625
 800e664:	0800e625 	.word	0x0800e625
 800e668:	0800e7a7 	.word	0x0800e7a7
 800e66c:	0800e6d3 	.word	0x0800e6d3
 800e670:	0800e761 	.word	0x0800e761
 800e674:	0800e625 	.word	0x0800e625
 800e678:	0800e625 	.word	0x0800e625
 800e67c:	0800e7c9 	.word	0x0800e7c9
 800e680:	0800e625 	.word	0x0800e625
 800e684:	0800e6d3 	.word	0x0800e6d3
 800e688:	0800e625 	.word	0x0800e625
 800e68c:	0800e625 	.word	0x0800e625
 800e690:	0800e769 	.word	0x0800e769
 800e694:	6833      	ldr	r3, [r6, #0]
 800e696:	1d1a      	adds	r2, r3, #4
 800e698:	681b      	ldr	r3, [r3, #0]
 800e69a:	6032      	str	r2, [r6, #0]
 800e69c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e6a0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800e6a4:	2301      	movs	r3, #1
 800e6a6:	e09c      	b.n	800e7e2 <_printf_i+0x1e6>
 800e6a8:	6833      	ldr	r3, [r6, #0]
 800e6aa:	6820      	ldr	r0, [r4, #0]
 800e6ac:	1d19      	adds	r1, r3, #4
 800e6ae:	6031      	str	r1, [r6, #0]
 800e6b0:	0606      	lsls	r6, r0, #24
 800e6b2:	d501      	bpl.n	800e6b8 <_printf_i+0xbc>
 800e6b4:	681d      	ldr	r5, [r3, #0]
 800e6b6:	e003      	b.n	800e6c0 <_printf_i+0xc4>
 800e6b8:	0645      	lsls	r5, r0, #25
 800e6ba:	d5fb      	bpl.n	800e6b4 <_printf_i+0xb8>
 800e6bc:	f9b3 5000 	ldrsh.w	r5, [r3]
 800e6c0:	2d00      	cmp	r5, #0
 800e6c2:	da03      	bge.n	800e6cc <_printf_i+0xd0>
 800e6c4:	232d      	movs	r3, #45	@ 0x2d
 800e6c6:	426d      	negs	r5, r5
 800e6c8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e6cc:	4858      	ldr	r0, [pc, #352]	@ (800e830 <_printf_i+0x234>)
 800e6ce:	230a      	movs	r3, #10
 800e6d0:	e011      	b.n	800e6f6 <_printf_i+0xfa>
 800e6d2:	6821      	ldr	r1, [r4, #0]
 800e6d4:	6833      	ldr	r3, [r6, #0]
 800e6d6:	0608      	lsls	r0, r1, #24
 800e6d8:	f853 5b04 	ldr.w	r5, [r3], #4
 800e6dc:	d402      	bmi.n	800e6e4 <_printf_i+0xe8>
 800e6de:	0649      	lsls	r1, r1, #25
 800e6e0:	bf48      	it	mi
 800e6e2:	b2ad      	uxthmi	r5, r5
 800e6e4:	2f6f      	cmp	r7, #111	@ 0x6f
 800e6e6:	4852      	ldr	r0, [pc, #328]	@ (800e830 <_printf_i+0x234>)
 800e6e8:	6033      	str	r3, [r6, #0]
 800e6ea:	bf14      	ite	ne
 800e6ec:	230a      	movne	r3, #10
 800e6ee:	2308      	moveq	r3, #8
 800e6f0:	2100      	movs	r1, #0
 800e6f2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800e6f6:	6866      	ldr	r6, [r4, #4]
 800e6f8:	60a6      	str	r6, [r4, #8]
 800e6fa:	2e00      	cmp	r6, #0
 800e6fc:	db05      	blt.n	800e70a <_printf_i+0x10e>
 800e6fe:	6821      	ldr	r1, [r4, #0]
 800e700:	432e      	orrs	r6, r5
 800e702:	f021 0104 	bic.w	r1, r1, #4
 800e706:	6021      	str	r1, [r4, #0]
 800e708:	d04b      	beq.n	800e7a2 <_printf_i+0x1a6>
 800e70a:	4616      	mov	r6, r2
 800e70c:	fbb5 f1f3 	udiv	r1, r5, r3
 800e710:	fb03 5711 	mls	r7, r3, r1, r5
 800e714:	5dc7      	ldrb	r7, [r0, r7]
 800e716:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800e71a:	462f      	mov	r7, r5
 800e71c:	42bb      	cmp	r3, r7
 800e71e:	460d      	mov	r5, r1
 800e720:	d9f4      	bls.n	800e70c <_printf_i+0x110>
 800e722:	2b08      	cmp	r3, #8
 800e724:	d10b      	bne.n	800e73e <_printf_i+0x142>
 800e726:	6823      	ldr	r3, [r4, #0]
 800e728:	07df      	lsls	r7, r3, #31
 800e72a:	d508      	bpl.n	800e73e <_printf_i+0x142>
 800e72c:	6923      	ldr	r3, [r4, #16]
 800e72e:	6861      	ldr	r1, [r4, #4]
 800e730:	4299      	cmp	r1, r3
 800e732:	bfde      	ittt	le
 800e734:	2330      	movle	r3, #48	@ 0x30
 800e736:	f806 3c01 	strble.w	r3, [r6, #-1]
 800e73a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800e73e:	1b92      	subs	r2, r2, r6
 800e740:	6122      	str	r2, [r4, #16]
 800e742:	f8cd a000 	str.w	sl, [sp]
 800e746:	464b      	mov	r3, r9
 800e748:	aa03      	add	r2, sp, #12
 800e74a:	4621      	mov	r1, r4
 800e74c:	4640      	mov	r0, r8
 800e74e:	f7ff fee7 	bl	800e520 <_printf_common>
 800e752:	3001      	adds	r0, #1
 800e754:	d14a      	bne.n	800e7ec <_printf_i+0x1f0>
 800e756:	f04f 30ff 	mov.w	r0, #4294967295
 800e75a:	b004      	add	sp, #16
 800e75c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e760:	6823      	ldr	r3, [r4, #0]
 800e762:	f043 0320 	orr.w	r3, r3, #32
 800e766:	6023      	str	r3, [r4, #0]
 800e768:	4832      	ldr	r0, [pc, #200]	@ (800e834 <_printf_i+0x238>)
 800e76a:	2778      	movs	r7, #120	@ 0x78
 800e76c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800e770:	6823      	ldr	r3, [r4, #0]
 800e772:	6831      	ldr	r1, [r6, #0]
 800e774:	061f      	lsls	r7, r3, #24
 800e776:	f851 5b04 	ldr.w	r5, [r1], #4
 800e77a:	d402      	bmi.n	800e782 <_printf_i+0x186>
 800e77c:	065f      	lsls	r7, r3, #25
 800e77e:	bf48      	it	mi
 800e780:	b2ad      	uxthmi	r5, r5
 800e782:	6031      	str	r1, [r6, #0]
 800e784:	07d9      	lsls	r1, r3, #31
 800e786:	bf44      	itt	mi
 800e788:	f043 0320 	orrmi.w	r3, r3, #32
 800e78c:	6023      	strmi	r3, [r4, #0]
 800e78e:	b11d      	cbz	r5, 800e798 <_printf_i+0x19c>
 800e790:	2310      	movs	r3, #16
 800e792:	e7ad      	b.n	800e6f0 <_printf_i+0xf4>
 800e794:	4826      	ldr	r0, [pc, #152]	@ (800e830 <_printf_i+0x234>)
 800e796:	e7e9      	b.n	800e76c <_printf_i+0x170>
 800e798:	6823      	ldr	r3, [r4, #0]
 800e79a:	f023 0320 	bic.w	r3, r3, #32
 800e79e:	6023      	str	r3, [r4, #0]
 800e7a0:	e7f6      	b.n	800e790 <_printf_i+0x194>
 800e7a2:	4616      	mov	r6, r2
 800e7a4:	e7bd      	b.n	800e722 <_printf_i+0x126>
 800e7a6:	6833      	ldr	r3, [r6, #0]
 800e7a8:	6825      	ldr	r5, [r4, #0]
 800e7aa:	6961      	ldr	r1, [r4, #20]
 800e7ac:	1d18      	adds	r0, r3, #4
 800e7ae:	6030      	str	r0, [r6, #0]
 800e7b0:	062e      	lsls	r6, r5, #24
 800e7b2:	681b      	ldr	r3, [r3, #0]
 800e7b4:	d501      	bpl.n	800e7ba <_printf_i+0x1be>
 800e7b6:	6019      	str	r1, [r3, #0]
 800e7b8:	e002      	b.n	800e7c0 <_printf_i+0x1c4>
 800e7ba:	0668      	lsls	r0, r5, #25
 800e7bc:	d5fb      	bpl.n	800e7b6 <_printf_i+0x1ba>
 800e7be:	8019      	strh	r1, [r3, #0]
 800e7c0:	2300      	movs	r3, #0
 800e7c2:	6123      	str	r3, [r4, #16]
 800e7c4:	4616      	mov	r6, r2
 800e7c6:	e7bc      	b.n	800e742 <_printf_i+0x146>
 800e7c8:	6833      	ldr	r3, [r6, #0]
 800e7ca:	1d1a      	adds	r2, r3, #4
 800e7cc:	6032      	str	r2, [r6, #0]
 800e7ce:	681e      	ldr	r6, [r3, #0]
 800e7d0:	6862      	ldr	r2, [r4, #4]
 800e7d2:	2100      	movs	r1, #0
 800e7d4:	4630      	mov	r0, r6
 800e7d6:	f7f1 fd23 	bl	8000220 <memchr>
 800e7da:	b108      	cbz	r0, 800e7e0 <_printf_i+0x1e4>
 800e7dc:	1b80      	subs	r0, r0, r6
 800e7de:	6060      	str	r0, [r4, #4]
 800e7e0:	6863      	ldr	r3, [r4, #4]
 800e7e2:	6123      	str	r3, [r4, #16]
 800e7e4:	2300      	movs	r3, #0
 800e7e6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e7ea:	e7aa      	b.n	800e742 <_printf_i+0x146>
 800e7ec:	6923      	ldr	r3, [r4, #16]
 800e7ee:	4632      	mov	r2, r6
 800e7f0:	4649      	mov	r1, r9
 800e7f2:	4640      	mov	r0, r8
 800e7f4:	47d0      	blx	sl
 800e7f6:	3001      	adds	r0, #1
 800e7f8:	d0ad      	beq.n	800e756 <_printf_i+0x15a>
 800e7fa:	6823      	ldr	r3, [r4, #0]
 800e7fc:	079b      	lsls	r3, r3, #30
 800e7fe:	d413      	bmi.n	800e828 <_printf_i+0x22c>
 800e800:	68e0      	ldr	r0, [r4, #12]
 800e802:	9b03      	ldr	r3, [sp, #12]
 800e804:	4298      	cmp	r0, r3
 800e806:	bfb8      	it	lt
 800e808:	4618      	movlt	r0, r3
 800e80a:	e7a6      	b.n	800e75a <_printf_i+0x15e>
 800e80c:	2301      	movs	r3, #1
 800e80e:	4632      	mov	r2, r6
 800e810:	4649      	mov	r1, r9
 800e812:	4640      	mov	r0, r8
 800e814:	47d0      	blx	sl
 800e816:	3001      	adds	r0, #1
 800e818:	d09d      	beq.n	800e756 <_printf_i+0x15a>
 800e81a:	3501      	adds	r5, #1
 800e81c:	68e3      	ldr	r3, [r4, #12]
 800e81e:	9903      	ldr	r1, [sp, #12]
 800e820:	1a5b      	subs	r3, r3, r1
 800e822:	42ab      	cmp	r3, r5
 800e824:	dcf2      	bgt.n	800e80c <_printf_i+0x210>
 800e826:	e7eb      	b.n	800e800 <_printf_i+0x204>
 800e828:	2500      	movs	r5, #0
 800e82a:	f104 0619 	add.w	r6, r4, #25
 800e82e:	e7f5      	b.n	800e81c <_printf_i+0x220>
 800e830:	080110f2 	.word	0x080110f2
 800e834:	08011103 	.word	0x08011103

0800e838 <std>:
 800e838:	2300      	movs	r3, #0
 800e83a:	b510      	push	{r4, lr}
 800e83c:	4604      	mov	r4, r0
 800e83e:	e9c0 3300 	strd	r3, r3, [r0]
 800e842:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e846:	6083      	str	r3, [r0, #8]
 800e848:	8181      	strh	r1, [r0, #12]
 800e84a:	6643      	str	r3, [r0, #100]	@ 0x64
 800e84c:	81c2      	strh	r2, [r0, #14]
 800e84e:	6183      	str	r3, [r0, #24]
 800e850:	4619      	mov	r1, r3
 800e852:	2208      	movs	r2, #8
 800e854:	305c      	adds	r0, #92	@ 0x5c
 800e856:	f000 f915 	bl	800ea84 <memset>
 800e85a:	4b0d      	ldr	r3, [pc, #52]	@ (800e890 <std+0x58>)
 800e85c:	6263      	str	r3, [r4, #36]	@ 0x24
 800e85e:	4b0d      	ldr	r3, [pc, #52]	@ (800e894 <std+0x5c>)
 800e860:	62a3      	str	r3, [r4, #40]	@ 0x28
 800e862:	4b0d      	ldr	r3, [pc, #52]	@ (800e898 <std+0x60>)
 800e864:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800e866:	4b0d      	ldr	r3, [pc, #52]	@ (800e89c <std+0x64>)
 800e868:	6323      	str	r3, [r4, #48]	@ 0x30
 800e86a:	4b0d      	ldr	r3, [pc, #52]	@ (800e8a0 <std+0x68>)
 800e86c:	6224      	str	r4, [r4, #32]
 800e86e:	429c      	cmp	r4, r3
 800e870:	d006      	beq.n	800e880 <std+0x48>
 800e872:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800e876:	4294      	cmp	r4, r2
 800e878:	d002      	beq.n	800e880 <std+0x48>
 800e87a:	33d0      	adds	r3, #208	@ 0xd0
 800e87c:	429c      	cmp	r4, r3
 800e87e:	d105      	bne.n	800e88c <std+0x54>
 800e880:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800e884:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e888:	f000 b9d6 	b.w	800ec38 <__retarget_lock_init_recursive>
 800e88c:	bd10      	pop	{r4, pc}
 800e88e:	bf00      	nop
 800e890:	0800e9bd 	.word	0x0800e9bd
 800e894:	0800e9df 	.word	0x0800e9df
 800e898:	0800ea17 	.word	0x0800ea17
 800e89c:	0800ea3b 	.word	0x0800ea3b
 800e8a0:	2000a584 	.word	0x2000a584

0800e8a4 <stdio_exit_handler>:
 800e8a4:	4a02      	ldr	r2, [pc, #8]	@ (800e8b0 <stdio_exit_handler+0xc>)
 800e8a6:	4903      	ldr	r1, [pc, #12]	@ (800e8b4 <stdio_exit_handler+0x10>)
 800e8a8:	4803      	ldr	r0, [pc, #12]	@ (800e8b8 <stdio_exit_handler+0x14>)
 800e8aa:	f000 b869 	b.w	800e980 <_fwalk_sglue>
 800e8ae:	bf00      	nop
 800e8b0:	20000188 	.word	0x20000188
 800e8b4:	080105bd 	.word	0x080105bd
 800e8b8:	20000198 	.word	0x20000198

0800e8bc <cleanup_stdio>:
 800e8bc:	6841      	ldr	r1, [r0, #4]
 800e8be:	4b0c      	ldr	r3, [pc, #48]	@ (800e8f0 <cleanup_stdio+0x34>)
 800e8c0:	4299      	cmp	r1, r3
 800e8c2:	b510      	push	{r4, lr}
 800e8c4:	4604      	mov	r4, r0
 800e8c6:	d001      	beq.n	800e8cc <cleanup_stdio+0x10>
 800e8c8:	f001 fe78 	bl	80105bc <_fflush_r>
 800e8cc:	68a1      	ldr	r1, [r4, #8]
 800e8ce:	4b09      	ldr	r3, [pc, #36]	@ (800e8f4 <cleanup_stdio+0x38>)
 800e8d0:	4299      	cmp	r1, r3
 800e8d2:	d002      	beq.n	800e8da <cleanup_stdio+0x1e>
 800e8d4:	4620      	mov	r0, r4
 800e8d6:	f001 fe71 	bl	80105bc <_fflush_r>
 800e8da:	68e1      	ldr	r1, [r4, #12]
 800e8dc:	4b06      	ldr	r3, [pc, #24]	@ (800e8f8 <cleanup_stdio+0x3c>)
 800e8de:	4299      	cmp	r1, r3
 800e8e0:	d004      	beq.n	800e8ec <cleanup_stdio+0x30>
 800e8e2:	4620      	mov	r0, r4
 800e8e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e8e8:	f001 be68 	b.w	80105bc <_fflush_r>
 800e8ec:	bd10      	pop	{r4, pc}
 800e8ee:	bf00      	nop
 800e8f0:	2000a584 	.word	0x2000a584
 800e8f4:	2000a5ec 	.word	0x2000a5ec
 800e8f8:	2000a654 	.word	0x2000a654

0800e8fc <global_stdio_init.part.0>:
 800e8fc:	b510      	push	{r4, lr}
 800e8fe:	4b0b      	ldr	r3, [pc, #44]	@ (800e92c <global_stdio_init.part.0+0x30>)
 800e900:	4c0b      	ldr	r4, [pc, #44]	@ (800e930 <global_stdio_init.part.0+0x34>)
 800e902:	4a0c      	ldr	r2, [pc, #48]	@ (800e934 <global_stdio_init.part.0+0x38>)
 800e904:	601a      	str	r2, [r3, #0]
 800e906:	4620      	mov	r0, r4
 800e908:	2200      	movs	r2, #0
 800e90a:	2104      	movs	r1, #4
 800e90c:	f7ff ff94 	bl	800e838 <std>
 800e910:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800e914:	2201      	movs	r2, #1
 800e916:	2109      	movs	r1, #9
 800e918:	f7ff ff8e 	bl	800e838 <std>
 800e91c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800e920:	2202      	movs	r2, #2
 800e922:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e926:	2112      	movs	r1, #18
 800e928:	f7ff bf86 	b.w	800e838 <std>
 800e92c:	2000a6bc 	.word	0x2000a6bc
 800e930:	2000a584 	.word	0x2000a584
 800e934:	0800e8a5 	.word	0x0800e8a5

0800e938 <__sfp_lock_acquire>:
 800e938:	4801      	ldr	r0, [pc, #4]	@ (800e940 <__sfp_lock_acquire+0x8>)
 800e93a:	f000 b97e 	b.w	800ec3a <__retarget_lock_acquire_recursive>
 800e93e:	bf00      	nop
 800e940:	2000a6c5 	.word	0x2000a6c5

0800e944 <__sfp_lock_release>:
 800e944:	4801      	ldr	r0, [pc, #4]	@ (800e94c <__sfp_lock_release+0x8>)
 800e946:	f000 b979 	b.w	800ec3c <__retarget_lock_release_recursive>
 800e94a:	bf00      	nop
 800e94c:	2000a6c5 	.word	0x2000a6c5

0800e950 <__sinit>:
 800e950:	b510      	push	{r4, lr}
 800e952:	4604      	mov	r4, r0
 800e954:	f7ff fff0 	bl	800e938 <__sfp_lock_acquire>
 800e958:	6a23      	ldr	r3, [r4, #32]
 800e95a:	b11b      	cbz	r3, 800e964 <__sinit+0x14>
 800e95c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e960:	f7ff bff0 	b.w	800e944 <__sfp_lock_release>
 800e964:	4b04      	ldr	r3, [pc, #16]	@ (800e978 <__sinit+0x28>)
 800e966:	6223      	str	r3, [r4, #32]
 800e968:	4b04      	ldr	r3, [pc, #16]	@ (800e97c <__sinit+0x2c>)
 800e96a:	681b      	ldr	r3, [r3, #0]
 800e96c:	2b00      	cmp	r3, #0
 800e96e:	d1f5      	bne.n	800e95c <__sinit+0xc>
 800e970:	f7ff ffc4 	bl	800e8fc <global_stdio_init.part.0>
 800e974:	e7f2      	b.n	800e95c <__sinit+0xc>
 800e976:	bf00      	nop
 800e978:	0800e8bd 	.word	0x0800e8bd
 800e97c:	2000a6bc 	.word	0x2000a6bc

0800e980 <_fwalk_sglue>:
 800e980:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e984:	4607      	mov	r7, r0
 800e986:	4688      	mov	r8, r1
 800e988:	4614      	mov	r4, r2
 800e98a:	2600      	movs	r6, #0
 800e98c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800e990:	f1b9 0901 	subs.w	r9, r9, #1
 800e994:	d505      	bpl.n	800e9a2 <_fwalk_sglue+0x22>
 800e996:	6824      	ldr	r4, [r4, #0]
 800e998:	2c00      	cmp	r4, #0
 800e99a:	d1f7      	bne.n	800e98c <_fwalk_sglue+0xc>
 800e99c:	4630      	mov	r0, r6
 800e99e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e9a2:	89ab      	ldrh	r3, [r5, #12]
 800e9a4:	2b01      	cmp	r3, #1
 800e9a6:	d907      	bls.n	800e9b8 <_fwalk_sglue+0x38>
 800e9a8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e9ac:	3301      	adds	r3, #1
 800e9ae:	d003      	beq.n	800e9b8 <_fwalk_sglue+0x38>
 800e9b0:	4629      	mov	r1, r5
 800e9b2:	4638      	mov	r0, r7
 800e9b4:	47c0      	blx	r8
 800e9b6:	4306      	orrs	r6, r0
 800e9b8:	3568      	adds	r5, #104	@ 0x68
 800e9ba:	e7e9      	b.n	800e990 <_fwalk_sglue+0x10>

0800e9bc <__sread>:
 800e9bc:	b510      	push	{r4, lr}
 800e9be:	460c      	mov	r4, r1
 800e9c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e9c4:	f000 f8ea 	bl	800eb9c <_read_r>
 800e9c8:	2800      	cmp	r0, #0
 800e9ca:	bfab      	itete	ge
 800e9cc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800e9ce:	89a3      	ldrhlt	r3, [r4, #12]
 800e9d0:	181b      	addge	r3, r3, r0
 800e9d2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800e9d6:	bfac      	ite	ge
 800e9d8:	6563      	strge	r3, [r4, #84]	@ 0x54
 800e9da:	81a3      	strhlt	r3, [r4, #12]
 800e9dc:	bd10      	pop	{r4, pc}

0800e9de <__swrite>:
 800e9de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e9e2:	461f      	mov	r7, r3
 800e9e4:	898b      	ldrh	r3, [r1, #12]
 800e9e6:	05db      	lsls	r3, r3, #23
 800e9e8:	4605      	mov	r5, r0
 800e9ea:	460c      	mov	r4, r1
 800e9ec:	4616      	mov	r6, r2
 800e9ee:	d505      	bpl.n	800e9fc <__swrite+0x1e>
 800e9f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e9f4:	2302      	movs	r3, #2
 800e9f6:	2200      	movs	r2, #0
 800e9f8:	f000 f8be 	bl	800eb78 <_lseek_r>
 800e9fc:	89a3      	ldrh	r3, [r4, #12]
 800e9fe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ea02:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ea06:	81a3      	strh	r3, [r4, #12]
 800ea08:	4632      	mov	r2, r6
 800ea0a:	463b      	mov	r3, r7
 800ea0c:	4628      	mov	r0, r5
 800ea0e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ea12:	f000 b8d5 	b.w	800ebc0 <_write_r>

0800ea16 <__sseek>:
 800ea16:	b510      	push	{r4, lr}
 800ea18:	460c      	mov	r4, r1
 800ea1a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ea1e:	f000 f8ab 	bl	800eb78 <_lseek_r>
 800ea22:	1c43      	adds	r3, r0, #1
 800ea24:	89a3      	ldrh	r3, [r4, #12]
 800ea26:	bf15      	itete	ne
 800ea28:	6560      	strne	r0, [r4, #84]	@ 0x54
 800ea2a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800ea2e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800ea32:	81a3      	strheq	r3, [r4, #12]
 800ea34:	bf18      	it	ne
 800ea36:	81a3      	strhne	r3, [r4, #12]
 800ea38:	bd10      	pop	{r4, pc}

0800ea3a <__sclose>:
 800ea3a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ea3e:	f000 b82d 	b.w	800ea9c <_close_r>
	...

0800ea44 <_vsiprintf_r>:
 800ea44:	b510      	push	{r4, lr}
 800ea46:	b09a      	sub	sp, #104	@ 0x68
 800ea48:	2400      	movs	r4, #0
 800ea4a:	9100      	str	r1, [sp, #0]
 800ea4c:	9104      	str	r1, [sp, #16]
 800ea4e:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800ea52:	9105      	str	r1, [sp, #20]
 800ea54:	9102      	str	r1, [sp, #8]
 800ea56:	4905      	ldr	r1, [pc, #20]	@ (800ea6c <_vsiprintf_r+0x28>)
 800ea58:	9103      	str	r1, [sp, #12]
 800ea5a:	4669      	mov	r1, sp
 800ea5c:	9419      	str	r4, [sp, #100]	@ 0x64
 800ea5e:	f001 fc2d 	bl	80102bc <_svfiprintf_r>
 800ea62:	9b00      	ldr	r3, [sp, #0]
 800ea64:	701c      	strb	r4, [r3, #0]
 800ea66:	b01a      	add	sp, #104	@ 0x68
 800ea68:	bd10      	pop	{r4, pc}
 800ea6a:	bf00      	nop
 800ea6c:	ffff0208 	.word	0xffff0208

0800ea70 <vsiprintf>:
 800ea70:	4613      	mov	r3, r2
 800ea72:	460a      	mov	r2, r1
 800ea74:	4601      	mov	r1, r0
 800ea76:	4802      	ldr	r0, [pc, #8]	@ (800ea80 <vsiprintf+0x10>)
 800ea78:	6800      	ldr	r0, [r0, #0]
 800ea7a:	f7ff bfe3 	b.w	800ea44 <_vsiprintf_r>
 800ea7e:	bf00      	nop
 800ea80:	20000194 	.word	0x20000194

0800ea84 <memset>:
 800ea84:	4402      	add	r2, r0
 800ea86:	4603      	mov	r3, r0
 800ea88:	4293      	cmp	r3, r2
 800ea8a:	d100      	bne.n	800ea8e <memset+0xa>
 800ea8c:	4770      	bx	lr
 800ea8e:	f803 1b01 	strb.w	r1, [r3], #1
 800ea92:	e7f9      	b.n	800ea88 <memset+0x4>

0800ea94 <_localeconv_r>:
 800ea94:	4800      	ldr	r0, [pc, #0]	@ (800ea98 <_localeconv_r+0x4>)
 800ea96:	4770      	bx	lr
 800ea98:	200002d4 	.word	0x200002d4

0800ea9c <_close_r>:
 800ea9c:	b538      	push	{r3, r4, r5, lr}
 800ea9e:	4d06      	ldr	r5, [pc, #24]	@ (800eab8 <_close_r+0x1c>)
 800eaa0:	2300      	movs	r3, #0
 800eaa2:	4604      	mov	r4, r0
 800eaa4:	4608      	mov	r0, r1
 800eaa6:	602b      	str	r3, [r5, #0]
 800eaa8:	f7f3 f950 	bl	8001d4c <_close>
 800eaac:	1c43      	adds	r3, r0, #1
 800eaae:	d102      	bne.n	800eab6 <_close_r+0x1a>
 800eab0:	682b      	ldr	r3, [r5, #0]
 800eab2:	b103      	cbz	r3, 800eab6 <_close_r+0x1a>
 800eab4:	6023      	str	r3, [r4, #0]
 800eab6:	bd38      	pop	{r3, r4, r5, pc}
 800eab8:	2000a6c0 	.word	0x2000a6c0

0800eabc <_reclaim_reent>:
 800eabc:	4b2d      	ldr	r3, [pc, #180]	@ (800eb74 <_reclaim_reent+0xb8>)
 800eabe:	681b      	ldr	r3, [r3, #0]
 800eac0:	4283      	cmp	r3, r0
 800eac2:	b570      	push	{r4, r5, r6, lr}
 800eac4:	4604      	mov	r4, r0
 800eac6:	d053      	beq.n	800eb70 <_reclaim_reent+0xb4>
 800eac8:	69c3      	ldr	r3, [r0, #28]
 800eaca:	b31b      	cbz	r3, 800eb14 <_reclaim_reent+0x58>
 800eacc:	68db      	ldr	r3, [r3, #12]
 800eace:	b163      	cbz	r3, 800eaea <_reclaim_reent+0x2e>
 800ead0:	2500      	movs	r5, #0
 800ead2:	69e3      	ldr	r3, [r4, #28]
 800ead4:	68db      	ldr	r3, [r3, #12]
 800ead6:	5959      	ldr	r1, [r3, r5]
 800ead8:	b9b1      	cbnz	r1, 800eb08 <_reclaim_reent+0x4c>
 800eada:	3504      	adds	r5, #4
 800eadc:	2d80      	cmp	r5, #128	@ 0x80
 800eade:	d1f8      	bne.n	800ead2 <_reclaim_reent+0x16>
 800eae0:	69e3      	ldr	r3, [r4, #28]
 800eae2:	4620      	mov	r0, r4
 800eae4:	68d9      	ldr	r1, [r3, #12]
 800eae6:	f000 ff13 	bl	800f910 <_free_r>
 800eaea:	69e3      	ldr	r3, [r4, #28]
 800eaec:	6819      	ldr	r1, [r3, #0]
 800eaee:	b111      	cbz	r1, 800eaf6 <_reclaim_reent+0x3a>
 800eaf0:	4620      	mov	r0, r4
 800eaf2:	f000 ff0d 	bl	800f910 <_free_r>
 800eaf6:	69e3      	ldr	r3, [r4, #28]
 800eaf8:	689d      	ldr	r5, [r3, #8]
 800eafa:	b15d      	cbz	r5, 800eb14 <_reclaim_reent+0x58>
 800eafc:	4629      	mov	r1, r5
 800eafe:	4620      	mov	r0, r4
 800eb00:	682d      	ldr	r5, [r5, #0]
 800eb02:	f000 ff05 	bl	800f910 <_free_r>
 800eb06:	e7f8      	b.n	800eafa <_reclaim_reent+0x3e>
 800eb08:	680e      	ldr	r6, [r1, #0]
 800eb0a:	4620      	mov	r0, r4
 800eb0c:	f000 ff00 	bl	800f910 <_free_r>
 800eb10:	4631      	mov	r1, r6
 800eb12:	e7e1      	b.n	800ead8 <_reclaim_reent+0x1c>
 800eb14:	6961      	ldr	r1, [r4, #20]
 800eb16:	b111      	cbz	r1, 800eb1e <_reclaim_reent+0x62>
 800eb18:	4620      	mov	r0, r4
 800eb1a:	f000 fef9 	bl	800f910 <_free_r>
 800eb1e:	69e1      	ldr	r1, [r4, #28]
 800eb20:	b111      	cbz	r1, 800eb28 <_reclaim_reent+0x6c>
 800eb22:	4620      	mov	r0, r4
 800eb24:	f000 fef4 	bl	800f910 <_free_r>
 800eb28:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800eb2a:	b111      	cbz	r1, 800eb32 <_reclaim_reent+0x76>
 800eb2c:	4620      	mov	r0, r4
 800eb2e:	f000 feef 	bl	800f910 <_free_r>
 800eb32:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800eb34:	b111      	cbz	r1, 800eb3c <_reclaim_reent+0x80>
 800eb36:	4620      	mov	r0, r4
 800eb38:	f000 feea 	bl	800f910 <_free_r>
 800eb3c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800eb3e:	b111      	cbz	r1, 800eb46 <_reclaim_reent+0x8a>
 800eb40:	4620      	mov	r0, r4
 800eb42:	f000 fee5 	bl	800f910 <_free_r>
 800eb46:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800eb48:	b111      	cbz	r1, 800eb50 <_reclaim_reent+0x94>
 800eb4a:	4620      	mov	r0, r4
 800eb4c:	f000 fee0 	bl	800f910 <_free_r>
 800eb50:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800eb52:	b111      	cbz	r1, 800eb5a <_reclaim_reent+0x9e>
 800eb54:	4620      	mov	r0, r4
 800eb56:	f000 fedb 	bl	800f910 <_free_r>
 800eb5a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800eb5c:	b111      	cbz	r1, 800eb64 <_reclaim_reent+0xa8>
 800eb5e:	4620      	mov	r0, r4
 800eb60:	f000 fed6 	bl	800f910 <_free_r>
 800eb64:	6a23      	ldr	r3, [r4, #32]
 800eb66:	b11b      	cbz	r3, 800eb70 <_reclaim_reent+0xb4>
 800eb68:	4620      	mov	r0, r4
 800eb6a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800eb6e:	4718      	bx	r3
 800eb70:	bd70      	pop	{r4, r5, r6, pc}
 800eb72:	bf00      	nop
 800eb74:	20000194 	.word	0x20000194

0800eb78 <_lseek_r>:
 800eb78:	b538      	push	{r3, r4, r5, lr}
 800eb7a:	4d07      	ldr	r5, [pc, #28]	@ (800eb98 <_lseek_r+0x20>)
 800eb7c:	4604      	mov	r4, r0
 800eb7e:	4608      	mov	r0, r1
 800eb80:	4611      	mov	r1, r2
 800eb82:	2200      	movs	r2, #0
 800eb84:	602a      	str	r2, [r5, #0]
 800eb86:	461a      	mov	r2, r3
 800eb88:	f7f3 f907 	bl	8001d9a <_lseek>
 800eb8c:	1c43      	adds	r3, r0, #1
 800eb8e:	d102      	bne.n	800eb96 <_lseek_r+0x1e>
 800eb90:	682b      	ldr	r3, [r5, #0]
 800eb92:	b103      	cbz	r3, 800eb96 <_lseek_r+0x1e>
 800eb94:	6023      	str	r3, [r4, #0]
 800eb96:	bd38      	pop	{r3, r4, r5, pc}
 800eb98:	2000a6c0 	.word	0x2000a6c0

0800eb9c <_read_r>:
 800eb9c:	b538      	push	{r3, r4, r5, lr}
 800eb9e:	4d07      	ldr	r5, [pc, #28]	@ (800ebbc <_read_r+0x20>)
 800eba0:	4604      	mov	r4, r0
 800eba2:	4608      	mov	r0, r1
 800eba4:	4611      	mov	r1, r2
 800eba6:	2200      	movs	r2, #0
 800eba8:	602a      	str	r2, [r5, #0]
 800ebaa:	461a      	mov	r2, r3
 800ebac:	f7f3 f895 	bl	8001cda <_read>
 800ebb0:	1c43      	adds	r3, r0, #1
 800ebb2:	d102      	bne.n	800ebba <_read_r+0x1e>
 800ebb4:	682b      	ldr	r3, [r5, #0]
 800ebb6:	b103      	cbz	r3, 800ebba <_read_r+0x1e>
 800ebb8:	6023      	str	r3, [r4, #0]
 800ebba:	bd38      	pop	{r3, r4, r5, pc}
 800ebbc:	2000a6c0 	.word	0x2000a6c0

0800ebc0 <_write_r>:
 800ebc0:	b538      	push	{r3, r4, r5, lr}
 800ebc2:	4d07      	ldr	r5, [pc, #28]	@ (800ebe0 <_write_r+0x20>)
 800ebc4:	4604      	mov	r4, r0
 800ebc6:	4608      	mov	r0, r1
 800ebc8:	4611      	mov	r1, r2
 800ebca:	2200      	movs	r2, #0
 800ebcc:	602a      	str	r2, [r5, #0]
 800ebce:	461a      	mov	r2, r3
 800ebd0:	f7f3 f8a0 	bl	8001d14 <_write>
 800ebd4:	1c43      	adds	r3, r0, #1
 800ebd6:	d102      	bne.n	800ebde <_write_r+0x1e>
 800ebd8:	682b      	ldr	r3, [r5, #0]
 800ebda:	b103      	cbz	r3, 800ebde <_write_r+0x1e>
 800ebdc:	6023      	str	r3, [r4, #0]
 800ebde:	bd38      	pop	{r3, r4, r5, pc}
 800ebe0:	2000a6c0 	.word	0x2000a6c0

0800ebe4 <__errno>:
 800ebe4:	4b01      	ldr	r3, [pc, #4]	@ (800ebec <__errno+0x8>)
 800ebe6:	6818      	ldr	r0, [r3, #0]
 800ebe8:	4770      	bx	lr
 800ebea:	bf00      	nop
 800ebec:	20000194 	.word	0x20000194

0800ebf0 <__libc_init_array>:
 800ebf0:	b570      	push	{r4, r5, r6, lr}
 800ebf2:	4d0d      	ldr	r5, [pc, #52]	@ (800ec28 <__libc_init_array+0x38>)
 800ebf4:	4c0d      	ldr	r4, [pc, #52]	@ (800ec2c <__libc_init_array+0x3c>)
 800ebf6:	1b64      	subs	r4, r4, r5
 800ebf8:	10a4      	asrs	r4, r4, #2
 800ebfa:	2600      	movs	r6, #0
 800ebfc:	42a6      	cmp	r6, r4
 800ebfe:	d109      	bne.n	800ec14 <__libc_init_array+0x24>
 800ec00:	4d0b      	ldr	r5, [pc, #44]	@ (800ec30 <__libc_init_array+0x40>)
 800ec02:	4c0c      	ldr	r4, [pc, #48]	@ (800ec34 <__libc_init_array+0x44>)
 800ec04:	f002 f86a 	bl	8010cdc <_init>
 800ec08:	1b64      	subs	r4, r4, r5
 800ec0a:	10a4      	asrs	r4, r4, #2
 800ec0c:	2600      	movs	r6, #0
 800ec0e:	42a6      	cmp	r6, r4
 800ec10:	d105      	bne.n	800ec1e <__libc_init_array+0x2e>
 800ec12:	bd70      	pop	{r4, r5, r6, pc}
 800ec14:	f855 3b04 	ldr.w	r3, [r5], #4
 800ec18:	4798      	blx	r3
 800ec1a:	3601      	adds	r6, #1
 800ec1c:	e7ee      	b.n	800ebfc <__libc_init_array+0xc>
 800ec1e:	f855 3b04 	ldr.w	r3, [r5], #4
 800ec22:	4798      	blx	r3
 800ec24:	3601      	adds	r6, #1
 800ec26:	e7f2      	b.n	800ec0e <__libc_init_array+0x1e>
 800ec28:	0801145c 	.word	0x0801145c
 800ec2c:	0801145c 	.word	0x0801145c
 800ec30:	0801145c 	.word	0x0801145c
 800ec34:	08011460 	.word	0x08011460

0800ec38 <__retarget_lock_init_recursive>:
 800ec38:	4770      	bx	lr

0800ec3a <__retarget_lock_acquire_recursive>:
 800ec3a:	4770      	bx	lr

0800ec3c <__retarget_lock_release_recursive>:
 800ec3c:	4770      	bx	lr

0800ec3e <memcpy>:
 800ec3e:	440a      	add	r2, r1
 800ec40:	4291      	cmp	r1, r2
 800ec42:	f100 33ff 	add.w	r3, r0, #4294967295
 800ec46:	d100      	bne.n	800ec4a <memcpy+0xc>
 800ec48:	4770      	bx	lr
 800ec4a:	b510      	push	{r4, lr}
 800ec4c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ec50:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ec54:	4291      	cmp	r1, r2
 800ec56:	d1f9      	bne.n	800ec4c <memcpy+0xe>
 800ec58:	bd10      	pop	{r4, pc}

0800ec5a <quorem>:
 800ec5a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ec5e:	6903      	ldr	r3, [r0, #16]
 800ec60:	690c      	ldr	r4, [r1, #16]
 800ec62:	42a3      	cmp	r3, r4
 800ec64:	4607      	mov	r7, r0
 800ec66:	db7e      	blt.n	800ed66 <quorem+0x10c>
 800ec68:	3c01      	subs	r4, #1
 800ec6a:	f101 0814 	add.w	r8, r1, #20
 800ec6e:	00a3      	lsls	r3, r4, #2
 800ec70:	f100 0514 	add.w	r5, r0, #20
 800ec74:	9300      	str	r3, [sp, #0]
 800ec76:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ec7a:	9301      	str	r3, [sp, #4]
 800ec7c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800ec80:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ec84:	3301      	adds	r3, #1
 800ec86:	429a      	cmp	r2, r3
 800ec88:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800ec8c:	fbb2 f6f3 	udiv	r6, r2, r3
 800ec90:	d32e      	bcc.n	800ecf0 <quorem+0x96>
 800ec92:	f04f 0a00 	mov.w	sl, #0
 800ec96:	46c4      	mov	ip, r8
 800ec98:	46ae      	mov	lr, r5
 800ec9a:	46d3      	mov	fp, sl
 800ec9c:	f85c 3b04 	ldr.w	r3, [ip], #4
 800eca0:	b298      	uxth	r0, r3
 800eca2:	fb06 a000 	mla	r0, r6, r0, sl
 800eca6:	0c02      	lsrs	r2, r0, #16
 800eca8:	0c1b      	lsrs	r3, r3, #16
 800ecaa:	fb06 2303 	mla	r3, r6, r3, r2
 800ecae:	f8de 2000 	ldr.w	r2, [lr]
 800ecb2:	b280      	uxth	r0, r0
 800ecb4:	b292      	uxth	r2, r2
 800ecb6:	1a12      	subs	r2, r2, r0
 800ecb8:	445a      	add	r2, fp
 800ecba:	f8de 0000 	ldr.w	r0, [lr]
 800ecbe:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ecc2:	b29b      	uxth	r3, r3
 800ecc4:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800ecc8:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800eccc:	b292      	uxth	r2, r2
 800ecce:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800ecd2:	45e1      	cmp	r9, ip
 800ecd4:	f84e 2b04 	str.w	r2, [lr], #4
 800ecd8:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800ecdc:	d2de      	bcs.n	800ec9c <quorem+0x42>
 800ecde:	9b00      	ldr	r3, [sp, #0]
 800ece0:	58eb      	ldr	r3, [r5, r3]
 800ece2:	b92b      	cbnz	r3, 800ecf0 <quorem+0x96>
 800ece4:	9b01      	ldr	r3, [sp, #4]
 800ece6:	3b04      	subs	r3, #4
 800ece8:	429d      	cmp	r5, r3
 800ecea:	461a      	mov	r2, r3
 800ecec:	d32f      	bcc.n	800ed4e <quorem+0xf4>
 800ecee:	613c      	str	r4, [r7, #16]
 800ecf0:	4638      	mov	r0, r7
 800ecf2:	f001 f97f 	bl	800fff4 <__mcmp>
 800ecf6:	2800      	cmp	r0, #0
 800ecf8:	db25      	blt.n	800ed46 <quorem+0xec>
 800ecfa:	4629      	mov	r1, r5
 800ecfc:	2000      	movs	r0, #0
 800ecfe:	f858 2b04 	ldr.w	r2, [r8], #4
 800ed02:	f8d1 c000 	ldr.w	ip, [r1]
 800ed06:	fa1f fe82 	uxth.w	lr, r2
 800ed0a:	fa1f f38c 	uxth.w	r3, ip
 800ed0e:	eba3 030e 	sub.w	r3, r3, lr
 800ed12:	4403      	add	r3, r0
 800ed14:	0c12      	lsrs	r2, r2, #16
 800ed16:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800ed1a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800ed1e:	b29b      	uxth	r3, r3
 800ed20:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ed24:	45c1      	cmp	r9, r8
 800ed26:	f841 3b04 	str.w	r3, [r1], #4
 800ed2a:	ea4f 4022 	mov.w	r0, r2, asr #16
 800ed2e:	d2e6      	bcs.n	800ecfe <quorem+0xa4>
 800ed30:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ed34:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ed38:	b922      	cbnz	r2, 800ed44 <quorem+0xea>
 800ed3a:	3b04      	subs	r3, #4
 800ed3c:	429d      	cmp	r5, r3
 800ed3e:	461a      	mov	r2, r3
 800ed40:	d30b      	bcc.n	800ed5a <quorem+0x100>
 800ed42:	613c      	str	r4, [r7, #16]
 800ed44:	3601      	adds	r6, #1
 800ed46:	4630      	mov	r0, r6
 800ed48:	b003      	add	sp, #12
 800ed4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ed4e:	6812      	ldr	r2, [r2, #0]
 800ed50:	3b04      	subs	r3, #4
 800ed52:	2a00      	cmp	r2, #0
 800ed54:	d1cb      	bne.n	800ecee <quorem+0x94>
 800ed56:	3c01      	subs	r4, #1
 800ed58:	e7c6      	b.n	800ece8 <quorem+0x8e>
 800ed5a:	6812      	ldr	r2, [r2, #0]
 800ed5c:	3b04      	subs	r3, #4
 800ed5e:	2a00      	cmp	r2, #0
 800ed60:	d1ef      	bne.n	800ed42 <quorem+0xe8>
 800ed62:	3c01      	subs	r4, #1
 800ed64:	e7ea      	b.n	800ed3c <quorem+0xe2>
 800ed66:	2000      	movs	r0, #0
 800ed68:	e7ee      	b.n	800ed48 <quorem+0xee>
 800ed6a:	0000      	movs	r0, r0
 800ed6c:	0000      	movs	r0, r0
	...

0800ed70 <_dtoa_r>:
 800ed70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ed74:	69c7      	ldr	r7, [r0, #28]
 800ed76:	b097      	sub	sp, #92	@ 0x5c
 800ed78:	ed8d 0b04 	vstr	d0, [sp, #16]
 800ed7c:	ec55 4b10 	vmov	r4, r5, d0
 800ed80:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800ed82:	9107      	str	r1, [sp, #28]
 800ed84:	4681      	mov	r9, r0
 800ed86:	920c      	str	r2, [sp, #48]	@ 0x30
 800ed88:	9311      	str	r3, [sp, #68]	@ 0x44
 800ed8a:	b97f      	cbnz	r7, 800edac <_dtoa_r+0x3c>
 800ed8c:	2010      	movs	r0, #16
 800ed8e:	f000 fe09 	bl	800f9a4 <malloc>
 800ed92:	4602      	mov	r2, r0
 800ed94:	f8c9 001c 	str.w	r0, [r9, #28]
 800ed98:	b920      	cbnz	r0, 800eda4 <_dtoa_r+0x34>
 800ed9a:	4ba9      	ldr	r3, [pc, #676]	@ (800f040 <_dtoa_r+0x2d0>)
 800ed9c:	21ef      	movs	r1, #239	@ 0xef
 800ed9e:	48a9      	ldr	r0, [pc, #676]	@ (800f044 <_dtoa_r+0x2d4>)
 800eda0:	f001 fc5e 	bl	8010660 <__assert_func>
 800eda4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800eda8:	6007      	str	r7, [r0, #0]
 800edaa:	60c7      	str	r7, [r0, #12]
 800edac:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800edb0:	6819      	ldr	r1, [r3, #0]
 800edb2:	b159      	cbz	r1, 800edcc <_dtoa_r+0x5c>
 800edb4:	685a      	ldr	r2, [r3, #4]
 800edb6:	604a      	str	r2, [r1, #4]
 800edb8:	2301      	movs	r3, #1
 800edba:	4093      	lsls	r3, r2
 800edbc:	608b      	str	r3, [r1, #8]
 800edbe:	4648      	mov	r0, r9
 800edc0:	f000 fee6 	bl	800fb90 <_Bfree>
 800edc4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800edc8:	2200      	movs	r2, #0
 800edca:	601a      	str	r2, [r3, #0]
 800edcc:	1e2b      	subs	r3, r5, #0
 800edce:	bfb9      	ittee	lt
 800edd0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800edd4:	9305      	strlt	r3, [sp, #20]
 800edd6:	2300      	movge	r3, #0
 800edd8:	6033      	strge	r3, [r6, #0]
 800edda:	9f05      	ldr	r7, [sp, #20]
 800eddc:	4b9a      	ldr	r3, [pc, #616]	@ (800f048 <_dtoa_r+0x2d8>)
 800edde:	bfbc      	itt	lt
 800ede0:	2201      	movlt	r2, #1
 800ede2:	6032      	strlt	r2, [r6, #0]
 800ede4:	43bb      	bics	r3, r7
 800ede6:	d112      	bne.n	800ee0e <_dtoa_r+0x9e>
 800ede8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800edea:	f242 730f 	movw	r3, #9999	@ 0x270f
 800edee:	6013      	str	r3, [r2, #0]
 800edf0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800edf4:	4323      	orrs	r3, r4
 800edf6:	f000 855a 	beq.w	800f8ae <_dtoa_r+0xb3e>
 800edfa:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800edfc:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800f05c <_dtoa_r+0x2ec>
 800ee00:	2b00      	cmp	r3, #0
 800ee02:	f000 855c 	beq.w	800f8be <_dtoa_r+0xb4e>
 800ee06:	f10a 0303 	add.w	r3, sl, #3
 800ee0a:	f000 bd56 	b.w	800f8ba <_dtoa_r+0xb4a>
 800ee0e:	ed9d 7b04 	vldr	d7, [sp, #16]
 800ee12:	2200      	movs	r2, #0
 800ee14:	ec51 0b17 	vmov	r0, r1, d7
 800ee18:	2300      	movs	r3, #0
 800ee1a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800ee1e:	f7f1 fe7b 	bl	8000b18 <__aeabi_dcmpeq>
 800ee22:	4680      	mov	r8, r0
 800ee24:	b158      	cbz	r0, 800ee3e <_dtoa_r+0xce>
 800ee26:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800ee28:	2301      	movs	r3, #1
 800ee2a:	6013      	str	r3, [r2, #0]
 800ee2c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ee2e:	b113      	cbz	r3, 800ee36 <_dtoa_r+0xc6>
 800ee30:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800ee32:	4b86      	ldr	r3, [pc, #536]	@ (800f04c <_dtoa_r+0x2dc>)
 800ee34:	6013      	str	r3, [r2, #0]
 800ee36:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800f060 <_dtoa_r+0x2f0>
 800ee3a:	f000 bd40 	b.w	800f8be <_dtoa_r+0xb4e>
 800ee3e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800ee42:	aa14      	add	r2, sp, #80	@ 0x50
 800ee44:	a915      	add	r1, sp, #84	@ 0x54
 800ee46:	4648      	mov	r0, r9
 800ee48:	f001 f984 	bl	8010154 <__d2b>
 800ee4c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800ee50:	9002      	str	r0, [sp, #8]
 800ee52:	2e00      	cmp	r6, #0
 800ee54:	d078      	beq.n	800ef48 <_dtoa_r+0x1d8>
 800ee56:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ee58:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800ee5c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ee60:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800ee64:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800ee68:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800ee6c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800ee70:	4619      	mov	r1, r3
 800ee72:	2200      	movs	r2, #0
 800ee74:	4b76      	ldr	r3, [pc, #472]	@ (800f050 <_dtoa_r+0x2e0>)
 800ee76:	f7f1 fa2f 	bl	80002d8 <__aeabi_dsub>
 800ee7a:	a36b      	add	r3, pc, #428	@ (adr r3, 800f028 <_dtoa_r+0x2b8>)
 800ee7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee80:	f7f1 fbe2 	bl	8000648 <__aeabi_dmul>
 800ee84:	a36a      	add	r3, pc, #424	@ (adr r3, 800f030 <_dtoa_r+0x2c0>)
 800ee86:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee8a:	f7f1 fa27 	bl	80002dc <__adddf3>
 800ee8e:	4604      	mov	r4, r0
 800ee90:	4630      	mov	r0, r6
 800ee92:	460d      	mov	r5, r1
 800ee94:	f7f1 fb6e 	bl	8000574 <__aeabi_i2d>
 800ee98:	a367      	add	r3, pc, #412	@ (adr r3, 800f038 <_dtoa_r+0x2c8>)
 800ee9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee9e:	f7f1 fbd3 	bl	8000648 <__aeabi_dmul>
 800eea2:	4602      	mov	r2, r0
 800eea4:	460b      	mov	r3, r1
 800eea6:	4620      	mov	r0, r4
 800eea8:	4629      	mov	r1, r5
 800eeaa:	f7f1 fa17 	bl	80002dc <__adddf3>
 800eeae:	4604      	mov	r4, r0
 800eeb0:	460d      	mov	r5, r1
 800eeb2:	f7f1 fe79 	bl	8000ba8 <__aeabi_d2iz>
 800eeb6:	2200      	movs	r2, #0
 800eeb8:	4607      	mov	r7, r0
 800eeba:	2300      	movs	r3, #0
 800eebc:	4620      	mov	r0, r4
 800eebe:	4629      	mov	r1, r5
 800eec0:	f7f1 fe34 	bl	8000b2c <__aeabi_dcmplt>
 800eec4:	b140      	cbz	r0, 800eed8 <_dtoa_r+0x168>
 800eec6:	4638      	mov	r0, r7
 800eec8:	f7f1 fb54 	bl	8000574 <__aeabi_i2d>
 800eecc:	4622      	mov	r2, r4
 800eece:	462b      	mov	r3, r5
 800eed0:	f7f1 fe22 	bl	8000b18 <__aeabi_dcmpeq>
 800eed4:	b900      	cbnz	r0, 800eed8 <_dtoa_r+0x168>
 800eed6:	3f01      	subs	r7, #1
 800eed8:	2f16      	cmp	r7, #22
 800eeda:	d852      	bhi.n	800ef82 <_dtoa_r+0x212>
 800eedc:	4b5d      	ldr	r3, [pc, #372]	@ (800f054 <_dtoa_r+0x2e4>)
 800eede:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800eee2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eee6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800eeea:	f7f1 fe1f 	bl	8000b2c <__aeabi_dcmplt>
 800eeee:	2800      	cmp	r0, #0
 800eef0:	d049      	beq.n	800ef86 <_dtoa_r+0x216>
 800eef2:	3f01      	subs	r7, #1
 800eef4:	2300      	movs	r3, #0
 800eef6:	9310      	str	r3, [sp, #64]	@ 0x40
 800eef8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800eefa:	1b9b      	subs	r3, r3, r6
 800eefc:	1e5a      	subs	r2, r3, #1
 800eefe:	bf45      	ittet	mi
 800ef00:	f1c3 0301 	rsbmi	r3, r3, #1
 800ef04:	9300      	strmi	r3, [sp, #0]
 800ef06:	2300      	movpl	r3, #0
 800ef08:	2300      	movmi	r3, #0
 800ef0a:	9206      	str	r2, [sp, #24]
 800ef0c:	bf54      	ite	pl
 800ef0e:	9300      	strpl	r3, [sp, #0]
 800ef10:	9306      	strmi	r3, [sp, #24]
 800ef12:	2f00      	cmp	r7, #0
 800ef14:	db39      	blt.n	800ef8a <_dtoa_r+0x21a>
 800ef16:	9b06      	ldr	r3, [sp, #24]
 800ef18:	970d      	str	r7, [sp, #52]	@ 0x34
 800ef1a:	443b      	add	r3, r7
 800ef1c:	9306      	str	r3, [sp, #24]
 800ef1e:	2300      	movs	r3, #0
 800ef20:	9308      	str	r3, [sp, #32]
 800ef22:	9b07      	ldr	r3, [sp, #28]
 800ef24:	2b09      	cmp	r3, #9
 800ef26:	d863      	bhi.n	800eff0 <_dtoa_r+0x280>
 800ef28:	2b05      	cmp	r3, #5
 800ef2a:	bfc4      	itt	gt
 800ef2c:	3b04      	subgt	r3, #4
 800ef2e:	9307      	strgt	r3, [sp, #28]
 800ef30:	9b07      	ldr	r3, [sp, #28]
 800ef32:	f1a3 0302 	sub.w	r3, r3, #2
 800ef36:	bfcc      	ite	gt
 800ef38:	2400      	movgt	r4, #0
 800ef3a:	2401      	movle	r4, #1
 800ef3c:	2b03      	cmp	r3, #3
 800ef3e:	d863      	bhi.n	800f008 <_dtoa_r+0x298>
 800ef40:	e8df f003 	tbb	[pc, r3]
 800ef44:	2b375452 	.word	0x2b375452
 800ef48:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800ef4c:	441e      	add	r6, r3
 800ef4e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800ef52:	2b20      	cmp	r3, #32
 800ef54:	bfc1      	itttt	gt
 800ef56:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800ef5a:	409f      	lslgt	r7, r3
 800ef5c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800ef60:	fa24 f303 	lsrgt.w	r3, r4, r3
 800ef64:	bfd6      	itet	le
 800ef66:	f1c3 0320 	rsble	r3, r3, #32
 800ef6a:	ea47 0003 	orrgt.w	r0, r7, r3
 800ef6e:	fa04 f003 	lslle.w	r0, r4, r3
 800ef72:	f7f1 faef 	bl	8000554 <__aeabi_ui2d>
 800ef76:	2201      	movs	r2, #1
 800ef78:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800ef7c:	3e01      	subs	r6, #1
 800ef7e:	9212      	str	r2, [sp, #72]	@ 0x48
 800ef80:	e776      	b.n	800ee70 <_dtoa_r+0x100>
 800ef82:	2301      	movs	r3, #1
 800ef84:	e7b7      	b.n	800eef6 <_dtoa_r+0x186>
 800ef86:	9010      	str	r0, [sp, #64]	@ 0x40
 800ef88:	e7b6      	b.n	800eef8 <_dtoa_r+0x188>
 800ef8a:	9b00      	ldr	r3, [sp, #0]
 800ef8c:	1bdb      	subs	r3, r3, r7
 800ef8e:	9300      	str	r3, [sp, #0]
 800ef90:	427b      	negs	r3, r7
 800ef92:	9308      	str	r3, [sp, #32]
 800ef94:	2300      	movs	r3, #0
 800ef96:	930d      	str	r3, [sp, #52]	@ 0x34
 800ef98:	e7c3      	b.n	800ef22 <_dtoa_r+0x1b2>
 800ef9a:	2301      	movs	r3, #1
 800ef9c:	9309      	str	r3, [sp, #36]	@ 0x24
 800ef9e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800efa0:	eb07 0b03 	add.w	fp, r7, r3
 800efa4:	f10b 0301 	add.w	r3, fp, #1
 800efa8:	2b01      	cmp	r3, #1
 800efaa:	9303      	str	r3, [sp, #12]
 800efac:	bfb8      	it	lt
 800efae:	2301      	movlt	r3, #1
 800efb0:	e006      	b.n	800efc0 <_dtoa_r+0x250>
 800efb2:	2301      	movs	r3, #1
 800efb4:	9309      	str	r3, [sp, #36]	@ 0x24
 800efb6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800efb8:	2b00      	cmp	r3, #0
 800efba:	dd28      	ble.n	800f00e <_dtoa_r+0x29e>
 800efbc:	469b      	mov	fp, r3
 800efbe:	9303      	str	r3, [sp, #12]
 800efc0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800efc4:	2100      	movs	r1, #0
 800efc6:	2204      	movs	r2, #4
 800efc8:	f102 0514 	add.w	r5, r2, #20
 800efcc:	429d      	cmp	r5, r3
 800efce:	d926      	bls.n	800f01e <_dtoa_r+0x2ae>
 800efd0:	6041      	str	r1, [r0, #4]
 800efd2:	4648      	mov	r0, r9
 800efd4:	f000 fd9c 	bl	800fb10 <_Balloc>
 800efd8:	4682      	mov	sl, r0
 800efda:	2800      	cmp	r0, #0
 800efdc:	d142      	bne.n	800f064 <_dtoa_r+0x2f4>
 800efde:	4b1e      	ldr	r3, [pc, #120]	@ (800f058 <_dtoa_r+0x2e8>)
 800efe0:	4602      	mov	r2, r0
 800efe2:	f240 11af 	movw	r1, #431	@ 0x1af
 800efe6:	e6da      	b.n	800ed9e <_dtoa_r+0x2e>
 800efe8:	2300      	movs	r3, #0
 800efea:	e7e3      	b.n	800efb4 <_dtoa_r+0x244>
 800efec:	2300      	movs	r3, #0
 800efee:	e7d5      	b.n	800ef9c <_dtoa_r+0x22c>
 800eff0:	2401      	movs	r4, #1
 800eff2:	2300      	movs	r3, #0
 800eff4:	9307      	str	r3, [sp, #28]
 800eff6:	9409      	str	r4, [sp, #36]	@ 0x24
 800eff8:	f04f 3bff 	mov.w	fp, #4294967295
 800effc:	2200      	movs	r2, #0
 800effe:	f8cd b00c 	str.w	fp, [sp, #12]
 800f002:	2312      	movs	r3, #18
 800f004:	920c      	str	r2, [sp, #48]	@ 0x30
 800f006:	e7db      	b.n	800efc0 <_dtoa_r+0x250>
 800f008:	2301      	movs	r3, #1
 800f00a:	9309      	str	r3, [sp, #36]	@ 0x24
 800f00c:	e7f4      	b.n	800eff8 <_dtoa_r+0x288>
 800f00e:	f04f 0b01 	mov.w	fp, #1
 800f012:	f8cd b00c 	str.w	fp, [sp, #12]
 800f016:	465b      	mov	r3, fp
 800f018:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800f01c:	e7d0      	b.n	800efc0 <_dtoa_r+0x250>
 800f01e:	3101      	adds	r1, #1
 800f020:	0052      	lsls	r2, r2, #1
 800f022:	e7d1      	b.n	800efc8 <_dtoa_r+0x258>
 800f024:	f3af 8000 	nop.w
 800f028:	636f4361 	.word	0x636f4361
 800f02c:	3fd287a7 	.word	0x3fd287a7
 800f030:	8b60c8b3 	.word	0x8b60c8b3
 800f034:	3fc68a28 	.word	0x3fc68a28
 800f038:	509f79fb 	.word	0x509f79fb
 800f03c:	3fd34413 	.word	0x3fd34413
 800f040:	08011121 	.word	0x08011121
 800f044:	08011138 	.word	0x08011138
 800f048:	7ff00000 	.word	0x7ff00000
 800f04c:	080110f1 	.word	0x080110f1
 800f050:	3ff80000 	.word	0x3ff80000
 800f054:	08011288 	.word	0x08011288
 800f058:	08011190 	.word	0x08011190
 800f05c:	0801111d 	.word	0x0801111d
 800f060:	080110f0 	.word	0x080110f0
 800f064:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800f068:	6018      	str	r0, [r3, #0]
 800f06a:	9b03      	ldr	r3, [sp, #12]
 800f06c:	2b0e      	cmp	r3, #14
 800f06e:	f200 80a1 	bhi.w	800f1b4 <_dtoa_r+0x444>
 800f072:	2c00      	cmp	r4, #0
 800f074:	f000 809e 	beq.w	800f1b4 <_dtoa_r+0x444>
 800f078:	2f00      	cmp	r7, #0
 800f07a:	dd33      	ble.n	800f0e4 <_dtoa_r+0x374>
 800f07c:	4b9c      	ldr	r3, [pc, #624]	@ (800f2f0 <_dtoa_r+0x580>)
 800f07e:	f007 020f 	and.w	r2, r7, #15
 800f082:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f086:	ed93 7b00 	vldr	d7, [r3]
 800f08a:	05f8      	lsls	r0, r7, #23
 800f08c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800f090:	ea4f 1427 	mov.w	r4, r7, asr #4
 800f094:	d516      	bpl.n	800f0c4 <_dtoa_r+0x354>
 800f096:	4b97      	ldr	r3, [pc, #604]	@ (800f2f4 <_dtoa_r+0x584>)
 800f098:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800f09c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800f0a0:	f7f1 fbfc 	bl	800089c <__aeabi_ddiv>
 800f0a4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f0a8:	f004 040f 	and.w	r4, r4, #15
 800f0ac:	2603      	movs	r6, #3
 800f0ae:	4d91      	ldr	r5, [pc, #580]	@ (800f2f4 <_dtoa_r+0x584>)
 800f0b0:	b954      	cbnz	r4, 800f0c8 <_dtoa_r+0x358>
 800f0b2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800f0b6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f0ba:	f7f1 fbef 	bl	800089c <__aeabi_ddiv>
 800f0be:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f0c2:	e028      	b.n	800f116 <_dtoa_r+0x3a6>
 800f0c4:	2602      	movs	r6, #2
 800f0c6:	e7f2      	b.n	800f0ae <_dtoa_r+0x33e>
 800f0c8:	07e1      	lsls	r1, r4, #31
 800f0ca:	d508      	bpl.n	800f0de <_dtoa_r+0x36e>
 800f0cc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800f0d0:	e9d5 2300 	ldrd	r2, r3, [r5]
 800f0d4:	f7f1 fab8 	bl	8000648 <__aeabi_dmul>
 800f0d8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800f0dc:	3601      	adds	r6, #1
 800f0de:	1064      	asrs	r4, r4, #1
 800f0e0:	3508      	adds	r5, #8
 800f0e2:	e7e5      	b.n	800f0b0 <_dtoa_r+0x340>
 800f0e4:	f000 80af 	beq.w	800f246 <_dtoa_r+0x4d6>
 800f0e8:	427c      	negs	r4, r7
 800f0ea:	4b81      	ldr	r3, [pc, #516]	@ (800f2f0 <_dtoa_r+0x580>)
 800f0ec:	4d81      	ldr	r5, [pc, #516]	@ (800f2f4 <_dtoa_r+0x584>)
 800f0ee:	f004 020f 	and.w	r2, r4, #15
 800f0f2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f0f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f0fa:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800f0fe:	f7f1 faa3 	bl	8000648 <__aeabi_dmul>
 800f102:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f106:	1124      	asrs	r4, r4, #4
 800f108:	2300      	movs	r3, #0
 800f10a:	2602      	movs	r6, #2
 800f10c:	2c00      	cmp	r4, #0
 800f10e:	f040 808f 	bne.w	800f230 <_dtoa_r+0x4c0>
 800f112:	2b00      	cmp	r3, #0
 800f114:	d1d3      	bne.n	800f0be <_dtoa_r+0x34e>
 800f116:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800f118:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800f11c:	2b00      	cmp	r3, #0
 800f11e:	f000 8094 	beq.w	800f24a <_dtoa_r+0x4da>
 800f122:	4b75      	ldr	r3, [pc, #468]	@ (800f2f8 <_dtoa_r+0x588>)
 800f124:	2200      	movs	r2, #0
 800f126:	4620      	mov	r0, r4
 800f128:	4629      	mov	r1, r5
 800f12a:	f7f1 fcff 	bl	8000b2c <__aeabi_dcmplt>
 800f12e:	2800      	cmp	r0, #0
 800f130:	f000 808b 	beq.w	800f24a <_dtoa_r+0x4da>
 800f134:	9b03      	ldr	r3, [sp, #12]
 800f136:	2b00      	cmp	r3, #0
 800f138:	f000 8087 	beq.w	800f24a <_dtoa_r+0x4da>
 800f13c:	f1bb 0f00 	cmp.w	fp, #0
 800f140:	dd34      	ble.n	800f1ac <_dtoa_r+0x43c>
 800f142:	4620      	mov	r0, r4
 800f144:	4b6d      	ldr	r3, [pc, #436]	@ (800f2fc <_dtoa_r+0x58c>)
 800f146:	2200      	movs	r2, #0
 800f148:	4629      	mov	r1, r5
 800f14a:	f7f1 fa7d 	bl	8000648 <__aeabi_dmul>
 800f14e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f152:	f107 38ff 	add.w	r8, r7, #4294967295
 800f156:	3601      	adds	r6, #1
 800f158:	465c      	mov	r4, fp
 800f15a:	4630      	mov	r0, r6
 800f15c:	f7f1 fa0a 	bl	8000574 <__aeabi_i2d>
 800f160:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f164:	f7f1 fa70 	bl	8000648 <__aeabi_dmul>
 800f168:	4b65      	ldr	r3, [pc, #404]	@ (800f300 <_dtoa_r+0x590>)
 800f16a:	2200      	movs	r2, #0
 800f16c:	f7f1 f8b6 	bl	80002dc <__adddf3>
 800f170:	4605      	mov	r5, r0
 800f172:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800f176:	2c00      	cmp	r4, #0
 800f178:	d16a      	bne.n	800f250 <_dtoa_r+0x4e0>
 800f17a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f17e:	4b61      	ldr	r3, [pc, #388]	@ (800f304 <_dtoa_r+0x594>)
 800f180:	2200      	movs	r2, #0
 800f182:	f7f1 f8a9 	bl	80002d8 <__aeabi_dsub>
 800f186:	4602      	mov	r2, r0
 800f188:	460b      	mov	r3, r1
 800f18a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800f18e:	462a      	mov	r2, r5
 800f190:	4633      	mov	r3, r6
 800f192:	f7f1 fce9 	bl	8000b68 <__aeabi_dcmpgt>
 800f196:	2800      	cmp	r0, #0
 800f198:	f040 8298 	bne.w	800f6cc <_dtoa_r+0x95c>
 800f19c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f1a0:	462a      	mov	r2, r5
 800f1a2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800f1a6:	f7f1 fcc1 	bl	8000b2c <__aeabi_dcmplt>
 800f1aa:	bb38      	cbnz	r0, 800f1fc <_dtoa_r+0x48c>
 800f1ac:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800f1b0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800f1b4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800f1b6:	2b00      	cmp	r3, #0
 800f1b8:	f2c0 8157 	blt.w	800f46a <_dtoa_r+0x6fa>
 800f1bc:	2f0e      	cmp	r7, #14
 800f1be:	f300 8154 	bgt.w	800f46a <_dtoa_r+0x6fa>
 800f1c2:	4b4b      	ldr	r3, [pc, #300]	@ (800f2f0 <_dtoa_r+0x580>)
 800f1c4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800f1c8:	ed93 7b00 	vldr	d7, [r3]
 800f1cc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f1ce:	2b00      	cmp	r3, #0
 800f1d0:	ed8d 7b00 	vstr	d7, [sp]
 800f1d4:	f280 80e5 	bge.w	800f3a2 <_dtoa_r+0x632>
 800f1d8:	9b03      	ldr	r3, [sp, #12]
 800f1da:	2b00      	cmp	r3, #0
 800f1dc:	f300 80e1 	bgt.w	800f3a2 <_dtoa_r+0x632>
 800f1e0:	d10c      	bne.n	800f1fc <_dtoa_r+0x48c>
 800f1e2:	4b48      	ldr	r3, [pc, #288]	@ (800f304 <_dtoa_r+0x594>)
 800f1e4:	2200      	movs	r2, #0
 800f1e6:	ec51 0b17 	vmov	r0, r1, d7
 800f1ea:	f7f1 fa2d 	bl	8000648 <__aeabi_dmul>
 800f1ee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f1f2:	f7f1 fcaf 	bl	8000b54 <__aeabi_dcmpge>
 800f1f6:	2800      	cmp	r0, #0
 800f1f8:	f000 8266 	beq.w	800f6c8 <_dtoa_r+0x958>
 800f1fc:	2400      	movs	r4, #0
 800f1fe:	4625      	mov	r5, r4
 800f200:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f202:	4656      	mov	r6, sl
 800f204:	ea6f 0803 	mvn.w	r8, r3
 800f208:	2700      	movs	r7, #0
 800f20a:	4621      	mov	r1, r4
 800f20c:	4648      	mov	r0, r9
 800f20e:	f000 fcbf 	bl	800fb90 <_Bfree>
 800f212:	2d00      	cmp	r5, #0
 800f214:	f000 80bd 	beq.w	800f392 <_dtoa_r+0x622>
 800f218:	b12f      	cbz	r7, 800f226 <_dtoa_r+0x4b6>
 800f21a:	42af      	cmp	r7, r5
 800f21c:	d003      	beq.n	800f226 <_dtoa_r+0x4b6>
 800f21e:	4639      	mov	r1, r7
 800f220:	4648      	mov	r0, r9
 800f222:	f000 fcb5 	bl	800fb90 <_Bfree>
 800f226:	4629      	mov	r1, r5
 800f228:	4648      	mov	r0, r9
 800f22a:	f000 fcb1 	bl	800fb90 <_Bfree>
 800f22e:	e0b0      	b.n	800f392 <_dtoa_r+0x622>
 800f230:	07e2      	lsls	r2, r4, #31
 800f232:	d505      	bpl.n	800f240 <_dtoa_r+0x4d0>
 800f234:	e9d5 2300 	ldrd	r2, r3, [r5]
 800f238:	f7f1 fa06 	bl	8000648 <__aeabi_dmul>
 800f23c:	3601      	adds	r6, #1
 800f23e:	2301      	movs	r3, #1
 800f240:	1064      	asrs	r4, r4, #1
 800f242:	3508      	adds	r5, #8
 800f244:	e762      	b.n	800f10c <_dtoa_r+0x39c>
 800f246:	2602      	movs	r6, #2
 800f248:	e765      	b.n	800f116 <_dtoa_r+0x3a6>
 800f24a:	9c03      	ldr	r4, [sp, #12]
 800f24c:	46b8      	mov	r8, r7
 800f24e:	e784      	b.n	800f15a <_dtoa_r+0x3ea>
 800f250:	4b27      	ldr	r3, [pc, #156]	@ (800f2f0 <_dtoa_r+0x580>)
 800f252:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800f254:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800f258:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800f25c:	4454      	add	r4, sl
 800f25e:	2900      	cmp	r1, #0
 800f260:	d054      	beq.n	800f30c <_dtoa_r+0x59c>
 800f262:	4929      	ldr	r1, [pc, #164]	@ (800f308 <_dtoa_r+0x598>)
 800f264:	2000      	movs	r0, #0
 800f266:	f7f1 fb19 	bl	800089c <__aeabi_ddiv>
 800f26a:	4633      	mov	r3, r6
 800f26c:	462a      	mov	r2, r5
 800f26e:	f7f1 f833 	bl	80002d8 <__aeabi_dsub>
 800f272:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800f276:	4656      	mov	r6, sl
 800f278:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f27c:	f7f1 fc94 	bl	8000ba8 <__aeabi_d2iz>
 800f280:	4605      	mov	r5, r0
 800f282:	f7f1 f977 	bl	8000574 <__aeabi_i2d>
 800f286:	4602      	mov	r2, r0
 800f288:	460b      	mov	r3, r1
 800f28a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f28e:	f7f1 f823 	bl	80002d8 <__aeabi_dsub>
 800f292:	3530      	adds	r5, #48	@ 0x30
 800f294:	4602      	mov	r2, r0
 800f296:	460b      	mov	r3, r1
 800f298:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800f29c:	f806 5b01 	strb.w	r5, [r6], #1
 800f2a0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800f2a4:	f7f1 fc42 	bl	8000b2c <__aeabi_dcmplt>
 800f2a8:	2800      	cmp	r0, #0
 800f2aa:	d172      	bne.n	800f392 <_dtoa_r+0x622>
 800f2ac:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f2b0:	4911      	ldr	r1, [pc, #68]	@ (800f2f8 <_dtoa_r+0x588>)
 800f2b2:	2000      	movs	r0, #0
 800f2b4:	f7f1 f810 	bl	80002d8 <__aeabi_dsub>
 800f2b8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800f2bc:	f7f1 fc36 	bl	8000b2c <__aeabi_dcmplt>
 800f2c0:	2800      	cmp	r0, #0
 800f2c2:	f040 80b4 	bne.w	800f42e <_dtoa_r+0x6be>
 800f2c6:	42a6      	cmp	r6, r4
 800f2c8:	f43f af70 	beq.w	800f1ac <_dtoa_r+0x43c>
 800f2cc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800f2d0:	4b0a      	ldr	r3, [pc, #40]	@ (800f2fc <_dtoa_r+0x58c>)
 800f2d2:	2200      	movs	r2, #0
 800f2d4:	f7f1 f9b8 	bl	8000648 <__aeabi_dmul>
 800f2d8:	4b08      	ldr	r3, [pc, #32]	@ (800f2fc <_dtoa_r+0x58c>)
 800f2da:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800f2de:	2200      	movs	r2, #0
 800f2e0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f2e4:	f7f1 f9b0 	bl	8000648 <__aeabi_dmul>
 800f2e8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f2ec:	e7c4      	b.n	800f278 <_dtoa_r+0x508>
 800f2ee:	bf00      	nop
 800f2f0:	08011288 	.word	0x08011288
 800f2f4:	08011260 	.word	0x08011260
 800f2f8:	3ff00000 	.word	0x3ff00000
 800f2fc:	40240000 	.word	0x40240000
 800f300:	401c0000 	.word	0x401c0000
 800f304:	40140000 	.word	0x40140000
 800f308:	3fe00000 	.word	0x3fe00000
 800f30c:	4631      	mov	r1, r6
 800f30e:	4628      	mov	r0, r5
 800f310:	f7f1 f99a 	bl	8000648 <__aeabi_dmul>
 800f314:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800f318:	9413      	str	r4, [sp, #76]	@ 0x4c
 800f31a:	4656      	mov	r6, sl
 800f31c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f320:	f7f1 fc42 	bl	8000ba8 <__aeabi_d2iz>
 800f324:	4605      	mov	r5, r0
 800f326:	f7f1 f925 	bl	8000574 <__aeabi_i2d>
 800f32a:	4602      	mov	r2, r0
 800f32c:	460b      	mov	r3, r1
 800f32e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f332:	f7f0 ffd1 	bl	80002d8 <__aeabi_dsub>
 800f336:	3530      	adds	r5, #48	@ 0x30
 800f338:	f806 5b01 	strb.w	r5, [r6], #1
 800f33c:	4602      	mov	r2, r0
 800f33e:	460b      	mov	r3, r1
 800f340:	42a6      	cmp	r6, r4
 800f342:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800f346:	f04f 0200 	mov.w	r2, #0
 800f34a:	d124      	bne.n	800f396 <_dtoa_r+0x626>
 800f34c:	4baf      	ldr	r3, [pc, #700]	@ (800f60c <_dtoa_r+0x89c>)
 800f34e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800f352:	f7f0 ffc3 	bl	80002dc <__adddf3>
 800f356:	4602      	mov	r2, r0
 800f358:	460b      	mov	r3, r1
 800f35a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f35e:	f7f1 fc03 	bl	8000b68 <__aeabi_dcmpgt>
 800f362:	2800      	cmp	r0, #0
 800f364:	d163      	bne.n	800f42e <_dtoa_r+0x6be>
 800f366:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800f36a:	49a8      	ldr	r1, [pc, #672]	@ (800f60c <_dtoa_r+0x89c>)
 800f36c:	2000      	movs	r0, #0
 800f36e:	f7f0 ffb3 	bl	80002d8 <__aeabi_dsub>
 800f372:	4602      	mov	r2, r0
 800f374:	460b      	mov	r3, r1
 800f376:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f37a:	f7f1 fbd7 	bl	8000b2c <__aeabi_dcmplt>
 800f37e:	2800      	cmp	r0, #0
 800f380:	f43f af14 	beq.w	800f1ac <_dtoa_r+0x43c>
 800f384:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800f386:	1e73      	subs	r3, r6, #1
 800f388:	9313      	str	r3, [sp, #76]	@ 0x4c
 800f38a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800f38e:	2b30      	cmp	r3, #48	@ 0x30
 800f390:	d0f8      	beq.n	800f384 <_dtoa_r+0x614>
 800f392:	4647      	mov	r7, r8
 800f394:	e03b      	b.n	800f40e <_dtoa_r+0x69e>
 800f396:	4b9e      	ldr	r3, [pc, #632]	@ (800f610 <_dtoa_r+0x8a0>)
 800f398:	f7f1 f956 	bl	8000648 <__aeabi_dmul>
 800f39c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f3a0:	e7bc      	b.n	800f31c <_dtoa_r+0x5ac>
 800f3a2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800f3a6:	4656      	mov	r6, sl
 800f3a8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f3ac:	4620      	mov	r0, r4
 800f3ae:	4629      	mov	r1, r5
 800f3b0:	f7f1 fa74 	bl	800089c <__aeabi_ddiv>
 800f3b4:	f7f1 fbf8 	bl	8000ba8 <__aeabi_d2iz>
 800f3b8:	4680      	mov	r8, r0
 800f3ba:	f7f1 f8db 	bl	8000574 <__aeabi_i2d>
 800f3be:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f3c2:	f7f1 f941 	bl	8000648 <__aeabi_dmul>
 800f3c6:	4602      	mov	r2, r0
 800f3c8:	460b      	mov	r3, r1
 800f3ca:	4620      	mov	r0, r4
 800f3cc:	4629      	mov	r1, r5
 800f3ce:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800f3d2:	f7f0 ff81 	bl	80002d8 <__aeabi_dsub>
 800f3d6:	f806 4b01 	strb.w	r4, [r6], #1
 800f3da:	9d03      	ldr	r5, [sp, #12]
 800f3dc:	eba6 040a 	sub.w	r4, r6, sl
 800f3e0:	42a5      	cmp	r5, r4
 800f3e2:	4602      	mov	r2, r0
 800f3e4:	460b      	mov	r3, r1
 800f3e6:	d133      	bne.n	800f450 <_dtoa_r+0x6e0>
 800f3e8:	f7f0 ff78 	bl	80002dc <__adddf3>
 800f3ec:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f3f0:	4604      	mov	r4, r0
 800f3f2:	460d      	mov	r5, r1
 800f3f4:	f7f1 fbb8 	bl	8000b68 <__aeabi_dcmpgt>
 800f3f8:	b9c0      	cbnz	r0, 800f42c <_dtoa_r+0x6bc>
 800f3fa:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f3fe:	4620      	mov	r0, r4
 800f400:	4629      	mov	r1, r5
 800f402:	f7f1 fb89 	bl	8000b18 <__aeabi_dcmpeq>
 800f406:	b110      	cbz	r0, 800f40e <_dtoa_r+0x69e>
 800f408:	f018 0f01 	tst.w	r8, #1
 800f40c:	d10e      	bne.n	800f42c <_dtoa_r+0x6bc>
 800f40e:	9902      	ldr	r1, [sp, #8]
 800f410:	4648      	mov	r0, r9
 800f412:	f000 fbbd 	bl	800fb90 <_Bfree>
 800f416:	2300      	movs	r3, #0
 800f418:	7033      	strb	r3, [r6, #0]
 800f41a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800f41c:	3701      	adds	r7, #1
 800f41e:	601f      	str	r7, [r3, #0]
 800f420:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800f422:	2b00      	cmp	r3, #0
 800f424:	f000 824b 	beq.w	800f8be <_dtoa_r+0xb4e>
 800f428:	601e      	str	r6, [r3, #0]
 800f42a:	e248      	b.n	800f8be <_dtoa_r+0xb4e>
 800f42c:	46b8      	mov	r8, r7
 800f42e:	4633      	mov	r3, r6
 800f430:	461e      	mov	r6, r3
 800f432:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f436:	2a39      	cmp	r2, #57	@ 0x39
 800f438:	d106      	bne.n	800f448 <_dtoa_r+0x6d8>
 800f43a:	459a      	cmp	sl, r3
 800f43c:	d1f8      	bne.n	800f430 <_dtoa_r+0x6c0>
 800f43e:	2230      	movs	r2, #48	@ 0x30
 800f440:	f108 0801 	add.w	r8, r8, #1
 800f444:	f88a 2000 	strb.w	r2, [sl]
 800f448:	781a      	ldrb	r2, [r3, #0]
 800f44a:	3201      	adds	r2, #1
 800f44c:	701a      	strb	r2, [r3, #0]
 800f44e:	e7a0      	b.n	800f392 <_dtoa_r+0x622>
 800f450:	4b6f      	ldr	r3, [pc, #444]	@ (800f610 <_dtoa_r+0x8a0>)
 800f452:	2200      	movs	r2, #0
 800f454:	f7f1 f8f8 	bl	8000648 <__aeabi_dmul>
 800f458:	2200      	movs	r2, #0
 800f45a:	2300      	movs	r3, #0
 800f45c:	4604      	mov	r4, r0
 800f45e:	460d      	mov	r5, r1
 800f460:	f7f1 fb5a 	bl	8000b18 <__aeabi_dcmpeq>
 800f464:	2800      	cmp	r0, #0
 800f466:	d09f      	beq.n	800f3a8 <_dtoa_r+0x638>
 800f468:	e7d1      	b.n	800f40e <_dtoa_r+0x69e>
 800f46a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f46c:	2a00      	cmp	r2, #0
 800f46e:	f000 80ea 	beq.w	800f646 <_dtoa_r+0x8d6>
 800f472:	9a07      	ldr	r2, [sp, #28]
 800f474:	2a01      	cmp	r2, #1
 800f476:	f300 80cd 	bgt.w	800f614 <_dtoa_r+0x8a4>
 800f47a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800f47c:	2a00      	cmp	r2, #0
 800f47e:	f000 80c1 	beq.w	800f604 <_dtoa_r+0x894>
 800f482:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800f486:	9c08      	ldr	r4, [sp, #32]
 800f488:	9e00      	ldr	r6, [sp, #0]
 800f48a:	9a00      	ldr	r2, [sp, #0]
 800f48c:	441a      	add	r2, r3
 800f48e:	9200      	str	r2, [sp, #0]
 800f490:	9a06      	ldr	r2, [sp, #24]
 800f492:	2101      	movs	r1, #1
 800f494:	441a      	add	r2, r3
 800f496:	4648      	mov	r0, r9
 800f498:	9206      	str	r2, [sp, #24]
 800f49a:	f000 fc2d 	bl	800fcf8 <__i2b>
 800f49e:	4605      	mov	r5, r0
 800f4a0:	b166      	cbz	r6, 800f4bc <_dtoa_r+0x74c>
 800f4a2:	9b06      	ldr	r3, [sp, #24]
 800f4a4:	2b00      	cmp	r3, #0
 800f4a6:	dd09      	ble.n	800f4bc <_dtoa_r+0x74c>
 800f4a8:	42b3      	cmp	r3, r6
 800f4aa:	9a00      	ldr	r2, [sp, #0]
 800f4ac:	bfa8      	it	ge
 800f4ae:	4633      	movge	r3, r6
 800f4b0:	1ad2      	subs	r2, r2, r3
 800f4b2:	9200      	str	r2, [sp, #0]
 800f4b4:	9a06      	ldr	r2, [sp, #24]
 800f4b6:	1af6      	subs	r6, r6, r3
 800f4b8:	1ad3      	subs	r3, r2, r3
 800f4ba:	9306      	str	r3, [sp, #24]
 800f4bc:	9b08      	ldr	r3, [sp, #32]
 800f4be:	b30b      	cbz	r3, 800f504 <_dtoa_r+0x794>
 800f4c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f4c2:	2b00      	cmp	r3, #0
 800f4c4:	f000 80c6 	beq.w	800f654 <_dtoa_r+0x8e4>
 800f4c8:	2c00      	cmp	r4, #0
 800f4ca:	f000 80c0 	beq.w	800f64e <_dtoa_r+0x8de>
 800f4ce:	4629      	mov	r1, r5
 800f4d0:	4622      	mov	r2, r4
 800f4d2:	4648      	mov	r0, r9
 800f4d4:	f000 fcc8 	bl	800fe68 <__pow5mult>
 800f4d8:	9a02      	ldr	r2, [sp, #8]
 800f4da:	4601      	mov	r1, r0
 800f4dc:	4605      	mov	r5, r0
 800f4de:	4648      	mov	r0, r9
 800f4e0:	f000 fc20 	bl	800fd24 <__multiply>
 800f4e4:	9902      	ldr	r1, [sp, #8]
 800f4e6:	4680      	mov	r8, r0
 800f4e8:	4648      	mov	r0, r9
 800f4ea:	f000 fb51 	bl	800fb90 <_Bfree>
 800f4ee:	9b08      	ldr	r3, [sp, #32]
 800f4f0:	1b1b      	subs	r3, r3, r4
 800f4f2:	9308      	str	r3, [sp, #32]
 800f4f4:	f000 80b1 	beq.w	800f65a <_dtoa_r+0x8ea>
 800f4f8:	9a08      	ldr	r2, [sp, #32]
 800f4fa:	4641      	mov	r1, r8
 800f4fc:	4648      	mov	r0, r9
 800f4fe:	f000 fcb3 	bl	800fe68 <__pow5mult>
 800f502:	9002      	str	r0, [sp, #8]
 800f504:	2101      	movs	r1, #1
 800f506:	4648      	mov	r0, r9
 800f508:	f000 fbf6 	bl	800fcf8 <__i2b>
 800f50c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f50e:	4604      	mov	r4, r0
 800f510:	2b00      	cmp	r3, #0
 800f512:	f000 81d8 	beq.w	800f8c6 <_dtoa_r+0xb56>
 800f516:	461a      	mov	r2, r3
 800f518:	4601      	mov	r1, r0
 800f51a:	4648      	mov	r0, r9
 800f51c:	f000 fca4 	bl	800fe68 <__pow5mult>
 800f520:	9b07      	ldr	r3, [sp, #28]
 800f522:	2b01      	cmp	r3, #1
 800f524:	4604      	mov	r4, r0
 800f526:	f300 809f 	bgt.w	800f668 <_dtoa_r+0x8f8>
 800f52a:	9b04      	ldr	r3, [sp, #16]
 800f52c:	2b00      	cmp	r3, #0
 800f52e:	f040 8097 	bne.w	800f660 <_dtoa_r+0x8f0>
 800f532:	9b05      	ldr	r3, [sp, #20]
 800f534:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f538:	2b00      	cmp	r3, #0
 800f53a:	f040 8093 	bne.w	800f664 <_dtoa_r+0x8f4>
 800f53e:	9b05      	ldr	r3, [sp, #20]
 800f540:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800f544:	0d1b      	lsrs	r3, r3, #20
 800f546:	051b      	lsls	r3, r3, #20
 800f548:	b133      	cbz	r3, 800f558 <_dtoa_r+0x7e8>
 800f54a:	9b00      	ldr	r3, [sp, #0]
 800f54c:	3301      	adds	r3, #1
 800f54e:	9300      	str	r3, [sp, #0]
 800f550:	9b06      	ldr	r3, [sp, #24]
 800f552:	3301      	adds	r3, #1
 800f554:	9306      	str	r3, [sp, #24]
 800f556:	2301      	movs	r3, #1
 800f558:	9308      	str	r3, [sp, #32]
 800f55a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f55c:	2b00      	cmp	r3, #0
 800f55e:	f000 81b8 	beq.w	800f8d2 <_dtoa_r+0xb62>
 800f562:	6923      	ldr	r3, [r4, #16]
 800f564:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800f568:	6918      	ldr	r0, [r3, #16]
 800f56a:	f000 fb79 	bl	800fc60 <__hi0bits>
 800f56e:	f1c0 0020 	rsb	r0, r0, #32
 800f572:	9b06      	ldr	r3, [sp, #24]
 800f574:	4418      	add	r0, r3
 800f576:	f010 001f 	ands.w	r0, r0, #31
 800f57a:	f000 8082 	beq.w	800f682 <_dtoa_r+0x912>
 800f57e:	f1c0 0320 	rsb	r3, r0, #32
 800f582:	2b04      	cmp	r3, #4
 800f584:	dd73      	ble.n	800f66e <_dtoa_r+0x8fe>
 800f586:	9b00      	ldr	r3, [sp, #0]
 800f588:	f1c0 001c 	rsb	r0, r0, #28
 800f58c:	4403      	add	r3, r0
 800f58e:	9300      	str	r3, [sp, #0]
 800f590:	9b06      	ldr	r3, [sp, #24]
 800f592:	4403      	add	r3, r0
 800f594:	4406      	add	r6, r0
 800f596:	9306      	str	r3, [sp, #24]
 800f598:	9b00      	ldr	r3, [sp, #0]
 800f59a:	2b00      	cmp	r3, #0
 800f59c:	dd05      	ble.n	800f5aa <_dtoa_r+0x83a>
 800f59e:	9902      	ldr	r1, [sp, #8]
 800f5a0:	461a      	mov	r2, r3
 800f5a2:	4648      	mov	r0, r9
 800f5a4:	f000 fcba 	bl	800ff1c <__lshift>
 800f5a8:	9002      	str	r0, [sp, #8]
 800f5aa:	9b06      	ldr	r3, [sp, #24]
 800f5ac:	2b00      	cmp	r3, #0
 800f5ae:	dd05      	ble.n	800f5bc <_dtoa_r+0x84c>
 800f5b0:	4621      	mov	r1, r4
 800f5b2:	461a      	mov	r2, r3
 800f5b4:	4648      	mov	r0, r9
 800f5b6:	f000 fcb1 	bl	800ff1c <__lshift>
 800f5ba:	4604      	mov	r4, r0
 800f5bc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800f5be:	2b00      	cmp	r3, #0
 800f5c0:	d061      	beq.n	800f686 <_dtoa_r+0x916>
 800f5c2:	9802      	ldr	r0, [sp, #8]
 800f5c4:	4621      	mov	r1, r4
 800f5c6:	f000 fd15 	bl	800fff4 <__mcmp>
 800f5ca:	2800      	cmp	r0, #0
 800f5cc:	da5b      	bge.n	800f686 <_dtoa_r+0x916>
 800f5ce:	2300      	movs	r3, #0
 800f5d0:	9902      	ldr	r1, [sp, #8]
 800f5d2:	220a      	movs	r2, #10
 800f5d4:	4648      	mov	r0, r9
 800f5d6:	f000 fafd 	bl	800fbd4 <__multadd>
 800f5da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f5dc:	9002      	str	r0, [sp, #8]
 800f5de:	f107 38ff 	add.w	r8, r7, #4294967295
 800f5e2:	2b00      	cmp	r3, #0
 800f5e4:	f000 8177 	beq.w	800f8d6 <_dtoa_r+0xb66>
 800f5e8:	4629      	mov	r1, r5
 800f5ea:	2300      	movs	r3, #0
 800f5ec:	220a      	movs	r2, #10
 800f5ee:	4648      	mov	r0, r9
 800f5f0:	f000 faf0 	bl	800fbd4 <__multadd>
 800f5f4:	f1bb 0f00 	cmp.w	fp, #0
 800f5f8:	4605      	mov	r5, r0
 800f5fa:	dc6f      	bgt.n	800f6dc <_dtoa_r+0x96c>
 800f5fc:	9b07      	ldr	r3, [sp, #28]
 800f5fe:	2b02      	cmp	r3, #2
 800f600:	dc49      	bgt.n	800f696 <_dtoa_r+0x926>
 800f602:	e06b      	b.n	800f6dc <_dtoa_r+0x96c>
 800f604:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800f606:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800f60a:	e73c      	b.n	800f486 <_dtoa_r+0x716>
 800f60c:	3fe00000 	.word	0x3fe00000
 800f610:	40240000 	.word	0x40240000
 800f614:	9b03      	ldr	r3, [sp, #12]
 800f616:	1e5c      	subs	r4, r3, #1
 800f618:	9b08      	ldr	r3, [sp, #32]
 800f61a:	42a3      	cmp	r3, r4
 800f61c:	db09      	blt.n	800f632 <_dtoa_r+0x8c2>
 800f61e:	1b1c      	subs	r4, r3, r4
 800f620:	9b03      	ldr	r3, [sp, #12]
 800f622:	2b00      	cmp	r3, #0
 800f624:	f6bf af30 	bge.w	800f488 <_dtoa_r+0x718>
 800f628:	9b00      	ldr	r3, [sp, #0]
 800f62a:	9a03      	ldr	r2, [sp, #12]
 800f62c:	1a9e      	subs	r6, r3, r2
 800f62e:	2300      	movs	r3, #0
 800f630:	e72b      	b.n	800f48a <_dtoa_r+0x71a>
 800f632:	9b08      	ldr	r3, [sp, #32]
 800f634:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800f636:	9408      	str	r4, [sp, #32]
 800f638:	1ae3      	subs	r3, r4, r3
 800f63a:	441a      	add	r2, r3
 800f63c:	9e00      	ldr	r6, [sp, #0]
 800f63e:	9b03      	ldr	r3, [sp, #12]
 800f640:	920d      	str	r2, [sp, #52]	@ 0x34
 800f642:	2400      	movs	r4, #0
 800f644:	e721      	b.n	800f48a <_dtoa_r+0x71a>
 800f646:	9c08      	ldr	r4, [sp, #32]
 800f648:	9e00      	ldr	r6, [sp, #0]
 800f64a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800f64c:	e728      	b.n	800f4a0 <_dtoa_r+0x730>
 800f64e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800f652:	e751      	b.n	800f4f8 <_dtoa_r+0x788>
 800f654:	9a08      	ldr	r2, [sp, #32]
 800f656:	9902      	ldr	r1, [sp, #8]
 800f658:	e750      	b.n	800f4fc <_dtoa_r+0x78c>
 800f65a:	f8cd 8008 	str.w	r8, [sp, #8]
 800f65e:	e751      	b.n	800f504 <_dtoa_r+0x794>
 800f660:	2300      	movs	r3, #0
 800f662:	e779      	b.n	800f558 <_dtoa_r+0x7e8>
 800f664:	9b04      	ldr	r3, [sp, #16]
 800f666:	e777      	b.n	800f558 <_dtoa_r+0x7e8>
 800f668:	2300      	movs	r3, #0
 800f66a:	9308      	str	r3, [sp, #32]
 800f66c:	e779      	b.n	800f562 <_dtoa_r+0x7f2>
 800f66e:	d093      	beq.n	800f598 <_dtoa_r+0x828>
 800f670:	9a00      	ldr	r2, [sp, #0]
 800f672:	331c      	adds	r3, #28
 800f674:	441a      	add	r2, r3
 800f676:	9200      	str	r2, [sp, #0]
 800f678:	9a06      	ldr	r2, [sp, #24]
 800f67a:	441a      	add	r2, r3
 800f67c:	441e      	add	r6, r3
 800f67e:	9206      	str	r2, [sp, #24]
 800f680:	e78a      	b.n	800f598 <_dtoa_r+0x828>
 800f682:	4603      	mov	r3, r0
 800f684:	e7f4      	b.n	800f670 <_dtoa_r+0x900>
 800f686:	9b03      	ldr	r3, [sp, #12]
 800f688:	2b00      	cmp	r3, #0
 800f68a:	46b8      	mov	r8, r7
 800f68c:	dc20      	bgt.n	800f6d0 <_dtoa_r+0x960>
 800f68e:	469b      	mov	fp, r3
 800f690:	9b07      	ldr	r3, [sp, #28]
 800f692:	2b02      	cmp	r3, #2
 800f694:	dd1e      	ble.n	800f6d4 <_dtoa_r+0x964>
 800f696:	f1bb 0f00 	cmp.w	fp, #0
 800f69a:	f47f adb1 	bne.w	800f200 <_dtoa_r+0x490>
 800f69e:	4621      	mov	r1, r4
 800f6a0:	465b      	mov	r3, fp
 800f6a2:	2205      	movs	r2, #5
 800f6a4:	4648      	mov	r0, r9
 800f6a6:	f000 fa95 	bl	800fbd4 <__multadd>
 800f6aa:	4601      	mov	r1, r0
 800f6ac:	4604      	mov	r4, r0
 800f6ae:	9802      	ldr	r0, [sp, #8]
 800f6b0:	f000 fca0 	bl	800fff4 <__mcmp>
 800f6b4:	2800      	cmp	r0, #0
 800f6b6:	f77f ada3 	ble.w	800f200 <_dtoa_r+0x490>
 800f6ba:	4656      	mov	r6, sl
 800f6bc:	2331      	movs	r3, #49	@ 0x31
 800f6be:	f806 3b01 	strb.w	r3, [r6], #1
 800f6c2:	f108 0801 	add.w	r8, r8, #1
 800f6c6:	e59f      	b.n	800f208 <_dtoa_r+0x498>
 800f6c8:	9c03      	ldr	r4, [sp, #12]
 800f6ca:	46b8      	mov	r8, r7
 800f6cc:	4625      	mov	r5, r4
 800f6ce:	e7f4      	b.n	800f6ba <_dtoa_r+0x94a>
 800f6d0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800f6d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f6d6:	2b00      	cmp	r3, #0
 800f6d8:	f000 8101 	beq.w	800f8de <_dtoa_r+0xb6e>
 800f6dc:	2e00      	cmp	r6, #0
 800f6de:	dd05      	ble.n	800f6ec <_dtoa_r+0x97c>
 800f6e0:	4629      	mov	r1, r5
 800f6e2:	4632      	mov	r2, r6
 800f6e4:	4648      	mov	r0, r9
 800f6e6:	f000 fc19 	bl	800ff1c <__lshift>
 800f6ea:	4605      	mov	r5, r0
 800f6ec:	9b08      	ldr	r3, [sp, #32]
 800f6ee:	2b00      	cmp	r3, #0
 800f6f0:	d05c      	beq.n	800f7ac <_dtoa_r+0xa3c>
 800f6f2:	6869      	ldr	r1, [r5, #4]
 800f6f4:	4648      	mov	r0, r9
 800f6f6:	f000 fa0b 	bl	800fb10 <_Balloc>
 800f6fa:	4606      	mov	r6, r0
 800f6fc:	b928      	cbnz	r0, 800f70a <_dtoa_r+0x99a>
 800f6fe:	4b82      	ldr	r3, [pc, #520]	@ (800f908 <_dtoa_r+0xb98>)
 800f700:	4602      	mov	r2, r0
 800f702:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800f706:	f7ff bb4a 	b.w	800ed9e <_dtoa_r+0x2e>
 800f70a:	692a      	ldr	r2, [r5, #16]
 800f70c:	3202      	adds	r2, #2
 800f70e:	0092      	lsls	r2, r2, #2
 800f710:	f105 010c 	add.w	r1, r5, #12
 800f714:	300c      	adds	r0, #12
 800f716:	f7ff fa92 	bl	800ec3e <memcpy>
 800f71a:	2201      	movs	r2, #1
 800f71c:	4631      	mov	r1, r6
 800f71e:	4648      	mov	r0, r9
 800f720:	f000 fbfc 	bl	800ff1c <__lshift>
 800f724:	f10a 0301 	add.w	r3, sl, #1
 800f728:	9300      	str	r3, [sp, #0]
 800f72a:	eb0a 030b 	add.w	r3, sl, fp
 800f72e:	9308      	str	r3, [sp, #32]
 800f730:	9b04      	ldr	r3, [sp, #16]
 800f732:	f003 0301 	and.w	r3, r3, #1
 800f736:	462f      	mov	r7, r5
 800f738:	9306      	str	r3, [sp, #24]
 800f73a:	4605      	mov	r5, r0
 800f73c:	9b00      	ldr	r3, [sp, #0]
 800f73e:	9802      	ldr	r0, [sp, #8]
 800f740:	4621      	mov	r1, r4
 800f742:	f103 3bff 	add.w	fp, r3, #4294967295
 800f746:	f7ff fa88 	bl	800ec5a <quorem>
 800f74a:	4603      	mov	r3, r0
 800f74c:	3330      	adds	r3, #48	@ 0x30
 800f74e:	9003      	str	r0, [sp, #12]
 800f750:	4639      	mov	r1, r7
 800f752:	9802      	ldr	r0, [sp, #8]
 800f754:	9309      	str	r3, [sp, #36]	@ 0x24
 800f756:	f000 fc4d 	bl	800fff4 <__mcmp>
 800f75a:	462a      	mov	r2, r5
 800f75c:	9004      	str	r0, [sp, #16]
 800f75e:	4621      	mov	r1, r4
 800f760:	4648      	mov	r0, r9
 800f762:	f000 fc63 	bl	801002c <__mdiff>
 800f766:	68c2      	ldr	r2, [r0, #12]
 800f768:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f76a:	4606      	mov	r6, r0
 800f76c:	bb02      	cbnz	r2, 800f7b0 <_dtoa_r+0xa40>
 800f76e:	4601      	mov	r1, r0
 800f770:	9802      	ldr	r0, [sp, #8]
 800f772:	f000 fc3f 	bl	800fff4 <__mcmp>
 800f776:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f778:	4602      	mov	r2, r0
 800f77a:	4631      	mov	r1, r6
 800f77c:	4648      	mov	r0, r9
 800f77e:	920c      	str	r2, [sp, #48]	@ 0x30
 800f780:	9309      	str	r3, [sp, #36]	@ 0x24
 800f782:	f000 fa05 	bl	800fb90 <_Bfree>
 800f786:	9b07      	ldr	r3, [sp, #28]
 800f788:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800f78a:	9e00      	ldr	r6, [sp, #0]
 800f78c:	ea42 0103 	orr.w	r1, r2, r3
 800f790:	9b06      	ldr	r3, [sp, #24]
 800f792:	4319      	orrs	r1, r3
 800f794:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f796:	d10d      	bne.n	800f7b4 <_dtoa_r+0xa44>
 800f798:	2b39      	cmp	r3, #57	@ 0x39
 800f79a:	d027      	beq.n	800f7ec <_dtoa_r+0xa7c>
 800f79c:	9a04      	ldr	r2, [sp, #16]
 800f79e:	2a00      	cmp	r2, #0
 800f7a0:	dd01      	ble.n	800f7a6 <_dtoa_r+0xa36>
 800f7a2:	9b03      	ldr	r3, [sp, #12]
 800f7a4:	3331      	adds	r3, #49	@ 0x31
 800f7a6:	f88b 3000 	strb.w	r3, [fp]
 800f7aa:	e52e      	b.n	800f20a <_dtoa_r+0x49a>
 800f7ac:	4628      	mov	r0, r5
 800f7ae:	e7b9      	b.n	800f724 <_dtoa_r+0x9b4>
 800f7b0:	2201      	movs	r2, #1
 800f7b2:	e7e2      	b.n	800f77a <_dtoa_r+0xa0a>
 800f7b4:	9904      	ldr	r1, [sp, #16]
 800f7b6:	2900      	cmp	r1, #0
 800f7b8:	db04      	blt.n	800f7c4 <_dtoa_r+0xa54>
 800f7ba:	9807      	ldr	r0, [sp, #28]
 800f7bc:	4301      	orrs	r1, r0
 800f7be:	9806      	ldr	r0, [sp, #24]
 800f7c0:	4301      	orrs	r1, r0
 800f7c2:	d120      	bne.n	800f806 <_dtoa_r+0xa96>
 800f7c4:	2a00      	cmp	r2, #0
 800f7c6:	ddee      	ble.n	800f7a6 <_dtoa_r+0xa36>
 800f7c8:	9902      	ldr	r1, [sp, #8]
 800f7ca:	9300      	str	r3, [sp, #0]
 800f7cc:	2201      	movs	r2, #1
 800f7ce:	4648      	mov	r0, r9
 800f7d0:	f000 fba4 	bl	800ff1c <__lshift>
 800f7d4:	4621      	mov	r1, r4
 800f7d6:	9002      	str	r0, [sp, #8]
 800f7d8:	f000 fc0c 	bl	800fff4 <__mcmp>
 800f7dc:	2800      	cmp	r0, #0
 800f7de:	9b00      	ldr	r3, [sp, #0]
 800f7e0:	dc02      	bgt.n	800f7e8 <_dtoa_r+0xa78>
 800f7e2:	d1e0      	bne.n	800f7a6 <_dtoa_r+0xa36>
 800f7e4:	07da      	lsls	r2, r3, #31
 800f7e6:	d5de      	bpl.n	800f7a6 <_dtoa_r+0xa36>
 800f7e8:	2b39      	cmp	r3, #57	@ 0x39
 800f7ea:	d1da      	bne.n	800f7a2 <_dtoa_r+0xa32>
 800f7ec:	2339      	movs	r3, #57	@ 0x39
 800f7ee:	f88b 3000 	strb.w	r3, [fp]
 800f7f2:	4633      	mov	r3, r6
 800f7f4:	461e      	mov	r6, r3
 800f7f6:	3b01      	subs	r3, #1
 800f7f8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800f7fc:	2a39      	cmp	r2, #57	@ 0x39
 800f7fe:	d04e      	beq.n	800f89e <_dtoa_r+0xb2e>
 800f800:	3201      	adds	r2, #1
 800f802:	701a      	strb	r2, [r3, #0]
 800f804:	e501      	b.n	800f20a <_dtoa_r+0x49a>
 800f806:	2a00      	cmp	r2, #0
 800f808:	dd03      	ble.n	800f812 <_dtoa_r+0xaa2>
 800f80a:	2b39      	cmp	r3, #57	@ 0x39
 800f80c:	d0ee      	beq.n	800f7ec <_dtoa_r+0xa7c>
 800f80e:	3301      	adds	r3, #1
 800f810:	e7c9      	b.n	800f7a6 <_dtoa_r+0xa36>
 800f812:	9a00      	ldr	r2, [sp, #0]
 800f814:	9908      	ldr	r1, [sp, #32]
 800f816:	f802 3c01 	strb.w	r3, [r2, #-1]
 800f81a:	428a      	cmp	r2, r1
 800f81c:	d028      	beq.n	800f870 <_dtoa_r+0xb00>
 800f81e:	9902      	ldr	r1, [sp, #8]
 800f820:	2300      	movs	r3, #0
 800f822:	220a      	movs	r2, #10
 800f824:	4648      	mov	r0, r9
 800f826:	f000 f9d5 	bl	800fbd4 <__multadd>
 800f82a:	42af      	cmp	r7, r5
 800f82c:	9002      	str	r0, [sp, #8]
 800f82e:	f04f 0300 	mov.w	r3, #0
 800f832:	f04f 020a 	mov.w	r2, #10
 800f836:	4639      	mov	r1, r7
 800f838:	4648      	mov	r0, r9
 800f83a:	d107      	bne.n	800f84c <_dtoa_r+0xadc>
 800f83c:	f000 f9ca 	bl	800fbd4 <__multadd>
 800f840:	4607      	mov	r7, r0
 800f842:	4605      	mov	r5, r0
 800f844:	9b00      	ldr	r3, [sp, #0]
 800f846:	3301      	adds	r3, #1
 800f848:	9300      	str	r3, [sp, #0]
 800f84a:	e777      	b.n	800f73c <_dtoa_r+0x9cc>
 800f84c:	f000 f9c2 	bl	800fbd4 <__multadd>
 800f850:	4629      	mov	r1, r5
 800f852:	4607      	mov	r7, r0
 800f854:	2300      	movs	r3, #0
 800f856:	220a      	movs	r2, #10
 800f858:	4648      	mov	r0, r9
 800f85a:	f000 f9bb 	bl	800fbd4 <__multadd>
 800f85e:	4605      	mov	r5, r0
 800f860:	e7f0      	b.n	800f844 <_dtoa_r+0xad4>
 800f862:	f1bb 0f00 	cmp.w	fp, #0
 800f866:	bfcc      	ite	gt
 800f868:	465e      	movgt	r6, fp
 800f86a:	2601      	movle	r6, #1
 800f86c:	4456      	add	r6, sl
 800f86e:	2700      	movs	r7, #0
 800f870:	9902      	ldr	r1, [sp, #8]
 800f872:	9300      	str	r3, [sp, #0]
 800f874:	2201      	movs	r2, #1
 800f876:	4648      	mov	r0, r9
 800f878:	f000 fb50 	bl	800ff1c <__lshift>
 800f87c:	4621      	mov	r1, r4
 800f87e:	9002      	str	r0, [sp, #8]
 800f880:	f000 fbb8 	bl	800fff4 <__mcmp>
 800f884:	2800      	cmp	r0, #0
 800f886:	dcb4      	bgt.n	800f7f2 <_dtoa_r+0xa82>
 800f888:	d102      	bne.n	800f890 <_dtoa_r+0xb20>
 800f88a:	9b00      	ldr	r3, [sp, #0]
 800f88c:	07db      	lsls	r3, r3, #31
 800f88e:	d4b0      	bmi.n	800f7f2 <_dtoa_r+0xa82>
 800f890:	4633      	mov	r3, r6
 800f892:	461e      	mov	r6, r3
 800f894:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f898:	2a30      	cmp	r2, #48	@ 0x30
 800f89a:	d0fa      	beq.n	800f892 <_dtoa_r+0xb22>
 800f89c:	e4b5      	b.n	800f20a <_dtoa_r+0x49a>
 800f89e:	459a      	cmp	sl, r3
 800f8a0:	d1a8      	bne.n	800f7f4 <_dtoa_r+0xa84>
 800f8a2:	2331      	movs	r3, #49	@ 0x31
 800f8a4:	f108 0801 	add.w	r8, r8, #1
 800f8a8:	f88a 3000 	strb.w	r3, [sl]
 800f8ac:	e4ad      	b.n	800f20a <_dtoa_r+0x49a>
 800f8ae:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800f8b0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800f90c <_dtoa_r+0xb9c>
 800f8b4:	b11b      	cbz	r3, 800f8be <_dtoa_r+0xb4e>
 800f8b6:	f10a 0308 	add.w	r3, sl, #8
 800f8ba:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800f8bc:	6013      	str	r3, [r2, #0]
 800f8be:	4650      	mov	r0, sl
 800f8c0:	b017      	add	sp, #92	@ 0x5c
 800f8c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f8c6:	9b07      	ldr	r3, [sp, #28]
 800f8c8:	2b01      	cmp	r3, #1
 800f8ca:	f77f ae2e 	ble.w	800f52a <_dtoa_r+0x7ba>
 800f8ce:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f8d0:	9308      	str	r3, [sp, #32]
 800f8d2:	2001      	movs	r0, #1
 800f8d4:	e64d      	b.n	800f572 <_dtoa_r+0x802>
 800f8d6:	f1bb 0f00 	cmp.w	fp, #0
 800f8da:	f77f aed9 	ble.w	800f690 <_dtoa_r+0x920>
 800f8de:	4656      	mov	r6, sl
 800f8e0:	9802      	ldr	r0, [sp, #8]
 800f8e2:	4621      	mov	r1, r4
 800f8e4:	f7ff f9b9 	bl	800ec5a <quorem>
 800f8e8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800f8ec:	f806 3b01 	strb.w	r3, [r6], #1
 800f8f0:	eba6 020a 	sub.w	r2, r6, sl
 800f8f4:	4593      	cmp	fp, r2
 800f8f6:	ddb4      	ble.n	800f862 <_dtoa_r+0xaf2>
 800f8f8:	9902      	ldr	r1, [sp, #8]
 800f8fa:	2300      	movs	r3, #0
 800f8fc:	220a      	movs	r2, #10
 800f8fe:	4648      	mov	r0, r9
 800f900:	f000 f968 	bl	800fbd4 <__multadd>
 800f904:	9002      	str	r0, [sp, #8]
 800f906:	e7eb      	b.n	800f8e0 <_dtoa_r+0xb70>
 800f908:	08011190 	.word	0x08011190
 800f90c:	08011114 	.word	0x08011114

0800f910 <_free_r>:
 800f910:	b538      	push	{r3, r4, r5, lr}
 800f912:	4605      	mov	r5, r0
 800f914:	2900      	cmp	r1, #0
 800f916:	d041      	beq.n	800f99c <_free_r+0x8c>
 800f918:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f91c:	1f0c      	subs	r4, r1, #4
 800f91e:	2b00      	cmp	r3, #0
 800f920:	bfb8      	it	lt
 800f922:	18e4      	addlt	r4, r4, r3
 800f924:	f000 f8e8 	bl	800faf8 <__malloc_lock>
 800f928:	4a1d      	ldr	r2, [pc, #116]	@ (800f9a0 <_free_r+0x90>)
 800f92a:	6813      	ldr	r3, [r2, #0]
 800f92c:	b933      	cbnz	r3, 800f93c <_free_r+0x2c>
 800f92e:	6063      	str	r3, [r4, #4]
 800f930:	6014      	str	r4, [r2, #0]
 800f932:	4628      	mov	r0, r5
 800f934:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f938:	f000 b8e4 	b.w	800fb04 <__malloc_unlock>
 800f93c:	42a3      	cmp	r3, r4
 800f93e:	d908      	bls.n	800f952 <_free_r+0x42>
 800f940:	6820      	ldr	r0, [r4, #0]
 800f942:	1821      	adds	r1, r4, r0
 800f944:	428b      	cmp	r3, r1
 800f946:	bf01      	itttt	eq
 800f948:	6819      	ldreq	r1, [r3, #0]
 800f94a:	685b      	ldreq	r3, [r3, #4]
 800f94c:	1809      	addeq	r1, r1, r0
 800f94e:	6021      	streq	r1, [r4, #0]
 800f950:	e7ed      	b.n	800f92e <_free_r+0x1e>
 800f952:	461a      	mov	r2, r3
 800f954:	685b      	ldr	r3, [r3, #4]
 800f956:	b10b      	cbz	r3, 800f95c <_free_r+0x4c>
 800f958:	42a3      	cmp	r3, r4
 800f95a:	d9fa      	bls.n	800f952 <_free_r+0x42>
 800f95c:	6811      	ldr	r1, [r2, #0]
 800f95e:	1850      	adds	r0, r2, r1
 800f960:	42a0      	cmp	r0, r4
 800f962:	d10b      	bne.n	800f97c <_free_r+0x6c>
 800f964:	6820      	ldr	r0, [r4, #0]
 800f966:	4401      	add	r1, r0
 800f968:	1850      	adds	r0, r2, r1
 800f96a:	4283      	cmp	r3, r0
 800f96c:	6011      	str	r1, [r2, #0]
 800f96e:	d1e0      	bne.n	800f932 <_free_r+0x22>
 800f970:	6818      	ldr	r0, [r3, #0]
 800f972:	685b      	ldr	r3, [r3, #4]
 800f974:	6053      	str	r3, [r2, #4]
 800f976:	4408      	add	r0, r1
 800f978:	6010      	str	r0, [r2, #0]
 800f97a:	e7da      	b.n	800f932 <_free_r+0x22>
 800f97c:	d902      	bls.n	800f984 <_free_r+0x74>
 800f97e:	230c      	movs	r3, #12
 800f980:	602b      	str	r3, [r5, #0]
 800f982:	e7d6      	b.n	800f932 <_free_r+0x22>
 800f984:	6820      	ldr	r0, [r4, #0]
 800f986:	1821      	adds	r1, r4, r0
 800f988:	428b      	cmp	r3, r1
 800f98a:	bf04      	itt	eq
 800f98c:	6819      	ldreq	r1, [r3, #0]
 800f98e:	685b      	ldreq	r3, [r3, #4]
 800f990:	6063      	str	r3, [r4, #4]
 800f992:	bf04      	itt	eq
 800f994:	1809      	addeq	r1, r1, r0
 800f996:	6021      	streq	r1, [r4, #0]
 800f998:	6054      	str	r4, [r2, #4]
 800f99a:	e7ca      	b.n	800f932 <_free_r+0x22>
 800f99c:	bd38      	pop	{r3, r4, r5, pc}
 800f99e:	bf00      	nop
 800f9a0:	2000a6cc 	.word	0x2000a6cc

0800f9a4 <malloc>:
 800f9a4:	4b02      	ldr	r3, [pc, #8]	@ (800f9b0 <malloc+0xc>)
 800f9a6:	4601      	mov	r1, r0
 800f9a8:	6818      	ldr	r0, [r3, #0]
 800f9aa:	f000 b825 	b.w	800f9f8 <_malloc_r>
 800f9ae:	bf00      	nop
 800f9b0:	20000194 	.word	0x20000194

0800f9b4 <sbrk_aligned>:
 800f9b4:	b570      	push	{r4, r5, r6, lr}
 800f9b6:	4e0f      	ldr	r6, [pc, #60]	@ (800f9f4 <sbrk_aligned+0x40>)
 800f9b8:	460c      	mov	r4, r1
 800f9ba:	6831      	ldr	r1, [r6, #0]
 800f9bc:	4605      	mov	r5, r0
 800f9be:	b911      	cbnz	r1, 800f9c6 <sbrk_aligned+0x12>
 800f9c0:	f000 fe3e 	bl	8010640 <_sbrk_r>
 800f9c4:	6030      	str	r0, [r6, #0]
 800f9c6:	4621      	mov	r1, r4
 800f9c8:	4628      	mov	r0, r5
 800f9ca:	f000 fe39 	bl	8010640 <_sbrk_r>
 800f9ce:	1c43      	adds	r3, r0, #1
 800f9d0:	d103      	bne.n	800f9da <sbrk_aligned+0x26>
 800f9d2:	f04f 34ff 	mov.w	r4, #4294967295
 800f9d6:	4620      	mov	r0, r4
 800f9d8:	bd70      	pop	{r4, r5, r6, pc}
 800f9da:	1cc4      	adds	r4, r0, #3
 800f9dc:	f024 0403 	bic.w	r4, r4, #3
 800f9e0:	42a0      	cmp	r0, r4
 800f9e2:	d0f8      	beq.n	800f9d6 <sbrk_aligned+0x22>
 800f9e4:	1a21      	subs	r1, r4, r0
 800f9e6:	4628      	mov	r0, r5
 800f9e8:	f000 fe2a 	bl	8010640 <_sbrk_r>
 800f9ec:	3001      	adds	r0, #1
 800f9ee:	d1f2      	bne.n	800f9d6 <sbrk_aligned+0x22>
 800f9f0:	e7ef      	b.n	800f9d2 <sbrk_aligned+0x1e>
 800f9f2:	bf00      	nop
 800f9f4:	2000a6c8 	.word	0x2000a6c8

0800f9f8 <_malloc_r>:
 800f9f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f9fc:	1ccd      	adds	r5, r1, #3
 800f9fe:	f025 0503 	bic.w	r5, r5, #3
 800fa02:	3508      	adds	r5, #8
 800fa04:	2d0c      	cmp	r5, #12
 800fa06:	bf38      	it	cc
 800fa08:	250c      	movcc	r5, #12
 800fa0a:	2d00      	cmp	r5, #0
 800fa0c:	4606      	mov	r6, r0
 800fa0e:	db01      	blt.n	800fa14 <_malloc_r+0x1c>
 800fa10:	42a9      	cmp	r1, r5
 800fa12:	d904      	bls.n	800fa1e <_malloc_r+0x26>
 800fa14:	230c      	movs	r3, #12
 800fa16:	6033      	str	r3, [r6, #0]
 800fa18:	2000      	movs	r0, #0
 800fa1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fa1e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800faf4 <_malloc_r+0xfc>
 800fa22:	f000 f869 	bl	800faf8 <__malloc_lock>
 800fa26:	f8d8 3000 	ldr.w	r3, [r8]
 800fa2a:	461c      	mov	r4, r3
 800fa2c:	bb44      	cbnz	r4, 800fa80 <_malloc_r+0x88>
 800fa2e:	4629      	mov	r1, r5
 800fa30:	4630      	mov	r0, r6
 800fa32:	f7ff ffbf 	bl	800f9b4 <sbrk_aligned>
 800fa36:	1c43      	adds	r3, r0, #1
 800fa38:	4604      	mov	r4, r0
 800fa3a:	d158      	bne.n	800faee <_malloc_r+0xf6>
 800fa3c:	f8d8 4000 	ldr.w	r4, [r8]
 800fa40:	4627      	mov	r7, r4
 800fa42:	2f00      	cmp	r7, #0
 800fa44:	d143      	bne.n	800face <_malloc_r+0xd6>
 800fa46:	2c00      	cmp	r4, #0
 800fa48:	d04b      	beq.n	800fae2 <_malloc_r+0xea>
 800fa4a:	6823      	ldr	r3, [r4, #0]
 800fa4c:	4639      	mov	r1, r7
 800fa4e:	4630      	mov	r0, r6
 800fa50:	eb04 0903 	add.w	r9, r4, r3
 800fa54:	f000 fdf4 	bl	8010640 <_sbrk_r>
 800fa58:	4581      	cmp	r9, r0
 800fa5a:	d142      	bne.n	800fae2 <_malloc_r+0xea>
 800fa5c:	6821      	ldr	r1, [r4, #0]
 800fa5e:	1a6d      	subs	r5, r5, r1
 800fa60:	4629      	mov	r1, r5
 800fa62:	4630      	mov	r0, r6
 800fa64:	f7ff ffa6 	bl	800f9b4 <sbrk_aligned>
 800fa68:	3001      	adds	r0, #1
 800fa6a:	d03a      	beq.n	800fae2 <_malloc_r+0xea>
 800fa6c:	6823      	ldr	r3, [r4, #0]
 800fa6e:	442b      	add	r3, r5
 800fa70:	6023      	str	r3, [r4, #0]
 800fa72:	f8d8 3000 	ldr.w	r3, [r8]
 800fa76:	685a      	ldr	r2, [r3, #4]
 800fa78:	bb62      	cbnz	r2, 800fad4 <_malloc_r+0xdc>
 800fa7a:	f8c8 7000 	str.w	r7, [r8]
 800fa7e:	e00f      	b.n	800faa0 <_malloc_r+0xa8>
 800fa80:	6822      	ldr	r2, [r4, #0]
 800fa82:	1b52      	subs	r2, r2, r5
 800fa84:	d420      	bmi.n	800fac8 <_malloc_r+0xd0>
 800fa86:	2a0b      	cmp	r2, #11
 800fa88:	d917      	bls.n	800faba <_malloc_r+0xc2>
 800fa8a:	1961      	adds	r1, r4, r5
 800fa8c:	42a3      	cmp	r3, r4
 800fa8e:	6025      	str	r5, [r4, #0]
 800fa90:	bf18      	it	ne
 800fa92:	6059      	strne	r1, [r3, #4]
 800fa94:	6863      	ldr	r3, [r4, #4]
 800fa96:	bf08      	it	eq
 800fa98:	f8c8 1000 	streq.w	r1, [r8]
 800fa9c:	5162      	str	r2, [r4, r5]
 800fa9e:	604b      	str	r3, [r1, #4]
 800faa0:	4630      	mov	r0, r6
 800faa2:	f000 f82f 	bl	800fb04 <__malloc_unlock>
 800faa6:	f104 000b 	add.w	r0, r4, #11
 800faaa:	1d23      	adds	r3, r4, #4
 800faac:	f020 0007 	bic.w	r0, r0, #7
 800fab0:	1ac2      	subs	r2, r0, r3
 800fab2:	bf1c      	itt	ne
 800fab4:	1a1b      	subne	r3, r3, r0
 800fab6:	50a3      	strne	r3, [r4, r2]
 800fab8:	e7af      	b.n	800fa1a <_malloc_r+0x22>
 800faba:	6862      	ldr	r2, [r4, #4]
 800fabc:	42a3      	cmp	r3, r4
 800fabe:	bf0c      	ite	eq
 800fac0:	f8c8 2000 	streq.w	r2, [r8]
 800fac4:	605a      	strne	r2, [r3, #4]
 800fac6:	e7eb      	b.n	800faa0 <_malloc_r+0xa8>
 800fac8:	4623      	mov	r3, r4
 800faca:	6864      	ldr	r4, [r4, #4]
 800facc:	e7ae      	b.n	800fa2c <_malloc_r+0x34>
 800face:	463c      	mov	r4, r7
 800fad0:	687f      	ldr	r7, [r7, #4]
 800fad2:	e7b6      	b.n	800fa42 <_malloc_r+0x4a>
 800fad4:	461a      	mov	r2, r3
 800fad6:	685b      	ldr	r3, [r3, #4]
 800fad8:	42a3      	cmp	r3, r4
 800fada:	d1fb      	bne.n	800fad4 <_malloc_r+0xdc>
 800fadc:	2300      	movs	r3, #0
 800fade:	6053      	str	r3, [r2, #4]
 800fae0:	e7de      	b.n	800faa0 <_malloc_r+0xa8>
 800fae2:	230c      	movs	r3, #12
 800fae4:	6033      	str	r3, [r6, #0]
 800fae6:	4630      	mov	r0, r6
 800fae8:	f000 f80c 	bl	800fb04 <__malloc_unlock>
 800faec:	e794      	b.n	800fa18 <_malloc_r+0x20>
 800faee:	6005      	str	r5, [r0, #0]
 800faf0:	e7d6      	b.n	800faa0 <_malloc_r+0xa8>
 800faf2:	bf00      	nop
 800faf4:	2000a6cc 	.word	0x2000a6cc

0800faf8 <__malloc_lock>:
 800faf8:	4801      	ldr	r0, [pc, #4]	@ (800fb00 <__malloc_lock+0x8>)
 800fafa:	f7ff b89e 	b.w	800ec3a <__retarget_lock_acquire_recursive>
 800fafe:	bf00      	nop
 800fb00:	2000a6c4 	.word	0x2000a6c4

0800fb04 <__malloc_unlock>:
 800fb04:	4801      	ldr	r0, [pc, #4]	@ (800fb0c <__malloc_unlock+0x8>)
 800fb06:	f7ff b899 	b.w	800ec3c <__retarget_lock_release_recursive>
 800fb0a:	bf00      	nop
 800fb0c:	2000a6c4 	.word	0x2000a6c4

0800fb10 <_Balloc>:
 800fb10:	b570      	push	{r4, r5, r6, lr}
 800fb12:	69c6      	ldr	r6, [r0, #28]
 800fb14:	4604      	mov	r4, r0
 800fb16:	460d      	mov	r5, r1
 800fb18:	b976      	cbnz	r6, 800fb38 <_Balloc+0x28>
 800fb1a:	2010      	movs	r0, #16
 800fb1c:	f7ff ff42 	bl	800f9a4 <malloc>
 800fb20:	4602      	mov	r2, r0
 800fb22:	61e0      	str	r0, [r4, #28]
 800fb24:	b920      	cbnz	r0, 800fb30 <_Balloc+0x20>
 800fb26:	4b18      	ldr	r3, [pc, #96]	@ (800fb88 <_Balloc+0x78>)
 800fb28:	4818      	ldr	r0, [pc, #96]	@ (800fb8c <_Balloc+0x7c>)
 800fb2a:	216b      	movs	r1, #107	@ 0x6b
 800fb2c:	f000 fd98 	bl	8010660 <__assert_func>
 800fb30:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800fb34:	6006      	str	r6, [r0, #0]
 800fb36:	60c6      	str	r6, [r0, #12]
 800fb38:	69e6      	ldr	r6, [r4, #28]
 800fb3a:	68f3      	ldr	r3, [r6, #12]
 800fb3c:	b183      	cbz	r3, 800fb60 <_Balloc+0x50>
 800fb3e:	69e3      	ldr	r3, [r4, #28]
 800fb40:	68db      	ldr	r3, [r3, #12]
 800fb42:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800fb46:	b9b8      	cbnz	r0, 800fb78 <_Balloc+0x68>
 800fb48:	2101      	movs	r1, #1
 800fb4a:	fa01 f605 	lsl.w	r6, r1, r5
 800fb4e:	1d72      	adds	r2, r6, #5
 800fb50:	0092      	lsls	r2, r2, #2
 800fb52:	4620      	mov	r0, r4
 800fb54:	f000 fda2 	bl	801069c <_calloc_r>
 800fb58:	b160      	cbz	r0, 800fb74 <_Balloc+0x64>
 800fb5a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800fb5e:	e00e      	b.n	800fb7e <_Balloc+0x6e>
 800fb60:	2221      	movs	r2, #33	@ 0x21
 800fb62:	2104      	movs	r1, #4
 800fb64:	4620      	mov	r0, r4
 800fb66:	f000 fd99 	bl	801069c <_calloc_r>
 800fb6a:	69e3      	ldr	r3, [r4, #28]
 800fb6c:	60f0      	str	r0, [r6, #12]
 800fb6e:	68db      	ldr	r3, [r3, #12]
 800fb70:	2b00      	cmp	r3, #0
 800fb72:	d1e4      	bne.n	800fb3e <_Balloc+0x2e>
 800fb74:	2000      	movs	r0, #0
 800fb76:	bd70      	pop	{r4, r5, r6, pc}
 800fb78:	6802      	ldr	r2, [r0, #0]
 800fb7a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800fb7e:	2300      	movs	r3, #0
 800fb80:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800fb84:	e7f7      	b.n	800fb76 <_Balloc+0x66>
 800fb86:	bf00      	nop
 800fb88:	08011121 	.word	0x08011121
 800fb8c:	080111a1 	.word	0x080111a1

0800fb90 <_Bfree>:
 800fb90:	b570      	push	{r4, r5, r6, lr}
 800fb92:	69c6      	ldr	r6, [r0, #28]
 800fb94:	4605      	mov	r5, r0
 800fb96:	460c      	mov	r4, r1
 800fb98:	b976      	cbnz	r6, 800fbb8 <_Bfree+0x28>
 800fb9a:	2010      	movs	r0, #16
 800fb9c:	f7ff ff02 	bl	800f9a4 <malloc>
 800fba0:	4602      	mov	r2, r0
 800fba2:	61e8      	str	r0, [r5, #28]
 800fba4:	b920      	cbnz	r0, 800fbb0 <_Bfree+0x20>
 800fba6:	4b09      	ldr	r3, [pc, #36]	@ (800fbcc <_Bfree+0x3c>)
 800fba8:	4809      	ldr	r0, [pc, #36]	@ (800fbd0 <_Bfree+0x40>)
 800fbaa:	218f      	movs	r1, #143	@ 0x8f
 800fbac:	f000 fd58 	bl	8010660 <__assert_func>
 800fbb0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800fbb4:	6006      	str	r6, [r0, #0]
 800fbb6:	60c6      	str	r6, [r0, #12]
 800fbb8:	b13c      	cbz	r4, 800fbca <_Bfree+0x3a>
 800fbba:	69eb      	ldr	r3, [r5, #28]
 800fbbc:	6862      	ldr	r2, [r4, #4]
 800fbbe:	68db      	ldr	r3, [r3, #12]
 800fbc0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800fbc4:	6021      	str	r1, [r4, #0]
 800fbc6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800fbca:	bd70      	pop	{r4, r5, r6, pc}
 800fbcc:	08011121 	.word	0x08011121
 800fbd0:	080111a1 	.word	0x080111a1

0800fbd4 <__multadd>:
 800fbd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fbd8:	690d      	ldr	r5, [r1, #16]
 800fbda:	4607      	mov	r7, r0
 800fbdc:	460c      	mov	r4, r1
 800fbde:	461e      	mov	r6, r3
 800fbe0:	f101 0c14 	add.w	ip, r1, #20
 800fbe4:	2000      	movs	r0, #0
 800fbe6:	f8dc 3000 	ldr.w	r3, [ip]
 800fbea:	b299      	uxth	r1, r3
 800fbec:	fb02 6101 	mla	r1, r2, r1, r6
 800fbf0:	0c1e      	lsrs	r6, r3, #16
 800fbf2:	0c0b      	lsrs	r3, r1, #16
 800fbf4:	fb02 3306 	mla	r3, r2, r6, r3
 800fbf8:	b289      	uxth	r1, r1
 800fbfa:	3001      	adds	r0, #1
 800fbfc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800fc00:	4285      	cmp	r5, r0
 800fc02:	f84c 1b04 	str.w	r1, [ip], #4
 800fc06:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800fc0a:	dcec      	bgt.n	800fbe6 <__multadd+0x12>
 800fc0c:	b30e      	cbz	r6, 800fc52 <__multadd+0x7e>
 800fc0e:	68a3      	ldr	r3, [r4, #8]
 800fc10:	42ab      	cmp	r3, r5
 800fc12:	dc19      	bgt.n	800fc48 <__multadd+0x74>
 800fc14:	6861      	ldr	r1, [r4, #4]
 800fc16:	4638      	mov	r0, r7
 800fc18:	3101      	adds	r1, #1
 800fc1a:	f7ff ff79 	bl	800fb10 <_Balloc>
 800fc1e:	4680      	mov	r8, r0
 800fc20:	b928      	cbnz	r0, 800fc2e <__multadd+0x5a>
 800fc22:	4602      	mov	r2, r0
 800fc24:	4b0c      	ldr	r3, [pc, #48]	@ (800fc58 <__multadd+0x84>)
 800fc26:	480d      	ldr	r0, [pc, #52]	@ (800fc5c <__multadd+0x88>)
 800fc28:	21ba      	movs	r1, #186	@ 0xba
 800fc2a:	f000 fd19 	bl	8010660 <__assert_func>
 800fc2e:	6922      	ldr	r2, [r4, #16]
 800fc30:	3202      	adds	r2, #2
 800fc32:	f104 010c 	add.w	r1, r4, #12
 800fc36:	0092      	lsls	r2, r2, #2
 800fc38:	300c      	adds	r0, #12
 800fc3a:	f7ff f800 	bl	800ec3e <memcpy>
 800fc3e:	4621      	mov	r1, r4
 800fc40:	4638      	mov	r0, r7
 800fc42:	f7ff ffa5 	bl	800fb90 <_Bfree>
 800fc46:	4644      	mov	r4, r8
 800fc48:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800fc4c:	3501      	adds	r5, #1
 800fc4e:	615e      	str	r6, [r3, #20]
 800fc50:	6125      	str	r5, [r4, #16]
 800fc52:	4620      	mov	r0, r4
 800fc54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fc58:	08011190 	.word	0x08011190
 800fc5c:	080111a1 	.word	0x080111a1

0800fc60 <__hi0bits>:
 800fc60:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800fc64:	4603      	mov	r3, r0
 800fc66:	bf36      	itet	cc
 800fc68:	0403      	lslcc	r3, r0, #16
 800fc6a:	2000      	movcs	r0, #0
 800fc6c:	2010      	movcc	r0, #16
 800fc6e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800fc72:	bf3c      	itt	cc
 800fc74:	021b      	lslcc	r3, r3, #8
 800fc76:	3008      	addcc	r0, #8
 800fc78:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800fc7c:	bf3c      	itt	cc
 800fc7e:	011b      	lslcc	r3, r3, #4
 800fc80:	3004      	addcc	r0, #4
 800fc82:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800fc86:	bf3c      	itt	cc
 800fc88:	009b      	lslcc	r3, r3, #2
 800fc8a:	3002      	addcc	r0, #2
 800fc8c:	2b00      	cmp	r3, #0
 800fc8e:	db05      	blt.n	800fc9c <__hi0bits+0x3c>
 800fc90:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800fc94:	f100 0001 	add.w	r0, r0, #1
 800fc98:	bf08      	it	eq
 800fc9a:	2020      	moveq	r0, #32
 800fc9c:	4770      	bx	lr

0800fc9e <__lo0bits>:
 800fc9e:	6803      	ldr	r3, [r0, #0]
 800fca0:	4602      	mov	r2, r0
 800fca2:	f013 0007 	ands.w	r0, r3, #7
 800fca6:	d00b      	beq.n	800fcc0 <__lo0bits+0x22>
 800fca8:	07d9      	lsls	r1, r3, #31
 800fcaa:	d421      	bmi.n	800fcf0 <__lo0bits+0x52>
 800fcac:	0798      	lsls	r0, r3, #30
 800fcae:	bf49      	itett	mi
 800fcb0:	085b      	lsrmi	r3, r3, #1
 800fcb2:	089b      	lsrpl	r3, r3, #2
 800fcb4:	2001      	movmi	r0, #1
 800fcb6:	6013      	strmi	r3, [r2, #0]
 800fcb8:	bf5c      	itt	pl
 800fcba:	6013      	strpl	r3, [r2, #0]
 800fcbc:	2002      	movpl	r0, #2
 800fcbe:	4770      	bx	lr
 800fcc0:	b299      	uxth	r1, r3
 800fcc2:	b909      	cbnz	r1, 800fcc8 <__lo0bits+0x2a>
 800fcc4:	0c1b      	lsrs	r3, r3, #16
 800fcc6:	2010      	movs	r0, #16
 800fcc8:	b2d9      	uxtb	r1, r3
 800fcca:	b909      	cbnz	r1, 800fcd0 <__lo0bits+0x32>
 800fccc:	3008      	adds	r0, #8
 800fcce:	0a1b      	lsrs	r3, r3, #8
 800fcd0:	0719      	lsls	r1, r3, #28
 800fcd2:	bf04      	itt	eq
 800fcd4:	091b      	lsreq	r3, r3, #4
 800fcd6:	3004      	addeq	r0, #4
 800fcd8:	0799      	lsls	r1, r3, #30
 800fcda:	bf04      	itt	eq
 800fcdc:	089b      	lsreq	r3, r3, #2
 800fcde:	3002      	addeq	r0, #2
 800fce0:	07d9      	lsls	r1, r3, #31
 800fce2:	d403      	bmi.n	800fcec <__lo0bits+0x4e>
 800fce4:	085b      	lsrs	r3, r3, #1
 800fce6:	f100 0001 	add.w	r0, r0, #1
 800fcea:	d003      	beq.n	800fcf4 <__lo0bits+0x56>
 800fcec:	6013      	str	r3, [r2, #0]
 800fcee:	4770      	bx	lr
 800fcf0:	2000      	movs	r0, #0
 800fcf2:	4770      	bx	lr
 800fcf4:	2020      	movs	r0, #32
 800fcf6:	4770      	bx	lr

0800fcf8 <__i2b>:
 800fcf8:	b510      	push	{r4, lr}
 800fcfa:	460c      	mov	r4, r1
 800fcfc:	2101      	movs	r1, #1
 800fcfe:	f7ff ff07 	bl	800fb10 <_Balloc>
 800fd02:	4602      	mov	r2, r0
 800fd04:	b928      	cbnz	r0, 800fd12 <__i2b+0x1a>
 800fd06:	4b05      	ldr	r3, [pc, #20]	@ (800fd1c <__i2b+0x24>)
 800fd08:	4805      	ldr	r0, [pc, #20]	@ (800fd20 <__i2b+0x28>)
 800fd0a:	f240 1145 	movw	r1, #325	@ 0x145
 800fd0e:	f000 fca7 	bl	8010660 <__assert_func>
 800fd12:	2301      	movs	r3, #1
 800fd14:	6144      	str	r4, [r0, #20]
 800fd16:	6103      	str	r3, [r0, #16]
 800fd18:	bd10      	pop	{r4, pc}
 800fd1a:	bf00      	nop
 800fd1c:	08011190 	.word	0x08011190
 800fd20:	080111a1 	.word	0x080111a1

0800fd24 <__multiply>:
 800fd24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fd28:	4617      	mov	r7, r2
 800fd2a:	690a      	ldr	r2, [r1, #16]
 800fd2c:	693b      	ldr	r3, [r7, #16]
 800fd2e:	429a      	cmp	r2, r3
 800fd30:	bfa8      	it	ge
 800fd32:	463b      	movge	r3, r7
 800fd34:	4689      	mov	r9, r1
 800fd36:	bfa4      	itt	ge
 800fd38:	460f      	movge	r7, r1
 800fd3a:	4699      	movge	r9, r3
 800fd3c:	693d      	ldr	r5, [r7, #16]
 800fd3e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800fd42:	68bb      	ldr	r3, [r7, #8]
 800fd44:	6879      	ldr	r1, [r7, #4]
 800fd46:	eb05 060a 	add.w	r6, r5, sl
 800fd4a:	42b3      	cmp	r3, r6
 800fd4c:	b085      	sub	sp, #20
 800fd4e:	bfb8      	it	lt
 800fd50:	3101      	addlt	r1, #1
 800fd52:	f7ff fedd 	bl	800fb10 <_Balloc>
 800fd56:	b930      	cbnz	r0, 800fd66 <__multiply+0x42>
 800fd58:	4602      	mov	r2, r0
 800fd5a:	4b41      	ldr	r3, [pc, #260]	@ (800fe60 <__multiply+0x13c>)
 800fd5c:	4841      	ldr	r0, [pc, #260]	@ (800fe64 <__multiply+0x140>)
 800fd5e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800fd62:	f000 fc7d 	bl	8010660 <__assert_func>
 800fd66:	f100 0414 	add.w	r4, r0, #20
 800fd6a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800fd6e:	4623      	mov	r3, r4
 800fd70:	2200      	movs	r2, #0
 800fd72:	4573      	cmp	r3, lr
 800fd74:	d320      	bcc.n	800fdb8 <__multiply+0x94>
 800fd76:	f107 0814 	add.w	r8, r7, #20
 800fd7a:	f109 0114 	add.w	r1, r9, #20
 800fd7e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800fd82:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800fd86:	9302      	str	r3, [sp, #8]
 800fd88:	1beb      	subs	r3, r5, r7
 800fd8a:	3b15      	subs	r3, #21
 800fd8c:	f023 0303 	bic.w	r3, r3, #3
 800fd90:	3304      	adds	r3, #4
 800fd92:	3715      	adds	r7, #21
 800fd94:	42bd      	cmp	r5, r7
 800fd96:	bf38      	it	cc
 800fd98:	2304      	movcc	r3, #4
 800fd9a:	9301      	str	r3, [sp, #4]
 800fd9c:	9b02      	ldr	r3, [sp, #8]
 800fd9e:	9103      	str	r1, [sp, #12]
 800fda0:	428b      	cmp	r3, r1
 800fda2:	d80c      	bhi.n	800fdbe <__multiply+0x9a>
 800fda4:	2e00      	cmp	r6, #0
 800fda6:	dd03      	ble.n	800fdb0 <__multiply+0x8c>
 800fda8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800fdac:	2b00      	cmp	r3, #0
 800fdae:	d055      	beq.n	800fe5c <__multiply+0x138>
 800fdb0:	6106      	str	r6, [r0, #16]
 800fdb2:	b005      	add	sp, #20
 800fdb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fdb8:	f843 2b04 	str.w	r2, [r3], #4
 800fdbc:	e7d9      	b.n	800fd72 <__multiply+0x4e>
 800fdbe:	f8b1 a000 	ldrh.w	sl, [r1]
 800fdc2:	f1ba 0f00 	cmp.w	sl, #0
 800fdc6:	d01f      	beq.n	800fe08 <__multiply+0xe4>
 800fdc8:	46c4      	mov	ip, r8
 800fdca:	46a1      	mov	r9, r4
 800fdcc:	2700      	movs	r7, #0
 800fdce:	f85c 2b04 	ldr.w	r2, [ip], #4
 800fdd2:	f8d9 3000 	ldr.w	r3, [r9]
 800fdd6:	fa1f fb82 	uxth.w	fp, r2
 800fdda:	b29b      	uxth	r3, r3
 800fddc:	fb0a 330b 	mla	r3, sl, fp, r3
 800fde0:	443b      	add	r3, r7
 800fde2:	f8d9 7000 	ldr.w	r7, [r9]
 800fde6:	0c12      	lsrs	r2, r2, #16
 800fde8:	0c3f      	lsrs	r7, r7, #16
 800fdea:	fb0a 7202 	mla	r2, sl, r2, r7
 800fdee:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800fdf2:	b29b      	uxth	r3, r3
 800fdf4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800fdf8:	4565      	cmp	r5, ip
 800fdfa:	f849 3b04 	str.w	r3, [r9], #4
 800fdfe:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800fe02:	d8e4      	bhi.n	800fdce <__multiply+0xaa>
 800fe04:	9b01      	ldr	r3, [sp, #4]
 800fe06:	50e7      	str	r7, [r4, r3]
 800fe08:	9b03      	ldr	r3, [sp, #12]
 800fe0a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800fe0e:	3104      	adds	r1, #4
 800fe10:	f1b9 0f00 	cmp.w	r9, #0
 800fe14:	d020      	beq.n	800fe58 <__multiply+0x134>
 800fe16:	6823      	ldr	r3, [r4, #0]
 800fe18:	4647      	mov	r7, r8
 800fe1a:	46a4      	mov	ip, r4
 800fe1c:	f04f 0a00 	mov.w	sl, #0
 800fe20:	f8b7 b000 	ldrh.w	fp, [r7]
 800fe24:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800fe28:	fb09 220b 	mla	r2, r9, fp, r2
 800fe2c:	4452      	add	r2, sl
 800fe2e:	b29b      	uxth	r3, r3
 800fe30:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800fe34:	f84c 3b04 	str.w	r3, [ip], #4
 800fe38:	f857 3b04 	ldr.w	r3, [r7], #4
 800fe3c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800fe40:	f8bc 3000 	ldrh.w	r3, [ip]
 800fe44:	fb09 330a 	mla	r3, r9, sl, r3
 800fe48:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800fe4c:	42bd      	cmp	r5, r7
 800fe4e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800fe52:	d8e5      	bhi.n	800fe20 <__multiply+0xfc>
 800fe54:	9a01      	ldr	r2, [sp, #4]
 800fe56:	50a3      	str	r3, [r4, r2]
 800fe58:	3404      	adds	r4, #4
 800fe5a:	e79f      	b.n	800fd9c <__multiply+0x78>
 800fe5c:	3e01      	subs	r6, #1
 800fe5e:	e7a1      	b.n	800fda4 <__multiply+0x80>
 800fe60:	08011190 	.word	0x08011190
 800fe64:	080111a1 	.word	0x080111a1

0800fe68 <__pow5mult>:
 800fe68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fe6c:	4615      	mov	r5, r2
 800fe6e:	f012 0203 	ands.w	r2, r2, #3
 800fe72:	4607      	mov	r7, r0
 800fe74:	460e      	mov	r6, r1
 800fe76:	d007      	beq.n	800fe88 <__pow5mult+0x20>
 800fe78:	4c25      	ldr	r4, [pc, #148]	@ (800ff10 <__pow5mult+0xa8>)
 800fe7a:	3a01      	subs	r2, #1
 800fe7c:	2300      	movs	r3, #0
 800fe7e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800fe82:	f7ff fea7 	bl	800fbd4 <__multadd>
 800fe86:	4606      	mov	r6, r0
 800fe88:	10ad      	asrs	r5, r5, #2
 800fe8a:	d03d      	beq.n	800ff08 <__pow5mult+0xa0>
 800fe8c:	69fc      	ldr	r4, [r7, #28]
 800fe8e:	b97c      	cbnz	r4, 800feb0 <__pow5mult+0x48>
 800fe90:	2010      	movs	r0, #16
 800fe92:	f7ff fd87 	bl	800f9a4 <malloc>
 800fe96:	4602      	mov	r2, r0
 800fe98:	61f8      	str	r0, [r7, #28]
 800fe9a:	b928      	cbnz	r0, 800fea8 <__pow5mult+0x40>
 800fe9c:	4b1d      	ldr	r3, [pc, #116]	@ (800ff14 <__pow5mult+0xac>)
 800fe9e:	481e      	ldr	r0, [pc, #120]	@ (800ff18 <__pow5mult+0xb0>)
 800fea0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800fea4:	f000 fbdc 	bl	8010660 <__assert_func>
 800fea8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800feac:	6004      	str	r4, [r0, #0]
 800feae:	60c4      	str	r4, [r0, #12]
 800feb0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800feb4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800feb8:	b94c      	cbnz	r4, 800fece <__pow5mult+0x66>
 800feba:	f240 2171 	movw	r1, #625	@ 0x271
 800febe:	4638      	mov	r0, r7
 800fec0:	f7ff ff1a 	bl	800fcf8 <__i2b>
 800fec4:	2300      	movs	r3, #0
 800fec6:	f8c8 0008 	str.w	r0, [r8, #8]
 800feca:	4604      	mov	r4, r0
 800fecc:	6003      	str	r3, [r0, #0]
 800fece:	f04f 0900 	mov.w	r9, #0
 800fed2:	07eb      	lsls	r3, r5, #31
 800fed4:	d50a      	bpl.n	800feec <__pow5mult+0x84>
 800fed6:	4631      	mov	r1, r6
 800fed8:	4622      	mov	r2, r4
 800feda:	4638      	mov	r0, r7
 800fedc:	f7ff ff22 	bl	800fd24 <__multiply>
 800fee0:	4631      	mov	r1, r6
 800fee2:	4680      	mov	r8, r0
 800fee4:	4638      	mov	r0, r7
 800fee6:	f7ff fe53 	bl	800fb90 <_Bfree>
 800feea:	4646      	mov	r6, r8
 800feec:	106d      	asrs	r5, r5, #1
 800feee:	d00b      	beq.n	800ff08 <__pow5mult+0xa0>
 800fef0:	6820      	ldr	r0, [r4, #0]
 800fef2:	b938      	cbnz	r0, 800ff04 <__pow5mult+0x9c>
 800fef4:	4622      	mov	r2, r4
 800fef6:	4621      	mov	r1, r4
 800fef8:	4638      	mov	r0, r7
 800fefa:	f7ff ff13 	bl	800fd24 <__multiply>
 800fefe:	6020      	str	r0, [r4, #0]
 800ff00:	f8c0 9000 	str.w	r9, [r0]
 800ff04:	4604      	mov	r4, r0
 800ff06:	e7e4      	b.n	800fed2 <__pow5mult+0x6a>
 800ff08:	4630      	mov	r0, r6
 800ff0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ff0e:	bf00      	nop
 800ff10:	08011254 	.word	0x08011254
 800ff14:	08011121 	.word	0x08011121
 800ff18:	080111a1 	.word	0x080111a1

0800ff1c <__lshift>:
 800ff1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ff20:	460c      	mov	r4, r1
 800ff22:	6849      	ldr	r1, [r1, #4]
 800ff24:	6923      	ldr	r3, [r4, #16]
 800ff26:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ff2a:	68a3      	ldr	r3, [r4, #8]
 800ff2c:	4607      	mov	r7, r0
 800ff2e:	4691      	mov	r9, r2
 800ff30:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ff34:	f108 0601 	add.w	r6, r8, #1
 800ff38:	42b3      	cmp	r3, r6
 800ff3a:	db0b      	blt.n	800ff54 <__lshift+0x38>
 800ff3c:	4638      	mov	r0, r7
 800ff3e:	f7ff fde7 	bl	800fb10 <_Balloc>
 800ff42:	4605      	mov	r5, r0
 800ff44:	b948      	cbnz	r0, 800ff5a <__lshift+0x3e>
 800ff46:	4602      	mov	r2, r0
 800ff48:	4b28      	ldr	r3, [pc, #160]	@ (800ffec <__lshift+0xd0>)
 800ff4a:	4829      	ldr	r0, [pc, #164]	@ (800fff0 <__lshift+0xd4>)
 800ff4c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800ff50:	f000 fb86 	bl	8010660 <__assert_func>
 800ff54:	3101      	adds	r1, #1
 800ff56:	005b      	lsls	r3, r3, #1
 800ff58:	e7ee      	b.n	800ff38 <__lshift+0x1c>
 800ff5a:	2300      	movs	r3, #0
 800ff5c:	f100 0114 	add.w	r1, r0, #20
 800ff60:	f100 0210 	add.w	r2, r0, #16
 800ff64:	4618      	mov	r0, r3
 800ff66:	4553      	cmp	r3, sl
 800ff68:	db33      	blt.n	800ffd2 <__lshift+0xb6>
 800ff6a:	6920      	ldr	r0, [r4, #16]
 800ff6c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ff70:	f104 0314 	add.w	r3, r4, #20
 800ff74:	f019 091f 	ands.w	r9, r9, #31
 800ff78:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ff7c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800ff80:	d02b      	beq.n	800ffda <__lshift+0xbe>
 800ff82:	f1c9 0e20 	rsb	lr, r9, #32
 800ff86:	468a      	mov	sl, r1
 800ff88:	2200      	movs	r2, #0
 800ff8a:	6818      	ldr	r0, [r3, #0]
 800ff8c:	fa00 f009 	lsl.w	r0, r0, r9
 800ff90:	4310      	orrs	r0, r2
 800ff92:	f84a 0b04 	str.w	r0, [sl], #4
 800ff96:	f853 2b04 	ldr.w	r2, [r3], #4
 800ff9a:	459c      	cmp	ip, r3
 800ff9c:	fa22 f20e 	lsr.w	r2, r2, lr
 800ffa0:	d8f3      	bhi.n	800ff8a <__lshift+0x6e>
 800ffa2:	ebac 0304 	sub.w	r3, ip, r4
 800ffa6:	3b15      	subs	r3, #21
 800ffa8:	f023 0303 	bic.w	r3, r3, #3
 800ffac:	3304      	adds	r3, #4
 800ffae:	f104 0015 	add.w	r0, r4, #21
 800ffb2:	4560      	cmp	r0, ip
 800ffb4:	bf88      	it	hi
 800ffb6:	2304      	movhi	r3, #4
 800ffb8:	50ca      	str	r2, [r1, r3]
 800ffba:	b10a      	cbz	r2, 800ffc0 <__lshift+0xa4>
 800ffbc:	f108 0602 	add.w	r6, r8, #2
 800ffc0:	3e01      	subs	r6, #1
 800ffc2:	4638      	mov	r0, r7
 800ffc4:	612e      	str	r6, [r5, #16]
 800ffc6:	4621      	mov	r1, r4
 800ffc8:	f7ff fde2 	bl	800fb90 <_Bfree>
 800ffcc:	4628      	mov	r0, r5
 800ffce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ffd2:	f842 0f04 	str.w	r0, [r2, #4]!
 800ffd6:	3301      	adds	r3, #1
 800ffd8:	e7c5      	b.n	800ff66 <__lshift+0x4a>
 800ffda:	3904      	subs	r1, #4
 800ffdc:	f853 2b04 	ldr.w	r2, [r3], #4
 800ffe0:	f841 2f04 	str.w	r2, [r1, #4]!
 800ffe4:	459c      	cmp	ip, r3
 800ffe6:	d8f9      	bhi.n	800ffdc <__lshift+0xc0>
 800ffe8:	e7ea      	b.n	800ffc0 <__lshift+0xa4>
 800ffea:	bf00      	nop
 800ffec:	08011190 	.word	0x08011190
 800fff0:	080111a1 	.word	0x080111a1

0800fff4 <__mcmp>:
 800fff4:	690a      	ldr	r2, [r1, #16]
 800fff6:	4603      	mov	r3, r0
 800fff8:	6900      	ldr	r0, [r0, #16]
 800fffa:	1a80      	subs	r0, r0, r2
 800fffc:	b530      	push	{r4, r5, lr}
 800fffe:	d10e      	bne.n	801001e <__mcmp+0x2a>
 8010000:	3314      	adds	r3, #20
 8010002:	3114      	adds	r1, #20
 8010004:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8010008:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 801000c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8010010:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8010014:	4295      	cmp	r5, r2
 8010016:	d003      	beq.n	8010020 <__mcmp+0x2c>
 8010018:	d205      	bcs.n	8010026 <__mcmp+0x32>
 801001a:	f04f 30ff 	mov.w	r0, #4294967295
 801001e:	bd30      	pop	{r4, r5, pc}
 8010020:	42a3      	cmp	r3, r4
 8010022:	d3f3      	bcc.n	801000c <__mcmp+0x18>
 8010024:	e7fb      	b.n	801001e <__mcmp+0x2a>
 8010026:	2001      	movs	r0, #1
 8010028:	e7f9      	b.n	801001e <__mcmp+0x2a>
	...

0801002c <__mdiff>:
 801002c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010030:	4689      	mov	r9, r1
 8010032:	4606      	mov	r6, r0
 8010034:	4611      	mov	r1, r2
 8010036:	4648      	mov	r0, r9
 8010038:	4614      	mov	r4, r2
 801003a:	f7ff ffdb 	bl	800fff4 <__mcmp>
 801003e:	1e05      	subs	r5, r0, #0
 8010040:	d112      	bne.n	8010068 <__mdiff+0x3c>
 8010042:	4629      	mov	r1, r5
 8010044:	4630      	mov	r0, r6
 8010046:	f7ff fd63 	bl	800fb10 <_Balloc>
 801004a:	4602      	mov	r2, r0
 801004c:	b928      	cbnz	r0, 801005a <__mdiff+0x2e>
 801004e:	4b3f      	ldr	r3, [pc, #252]	@ (801014c <__mdiff+0x120>)
 8010050:	f240 2137 	movw	r1, #567	@ 0x237
 8010054:	483e      	ldr	r0, [pc, #248]	@ (8010150 <__mdiff+0x124>)
 8010056:	f000 fb03 	bl	8010660 <__assert_func>
 801005a:	2301      	movs	r3, #1
 801005c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8010060:	4610      	mov	r0, r2
 8010062:	b003      	add	sp, #12
 8010064:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010068:	bfbc      	itt	lt
 801006a:	464b      	movlt	r3, r9
 801006c:	46a1      	movlt	r9, r4
 801006e:	4630      	mov	r0, r6
 8010070:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8010074:	bfba      	itte	lt
 8010076:	461c      	movlt	r4, r3
 8010078:	2501      	movlt	r5, #1
 801007a:	2500      	movge	r5, #0
 801007c:	f7ff fd48 	bl	800fb10 <_Balloc>
 8010080:	4602      	mov	r2, r0
 8010082:	b918      	cbnz	r0, 801008c <__mdiff+0x60>
 8010084:	4b31      	ldr	r3, [pc, #196]	@ (801014c <__mdiff+0x120>)
 8010086:	f240 2145 	movw	r1, #581	@ 0x245
 801008a:	e7e3      	b.n	8010054 <__mdiff+0x28>
 801008c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8010090:	6926      	ldr	r6, [r4, #16]
 8010092:	60c5      	str	r5, [r0, #12]
 8010094:	f109 0310 	add.w	r3, r9, #16
 8010098:	f109 0514 	add.w	r5, r9, #20
 801009c:	f104 0e14 	add.w	lr, r4, #20
 80100a0:	f100 0b14 	add.w	fp, r0, #20
 80100a4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80100a8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80100ac:	9301      	str	r3, [sp, #4]
 80100ae:	46d9      	mov	r9, fp
 80100b0:	f04f 0c00 	mov.w	ip, #0
 80100b4:	9b01      	ldr	r3, [sp, #4]
 80100b6:	f85e 0b04 	ldr.w	r0, [lr], #4
 80100ba:	f853 af04 	ldr.w	sl, [r3, #4]!
 80100be:	9301      	str	r3, [sp, #4]
 80100c0:	fa1f f38a 	uxth.w	r3, sl
 80100c4:	4619      	mov	r1, r3
 80100c6:	b283      	uxth	r3, r0
 80100c8:	1acb      	subs	r3, r1, r3
 80100ca:	0c00      	lsrs	r0, r0, #16
 80100cc:	4463      	add	r3, ip
 80100ce:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80100d2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80100d6:	b29b      	uxth	r3, r3
 80100d8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80100dc:	4576      	cmp	r6, lr
 80100de:	f849 3b04 	str.w	r3, [r9], #4
 80100e2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80100e6:	d8e5      	bhi.n	80100b4 <__mdiff+0x88>
 80100e8:	1b33      	subs	r3, r6, r4
 80100ea:	3b15      	subs	r3, #21
 80100ec:	f023 0303 	bic.w	r3, r3, #3
 80100f0:	3415      	adds	r4, #21
 80100f2:	3304      	adds	r3, #4
 80100f4:	42a6      	cmp	r6, r4
 80100f6:	bf38      	it	cc
 80100f8:	2304      	movcc	r3, #4
 80100fa:	441d      	add	r5, r3
 80100fc:	445b      	add	r3, fp
 80100fe:	461e      	mov	r6, r3
 8010100:	462c      	mov	r4, r5
 8010102:	4544      	cmp	r4, r8
 8010104:	d30e      	bcc.n	8010124 <__mdiff+0xf8>
 8010106:	f108 0103 	add.w	r1, r8, #3
 801010a:	1b49      	subs	r1, r1, r5
 801010c:	f021 0103 	bic.w	r1, r1, #3
 8010110:	3d03      	subs	r5, #3
 8010112:	45a8      	cmp	r8, r5
 8010114:	bf38      	it	cc
 8010116:	2100      	movcc	r1, #0
 8010118:	440b      	add	r3, r1
 801011a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801011e:	b191      	cbz	r1, 8010146 <__mdiff+0x11a>
 8010120:	6117      	str	r7, [r2, #16]
 8010122:	e79d      	b.n	8010060 <__mdiff+0x34>
 8010124:	f854 1b04 	ldr.w	r1, [r4], #4
 8010128:	46e6      	mov	lr, ip
 801012a:	0c08      	lsrs	r0, r1, #16
 801012c:	fa1c fc81 	uxtah	ip, ip, r1
 8010130:	4471      	add	r1, lr
 8010132:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8010136:	b289      	uxth	r1, r1
 8010138:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 801013c:	f846 1b04 	str.w	r1, [r6], #4
 8010140:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8010144:	e7dd      	b.n	8010102 <__mdiff+0xd6>
 8010146:	3f01      	subs	r7, #1
 8010148:	e7e7      	b.n	801011a <__mdiff+0xee>
 801014a:	bf00      	nop
 801014c:	08011190 	.word	0x08011190
 8010150:	080111a1 	.word	0x080111a1

08010154 <__d2b>:
 8010154:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8010158:	460f      	mov	r7, r1
 801015a:	2101      	movs	r1, #1
 801015c:	ec59 8b10 	vmov	r8, r9, d0
 8010160:	4616      	mov	r6, r2
 8010162:	f7ff fcd5 	bl	800fb10 <_Balloc>
 8010166:	4604      	mov	r4, r0
 8010168:	b930      	cbnz	r0, 8010178 <__d2b+0x24>
 801016a:	4602      	mov	r2, r0
 801016c:	4b23      	ldr	r3, [pc, #140]	@ (80101fc <__d2b+0xa8>)
 801016e:	4824      	ldr	r0, [pc, #144]	@ (8010200 <__d2b+0xac>)
 8010170:	f240 310f 	movw	r1, #783	@ 0x30f
 8010174:	f000 fa74 	bl	8010660 <__assert_func>
 8010178:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801017c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8010180:	b10d      	cbz	r5, 8010186 <__d2b+0x32>
 8010182:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8010186:	9301      	str	r3, [sp, #4]
 8010188:	f1b8 0300 	subs.w	r3, r8, #0
 801018c:	d023      	beq.n	80101d6 <__d2b+0x82>
 801018e:	4668      	mov	r0, sp
 8010190:	9300      	str	r3, [sp, #0]
 8010192:	f7ff fd84 	bl	800fc9e <__lo0bits>
 8010196:	e9dd 1200 	ldrd	r1, r2, [sp]
 801019a:	b1d0      	cbz	r0, 80101d2 <__d2b+0x7e>
 801019c:	f1c0 0320 	rsb	r3, r0, #32
 80101a0:	fa02 f303 	lsl.w	r3, r2, r3
 80101a4:	430b      	orrs	r3, r1
 80101a6:	40c2      	lsrs	r2, r0
 80101a8:	6163      	str	r3, [r4, #20]
 80101aa:	9201      	str	r2, [sp, #4]
 80101ac:	9b01      	ldr	r3, [sp, #4]
 80101ae:	61a3      	str	r3, [r4, #24]
 80101b0:	2b00      	cmp	r3, #0
 80101b2:	bf0c      	ite	eq
 80101b4:	2201      	moveq	r2, #1
 80101b6:	2202      	movne	r2, #2
 80101b8:	6122      	str	r2, [r4, #16]
 80101ba:	b1a5      	cbz	r5, 80101e6 <__d2b+0x92>
 80101bc:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80101c0:	4405      	add	r5, r0
 80101c2:	603d      	str	r5, [r7, #0]
 80101c4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80101c8:	6030      	str	r0, [r6, #0]
 80101ca:	4620      	mov	r0, r4
 80101cc:	b003      	add	sp, #12
 80101ce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80101d2:	6161      	str	r1, [r4, #20]
 80101d4:	e7ea      	b.n	80101ac <__d2b+0x58>
 80101d6:	a801      	add	r0, sp, #4
 80101d8:	f7ff fd61 	bl	800fc9e <__lo0bits>
 80101dc:	9b01      	ldr	r3, [sp, #4]
 80101de:	6163      	str	r3, [r4, #20]
 80101e0:	3020      	adds	r0, #32
 80101e2:	2201      	movs	r2, #1
 80101e4:	e7e8      	b.n	80101b8 <__d2b+0x64>
 80101e6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80101ea:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80101ee:	6038      	str	r0, [r7, #0]
 80101f0:	6918      	ldr	r0, [r3, #16]
 80101f2:	f7ff fd35 	bl	800fc60 <__hi0bits>
 80101f6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80101fa:	e7e5      	b.n	80101c8 <__d2b+0x74>
 80101fc:	08011190 	.word	0x08011190
 8010200:	080111a1 	.word	0x080111a1

08010204 <__ssputs_r>:
 8010204:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010208:	688e      	ldr	r6, [r1, #8]
 801020a:	461f      	mov	r7, r3
 801020c:	42be      	cmp	r6, r7
 801020e:	680b      	ldr	r3, [r1, #0]
 8010210:	4682      	mov	sl, r0
 8010212:	460c      	mov	r4, r1
 8010214:	4690      	mov	r8, r2
 8010216:	d82d      	bhi.n	8010274 <__ssputs_r+0x70>
 8010218:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801021c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8010220:	d026      	beq.n	8010270 <__ssputs_r+0x6c>
 8010222:	6965      	ldr	r5, [r4, #20]
 8010224:	6909      	ldr	r1, [r1, #16]
 8010226:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801022a:	eba3 0901 	sub.w	r9, r3, r1
 801022e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8010232:	1c7b      	adds	r3, r7, #1
 8010234:	444b      	add	r3, r9
 8010236:	106d      	asrs	r5, r5, #1
 8010238:	429d      	cmp	r5, r3
 801023a:	bf38      	it	cc
 801023c:	461d      	movcc	r5, r3
 801023e:	0553      	lsls	r3, r2, #21
 8010240:	d527      	bpl.n	8010292 <__ssputs_r+0x8e>
 8010242:	4629      	mov	r1, r5
 8010244:	f7ff fbd8 	bl	800f9f8 <_malloc_r>
 8010248:	4606      	mov	r6, r0
 801024a:	b360      	cbz	r0, 80102a6 <__ssputs_r+0xa2>
 801024c:	6921      	ldr	r1, [r4, #16]
 801024e:	464a      	mov	r2, r9
 8010250:	f7fe fcf5 	bl	800ec3e <memcpy>
 8010254:	89a3      	ldrh	r3, [r4, #12]
 8010256:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801025a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801025e:	81a3      	strh	r3, [r4, #12]
 8010260:	6126      	str	r6, [r4, #16]
 8010262:	6165      	str	r5, [r4, #20]
 8010264:	444e      	add	r6, r9
 8010266:	eba5 0509 	sub.w	r5, r5, r9
 801026a:	6026      	str	r6, [r4, #0]
 801026c:	60a5      	str	r5, [r4, #8]
 801026e:	463e      	mov	r6, r7
 8010270:	42be      	cmp	r6, r7
 8010272:	d900      	bls.n	8010276 <__ssputs_r+0x72>
 8010274:	463e      	mov	r6, r7
 8010276:	6820      	ldr	r0, [r4, #0]
 8010278:	4632      	mov	r2, r6
 801027a:	4641      	mov	r1, r8
 801027c:	f000 f9c6 	bl	801060c <memmove>
 8010280:	68a3      	ldr	r3, [r4, #8]
 8010282:	1b9b      	subs	r3, r3, r6
 8010284:	60a3      	str	r3, [r4, #8]
 8010286:	6823      	ldr	r3, [r4, #0]
 8010288:	4433      	add	r3, r6
 801028a:	6023      	str	r3, [r4, #0]
 801028c:	2000      	movs	r0, #0
 801028e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010292:	462a      	mov	r2, r5
 8010294:	f000 fa28 	bl	80106e8 <_realloc_r>
 8010298:	4606      	mov	r6, r0
 801029a:	2800      	cmp	r0, #0
 801029c:	d1e0      	bne.n	8010260 <__ssputs_r+0x5c>
 801029e:	6921      	ldr	r1, [r4, #16]
 80102a0:	4650      	mov	r0, sl
 80102a2:	f7ff fb35 	bl	800f910 <_free_r>
 80102a6:	230c      	movs	r3, #12
 80102a8:	f8ca 3000 	str.w	r3, [sl]
 80102ac:	89a3      	ldrh	r3, [r4, #12]
 80102ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80102b2:	81a3      	strh	r3, [r4, #12]
 80102b4:	f04f 30ff 	mov.w	r0, #4294967295
 80102b8:	e7e9      	b.n	801028e <__ssputs_r+0x8a>
	...

080102bc <_svfiprintf_r>:
 80102bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80102c0:	4698      	mov	r8, r3
 80102c2:	898b      	ldrh	r3, [r1, #12]
 80102c4:	061b      	lsls	r3, r3, #24
 80102c6:	b09d      	sub	sp, #116	@ 0x74
 80102c8:	4607      	mov	r7, r0
 80102ca:	460d      	mov	r5, r1
 80102cc:	4614      	mov	r4, r2
 80102ce:	d510      	bpl.n	80102f2 <_svfiprintf_r+0x36>
 80102d0:	690b      	ldr	r3, [r1, #16]
 80102d2:	b973      	cbnz	r3, 80102f2 <_svfiprintf_r+0x36>
 80102d4:	2140      	movs	r1, #64	@ 0x40
 80102d6:	f7ff fb8f 	bl	800f9f8 <_malloc_r>
 80102da:	6028      	str	r0, [r5, #0]
 80102dc:	6128      	str	r0, [r5, #16]
 80102de:	b930      	cbnz	r0, 80102ee <_svfiprintf_r+0x32>
 80102e0:	230c      	movs	r3, #12
 80102e2:	603b      	str	r3, [r7, #0]
 80102e4:	f04f 30ff 	mov.w	r0, #4294967295
 80102e8:	b01d      	add	sp, #116	@ 0x74
 80102ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80102ee:	2340      	movs	r3, #64	@ 0x40
 80102f0:	616b      	str	r3, [r5, #20]
 80102f2:	2300      	movs	r3, #0
 80102f4:	9309      	str	r3, [sp, #36]	@ 0x24
 80102f6:	2320      	movs	r3, #32
 80102f8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80102fc:	f8cd 800c 	str.w	r8, [sp, #12]
 8010300:	2330      	movs	r3, #48	@ 0x30
 8010302:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80104a0 <_svfiprintf_r+0x1e4>
 8010306:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801030a:	f04f 0901 	mov.w	r9, #1
 801030e:	4623      	mov	r3, r4
 8010310:	469a      	mov	sl, r3
 8010312:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010316:	b10a      	cbz	r2, 801031c <_svfiprintf_r+0x60>
 8010318:	2a25      	cmp	r2, #37	@ 0x25
 801031a:	d1f9      	bne.n	8010310 <_svfiprintf_r+0x54>
 801031c:	ebba 0b04 	subs.w	fp, sl, r4
 8010320:	d00b      	beq.n	801033a <_svfiprintf_r+0x7e>
 8010322:	465b      	mov	r3, fp
 8010324:	4622      	mov	r2, r4
 8010326:	4629      	mov	r1, r5
 8010328:	4638      	mov	r0, r7
 801032a:	f7ff ff6b 	bl	8010204 <__ssputs_r>
 801032e:	3001      	adds	r0, #1
 8010330:	f000 80a7 	beq.w	8010482 <_svfiprintf_r+0x1c6>
 8010334:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010336:	445a      	add	r2, fp
 8010338:	9209      	str	r2, [sp, #36]	@ 0x24
 801033a:	f89a 3000 	ldrb.w	r3, [sl]
 801033e:	2b00      	cmp	r3, #0
 8010340:	f000 809f 	beq.w	8010482 <_svfiprintf_r+0x1c6>
 8010344:	2300      	movs	r3, #0
 8010346:	f04f 32ff 	mov.w	r2, #4294967295
 801034a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801034e:	f10a 0a01 	add.w	sl, sl, #1
 8010352:	9304      	str	r3, [sp, #16]
 8010354:	9307      	str	r3, [sp, #28]
 8010356:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801035a:	931a      	str	r3, [sp, #104]	@ 0x68
 801035c:	4654      	mov	r4, sl
 801035e:	2205      	movs	r2, #5
 8010360:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010364:	484e      	ldr	r0, [pc, #312]	@ (80104a0 <_svfiprintf_r+0x1e4>)
 8010366:	f7ef ff5b 	bl	8000220 <memchr>
 801036a:	9a04      	ldr	r2, [sp, #16]
 801036c:	b9d8      	cbnz	r0, 80103a6 <_svfiprintf_r+0xea>
 801036e:	06d0      	lsls	r0, r2, #27
 8010370:	bf44      	itt	mi
 8010372:	2320      	movmi	r3, #32
 8010374:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010378:	0711      	lsls	r1, r2, #28
 801037a:	bf44      	itt	mi
 801037c:	232b      	movmi	r3, #43	@ 0x2b
 801037e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010382:	f89a 3000 	ldrb.w	r3, [sl]
 8010386:	2b2a      	cmp	r3, #42	@ 0x2a
 8010388:	d015      	beq.n	80103b6 <_svfiprintf_r+0xfa>
 801038a:	9a07      	ldr	r2, [sp, #28]
 801038c:	4654      	mov	r4, sl
 801038e:	2000      	movs	r0, #0
 8010390:	f04f 0c0a 	mov.w	ip, #10
 8010394:	4621      	mov	r1, r4
 8010396:	f811 3b01 	ldrb.w	r3, [r1], #1
 801039a:	3b30      	subs	r3, #48	@ 0x30
 801039c:	2b09      	cmp	r3, #9
 801039e:	d94b      	bls.n	8010438 <_svfiprintf_r+0x17c>
 80103a0:	b1b0      	cbz	r0, 80103d0 <_svfiprintf_r+0x114>
 80103a2:	9207      	str	r2, [sp, #28]
 80103a4:	e014      	b.n	80103d0 <_svfiprintf_r+0x114>
 80103a6:	eba0 0308 	sub.w	r3, r0, r8
 80103aa:	fa09 f303 	lsl.w	r3, r9, r3
 80103ae:	4313      	orrs	r3, r2
 80103b0:	9304      	str	r3, [sp, #16]
 80103b2:	46a2      	mov	sl, r4
 80103b4:	e7d2      	b.n	801035c <_svfiprintf_r+0xa0>
 80103b6:	9b03      	ldr	r3, [sp, #12]
 80103b8:	1d19      	adds	r1, r3, #4
 80103ba:	681b      	ldr	r3, [r3, #0]
 80103bc:	9103      	str	r1, [sp, #12]
 80103be:	2b00      	cmp	r3, #0
 80103c0:	bfbb      	ittet	lt
 80103c2:	425b      	neglt	r3, r3
 80103c4:	f042 0202 	orrlt.w	r2, r2, #2
 80103c8:	9307      	strge	r3, [sp, #28]
 80103ca:	9307      	strlt	r3, [sp, #28]
 80103cc:	bfb8      	it	lt
 80103ce:	9204      	strlt	r2, [sp, #16]
 80103d0:	7823      	ldrb	r3, [r4, #0]
 80103d2:	2b2e      	cmp	r3, #46	@ 0x2e
 80103d4:	d10a      	bne.n	80103ec <_svfiprintf_r+0x130>
 80103d6:	7863      	ldrb	r3, [r4, #1]
 80103d8:	2b2a      	cmp	r3, #42	@ 0x2a
 80103da:	d132      	bne.n	8010442 <_svfiprintf_r+0x186>
 80103dc:	9b03      	ldr	r3, [sp, #12]
 80103de:	1d1a      	adds	r2, r3, #4
 80103e0:	681b      	ldr	r3, [r3, #0]
 80103e2:	9203      	str	r2, [sp, #12]
 80103e4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80103e8:	3402      	adds	r4, #2
 80103ea:	9305      	str	r3, [sp, #20]
 80103ec:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80104b0 <_svfiprintf_r+0x1f4>
 80103f0:	7821      	ldrb	r1, [r4, #0]
 80103f2:	2203      	movs	r2, #3
 80103f4:	4650      	mov	r0, sl
 80103f6:	f7ef ff13 	bl	8000220 <memchr>
 80103fa:	b138      	cbz	r0, 801040c <_svfiprintf_r+0x150>
 80103fc:	9b04      	ldr	r3, [sp, #16]
 80103fe:	eba0 000a 	sub.w	r0, r0, sl
 8010402:	2240      	movs	r2, #64	@ 0x40
 8010404:	4082      	lsls	r2, r0
 8010406:	4313      	orrs	r3, r2
 8010408:	3401      	adds	r4, #1
 801040a:	9304      	str	r3, [sp, #16]
 801040c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010410:	4824      	ldr	r0, [pc, #144]	@ (80104a4 <_svfiprintf_r+0x1e8>)
 8010412:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8010416:	2206      	movs	r2, #6
 8010418:	f7ef ff02 	bl	8000220 <memchr>
 801041c:	2800      	cmp	r0, #0
 801041e:	d036      	beq.n	801048e <_svfiprintf_r+0x1d2>
 8010420:	4b21      	ldr	r3, [pc, #132]	@ (80104a8 <_svfiprintf_r+0x1ec>)
 8010422:	bb1b      	cbnz	r3, 801046c <_svfiprintf_r+0x1b0>
 8010424:	9b03      	ldr	r3, [sp, #12]
 8010426:	3307      	adds	r3, #7
 8010428:	f023 0307 	bic.w	r3, r3, #7
 801042c:	3308      	adds	r3, #8
 801042e:	9303      	str	r3, [sp, #12]
 8010430:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010432:	4433      	add	r3, r6
 8010434:	9309      	str	r3, [sp, #36]	@ 0x24
 8010436:	e76a      	b.n	801030e <_svfiprintf_r+0x52>
 8010438:	fb0c 3202 	mla	r2, ip, r2, r3
 801043c:	460c      	mov	r4, r1
 801043e:	2001      	movs	r0, #1
 8010440:	e7a8      	b.n	8010394 <_svfiprintf_r+0xd8>
 8010442:	2300      	movs	r3, #0
 8010444:	3401      	adds	r4, #1
 8010446:	9305      	str	r3, [sp, #20]
 8010448:	4619      	mov	r1, r3
 801044a:	f04f 0c0a 	mov.w	ip, #10
 801044e:	4620      	mov	r0, r4
 8010450:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010454:	3a30      	subs	r2, #48	@ 0x30
 8010456:	2a09      	cmp	r2, #9
 8010458:	d903      	bls.n	8010462 <_svfiprintf_r+0x1a6>
 801045a:	2b00      	cmp	r3, #0
 801045c:	d0c6      	beq.n	80103ec <_svfiprintf_r+0x130>
 801045e:	9105      	str	r1, [sp, #20]
 8010460:	e7c4      	b.n	80103ec <_svfiprintf_r+0x130>
 8010462:	fb0c 2101 	mla	r1, ip, r1, r2
 8010466:	4604      	mov	r4, r0
 8010468:	2301      	movs	r3, #1
 801046a:	e7f0      	b.n	801044e <_svfiprintf_r+0x192>
 801046c:	ab03      	add	r3, sp, #12
 801046e:	9300      	str	r3, [sp, #0]
 8010470:	462a      	mov	r2, r5
 8010472:	4b0e      	ldr	r3, [pc, #56]	@ (80104ac <_svfiprintf_r+0x1f0>)
 8010474:	a904      	add	r1, sp, #16
 8010476:	4638      	mov	r0, r7
 8010478:	f7fd fe28 	bl	800e0cc <_printf_float>
 801047c:	1c42      	adds	r2, r0, #1
 801047e:	4606      	mov	r6, r0
 8010480:	d1d6      	bne.n	8010430 <_svfiprintf_r+0x174>
 8010482:	89ab      	ldrh	r3, [r5, #12]
 8010484:	065b      	lsls	r3, r3, #25
 8010486:	f53f af2d 	bmi.w	80102e4 <_svfiprintf_r+0x28>
 801048a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801048c:	e72c      	b.n	80102e8 <_svfiprintf_r+0x2c>
 801048e:	ab03      	add	r3, sp, #12
 8010490:	9300      	str	r3, [sp, #0]
 8010492:	462a      	mov	r2, r5
 8010494:	4b05      	ldr	r3, [pc, #20]	@ (80104ac <_svfiprintf_r+0x1f0>)
 8010496:	a904      	add	r1, sp, #16
 8010498:	4638      	mov	r0, r7
 801049a:	f7fe f8af 	bl	800e5fc <_printf_i>
 801049e:	e7ed      	b.n	801047c <_svfiprintf_r+0x1c0>
 80104a0:	080111fa 	.word	0x080111fa
 80104a4:	08011204 	.word	0x08011204
 80104a8:	0800e0cd 	.word	0x0800e0cd
 80104ac:	08010205 	.word	0x08010205
 80104b0:	08011200 	.word	0x08011200

080104b4 <__sflush_r>:
 80104b4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80104b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80104bc:	0716      	lsls	r6, r2, #28
 80104be:	4605      	mov	r5, r0
 80104c0:	460c      	mov	r4, r1
 80104c2:	d454      	bmi.n	801056e <__sflush_r+0xba>
 80104c4:	684b      	ldr	r3, [r1, #4]
 80104c6:	2b00      	cmp	r3, #0
 80104c8:	dc02      	bgt.n	80104d0 <__sflush_r+0x1c>
 80104ca:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80104cc:	2b00      	cmp	r3, #0
 80104ce:	dd48      	ble.n	8010562 <__sflush_r+0xae>
 80104d0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80104d2:	2e00      	cmp	r6, #0
 80104d4:	d045      	beq.n	8010562 <__sflush_r+0xae>
 80104d6:	2300      	movs	r3, #0
 80104d8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80104dc:	682f      	ldr	r7, [r5, #0]
 80104de:	6a21      	ldr	r1, [r4, #32]
 80104e0:	602b      	str	r3, [r5, #0]
 80104e2:	d030      	beq.n	8010546 <__sflush_r+0x92>
 80104e4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80104e6:	89a3      	ldrh	r3, [r4, #12]
 80104e8:	0759      	lsls	r1, r3, #29
 80104ea:	d505      	bpl.n	80104f8 <__sflush_r+0x44>
 80104ec:	6863      	ldr	r3, [r4, #4]
 80104ee:	1ad2      	subs	r2, r2, r3
 80104f0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80104f2:	b10b      	cbz	r3, 80104f8 <__sflush_r+0x44>
 80104f4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80104f6:	1ad2      	subs	r2, r2, r3
 80104f8:	2300      	movs	r3, #0
 80104fa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80104fc:	6a21      	ldr	r1, [r4, #32]
 80104fe:	4628      	mov	r0, r5
 8010500:	47b0      	blx	r6
 8010502:	1c43      	adds	r3, r0, #1
 8010504:	89a3      	ldrh	r3, [r4, #12]
 8010506:	d106      	bne.n	8010516 <__sflush_r+0x62>
 8010508:	6829      	ldr	r1, [r5, #0]
 801050a:	291d      	cmp	r1, #29
 801050c:	d82b      	bhi.n	8010566 <__sflush_r+0xb2>
 801050e:	4a2a      	ldr	r2, [pc, #168]	@ (80105b8 <__sflush_r+0x104>)
 8010510:	40ca      	lsrs	r2, r1
 8010512:	07d6      	lsls	r6, r2, #31
 8010514:	d527      	bpl.n	8010566 <__sflush_r+0xb2>
 8010516:	2200      	movs	r2, #0
 8010518:	6062      	str	r2, [r4, #4]
 801051a:	04d9      	lsls	r1, r3, #19
 801051c:	6922      	ldr	r2, [r4, #16]
 801051e:	6022      	str	r2, [r4, #0]
 8010520:	d504      	bpl.n	801052c <__sflush_r+0x78>
 8010522:	1c42      	adds	r2, r0, #1
 8010524:	d101      	bne.n	801052a <__sflush_r+0x76>
 8010526:	682b      	ldr	r3, [r5, #0]
 8010528:	b903      	cbnz	r3, 801052c <__sflush_r+0x78>
 801052a:	6560      	str	r0, [r4, #84]	@ 0x54
 801052c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801052e:	602f      	str	r7, [r5, #0]
 8010530:	b1b9      	cbz	r1, 8010562 <__sflush_r+0xae>
 8010532:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010536:	4299      	cmp	r1, r3
 8010538:	d002      	beq.n	8010540 <__sflush_r+0x8c>
 801053a:	4628      	mov	r0, r5
 801053c:	f7ff f9e8 	bl	800f910 <_free_r>
 8010540:	2300      	movs	r3, #0
 8010542:	6363      	str	r3, [r4, #52]	@ 0x34
 8010544:	e00d      	b.n	8010562 <__sflush_r+0xae>
 8010546:	2301      	movs	r3, #1
 8010548:	4628      	mov	r0, r5
 801054a:	47b0      	blx	r6
 801054c:	4602      	mov	r2, r0
 801054e:	1c50      	adds	r0, r2, #1
 8010550:	d1c9      	bne.n	80104e6 <__sflush_r+0x32>
 8010552:	682b      	ldr	r3, [r5, #0]
 8010554:	2b00      	cmp	r3, #0
 8010556:	d0c6      	beq.n	80104e6 <__sflush_r+0x32>
 8010558:	2b1d      	cmp	r3, #29
 801055a:	d001      	beq.n	8010560 <__sflush_r+0xac>
 801055c:	2b16      	cmp	r3, #22
 801055e:	d11e      	bne.n	801059e <__sflush_r+0xea>
 8010560:	602f      	str	r7, [r5, #0]
 8010562:	2000      	movs	r0, #0
 8010564:	e022      	b.n	80105ac <__sflush_r+0xf8>
 8010566:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801056a:	b21b      	sxth	r3, r3
 801056c:	e01b      	b.n	80105a6 <__sflush_r+0xf2>
 801056e:	690f      	ldr	r7, [r1, #16]
 8010570:	2f00      	cmp	r7, #0
 8010572:	d0f6      	beq.n	8010562 <__sflush_r+0xae>
 8010574:	0793      	lsls	r3, r2, #30
 8010576:	680e      	ldr	r6, [r1, #0]
 8010578:	bf08      	it	eq
 801057a:	694b      	ldreq	r3, [r1, #20]
 801057c:	600f      	str	r7, [r1, #0]
 801057e:	bf18      	it	ne
 8010580:	2300      	movne	r3, #0
 8010582:	eba6 0807 	sub.w	r8, r6, r7
 8010586:	608b      	str	r3, [r1, #8]
 8010588:	f1b8 0f00 	cmp.w	r8, #0
 801058c:	dde9      	ble.n	8010562 <__sflush_r+0xae>
 801058e:	6a21      	ldr	r1, [r4, #32]
 8010590:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8010592:	4643      	mov	r3, r8
 8010594:	463a      	mov	r2, r7
 8010596:	4628      	mov	r0, r5
 8010598:	47b0      	blx	r6
 801059a:	2800      	cmp	r0, #0
 801059c:	dc08      	bgt.n	80105b0 <__sflush_r+0xfc>
 801059e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80105a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80105a6:	81a3      	strh	r3, [r4, #12]
 80105a8:	f04f 30ff 	mov.w	r0, #4294967295
 80105ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80105b0:	4407      	add	r7, r0
 80105b2:	eba8 0800 	sub.w	r8, r8, r0
 80105b6:	e7e7      	b.n	8010588 <__sflush_r+0xd4>
 80105b8:	20400001 	.word	0x20400001

080105bc <_fflush_r>:
 80105bc:	b538      	push	{r3, r4, r5, lr}
 80105be:	690b      	ldr	r3, [r1, #16]
 80105c0:	4605      	mov	r5, r0
 80105c2:	460c      	mov	r4, r1
 80105c4:	b913      	cbnz	r3, 80105cc <_fflush_r+0x10>
 80105c6:	2500      	movs	r5, #0
 80105c8:	4628      	mov	r0, r5
 80105ca:	bd38      	pop	{r3, r4, r5, pc}
 80105cc:	b118      	cbz	r0, 80105d6 <_fflush_r+0x1a>
 80105ce:	6a03      	ldr	r3, [r0, #32]
 80105d0:	b90b      	cbnz	r3, 80105d6 <_fflush_r+0x1a>
 80105d2:	f7fe f9bd 	bl	800e950 <__sinit>
 80105d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80105da:	2b00      	cmp	r3, #0
 80105dc:	d0f3      	beq.n	80105c6 <_fflush_r+0xa>
 80105de:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80105e0:	07d0      	lsls	r0, r2, #31
 80105e2:	d404      	bmi.n	80105ee <_fflush_r+0x32>
 80105e4:	0599      	lsls	r1, r3, #22
 80105e6:	d402      	bmi.n	80105ee <_fflush_r+0x32>
 80105e8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80105ea:	f7fe fb26 	bl	800ec3a <__retarget_lock_acquire_recursive>
 80105ee:	4628      	mov	r0, r5
 80105f0:	4621      	mov	r1, r4
 80105f2:	f7ff ff5f 	bl	80104b4 <__sflush_r>
 80105f6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80105f8:	07da      	lsls	r2, r3, #31
 80105fa:	4605      	mov	r5, r0
 80105fc:	d4e4      	bmi.n	80105c8 <_fflush_r+0xc>
 80105fe:	89a3      	ldrh	r3, [r4, #12]
 8010600:	059b      	lsls	r3, r3, #22
 8010602:	d4e1      	bmi.n	80105c8 <_fflush_r+0xc>
 8010604:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010606:	f7fe fb19 	bl	800ec3c <__retarget_lock_release_recursive>
 801060a:	e7dd      	b.n	80105c8 <_fflush_r+0xc>

0801060c <memmove>:
 801060c:	4288      	cmp	r0, r1
 801060e:	b510      	push	{r4, lr}
 8010610:	eb01 0402 	add.w	r4, r1, r2
 8010614:	d902      	bls.n	801061c <memmove+0x10>
 8010616:	4284      	cmp	r4, r0
 8010618:	4623      	mov	r3, r4
 801061a:	d807      	bhi.n	801062c <memmove+0x20>
 801061c:	1e43      	subs	r3, r0, #1
 801061e:	42a1      	cmp	r1, r4
 8010620:	d008      	beq.n	8010634 <memmove+0x28>
 8010622:	f811 2b01 	ldrb.w	r2, [r1], #1
 8010626:	f803 2f01 	strb.w	r2, [r3, #1]!
 801062a:	e7f8      	b.n	801061e <memmove+0x12>
 801062c:	4402      	add	r2, r0
 801062e:	4601      	mov	r1, r0
 8010630:	428a      	cmp	r2, r1
 8010632:	d100      	bne.n	8010636 <memmove+0x2a>
 8010634:	bd10      	pop	{r4, pc}
 8010636:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801063a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801063e:	e7f7      	b.n	8010630 <memmove+0x24>

08010640 <_sbrk_r>:
 8010640:	b538      	push	{r3, r4, r5, lr}
 8010642:	4d06      	ldr	r5, [pc, #24]	@ (801065c <_sbrk_r+0x1c>)
 8010644:	2300      	movs	r3, #0
 8010646:	4604      	mov	r4, r0
 8010648:	4608      	mov	r0, r1
 801064a:	602b      	str	r3, [r5, #0]
 801064c:	f7f1 fbb2 	bl	8001db4 <_sbrk>
 8010650:	1c43      	adds	r3, r0, #1
 8010652:	d102      	bne.n	801065a <_sbrk_r+0x1a>
 8010654:	682b      	ldr	r3, [r5, #0]
 8010656:	b103      	cbz	r3, 801065a <_sbrk_r+0x1a>
 8010658:	6023      	str	r3, [r4, #0]
 801065a:	bd38      	pop	{r3, r4, r5, pc}
 801065c:	2000a6c0 	.word	0x2000a6c0

08010660 <__assert_func>:
 8010660:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8010662:	4614      	mov	r4, r2
 8010664:	461a      	mov	r2, r3
 8010666:	4b09      	ldr	r3, [pc, #36]	@ (801068c <__assert_func+0x2c>)
 8010668:	681b      	ldr	r3, [r3, #0]
 801066a:	4605      	mov	r5, r0
 801066c:	68d8      	ldr	r0, [r3, #12]
 801066e:	b14c      	cbz	r4, 8010684 <__assert_func+0x24>
 8010670:	4b07      	ldr	r3, [pc, #28]	@ (8010690 <__assert_func+0x30>)
 8010672:	9100      	str	r1, [sp, #0]
 8010674:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8010678:	4906      	ldr	r1, [pc, #24]	@ (8010694 <__assert_func+0x34>)
 801067a:	462b      	mov	r3, r5
 801067c:	f000 f870 	bl	8010760 <fiprintf>
 8010680:	f000 f880 	bl	8010784 <abort>
 8010684:	4b04      	ldr	r3, [pc, #16]	@ (8010698 <__assert_func+0x38>)
 8010686:	461c      	mov	r4, r3
 8010688:	e7f3      	b.n	8010672 <__assert_func+0x12>
 801068a:	bf00      	nop
 801068c:	20000194 	.word	0x20000194
 8010690:	08011215 	.word	0x08011215
 8010694:	08011222 	.word	0x08011222
 8010698:	08011250 	.word	0x08011250

0801069c <_calloc_r>:
 801069c:	b570      	push	{r4, r5, r6, lr}
 801069e:	fba1 5402 	umull	r5, r4, r1, r2
 80106a2:	b934      	cbnz	r4, 80106b2 <_calloc_r+0x16>
 80106a4:	4629      	mov	r1, r5
 80106a6:	f7ff f9a7 	bl	800f9f8 <_malloc_r>
 80106aa:	4606      	mov	r6, r0
 80106ac:	b928      	cbnz	r0, 80106ba <_calloc_r+0x1e>
 80106ae:	4630      	mov	r0, r6
 80106b0:	bd70      	pop	{r4, r5, r6, pc}
 80106b2:	220c      	movs	r2, #12
 80106b4:	6002      	str	r2, [r0, #0]
 80106b6:	2600      	movs	r6, #0
 80106b8:	e7f9      	b.n	80106ae <_calloc_r+0x12>
 80106ba:	462a      	mov	r2, r5
 80106bc:	4621      	mov	r1, r4
 80106be:	f7fe f9e1 	bl	800ea84 <memset>
 80106c2:	e7f4      	b.n	80106ae <_calloc_r+0x12>

080106c4 <__ascii_mbtowc>:
 80106c4:	b082      	sub	sp, #8
 80106c6:	b901      	cbnz	r1, 80106ca <__ascii_mbtowc+0x6>
 80106c8:	a901      	add	r1, sp, #4
 80106ca:	b142      	cbz	r2, 80106de <__ascii_mbtowc+0x1a>
 80106cc:	b14b      	cbz	r3, 80106e2 <__ascii_mbtowc+0x1e>
 80106ce:	7813      	ldrb	r3, [r2, #0]
 80106d0:	600b      	str	r3, [r1, #0]
 80106d2:	7812      	ldrb	r2, [r2, #0]
 80106d4:	1e10      	subs	r0, r2, #0
 80106d6:	bf18      	it	ne
 80106d8:	2001      	movne	r0, #1
 80106da:	b002      	add	sp, #8
 80106dc:	4770      	bx	lr
 80106de:	4610      	mov	r0, r2
 80106e0:	e7fb      	b.n	80106da <__ascii_mbtowc+0x16>
 80106e2:	f06f 0001 	mvn.w	r0, #1
 80106e6:	e7f8      	b.n	80106da <__ascii_mbtowc+0x16>

080106e8 <_realloc_r>:
 80106e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80106ec:	4607      	mov	r7, r0
 80106ee:	4614      	mov	r4, r2
 80106f0:	460d      	mov	r5, r1
 80106f2:	b921      	cbnz	r1, 80106fe <_realloc_r+0x16>
 80106f4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80106f8:	4611      	mov	r1, r2
 80106fa:	f7ff b97d 	b.w	800f9f8 <_malloc_r>
 80106fe:	b92a      	cbnz	r2, 801070c <_realloc_r+0x24>
 8010700:	f7ff f906 	bl	800f910 <_free_r>
 8010704:	4625      	mov	r5, r4
 8010706:	4628      	mov	r0, r5
 8010708:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801070c:	f000 f841 	bl	8010792 <_malloc_usable_size_r>
 8010710:	4284      	cmp	r4, r0
 8010712:	4606      	mov	r6, r0
 8010714:	d802      	bhi.n	801071c <_realloc_r+0x34>
 8010716:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801071a:	d8f4      	bhi.n	8010706 <_realloc_r+0x1e>
 801071c:	4621      	mov	r1, r4
 801071e:	4638      	mov	r0, r7
 8010720:	f7ff f96a 	bl	800f9f8 <_malloc_r>
 8010724:	4680      	mov	r8, r0
 8010726:	b908      	cbnz	r0, 801072c <_realloc_r+0x44>
 8010728:	4645      	mov	r5, r8
 801072a:	e7ec      	b.n	8010706 <_realloc_r+0x1e>
 801072c:	42b4      	cmp	r4, r6
 801072e:	4622      	mov	r2, r4
 8010730:	4629      	mov	r1, r5
 8010732:	bf28      	it	cs
 8010734:	4632      	movcs	r2, r6
 8010736:	f7fe fa82 	bl	800ec3e <memcpy>
 801073a:	4629      	mov	r1, r5
 801073c:	4638      	mov	r0, r7
 801073e:	f7ff f8e7 	bl	800f910 <_free_r>
 8010742:	e7f1      	b.n	8010728 <_realloc_r+0x40>

08010744 <__ascii_wctomb>:
 8010744:	4603      	mov	r3, r0
 8010746:	4608      	mov	r0, r1
 8010748:	b141      	cbz	r1, 801075c <__ascii_wctomb+0x18>
 801074a:	2aff      	cmp	r2, #255	@ 0xff
 801074c:	d904      	bls.n	8010758 <__ascii_wctomb+0x14>
 801074e:	228a      	movs	r2, #138	@ 0x8a
 8010750:	601a      	str	r2, [r3, #0]
 8010752:	f04f 30ff 	mov.w	r0, #4294967295
 8010756:	4770      	bx	lr
 8010758:	700a      	strb	r2, [r1, #0]
 801075a:	2001      	movs	r0, #1
 801075c:	4770      	bx	lr
	...

08010760 <fiprintf>:
 8010760:	b40e      	push	{r1, r2, r3}
 8010762:	b503      	push	{r0, r1, lr}
 8010764:	4601      	mov	r1, r0
 8010766:	ab03      	add	r3, sp, #12
 8010768:	4805      	ldr	r0, [pc, #20]	@ (8010780 <fiprintf+0x20>)
 801076a:	f853 2b04 	ldr.w	r2, [r3], #4
 801076e:	6800      	ldr	r0, [r0, #0]
 8010770:	9301      	str	r3, [sp, #4]
 8010772:	f000 f83f 	bl	80107f4 <_vfiprintf_r>
 8010776:	b002      	add	sp, #8
 8010778:	f85d eb04 	ldr.w	lr, [sp], #4
 801077c:	b003      	add	sp, #12
 801077e:	4770      	bx	lr
 8010780:	20000194 	.word	0x20000194

08010784 <abort>:
 8010784:	b508      	push	{r3, lr}
 8010786:	2006      	movs	r0, #6
 8010788:	f000 fa08 	bl	8010b9c <raise>
 801078c:	2001      	movs	r0, #1
 801078e:	f7f1 fa99 	bl	8001cc4 <_exit>

08010792 <_malloc_usable_size_r>:
 8010792:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010796:	1f18      	subs	r0, r3, #4
 8010798:	2b00      	cmp	r3, #0
 801079a:	bfbc      	itt	lt
 801079c:	580b      	ldrlt	r3, [r1, r0]
 801079e:	18c0      	addlt	r0, r0, r3
 80107a0:	4770      	bx	lr

080107a2 <__sfputc_r>:
 80107a2:	6893      	ldr	r3, [r2, #8]
 80107a4:	3b01      	subs	r3, #1
 80107a6:	2b00      	cmp	r3, #0
 80107a8:	b410      	push	{r4}
 80107aa:	6093      	str	r3, [r2, #8]
 80107ac:	da08      	bge.n	80107c0 <__sfputc_r+0x1e>
 80107ae:	6994      	ldr	r4, [r2, #24]
 80107b0:	42a3      	cmp	r3, r4
 80107b2:	db01      	blt.n	80107b8 <__sfputc_r+0x16>
 80107b4:	290a      	cmp	r1, #10
 80107b6:	d103      	bne.n	80107c0 <__sfputc_r+0x1e>
 80107b8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80107bc:	f000 b932 	b.w	8010a24 <__swbuf_r>
 80107c0:	6813      	ldr	r3, [r2, #0]
 80107c2:	1c58      	adds	r0, r3, #1
 80107c4:	6010      	str	r0, [r2, #0]
 80107c6:	7019      	strb	r1, [r3, #0]
 80107c8:	4608      	mov	r0, r1
 80107ca:	f85d 4b04 	ldr.w	r4, [sp], #4
 80107ce:	4770      	bx	lr

080107d0 <__sfputs_r>:
 80107d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80107d2:	4606      	mov	r6, r0
 80107d4:	460f      	mov	r7, r1
 80107d6:	4614      	mov	r4, r2
 80107d8:	18d5      	adds	r5, r2, r3
 80107da:	42ac      	cmp	r4, r5
 80107dc:	d101      	bne.n	80107e2 <__sfputs_r+0x12>
 80107de:	2000      	movs	r0, #0
 80107e0:	e007      	b.n	80107f2 <__sfputs_r+0x22>
 80107e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80107e6:	463a      	mov	r2, r7
 80107e8:	4630      	mov	r0, r6
 80107ea:	f7ff ffda 	bl	80107a2 <__sfputc_r>
 80107ee:	1c43      	adds	r3, r0, #1
 80107f0:	d1f3      	bne.n	80107da <__sfputs_r+0xa>
 80107f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080107f4 <_vfiprintf_r>:
 80107f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80107f8:	460d      	mov	r5, r1
 80107fa:	b09d      	sub	sp, #116	@ 0x74
 80107fc:	4614      	mov	r4, r2
 80107fe:	4698      	mov	r8, r3
 8010800:	4606      	mov	r6, r0
 8010802:	b118      	cbz	r0, 801080c <_vfiprintf_r+0x18>
 8010804:	6a03      	ldr	r3, [r0, #32]
 8010806:	b90b      	cbnz	r3, 801080c <_vfiprintf_r+0x18>
 8010808:	f7fe f8a2 	bl	800e950 <__sinit>
 801080c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801080e:	07d9      	lsls	r1, r3, #31
 8010810:	d405      	bmi.n	801081e <_vfiprintf_r+0x2a>
 8010812:	89ab      	ldrh	r3, [r5, #12]
 8010814:	059a      	lsls	r2, r3, #22
 8010816:	d402      	bmi.n	801081e <_vfiprintf_r+0x2a>
 8010818:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801081a:	f7fe fa0e 	bl	800ec3a <__retarget_lock_acquire_recursive>
 801081e:	89ab      	ldrh	r3, [r5, #12]
 8010820:	071b      	lsls	r3, r3, #28
 8010822:	d501      	bpl.n	8010828 <_vfiprintf_r+0x34>
 8010824:	692b      	ldr	r3, [r5, #16]
 8010826:	b99b      	cbnz	r3, 8010850 <_vfiprintf_r+0x5c>
 8010828:	4629      	mov	r1, r5
 801082a:	4630      	mov	r0, r6
 801082c:	f000 f938 	bl	8010aa0 <__swsetup_r>
 8010830:	b170      	cbz	r0, 8010850 <_vfiprintf_r+0x5c>
 8010832:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010834:	07dc      	lsls	r4, r3, #31
 8010836:	d504      	bpl.n	8010842 <_vfiprintf_r+0x4e>
 8010838:	f04f 30ff 	mov.w	r0, #4294967295
 801083c:	b01d      	add	sp, #116	@ 0x74
 801083e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010842:	89ab      	ldrh	r3, [r5, #12]
 8010844:	0598      	lsls	r0, r3, #22
 8010846:	d4f7      	bmi.n	8010838 <_vfiprintf_r+0x44>
 8010848:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801084a:	f7fe f9f7 	bl	800ec3c <__retarget_lock_release_recursive>
 801084e:	e7f3      	b.n	8010838 <_vfiprintf_r+0x44>
 8010850:	2300      	movs	r3, #0
 8010852:	9309      	str	r3, [sp, #36]	@ 0x24
 8010854:	2320      	movs	r3, #32
 8010856:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801085a:	f8cd 800c 	str.w	r8, [sp, #12]
 801085e:	2330      	movs	r3, #48	@ 0x30
 8010860:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8010a10 <_vfiprintf_r+0x21c>
 8010864:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8010868:	f04f 0901 	mov.w	r9, #1
 801086c:	4623      	mov	r3, r4
 801086e:	469a      	mov	sl, r3
 8010870:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010874:	b10a      	cbz	r2, 801087a <_vfiprintf_r+0x86>
 8010876:	2a25      	cmp	r2, #37	@ 0x25
 8010878:	d1f9      	bne.n	801086e <_vfiprintf_r+0x7a>
 801087a:	ebba 0b04 	subs.w	fp, sl, r4
 801087e:	d00b      	beq.n	8010898 <_vfiprintf_r+0xa4>
 8010880:	465b      	mov	r3, fp
 8010882:	4622      	mov	r2, r4
 8010884:	4629      	mov	r1, r5
 8010886:	4630      	mov	r0, r6
 8010888:	f7ff ffa2 	bl	80107d0 <__sfputs_r>
 801088c:	3001      	adds	r0, #1
 801088e:	f000 80a7 	beq.w	80109e0 <_vfiprintf_r+0x1ec>
 8010892:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010894:	445a      	add	r2, fp
 8010896:	9209      	str	r2, [sp, #36]	@ 0x24
 8010898:	f89a 3000 	ldrb.w	r3, [sl]
 801089c:	2b00      	cmp	r3, #0
 801089e:	f000 809f 	beq.w	80109e0 <_vfiprintf_r+0x1ec>
 80108a2:	2300      	movs	r3, #0
 80108a4:	f04f 32ff 	mov.w	r2, #4294967295
 80108a8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80108ac:	f10a 0a01 	add.w	sl, sl, #1
 80108b0:	9304      	str	r3, [sp, #16]
 80108b2:	9307      	str	r3, [sp, #28]
 80108b4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80108b8:	931a      	str	r3, [sp, #104]	@ 0x68
 80108ba:	4654      	mov	r4, sl
 80108bc:	2205      	movs	r2, #5
 80108be:	f814 1b01 	ldrb.w	r1, [r4], #1
 80108c2:	4853      	ldr	r0, [pc, #332]	@ (8010a10 <_vfiprintf_r+0x21c>)
 80108c4:	f7ef fcac 	bl	8000220 <memchr>
 80108c8:	9a04      	ldr	r2, [sp, #16]
 80108ca:	b9d8      	cbnz	r0, 8010904 <_vfiprintf_r+0x110>
 80108cc:	06d1      	lsls	r1, r2, #27
 80108ce:	bf44      	itt	mi
 80108d0:	2320      	movmi	r3, #32
 80108d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80108d6:	0713      	lsls	r3, r2, #28
 80108d8:	bf44      	itt	mi
 80108da:	232b      	movmi	r3, #43	@ 0x2b
 80108dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80108e0:	f89a 3000 	ldrb.w	r3, [sl]
 80108e4:	2b2a      	cmp	r3, #42	@ 0x2a
 80108e6:	d015      	beq.n	8010914 <_vfiprintf_r+0x120>
 80108e8:	9a07      	ldr	r2, [sp, #28]
 80108ea:	4654      	mov	r4, sl
 80108ec:	2000      	movs	r0, #0
 80108ee:	f04f 0c0a 	mov.w	ip, #10
 80108f2:	4621      	mov	r1, r4
 80108f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80108f8:	3b30      	subs	r3, #48	@ 0x30
 80108fa:	2b09      	cmp	r3, #9
 80108fc:	d94b      	bls.n	8010996 <_vfiprintf_r+0x1a2>
 80108fe:	b1b0      	cbz	r0, 801092e <_vfiprintf_r+0x13a>
 8010900:	9207      	str	r2, [sp, #28]
 8010902:	e014      	b.n	801092e <_vfiprintf_r+0x13a>
 8010904:	eba0 0308 	sub.w	r3, r0, r8
 8010908:	fa09 f303 	lsl.w	r3, r9, r3
 801090c:	4313      	orrs	r3, r2
 801090e:	9304      	str	r3, [sp, #16]
 8010910:	46a2      	mov	sl, r4
 8010912:	e7d2      	b.n	80108ba <_vfiprintf_r+0xc6>
 8010914:	9b03      	ldr	r3, [sp, #12]
 8010916:	1d19      	adds	r1, r3, #4
 8010918:	681b      	ldr	r3, [r3, #0]
 801091a:	9103      	str	r1, [sp, #12]
 801091c:	2b00      	cmp	r3, #0
 801091e:	bfbb      	ittet	lt
 8010920:	425b      	neglt	r3, r3
 8010922:	f042 0202 	orrlt.w	r2, r2, #2
 8010926:	9307      	strge	r3, [sp, #28]
 8010928:	9307      	strlt	r3, [sp, #28]
 801092a:	bfb8      	it	lt
 801092c:	9204      	strlt	r2, [sp, #16]
 801092e:	7823      	ldrb	r3, [r4, #0]
 8010930:	2b2e      	cmp	r3, #46	@ 0x2e
 8010932:	d10a      	bne.n	801094a <_vfiprintf_r+0x156>
 8010934:	7863      	ldrb	r3, [r4, #1]
 8010936:	2b2a      	cmp	r3, #42	@ 0x2a
 8010938:	d132      	bne.n	80109a0 <_vfiprintf_r+0x1ac>
 801093a:	9b03      	ldr	r3, [sp, #12]
 801093c:	1d1a      	adds	r2, r3, #4
 801093e:	681b      	ldr	r3, [r3, #0]
 8010940:	9203      	str	r2, [sp, #12]
 8010942:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8010946:	3402      	adds	r4, #2
 8010948:	9305      	str	r3, [sp, #20]
 801094a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8010a20 <_vfiprintf_r+0x22c>
 801094e:	7821      	ldrb	r1, [r4, #0]
 8010950:	2203      	movs	r2, #3
 8010952:	4650      	mov	r0, sl
 8010954:	f7ef fc64 	bl	8000220 <memchr>
 8010958:	b138      	cbz	r0, 801096a <_vfiprintf_r+0x176>
 801095a:	9b04      	ldr	r3, [sp, #16]
 801095c:	eba0 000a 	sub.w	r0, r0, sl
 8010960:	2240      	movs	r2, #64	@ 0x40
 8010962:	4082      	lsls	r2, r0
 8010964:	4313      	orrs	r3, r2
 8010966:	3401      	adds	r4, #1
 8010968:	9304      	str	r3, [sp, #16]
 801096a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801096e:	4829      	ldr	r0, [pc, #164]	@ (8010a14 <_vfiprintf_r+0x220>)
 8010970:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8010974:	2206      	movs	r2, #6
 8010976:	f7ef fc53 	bl	8000220 <memchr>
 801097a:	2800      	cmp	r0, #0
 801097c:	d03f      	beq.n	80109fe <_vfiprintf_r+0x20a>
 801097e:	4b26      	ldr	r3, [pc, #152]	@ (8010a18 <_vfiprintf_r+0x224>)
 8010980:	bb1b      	cbnz	r3, 80109ca <_vfiprintf_r+0x1d6>
 8010982:	9b03      	ldr	r3, [sp, #12]
 8010984:	3307      	adds	r3, #7
 8010986:	f023 0307 	bic.w	r3, r3, #7
 801098a:	3308      	adds	r3, #8
 801098c:	9303      	str	r3, [sp, #12]
 801098e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010990:	443b      	add	r3, r7
 8010992:	9309      	str	r3, [sp, #36]	@ 0x24
 8010994:	e76a      	b.n	801086c <_vfiprintf_r+0x78>
 8010996:	fb0c 3202 	mla	r2, ip, r2, r3
 801099a:	460c      	mov	r4, r1
 801099c:	2001      	movs	r0, #1
 801099e:	e7a8      	b.n	80108f2 <_vfiprintf_r+0xfe>
 80109a0:	2300      	movs	r3, #0
 80109a2:	3401      	adds	r4, #1
 80109a4:	9305      	str	r3, [sp, #20]
 80109a6:	4619      	mov	r1, r3
 80109a8:	f04f 0c0a 	mov.w	ip, #10
 80109ac:	4620      	mov	r0, r4
 80109ae:	f810 2b01 	ldrb.w	r2, [r0], #1
 80109b2:	3a30      	subs	r2, #48	@ 0x30
 80109b4:	2a09      	cmp	r2, #9
 80109b6:	d903      	bls.n	80109c0 <_vfiprintf_r+0x1cc>
 80109b8:	2b00      	cmp	r3, #0
 80109ba:	d0c6      	beq.n	801094a <_vfiprintf_r+0x156>
 80109bc:	9105      	str	r1, [sp, #20]
 80109be:	e7c4      	b.n	801094a <_vfiprintf_r+0x156>
 80109c0:	fb0c 2101 	mla	r1, ip, r1, r2
 80109c4:	4604      	mov	r4, r0
 80109c6:	2301      	movs	r3, #1
 80109c8:	e7f0      	b.n	80109ac <_vfiprintf_r+0x1b8>
 80109ca:	ab03      	add	r3, sp, #12
 80109cc:	9300      	str	r3, [sp, #0]
 80109ce:	462a      	mov	r2, r5
 80109d0:	4b12      	ldr	r3, [pc, #72]	@ (8010a1c <_vfiprintf_r+0x228>)
 80109d2:	a904      	add	r1, sp, #16
 80109d4:	4630      	mov	r0, r6
 80109d6:	f7fd fb79 	bl	800e0cc <_printf_float>
 80109da:	4607      	mov	r7, r0
 80109dc:	1c78      	adds	r0, r7, #1
 80109de:	d1d6      	bne.n	801098e <_vfiprintf_r+0x19a>
 80109e0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80109e2:	07d9      	lsls	r1, r3, #31
 80109e4:	d405      	bmi.n	80109f2 <_vfiprintf_r+0x1fe>
 80109e6:	89ab      	ldrh	r3, [r5, #12]
 80109e8:	059a      	lsls	r2, r3, #22
 80109ea:	d402      	bmi.n	80109f2 <_vfiprintf_r+0x1fe>
 80109ec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80109ee:	f7fe f925 	bl	800ec3c <__retarget_lock_release_recursive>
 80109f2:	89ab      	ldrh	r3, [r5, #12]
 80109f4:	065b      	lsls	r3, r3, #25
 80109f6:	f53f af1f 	bmi.w	8010838 <_vfiprintf_r+0x44>
 80109fa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80109fc:	e71e      	b.n	801083c <_vfiprintf_r+0x48>
 80109fe:	ab03      	add	r3, sp, #12
 8010a00:	9300      	str	r3, [sp, #0]
 8010a02:	462a      	mov	r2, r5
 8010a04:	4b05      	ldr	r3, [pc, #20]	@ (8010a1c <_vfiprintf_r+0x228>)
 8010a06:	a904      	add	r1, sp, #16
 8010a08:	4630      	mov	r0, r6
 8010a0a:	f7fd fdf7 	bl	800e5fc <_printf_i>
 8010a0e:	e7e4      	b.n	80109da <_vfiprintf_r+0x1e6>
 8010a10:	080111fa 	.word	0x080111fa
 8010a14:	08011204 	.word	0x08011204
 8010a18:	0800e0cd 	.word	0x0800e0cd
 8010a1c:	080107d1 	.word	0x080107d1
 8010a20:	08011200 	.word	0x08011200

08010a24 <__swbuf_r>:
 8010a24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010a26:	460e      	mov	r6, r1
 8010a28:	4614      	mov	r4, r2
 8010a2a:	4605      	mov	r5, r0
 8010a2c:	b118      	cbz	r0, 8010a36 <__swbuf_r+0x12>
 8010a2e:	6a03      	ldr	r3, [r0, #32]
 8010a30:	b90b      	cbnz	r3, 8010a36 <__swbuf_r+0x12>
 8010a32:	f7fd ff8d 	bl	800e950 <__sinit>
 8010a36:	69a3      	ldr	r3, [r4, #24]
 8010a38:	60a3      	str	r3, [r4, #8]
 8010a3a:	89a3      	ldrh	r3, [r4, #12]
 8010a3c:	071a      	lsls	r2, r3, #28
 8010a3e:	d501      	bpl.n	8010a44 <__swbuf_r+0x20>
 8010a40:	6923      	ldr	r3, [r4, #16]
 8010a42:	b943      	cbnz	r3, 8010a56 <__swbuf_r+0x32>
 8010a44:	4621      	mov	r1, r4
 8010a46:	4628      	mov	r0, r5
 8010a48:	f000 f82a 	bl	8010aa0 <__swsetup_r>
 8010a4c:	b118      	cbz	r0, 8010a56 <__swbuf_r+0x32>
 8010a4e:	f04f 37ff 	mov.w	r7, #4294967295
 8010a52:	4638      	mov	r0, r7
 8010a54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010a56:	6823      	ldr	r3, [r4, #0]
 8010a58:	6922      	ldr	r2, [r4, #16]
 8010a5a:	1a98      	subs	r0, r3, r2
 8010a5c:	6963      	ldr	r3, [r4, #20]
 8010a5e:	b2f6      	uxtb	r6, r6
 8010a60:	4283      	cmp	r3, r0
 8010a62:	4637      	mov	r7, r6
 8010a64:	dc05      	bgt.n	8010a72 <__swbuf_r+0x4e>
 8010a66:	4621      	mov	r1, r4
 8010a68:	4628      	mov	r0, r5
 8010a6a:	f7ff fda7 	bl	80105bc <_fflush_r>
 8010a6e:	2800      	cmp	r0, #0
 8010a70:	d1ed      	bne.n	8010a4e <__swbuf_r+0x2a>
 8010a72:	68a3      	ldr	r3, [r4, #8]
 8010a74:	3b01      	subs	r3, #1
 8010a76:	60a3      	str	r3, [r4, #8]
 8010a78:	6823      	ldr	r3, [r4, #0]
 8010a7a:	1c5a      	adds	r2, r3, #1
 8010a7c:	6022      	str	r2, [r4, #0]
 8010a7e:	701e      	strb	r6, [r3, #0]
 8010a80:	6962      	ldr	r2, [r4, #20]
 8010a82:	1c43      	adds	r3, r0, #1
 8010a84:	429a      	cmp	r2, r3
 8010a86:	d004      	beq.n	8010a92 <__swbuf_r+0x6e>
 8010a88:	89a3      	ldrh	r3, [r4, #12]
 8010a8a:	07db      	lsls	r3, r3, #31
 8010a8c:	d5e1      	bpl.n	8010a52 <__swbuf_r+0x2e>
 8010a8e:	2e0a      	cmp	r6, #10
 8010a90:	d1df      	bne.n	8010a52 <__swbuf_r+0x2e>
 8010a92:	4621      	mov	r1, r4
 8010a94:	4628      	mov	r0, r5
 8010a96:	f7ff fd91 	bl	80105bc <_fflush_r>
 8010a9a:	2800      	cmp	r0, #0
 8010a9c:	d0d9      	beq.n	8010a52 <__swbuf_r+0x2e>
 8010a9e:	e7d6      	b.n	8010a4e <__swbuf_r+0x2a>

08010aa0 <__swsetup_r>:
 8010aa0:	b538      	push	{r3, r4, r5, lr}
 8010aa2:	4b29      	ldr	r3, [pc, #164]	@ (8010b48 <__swsetup_r+0xa8>)
 8010aa4:	4605      	mov	r5, r0
 8010aa6:	6818      	ldr	r0, [r3, #0]
 8010aa8:	460c      	mov	r4, r1
 8010aaa:	b118      	cbz	r0, 8010ab4 <__swsetup_r+0x14>
 8010aac:	6a03      	ldr	r3, [r0, #32]
 8010aae:	b90b      	cbnz	r3, 8010ab4 <__swsetup_r+0x14>
 8010ab0:	f7fd ff4e 	bl	800e950 <__sinit>
 8010ab4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010ab8:	0719      	lsls	r1, r3, #28
 8010aba:	d422      	bmi.n	8010b02 <__swsetup_r+0x62>
 8010abc:	06da      	lsls	r2, r3, #27
 8010abe:	d407      	bmi.n	8010ad0 <__swsetup_r+0x30>
 8010ac0:	2209      	movs	r2, #9
 8010ac2:	602a      	str	r2, [r5, #0]
 8010ac4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010ac8:	81a3      	strh	r3, [r4, #12]
 8010aca:	f04f 30ff 	mov.w	r0, #4294967295
 8010ace:	e033      	b.n	8010b38 <__swsetup_r+0x98>
 8010ad0:	0758      	lsls	r0, r3, #29
 8010ad2:	d512      	bpl.n	8010afa <__swsetup_r+0x5a>
 8010ad4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010ad6:	b141      	cbz	r1, 8010aea <__swsetup_r+0x4a>
 8010ad8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010adc:	4299      	cmp	r1, r3
 8010ade:	d002      	beq.n	8010ae6 <__swsetup_r+0x46>
 8010ae0:	4628      	mov	r0, r5
 8010ae2:	f7fe ff15 	bl	800f910 <_free_r>
 8010ae6:	2300      	movs	r3, #0
 8010ae8:	6363      	str	r3, [r4, #52]	@ 0x34
 8010aea:	89a3      	ldrh	r3, [r4, #12]
 8010aec:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8010af0:	81a3      	strh	r3, [r4, #12]
 8010af2:	2300      	movs	r3, #0
 8010af4:	6063      	str	r3, [r4, #4]
 8010af6:	6923      	ldr	r3, [r4, #16]
 8010af8:	6023      	str	r3, [r4, #0]
 8010afa:	89a3      	ldrh	r3, [r4, #12]
 8010afc:	f043 0308 	orr.w	r3, r3, #8
 8010b00:	81a3      	strh	r3, [r4, #12]
 8010b02:	6923      	ldr	r3, [r4, #16]
 8010b04:	b94b      	cbnz	r3, 8010b1a <__swsetup_r+0x7a>
 8010b06:	89a3      	ldrh	r3, [r4, #12]
 8010b08:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8010b0c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010b10:	d003      	beq.n	8010b1a <__swsetup_r+0x7a>
 8010b12:	4621      	mov	r1, r4
 8010b14:	4628      	mov	r0, r5
 8010b16:	f000 f883 	bl	8010c20 <__smakebuf_r>
 8010b1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010b1e:	f013 0201 	ands.w	r2, r3, #1
 8010b22:	d00a      	beq.n	8010b3a <__swsetup_r+0x9a>
 8010b24:	2200      	movs	r2, #0
 8010b26:	60a2      	str	r2, [r4, #8]
 8010b28:	6962      	ldr	r2, [r4, #20]
 8010b2a:	4252      	negs	r2, r2
 8010b2c:	61a2      	str	r2, [r4, #24]
 8010b2e:	6922      	ldr	r2, [r4, #16]
 8010b30:	b942      	cbnz	r2, 8010b44 <__swsetup_r+0xa4>
 8010b32:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8010b36:	d1c5      	bne.n	8010ac4 <__swsetup_r+0x24>
 8010b38:	bd38      	pop	{r3, r4, r5, pc}
 8010b3a:	0799      	lsls	r1, r3, #30
 8010b3c:	bf58      	it	pl
 8010b3e:	6962      	ldrpl	r2, [r4, #20]
 8010b40:	60a2      	str	r2, [r4, #8]
 8010b42:	e7f4      	b.n	8010b2e <__swsetup_r+0x8e>
 8010b44:	2000      	movs	r0, #0
 8010b46:	e7f7      	b.n	8010b38 <__swsetup_r+0x98>
 8010b48:	20000194 	.word	0x20000194

08010b4c <_raise_r>:
 8010b4c:	291f      	cmp	r1, #31
 8010b4e:	b538      	push	{r3, r4, r5, lr}
 8010b50:	4605      	mov	r5, r0
 8010b52:	460c      	mov	r4, r1
 8010b54:	d904      	bls.n	8010b60 <_raise_r+0x14>
 8010b56:	2316      	movs	r3, #22
 8010b58:	6003      	str	r3, [r0, #0]
 8010b5a:	f04f 30ff 	mov.w	r0, #4294967295
 8010b5e:	bd38      	pop	{r3, r4, r5, pc}
 8010b60:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8010b62:	b112      	cbz	r2, 8010b6a <_raise_r+0x1e>
 8010b64:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8010b68:	b94b      	cbnz	r3, 8010b7e <_raise_r+0x32>
 8010b6a:	4628      	mov	r0, r5
 8010b6c:	f000 f830 	bl	8010bd0 <_getpid_r>
 8010b70:	4622      	mov	r2, r4
 8010b72:	4601      	mov	r1, r0
 8010b74:	4628      	mov	r0, r5
 8010b76:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010b7a:	f000 b817 	b.w	8010bac <_kill_r>
 8010b7e:	2b01      	cmp	r3, #1
 8010b80:	d00a      	beq.n	8010b98 <_raise_r+0x4c>
 8010b82:	1c59      	adds	r1, r3, #1
 8010b84:	d103      	bne.n	8010b8e <_raise_r+0x42>
 8010b86:	2316      	movs	r3, #22
 8010b88:	6003      	str	r3, [r0, #0]
 8010b8a:	2001      	movs	r0, #1
 8010b8c:	e7e7      	b.n	8010b5e <_raise_r+0x12>
 8010b8e:	2100      	movs	r1, #0
 8010b90:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8010b94:	4620      	mov	r0, r4
 8010b96:	4798      	blx	r3
 8010b98:	2000      	movs	r0, #0
 8010b9a:	e7e0      	b.n	8010b5e <_raise_r+0x12>

08010b9c <raise>:
 8010b9c:	4b02      	ldr	r3, [pc, #8]	@ (8010ba8 <raise+0xc>)
 8010b9e:	4601      	mov	r1, r0
 8010ba0:	6818      	ldr	r0, [r3, #0]
 8010ba2:	f7ff bfd3 	b.w	8010b4c <_raise_r>
 8010ba6:	bf00      	nop
 8010ba8:	20000194 	.word	0x20000194

08010bac <_kill_r>:
 8010bac:	b538      	push	{r3, r4, r5, lr}
 8010bae:	4d07      	ldr	r5, [pc, #28]	@ (8010bcc <_kill_r+0x20>)
 8010bb0:	2300      	movs	r3, #0
 8010bb2:	4604      	mov	r4, r0
 8010bb4:	4608      	mov	r0, r1
 8010bb6:	4611      	mov	r1, r2
 8010bb8:	602b      	str	r3, [r5, #0]
 8010bba:	f7f1 f873 	bl	8001ca4 <_kill>
 8010bbe:	1c43      	adds	r3, r0, #1
 8010bc0:	d102      	bne.n	8010bc8 <_kill_r+0x1c>
 8010bc2:	682b      	ldr	r3, [r5, #0]
 8010bc4:	b103      	cbz	r3, 8010bc8 <_kill_r+0x1c>
 8010bc6:	6023      	str	r3, [r4, #0]
 8010bc8:	bd38      	pop	{r3, r4, r5, pc}
 8010bca:	bf00      	nop
 8010bcc:	2000a6c0 	.word	0x2000a6c0

08010bd0 <_getpid_r>:
 8010bd0:	f7f1 b860 	b.w	8001c94 <_getpid>

08010bd4 <__swhatbuf_r>:
 8010bd4:	b570      	push	{r4, r5, r6, lr}
 8010bd6:	460c      	mov	r4, r1
 8010bd8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010bdc:	2900      	cmp	r1, #0
 8010bde:	b096      	sub	sp, #88	@ 0x58
 8010be0:	4615      	mov	r5, r2
 8010be2:	461e      	mov	r6, r3
 8010be4:	da0d      	bge.n	8010c02 <__swhatbuf_r+0x2e>
 8010be6:	89a3      	ldrh	r3, [r4, #12]
 8010be8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8010bec:	f04f 0100 	mov.w	r1, #0
 8010bf0:	bf14      	ite	ne
 8010bf2:	2340      	movne	r3, #64	@ 0x40
 8010bf4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8010bf8:	2000      	movs	r0, #0
 8010bfa:	6031      	str	r1, [r6, #0]
 8010bfc:	602b      	str	r3, [r5, #0]
 8010bfe:	b016      	add	sp, #88	@ 0x58
 8010c00:	bd70      	pop	{r4, r5, r6, pc}
 8010c02:	466a      	mov	r2, sp
 8010c04:	f000 f848 	bl	8010c98 <_fstat_r>
 8010c08:	2800      	cmp	r0, #0
 8010c0a:	dbec      	blt.n	8010be6 <__swhatbuf_r+0x12>
 8010c0c:	9901      	ldr	r1, [sp, #4]
 8010c0e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8010c12:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8010c16:	4259      	negs	r1, r3
 8010c18:	4159      	adcs	r1, r3
 8010c1a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010c1e:	e7eb      	b.n	8010bf8 <__swhatbuf_r+0x24>

08010c20 <__smakebuf_r>:
 8010c20:	898b      	ldrh	r3, [r1, #12]
 8010c22:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010c24:	079d      	lsls	r5, r3, #30
 8010c26:	4606      	mov	r6, r0
 8010c28:	460c      	mov	r4, r1
 8010c2a:	d507      	bpl.n	8010c3c <__smakebuf_r+0x1c>
 8010c2c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8010c30:	6023      	str	r3, [r4, #0]
 8010c32:	6123      	str	r3, [r4, #16]
 8010c34:	2301      	movs	r3, #1
 8010c36:	6163      	str	r3, [r4, #20]
 8010c38:	b003      	add	sp, #12
 8010c3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010c3c:	ab01      	add	r3, sp, #4
 8010c3e:	466a      	mov	r2, sp
 8010c40:	f7ff ffc8 	bl	8010bd4 <__swhatbuf_r>
 8010c44:	9f00      	ldr	r7, [sp, #0]
 8010c46:	4605      	mov	r5, r0
 8010c48:	4639      	mov	r1, r7
 8010c4a:	4630      	mov	r0, r6
 8010c4c:	f7fe fed4 	bl	800f9f8 <_malloc_r>
 8010c50:	b948      	cbnz	r0, 8010c66 <__smakebuf_r+0x46>
 8010c52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010c56:	059a      	lsls	r2, r3, #22
 8010c58:	d4ee      	bmi.n	8010c38 <__smakebuf_r+0x18>
 8010c5a:	f023 0303 	bic.w	r3, r3, #3
 8010c5e:	f043 0302 	orr.w	r3, r3, #2
 8010c62:	81a3      	strh	r3, [r4, #12]
 8010c64:	e7e2      	b.n	8010c2c <__smakebuf_r+0xc>
 8010c66:	89a3      	ldrh	r3, [r4, #12]
 8010c68:	6020      	str	r0, [r4, #0]
 8010c6a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010c6e:	81a3      	strh	r3, [r4, #12]
 8010c70:	9b01      	ldr	r3, [sp, #4]
 8010c72:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8010c76:	b15b      	cbz	r3, 8010c90 <__smakebuf_r+0x70>
 8010c78:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010c7c:	4630      	mov	r0, r6
 8010c7e:	f000 f81d 	bl	8010cbc <_isatty_r>
 8010c82:	b128      	cbz	r0, 8010c90 <__smakebuf_r+0x70>
 8010c84:	89a3      	ldrh	r3, [r4, #12]
 8010c86:	f023 0303 	bic.w	r3, r3, #3
 8010c8a:	f043 0301 	orr.w	r3, r3, #1
 8010c8e:	81a3      	strh	r3, [r4, #12]
 8010c90:	89a3      	ldrh	r3, [r4, #12]
 8010c92:	431d      	orrs	r5, r3
 8010c94:	81a5      	strh	r5, [r4, #12]
 8010c96:	e7cf      	b.n	8010c38 <__smakebuf_r+0x18>

08010c98 <_fstat_r>:
 8010c98:	b538      	push	{r3, r4, r5, lr}
 8010c9a:	4d07      	ldr	r5, [pc, #28]	@ (8010cb8 <_fstat_r+0x20>)
 8010c9c:	2300      	movs	r3, #0
 8010c9e:	4604      	mov	r4, r0
 8010ca0:	4608      	mov	r0, r1
 8010ca2:	4611      	mov	r1, r2
 8010ca4:	602b      	str	r3, [r5, #0]
 8010ca6:	f7f1 f85d 	bl	8001d64 <_fstat>
 8010caa:	1c43      	adds	r3, r0, #1
 8010cac:	d102      	bne.n	8010cb4 <_fstat_r+0x1c>
 8010cae:	682b      	ldr	r3, [r5, #0]
 8010cb0:	b103      	cbz	r3, 8010cb4 <_fstat_r+0x1c>
 8010cb2:	6023      	str	r3, [r4, #0]
 8010cb4:	bd38      	pop	{r3, r4, r5, pc}
 8010cb6:	bf00      	nop
 8010cb8:	2000a6c0 	.word	0x2000a6c0

08010cbc <_isatty_r>:
 8010cbc:	b538      	push	{r3, r4, r5, lr}
 8010cbe:	4d06      	ldr	r5, [pc, #24]	@ (8010cd8 <_isatty_r+0x1c>)
 8010cc0:	2300      	movs	r3, #0
 8010cc2:	4604      	mov	r4, r0
 8010cc4:	4608      	mov	r0, r1
 8010cc6:	602b      	str	r3, [r5, #0]
 8010cc8:	f7f1 f85c 	bl	8001d84 <_isatty>
 8010ccc:	1c43      	adds	r3, r0, #1
 8010cce:	d102      	bne.n	8010cd6 <_isatty_r+0x1a>
 8010cd0:	682b      	ldr	r3, [r5, #0]
 8010cd2:	b103      	cbz	r3, 8010cd6 <_isatty_r+0x1a>
 8010cd4:	6023      	str	r3, [r4, #0]
 8010cd6:	bd38      	pop	{r3, r4, r5, pc}
 8010cd8:	2000a6c0 	.word	0x2000a6c0

08010cdc <_init>:
 8010cdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010cde:	bf00      	nop
 8010ce0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010ce2:	bc08      	pop	{r3}
 8010ce4:	469e      	mov	lr, r3
 8010ce6:	4770      	bx	lr

08010ce8 <_fini>:
 8010ce8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010cea:	bf00      	nop
 8010cec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010cee:	bc08      	pop	{r3}
 8010cf0:	469e      	mov	lr, r3
 8010cf2:	4770      	bx	lr
