// -----------------------------------------------------------------------------
// Auto-Generated by:        __   _ __      _  __
//                          / /  (_) /____ | |/_/
//                         / /__/ / __/ -_)>  <
//                        /____/_/\__/\__/_/|_|
//                     Build your hardware, easily!
//                   https://github.com/enjoy-digital/litex
//
// Filename   : vc707.v
// Device     : xc7vx485tffg1761-2
// LiteX sha1 : c054dc13
// Date       : 2023-03-15 17:37:50
//------------------------------------------------------------------------------

`timescale 1ns / 1ps

//------------------------------------------------------------------------------
// Module
//------------------------------------------------------------------------------

module vc707 (
    input  wire          cpu_reset,
    (* dont_touch = "true" *)
    input  wire          clk200_p,
    input  wire          clk200_n,
    input  wire          serial_rx,
    output reg           serial_tx,
    output wire   [15:0] ddram_a,
    output wire    [2:0] ddram_ba,
    output wire          ddram_ras_n,
    output wire          ddram_cas_n,
    output wire          ddram_we_n,
    output wire          ddram_cs_n,
    output wire    [3:0] ddram_dm,
    inout  wire   [31:0] ddram_dq,
    inout  wire    [3:0] ddram_dqs_p,
    inout  wire    [3:0] ddram_dqs_n,
    output wire          ddram_clk_p,
    output wire          ddram_clk_n,
    output wire          ddram_cke,
    output wire          ddram_odt,
    output wire          ddram_reset_n,
    output wire          user_led0,
    output wire          user_led1,
    output wire          user_led2,
    output wire          user_led3,
    output wire          user_led4,
    output wire          user_led5,
    output wire          user_led6,
    output wire          user_led7,
    output wire          sdcard_clk,
    inout  wire          sdcard_cmd,
    input  wire          sdcard_det,
    input  wire          sdcard_wp,
    inout  wire    [3:0] sdcard_data
);


//------------------------------------------------------------------------------
// Signals
//------------------------------------------------------------------------------

reg           main_crg_rst = 1'd0;
(* dont_touch = "true" *)
wire          sys_clk;
(* dont_touch = "true" *)
wire          sys_gceclk;
wire          sys_rst;
wire          sys4x_clk;
wire          sys4x_rst;
wire          idelay_clk;
wire          idelay_rst;
wire          main_crg_reset;
reg           main_crg_power_down = 1'd0;
wire          main_crg_locked;
(* dont_touch = "true" *)
wire          main_crg_clkin;
wire          main_crg_clkout0;
wire          main_crg_clkout_buf0;
wire          main_crg_clkout1;
wire          main_crg_clkout_buf1;
wire          main_crg_clkout2;
wire          main_crg_clkout_buf2;
reg     [3:0] main_crg_reset_counter = 4'd15;
reg           main_crg_ic_reset = 1'd1;
reg           main_soclinux_soc_rst = 1'd0;
wire          main_soclinux_cpu_rst;
reg     [1:0] main_soclinux_reset_storage = 2'd0;
reg           main_soclinux_reset_re = 1'd0;
reg    [31:0] main_soclinux_scratch_storage = 32'd305419896;
reg           main_soclinux_scratch_re = 1'd0;
wire   [31:0] main_soclinux_bus_errors_status;
wire          main_soclinux_bus_errors_we;
reg           main_soclinux_bus_errors_re = 1'd0;
wire          main_soclinux_bus_error;
reg    [31:0] main_soclinux_bus_errors = 32'd0;
wire          main_soclinux_reset;
reg           main_soclinux_jtag_clk = 1'd0;
reg           main_soclinux_jtag_enable = 1'd0;
reg           main_soclinux_jtag_capture = 1'd0;
reg           main_soclinux_jtag_shift = 1'd0;
reg           main_soclinux_jtag_update = 1'd0;
reg           main_soclinux_jtag_reset = 1'd0;
wire          main_soclinux_jtag_tdo;
reg           main_soclinux_jtag_tdi = 1'd0;
reg    [31:0] main_soclinux_interrupt = 32'd0;
wire   [29:0] main_soclinux_pbus_adr;
wire   [31:0] main_soclinux_pbus_dat_w;
wire   [31:0] main_soclinux_pbus_dat_r;
wire    [3:0] main_soclinux_pbus_sel;
wire          main_soclinux_pbus_cyc;
wire          main_soclinux_pbus_stb;
wire          main_soclinux_pbus_ack;
wire          main_soclinux_pbus_we;
wire    [2:0] main_soclinux_pbus_cti;
wire    [1:0] main_soclinux_pbus_bte;
wire          main_soclinux_pbus_err;
wire   [29:0] main_soclinux_plicbus_adr;
wire   [31:0] main_soclinux_plicbus_dat_w;
wire   [31:0] main_soclinux_plicbus_dat_r;
wire    [3:0] main_soclinux_plicbus_sel;
wire          main_soclinux_plicbus_cyc;
wire          main_soclinux_plicbus_stb;
wire          main_soclinux_plicbus_ack;
wire          main_soclinux_plicbus_we;
wire    [2:0] main_soclinux_plicbus_cti;
wire    [1:0] main_soclinux_plicbus_bte;
reg           main_soclinux_plicbus_err = 1'd0;
wire   [29:0] main_soclinux_clintbus_adr;
wire   [31:0] main_soclinux_clintbus_dat_w;
wire   [31:0] main_soclinux_clintbus_dat_r;
wire    [3:0] main_soclinux_clintbus_sel;
wire          main_soclinux_clintbus_cyc;
wire          main_soclinux_clintbus_stb;
wire          main_soclinux_clintbus_ack;
wire          main_soclinux_clintbus_we;
wire    [2:0] main_soclinux_clintbus_cti;
wire    [1:0] main_soclinux_clintbus_bte;
reg           main_soclinux_clintbus_err = 1'd0;
wire   [29:0] main_soclinux_soclinux_ram_bus_adr;
wire   [31:0] main_soclinux_soclinux_ram_bus_dat_w;
wire   [31:0] main_soclinux_soclinux_ram_bus_dat_r;
wire    [3:0] main_soclinux_soclinux_ram_bus_sel;
wire          main_soclinux_soclinux_ram_bus_cyc;
wire          main_soclinux_soclinux_ram_bus_stb;
reg           main_soclinux_soclinux_ram_bus_ack = 1'd0;
wire          main_soclinux_soclinux_ram_bus_we;
wire    [2:0] main_soclinux_soclinux_ram_bus_cti;
wire    [1:0] main_soclinux_soclinux_ram_bus_bte;
reg           main_soclinux_soclinux_ram_bus_err = 1'd0;
reg           main_soclinux_soclinux_adr_burst = 1'd0;
wire   [14:0] main_soclinux_soclinux_adr;
wire   [31:0] main_soclinux_soclinux_dat_r;
wire   [29:0] main_soclinux_ram_bus_ram_bus_adr;
wire   [31:0] main_soclinux_ram_bus_ram_bus_dat_w;
wire   [31:0] main_soclinux_ram_bus_ram_bus_dat_r;
wire    [3:0] main_soclinux_ram_bus_ram_bus_sel;
wire          main_soclinux_ram_bus_ram_bus_cyc;
wire          main_soclinux_ram_bus_ram_bus_stb;
reg           main_soclinux_ram_bus_ram_bus_ack = 1'd0;
wire          main_soclinux_ram_bus_ram_bus_we;
wire    [2:0] main_soclinux_ram_bus_ram_bus_cti;
wire    [1:0] main_soclinux_ram_bus_ram_bus_bte;
reg           main_soclinux_ram_bus_ram_bus_err = 1'd0;
reg           main_soclinux_ram_adr_burst = 1'd0;
wire   [10:0] main_soclinux_ram_adr;
wire   [31:0] main_soclinux_ram_dat_r;
reg     [3:0] main_soclinux_ram_we = 4'd0;
wire   [31:0] main_soclinux_ram_dat_w;
wire          main_soclinux_tx_sink_valid;
reg           main_soclinux_tx_sink_ready = 1'd0;
wire          main_soclinux_tx_sink_first;
wire          main_soclinux_tx_sink_last;
wire    [7:0] main_soclinux_tx_sink_payload_data;
reg     [7:0] main_soclinux_tx_data = 8'd0;
reg     [3:0] main_soclinux_tx_count = 4'd0;
reg           main_soclinux_tx_enable = 1'd0;
reg           main_soclinux_tx_tick = 1'd0;
reg    [31:0] main_soclinux_tx_phase = 32'd0;
reg           main_soclinux_rx_source_valid = 1'd0;
wire          main_soclinux_rx_source_ready;
reg           main_soclinux_rx_source_first = 1'd0;
reg           main_soclinux_rx_source_last = 1'd0;
reg     [7:0] main_soclinux_rx_source_payload_data = 8'd0;
reg     [7:0] main_soclinux_rx_data = 8'd0;
reg     [3:0] main_soclinux_rx_count = 4'd0;
reg           main_soclinux_rx_enable = 1'd0;
reg           main_soclinux_rx_tick = 1'd0;
reg    [31:0] main_soclinux_rx_phase = 32'd0;
wire          main_soclinux_rx_rx;
reg           main_soclinux_rx_rx_d = 1'd0;
reg           main_soclinux_uart_rxtx_re = 1'd0;
wire    [7:0] main_soclinux_uart_rxtx_r;
reg           main_soclinux_uart_rxtx_we = 1'd0;
wire    [7:0] main_soclinux_uart_rxtx_w;
wire          main_soclinux_uart_txfull_status;
wire          main_soclinux_uart_txfull_we;
reg           main_soclinux_uart_txfull_re = 1'd0;
wire          main_soclinux_uart_rxempty_status;
wire          main_soclinux_uart_rxempty_we;
reg           main_soclinux_uart_rxempty_re = 1'd0;
wire          main_soclinux_uart_irq;
wire          main_soclinux_uart_tx_status;
reg           main_soclinux_uart_tx_pending = 1'd0;
wire          main_soclinux_uart_tx_trigger;
reg           main_soclinux_uart_tx_clear = 1'd0;
reg           main_soclinux_uart_tx_trigger_d = 1'd0;
wire          main_soclinux_uart_rx_status;
reg           main_soclinux_uart_rx_pending = 1'd0;
wire          main_soclinux_uart_rx_trigger;
reg           main_soclinux_uart_rx_clear = 1'd0;
reg           main_soclinux_uart_rx_trigger_d = 1'd0;
wire          main_soclinux_uart_tx0;
wire          main_soclinux_uart_rx0;
reg     [1:0] main_soclinux_uart_status_status = 2'd0;
wire          main_soclinux_uart_status_we;
reg           main_soclinux_uart_status_re = 1'd0;
wire          main_soclinux_uart_tx1;
wire          main_soclinux_uart_rx1;
reg     [1:0] main_soclinux_uart_pending_status = 2'd0;
wire          main_soclinux_uart_pending_we;
reg           main_soclinux_uart_pending_re = 1'd0;
reg     [1:0] main_soclinux_uart_pending_r = 2'd0;
wire          main_soclinux_uart_tx2;
wire          main_soclinux_uart_rx2;
reg     [1:0] main_soclinux_uart_enable_storage = 2'd0;
reg           main_soclinux_uart_enable_re = 1'd0;
wire          main_soclinux_uart_txempty_status;
wire          main_soclinux_uart_txempty_we;
reg           main_soclinux_uart_txempty_re = 1'd0;
wire          main_soclinux_uart_rxfull_status;
wire          main_soclinux_uart_rxfull_we;
reg           main_soclinux_uart_rxfull_re = 1'd0;
wire          main_soclinux_uart_uart_sink_valid;
wire          main_soclinux_uart_uart_sink_ready;
wire          main_soclinux_uart_uart_sink_first;
wire          main_soclinux_uart_uart_sink_last;
wire    [7:0] main_soclinux_uart_uart_sink_payload_data;
wire          main_soclinux_uart_uart_source_valid;
wire          main_soclinux_uart_uart_source_ready;
wire          main_soclinux_uart_uart_source_first;
wire          main_soclinux_uart_uart_source_last;
wire    [7:0] main_soclinux_uart_uart_source_payload_data;
wire          main_soclinux_uart_tx_fifo_sink_valid;
wire          main_soclinux_uart_tx_fifo_sink_ready;
reg           main_soclinux_uart_tx_fifo_sink_first = 1'd0;
reg           main_soclinux_uart_tx_fifo_sink_last = 1'd0;
wire    [7:0] main_soclinux_uart_tx_fifo_sink_payload_data;
wire          main_soclinux_uart_tx_fifo_source_valid;
wire          main_soclinux_uart_tx_fifo_source_ready;
wire          main_soclinux_uart_tx_fifo_source_first;
wire          main_soclinux_uart_tx_fifo_source_last;
wire    [7:0] main_soclinux_uart_tx_fifo_source_payload_data;
wire          main_soclinux_uart_tx_fifo_re;
reg           main_soclinux_uart_tx_fifo_readable = 1'd0;
wire          main_soclinux_uart_tx_fifo_syncfifo_we;
wire          main_soclinux_uart_tx_fifo_syncfifo_writable;
wire          main_soclinux_uart_tx_fifo_syncfifo_re;
wire          main_soclinux_uart_tx_fifo_syncfifo_readable;
wire    [9:0] main_soclinux_uart_tx_fifo_syncfifo_din;
wire    [9:0] main_soclinux_uart_tx_fifo_syncfifo_dout;
reg    [18:0] main_soclinux_uart_tx_fifo_level0 = 19'd0;
reg           main_soclinux_uart_tx_fifo_replace = 1'd0;
reg    [17:0] main_soclinux_uart_tx_fifo_produce = 18'd0;
reg    [17:0] main_soclinux_uart_tx_fifo_consume = 18'd0;
reg    [17:0] main_soclinux_uart_tx_fifo_wrport_adr = 18'd0;
wire    [9:0] main_soclinux_uart_tx_fifo_wrport_dat_r;
wire          main_soclinux_uart_tx_fifo_wrport_we;
wire    [9:0] main_soclinux_uart_tx_fifo_wrport_dat_w;
wire          main_soclinux_uart_tx_fifo_do_read;
wire   [17:0] main_soclinux_uart_tx_fifo_rdport_adr;
wire    [9:0] main_soclinux_uart_tx_fifo_rdport_dat_r;
wire          main_soclinux_uart_tx_fifo_rdport_re;
wire   [18:0] main_soclinux_uart_tx_fifo_level1;
wire    [7:0] main_soclinux_uart_tx_fifo_fifo_in_payload_data;
wire          main_soclinux_uart_tx_fifo_fifo_in_first;
wire          main_soclinux_uart_tx_fifo_fifo_in_last;
wire    [7:0] main_soclinux_uart_tx_fifo_fifo_out_payload_data;
wire          main_soclinux_uart_tx_fifo_fifo_out_first;
wire          main_soclinux_uart_tx_fifo_fifo_out_last;
wire          main_soclinux_uart_rx_fifo_sink_valid;
wire          main_soclinux_uart_rx_fifo_sink_ready;
wire          main_soclinux_uart_rx_fifo_sink_first;
wire          main_soclinux_uart_rx_fifo_sink_last;
wire    [7:0] main_soclinux_uart_rx_fifo_sink_payload_data;
wire          main_soclinux_uart_rx_fifo_source_valid;
wire          main_soclinux_uart_rx_fifo_source_ready;
wire          main_soclinux_uart_rx_fifo_source_first;
wire          main_soclinux_uart_rx_fifo_source_last;
wire    [7:0] main_soclinux_uart_rx_fifo_source_payload_data;
wire          main_soclinux_uart_rx_fifo_re;
reg           main_soclinux_uart_rx_fifo_readable = 1'd0;
wire          main_soclinux_uart_rx_fifo_syncfifo_we;
wire          main_soclinux_uart_rx_fifo_syncfifo_writable;
wire          main_soclinux_uart_rx_fifo_syncfifo_re;
wire          main_soclinux_uart_rx_fifo_syncfifo_readable;
wire    [9:0] main_soclinux_uart_rx_fifo_syncfifo_din;
wire    [9:0] main_soclinux_uart_rx_fifo_syncfifo_dout;
reg    [18:0] main_soclinux_uart_rx_fifo_level0 = 19'd0;
reg           main_soclinux_uart_rx_fifo_replace = 1'd0;
reg    [17:0] main_soclinux_uart_rx_fifo_produce = 18'd0;
reg    [17:0] main_soclinux_uart_rx_fifo_consume = 18'd0;
reg    [17:0] main_soclinux_uart_rx_fifo_wrport_adr = 18'd0;
wire    [9:0] main_soclinux_uart_rx_fifo_wrport_dat_r;
wire          main_soclinux_uart_rx_fifo_wrport_we;
wire    [9:0] main_soclinux_uart_rx_fifo_wrport_dat_w;
wire          main_soclinux_uart_rx_fifo_do_read;
wire   [17:0] main_soclinux_uart_rx_fifo_rdport_adr;
wire    [9:0] main_soclinux_uart_rx_fifo_rdport_dat_r;
wire          main_soclinux_uart_rx_fifo_rdport_re;
wire   [18:0] main_soclinux_uart_rx_fifo_level1;
wire    [7:0] main_soclinux_uart_rx_fifo_fifo_in_payload_data;
wire          main_soclinux_uart_rx_fifo_fifo_in_first;
wire          main_soclinux_uart_rx_fifo_fifo_in_last;
wire    [7:0] main_soclinux_uart_rx_fifo_fifo_out_payload_data;
wire          main_soclinux_uart_rx_fifo_fifo_out_first;
wire          main_soclinux_uart_rx_fifo_fifo_out_last;
reg    [31:0] main_soclinux_timer_load_storage = 32'd0;
reg           main_soclinux_timer_load_re = 1'd0;
reg    [31:0] main_soclinux_timer_reload_storage = 32'd0;
reg           main_soclinux_timer_reload_re = 1'd0;
reg           main_soclinux_timer_en_storage = 1'd0;
reg           main_soclinux_timer_en_re = 1'd0;
reg           main_soclinux_timer_update_value_storage = 1'd0;
reg           main_soclinux_timer_update_value_re = 1'd0;
reg    [31:0] main_soclinux_timer_value_status = 32'd0;
wire          main_soclinux_timer_value_we;
reg           main_soclinux_timer_value_re = 1'd0;
wire          main_soclinux_timer_irq;
wire          main_soclinux_timer_zero_status;
reg           main_soclinux_timer_zero_pending = 1'd0;
wire          main_soclinux_timer_zero_trigger;
reg           main_soclinux_timer_zero_clear = 1'd0;
reg           main_soclinux_timer_zero_trigger_d = 1'd0;
wire          main_soclinux_timer_zero0;
wire          main_soclinux_timer_status_status;
wire          main_soclinux_timer_status_we;
reg           main_soclinux_timer_status_re = 1'd0;
wire          main_soclinux_timer_zero1;
wire          main_soclinux_timer_pending_status;
wire          main_soclinux_timer_pending_we;
reg           main_soclinux_timer_pending_re = 1'd0;
reg           main_soclinux_timer_pending_r = 1'd0;
wire          main_soclinux_timer_zero2;
reg           main_soclinux_timer_enable_storage = 1'd0;
reg           main_soclinux_timer_enable_re = 1'd0;
reg    [31:0] main_soclinux_timer_value = 32'd0;
reg           main_v7ddrphy_rst_storage = 1'd0;
reg           main_v7ddrphy_rst_re = 1'd0;
reg     [3:0] main_v7ddrphy_dly_sel_storage = 4'd0;
reg           main_v7ddrphy_dly_sel_re = 1'd0;
reg     [4:0] main_v7ddrphy_half_sys8x_taps_storage = 5'd5;
reg           main_v7ddrphy_half_sys8x_taps_re = 1'd0;
reg           main_v7ddrphy_wlevel_en_storage = 1'd0;
reg           main_v7ddrphy_wlevel_en_re = 1'd0;
reg           main_v7ddrphy_wlevel_strobe_re = 1'd0;
wire          main_v7ddrphy_wlevel_strobe_r;
reg           main_v7ddrphy_wlevel_strobe_we = 1'd0;
reg           main_v7ddrphy_wlevel_strobe_w = 1'd0;
reg           main_v7ddrphy_cdly_rst_re = 1'd0;
wire          main_v7ddrphy_cdly_rst_r;
reg           main_v7ddrphy_cdly_rst_we = 1'd0;
reg           main_v7ddrphy_cdly_rst_w = 1'd0;
reg           main_v7ddrphy_cdly_inc_re = 1'd0;
wire          main_v7ddrphy_cdly_inc_r;
reg           main_v7ddrphy_cdly_inc_we = 1'd0;
reg           main_v7ddrphy_cdly_inc_w = 1'd0;
reg           main_v7ddrphy_rdly_dq_rst_re = 1'd0;
wire          main_v7ddrphy_rdly_dq_rst_r;
reg           main_v7ddrphy_rdly_dq_rst_we = 1'd0;
reg           main_v7ddrphy_rdly_dq_rst_w = 1'd0;
reg           main_v7ddrphy_rdly_dq_inc_re = 1'd0;
wire          main_v7ddrphy_rdly_dq_inc_r;
reg           main_v7ddrphy_rdly_dq_inc_we = 1'd0;
reg           main_v7ddrphy_rdly_dq_inc_w = 1'd0;
reg           main_v7ddrphy_rdly_dq_bitslip_rst_re = 1'd0;
wire          main_v7ddrphy_rdly_dq_bitslip_rst_r;
reg           main_v7ddrphy_rdly_dq_bitslip_rst_we = 1'd0;
reg           main_v7ddrphy_rdly_dq_bitslip_rst_w = 1'd0;
reg           main_v7ddrphy_rdly_dq_bitslip_re = 1'd0;
wire          main_v7ddrphy_rdly_dq_bitslip_r;
reg           main_v7ddrphy_rdly_dq_bitslip_we = 1'd0;
reg           main_v7ddrphy_rdly_dq_bitslip_w = 1'd0;
reg           main_v7ddrphy_wdly_dq_rst_re = 1'd0;
wire          main_v7ddrphy_wdly_dq_rst_r;
reg           main_v7ddrphy_wdly_dq_rst_we = 1'd0;
reg           main_v7ddrphy_wdly_dq_rst_w = 1'd0;
reg           main_v7ddrphy_wdly_dq_inc_re = 1'd0;
wire          main_v7ddrphy_wdly_dq_inc_r;
reg           main_v7ddrphy_wdly_dq_inc_we = 1'd0;
reg           main_v7ddrphy_wdly_dq_inc_w = 1'd0;
reg           main_v7ddrphy_wdly_dqs_rst_re = 1'd0;
wire          main_v7ddrphy_wdly_dqs_rst_r;
reg           main_v7ddrphy_wdly_dqs_rst_we = 1'd0;
reg           main_v7ddrphy_wdly_dqs_rst_w = 1'd0;
reg           main_v7ddrphy_wdly_dqs_inc_re = 1'd0;
wire          main_v7ddrphy_wdly_dqs_inc_r;
reg           main_v7ddrphy_wdly_dqs_inc_we = 1'd0;
reg           main_v7ddrphy_wdly_dqs_inc_w = 1'd0;
reg           main_v7ddrphy_wdly_dq_bitslip_rst_re = 1'd0;
wire          main_v7ddrphy_wdly_dq_bitslip_rst_r;
reg           main_v7ddrphy_wdly_dq_bitslip_rst_we = 1'd0;
reg           main_v7ddrphy_wdly_dq_bitslip_rst_w = 1'd0;
reg           main_v7ddrphy_wdly_dq_bitslip_re = 1'd0;
wire          main_v7ddrphy_wdly_dq_bitslip_r;
reg           main_v7ddrphy_wdly_dq_bitslip_we = 1'd0;
reg           main_v7ddrphy_wdly_dq_bitslip_w = 1'd0;
reg     [1:0] main_v7ddrphy_rdphase_storage = 2'd2;
reg           main_v7ddrphy_rdphase_re = 1'd0;
reg     [1:0] main_v7ddrphy_wrphase_storage = 2'd1;
reg           main_v7ddrphy_wrphase_re = 1'd0;
wire   [15:0] main_v7ddrphy_dfi_p0_address;
wire    [2:0] main_v7ddrphy_dfi_p0_bank;
wire          main_v7ddrphy_dfi_p0_cas_n;
wire          main_v7ddrphy_dfi_p0_cs_n;
wire          main_v7ddrphy_dfi_p0_ras_n;
wire          main_v7ddrphy_dfi_p0_we_n;
wire          main_v7ddrphy_dfi_p0_cke;
wire          main_v7ddrphy_dfi_p0_odt;
wire          main_v7ddrphy_dfi_p0_reset_n;
wire          main_v7ddrphy_dfi_p0_act_n;
wire   [63:0] main_v7ddrphy_dfi_p0_wrdata;
wire          main_v7ddrphy_dfi_p0_wrdata_en;
wire    [7:0] main_v7ddrphy_dfi_p0_wrdata_mask;
wire          main_v7ddrphy_dfi_p0_rddata_en;
reg    [63:0] main_v7ddrphy_dfi_p0_rddata = 64'd0;
wire          main_v7ddrphy_dfi_p0_rddata_valid;
wire   [15:0] main_v7ddrphy_dfi_p1_address;
wire    [2:0] main_v7ddrphy_dfi_p1_bank;
wire          main_v7ddrphy_dfi_p1_cas_n;
wire          main_v7ddrphy_dfi_p1_cs_n;
wire          main_v7ddrphy_dfi_p1_ras_n;
wire          main_v7ddrphy_dfi_p1_we_n;
wire          main_v7ddrphy_dfi_p1_cke;
wire          main_v7ddrphy_dfi_p1_odt;
wire          main_v7ddrphy_dfi_p1_reset_n;
wire          main_v7ddrphy_dfi_p1_act_n;
wire   [63:0] main_v7ddrphy_dfi_p1_wrdata;
wire          main_v7ddrphy_dfi_p1_wrdata_en;
wire    [7:0] main_v7ddrphy_dfi_p1_wrdata_mask;
wire          main_v7ddrphy_dfi_p1_rddata_en;
reg    [63:0] main_v7ddrphy_dfi_p1_rddata = 64'd0;
wire          main_v7ddrphy_dfi_p1_rddata_valid;
wire   [15:0] main_v7ddrphy_dfi_p2_address;
wire    [2:0] main_v7ddrphy_dfi_p2_bank;
wire          main_v7ddrphy_dfi_p2_cas_n;
wire          main_v7ddrphy_dfi_p2_cs_n;
wire          main_v7ddrphy_dfi_p2_ras_n;
wire          main_v7ddrphy_dfi_p2_we_n;
wire          main_v7ddrphy_dfi_p2_cke;
wire          main_v7ddrphy_dfi_p2_odt;
wire          main_v7ddrphy_dfi_p2_reset_n;
wire          main_v7ddrphy_dfi_p2_act_n;
wire   [63:0] main_v7ddrphy_dfi_p2_wrdata;
wire          main_v7ddrphy_dfi_p2_wrdata_en;
wire    [7:0] main_v7ddrphy_dfi_p2_wrdata_mask;
wire          main_v7ddrphy_dfi_p2_rddata_en;
reg    [63:0] main_v7ddrphy_dfi_p2_rddata = 64'd0;
wire          main_v7ddrphy_dfi_p2_rddata_valid;
wire   [15:0] main_v7ddrphy_dfi_p3_address;
wire    [2:0] main_v7ddrphy_dfi_p3_bank;
wire          main_v7ddrphy_dfi_p3_cas_n;
wire          main_v7ddrphy_dfi_p3_cs_n;
wire          main_v7ddrphy_dfi_p3_ras_n;
wire          main_v7ddrphy_dfi_p3_we_n;
wire          main_v7ddrphy_dfi_p3_cke;
wire          main_v7ddrphy_dfi_p3_odt;
wire          main_v7ddrphy_dfi_p3_reset_n;
wire          main_v7ddrphy_dfi_p3_act_n;
wire   [63:0] main_v7ddrphy_dfi_p3_wrdata;
wire          main_v7ddrphy_dfi_p3_wrdata_en;
wire    [7:0] main_v7ddrphy_dfi_p3_wrdata_mask;
wire          main_v7ddrphy_dfi_p3_rddata_en;
reg    [63:0] main_v7ddrphy_dfi_p3_rddata = 64'd0;
wire          main_v7ddrphy_dfi_p3_rddata_valid;
wire          main_v7ddrphy_sd_clk_se_nodelay;
wire          main_v7ddrphy_sd_clk_se_delayed;
wire    [2:0] main_v7ddrphy_pads_ba;
wire          main_v7ddrphy_oq0;
wire          main_v7ddrphy_oq1;
wire          main_v7ddrphy_oq2;
wire          main_v7ddrphy_oq3;
wire          main_v7ddrphy_oq4;
wire          main_v7ddrphy_oq5;
wire          main_v7ddrphy_oq6;
wire          main_v7ddrphy_oq7;
wire          main_v7ddrphy_oq8;
wire          main_v7ddrphy_oq9;
wire          main_v7ddrphy_oq10;
wire          main_v7ddrphy_oq11;
wire          main_v7ddrphy_oq12;
wire          main_v7ddrphy_oq13;
wire          main_v7ddrphy_oq14;
wire          main_v7ddrphy_oq15;
wire          main_v7ddrphy_oq16;
wire          main_v7ddrphy_oq17;
wire          main_v7ddrphy_oq18;
wire          main_v7ddrphy_oq19;
wire          main_v7ddrphy_oq20;
wire          main_v7ddrphy_oq21;
wire          main_v7ddrphy_oq22;
wire          main_v7ddrphy_oq23;
wire          main_v7ddrphy_oq24;
wire          main_v7ddrphy_oq25;
reg           main_v7ddrphy_dqs_oe = 1'd0;
wire          main_v7ddrphy_dqs_preamble;
wire          main_v7ddrphy_dqs_postamble;
wire          main_v7ddrphy_dqs_oe_delay_tappeddelayline;
reg           main_v7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline0 = 1'd0;
reg           main_v7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1 = 1'd0;
reg           main_v7ddrphy_dqspattern0 = 1'd0;
reg           main_v7ddrphy_dqspattern1 = 1'd0;
reg     [7:0] main_v7ddrphy_dqspattern_o = 8'd0;
wire          main_v7ddrphy_dqs_o_no_delay0;
wire          main_v7ddrphy_dqs_o_delayed0;
wire          main_v7ddrphy_dqs_t0;
reg     [7:0] main_v7ddrphy_bitslip00 = 8'd0;
reg     [2:0] main_v7ddrphy_bitslip0_value0 = 3'd7;
reg    [15:0] main_v7ddrphy_bitslip0_r0 = 16'd0;
wire          main_v7ddrphy0;
wire          main_v7ddrphy_dqs_o_no_delay1;
wire          main_v7ddrphy_dqs_o_delayed1;
wire          main_v7ddrphy_dqs_t1;
reg     [7:0] main_v7ddrphy_bitslip10 = 8'd0;
reg     [2:0] main_v7ddrphy_bitslip1_value0 = 3'd7;
reg    [15:0] main_v7ddrphy_bitslip1_r0 = 16'd0;
wire          main_v7ddrphy1;
wire          main_v7ddrphy_dqs_o_no_delay2;
wire          main_v7ddrphy_dqs_o_delayed2;
wire          main_v7ddrphy_dqs_t2;
reg     [7:0] main_v7ddrphy_bitslip20 = 8'd0;
reg     [2:0] main_v7ddrphy_bitslip2_value0 = 3'd7;
reg    [15:0] main_v7ddrphy_bitslip2_r0 = 16'd0;
wire          main_v7ddrphy2;
wire          main_v7ddrphy_dqs_o_no_delay3;
wire          main_v7ddrphy_dqs_o_delayed3;
wire          main_v7ddrphy_dqs_t3;
reg     [7:0] main_v7ddrphy_bitslip30 = 8'd0;
reg     [2:0] main_v7ddrphy_bitslip3_value0 = 3'd7;
reg    [15:0] main_v7ddrphy_bitslip3_r0 = 16'd0;
wire          main_v7ddrphy3;
wire          main_v7ddrphy_dm_o_nodelay0;
reg     [7:0] main_v7ddrphy_bitslip01 = 8'd0;
reg     [2:0] main_v7ddrphy_bitslip0_value1 = 3'd7;
reg    [15:0] main_v7ddrphy_bitslip0_r1 = 16'd0;
wire          main_v7ddrphy_dm_o_nodelay1;
reg     [7:0] main_v7ddrphy_bitslip11 = 8'd0;
reg     [2:0] main_v7ddrphy_bitslip1_value1 = 3'd7;
reg    [15:0] main_v7ddrphy_bitslip1_r1 = 16'd0;
wire          main_v7ddrphy_dm_o_nodelay2;
reg     [7:0] main_v7ddrphy_bitslip21 = 8'd0;
reg     [2:0] main_v7ddrphy_bitslip2_value1 = 3'd7;
reg    [15:0] main_v7ddrphy_bitslip2_r1 = 16'd0;
wire          main_v7ddrphy_dm_o_nodelay3;
reg     [7:0] main_v7ddrphy_bitslip31 = 8'd0;
reg     [2:0] main_v7ddrphy_bitslip3_value1 = 3'd7;
reg    [15:0] main_v7ddrphy_bitslip3_r1 = 16'd0;
wire          main_v7ddrphy_dq_oe;
wire          main_v7ddrphy_dq_oe_delay_tappeddelayline;
reg           main_v7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline0 = 1'd0;
reg           main_v7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1 = 1'd0;
wire          main_v7ddrphy_dq_o_nodelay0;
wire          main_v7ddrphy_dq_o_delayed0;
wire          main_v7ddrphy_dq_i_nodelay0;
wire          main_v7ddrphy_dq_i_delayed0;
wire          main_v7ddrphy_dq_t0;
reg     [7:0] main_v7ddrphy_bitslip02 = 8'd0;
reg     [2:0] main_v7ddrphy_bitslip0_value2 = 3'd7;
reg    [15:0] main_v7ddrphy_bitslip0_r2 = 16'd0;
wire    [7:0] main_v7ddrphy_bitslip03;
reg     [7:0] main_v7ddrphy_bitslip04 = 8'd0;
reg     [2:0] main_v7ddrphy_bitslip0_value3 = 3'd7;
reg    [15:0] main_v7ddrphy_bitslip0_r3 = 16'd0;
wire          main_v7ddrphy_dq_o_nodelay1;
wire          main_v7ddrphy_dq_o_delayed1;
wire          main_v7ddrphy_dq_i_nodelay1;
wire          main_v7ddrphy_dq_i_delayed1;
wire          main_v7ddrphy_dq_t1;
reg     [7:0] main_v7ddrphy_bitslip12 = 8'd0;
reg     [2:0] main_v7ddrphy_bitslip1_value2 = 3'd7;
reg    [15:0] main_v7ddrphy_bitslip1_r2 = 16'd0;
wire    [7:0] main_v7ddrphy_bitslip13;
reg     [7:0] main_v7ddrphy_bitslip14 = 8'd0;
reg     [2:0] main_v7ddrphy_bitslip1_value3 = 3'd7;
reg    [15:0] main_v7ddrphy_bitslip1_r3 = 16'd0;
wire          main_v7ddrphy_dq_o_nodelay2;
wire          main_v7ddrphy_dq_o_delayed2;
wire          main_v7ddrphy_dq_i_nodelay2;
wire          main_v7ddrphy_dq_i_delayed2;
wire          main_v7ddrphy_dq_t2;
reg     [7:0] main_v7ddrphy_bitslip22 = 8'd0;
reg     [2:0] main_v7ddrphy_bitslip2_value2 = 3'd7;
reg    [15:0] main_v7ddrphy_bitslip2_r2 = 16'd0;
wire    [7:0] main_v7ddrphy_bitslip23;
reg     [7:0] main_v7ddrphy_bitslip24 = 8'd0;
reg     [2:0] main_v7ddrphy_bitslip2_value3 = 3'd7;
reg    [15:0] main_v7ddrphy_bitslip2_r3 = 16'd0;
wire          main_v7ddrphy_dq_o_nodelay3;
wire          main_v7ddrphy_dq_o_delayed3;
wire          main_v7ddrphy_dq_i_nodelay3;
wire          main_v7ddrphy_dq_i_delayed3;
wire          main_v7ddrphy_dq_t3;
reg     [7:0] main_v7ddrphy_bitslip32 = 8'd0;
reg     [2:0] main_v7ddrphy_bitslip3_value2 = 3'd7;
reg    [15:0] main_v7ddrphy_bitslip3_r2 = 16'd0;
wire    [7:0] main_v7ddrphy_bitslip33;
reg     [7:0] main_v7ddrphy_bitslip34 = 8'd0;
reg     [2:0] main_v7ddrphy_bitslip3_value3 = 3'd7;
reg    [15:0] main_v7ddrphy_bitslip3_r3 = 16'd0;
wire          main_v7ddrphy_dq_o_nodelay4;
wire          main_v7ddrphy_dq_o_delayed4;
wire          main_v7ddrphy_dq_i_nodelay4;
wire          main_v7ddrphy_dq_i_delayed4;
wire          main_v7ddrphy_dq_t4;
reg     [7:0] main_v7ddrphy_bitslip40 = 8'd0;
reg     [2:0] main_v7ddrphy_bitslip4_value0 = 3'd7;
reg    [15:0] main_v7ddrphy_bitslip4_r0 = 16'd0;
wire    [7:0] main_v7ddrphy_bitslip41;
reg     [7:0] main_v7ddrphy_bitslip42 = 8'd0;
reg     [2:0] main_v7ddrphy_bitslip4_value1 = 3'd7;
reg    [15:0] main_v7ddrphy_bitslip4_r1 = 16'd0;
wire          main_v7ddrphy_dq_o_nodelay5;
wire          main_v7ddrphy_dq_o_delayed5;
wire          main_v7ddrphy_dq_i_nodelay5;
wire          main_v7ddrphy_dq_i_delayed5;
wire          main_v7ddrphy_dq_t5;
reg     [7:0] main_v7ddrphy_bitslip50 = 8'd0;
reg     [2:0] main_v7ddrphy_bitslip5_value0 = 3'd7;
reg    [15:0] main_v7ddrphy_bitslip5_r0 = 16'd0;
wire    [7:0] main_v7ddrphy_bitslip51;
reg     [7:0] main_v7ddrphy_bitslip52 = 8'd0;
reg     [2:0] main_v7ddrphy_bitslip5_value1 = 3'd7;
reg    [15:0] main_v7ddrphy_bitslip5_r1 = 16'd0;
wire          main_v7ddrphy_dq_o_nodelay6;
wire          main_v7ddrphy_dq_o_delayed6;
wire          main_v7ddrphy_dq_i_nodelay6;
wire          main_v7ddrphy_dq_i_delayed6;
wire          main_v7ddrphy_dq_t6;
reg     [7:0] main_v7ddrphy_bitslip60 = 8'd0;
reg     [2:0] main_v7ddrphy_bitslip6_value0 = 3'd7;
reg    [15:0] main_v7ddrphy_bitslip6_r0 = 16'd0;
wire    [7:0] main_v7ddrphy_bitslip61;
reg     [7:0] main_v7ddrphy_bitslip62 = 8'd0;
reg     [2:0] main_v7ddrphy_bitslip6_value1 = 3'd7;
reg    [15:0] main_v7ddrphy_bitslip6_r1 = 16'd0;
wire          main_v7ddrphy_dq_o_nodelay7;
wire          main_v7ddrphy_dq_o_delayed7;
wire          main_v7ddrphy_dq_i_nodelay7;
wire          main_v7ddrphy_dq_i_delayed7;
wire          main_v7ddrphy_dq_t7;
reg     [7:0] main_v7ddrphy_bitslip70 = 8'd0;
reg     [2:0] main_v7ddrphy_bitslip7_value0 = 3'd7;
reg    [15:0] main_v7ddrphy_bitslip7_r0 = 16'd0;
wire    [7:0] main_v7ddrphy_bitslip71;
reg     [7:0] main_v7ddrphy_bitslip72 = 8'd0;
reg     [2:0] main_v7ddrphy_bitslip7_value1 = 3'd7;
reg    [15:0] main_v7ddrphy_bitslip7_r1 = 16'd0;
wire          main_v7ddrphy_dq_o_nodelay8;
wire          main_v7ddrphy_dq_o_delayed8;
wire          main_v7ddrphy_dq_i_nodelay8;
wire          main_v7ddrphy_dq_i_delayed8;
wire          main_v7ddrphy_dq_t8;
reg     [7:0] main_v7ddrphy_bitslip80 = 8'd0;
reg     [2:0] main_v7ddrphy_bitslip8_value0 = 3'd7;
reg    [15:0] main_v7ddrphy_bitslip8_r0 = 16'd0;
wire    [7:0] main_v7ddrphy_bitslip81;
reg     [7:0] main_v7ddrphy_bitslip82 = 8'd0;
reg     [2:0] main_v7ddrphy_bitslip8_value1 = 3'd7;
reg    [15:0] main_v7ddrphy_bitslip8_r1 = 16'd0;
wire          main_v7ddrphy_dq_o_nodelay9;
wire          main_v7ddrphy_dq_o_delayed9;
wire          main_v7ddrphy_dq_i_nodelay9;
wire          main_v7ddrphy_dq_i_delayed9;
wire          main_v7ddrphy_dq_t9;
reg     [7:0] main_v7ddrphy_bitslip90 = 8'd0;
reg     [2:0] main_v7ddrphy_bitslip9_value0 = 3'd7;
reg    [15:0] main_v7ddrphy_bitslip9_r0 = 16'd0;
wire    [7:0] main_v7ddrphy_bitslip91;
reg     [7:0] main_v7ddrphy_bitslip92 = 8'd0;
reg     [2:0] main_v7ddrphy_bitslip9_value1 = 3'd7;
reg    [15:0] main_v7ddrphy_bitslip9_r1 = 16'd0;
wire          main_v7ddrphy_dq_o_nodelay10;
wire          main_v7ddrphy_dq_o_delayed10;
wire          main_v7ddrphy_dq_i_nodelay10;
wire          main_v7ddrphy_dq_i_delayed10;
wire          main_v7ddrphy_dq_t10;
reg     [7:0] main_v7ddrphy_bitslip100 = 8'd0;
reg     [2:0] main_v7ddrphy_bitslip10_value0 = 3'd7;
reg    [15:0] main_v7ddrphy_bitslip10_r0 = 16'd0;
wire    [7:0] main_v7ddrphy_bitslip101;
reg     [7:0] main_v7ddrphy_bitslip102 = 8'd0;
reg     [2:0] main_v7ddrphy_bitslip10_value1 = 3'd7;
reg    [15:0] main_v7ddrphy_bitslip10_r1 = 16'd0;
wire          main_v7ddrphy_dq_o_nodelay11;
wire          main_v7ddrphy_dq_o_delayed11;
wire          main_v7ddrphy_dq_i_nodelay11;
wire          main_v7ddrphy_dq_i_delayed11;
wire          main_v7ddrphy_dq_t11;
reg     [7:0] main_v7ddrphy_bitslip110 = 8'd0;
reg     [2:0] main_v7ddrphy_bitslip11_value0 = 3'd7;
reg    [15:0] main_v7ddrphy_bitslip11_r0 = 16'd0;
wire    [7:0] main_v7ddrphy_bitslip111;
reg     [7:0] main_v7ddrphy_bitslip112 = 8'd0;
reg     [2:0] main_v7ddrphy_bitslip11_value1 = 3'd7;
reg    [15:0] main_v7ddrphy_bitslip11_r1 = 16'd0;
wire          main_v7ddrphy_dq_o_nodelay12;
wire          main_v7ddrphy_dq_o_delayed12;
wire          main_v7ddrphy_dq_i_nodelay12;
wire          main_v7ddrphy_dq_i_delayed12;
wire          main_v7ddrphy_dq_t12;
reg     [7:0] main_v7ddrphy_bitslip120 = 8'd0;
reg     [2:0] main_v7ddrphy_bitslip12_value0 = 3'd7;
reg    [15:0] main_v7ddrphy_bitslip12_r0 = 16'd0;
wire    [7:0] main_v7ddrphy_bitslip121;
reg     [7:0] main_v7ddrphy_bitslip122 = 8'd0;
reg     [2:0] main_v7ddrphy_bitslip12_value1 = 3'd7;
reg    [15:0] main_v7ddrphy_bitslip12_r1 = 16'd0;
wire          main_v7ddrphy_dq_o_nodelay13;
wire          main_v7ddrphy_dq_o_delayed13;
wire          main_v7ddrphy_dq_i_nodelay13;
wire          main_v7ddrphy_dq_i_delayed13;
wire          main_v7ddrphy_dq_t13;
reg     [7:0] main_v7ddrphy_bitslip130 = 8'd0;
reg     [2:0] main_v7ddrphy_bitslip13_value0 = 3'd7;
reg    [15:0] main_v7ddrphy_bitslip13_r0 = 16'd0;
wire    [7:0] main_v7ddrphy_bitslip131;
reg     [7:0] main_v7ddrphy_bitslip132 = 8'd0;
reg     [2:0] main_v7ddrphy_bitslip13_value1 = 3'd7;
reg    [15:0] main_v7ddrphy_bitslip13_r1 = 16'd0;
wire          main_v7ddrphy_dq_o_nodelay14;
wire          main_v7ddrphy_dq_o_delayed14;
wire          main_v7ddrphy_dq_i_nodelay14;
wire          main_v7ddrphy_dq_i_delayed14;
wire          main_v7ddrphy_dq_t14;
reg     [7:0] main_v7ddrphy_bitslip140 = 8'd0;
reg     [2:0] main_v7ddrphy_bitslip14_value0 = 3'd7;
reg    [15:0] main_v7ddrphy_bitslip14_r0 = 16'd0;
wire    [7:0] main_v7ddrphy_bitslip141;
reg     [7:0] main_v7ddrphy_bitslip142 = 8'd0;
reg     [2:0] main_v7ddrphy_bitslip14_value1 = 3'd7;
reg    [15:0] main_v7ddrphy_bitslip14_r1 = 16'd0;
wire          main_v7ddrphy_dq_o_nodelay15;
wire          main_v7ddrphy_dq_o_delayed15;
wire          main_v7ddrphy_dq_i_nodelay15;
wire          main_v7ddrphy_dq_i_delayed15;
wire          main_v7ddrphy_dq_t15;
reg     [7:0] main_v7ddrphy_bitslip150 = 8'd0;
reg     [2:0] main_v7ddrphy_bitslip15_value0 = 3'd7;
reg    [15:0] main_v7ddrphy_bitslip15_r0 = 16'd0;
wire    [7:0] main_v7ddrphy_bitslip151;
reg     [7:0] main_v7ddrphy_bitslip152 = 8'd0;
reg     [2:0] main_v7ddrphy_bitslip15_value1 = 3'd7;
reg    [15:0] main_v7ddrphy_bitslip15_r1 = 16'd0;
wire          main_v7ddrphy_dq_o_nodelay16;
wire          main_v7ddrphy_dq_o_delayed16;
wire          main_v7ddrphy_dq_i_nodelay16;
wire          main_v7ddrphy_dq_i_delayed16;
wire          main_v7ddrphy_dq_t16;
reg     [7:0] main_v7ddrphy_bitslip160 = 8'd0;
reg     [2:0] main_v7ddrphy_bitslip16_value0 = 3'd7;
reg    [15:0] main_v7ddrphy_bitslip16_r0 = 16'd0;
wire    [7:0] main_v7ddrphy_bitslip161;
reg     [7:0] main_v7ddrphy_bitslip162 = 8'd0;
reg     [2:0] main_v7ddrphy_bitslip16_value1 = 3'd7;
reg    [15:0] main_v7ddrphy_bitslip16_r1 = 16'd0;
wire          main_v7ddrphy_dq_o_nodelay17;
wire          main_v7ddrphy_dq_o_delayed17;
wire          main_v7ddrphy_dq_i_nodelay17;
wire          main_v7ddrphy_dq_i_delayed17;
wire          main_v7ddrphy_dq_t17;
reg     [7:0] main_v7ddrphy_bitslip170 = 8'd0;
reg     [2:0] main_v7ddrphy_bitslip17_value0 = 3'd7;
reg    [15:0] main_v7ddrphy_bitslip17_r0 = 16'd0;
wire    [7:0] main_v7ddrphy_bitslip171;
reg     [7:0] main_v7ddrphy_bitslip172 = 8'd0;
reg     [2:0] main_v7ddrphy_bitslip17_value1 = 3'd7;
reg    [15:0] main_v7ddrphy_bitslip17_r1 = 16'd0;
wire          main_v7ddrphy_dq_o_nodelay18;
wire          main_v7ddrphy_dq_o_delayed18;
wire          main_v7ddrphy_dq_i_nodelay18;
wire          main_v7ddrphy_dq_i_delayed18;
wire          main_v7ddrphy_dq_t18;
reg     [7:0] main_v7ddrphy_bitslip180 = 8'd0;
reg     [2:0] main_v7ddrphy_bitslip18_value0 = 3'd7;
reg    [15:0] main_v7ddrphy_bitslip18_r0 = 16'd0;
wire    [7:0] main_v7ddrphy_bitslip181;
reg     [7:0] main_v7ddrphy_bitslip182 = 8'd0;
reg     [2:0] main_v7ddrphy_bitslip18_value1 = 3'd7;
reg    [15:0] main_v7ddrphy_bitslip18_r1 = 16'd0;
wire          main_v7ddrphy_dq_o_nodelay19;
wire          main_v7ddrphy_dq_o_delayed19;
wire          main_v7ddrphy_dq_i_nodelay19;
wire          main_v7ddrphy_dq_i_delayed19;
wire          main_v7ddrphy_dq_t19;
reg     [7:0] main_v7ddrphy_bitslip190 = 8'd0;
reg     [2:0] main_v7ddrphy_bitslip19_value0 = 3'd7;
reg    [15:0] main_v7ddrphy_bitslip19_r0 = 16'd0;
wire    [7:0] main_v7ddrphy_bitslip191;
reg     [7:0] main_v7ddrphy_bitslip192 = 8'd0;
reg     [2:0] main_v7ddrphy_bitslip19_value1 = 3'd7;
reg    [15:0] main_v7ddrphy_bitslip19_r1 = 16'd0;
wire          main_v7ddrphy_dq_o_nodelay20;
wire          main_v7ddrphy_dq_o_delayed20;
wire          main_v7ddrphy_dq_i_nodelay20;
wire          main_v7ddrphy_dq_i_delayed20;
wire          main_v7ddrphy_dq_t20;
reg     [7:0] main_v7ddrphy_bitslip200 = 8'd0;
reg     [2:0] main_v7ddrphy_bitslip20_value0 = 3'd7;
reg    [15:0] main_v7ddrphy_bitslip20_r0 = 16'd0;
wire    [7:0] main_v7ddrphy_bitslip201;
reg     [7:0] main_v7ddrphy_bitslip202 = 8'd0;
reg     [2:0] main_v7ddrphy_bitslip20_value1 = 3'd7;
reg    [15:0] main_v7ddrphy_bitslip20_r1 = 16'd0;
wire          main_v7ddrphy_dq_o_nodelay21;
wire          main_v7ddrphy_dq_o_delayed21;
wire          main_v7ddrphy_dq_i_nodelay21;
wire          main_v7ddrphy_dq_i_delayed21;
wire          main_v7ddrphy_dq_t21;
reg     [7:0] main_v7ddrphy_bitslip210 = 8'd0;
reg     [2:0] main_v7ddrphy_bitslip21_value0 = 3'd7;
reg    [15:0] main_v7ddrphy_bitslip21_r0 = 16'd0;
wire    [7:0] main_v7ddrphy_bitslip211;
reg     [7:0] main_v7ddrphy_bitslip212 = 8'd0;
reg     [2:0] main_v7ddrphy_bitslip21_value1 = 3'd7;
reg    [15:0] main_v7ddrphy_bitslip21_r1 = 16'd0;
wire          main_v7ddrphy_dq_o_nodelay22;
wire          main_v7ddrphy_dq_o_delayed22;
wire          main_v7ddrphy_dq_i_nodelay22;
wire          main_v7ddrphy_dq_i_delayed22;
wire          main_v7ddrphy_dq_t22;
reg     [7:0] main_v7ddrphy_bitslip220 = 8'd0;
reg     [2:0] main_v7ddrphy_bitslip22_value0 = 3'd7;
reg    [15:0] main_v7ddrphy_bitslip22_r0 = 16'd0;
wire    [7:0] main_v7ddrphy_bitslip221;
reg     [7:0] main_v7ddrphy_bitslip222 = 8'd0;
reg     [2:0] main_v7ddrphy_bitslip22_value1 = 3'd7;
reg    [15:0] main_v7ddrphy_bitslip22_r1 = 16'd0;
wire          main_v7ddrphy_dq_o_nodelay23;
wire          main_v7ddrphy_dq_o_delayed23;
wire          main_v7ddrphy_dq_i_nodelay23;
wire          main_v7ddrphy_dq_i_delayed23;
wire          main_v7ddrphy_dq_t23;
reg     [7:0] main_v7ddrphy_bitslip230 = 8'd0;
reg     [2:0] main_v7ddrphy_bitslip23_value0 = 3'd7;
reg    [15:0] main_v7ddrphy_bitslip23_r0 = 16'd0;
wire    [7:0] main_v7ddrphy_bitslip231;
reg     [7:0] main_v7ddrphy_bitslip232 = 8'd0;
reg     [2:0] main_v7ddrphy_bitslip23_value1 = 3'd7;
reg    [15:0] main_v7ddrphy_bitslip23_r1 = 16'd0;
wire          main_v7ddrphy_dq_o_nodelay24;
wire          main_v7ddrphy_dq_o_delayed24;
wire          main_v7ddrphy_dq_i_nodelay24;
wire          main_v7ddrphy_dq_i_delayed24;
wire          main_v7ddrphy_dq_t24;
reg     [7:0] main_v7ddrphy_bitslip240 = 8'd0;
reg     [2:0] main_v7ddrphy_bitslip24_value0 = 3'd7;
reg    [15:0] main_v7ddrphy_bitslip24_r0 = 16'd0;
wire    [7:0] main_v7ddrphy_bitslip241;
reg     [7:0] main_v7ddrphy_bitslip242 = 8'd0;
reg     [2:0] main_v7ddrphy_bitslip24_value1 = 3'd7;
reg    [15:0] main_v7ddrphy_bitslip24_r1 = 16'd0;
wire          main_v7ddrphy_dq_o_nodelay25;
wire          main_v7ddrphy_dq_o_delayed25;
wire          main_v7ddrphy_dq_i_nodelay25;
wire          main_v7ddrphy_dq_i_delayed25;
wire          main_v7ddrphy_dq_t25;
reg     [7:0] main_v7ddrphy_bitslip250 = 8'd0;
reg     [2:0] main_v7ddrphy_bitslip25_value0 = 3'd7;
reg    [15:0] main_v7ddrphy_bitslip25_r0 = 16'd0;
wire    [7:0] main_v7ddrphy_bitslip251;
reg     [7:0] main_v7ddrphy_bitslip252 = 8'd0;
reg     [2:0] main_v7ddrphy_bitslip25_value1 = 3'd7;
reg    [15:0] main_v7ddrphy_bitslip25_r1 = 16'd0;
wire          main_v7ddrphy_dq_o_nodelay26;
wire          main_v7ddrphy_dq_o_delayed26;
wire          main_v7ddrphy_dq_i_nodelay26;
wire          main_v7ddrphy_dq_i_delayed26;
wire          main_v7ddrphy_dq_t26;
reg     [7:0] main_v7ddrphy_bitslip260 = 8'd0;
reg     [2:0] main_v7ddrphy_bitslip26_value0 = 3'd7;
reg    [15:0] main_v7ddrphy_bitslip26_r0 = 16'd0;
wire    [7:0] main_v7ddrphy_bitslip261;
reg     [7:0] main_v7ddrphy_bitslip262 = 8'd0;
reg     [2:0] main_v7ddrphy_bitslip26_value1 = 3'd7;
reg    [15:0] main_v7ddrphy_bitslip26_r1 = 16'd0;
wire          main_v7ddrphy_dq_o_nodelay27;
wire          main_v7ddrphy_dq_o_delayed27;
wire          main_v7ddrphy_dq_i_nodelay27;
wire          main_v7ddrphy_dq_i_delayed27;
wire          main_v7ddrphy_dq_t27;
reg     [7:0] main_v7ddrphy_bitslip270 = 8'd0;
reg     [2:0] main_v7ddrphy_bitslip27_value0 = 3'd7;
reg    [15:0] main_v7ddrphy_bitslip27_r0 = 16'd0;
wire    [7:0] main_v7ddrphy_bitslip271;
reg     [7:0] main_v7ddrphy_bitslip272 = 8'd0;
reg     [2:0] main_v7ddrphy_bitslip27_value1 = 3'd7;
reg    [15:0] main_v7ddrphy_bitslip27_r1 = 16'd0;
wire          main_v7ddrphy_dq_o_nodelay28;
wire          main_v7ddrphy_dq_o_delayed28;
wire          main_v7ddrphy_dq_i_nodelay28;
wire          main_v7ddrphy_dq_i_delayed28;
wire          main_v7ddrphy_dq_t28;
reg     [7:0] main_v7ddrphy_bitslip280 = 8'd0;
reg     [2:0] main_v7ddrphy_bitslip28_value0 = 3'd7;
reg    [15:0] main_v7ddrphy_bitslip28_r0 = 16'd0;
wire    [7:0] main_v7ddrphy_bitslip281;
reg     [7:0] main_v7ddrphy_bitslip282 = 8'd0;
reg     [2:0] main_v7ddrphy_bitslip28_value1 = 3'd7;
reg    [15:0] main_v7ddrphy_bitslip28_r1 = 16'd0;
wire          main_v7ddrphy_dq_o_nodelay29;
wire          main_v7ddrphy_dq_o_delayed29;
wire          main_v7ddrphy_dq_i_nodelay29;
wire          main_v7ddrphy_dq_i_delayed29;
wire          main_v7ddrphy_dq_t29;
reg     [7:0] main_v7ddrphy_bitslip290 = 8'd0;
reg     [2:0] main_v7ddrphy_bitslip29_value0 = 3'd7;
reg    [15:0] main_v7ddrphy_bitslip29_r0 = 16'd0;
wire    [7:0] main_v7ddrphy_bitslip291;
reg     [7:0] main_v7ddrphy_bitslip292 = 8'd0;
reg     [2:0] main_v7ddrphy_bitslip29_value1 = 3'd7;
reg    [15:0] main_v7ddrphy_bitslip29_r1 = 16'd0;
wire          main_v7ddrphy_dq_o_nodelay30;
wire          main_v7ddrphy_dq_o_delayed30;
wire          main_v7ddrphy_dq_i_nodelay30;
wire          main_v7ddrphy_dq_i_delayed30;
wire          main_v7ddrphy_dq_t30;
reg     [7:0] main_v7ddrphy_bitslip300 = 8'd0;
reg     [2:0] main_v7ddrphy_bitslip30_value0 = 3'd7;
reg    [15:0] main_v7ddrphy_bitslip30_r0 = 16'd0;
wire    [7:0] main_v7ddrphy_bitslip301;
reg     [7:0] main_v7ddrphy_bitslip302 = 8'd0;
reg     [2:0] main_v7ddrphy_bitslip30_value1 = 3'd7;
reg    [15:0] main_v7ddrphy_bitslip30_r1 = 16'd0;
wire          main_v7ddrphy_dq_o_nodelay31;
wire          main_v7ddrphy_dq_o_delayed31;
wire          main_v7ddrphy_dq_i_nodelay31;
wire          main_v7ddrphy_dq_i_delayed31;
wire          main_v7ddrphy_dq_t31;
reg     [7:0] main_v7ddrphy_bitslip310 = 8'd0;
reg     [2:0] main_v7ddrphy_bitslip31_value0 = 3'd7;
reg    [15:0] main_v7ddrphy_bitslip31_r0 = 16'd0;
wire    [7:0] main_v7ddrphy_bitslip311;
reg     [7:0] main_v7ddrphy_bitslip312 = 8'd0;
reg     [2:0] main_v7ddrphy_bitslip31_value1 = 3'd7;
reg    [15:0] main_v7ddrphy_bitslip31_r1 = 16'd0;
reg           main_v7ddrphy_rddata_en_tappeddelayline0 = 1'd0;
reg           main_v7ddrphy_rddata_en_tappeddelayline1 = 1'd0;
reg           main_v7ddrphy_rddata_en_tappeddelayline2 = 1'd0;
reg           main_v7ddrphy_rddata_en_tappeddelayline3 = 1'd0;
reg           main_v7ddrphy_rddata_en_tappeddelayline4 = 1'd0;
reg           main_v7ddrphy_rddata_en_tappeddelayline5 = 1'd0;
reg           main_v7ddrphy_rddata_en_tappeddelayline6 = 1'd0;
reg           main_v7ddrphy_rddata_en_tappeddelayline7 = 1'd0;
reg           main_v7ddrphy_rddata_en_tappeddelayline8 = 1'd0;
reg           main_v7ddrphy_wrdata_en_tappeddelayline0 = 1'd0;
reg           main_v7ddrphy_wrdata_en_tappeddelayline1 = 1'd0;
reg           main_v7ddrphy_wrdata_en_tappeddelayline2 = 1'd0;
wire   [13:0] main_soclinux_sdram_slave_p0_address;
wire    [2:0] main_soclinux_sdram_slave_p0_bank;
wire          main_soclinux_sdram_slave_p0_cas_n;
wire          main_soclinux_sdram_slave_p0_cs_n;
wire          main_soclinux_sdram_slave_p0_ras_n;
wire          main_soclinux_sdram_slave_p0_we_n;
wire          main_soclinux_sdram_slave_p0_cke;
wire          main_soclinux_sdram_slave_p0_odt;
wire          main_soclinux_sdram_slave_p0_reset_n;
wire          main_soclinux_sdram_slave_p0_act_n;
wire   [63:0] main_soclinux_sdram_slave_p0_wrdata;
wire          main_soclinux_sdram_slave_p0_wrdata_en;
wire    [7:0] main_soclinux_sdram_slave_p0_wrdata_mask;
wire          main_soclinux_sdram_slave_p0_rddata_en;
reg    [63:0] main_soclinux_sdram_slave_p0_rddata = 64'd0;
reg           main_soclinux_sdram_slave_p0_rddata_valid = 1'd0;
wire   [13:0] main_soclinux_sdram_slave_p1_address;
wire    [2:0] main_soclinux_sdram_slave_p1_bank;
wire          main_soclinux_sdram_slave_p1_cas_n;
wire          main_soclinux_sdram_slave_p1_cs_n;
wire          main_soclinux_sdram_slave_p1_ras_n;
wire          main_soclinux_sdram_slave_p1_we_n;
wire          main_soclinux_sdram_slave_p1_cke;
wire          main_soclinux_sdram_slave_p1_odt;
wire          main_soclinux_sdram_slave_p1_reset_n;
wire          main_soclinux_sdram_slave_p1_act_n;
wire   [63:0] main_soclinux_sdram_slave_p1_wrdata;
wire          main_soclinux_sdram_slave_p1_wrdata_en;
wire    [7:0] main_soclinux_sdram_slave_p1_wrdata_mask;
wire          main_soclinux_sdram_slave_p1_rddata_en;
reg    [63:0] main_soclinux_sdram_slave_p1_rddata = 64'd0;
reg           main_soclinux_sdram_slave_p1_rddata_valid = 1'd0;
wire   [13:0] main_soclinux_sdram_slave_p2_address;
wire    [2:0] main_soclinux_sdram_slave_p2_bank;
wire          main_soclinux_sdram_slave_p2_cas_n;
wire          main_soclinux_sdram_slave_p2_cs_n;
wire          main_soclinux_sdram_slave_p2_ras_n;
wire          main_soclinux_sdram_slave_p2_we_n;
wire          main_soclinux_sdram_slave_p2_cke;
wire          main_soclinux_sdram_slave_p2_odt;
wire          main_soclinux_sdram_slave_p2_reset_n;
wire          main_soclinux_sdram_slave_p2_act_n;
wire   [63:0] main_soclinux_sdram_slave_p2_wrdata;
wire          main_soclinux_sdram_slave_p2_wrdata_en;
wire    [7:0] main_soclinux_sdram_slave_p2_wrdata_mask;
wire          main_soclinux_sdram_slave_p2_rddata_en;
reg    [63:0] main_soclinux_sdram_slave_p2_rddata = 64'd0;
reg           main_soclinux_sdram_slave_p2_rddata_valid = 1'd0;
wire   [13:0] main_soclinux_sdram_slave_p3_address;
wire    [2:0] main_soclinux_sdram_slave_p3_bank;
wire          main_soclinux_sdram_slave_p3_cas_n;
wire          main_soclinux_sdram_slave_p3_cs_n;
wire          main_soclinux_sdram_slave_p3_ras_n;
wire          main_soclinux_sdram_slave_p3_we_n;
wire          main_soclinux_sdram_slave_p3_cke;
wire          main_soclinux_sdram_slave_p3_odt;
wire          main_soclinux_sdram_slave_p3_reset_n;
wire          main_soclinux_sdram_slave_p3_act_n;
wire   [63:0] main_soclinux_sdram_slave_p3_wrdata;
wire          main_soclinux_sdram_slave_p3_wrdata_en;
wire    [7:0] main_soclinux_sdram_slave_p3_wrdata_mask;
wire          main_soclinux_sdram_slave_p3_rddata_en;
reg    [63:0] main_soclinux_sdram_slave_p3_rddata = 64'd0;
reg           main_soclinux_sdram_slave_p3_rddata_valid = 1'd0;
reg    [13:0] main_soclinux_sdram_master_p0_address = 14'd0;
reg     [2:0] main_soclinux_sdram_master_p0_bank = 3'd0;
reg           main_soclinux_sdram_master_p0_cas_n = 1'd1;
reg           main_soclinux_sdram_master_p0_cs_n = 1'd1;
reg           main_soclinux_sdram_master_p0_ras_n = 1'd1;
reg           main_soclinux_sdram_master_p0_we_n = 1'd1;
reg           main_soclinux_sdram_master_p0_cke = 1'd0;
reg           main_soclinux_sdram_master_p0_odt = 1'd0;
reg           main_soclinux_sdram_master_p0_reset_n = 1'd0;
reg           main_soclinux_sdram_master_p0_act_n = 1'd1;
reg    [63:0] main_soclinux_sdram_master_p0_wrdata = 64'd0;
reg           main_soclinux_sdram_master_p0_wrdata_en = 1'd0;
reg     [7:0] main_soclinux_sdram_master_p0_wrdata_mask = 8'd0;
reg           main_soclinux_sdram_master_p0_rddata_en = 1'd0;
wire   [63:0] main_soclinux_sdram_master_p0_rddata;
wire          main_soclinux_sdram_master_p0_rddata_valid;
reg    [13:0] main_soclinux_sdram_master_p1_address = 14'd0;
reg     [2:0] main_soclinux_sdram_master_p1_bank = 3'd0;
reg           main_soclinux_sdram_master_p1_cas_n = 1'd1;
reg           main_soclinux_sdram_master_p1_cs_n = 1'd1;
reg           main_soclinux_sdram_master_p1_ras_n = 1'd1;
reg           main_soclinux_sdram_master_p1_we_n = 1'd1;
reg           main_soclinux_sdram_master_p1_cke = 1'd0;
reg           main_soclinux_sdram_master_p1_odt = 1'd0;
reg           main_soclinux_sdram_master_p1_reset_n = 1'd0;
reg           main_soclinux_sdram_master_p1_act_n = 1'd1;
reg    [63:0] main_soclinux_sdram_master_p1_wrdata = 64'd0;
reg           main_soclinux_sdram_master_p1_wrdata_en = 1'd0;
reg     [7:0] main_soclinux_sdram_master_p1_wrdata_mask = 8'd0;
reg           main_soclinux_sdram_master_p1_rddata_en = 1'd0;
wire   [63:0] main_soclinux_sdram_master_p1_rddata;
wire          main_soclinux_sdram_master_p1_rddata_valid;
reg    [13:0] main_soclinux_sdram_master_p2_address = 14'd0;
reg     [2:0] main_soclinux_sdram_master_p2_bank = 3'd0;
reg           main_soclinux_sdram_master_p2_cas_n = 1'd1;
reg           main_soclinux_sdram_master_p2_cs_n = 1'd1;
reg           main_soclinux_sdram_master_p2_ras_n = 1'd1;
reg           main_soclinux_sdram_master_p2_we_n = 1'd1;
reg           main_soclinux_sdram_master_p2_cke = 1'd0;
reg           main_soclinux_sdram_master_p2_odt = 1'd0;
reg           main_soclinux_sdram_master_p2_reset_n = 1'd0;
reg           main_soclinux_sdram_master_p2_act_n = 1'd1;
reg    [63:0] main_soclinux_sdram_master_p2_wrdata = 64'd0;
reg           main_soclinux_sdram_master_p2_wrdata_en = 1'd0;
reg     [7:0] main_soclinux_sdram_master_p2_wrdata_mask = 8'd0;
reg           main_soclinux_sdram_master_p2_rddata_en = 1'd0;
wire   [63:0] main_soclinux_sdram_master_p2_rddata;
wire          main_soclinux_sdram_master_p2_rddata_valid;
reg    [13:0] main_soclinux_sdram_master_p3_address = 14'd0;
reg     [2:0] main_soclinux_sdram_master_p3_bank = 3'd0;
reg           main_soclinux_sdram_master_p3_cas_n = 1'd1;
reg           main_soclinux_sdram_master_p3_cs_n = 1'd1;
reg           main_soclinux_sdram_master_p3_ras_n = 1'd1;
reg           main_soclinux_sdram_master_p3_we_n = 1'd1;
reg           main_soclinux_sdram_master_p3_cke = 1'd0;
reg           main_soclinux_sdram_master_p3_odt = 1'd0;
reg           main_soclinux_sdram_master_p3_reset_n = 1'd0;
reg           main_soclinux_sdram_master_p3_act_n = 1'd1;
reg    [63:0] main_soclinux_sdram_master_p3_wrdata = 64'd0;
reg           main_soclinux_sdram_master_p3_wrdata_en = 1'd0;
reg     [7:0] main_soclinux_sdram_master_p3_wrdata_mask = 8'd0;
reg           main_soclinux_sdram_master_p3_rddata_en = 1'd0;
wire   [63:0] main_soclinux_sdram_master_p3_rddata;
wire          main_soclinux_sdram_master_p3_rddata_valid;
wire   [13:0] main_soclinux_sdram_csr_dfi_p0_address;
wire    [2:0] main_soclinux_sdram_csr_dfi_p0_bank;
reg           main_soclinux_sdram_csr_dfi_p0_cas_n = 1'd1;
reg           main_soclinux_sdram_csr_dfi_p0_cs_n = 1'd1;
reg           main_soclinux_sdram_csr_dfi_p0_ras_n = 1'd1;
reg           main_soclinux_sdram_csr_dfi_p0_we_n = 1'd1;
wire          main_soclinux_sdram_csr_dfi_p0_cke;
wire          main_soclinux_sdram_csr_dfi_p0_odt;
wire          main_soclinux_sdram_csr_dfi_p0_reset_n;
reg           main_soclinux_sdram_csr_dfi_p0_act_n = 1'd1;
wire   [63:0] main_soclinux_sdram_csr_dfi_p0_wrdata;
wire          main_soclinux_sdram_csr_dfi_p0_wrdata_en;
wire    [7:0] main_soclinux_sdram_csr_dfi_p0_wrdata_mask;
wire          main_soclinux_sdram_csr_dfi_p0_rddata_en;
reg    [63:0] main_soclinux_sdram_csr_dfi_p0_rddata = 64'd0;
reg           main_soclinux_sdram_csr_dfi_p0_rddata_valid = 1'd0;
wire   [13:0] main_soclinux_sdram_csr_dfi_p1_address;
wire    [2:0] main_soclinux_sdram_csr_dfi_p1_bank;
reg           main_soclinux_sdram_csr_dfi_p1_cas_n = 1'd1;
reg           main_soclinux_sdram_csr_dfi_p1_cs_n = 1'd1;
reg           main_soclinux_sdram_csr_dfi_p1_ras_n = 1'd1;
reg           main_soclinux_sdram_csr_dfi_p1_we_n = 1'd1;
wire          main_soclinux_sdram_csr_dfi_p1_cke;
wire          main_soclinux_sdram_csr_dfi_p1_odt;
wire          main_soclinux_sdram_csr_dfi_p1_reset_n;
reg           main_soclinux_sdram_csr_dfi_p1_act_n = 1'd1;
wire   [63:0] main_soclinux_sdram_csr_dfi_p1_wrdata;
wire          main_soclinux_sdram_csr_dfi_p1_wrdata_en;
wire    [7:0] main_soclinux_sdram_csr_dfi_p1_wrdata_mask;
wire          main_soclinux_sdram_csr_dfi_p1_rddata_en;
reg    [63:0] main_soclinux_sdram_csr_dfi_p1_rddata = 64'd0;
reg           main_soclinux_sdram_csr_dfi_p1_rddata_valid = 1'd0;
wire   [13:0] main_soclinux_sdram_csr_dfi_p2_address;
wire    [2:0] main_soclinux_sdram_csr_dfi_p2_bank;
reg           main_soclinux_sdram_csr_dfi_p2_cas_n = 1'd1;
reg           main_soclinux_sdram_csr_dfi_p2_cs_n = 1'd1;
reg           main_soclinux_sdram_csr_dfi_p2_ras_n = 1'd1;
reg           main_soclinux_sdram_csr_dfi_p2_we_n = 1'd1;
wire          main_soclinux_sdram_csr_dfi_p2_cke;
wire          main_soclinux_sdram_csr_dfi_p2_odt;
wire          main_soclinux_sdram_csr_dfi_p2_reset_n;
reg           main_soclinux_sdram_csr_dfi_p2_act_n = 1'd1;
wire   [63:0] main_soclinux_sdram_csr_dfi_p2_wrdata;
wire          main_soclinux_sdram_csr_dfi_p2_wrdata_en;
wire    [7:0] main_soclinux_sdram_csr_dfi_p2_wrdata_mask;
wire          main_soclinux_sdram_csr_dfi_p2_rddata_en;
reg    [63:0] main_soclinux_sdram_csr_dfi_p2_rddata = 64'd0;
reg           main_soclinux_sdram_csr_dfi_p2_rddata_valid = 1'd0;
wire   [13:0] main_soclinux_sdram_csr_dfi_p3_address;
wire    [2:0] main_soclinux_sdram_csr_dfi_p3_bank;
reg           main_soclinux_sdram_csr_dfi_p3_cas_n = 1'd1;
reg           main_soclinux_sdram_csr_dfi_p3_cs_n = 1'd1;
reg           main_soclinux_sdram_csr_dfi_p3_ras_n = 1'd1;
reg           main_soclinux_sdram_csr_dfi_p3_we_n = 1'd1;
wire          main_soclinux_sdram_csr_dfi_p3_cke;
wire          main_soclinux_sdram_csr_dfi_p3_odt;
wire          main_soclinux_sdram_csr_dfi_p3_reset_n;
reg           main_soclinux_sdram_csr_dfi_p3_act_n = 1'd1;
wire   [63:0] main_soclinux_sdram_csr_dfi_p3_wrdata;
wire          main_soclinux_sdram_csr_dfi_p3_wrdata_en;
wire    [7:0] main_soclinux_sdram_csr_dfi_p3_wrdata_mask;
wire          main_soclinux_sdram_csr_dfi_p3_rddata_en;
reg    [63:0] main_soclinux_sdram_csr_dfi_p3_rddata = 64'd0;
reg           main_soclinux_sdram_csr_dfi_p3_rddata_valid = 1'd0;
reg    [13:0] main_soclinux_sdram_ext_dfi_p0_address = 14'd0;
reg     [2:0] main_soclinux_sdram_ext_dfi_p0_bank = 3'd0;
reg           main_soclinux_sdram_ext_dfi_p0_cas_n = 1'd1;
reg           main_soclinux_sdram_ext_dfi_p0_cs_n = 1'd1;
reg           main_soclinux_sdram_ext_dfi_p0_ras_n = 1'd1;
reg           main_soclinux_sdram_ext_dfi_p0_we_n = 1'd1;
reg           main_soclinux_sdram_ext_dfi_p0_cke = 1'd0;
reg           main_soclinux_sdram_ext_dfi_p0_odt = 1'd0;
reg           main_soclinux_sdram_ext_dfi_p0_reset_n = 1'd0;
reg           main_soclinux_sdram_ext_dfi_p0_act_n = 1'd1;
reg    [63:0] main_soclinux_sdram_ext_dfi_p0_wrdata = 64'd0;
reg           main_soclinux_sdram_ext_dfi_p0_wrdata_en = 1'd0;
reg     [7:0] main_soclinux_sdram_ext_dfi_p0_wrdata_mask = 8'd0;
reg           main_soclinux_sdram_ext_dfi_p0_rddata_en = 1'd0;
reg    [63:0] main_soclinux_sdram_ext_dfi_p0_rddata = 64'd0;
reg           main_soclinux_sdram_ext_dfi_p0_rddata_valid = 1'd0;
reg    [13:0] main_soclinux_sdram_ext_dfi_p1_address = 14'd0;
reg     [2:0] main_soclinux_sdram_ext_dfi_p1_bank = 3'd0;
reg           main_soclinux_sdram_ext_dfi_p1_cas_n = 1'd1;
reg           main_soclinux_sdram_ext_dfi_p1_cs_n = 1'd1;
reg           main_soclinux_sdram_ext_dfi_p1_ras_n = 1'd1;
reg           main_soclinux_sdram_ext_dfi_p1_we_n = 1'd1;
reg           main_soclinux_sdram_ext_dfi_p1_cke = 1'd0;
reg           main_soclinux_sdram_ext_dfi_p1_odt = 1'd0;
reg           main_soclinux_sdram_ext_dfi_p1_reset_n = 1'd0;
reg           main_soclinux_sdram_ext_dfi_p1_act_n = 1'd1;
reg    [63:0] main_soclinux_sdram_ext_dfi_p1_wrdata = 64'd0;
reg           main_soclinux_sdram_ext_dfi_p1_wrdata_en = 1'd0;
reg     [7:0] main_soclinux_sdram_ext_dfi_p1_wrdata_mask = 8'd0;
reg           main_soclinux_sdram_ext_dfi_p1_rddata_en = 1'd0;
reg    [63:0] main_soclinux_sdram_ext_dfi_p1_rddata = 64'd0;
reg           main_soclinux_sdram_ext_dfi_p1_rddata_valid = 1'd0;
reg    [13:0] main_soclinux_sdram_ext_dfi_p2_address = 14'd0;
reg     [2:0] main_soclinux_sdram_ext_dfi_p2_bank = 3'd0;
reg           main_soclinux_sdram_ext_dfi_p2_cas_n = 1'd1;
reg           main_soclinux_sdram_ext_dfi_p2_cs_n = 1'd1;
reg           main_soclinux_sdram_ext_dfi_p2_ras_n = 1'd1;
reg           main_soclinux_sdram_ext_dfi_p2_we_n = 1'd1;
reg           main_soclinux_sdram_ext_dfi_p2_cke = 1'd0;
reg           main_soclinux_sdram_ext_dfi_p2_odt = 1'd0;
reg           main_soclinux_sdram_ext_dfi_p2_reset_n = 1'd0;
reg           main_soclinux_sdram_ext_dfi_p2_act_n = 1'd1;
reg    [63:0] main_soclinux_sdram_ext_dfi_p2_wrdata = 64'd0;
reg           main_soclinux_sdram_ext_dfi_p2_wrdata_en = 1'd0;
reg     [7:0] main_soclinux_sdram_ext_dfi_p2_wrdata_mask = 8'd0;
reg           main_soclinux_sdram_ext_dfi_p2_rddata_en = 1'd0;
reg    [63:0] main_soclinux_sdram_ext_dfi_p2_rddata = 64'd0;
reg           main_soclinux_sdram_ext_dfi_p2_rddata_valid = 1'd0;
reg    [13:0] main_soclinux_sdram_ext_dfi_p3_address = 14'd0;
reg     [2:0] main_soclinux_sdram_ext_dfi_p3_bank = 3'd0;
reg           main_soclinux_sdram_ext_dfi_p3_cas_n = 1'd1;
reg           main_soclinux_sdram_ext_dfi_p3_cs_n = 1'd1;
reg           main_soclinux_sdram_ext_dfi_p3_ras_n = 1'd1;
reg           main_soclinux_sdram_ext_dfi_p3_we_n = 1'd1;
reg           main_soclinux_sdram_ext_dfi_p3_cke = 1'd0;
reg           main_soclinux_sdram_ext_dfi_p3_odt = 1'd0;
reg           main_soclinux_sdram_ext_dfi_p3_reset_n = 1'd0;
reg           main_soclinux_sdram_ext_dfi_p3_act_n = 1'd1;
reg    [63:0] main_soclinux_sdram_ext_dfi_p3_wrdata = 64'd0;
reg           main_soclinux_sdram_ext_dfi_p3_wrdata_en = 1'd0;
reg     [7:0] main_soclinux_sdram_ext_dfi_p3_wrdata_mask = 8'd0;
reg           main_soclinux_sdram_ext_dfi_p3_rddata_en = 1'd0;
reg    [63:0] main_soclinux_sdram_ext_dfi_p3_rddata = 64'd0;
reg           main_soclinux_sdram_ext_dfi_p3_rddata_valid = 1'd0;
reg           main_soclinux_sdram_ext_dfi_sel = 1'd0;
wire          main_soclinux_sdram_sel;
wire          main_soclinux_sdram_cke;
wire          main_soclinux_sdram_odt;
wire          main_soclinux_sdram_reset_n;
reg     [3:0] main_soclinux_sdram_storage = 4'd1;
reg           main_soclinux_sdram_re = 1'd0;
wire          main_soclinux_sdram_phaseinjector0_csrfield_cs;
wire          main_soclinux_sdram_phaseinjector0_csrfield_we;
wire          main_soclinux_sdram_phaseinjector0_csrfield_cas;
wire          main_soclinux_sdram_phaseinjector0_csrfield_ras;
wire          main_soclinux_sdram_phaseinjector0_csrfield_wren;
wire          main_soclinux_sdram_phaseinjector0_csrfield_rden;
reg     [5:0] main_soclinux_sdram_phaseinjector0_command_storage = 6'd0;
reg           main_soclinux_sdram_phaseinjector0_command_re = 1'd0;
reg           main_soclinux_sdram_phaseinjector0_command_issue_re = 1'd0;
wire          main_soclinux_sdram_phaseinjector0_command_issue_r;
reg           main_soclinux_sdram_phaseinjector0_command_issue_we = 1'd0;
reg           main_soclinux_sdram_phaseinjector0_command_issue_w = 1'd0;
reg    [13:0] main_soclinux_sdram_phaseinjector0_address_storage = 14'd0;
reg           main_soclinux_sdram_phaseinjector0_address_re = 1'd0;
reg     [2:0] main_soclinux_sdram_phaseinjector0_baddress_storage = 3'd0;
reg           main_soclinux_sdram_phaseinjector0_baddress_re = 1'd0;
reg    [63:0] main_soclinux_sdram_phaseinjector0_wrdata_storage = 64'd0;
reg           main_soclinux_sdram_phaseinjector0_wrdata_re = 1'd0;
reg    [63:0] main_soclinux_sdram_phaseinjector0_rddata_status = 64'd0;
wire          main_soclinux_sdram_phaseinjector0_rddata_we;
reg           main_soclinux_sdram_phaseinjector0_rddata_re = 1'd0;
wire          main_soclinux_sdram_phaseinjector1_csrfield_cs;
wire          main_soclinux_sdram_phaseinjector1_csrfield_we;
wire          main_soclinux_sdram_phaseinjector1_csrfield_cas;
wire          main_soclinux_sdram_phaseinjector1_csrfield_ras;
wire          main_soclinux_sdram_phaseinjector1_csrfield_wren;
wire          main_soclinux_sdram_phaseinjector1_csrfield_rden;
reg     [5:0] main_soclinux_sdram_phaseinjector1_command_storage = 6'd0;
reg           main_soclinux_sdram_phaseinjector1_command_re = 1'd0;
reg           main_soclinux_sdram_phaseinjector1_command_issue_re = 1'd0;
wire          main_soclinux_sdram_phaseinjector1_command_issue_r;
reg           main_soclinux_sdram_phaseinjector1_command_issue_we = 1'd0;
reg           main_soclinux_sdram_phaseinjector1_command_issue_w = 1'd0;
reg    [13:0] main_soclinux_sdram_phaseinjector1_address_storage = 14'd0;
reg           main_soclinux_sdram_phaseinjector1_address_re = 1'd0;
reg     [2:0] main_soclinux_sdram_phaseinjector1_baddress_storage = 3'd0;
reg           main_soclinux_sdram_phaseinjector1_baddress_re = 1'd0;
reg    [63:0] main_soclinux_sdram_phaseinjector1_wrdata_storage = 64'd0;
reg           main_soclinux_sdram_phaseinjector1_wrdata_re = 1'd0;
reg    [63:0] main_soclinux_sdram_phaseinjector1_rddata_status = 64'd0;
wire          main_soclinux_sdram_phaseinjector1_rddata_we;
reg           main_soclinux_sdram_phaseinjector1_rddata_re = 1'd0;
wire          main_soclinux_sdram_phaseinjector2_csrfield_cs;
wire          main_soclinux_sdram_phaseinjector2_csrfield_we;
wire          main_soclinux_sdram_phaseinjector2_csrfield_cas;
wire          main_soclinux_sdram_phaseinjector2_csrfield_ras;
wire          main_soclinux_sdram_phaseinjector2_csrfield_wren;
wire          main_soclinux_sdram_phaseinjector2_csrfield_rden;
reg     [5:0] main_soclinux_sdram_phaseinjector2_command_storage = 6'd0;
reg           main_soclinux_sdram_phaseinjector2_command_re = 1'd0;
reg           main_soclinux_sdram_phaseinjector2_command_issue_re = 1'd0;
wire          main_soclinux_sdram_phaseinjector2_command_issue_r;
reg           main_soclinux_sdram_phaseinjector2_command_issue_we = 1'd0;
reg           main_soclinux_sdram_phaseinjector2_command_issue_w = 1'd0;
reg    [13:0] main_soclinux_sdram_phaseinjector2_address_storage = 14'd0;
reg           main_soclinux_sdram_phaseinjector2_address_re = 1'd0;
reg     [2:0] main_soclinux_sdram_phaseinjector2_baddress_storage = 3'd0;
reg           main_soclinux_sdram_phaseinjector2_baddress_re = 1'd0;
reg    [63:0] main_soclinux_sdram_phaseinjector2_wrdata_storage = 64'd0;
reg           main_soclinux_sdram_phaseinjector2_wrdata_re = 1'd0;
reg    [63:0] main_soclinux_sdram_phaseinjector2_rddata_status = 64'd0;
wire          main_soclinux_sdram_phaseinjector2_rddata_we;
reg           main_soclinux_sdram_phaseinjector2_rddata_re = 1'd0;
wire          main_soclinux_sdram_phaseinjector3_csrfield_cs;
wire          main_soclinux_sdram_phaseinjector3_csrfield_we;
wire          main_soclinux_sdram_phaseinjector3_csrfield_cas;
wire          main_soclinux_sdram_phaseinjector3_csrfield_ras;
wire          main_soclinux_sdram_phaseinjector3_csrfield_wren;
wire          main_soclinux_sdram_phaseinjector3_csrfield_rden;
reg     [5:0] main_soclinux_sdram_phaseinjector3_command_storage = 6'd0;
reg           main_soclinux_sdram_phaseinjector3_command_re = 1'd0;
reg           main_soclinux_sdram_phaseinjector3_command_issue_re = 1'd0;
wire          main_soclinux_sdram_phaseinjector3_command_issue_r;
reg           main_soclinux_sdram_phaseinjector3_command_issue_we = 1'd0;
reg           main_soclinux_sdram_phaseinjector3_command_issue_w = 1'd0;
reg    [13:0] main_soclinux_sdram_phaseinjector3_address_storage = 14'd0;
reg           main_soclinux_sdram_phaseinjector3_address_re = 1'd0;
reg     [2:0] main_soclinux_sdram_phaseinjector3_baddress_storage = 3'd0;
reg           main_soclinux_sdram_phaseinjector3_baddress_re = 1'd0;
reg    [63:0] main_soclinux_sdram_phaseinjector3_wrdata_storage = 64'd0;
reg           main_soclinux_sdram_phaseinjector3_wrdata_re = 1'd0;
reg    [63:0] main_soclinux_sdram_phaseinjector3_rddata_status = 64'd0;
wire          main_soclinux_sdram_phaseinjector3_rddata_we;
reg           main_soclinux_sdram_phaseinjector3_rddata_re = 1'd0;
wire          main_soclinux_sdram_interface_bank0_valid;
wire          main_soclinux_sdram_interface_bank0_ready;
wire          main_soclinux_sdram_interface_bank0_we;
wire   [20:0] main_soclinux_sdram_interface_bank0_addr;
wire          main_soclinux_sdram_interface_bank0_lock;
wire          main_soclinux_sdram_interface_bank0_wdata_ready;
wire          main_soclinux_sdram_interface_bank0_rdata_valid;
wire          main_soclinux_sdram_interface_bank1_valid;
wire          main_soclinux_sdram_interface_bank1_ready;
wire          main_soclinux_sdram_interface_bank1_we;
wire   [20:0] main_soclinux_sdram_interface_bank1_addr;
wire          main_soclinux_sdram_interface_bank1_lock;
wire          main_soclinux_sdram_interface_bank1_wdata_ready;
wire          main_soclinux_sdram_interface_bank1_rdata_valid;
wire          main_soclinux_sdram_interface_bank2_valid;
wire          main_soclinux_sdram_interface_bank2_ready;
wire          main_soclinux_sdram_interface_bank2_we;
wire   [20:0] main_soclinux_sdram_interface_bank2_addr;
wire          main_soclinux_sdram_interface_bank2_lock;
wire          main_soclinux_sdram_interface_bank2_wdata_ready;
wire          main_soclinux_sdram_interface_bank2_rdata_valid;
wire          main_soclinux_sdram_interface_bank3_valid;
wire          main_soclinux_sdram_interface_bank3_ready;
wire          main_soclinux_sdram_interface_bank3_we;
wire   [20:0] main_soclinux_sdram_interface_bank3_addr;
wire          main_soclinux_sdram_interface_bank3_lock;
wire          main_soclinux_sdram_interface_bank3_wdata_ready;
wire          main_soclinux_sdram_interface_bank3_rdata_valid;
wire          main_soclinux_sdram_interface_bank4_valid;
wire          main_soclinux_sdram_interface_bank4_ready;
wire          main_soclinux_sdram_interface_bank4_we;
wire   [20:0] main_soclinux_sdram_interface_bank4_addr;
wire          main_soclinux_sdram_interface_bank4_lock;
wire          main_soclinux_sdram_interface_bank4_wdata_ready;
wire          main_soclinux_sdram_interface_bank4_rdata_valid;
wire          main_soclinux_sdram_interface_bank5_valid;
wire          main_soclinux_sdram_interface_bank5_ready;
wire          main_soclinux_sdram_interface_bank5_we;
wire   [20:0] main_soclinux_sdram_interface_bank5_addr;
wire          main_soclinux_sdram_interface_bank5_lock;
wire          main_soclinux_sdram_interface_bank5_wdata_ready;
wire          main_soclinux_sdram_interface_bank5_rdata_valid;
wire          main_soclinux_sdram_interface_bank6_valid;
wire          main_soclinux_sdram_interface_bank6_ready;
wire          main_soclinux_sdram_interface_bank6_we;
wire   [20:0] main_soclinux_sdram_interface_bank6_addr;
wire          main_soclinux_sdram_interface_bank6_lock;
wire          main_soclinux_sdram_interface_bank6_wdata_ready;
wire          main_soclinux_sdram_interface_bank6_rdata_valid;
wire          main_soclinux_sdram_interface_bank7_valid;
wire          main_soclinux_sdram_interface_bank7_ready;
wire          main_soclinux_sdram_interface_bank7_we;
wire   [20:0] main_soclinux_sdram_interface_bank7_addr;
wire          main_soclinux_sdram_interface_bank7_lock;
wire          main_soclinux_sdram_interface_bank7_wdata_ready;
wire          main_soclinux_sdram_interface_bank7_rdata_valid;
reg   [255:0] main_soclinux_sdram_interface_wdata = 256'd0;
reg    [31:0] main_soclinux_sdram_interface_wdata_we = 32'd0;
wire  [255:0] main_soclinux_sdram_interface_rdata;
reg    [13:0] main_soclinux_sdram_dfi_p0_address = 14'd0;
reg     [2:0] main_soclinux_sdram_dfi_p0_bank = 3'd0;
reg           main_soclinux_sdram_dfi_p0_cas_n = 1'd1;
reg           main_soclinux_sdram_dfi_p0_cs_n = 1'd1;
reg           main_soclinux_sdram_dfi_p0_ras_n = 1'd1;
reg           main_soclinux_sdram_dfi_p0_we_n = 1'd1;
wire          main_soclinux_sdram_dfi_p0_cke;
wire          main_soclinux_sdram_dfi_p0_odt;
wire          main_soclinux_sdram_dfi_p0_reset_n;
reg           main_soclinux_sdram_dfi_p0_act_n = 1'd1;
wire   [63:0] main_soclinux_sdram_dfi_p0_wrdata;
reg           main_soclinux_sdram_dfi_p0_wrdata_en = 1'd0;
wire    [7:0] main_soclinux_sdram_dfi_p0_wrdata_mask;
reg           main_soclinux_sdram_dfi_p0_rddata_en = 1'd0;
wire   [63:0] main_soclinux_sdram_dfi_p0_rddata;
wire          main_soclinux_sdram_dfi_p0_rddata_valid;
reg    [13:0] main_soclinux_sdram_dfi_p1_address = 14'd0;
reg     [2:0] main_soclinux_sdram_dfi_p1_bank = 3'd0;
reg           main_soclinux_sdram_dfi_p1_cas_n = 1'd1;
reg           main_soclinux_sdram_dfi_p1_cs_n = 1'd1;
reg           main_soclinux_sdram_dfi_p1_ras_n = 1'd1;
reg           main_soclinux_sdram_dfi_p1_we_n = 1'd1;
wire          main_soclinux_sdram_dfi_p1_cke;
wire          main_soclinux_sdram_dfi_p1_odt;
wire          main_soclinux_sdram_dfi_p1_reset_n;
reg           main_soclinux_sdram_dfi_p1_act_n = 1'd1;
wire   [63:0] main_soclinux_sdram_dfi_p1_wrdata;
reg           main_soclinux_sdram_dfi_p1_wrdata_en = 1'd0;
wire    [7:0] main_soclinux_sdram_dfi_p1_wrdata_mask;
reg           main_soclinux_sdram_dfi_p1_rddata_en = 1'd0;
wire   [63:0] main_soclinux_sdram_dfi_p1_rddata;
wire          main_soclinux_sdram_dfi_p1_rddata_valid;
reg    [13:0] main_soclinux_sdram_dfi_p2_address = 14'd0;
reg     [2:0] main_soclinux_sdram_dfi_p2_bank = 3'd0;
reg           main_soclinux_sdram_dfi_p2_cas_n = 1'd1;
reg           main_soclinux_sdram_dfi_p2_cs_n = 1'd1;
reg           main_soclinux_sdram_dfi_p2_ras_n = 1'd1;
reg           main_soclinux_sdram_dfi_p2_we_n = 1'd1;
wire          main_soclinux_sdram_dfi_p2_cke;
wire          main_soclinux_sdram_dfi_p2_odt;
wire          main_soclinux_sdram_dfi_p2_reset_n;
reg           main_soclinux_sdram_dfi_p2_act_n = 1'd1;
wire   [63:0] main_soclinux_sdram_dfi_p2_wrdata;
reg           main_soclinux_sdram_dfi_p2_wrdata_en = 1'd0;
wire    [7:0] main_soclinux_sdram_dfi_p2_wrdata_mask;
reg           main_soclinux_sdram_dfi_p2_rddata_en = 1'd0;
wire   [63:0] main_soclinux_sdram_dfi_p2_rddata;
wire          main_soclinux_sdram_dfi_p2_rddata_valid;
reg    [13:0] main_soclinux_sdram_dfi_p3_address = 14'd0;
reg     [2:0] main_soclinux_sdram_dfi_p3_bank = 3'd0;
reg           main_soclinux_sdram_dfi_p3_cas_n = 1'd1;
reg           main_soclinux_sdram_dfi_p3_cs_n = 1'd1;
reg           main_soclinux_sdram_dfi_p3_ras_n = 1'd1;
reg           main_soclinux_sdram_dfi_p3_we_n = 1'd1;
wire          main_soclinux_sdram_dfi_p3_cke;
wire          main_soclinux_sdram_dfi_p3_odt;
wire          main_soclinux_sdram_dfi_p3_reset_n;
reg           main_soclinux_sdram_dfi_p3_act_n = 1'd1;
wire   [63:0] main_soclinux_sdram_dfi_p3_wrdata;
reg           main_soclinux_sdram_dfi_p3_wrdata_en = 1'd0;
wire    [7:0] main_soclinux_sdram_dfi_p3_wrdata_mask;
reg           main_soclinux_sdram_dfi_p3_rddata_en = 1'd0;
wire   [63:0] main_soclinux_sdram_dfi_p3_rddata;
wire          main_soclinux_sdram_dfi_p3_rddata_valid;
reg           main_soclinux_sdram_cmd_valid = 1'd0;
reg           main_soclinux_sdram_cmd_ready = 1'd0;
reg           main_soclinux_sdram_cmd_last = 1'd0;
reg    [13:0] main_soclinux_sdram_cmd_payload_a = 14'd0;
reg     [2:0] main_soclinux_sdram_cmd_payload_ba = 3'd0;
reg           main_soclinux_sdram_cmd_payload_cas = 1'd0;
reg           main_soclinux_sdram_cmd_payload_ras = 1'd0;
reg           main_soclinux_sdram_cmd_payload_we = 1'd0;
reg           main_soclinux_sdram_cmd_payload_is_read = 1'd0;
reg           main_soclinux_sdram_cmd_payload_is_write = 1'd0;
wire          main_soclinux_sdram_wants_refresh;
wire          main_soclinux_sdram_wants_zqcs;
wire          main_soclinux_sdram_timer_wait;
wire          main_soclinux_sdram_timer_done0;
wire   [10:0] main_soclinux_sdram_timer_count0;
wire          main_soclinux_sdram_timer_done1;
reg    [10:0] main_soclinux_sdram_timer_count1 = 11'd1171;
wire          main_soclinux_sdram_postponer_req_i;
reg           main_soclinux_sdram_postponer_req_o = 1'd0;
reg           main_soclinux_sdram_postponer_count = 1'd0;
reg           main_soclinux_sdram_sequencer_start0 = 1'd0;
wire          main_soclinux_sdram_sequencer_done0;
wire          main_soclinux_sdram_sequencer_start1;
reg           main_soclinux_sdram_sequencer_done1 = 1'd0;
reg     [4:0] main_soclinux_sdram_sequencer_counter = 5'd0;
reg           main_soclinux_sdram_sequencer_count = 1'd0;
wire          main_soclinux_sdram_zqcs_timer_wait;
wire          main_soclinux_sdram_zqcs_timer_done0;
wire   [27:0] main_soclinux_sdram_zqcs_timer_count0;
wire          main_soclinux_sdram_zqcs_timer_done1;
reg    [27:0] main_soclinux_sdram_zqcs_timer_count1 = 28'd149999999;
reg           main_soclinux_sdram_zqcs_executer_start = 1'd0;
reg           main_soclinux_sdram_zqcs_executer_done = 1'd0;
reg     [4:0] main_soclinux_sdram_zqcs_executer_counter = 5'd0;
wire          main_soclinux_sdram_bankmachine0_req_valid;
wire          main_soclinux_sdram_bankmachine0_req_ready;
wire          main_soclinux_sdram_bankmachine0_req_we;
wire   [20:0] main_soclinux_sdram_bankmachine0_req_addr;
wire          main_soclinux_sdram_bankmachine0_req_lock;
reg           main_soclinux_sdram_bankmachine0_req_wdata_ready = 1'd0;
reg           main_soclinux_sdram_bankmachine0_req_rdata_valid = 1'd0;
wire          main_soclinux_sdram_bankmachine0_refresh_req;
reg           main_soclinux_sdram_bankmachine0_refresh_gnt = 1'd0;
reg           main_soclinux_sdram_bankmachine0_cmd_valid = 1'd0;
reg           main_soclinux_sdram_bankmachine0_cmd_ready = 1'd0;
reg    [13:0] main_soclinux_sdram_bankmachine0_cmd_payload_a = 14'd0;
wire    [2:0] main_soclinux_sdram_bankmachine0_cmd_payload_ba;
reg           main_soclinux_sdram_bankmachine0_cmd_payload_cas = 1'd0;
reg           main_soclinux_sdram_bankmachine0_cmd_payload_ras = 1'd0;
reg           main_soclinux_sdram_bankmachine0_cmd_payload_we = 1'd0;
reg           main_soclinux_sdram_bankmachine0_cmd_payload_is_cmd = 1'd0;
reg           main_soclinux_sdram_bankmachine0_cmd_payload_is_read = 1'd0;
reg           main_soclinux_sdram_bankmachine0_cmd_payload_is_write = 1'd0;
reg           main_soclinux_sdram_bankmachine0_auto_precharge = 1'd0;
wire          main_soclinux_sdram_bankmachine0_sink_valid;
wire          main_soclinux_sdram_bankmachine0_sink_ready;
reg           main_soclinux_sdram_bankmachine0_sink_first = 1'd0;
reg           main_soclinux_sdram_bankmachine0_sink_last = 1'd0;
wire          main_soclinux_sdram_bankmachine0_sink_payload_we;
wire   [20:0] main_soclinux_sdram_bankmachine0_sink_payload_addr;
wire          main_soclinux_sdram_bankmachine0_source_valid;
wire          main_soclinux_sdram_bankmachine0_source_ready;
wire          main_soclinux_sdram_bankmachine0_source_first;
wire          main_soclinux_sdram_bankmachine0_source_last;
wire          main_soclinux_sdram_bankmachine0_source_payload_we;
wire   [20:0] main_soclinux_sdram_bankmachine0_source_payload_addr;
wire          main_soclinux_sdram_bankmachine0_syncfifo0_we;
wire          main_soclinux_sdram_bankmachine0_syncfifo0_writable;
wire          main_soclinux_sdram_bankmachine0_syncfifo0_re;
wire          main_soclinux_sdram_bankmachine0_syncfifo0_readable;
wire   [23:0] main_soclinux_sdram_bankmachine0_syncfifo0_din;
wire   [23:0] main_soclinux_sdram_bankmachine0_syncfifo0_dout;
reg     [3:0] main_soclinux_sdram_bankmachine0_level = 4'd0;
reg           main_soclinux_sdram_bankmachine0_replace = 1'd0;
reg     [2:0] main_soclinux_sdram_bankmachine0_produce = 3'd0;
reg     [2:0] main_soclinux_sdram_bankmachine0_consume = 3'd0;
reg     [2:0] main_soclinux_sdram_bankmachine0_wrport_adr = 3'd0;
wire   [23:0] main_soclinux_sdram_bankmachine0_wrport_dat_r;
wire          main_soclinux_sdram_bankmachine0_wrport_we;
wire   [23:0] main_soclinux_sdram_bankmachine0_wrport_dat_w;
wire          main_soclinux_sdram_bankmachine0_do_read;
wire    [2:0] main_soclinux_sdram_bankmachine0_rdport_adr;
wire   [23:0] main_soclinux_sdram_bankmachine0_rdport_dat_r;
wire          main_soclinux_sdram_bankmachine0_fifo_in_payload_we;
wire   [20:0] main_soclinux_sdram_bankmachine0_fifo_in_payload_addr;
wire          main_soclinux_sdram_bankmachine0_fifo_in_first;
wire          main_soclinux_sdram_bankmachine0_fifo_in_last;
wire          main_soclinux_sdram_bankmachine0_fifo_out_payload_we;
wire   [20:0] main_soclinux_sdram_bankmachine0_fifo_out_payload_addr;
wire          main_soclinux_sdram_bankmachine0_fifo_out_first;
wire          main_soclinux_sdram_bankmachine0_fifo_out_last;
wire          main_soclinux_sdram_bankmachine0_sink_sink_valid;
wire          main_soclinux_sdram_bankmachine0_sink_sink_ready;
wire          main_soclinux_sdram_bankmachine0_sink_sink_first;
wire          main_soclinux_sdram_bankmachine0_sink_sink_last;
wire          main_soclinux_sdram_bankmachine0_sink_sink_payload_we;
wire   [20:0] main_soclinux_sdram_bankmachine0_sink_sink_payload_addr;
wire          main_soclinux_sdram_bankmachine0_source_source_valid;
wire          main_soclinux_sdram_bankmachine0_source_source_ready;
wire          main_soclinux_sdram_bankmachine0_source_source_first;
wire          main_soclinux_sdram_bankmachine0_source_source_last;
wire          main_soclinux_sdram_bankmachine0_source_source_payload_we;
wire   [20:0] main_soclinux_sdram_bankmachine0_source_source_payload_addr;
wire          main_soclinux_sdram_bankmachine0_pipe_valid_sink_valid;
wire          main_soclinux_sdram_bankmachine0_pipe_valid_sink_ready;
wire          main_soclinux_sdram_bankmachine0_pipe_valid_sink_first;
wire          main_soclinux_sdram_bankmachine0_pipe_valid_sink_last;
wire          main_soclinux_sdram_bankmachine0_pipe_valid_sink_payload_we;
wire   [20:0] main_soclinux_sdram_bankmachine0_pipe_valid_sink_payload_addr;
reg           main_soclinux_sdram_bankmachine0_pipe_valid_source_valid = 1'd0;
wire          main_soclinux_sdram_bankmachine0_pipe_valid_source_ready;
reg           main_soclinux_sdram_bankmachine0_pipe_valid_source_first = 1'd0;
reg           main_soclinux_sdram_bankmachine0_pipe_valid_source_last = 1'd0;
reg           main_soclinux_sdram_bankmachine0_pipe_valid_source_payload_we = 1'd0;
reg    [20:0] main_soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr = 21'd0;
reg    [13:0] main_soclinux_sdram_bankmachine0_row = 14'd0;
reg           main_soclinux_sdram_bankmachine0_row_opened = 1'd0;
wire          main_soclinux_sdram_bankmachine0_row_hit;
reg           main_soclinux_sdram_bankmachine0_row_open = 1'd0;
reg           main_soclinux_sdram_bankmachine0_row_close = 1'd0;
reg           main_soclinux_sdram_bankmachine0_row_col_n_addr_sel = 1'd0;
wire          main_soclinux_sdram_bankmachine0_twtpcon_valid;
(* dont_touch = "true" *)
reg           main_soclinux_sdram_bankmachine0_twtpcon_ready = 1'd0;
reg     [2:0] main_soclinux_sdram_bankmachine0_twtpcon_count = 3'd0;
wire          main_soclinux_sdram_bankmachine0_trccon_valid;
(* dont_touch = "true" *)
reg           main_soclinux_sdram_bankmachine0_trccon_ready = 1'd0;
reg     [3:0] main_soclinux_sdram_bankmachine0_trccon_count = 4'd0;
wire          main_soclinux_sdram_bankmachine0_trascon_valid;
(* dont_touch = "true" *)
reg           main_soclinux_sdram_bankmachine0_trascon_ready = 1'd0;
reg     [2:0] main_soclinux_sdram_bankmachine0_trascon_count = 3'd0;
wire          main_soclinux_sdram_bankmachine1_req_valid;
wire          main_soclinux_sdram_bankmachine1_req_ready;
wire          main_soclinux_sdram_bankmachine1_req_we;
wire   [20:0] main_soclinux_sdram_bankmachine1_req_addr;
wire          main_soclinux_sdram_bankmachine1_req_lock;
reg           main_soclinux_sdram_bankmachine1_req_wdata_ready = 1'd0;
reg           main_soclinux_sdram_bankmachine1_req_rdata_valid = 1'd0;
wire          main_soclinux_sdram_bankmachine1_refresh_req;
reg           main_soclinux_sdram_bankmachine1_refresh_gnt = 1'd0;
reg           main_soclinux_sdram_bankmachine1_cmd_valid = 1'd0;
reg           main_soclinux_sdram_bankmachine1_cmd_ready = 1'd0;
reg    [13:0] main_soclinux_sdram_bankmachine1_cmd_payload_a = 14'd0;
wire    [2:0] main_soclinux_sdram_bankmachine1_cmd_payload_ba;
reg           main_soclinux_sdram_bankmachine1_cmd_payload_cas = 1'd0;
reg           main_soclinux_sdram_bankmachine1_cmd_payload_ras = 1'd0;
reg           main_soclinux_sdram_bankmachine1_cmd_payload_we = 1'd0;
reg           main_soclinux_sdram_bankmachine1_cmd_payload_is_cmd = 1'd0;
reg           main_soclinux_sdram_bankmachine1_cmd_payload_is_read = 1'd0;
reg           main_soclinux_sdram_bankmachine1_cmd_payload_is_write = 1'd0;
reg           main_soclinux_sdram_bankmachine1_auto_precharge = 1'd0;
wire          main_soclinux_sdram_bankmachine1_sink_valid;
wire          main_soclinux_sdram_bankmachine1_sink_ready;
reg           main_soclinux_sdram_bankmachine1_sink_first = 1'd0;
reg           main_soclinux_sdram_bankmachine1_sink_last = 1'd0;
wire          main_soclinux_sdram_bankmachine1_sink_payload_we;
wire   [20:0] main_soclinux_sdram_bankmachine1_sink_payload_addr;
wire          main_soclinux_sdram_bankmachine1_source_valid;
wire          main_soclinux_sdram_bankmachine1_source_ready;
wire          main_soclinux_sdram_bankmachine1_source_first;
wire          main_soclinux_sdram_bankmachine1_source_last;
wire          main_soclinux_sdram_bankmachine1_source_payload_we;
wire   [20:0] main_soclinux_sdram_bankmachine1_source_payload_addr;
wire          main_soclinux_sdram_bankmachine1_syncfifo1_we;
wire          main_soclinux_sdram_bankmachine1_syncfifo1_writable;
wire          main_soclinux_sdram_bankmachine1_syncfifo1_re;
wire          main_soclinux_sdram_bankmachine1_syncfifo1_readable;
wire   [23:0] main_soclinux_sdram_bankmachine1_syncfifo1_din;
wire   [23:0] main_soclinux_sdram_bankmachine1_syncfifo1_dout;
reg     [3:0] main_soclinux_sdram_bankmachine1_level = 4'd0;
reg           main_soclinux_sdram_bankmachine1_replace = 1'd0;
reg     [2:0] main_soclinux_sdram_bankmachine1_produce = 3'd0;
reg     [2:0] main_soclinux_sdram_bankmachine1_consume = 3'd0;
reg     [2:0] main_soclinux_sdram_bankmachine1_wrport_adr = 3'd0;
wire   [23:0] main_soclinux_sdram_bankmachine1_wrport_dat_r;
wire          main_soclinux_sdram_bankmachine1_wrport_we;
wire   [23:0] main_soclinux_sdram_bankmachine1_wrport_dat_w;
wire          main_soclinux_sdram_bankmachine1_do_read;
wire    [2:0] main_soclinux_sdram_bankmachine1_rdport_adr;
wire   [23:0] main_soclinux_sdram_bankmachine1_rdport_dat_r;
wire          main_soclinux_sdram_bankmachine1_fifo_in_payload_we;
wire   [20:0] main_soclinux_sdram_bankmachine1_fifo_in_payload_addr;
wire          main_soclinux_sdram_bankmachine1_fifo_in_first;
wire          main_soclinux_sdram_bankmachine1_fifo_in_last;
wire          main_soclinux_sdram_bankmachine1_fifo_out_payload_we;
wire   [20:0] main_soclinux_sdram_bankmachine1_fifo_out_payload_addr;
wire          main_soclinux_sdram_bankmachine1_fifo_out_first;
wire          main_soclinux_sdram_bankmachine1_fifo_out_last;
wire          main_soclinux_sdram_bankmachine1_sink_sink_valid;
wire          main_soclinux_sdram_bankmachine1_sink_sink_ready;
wire          main_soclinux_sdram_bankmachine1_sink_sink_first;
wire          main_soclinux_sdram_bankmachine1_sink_sink_last;
wire          main_soclinux_sdram_bankmachine1_sink_sink_payload_we;
wire   [20:0] main_soclinux_sdram_bankmachine1_sink_sink_payload_addr;
wire          main_soclinux_sdram_bankmachine1_source_source_valid;
wire          main_soclinux_sdram_bankmachine1_source_source_ready;
wire          main_soclinux_sdram_bankmachine1_source_source_first;
wire          main_soclinux_sdram_bankmachine1_source_source_last;
wire          main_soclinux_sdram_bankmachine1_source_source_payload_we;
wire   [20:0] main_soclinux_sdram_bankmachine1_source_source_payload_addr;
wire          main_soclinux_sdram_bankmachine1_pipe_valid_sink_valid;
wire          main_soclinux_sdram_bankmachine1_pipe_valid_sink_ready;
wire          main_soclinux_sdram_bankmachine1_pipe_valid_sink_first;
wire          main_soclinux_sdram_bankmachine1_pipe_valid_sink_last;
wire          main_soclinux_sdram_bankmachine1_pipe_valid_sink_payload_we;
wire   [20:0] main_soclinux_sdram_bankmachine1_pipe_valid_sink_payload_addr;
reg           main_soclinux_sdram_bankmachine1_pipe_valid_source_valid = 1'd0;
wire          main_soclinux_sdram_bankmachine1_pipe_valid_source_ready;
reg           main_soclinux_sdram_bankmachine1_pipe_valid_source_first = 1'd0;
reg           main_soclinux_sdram_bankmachine1_pipe_valid_source_last = 1'd0;
reg           main_soclinux_sdram_bankmachine1_pipe_valid_source_payload_we = 1'd0;
reg    [20:0] main_soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr = 21'd0;
reg    [13:0] main_soclinux_sdram_bankmachine1_row = 14'd0;
reg           main_soclinux_sdram_bankmachine1_row_opened = 1'd0;
wire          main_soclinux_sdram_bankmachine1_row_hit;
reg           main_soclinux_sdram_bankmachine1_row_open = 1'd0;
reg           main_soclinux_sdram_bankmachine1_row_close = 1'd0;
reg           main_soclinux_sdram_bankmachine1_row_col_n_addr_sel = 1'd0;
wire          main_soclinux_sdram_bankmachine1_twtpcon_valid;
(* dont_touch = "true" *)
reg           main_soclinux_sdram_bankmachine1_twtpcon_ready = 1'd0;
reg     [2:0] main_soclinux_sdram_bankmachine1_twtpcon_count = 3'd0;
wire          main_soclinux_sdram_bankmachine1_trccon_valid;
(* dont_touch = "true" *)
reg           main_soclinux_sdram_bankmachine1_trccon_ready = 1'd0;
reg     [3:0] main_soclinux_sdram_bankmachine1_trccon_count = 4'd0;
wire          main_soclinux_sdram_bankmachine1_trascon_valid;
(* dont_touch = "true" *)
reg           main_soclinux_sdram_bankmachine1_trascon_ready = 1'd0;
reg     [2:0] main_soclinux_sdram_bankmachine1_trascon_count = 3'd0;
wire          main_soclinux_sdram_bankmachine2_req_valid;
wire          main_soclinux_sdram_bankmachine2_req_ready;
wire          main_soclinux_sdram_bankmachine2_req_we;
wire   [20:0] main_soclinux_sdram_bankmachine2_req_addr;
wire          main_soclinux_sdram_bankmachine2_req_lock;
reg           main_soclinux_sdram_bankmachine2_req_wdata_ready = 1'd0;
reg           main_soclinux_sdram_bankmachine2_req_rdata_valid = 1'd0;
wire          main_soclinux_sdram_bankmachine2_refresh_req;
reg           main_soclinux_sdram_bankmachine2_refresh_gnt = 1'd0;
reg           main_soclinux_sdram_bankmachine2_cmd_valid = 1'd0;
reg           main_soclinux_sdram_bankmachine2_cmd_ready = 1'd0;
reg    [13:0] main_soclinux_sdram_bankmachine2_cmd_payload_a = 14'd0;
wire    [2:0] main_soclinux_sdram_bankmachine2_cmd_payload_ba;
reg           main_soclinux_sdram_bankmachine2_cmd_payload_cas = 1'd0;
reg           main_soclinux_sdram_bankmachine2_cmd_payload_ras = 1'd0;
reg           main_soclinux_sdram_bankmachine2_cmd_payload_we = 1'd0;
reg           main_soclinux_sdram_bankmachine2_cmd_payload_is_cmd = 1'd0;
reg           main_soclinux_sdram_bankmachine2_cmd_payload_is_read = 1'd0;
reg           main_soclinux_sdram_bankmachine2_cmd_payload_is_write = 1'd0;
reg           main_soclinux_sdram_bankmachine2_auto_precharge = 1'd0;
wire          main_soclinux_sdram_bankmachine2_sink_valid;
wire          main_soclinux_sdram_bankmachine2_sink_ready;
reg           main_soclinux_sdram_bankmachine2_sink_first = 1'd0;
reg           main_soclinux_sdram_bankmachine2_sink_last = 1'd0;
wire          main_soclinux_sdram_bankmachine2_sink_payload_we;
wire   [20:0] main_soclinux_sdram_bankmachine2_sink_payload_addr;
wire          main_soclinux_sdram_bankmachine2_source_valid;
wire          main_soclinux_sdram_bankmachine2_source_ready;
wire          main_soclinux_sdram_bankmachine2_source_first;
wire          main_soclinux_sdram_bankmachine2_source_last;
wire          main_soclinux_sdram_bankmachine2_source_payload_we;
wire   [20:0] main_soclinux_sdram_bankmachine2_source_payload_addr;
wire          main_soclinux_sdram_bankmachine2_syncfifo2_we;
wire          main_soclinux_sdram_bankmachine2_syncfifo2_writable;
wire          main_soclinux_sdram_bankmachine2_syncfifo2_re;
wire          main_soclinux_sdram_bankmachine2_syncfifo2_readable;
wire   [23:0] main_soclinux_sdram_bankmachine2_syncfifo2_din;
wire   [23:0] main_soclinux_sdram_bankmachine2_syncfifo2_dout;
reg     [3:0] main_soclinux_sdram_bankmachine2_level = 4'd0;
reg           main_soclinux_sdram_bankmachine2_replace = 1'd0;
reg     [2:0] main_soclinux_sdram_bankmachine2_produce = 3'd0;
reg     [2:0] main_soclinux_sdram_bankmachine2_consume = 3'd0;
reg     [2:0] main_soclinux_sdram_bankmachine2_wrport_adr = 3'd0;
wire   [23:0] main_soclinux_sdram_bankmachine2_wrport_dat_r;
wire          main_soclinux_sdram_bankmachine2_wrport_we;
wire   [23:0] main_soclinux_sdram_bankmachine2_wrport_dat_w;
wire          main_soclinux_sdram_bankmachine2_do_read;
wire    [2:0] main_soclinux_sdram_bankmachine2_rdport_adr;
wire   [23:0] main_soclinux_sdram_bankmachine2_rdport_dat_r;
wire          main_soclinux_sdram_bankmachine2_fifo_in_payload_we;
wire   [20:0] main_soclinux_sdram_bankmachine2_fifo_in_payload_addr;
wire          main_soclinux_sdram_bankmachine2_fifo_in_first;
wire          main_soclinux_sdram_bankmachine2_fifo_in_last;
wire          main_soclinux_sdram_bankmachine2_fifo_out_payload_we;
wire   [20:0] main_soclinux_sdram_bankmachine2_fifo_out_payload_addr;
wire          main_soclinux_sdram_bankmachine2_fifo_out_first;
wire          main_soclinux_sdram_bankmachine2_fifo_out_last;
wire          main_soclinux_sdram_bankmachine2_sink_sink_valid;
wire          main_soclinux_sdram_bankmachine2_sink_sink_ready;
wire          main_soclinux_sdram_bankmachine2_sink_sink_first;
wire          main_soclinux_sdram_bankmachine2_sink_sink_last;
wire          main_soclinux_sdram_bankmachine2_sink_sink_payload_we;
wire   [20:0] main_soclinux_sdram_bankmachine2_sink_sink_payload_addr;
wire          main_soclinux_sdram_bankmachine2_source_source_valid;
wire          main_soclinux_sdram_bankmachine2_source_source_ready;
wire          main_soclinux_sdram_bankmachine2_source_source_first;
wire          main_soclinux_sdram_bankmachine2_source_source_last;
wire          main_soclinux_sdram_bankmachine2_source_source_payload_we;
wire   [20:0] main_soclinux_sdram_bankmachine2_source_source_payload_addr;
wire          main_soclinux_sdram_bankmachine2_pipe_valid_sink_valid;
wire          main_soclinux_sdram_bankmachine2_pipe_valid_sink_ready;
wire          main_soclinux_sdram_bankmachine2_pipe_valid_sink_first;
wire          main_soclinux_sdram_bankmachine2_pipe_valid_sink_last;
wire          main_soclinux_sdram_bankmachine2_pipe_valid_sink_payload_we;
wire   [20:0] main_soclinux_sdram_bankmachine2_pipe_valid_sink_payload_addr;
reg           main_soclinux_sdram_bankmachine2_pipe_valid_source_valid = 1'd0;
wire          main_soclinux_sdram_bankmachine2_pipe_valid_source_ready;
reg           main_soclinux_sdram_bankmachine2_pipe_valid_source_first = 1'd0;
reg           main_soclinux_sdram_bankmachine2_pipe_valid_source_last = 1'd0;
reg           main_soclinux_sdram_bankmachine2_pipe_valid_source_payload_we = 1'd0;
reg    [20:0] main_soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr = 21'd0;
reg    [13:0] main_soclinux_sdram_bankmachine2_row = 14'd0;
reg           main_soclinux_sdram_bankmachine2_row_opened = 1'd0;
wire          main_soclinux_sdram_bankmachine2_row_hit;
reg           main_soclinux_sdram_bankmachine2_row_open = 1'd0;
reg           main_soclinux_sdram_bankmachine2_row_close = 1'd0;
reg           main_soclinux_sdram_bankmachine2_row_col_n_addr_sel = 1'd0;
wire          main_soclinux_sdram_bankmachine2_twtpcon_valid;
(* dont_touch = "true" *)
reg           main_soclinux_sdram_bankmachine2_twtpcon_ready = 1'd0;
reg     [2:0] main_soclinux_sdram_bankmachine2_twtpcon_count = 3'd0;
wire          main_soclinux_sdram_bankmachine2_trccon_valid;
(* dont_touch = "true" *)
reg           main_soclinux_sdram_bankmachine2_trccon_ready = 1'd0;
reg     [3:0] main_soclinux_sdram_bankmachine2_trccon_count = 4'd0;
wire          main_soclinux_sdram_bankmachine2_trascon_valid;
(* dont_touch = "true" *)
reg           main_soclinux_sdram_bankmachine2_trascon_ready = 1'd0;
reg     [2:0] main_soclinux_sdram_bankmachine2_trascon_count = 3'd0;
wire          main_soclinux_sdram_bankmachine3_req_valid;
wire          main_soclinux_sdram_bankmachine3_req_ready;
wire          main_soclinux_sdram_bankmachine3_req_we;
wire   [20:0] main_soclinux_sdram_bankmachine3_req_addr;
wire          main_soclinux_sdram_bankmachine3_req_lock;
reg           main_soclinux_sdram_bankmachine3_req_wdata_ready = 1'd0;
reg           main_soclinux_sdram_bankmachine3_req_rdata_valid = 1'd0;
wire          main_soclinux_sdram_bankmachine3_refresh_req;
reg           main_soclinux_sdram_bankmachine3_refresh_gnt = 1'd0;
reg           main_soclinux_sdram_bankmachine3_cmd_valid = 1'd0;
reg           main_soclinux_sdram_bankmachine3_cmd_ready = 1'd0;
reg    [13:0] main_soclinux_sdram_bankmachine3_cmd_payload_a = 14'd0;
wire    [2:0] main_soclinux_sdram_bankmachine3_cmd_payload_ba;
reg           main_soclinux_sdram_bankmachine3_cmd_payload_cas = 1'd0;
reg           main_soclinux_sdram_bankmachine3_cmd_payload_ras = 1'd0;
reg           main_soclinux_sdram_bankmachine3_cmd_payload_we = 1'd0;
reg           main_soclinux_sdram_bankmachine3_cmd_payload_is_cmd = 1'd0;
reg           main_soclinux_sdram_bankmachine3_cmd_payload_is_read = 1'd0;
reg           main_soclinux_sdram_bankmachine3_cmd_payload_is_write = 1'd0;
reg           main_soclinux_sdram_bankmachine3_auto_precharge = 1'd0;
wire          main_soclinux_sdram_bankmachine3_sink_valid;
wire          main_soclinux_sdram_bankmachine3_sink_ready;
reg           main_soclinux_sdram_bankmachine3_sink_first = 1'd0;
reg           main_soclinux_sdram_bankmachine3_sink_last = 1'd0;
wire          main_soclinux_sdram_bankmachine3_sink_payload_we;
wire   [20:0] main_soclinux_sdram_bankmachine3_sink_payload_addr;
wire          main_soclinux_sdram_bankmachine3_source_valid;
wire          main_soclinux_sdram_bankmachine3_source_ready;
wire          main_soclinux_sdram_bankmachine3_source_first;
wire          main_soclinux_sdram_bankmachine3_source_last;
wire          main_soclinux_sdram_bankmachine3_source_payload_we;
wire   [20:0] main_soclinux_sdram_bankmachine3_source_payload_addr;
wire          main_soclinux_sdram_bankmachine3_syncfifo3_we;
wire          main_soclinux_sdram_bankmachine3_syncfifo3_writable;
wire          main_soclinux_sdram_bankmachine3_syncfifo3_re;
wire          main_soclinux_sdram_bankmachine3_syncfifo3_readable;
wire   [23:0] main_soclinux_sdram_bankmachine3_syncfifo3_din;
wire   [23:0] main_soclinux_sdram_bankmachine3_syncfifo3_dout;
reg     [3:0] main_soclinux_sdram_bankmachine3_level = 4'd0;
reg           main_soclinux_sdram_bankmachine3_replace = 1'd0;
reg     [2:0] main_soclinux_sdram_bankmachine3_produce = 3'd0;
reg     [2:0] main_soclinux_sdram_bankmachine3_consume = 3'd0;
reg     [2:0] main_soclinux_sdram_bankmachine3_wrport_adr = 3'd0;
wire   [23:0] main_soclinux_sdram_bankmachine3_wrport_dat_r;
wire          main_soclinux_sdram_bankmachine3_wrport_we;
wire   [23:0] main_soclinux_sdram_bankmachine3_wrport_dat_w;
wire          main_soclinux_sdram_bankmachine3_do_read;
wire    [2:0] main_soclinux_sdram_bankmachine3_rdport_adr;
wire   [23:0] main_soclinux_sdram_bankmachine3_rdport_dat_r;
wire          main_soclinux_sdram_bankmachine3_fifo_in_payload_we;
wire   [20:0] main_soclinux_sdram_bankmachine3_fifo_in_payload_addr;
wire          main_soclinux_sdram_bankmachine3_fifo_in_first;
wire          main_soclinux_sdram_bankmachine3_fifo_in_last;
wire          main_soclinux_sdram_bankmachine3_fifo_out_payload_we;
wire   [20:0] main_soclinux_sdram_bankmachine3_fifo_out_payload_addr;
wire          main_soclinux_sdram_bankmachine3_fifo_out_first;
wire          main_soclinux_sdram_bankmachine3_fifo_out_last;
wire          main_soclinux_sdram_bankmachine3_sink_sink_valid;
wire          main_soclinux_sdram_bankmachine3_sink_sink_ready;
wire          main_soclinux_sdram_bankmachine3_sink_sink_first;
wire          main_soclinux_sdram_bankmachine3_sink_sink_last;
wire          main_soclinux_sdram_bankmachine3_sink_sink_payload_we;
wire   [20:0] main_soclinux_sdram_bankmachine3_sink_sink_payload_addr;
wire          main_soclinux_sdram_bankmachine3_source_source_valid;
wire          main_soclinux_sdram_bankmachine3_source_source_ready;
wire          main_soclinux_sdram_bankmachine3_source_source_first;
wire          main_soclinux_sdram_bankmachine3_source_source_last;
wire          main_soclinux_sdram_bankmachine3_source_source_payload_we;
wire   [20:0] main_soclinux_sdram_bankmachine3_source_source_payload_addr;
wire          main_soclinux_sdram_bankmachine3_pipe_valid_sink_valid;
wire          main_soclinux_sdram_bankmachine3_pipe_valid_sink_ready;
wire          main_soclinux_sdram_bankmachine3_pipe_valid_sink_first;
wire          main_soclinux_sdram_bankmachine3_pipe_valid_sink_last;
wire          main_soclinux_sdram_bankmachine3_pipe_valid_sink_payload_we;
wire   [20:0] main_soclinux_sdram_bankmachine3_pipe_valid_sink_payload_addr;
reg           main_soclinux_sdram_bankmachine3_pipe_valid_source_valid = 1'd0;
wire          main_soclinux_sdram_bankmachine3_pipe_valid_source_ready;
reg           main_soclinux_sdram_bankmachine3_pipe_valid_source_first = 1'd0;
reg           main_soclinux_sdram_bankmachine3_pipe_valid_source_last = 1'd0;
reg           main_soclinux_sdram_bankmachine3_pipe_valid_source_payload_we = 1'd0;
reg    [20:0] main_soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr = 21'd0;
reg    [13:0] main_soclinux_sdram_bankmachine3_row = 14'd0;
reg           main_soclinux_sdram_bankmachine3_row_opened = 1'd0;
wire          main_soclinux_sdram_bankmachine3_row_hit;
reg           main_soclinux_sdram_bankmachine3_row_open = 1'd0;
reg           main_soclinux_sdram_bankmachine3_row_close = 1'd0;
reg           main_soclinux_sdram_bankmachine3_row_col_n_addr_sel = 1'd0;
wire          main_soclinux_sdram_bankmachine3_twtpcon_valid;
(* dont_touch = "true" *)
reg           main_soclinux_sdram_bankmachine3_twtpcon_ready = 1'd0;
reg     [2:0] main_soclinux_sdram_bankmachine3_twtpcon_count = 3'd0;
wire          main_soclinux_sdram_bankmachine3_trccon_valid;
(* dont_touch = "true" *)
reg           main_soclinux_sdram_bankmachine3_trccon_ready = 1'd0;
reg     [3:0] main_soclinux_sdram_bankmachine3_trccon_count = 4'd0;
wire          main_soclinux_sdram_bankmachine3_trascon_valid;
(* dont_touch = "true" *)
reg           main_soclinux_sdram_bankmachine3_trascon_ready = 1'd0;
reg     [2:0] main_soclinux_sdram_bankmachine3_trascon_count = 3'd0;
wire          main_soclinux_sdram_bankmachine4_req_valid;
wire          main_soclinux_sdram_bankmachine4_req_ready;
wire          main_soclinux_sdram_bankmachine4_req_we;
wire   [20:0] main_soclinux_sdram_bankmachine4_req_addr;
wire          main_soclinux_sdram_bankmachine4_req_lock;
reg           main_soclinux_sdram_bankmachine4_req_wdata_ready = 1'd0;
reg           main_soclinux_sdram_bankmachine4_req_rdata_valid = 1'd0;
wire          main_soclinux_sdram_bankmachine4_refresh_req;
reg           main_soclinux_sdram_bankmachine4_refresh_gnt = 1'd0;
reg           main_soclinux_sdram_bankmachine4_cmd_valid = 1'd0;
reg           main_soclinux_sdram_bankmachine4_cmd_ready = 1'd0;
reg    [13:0] main_soclinux_sdram_bankmachine4_cmd_payload_a = 14'd0;
wire    [2:0] main_soclinux_sdram_bankmachine4_cmd_payload_ba;
reg           main_soclinux_sdram_bankmachine4_cmd_payload_cas = 1'd0;
reg           main_soclinux_sdram_bankmachine4_cmd_payload_ras = 1'd0;
reg           main_soclinux_sdram_bankmachine4_cmd_payload_we = 1'd0;
reg           main_soclinux_sdram_bankmachine4_cmd_payload_is_cmd = 1'd0;
reg           main_soclinux_sdram_bankmachine4_cmd_payload_is_read = 1'd0;
reg           main_soclinux_sdram_bankmachine4_cmd_payload_is_write = 1'd0;
reg           main_soclinux_sdram_bankmachine4_auto_precharge = 1'd0;
wire          main_soclinux_sdram_bankmachine4_sink_valid;
wire          main_soclinux_sdram_bankmachine4_sink_ready;
reg           main_soclinux_sdram_bankmachine4_sink_first = 1'd0;
reg           main_soclinux_sdram_bankmachine4_sink_last = 1'd0;
wire          main_soclinux_sdram_bankmachine4_sink_payload_we;
wire   [20:0] main_soclinux_sdram_bankmachine4_sink_payload_addr;
wire          main_soclinux_sdram_bankmachine4_source_valid;
wire          main_soclinux_sdram_bankmachine4_source_ready;
wire          main_soclinux_sdram_bankmachine4_source_first;
wire          main_soclinux_sdram_bankmachine4_source_last;
wire          main_soclinux_sdram_bankmachine4_source_payload_we;
wire   [20:0] main_soclinux_sdram_bankmachine4_source_payload_addr;
wire          main_soclinux_sdram_bankmachine4_syncfifo4_we;
wire          main_soclinux_sdram_bankmachine4_syncfifo4_writable;
wire          main_soclinux_sdram_bankmachine4_syncfifo4_re;
wire          main_soclinux_sdram_bankmachine4_syncfifo4_readable;
wire   [23:0] main_soclinux_sdram_bankmachine4_syncfifo4_din;
wire   [23:0] main_soclinux_sdram_bankmachine4_syncfifo4_dout;
reg     [3:0] main_soclinux_sdram_bankmachine4_level = 4'd0;
reg           main_soclinux_sdram_bankmachine4_replace = 1'd0;
reg     [2:0] main_soclinux_sdram_bankmachine4_produce = 3'd0;
reg     [2:0] main_soclinux_sdram_bankmachine4_consume = 3'd0;
reg     [2:0] main_soclinux_sdram_bankmachine4_wrport_adr = 3'd0;
wire   [23:0] main_soclinux_sdram_bankmachine4_wrport_dat_r;
wire          main_soclinux_sdram_bankmachine4_wrport_we;
wire   [23:0] main_soclinux_sdram_bankmachine4_wrport_dat_w;
wire          main_soclinux_sdram_bankmachine4_do_read;
wire    [2:0] main_soclinux_sdram_bankmachine4_rdport_adr;
wire   [23:0] main_soclinux_sdram_bankmachine4_rdport_dat_r;
wire          main_soclinux_sdram_bankmachine4_fifo_in_payload_we;
wire   [20:0] main_soclinux_sdram_bankmachine4_fifo_in_payload_addr;
wire          main_soclinux_sdram_bankmachine4_fifo_in_first;
wire          main_soclinux_sdram_bankmachine4_fifo_in_last;
wire          main_soclinux_sdram_bankmachine4_fifo_out_payload_we;
wire   [20:0] main_soclinux_sdram_bankmachine4_fifo_out_payload_addr;
wire          main_soclinux_sdram_bankmachine4_fifo_out_first;
wire          main_soclinux_sdram_bankmachine4_fifo_out_last;
wire          main_soclinux_sdram_bankmachine4_sink_sink_valid;
wire          main_soclinux_sdram_bankmachine4_sink_sink_ready;
wire          main_soclinux_sdram_bankmachine4_sink_sink_first;
wire          main_soclinux_sdram_bankmachine4_sink_sink_last;
wire          main_soclinux_sdram_bankmachine4_sink_sink_payload_we;
wire   [20:0] main_soclinux_sdram_bankmachine4_sink_sink_payload_addr;
wire          main_soclinux_sdram_bankmachine4_source_source_valid;
wire          main_soclinux_sdram_bankmachine4_source_source_ready;
wire          main_soclinux_sdram_bankmachine4_source_source_first;
wire          main_soclinux_sdram_bankmachine4_source_source_last;
wire          main_soclinux_sdram_bankmachine4_source_source_payload_we;
wire   [20:0] main_soclinux_sdram_bankmachine4_source_source_payload_addr;
wire          main_soclinux_sdram_bankmachine4_pipe_valid_sink_valid;
wire          main_soclinux_sdram_bankmachine4_pipe_valid_sink_ready;
wire          main_soclinux_sdram_bankmachine4_pipe_valid_sink_first;
wire          main_soclinux_sdram_bankmachine4_pipe_valid_sink_last;
wire          main_soclinux_sdram_bankmachine4_pipe_valid_sink_payload_we;
wire   [20:0] main_soclinux_sdram_bankmachine4_pipe_valid_sink_payload_addr;
reg           main_soclinux_sdram_bankmachine4_pipe_valid_source_valid = 1'd0;
wire          main_soclinux_sdram_bankmachine4_pipe_valid_source_ready;
reg           main_soclinux_sdram_bankmachine4_pipe_valid_source_first = 1'd0;
reg           main_soclinux_sdram_bankmachine4_pipe_valid_source_last = 1'd0;
reg           main_soclinux_sdram_bankmachine4_pipe_valid_source_payload_we = 1'd0;
reg    [20:0] main_soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr = 21'd0;
reg    [13:0] main_soclinux_sdram_bankmachine4_row = 14'd0;
reg           main_soclinux_sdram_bankmachine4_row_opened = 1'd0;
wire          main_soclinux_sdram_bankmachine4_row_hit;
reg           main_soclinux_sdram_bankmachine4_row_open = 1'd0;
reg           main_soclinux_sdram_bankmachine4_row_close = 1'd0;
reg           main_soclinux_sdram_bankmachine4_row_col_n_addr_sel = 1'd0;
wire          main_soclinux_sdram_bankmachine4_twtpcon_valid;
(* dont_touch = "true" *)
reg           main_soclinux_sdram_bankmachine4_twtpcon_ready = 1'd0;
reg     [2:0] main_soclinux_sdram_bankmachine4_twtpcon_count = 3'd0;
wire          main_soclinux_sdram_bankmachine4_trccon_valid;
(* dont_touch = "true" *)
reg           main_soclinux_sdram_bankmachine4_trccon_ready = 1'd0;
reg     [3:0] main_soclinux_sdram_bankmachine4_trccon_count = 4'd0;
wire          main_soclinux_sdram_bankmachine4_trascon_valid;
(* dont_touch = "true" *)
reg           main_soclinux_sdram_bankmachine4_trascon_ready = 1'd0;
reg     [2:0] main_soclinux_sdram_bankmachine4_trascon_count = 3'd0;
wire          main_soclinux_sdram_bankmachine5_req_valid;
wire          main_soclinux_sdram_bankmachine5_req_ready;
wire          main_soclinux_sdram_bankmachine5_req_we;
wire   [20:0] main_soclinux_sdram_bankmachine5_req_addr;
wire          main_soclinux_sdram_bankmachine5_req_lock;
reg           main_soclinux_sdram_bankmachine5_req_wdata_ready = 1'd0;
reg           main_soclinux_sdram_bankmachine5_req_rdata_valid = 1'd0;
wire          main_soclinux_sdram_bankmachine5_refresh_req;
reg           main_soclinux_sdram_bankmachine5_refresh_gnt = 1'd0;
reg           main_soclinux_sdram_bankmachine5_cmd_valid = 1'd0;
reg           main_soclinux_sdram_bankmachine5_cmd_ready = 1'd0;
reg    [13:0] main_soclinux_sdram_bankmachine5_cmd_payload_a = 14'd0;
wire    [2:0] main_soclinux_sdram_bankmachine5_cmd_payload_ba;
reg           main_soclinux_sdram_bankmachine5_cmd_payload_cas = 1'd0;
reg           main_soclinux_sdram_bankmachine5_cmd_payload_ras = 1'd0;
reg           main_soclinux_sdram_bankmachine5_cmd_payload_we = 1'd0;
reg           main_soclinux_sdram_bankmachine5_cmd_payload_is_cmd = 1'd0;
reg           main_soclinux_sdram_bankmachine5_cmd_payload_is_read = 1'd0;
reg           main_soclinux_sdram_bankmachine5_cmd_payload_is_write = 1'd0;
reg           main_soclinux_sdram_bankmachine5_auto_precharge = 1'd0;
wire          main_soclinux_sdram_bankmachine5_sink_valid;
wire          main_soclinux_sdram_bankmachine5_sink_ready;
reg           main_soclinux_sdram_bankmachine5_sink_first = 1'd0;
reg           main_soclinux_sdram_bankmachine5_sink_last = 1'd0;
wire          main_soclinux_sdram_bankmachine5_sink_payload_we;
wire   [20:0] main_soclinux_sdram_bankmachine5_sink_payload_addr;
wire          main_soclinux_sdram_bankmachine5_source_valid;
wire          main_soclinux_sdram_bankmachine5_source_ready;
wire          main_soclinux_sdram_bankmachine5_source_first;
wire          main_soclinux_sdram_bankmachine5_source_last;
wire          main_soclinux_sdram_bankmachine5_source_payload_we;
wire   [20:0] main_soclinux_sdram_bankmachine5_source_payload_addr;
wire          main_soclinux_sdram_bankmachine5_syncfifo5_we;
wire          main_soclinux_sdram_bankmachine5_syncfifo5_writable;
wire          main_soclinux_sdram_bankmachine5_syncfifo5_re;
wire          main_soclinux_sdram_bankmachine5_syncfifo5_readable;
wire   [23:0] main_soclinux_sdram_bankmachine5_syncfifo5_din;
wire   [23:0] main_soclinux_sdram_bankmachine5_syncfifo5_dout;
reg     [3:0] main_soclinux_sdram_bankmachine5_level = 4'd0;
reg           main_soclinux_sdram_bankmachine5_replace = 1'd0;
reg     [2:0] main_soclinux_sdram_bankmachine5_produce = 3'd0;
reg     [2:0] main_soclinux_sdram_bankmachine5_consume = 3'd0;
reg     [2:0] main_soclinux_sdram_bankmachine5_wrport_adr = 3'd0;
wire   [23:0] main_soclinux_sdram_bankmachine5_wrport_dat_r;
wire          main_soclinux_sdram_bankmachine5_wrport_we;
wire   [23:0] main_soclinux_sdram_bankmachine5_wrport_dat_w;
wire          main_soclinux_sdram_bankmachine5_do_read;
wire    [2:0] main_soclinux_sdram_bankmachine5_rdport_adr;
wire   [23:0] main_soclinux_sdram_bankmachine5_rdport_dat_r;
wire          main_soclinux_sdram_bankmachine5_fifo_in_payload_we;
wire   [20:0] main_soclinux_sdram_bankmachine5_fifo_in_payload_addr;
wire          main_soclinux_sdram_bankmachine5_fifo_in_first;
wire          main_soclinux_sdram_bankmachine5_fifo_in_last;
wire          main_soclinux_sdram_bankmachine5_fifo_out_payload_we;
wire   [20:0] main_soclinux_sdram_bankmachine5_fifo_out_payload_addr;
wire          main_soclinux_sdram_bankmachine5_fifo_out_first;
wire          main_soclinux_sdram_bankmachine5_fifo_out_last;
wire          main_soclinux_sdram_bankmachine5_sink_sink_valid;
wire          main_soclinux_sdram_bankmachine5_sink_sink_ready;
wire          main_soclinux_sdram_bankmachine5_sink_sink_first;
wire          main_soclinux_sdram_bankmachine5_sink_sink_last;
wire          main_soclinux_sdram_bankmachine5_sink_sink_payload_we;
wire   [20:0] main_soclinux_sdram_bankmachine5_sink_sink_payload_addr;
wire          main_soclinux_sdram_bankmachine5_source_source_valid;
wire          main_soclinux_sdram_bankmachine5_source_source_ready;
wire          main_soclinux_sdram_bankmachine5_source_source_first;
wire          main_soclinux_sdram_bankmachine5_source_source_last;
wire          main_soclinux_sdram_bankmachine5_source_source_payload_we;
wire   [20:0] main_soclinux_sdram_bankmachine5_source_source_payload_addr;
wire          main_soclinux_sdram_bankmachine5_pipe_valid_sink_valid;
wire          main_soclinux_sdram_bankmachine5_pipe_valid_sink_ready;
wire          main_soclinux_sdram_bankmachine5_pipe_valid_sink_first;
wire          main_soclinux_sdram_bankmachine5_pipe_valid_sink_last;
wire          main_soclinux_sdram_bankmachine5_pipe_valid_sink_payload_we;
wire   [20:0] main_soclinux_sdram_bankmachine5_pipe_valid_sink_payload_addr;
reg           main_soclinux_sdram_bankmachine5_pipe_valid_source_valid = 1'd0;
wire          main_soclinux_sdram_bankmachine5_pipe_valid_source_ready;
reg           main_soclinux_sdram_bankmachine5_pipe_valid_source_first = 1'd0;
reg           main_soclinux_sdram_bankmachine5_pipe_valid_source_last = 1'd0;
reg           main_soclinux_sdram_bankmachine5_pipe_valid_source_payload_we = 1'd0;
reg    [20:0] main_soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr = 21'd0;
reg    [13:0] main_soclinux_sdram_bankmachine5_row = 14'd0;
reg           main_soclinux_sdram_bankmachine5_row_opened = 1'd0;
wire          main_soclinux_sdram_bankmachine5_row_hit;
reg           main_soclinux_sdram_bankmachine5_row_open = 1'd0;
reg           main_soclinux_sdram_bankmachine5_row_close = 1'd0;
reg           main_soclinux_sdram_bankmachine5_row_col_n_addr_sel = 1'd0;
wire          main_soclinux_sdram_bankmachine5_twtpcon_valid;
(* dont_touch = "true" *)
reg           main_soclinux_sdram_bankmachine5_twtpcon_ready = 1'd0;
reg     [2:0] main_soclinux_sdram_bankmachine5_twtpcon_count = 3'd0;
wire          main_soclinux_sdram_bankmachine5_trccon_valid;
(* dont_touch = "true" *)
reg           main_soclinux_sdram_bankmachine5_trccon_ready = 1'd0;
reg     [3:0] main_soclinux_sdram_bankmachine5_trccon_count = 4'd0;
wire          main_soclinux_sdram_bankmachine5_trascon_valid;
(* dont_touch = "true" *)
reg           main_soclinux_sdram_bankmachine5_trascon_ready = 1'd0;
reg     [2:0] main_soclinux_sdram_bankmachine5_trascon_count = 3'd0;
wire          main_soclinux_sdram_bankmachine6_req_valid;
wire          main_soclinux_sdram_bankmachine6_req_ready;
wire          main_soclinux_sdram_bankmachine6_req_we;
wire   [20:0] main_soclinux_sdram_bankmachine6_req_addr;
wire          main_soclinux_sdram_bankmachine6_req_lock;
reg           main_soclinux_sdram_bankmachine6_req_wdata_ready = 1'd0;
reg           main_soclinux_sdram_bankmachine6_req_rdata_valid = 1'd0;
wire          main_soclinux_sdram_bankmachine6_refresh_req;
reg           main_soclinux_sdram_bankmachine6_refresh_gnt = 1'd0;
reg           main_soclinux_sdram_bankmachine6_cmd_valid = 1'd0;
reg           main_soclinux_sdram_bankmachine6_cmd_ready = 1'd0;
reg    [13:0] main_soclinux_sdram_bankmachine6_cmd_payload_a = 14'd0;
wire    [2:0] main_soclinux_sdram_bankmachine6_cmd_payload_ba;
reg           main_soclinux_sdram_bankmachine6_cmd_payload_cas = 1'd0;
reg           main_soclinux_sdram_bankmachine6_cmd_payload_ras = 1'd0;
reg           main_soclinux_sdram_bankmachine6_cmd_payload_we = 1'd0;
reg           main_soclinux_sdram_bankmachine6_cmd_payload_is_cmd = 1'd0;
reg           main_soclinux_sdram_bankmachine6_cmd_payload_is_read = 1'd0;
reg           main_soclinux_sdram_bankmachine6_cmd_payload_is_write = 1'd0;
reg           main_soclinux_sdram_bankmachine6_auto_precharge = 1'd0;
wire          main_soclinux_sdram_bankmachine6_sink_valid;
wire          main_soclinux_sdram_bankmachine6_sink_ready;
reg           main_soclinux_sdram_bankmachine6_sink_first = 1'd0;
reg           main_soclinux_sdram_bankmachine6_sink_last = 1'd0;
wire          main_soclinux_sdram_bankmachine6_sink_payload_we;
wire   [20:0] main_soclinux_sdram_bankmachine6_sink_payload_addr;
wire          main_soclinux_sdram_bankmachine6_source_valid;
wire          main_soclinux_sdram_bankmachine6_source_ready;
wire          main_soclinux_sdram_bankmachine6_source_first;
wire          main_soclinux_sdram_bankmachine6_source_last;
wire          main_soclinux_sdram_bankmachine6_source_payload_we;
wire   [20:0] main_soclinux_sdram_bankmachine6_source_payload_addr;
wire          main_soclinux_sdram_bankmachine6_syncfifo6_we;
wire          main_soclinux_sdram_bankmachine6_syncfifo6_writable;
wire          main_soclinux_sdram_bankmachine6_syncfifo6_re;
wire          main_soclinux_sdram_bankmachine6_syncfifo6_readable;
wire   [23:0] main_soclinux_sdram_bankmachine6_syncfifo6_din;
wire   [23:0] main_soclinux_sdram_bankmachine6_syncfifo6_dout;
reg     [3:0] main_soclinux_sdram_bankmachine6_level = 4'd0;
reg           main_soclinux_sdram_bankmachine6_replace = 1'd0;
reg     [2:0] main_soclinux_sdram_bankmachine6_produce = 3'd0;
reg     [2:0] main_soclinux_sdram_bankmachine6_consume = 3'd0;
reg     [2:0] main_soclinux_sdram_bankmachine6_wrport_adr = 3'd0;
wire   [23:0] main_soclinux_sdram_bankmachine6_wrport_dat_r;
wire          main_soclinux_sdram_bankmachine6_wrport_we;
wire   [23:0] main_soclinux_sdram_bankmachine6_wrport_dat_w;
wire          main_soclinux_sdram_bankmachine6_do_read;
wire    [2:0] main_soclinux_sdram_bankmachine6_rdport_adr;
wire   [23:0] main_soclinux_sdram_bankmachine6_rdport_dat_r;
wire          main_soclinux_sdram_bankmachine6_fifo_in_payload_we;
wire   [20:0] main_soclinux_sdram_bankmachine6_fifo_in_payload_addr;
wire          main_soclinux_sdram_bankmachine6_fifo_in_first;
wire          main_soclinux_sdram_bankmachine6_fifo_in_last;
wire          main_soclinux_sdram_bankmachine6_fifo_out_payload_we;
wire   [20:0] main_soclinux_sdram_bankmachine6_fifo_out_payload_addr;
wire          main_soclinux_sdram_bankmachine6_fifo_out_first;
wire          main_soclinux_sdram_bankmachine6_fifo_out_last;
wire          main_soclinux_sdram_bankmachine6_sink_sink_valid;
wire          main_soclinux_sdram_bankmachine6_sink_sink_ready;
wire          main_soclinux_sdram_bankmachine6_sink_sink_first;
wire          main_soclinux_sdram_bankmachine6_sink_sink_last;
wire          main_soclinux_sdram_bankmachine6_sink_sink_payload_we;
wire   [20:0] main_soclinux_sdram_bankmachine6_sink_sink_payload_addr;
wire          main_soclinux_sdram_bankmachine6_source_source_valid;
wire          main_soclinux_sdram_bankmachine6_source_source_ready;
wire          main_soclinux_sdram_bankmachine6_source_source_first;
wire          main_soclinux_sdram_bankmachine6_source_source_last;
wire          main_soclinux_sdram_bankmachine6_source_source_payload_we;
wire   [20:0] main_soclinux_sdram_bankmachine6_source_source_payload_addr;
wire          main_soclinux_sdram_bankmachine6_pipe_valid_sink_valid;
wire          main_soclinux_sdram_bankmachine6_pipe_valid_sink_ready;
wire          main_soclinux_sdram_bankmachine6_pipe_valid_sink_first;
wire          main_soclinux_sdram_bankmachine6_pipe_valid_sink_last;
wire          main_soclinux_sdram_bankmachine6_pipe_valid_sink_payload_we;
wire   [20:0] main_soclinux_sdram_bankmachine6_pipe_valid_sink_payload_addr;
reg           main_soclinux_sdram_bankmachine6_pipe_valid_source_valid = 1'd0;
wire          main_soclinux_sdram_bankmachine6_pipe_valid_source_ready;
reg           main_soclinux_sdram_bankmachine6_pipe_valid_source_first = 1'd0;
reg           main_soclinux_sdram_bankmachine6_pipe_valid_source_last = 1'd0;
reg           main_soclinux_sdram_bankmachine6_pipe_valid_source_payload_we = 1'd0;
reg    [20:0] main_soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr = 21'd0;
reg    [13:0] main_soclinux_sdram_bankmachine6_row = 14'd0;
reg           main_soclinux_sdram_bankmachine6_row_opened = 1'd0;
wire          main_soclinux_sdram_bankmachine6_row_hit;
reg           main_soclinux_sdram_bankmachine6_row_open = 1'd0;
reg           main_soclinux_sdram_bankmachine6_row_close = 1'd0;
reg           main_soclinux_sdram_bankmachine6_row_col_n_addr_sel = 1'd0;
wire          main_soclinux_sdram_bankmachine6_twtpcon_valid;
(* dont_touch = "true" *)
reg           main_soclinux_sdram_bankmachine6_twtpcon_ready = 1'd0;
reg     [2:0] main_soclinux_sdram_bankmachine6_twtpcon_count = 3'd0;
wire          main_soclinux_sdram_bankmachine6_trccon_valid;
(* dont_touch = "true" *)
reg           main_soclinux_sdram_bankmachine6_trccon_ready = 1'd0;
reg     [3:0] main_soclinux_sdram_bankmachine6_trccon_count = 4'd0;
wire          main_soclinux_sdram_bankmachine6_trascon_valid;
(* dont_touch = "true" *)
reg           main_soclinux_sdram_bankmachine6_trascon_ready = 1'd0;
reg     [2:0] main_soclinux_sdram_bankmachine6_trascon_count = 3'd0;
wire          main_soclinux_sdram_bankmachine7_req_valid;
wire          main_soclinux_sdram_bankmachine7_req_ready;
wire          main_soclinux_sdram_bankmachine7_req_we;
wire   [20:0] main_soclinux_sdram_bankmachine7_req_addr;
wire          main_soclinux_sdram_bankmachine7_req_lock;
reg           main_soclinux_sdram_bankmachine7_req_wdata_ready = 1'd0;
reg           main_soclinux_sdram_bankmachine7_req_rdata_valid = 1'd0;
wire          main_soclinux_sdram_bankmachine7_refresh_req;
reg           main_soclinux_sdram_bankmachine7_refresh_gnt = 1'd0;
reg           main_soclinux_sdram_bankmachine7_cmd_valid = 1'd0;
reg           main_soclinux_sdram_bankmachine7_cmd_ready = 1'd0;
reg    [13:0] main_soclinux_sdram_bankmachine7_cmd_payload_a = 14'd0;
wire    [2:0] main_soclinux_sdram_bankmachine7_cmd_payload_ba;
reg           main_soclinux_sdram_bankmachine7_cmd_payload_cas = 1'd0;
reg           main_soclinux_sdram_bankmachine7_cmd_payload_ras = 1'd0;
reg           main_soclinux_sdram_bankmachine7_cmd_payload_we = 1'd0;
reg           main_soclinux_sdram_bankmachine7_cmd_payload_is_cmd = 1'd0;
reg           main_soclinux_sdram_bankmachine7_cmd_payload_is_read = 1'd0;
reg           main_soclinux_sdram_bankmachine7_cmd_payload_is_write = 1'd0;
reg           main_soclinux_sdram_bankmachine7_auto_precharge = 1'd0;
wire          main_soclinux_sdram_bankmachine7_sink_valid;
wire          main_soclinux_sdram_bankmachine7_sink_ready;
reg           main_soclinux_sdram_bankmachine7_sink_first = 1'd0;
reg           main_soclinux_sdram_bankmachine7_sink_last = 1'd0;
wire          main_soclinux_sdram_bankmachine7_sink_payload_we;
wire   [20:0] main_soclinux_sdram_bankmachine7_sink_payload_addr;
wire          main_soclinux_sdram_bankmachine7_source_valid;
wire          main_soclinux_sdram_bankmachine7_source_ready;
wire          main_soclinux_sdram_bankmachine7_source_first;
wire          main_soclinux_sdram_bankmachine7_source_last;
wire          main_soclinux_sdram_bankmachine7_source_payload_we;
wire   [20:0] main_soclinux_sdram_bankmachine7_source_payload_addr;
wire          main_soclinux_sdram_bankmachine7_syncfifo7_we;
wire          main_soclinux_sdram_bankmachine7_syncfifo7_writable;
wire          main_soclinux_sdram_bankmachine7_syncfifo7_re;
wire          main_soclinux_sdram_bankmachine7_syncfifo7_readable;
wire   [23:0] main_soclinux_sdram_bankmachine7_syncfifo7_din;
wire   [23:0] main_soclinux_sdram_bankmachine7_syncfifo7_dout;
reg     [3:0] main_soclinux_sdram_bankmachine7_level = 4'd0;
reg           main_soclinux_sdram_bankmachine7_replace = 1'd0;
reg     [2:0] main_soclinux_sdram_bankmachine7_produce = 3'd0;
reg     [2:0] main_soclinux_sdram_bankmachine7_consume = 3'd0;
reg     [2:0] main_soclinux_sdram_bankmachine7_wrport_adr = 3'd0;
wire   [23:0] main_soclinux_sdram_bankmachine7_wrport_dat_r;
wire          main_soclinux_sdram_bankmachine7_wrport_we;
wire   [23:0] main_soclinux_sdram_bankmachine7_wrport_dat_w;
wire          main_soclinux_sdram_bankmachine7_do_read;
wire    [2:0] main_soclinux_sdram_bankmachine7_rdport_adr;
wire   [23:0] main_soclinux_sdram_bankmachine7_rdport_dat_r;
wire          main_soclinux_sdram_bankmachine7_fifo_in_payload_we;
wire   [20:0] main_soclinux_sdram_bankmachine7_fifo_in_payload_addr;
wire          main_soclinux_sdram_bankmachine7_fifo_in_first;
wire          main_soclinux_sdram_bankmachine7_fifo_in_last;
wire          main_soclinux_sdram_bankmachine7_fifo_out_payload_we;
wire   [20:0] main_soclinux_sdram_bankmachine7_fifo_out_payload_addr;
wire          main_soclinux_sdram_bankmachine7_fifo_out_first;
wire          main_soclinux_sdram_bankmachine7_fifo_out_last;
wire          main_soclinux_sdram_bankmachine7_sink_sink_valid;
wire          main_soclinux_sdram_bankmachine7_sink_sink_ready;
wire          main_soclinux_sdram_bankmachine7_sink_sink_first;
wire          main_soclinux_sdram_bankmachine7_sink_sink_last;
wire          main_soclinux_sdram_bankmachine7_sink_sink_payload_we;
wire   [20:0] main_soclinux_sdram_bankmachine7_sink_sink_payload_addr;
wire          main_soclinux_sdram_bankmachine7_source_source_valid;
wire          main_soclinux_sdram_bankmachine7_source_source_ready;
wire          main_soclinux_sdram_bankmachine7_source_source_first;
wire          main_soclinux_sdram_bankmachine7_source_source_last;
wire          main_soclinux_sdram_bankmachine7_source_source_payload_we;
wire   [20:0] main_soclinux_sdram_bankmachine7_source_source_payload_addr;
wire          main_soclinux_sdram_bankmachine7_pipe_valid_sink_valid;
wire          main_soclinux_sdram_bankmachine7_pipe_valid_sink_ready;
wire          main_soclinux_sdram_bankmachine7_pipe_valid_sink_first;
wire          main_soclinux_sdram_bankmachine7_pipe_valid_sink_last;
wire          main_soclinux_sdram_bankmachine7_pipe_valid_sink_payload_we;
wire   [20:0] main_soclinux_sdram_bankmachine7_pipe_valid_sink_payload_addr;
reg           main_soclinux_sdram_bankmachine7_pipe_valid_source_valid = 1'd0;
wire          main_soclinux_sdram_bankmachine7_pipe_valid_source_ready;
reg           main_soclinux_sdram_bankmachine7_pipe_valid_source_first = 1'd0;
reg           main_soclinux_sdram_bankmachine7_pipe_valid_source_last = 1'd0;
reg           main_soclinux_sdram_bankmachine7_pipe_valid_source_payload_we = 1'd0;
reg    [20:0] main_soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr = 21'd0;
reg    [13:0] main_soclinux_sdram_bankmachine7_row = 14'd0;
reg           main_soclinux_sdram_bankmachine7_row_opened = 1'd0;
wire          main_soclinux_sdram_bankmachine7_row_hit;
reg           main_soclinux_sdram_bankmachine7_row_open = 1'd0;
reg           main_soclinux_sdram_bankmachine7_row_close = 1'd0;
reg           main_soclinux_sdram_bankmachine7_row_col_n_addr_sel = 1'd0;
wire          main_soclinux_sdram_bankmachine7_twtpcon_valid;
(* dont_touch = "true" *)
reg           main_soclinux_sdram_bankmachine7_twtpcon_ready = 1'd0;
reg     [2:0] main_soclinux_sdram_bankmachine7_twtpcon_count = 3'd0;
wire          main_soclinux_sdram_bankmachine7_trccon_valid;
(* dont_touch = "true" *)
reg           main_soclinux_sdram_bankmachine7_trccon_ready = 1'd0;
reg     [3:0] main_soclinux_sdram_bankmachine7_trccon_count = 4'd0;
wire          main_soclinux_sdram_bankmachine7_trascon_valid;
(* dont_touch = "true" *)
reg           main_soclinux_sdram_bankmachine7_trascon_ready = 1'd0;
reg     [2:0] main_soclinux_sdram_bankmachine7_trascon_count = 3'd0;
wire          main_soclinux_sdram_ras_allowed;
wire          main_soclinux_sdram_cas_allowed;
wire    [1:0] main_soclinux_sdram_rdcmdphase;
wire    [1:0] main_soclinux_sdram_wrcmdphase;
reg           main_soclinux_sdram_choose_cmd_want_reads = 1'd0;
reg           main_soclinux_sdram_choose_cmd_want_writes = 1'd0;
reg           main_soclinux_sdram_choose_cmd_want_cmds = 1'd0;
reg           main_soclinux_sdram_choose_cmd_want_activates = 1'd0;
wire          main_soclinux_sdram_choose_cmd_cmd_valid;
reg           main_soclinux_sdram_choose_cmd_cmd_ready = 1'd0;
wire   [13:0] main_soclinux_sdram_choose_cmd_cmd_payload_a;
wire    [2:0] main_soclinux_sdram_choose_cmd_cmd_payload_ba;
reg           main_soclinux_sdram_choose_cmd_cmd_payload_cas = 1'd0;
reg           main_soclinux_sdram_choose_cmd_cmd_payload_ras = 1'd0;
reg           main_soclinux_sdram_choose_cmd_cmd_payload_we = 1'd0;
wire          main_soclinux_sdram_choose_cmd_cmd_payload_is_cmd;
wire          main_soclinux_sdram_choose_cmd_cmd_payload_is_read;
wire          main_soclinux_sdram_choose_cmd_cmd_payload_is_write;
reg     [7:0] main_soclinux_sdram_choose_cmd_valids = 8'd0;
wire    [7:0] main_soclinux_sdram_choose_cmd_request;
reg     [2:0] main_soclinux_sdram_choose_cmd_grant = 3'd0;
wire          main_soclinux_sdram_choose_cmd_ce;
reg           main_soclinux_sdram_choose_req_want_reads = 1'd0;
reg           main_soclinux_sdram_choose_req_want_writes = 1'd0;
reg           main_soclinux_sdram_choose_req_want_cmds = 1'd0;
reg           main_soclinux_sdram_choose_req_want_activates = 1'd0;
wire          main_soclinux_sdram_choose_req_cmd_valid;
reg           main_soclinux_sdram_choose_req_cmd_ready = 1'd0;
wire   [13:0] main_soclinux_sdram_choose_req_cmd_payload_a;
wire    [2:0] main_soclinux_sdram_choose_req_cmd_payload_ba;
reg           main_soclinux_sdram_choose_req_cmd_payload_cas = 1'd0;
reg           main_soclinux_sdram_choose_req_cmd_payload_ras = 1'd0;
reg           main_soclinux_sdram_choose_req_cmd_payload_we = 1'd0;
wire          main_soclinux_sdram_choose_req_cmd_payload_is_cmd;
wire          main_soclinux_sdram_choose_req_cmd_payload_is_read;
wire          main_soclinux_sdram_choose_req_cmd_payload_is_write;
reg     [7:0] main_soclinux_sdram_choose_req_valids = 8'd0;
wire    [7:0] main_soclinux_sdram_choose_req_request;
reg     [2:0] main_soclinux_sdram_choose_req_grant = 3'd0;
wire          main_soclinux_sdram_choose_req_ce;
reg    [13:0] main_soclinux_sdram_nop_a = 14'd0;
reg     [2:0] main_soclinux_sdram_nop_ba = 3'd0;
reg     [1:0] main_soclinux_sdram_steerer_sel0 = 2'd0;
reg     [1:0] main_soclinux_sdram_steerer_sel1 = 2'd0;
reg     [1:0] main_soclinux_sdram_steerer_sel2 = 2'd0;
reg     [1:0] main_soclinux_sdram_steerer_sel3 = 2'd0;
reg           main_soclinux_sdram_steerer0 = 1'd1;
reg           main_soclinux_sdram_steerer1 = 1'd1;
reg           main_soclinux_sdram_steerer2 = 1'd1;
reg           main_soclinux_sdram_steerer3 = 1'd1;
reg           main_soclinux_sdram_steerer4 = 1'd1;
reg           main_soclinux_sdram_steerer5 = 1'd1;
reg           main_soclinux_sdram_steerer6 = 1'd1;
reg           main_soclinux_sdram_steerer7 = 1'd1;
wire          main_soclinux_sdram_trrdcon_valid;
(* dont_touch = "true" *)
reg           main_soclinux_sdram_trrdcon_ready = 1'd0;
reg           main_soclinux_sdram_trrdcon_count = 1'd0;
wire          main_soclinux_sdram_tfawcon_valid;
(* dont_touch = "true" *)
reg           main_soclinux_sdram_tfawcon_ready = 1'd1;
wire    [2:0] main_soclinux_sdram_tfawcon_count;
reg     [5:0] main_soclinux_sdram_tfawcon_window = 6'd0;
wire          main_soclinux_sdram_tccdcon_valid;
(* dont_touch = "true" *)
reg           main_soclinux_sdram_tccdcon_ready = 1'd0;
reg           main_soclinux_sdram_tccdcon_count = 1'd0;
wire          main_soclinux_sdram_twtrcon_valid;
(* dont_touch = "true" *)
reg           main_soclinux_sdram_twtrcon_ready = 1'd0;
reg     [2:0] main_soclinux_sdram_twtrcon_count = 3'd0;
wire          main_soclinux_sdram_read_available;
wire          main_soclinux_sdram_write_available;
reg           main_soclinux_sdram_en0 = 1'd0;
wire          main_soclinux_sdram_max_time0;
reg     [4:0] main_soclinux_sdram_time0 = 5'd0;
reg           main_soclinux_sdram_en1 = 1'd0;
wire          main_soclinux_sdram_max_time1;
reg     [3:0] main_soclinux_sdram_time1 = 4'd0;
wire          main_soclinux_sdram_go_to_refresh;
wire          main_soclinux_port_flush;
reg           main_soclinux_port_cmd_valid = 1'd0;
wire          main_soclinux_port_cmd_ready;
wire          main_soclinux_port_cmd_last;
wire          main_soclinux_port_cmd_payload_we;
wire   [23:0] main_soclinux_port_cmd_payload_addr;
reg           main_soclinux_port_wdata_valid = 1'd0;
wire          main_soclinux_port_wdata_ready;
wire  [255:0] main_soclinux_port_wdata_payload_data;
wire   [31:0] main_soclinux_port_wdata_payload_we;
wire          main_soclinux_port_rdata_valid;
wire          main_soclinux_port_rdata_ready;
wire  [255:0] main_soclinux_port_rdata_payload_data;
wire   [29:0] main_soclinux_wb_sdram_adr;
wire   [31:0] main_soclinux_wb_sdram_dat_w;
reg    [31:0] main_soclinux_wb_sdram_dat_r = 32'd0;
wire    [3:0] main_soclinux_wb_sdram_sel;
wire          main_soclinux_wb_sdram_cyc;
wire          main_soclinux_wb_sdram_stb;
reg           main_soclinux_wb_sdram_ack = 1'd0;
wire          main_soclinux_wb_sdram_we;
wire    [2:0] main_soclinux_wb_sdram_cti;
wire    [1:0] main_soclinux_wb_sdram_bte;
reg           main_soclinux_wb_sdram_err = 1'd0;
wire   [29:0] main_soclinux_interface_adr;
wire  [255:0] main_soclinux_interface_dat_w;
reg   [255:0] main_soclinux_interface_dat_r = 256'd0;
wire   [31:0] main_soclinux_interface_sel;
reg           main_soclinux_interface_cyc = 1'd0;
reg           main_soclinux_interface_stb = 1'd0;
reg           main_soclinux_interface_ack = 1'd0;
reg           main_soclinux_interface_we = 1'd0;
wire    [7:0] main_soclinux_data_port_adr;
wire  [255:0] main_soclinux_data_port_dat_r;
reg    [31:0] main_soclinux_data_port_we = 32'd0;
reg   [255:0] main_soclinux_data_port_dat_w = 256'd0;
reg           main_soclinux_write_from_slave = 1'd0;
reg     [2:0] main_soclinux_adr_offset_r = 3'd0;
wire    [7:0] main_soclinux_tag_port_adr;
wire   [25:0] main_soclinux_tag_port_dat_r;
reg           main_soclinux_tag_port_we = 1'd0;
wire   [25:0] main_soclinux_tag_port_dat_w;
wire   [24:0] main_soclinux_tag_do_tag;
wire          main_soclinux_tag_do_dirty;
wire   [24:0] main_soclinux_tag_di_tag;
reg           main_soclinux_tag_di_dirty = 1'd0;
reg           main_soclinux_word_clr = 1'd0;
reg           main_soclinux_word_inc = 1'd0;
reg           main_soclinux_aborted = 1'd0;
reg           main_soclinux_is_ongoing = 1'd0;
reg     [7:0] main_storage = 8'd0;
reg           main_re = 1'd0;
reg     [7:0] main_chaser = 8'd0;
reg           main_mode = 1'd0;
wire          main_wait;
wire          main_done;
reg    [23:0] main_count = 24'd9375000;
reg     [7:0] main_leds = 8'd0;
wire          card_detect_status0;
wire          card_detect_we;
reg           card_detect_re = 1'd0;
reg     [8:0] clocker_storage = 9'd256;
reg           clocker_re = 1'd0;
wire          clocker_stop;
wire          clocker_ce;
wire          clocker_clk_en;
wire          clocker_clk0;
reg     [8:0] clocker_clks = 9'd0;
reg           clocker_clk1 = 1'd0;
reg           clocker_clk_d = 1'd0;
reg           clocker_ce_delayed = 1'd0;
reg           clocker_ce_latched = 1'd0;
reg           init_initialize_re = 1'd0;
wire          init_initialize_r;
reg           init_initialize_we = 1'd0;
reg           init_initialize_w = 1'd0;
wire          init_pads_in_valid;
wire          init_pads_in_payload_cmd_i;
wire    [3:0] init_pads_in_payload_data_i;
wire          init_pads_out_ready;
reg           init_pads_out_payload_clk = 1'd0;
reg           init_pads_out_payload_cmd_o = 1'd0;
reg           init_pads_out_payload_cmd_oe = 1'd0;
reg     [3:0] init_pads_out_payload_data_o = 4'd0;
reg           init_pads_out_payload_data_oe = 1'd0;
reg     [7:0] init_count = 8'd0;
wire          cmdw_pads_in_valid;
wire          cmdw_pads_in_payload_cmd_i;
wire    [3:0] cmdw_pads_in_payload_data_i;
wire          cmdw_pads_out_ready;
reg           cmdw_pads_out_payload_clk = 1'd0;
reg           cmdw_pads_out_payload_cmd_o = 1'd0;
reg           cmdw_pads_out_payload_cmd_oe = 1'd0;
reg     [3:0] cmdw_pads_out_payload_data_o = 4'd0;
reg           cmdw_pads_out_payload_data_oe = 1'd0;
reg           cmdw_sink_valid = 1'd0;
reg           cmdw_sink_ready = 1'd0;
reg           cmdw_sink_last = 1'd0;
reg     [7:0] cmdw_sink_payload_data = 8'd0;
reg     [1:0] cmdw_sink_payload_cmd_type = 2'd0;
reg           cmdw_done = 1'd0;
reg     [7:0] cmdw_count = 8'd0;
wire          cmdr_pads_in_pads_in_valid;
wire          cmdr_pads_in_pads_in_ready;
reg           cmdr_pads_in_pads_in_first = 1'd0;
reg           cmdr_pads_in_pads_in_last = 1'd0;
reg           cmdr_pads_in_pads_in_payload_clk = 1'd0;
wire          cmdr_pads_in_pads_in_payload_cmd_i;
reg           cmdr_pads_in_pads_in_payload_cmd_o = 1'd0;
reg           cmdr_pads_in_pads_in_payload_cmd_oe = 1'd0;
wire    [3:0] cmdr_pads_in_pads_in_payload_data_i;
reg     [3:0] cmdr_pads_in_pads_in_payload_data_o = 4'd0;
reg           cmdr_pads_in_pads_in_payload_data_oe = 1'd0;
reg           cmdr_pads_in_pads_in_payload_data_i_ce = 1'd0;
wire          cmdr_pads_out_ready;
reg           cmdr_pads_out_payload_clk = 1'd0;
reg           cmdr_pads_out_payload_cmd_o = 1'd0;
reg           cmdr_pads_out_payload_cmd_oe = 1'd0;
reg     [3:0] cmdr_pads_out_payload_data_o = 4'd0;
reg           cmdr_pads_out_payload_data_oe = 1'd0;
reg           cmdr_sink_valid = 1'd0;
reg           cmdr_sink_ready = 1'd0;
reg     [1:0] cmdr_sink_payload_cmd_type = 2'd0;
reg     [1:0] cmdr_sink_payload_data_type = 2'd0;
reg     [7:0] cmdr_sink_payload_length = 8'd0;
reg           cmdr_source_source_valid = 1'd0;
reg           cmdr_source_source_ready = 1'd0;
reg           cmdr_source_source_last = 1'd0;
reg     [7:0] cmdr_source_source_payload_data = 8'd0;
reg     [2:0] cmdr_source_source_payload_status = 3'd0;
reg    [31:0] cmdr_timeout = 32'd150000000;
reg     [7:0] cmdr_count = 8'd0;
reg           cmdr_busy = 1'd0;
wire          cmdr_cmdr_pads_in_valid;
reg           cmdr_cmdr_pads_in_ready = 1'd0;
wire          cmdr_cmdr_pads_in_first;
wire          cmdr_cmdr_pads_in_last;
wire          cmdr_cmdr_pads_in_payload_clk;
wire          cmdr_cmdr_pads_in_payload_cmd_i;
wire          cmdr_cmdr_pads_in_payload_cmd_o;
wire          cmdr_cmdr_pads_in_payload_cmd_oe;
wire    [3:0] cmdr_cmdr_pads_in_payload_data_i;
wire    [3:0] cmdr_cmdr_pads_in_payload_data_o;
wire          cmdr_cmdr_pads_in_payload_data_oe;
wire          cmdr_cmdr_pads_in_payload_data_i_ce;
wire          cmdr_cmdr_source_valid;
reg           cmdr_cmdr_source_ready = 1'd0;
wire          cmdr_cmdr_source_first;
wire          cmdr_cmdr_source_last;
wire    [7:0] cmdr_cmdr_source_payload_data;
wire          cmdr_cmdr_start;
reg           cmdr_cmdr_run = 1'd0;
wire          cmdr_cmdr_converter_converter_sink_valid;
wire          cmdr_cmdr_converter_converter_sink_ready;
reg           cmdr_cmdr_converter_converter_sink_first = 1'd0;
reg           cmdr_cmdr_converter_converter_sink_last = 1'd0;
wire          cmdr_cmdr_converter_converter_sink_payload_data;
wire          cmdr_cmdr_converter_converter_source_valid;
wire          cmdr_cmdr_converter_converter_source_ready;
reg           cmdr_cmdr_converter_converter_source_first = 1'd0;
reg           cmdr_cmdr_converter_converter_source_last = 1'd0;
reg     [7:0] cmdr_cmdr_converter_converter_source_payload_data = 8'd0;
reg     [3:0] cmdr_cmdr_converter_converter_source_payload_valid_token_count = 4'd0;
reg     [2:0] cmdr_cmdr_converter_converter_demux = 3'd0;
wire          cmdr_cmdr_converter_converter_load_part;
reg           cmdr_cmdr_converter_converter_strobe_all = 1'd0;
wire          cmdr_cmdr_converter_source_source_valid;
wire          cmdr_cmdr_converter_source_source_ready;
wire          cmdr_cmdr_converter_source_source_first;
wire          cmdr_cmdr_converter_source_source_last;
wire    [7:0] cmdr_cmdr_converter_source_source_payload_data;
wire          cmdr_cmdr_buf_sink_sink_valid;
wire          cmdr_cmdr_buf_sink_sink_ready;
wire          cmdr_cmdr_buf_sink_sink_first;
wire          cmdr_cmdr_buf_sink_sink_last;
wire    [7:0] cmdr_cmdr_buf_sink_sink_payload_data;
wire          cmdr_cmdr_buf_source_source_valid;
wire          cmdr_cmdr_buf_source_source_ready;
wire          cmdr_cmdr_buf_source_source_first;
wire          cmdr_cmdr_buf_source_source_last;
wire    [7:0] cmdr_cmdr_buf_source_source_payload_data;
wire          cmdr_cmdr_buf_pipe_valid_sink_valid;
wire          cmdr_cmdr_buf_pipe_valid_sink_ready;
wire          cmdr_cmdr_buf_pipe_valid_sink_first;
wire          cmdr_cmdr_buf_pipe_valid_sink_last;
wire    [7:0] cmdr_cmdr_buf_pipe_valid_sink_payload_data;
reg           cmdr_cmdr_buf_pipe_valid_source_valid = 1'd0;
wire          cmdr_cmdr_buf_pipe_valid_source_ready;
reg           cmdr_cmdr_buf_pipe_valid_source_first = 1'd0;
reg           cmdr_cmdr_buf_pipe_valid_source_last = 1'd0;
reg     [7:0] cmdr_cmdr_buf_pipe_valid_source_payload_data = 8'd0;
reg           cmdr_cmdr_reset = 1'd0;
wire          dataw_pads_in_pads_in_valid;
reg           dataw_pads_in_pads_in_ready = 1'd0;
reg           dataw_pads_in_pads_in_first = 1'd0;
reg           dataw_pads_in_pads_in_last = 1'd0;
reg           dataw_pads_in_pads_in_payload_clk = 1'd0;
wire          dataw_pads_in_pads_in_payload_cmd_i;
reg           dataw_pads_in_pads_in_payload_cmd_o = 1'd0;
reg           dataw_pads_in_pads_in_payload_cmd_oe = 1'd0;
wire    [3:0] dataw_pads_in_pads_in_payload_data_i;
reg     [3:0] dataw_pads_in_pads_in_payload_data_o = 4'd0;
reg           dataw_pads_in_pads_in_payload_data_oe = 1'd0;
reg           dataw_pads_in_pads_in_payload_data_i_ce = 1'd0;
wire          dataw_pads_out_ready;
reg           dataw_pads_out_payload_clk = 1'd0;
reg           dataw_pads_out_payload_cmd_o = 1'd0;
reg           dataw_pads_out_payload_cmd_oe = 1'd0;
reg     [3:0] dataw_pads_out_payload_data_o = 4'd0;
reg           dataw_pads_out_payload_data_oe = 1'd0;
reg           dataw_sink_valid = 1'd0;
reg           dataw_sink_ready = 1'd0;
reg           dataw_sink_first = 1'd0;
reg           dataw_sink_last = 1'd0;
reg     [7:0] dataw_sink_payload_data = 8'd0;
reg           dataw_stop = 1'd0;
wire          dataw_accepted0;
wire          dataw_crc_error0;
wire          dataw_write_error0;
reg     [2:0] dataw_status = 3'd0;
wire          dataw_we;
reg           dataw_re = 1'd0;
reg     [7:0] dataw_count = 8'd0;
reg           dataw_accepted1 = 1'd0;
reg           dataw_crc_error1 = 1'd0;
reg           dataw_write_error1 = 1'd0;
wire          dataw_crc_pads_in_valid;
wire          dataw_crc_pads_in_ready;
wire          dataw_crc_pads_in_first;
wire          dataw_crc_pads_in_last;
wire          dataw_crc_pads_in_payload_clk;
wire          dataw_crc_pads_in_payload_cmd_i;
wire          dataw_crc_pads_in_payload_cmd_o;
wire          dataw_crc_pads_in_payload_cmd_oe;
wire    [3:0] dataw_crc_pads_in_payload_data_i;
wire    [3:0] dataw_crc_pads_in_payload_data_o;
wire          dataw_crc_pads_in_payload_data_oe;
wire          dataw_crc_pads_in_payload_data_i_ce;
wire          dataw_crc_source_valid;
reg           dataw_crc_source_ready = 1'd0;
wire          dataw_crc_source_first;
wire          dataw_crc_source_last;
wire    [7:0] dataw_crc_source_payload_data;
wire          dataw_crc_start;
reg           dataw_crc_run = 1'd0;
wire          dataw_crc_converter_converter_sink_valid;
wire          dataw_crc_converter_converter_sink_ready;
reg           dataw_crc_converter_converter_sink_first = 1'd0;
reg           dataw_crc_converter_converter_sink_last = 1'd0;
wire          dataw_crc_converter_converter_sink_payload_data;
wire          dataw_crc_converter_converter_source_valid;
wire          dataw_crc_converter_converter_source_ready;
reg           dataw_crc_converter_converter_source_first = 1'd0;
reg           dataw_crc_converter_converter_source_last = 1'd0;
reg     [7:0] dataw_crc_converter_converter_source_payload_data = 8'd0;
reg     [3:0] dataw_crc_converter_converter_source_payload_valid_token_count = 4'd0;
reg     [2:0] dataw_crc_converter_converter_demux = 3'd0;
wire          dataw_crc_converter_converter_load_part;
reg           dataw_crc_converter_converter_strobe_all = 1'd0;
wire          dataw_crc_converter_source_source_valid;
wire          dataw_crc_converter_source_source_ready;
wire          dataw_crc_converter_source_source_first;
wire          dataw_crc_converter_source_source_last;
wire    [7:0] dataw_crc_converter_source_source_payload_data;
wire          dataw_crc_buf_sink_sink_valid;
wire          dataw_crc_buf_sink_sink_ready;
wire          dataw_crc_buf_sink_sink_first;
wire          dataw_crc_buf_sink_sink_last;
wire    [7:0] dataw_crc_buf_sink_sink_payload_data;
wire          dataw_crc_buf_source_source_valid;
wire          dataw_crc_buf_source_source_ready;
wire          dataw_crc_buf_source_source_first;
wire          dataw_crc_buf_source_source_last;
wire    [7:0] dataw_crc_buf_source_source_payload_data;
wire          dataw_crc_buf_pipe_valid_sink_valid;
wire          dataw_crc_buf_pipe_valid_sink_ready;
wire          dataw_crc_buf_pipe_valid_sink_first;
wire          dataw_crc_buf_pipe_valid_sink_last;
wire    [7:0] dataw_crc_buf_pipe_valid_sink_payload_data;
reg           dataw_crc_buf_pipe_valid_source_valid = 1'd0;
wire          dataw_crc_buf_pipe_valid_source_ready;
reg           dataw_crc_buf_pipe_valid_source_first = 1'd0;
reg           dataw_crc_buf_pipe_valid_source_last = 1'd0;
reg     [7:0] dataw_crc_buf_pipe_valid_source_payload_data = 8'd0;
reg           dataw_crc_reset = 1'd0;
wire          datar_pads_in_pads_in_valid;
wire          datar_pads_in_pads_in_ready;
reg           datar_pads_in_pads_in_first = 1'd0;
reg           datar_pads_in_pads_in_last = 1'd0;
reg           datar_pads_in_pads_in_payload_clk = 1'd0;
wire          datar_pads_in_pads_in_payload_cmd_i;
reg           datar_pads_in_pads_in_payload_cmd_o = 1'd0;
reg           datar_pads_in_pads_in_payload_cmd_oe = 1'd0;
wire    [3:0] datar_pads_in_pads_in_payload_data_i;
reg     [3:0] datar_pads_in_pads_in_payload_data_o = 4'd0;
reg           datar_pads_in_pads_in_payload_data_oe = 1'd0;
reg           datar_pads_in_pads_in_payload_data_i_ce = 1'd0;
wire          datar_pads_out_ready;
reg           datar_pads_out_payload_clk = 1'd0;
reg           datar_pads_out_payload_cmd_o = 1'd0;
reg           datar_pads_out_payload_cmd_oe = 1'd0;
reg     [3:0] datar_pads_out_payload_data_o = 4'd0;
reg           datar_pads_out_payload_data_oe = 1'd0;
reg           datar_sink_valid = 1'd0;
reg           datar_sink_ready = 1'd0;
reg           datar_sink_last = 1'd0;
reg     [9:0] datar_sink_payload_block_length = 10'd0;
reg           datar_source_source_valid = 1'd0;
reg           datar_source_source_ready = 1'd0;
reg           datar_source_source_first = 1'd0;
reg           datar_source_source_last = 1'd0;
reg     [7:0] datar_source_source_payload_data = 8'd0;
reg     [2:0] datar_source_source_payload_status = 3'd0;
reg           datar_stop = 1'd0;
reg    [31:0] datar_timeout = 32'd150000000;
reg     [9:0] datar_count = 10'd0;
wire          datar_datar_pads_in_valid;
reg           datar_datar_pads_in_ready = 1'd0;
wire          datar_datar_pads_in_first;
wire          datar_datar_pads_in_last;
wire          datar_datar_pads_in_payload_clk;
wire          datar_datar_pads_in_payload_cmd_i;
wire          datar_datar_pads_in_payload_cmd_o;
wire          datar_datar_pads_in_payload_cmd_oe;
wire    [3:0] datar_datar_pads_in_payload_data_i;
wire    [3:0] datar_datar_pads_in_payload_data_o;
wire          datar_datar_pads_in_payload_data_oe;
wire          datar_datar_pads_in_payload_data_i_ce;
wire          datar_datar_source_valid;
reg           datar_datar_source_ready = 1'd0;
wire          datar_datar_source_first;
wire          datar_datar_source_last;
wire    [7:0] datar_datar_source_payload_data;
wire          datar_datar_start;
reg           datar_datar_run = 1'd0;
wire          datar_datar_converter_converter_sink_valid;
wire          datar_datar_converter_converter_sink_ready;
reg           datar_datar_converter_converter_sink_first = 1'd0;
reg           datar_datar_converter_converter_sink_last = 1'd0;
wire    [3:0] datar_datar_converter_converter_sink_payload_data;
wire          datar_datar_converter_converter_source_valid;
wire          datar_datar_converter_converter_source_ready;
reg           datar_datar_converter_converter_source_first = 1'd0;
reg           datar_datar_converter_converter_source_last = 1'd0;
reg     [7:0] datar_datar_converter_converter_source_payload_data = 8'd0;
reg     [1:0] datar_datar_converter_converter_source_payload_valid_token_count = 2'd0;
reg           datar_datar_converter_converter_demux = 1'd0;
wire          datar_datar_converter_converter_load_part;
reg           datar_datar_converter_converter_strobe_all = 1'd0;
wire          datar_datar_converter_source_source_valid;
wire          datar_datar_converter_source_source_ready;
wire          datar_datar_converter_source_source_first;
wire          datar_datar_converter_source_source_last;
wire    [7:0] datar_datar_converter_source_source_payload_data;
wire          datar_datar_buf_sink_sink_valid;
wire          datar_datar_buf_sink_sink_ready;
wire          datar_datar_buf_sink_sink_first;
wire          datar_datar_buf_sink_sink_last;
wire    [7:0] datar_datar_buf_sink_sink_payload_data;
wire          datar_datar_buf_source_source_valid;
wire          datar_datar_buf_source_source_ready;
wire          datar_datar_buf_source_source_first;
wire          datar_datar_buf_source_source_last;
wire    [7:0] datar_datar_buf_source_source_payload_data;
wire          datar_datar_buf_pipe_valid_sink_valid;
wire          datar_datar_buf_pipe_valid_sink_ready;
wire          datar_datar_buf_pipe_valid_sink_first;
wire          datar_datar_buf_pipe_valid_sink_last;
wire    [7:0] datar_datar_buf_pipe_valid_sink_payload_data;
reg           datar_datar_buf_pipe_valid_source_valid = 1'd0;
wire          datar_datar_buf_pipe_valid_source_ready;
reg           datar_datar_buf_pipe_valid_source_first = 1'd0;
reg           datar_datar_buf_pipe_valid_source_last = 1'd0;
reg     [7:0] datar_datar_buf_pipe_valid_source_payload_data = 8'd0;
reg           datar_datar_reset = 1'd0;
wire          sdpads_clk;
wire          sdpads_cmd_i;
wire          sdpads_cmd_o;
wire          sdpads_cmd_oe;
wire    [3:0] sdpads_data_i;
wire    [3:0] sdpads_data_o;
wire          sdpads_data_oe;
reg           sdpads_data_i_ce = 1'd0;
reg     [1:0] clocker_clk_delay = 2'd0;
reg           card_detect_irq = 1'd0;
reg           card_detect_d = 1'd0;
wire          sdcore_sink_sink_valid0;
wire          sdcore_sink_sink_ready0;
wire          sdcore_sink_sink_first0;
wire          sdcore_sink_sink_last0;
wire    [7:0] sdcore_sink_sink_payload_data0;
wire          sdcore_source_source_valid0;
wire          sdcore_source_source_ready0;
wire          sdcore_source_source_first0;
wire          sdcore_source_source_last0;
wire    [7:0] sdcore_source_source_payload_data0;
reg    [31:0] sdcore_cmd_argument_storage = 32'd0;
reg           sdcore_cmd_argument_re = 1'd0;
wire    [1:0] sdcore_csrfield_cmd_type;
wire    [1:0] sdcore_csrfield_data_type;
wire    [5:0] sdcore_csrfield_cmd;
reg    [13:0] sdcore_cmd_command_storage = 14'd0;
reg           sdcore_cmd_command_re = 1'd0;
reg           sdcore_cmd_send_storage = 1'd0;
reg           sdcore_cmd_send_re = 1'd0;
reg   [127:0] sdcore_cmd_response_status = 128'd0;
wire          sdcore_cmd_response_we;
reg           sdcore_cmd_response_re = 1'd0;
wire          sdcore_csrfield_done0;
wire          sdcore_csrfield_error0;
wire          sdcore_csrfield_timeout0;
wire          sdcore_csrfield_crc0;
reg     [3:0] sdcore_cmd_event_status = 4'd0;
wire          sdcore_cmd_event_we;
reg           sdcore_cmd_event_re = 1'd0;
wire          sdcore_csrfield_done1;
wire          sdcore_csrfield_error1;
wire          sdcore_csrfield_timeout1;
wire          sdcore_csrfield_crc1;
reg     [3:0] sdcore_data_event_status = 4'd0;
wire          sdcore_data_event_we;
reg           sdcore_data_event_re = 1'd0;
reg     [9:0] sdcore_block_length_storage = 10'd0;
reg           sdcore_block_length_re = 1'd0;
reg    [31:0] sdcore_block_count_storage = 32'd0;
reg           sdcore_block_count_re = 1'd0;
wire          sdcore_crc7_inserter_reset;
wire          sdcore_crc7_inserter_enable;
wire   [39:0] sdcore_crc7_inserter_din;
reg     [6:0] sdcore_crc7_inserter_crc = 7'd0;
reg     [6:0] sdcore_crc7_inserter_reg0 = 7'd0;
wire    [6:0] sdcore_crc7_inserter_reg1;
wire    [6:0] sdcore_crc7_inserter_reg2;
wire    [6:0] sdcore_crc7_inserter_reg3;
wire    [6:0] sdcore_crc7_inserter_reg4;
wire    [6:0] sdcore_crc7_inserter_reg5;
wire    [6:0] sdcore_crc7_inserter_reg6;
wire    [6:0] sdcore_crc7_inserter_reg7;
wire    [6:0] sdcore_crc7_inserter_reg8;
wire    [6:0] sdcore_crc7_inserter_reg9;
wire    [6:0] sdcore_crc7_inserter_reg10;
wire    [6:0] sdcore_crc7_inserter_reg11;
wire    [6:0] sdcore_crc7_inserter_reg12;
wire    [6:0] sdcore_crc7_inserter_reg13;
wire    [6:0] sdcore_crc7_inserter_reg14;
wire    [6:0] sdcore_crc7_inserter_reg15;
wire    [6:0] sdcore_crc7_inserter_reg16;
wire    [6:0] sdcore_crc7_inserter_reg17;
wire    [6:0] sdcore_crc7_inserter_reg18;
wire    [6:0] sdcore_crc7_inserter_reg19;
wire    [6:0] sdcore_crc7_inserter_reg20;
wire    [6:0] sdcore_crc7_inserter_reg21;
wire    [6:0] sdcore_crc7_inserter_reg22;
wire    [6:0] sdcore_crc7_inserter_reg23;
wire    [6:0] sdcore_crc7_inserter_reg24;
wire    [6:0] sdcore_crc7_inserter_reg25;
wire    [6:0] sdcore_crc7_inserter_reg26;
wire    [6:0] sdcore_crc7_inserter_reg27;
wire    [6:0] sdcore_crc7_inserter_reg28;
wire    [6:0] sdcore_crc7_inserter_reg29;
wire    [6:0] sdcore_crc7_inserter_reg30;
wire    [6:0] sdcore_crc7_inserter_reg31;
wire    [6:0] sdcore_crc7_inserter_reg32;
wire    [6:0] sdcore_crc7_inserter_reg33;
wire    [6:0] sdcore_crc7_inserter_reg34;
wire    [6:0] sdcore_crc7_inserter_reg35;
wire    [6:0] sdcore_crc7_inserter_reg36;
wire    [6:0] sdcore_crc7_inserter_reg37;
wire    [6:0] sdcore_crc7_inserter_reg38;
wire    [6:0] sdcore_crc7_inserter_reg39;
wire    [6:0] sdcore_crc7_inserter_reg40;
wire          sdcore_crc16_inserter_sink_valid;
reg           sdcore_crc16_inserter_sink_ready = 1'd0;
wire          sdcore_crc16_inserter_sink_first;
wire          sdcore_crc16_inserter_sink_last;
wire    [7:0] sdcore_crc16_inserter_sink_payload_data;
reg           sdcore_crc16_inserter_source_valid = 1'd0;
reg           sdcore_crc16_inserter_source_ready = 1'd0;
reg           sdcore_crc16_inserter_source_first = 1'd0;
reg           sdcore_crc16_inserter_source_last = 1'd0;
reg     [7:0] sdcore_crc16_inserter_source_payload_data = 8'd0;
reg     [2:0] sdcore_crc16_inserter_count = 3'd0;
wire          sdcore_crc16_inserter_crc0_reset;
wire          sdcore_crc16_inserter_crc0_enable;
reg     [1:0] sdcore_crc16_inserter_crc0_din = 2'd0;
reg    [15:0] sdcore_crc16_inserter_crc0_crc = 16'd0;
reg    [15:0] sdcore_crc16_inserter_crc0_reg0 = 16'd0;
wire   [15:0] sdcore_crc16_inserter_crc0_reg1;
wire   [15:0] sdcore_crc16_inserter_crc0_reg2;
wire          sdcore_crc16_inserter_crc1_reset;
wire          sdcore_crc16_inserter_crc1_enable;
reg     [1:0] sdcore_crc16_inserter_crc1_din = 2'd0;
reg    [15:0] sdcore_crc16_inserter_crc1_crc = 16'd0;
reg    [15:0] sdcore_crc16_inserter_crc1_reg0 = 16'd0;
wire   [15:0] sdcore_crc16_inserter_crc1_reg1;
wire   [15:0] sdcore_crc16_inserter_crc1_reg2;
wire          sdcore_crc16_inserter_crc2_reset;
wire          sdcore_crc16_inserter_crc2_enable;
reg     [1:0] sdcore_crc16_inserter_crc2_din = 2'd0;
reg    [15:0] sdcore_crc16_inserter_crc2_crc = 16'd0;
reg    [15:0] sdcore_crc16_inserter_crc2_reg0 = 16'd0;
wire   [15:0] sdcore_crc16_inserter_crc2_reg1;
wire   [15:0] sdcore_crc16_inserter_crc2_reg2;
wire          sdcore_crc16_inserter_crc3_reset;
wire          sdcore_crc16_inserter_crc3_enable;
reg     [1:0] sdcore_crc16_inserter_crc3_din = 2'd0;
reg    [15:0] sdcore_crc16_inserter_crc3_crc = 16'd0;
reg    [15:0] sdcore_crc16_inserter_crc3_reg0 = 16'd0;
wire   [15:0] sdcore_crc16_inserter_crc3_reg1;
wire   [15:0] sdcore_crc16_inserter_crc3_reg2;
reg           sdcore_sink_sink_valid1 = 1'd0;
wire          sdcore_sink_sink_ready1;
reg           sdcore_sink_sink_first1 = 1'd0;
reg           sdcore_sink_sink_last1 = 1'd0;
reg     [7:0] sdcore_sink_sink_payload_data1 = 8'd0;
wire          sdcore_source_source_valid1;
wire          sdcore_source_source_ready1;
wire          sdcore_source_source_first1;
wire          sdcore_source_source_last1;
wire    [7:0] sdcore_source_source_payload_data1;
wire          sdcore_fifo_sink_valid;
wire          sdcore_fifo_sink_ready;
wire          sdcore_fifo_sink_first;
wire          sdcore_fifo_sink_last;
wire    [7:0] sdcore_fifo_sink_payload_data;
wire          sdcore_fifo_source_valid;
wire          sdcore_fifo_source_ready;
wire          sdcore_fifo_source_first;
wire          sdcore_fifo_source_last;
wire    [7:0] sdcore_fifo_source_payload_data;
wire          sdcore_fifo_syncfifo_we;
wire          sdcore_fifo_syncfifo_writable;
wire          sdcore_fifo_syncfifo_re;
wire          sdcore_fifo_syncfifo_readable;
wire    [9:0] sdcore_fifo_syncfifo_din;
wire    [9:0] sdcore_fifo_syncfifo_dout;
reg     [3:0] sdcore_fifo_level = 4'd0;
reg           sdcore_fifo_replace = 1'd0;
reg     [2:0] sdcore_fifo_produce = 3'd0;
reg     [2:0] sdcore_fifo_consume = 3'd0;
reg     [2:0] sdcore_fifo_wrport_adr = 3'd0;
wire    [9:0] sdcore_fifo_wrport_dat_r;
wire          sdcore_fifo_wrport_we;
wire    [9:0] sdcore_fifo_wrport_dat_w;
wire          sdcore_fifo_do_read;
wire    [2:0] sdcore_fifo_rdport_adr;
wire    [9:0] sdcore_fifo_rdport_dat_r;
wire    [7:0] sdcore_fifo_fifo_in_payload_data;
wire          sdcore_fifo_fifo_in_first;
wire          sdcore_fifo_fifo_in_last;
wire    [7:0] sdcore_fifo_fifo_out_payload_data;
wire          sdcore_fifo_fifo_out_first;
wire          sdcore_fifo_fifo_out_last;
wire          sdcore_fifo_reset;
wire    [1:0] sdcore_cmd_type;
reg     [2:0] sdcore_cmd_count = 3'd0;
reg           sdcore_cmd_done = 1'd0;
reg           sdcore_cmd_error = 1'd0;
reg           sdcore_cmd_timeout = 1'd0;
wire    [1:0] sdcore_data_type;
reg    [31:0] sdcore_data_count = 32'd0;
reg           sdcore_data_done = 1'd0;
reg           sdcore_data_error = 1'd0;
reg           sdcore_data_timeout = 1'd0;
wire    [5:0] sdcore_cmd;
wire   [31:0] interface0_bus_adr;
wire   [31:0] interface0_bus_dat_w;
wire   [31:0] interface0_bus_dat_r;
wire    [3:0] interface0_bus_sel;
wire          interface0_bus_cyc;
wire          interface0_bus_stb;
wire          interface0_bus_ack;
wire          interface0_bus_we;
reg     [2:0] interface0_bus_cti = 3'd0;
reg     [1:0] interface0_bus_bte = 2'd0;
wire          interface0_bus_err;
wire          sdblock2mem_sink_sink_valid0;
reg           sdblock2mem_sink_sink_ready0 = 1'd0;
wire          sdblock2mem_sink_sink_first;
wire          sdblock2mem_sink_sink_last0;
wire    [7:0] sdblock2mem_sink_sink_payload_data0;
reg           sdblock2mem_irq = 1'd0;
reg           sdblock2mem_fifo_sink_valid = 1'd0;
wire          sdblock2mem_fifo_sink_ready;
reg           sdblock2mem_fifo_sink_first = 1'd0;
reg           sdblock2mem_fifo_sink_last = 1'd0;
reg     [7:0] sdblock2mem_fifo_sink_payload_data = 8'd0;
wire          sdblock2mem_fifo_source_valid;
wire          sdblock2mem_fifo_source_ready;
wire          sdblock2mem_fifo_source_first;
wire          sdblock2mem_fifo_source_last;
wire    [7:0] sdblock2mem_fifo_source_payload_data;
wire          sdblock2mem_fifo_re;
reg           sdblock2mem_fifo_readable = 1'd0;
wire          sdblock2mem_fifo_syncfifo_we;
wire          sdblock2mem_fifo_syncfifo_writable;
wire          sdblock2mem_fifo_syncfifo_re;
wire          sdblock2mem_fifo_syncfifo_readable;
wire    [9:0] sdblock2mem_fifo_syncfifo_din;
wire    [9:0] sdblock2mem_fifo_syncfifo_dout;
reg     [9:0] sdblock2mem_fifo_level0 = 10'd0;
reg           sdblock2mem_fifo_replace = 1'd0;
reg     [8:0] sdblock2mem_fifo_produce = 9'd0;
reg     [8:0] sdblock2mem_fifo_consume = 9'd0;
reg     [8:0] sdblock2mem_fifo_wrport_adr = 9'd0;
wire    [9:0] sdblock2mem_fifo_wrport_dat_r;
wire          sdblock2mem_fifo_wrport_we;
wire    [9:0] sdblock2mem_fifo_wrport_dat_w;
wire          sdblock2mem_fifo_do_read;
wire    [8:0] sdblock2mem_fifo_rdport_adr;
wire    [9:0] sdblock2mem_fifo_rdport_dat_r;
wire          sdblock2mem_fifo_rdport_re;
wire    [9:0] sdblock2mem_fifo_level1;
wire    [7:0] sdblock2mem_fifo_fifo_in_payload_data;
wire          sdblock2mem_fifo_fifo_in_first;
wire          sdblock2mem_fifo_fifo_in_last;
wire    [7:0] sdblock2mem_fifo_fifo_out_payload_data;
wire          sdblock2mem_fifo_fifo_out_first;
wire          sdblock2mem_fifo_fifo_out_last;
wire          sdblock2mem_converter_sink_valid;
wire          sdblock2mem_converter_sink_ready;
wire          sdblock2mem_converter_sink_first;
wire          sdblock2mem_converter_sink_last;
wire    [7:0] sdblock2mem_converter_sink_payload_data;
wire          sdblock2mem_converter_source_valid;
wire          sdblock2mem_converter_source_ready;
reg           sdblock2mem_converter_source_first = 1'd0;
reg           sdblock2mem_converter_source_last = 1'd0;
reg    [31:0] sdblock2mem_converter_source_payload_data = 32'd0;
reg     [2:0] sdblock2mem_converter_source_payload_valid_token_count = 3'd0;
reg     [1:0] sdblock2mem_converter_demux = 2'd0;
wire          sdblock2mem_converter_load_part;
reg           sdblock2mem_converter_strobe_all = 1'd0;
wire          sdblock2mem_source_source_valid;
wire          sdblock2mem_source_source_ready;
wire          sdblock2mem_source_source_first;
wire          sdblock2mem_source_source_last;
wire   [31:0] sdblock2mem_source_source_payload_data;
reg           sdblock2mem_sink_sink_valid1 = 1'd0;
wire          sdblock2mem_sink_sink_ready1;
reg           sdblock2mem_sink_sink_last1 = 1'd0;
reg    [31:0] sdblock2mem_sink_sink_payload_address = 32'd0;
reg    [31:0] sdblock2mem_sink_sink_payload_data1 = 32'd0;
wire          sdblock2mem_wishbonedmawriter_sink_valid;
reg           sdblock2mem_wishbonedmawriter_sink_ready = 1'd0;
wire          sdblock2mem_wishbonedmawriter_sink_first;
wire          sdblock2mem_wishbonedmawriter_sink_last;
wire   [31:0] sdblock2mem_wishbonedmawriter_sink_payload_data;
reg    [63:0] sdblock2mem_wishbonedmawriter_base_storage = 64'd0;
reg           sdblock2mem_wishbonedmawriter_base_re = 1'd0;
reg    [31:0] sdblock2mem_wishbonedmawriter_length_storage = 32'd0;
reg           sdblock2mem_wishbonedmawriter_length_re = 1'd0;
reg           sdblock2mem_wishbonedmawriter_enable_storage = 1'd0;
reg           sdblock2mem_wishbonedmawriter_enable_re = 1'd0;
reg           sdblock2mem_wishbonedmawriter_done_status = 1'd0;
wire          sdblock2mem_wishbonedmawriter_done_we;
reg           sdblock2mem_wishbonedmawriter_done_re = 1'd0;
reg           sdblock2mem_wishbonedmawriter_loop_storage = 1'd0;
reg           sdblock2mem_wishbonedmawriter_loop_re = 1'd0;
wire   [31:0] sdblock2mem_wishbonedmawriter_offset_status;
wire          sdblock2mem_wishbonedmawriter_offset_we;
reg           sdblock2mem_wishbonedmawriter_offset_re = 1'd0;
wire   [31:0] sdblock2mem_wishbonedmawriter_base;
reg    [31:0] sdblock2mem_wishbonedmawriter_offset = 32'd0;
wire   [31:0] sdblock2mem_wishbonedmawriter_length;
wire          sdblock2mem_wishbonedmawriter_reset;
wire          sdblock2mem_start;
reg           sdblock2mem_connect = 1'd0;
reg           sdblock2mem_done_d = 1'd0;
wire   [31:0] interface1_bus_adr;
reg    [31:0] interface1_bus_dat_w = 32'd0;
wire   [31:0] interface1_bus_dat_r;
wire    [3:0] interface1_bus_sel;
wire          interface1_bus_cyc;
wire          interface1_bus_stb;
wire          interface1_bus_ack;
wire          interface1_bus_we;
reg     [2:0] interface1_bus_cti = 3'd0;
reg     [1:0] interface1_bus_bte = 2'd0;
wire          interface1_bus_err;
wire          sdmem2block_source_source_valid;
wire          sdmem2block_source_source_ready;
wire          sdmem2block_source_source_first;
reg           sdmem2block_source_source_last = 1'd0;
wire    [7:0] sdmem2block_source_source_payload_data;
reg           sdmem2block_irq = 1'd0;
reg           sdmem2block_dma_sink_sink_valid = 1'd0;
reg           sdmem2block_dma_sink_sink_ready = 1'd0;
reg           sdmem2block_dma_sink_sink_last = 1'd0;
reg    [31:0] sdmem2block_dma_sink_sink_payload_address = 32'd0;
wire          sdmem2block_dma_source_source_valid;
wire          sdmem2block_dma_source_source_ready;
wire          sdmem2block_dma_source_source_first;
wire          sdmem2block_dma_source_source_last;
wire   [31:0] sdmem2block_dma_source_source_payload_data;
reg           sdmem2block_dma_fifo_sink_valid = 1'd0;
wire          sdmem2block_dma_fifo_sink_ready;
reg           sdmem2block_dma_fifo_sink_first = 1'd0;
wire          sdmem2block_dma_fifo_sink_last;
wire   [31:0] sdmem2block_dma_fifo_sink_payload_data;
wire          sdmem2block_dma_fifo_source_valid;
wire          sdmem2block_dma_fifo_source_ready;
wire          sdmem2block_dma_fifo_source_first;
wire          sdmem2block_dma_fifo_source_last;
wire   [31:0] sdmem2block_dma_fifo_source_payload_data;
wire          sdmem2block_dma_fifo_syncfifo_we;
wire          sdmem2block_dma_fifo_syncfifo_writable;
wire          sdmem2block_dma_fifo_syncfifo_re;
wire          sdmem2block_dma_fifo_syncfifo_readable;
wire   [33:0] sdmem2block_dma_fifo_syncfifo_din;
wire   [33:0] sdmem2block_dma_fifo_syncfifo_dout;
reg     [4:0] sdmem2block_dma_fifo_level = 5'd0;
reg           sdmem2block_dma_fifo_replace = 1'd0;
reg     [3:0] sdmem2block_dma_fifo_produce = 4'd0;
reg     [3:0] sdmem2block_dma_fifo_consume = 4'd0;
reg     [3:0] sdmem2block_dma_fifo_wrport_adr = 4'd0;
wire   [33:0] sdmem2block_dma_fifo_wrport_dat_r;
wire          sdmem2block_dma_fifo_wrport_we;
wire   [33:0] sdmem2block_dma_fifo_wrport_dat_w;
wire          sdmem2block_dma_fifo_do_read;
wire    [3:0] sdmem2block_dma_fifo_rdport_adr;
wire   [33:0] sdmem2block_dma_fifo_rdport_dat_r;
wire   [31:0] sdmem2block_dma_fifo_fifo_in_payload_data;
wire          sdmem2block_dma_fifo_fifo_in_first;
wire          sdmem2block_dma_fifo_fifo_in_last;
wire   [31:0] sdmem2block_dma_fifo_fifo_out_payload_data;
wire          sdmem2block_dma_fifo_fifo_out_first;
wire          sdmem2block_dma_fifo_fifo_out_last;
reg    [63:0] sdmem2block_dma_base_storage = 64'd0;
reg           sdmem2block_dma_base_re = 1'd0;
reg    [31:0] sdmem2block_dma_length_storage = 32'd0;
reg           sdmem2block_dma_length_re = 1'd0;
reg           sdmem2block_dma_enable_storage = 1'd0;
reg           sdmem2block_dma_enable_re = 1'd0;
reg           sdmem2block_dma_done_status = 1'd0;
wire          sdmem2block_dma_done_we;
reg           sdmem2block_dma_done_re = 1'd0;
reg           sdmem2block_dma_loop_storage = 1'd0;
reg           sdmem2block_dma_loop_re = 1'd0;
wire   [31:0] sdmem2block_dma_offset_status;
wire          sdmem2block_dma_offset_we;
reg           sdmem2block_dma_offset_re = 1'd0;
wire   [31:0] sdmem2block_dma_base;
reg    [31:0] sdmem2block_dma_offset = 32'd0;
wire   [31:0] sdmem2block_dma_length;
wire          sdmem2block_dma_reset;
wire          sdmem2block_converter_converter_sink_valid;
wire          sdmem2block_converter_converter_sink_ready;
wire          sdmem2block_converter_converter_sink_first;
wire          sdmem2block_converter_converter_sink_last;
wire   [31:0] sdmem2block_converter_converter_sink_payload_data;
wire          sdmem2block_converter_converter_source_valid;
wire          sdmem2block_converter_converter_source_ready;
wire          sdmem2block_converter_converter_source_first;
wire          sdmem2block_converter_converter_source_last;
reg     [7:0] sdmem2block_converter_converter_source_payload_data = 8'd0;
wire          sdmem2block_converter_converter_source_payload_valid_token_count;
reg     [1:0] sdmem2block_converter_converter_mux = 2'd0;
wire          sdmem2block_converter_converter_first;
wire          sdmem2block_converter_converter_last;
wire          sdmem2block_converter_source_source_valid;
wire          sdmem2block_converter_source_source_ready;
wire          sdmem2block_converter_source_source_first;
wire          sdmem2block_converter_source_source_last;
wire    [7:0] sdmem2block_converter_source_source_payload_data;
wire          sdmem2block_fifo_sink_valid;
wire          sdmem2block_fifo_sink_ready;
wire          sdmem2block_fifo_sink_first;
wire          sdmem2block_fifo_sink_last;
wire    [7:0] sdmem2block_fifo_sink_payload_data;
wire          sdmem2block_fifo_source_valid;
wire          sdmem2block_fifo_source_ready;
wire          sdmem2block_fifo_source_first;
wire          sdmem2block_fifo_source_last;
wire    [7:0] sdmem2block_fifo_source_payload_data;
wire          sdmem2block_fifo_re;
reg           sdmem2block_fifo_readable = 1'd0;
wire          sdmem2block_fifo_syncfifo_we;
wire          sdmem2block_fifo_syncfifo_writable;
wire          sdmem2block_fifo_syncfifo_re;
wire          sdmem2block_fifo_syncfifo_readable;
wire    [9:0] sdmem2block_fifo_syncfifo_din;
wire    [9:0] sdmem2block_fifo_syncfifo_dout;
reg     [9:0] sdmem2block_fifo_level0 = 10'd0;
reg           sdmem2block_fifo_replace = 1'd0;
reg     [8:0] sdmem2block_fifo_produce = 9'd0;
reg     [8:0] sdmem2block_fifo_consume = 9'd0;
reg     [8:0] sdmem2block_fifo_wrport_adr = 9'd0;
wire    [9:0] sdmem2block_fifo_wrport_dat_r;
wire          sdmem2block_fifo_wrport_we;
wire    [9:0] sdmem2block_fifo_wrport_dat_w;
wire          sdmem2block_fifo_do_read;
wire    [8:0] sdmem2block_fifo_rdport_adr;
wire    [9:0] sdmem2block_fifo_rdport_dat_r;
wire          sdmem2block_fifo_rdport_re;
wire    [9:0] sdmem2block_fifo_level1;
wire    [7:0] sdmem2block_fifo_fifo_in_payload_data;
wire          sdmem2block_fifo_fifo_in_first;
wire          sdmem2block_fifo_fifo_in_last;
wire    [7:0] sdmem2block_fifo_fifo_out_payload_data;
wire          sdmem2block_fifo_fifo_out_first;
wire          sdmem2block_fifo_fifo_out_last;
reg     [8:0] sdmem2block_count = 9'd0;
reg           sdmem2block_done_d = 1'd0;
wire          sdirq_irq;
wire          card_detect_status1;
reg           card_detect_pending = 1'd0;
wire          card_detect_trigger;
reg           card_detect_clear = 1'd0;
wire          block2mem_dma_status;
reg           block2mem_dma_pending = 1'd0;
wire          block2mem_dma_trigger;
reg           block2mem_dma_clear = 1'd0;
wire          mem2block_dma_status;
reg           mem2block_dma_pending = 1'd0;
wire          mem2block_dma_trigger;
reg           mem2block_dma_clear = 1'd0;
wire          cmd_done_status;
wire          cmd_done_pending;
wire          cmd_done_trigger;
reg           cmd_done_clear = 1'd0;
wire          eventmanager_card_detect0;
wire          eventmanager_block2mem_dma0;
wire          eventmanager_mem2block_dma0;
wire          eventmanager_cmd_done0;
reg     [3:0] eventmanager_status_status = 4'd0;
wire          eventmanager_status_we;
reg           eventmanager_status_re = 1'd0;
wire          eventmanager_card_detect1;
wire          eventmanager_block2mem_dma1;
wire          eventmanager_mem2block_dma1;
wire          eventmanager_cmd_done1;
reg     [3:0] eventmanager_pending_status = 4'd0;
wire          eventmanager_pending_we;
reg           eventmanager_pending_re = 1'd0;
reg     [3:0] eventmanager_pending_r = 4'd0;
wire          eventmanager_card_detect2;
wire          eventmanager_block2mem_dma2;
wire          eventmanager_mem2block_dma2;
wire          eventmanager_cmd_done2;
reg     [3:0] eventmanager_enable_storage = 4'd0;
reg           eventmanager_enable_re = 1'd0;
reg    [11:0] temperature_status = 12'd0;
wire          temperature_we;
reg           temperature_re = 1'd0;
reg    [11:0] vccint_status = 12'd0;
wire          vccint_we;
reg           vccint_re = 1'd0;
reg    [11:0] vccaux_status = 12'd0;
wire          vccaux_we;
reg           vccaux_re = 1'd0;
reg    [11:0] vccbram_status = 12'd0;
wire          vccbram_we;
reg           vccbram_re = 1'd0;
reg           eoc_status = 1'd0;
wire          eoc_we;
reg           eoc_re = 1'd0;
reg           eos_status = 1'd0;
wire          eos_we;
reg           eos_re = 1'd0;
wire    [7:0] alarm;
wire          ot;
wire          busy;
wire    [6:0] channel;
wire          eoc;
wire          eos;
reg           dwe = 1'd0;
reg           den = 1'd0;
wire          drdy;
reg     [6:0] dadr = 7'd0;
reg    [15:0] di = 16'd0;
wire   [15:0] do_1;
reg           drp_en = 1'd0;
reg    [13:0] builder_soclinux_adr = 14'd0;
reg           builder_soclinux_we = 1'd0;
reg    [31:0] builder_soclinux_dat_w = 32'd0;
wire   [31:0] builder_soclinux_dat_r;
wire   [29:0] builder_soclinux_wishbone_adr;
wire   [31:0] builder_soclinux_wishbone_dat_w;
reg    [31:0] builder_soclinux_wishbone_dat_r = 32'd0;
wire    [3:0] builder_soclinux_wishbone_sel;
wire          builder_soclinux_wishbone_cyc;
wire          builder_soclinux_wishbone_stb;
reg           builder_soclinux_wishbone_ack = 1'd0;
wire          builder_soclinux_wishbone_we;
wire    [2:0] builder_soclinux_wishbone_cti;
wire    [1:0] builder_soclinux_wishbone_bte;
reg           builder_soclinux_wishbone_err = 1'd0;
wire   [29:0] builder_shared_adr;
wire   [31:0] builder_shared_dat_w;
reg    [31:0] builder_shared_dat_r = 32'd0;
wire    [3:0] builder_shared_sel;
wire          builder_shared_cyc;
wire          builder_shared_stb;
reg           builder_shared_ack = 1'd0;
wire          builder_shared_we;
wire    [2:0] builder_shared_cti;
wire    [1:0] builder_shared_bte;
wire          builder_shared_err;
wire    [2:0] builder_request;
reg     [1:0] builder_grant = 2'd0;
reg     [5:0] builder_slave_sel = 6'd0;
reg     [5:0] builder_slave_sel_r = 6'd0;
reg           builder_error = 1'd0;
wire          builder_wait;
wire          builder_done;
reg    [19:0] builder_count = 20'd1000000;
wire   [13:0] builder_csr_bankarray_interface0_bank_bus_adr;
wire          builder_csr_bankarray_interface0_bank_bus_we;
wire   [31:0] builder_csr_bankarray_interface0_bank_bus_dat_w;
reg    [31:0] builder_csr_bankarray_interface0_bank_bus_dat_r = 32'd0;
reg           builder_csr_bankarray_csrbank0_reset0_re = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank0_reset0_r;
reg           builder_csr_bankarray_csrbank0_reset0_we = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank0_reset0_w;
reg           builder_csr_bankarray_csrbank0_scratch0_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank0_scratch0_r;
reg           builder_csr_bankarray_csrbank0_scratch0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank0_scratch0_w;
reg           builder_csr_bankarray_csrbank0_bus_errors_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank0_bus_errors_r;
reg           builder_csr_bankarray_csrbank0_bus_errors_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank0_bus_errors_w;
wire          builder_csr_bankarray_csrbank0_sel;
wire   [13:0] builder_csr_bankarray_interface1_bank_bus_adr;
wire          builder_csr_bankarray_interface1_bank_bus_we;
wire   [31:0] builder_csr_bankarray_interface1_bank_bus_dat_w;
reg    [31:0] builder_csr_bankarray_interface1_bank_bus_dat_r = 32'd0;
reg           builder_csr_bankarray_csrbank1_rst0_re = 1'd0;
wire          builder_csr_bankarray_csrbank1_rst0_r;
reg           builder_csr_bankarray_csrbank1_rst0_we = 1'd0;
wire          builder_csr_bankarray_csrbank1_rst0_w;
reg           builder_csr_bankarray_csrbank1_dly_sel0_re = 1'd0;
wire    [3:0] builder_csr_bankarray_csrbank1_dly_sel0_r;
reg           builder_csr_bankarray_csrbank1_dly_sel0_we = 1'd0;
wire    [3:0] builder_csr_bankarray_csrbank1_dly_sel0_w;
reg           builder_csr_bankarray_csrbank1_half_sys8x_taps0_re = 1'd0;
wire    [4:0] builder_csr_bankarray_csrbank1_half_sys8x_taps0_r;
reg           builder_csr_bankarray_csrbank1_half_sys8x_taps0_we = 1'd0;
wire    [4:0] builder_csr_bankarray_csrbank1_half_sys8x_taps0_w;
reg           builder_csr_bankarray_csrbank1_wlevel_en0_re = 1'd0;
wire          builder_csr_bankarray_csrbank1_wlevel_en0_r;
reg           builder_csr_bankarray_csrbank1_wlevel_en0_we = 1'd0;
wire          builder_csr_bankarray_csrbank1_wlevel_en0_w;
reg           builder_csr_bankarray_csrbank1_rdphase0_re = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank1_rdphase0_r;
reg           builder_csr_bankarray_csrbank1_rdphase0_we = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank1_rdphase0_w;
reg           builder_csr_bankarray_csrbank1_wrphase0_re = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank1_wrphase0_r;
reg           builder_csr_bankarray_csrbank1_wrphase0_we = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank1_wrphase0_w;
wire          builder_csr_bankarray_csrbank1_sel;
wire   [13:0] builder_csr_bankarray_sram_bus_adr;
wire          builder_csr_bankarray_sram_bus_we;
wire   [31:0] builder_csr_bankarray_sram_bus_dat_w;
reg    [31:0] builder_csr_bankarray_sram_bus_dat_r = 32'd0;
wire    [4:0] builder_csr_bankarray_adr;
wire    [7:0] builder_csr_bankarray_dat_r;
wire          builder_csr_bankarray_sel;
reg           builder_csr_bankarray_sel_r = 1'd0;
wire   [13:0] builder_csr_bankarray_interface2_bank_bus_adr;
wire          builder_csr_bankarray_interface2_bank_bus_we;
wire   [31:0] builder_csr_bankarray_interface2_bank_bus_dat_w;
reg    [31:0] builder_csr_bankarray_interface2_bank_bus_dat_r = 32'd0;
reg           builder_csr_bankarray_csrbank2_out0_re = 1'd0;
wire    [7:0] builder_csr_bankarray_csrbank2_out0_r;
reg           builder_csr_bankarray_csrbank2_out0_we = 1'd0;
wire    [7:0] builder_csr_bankarray_csrbank2_out0_w;
wire          builder_csr_bankarray_csrbank2_sel;
wire   [13:0] builder_csr_bankarray_interface3_bank_bus_adr;
wire          builder_csr_bankarray_interface3_bank_bus_we;
wire   [31:0] builder_csr_bankarray_interface3_bank_bus_dat_w;
reg    [31:0] builder_csr_bankarray_interface3_bank_bus_dat_r = 32'd0;
reg           builder_csr_bankarray_csrbank3_dma_base1_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dma_base1_r;
reg           builder_csr_bankarray_csrbank3_dma_base1_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dma_base1_w;
reg           builder_csr_bankarray_csrbank3_dma_base0_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dma_base0_r;
reg           builder_csr_bankarray_csrbank3_dma_base0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dma_base0_w;
reg           builder_csr_bankarray_csrbank3_dma_length0_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dma_length0_r;
reg           builder_csr_bankarray_csrbank3_dma_length0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dma_length0_w;
reg           builder_csr_bankarray_csrbank3_dma_enable0_re = 1'd0;
wire          builder_csr_bankarray_csrbank3_dma_enable0_r;
reg           builder_csr_bankarray_csrbank3_dma_enable0_we = 1'd0;
wire          builder_csr_bankarray_csrbank3_dma_enable0_w;
reg           builder_csr_bankarray_csrbank3_dma_done_re = 1'd0;
wire          builder_csr_bankarray_csrbank3_dma_done_r;
reg           builder_csr_bankarray_csrbank3_dma_done_we = 1'd0;
wire          builder_csr_bankarray_csrbank3_dma_done_w;
reg           builder_csr_bankarray_csrbank3_dma_loop0_re = 1'd0;
wire          builder_csr_bankarray_csrbank3_dma_loop0_r;
reg           builder_csr_bankarray_csrbank3_dma_loop0_we = 1'd0;
wire          builder_csr_bankarray_csrbank3_dma_loop0_w;
reg           builder_csr_bankarray_csrbank3_dma_offset_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dma_offset_r;
reg           builder_csr_bankarray_csrbank3_dma_offset_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dma_offset_w;
wire          builder_csr_bankarray_csrbank3_sel;
wire   [13:0] builder_csr_bankarray_interface4_bank_bus_adr;
wire          builder_csr_bankarray_interface4_bank_bus_we;
wire   [31:0] builder_csr_bankarray_interface4_bank_bus_dat_w;
reg    [31:0] builder_csr_bankarray_interface4_bank_bus_dat_r = 32'd0;
reg           builder_csr_bankarray_csrbank4_cmd_argument0_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank4_cmd_argument0_r;
reg           builder_csr_bankarray_csrbank4_cmd_argument0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank4_cmd_argument0_w;
reg           builder_csr_bankarray_csrbank4_cmd_command0_re = 1'd0;
wire   [13:0] builder_csr_bankarray_csrbank4_cmd_command0_r;
reg           builder_csr_bankarray_csrbank4_cmd_command0_we = 1'd0;
wire   [13:0] builder_csr_bankarray_csrbank4_cmd_command0_w;
reg           builder_csr_bankarray_csrbank4_cmd_send0_re = 1'd0;
wire          builder_csr_bankarray_csrbank4_cmd_send0_r;
reg           builder_csr_bankarray_csrbank4_cmd_send0_we = 1'd0;
wire          builder_csr_bankarray_csrbank4_cmd_send0_w;
reg           builder_csr_bankarray_csrbank4_cmd_response3_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank4_cmd_response3_r;
reg           builder_csr_bankarray_csrbank4_cmd_response3_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank4_cmd_response3_w;
reg           builder_csr_bankarray_csrbank4_cmd_response2_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank4_cmd_response2_r;
reg           builder_csr_bankarray_csrbank4_cmd_response2_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank4_cmd_response2_w;
reg           builder_csr_bankarray_csrbank4_cmd_response1_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank4_cmd_response1_r;
reg           builder_csr_bankarray_csrbank4_cmd_response1_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank4_cmd_response1_w;
reg           builder_csr_bankarray_csrbank4_cmd_response0_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank4_cmd_response0_r;
reg           builder_csr_bankarray_csrbank4_cmd_response0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank4_cmd_response0_w;
reg           builder_csr_bankarray_csrbank4_cmd_event_re = 1'd0;
wire    [3:0] builder_csr_bankarray_csrbank4_cmd_event_r;
reg           builder_csr_bankarray_csrbank4_cmd_event_we = 1'd0;
wire    [3:0] builder_csr_bankarray_csrbank4_cmd_event_w;
reg           builder_csr_bankarray_csrbank4_data_event_re = 1'd0;
wire    [3:0] builder_csr_bankarray_csrbank4_data_event_r;
reg           builder_csr_bankarray_csrbank4_data_event_we = 1'd0;
wire    [3:0] builder_csr_bankarray_csrbank4_data_event_w;
reg           builder_csr_bankarray_csrbank4_block_length0_re = 1'd0;
wire    [9:0] builder_csr_bankarray_csrbank4_block_length0_r;
reg           builder_csr_bankarray_csrbank4_block_length0_we = 1'd0;
wire    [9:0] builder_csr_bankarray_csrbank4_block_length0_w;
reg           builder_csr_bankarray_csrbank4_block_count0_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank4_block_count0_r;
reg           builder_csr_bankarray_csrbank4_block_count0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank4_block_count0_w;
wire          builder_csr_bankarray_csrbank4_sel;
wire   [13:0] builder_csr_bankarray_interface5_bank_bus_adr;
wire          builder_csr_bankarray_interface5_bank_bus_we;
wire   [31:0] builder_csr_bankarray_interface5_bank_bus_dat_w;
reg    [31:0] builder_csr_bankarray_interface5_bank_bus_dat_r = 32'd0;
reg           builder_csr_bankarray_csrbank5_status_re = 1'd0;
wire    [3:0] builder_csr_bankarray_csrbank5_status_r;
reg           builder_csr_bankarray_csrbank5_status_we = 1'd0;
wire    [3:0] builder_csr_bankarray_csrbank5_status_w;
reg           builder_csr_bankarray_csrbank5_pending_re = 1'd0;
wire    [3:0] builder_csr_bankarray_csrbank5_pending_r;
reg           builder_csr_bankarray_csrbank5_pending_we = 1'd0;
wire    [3:0] builder_csr_bankarray_csrbank5_pending_w;
reg           builder_csr_bankarray_csrbank5_enable0_re = 1'd0;
wire    [3:0] builder_csr_bankarray_csrbank5_enable0_r;
reg           builder_csr_bankarray_csrbank5_enable0_we = 1'd0;
wire    [3:0] builder_csr_bankarray_csrbank5_enable0_w;
wire          builder_csr_bankarray_csrbank5_sel;
wire   [13:0] builder_csr_bankarray_interface6_bank_bus_adr;
wire          builder_csr_bankarray_interface6_bank_bus_we;
wire   [31:0] builder_csr_bankarray_interface6_bank_bus_dat_w;
reg    [31:0] builder_csr_bankarray_interface6_bank_bus_dat_r = 32'd0;
reg           builder_csr_bankarray_csrbank6_dma_base1_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank6_dma_base1_r;
reg           builder_csr_bankarray_csrbank6_dma_base1_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank6_dma_base1_w;
reg           builder_csr_bankarray_csrbank6_dma_base0_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank6_dma_base0_r;
reg           builder_csr_bankarray_csrbank6_dma_base0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank6_dma_base0_w;
reg           builder_csr_bankarray_csrbank6_dma_length0_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank6_dma_length0_r;
reg           builder_csr_bankarray_csrbank6_dma_length0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank6_dma_length0_w;
reg           builder_csr_bankarray_csrbank6_dma_enable0_re = 1'd0;
wire          builder_csr_bankarray_csrbank6_dma_enable0_r;
reg           builder_csr_bankarray_csrbank6_dma_enable0_we = 1'd0;
wire          builder_csr_bankarray_csrbank6_dma_enable0_w;
reg           builder_csr_bankarray_csrbank6_dma_done_re = 1'd0;
wire          builder_csr_bankarray_csrbank6_dma_done_r;
reg           builder_csr_bankarray_csrbank6_dma_done_we = 1'd0;
wire          builder_csr_bankarray_csrbank6_dma_done_w;
reg           builder_csr_bankarray_csrbank6_dma_loop0_re = 1'd0;
wire          builder_csr_bankarray_csrbank6_dma_loop0_r;
reg           builder_csr_bankarray_csrbank6_dma_loop0_we = 1'd0;
wire          builder_csr_bankarray_csrbank6_dma_loop0_w;
reg           builder_csr_bankarray_csrbank6_dma_offset_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank6_dma_offset_r;
reg           builder_csr_bankarray_csrbank6_dma_offset_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank6_dma_offset_w;
wire          builder_csr_bankarray_csrbank6_sel;
wire   [13:0] builder_csr_bankarray_interface7_bank_bus_adr;
wire          builder_csr_bankarray_interface7_bank_bus_we;
wire   [31:0] builder_csr_bankarray_interface7_bank_bus_dat_w;
reg    [31:0] builder_csr_bankarray_interface7_bank_bus_dat_r = 32'd0;
reg           builder_csr_bankarray_csrbank7_card_detect_re = 1'd0;
wire          builder_csr_bankarray_csrbank7_card_detect_r;
reg           builder_csr_bankarray_csrbank7_card_detect_we = 1'd0;
wire          builder_csr_bankarray_csrbank7_card_detect_w;
reg           builder_csr_bankarray_csrbank7_clocker_divider0_re = 1'd0;
wire    [8:0] builder_csr_bankarray_csrbank7_clocker_divider0_r;
reg           builder_csr_bankarray_csrbank7_clocker_divider0_we = 1'd0;
wire    [8:0] builder_csr_bankarray_csrbank7_clocker_divider0_w;
reg           builder_csr_bankarray_csrbank7_dataw_status_re = 1'd0;
wire    [2:0] builder_csr_bankarray_csrbank7_dataw_status_r;
reg           builder_csr_bankarray_csrbank7_dataw_status_we = 1'd0;
wire    [2:0] builder_csr_bankarray_csrbank7_dataw_status_w;
wire          builder_csr_bankarray_csrbank7_sel;
wire   [13:0] builder_csr_bankarray_interface8_bank_bus_adr;
wire          builder_csr_bankarray_interface8_bank_bus_we;
wire   [31:0] builder_csr_bankarray_interface8_bank_bus_dat_w;
reg    [31:0] builder_csr_bankarray_interface8_bank_bus_dat_r = 32'd0;
reg           builder_csr_bankarray_csrbank8_dfii_control0_re = 1'd0;
wire    [3:0] builder_csr_bankarray_csrbank8_dfii_control0_r;
reg           builder_csr_bankarray_csrbank8_dfii_control0_we = 1'd0;
wire    [3:0] builder_csr_bankarray_csrbank8_dfii_control0_w;
reg           builder_csr_bankarray_csrbank8_dfii_pi0_command0_re = 1'd0;
wire    [5:0] builder_csr_bankarray_csrbank8_dfii_pi0_command0_r;
reg           builder_csr_bankarray_csrbank8_dfii_pi0_command0_we = 1'd0;
wire    [5:0] builder_csr_bankarray_csrbank8_dfii_pi0_command0_w;
reg           builder_csr_bankarray_csrbank8_dfii_pi0_address0_re = 1'd0;
wire   [13:0] builder_csr_bankarray_csrbank8_dfii_pi0_address0_r;
reg           builder_csr_bankarray_csrbank8_dfii_pi0_address0_we = 1'd0;
wire   [13:0] builder_csr_bankarray_csrbank8_dfii_pi0_address0_w;
reg           builder_csr_bankarray_csrbank8_dfii_pi0_baddress0_re = 1'd0;
wire    [2:0] builder_csr_bankarray_csrbank8_dfii_pi0_baddress0_r;
reg           builder_csr_bankarray_csrbank8_dfii_pi0_baddress0_we = 1'd0;
wire    [2:0] builder_csr_bankarray_csrbank8_dfii_pi0_baddress0_w;
reg           builder_csr_bankarray_csrbank8_dfii_pi0_wrdata1_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank8_dfii_pi0_wrdata1_r;
reg           builder_csr_bankarray_csrbank8_dfii_pi0_wrdata1_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank8_dfii_pi0_wrdata1_w;
reg           builder_csr_bankarray_csrbank8_dfii_pi0_wrdata0_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank8_dfii_pi0_wrdata0_r;
reg           builder_csr_bankarray_csrbank8_dfii_pi0_wrdata0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank8_dfii_pi0_wrdata0_w;
reg           builder_csr_bankarray_csrbank8_dfii_pi0_rddata1_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank8_dfii_pi0_rddata1_r;
reg           builder_csr_bankarray_csrbank8_dfii_pi0_rddata1_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank8_dfii_pi0_rddata1_w;
reg           builder_csr_bankarray_csrbank8_dfii_pi0_rddata0_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank8_dfii_pi0_rddata0_r;
reg           builder_csr_bankarray_csrbank8_dfii_pi0_rddata0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank8_dfii_pi0_rddata0_w;
reg           builder_csr_bankarray_csrbank8_dfii_pi1_command0_re = 1'd0;
wire    [5:0] builder_csr_bankarray_csrbank8_dfii_pi1_command0_r;
reg           builder_csr_bankarray_csrbank8_dfii_pi1_command0_we = 1'd0;
wire    [5:0] builder_csr_bankarray_csrbank8_dfii_pi1_command0_w;
reg           builder_csr_bankarray_csrbank8_dfii_pi1_address0_re = 1'd0;
wire   [13:0] builder_csr_bankarray_csrbank8_dfii_pi1_address0_r;
reg           builder_csr_bankarray_csrbank8_dfii_pi1_address0_we = 1'd0;
wire   [13:0] builder_csr_bankarray_csrbank8_dfii_pi1_address0_w;
reg           builder_csr_bankarray_csrbank8_dfii_pi1_baddress0_re = 1'd0;
wire    [2:0] builder_csr_bankarray_csrbank8_dfii_pi1_baddress0_r;
reg           builder_csr_bankarray_csrbank8_dfii_pi1_baddress0_we = 1'd0;
wire    [2:0] builder_csr_bankarray_csrbank8_dfii_pi1_baddress0_w;
reg           builder_csr_bankarray_csrbank8_dfii_pi1_wrdata1_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank8_dfii_pi1_wrdata1_r;
reg           builder_csr_bankarray_csrbank8_dfii_pi1_wrdata1_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank8_dfii_pi1_wrdata1_w;
reg           builder_csr_bankarray_csrbank8_dfii_pi1_wrdata0_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank8_dfii_pi1_wrdata0_r;
reg           builder_csr_bankarray_csrbank8_dfii_pi1_wrdata0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank8_dfii_pi1_wrdata0_w;
reg           builder_csr_bankarray_csrbank8_dfii_pi1_rddata1_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank8_dfii_pi1_rddata1_r;
reg           builder_csr_bankarray_csrbank8_dfii_pi1_rddata1_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank8_dfii_pi1_rddata1_w;
reg           builder_csr_bankarray_csrbank8_dfii_pi1_rddata0_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank8_dfii_pi1_rddata0_r;
reg           builder_csr_bankarray_csrbank8_dfii_pi1_rddata0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank8_dfii_pi1_rddata0_w;
reg           builder_csr_bankarray_csrbank8_dfii_pi2_command0_re = 1'd0;
wire    [5:0] builder_csr_bankarray_csrbank8_dfii_pi2_command0_r;
reg           builder_csr_bankarray_csrbank8_dfii_pi2_command0_we = 1'd0;
wire    [5:0] builder_csr_bankarray_csrbank8_dfii_pi2_command0_w;
reg           builder_csr_bankarray_csrbank8_dfii_pi2_address0_re = 1'd0;
wire   [13:0] builder_csr_bankarray_csrbank8_dfii_pi2_address0_r;
reg           builder_csr_bankarray_csrbank8_dfii_pi2_address0_we = 1'd0;
wire   [13:0] builder_csr_bankarray_csrbank8_dfii_pi2_address0_w;
reg           builder_csr_bankarray_csrbank8_dfii_pi2_baddress0_re = 1'd0;
wire    [2:0] builder_csr_bankarray_csrbank8_dfii_pi2_baddress0_r;
reg           builder_csr_bankarray_csrbank8_dfii_pi2_baddress0_we = 1'd0;
wire    [2:0] builder_csr_bankarray_csrbank8_dfii_pi2_baddress0_w;
reg           builder_csr_bankarray_csrbank8_dfii_pi2_wrdata1_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank8_dfii_pi2_wrdata1_r;
reg           builder_csr_bankarray_csrbank8_dfii_pi2_wrdata1_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank8_dfii_pi2_wrdata1_w;
reg           builder_csr_bankarray_csrbank8_dfii_pi2_wrdata0_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank8_dfii_pi2_wrdata0_r;
reg           builder_csr_bankarray_csrbank8_dfii_pi2_wrdata0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank8_dfii_pi2_wrdata0_w;
reg           builder_csr_bankarray_csrbank8_dfii_pi2_rddata1_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank8_dfii_pi2_rddata1_r;
reg           builder_csr_bankarray_csrbank8_dfii_pi2_rddata1_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank8_dfii_pi2_rddata1_w;
reg           builder_csr_bankarray_csrbank8_dfii_pi2_rddata0_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank8_dfii_pi2_rddata0_r;
reg           builder_csr_bankarray_csrbank8_dfii_pi2_rddata0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank8_dfii_pi2_rddata0_w;
reg           builder_csr_bankarray_csrbank8_dfii_pi3_command0_re = 1'd0;
wire    [5:0] builder_csr_bankarray_csrbank8_dfii_pi3_command0_r;
reg           builder_csr_bankarray_csrbank8_dfii_pi3_command0_we = 1'd0;
wire    [5:0] builder_csr_bankarray_csrbank8_dfii_pi3_command0_w;
reg           builder_csr_bankarray_csrbank8_dfii_pi3_address0_re = 1'd0;
wire   [13:0] builder_csr_bankarray_csrbank8_dfii_pi3_address0_r;
reg           builder_csr_bankarray_csrbank8_dfii_pi3_address0_we = 1'd0;
wire   [13:0] builder_csr_bankarray_csrbank8_dfii_pi3_address0_w;
reg           builder_csr_bankarray_csrbank8_dfii_pi3_baddress0_re = 1'd0;
wire    [2:0] builder_csr_bankarray_csrbank8_dfii_pi3_baddress0_r;
reg           builder_csr_bankarray_csrbank8_dfii_pi3_baddress0_we = 1'd0;
wire    [2:0] builder_csr_bankarray_csrbank8_dfii_pi3_baddress0_w;
reg           builder_csr_bankarray_csrbank8_dfii_pi3_wrdata1_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank8_dfii_pi3_wrdata1_r;
reg           builder_csr_bankarray_csrbank8_dfii_pi3_wrdata1_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank8_dfii_pi3_wrdata1_w;
reg           builder_csr_bankarray_csrbank8_dfii_pi3_wrdata0_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank8_dfii_pi3_wrdata0_r;
reg           builder_csr_bankarray_csrbank8_dfii_pi3_wrdata0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank8_dfii_pi3_wrdata0_w;
reg           builder_csr_bankarray_csrbank8_dfii_pi3_rddata1_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank8_dfii_pi3_rddata1_r;
reg           builder_csr_bankarray_csrbank8_dfii_pi3_rddata1_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank8_dfii_pi3_rddata1_w;
reg           builder_csr_bankarray_csrbank8_dfii_pi3_rddata0_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank8_dfii_pi3_rddata0_r;
reg           builder_csr_bankarray_csrbank8_dfii_pi3_rddata0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank8_dfii_pi3_rddata0_w;
wire          builder_csr_bankarray_csrbank8_sel;
wire   [13:0] builder_csr_bankarray_interface9_bank_bus_adr;
wire          builder_csr_bankarray_interface9_bank_bus_we;
wire   [31:0] builder_csr_bankarray_interface9_bank_bus_dat_w;
reg    [31:0] builder_csr_bankarray_interface9_bank_bus_dat_r = 32'd0;
reg           builder_csr_bankarray_csrbank9_load0_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank9_load0_r;
reg           builder_csr_bankarray_csrbank9_load0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank9_load0_w;
reg           builder_csr_bankarray_csrbank9_reload0_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank9_reload0_r;
reg           builder_csr_bankarray_csrbank9_reload0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank9_reload0_w;
reg           builder_csr_bankarray_csrbank9_en0_re = 1'd0;
wire          builder_csr_bankarray_csrbank9_en0_r;
reg           builder_csr_bankarray_csrbank9_en0_we = 1'd0;
wire          builder_csr_bankarray_csrbank9_en0_w;
reg           builder_csr_bankarray_csrbank9_update_value0_re = 1'd0;
wire          builder_csr_bankarray_csrbank9_update_value0_r;
reg           builder_csr_bankarray_csrbank9_update_value0_we = 1'd0;
wire          builder_csr_bankarray_csrbank9_update_value0_w;
reg           builder_csr_bankarray_csrbank9_value_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank9_value_r;
reg           builder_csr_bankarray_csrbank9_value_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank9_value_w;
reg           builder_csr_bankarray_csrbank9_ev_status_re = 1'd0;
wire          builder_csr_bankarray_csrbank9_ev_status_r;
reg           builder_csr_bankarray_csrbank9_ev_status_we = 1'd0;
wire          builder_csr_bankarray_csrbank9_ev_status_w;
reg           builder_csr_bankarray_csrbank9_ev_pending_re = 1'd0;
wire          builder_csr_bankarray_csrbank9_ev_pending_r;
reg           builder_csr_bankarray_csrbank9_ev_pending_we = 1'd0;
wire          builder_csr_bankarray_csrbank9_ev_pending_w;
reg           builder_csr_bankarray_csrbank9_ev_enable0_re = 1'd0;
wire          builder_csr_bankarray_csrbank9_ev_enable0_r;
reg           builder_csr_bankarray_csrbank9_ev_enable0_we = 1'd0;
wire          builder_csr_bankarray_csrbank9_ev_enable0_w;
wire          builder_csr_bankarray_csrbank9_sel;
wire   [13:0] builder_csr_bankarray_interface10_bank_bus_adr;
wire          builder_csr_bankarray_interface10_bank_bus_we;
wire   [31:0] builder_csr_bankarray_interface10_bank_bus_dat_w;
reg    [31:0] builder_csr_bankarray_interface10_bank_bus_dat_r = 32'd0;
reg           builder_csr_bankarray_csrbank10_txfull_re = 1'd0;
wire          builder_csr_bankarray_csrbank10_txfull_r;
reg           builder_csr_bankarray_csrbank10_txfull_we = 1'd0;
wire          builder_csr_bankarray_csrbank10_txfull_w;
reg           builder_csr_bankarray_csrbank10_rxempty_re = 1'd0;
wire          builder_csr_bankarray_csrbank10_rxempty_r;
reg           builder_csr_bankarray_csrbank10_rxempty_we = 1'd0;
wire          builder_csr_bankarray_csrbank10_rxempty_w;
reg           builder_csr_bankarray_csrbank10_ev_status_re = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank10_ev_status_r;
reg           builder_csr_bankarray_csrbank10_ev_status_we = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank10_ev_status_w;
reg           builder_csr_bankarray_csrbank10_ev_pending_re = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank10_ev_pending_r;
reg           builder_csr_bankarray_csrbank10_ev_pending_we = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank10_ev_pending_w;
reg           builder_csr_bankarray_csrbank10_ev_enable0_re = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank10_ev_enable0_r;
reg           builder_csr_bankarray_csrbank10_ev_enable0_we = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank10_ev_enable0_w;
reg           builder_csr_bankarray_csrbank10_txempty_re = 1'd0;
wire          builder_csr_bankarray_csrbank10_txempty_r;
reg           builder_csr_bankarray_csrbank10_txempty_we = 1'd0;
wire          builder_csr_bankarray_csrbank10_txempty_w;
reg           builder_csr_bankarray_csrbank10_rxfull_re = 1'd0;
wire          builder_csr_bankarray_csrbank10_rxfull_r;
reg           builder_csr_bankarray_csrbank10_rxfull_we = 1'd0;
wire          builder_csr_bankarray_csrbank10_rxfull_w;
wire          builder_csr_bankarray_csrbank10_sel;
wire   [13:0] builder_csr_bankarray_interface11_bank_bus_adr;
wire          builder_csr_bankarray_interface11_bank_bus_we;
wire   [31:0] builder_csr_bankarray_interface11_bank_bus_dat_w;
reg    [31:0] builder_csr_bankarray_interface11_bank_bus_dat_r = 32'd0;
reg           builder_csr_bankarray_csrbank11_temperature_re = 1'd0;
wire   [11:0] builder_csr_bankarray_csrbank11_temperature_r;
reg           builder_csr_bankarray_csrbank11_temperature_we = 1'd0;
wire   [11:0] builder_csr_bankarray_csrbank11_temperature_w;
reg           builder_csr_bankarray_csrbank11_vccint_re = 1'd0;
wire   [11:0] builder_csr_bankarray_csrbank11_vccint_r;
reg           builder_csr_bankarray_csrbank11_vccint_we = 1'd0;
wire   [11:0] builder_csr_bankarray_csrbank11_vccint_w;
reg           builder_csr_bankarray_csrbank11_vccaux_re = 1'd0;
wire   [11:0] builder_csr_bankarray_csrbank11_vccaux_r;
reg           builder_csr_bankarray_csrbank11_vccaux_we = 1'd0;
wire   [11:0] builder_csr_bankarray_csrbank11_vccaux_w;
reg           builder_csr_bankarray_csrbank11_vccbram_re = 1'd0;
wire   [11:0] builder_csr_bankarray_csrbank11_vccbram_r;
reg           builder_csr_bankarray_csrbank11_vccbram_we = 1'd0;
wire   [11:0] builder_csr_bankarray_csrbank11_vccbram_w;
reg           builder_csr_bankarray_csrbank11_eoc_re = 1'd0;
wire          builder_csr_bankarray_csrbank11_eoc_r;
reg           builder_csr_bankarray_csrbank11_eoc_we = 1'd0;
wire          builder_csr_bankarray_csrbank11_eoc_w;
reg           builder_csr_bankarray_csrbank11_eos_re = 1'd0;
wire          builder_csr_bankarray_csrbank11_eos_r;
reg           builder_csr_bankarray_csrbank11_eos_we = 1'd0;
wire          builder_csr_bankarray_csrbank11_eos_w;
wire          builder_csr_bankarray_csrbank11_sel;
wire   [13:0] builder_csr_interconnect_adr;
wire          builder_csr_interconnect_we;
wire   [31:0] builder_csr_interconnect_dat_w;
wire   [31:0] builder_csr_interconnect_dat_r;
wire          builder_soclinux_reset0;
wire          builder_soclinux_reset1;
wire          builder_soclinux_reset2;
wire          builder_soclinux_reset3;
wire          builder_soclinux_reset4;
wire          builder_soclinux_reset5;
wire          builder_soclinux_reset6;
wire          builder_soclinux_reset7;
wire          builder_soclinux_mmcm_fb;
reg           builder_soclinux_rs232phytx_state = 1'd0;
reg           builder_soclinux_rs232phytx_next_state = 1'd0;
reg     [3:0] main_soclinux_tx_count_rs232phytx_next_value0 = 4'd0;
reg           main_soclinux_tx_count_rs232phytx_next_value_ce0 = 1'd0;
reg           main_soclinux_serial_tx_rs232phytx_next_value1 = 1'd0;
reg           main_soclinux_serial_tx_rs232phytx_next_value_ce1 = 1'd0;
reg     [7:0] main_soclinux_tx_data_rs232phytx_next_value2 = 8'd0;
reg           main_soclinux_tx_data_rs232phytx_next_value_ce2 = 1'd0;
reg           builder_soclinux_rs232phyrx_state = 1'd0;
reg           builder_soclinux_rs232phyrx_next_state = 1'd0;
reg     [3:0] main_soclinux_rx_count_rs232phyrx_next_value0 = 4'd0;
reg           main_soclinux_rx_count_rs232phyrx_next_value_ce0 = 1'd0;
reg     [7:0] main_soclinux_rx_data_rs232phyrx_next_value1 = 8'd0;
reg           main_soclinux_rx_data_rs232phyrx_next_value_ce1 = 1'd0;
reg     [1:0] builder_soclinux_refresher_state = 2'd0;
reg     [1:0] builder_soclinux_refresher_next_state = 2'd0;
reg     [3:0] builder_soclinux_bankmachine0_state = 4'd0;
reg     [3:0] builder_soclinux_bankmachine0_next_state = 4'd0;
reg     [3:0] builder_soclinux_bankmachine1_state = 4'd0;
reg     [3:0] builder_soclinux_bankmachine1_next_state = 4'd0;
reg     [3:0] builder_soclinux_bankmachine2_state = 4'd0;
reg     [3:0] builder_soclinux_bankmachine2_next_state = 4'd0;
reg     [3:0] builder_soclinux_bankmachine3_state = 4'd0;
reg     [3:0] builder_soclinux_bankmachine3_next_state = 4'd0;
reg     [3:0] builder_soclinux_bankmachine4_state = 4'd0;
reg     [3:0] builder_soclinux_bankmachine4_next_state = 4'd0;
reg     [3:0] builder_soclinux_bankmachine5_state = 4'd0;
reg     [3:0] builder_soclinux_bankmachine5_next_state = 4'd0;
reg     [3:0] builder_soclinux_bankmachine6_state = 4'd0;
reg     [3:0] builder_soclinux_bankmachine6_next_state = 4'd0;
reg     [3:0] builder_soclinux_bankmachine7_state = 4'd0;
reg     [3:0] builder_soclinux_bankmachine7_next_state = 4'd0;
reg     [3:0] builder_soclinux_multiplexer_state = 4'd0;
reg     [3:0] builder_soclinux_multiplexer_next_state = 4'd0;
wire          builder_soclinux_roundrobin0_request;
wire          builder_soclinux_roundrobin0_grant;
wire          builder_soclinux_roundrobin0_ce;
wire          builder_soclinux_roundrobin1_request;
wire          builder_soclinux_roundrobin1_grant;
wire          builder_soclinux_roundrobin1_ce;
wire          builder_soclinux_roundrobin2_request;
wire          builder_soclinux_roundrobin2_grant;
wire          builder_soclinux_roundrobin2_ce;
wire          builder_soclinux_roundrobin3_request;
wire          builder_soclinux_roundrobin3_grant;
wire          builder_soclinux_roundrobin3_ce;
wire          builder_soclinux_roundrobin4_request;
wire          builder_soclinux_roundrobin4_grant;
wire          builder_soclinux_roundrobin4_ce;
wire          builder_soclinux_roundrobin5_request;
wire          builder_soclinux_roundrobin5_grant;
wire          builder_soclinux_roundrobin5_ce;
wire          builder_soclinux_roundrobin6_request;
wire          builder_soclinux_roundrobin6_grant;
wire          builder_soclinux_roundrobin6_ce;
wire          builder_soclinux_roundrobin7_request;
wire          builder_soclinux_roundrobin7_grant;
wire          builder_soclinux_roundrobin7_ce;
reg           builder_soclinux_locked0 = 1'd0;
reg           builder_soclinux_locked1 = 1'd0;
reg           builder_soclinux_locked2 = 1'd0;
reg           builder_soclinux_locked3 = 1'd0;
reg           builder_soclinux_locked4 = 1'd0;
reg           builder_soclinux_locked5 = 1'd0;
reg           builder_soclinux_locked6 = 1'd0;
reg           builder_soclinux_locked7 = 1'd0;
reg           builder_soclinux_new_master_wdata_ready0 = 1'd0;
reg           builder_soclinux_new_master_wdata_ready1 = 1'd0;
reg           builder_soclinux_new_master_rdata_valid0 = 1'd0;
reg           builder_soclinux_new_master_rdata_valid1 = 1'd0;
reg           builder_soclinux_new_master_rdata_valid2 = 1'd0;
reg           builder_soclinux_new_master_rdata_valid3 = 1'd0;
reg           builder_soclinux_new_master_rdata_valid4 = 1'd0;
reg           builder_soclinux_new_master_rdata_valid5 = 1'd0;
reg           builder_soclinux_new_master_rdata_valid6 = 1'd0;
reg           builder_soclinux_new_master_rdata_valid7 = 1'd0;
reg           builder_soclinux_new_master_rdata_valid8 = 1'd0;
reg           builder_soclinux_new_master_rdata_valid9 = 1'd0;
reg     [1:0] builder_soclinux_fullmemorywe_state = 2'd0;
reg     [1:0] builder_soclinux_fullmemorywe_next_state = 2'd0;
reg     [1:0] builder_soclinux_litedramwishbone2native_state = 2'd0;
reg     [1:0] builder_soclinux_litedramwishbone2native_next_state = 2'd0;
reg           main_soclinux_aborted_litedramwishbone2native_next_value = 1'd0;
reg           main_soclinux_aborted_litedramwishbone2native_next_value_ce = 1'd0;
reg           builder_soclinux_sdphyinit_state = 1'd0;
reg           builder_soclinux_sdphyinit_next_state = 1'd0;
reg     [7:0] init_count_sdphyinit_next_value = 8'd0;
reg           init_count_sdphyinit_next_value_ce = 1'd0;
reg     [1:0] builder_soclinux_sdphycmdw_state = 2'd0;
reg     [1:0] builder_soclinux_sdphycmdw_next_state = 2'd0;
reg     [7:0] cmdw_count_sdphycmdw_next_value = 8'd0;
reg           cmdw_count_sdphycmdw_next_value_ce = 1'd0;
reg     [2:0] builder_soclinux_sdphycmdr_state = 3'd0;
reg     [2:0] builder_soclinux_sdphycmdr_next_state = 3'd0;
reg    [31:0] cmdr_timeout_sdphycmdr_next_value0 = 32'd0;
reg           cmdr_timeout_sdphycmdr_next_value_ce0 = 1'd0;
reg     [7:0] cmdr_count_sdphycmdr_next_value1 = 8'd0;
reg           cmdr_count_sdphycmdr_next_value_ce1 = 1'd0;
reg           cmdr_busy_sdphycmdr_next_value2 = 1'd0;
reg           cmdr_busy_sdphycmdr_next_value_ce2 = 1'd0;
reg           cmdr_cmdr_reset_sdphycmdr_next_value3 = 1'd0;
reg           cmdr_cmdr_reset_sdphycmdr_next_value_ce3 = 1'd0;
reg     [2:0] builder_soclinux_sdphydataw_state = 3'd0;
reg     [2:0] builder_soclinux_sdphydataw_next_state = 3'd0;
reg           dataw_accepted1_sdphydataw_next_value0 = 1'd0;
reg           dataw_accepted1_sdphydataw_next_value_ce0 = 1'd0;
reg           dataw_crc_error1_sdphydataw_next_value1 = 1'd0;
reg           dataw_crc_error1_sdphydataw_next_value_ce1 = 1'd0;
reg           dataw_write_error1_sdphydataw_next_value2 = 1'd0;
reg           dataw_write_error1_sdphydataw_next_value_ce2 = 1'd0;
reg     [7:0] dataw_count_sdphydataw_next_value3 = 8'd0;
reg           dataw_count_sdphydataw_next_value_ce3 = 1'd0;
reg     [2:0] builder_soclinux_sdphydatar_state = 3'd0;
reg     [2:0] builder_soclinux_sdphydatar_next_state = 3'd0;
reg     [9:0] datar_count_sdphydatar_next_value0 = 10'd0;
reg           datar_count_sdphydatar_next_value_ce0 = 1'd0;
reg    [31:0] datar_timeout_sdphydatar_next_value1 = 32'd0;
reg           datar_timeout_sdphydatar_next_value_ce1 = 1'd0;
reg           datar_datar_reset_sdphydatar_next_value2 = 1'd0;
reg           datar_datar_reset_sdphydatar_next_value_ce2 = 1'd0;
reg           builder_soclinux_crc16inserter_state = 1'd0;
reg           builder_soclinux_crc16inserter_next_state = 1'd0;
reg     [2:0] sdcore_crc16_inserter_count_crc16inserter_next_value = 3'd0;
reg           sdcore_crc16_inserter_count_crc16inserter_next_value_ce = 1'd0;
reg     [2:0] builder_soclinux_fsm_state = 3'd0;
reg     [2:0] builder_soclinux_fsm_next_state = 3'd0;
reg           sdcore_cmd_done_fsm_next_value0 = 1'd0;
reg           sdcore_cmd_done_fsm_next_value_ce0 = 1'd0;
reg           sdcore_data_done_fsm_next_value1 = 1'd0;
reg           sdcore_data_done_fsm_next_value_ce1 = 1'd0;
reg     [2:0] sdcore_cmd_count_fsm_next_value2 = 3'd0;
reg           sdcore_cmd_count_fsm_next_value_ce2 = 1'd0;
reg    [31:0] sdcore_data_count_fsm_next_value3 = 32'd0;
reg           sdcore_data_count_fsm_next_value_ce3 = 1'd0;
reg           sdcore_cmd_error_fsm_next_value4 = 1'd0;
reg           sdcore_cmd_error_fsm_next_value_ce4 = 1'd0;
reg           sdcore_cmd_timeout_fsm_next_value5 = 1'd0;
reg           sdcore_cmd_timeout_fsm_next_value_ce5 = 1'd0;
reg           sdcore_data_error_fsm_next_value6 = 1'd0;
reg           sdcore_data_error_fsm_next_value_ce6 = 1'd0;
reg           sdcore_data_timeout_fsm_next_value7 = 1'd0;
reg           sdcore_data_timeout_fsm_next_value_ce7 = 1'd0;
reg   [127:0] sdcore_cmd_response_status_fsm_next_value8 = 128'd0;
reg           sdcore_cmd_response_status_fsm_next_value_ce8 = 1'd0;
reg     [1:0] builder_soclinux_sdblock2memdma_state = 2'd0;
reg     [1:0] builder_soclinux_sdblock2memdma_next_state = 2'd0;
reg    [31:0] sdblock2mem_wishbonedmawriter_offset_sdblock2memdma_next_value = 32'd0;
reg           sdblock2mem_wishbonedmawriter_offset_sdblock2memdma_next_value_ce = 1'd0;
reg     [1:0] builder_soclinux_sdmem2blockdma_state = 2'd0;
reg     [1:0] builder_soclinux_sdmem2blockdma_next_state = 2'd0;
reg    [31:0] sdmem2block_dma_offset_sdmem2blockdma_next_value = 32'd0;
reg           sdmem2block_dma_offset_sdmem2blockdma_next_value_ce = 1'd0;
reg     [1:0] builder_soclinux_wishbone2csr_state = 2'd0;
reg     [1:0] builder_soclinux_wishbone2csr_next_state = 2'd0;
reg    [31:0] builder_soclinux_dat_w_wishbone2csr_next_value0 = 32'd0;
reg           builder_soclinux_dat_w_wishbone2csr_next_value_ce0 = 1'd0;
reg    [13:0] builder_soclinux_adr_wishbone2csr_next_value1 = 14'd0;
reg           builder_soclinux_adr_wishbone2csr_next_value_ce1 = 1'd0;
reg           builder_soclinux_we_wishbone2csr_next_value2 = 1'd0;
reg           builder_soclinux_we_wishbone2csr_next_value_ce2 = 1'd0;
reg    [31:0] builder_rhs_array_muxed0 = 32'd0;
reg    [31:0] builder_rhs_array_muxed1 = 32'd0;
reg     [3:0] builder_rhs_array_muxed2 = 4'd0;
reg           builder_rhs_array_muxed3 = 1'd0;
reg           builder_rhs_array_muxed4 = 1'd0;
reg           builder_rhs_array_muxed5 = 1'd0;
reg     [2:0] builder_rhs_array_muxed6 = 3'd0;
reg     [1:0] builder_rhs_array_muxed7 = 2'd0;
reg           builder_rhs_array_muxed8 = 1'd0;
reg    [13:0] builder_rhs_array_muxed9 = 14'd0;
reg     [2:0] builder_rhs_array_muxed10 = 3'd0;
reg           builder_rhs_array_muxed11 = 1'd0;
reg           builder_rhs_array_muxed12 = 1'd0;
reg           builder_rhs_array_muxed13 = 1'd0;
reg           builder_t_array_muxed0 = 1'd0;
reg           builder_t_array_muxed1 = 1'd0;
reg           builder_t_array_muxed2 = 1'd0;
reg           builder_rhs_array_muxed14 = 1'd0;
reg    [13:0] builder_rhs_array_muxed15 = 14'd0;
reg     [2:0] builder_rhs_array_muxed16 = 3'd0;
reg           builder_rhs_array_muxed17 = 1'd0;
reg           builder_rhs_array_muxed18 = 1'd0;
reg           builder_rhs_array_muxed19 = 1'd0;
reg           builder_t_array_muxed3 = 1'd0;
reg           builder_t_array_muxed4 = 1'd0;
reg           builder_t_array_muxed5 = 1'd0;
reg    [20:0] builder_rhs_array_muxed20 = 21'd0;
reg           builder_rhs_array_muxed21 = 1'd0;
reg           builder_rhs_array_muxed22 = 1'd0;
reg    [20:0] builder_rhs_array_muxed23 = 21'd0;
reg           builder_rhs_array_muxed24 = 1'd0;
reg           builder_rhs_array_muxed25 = 1'd0;
reg    [20:0] builder_rhs_array_muxed26 = 21'd0;
reg           builder_rhs_array_muxed27 = 1'd0;
reg           builder_rhs_array_muxed28 = 1'd0;
reg    [20:0] builder_rhs_array_muxed29 = 21'd0;
reg           builder_rhs_array_muxed30 = 1'd0;
reg           builder_rhs_array_muxed31 = 1'd0;
reg    [20:0] builder_rhs_array_muxed32 = 21'd0;
reg           builder_rhs_array_muxed33 = 1'd0;
reg           builder_rhs_array_muxed34 = 1'd0;
reg    [20:0] builder_rhs_array_muxed35 = 21'd0;
reg           builder_rhs_array_muxed36 = 1'd0;
reg           builder_rhs_array_muxed37 = 1'd0;
reg    [20:0] builder_rhs_array_muxed38 = 21'd0;
reg           builder_rhs_array_muxed39 = 1'd0;
reg           builder_rhs_array_muxed40 = 1'd0;
reg    [20:0] builder_rhs_array_muxed41 = 21'd0;
reg           builder_rhs_array_muxed42 = 1'd0;
reg           builder_rhs_array_muxed43 = 1'd0;
reg     [2:0] builder_array_muxed0 = 3'd0;
reg    [13:0] builder_array_muxed1 = 14'd0;
reg           builder_array_muxed2 = 1'd0;
reg           builder_array_muxed3 = 1'd0;
reg           builder_array_muxed4 = 1'd0;
reg           builder_array_muxed5 = 1'd0;
reg           builder_array_muxed6 = 1'd0;
reg     [2:0] builder_array_muxed7 = 3'd0;
reg    [13:0] builder_array_muxed8 = 14'd0;
reg           builder_array_muxed9 = 1'd0;
reg           builder_array_muxed10 = 1'd0;
reg           builder_array_muxed11 = 1'd0;
reg           builder_array_muxed12 = 1'd0;
reg           builder_array_muxed13 = 1'd0;
reg     [2:0] builder_array_muxed14 = 3'd0;
reg    [13:0] builder_array_muxed15 = 14'd0;
reg           builder_array_muxed16 = 1'd0;
reg           builder_array_muxed17 = 1'd0;
reg           builder_array_muxed18 = 1'd0;
reg           builder_array_muxed19 = 1'd0;
reg           builder_array_muxed20 = 1'd0;
reg     [2:0] builder_array_muxed21 = 3'd0;
reg    [13:0] builder_array_muxed22 = 14'd0;
reg           builder_array_muxed23 = 1'd0;
reg           builder_array_muxed24 = 1'd0;
reg           builder_array_muxed25 = 1'd0;
reg           builder_array_muxed26 = 1'd0;
reg           builder_array_muxed27 = 1'd0;
wire          builder_impl_xilinxasyncresetsynchronizerimpl0;
wire          builder_impl_xilinxasyncresetsynchronizerimpl0_rst_meta;
wire          builder_impl_xilinxasyncresetsynchronizerimpl1;
wire          builder_impl_xilinxasyncresetsynchronizerimpl1_rst_meta;
wire          builder_impl_xilinxasyncresetsynchronizerimpl2;
wire          builder_impl_xilinxasyncresetsynchronizerimpl2_rst_meta;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg           builder_impl_regs0 = 1'd0;
(* async_reg = "true", dont_touch = "true" *)
reg           builder_impl_regs1 = 1'd0;
wire          builder_impl_xilinxsdrtristateimpl0__o;
wire          builder_impl_xilinxsdrtristateimpl0_oe_n;
wire          builder_impl_xilinxsdrtristateimpl0__i;
wire          builder_impl_xilinxsdrtristateimpl1__o;
wire          builder_impl_xilinxsdrtristateimpl1_oe_n;
wire          builder_impl_xilinxsdrtristateimpl1__i;
wire          builder_impl_xilinxsdrtristateimpl2__o;
wire          builder_impl_xilinxsdrtristateimpl2_oe_n;
wire          builder_impl_xilinxsdrtristateimpl2__i;
wire          builder_impl_xilinxsdrtristateimpl3__o;
wire          builder_impl_xilinxsdrtristateimpl3_oe_n;
wire          builder_impl_xilinxsdrtristateimpl3__i;
wire          builder_impl_xilinxsdrtristateimpl4__o;
wire          builder_impl_xilinxsdrtristateimpl4_oe_n;
wire          builder_impl_xilinxsdrtristateimpl4__i;
wire          builder_impl0;
wire          builder_impl1;
wire          builder_impl2;
wire          builder_impl3;
wire          builder_impl4;

//------------------------------------------------------------------------------
// Combinatorial Logic
//------------------------------------------------------------------------------

assign main_soclinux_reset = (main_soclinux_soc_rst | main_soclinux_cpu_rst);
assign sdblock2mem_sink_sink_valid0 = sdcore_source_source_valid0;
assign sdcore_source_source_ready0 = sdblock2mem_sink_sink_ready0;
assign sdblock2mem_sink_sink_first = sdcore_source_source_first0;
assign sdblock2mem_sink_sink_last0 = sdcore_source_source_last0;
assign sdblock2mem_sink_sink_payload_data0 = sdcore_source_source_payload_data0;
assign sdcore_sink_sink_valid0 = sdmem2block_source_source_valid;
assign sdmem2block_source_source_ready = sdcore_sink_sink_ready0;
assign sdcore_sink_sink_first0 = sdmem2block_source_source_first;
assign sdcore_sink_sink_last0 = sdmem2block_source_source_last;
assign sdcore_sink_sink_payload_data0 = sdmem2block_source_source_payload_data;
assign block2mem_dma_trigger = sdblock2mem_irq;
assign mem2block_dma_trigger = sdmem2block_irq;
assign card_detect_trigger = card_detect_irq;
assign cmd_done_trigger = sdcore_csrfield_done0;
always @(*) begin
    main_crg_rst <= 1'd0;
    if (main_soclinux_soc_rst) begin
        main_crg_rst <= 1'd1;
    end
end
assign main_soclinux_bus_error = builder_error;
always @(*) begin
    main_soclinux_interrupt <= 32'd0;
    main_soclinux_interrupt[2] <= sdirq_irq;
    main_soclinux_interrupt[1] <= main_soclinux_timer_irq;
    main_soclinux_interrupt[0] <= main_soclinux_uart_irq;
end
assign main_crg_reset = (cpu_reset | main_crg_rst);
assign sys_clk = main_crg_clkout_buf0;
assign sys_gceclk = main_crg_gceclkout_buf0;
assign sys4x_clk = main_crg_clkout_buf1;
assign idelay_clk = main_crg_clkout_buf2;
assign builder_shared_adr = builder_rhs_array_muxed0;
assign builder_shared_dat_w = builder_rhs_array_muxed1;
assign builder_shared_sel = builder_rhs_array_muxed2;
assign builder_shared_cyc = builder_rhs_array_muxed3;
assign builder_shared_stb = builder_rhs_array_muxed4;
assign builder_shared_we = builder_rhs_array_muxed5;
assign builder_shared_cti = builder_rhs_array_muxed6;
assign builder_shared_bte = builder_rhs_array_muxed7;
assign main_soclinux_pbus_dat_r = builder_shared_dat_r;
assign interface0_bus_dat_r = builder_shared_dat_r;
assign interface1_bus_dat_r = builder_shared_dat_r;
assign main_soclinux_pbus_ack = (builder_shared_ack & (builder_grant == 1'd0));
assign interface0_bus_ack = (builder_shared_ack & (builder_grant == 1'd1));
assign interface1_bus_ack = (builder_shared_ack & (builder_grant == 2'd2));
assign main_soclinux_pbus_err = (builder_shared_err & (builder_grant == 1'd0));
assign interface0_bus_err = (builder_shared_err & (builder_grant == 1'd1));
assign interface1_bus_err = (builder_shared_err & (builder_grant == 2'd2));
assign builder_request = {interface1_bus_cyc, interface0_bus_cyc, main_soclinux_pbus_cyc};
always @(*) begin
    builder_slave_sel <= 6'd0;
    builder_slave_sel[0] <= (builder_shared_adr[29:20] == 10'd963);
    builder_slave_sel[1] <= (builder_shared_adr[29:14] == 16'd61441);
    builder_slave_sel[2] <= (builder_shared_adr[29:15] == 1'd0);
    builder_slave_sel[3] <= (builder_shared_adr[29:11] == 16'd32768);
    builder_slave_sel[4] <= (builder_shared_adr[29:27] == 2'd2);
    builder_slave_sel[5] <= (builder_shared_adr[29:14] == 16'd61440);
end
assign main_soclinux_plicbus_adr = builder_shared_adr;
assign main_soclinux_plicbus_dat_w = builder_shared_dat_w;
assign main_soclinux_plicbus_sel = builder_shared_sel;
assign main_soclinux_plicbus_stb = builder_shared_stb;
assign main_soclinux_plicbus_we = builder_shared_we;
assign main_soclinux_plicbus_cti = builder_shared_cti;
assign main_soclinux_plicbus_bte = builder_shared_bte;
assign main_soclinux_clintbus_adr = builder_shared_adr;
assign main_soclinux_clintbus_dat_w = builder_shared_dat_w;
assign main_soclinux_clintbus_sel = builder_shared_sel;
assign main_soclinux_clintbus_stb = builder_shared_stb;
assign main_soclinux_clintbus_we = builder_shared_we;
assign main_soclinux_clintbus_cti = builder_shared_cti;
assign main_soclinux_clintbus_bte = builder_shared_bte;
assign main_soclinux_soclinux_ram_bus_adr = builder_shared_adr;
assign main_soclinux_soclinux_ram_bus_dat_w = builder_shared_dat_w;
assign main_soclinux_soclinux_ram_bus_sel = builder_shared_sel;
assign main_soclinux_soclinux_ram_bus_stb = builder_shared_stb;
assign main_soclinux_soclinux_ram_bus_we = builder_shared_we;
assign main_soclinux_soclinux_ram_bus_cti = builder_shared_cti;
assign main_soclinux_soclinux_ram_bus_bte = builder_shared_bte;
assign main_soclinux_ram_bus_ram_bus_adr = builder_shared_adr;
assign main_soclinux_ram_bus_ram_bus_dat_w = builder_shared_dat_w;
assign main_soclinux_ram_bus_ram_bus_sel = builder_shared_sel;
assign main_soclinux_ram_bus_ram_bus_stb = builder_shared_stb;
assign main_soclinux_ram_bus_ram_bus_we = builder_shared_we;
assign main_soclinux_ram_bus_ram_bus_cti = builder_shared_cti;
assign main_soclinux_ram_bus_ram_bus_bte = builder_shared_bte;
assign main_soclinux_wb_sdram_adr = builder_shared_adr;
assign main_soclinux_wb_sdram_dat_w = builder_shared_dat_w;
assign main_soclinux_wb_sdram_sel = builder_shared_sel;
assign main_soclinux_wb_sdram_stb = builder_shared_stb;
assign main_soclinux_wb_sdram_we = builder_shared_we;
assign main_soclinux_wb_sdram_cti = builder_shared_cti;
assign main_soclinux_wb_sdram_bte = builder_shared_bte;
assign builder_soclinux_wishbone_adr = builder_shared_adr;
assign builder_soclinux_wishbone_dat_w = builder_shared_dat_w;
assign builder_soclinux_wishbone_sel = builder_shared_sel;
assign builder_soclinux_wishbone_stb = builder_shared_stb;
assign builder_soclinux_wishbone_we = builder_shared_we;
assign builder_soclinux_wishbone_cti = builder_shared_cti;
assign builder_soclinux_wishbone_bte = builder_shared_bte;
assign main_soclinux_plicbus_cyc = (builder_shared_cyc & builder_slave_sel[0]);
assign main_soclinux_clintbus_cyc = (builder_shared_cyc & builder_slave_sel[1]);
assign main_soclinux_soclinux_ram_bus_cyc = (builder_shared_cyc & builder_slave_sel[2]);
assign main_soclinux_ram_bus_ram_bus_cyc = (builder_shared_cyc & builder_slave_sel[3]);
assign main_soclinux_wb_sdram_cyc = (builder_shared_cyc & builder_slave_sel[4]);
assign builder_soclinux_wishbone_cyc = (builder_shared_cyc & builder_slave_sel[5]);
assign builder_shared_err = (((((main_soclinux_plicbus_err | main_soclinux_clintbus_err) | main_soclinux_soclinux_ram_bus_err) | main_soclinux_ram_bus_ram_bus_err) | main_soclinux_wb_sdram_err) | builder_soclinux_wishbone_err);
assign builder_wait = ((builder_shared_stb & builder_shared_cyc) & (~builder_shared_ack));
always @(*) begin
    builder_error <= 1'd0;
    builder_shared_dat_r <= 32'd0;
    builder_shared_ack <= 1'd0;
    builder_shared_ack <= (((((main_soclinux_plicbus_ack | main_soclinux_clintbus_ack) | main_soclinux_soclinux_ram_bus_ack) | main_soclinux_ram_bus_ram_bus_ack) | main_soclinux_wb_sdram_ack) | builder_soclinux_wishbone_ack);
    builder_shared_dat_r <= (((((({32{builder_slave_sel_r[0]}} & main_soclinux_plicbus_dat_r) | ({32{builder_slave_sel_r[1]}} & main_soclinux_clintbus_dat_r)) | ({32{builder_slave_sel_r[2]}} & main_soclinux_soclinux_ram_bus_dat_r)) | ({32{builder_slave_sel_r[3]}} & main_soclinux_ram_bus_ram_bus_dat_r)) | ({32{builder_slave_sel_r[4]}} & main_soclinux_wb_sdram_dat_r)) | ({32{builder_slave_sel_r[5]}} & builder_soclinux_wishbone_dat_r));
    if (builder_done) begin
        builder_shared_dat_r <= 32'd4294967295;
        builder_shared_ack <= 1'd1;
        builder_error <= 1'd1;
    end
end
assign builder_done = (builder_count == 1'd0);
assign main_soclinux_bus_errors_status = main_soclinux_bus_errors;
always @(*) begin
    main_soclinux_soc_rst <= 1'd0;
    if (main_soclinux_reset_re) begin
        main_soclinux_soc_rst <= main_soclinux_reset_storage[0];
    end
end
assign main_soclinux_cpu_rst = main_soclinux_reset_storage[1];
assign builder_csr_bankarray_csrbank0_reset0_w = main_soclinux_reset_storage[1:0];
assign builder_csr_bankarray_csrbank0_scratch0_w = main_soclinux_scratch_storage[31:0];
assign builder_csr_bankarray_csrbank0_bus_errors_w = main_soclinux_bus_errors_status[31:0];
assign main_soclinux_bus_errors_we = builder_csr_bankarray_csrbank0_bus_errors_we;
assign main_soclinux_soclinux_adr = main_soclinux_soclinux_ram_bus_adr[14:0];
assign main_soclinux_soclinux_ram_bus_dat_r = main_soclinux_soclinux_dat_r;
always @(*) begin
    main_soclinux_ram_we <= 4'd0;
    main_soclinux_ram_we[0] <= (((main_soclinux_ram_bus_ram_bus_cyc & main_soclinux_ram_bus_ram_bus_stb) & main_soclinux_ram_bus_ram_bus_we) & main_soclinux_ram_bus_ram_bus_sel[0]);
    main_soclinux_ram_we[1] <= (((main_soclinux_ram_bus_ram_bus_cyc & main_soclinux_ram_bus_ram_bus_stb) & main_soclinux_ram_bus_ram_bus_we) & main_soclinux_ram_bus_ram_bus_sel[1]);
    main_soclinux_ram_we[2] <= (((main_soclinux_ram_bus_ram_bus_cyc & main_soclinux_ram_bus_ram_bus_stb) & main_soclinux_ram_bus_ram_bus_we) & main_soclinux_ram_bus_ram_bus_sel[2]);
    main_soclinux_ram_we[3] <= (((main_soclinux_ram_bus_ram_bus_cyc & main_soclinux_ram_bus_ram_bus_stb) & main_soclinux_ram_bus_ram_bus_we) & main_soclinux_ram_bus_ram_bus_sel[3]);
end
assign main_soclinux_ram_adr = main_soclinux_ram_bus_ram_bus_adr[10:0];
assign main_soclinux_ram_bus_ram_bus_dat_r = main_soclinux_ram_dat_r;
assign main_soclinux_ram_dat_w = main_soclinux_ram_bus_ram_bus_dat_w;
always @(*) begin
    main_soclinux_serial_tx_rs232phytx_next_value1 <= 1'd0;
    main_soclinux_serial_tx_rs232phytx_next_value_ce1 <= 1'd0;
    main_soclinux_tx_data_rs232phytx_next_value2 <= 8'd0;
    main_soclinux_tx_sink_ready <= 1'd0;
    main_soclinux_tx_data_rs232phytx_next_value_ce2 <= 1'd0;
    main_soclinux_tx_enable <= 1'd0;
    builder_soclinux_rs232phytx_next_state <= 1'd0;
    main_soclinux_tx_count_rs232phytx_next_value0 <= 4'd0;
    main_soclinux_tx_count_rs232phytx_next_value_ce0 <= 1'd0;
    builder_soclinux_rs232phytx_next_state <= builder_soclinux_rs232phytx_state;
    case (builder_soclinux_rs232phytx_state)
        1'd1: begin
            main_soclinux_tx_enable <= 1'd1;
            if (main_soclinux_tx_tick) begin
                main_soclinux_serial_tx_rs232phytx_next_value1 <= main_soclinux_tx_data;
                main_soclinux_serial_tx_rs232phytx_next_value_ce1 <= 1'd1;
                main_soclinux_tx_count_rs232phytx_next_value0 <= (main_soclinux_tx_count + 1'd1);
                main_soclinux_tx_count_rs232phytx_next_value_ce0 <= 1'd1;
                main_soclinux_tx_data_rs232phytx_next_value2 <= {1'd1, main_soclinux_tx_data[7:1]};
                main_soclinux_tx_data_rs232phytx_next_value_ce2 <= 1'd1;
                if ((main_soclinux_tx_count == 4'd9)) begin
                    main_soclinux_tx_sink_ready <= 1'd1;
                    builder_soclinux_rs232phytx_next_state <= 1'd0;
                end
            end
        end
        default: begin
            main_soclinux_tx_count_rs232phytx_next_value0 <= 1'd0;
            main_soclinux_tx_count_rs232phytx_next_value_ce0 <= 1'd1;
            main_soclinux_serial_tx_rs232phytx_next_value1 <= 1'd1;
            main_soclinux_serial_tx_rs232phytx_next_value_ce1 <= 1'd1;
            if (main_soclinux_tx_sink_valid) begin
                main_soclinux_serial_tx_rs232phytx_next_value1 <= 1'd0;
                main_soclinux_serial_tx_rs232phytx_next_value_ce1 <= 1'd1;
                main_soclinux_tx_data_rs232phytx_next_value2 <= main_soclinux_tx_sink_payload_data;
                main_soclinux_tx_data_rs232phytx_next_value_ce2 <= 1'd1;
                builder_soclinux_rs232phytx_next_state <= 1'd1;
            end
        end
    endcase
end
always @(*) begin
    main_soclinux_rx_count_rs232phyrx_next_value_ce0 <= 1'd0;
    main_soclinux_rx_data_rs232phyrx_next_value1 <= 8'd0;
    main_soclinux_rx_data_rs232phyrx_next_value_ce1 <= 1'd0;
    main_soclinux_rx_source_valid <= 1'd0;
    main_soclinux_rx_source_payload_data <= 8'd0;
    main_soclinux_rx_enable <= 1'd0;
    builder_soclinux_rs232phyrx_next_state <= 1'd0;
    main_soclinux_rx_count_rs232phyrx_next_value0 <= 4'd0;
    builder_soclinux_rs232phyrx_next_state <= builder_soclinux_rs232phyrx_state;
    case (builder_soclinux_rs232phyrx_state)
        1'd1: begin
            main_soclinux_rx_enable <= 1'd1;
            if (main_soclinux_rx_tick) begin
                main_soclinux_rx_count_rs232phyrx_next_value0 <= (main_soclinux_rx_count + 1'd1);
                main_soclinux_rx_count_rs232phyrx_next_value_ce0 <= 1'd1;
                main_soclinux_rx_data_rs232phyrx_next_value1 <= {main_soclinux_rx_rx, main_soclinux_rx_data[7:1]};
                main_soclinux_rx_data_rs232phyrx_next_value_ce1 <= 1'd1;
                if ((main_soclinux_rx_count == 4'd9)) begin
                    main_soclinux_rx_source_valid <= (main_soclinux_rx_rx == 1'd1);
                    main_soclinux_rx_source_payload_data <= main_soclinux_rx_data;
                    builder_soclinux_rs232phyrx_next_state <= 1'd0;
                end
            end
        end
        default: begin
            main_soclinux_rx_count_rs232phyrx_next_value0 <= 1'd0;
            main_soclinux_rx_count_rs232phyrx_next_value_ce0 <= 1'd1;
            if (((main_soclinux_rx_rx == 1'd0) & (main_soclinux_rx_rx_d == 1'd1))) begin
                builder_soclinux_rs232phyrx_next_state <= 1'd1;
            end
        end
    endcase
end
assign main_soclinux_uart_uart_sink_valid = main_soclinux_rx_source_valid;
assign main_soclinux_rx_source_ready = main_soclinux_uart_uart_sink_ready;
assign main_soclinux_uart_uart_sink_first = main_soclinux_rx_source_first;
assign main_soclinux_uart_uart_sink_last = main_soclinux_rx_source_last;
assign main_soclinux_uart_uart_sink_payload_data = main_soclinux_rx_source_payload_data;
assign main_soclinux_tx_sink_valid = main_soclinux_uart_uart_source_valid;
assign main_soclinux_uart_uart_source_ready = main_soclinux_tx_sink_ready;
assign main_soclinux_tx_sink_first = main_soclinux_uart_uart_source_first;
assign main_soclinux_tx_sink_last = main_soclinux_uart_uart_source_last;
assign main_soclinux_tx_sink_payload_data = main_soclinux_uart_uart_source_payload_data;
assign main_soclinux_uart_tx_fifo_sink_valid = main_soclinux_uart_rxtx_re;
assign main_soclinux_uart_tx_fifo_sink_payload_data = main_soclinux_uart_rxtx_r;
assign main_soclinux_uart_uart_source_valid = main_soclinux_uart_tx_fifo_source_valid;
assign main_soclinux_uart_tx_fifo_source_ready = main_soclinux_uart_uart_source_ready;
assign main_soclinux_uart_uart_source_first = main_soclinux_uart_tx_fifo_source_first;
assign main_soclinux_uart_uart_source_last = main_soclinux_uart_tx_fifo_source_last;
assign main_soclinux_uart_uart_source_payload_data = main_soclinux_uart_tx_fifo_source_payload_data;
assign main_soclinux_uart_txfull_status = (~main_soclinux_uart_tx_fifo_sink_ready);
assign main_soclinux_uart_txempty_status = (~main_soclinux_uart_tx_fifo_source_valid);
assign main_soclinux_uart_tx_trigger = main_soclinux_uart_tx_fifo_sink_ready;
assign main_soclinux_uart_rx_fifo_sink_valid = main_soclinux_uart_uart_sink_valid;
assign main_soclinux_uart_uart_sink_ready = main_soclinux_uart_rx_fifo_sink_ready;
assign main_soclinux_uart_rx_fifo_sink_first = main_soclinux_uart_uart_sink_first;
assign main_soclinux_uart_rx_fifo_sink_last = main_soclinux_uart_uart_sink_last;
assign main_soclinux_uart_rx_fifo_sink_payload_data = main_soclinux_uart_uart_sink_payload_data;
assign main_soclinux_uart_rxtx_w = main_soclinux_uart_rx_fifo_source_payload_data;
assign main_soclinux_uart_rx_fifo_source_ready = (main_soclinux_uart_rx_clear | (1'd0 & main_soclinux_uart_rxtx_we));
assign main_soclinux_uart_rxempty_status = (~main_soclinux_uart_rx_fifo_source_valid);
assign main_soclinux_uart_rxfull_status = (~main_soclinux_uart_rx_fifo_sink_ready);
assign main_soclinux_uart_rx_trigger = main_soclinux_uart_rx_fifo_source_valid;
assign main_soclinux_uart_tx0 = main_soclinux_uart_tx_status;
assign main_soclinux_uart_tx1 = main_soclinux_uart_tx_pending;
always @(*) begin
    main_soclinux_uart_tx_clear <= 1'd0;
    if ((main_soclinux_uart_pending_re & main_soclinux_uart_pending_r[0])) begin
        main_soclinux_uart_tx_clear <= 1'd1;
    end
end
assign main_soclinux_uart_rx0 = main_soclinux_uart_rx_status;
assign main_soclinux_uart_rx1 = main_soclinux_uart_rx_pending;
always @(*) begin
    main_soclinux_uart_rx_clear <= 1'd0;
    if ((main_soclinux_uart_pending_re & main_soclinux_uart_pending_r[1])) begin
        main_soclinux_uart_rx_clear <= 1'd1;
    end
end
assign main_soclinux_uart_irq = ((main_soclinux_uart_pending_status[0] & main_soclinux_uart_enable_storage[0]) | (main_soclinux_uart_pending_status[1] & main_soclinux_uart_enable_storage[1]));
assign main_soclinux_uart_tx_status = main_soclinux_uart_tx_trigger;
assign main_soclinux_uart_rx_status = main_soclinux_uart_rx_trigger;
assign main_soclinux_uart_tx_fifo_syncfifo_din = {main_soclinux_uart_tx_fifo_fifo_in_last, main_soclinux_uart_tx_fifo_fifo_in_first, main_soclinux_uart_tx_fifo_fifo_in_payload_data};
assign {main_soclinux_uart_tx_fifo_fifo_out_last, main_soclinux_uart_tx_fifo_fifo_out_first, main_soclinux_uart_tx_fifo_fifo_out_payload_data} = main_soclinux_uart_tx_fifo_syncfifo_dout;
assign main_soclinux_uart_tx_fifo_sink_ready = main_soclinux_uart_tx_fifo_syncfifo_writable;
assign main_soclinux_uart_tx_fifo_syncfifo_we = main_soclinux_uart_tx_fifo_sink_valid;
assign main_soclinux_uart_tx_fifo_fifo_in_first = main_soclinux_uart_tx_fifo_sink_first;
assign main_soclinux_uart_tx_fifo_fifo_in_last = main_soclinux_uart_tx_fifo_sink_last;
assign main_soclinux_uart_tx_fifo_fifo_in_payload_data = main_soclinux_uart_tx_fifo_sink_payload_data;
assign main_soclinux_uart_tx_fifo_source_valid = main_soclinux_uart_tx_fifo_readable;
assign main_soclinux_uart_tx_fifo_source_first = main_soclinux_uart_tx_fifo_fifo_out_first;
assign main_soclinux_uart_tx_fifo_source_last = main_soclinux_uart_tx_fifo_fifo_out_last;
assign main_soclinux_uart_tx_fifo_source_payload_data = main_soclinux_uart_tx_fifo_fifo_out_payload_data;
assign main_soclinux_uart_tx_fifo_re = main_soclinux_uart_tx_fifo_source_ready;
assign main_soclinux_uart_tx_fifo_syncfifo_re = (main_soclinux_uart_tx_fifo_syncfifo_readable & ((~main_soclinux_uart_tx_fifo_readable) | main_soclinux_uart_tx_fifo_re));
assign main_soclinux_uart_tx_fifo_level1 = (main_soclinux_uart_tx_fifo_level0 + main_soclinux_uart_tx_fifo_readable);
always @(*) begin
    main_soclinux_uart_tx_fifo_wrport_adr <= 18'd0;
    if (main_soclinux_uart_tx_fifo_replace) begin
        main_soclinux_uart_tx_fifo_wrport_adr <= (main_soclinux_uart_tx_fifo_produce - 1'd1);
    end else begin
        main_soclinux_uart_tx_fifo_wrport_adr <= main_soclinux_uart_tx_fifo_produce;
    end
end
assign main_soclinux_uart_tx_fifo_wrport_dat_w = main_soclinux_uart_tx_fifo_syncfifo_din;
assign main_soclinux_uart_tx_fifo_wrport_we = (main_soclinux_uart_tx_fifo_syncfifo_we & (main_soclinux_uart_tx_fifo_syncfifo_writable | main_soclinux_uart_tx_fifo_replace));
assign main_soclinux_uart_tx_fifo_do_read = (main_soclinux_uart_tx_fifo_syncfifo_readable & main_soclinux_uart_tx_fifo_syncfifo_re);
assign main_soclinux_uart_tx_fifo_rdport_adr = main_soclinux_uart_tx_fifo_consume;
assign main_soclinux_uart_tx_fifo_syncfifo_dout = main_soclinux_uart_tx_fifo_rdport_dat_r;
assign main_soclinux_uart_tx_fifo_rdport_re = main_soclinux_uart_tx_fifo_do_read;
assign main_soclinux_uart_tx_fifo_syncfifo_writable = (main_soclinux_uart_tx_fifo_level0 != 19'd262144);
assign main_soclinux_uart_tx_fifo_syncfifo_readable = (main_soclinux_uart_tx_fifo_level0 != 1'd0);
assign main_soclinux_uart_rx_fifo_syncfifo_din = {main_soclinux_uart_rx_fifo_fifo_in_last, main_soclinux_uart_rx_fifo_fifo_in_first, main_soclinux_uart_rx_fifo_fifo_in_payload_data};
assign {main_soclinux_uart_rx_fifo_fifo_out_last, main_soclinux_uart_rx_fifo_fifo_out_first, main_soclinux_uart_rx_fifo_fifo_out_payload_data} = main_soclinux_uart_rx_fifo_syncfifo_dout;
assign main_soclinux_uart_rx_fifo_sink_ready = main_soclinux_uart_rx_fifo_syncfifo_writable;
assign main_soclinux_uart_rx_fifo_syncfifo_we = main_soclinux_uart_rx_fifo_sink_valid;
assign main_soclinux_uart_rx_fifo_fifo_in_first = main_soclinux_uart_rx_fifo_sink_first;
assign main_soclinux_uart_rx_fifo_fifo_in_last = main_soclinux_uart_rx_fifo_sink_last;
assign main_soclinux_uart_rx_fifo_fifo_in_payload_data = main_soclinux_uart_rx_fifo_sink_payload_data;
assign main_soclinux_uart_rx_fifo_source_valid = main_soclinux_uart_rx_fifo_readable;
assign main_soclinux_uart_rx_fifo_source_first = main_soclinux_uart_rx_fifo_fifo_out_first;
assign main_soclinux_uart_rx_fifo_source_last = main_soclinux_uart_rx_fifo_fifo_out_last;
assign main_soclinux_uart_rx_fifo_source_payload_data = main_soclinux_uart_rx_fifo_fifo_out_payload_data;
assign main_soclinux_uart_rx_fifo_re = main_soclinux_uart_rx_fifo_source_ready;
assign main_soclinux_uart_rx_fifo_syncfifo_re = (main_soclinux_uart_rx_fifo_syncfifo_readable & ((~main_soclinux_uart_rx_fifo_readable) | main_soclinux_uart_rx_fifo_re));
assign main_soclinux_uart_rx_fifo_level1 = (main_soclinux_uart_rx_fifo_level0 + main_soclinux_uart_rx_fifo_readable);
always @(*) begin
    main_soclinux_uart_rx_fifo_wrport_adr <= 18'd0;
    if (main_soclinux_uart_rx_fifo_replace) begin
        main_soclinux_uart_rx_fifo_wrport_adr <= (main_soclinux_uart_rx_fifo_produce - 1'd1);
    end else begin
        main_soclinux_uart_rx_fifo_wrport_adr <= main_soclinux_uart_rx_fifo_produce;
    end
end
assign main_soclinux_uart_rx_fifo_wrport_dat_w = main_soclinux_uart_rx_fifo_syncfifo_din;
assign main_soclinux_uart_rx_fifo_wrport_we = (main_soclinux_uart_rx_fifo_syncfifo_we & (main_soclinux_uart_rx_fifo_syncfifo_writable | main_soclinux_uart_rx_fifo_replace));
assign main_soclinux_uart_rx_fifo_do_read = (main_soclinux_uart_rx_fifo_syncfifo_readable & main_soclinux_uart_rx_fifo_syncfifo_re);
assign main_soclinux_uart_rx_fifo_rdport_adr = main_soclinux_uart_rx_fifo_consume;
assign main_soclinux_uart_rx_fifo_syncfifo_dout = main_soclinux_uart_rx_fifo_rdport_dat_r;
assign main_soclinux_uart_rx_fifo_rdport_re = main_soclinux_uart_rx_fifo_do_read;
assign main_soclinux_uart_rx_fifo_syncfifo_writable = (main_soclinux_uart_rx_fifo_level0 != 19'd262144);
assign main_soclinux_uart_rx_fifo_syncfifo_readable = (main_soclinux_uart_rx_fifo_level0 != 1'd0);
assign main_soclinux_timer_zero_trigger = (main_soclinux_timer_value == 1'd0);
assign main_soclinux_timer_zero0 = main_soclinux_timer_zero_status;
assign main_soclinux_timer_zero1 = main_soclinux_timer_zero_pending;
always @(*) begin
    main_soclinux_timer_zero_clear <= 1'd0;
    if ((main_soclinux_timer_pending_re & main_soclinux_timer_pending_r)) begin
        main_soclinux_timer_zero_clear <= 1'd1;
    end
end
assign main_soclinux_timer_irq = (main_soclinux_timer_pending_status & main_soclinux_timer_enable_storage);
assign main_soclinux_timer_zero_status = main_soclinux_timer_zero_trigger;
assign ddram_ba = main_v7ddrphy_pads_ba;
assign main_v7ddrphy_dqs_oe_delay_tappeddelayline = ((main_v7ddrphy_dqs_preamble | main_v7ddrphy_dqs_oe) | main_v7ddrphy_dqs_postamble);
assign main_v7ddrphy_dq_oe_delay_tappeddelayline = ((main_v7ddrphy_dqs_preamble | main_v7ddrphy_dq_oe) | main_v7ddrphy_dqs_postamble);
always @(*) begin
    main_v7ddrphy_dfi_p0_rddata <= 64'd0;
    main_v7ddrphy_dfi_p0_rddata[0] <= main_v7ddrphy_bitslip04[0];
    main_v7ddrphy_dfi_p0_rddata[32] <= main_v7ddrphy_bitslip04[1];
    main_v7ddrphy_dfi_p0_rddata[1] <= main_v7ddrphy_bitslip14[0];
    main_v7ddrphy_dfi_p0_rddata[33] <= main_v7ddrphy_bitslip14[1];
    main_v7ddrphy_dfi_p0_rddata[2] <= main_v7ddrphy_bitslip24[0];
    main_v7ddrphy_dfi_p0_rddata[34] <= main_v7ddrphy_bitslip24[1];
    main_v7ddrphy_dfi_p0_rddata[3] <= main_v7ddrphy_bitslip34[0];
    main_v7ddrphy_dfi_p0_rddata[35] <= main_v7ddrphy_bitslip34[1];
    main_v7ddrphy_dfi_p0_rddata[4] <= main_v7ddrphy_bitslip42[0];
    main_v7ddrphy_dfi_p0_rddata[36] <= main_v7ddrphy_bitslip42[1];
    main_v7ddrphy_dfi_p0_rddata[5] <= main_v7ddrphy_bitslip52[0];
    main_v7ddrphy_dfi_p0_rddata[37] <= main_v7ddrphy_bitslip52[1];
    main_v7ddrphy_dfi_p0_rddata[6] <= main_v7ddrphy_bitslip62[0];
    main_v7ddrphy_dfi_p0_rddata[38] <= main_v7ddrphy_bitslip62[1];
    main_v7ddrphy_dfi_p0_rddata[7] <= main_v7ddrphy_bitslip72[0];
    main_v7ddrphy_dfi_p0_rddata[39] <= main_v7ddrphy_bitslip72[1];
    main_v7ddrphy_dfi_p0_rddata[8] <= main_v7ddrphy_bitslip82[0];
    main_v7ddrphy_dfi_p0_rddata[40] <= main_v7ddrphy_bitslip82[1];
    main_v7ddrphy_dfi_p0_rddata[9] <= main_v7ddrphy_bitslip92[0];
    main_v7ddrphy_dfi_p0_rddata[41] <= main_v7ddrphy_bitslip92[1];
    main_v7ddrphy_dfi_p0_rddata[10] <= main_v7ddrphy_bitslip102[0];
    main_v7ddrphy_dfi_p0_rddata[42] <= main_v7ddrphy_bitslip102[1];
    main_v7ddrphy_dfi_p0_rddata[11] <= main_v7ddrphy_bitslip112[0];
    main_v7ddrphy_dfi_p0_rddata[43] <= main_v7ddrphy_bitslip112[1];
    main_v7ddrphy_dfi_p0_rddata[12] <= main_v7ddrphy_bitslip122[0];
    main_v7ddrphy_dfi_p0_rddata[44] <= main_v7ddrphy_bitslip122[1];
    main_v7ddrphy_dfi_p0_rddata[13] <= main_v7ddrphy_bitslip132[0];
    main_v7ddrphy_dfi_p0_rddata[45] <= main_v7ddrphy_bitslip132[1];
    main_v7ddrphy_dfi_p0_rddata[14] <= main_v7ddrphy_bitslip142[0];
    main_v7ddrphy_dfi_p0_rddata[46] <= main_v7ddrphy_bitslip142[1];
    main_v7ddrphy_dfi_p0_rddata[15] <= main_v7ddrphy_bitslip152[0];
    main_v7ddrphy_dfi_p0_rddata[47] <= main_v7ddrphy_bitslip152[1];
    main_v7ddrphy_dfi_p0_rddata[16] <= main_v7ddrphy_bitslip162[0];
    main_v7ddrphy_dfi_p0_rddata[48] <= main_v7ddrphy_bitslip162[1];
    main_v7ddrphy_dfi_p0_rddata[17] <= main_v7ddrphy_bitslip172[0];
    main_v7ddrphy_dfi_p0_rddata[49] <= main_v7ddrphy_bitslip172[1];
    main_v7ddrphy_dfi_p0_rddata[18] <= main_v7ddrphy_bitslip182[0];
    main_v7ddrphy_dfi_p0_rddata[50] <= main_v7ddrphy_bitslip182[1];
    main_v7ddrphy_dfi_p0_rddata[19] <= main_v7ddrphy_bitslip192[0];
    main_v7ddrphy_dfi_p0_rddata[51] <= main_v7ddrphy_bitslip192[1];
    main_v7ddrphy_dfi_p0_rddata[20] <= main_v7ddrphy_bitslip202[0];
    main_v7ddrphy_dfi_p0_rddata[52] <= main_v7ddrphy_bitslip202[1];
    main_v7ddrphy_dfi_p0_rddata[21] <= main_v7ddrphy_bitslip212[0];
    main_v7ddrphy_dfi_p0_rddata[53] <= main_v7ddrphy_bitslip212[1];
    main_v7ddrphy_dfi_p0_rddata[22] <= main_v7ddrphy_bitslip222[0];
    main_v7ddrphy_dfi_p0_rddata[54] <= main_v7ddrphy_bitslip222[1];
    main_v7ddrphy_dfi_p0_rddata[23] <= main_v7ddrphy_bitslip232[0];
    main_v7ddrphy_dfi_p0_rddata[55] <= main_v7ddrphy_bitslip232[1];
    main_v7ddrphy_dfi_p0_rddata[24] <= main_v7ddrphy_bitslip242[0];
    main_v7ddrphy_dfi_p0_rddata[56] <= main_v7ddrphy_bitslip242[1];
    main_v7ddrphy_dfi_p0_rddata[25] <= main_v7ddrphy_bitslip252[0];
    main_v7ddrphy_dfi_p0_rddata[57] <= main_v7ddrphy_bitslip252[1];
    main_v7ddrphy_dfi_p0_rddata[26] <= main_v7ddrphy_bitslip262[0];
    main_v7ddrphy_dfi_p0_rddata[58] <= main_v7ddrphy_bitslip262[1];
    main_v7ddrphy_dfi_p0_rddata[27] <= main_v7ddrphy_bitslip272[0];
    main_v7ddrphy_dfi_p0_rddata[59] <= main_v7ddrphy_bitslip272[1];
    main_v7ddrphy_dfi_p0_rddata[28] <= main_v7ddrphy_bitslip282[0];
    main_v7ddrphy_dfi_p0_rddata[60] <= main_v7ddrphy_bitslip282[1];
    main_v7ddrphy_dfi_p0_rddata[29] <= main_v7ddrphy_bitslip292[0];
    main_v7ddrphy_dfi_p0_rddata[61] <= main_v7ddrphy_bitslip292[1];
    main_v7ddrphy_dfi_p0_rddata[30] <= main_v7ddrphy_bitslip302[0];
    main_v7ddrphy_dfi_p0_rddata[62] <= main_v7ddrphy_bitslip302[1];
    main_v7ddrphy_dfi_p0_rddata[31] <= main_v7ddrphy_bitslip312[0];
    main_v7ddrphy_dfi_p0_rddata[63] <= main_v7ddrphy_bitslip312[1];
end
always @(*) begin
    main_v7ddrphy_dfi_p1_rddata <= 64'd0;
    main_v7ddrphy_dfi_p1_rddata[0] <= main_v7ddrphy_bitslip04[2];
    main_v7ddrphy_dfi_p1_rddata[32] <= main_v7ddrphy_bitslip04[3];
    main_v7ddrphy_dfi_p1_rddata[1] <= main_v7ddrphy_bitslip14[2];
    main_v7ddrphy_dfi_p1_rddata[33] <= main_v7ddrphy_bitslip14[3];
    main_v7ddrphy_dfi_p1_rddata[2] <= main_v7ddrphy_bitslip24[2];
    main_v7ddrphy_dfi_p1_rddata[34] <= main_v7ddrphy_bitslip24[3];
    main_v7ddrphy_dfi_p1_rddata[3] <= main_v7ddrphy_bitslip34[2];
    main_v7ddrphy_dfi_p1_rddata[35] <= main_v7ddrphy_bitslip34[3];
    main_v7ddrphy_dfi_p1_rddata[4] <= main_v7ddrphy_bitslip42[2];
    main_v7ddrphy_dfi_p1_rddata[36] <= main_v7ddrphy_bitslip42[3];
    main_v7ddrphy_dfi_p1_rddata[5] <= main_v7ddrphy_bitslip52[2];
    main_v7ddrphy_dfi_p1_rddata[37] <= main_v7ddrphy_bitslip52[3];
    main_v7ddrphy_dfi_p1_rddata[6] <= main_v7ddrphy_bitslip62[2];
    main_v7ddrphy_dfi_p1_rddata[38] <= main_v7ddrphy_bitslip62[3];
    main_v7ddrphy_dfi_p1_rddata[7] <= main_v7ddrphy_bitslip72[2];
    main_v7ddrphy_dfi_p1_rddata[39] <= main_v7ddrphy_bitslip72[3];
    main_v7ddrphy_dfi_p1_rddata[8] <= main_v7ddrphy_bitslip82[2];
    main_v7ddrphy_dfi_p1_rddata[40] <= main_v7ddrphy_bitslip82[3];
    main_v7ddrphy_dfi_p1_rddata[9] <= main_v7ddrphy_bitslip92[2];
    main_v7ddrphy_dfi_p1_rddata[41] <= main_v7ddrphy_bitslip92[3];
    main_v7ddrphy_dfi_p1_rddata[10] <= main_v7ddrphy_bitslip102[2];
    main_v7ddrphy_dfi_p1_rddata[42] <= main_v7ddrphy_bitslip102[3];
    main_v7ddrphy_dfi_p1_rddata[11] <= main_v7ddrphy_bitslip112[2];
    main_v7ddrphy_dfi_p1_rddata[43] <= main_v7ddrphy_bitslip112[3];
    main_v7ddrphy_dfi_p1_rddata[12] <= main_v7ddrphy_bitslip122[2];
    main_v7ddrphy_dfi_p1_rddata[44] <= main_v7ddrphy_bitslip122[3];
    main_v7ddrphy_dfi_p1_rddata[13] <= main_v7ddrphy_bitslip132[2];
    main_v7ddrphy_dfi_p1_rddata[45] <= main_v7ddrphy_bitslip132[3];
    main_v7ddrphy_dfi_p1_rddata[14] <= main_v7ddrphy_bitslip142[2];
    main_v7ddrphy_dfi_p1_rddata[46] <= main_v7ddrphy_bitslip142[3];
    main_v7ddrphy_dfi_p1_rddata[15] <= main_v7ddrphy_bitslip152[2];
    main_v7ddrphy_dfi_p1_rddata[47] <= main_v7ddrphy_bitslip152[3];
    main_v7ddrphy_dfi_p1_rddata[16] <= main_v7ddrphy_bitslip162[2];
    main_v7ddrphy_dfi_p1_rddata[48] <= main_v7ddrphy_bitslip162[3];
    main_v7ddrphy_dfi_p1_rddata[17] <= main_v7ddrphy_bitslip172[2];
    main_v7ddrphy_dfi_p1_rddata[49] <= main_v7ddrphy_bitslip172[3];
    main_v7ddrphy_dfi_p1_rddata[18] <= main_v7ddrphy_bitslip182[2];
    main_v7ddrphy_dfi_p1_rddata[50] <= main_v7ddrphy_bitslip182[3];
    main_v7ddrphy_dfi_p1_rddata[19] <= main_v7ddrphy_bitslip192[2];
    main_v7ddrphy_dfi_p1_rddata[51] <= main_v7ddrphy_bitslip192[3];
    main_v7ddrphy_dfi_p1_rddata[20] <= main_v7ddrphy_bitslip202[2];
    main_v7ddrphy_dfi_p1_rddata[52] <= main_v7ddrphy_bitslip202[3];
    main_v7ddrphy_dfi_p1_rddata[21] <= main_v7ddrphy_bitslip212[2];
    main_v7ddrphy_dfi_p1_rddata[53] <= main_v7ddrphy_bitslip212[3];
    main_v7ddrphy_dfi_p1_rddata[22] <= main_v7ddrphy_bitslip222[2];
    main_v7ddrphy_dfi_p1_rddata[54] <= main_v7ddrphy_bitslip222[3];
    main_v7ddrphy_dfi_p1_rddata[23] <= main_v7ddrphy_bitslip232[2];
    main_v7ddrphy_dfi_p1_rddata[55] <= main_v7ddrphy_bitslip232[3];
    main_v7ddrphy_dfi_p1_rddata[24] <= main_v7ddrphy_bitslip242[2];
    main_v7ddrphy_dfi_p1_rddata[56] <= main_v7ddrphy_bitslip242[3];
    main_v7ddrphy_dfi_p1_rddata[25] <= main_v7ddrphy_bitslip252[2];
    main_v7ddrphy_dfi_p1_rddata[57] <= main_v7ddrphy_bitslip252[3];
    main_v7ddrphy_dfi_p1_rddata[26] <= main_v7ddrphy_bitslip262[2];
    main_v7ddrphy_dfi_p1_rddata[58] <= main_v7ddrphy_bitslip262[3];
    main_v7ddrphy_dfi_p1_rddata[27] <= main_v7ddrphy_bitslip272[2];
    main_v7ddrphy_dfi_p1_rddata[59] <= main_v7ddrphy_bitslip272[3];
    main_v7ddrphy_dfi_p1_rddata[28] <= main_v7ddrphy_bitslip282[2];
    main_v7ddrphy_dfi_p1_rddata[60] <= main_v7ddrphy_bitslip282[3];
    main_v7ddrphy_dfi_p1_rddata[29] <= main_v7ddrphy_bitslip292[2];
    main_v7ddrphy_dfi_p1_rddata[61] <= main_v7ddrphy_bitslip292[3];
    main_v7ddrphy_dfi_p1_rddata[30] <= main_v7ddrphy_bitslip302[2];
    main_v7ddrphy_dfi_p1_rddata[62] <= main_v7ddrphy_bitslip302[3];
    main_v7ddrphy_dfi_p1_rddata[31] <= main_v7ddrphy_bitslip312[2];
    main_v7ddrphy_dfi_p1_rddata[63] <= main_v7ddrphy_bitslip312[3];
end
always @(*) begin
    main_v7ddrphy_dfi_p2_rddata <= 64'd0;
    main_v7ddrphy_dfi_p2_rddata[0] <= main_v7ddrphy_bitslip04[4];
    main_v7ddrphy_dfi_p2_rddata[32] <= main_v7ddrphy_bitslip04[5];
    main_v7ddrphy_dfi_p2_rddata[1] <= main_v7ddrphy_bitslip14[4];
    main_v7ddrphy_dfi_p2_rddata[33] <= main_v7ddrphy_bitslip14[5];
    main_v7ddrphy_dfi_p2_rddata[2] <= main_v7ddrphy_bitslip24[4];
    main_v7ddrphy_dfi_p2_rddata[34] <= main_v7ddrphy_bitslip24[5];
    main_v7ddrphy_dfi_p2_rddata[3] <= main_v7ddrphy_bitslip34[4];
    main_v7ddrphy_dfi_p2_rddata[35] <= main_v7ddrphy_bitslip34[5];
    main_v7ddrphy_dfi_p2_rddata[4] <= main_v7ddrphy_bitslip42[4];
    main_v7ddrphy_dfi_p2_rddata[36] <= main_v7ddrphy_bitslip42[5];
    main_v7ddrphy_dfi_p2_rddata[5] <= main_v7ddrphy_bitslip52[4];
    main_v7ddrphy_dfi_p2_rddata[37] <= main_v7ddrphy_bitslip52[5];
    main_v7ddrphy_dfi_p2_rddata[6] <= main_v7ddrphy_bitslip62[4];
    main_v7ddrphy_dfi_p2_rddata[38] <= main_v7ddrphy_bitslip62[5];
    main_v7ddrphy_dfi_p2_rddata[7] <= main_v7ddrphy_bitslip72[4];
    main_v7ddrphy_dfi_p2_rddata[39] <= main_v7ddrphy_bitslip72[5];
    main_v7ddrphy_dfi_p2_rddata[8] <= main_v7ddrphy_bitslip82[4];
    main_v7ddrphy_dfi_p2_rddata[40] <= main_v7ddrphy_bitslip82[5];
    main_v7ddrphy_dfi_p2_rddata[9] <= main_v7ddrphy_bitslip92[4];
    main_v7ddrphy_dfi_p2_rddata[41] <= main_v7ddrphy_bitslip92[5];
    main_v7ddrphy_dfi_p2_rddata[10] <= main_v7ddrphy_bitslip102[4];
    main_v7ddrphy_dfi_p2_rddata[42] <= main_v7ddrphy_bitslip102[5];
    main_v7ddrphy_dfi_p2_rddata[11] <= main_v7ddrphy_bitslip112[4];
    main_v7ddrphy_dfi_p2_rddata[43] <= main_v7ddrphy_bitslip112[5];
    main_v7ddrphy_dfi_p2_rddata[12] <= main_v7ddrphy_bitslip122[4];
    main_v7ddrphy_dfi_p2_rddata[44] <= main_v7ddrphy_bitslip122[5];
    main_v7ddrphy_dfi_p2_rddata[13] <= main_v7ddrphy_bitslip132[4];
    main_v7ddrphy_dfi_p2_rddata[45] <= main_v7ddrphy_bitslip132[5];
    main_v7ddrphy_dfi_p2_rddata[14] <= main_v7ddrphy_bitslip142[4];
    main_v7ddrphy_dfi_p2_rddata[46] <= main_v7ddrphy_bitslip142[5];
    main_v7ddrphy_dfi_p2_rddata[15] <= main_v7ddrphy_bitslip152[4];
    main_v7ddrphy_dfi_p2_rddata[47] <= main_v7ddrphy_bitslip152[5];
    main_v7ddrphy_dfi_p2_rddata[16] <= main_v7ddrphy_bitslip162[4];
    main_v7ddrphy_dfi_p2_rddata[48] <= main_v7ddrphy_bitslip162[5];
    main_v7ddrphy_dfi_p2_rddata[17] <= main_v7ddrphy_bitslip172[4];
    main_v7ddrphy_dfi_p2_rddata[49] <= main_v7ddrphy_bitslip172[5];
    main_v7ddrphy_dfi_p2_rddata[18] <= main_v7ddrphy_bitslip182[4];
    main_v7ddrphy_dfi_p2_rddata[50] <= main_v7ddrphy_bitslip182[5];
    main_v7ddrphy_dfi_p2_rddata[19] <= main_v7ddrphy_bitslip192[4];
    main_v7ddrphy_dfi_p2_rddata[51] <= main_v7ddrphy_bitslip192[5];
    main_v7ddrphy_dfi_p2_rddata[20] <= main_v7ddrphy_bitslip202[4];
    main_v7ddrphy_dfi_p2_rddata[52] <= main_v7ddrphy_bitslip202[5];
    main_v7ddrphy_dfi_p2_rddata[21] <= main_v7ddrphy_bitslip212[4];
    main_v7ddrphy_dfi_p2_rddata[53] <= main_v7ddrphy_bitslip212[5];
    main_v7ddrphy_dfi_p2_rddata[22] <= main_v7ddrphy_bitslip222[4];
    main_v7ddrphy_dfi_p2_rddata[54] <= main_v7ddrphy_bitslip222[5];
    main_v7ddrphy_dfi_p2_rddata[23] <= main_v7ddrphy_bitslip232[4];
    main_v7ddrphy_dfi_p2_rddata[55] <= main_v7ddrphy_bitslip232[5];
    main_v7ddrphy_dfi_p2_rddata[24] <= main_v7ddrphy_bitslip242[4];
    main_v7ddrphy_dfi_p2_rddata[56] <= main_v7ddrphy_bitslip242[5];
    main_v7ddrphy_dfi_p2_rddata[25] <= main_v7ddrphy_bitslip252[4];
    main_v7ddrphy_dfi_p2_rddata[57] <= main_v7ddrphy_bitslip252[5];
    main_v7ddrphy_dfi_p2_rddata[26] <= main_v7ddrphy_bitslip262[4];
    main_v7ddrphy_dfi_p2_rddata[58] <= main_v7ddrphy_bitslip262[5];
    main_v7ddrphy_dfi_p2_rddata[27] <= main_v7ddrphy_bitslip272[4];
    main_v7ddrphy_dfi_p2_rddata[59] <= main_v7ddrphy_bitslip272[5];
    main_v7ddrphy_dfi_p2_rddata[28] <= main_v7ddrphy_bitslip282[4];
    main_v7ddrphy_dfi_p2_rddata[60] <= main_v7ddrphy_bitslip282[5];
    main_v7ddrphy_dfi_p2_rddata[29] <= main_v7ddrphy_bitslip292[4];
    main_v7ddrphy_dfi_p2_rddata[61] <= main_v7ddrphy_bitslip292[5];
    main_v7ddrphy_dfi_p2_rddata[30] <= main_v7ddrphy_bitslip302[4];
    main_v7ddrphy_dfi_p2_rddata[62] <= main_v7ddrphy_bitslip302[5];
    main_v7ddrphy_dfi_p2_rddata[31] <= main_v7ddrphy_bitslip312[4];
    main_v7ddrphy_dfi_p2_rddata[63] <= main_v7ddrphy_bitslip312[5];
end
always @(*) begin
    main_v7ddrphy_dfi_p3_rddata <= 64'd0;
    main_v7ddrphy_dfi_p3_rddata[0] <= main_v7ddrphy_bitslip04[6];
    main_v7ddrphy_dfi_p3_rddata[32] <= main_v7ddrphy_bitslip04[7];
    main_v7ddrphy_dfi_p3_rddata[1] <= main_v7ddrphy_bitslip14[6];
    main_v7ddrphy_dfi_p3_rddata[33] <= main_v7ddrphy_bitslip14[7];
    main_v7ddrphy_dfi_p3_rddata[2] <= main_v7ddrphy_bitslip24[6];
    main_v7ddrphy_dfi_p3_rddata[34] <= main_v7ddrphy_bitslip24[7];
    main_v7ddrphy_dfi_p3_rddata[3] <= main_v7ddrphy_bitslip34[6];
    main_v7ddrphy_dfi_p3_rddata[35] <= main_v7ddrphy_bitslip34[7];
    main_v7ddrphy_dfi_p3_rddata[4] <= main_v7ddrphy_bitslip42[6];
    main_v7ddrphy_dfi_p3_rddata[36] <= main_v7ddrphy_bitslip42[7];
    main_v7ddrphy_dfi_p3_rddata[5] <= main_v7ddrphy_bitslip52[6];
    main_v7ddrphy_dfi_p3_rddata[37] <= main_v7ddrphy_bitslip52[7];
    main_v7ddrphy_dfi_p3_rddata[6] <= main_v7ddrphy_bitslip62[6];
    main_v7ddrphy_dfi_p3_rddata[38] <= main_v7ddrphy_bitslip62[7];
    main_v7ddrphy_dfi_p3_rddata[7] <= main_v7ddrphy_bitslip72[6];
    main_v7ddrphy_dfi_p3_rddata[39] <= main_v7ddrphy_bitslip72[7];
    main_v7ddrphy_dfi_p3_rddata[8] <= main_v7ddrphy_bitslip82[6];
    main_v7ddrphy_dfi_p3_rddata[40] <= main_v7ddrphy_bitslip82[7];
    main_v7ddrphy_dfi_p3_rddata[9] <= main_v7ddrphy_bitslip92[6];
    main_v7ddrphy_dfi_p3_rddata[41] <= main_v7ddrphy_bitslip92[7];
    main_v7ddrphy_dfi_p3_rddata[10] <= main_v7ddrphy_bitslip102[6];
    main_v7ddrphy_dfi_p3_rddata[42] <= main_v7ddrphy_bitslip102[7];
    main_v7ddrphy_dfi_p3_rddata[11] <= main_v7ddrphy_bitslip112[6];
    main_v7ddrphy_dfi_p3_rddata[43] <= main_v7ddrphy_bitslip112[7];
    main_v7ddrphy_dfi_p3_rddata[12] <= main_v7ddrphy_bitslip122[6];
    main_v7ddrphy_dfi_p3_rddata[44] <= main_v7ddrphy_bitslip122[7];
    main_v7ddrphy_dfi_p3_rddata[13] <= main_v7ddrphy_bitslip132[6];
    main_v7ddrphy_dfi_p3_rddata[45] <= main_v7ddrphy_bitslip132[7];
    main_v7ddrphy_dfi_p3_rddata[14] <= main_v7ddrphy_bitslip142[6];
    main_v7ddrphy_dfi_p3_rddata[46] <= main_v7ddrphy_bitslip142[7];
    main_v7ddrphy_dfi_p3_rddata[15] <= main_v7ddrphy_bitslip152[6];
    main_v7ddrphy_dfi_p3_rddata[47] <= main_v7ddrphy_bitslip152[7];
    main_v7ddrphy_dfi_p3_rddata[16] <= main_v7ddrphy_bitslip162[6];
    main_v7ddrphy_dfi_p3_rddata[48] <= main_v7ddrphy_bitslip162[7];
    main_v7ddrphy_dfi_p3_rddata[17] <= main_v7ddrphy_bitslip172[6];
    main_v7ddrphy_dfi_p3_rddata[49] <= main_v7ddrphy_bitslip172[7];
    main_v7ddrphy_dfi_p3_rddata[18] <= main_v7ddrphy_bitslip182[6];
    main_v7ddrphy_dfi_p3_rddata[50] <= main_v7ddrphy_bitslip182[7];
    main_v7ddrphy_dfi_p3_rddata[19] <= main_v7ddrphy_bitslip192[6];
    main_v7ddrphy_dfi_p3_rddata[51] <= main_v7ddrphy_bitslip192[7];
    main_v7ddrphy_dfi_p3_rddata[20] <= main_v7ddrphy_bitslip202[6];
    main_v7ddrphy_dfi_p3_rddata[52] <= main_v7ddrphy_bitslip202[7];
    main_v7ddrphy_dfi_p3_rddata[21] <= main_v7ddrphy_bitslip212[6];
    main_v7ddrphy_dfi_p3_rddata[53] <= main_v7ddrphy_bitslip212[7];
    main_v7ddrphy_dfi_p3_rddata[22] <= main_v7ddrphy_bitslip222[6];
    main_v7ddrphy_dfi_p3_rddata[54] <= main_v7ddrphy_bitslip222[7];
    main_v7ddrphy_dfi_p3_rddata[23] <= main_v7ddrphy_bitslip232[6];
    main_v7ddrphy_dfi_p3_rddata[55] <= main_v7ddrphy_bitslip232[7];
    main_v7ddrphy_dfi_p3_rddata[24] <= main_v7ddrphy_bitslip242[6];
    main_v7ddrphy_dfi_p3_rddata[56] <= main_v7ddrphy_bitslip242[7];
    main_v7ddrphy_dfi_p3_rddata[25] <= main_v7ddrphy_bitslip252[6];
    main_v7ddrphy_dfi_p3_rddata[57] <= main_v7ddrphy_bitslip252[7];
    main_v7ddrphy_dfi_p3_rddata[26] <= main_v7ddrphy_bitslip262[6];
    main_v7ddrphy_dfi_p3_rddata[58] <= main_v7ddrphy_bitslip262[7];
    main_v7ddrphy_dfi_p3_rddata[27] <= main_v7ddrphy_bitslip272[6];
    main_v7ddrphy_dfi_p3_rddata[59] <= main_v7ddrphy_bitslip272[7];
    main_v7ddrphy_dfi_p3_rddata[28] <= main_v7ddrphy_bitslip282[6];
    main_v7ddrphy_dfi_p3_rddata[60] <= main_v7ddrphy_bitslip282[7];
    main_v7ddrphy_dfi_p3_rddata[29] <= main_v7ddrphy_bitslip292[6];
    main_v7ddrphy_dfi_p3_rddata[61] <= main_v7ddrphy_bitslip292[7];
    main_v7ddrphy_dfi_p3_rddata[30] <= main_v7ddrphy_bitslip302[6];
    main_v7ddrphy_dfi_p3_rddata[62] <= main_v7ddrphy_bitslip302[7];
    main_v7ddrphy_dfi_p3_rddata[31] <= main_v7ddrphy_bitslip312[6];
    main_v7ddrphy_dfi_p3_rddata[63] <= main_v7ddrphy_bitslip312[7];
end
assign main_v7ddrphy_dfi_p0_rddata_valid = (main_v7ddrphy_rddata_en_tappeddelayline8 | main_v7ddrphy_wlevel_en_storage);
assign main_v7ddrphy_dfi_p1_rddata_valid = (main_v7ddrphy_rddata_en_tappeddelayline8 | main_v7ddrphy_wlevel_en_storage);
assign main_v7ddrphy_dfi_p2_rddata_valid = (main_v7ddrphy_rddata_en_tappeddelayline8 | main_v7ddrphy_wlevel_en_storage);
assign main_v7ddrphy_dfi_p3_rddata_valid = (main_v7ddrphy_rddata_en_tappeddelayline8 | main_v7ddrphy_wlevel_en_storage);
assign main_v7ddrphy_dq_oe = main_v7ddrphy_wrdata_en_tappeddelayline1;
always @(*) begin
    main_v7ddrphy_dqs_oe <= 1'd0;
    if (main_v7ddrphy_wlevel_en_storage) begin
        main_v7ddrphy_dqs_oe <= 1'd1;
    end else begin
        main_v7ddrphy_dqs_oe <= main_v7ddrphy_dq_oe;
    end
end
assign main_v7ddrphy_dqs_preamble = (main_v7ddrphy_wrdata_en_tappeddelayline0 & (~main_v7ddrphy_wrdata_en_tappeddelayline1));
assign main_v7ddrphy_dqs_postamble = (main_v7ddrphy_wrdata_en_tappeddelayline2 & (~main_v7ddrphy_wrdata_en_tappeddelayline1));
always @(*) begin
    main_v7ddrphy_dqspattern_o <= 8'd0;
    main_v7ddrphy_dqspattern_o <= 7'd85;
    if (main_v7ddrphy_dqspattern0) begin
        main_v7ddrphy_dqspattern_o <= 5'd21;
    end
    if (main_v7ddrphy_dqspattern1) begin
        main_v7ddrphy_dqspattern_o <= 7'd84;
    end
    if (main_v7ddrphy_wlevel_en_storage) begin
        main_v7ddrphy_dqspattern_o <= 1'd0;
        if (main_v7ddrphy_wlevel_strobe_re) begin
            main_v7ddrphy_dqspattern_o <= 1'd1;
        end
    end
end
always @(*) begin
    main_v7ddrphy_bitslip00 <= 8'd0;
    case (main_v7ddrphy_bitslip0_value0)
        1'd0: begin
            main_v7ddrphy_bitslip00 <= main_v7ddrphy_bitslip0_r0[8:1];
        end
        1'd1: begin
            main_v7ddrphy_bitslip00 <= main_v7ddrphy_bitslip0_r0[9:2];
        end
        2'd2: begin
            main_v7ddrphy_bitslip00 <= main_v7ddrphy_bitslip0_r0[10:3];
        end
        2'd3: begin
            main_v7ddrphy_bitslip00 <= main_v7ddrphy_bitslip0_r0[11:4];
        end
        3'd4: begin
            main_v7ddrphy_bitslip00 <= main_v7ddrphy_bitslip0_r0[12:5];
        end
        3'd5: begin
            main_v7ddrphy_bitslip00 <= main_v7ddrphy_bitslip0_r0[13:6];
        end
        3'd6: begin
            main_v7ddrphy_bitslip00 <= main_v7ddrphy_bitslip0_r0[14:7];
        end
        3'd7: begin
            main_v7ddrphy_bitslip00 <= main_v7ddrphy_bitslip0_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_v7ddrphy_bitslip10 <= 8'd0;
    case (main_v7ddrphy_bitslip1_value0)
        1'd0: begin
            main_v7ddrphy_bitslip10 <= main_v7ddrphy_bitslip1_r0[8:1];
        end
        1'd1: begin
            main_v7ddrphy_bitslip10 <= main_v7ddrphy_bitslip1_r0[9:2];
        end
        2'd2: begin
            main_v7ddrphy_bitslip10 <= main_v7ddrphy_bitslip1_r0[10:3];
        end
        2'd3: begin
            main_v7ddrphy_bitslip10 <= main_v7ddrphy_bitslip1_r0[11:4];
        end
        3'd4: begin
            main_v7ddrphy_bitslip10 <= main_v7ddrphy_bitslip1_r0[12:5];
        end
        3'd5: begin
            main_v7ddrphy_bitslip10 <= main_v7ddrphy_bitslip1_r0[13:6];
        end
        3'd6: begin
            main_v7ddrphy_bitslip10 <= main_v7ddrphy_bitslip1_r0[14:7];
        end
        3'd7: begin
            main_v7ddrphy_bitslip10 <= main_v7ddrphy_bitslip1_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_v7ddrphy_bitslip20 <= 8'd0;
    case (main_v7ddrphy_bitslip2_value0)
        1'd0: begin
            main_v7ddrphy_bitslip20 <= main_v7ddrphy_bitslip2_r0[8:1];
        end
        1'd1: begin
            main_v7ddrphy_bitslip20 <= main_v7ddrphy_bitslip2_r0[9:2];
        end
        2'd2: begin
            main_v7ddrphy_bitslip20 <= main_v7ddrphy_bitslip2_r0[10:3];
        end
        2'd3: begin
            main_v7ddrphy_bitslip20 <= main_v7ddrphy_bitslip2_r0[11:4];
        end
        3'd4: begin
            main_v7ddrphy_bitslip20 <= main_v7ddrphy_bitslip2_r0[12:5];
        end
        3'd5: begin
            main_v7ddrphy_bitslip20 <= main_v7ddrphy_bitslip2_r0[13:6];
        end
        3'd6: begin
            main_v7ddrphy_bitslip20 <= main_v7ddrphy_bitslip2_r0[14:7];
        end
        3'd7: begin
            main_v7ddrphy_bitslip20 <= main_v7ddrphy_bitslip2_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_v7ddrphy_bitslip30 <= 8'd0;
    case (main_v7ddrphy_bitslip3_value0)
        1'd0: begin
            main_v7ddrphy_bitslip30 <= main_v7ddrphy_bitslip3_r0[8:1];
        end
        1'd1: begin
            main_v7ddrphy_bitslip30 <= main_v7ddrphy_bitslip3_r0[9:2];
        end
        2'd2: begin
            main_v7ddrphy_bitslip30 <= main_v7ddrphy_bitslip3_r0[10:3];
        end
        2'd3: begin
            main_v7ddrphy_bitslip30 <= main_v7ddrphy_bitslip3_r0[11:4];
        end
        3'd4: begin
            main_v7ddrphy_bitslip30 <= main_v7ddrphy_bitslip3_r0[12:5];
        end
        3'd5: begin
            main_v7ddrphy_bitslip30 <= main_v7ddrphy_bitslip3_r0[13:6];
        end
        3'd6: begin
            main_v7ddrphy_bitslip30 <= main_v7ddrphy_bitslip3_r0[14:7];
        end
        3'd7: begin
            main_v7ddrphy_bitslip30 <= main_v7ddrphy_bitslip3_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_v7ddrphy_bitslip01 <= 8'd0;
    case (main_v7ddrphy_bitslip0_value1)
        1'd0: begin
            main_v7ddrphy_bitslip01 <= main_v7ddrphy_bitslip0_r1[8:1];
        end
        1'd1: begin
            main_v7ddrphy_bitslip01 <= main_v7ddrphy_bitslip0_r1[9:2];
        end
        2'd2: begin
            main_v7ddrphy_bitslip01 <= main_v7ddrphy_bitslip0_r1[10:3];
        end
        2'd3: begin
            main_v7ddrphy_bitslip01 <= main_v7ddrphy_bitslip0_r1[11:4];
        end
        3'd4: begin
            main_v7ddrphy_bitslip01 <= main_v7ddrphy_bitslip0_r1[12:5];
        end
        3'd5: begin
            main_v7ddrphy_bitslip01 <= main_v7ddrphy_bitslip0_r1[13:6];
        end
        3'd6: begin
            main_v7ddrphy_bitslip01 <= main_v7ddrphy_bitslip0_r1[14:7];
        end
        3'd7: begin
            main_v7ddrphy_bitslip01 <= main_v7ddrphy_bitslip0_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_v7ddrphy_bitslip11 <= 8'd0;
    case (main_v7ddrphy_bitslip1_value1)
        1'd0: begin
            main_v7ddrphy_bitslip11 <= main_v7ddrphy_bitslip1_r1[8:1];
        end
        1'd1: begin
            main_v7ddrphy_bitslip11 <= main_v7ddrphy_bitslip1_r1[9:2];
        end
        2'd2: begin
            main_v7ddrphy_bitslip11 <= main_v7ddrphy_bitslip1_r1[10:3];
        end
        2'd3: begin
            main_v7ddrphy_bitslip11 <= main_v7ddrphy_bitslip1_r1[11:4];
        end
        3'd4: begin
            main_v7ddrphy_bitslip11 <= main_v7ddrphy_bitslip1_r1[12:5];
        end
        3'd5: begin
            main_v7ddrphy_bitslip11 <= main_v7ddrphy_bitslip1_r1[13:6];
        end
        3'd6: begin
            main_v7ddrphy_bitslip11 <= main_v7ddrphy_bitslip1_r1[14:7];
        end
        3'd7: begin
            main_v7ddrphy_bitslip11 <= main_v7ddrphy_bitslip1_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_v7ddrphy_bitslip21 <= 8'd0;
    case (main_v7ddrphy_bitslip2_value1)
        1'd0: begin
            main_v7ddrphy_bitslip21 <= main_v7ddrphy_bitslip2_r1[8:1];
        end
        1'd1: begin
            main_v7ddrphy_bitslip21 <= main_v7ddrphy_bitslip2_r1[9:2];
        end
        2'd2: begin
            main_v7ddrphy_bitslip21 <= main_v7ddrphy_bitslip2_r1[10:3];
        end
        2'd3: begin
            main_v7ddrphy_bitslip21 <= main_v7ddrphy_bitslip2_r1[11:4];
        end
        3'd4: begin
            main_v7ddrphy_bitslip21 <= main_v7ddrphy_bitslip2_r1[12:5];
        end
        3'd5: begin
            main_v7ddrphy_bitslip21 <= main_v7ddrphy_bitslip2_r1[13:6];
        end
        3'd6: begin
            main_v7ddrphy_bitslip21 <= main_v7ddrphy_bitslip2_r1[14:7];
        end
        3'd7: begin
            main_v7ddrphy_bitslip21 <= main_v7ddrphy_bitslip2_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_v7ddrphy_bitslip31 <= 8'd0;
    case (main_v7ddrphy_bitslip3_value1)
        1'd0: begin
            main_v7ddrphy_bitslip31 <= main_v7ddrphy_bitslip3_r1[8:1];
        end
        1'd1: begin
            main_v7ddrphy_bitslip31 <= main_v7ddrphy_bitslip3_r1[9:2];
        end
        2'd2: begin
            main_v7ddrphy_bitslip31 <= main_v7ddrphy_bitslip3_r1[10:3];
        end
        2'd3: begin
            main_v7ddrphy_bitslip31 <= main_v7ddrphy_bitslip3_r1[11:4];
        end
        3'd4: begin
            main_v7ddrphy_bitslip31 <= main_v7ddrphy_bitslip3_r1[12:5];
        end
        3'd5: begin
            main_v7ddrphy_bitslip31 <= main_v7ddrphy_bitslip3_r1[13:6];
        end
        3'd6: begin
            main_v7ddrphy_bitslip31 <= main_v7ddrphy_bitslip3_r1[14:7];
        end
        3'd7: begin
            main_v7ddrphy_bitslip31 <= main_v7ddrphy_bitslip3_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_v7ddrphy_bitslip02 <= 8'd0;
    case (main_v7ddrphy_bitslip0_value2)
        1'd0: begin
            main_v7ddrphy_bitslip02 <= main_v7ddrphy_bitslip0_r2[8:1];
        end
        1'd1: begin
            main_v7ddrphy_bitslip02 <= main_v7ddrphy_bitslip0_r2[9:2];
        end
        2'd2: begin
            main_v7ddrphy_bitslip02 <= main_v7ddrphy_bitslip0_r2[10:3];
        end
        2'd3: begin
            main_v7ddrphy_bitslip02 <= main_v7ddrphy_bitslip0_r2[11:4];
        end
        3'd4: begin
            main_v7ddrphy_bitslip02 <= main_v7ddrphy_bitslip0_r2[12:5];
        end
        3'd5: begin
            main_v7ddrphy_bitslip02 <= main_v7ddrphy_bitslip0_r2[13:6];
        end
        3'd6: begin
            main_v7ddrphy_bitslip02 <= main_v7ddrphy_bitslip0_r2[14:7];
        end
        3'd7: begin
            main_v7ddrphy_bitslip02 <= main_v7ddrphy_bitslip0_r2[15:8];
        end
    endcase
end
always @(*) begin
    main_v7ddrphy_bitslip04 <= 8'd0;
    case (main_v7ddrphy_bitslip0_value3)
        1'd0: begin
            main_v7ddrphy_bitslip04 <= main_v7ddrphy_bitslip0_r3[8:1];
        end
        1'd1: begin
            main_v7ddrphy_bitslip04 <= main_v7ddrphy_bitslip0_r3[9:2];
        end
        2'd2: begin
            main_v7ddrphy_bitslip04 <= main_v7ddrphy_bitslip0_r3[10:3];
        end
        2'd3: begin
            main_v7ddrphy_bitslip04 <= main_v7ddrphy_bitslip0_r3[11:4];
        end
        3'd4: begin
            main_v7ddrphy_bitslip04 <= main_v7ddrphy_bitslip0_r3[12:5];
        end
        3'd5: begin
            main_v7ddrphy_bitslip04 <= main_v7ddrphy_bitslip0_r3[13:6];
        end
        3'd6: begin
            main_v7ddrphy_bitslip04 <= main_v7ddrphy_bitslip0_r3[14:7];
        end
        3'd7: begin
            main_v7ddrphy_bitslip04 <= main_v7ddrphy_bitslip0_r3[15:8];
        end
    endcase
end
always @(*) begin
    main_v7ddrphy_bitslip12 <= 8'd0;
    case (main_v7ddrphy_bitslip1_value2)
        1'd0: begin
            main_v7ddrphy_bitslip12 <= main_v7ddrphy_bitslip1_r2[8:1];
        end
        1'd1: begin
            main_v7ddrphy_bitslip12 <= main_v7ddrphy_bitslip1_r2[9:2];
        end
        2'd2: begin
            main_v7ddrphy_bitslip12 <= main_v7ddrphy_bitslip1_r2[10:3];
        end
        2'd3: begin
            main_v7ddrphy_bitslip12 <= main_v7ddrphy_bitslip1_r2[11:4];
        end
        3'd4: begin
            main_v7ddrphy_bitslip12 <= main_v7ddrphy_bitslip1_r2[12:5];
        end
        3'd5: begin
            main_v7ddrphy_bitslip12 <= main_v7ddrphy_bitslip1_r2[13:6];
        end
        3'd6: begin
            main_v7ddrphy_bitslip12 <= main_v7ddrphy_bitslip1_r2[14:7];
        end
        3'd7: begin
            main_v7ddrphy_bitslip12 <= main_v7ddrphy_bitslip1_r2[15:8];
        end
    endcase
end
always @(*) begin
    main_v7ddrphy_bitslip14 <= 8'd0;
    case (main_v7ddrphy_bitslip1_value3)
        1'd0: begin
            main_v7ddrphy_bitslip14 <= main_v7ddrphy_bitslip1_r3[8:1];
        end
        1'd1: begin
            main_v7ddrphy_bitslip14 <= main_v7ddrphy_bitslip1_r3[9:2];
        end
        2'd2: begin
            main_v7ddrphy_bitslip14 <= main_v7ddrphy_bitslip1_r3[10:3];
        end
        2'd3: begin
            main_v7ddrphy_bitslip14 <= main_v7ddrphy_bitslip1_r3[11:4];
        end
        3'd4: begin
            main_v7ddrphy_bitslip14 <= main_v7ddrphy_bitslip1_r3[12:5];
        end
        3'd5: begin
            main_v7ddrphy_bitslip14 <= main_v7ddrphy_bitslip1_r3[13:6];
        end
        3'd6: begin
            main_v7ddrphy_bitslip14 <= main_v7ddrphy_bitslip1_r3[14:7];
        end
        3'd7: begin
            main_v7ddrphy_bitslip14 <= main_v7ddrphy_bitslip1_r3[15:8];
        end
    endcase
end
always @(*) begin
    main_v7ddrphy_bitslip22 <= 8'd0;
    case (main_v7ddrphy_bitslip2_value2)
        1'd0: begin
            main_v7ddrphy_bitslip22 <= main_v7ddrphy_bitslip2_r2[8:1];
        end
        1'd1: begin
            main_v7ddrphy_bitslip22 <= main_v7ddrphy_bitslip2_r2[9:2];
        end
        2'd2: begin
            main_v7ddrphy_bitslip22 <= main_v7ddrphy_bitslip2_r2[10:3];
        end
        2'd3: begin
            main_v7ddrphy_bitslip22 <= main_v7ddrphy_bitslip2_r2[11:4];
        end
        3'd4: begin
            main_v7ddrphy_bitslip22 <= main_v7ddrphy_bitslip2_r2[12:5];
        end
        3'd5: begin
            main_v7ddrphy_bitslip22 <= main_v7ddrphy_bitslip2_r2[13:6];
        end
        3'd6: begin
            main_v7ddrphy_bitslip22 <= main_v7ddrphy_bitslip2_r2[14:7];
        end
        3'd7: begin
            main_v7ddrphy_bitslip22 <= main_v7ddrphy_bitslip2_r2[15:8];
        end
    endcase
end
always @(*) begin
    main_v7ddrphy_bitslip24 <= 8'd0;
    case (main_v7ddrphy_bitslip2_value3)
        1'd0: begin
            main_v7ddrphy_bitslip24 <= main_v7ddrphy_bitslip2_r3[8:1];
        end
        1'd1: begin
            main_v7ddrphy_bitslip24 <= main_v7ddrphy_bitslip2_r3[9:2];
        end
        2'd2: begin
            main_v7ddrphy_bitslip24 <= main_v7ddrphy_bitslip2_r3[10:3];
        end
        2'd3: begin
            main_v7ddrphy_bitslip24 <= main_v7ddrphy_bitslip2_r3[11:4];
        end
        3'd4: begin
            main_v7ddrphy_bitslip24 <= main_v7ddrphy_bitslip2_r3[12:5];
        end
        3'd5: begin
            main_v7ddrphy_bitslip24 <= main_v7ddrphy_bitslip2_r3[13:6];
        end
        3'd6: begin
            main_v7ddrphy_bitslip24 <= main_v7ddrphy_bitslip2_r3[14:7];
        end
        3'd7: begin
            main_v7ddrphy_bitslip24 <= main_v7ddrphy_bitslip2_r3[15:8];
        end
    endcase
end
always @(*) begin
    main_v7ddrphy_bitslip32 <= 8'd0;
    case (main_v7ddrphy_bitslip3_value2)
        1'd0: begin
            main_v7ddrphy_bitslip32 <= main_v7ddrphy_bitslip3_r2[8:1];
        end
        1'd1: begin
            main_v7ddrphy_bitslip32 <= main_v7ddrphy_bitslip3_r2[9:2];
        end
        2'd2: begin
            main_v7ddrphy_bitslip32 <= main_v7ddrphy_bitslip3_r2[10:3];
        end
        2'd3: begin
            main_v7ddrphy_bitslip32 <= main_v7ddrphy_bitslip3_r2[11:4];
        end
        3'd4: begin
            main_v7ddrphy_bitslip32 <= main_v7ddrphy_bitslip3_r2[12:5];
        end
        3'd5: begin
            main_v7ddrphy_bitslip32 <= main_v7ddrphy_bitslip3_r2[13:6];
        end
        3'd6: begin
            main_v7ddrphy_bitslip32 <= main_v7ddrphy_bitslip3_r2[14:7];
        end
        3'd7: begin
            main_v7ddrphy_bitslip32 <= main_v7ddrphy_bitslip3_r2[15:8];
        end
    endcase
end
always @(*) begin
    main_v7ddrphy_bitslip34 <= 8'd0;
    case (main_v7ddrphy_bitslip3_value3)
        1'd0: begin
            main_v7ddrphy_bitslip34 <= main_v7ddrphy_bitslip3_r3[8:1];
        end
        1'd1: begin
            main_v7ddrphy_bitslip34 <= main_v7ddrphy_bitslip3_r3[9:2];
        end
        2'd2: begin
            main_v7ddrphy_bitslip34 <= main_v7ddrphy_bitslip3_r3[10:3];
        end
        2'd3: begin
            main_v7ddrphy_bitslip34 <= main_v7ddrphy_bitslip3_r3[11:4];
        end
        3'd4: begin
            main_v7ddrphy_bitslip34 <= main_v7ddrphy_bitslip3_r3[12:5];
        end
        3'd5: begin
            main_v7ddrphy_bitslip34 <= main_v7ddrphy_bitslip3_r3[13:6];
        end
        3'd6: begin
            main_v7ddrphy_bitslip34 <= main_v7ddrphy_bitslip3_r3[14:7];
        end
        3'd7: begin
            main_v7ddrphy_bitslip34 <= main_v7ddrphy_bitslip3_r3[15:8];
        end
    endcase
end
always @(*) begin
    main_v7ddrphy_bitslip40 <= 8'd0;
    case (main_v7ddrphy_bitslip4_value0)
        1'd0: begin
            main_v7ddrphy_bitslip40 <= main_v7ddrphy_bitslip4_r0[8:1];
        end
        1'd1: begin
            main_v7ddrphy_bitslip40 <= main_v7ddrphy_bitslip4_r0[9:2];
        end
        2'd2: begin
            main_v7ddrphy_bitslip40 <= main_v7ddrphy_bitslip4_r0[10:3];
        end
        2'd3: begin
            main_v7ddrphy_bitslip40 <= main_v7ddrphy_bitslip4_r0[11:4];
        end
        3'd4: begin
            main_v7ddrphy_bitslip40 <= main_v7ddrphy_bitslip4_r0[12:5];
        end
        3'd5: begin
            main_v7ddrphy_bitslip40 <= main_v7ddrphy_bitslip4_r0[13:6];
        end
        3'd6: begin
            main_v7ddrphy_bitslip40 <= main_v7ddrphy_bitslip4_r0[14:7];
        end
        3'd7: begin
            main_v7ddrphy_bitslip40 <= main_v7ddrphy_bitslip4_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_v7ddrphy_bitslip42 <= 8'd0;
    case (main_v7ddrphy_bitslip4_value1)
        1'd0: begin
            main_v7ddrphy_bitslip42 <= main_v7ddrphy_bitslip4_r1[8:1];
        end
        1'd1: begin
            main_v7ddrphy_bitslip42 <= main_v7ddrphy_bitslip4_r1[9:2];
        end
        2'd2: begin
            main_v7ddrphy_bitslip42 <= main_v7ddrphy_bitslip4_r1[10:3];
        end
        2'd3: begin
            main_v7ddrphy_bitslip42 <= main_v7ddrphy_bitslip4_r1[11:4];
        end
        3'd4: begin
            main_v7ddrphy_bitslip42 <= main_v7ddrphy_bitslip4_r1[12:5];
        end
        3'd5: begin
            main_v7ddrphy_bitslip42 <= main_v7ddrphy_bitslip4_r1[13:6];
        end
        3'd6: begin
            main_v7ddrphy_bitslip42 <= main_v7ddrphy_bitslip4_r1[14:7];
        end
        3'd7: begin
            main_v7ddrphy_bitslip42 <= main_v7ddrphy_bitslip4_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_v7ddrphy_bitslip50 <= 8'd0;
    case (main_v7ddrphy_bitslip5_value0)
        1'd0: begin
            main_v7ddrphy_bitslip50 <= main_v7ddrphy_bitslip5_r0[8:1];
        end
        1'd1: begin
            main_v7ddrphy_bitslip50 <= main_v7ddrphy_bitslip5_r0[9:2];
        end
        2'd2: begin
            main_v7ddrphy_bitslip50 <= main_v7ddrphy_bitslip5_r0[10:3];
        end
        2'd3: begin
            main_v7ddrphy_bitslip50 <= main_v7ddrphy_bitslip5_r0[11:4];
        end
        3'd4: begin
            main_v7ddrphy_bitslip50 <= main_v7ddrphy_bitslip5_r0[12:5];
        end
        3'd5: begin
            main_v7ddrphy_bitslip50 <= main_v7ddrphy_bitslip5_r0[13:6];
        end
        3'd6: begin
            main_v7ddrphy_bitslip50 <= main_v7ddrphy_bitslip5_r0[14:7];
        end
        3'd7: begin
            main_v7ddrphy_bitslip50 <= main_v7ddrphy_bitslip5_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_v7ddrphy_bitslip52 <= 8'd0;
    case (main_v7ddrphy_bitslip5_value1)
        1'd0: begin
            main_v7ddrphy_bitslip52 <= main_v7ddrphy_bitslip5_r1[8:1];
        end
        1'd1: begin
            main_v7ddrphy_bitslip52 <= main_v7ddrphy_bitslip5_r1[9:2];
        end
        2'd2: begin
            main_v7ddrphy_bitslip52 <= main_v7ddrphy_bitslip5_r1[10:3];
        end
        2'd3: begin
            main_v7ddrphy_bitslip52 <= main_v7ddrphy_bitslip5_r1[11:4];
        end
        3'd4: begin
            main_v7ddrphy_bitslip52 <= main_v7ddrphy_bitslip5_r1[12:5];
        end
        3'd5: begin
            main_v7ddrphy_bitslip52 <= main_v7ddrphy_bitslip5_r1[13:6];
        end
        3'd6: begin
            main_v7ddrphy_bitslip52 <= main_v7ddrphy_bitslip5_r1[14:7];
        end
        3'd7: begin
            main_v7ddrphy_bitslip52 <= main_v7ddrphy_bitslip5_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_v7ddrphy_bitslip60 <= 8'd0;
    case (main_v7ddrphy_bitslip6_value0)
        1'd0: begin
            main_v7ddrphy_bitslip60 <= main_v7ddrphy_bitslip6_r0[8:1];
        end
        1'd1: begin
            main_v7ddrphy_bitslip60 <= main_v7ddrphy_bitslip6_r0[9:2];
        end
        2'd2: begin
            main_v7ddrphy_bitslip60 <= main_v7ddrphy_bitslip6_r0[10:3];
        end
        2'd3: begin
            main_v7ddrphy_bitslip60 <= main_v7ddrphy_bitslip6_r0[11:4];
        end
        3'd4: begin
            main_v7ddrphy_bitslip60 <= main_v7ddrphy_bitslip6_r0[12:5];
        end
        3'd5: begin
            main_v7ddrphy_bitslip60 <= main_v7ddrphy_bitslip6_r0[13:6];
        end
        3'd6: begin
            main_v7ddrphy_bitslip60 <= main_v7ddrphy_bitslip6_r0[14:7];
        end
        3'd7: begin
            main_v7ddrphy_bitslip60 <= main_v7ddrphy_bitslip6_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_v7ddrphy_bitslip62 <= 8'd0;
    case (main_v7ddrphy_bitslip6_value1)
        1'd0: begin
            main_v7ddrphy_bitslip62 <= main_v7ddrphy_bitslip6_r1[8:1];
        end
        1'd1: begin
            main_v7ddrphy_bitslip62 <= main_v7ddrphy_bitslip6_r1[9:2];
        end
        2'd2: begin
            main_v7ddrphy_bitslip62 <= main_v7ddrphy_bitslip6_r1[10:3];
        end
        2'd3: begin
            main_v7ddrphy_bitslip62 <= main_v7ddrphy_bitslip6_r1[11:4];
        end
        3'd4: begin
            main_v7ddrphy_bitslip62 <= main_v7ddrphy_bitslip6_r1[12:5];
        end
        3'd5: begin
            main_v7ddrphy_bitslip62 <= main_v7ddrphy_bitslip6_r1[13:6];
        end
        3'd6: begin
            main_v7ddrphy_bitslip62 <= main_v7ddrphy_bitslip6_r1[14:7];
        end
        3'd7: begin
            main_v7ddrphy_bitslip62 <= main_v7ddrphy_bitslip6_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_v7ddrphy_bitslip70 <= 8'd0;
    case (main_v7ddrphy_bitslip7_value0)
        1'd0: begin
            main_v7ddrphy_bitslip70 <= main_v7ddrphy_bitslip7_r0[8:1];
        end
        1'd1: begin
            main_v7ddrphy_bitslip70 <= main_v7ddrphy_bitslip7_r0[9:2];
        end
        2'd2: begin
            main_v7ddrphy_bitslip70 <= main_v7ddrphy_bitslip7_r0[10:3];
        end
        2'd3: begin
            main_v7ddrphy_bitslip70 <= main_v7ddrphy_bitslip7_r0[11:4];
        end
        3'd4: begin
            main_v7ddrphy_bitslip70 <= main_v7ddrphy_bitslip7_r0[12:5];
        end
        3'd5: begin
            main_v7ddrphy_bitslip70 <= main_v7ddrphy_bitslip7_r0[13:6];
        end
        3'd6: begin
            main_v7ddrphy_bitslip70 <= main_v7ddrphy_bitslip7_r0[14:7];
        end
        3'd7: begin
            main_v7ddrphy_bitslip70 <= main_v7ddrphy_bitslip7_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_v7ddrphy_bitslip72 <= 8'd0;
    case (main_v7ddrphy_bitslip7_value1)
        1'd0: begin
            main_v7ddrphy_bitslip72 <= main_v7ddrphy_bitslip7_r1[8:1];
        end
        1'd1: begin
            main_v7ddrphy_bitslip72 <= main_v7ddrphy_bitslip7_r1[9:2];
        end
        2'd2: begin
            main_v7ddrphy_bitslip72 <= main_v7ddrphy_bitslip7_r1[10:3];
        end
        2'd3: begin
            main_v7ddrphy_bitslip72 <= main_v7ddrphy_bitslip7_r1[11:4];
        end
        3'd4: begin
            main_v7ddrphy_bitslip72 <= main_v7ddrphy_bitslip7_r1[12:5];
        end
        3'd5: begin
            main_v7ddrphy_bitslip72 <= main_v7ddrphy_bitslip7_r1[13:6];
        end
        3'd6: begin
            main_v7ddrphy_bitslip72 <= main_v7ddrphy_bitslip7_r1[14:7];
        end
        3'd7: begin
            main_v7ddrphy_bitslip72 <= main_v7ddrphy_bitslip7_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_v7ddrphy_bitslip80 <= 8'd0;
    case (main_v7ddrphy_bitslip8_value0)
        1'd0: begin
            main_v7ddrphy_bitslip80 <= main_v7ddrphy_bitslip8_r0[8:1];
        end
        1'd1: begin
            main_v7ddrphy_bitslip80 <= main_v7ddrphy_bitslip8_r0[9:2];
        end
        2'd2: begin
            main_v7ddrphy_bitslip80 <= main_v7ddrphy_bitslip8_r0[10:3];
        end
        2'd3: begin
            main_v7ddrphy_bitslip80 <= main_v7ddrphy_bitslip8_r0[11:4];
        end
        3'd4: begin
            main_v7ddrphy_bitslip80 <= main_v7ddrphy_bitslip8_r0[12:5];
        end
        3'd5: begin
            main_v7ddrphy_bitslip80 <= main_v7ddrphy_bitslip8_r0[13:6];
        end
        3'd6: begin
            main_v7ddrphy_bitslip80 <= main_v7ddrphy_bitslip8_r0[14:7];
        end
        3'd7: begin
            main_v7ddrphy_bitslip80 <= main_v7ddrphy_bitslip8_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_v7ddrphy_bitslip82 <= 8'd0;
    case (main_v7ddrphy_bitslip8_value1)
        1'd0: begin
            main_v7ddrphy_bitslip82 <= main_v7ddrphy_bitslip8_r1[8:1];
        end
        1'd1: begin
            main_v7ddrphy_bitslip82 <= main_v7ddrphy_bitslip8_r1[9:2];
        end
        2'd2: begin
            main_v7ddrphy_bitslip82 <= main_v7ddrphy_bitslip8_r1[10:3];
        end
        2'd3: begin
            main_v7ddrphy_bitslip82 <= main_v7ddrphy_bitslip8_r1[11:4];
        end
        3'd4: begin
            main_v7ddrphy_bitslip82 <= main_v7ddrphy_bitslip8_r1[12:5];
        end
        3'd5: begin
            main_v7ddrphy_bitslip82 <= main_v7ddrphy_bitslip8_r1[13:6];
        end
        3'd6: begin
            main_v7ddrphy_bitslip82 <= main_v7ddrphy_bitslip8_r1[14:7];
        end
        3'd7: begin
            main_v7ddrphy_bitslip82 <= main_v7ddrphy_bitslip8_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_v7ddrphy_bitslip90 <= 8'd0;
    case (main_v7ddrphy_bitslip9_value0)
        1'd0: begin
            main_v7ddrphy_bitslip90 <= main_v7ddrphy_bitslip9_r0[8:1];
        end
        1'd1: begin
            main_v7ddrphy_bitslip90 <= main_v7ddrphy_bitslip9_r0[9:2];
        end
        2'd2: begin
            main_v7ddrphy_bitslip90 <= main_v7ddrphy_bitslip9_r0[10:3];
        end
        2'd3: begin
            main_v7ddrphy_bitslip90 <= main_v7ddrphy_bitslip9_r0[11:4];
        end
        3'd4: begin
            main_v7ddrphy_bitslip90 <= main_v7ddrphy_bitslip9_r0[12:5];
        end
        3'd5: begin
            main_v7ddrphy_bitslip90 <= main_v7ddrphy_bitslip9_r0[13:6];
        end
        3'd6: begin
            main_v7ddrphy_bitslip90 <= main_v7ddrphy_bitslip9_r0[14:7];
        end
        3'd7: begin
            main_v7ddrphy_bitslip90 <= main_v7ddrphy_bitslip9_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_v7ddrphy_bitslip92 <= 8'd0;
    case (main_v7ddrphy_bitslip9_value1)
        1'd0: begin
            main_v7ddrphy_bitslip92 <= main_v7ddrphy_bitslip9_r1[8:1];
        end
        1'd1: begin
            main_v7ddrphy_bitslip92 <= main_v7ddrphy_bitslip9_r1[9:2];
        end
        2'd2: begin
            main_v7ddrphy_bitslip92 <= main_v7ddrphy_bitslip9_r1[10:3];
        end
        2'd3: begin
            main_v7ddrphy_bitslip92 <= main_v7ddrphy_bitslip9_r1[11:4];
        end
        3'd4: begin
            main_v7ddrphy_bitslip92 <= main_v7ddrphy_bitslip9_r1[12:5];
        end
        3'd5: begin
            main_v7ddrphy_bitslip92 <= main_v7ddrphy_bitslip9_r1[13:6];
        end
        3'd6: begin
            main_v7ddrphy_bitslip92 <= main_v7ddrphy_bitslip9_r1[14:7];
        end
        3'd7: begin
            main_v7ddrphy_bitslip92 <= main_v7ddrphy_bitslip9_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_v7ddrphy_bitslip100 <= 8'd0;
    case (main_v7ddrphy_bitslip10_value0)
        1'd0: begin
            main_v7ddrphy_bitslip100 <= main_v7ddrphy_bitslip10_r0[8:1];
        end
        1'd1: begin
            main_v7ddrphy_bitslip100 <= main_v7ddrphy_bitslip10_r0[9:2];
        end
        2'd2: begin
            main_v7ddrphy_bitslip100 <= main_v7ddrphy_bitslip10_r0[10:3];
        end
        2'd3: begin
            main_v7ddrphy_bitslip100 <= main_v7ddrphy_bitslip10_r0[11:4];
        end
        3'd4: begin
            main_v7ddrphy_bitslip100 <= main_v7ddrphy_bitslip10_r0[12:5];
        end
        3'd5: begin
            main_v7ddrphy_bitslip100 <= main_v7ddrphy_bitslip10_r0[13:6];
        end
        3'd6: begin
            main_v7ddrphy_bitslip100 <= main_v7ddrphy_bitslip10_r0[14:7];
        end
        3'd7: begin
            main_v7ddrphy_bitslip100 <= main_v7ddrphy_bitslip10_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_v7ddrphy_bitslip102 <= 8'd0;
    case (main_v7ddrphy_bitslip10_value1)
        1'd0: begin
            main_v7ddrphy_bitslip102 <= main_v7ddrphy_bitslip10_r1[8:1];
        end
        1'd1: begin
            main_v7ddrphy_bitslip102 <= main_v7ddrphy_bitslip10_r1[9:2];
        end
        2'd2: begin
            main_v7ddrphy_bitslip102 <= main_v7ddrphy_bitslip10_r1[10:3];
        end
        2'd3: begin
            main_v7ddrphy_bitslip102 <= main_v7ddrphy_bitslip10_r1[11:4];
        end
        3'd4: begin
            main_v7ddrphy_bitslip102 <= main_v7ddrphy_bitslip10_r1[12:5];
        end
        3'd5: begin
            main_v7ddrphy_bitslip102 <= main_v7ddrphy_bitslip10_r1[13:6];
        end
        3'd6: begin
            main_v7ddrphy_bitslip102 <= main_v7ddrphy_bitslip10_r1[14:7];
        end
        3'd7: begin
            main_v7ddrphy_bitslip102 <= main_v7ddrphy_bitslip10_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_v7ddrphy_bitslip110 <= 8'd0;
    case (main_v7ddrphy_bitslip11_value0)
        1'd0: begin
            main_v7ddrphy_bitslip110 <= main_v7ddrphy_bitslip11_r0[8:1];
        end
        1'd1: begin
            main_v7ddrphy_bitslip110 <= main_v7ddrphy_bitslip11_r0[9:2];
        end
        2'd2: begin
            main_v7ddrphy_bitslip110 <= main_v7ddrphy_bitslip11_r0[10:3];
        end
        2'd3: begin
            main_v7ddrphy_bitslip110 <= main_v7ddrphy_bitslip11_r0[11:4];
        end
        3'd4: begin
            main_v7ddrphy_bitslip110 <= main_v7ddrphy_bitslip11_r0[12:5];
        end
        3'd5: begin
            main_v7ddrphy_bitslip110 <= main_v7ddrphy_bitslip11_r0[13:6];
        end
        3'd6: begin
            main_v7ddrphy_bitslip110 <= main_v7ddrphy_bitslip11_r0[14:7];
        end
        3'd7: begin
            main_v7ddrphy_bitslip110 <= main_v7ddrphy_bitslip11_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_v7ddrphy_bitslip112 <= 8'd0;
    case (main_v7ddrphy_bitslip11_value1)
        1'd0: begin
            main_v7ddrphy_bitslip112 <= main_v7ddrphy_bitslip11_r1[8:1];
        end
        1'd1: begin
            main_v7ddrphy_bitslip112 <= main_v7ddrphy_bitslip11_r1[9:2];
        end
        2'd2: begin
            main_v7ddrphy_bitslip112 <= main_v7ddrphy_bitslip11_r1[10:3];
        end
        2'd3: begin
            main_v7ddrphy_bitslip112 <= main_v7ddrphy_bitslip11_r1[11:4];
        end
        3'd4: begin
            main_v7ddrphy_bitslip112 <= main_v7ddrphy_bitslip11_r1[12:5];
        end
        3'd5: begin
            main_v7ddrphy_bitslip112 <= main_v7ddrphy_bitslip11_r1[13:6];
        end
        3'd6: begin
            main_v7ddrphy_bitslip112 <= main_v7ddrphy_bitslip11_r1[14:7];
        end
        3'd7: begin
            main_v7ddrphy_bitslip112 <= main_v7ddrphy_bitslip11_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_v7ddrphy_bitslip120 <= 8'd0;
    case (main_v7ddrphy_bitslip12_value0)
        1'd0: begin
            main_v7ddrphy_bitslip120 <= main_v7ddrphy_bitslip12_r0[8:1];
        end
        1'd1: begin
            main_v7ddrphy_bitslip120 <= main_v7ddrphy_bitslip12_r0[9:2];
        end
        2'd2: begin
            main_v7ddrphy_bitslip120 <= main_v7ddrphy_bitslip12_r0[10:3];
        end
        2'd3: begin
            main_v7ddrphy_bitslip120 <= main_v7ddrphy_bitslip12_r0[11:4];
        end
        3'd4: begin
            main_v7ddrphy_bitslip120 <= main_v7ddrphy_bitslip12_r0[12:5];
        end
        3'd5: begin
            main_v7ddrphy_bitslip120 <= main_v7ddrphy_bitslip12_r0[13:6];
        end
        3'd6: begin
            main_v7ddrphy_bitslip120 <= main_v7ddrphy_bitslip12_r0[14:7];
        end
        3'd7: begin
            main_v7ddrphy_bitslip120 <= main_v7ddrphy_bitslip12_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_v7ddrphy_bitslip122 <= 8'd0;
    case (main_v7ddrphy_bitslip12_value1)
        1'd0: begin
            main_v7ddrphy_bitslip122 <= main_v7ddrphy_bitslip12_r1[8:1];
        end
        1'd1: begin
            main_v7ddrphy_bitslip122 <= main_v7ddrphy_bitslip12_r1[9:2];
        end
        2'd2: begin
            main_v7ddrphy_bitslip122 <= main_v7ddrphy_bitslip12_r1[10:3];
        end
        2'd3: begin
            main_v7ddrphy_bitslip122 <= main_v7ddrphy_bitslip12_r1[11:4];
        end
        3'd4: begin
            main_v7ddrphy_bitslip122 <= main_v7ddrphy_bitslip12_r1[12:5];
        end
        3'd5: begin
            main_v7ddrphy_bitslip122 <= main_v7ddrphy_bitslip12_r1[13:6];
        end
        3'd6: begin
            main_v7ddrphy_bitslip122 <= main_v7ddrphy_bitslip12_r1[14:7];
        end
        3'd7: begin
            main_v7ddrphy_bitslip122 <= main_v7ddrphy_bitslip12_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_v7ddrphy_bitslip130 <= 8'd0;
    case (main_v7ddrphy_bitslip13_value0)
        1'd0: begin
            main_v7ddrphy_bitslip130 <= main_v7ddrphy_bitslip13_r0[8:1];
        end
        1'd1: begin
            main_v7ddrphy_bitslip130 <= main_v7ddrphy_bitslip13_r0[9:2];
        end
        2'd2: begin
            main_v7ddrphy_bitslip130 <= main_v7ddrphy_bitslip13_r0[10:3];
        end
        2'd3: begin
            main_v7ddrphy_bitslip130 <= main_v7ddrphy_bitslip13_r0[11:4];
        end
        3'd4: begin
            main_v7ddrphy_bitslip130 <= main_v7ddrphy_bitslip13_r0[12:5];
        end
        3'd5: begin
            main_v7ddrphy_bitslip130 <= main_v7ddrphy_bitslip13_r0[13:6];
        end
        3'd6: begin
            main_v7ddrphy_bitslip130 <= main_v7ddrphy_bitslip13_r0[14:7];
        end
        3'd7: begin
            main_v7ddrphy_bitslip130 <= main_v7ddrphy_bitslip13_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_v7ddrphy_bitslip132 <= 8'd0;
    case (main_v7ddrphy_bitslip13_value1)
        1'd0: begin
            main_v7ddrphy_bitslip132 <= main_v7ddrphy_bitslip13_r1[8:1];
        end
        1'd1: begin
            main_v7ddrphy_bitslip132 <= main_v7ddrphy_bitslip13_r1[9:2];
        end
        2'd2: begin
            main_v7ddrphy_bitslip132 <= main_v7ddrphy_bitslip13_r1[10:3];
        end
        2'd3: begin
            main_v7ddrphy_bitslip132 <= main_v7ddrphy_bitslip13_r1[11:4];
        end
        3'd4: begin
            main_v7ddrphy_bitslip132 <= main_v7ddrphy_bitslip13_r1[12:5];
        end
        3'd5: begin
            main_v7ddrphy_bitslip132 <= main_v7ddrphy_bitslip13_r1[13:6];
        end
        3'd6: begin
            main_v7ddrphy_bitslip132 <= main_v7ddrphy_bitslip13_r1[14:7];
        end
        3'd7: begin
            main_v7ddrphy_bitslip132 <= main_v7ddrphy_bitslip13_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_v7ddrphy_bitslip140 <= 8'd0;
    case (main_v7ddrphy_bitslip14_value0)
        1'd0: begin
            main_v7ddrphy_bitslip140 <= main_v7ddrphy_bitslip14_r0[8:1];
        end
        1'd1: begin
            main_v7ddrphy_bitslip140 <= main_v7ddrphy_bitslip14_r0[9:2];
        end
        2'd2: begin
            main_v7ddrphy_bitslip140 <= main_v7ddrphy_bitslip14_r0[10:3];
        end
        2'd3: begin
            main_v7ddrphy_bitslip140 <= main_v7ddrphy_bitslip14_r0[11:4];
        end
        3'd4: begin
            main_v7ddrphy_bitslip140 <= main_v7ddrphy_bitslip14_r0[12:5];
        end
        3'd5: begin
            main_v7ddrphy_bitslip140 <= main_v7ddrphy_bitslip14_r0[13:6];
        end
        3'd6: begin
            main_v7ddrphy_bitslip140 <= main_v7ddrphy_bitslip14_r0[14:7];
        end
        3'd7: begin
            main_v7ddrphy_bitslip140 <= main_v7ddrphy_bitslip14_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_v7ddrphy_bitslip142 <= 8'd0;
    case (main_v7ddrphy_bitslip14_value1)
        1'd0: begin
            main_v7ddrphy_bitslip142 <= main_v7ddrphy_bitslip14_r1[8:1];
        end
        1'd1: begin
            main_v7ddrphy_bitslip142 <= main_v7ddrphy_bitslip14_r1[9:2];
        end
        2'd2: begin
            main_v7ddrphy_bitslip142 <= main_v7ddrphy_bitslip14_r1[10:3];
        end
        2'd3: begin
            main_v7ddrphy_bitslip142 <= main_v7ddrphy_bitslip14_r1[11:4];
        end
        3'd4: begin
            main_v7ddrphy_bitslip142 <= main_v7ddrphy_bitslip14_r1[12:5];
        end
        3'd5: begin
            main_v7ddrphy_bitslip142 <= main_v7ddrphy_bitslip14_r1[13:6];
        end
        3'd6: begin
            main_v7ddrphy_bitslip142 <= main_v7ddrphy_bitslip14_r1[14:7];
        end
        3'd7: begin
            main_v7ddrphy_bitslip142 <= main_v7ddrphy_bitslip14_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_v7ddrphy_bitslip150 <= 8'd0;
    case (main_v7ddrphy_bitslip15_value0)
        1'd0: begin
            main_v7ddrphy_bitslip150 <= main_v7ddrphy_bitslip15_r0[8:1];
        end
        1'd1: begin
            main_v7ddrphy_bitslip150 <= main_v7ddrphy_bitslip15_r0[9:2];
        end
        2'd2: begin
            main_v7ddrphy_bitslip150 <= main_v7ddrphy_bitslip15_r0[10:3];
        end
        2'd3: begin
            main_v7ddrphy_bitslip150 <= main_v7ddrphy_bitslip15_r0[11:4];
        end
        3'd4: begin
            main_v7ddrphy_bitslip150 <= main_v7ddrphy_bitslip15_r0[12:5];
        end
        3'd5: begin
            main_v7ddrphy_bitslip150 <= main_v7ddrphy_bitslip15_r0[13:6];
        end
        3'd6: begin
            main_v7ddrphy_bitslip150 <= main_v7ddrphy_bitslip15_r0[14:7];
        end
        3'd7: begin
            main_v7ddrphy_bitslip150 <= main_v7ddrphy_bitslip15_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_v7ddrphy_bitslip152 <= 8'd0;
    case (main_v7ddrphy_bitslip15_value1)
        1'd0: begin
            main_v7ddrphy_bitslip152 <= main_v7ddrphy_bitslip15_r1[8:1];
        end
        1'd1: begin
            main_v7ddrphy_bitslip152 <= main_v7ddrphy_bitslip15_r1[9:2];
        end
        2'd2: begin
            main_v7ddrphy_bitslip152 <= main_v7ddrphy_bitslip15_r1[10:3];
        end
        2'd3: begin
            main_v7ddrphy_bitslip152 <= main_v7ddrphy_bitslip15_r1[11:4];
        end
        3'd4: begin
            main_v7ddrphy_bitslip152 <= main_v7ddrphy_bitslip15_r1[12:5];
        end
        3'd5: begin
            main_v7ddrphy_bitslip152 <= main_v7ddrphy_bitslip15_r1[13:6];
        end
        3'd6: begin
            main_v7ddrphy_bitslip152 <= main_v7ddrphy_bitslip15_r1[14:7];
        end
        3'd7: begin
            main_v7ddrphy_bitslip152 <= main_v7ddrphy_bitslip15_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_v7ddrphy_bitslip160 <= 8'd0;
    case (main_v7ddrphy_bitslip16_value0)
        1'd0: begin
            main_v7ddrphy_bitslip160 <= main_v7ddrphy_bitslip16_r0[8:1];
        end
        1'd1: begin
            main_v7ddrphy_bitslip160 <= main_v7ddrphy_bitslip16_r0[9:2];
        end
        2'd2: begin
            main_v7ddrphy_bitslip160 <= main_v7ddrphy_bitslip16_r0[10:3];
        end
        2'd3: begin
            main_v7ddrphy_bitslip160 <= main_v7ddrphy_bitslip16_r0[11:4];
        end
        3'd4: begin
            main_v7ddrphy_bitslip160 <= main_v7ddrphy_bitslip16_r0[12:5];
        end
        3'd5: begin
            main_v7ddrphy_bitslip160 <= main_v7ddrphy_bitslip16_r0[13:6];
        end
        3'd6: begin
            main_v7ddrphy_bitslip160 <= main_v7ddrphy_bitslip16_r0[14:7];
        end
        3'd7: begin
            main_v7ddrphy_bitslip160 <= main_v7ddrphy_bitslip16_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_v7ddrphy_bitslip162 <= 8'd0;
    case (main_v7ddrphy_bitslip16_value1)
        1'd0: begin
            main_v7ddrphy_bitslip162 <= main_v7ddrphy_bitslip16_r1[8:1];
        end
        1'd1: begin
            main_v7ddrphy_bitslip162 <= main_v7ddrphy_bitslip16_r1[9:2];
        end
        2'd2: begin
            main_v7ddrphy_bitslip162 <= main_v7ddrphy_bitslip16_r1[10:3];
        end
        2'd3: begin
            main_v7ddrphy_bitslip162 <= main_v7ddrphy_bitslip16_r1[11:4];
        end
        3'd4: begin
            main_v7ddrphy_bitslip162 <= main_v7ddrphy_bitslip16_r1[12:5];
        end
        3'd5: begin
            main_v7ddrphy_bitslip162 <= main_v7ddrphy_bitslip16_r1[13:6];
        end
        3'd6: begin
            main_v7ddrphy_bitslip162 <= main_v7ddrphy_bitslip16_r1[14:7];
        end
        3'd7: begin
            main_v7ddrphy_bitslip162 <= main_v7ddrphy_bitslip16_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_v7ddrphy_bitslip170 <= 8'd0;
    case (main_v7ddrphy_bitslip17_value0)
        1'd0: begin
            main_v7ddrphy_bitslip170 <= main_v7ddrphy_bitslip17_r0[8:1];
        end
        1'd1: begin
            main_v7ddrphy_bitslip170 <= main_v7ddrphy_bitslip17_r0[9:2];
        end
        2'd2: begin
            main_v7ddrphy_bitslip170 <= main_v7ddrphy_bitslip17_r0[10:3];
        end
        2'd3: begin
            main_v7ddrphy_bitslip170 <= main_v7ddrphy_bitslip17_r0[11:4];
        end
        3'd4: begin
            main_v7ddrphy_bitslip170 <= main_v7ddrphy_bitslip17_r0[12:5];
        end
        3'd5: begin
            main_v7ddrphy_bitslip170 <= main_v7ddrphy_bitslip17_r0[13:6];
        end
        3'd6: begin
            main_v7ddrphy_bitslip170 <= main_v7ddrphy_bitslip17_r0[14:7];
        end
        3'd7: begin
            main_v7ddrphy_bitslip170 <= main_v7ddrphy_bitslip17_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_v7ddrphy_bitslip172 <= 8'd0;
    case (main_v7ddrphy_bitslip17_value1)
        1'd0: begin
            main_v7ddrphy_bitslip172 <= main_v7ddrphy_bitslip17_r1[8:1];
        end
        1'd1: begin
            main_v7ddrphy_bitslip172 <= main_v7ddrphy_bitslip17_r1[9:2];
        end
        2'd2: begin
            main_v7ddrphy_bitslip172 <= main_v7ddrphy_bitslip17_r1[10:3];
        end
        2'd3: begin
            main_v7ddrphy_bitslip172 <= main_v7ddrphy_bitslip17_r1[11:4];
        end
        3'd4: begin
            main_v7ddrphy_bitslip172 <= main_v7ddrphy_bitslip17_r1[12:5];
        end
        3'd5: begin
            main_v7ddrphy_bitslip172 <= main_v7ddrphy_bitslip17_r1[13:6];
        end
        3'd6: begin
            main_v7ddrphy_bitslip172 <= main_v7ddrphy_bitslip17_r1[14:7];
        end
        3'd7: begin
            main_v7ddrphy_bitslip172 <= main_v7ddrphy_bitslip17_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_v7ddrphy_bitslip180 <= 8'd0;
    case (main_v7ddrphy_bitslip18_value0)
        1'd0: begin
            main_v7ddrphy_bitslip180 <= main_v7ddrphy_bitslip18_r0[8:1];
        end
        1'd1: begin
            main_v7ddrphy_bitslip180 <= main_v7ddrphy_bitslip18_r0[9:2];
        end
        2'd2: begin
            main_v7ddrphy_bitslip180 <= main_v7ddrphy_bitslip18_r0[10:3];
        end
        2'd3: begin
            main_v7ddrphy_bitslip180 <= main_v7ddrphy_bitslip18_r0[11:4];
        end
        3'd4: begin
            main_v7ddrphy_bitslip180 <= main_v7ddrphy_bitslip18_r0[12:5];
        end
        3'd5: begin
            main_v7ddrphy_bitslip180 <= main_v7ddrphy_bitslip18_r0[13:6];
        end
        3'd6: begin
            main_v7ddrphy_bitslip180 <= main_v7ddrphy_bitslip18_r0[14:7];
        end
        3'd7: begin
            main_v7ddrphy_bitslip180 <= main_v7ddrphy_bitslip18_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_v7ddrphy_bitslip182 <= 8'd0;
    case (main_v7ddrphy_bitslip18_value1)
        1'd0: begin
            main_v7ddrphy_bitslip182 <= main_v7ddrphy_bitslip18_r1[8:1];
        end
        1'd1: begin
            main_v7ddrphy_bitslip182 <= main_v7ddrphy_bitslip18_r1[9:2];
        end
        2'd2: begin
            main_v7ddrphy_bitslip182 <= main_v7ddrphy_bitslip18_r1[10:3];
        end
        2'd3: begin
            main_v7ddrphy_bitslip182 <= main_v7ddrphy_bitslip18_r1[11:4];
        end
        3'd4: begin
            main_v7ddrphy_bitslip182 <= main_v7ddrphy_bitslip18_r1[12:5];
        end
        3'd5: begin
            main_v7ddrphy_bitslip182 <= main_v7ddrphy_bitslip18_r1[13:6];
        end
        3'd6: begin
            main_v7ddrphy_bitslip182 <= main_v7ddrphy_bitslip18_r1[14:7];
        end
        3'd7: begin
            main_v7ddrphy_bitslip182 <= main_v7ddrphy_bitslip18_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_v7ddrphy_bitslip190 <= 8'd0;
    case (main_v7ddrphy_bitslip19_value0)
        1'd0: begin
            main_v7ddrphy_bitslip190 <= main_v7ddrphy_bitslip19_r0[8:1];
        end
        1'd1: begin
            main_v7ddrphy_bitslip190 <= main_v7ddrphy_bitslip19_r0[9:2];
        end
        2'd2: begin
            main_v7ddrphy_bitslip190 <= main_v7ddrphy_bitslip19_r0[10:3];
        end
        2'd3: begin
            main_v7ddrphy_bitslip190 <= main_v7ddrphy_bitslip19_r0[11:4];
        end
        3'd4: begin
            main_v7ddrphy_bitslip190 <= main_v7ddrphy_bitslip19_r0[12:5];
        end
        3'd5: begin
            main_v7ddrphy_bitslip190 <= main_v7ddrphy_bitslip19_r0[13:6];
        end
        3'd6: begin
            main_v7ddrphy_bitslip190 <= main_v7ddrphy_bitslip19_r0[14:7];
        end
        3'd7: begin
            main_v7ddrphy_bitslip190 <= main_v7ddrphy_bitslip19_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_v7ddrphy_bitslip192 <= 8'd0;
    case (main_v7ddrphy_bitslip19_value1)
        1'd0: begin
            main_v7ddrphy_bitslip192 <= main_v7ddrphy_bitslip19_r1[8:1];
        end
        1'd1: begin
            main_v7ddrphy_bitslip192 <= main_v7ddrphy_bitslip19_r1[9:2];
        end
        2'd2: begin
            main_v7ddrphy_bitslip192 <= main_v7ddrphy_bitslip19_r1[10:3];
        end
        2'd3: begin
            main_v7ddrphy_bitslip192 <= main_v7ddrphy_bitslip19_r1[11:4];
        end
        3'd4: begin
            main_v7ddrphy_bitslip192 <= main_v7ddrphy_bitslip19_r1[12:5];
        end
        3'd5: begin
            main_v7ddrphy_bitslip192 <= main_v7ddrphy_bitslip19_r1[13:6];
        end
        3'd6: begin
            main_v7ddrphy_bitslip192 <= main_v7ddrphy_bitslip19_r1[14:7];
        end
        3'd7: begin
            main_v7ddrphy_bitslip192 <= main_v7ddrphy_bitslip19_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_v7ddrphy_bitslip200 <= 8'd0;
    case (main_v7ddrphy_bitslip20_value0)
        1'd0: begin
            main_v7ddrphy_bitslip200 <= main_v7ddrphy_bitslip20_r0[8:1];
        end
        1'd1: begin
            main_v7ddrphy_bitslip200 <= main_v7ddrphy_bitslip20_r0[9:2];
        end
        2'd2: begin
            main_v7ddrphy_bitslip200 <= main_v7ddrphy_bitslip20_r0[10:3];
        end
        2'd3: begin
            main_v7ddrphy_bitslip200 <= main_v7ddrphy_bitslip20_r0[11:4];
        end
        3'd4: begin
            main_v7ddrphy_bitslip200 <= main_v7ddrphy_bitslip20_r0[12:5];
        end
        3'd5: begin
            main_v7ddrphy_bitslip200 <= main_v7ddrphy_bitslip20_r0[13:6];
        end
        3'd6: begin
            main_v7ddrphy_bitslip200 <= main_v7ddrphy_bitslip20_r0[14:7];
        end
        3'd7: begin
            main_v7ddrphy_bitslip200 <= main_v7ddrphy_bitslip20_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_v7ddrphy_bitslip202 <= 8'd0;
    case (main_v7ddrphy_bitslip20_value1)
        1'd0: begin
            main_v7ddrphy_bitslip202 <= main_v7ddrphy_bitslip20_r1[8:1];
        end
        1'd1: begin
            main_v7ddrphy_bitslip202 <= main_v7ddrphy_bitslip20_r1[9:2];
        end
        2'd2: begin
            main_v7ddrphy_bitslip202 <= main_v7ddrphy_bitslip20_r1[10:3];
        end
        2'd3: begin
            main_v7ddrphy_bitslip202 <= main_v7ddrphy_bitslip20_r1[11:4];
        end
        3'd4: begin
            main_v7ddrphy_bitslip202 <= main_v7ddrphy_bitslip20_r1[12:5];
        end
        3'd5: begin
            main_v7ddrphy_bitslip202 <= main_v7ddrphy_bitslip20_r1[13:6];
        end
        3'd6: begin
            main_v7ddrphy_bitslip202 <= main_v7ddrphy_bitslip20_r1[14:7];
        end
        3'd7: begin
            main_v7ddrphy_bitslip202 <= main_v7ddrphy_bitslip20_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_v7ddrphy_bitslip210 <= 8'd0;
    case (main_v7ddrphy_bitslip21_value0)
        1'd0: begin
            main_v7ddrphy_bitslip210 <= main_v7ddrphy_bitslip21_r0[8:1];
        end
        1'd1: begin
            main_v7ddrphy_bitslip210 <= main_v7ddrphy_bitslip21_r0[9:2];
        end
        2'd2: begin
            main_v7ddrphy_bitslip210 <= main_v7ddrphy_bitslip21_r0[10:3];
        end
        2'd3: begin
            main_v7ddrphy_bitslip210 <= main_v7ddrphy_bitslip21_r0[11:4];
        end
        3'd4: begin
            main_v7ddrphy_bitslip210 <= main_v7ddrphy_bitslip21_r0[12:5];
        end
        3'd5: begin
            main_v7ddrphy_bitslip210 <= main_v7ddrphy_bitslip21_r0[13:6];
        end
        3'd6: begin
            main_v7ddrphy_bitslip210 <= main_v7ddrphy_bitslip21_r0[14:7];
        end
        3'd7: begin
            main_v7ddrphy_bitslip210 <= main_v7ddrphy_bitslip21_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_v7ddrphy_bitslip212 <= 8'd0;
    case (main_v7ddrphy_bitslip21_value1)
        1'd0: begin
            main_v7ddrphy_bitslip212 <= main_v7ddrphy_bitslip21_r1[8:1];
        end
        1'd1: begin
            main_v7ddrphy_bitslip212 <= main_v7ddrphy_bitslip21_r1[9:2];
        end
        2'd2: begin
            main_v7ddrphy_bitslip212 <= main_v7ddrphy_bitslip21_r1[10:3];
        end
        2'd3: begin
            main_v7ddrphy_bitslip212 <= main_v7ddrphy_bitslip21_r1[11:4];
        end
        3'd4: begin
            main_v7ddrphy_bitslip212 <= main_v7ddrphy_bitslip21_r1[12:5];
        end
        3'd5: begin
            main_v7ddrphy_bitslip212 <= main_v7ddrphy_bitslip21_r1[13:6];
        end
        3'd6: begin
            main_v7ddrphy_bitslip212 <= main_v7ddrphy_bitslip21_r1[14:7];
        end
        3'd7: begin
            main_v7ddrphy_bitslip212 <= main_v7ddrphy_bitslip21_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_v7ddrphy_bitslip220 <= 8'd0;
    case (main_v7ddrphy_bitslip22_value0)
        1'd0: begin
            main_v7ddrphy_bitslip220 <= main_v7ddrphy_bitslip22_r0[8:1];
        end
        1'd1: begin
            main_v7ddrphy_bitslip220 <= main_v7ddrphy_bitslip22_r0[9:2];
        end
        2'd2: begin
            main_v7ddrphy_bitslip220 <= main_v7ddrphy_bitslip22_r0[10:3];
        end
        2'd3: begin
            main_v7ddrphy_bitslip220 <= main_v7ddrphy_bitslip22_r0[11:4];
        end
        3'd4: begin
            main_v7ddrphy_bitslip220 <= main_v7ddrphy_bitslip22_r0[12:5];
        end
        3'd5: begin
            main_v7ddrphy_bitslip220 <= main_v7ddrphy_bitslip22_r0[13:6];
        end
        3'd6: begin
            main_v7ddrphy_bitslip220 <= main_v7ddrphy_bitslip22_r0[14:7];
        end
        3'd7: begin
            main_v7ddrphy_bitslip220 <= main_v7ddrphy_bitslip22_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_v7ddrphy_bitslip222 <= 8'd0;
    case (main_v7ddrphy_bitslip22_value1)
        1'd0: begin
            main_v7ddrphy_bitslip222 <= main_v7ddrphy_bitslip22_r1[8:1];
        end
        1'd1: begin
            main_v7ddrphy_bitslip222 <= main_v7ddrphy_bitslip22_r1[9:2];
        end
        2'd2: begin
            main_v7ddrphy_bitslip222 <= main_v7ddrphy_bitslip22_r1[10:3];
        end
        2'd3: begin
            main_v7ddrphy_bitslip222 <= main_v7ddrphy_bitslip22_r1[11:4];
        end
        3'd4: begin
            main_v7ddrphy_bitslip222 <= main_v7ddrphy_bitslip22_r1[12:5];
        end
        3'd5: begin
            main_v7ddrphy_bitslip222 <= main_v7ddrphy_bitslip22_r1[13:6];
        end
        3'd6: begin
            main_v7ddrphy_bitslip222 <= main_v7ddrphy_bitslip22_r1[14:7];
        end
        3'd7: begin
            main_v7ddrphy_bitslip222 <= main_v7ddrphy_bitslip22_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_v7ddrphy_bitslip230 <= 8'd0;
    case (main_v7ddrphy_bitslip23_value0)
        1'd0: begin
            main_v7ddrphy_bitslip230 <= main_v7ddrphy_bitslip23_r0[8:1];
        end
        1'd1: begin
            main_v7ddrphy_bitslip230 <= main_v7ddrphy_bitslip23_r0[9:2];
        end
        2'd2: begin
            main_v7ddrphy_bitslip230 <= main_v7ddrphy_bitslip23_r0[10:3];
        end
        2'd3: begin
            main_v7ddrphy_bitslip230 <= main_v7ddrphy_bitslip23_r0[11:4];
        end
        3'd4: begin
            main_v7ddrphy_bitslip230 <= main_v7ddrphy_bitslip23_r0[12:5];
        end
        3'd5: begin
            main_v7ddrphy_bitslip230 <= main_v7ddrphy_bitslip23_r0[13:6];
        end
        3'd6: begin
            main_v7ddrphy_bitslip230 <= main_v7ddrphy_bitslip23_r0[14:7];
        end
        3'd7: begin
            main_v7ddrphy_bitslip230 <= main_v7ddrphy_bitslip23_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_v7ddrphy_bitslip232 <= 8'd0;
    case (main_v7ddrphy_bitslip23_value1)
        1'd0: begin
            main_v7ddrphy_bitslip232 <= main_v7ddrphy_bitslip23_r1[8:1];
        end
        1'd1: begin
            main_v7ddrphy_bitslip232 <= main_v7ddrphy_bitslip23_r1[9:2];
        end
        2'd2: begin
            main_v7ddrphy_bitslip232 <= main_v7ddrphy_bitslip23_r1[10:3];
        end
        2'd3: begin
            main_v7ddrphy_bitslip232 <= main_v7ddrphy_bitslip23_r1[11:4];
        end
        3'd4: begin
            main_v7ddrphy_bitslip232 <= main_v7ddrphy_bitslip23_r1[12:5];
        end
        3'd5: begin
            main_v7ddrphy_bitslip232 <= main_v7ddrphy_bitslip23_r1[13:6];
        end
        3'd6: begin
            main_v7ddrphy_bitslip232 <= main_v7ddrphy_bitslip23_r1[14:7];
        end
        3'd7: begin
            main_v7ddrphy_bitslip232 <= main_v7ddrphy_bitslip23_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_v7ddrphy_bitslip240 <= 8'd0;
    case (main_v7ddrphy_bitslip24_value0)
        1'd0: begin
            main_v7ddrphy_bitslip240 <= main_v7ddrphy_bitslip24_r0[8:1];
        end
        1'd1: begin
            main_v7ddrphy_bitslip240 <= main_v7ddrphy_bitslip24_r0[9:2];
        end
        2'd2: begin
            main_v7ddrphy_bitslip240 <= main_v7ddrphy_bitslip24_r0[10:3];
        end
        2'd3: begin
            main_v7ddrphy_bitslip240 <= main_v7ddrphy_bitslip24_r0[11:4];
        end
        3'd4: begin
            main_v7ddrphy_bitslip240 <= main_v7ddrphy_bitslip24_r0[12:5];
        end
        3'd5: begin
            main_v7ddrphy_bitslip240 <= main_v7ddrphy_bitslip24_r0[13:6];
        end
        3'd6: begin
            main_v7ddrphy_bitslip240 <= main_v7ddrphy_bitslip24_r0[14:7];
        end
        3'd7: begin
            main_v7ddrphy_bitslip240 <= main_v7ddrphy_bitslip24_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_v7ddrphy_bitslip242 <= 8'd0;
    case (main_v7ddrphy_bitslip24_value1)
        1'd0: begin
            main_v7ddrphy_bitslip242 <= main_v7ddrphy_bitslip24_r1[8:1];
        end
        1'd1: begin
            main_v7ddrphy_bitslip242 <= main_v7ddrphy_bitslip24_r1[9:2];
        end
        2'd2: begin
            main_v7ddrphy_bitslip242 <= main_v7ddrphy_bitslip24_r1[10:3];
        end
        2'd3: begin
            main_v7ddrphy_bitslip242 <= main_v7ddrphy_bitslip24_r1[11:4];
        end
        3'd4: begin
            main_v7ddrphy_bitslip242 <= main_v7ddrphy_bitslip24_r1[12:5];
        end
        3'd5: begin
            main_v7ddrphy_bitslip242 <= main_v7ddrphy_bitslip24_r1[13:6];
        end
        3'd6: begin
            main_v7ddrphy_bitslip242 <= main_v7ddrphy_bitslip24_r1[14:7];
        end
        3'd7: begin
            main_v7ddrphy_bitslip242 <= main_v7ddrphy_bitslip24_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_v7ddrphy_bitslip250 <= 8'd0;
    case (main_v7ddrphy_bitslip25_value0)
        1'd0: begin
            main_v7ddrphy_bitslip250 <= main_v7ddrphy_bitslip25_r0[8:1];
        end
        1'd1: begin
            main_v7ddrphy_bitslip250 <= main_v7ddrphy_bitslip25_r0[9:2];
        end
        2'd2: begin
            main_v7ddrphy_bitslip250 <= main_v7ddrphy_bitslip25_r0[10:3];
        end
        2'd3: begin
            main_v7ddrphy_bitslip250 <= main_v7ddrphy_bitslip25_r0[11:4];
        end
        3'd4: begin
            main_v7ddrphy_bitslip250 <= main_v7ddrphy_bitslip25_r0[12:5];
        end
        3'd5: begin
            main_v7ddrphy_bitslip250 <= main_v7ddrphy_bitslip25_r0[13:6];
        end
        3'd6: begin
            main_v7ddrphy_bitslip250 <= main_v7ddrphy_bitslip25_r0[14:7];
        end
        3'd7: begin
            main_v7ddrphy_bitslip250 <= main_v7ddrphy_bitslip25_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_v7ddrphy_bitslip252 <= 8'd0;
    case (main_v7ddrphy_bitslip25_value1)
        1'd0: begin
            main_v7ddrphy_bitslip252 <= main_v7ddrphy_bitslip25_r1[8:1];
        end
        1'd1: begin
            main_v7ddrphy_bitslip252 <= main_v7ddrphy_bitslip25_r1[9:2];
        end
        2'd2: begin
            main_v7ddrphy_bitslip252 <= main_v7ddrphy_bitslip25_r1[10:3];
        end
        2'd3: begin
            main_v7ddrphy_bitslip252 <= main_v7ddrphy_bitslip25_r1[11:4];
        end
        3'd4: begin
            main_v7ddrphy_bitslip252 <= main_v7ddrphy_bitslip25_r1[12:5];
        end
        3'd5: begin
            main_v7ddrphy_bitslip252 <= main_v7ddrphy_bitslip25_r1[13:6];
        end
        3'd6: begin
            main_v7ddrphy_bitslip252 <= main_v7ddrphy_bitslip25_r1[14:7];
        end
        3'd7: begin
            main_v7ddrphy_bitslip252 <= main_v7ddrphy_bitslip25_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_v7ddrphy_bitslip260 <= 8'd0;
    case (main_v7ddrphy_bitslip26_value0)
        1'd0: begin
            main_v7ddrphy_bitslip260 <= main_v7ddrphy_bitslip26_r0[8:1];
        end
        1'd1: begin
            main_v7ddrphy_bitslip260 <= main_v7ddrphy_bitslip26_r0[9:2];
        end
        2'd2: begin
            main_v7ddrphy_bitslip260 <= main_v7ddrphy_bitslip26_r0[10:3];
        end
        2'd3: begin
            main_v7ddrphy_bitslip260 <= main_v7ddrphy_bitslip26_r0[11:4];
        end
        3'd4: begin
            main_v7ddrphy_bitslip260 <= main_v7ddrphy_bitslip26_r0[12:5];
        end
        3'd5: begin
            main_v7ddrphy_bitslip260 <= main_v7ddrphy_bitslip26_r0[13:6];
        end
        3'd6: begin
            main_v7ddrphy_bitslip260 <= main_v7ddrphy_bitslip26_r0[14:7];
        end
        3'd7: begin
            main_v7ddrphy_bitslip260 <= main_v7ddrphy_bitslip26_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_v7ddrphy_bitslip262 <= 8'd0;
    case (main_v7ddrphy_bitslip26_value1)
        1'd0: begin
            main_v7ddrphy_bitslip262 <= main_v7ddrphy_bitslip26_r1[8:1];
        end
        1'd1: begin
            main_v7ddrphy_bitslip262 <= main_v7ddrphy_bitslip26_r1[9:2];
        end
        2'd2: begin
            main_v7ddrphy_bitslip262 <= main_v7ddrphy_bitslip26_r1[10:3];
        end
        2'd3: begin
            main_v7ddrphy_bitslip262 <= main_v7ddrphy_bitslip26_r1[11:4];
        end
        3'd4: begin
            main_v7ddrphy_bitslip262 <= main_v7ddrphy_bitslip26_r1[12:5];
        end
        3'd5: begin
            main_v7ddrphy_bitslip262 <= main_v7ddrphy_bitslip26_r1[13:6];
        end
        3'd6: begin
            main_v7ddrphy_bitslip262 <= main_v7ddrphy_bitslip26_r1[14:7];
        end
        3'd7: begin
            main_v7ddrphy_bitslip262 <= main_v7ddrphy_bitslip26_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_v7ddrphy_bitslip270 <= 8'd0;
    case (main_v7ddrphy_bitslip27_value0)
        1'd0: begin
            main_v7ddrphy_bitslip270 <= main_v7ddrphy_bitslip27_r0[8:1];
        end
        1'd1: begin
            main_v7ddrphy_bitslip270 <= main_v7ddrphy_bitslip27_r0[9:2];
        end
        2'd2: begin
            main_v7ddrphy_bitslip270 <= main_v7ddrphy_bitslip27_r0[10:3];
        end
        2'd3: begin
            main_v7ddrphy_bitslip270 <= main_v7ddrphy_bitslip27_r0[11:4];
        end
        3'd4: begin
            main_v7ddrphy_bitslip270 <= main_v7ddrphy_bitslip27_r0[12:5];
        end
        3'd5: begin
            main_v7ddrphy_bitslip270 <= main_v7ddrphy_bitslip27_r0[13:6];
        end
        3'd6: begin
            main_v7ddrphy_bitslip270 <= main_v7ddrphy_bitslip27_r0[14:7];
        end
        3'd7: begin
            main_v7ddrphy_bitslip270 <= main_v7ddrphy_bitslip27_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_v7ddrphy_bitslip272 <= 8'd0;
    case (main_v7ddrphy_bitslip27_value1)
        1'd0: begin
            main_v7ddrphy_bitslip272 <= main_v7ddrphy_bitslip27_r1[8:1];
        end
        1'd1: begin
            main_v7ddrphy_bitslip272 <= main_v7ddrphy_bitslip27_r1[9:2];
        end
        2'd2: begin
            main_v7ddrphy_bitslip272 <= main_v7ddrphy_bitslip27_r1[10:3];
        end
        2'd3: begin
            main_v7ddrphy_bitslip272 <= main_v7ddrphy_bitslip27_r1[11:4];
        end
        3'd4: begin
            main_v7ddrphy_bitslip272 <= main_v7ddrphy_bitslip27_r1[12:5];
        end
        3'd5: begin
            main_v7ddrphy_bitslip272 <= main_v7ddrphy_bitslip27_r1[13:6];
        end
        3'd6: begin
            main_v7ddrphy_bitslip272 <= main_v7ddrphy_bitslip27_r1[14:7];
        end
        3'd7: begin
            main_v7ddrphy_bitslip272 <= main_v7ddrphy_bitslip27_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_v7ddrphy_bitslip280 <= 8'd0;
    case (main_v7ddrphy_bitslip28_value0)
        1'd0: begin
            main_v7ddrphy_bitslip280 <= main_v7ddrphy_bitslip28_r0[8:1];
        end
        1'd1: begin
            main_v7ddrphy_bitslip280 <= main_v7ddrphy_bitslip28_r0[9:2];
        end
        2'd2: begin
            main_v7ddrphy_bitslip280 <= main_v7ddrphy_bitslip28_r0[10:3];
        end
        2'd3: begin
            main_v7ddrphy_bitslip280 <= main_v7ddrphy_bitslip28_r0[11:4];
        end
        3'd4: begin
            main_v7ddrphy_bitslip280 <= main_v7ddrphy_bitslip28_r0[12:5];
        end
        3'd5: begin
            main_v7ddrphy_bitslip280 <= main_v7ddrphy_bitslip28_r0[13:6];
        end
        3'd6: begin
            main_v7ddrphy_bitslip280 <= main_v7ddrphy_bitslip28_r0[14:7];
        end
        3'd7: begin
            main_v7ddrphy_bitslip280 <= main_v7ddrphy_bitslip28_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_v7ddrphy_bitslip282 <= 8'd0;
    case (main_v7ddrphy_bitslip28_value1)
        1'd0: begin
            main_v7ddrphy_bitslip282 <= main_v7ddrphy_bitslip28_r1[8:1];
        end
        1'd1: begin
            main_v7ddrphy_bitslip282 <= main_v7ddrphy_bitslip28_r1[9:2];
        end
        2'd2: begin
            main_v7ddrphy_bitslip282 <= main_v7ddrphy_bitslip28_r1[10:3];
        end
        2'd3: begin
            main_v7ddrphy_bitslip282 <= main_v7ddrphy_bitslip28_r1[11:4];
        end
        3'd4: begin
            main_v7ddrphy_bitslip282 <= main_v7ddrphy_bitslip28_r1[12:5];
        end
        3'd5: begin
            main_v7ddrphy_bitslip282 <= main_v7ddrphy_bitslip28_r1[13:6];
        end
        3'd6: begin
            main_v7ddrphy_bitslip282 <= main_v7ddrphy_bitslip28_r1[14:7];
        end
        3'd7: begin
            main_v7ddrphy_bitslip282 <= main_v7ddrphy_bitslip28_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_v7ddrphy_bitslip290 <= 8'd0;
    case (main_v7ddrphy_bitslip29_value0)
        1'd0: begin
            main_v7ddrphy_bitslip290 <= main_v7ddrphy_bitslip29_r0[8:1];
        end
        1'd1: begin
            main_v7ddrphy_bitslip290 <= main_v7ddrphy_bitslip29_r0[9:2];
        end
        2'd2: begin
            main_v7ddrphy_bitslip290 <= main_v7ddrphy_bitslip29_r0[10:3];
        end
        2'd3: begin
            main_v7ddrphy_bitslip290 <= main_v7ddrphy_bitslip29_r0[11:4];
        end
        3'd4: begin
            main_v7ddrphy_bitslip290 <= main_v7ddrphy_bitslip29_r0[12:5];
        end
        3'd5: begin
            main_v7ddrphy_bitslip290 <= main_v7ddrphy_bitslip29_r0[13:6];
        end
        3'd6: begin
            main_v7ddrphy_bitslip290 <= main_v7ddrphy_bitslip29_r0[14:7];
        end
        3'd7: begin
            main_v7ddrphy_bitslip290 <= main_v7ddrphy_bitslip29_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_v7ddrphy_bitslip292 <= 8'd0;
    case (main_v7ddrphy_bitslip29_value1)
        1'd0: begin
            main_v7ddrphy_bitslip292 <= main_v7ddrphy_bitslip29_r1[8:1];
        end
        1'd1: begin
            main_v7ddrphy_bitslip292 <= main_v7ddrphy_bitslip29_r1[9:2];
        end
        2'd2: begin
            main_v7ddrphy_bitslip292 <= main_v7ddrphy_bitslip29_r1[10:3];
        end
        2'd3: begin
            main_v7ddrphy_bitslip292 <= main_v7ddrphy_bitslip29_r1[11:4];
        end
        3'd4: begin
            main_v7ddrphy_bitslip292 <= main_v7ddrphy_bitslip29_r1[12:5];
        end
        3'd5: begin
            main_v7ddrphy_bitslip292 <= main_v7ddrphy_bitslip29_r1[13:6];
        end
        3'd6: begin
            main_v7ddrphy_bitslip292 <= main_v7ddrphy_bitslip29_r1[14:7];
        end
        3'd7: begin
            main_v7ddrphy_bitslip292 <= main_v7ddrphy_bitslip29_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_v7ddrphy_bitslip300 <= 8'd0;
    case (main_v7ddrphy_bitslip30_value0)
        1'd0: begin
            main_v7ddrphy_bitslip300 <= main_v7ddrphy_bitslip30_r0[8:1];
        end
        1'd1: begin
            main_v7ddrphy_bitslip300 <= main_v7ddrphy_bitslip30_r0[9:2];
        end
        2'd2: begin
            main_v7ddrphy_bitslip300 <= main_v7ddrphy_bitslip30_r0[10:3];
        end
        2'd3: begin
            main_v7ddrphy_bitslip300 <= main_v7ddrphy_bitslip30_r0[11:4];
        end
        3'd4: begin
            main_v7ddrphy_bitslip300 <= main_v7ddrphy_bitslip30_r0[12:5];
        end
        3'd5: begin
            main_v7ddrphy_bitslip300 <= main_v7ddrphy_bitslip30_r0[13:6];
        end
        3'd6: begin
            main_v7ddrphy_bitslip300 <= main_v7ddrphy_bitslip30_r0[14:7];
        end
        3'd7: begin
            main_v7ddrphy_bitslip300 <= main_v7ddrphy_bitslip30_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_v7ddrphy_bitslip302 <= 8'd0;
    case (main_v7ddrphy_bitslip30_value1)
        1'd0: begin
            main_v7ddrphy_bitslip302 <= main_v7ddrphy_bitslip30_r1[8:1];
        end
        1'd1: begin
            main_v7ddrphy_bitslip302 <= main_v7ddrphy_bitslip30_r1[9:2];
        end
        2'd2: begin
            main_v7ddrphy_bitslip302 <= main_v7ddrphy_bitslip30_r1[10:3];
        end
        2'd3: begin
            main_v7ddrphy_bitslip302 <= main_v7ddrphy_bitslip30_r1[11:4];
        end
        3'd4: begin
            main_v7ddrphy_bitslip302 <= main_v7ddrphy_bitslip30_r1[12:5];
        end
        3'd5: begin
            main_v7ddrphy_bitslip302 <= main_v7ddrphy_bitslip30_r1[13:6];
        end
        3'd6: begin
            main_v7ddrphy_bitslip302 <= main_v7ddrphy_bitslip30_r1[14:7];
        end
        3'd7: begin
            main_v7ddrphy_bitslip302 <= main_v7ddrphy_bitslip30_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_v7ddrphy_bitslip310 <= 8'd0;
    case (main_v7ddrphy_bitslip31_value0)
        1'd0: begin
            main_v7ddrphy_bitslip310 <= main_v7ddrphy_bitslip31_r0[8:1];
        end
        1'd1: begin
            main_v7ddrphy_bitslip310 <= main_v7ddrphy_bitslip31_r0[9:2];
        end
        2'd2: begin
            main_v7ddrphy_bitslip310 <= main_v7ddrphy_bitslip31_r0[10:3];
        end
        2'd3: begin
            main_v7ddrphy_bitslip310 <= main_v7ddrphy_bitslip31_r0[11:4];
        end
        3'd4: begin
            main_v7ddrphy_bitslip310 <= main_v7ddrphy_bitslip31_r0[12:5];
        end
        3'd5: begin
            main_v7ddrphy_bitslip310 <= main_v7ddrphy_bitslip31_r0[13:6];
        end
        3'd6: begin
            main_v7ddrphy_bitslip310 <= main_v7ddrphy_bitslip31_r0[14:7];
        end
        3'd7: begin
            main_v7ddrphy_bitslip310 <= main_v7ddrphy_bitslip31_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_v7ddrphy_bitslip312 <= 8'd0;
    case (main_v7ddrphy_bitslip31_value1)
        1'd0: begin
            main_v7ddrphy_bitslip312 <= main_v7ddrphy_bitslip31_r1[8:1];
        end
        1'd1: begin
            main_v7ddrphy_bitslip312 <= main_v7ddrphy_bitslip31_r1[9:2];
        end
        2'd2: begin
            main_v7ddrphy_bitslip312 <= main_v7ddrphy_bitslip31_r1[10:3];
        end
        2'd3: begin
            main_v7ddrphy_bitslip312 <= main_v7ddrphy_bitslip31_r1[11:4];
        end
        3'd4: begin
            main_v7ddrphy_bitslip312 <= main_v7ddrphy_bitslip31_r1[12:5];
        end
        3'd5: begin
            main_v7ddrphy_bitslip312 <= main_v7ddrphy_bitslip31_r1[13:6];
        end
        3'd6: begin
            main_v7ddrphy_bitslip312 <= main_v7ddrphy_bitslip31_r1[14:7];
        end
        3'd7: begin
            main_v7ddrphy_bitslip312 <= main_v7ddrphy_bitslip31_r1[15:8];
        end
    endcase
end
assign main_v7ddrphy_dfi_p0_address = main_soclinux_sdram_master_p0_address;
assign main_v7ddrphy_dfi_p0_bank = main_soclinux_sdram_master_p0_bank;
assign main_v7ddrphy_dfi_p0_cas_n = main_soclinux_sdram_master_p0_cas_n;
assign main_v7ddrphy_dfi_p0_cs_n = main_soclinux_sdram_master_p0_cs_n;
assign main_v7ddrphy_dfi_p0_ras_n = main_soclinux_sdram_master_p0_ras_n;
assign main_v7ddrphy_dfi_p0_we_n = main_soclinux_sdram_master_p0_we_n;
assign main_v7ddrphy_dfi_p0_cke = main_soclinux_sdram_master_p0_cke;
assign main_v7ddrphy_dfi_p0_odt = main_soclinux_sdram_master_p0_odt;
assign main_v7ddrphy_dfi_p0_reset_n = main_soclinux_sdram_master_p0_reset_n;
assign main_v7ddrphy_dfi_p0_act_n = main_soclinux_sdram_master_p0_act_n;
assign main_v7ddrphy_dfi_p0_wrdata = main_soclinux_sdram_master_p0_wrdata;
assign main_v7ddrphy_dfi_p0_wrdata_en = main_soclinux_sdram_master_p0_wrdata_en;
assign main_v7ddrphy_dfi_p0_wrdata_mask = main_soclinux_sdram_master_p0_wrdata_mask;
assign main_v7ddrphy_dfi_p0_rddata_en = main_soclinux_sdram_master_p0_rddata_en;
assign main_soclinux_sdram_master_p0_rddata = main_v7ddrphy_dfi_p0_rddata;
assign main_soclinux_sdram_master_p0_rddata_valid = main_v7ddrphy_dfi_p0_rddata_valid;
assign main_v7ddrphy_dfi_p1_address = main_soclinux_sdram_master_p1_address;
assign main_v7ddrphy_dfi_p1_bank = main_soclinux_sdram_master_p1_bank;
assign main_v7ddrphy_dfi_p1_cas_n = main_soclinux_sdram_master_p1_cas_n;
assign main_v7ddrphy_dfi_p1_cs_n = main_soclinux_sdram_master_p1_cs_n;
assign main_v7ddrphy_dfi_p1_ras_n = main_soclinux_sdram_master_p1_ras_n;
assign main_v7ddrphy_dfi_p1_we_n = main_soclinux_sdram_master_p1_we_n;
assign main_v7ddrphy_dfi_p1_cke = main_soclinux_sdram_master_p1_cke;
assign main_v7ddrphy_dfi_p1_odt = main_soclinux_sdram_master_p1_odt;
assign main_v7ddrphy_dfi_p1_reset_n = main_soclinux_sdram_master_p1_reset_n;
assign main_v7ddrphy_dfi_p1_act_n = main_soclinux_sdram_master_p1_act_n;
assign main_v7ddrphy_dfi_p1_wrdata = main_soclinux_sdram_master_p1_wrdata;
assign main_v7ddrphy_dfi_p1_wrdata_en = main_soclinux_sdram_master_p1_wrdata_en;
assign main_v7ddrphy_dfi_p1_wrdata_mask = main_soclinux_sdram_master_p1_wrdata_mask;
assign main_v7ddrphy_dfi_p1_rddata_en = main_soclinux_sdram_master_p1_rddata_en;
assign main_soclinux_sdram_master_p1_rddata = main_v7ddrphy_dfi_p1_rddata;
assign main_soclinux_sdram_master_p1_rddata_valid = main_v7ddrphy_dfi_p1_rddata_valid;
assign main_v7ddrphy_dfi_p2_address = main_soclinux_sdram_master_p2_address;
assign main_v7ddrphy_dfi_p2_bank = main_soclinux_sdram_master_p2_bank;
assign main_v7ddrphy_dfi_p2_cas_n = main_soclinux_sdram_master_p2_cas_n;
assign main_v7ddrphy_dfi_p2_cs_n = main_soclinux_sdram_master_p2_cs_n;
assign main_v7ddrphy_dfi_p2_ras_n = main_soclinux_sdram_master_p2_ras_n;
assign main_v7ddrphy_dfi_p2_we_n = main_soclinux_sdram_master_p2_we_n;
assign main_v7ddrphy_dfi_p2_cke = main_soclinux_sdram_master_p2_cke;
assign main_v7ddrphy_dfi_p2_odt = main_soclinux_sdram_master_p2_odt;
assign main_v7ddrphy_dfi_p2_reset_n = main_soclinux_sdram_master_p2_reset_n;
assign main_v7ddrphy_dfi_p2_act_n = main_soclinux_sdram_master_p2_act_n;
assign main_v7ddrphy_dfi_p2_wrdata = main_soclinux_sdram_master_p2_wrdata;
assign main_v7ddrphy_dfi_p2_wrdata_en = main_soclinux_sdram_master_p2_wrdata_en;
assign main_v7ddrphy_dfi_p2_wrdata_mask = main_soclinux_sdram_master_p2_wrdata_mask;
assign main_v7ddrphy_dfi_p2_rddata_en = main_soclinux_sdram_master_p2_rddata_en;
assign main_soclinux_sdram_master_p2_rddata = main_v7ddrphy_dfi_p2_rddata;
assign main_soclinux_sdram_master_p2_rddata_valid = main_v7ddrphy_dfi_p2_rddata_valid;
assign main_v7ddrphy_dfi_p3_address = main_soclinux_sdram_master_p3_address;
assign main_v7ddrphy_dfi_p3_bank = main_soclinux_sdram_master_p3_bank;
assign main_v7ddrphy_dfi_p3_cas_n = main_soclinux_sdram_master_p3_cas_n;
assign main_v7ddrphy_dfi_p3_cs_n = main_soclinux_sdram_master_p3_cs_n;
assign main_v7ddrphy_dfi_p3_ras_n = main_soclinux_sdram_master_p3_ras_n;
assign main_v7ddrphy_dfi_p3_we_n = main_soclinux_sdram_master_p3_we_n;
assign main_v7ddrphy_dfi_p3_cke = main_soclinux_sdram_master_p3_cke;
assign main_v7ddrphy_dfi_p3_odt = main_soclinux_sdram_master_p3_odt;
assign main_v7ddrphy_dfi_p3_reset_n = main_soclinux_sdram_master_p3_reset_n;
assign main_v7ddrphy_dfi_p3_act_n = main_soclinux_sdram_master_p3_act_n;
assign main_v7ddrphy_dfi_p3_wrdata = main_soclinux_sdram_master_p3_wrdata;
assign main_v7ddrphy_dfi_p3_wrdata_en = main_soclinux_sdram_master_p3_wrdata_en;
assign main_v7ddrphy_dfi_p3_wrdata_mask = main_soclinux_sdram_master_p3_wrdata_mask;
assign main_v7ddrphy_dfi_p3_rddata_en = main_soclinux_sdram_master_p3_rddata_en;
assign main_soclinux_sdram_master_p3_rddata = main_v7ddrphy_dfi_p3_rddata;
assign main_soclinux_sdram_master_p3_rddata_valid = main_v7ddrphy_dfi_p3_rddata_valid;
assign main_soclinux_sdram_slave_p0_address = main_soclinux_sdram_dfi_p0_address;
assign main_soclinux_sdram_slave_p0_bank = main_soclinux_sdram_dfi_p0_bank;
assign main_soclinux_sdram_slave_p0_cas_n = main_soclinux_sdram_dfi_p0_cas_n;
assign main_soclinux_sdram_slave_p0_cs_n = main_soclinux_sdram_dfi_p0_cs_n;
assign main_soclinux_sdram_slave_p0_ras_n = main_soclinux_sdram_dfi_p0_ras_n;
assign main_soclinux_sdram_slave_p0_we_n = main_soclinux_sdram_dfi_p0_we_n;
assign main_soclinux_sdram_slave_p0_cke = main_soclinux_sdram_dfi_p0_cke;
assign main_soclinux_sdram_slave_p0_odt = main_soclinux_sdram_dfi_p0_odt;
assign main_soclinux_sdram_slave_p0_reset_n = main_soclinux_sdram_dfi_p0_reset_n;
assign main_soclinux_sdram_slave_p0_act_n = main_soclinux_sdram_dfi_p0_act_n;
assign main_soclinux_sdram_slave_p0_wrdata = main_soclinux_sdram_dfi_p0_wrdata;
assign main_soclinux_sdram_slave_p0_wrdata_en = main_soclinux_sdram_dfi_p0_wrdata_en;
assign main_soclinux_sdram_slave_p0_wrdata_mask = main_soclinux_sdram_dfi_p0_wrdata_mask;
assign main_soclinux_sdram_slave_p0_rddata_en = main_soclinux_sdram_dfi_p0_rddata_en;
assign main_soclinux_sdram_dfi_p0_rddata = main_soclinux_sdram_slave_p0_rddata;
assign main_soclinux_sdram_dfi_p0_rddata_valid = main_soclinux_sdram_slave_p0_rddata_valid;
assign main_soclinux_sdram_slave_p1_address = main_soclinux_sdram_dfi_p1_address;
assign main_soclinux_sdram_slave_p1_bank = main_soclinux_sdram_dfi_p1_bank;
assign main_soclinux_sdram_slave_p1_cas_n = main_soclinux_sdram_dfi_p1_cas_n;
assign main_soclinux_sdram_slave_p1_cs_n = main_soclinux_sdram_dfi_p1_cs_n;
assign main_soclinux_sdram_slave_p1_ras_n = main_soclinux_sdram_dfi_p1_ras_n;
assign main_soclinux_sdram_slave_p1_we_n = main_soclinux_sdram_dfi_p1_we_n;
assign main_soclinux_sdram_slave_p1_cke = main_soclinux_sdram_dfi_p1_cke;
assign main_soclinux_sdram_slave_p1_odt = main_soclinux_sdram_dfi_p1_odt;
assign main_soclinux_sdram_slave_p1_reset_n = main_soclinux_sdram_dfi_p1_reset_n;
assign main_soclinux_sdram_slave_p1_act_n = main_soclinux_sdram_dfi_p1_act_n;
assign main_soclinux_sdram_slave_p1_wrdata = main_soclinux_sdram_dfi_p1_wrdata;
assign main_soclinux_sdram_slave_p1_wrdata_en = main_soclinux_sdram_dfi_p1_wrdata_en;
assign main_soclinux_sdram_slave_p1_wrdata_mask = main_soclinux_sdram_dfi_p1_wrdata_mask;
assign main_soclinux_sdram_slave_p1_rddata_en = main_soclinux_sdram_dfi_p1_rddata_en;
assign main_soclinux_sdram_dfi_p1_rddata = main_soclinux_sdram_slave_p1_rddata;
assign main_soclinux_sdram_dfi_p1_rddata_valid = main_soclinux_sdram_slave_p1_rddata_valid;
assign main_soclinux_sdram_slave_p2_address = main_soclinux_sdram_dfi_p2_address;
assign main_soclinux_sdram_slave_p2_bank = main_soclinux_sdram_dfi_p2_bank;
assign main_soclinux_sdram_slave_p2_cas_n = main_soclinux_sdram_dfi_p2_cas_n;
assign main_soclinux_sdram_slave_p2_cs_n = main_soclinux_sdram_dfi_p2_cs_n;
assign main_soclinux_sdram_slave_p2_ras_n = main_soclinux_sdram_dfi_p2_ras_n;
assign main_soclinux_sdram_slave_p2_we_n = main_soclinux_sdram_dfi_p2_we_n;
assign main_soclinux_sdram_slave_p2_cke = main_soclinux_sdram_dfi_p2_cke;
assign main_soclinux_sdram_slave_p2_odt = main_soclinux_sdram_dfi_p2_odt;
assign main_soclinux_sdram_slave_p2_reset_n = main_soclinux_sdram_dfi_p2_reset_n;
assign main_soclinux_sdram_slave_p2_act_n = main_soclinux_sdram_dfi_p2_act_n;
assign main_soclinux_sdram_slave_p2_wrdata = main_soclinux_sdram_dfi_p2_wrdata;
assign main_soclinux_sdram_slave_p2_wrdata_en = main_soclinux_sdram_dfi_p2_wrdata_en;
assign main_soclinux_sdram_slave_p2_wrdata_mask = main_soclinux_sdram_dfi_p2_wrdata_mask;
assign main_soclinux_sdram_slave_p2_rddata_en = main_soclinux_sdram_dfi_p2_rddata_en;
assign main_soclinux_sdram_dfi_p2_rddata = main_soclinux_sdram_slave_p2_rddata;
assign main_soclinux_sdram_dfi_p2_rddata_valid = main_soclinux_sdram_slave_p2_rddata_valid;
assign main_soclinux_sdram_slave_p3_address = main_soclinux_sdram_dfi_p3_address;
assign main_soclinux_sdram_slave_p3_bank = main_soclinux_sdram_dfi_p3_bank;
assign main_soclinux_sdram_slave_p3_cas_n = main_soclinux_sdram_dfi_p3_cas_n;
assign main_soclinux_sdram_slave_p3_cs_n = main_soclinux_sdram_dfi_p3_cs_n;
assign main_soclinux_sdram_slave_p3_ras_n = main_soclinux_sdram_dfi_p3_ras_n;
assign main_soclinux_sdram_slave_p3_we_n = main_soclinux_sdram_dfi_p3_we_n;
assign main_soclinux_sdram_slave_p3_cke = main_soclinux_sdram_dfi_p3_cke;
assign main_soclinux_sdram_slave_p3_odt = main_soclinux_sdram_dfi_p3_odt;
assign main_soclinux_sdram_slave_p3_reset_n = main_soclinux_sdram_dfi_p3_reset_n;
assign main_soclinux_sdram_slave_p3_act_n = main_soclinux_sdram_dfi_p3_act_n;
assign main_soclinux_sdram_slave_p3_wrdata = main_soclinux_sdram_dfi_p3_wrdata;
assign main_soclinux_sdram_slave_p3_wrdata_en = main_soclinux_sdram_dfi_p3_wrdata_en;
assign main_soclinux_sdram_slave_p3_wrdata_mask = main_soclinux_sdram_dfi_p3_wrdata_mask;
assign main_soclinux_sdram_slave_p3_rddata_en = main_soclinux_sdram_dfi_p3_rddata_en;
assign main_soclinux_sdram_dfi_p3_rddata = main_soclinux_sdram_slave_p3_rddata;
assign main_soclinux_sdram_dfi_p3_rddata_valid = main_soclinux_sdram_slave_p3_rddata_valid;
always @(*) begin
    main_soclinux_sdram_ext_dfi_p2_rddata <= 64'd0;
    main_soclinux_sdram_ext_dfi_p2_rddata_valid <= 1'd0;
    main_soclinux_sdram_slave_p0_rddata <= 64'd0;
    main_soclinux_sdram_slave_p0_rddata_valid <= 1'd0;
    main_soclinux_sdram_ext_dfi_p3_rddata <= 64'd0;
    main_soclinux_sdram_ext_dfi_p3_rddata_valid <= 1'd0;
    main_soclinux_sdram_slave_p1_rddata <= 64'd0;
    main_soclinux_sdram_slave_p1_rddata_valid <= 1'd0;
    main_soclinux_sdram_csr_dfi_p0_rddata <= 64'd0;
    main_soclinux_sdram_csr_dfi_p0_rddata_valid <= 1'd0;
    main_soclinux_sdram_slave_p2_rddata <= 64'd0;
    main_soclinux_sdram_slave_p2_rddata_valid <= 1'd0;
    main_soclinux_sdram_csr_dfi_p1_rddata <= 64'd0;
    main_soclinux_sdram_csr_dfi_p1_rddata_valid <= 1'd0;
    main_soclinux_sdram_slave_p3_rddata <= 64'd0;
    main_soclinux_sdram_slave_p3_rddata_valid <= 1'd0;
    main_soclinux_sdram_csr_dfi_p2_rddata <= 64'd0;
    main_soclinux_sdram_csr_dfi_p2_rddata_valid <= 1'd0;
    main_soclinux_sdram_master_p0_address <= 14'd0;
    main_soclinux_sdram_master_p0_bank <= 3'd0;
    main_soclinux_sdram_master_p0_cas_n <= 1'd1;
    main_soclinux_sdram_master_p0_cs_n <= 1'd1;
    main_soclinux_sdram_master_p0_ras_n <= 1'd1;
    main_soclinux_sdram_master_p0_we_n <= 1'd1;
    main_soclinux_sdram_master_p0_cke <= 1'd0;
    main_soclinux_sdram_master_p0_odt <= 1'd0;
    main_soclinux_sdram_master_p0_reset_n <= 1'd0;
    main_soclinux_sdram_csr_dfi_p3_rddata <= 64'd0;
    main_soclinux_sdram_master_p0_act_n <= 1'd1;
    main_soclinux_sdram_csr_dfi_p3_rddata_valid <= 1'd0;
    main_soclinux_sdram_master_p0_wrdata <= 64'd0;
    main_soclinux_sdram_master_p0_wrdata_en <= 1'd0;
    main_soclinux_sdram_master_p0_wrdata_mask <= 8'd0;
    main_soclinux_sdram_master_p0_rddata_en <= 1'd0;
    main_soclinux_sdram_master_p1_address <= 14'd0;
    main_soclinux_sdram_master_p1_bank <= 3'd0;
    main_soclinux_sdram_master_p1_cas_n <= 1'd1;
    main_soclinux_sdram_master_p1_cs_n <= 1'd1;
    main_soclinux_sdram_master_p1_ras_n <= 1'd1;
    main_soclinux_sdram_master_p1_we_n <= 1'd1;
    main_soclinux_sdram_master_p1_cke <= 1'd0;
    main_soclinux_sdram_master_p1_odt <= 1'd0;
    main_soclinux_sdram_master_p1_reset_n <= 1'd0;
    main_soclinux_sdram_master_p1_act_n <= 1'd1;
    main_soclinux_sdram_master_p1_wrdata <= 64'd0;
    main_soclinux_sdram_master_p1_wrdata_en <= 1'd0;
    main_soclinux_sdram_master_p1_wrdata_mask <= 8'd0;
    main_soclinux_sdram_master_p1_rddata_en <= 1'd0;
    main_soclinux_sdram_master_p2_address <= 14'd0;
    main_soclinux_sdram_master_p2_bank <= 3'd0;
    main_soclinux_sdram_ext_dfi_p0_rddata <= 64'd0;
    main_soclinux_sdram_master_p2_cas_n <= 1'd1;
    main_soclinux_sdram_ext_dfi_p0_rddata_valid <= 1'd0;
    main_soclinux_sdram_master_p2_cs_n <= 1'd1;
    main_soclinux_sdram_master_p2_ras_n <= 1'd1;
    main_soclinux_sdram_master_p2_we_n <= 1'd1;
    main_soclinux_sdram_master_p2_cke <= 1'd0;
    main_soclinux_sdram_master_p2_odt <= 1'd0;
    main_soclinux_sdram_master_p2_reset_n <= 1'd0;
    main_soclinux_sdram_master_p2_act_n <= 1'd1;
    main_soclinux_sdram_master_p2_wrdata <= 64'd0;
    main_soclinux_sdram_master_p2_wrdata_en <= 1'd0;
    main_soclinux_sdram_master_p2_wrdata_mask <= 8'd0;
    main_soclinux_sdram_master_p2_rddata_en <= 1'd0;
    main_soclinux_sdram_master_p3_address <= 14'd0;
    main_soclinux_sdram_master_p3_bank <= 3'd0;
    main_soclinux_sdram_ext_dfi_p1_rddata <= 64'd0;
    main_soclinux_sdram_master_p3_cas_n <= 1'd1;
    main_soclinux_sdram_ext_dfi_p1_rddata_valid <= 1'd0;
    main_soclinux_sdram_master_p3_cs_n <= 1'd1;
    main_soclinux_sdram_master_p3_ras_n <= 1'd1;
    main_soclinux_sdram_master_p3_we_n <= 1'd1;
    main_soclinux_sdram_master_p3_cke <= 1'd0;
    main_soclinux_sdram_master_p3_odt <= 1'd0;
    main_soclinux_sdram_master_p3_reset_n <= 1'd0;
    main_soclinux_sdram_master_p3_act_n <= 1'd1;
    main_soclinux_sdram_master_p3_wrdata <= 64'd0;
    main_soclinux_sdram_master_p3_wrdata_en <= 1'd0;
    main_soclinux_sdram_master_p3_wrdata_mask <= 8'd0;
    main_soclinux_sdram_master_p3_rddata_en <= 1'd0;
    if (main_soclinux_sdram_sel) begin
        if (main_soclinux_sdram_ext_dfi_sel) begin
            main_soclinux_sdram_master_p0_address <= main_soclinux_sdram_ext_dfi_p0_address;
            main_soclinux_sdram_master_p0_bank <= main_soclinux_sdram_ext_dfi_p0_bank;
            main_soclinux_sdram_master_p0_cas_n <= main_soclinux_sdram_ext_dfi_p0_cas_n;
            main_soclinux_sdram_master_p0_cs_n <= main_soclinux_sdram_ext_dfi_p0_cs_n;
            main_soclinux_sdram_master_p0_ras_n <= main_soclinux_sdram_ext_dfi_p0_ras_n;
            main_soclinux_sdram_master_p0_we_n <= main_soclinux_sdram_ext_dfi_p0_we_n;
            main_soclinux_sdram_master_p0_cke <= main_soclinux_sdram_ext_dfi_p0_cke;
            main_soclinux_sdram_master_p0_odt <= main_soclinux_sdram_ext_dfi_p0_odt;
            main_soclinux_sdram_master_p0_reset_n <= main_soclinux_sdram_ext_dfi_p0_reset_n;
            main_soclinux_sdram_master_p0_act_n <= main_soclinux_sdram_ext_dfi_p0_act_n;
            main_soclinux_sdram_master_p0_wrdata <= main_soclinux_sdram_ext_dfi_p0_wrdata;
            main_soclinux_sdram_master_p0_wrdata_en <= main_soclinux_sdram_ext_dfi_p0_wrdata_en;
            main_soclinux_sdram_master_p0_wrdata_mask <= main_soclinux_sdram_ext_dfi_p0_wrdata_mask;
            main_soclinux_sdram_master_p0_rddata_en <= main_soclinux_sdram_ext_dfi_p0_rddata_en;
            main_soclinux_sdram_ext_dfi_p0_rddata <= main_soclinux_sdram_master_p0_rddata;
            main_soclinux_sdram_ext_dfi_p0_rddata_valid <= main_soclinux_sdram_master_p0_rddata_valid;
            main_soclinux_sdram_master_p1_address <= main_soclinux_sdram_ext_dfi_p1_address;
            main_soclinux_sdram_master_p1_bank <= main_soclinux_sdram_ext_dfi_p1_bank;
            main_soclinux_sdram_master_p1_cas_n <= main_soclinux_sdram_ext_dfi_p1_cas_n;
            main_soclinux_sdram_master_p1_cs_n <= main_soclinux_sdram_ext_dfi_p1_cs_n;
            main_soclinux_sdram_master_p1_ras_n <= main_soclinux_sdram_ext_dfi_p1_ras_n;
            main_soclinux_sdram_master_p1_we_n <= main_soclinux_sdram_ext_dfi_p1_we_n;
            main_soclinux_sdram_master_p1_cke <= main_soclinux_sdram_ext_dfi_p1_cke;
            main_soclinux_sdram_master_p1_odt <= main_soclinux_sdram_ext_dfi_p1_odt;
            main_soclinux_sdram_master_p1_reset_n <= main_soclinux_sdram_ext_dfi_p1_reset_n;
            main_soclinux_sdram_master_p1_act_n <= main_soclinux_sdram_ext_dfi_p1_act_n;
            main_soclinux_sdram_master_p1_wrdata <= main_soclinux_sdram_ext_dfi_p1_wrdata;
            main_soclinux_sdram_master_p1_wrdata_en <= main_soclinux_sdram_ext_dfi_p1_wrdata_en;
            main_soclinux_sdram_master_p1_wrdata_mask <= main_soclinux_sdram_ext_dfi_p1_wrdata_mask;
            main_soclinux_sdram_master_p1_rddata_en <= main_soclinux_sdram_ext_dfi_p1_rddata_en;
            main_soclinux_sdram_ext_dfi_p1_rddata <= main_soclinux_sdram_master_p1_rddata;
            main_soclinux_sdram_ext_dfi_p1_rddata_valid <= main_soclinux_sdram_master_p1_rddata_valid;
            main_soclinux_sdram_master_p2_address <= main_soclinux_sdram_ext_dfi_p2_address;
            main_soclinux_sdram_master_p2_bank <= main_soclinux_sdram_ext_dfi_p2_bank;
            main_soclinux_sdram_master_p2_cas_n <= main_soclinux_sdram_ext_dfi_p2_cas_n;
            main_soclinux_sdram_master_p2_cs_n <= main_soclinux_sdram_ext_dfi_p2_cs_n;
            main_soclinux_sdram_master_p2_ras_n <= main_soclinux_sdram_ext_dfi_p2_ras_n;
            main_soclinux_sdram_master_p2_we_n <= main_soclinux_sdram_ext_dfi_p2_we_n;
            main_soclinux_sdram_master_p2_cke <= main_soclinux_sdram_ext_dfi_p2_cke;
            main_soclinux_sdram_master_p2_odt <= main_soclinux_sdram_ext_dfi_p2_odt;
            main_soclinux_sdram_master_p2_reset_n <= main_soclinux_sdram_ext_dfi_p2_reset_n;
            main_soclinux_sdram_master_p2_act_n <= main_soclinux_sdram_ext_dfi_p2_act_n;
            main_soclinux_sdram_master_p2_wrdata <= main_soclinux_sdram_ext_dfi_p2_wrdata;
            main_soclinux_sdram_master_p2_wrdata_en <= main_soclinux_sdram_ext_dfi_p2_wrdata_en;
            main_soclinux_sdram_master_p2_wrdata_mask <= main_soclinux_sdram_ext_dfi_p2_wrdata_mask;
            main_soclinux_sdram_master_p2_rddata_en <= main_soclinux_sdram_ext_dfi_p2_rddata_en;
            main_soclinux_sdram_ext_dfi_p2_rddata <= main_soclinux_sdram_master_p2_rddata;
            main_soclinux_sdram_ext_dfi_p2_rddata_valid <= main_soclinux_sdram_master_p2_rddata_valid;
            main_soclinux_sdram_master_p3_address <= main_soclinux_sdram_ext_dfi_p3_address;
            main_soclinux_sdram_master_p3_bank <= main_soclinux_sdram_ext_dfi_p3_bank;
            main_soclinux_sdram_master_p3_cas_n <= main_soclinux_sdram_ext_dfi_p3_cas_n;
            main_soclinux_sdram_master_p3_cs_n <= main_soclinux_sdram_ext_dfi_p3_cs_n;
            main_soclinux_sdram_master_p3_ras_n <= main_soclinux_sdram_ext_dfi_p3_ras_n;
            main_soclinux_sdram_master_p3_we_n <= main_soclinux_sdram_ext_dfi_p3_we_n;
            main_soclinux_sdram_master_p3_cke <= main_soclinux_sdram_ext_dfi_p3_cke;
            main_soclinux_sdram_master_p3_odt <= main_soclinux_sdram_ext_dfi_p3_odt;
            main_soclinux_sdram_master_p3_reset_n <= main_soclinux_sdram_ext_dfi_p3_reset_n;
            main_soclinux_sdram_master_p3_act_n <= main_soclinux_sdram_ext_dfi_p3_act_n;
            main_soclinux_sdram_master_p3_wrdata <= main_soclinux_sdram_ext_dfi_p3_wrdata;
            main_soclinux_sdram_master_p3_wrdata_en <= main_soclinux_sdram_ext_dfi_p3_wrdata_en;
            main_soclinux_sdram_master_p3_wrdata_mask <= main_soclinux_sdram_ext_dfi_p3_wrdata_mask;
            main_soclinux_sdram_master_p3_rddata_en <= main_soclinux_sdram_ext_dfi_p3_rddata_en;
            main_soclinux_sdram_ext_dfi_p3_rddata <= main_soclinux_sdram_master_p3_rddata;
            main_soclinux_sdram_ext_dfi_p3_rddata_valid <= main_soclinux_sdram_master_p3_rddata_valid;
        end else begin
            main_soclinux_sdram_master_p0_address <= main_soclinux_sdram_slave_p0_address;
            main_soclinux_sdram_master_p0_bank <= main_soclinux_sdram_slave_p0_bank;
            main_soclinux_sdram_master_p0_cas_n <= main_soclinux_sdram_slave_p0_cas_n;
            main_soclinux_sdram_master_p0_cs_n <= main_soclinux_sdram_slave_p0_cs_n;
            main_soclinux_sdram_master_p0_ras_n <= main_soclinux_sdram_slave_p0_ras_n;
            main_soclinux_sdram_master_p0_we_n <= main_soclinux_sdram_slave_p0_we_n;
            main_soclinux_sdram_master_p0_cke <= main_soclinux_sdram_slave_p0_cke;
            main_soclinux_sdram_master_p0_odt <= main_soclinux_sdram_slave_p0_odt;
            main_soclinux_sdram_master_p0_reset_n <= main_soclinux_sdram_slave_p0_reset_n;
            main_soclinux_sdram_master_p0_act_n <= main_soclinux_sdram_slave_p0_act_n;
            main_soclinux_sdram_master_p0_wrdata <= main_soclinux_sdram_slave_p0_wrdata;
            main_soclinux_sdram_master_p0_wrdata_en <= main_soclinux_sdram_slave_p0_wrdata_en;
            main_soclinux_sdram_master_p0_wrdata_mask <= main_soclinux_sdram_slave_p0_wrdata_mask;
            main_soclinux_sdram_master_p0_rddata_en <= main_soclinux_sdram_slave_p0_rddata_en;
            main_soclinux_sdram_slave_p0_rddata <= main_soclinux_sdram_master_p0_rddata;
            main_soclinux_sdram_slave_p0_rddata_valid <= main_soclinux_sdram_master_p0_rddata_valid;
            main_soclinux_sdram_master_p1_address <= main_soclinux_sdram_slave_p1_address;
            main_soclinux_sdram_master_p1_bank <= main_soclinux_sdram_slave_p1_bank;
            main_soclinux_sdram_master_p1_cas_n <= main_soclinux_sdram_slave_p1_cas_n;
            main_soclinux_sdram_master_p1_cs_n <= main_soclinux_sdram_slave_p1_cs_n;
            main_soclinux_sdram_master_p1_ras_n <= main_soclinux_sdram_slave_p1_ras_n;
            main_soclinux_sdram_master_p1_we_n <= main_soclinux_sdram_slave_p1_we_n;
            main_soclinux_sdram_master_p1_cke <= main_soclinux_sdram_slave_p1_cke;
            main_soclinux_sdram_master_p1_odt <= main_soclinux_sdram_slave_p1_odt;
            main_soclinux_sdram_master_p1_reset_n <= main_soclinux_sdram_slave_p1_reset_n;
            main_soclinux_sdram_master_p1_act_n <= main_soclinux_sdram_slave_p1_act_n;
            main_soclinux_sdram_master_p1_wrdata <= main_soclinux_sdram_slave_p1_wrdata;
            main_soclinux_sdram_master_p1_wrdata_en <= main_soclinux_sdram_slave_p1_wrdata_en;
            main_soclinux_sdram_master_p1_wrdata_mask <= main_soclinux_sdram_slave_p1_wrdata_mask;
            main_soclinux_sdram_master_p1_rddata_en <= main_soclinux_sdram_slave_p1_rddata_en;
            main_soclinux_sdram_slave_p1_rddata <= main_soclinux_sdram_master_p1_rddata;
            main_soclinux_sdram_slave_p1_rddata_valid <= main_soclinux_sdram_master_p1_rddata_valid;
            main_soclinux_sdram_master_p2_address <= main_soclinux_sdram_slave_p2_address;
            main_soclinux_sdram_master_p2_bank <= main_soclinux_sdram_slave_p2_bank;
            main_soclinux_sdram_master_p2_cas_n <= main_soclinux_sdram_slave_p2_cas_n;
            main_soclinux_sdram_master_p2_cs_n <= main_soclinux_sdram_slave_p2_cs_n;
            main_soclinux_sdram_master_p2_ras_n <= main_soclinux_sdram_slave_p2_ras_n;
            main_soclinux_sdram_master_p2_we_n <= main_soclinux_sdram_slave_p2_we_n;
            main_soclinux_sdram_master_p2_cke <= main_soclinux_sdram_slave_p2_cke;
            main_soclinux_sdram_master_p2_odt <= main_soclinux_sdram_slave_p2_odt;
            main_soclinux_sdram_master_p2_reset_n <= main_soclinux_sdram_slave_p2_reset_n;
            main_soclinux_sdram_master_p2_act_n <= main_soclinux_sdram_slave_p2_act_n;
            main_soclinux_sdram_master_p2_wrdata <= main_soclinux_sdram_slave_p2_wrdata;
            main_soclinux_sdram_master_p2_wrdata_en <= main_soclinux_sdram_slave_p2_wrdata_en;
            main_soclinux_sdram_master_p2_wrdata_mask <= main_soclinux_sdram_slave_p2_wrdata_mask;
            main_soclinux_sdram_master_p2_rddata_en <= main_soclinux_sdram_slave_p2_rddata_en;
            main_soclinux_sdram_slave_p2_rddata <= main_soclinux_sdram_master_p2_rddata;
            main_soclinux_sdram_slave_p2_rddata_valid <= main_soclinux_sdram_master_p2_rddata_valid;
            main_soclinux_sdram_master_p3_address <= main_soclinux_sdram_slave_p3_address;
            main_soclinux_sdram_master_p3_bank <= main_soclinux_sdram_slave_p3_bank;
            main_soclinux_sdram_master_p3_cas_n <= main_soclinux_sdram_slave_p3_cas_n;
            main_soclinux_sdram_master_p3_cs_n <= main_soclinux_sdram_slave_p3_cs_n;
            main_soclinux_sdram_master_p3_ras_n <= main_soclinux_sdram_slave_p3_ras_n;
            main_soclinux_sdram_master_p3_we_n <= main_soclinux_sdram_slave_p3_we_n;
            main_soclinux_sdram_master_p3_cke <= main_soclinux_sdram_slave_p3_cke;
            main_soclinux_sdram_master_p3_odt <= main_soclinux_sdram_slave_p3_odt;
            main_soclinux_sdram_master_p3_reset_n <= main_soclinux_sdram_slave_p3_reset_n;
            main_soclinux_sdram_master_p3_act_n <= main_soclinux_sdram_slave_p3_act_n;
            main_soclinux_sdram_master_p3_wrdata <= main_soclinux_sdram_slave_p3_wrdata;
            main_soclinux_sdram_master_p3_wrdata_en <= main_soclinux_sdram_slave_p3_wrdata_en;
            main_soclinux_sdram_master_p3_wrdata_mask <= main_soclinux_sdram_slave_p3_wrdata_mask;
            main_soclinux_sdram_master_p3_rddata_en <= main_soclinux_sdram_slave_p3_rddata_en;
            main_soclinux_sdram_slave_p3_rddata <= main_soclinux_sdram_master_p3_rddata;
            main_soclinux_sdram_slave_p3_rddata_valid <= main_soclinux_sdram_master_p3_rddata_valid;
        end
    end else begin
        main_soclinux_sdram_master_p0_address <= main_soclinux_sdram_csr_dfi_p0_address;
        main_soclinux_sdram_master_p0_bank <= main_soclinux_sdram_csr_dfi_p0_bank;
        main_soclinux_sdram_master_p0_cas_n <= main_soclinux_sdram_csr_dfi_p0_cas_n;
        main_soclinux_sdram_master_p0_cs_n <= main_soclinux_sdram_csr_dfi_p0_cs_n;
        main_soclinux_sdram_master_p0_ras_n <= main_soclinux_sdram_csr_dfi_p0_ras_n;
        main_soclinux_sdram_master_p0_we_n <= main_soclinux_sdram_csr_dfi_p0_we_n;
        main_soclinux_sdram_master_p0_cke <= main_soclinux_sdram_csr_dfi_p0_cke;
        main_soclinux_sdram_master_p0_odt <= main_soclinux_sdram_csr_dfi_p0_odt;
        main_soclinux_sdram_master_p0_reset_n <= main_soclinux_sdram_csr_dfi_p0_reset_n;
        main_soclinux_sdram_master_p0_act_n <= main_soclinux_sdram_csr_dfi_p0_act_n;
        main_soclinux_sdram_master_p0_wrdata <= main_soclinux_sdram_csr_dfi_p0_wrdata;
        main_soclinux_sdram_master_p0_wrdata_en <= main_soclinux_sdram_csr_dfi_p0_wrdata_en;
        main_soclinux_sdram_master_p0_wrdata_mask <= main_soclinux_sdram_csr_dfi_p0_wrdata_mask;
        main_soclinux_sdram_master_p0_rddata_en <= main_soclinux_sdram_csr_dfi_p0_rddata_en;
        main_soclinux_sdram_csr_dfi_p0_rddata <= main_soclinux_sdram_master_p0_rddata;
        main_soclinux_sdram_csr_dfi_p0_rddata_valid <= main_soclinux_sdram_master_p0_rddata_valid;
        main_soclinux_sdram_master_p1_address <= main_soclinux_sdram_csr_dfi_p1_address;
        main_soclinux_sdram_master_p1_bank <= main_soclinux_sdram_csr_dfi_p1_bank;
        main_soclinux_sdram_master_p1_cas_n <= main_soclinux_sdram_csr_dfi_p1_cas_n;
        main_soclinux_sdram_master_p1_cs_n <= main_soclinux_sdram_csr_dfi_p1_cs_n;
        main_soclinux_sdram_master_p1_ras_n <= main_soclinux_sdram_csr_dfi_p1_ras_n;
        main_soclinux_sdram_master_p1_we_n <= main_soclinux_sdram_csr_dfi_p1_we_n;
        main_soclinux_sdram_master_p1_cke <= main_soclinux_sdram_csr_dfi_p1_cke;
        main_soclinux_sdram_master_p1_odt <= main_soclinux_sdram_csr_dfi_p1_odt;
        main_soclinux_sdram_master_p1_reset_n <= main_soclinux_sdram_csr_dfi_p1_reset_n;
        main_soclinux_sdram_master_p1_act_n <= main_soclinux_sdram_csr_dfi_p1_act_n;
        main_soclinux_sdram_master_p1_wrdata <= main_soclinux_sdram_csr_dfi_p1_wrdata;
        main_soclinux_sdram_master_p1_wrdata_en <= main_soclinux_sdram_csr_dfi_p1_wrdata_en;
        main_soclinux_sdram_master_p1_wrdata_mask <= main_soclinux_sdram_csr_dfi_p1_wrdata_mask;
        main_soclinux_sdram_master_p1_rddata_en <= main_soclinux_sdram_csr_dfi_p1_rddata_en;
        main_soclinux_sdram_csr_dfi_p1_rddata <= main_soclinux_sdram_master_p1_rddata;
        main_soclinux_sdram_csr_dfi_p1_rddata_valid <= main_soclinux_sdram_master_p1_rddata_valid;
        main_soclinux_sdram_master_p2_address <= main_soclinux_sdram_csr_dfi_p2_address;
        main_soclinux_sdram_master_p2_bank <= main_soclinux_sdram_csr_dfi_p2_bank;
        main_soclinux_sdram_master_p2_cas_n <= main_soclinux_sdram_csr_dfi_p2_cas_n;
        main_soclinux_sdram_master_p2_cs_n <= main_soclinux_sdram_csr_dfi_p2_cs_n;
        main_soclinux_sdram_master_p2_ras_n <= main_soclinux_sdram_csr_dfi_p2_ras_n;
        main_soclinux_sdram_master_p2_we_n <= main_soclinux_sdram_csr_dfi_p2_we_n;
        main_soclinux_sdram_master_p2_cke <= main_soclinux_sdram_csr_dfi_p2_cke;
        main_soclinux_sdram_master_p2_odt <= main_soclinux_sdram_csr_dfi_p2_odt;
        main_soclinux_sdram_master_p2_reset_n <= main_soclinux_sdram_csr_dfi_p2_reset_n;
        main_soclinux_sdram_master_p2_act_n <= main_soclinux_sdram_csr_dfi_p2_act_n;
        main_soclinux_sdram_master_p2_wrdata <= main_soclinux_sdram_csr_dfi_p2_wrdata;
        main_soclinux_sdram_master_p2_wrdata_en <= main_soclinux_sdram_csr_dfi_p2_wrdata_en;
        main_soclinux_sdram_master_p2_wrdata_mask <= main_soclinux_sdram_csr_dfi_p2_wrdata_mask;
        main_soclinux_sdram_master_p2_rddata_en <= main_soclinux_sdram_csr_dfi_p2_rddata_en;
        main_soclinux_sdram_csr_dfi_p2_rddata <= main_soclinux_sdram_master_p2_rddata;
        main_soclinux_sdram_csr_dfi_p2_rddata_valid <= main_soclinux_sdram_master_p2_rddata_valid;
        main_soclinux_sdram_master_p3_address <= main_soclinux_sdram_csr_dfi_p3_address;
        main_soclinux_sdram_master_p3_bank <= main_soclinux_sdram_csr_dfi_p3_bank;
        main_soclinux_sdram_master_p3_cas_n <= main_soclinux_sdram_csr_dfi_p3_cas_n;
        main_soclinux_sdram_master_p3_cs_n <= main_soclinux_sdram_csr_dfi_p3_cs_n;
        main_soclinux_sdram_master_p3_ras_n <= main_soclinux_sdram_csr_dfi_p3_ras_n;
        main_soclinux_sdram_master_p3_we_n <= main_soclinux_sdram_csr_dfi_p3_we_n;
        main_soclinux_sdram_master_p3_cke <= main_soclinux_sdram_csr_dfi_p3_cke;
        main_soclinux_sdram_master_p3_odt <= main_soclinux_sdram_csr_dfi_p3_odt;
        main_soclinux_sdram_master_p3_reset_n <= main_soclinux_sdram_csr_dfi_p3_reset_n;
        main_soclinux_sdram_master_p3_act_n <= main_soclinux_sdram_csr_dfi_p3_act_n;
        main_soclinux_sdram_master_p3_wrdata <= main_soclinux_sdram_csr_dfi_p3_wrdata;
        main_soclinux_sdram_master_p3_wrdata_en <= main_soclinux_sdram_csr_dfi_p3_wrdata_en;
        main_soclinux_sdram_master_p3_wrdata_mask <= main_soclinux_sdram_csr_dfi_p3_wrdata_mask;
        main_soclinux_sdram_master_p3_rddata_en <= main_soclinux_sdram_csr_dfi_p3_rddata_en;
        main_soclinux_sdram_csr_dfi_p3_rddata <= main_soclinux_sdram_master_p3_rddata;
        main_soclinux_sdram_csr_dfi_p3_rddata_valid <= main_soclinux_sdram_master_p3_rddata_valid;
    end
end
assign main_soclinux_sdram_csr_dfi_p0_cke = main_soclinux_sdram_cke;
assign main_soclinux_sdram_csr_dfi_p1_cke = main_soclinux_sdram_cke;
assign main_soclinux_sdram_csr_dfi_p2_cke = main_soclinux_sdram_cke;
assign main_soclinux_sdram_csr_dfi_p3_cke = main_soclinux_sdram_cke;
assign main_soclinux_sdram_csr_dfi_p0_odt = main_soclinux_sdram_odt;
assign main_soclinux_sdram_csr_dfi_p1_odt = main_soclinux_sdram_odt;
assign main_soclinux_sdram_csr_dfi_p2_odt = main_soclinux_sdram_odt;
assign main_soclinux_sdram_csr_dfi_p3_odt = main_soclinux_sdram_odt;
assign main_soclinux_sdram_csr_dfi_p0_reset_n = main_soclinux_sdram_reset_n;
assign main_soclinux_sdram_csr_dfi_p1_reset_n = main_soclinux_sdram_reset_n;
assign main_soclinux_sdram_csr_dfi_p2_reset_n = main_soclinux_sdram_reset_n;
assign main_soclinux_sdram_csr_dfi_p3_reset_n = main_soclinux_sdram_reset_n;
always @(*) begin
    main_soclinux_sdram_csr_dfi_p0_ras_n <= 1'd1;
    main_soclinux_sdram_csr_dfi_p0_we_n <= 1'd1;
    main_soclinux_sdram_csr_dfi_p0_cas_n <= 1'd1;
    main_soclinux_sdram_csr_dfi_p0_cs_n <= 1'd1;
    if (main_soclinux_sdram_phaseinjector0_command_issue_re) begin
        main_soclinux_sdram_csr_dfi_p0_cs_n <= {1{(~main_soclinux_sdram_phaseinjector0_csrfield_cs)}};
        main_soclinux_sdram_csr_dfi_p0_we_n <= (~main_soclinux_sdram_phaseinjector0_csrfield_we);
        main_soclinux_sdram_csr_dfi_p0_cas_n <= (~main_soclinux_sdram_phaseinjector0_csrfield_cas);
        main_soclinux_sdram_csr_dfi_p0_ras_n <= (~main_soclinux_sdram_phaseinjector0_csrfield_ras);
    end else begin
        main_soclinux_sdram_csr_dfi_p0_cs_n <= {1{1'd1}};
        main_soclinux_sdram_csr_dfi_p0_we_n <= 1'd1;
        main_soclinux_sdram_csr_dfi_p0_cas_n <= 1'd1;
        main_soclinux_sdram_csr_dfi_p0_ras_n <= 1'd1;
    end
end
assign main_soclinux_sdram_csr_dfi_p0_address = main_soclinux_sdram_phaseinjector0_address_storage;
assign main_soclinux_sdram_csr_dfi_p0_bank = main_soclinux_sdram_phaseinjector0_baddress_storage;
assign main_soclinux_sdram_csr_dfi_p0_wrdata_en = (main_soclinux_sdram_phaseinjector0_command_issue_re & main_soclinux_sdram_phaseinjector0_csrfield_wren);
assign main_soclinux_sdram_csr_dfi_p0_rddata_en = (main_soclinux_sdram_phaseinjector0_command_issue_re & main_soclinux_sdram_phaseinjector0_csrfield_rden);
assign main_soclinux_sdram_csr_dfi_p0_wrdata = main_soclinux_sdram_phaseinjector0_wrdata_storage;
assign main_soclinux_sdram_csr_dfi_p0_wrdata_mask = 1'd0;
always @(*) begin
    main_soclinux_sdram_csr_dfi_p1_ras_n <= 1'd1;
    main_soclinux_sdram_csr_dfi_p1_we_n <= 1'd1;
    main_soclinux_sdram_csr_dfi_p1_cas_n <= 1'd1;
    main_soclinux_sdram_csr_dfi_p1_cs_n <= 1'd1;
    if (main_soclinux_sdram_phaseinjector1_command_issue_re) begin
        main_soclinux_sdram_csr_dfi_p1_cs_n <= {1{(~main_soclinux_sdram_phaseinjector1_csrfield_cs)}};
        main_soclinux_sdram_csr_dfi_p1_we_n <= (~main_soclinux_sdram_phaseinjector1_csrfield_we);
        main_soclinux_sdram_csr_dfi_p1_cas_n <= (~main_soclinux_sdram_phaseinjector1_csrfield_cas);
        main_soclinux_sdram_csr_dfi_p1_ras_n <= (~main_soclinux_sdram_phaseinjector1_csrfield_ras);
    end else begin
        main_soclinux_sdram_csr_dfi_p1_cs_n <= {1{1'd1}};
        main_soclinux_sdram_csr_dfi_p1_we_n <= 1'd1;
        main_soclinux_sdram_csr_dfi_p1_cas_n <= 1'd1;
        main_soclinux_sdram_csr_dfi_p1_ras_n <= 1'd1;
    end
end
assign main_soclinux_sdram_csr_dfi_p1_address = main_soclinux_sdram_phaseinjector1_address_storage;
assign main_soclinux_sdram_csr_dfi_p1_bank = main_soclinux_sdram_phaseinjector1_baddress_storage;
assign main_soclinux_sdram_csr_dfi_p1_wrdata_en = (main_soclinux_sdram_phaseinjector1_command_issue_re & main_soclinux_sdram_phaseinjector1_csrfield_wren);
assign main_soclinux_sdram_csr_dfi_p1_rddata_en = (main_soclinux_sdram_phaseinjector1_command_issue_re & main_soclinux_sdram_phaseinjector1_csrfield_rden);
assign main_soclinux_sdram_csr_dfi_p1_wrdata = main_soclinux_sdram_phaseinjector1_wrdata_storage;
assign main_soclinux_sdram_csr_dfi_p1_wrdata_mask = 1'd0;
always @(*) begin
    main_soclinux_sdram_csr_dfi_p2_ras_n <= 1'd1;
    main_soclinux_sdram_csr_dfi_p2_we_n <= 1'd1;
    main_soclinux_sdram_csr_dfi_p2_cas_n <= 1'd1;
    main_soclinux_sdram_csr_dfi_p2_cs_n <= 1'd1;
    if (main_soclinux_sdram_phaseinjector2_command_issue_re) begin
        main_soclinux_sdram_csr_dfi_p2_cs_n <= {1{(~main_soclinux_sdram_phaseinjector2_csrfield_cs)}};
        main_soclinux_sdram_csr_dfi_p2_we_n <= (~main_soclinux_sdram_phaseinjector2_csrfield_we);
        main_soclinux_sdram_csr_dfi_p2_cas_n <= (~main_soclinux_sdram_phaseinjector2_csrfield_cas);
        main_soclinux_sdram_csr_dfi_p2_ras_n <= (~main_soclinux_sdram_phaseinjector2_csrfield_ras);
    end else begin
        main_soclinux_sdram_csr_dfi_p2_cs_n <= {1{1'd1}};
        main_soclinux_sdram_csr_dfi_p2_we_n <= 1'd1;
        main_soclinux_sdram_csr_dfi_p2_cas_n <= 1'd1;
        main_soclinux_sdram_csr_dfi_p2_ras_n <= 1'd1;
    end
end
assign main_soclinux_sdram_csr_dfi_p2_address = main_soclinux_sdram_phaseinjector2_address_storage;
assign main_soclinux_sdram_csr_dfi_p2_bank = main_soclinux_sdram_phaseinjector2_baddress_storage;
assign main_soclinux_sdram_csr_dfi_p2_wrdata_en = (main_soclinux_sdram_phaseinjector2_command_issue_re & main_soclinux_sdram_phaseinjector2_csrfield_wren);
assign main_soclinux_sdram_csr_dfi_p2_rddata_en = (main_soclinux_sdram_phaseinjector2_command_issue_re & main_soclinux_sdram_phaseinjector2_csrfield_rden);
assign main_soclinux_sdram_csr_dfi_p2_wrdata = main_soclinux_sdram_phaseinjector2_wrdata_storage;
assign main_soclinux_sdram_csr_dfi_p2_wrdata_mask = 1'd0;
always @(*) begin
    main_soclinux_sdram_csr_dfi_p3_ras_n <= 1'd1;
    main_soclinux_sdram_csr_dfi_p3_we_n <= 1'd1;
    main_soclinux_sdram_csr_dfi_p3_cas_n <= 1'd1;
    main_soclinux_sdram_csr_dfi_p3_cs_n <= 1'd1;
    if (main_soclinux_sdram_phaseinjector3_command_issue_re) begin
        main_soclinux_sdram_csr_dfi_p3_cs_n <= {1{(~main_soclinux_sdram_phaseinjector3_csrfield_cs)}};
        main_soclinux_sdram_csr_dfi_p3_we_n <= (~main_soclinux_sdram_phaseinjector3_csrfield_we);
        main_soclinux_sdram_csr_dfi_p3_cas_n <= (~main_soclinux_sdram_phaseinjector3_csrfield_cas);
        main_soclinux_sdram_csr_dfi_p3_ras_n <= (~main_soclinux_sdram_phaseinjector3_csrfield_ras);
    end else begin
        main_soclinux_sdram_csr_dfi_p3_cs_n <= {1{1'd1}};
        main_soclinux_sdram_csr_dfi_p3_we_n <= 1'd1;
        main_soclinux_sdram_csr_dfi_p3_cas_n <= 1'd1;
        main_soclinux_sdram_csr_dfi_p3_ras_n <= 1'd1;
    end
end
assign main_soclinux_sdram_csr_dfi_p3_address = main_soclinux_sdram_phaseinjector3_address_storage;
assign main_soclinux_sdram_csr_dfi_p3_bank = main_soclinux_sdram_phaseinjector3_baddress_storage;
assign main_soclinux_sdram_csr_dfi_p3_wrdata_en = (main_soclinux_sdram_phaseinjector3_command_issue_re & main_soclinux_sdram_phaseinjector3_csrfield_wren);
assign main_soclinux_sdram_csr_dfi_p3_rddata_en = (main_soclinux_sdram_phaseinjector3_command_issue_re & main_soclinux_sdram_phaseinjector3_csrfield_rden);
assign main_soclinux_sdram_csr_dfi_p3_wrdata = main_soclinux_sdram_phaseinjector3_wrdata_storage;
assign main_soclinux_sdram_csr_dfi_p3_wrdata_mask = 1'd0;
assign main_soclinux_sdram_bankmachine0_req_valid = main_soclinux_sdram_interface_bank0_valid;
assign main_soclinux_sdram_interface_bank0_ready = main_soclinux_sdram_bankmachine0_req_ready;
assign main_soclinux_sdram_bankmachine0_req_we = main_soclinux_sdram_interface_bank0_we;
assign main_soclinux_sdram_bankmachine0_req_addr = main_soclinux_sdram_interface_bank0_addr;
assign main_soclinux_sdram_interface_bank0_lock = main_soclinux_sdram_bankmachine0_req_lock;
assign main_soclinux_sdram_interface_bank0_wdata_ready = main_soclinux_sdram_bankmachine0_req_wdata_ready;
assign main_soclinux_sdram_interface_bank0_rdata_valid = main_soclinux_sdram_bankmachine0_req_rdata_valid;
assign main_soclinux_sdram_bankmachine1_req_valid = main_soclinux_sdram_interface_bank1_valid;
assign main_soclinux_sdram_interface_bank1_ready = main_soclinux_sdram_bankmachine1_req_ready;
assign main_soclinux_sdram_bankmachine1_req_we = main_soclinux_sdram_interface_bank1_we;
assign main_soclinux_sdram_bankmachine1_req_addr = main_soclinux_sdram_interface_bank1_addr;
assign main_soclinux_sdram_interface_bank1_lock = main_soclinux_sdram_bankmachine1_req_lock;
assign main_soclinux_sdram_interface_bank1_wdata_ready = main_soclinux_sdram_bankmachine1_req_wdata_ready;
assign main_soclinux_sdram_interface_bank1_rdata_valid = main_soclinux_sdram_bankmachine1_req_rdata_valid;
assign main_soclinux_sdram_bankmachine2_req_valid = main_soclinux_sdram_interface_bank2_valid;
assign main_soclinux_sdram_interface_bank2_ready = main_soclinux_sdram_bankmachine2_req_ready;
assign main_soclinux_sdram_bankmachine2_req_we = main_soclinux_sdram_interface_bank2_we;
assign main_soclinux_sdram_bankmachine2_req_addr = main_soclinux_sdram_interface_bank2_addr;
assign main_soclinux_sdram_interface_bank2_lock = main_soclinux_sdram_bankmachine2_req_lock;
assign main_soclinux_sdram_interface_bank2_wdata_ready = main_soclinux_sdram_bankmachine2_req_wdata_ready;
assign main_soclinux_sdram_interface_bank2_rdata_valid = main_soclinux_sdram_bankmachine2_req_rdata_valid;
assign main_soclinux_sdram_bankmachine3_req_valid = main_soclinux_sdram_interface_bank3_valid;
assign main_soclinux_sdram_interface_bank3_ready = main_soclinux_sdram_bankmachine3_req_ready;
assign main_soclinux_sdram_bankmachine3_req_we = main_soclinux_sdram_interface_bank3_we;
assign main_soclinux_sdram_bankmachine3_req_addr = main_soclinux_sdram_interface_bank3_addr;
assign main_soclinux_sdram_interface_bank3_lock = main_soclinux_sdram_bankmachine3_req_lock;
assign main_soclinux_sdram_interface_bank3_wdata_ready = main_soclinux_sdram_bankmachine3_req_wdata_ready;
assign main_soclinux_sdram_interface_bank3_rdata_valid = main_soclinux_sdram_bankmachine3_req_rdata_valid;
assign main_soclinux_sdram_bankmachine4_req_valid = main_soclinux_sdram_interface_bank4_valid;
assign main_soclinux_sdram_interface_bank4_ready = main_soclinux_sdram_bankmachine4_req_ready;
assign main_soclinux_sdram_bankmachine4_req_we = main_soclinux_sdram_interface_bank4_we;
assign main_soclinux_sdram_bankmachine4_req_addr = main_soclinux_sdram_interface_bank4_addr;
assign main_soclinux_sdram_interface_bank4_lock = main_soclinux_sdram_bankmachine4_req_lock;
assign main_soclinux_sdram_interface_bank4_wdata_ready = main_soclinux_sdram_bankmachine4_req_wdata_ready;
assign main_soclinux_sdram_interface_bank4_rdata_valid = main_soclinux_sdram_bankmachine4_req_rdata_valid;
assign main_soclinux_sdram_bankmachine5_req_valid = main_soclinux_sdram_interface_bank5_valid;
assign main_soclinux_sdram_interface_bank5_ready = main_soclinux_sdram_bankmachine5_req_ready;
assign main_soclinux_sdram_bankmachine5_req_we = main_soclinux_sdram_interface_bank5_we;
assign main_soclinux_sdram_bankmachine5_req_addr = main_soclinux_sdram_interface_bank5_addr;
assign main_soclinux_sdram_interface_bank5_lock = main_soclinux_sdram_bankmachine5_req_lock;
assign main_soclinux_sdram_interface_bank5_wdata_ready = main_soclinux_sdram_bankmachine5_req_wdata_ready;
assign main_soclinux_sdram_interface_bank5_rdata_valid = main_soclinux_sdram_bankmachine5_req_rdata_valid;
assign main_soclinux_sdram_bankmachine6_req_valid = main_soclinux_sdram_interface_bank6_valid;
assign main_soclinux_sdram_interface_bank6_ready = main_soclinux_sdram_bankmachine6_req_ready;
assign main_soclinux_sdram_bankmachine6_req_we = main_soclinux_sdram_interface_bank6_we;
assign main_soclinux_sdram_bankmachine6_req_addr = main_soclinux_sdram_interface_bank6_addr;
assign main_soclinux_sdram_interface_bank6_lock = main_soclinux_sdram_bankmachine6_req_lock;
assign main_soclinux_sdram_interface_bank6_wdata_ready = main_soclinux_sdram_bankmachine6_req_wdata_ready;
assign main_soclinux_sdram_interface_bank6_rdata_valid = main_soclinux_sdram_bankmachine6_req_rdata_valid;
assign main_soclinux_sdram_bankmachine7_req_valid = main_soclinux_sdram_interface_bank7_valid;
assign main_soclinux_sdram_interface_bank7_ready = main_soclinux_sdram_bankmachine7_req_ready;
assign main_soclinux_sdram_bankmachine7_req_we = main_soclinux_sdram_interface_bank7_we;
assign main_soclinux_sdram_bankmachine7_req_addr = main_soclinux_sdram_interface_bank7_addr;
assign main_soclinux_sdram_interface_bank7_lock = main_soclinux_sdram_bankmachine7_req_lock;
assign main_soclinux_sdram_interface_bank7_wdata_ready = main_soclinux_sdram_bankmachine7_req_wdata_ready;
assign main_soclinux_sdram_interface_bank7_rdata_valid = main_soclinux_sdram_bankmachine7_req_rdata_valid;
assign main_soclinux_sdram_timer_wait = (~main_soclinux_sdram_timer_done0);
assign main_soclinux_sdram_postponer_req_i = main_soclinux_sdram_timer_done0;
assign main_soclinux_sdram_wants_refresh = main_soclinux_sdram_postponer_req_o;
assign main_soclinux_sdram_wants_zqcs = main_soclinux_sdram_zqcs_timer_done0;
assign main_soclinux_sdram_zqcs_timer_wait = (~main_soclinux_sdram_zqcs_executer_done);
assign main_soclinux_sdram_timer_done1 = (main_soclinux_sdram_timer_count1 == 1'd0);
assign main_soclinux_sdram_timer_done0 = main_soclinux_sdram_timer_done1;
assign main_soclinux_sdram_timer_count0 = main_soclinux_sdram_timer_count1;
assign main_soclinux_sdram_sequencer_start1 = (main_soclinux_sdram_sequencer_start0 | (main_soclinux_sdram_sequencer_count != 1'd0));
assign main_soclinux_sdram_sequencer_done0 = (main_soclinux_sdram_sequencer_done1 & (main_soclinux_sdram_sequencer_count == 1'd0));
assign main_soclinux_sdram_zqcs_timer_done1 = (main_soclinux_sdram_zqcs_timer_count1 == 1'd0);
assign main_soclinux_sdram_zqcs_timer_done0 = main_soclinux_sdram_zqcs_timer_done1;
assign main_soclinux_sdram_zqcs_timer_count0 = main_soclinux_sdram_zqcs_timer_count1;
always @(*) begin
    main_soclinux_sdram_cmd_last <= 1'd0;
    main_soclinux_sdram_sequencer_start0 <= 1'd0;
    builder_soclinux_refresher_next_state <= 2'd0;
    main_soclinux_sdram_cmd_valid <= 1'd0;
    main_soclinux_sdram_zqcs_executer_start <= 1'd0;
    builder_soclinux_refresher_next_state <= builder_soclinux_refresher_state;
    case (builder_soclinux_refresher_state)
        1'd1: begin
            main_soclinux_sdram_cmd_valid <= 1'd1;
            if (main_soclinux_sdram_cmd_ready) begin
                main_soclinux_sdram_sequencer_start0 <= 1'd1;
                builder_soclinux_refresher_next_state <= 2'd2;
            end
        end
        2'd2: begin
            main_soclinux_sdram_cmd_valid <= 1'd1;
            if (main_soclinux_sdram_sequencer_done0) begin
                if (main_soclinux_sdram_wants_zqcs) begin
                    main_soclinux_sdram_zqcs_executer_start <= 1'd1;
                    builder_soclinux_refresher_next_state <= 2'd3;
                end else begin
                    main_soclinux_sdram_cmd_valid <= 1'd0;
                    main_soclinux_sdram_cmd_last <= 1'd1;
                    builder_soclinux_refresher_next_state <= 1'd0;
                end
            end
        end
        2'd3: begin
            main_soclinux_sdram_cmd_valid <= 1'd1;
            if (main_soclinux_sdram_zqcs_executer_done) begin
                main_soclinux_sdram_cmd_valid <= 1'd0;
                main_soclinux_sdram_cmd_last <= 1'd1;
                builder_soclinux_refresher_next_state <= 1'd0;
            end
        end
        default: begin
            if (1'd1) begin
                if (main_soclinux_sdram_wants_refresh) begin
                    builder_soclinux_refresher_next_state <= 1'd1;
                end
            end
        end
    endcase
end
assign main_soclinux_sdram_bankmachine0_sink_valid = main_soclinux_sdram_bankmachine0_req_valid;
assign main_soclinux_sdram_bankmachine0_req_ready = main_soclinux_sdram_bankmachine0_sink_ready;
assign main_soclinux_sdram_bankmachine0_sink_payload_we = main_soclinux_sdram_bankmachine0_req_we;
assign main_soclinux_sdram_bankmachine0_sink_payload_addr = main_soclinux_sdram_bankmachine0_req_addr;
assign main_soclinux_sdram_bankmachine0_sink_sink_valid = main_soclinux_sdram_bankmachine0_source_valid;
assign main_soclinux_sdram_bankmachine0_source_ready = main_soclinux_sdram_bankmachine0_sink_sink_ready;
assign main_soclinux_sdram_bankmachine0_sink_sink_first = main_soclinux_sdram_bankmachine0_source_first;
assign main_soclinux_sdram_bankmachine0_sink_sink_last = main_soclinux_sdram_bankmachine0_source_last;
assign main_soclinux_sdram_bankmachine0_sink_sink_payload_we = main_soclinux_sdram_bankmachine0_source_payload_we;
assign main_soclinux_sdram_bankmachine0_sink_sink_payload_addr = main_soclinux_sdram_bankmachine0_source_payload_addr;
assign main_soclinux_sdram_bankmachine0_source_source_ready = (main_soclinux_sdram_bankmachine0_req_wdata_ready | main_soclinux_sdram_bankmachine0_req_rdata_valid);
assign main_soclinux_sdram_bankmachine0_req_lock = (main_soclinux_sdram_bankmachine0_source_valid | main_soclinux_sdram_bankmachine0_source_source_valid);
assign main_soclinux_sdram_bankmachine0_row_hit = (main_soclinux_sdram_bankmachine0_row == main_soclinux_sdram_bankmachine0_source_source_payload_addr[20:7]);
assign main_soclinux_sdram_bankmachine0_cmd_payload_ba = 1'd0;
always @(*) begin
    main_soclinux_sdram_bankmachine0_cmd_payload_a <= 14'd0;
    if (main_soclinux_sdram_bankmachine0_row_col_n_addr_sel) begin
        main_soclinux_sdram_bankmachine0_cmd_payload_a <= main_soclinux_sdram_bankmachine0_source_source_payload_addr[20:7];
    end else begin
        main_soclinux_sdram_bankmachine0_cmd_payload_a <= ((main_soclinux_sdram_bankmachine0_auto_precharge <<< 4'd10) | {main_soclinux_sdram_bankmachine0_source_source_payload_addr[6:0], {3{1'd0}}});
    end
end
assign main_soclinux_sdram_bankmachine0_twtpcon_valid = ((main_soclinux_sdram_bankmachine0_cmd_valid & main_soclinux_sdram_bankmachine0_cmd_ready) & main_soclinux_sdram_bankmachine0_cmd_payload_is_write);
assign main_soclinux_sdram_bankmachine0_trccon_valid = ((main_soclinux_sdram_bankmachine0_cmd_valid & main_soclinux_sdram_bankmachine0_cmd_ready) & main_soclinux_sdram_bankmachine0_row_open);
assign main_soclinux_sdram_bankmachine0_trascon_valid = ((main_soclinux_sdram_bankmachine0_cmd_valid & main_soclinux_sdram_bankmachine0_cmd_ready) & main_soclinux_sdram_bankmachine0_row_open);
always @(*) begin
    main_soclinux_sdram_bankmachine0_auto_precharge <= 1'd0;
    if ((main_soclinux_sdram_bankmachine0_source_valid & main_soclinux_sdram_bankmachine0_source_source_valid)) begin
        if ((main_soclinux_sdram_bankmachine0_source_payload_addr[20:7] != main_soclinux_sdram_bankmachine0_source_source_payload_addr[20:7])) begin
            main_soclinux_sdram_bankmachine0_auto_precharge <= (main_soclinux_sdram_bankmachine0_row_close == 1'd0);
        end
    end
end
assign main_soclinux_sdram_bankmachine0_syncfifo0_din = {main_soclinux_sdram_bankmachine0_fifo_in_last, main_soclinux_sdram_bankmachine0_fifo_in_first, main_soclinux_sdram_bankmachine0_fifo_in_payload_addr, main_soclinux_sdram_bankmachine0_fifo_in_payload_we};
assign {main_soclinux_sdram_bankmachine0_fifo_out_last, main_soclinux_sdram_bankmachine0_fifo_out_first, main_soclinux_sdram_bankmachine0_fifo_out_payload_addr, main_soclinux_sdram_bankmachine0_fifo_out_payload_we} = main_soclinux_sdram_bankmachine0_syncfifo0_dout;
assign main_soclinux_sdram_bankmachine0_sink_ready = main_soclinux_sdram_bankmachine0_syncfifo0_writable;
assign main_soclinux_sdram_bankmachine0_syncfifo0_we = main_soclinux_sdram_bankmachine0_sink_valid;
assign main_soclinux_sdram_bankmachine0_fifo_in_first = main_soclinux_sdram_bankmachine0_sink_first;
assign main_soclinux_sdram_bankmachine0_fifo_in_last = main_soclinux_sdram_bankmachine0_sink_last;
assign main_soclinux_sdram_bankmachine0_fifo_in_payload_we = main_soclinux_sdram_bankmachine0_sink_payload_we;
assign main_soclinux_sdram_bankmachine0_fifo_in_payload_addr = main_soclinux_sdram_bankmachine0_sink_payload_addr;
assign main_soclinux_sdram_bankmachine0_source_valid = main_soclinux_sdram_bankmachine0_syncfifo0_readable;
assign main_soclinux_sdram_bankmachine0_source_first = main_soclinux_sdram_bankmachine0_fifo_out_first;
assign main_soclinux_sdram_bankmachine0_source_last = main_soclinux_sdram_bankmachine0_fifo_out_last;
assign main_soclinux_sdram_bankmachine0_source_payload_we = main_soclinux_sdram_bankmachine0_fifo_out_payload_we;
assign main_soclinux_sdram_bankmachine0_source_payload_addr = main_soclinux_sdram_bankmachine0_fifo_out_payload_addr;
assign main_soclinux_sdram_bankmachine0_syncfifo0_re = main_soclinux_sdram_bankmachine0_source_ready;
always @(*) begin
    main_soclinux_sdram_bankmachine0_wrport_adr <= 3'd0;
    if (main_soclinux_sdram_bankmachine0_replace) begin
        main_soclinux_sdram_bankmachine0_wrport_adr <= (main_soclinux_sdram_bankmachine0_produce - 1'd1);
    end else begin
        main_soclinux_sdram_bankmachine0_wrport_adr <= main_soclinux_sdram_bankmachine0_produce;
    end
end
assign main_soclinux_sdram_bankmachine0_wrport_dat_w = main_soclinux_sdram_bankmachine0_syncfifo0_din;
assign main_soclinux_sdram_bankmachine0_wrport_we = (main_soclinux_sdram_bankmachine0_syncfifo0_we & (main_soclinux_sdram_bankmachine0_syncfifo0_writable | main_soclinux_sdram_bankmachine0_replace));
assign main_soclinux_sdram_bankmachine0_do_read = (main_soclinux_sdram_bankmachine0_syncfifo0_readable & main_soclinux_sdram_bankmachine0_syncfifo0_re);
assign main_soclinux_sdram_bankmachine0_rdport_adr = main_soclinux_sdram_bankmachine0_consume;
assign main_soclinux_sdram_bankmachine0_syncfifo0_dout = main_soclinux_sdram_bankmachine0_rdport_dat_r;
assign main_soclinux_sdram_bankmachine0_syncfifo0_writable = (main_soclinux_sdram_bankmachine0_level != 4'd8);
assign main_soclinux_sdram_bankmachine0_syncfifo0_readable = (main_soclinux_sdram_bankmachine0_level != 1'd0);
assign main_soclinux_sdram_bankmachine0_pipe_valid_sink_ready = ((~main_soclinux_sdram_bankmachine0_pipe_valid_source_valid) | main_soclinux_sdram_bankmachine0_pipe_valid_source_ready);
assign main_soclinux_sdram_bankmachine0_pipe_valid_sink_valid = main_soclinux_sdram_bankmachine0_sink_sink_valid;
assign main_soclinux_sdram_bankmachine0_sink_sink_ready = main_soclinux_sdram_bankmachine0_pipe_valid_sink_ready;
assign main_soclinux_sdram_bankmachine0_pipe_valid_sink_first = main_soclinux_sdram_bankmachine0_sink_sink_first;
assign main_soclinux_sdram_bankmachine0_pipe_valid_sink_last = main_soclinux_sdram_bankmachine0_sink_sink_last;
assign main_soclinux_sdram_bankmachine0_pipe_valid_sink_payload_we = main_soclinux_sdram_bankmachine0_sink_sink_payload_we;
assign main_soclinux_sdram_bankmachine0_pipe_valid_sink_payload_addr = main_soclinux_sdram_bankmachine0_sink_sink_payload_addr;
assign main_soclinux_sdram_bankmachine0_source_source_valid = main_soclinux_sdram_bankmachine0_pipe_valid_source_valid;
assign main_soclinux_sdram_bankmachine0_pipe_valid_source_ready = main_soclinux_sdram_bankmachine0_source_source_ready;
assign main_soclinux_sdram_bankmachine0_source_source_first = main_soclinux_sdram_bankmachine0_pipe_valid_source_first;
assign main_soclinux_sdram_bankmachine0_source_source_last = main_soclinux_sdram_bankmachine0_pipe_valid_source_last;
assign main_soclinux_sdram_bankmachine0_source_source_payload_we = main_soclinux_sdram_bankmachine0_pipe_valid_source_payload_we;
assign main_soclinux_sdram_bankmachine0_source_source_payload_addr = main_soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr;
always @(*) begin
    main_soclinux_sdram_bankmachine0_cmd_payload_we <= 1'd0;
    main_soclinux_sdram_bankmachine0_cmd_payload_is_cmd <= 1'd0;
    main_soclinux_sdram_bankmachine0_cmd_payload_is_read <= 1'd0;
    main_soclinux_sdram_bankmachine0_cmd_payload_is_write <= 1'd0;
    builder_soclinux_bankmachine0_next_state <= 4'd0;
    main_soclinux_sdram_bankmachine0_req_wdata_ready <= 1'd0;
    main_soclinux_sdram_bankmachine0_req_rdata_valid <= 1'd0;
    main_soclinux_sdram_bankmachine0_refresh_gnt <= 1'd0;
    main_soclinux_sdram_bankmachine0_row_open <= 1'd0;
    main_soclinux_sdram_bankmachine0_cmd_valid <= 1'd0;
    main_soclinux_sdram_bankmachine0_row_close <= 1'd0;
    main_soclinux_sdram_bankmachine0_row_col_n_addr_sel <= 1'd0;
    main_soclinux_sdram_bankmachine0_cmd_payload_cas <= 1'd0;
    main_soclinux_sdram_bankmachine0_cmd_payload_ras <= 1'd0;
    builder_soclinux_bankmachine0_next_state <= builder_soclinux_bankmachine0_state;
    case (builder_soclinux_bankmachine0_state)
        1'd1: begin
            if ((main_soclinux_sdram_bankmachine0_twtpcon_ready & main_soclinux_sdram_bankmachine0_trascon_ready)) begin
                main_soclinux_sdram_bankmachine0_cmd_valid <= 1'd1;
                if (main_soclinux_sdram_bankmachine0_cmd_ready) begin
                    builder_soclinux_bankmachine0_next_state <= 3'd5;
                end
                main_soclinux_sdram_bankmachine0_cmd_payload_ras <= 1'd1;
                main_soclinux_sdram_bankmachine0_cmd_payload_we <= 1'd1;
                main_soclinux_sdram_bankmachine0_cmd_payload_is_cmd <= 1'd1;
            end
            main_soclinux_sdram_bankmachine0_row_close <= 1'd1;
        end
        2'd2: begin
            if ((main_soclinux_sdram_bankmachine0_twtpcon_ready & main_soclinux_sdram_bankmachine0_trascon_ready)) begin
                builder_soclinux_bankmachine0_next_state <= 3'd5;
            end
            main_soclinux_sdram_bankmachine0_row_close <= 1'd1;
        end
        2'd3: begin
            if (main_soclinux_sdram_bankmachine0_trccon_ready) begin
                main_soclinux_sdram_bankmachine0_row_col_n_addr_sel <= 1'd1;
                main_soclinux_sdram_bankmachine0_row_open <= 1'd1;
                main_soclinux_sdram_bankmachine0_cmd_valid <= 1'd1;
                main_soclinux_sdram_bankmachine0_cmd_payload_is_cmd <= 1'd1;
                if (main_soclinux_sdram_bankmachine0_cmd_ready) begin
                    builder_soclinux_bankmachine0_next_state <= 3'd7;
                end
                main_soclinux_sdram_bankmachine0_cmd_payload_ras <= 1'd1;
            end
        end
        3'd4: begin
            if (main_soclinux_sdram_bankmachine0_twtpcon_ready) begin
                main_soclinux_sdram_bankmachine0_refresh_gnt <= 1'd1;
            end
            main_soclinux_sdram_bankmachine0_row_close <= 1'd1;
            main_soclinux_sdram_bankmachine0_cmd_payload_is_cmd <= 1'd1;
            if ((~main_soclinux_sdram_bankmachine0_refresh_req)) begin
                builder_soclinux_bankmachine0_next_state <= 1'd0;
            end
        end
        3'd5: begin
            builder_soclinux_bankmachine0_next_state <= 3'd6;
        end
        3'd6: begin
            builder_soclinux_bankmachine0_next_state <= 2'd3;
        end
        3'd7: begin
            builder_soclinux_bankmachine0_next_state <= 4'd8;
        end
        4'd8: begin
            builder_soclinux_bankmachine0_next_state <= 1'd0;
        end
        default: begin
            if (main_soclinux_sdram_bankmachine0_refresh_req) begin
                builder_soclinux_bankmachine0_next_state <= 3'd4;
            end else begin
                if (main_soclinux_sdram_bankmachine0_source_source_valid) begin
                    if (main_soclinux_sdram_bankmachine0_row_opened) begin
                        if (main_soclinux_sdram_bankmachine0_row_hit) begin
                            main_soclinux_sdram_bankmachine0_cmd_valid <= 1'd1;
                            if (main_soclinux_sdram_bankmachine0_source_source_payload_we) begin
                                main_soclinux_sdram_bankmachine0_req_wdata_ready <= main_soclinux_sdram_bankmachine0_cmd_ready;
                                main_soclinux_sdram_bankmachine0_cmd_payload_is_write <= 1'd1;
                                main_soclinux_sdram_bankmachine0_cmd_payload_we <= 1'd1;
                            end else begin
                                main_soclinux_sdram_bankmachine0_req_rdata_valid <= main_soclinux_sdram_bankmachine0_cmd_ready;
                                main_soclinux_sdram_bankmachine0_cmd_payload_is_read <= 1'd1;
                            end
                            main_soclinux_sdram_bankmachine0_cmd_payload_cas <= 1'd1;
                            if ((main_soclinux_sdram_bankmachine0_cmd_ready & main_soclinux_sdram_bankmachine0_auto_precharge)) begin
                                builder_soclinux_bankmachine0_next_state <= 2'd2;
                            end
                        end else begin
                            builder_soclinux_bankmachine0_next_state <= 1'd1;
                        end
                    end else begin
                        builder_soclinux_bankmachine0_next_state <= 2'd3;
                    end
                end
            end
        end
    endcase
end
assign main_soclinux_sdram_bankmachine1_sink_valid = main_soclinux_sdram_bankmachine1_req_valid;
assign main_soclinux_sdram_bankmachine1_req_ready = main_soclinux_sdram_bankmachine1_sink_ready;
assign main_soclinux_sdram_bankmachine1_sink_payload_we = main_soclinux_sdram_bankmachine1_req_we;
assign main_soclinux_sdram_bankmachine1_sink_payload_addr = main_soclinux_sdram_bankmachine1_req_addr;
assign main_soclinux_sdram_bankmachine1_sink_sink_valid = main_soclinux_sdram_bankmachine1_source_valid;
assign main_soclinux_sdram_bankmachine1_source_ready = main_soclinux_sdram_bankmachine1_sink_sink_ready;
assign main_soclinux_sdram_bankmachine1_sink_sink_first = main_soclinux_sdram_bankmachine1_source_first;
assign main_soclinux_sdram_bankmachine1_sink_sink_last = main_soclinux_sdram_bankmachine1_source_last;
assign main_soclinux_sdram_bankmachine1_sink_sink_payload_we = main_soclinux_sdram_bankmachine1_source_payload_we;
assign main_soclinux_sdram_bankmachine1_sink_sink_payload_addr = main_soclinux_sdram_bankmachine1_source_payload_addr;
assign main_soclinux_sdram_bankmachine1_source_source_ready = (main_soclinux_sdram_bankmachine1_req_wdata_ready | main_soclinux_sdram_bankmachine1_req_rdata_valid);
assign main_soclinux_sdram_bankmachine1_req_lock = (main_soclinux_sdram_bankmachine1_source_valid | main_soclinux_sdram_bankmachine1_source_source_valid);
assign main_soclinux_sdram_bankmachine1_row_hit = (main_soclinux_sdram_bankmachine1_row == main_soclinux_sdram_bankmachine1_source_source_payload_addr[20:7]);
assign main_soclinux_sdram_bankmachine1_cmd_payload_ba = 1'd1;
always @(*) begin
    main_soclinux_sdram_bankmachine1_cmd_payload_a <= 14'd0;
    if (main_soclinux_sdram_bankmachine1_row_col_n_addr_sel) begin
        main_soclinux_sdram_bankmachine1_cmd_payload_a <= main_soclinux_sdram_bankmachine1_source_source_payload_addr[20:7];
    end else begin
        main_soclinux_sdram_bankmachine1_cmd_payload_a <= ((main_soclinux_sdram_bankmachine1_auto_precharge <<< 4'd10) | {main_soclinux_sdram_bankmachine1_source_source_payload_addr[6:0], {3{1'd0}}});
    end
end
assign main_soclinux_sdram_bankmachine1_twtpcon_valid = ((main_soclinux_sdram_bankmachine1_cmd_valid & main_soclinux_sdram_bankmachine1_cmd_ready) & main_soclinux_sdram_bankmachine1_cmd_payload_is_write);
assign main_soclinux_sdram_bankmachine1_trccon_valid = ((main_soclinux_sdram_bankmachine1_cmd_valid & main_soclinux_sdram_bankmachine1_cmd_ready) & main_soclinux_sdram_bankmachine1_row_open);
assign main_soclinux_sdram_bankmachine1_trascon_valid = ((main_soclinux_sdram_bankmachine1_cmd_valid & main_soclinux_sdram_bankmachine1_cmd_ready) & main_soclinux_sdram_bankmachine1_row_open);
always @(*) begin
    main_soclinux_sdram_bankmachine1_auto_precharge <= 1'd0;
    if ((main_soclinux_sdram_bankmachine1_source_valid & main_soclinux_sdram_bankmachine1_source_source_valid)) begin
        if ((main_soclinux_sdram_bankmachine1_source_payload_addr[20:7] != main_soclinux_sdram_bankmachine1_source_source_payload_addr[20:7])) begin
            main_soclinux_sdram_bankmachine1_auto_precharge <= (main_soclinux_sdram_bankmachine1_row_close == 1'd0);
        end
    end
end
assign main_soclinux_sdram_bankmachine1_syncfifo1_din = {main_soclinux_sdram_bankmachine1_fifo_in_last, main_soclinux_sdram_bankmachine1_fifo_in_first, main_soclinux_sdram_bankmachine1_fifo_in_payload_addr, main_soclinux_sdram_bankmachine1_fifo_in_payload_we};
assign {main_soclinux_sdram_bankmachine1_fifo_out_last, main_soclinux_sdram_bankmachine1_fifo_out_first, main_soclinux_sdram_bankmachine1_fifo_out_payload_addr, main_soclinux_sdram_bankmachine1_fifo_out_payload_we} = main_soclinux_sdram_bankmachine1_syncfifo1_dout;
assign main_soclinux_sdram_bankmachine1_sink_ready = main_soclinux_sdram_bankmachine1_syncfifo1_writable;
assign main_soclinux_sdram_bankmachine1_syncfifo1_we = main_soclinux_sdram_bankmachine1_sink_valid;
assign main_soclinux_sdram_bankmachine1_fifo_in_first = main_soclinux_sdram_bankmachine1_sink_first;
assign main_soclinux_sdram_bankmachine1_fifo_in_last = main_soclinux_sdram_bankmachine1_sink_last;
assign main_soclinux_sdram_bankmachine1_fifo_in_payload_we = main_soclinux_sdram_bankmachine1_sink_payload_we;
assign main_soclinux_sdram_bankmachine1_fifo_in_payload_addr = main_soclinux_sdram_bankmachine1_sink_payload_addr;
assign main_soclinux_sdram_bankmachine1_source_valid = main_soclinux_sdram_bankmachine1_syncfifo1_readable;
assign main_soclinux_sdram_bankmachine1_source_first = main_soclinux_sdram_bankmachine1_fifo_out_first;
assign main_soclinux_sdram_bankmachine1_source_last = main_soclinux_sdram_bankmachine1_fifo_out_last;
assign main_soclinux_sdram_bankmachine1_source_payload_we = main_soclinux_sdram_bankmachine1_fifo_out_payload_we;
assign main_soclinux_sdram_bankmachine1_source_payload_addr = main_soclinux_sdram_bankmachine1_fifo_out_payload_addr;
assign main_soclinux_sdram_bankmachine1_syncfifo1_re = main_soclinux_sdram_bankmachine1_source_ready;
always @(*) begin
    main_soclinux_sdram_bankmachine1_wrport_adr <= 3'd0;
    if (main_soclinux_sdram_bankmachine1_replace) begin
        main_soclinux_sdram_bankmachine1_wrport_adr <= (main_soclinux_sdram_bankmachine1_produce - 1'd1);
    end else begin
        main_soclinux_sdram_bankmachine1_wrport_adr <= main_soclinux_sdram_bankmachine1_produce;
    end
end
assign main_soclinux_sdram_bankmachine1_wrport_dat_w = main_soclinux_sdram_bankmachine1_syncfifo1_din;
assign main_soclinux_sdram_bankmachine1_wrport_we = (main_soclinux_sdram_bankmachine1_syncfifo1_we & (main_soclinux_sdram_bankmachine1_syncfifo1_writable | main_soclinux_sdram_bankmachine1_replace));
assign main_soclinux_sdram_bankmachine1_do_read = (main_soclinux_sdram_bankmachine1_syncfifo1_readable & main_soclinux_sdram_bankmachine1_syncfifo1_re);
assign main_soclinux_sdram_bankmachine1_rdport_adr = main_soclinux_sdram_bankmachine1_consume;
assign main_soclinux_sdram_bankmachine1_syncfifo1_dout = main_soclinux_sdram_bankmachine1_rdport_dat_r;
assign main_soclinux_sdram_bankmachine1_syncfifo1_writable = (main_soclinux_sdram_bankmachine1_level != 4'd8);
assign main_soclinux_sdram_bankmachine1_syncfifo1_readable = (main_soclinux_sdram_bankmachine1_level != 1'd0);
assign main_soclinux_sdram_bankmachine1_pipe_valid_sink_ready = ((~main_soclinux_sdram_bankmachine1_pipe_valid_source_valid) | main_soclinux_sdram_bankmachine1_pipe_valid_source_ready);
assign main_soclinux_sdram_bankmachine1_pipe_valid_sink_valid = main_soclinux_sdram_bankmachine1_sink_sink_valid;
assign main_soclinux_sdram_bankmachine1_sink_sink_ready = main_soclinux_sdram_bankmachine1_pipe_valid_sink_ready;
assign main_soclinux_sdram_bankmachine1_pipe_valid_sink_first = main_soclinux_sdram_bankmachine1_sink_sink_first;
assign main_soclinux_sdram_bankmachine1_pipe_valid_sink_last = main_soclinux_sdram_bankmachine1_sink_sink_last;
assign main_soclinux_sdram_bankmachine1_pipe_valid_sink_payload_we = main_soclinux_sdram_bankmachine1_sink_sink_payload_we;
assign main_soclinux_sdram_bankmachine1_pipe_valid_sink_payload_addr = main_soclinux_sdram_bankmachine1_sink_sink_payload_addr;
assign main_soclinux_sdram_bankmachine1_source_source_valid = main_soclinux_sdram_bankmachine1_pipe_valid_source_valid;
assign main_soclinux_sdram_bankmachine1_pipe_valid_source_ready = main_soclinux_sdram_bankmachine1_source_source_ready;
assign main_soclinux_sdram_bankmachine1_source_source_first = main_soclinux_sdram_bankmachine1_pipe_valid_source_first;
assign main_soclinux_sdram_bankmachine1_source_source_last = main_soclinux_sdram_bankmachine1_pipe_valid_source_last;
assign main_soclinux_sdram_bankmachine1_source_source_payload_we = main_soclinux_sdram_bankmachine1_pipe_valid_source_payload_we;
assign main_soclinux_sdram_bankmachine1_source_source_payload_addr = main_soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr;
always @(*) begin
    main_soclinux_sdram_bankmachine1_req_wdata_ready <= 1'd0;
    main_soclinux_sdram_bankmachine1_req_rdata_valid <= 1'd0;
    main_soclinux_sdram_bankmachine1_refresh_gnt <= 1'd0;
    builder_soclinux_bankmachine1_next_state <= 4'd0;
    main_soclinux_sdram_bankmachine1_cmd_valid <= 1'd0;
    main_soclinux_sdram_bankmachine1_row_close <= 1'd0;
    main_soclinux_sdram_bankmachine1_row_open <= 1'd0;
    main_soclinux_sdram_bankmachine1_row_col_n_addr_sel <= 1'd0;
    main_soclinux_sdram_bankmachine1_cmd_payload_cas <= 1'd0;
    main_soclinux_sdram_bankmachine1_cmd_payload_ras <= 1'd0;
    main_soclinux_sdram_bankmachine1_cmd_payload_we <= 1'd0;
    main_soclinux_sdram_bankmachine1_cmd_payload_is_cmd <= 1'd0;
    main_soclinux_sdram_bankmachine1_cmd_payload_is_read <= 1'd0;
    main_soclinux_sdram_bankmachine1_cmd_payload_is_write <= 1'd0;
    builder_soclinux_bankmachine1_next_state <= builder_soclinux_bankmachine1_state;
    case (builder_soclinux_bankmachine1_state)
        1'd1: begin
            if ((main_soclinux_sdram_bankmachine1_twtpcon_ready & main_soclinux_sdram_bankmachine1_trascon_ready)) begin
                main_soclinux_sdram_bankmachine1_cmd_valid <= 1'd1;
                if (main_soclinux_sdram_bankmachine1_cmd_ready) begin
                    builder_soclinux_bankmachine1_next_state <= 3'd5;
                end
                main_soclinux_sdram_bankmachine1_cmd_payload_ras <= 1'd1;
                main_soclinux_sdram_bankmachine1_cmd_payload_we <= 1'd1;
                main_soclinux_sdram_bankmachine1_cmd_payload_is_cmd <= 1'd1;
            end
            main_soclinux_sdram_bankmachine1_row_close <= 1'd1;
        end
        2'd2: begin
            if ((main_soclinux_sdram_bankmachine1_twtpcon_ready & main_soclinux_sdram_bankmachine1_trascon_ready)) begin
                builder_soclinux_bankmachine1_next_state <= 3'd5;
            end
            main_soclinux_sdram_bankmachine1_row_close <= 1'd1;
        end
        2'd3: begin
            if (main_soclinux_sdram_bankmachine1_trccon_ready) begin
                main_soclinux_sdram_bankmachine1_row_col_n_addr_sel <= 1'd1;
                main_soclinux_sdram_bankmachine1_row_open <= 1'd1;
                main_soclinux_sdram_bankmachine1_cmd_valid <= 1'd1;
                main_soclinux_sdram_bankmachine1_cmd_payload_is_cmd <= 1'd1;
                if (main_soclinux_sdram_bankmachine1_cmd_ready) begin
                    builder_soclinux_bankmachine1_next_state <= 3'd7;
                end
                main_soclinux_sdram_bankmachine1_cmd_payload_ras <= 1'd1;
            end
        end
        3'd4: begin
            if (main_soclinux_sdram_bankmachine1_twtpcon_ready) begin
                main_soclinux_sdram_bankmachine1_refresh_gnt <= 1'd1;
            end
            main_soclinux_sdram_bankmachine1_row_close <= 1'd1;
            main_soclinux_sdram_bankmachine1_cmd_payload_is_cmd <= 1'd1;
            if ((~main_soclinux_sdram_bankmachine1_refresh_req)) begin
                builder_soclinux_bankmachine1_next_state <= 1'd0;
            end
        end
        3'd5: begin
            builder_soclinux_bankmachine1_next_state <= 3'd6;
        end
        3'd6: begin
            builder_soclinux_bankmachine1_next_state <= 2'd3;
        end
        3'd7: begin
            builder_soclinux_bankmachine1_next_state <= 4'd8;
        end
        4'd8: begin
            builder_soclinux_bankmachine1_next_state <= 1'd0;
        end
        default: begin
            if (main_soclinux_sdram_bankmachine1_refresh_req) begin
                builder_soclinux_bankmachine1_next_state <= 3'd4;
            end else begin
                if (main_soclinux_sdram_bankmachine1_source_source_valid) begin
                    if (main_soclinux_sdram_bankmachine1_row_opened) begin
                        if (main_soclinux_sdram_bankmachine1_row_hit) begin
                            main_soclinux_sdram_bankmachine1_cmd_valid <= 1'd1;
                            if (main_soclinux_sdram_bankmachine1_source_source_payload_we) begin
                                main_soclinux_sdram_bankmachine1_req_wdata_ready <= main_soclinux_sdram_bankmachine1_cmd_ready;
                                main_soclinux_sdram_bankmachine1_cmd_payload_is_write <= 1'd1;
                                main_soclinux_sdram_bankmachine1_cmd_payload_we <= 1'd1;
                            end else begin
                                main_soclinux_sdram_bankmachine1_req_rdata_valid <= main_soclinux_sdram_bankmachine1_cmd_ready;
                                main_soclinux_sdram_bankmachine1_cmd_payload_is_read <= 1'd1;
                            end
                            main_soclinux_sdram_bankmachine1_cmd_payload_cas <= 1'd1;
                            if ((main_soclinux_sdram_bankmachine1_cmd_ready & main_soclinux_sdram_bankmachine1_auto_precharge)) begin
                                builder_soclinux_bankmachine1_next_state <= 2'd2;
                            end
                        end else begin
                            builder_soclinux_bankmachine1_next_state <= 1'd1;
                        end
                    end else begin
                        builder_soclinux_bankmachine1_next_state <= 2'd3;
                    end
                end
            end
        end
    endcase
end
assign main_soclinux_sdram_bankmachine2_sink_valid = main_soclinux_sdram_bankmachine2_req_valid;
assign main_soclinux_sdram_bankmachine2_req_ready = main_soclinux_sdram_bankmachine2_sink_ready;
assign main_soclinux_sdram_bankmachine2_sink_payload_we = main_soclinux_sdram_bankmachine2_req_we;
assign main_soclinux_sdram_bankmachine2_sink_payload_addr = main_soclinux_sdram_bankmachine2_req_addr;
assign main_soclinux_sdram_bankmachine2_sink_sink_valid = main_soclinux_sdram_bankmachine2_source_valid;
assign main_soclinux_sdram_bankmachine2_source_ready = main_soclinux_sdram_bankmachine2_sink_sink_ready;
assign main_soclinux_sdram_bankmachine2_sink_sink_first = main_soclinux_sdram_bankmachine2_source_first;
assign main_soclinux_sdram_bankmachine2_sink_sink_last = main_soclinux_sdram_bankmachine2_source_last;
assign main_soclinux_sdram_bankmachine2_sink_sink_payload_we = main_soclinux_sdram_bankmachine2_source_payload_we;
assign main_soclinux_sdram_bankmachine2_sink_sink_payload_addr = main_soclinux_sdram_bankmachine2_source_payload_addr;
assign main_soclinux_sdram_bankmachine2_source_source_ready = (main_soclinux_sdram_bankmachine2_req_wdata_ready | main_soclinux_sdram_bankmachine2_req_rdata_valid);
assign main_soclinux_sdram_bankmachine2_req_lock = (main_soclinux_sdram_bankmachine2_source_valid | main_soclinux_sdram_bankmachine2_source_source_valid);
assign main_soclinux_sdram_bankmachine2_row_hit = (main_soclinux_sdram_bankmachine2_row == main_soclinux_sdram_bankmachine2_source_source_payload_addr[20:7]);
assign main_soclinux_sdram_bankmachine2_cmd_payload_ba = 2'd2;
always @(*) begin
    main_soclinux_sdram_bankmachine2_cmd_payload_a <= 14'd0;
    if (main_soclinux_sdram_bankmachine2_row_col_n_addr_sel) begin
        main_soclinux_sdram_bankmachine2_cmd_payload_a <= main_soclinux_sdram_bankmachine2_source_source_payload_addr[20:7];
    end else begin
        main_soclinux_sdram_bankmachine2_cmd_payload_a <= ((main_soclinux_sdram_bankmachine2_auto_precharge <<< 4'd10) | {main_soclinux_sdram_bankmachine2_source_source_payload_addr[6:0], {3{1'd0}}});
    end
end
assign main_soclinux_sdram_bankmachine2_twtpcon_valid = ((main_soclinux_sdram_bankmachine2_cmd_valid & main_soclinux_sdram_bankmachine2_cmd_ready) & main_soclinux_sdram_bankmachine2_cmd_payload_is_write);
assign main_soclinux_sdram_bankmachine2_trccon_valid = ((main_soclinux_sdram_bankmachine2_cmd_valid & main_soclinux_sdram_bankmachine2_cmd_ready) & main_soclinux_sdram_bankmachine2_row_open);
assign main_soclinux_sdram_bankmachine2_trascon_valid = ((main_soclinux_sdram_bankmachine2_cmd_valid & main_soclinux_sdram_bankmachine2_cmd_ready) & main_soclinux_sdram_bankmachine2_row_open);
always @(*) begin
    main_soclinux_sdram_bankmachine2_auto_precharge <= 1'd0;
    if ((main_soclinux_sdram_bankmachine2_source_valid & main_soclinux_sdram_bankmachine2_source_source_valid)) begin
        if ((main_soclinux_sdram_bankmachine2_source_payload_addr[20:7] != main_soclinux_sdram_bankmachine2_source_source_payload_addr[20:7])) begin
            main_soclinux_sdram_bankmachine2_auto_precharge <= (main_soclinux_sdram_bankmachine2_row_close == 1'd0);
        end
    end
end
assign main_soclinux_sdram_bankmachine2_syncfifo2_din = {main_soclinux_sdram_bankmachine2_fifo_in_last, main_soclinux_sdram_bankmachine2_fifo_in_first, main_soclinux_sdram_bankmachine2_fifo_in_payload_addr, main_soclinux_sdram_bankmachine2_fifo_in_payload_we};
assign {main_soclinux_sdram_bankmachine2_fifo_out_last, main_soclinux_sdram_bankmachine2_fifo_out_first, main_soclinux_sdram_bankmachine2_fifo_out_payload_addr, main_soclinux_sdram_bankmachine2_fifo_out_payload_we} = main_soclinux_sdram_bankmachine2_syncfifo2_dout;
assign main_soclinux_sdram_bankmachine2_sink_ready = main_soclinux_sdram_bankmachine2_syncfifo2_writable;
assign main_soclinux_sdram_bankmachine2_syncfifo2_we = main_soclinux_sdram_bankmachine2_sink_valid;
assign main_soclinux_sdram_bankmachine2_fifo_in_first = main_soclinux_sdram_bankmachine2_sink_first;
assign main_soclinux_sdram_bankmachine2_fifo_in_last = main_soclinux_sdram_bankmachine2_sink_last;
assign main_soclinux_sdram_bankmachine2_fifo_in_payload_we = main_soclinux_sdram_bankmachine2_sink_payload_we;
assign main_soclinux_sdram_bankmachine2_fifo_in_payload_addr = main_soclinux_sdram_bankmachine2_sink_payload_addr;
assign main_soclinux_sdram_bankmachine2_source_valid = main_soclinux_sdram_bankmachine2_syncfifo2_readable;
assign main_soclinux_sdram_bankmachine2_source_first = main_soclinux_sdram_bankmachine2_fifo_out_first;
assign main_soclinux_sdram_bankmachine2_source_last = main_soclinux_sdram_bankmachine2_fifo_out_last;
assign main_soclinux_sdram_bankmachine2_source_payload_we = main_soclinux_sdram_bankmachine2_fifo_out_payload_we;
assign main_soclinux_sdram_bankmachine2_source_payload_addr = main_soclinux_sdram_bankmachine2_fifo_out_payload_addr;
assign main_soclinux_sdram_bankmachine2_syncfifo2_re = main_soclinux_sdram_bankmachine2_source_ready;
always @(*) begin
    main_soclinux_sdram_bankmachine2_wrport_adr <= 3'd0;
    if (main_soclinux_sdram_bankmachine2_replace) begin
        main_soclinux_sdram_bankmachine2_wrport_adr <= (main_soclinux_sdram_bankmachine2_produce - 1'd1);
    end else begin
        main_soclinux_sdram_bankmachine2_wrport_adr <= main_soclinux_sdram_bankmachine2_produce;
    end
end
assign main_soclinux_sdram_bankmachine2_wrport_dat_w = main_soclinux_sdram_bankmachine2_syncfifo2_din;
assign main_soclinux_sdram_bankmachine2_wrport_we = (main_soclinux_sdram_bankmachine2_syncfifo2_we & (main_soclinux_sdram_bankmachine2_syncfifo2_writable | main_soclinux_sdram_bankmachine2_replace));
assign main_soclinux_sdram_bankmachine2_do_read = (main_soclinux_sdram_bankmachine2_syncfifo2_readable & main_soclinux_sdram_bankmachine2_syncfifo2_re);
assign main_soclinux_sdram_bankmachine2_rdport_adr = main_soclinux_sdram_bankmachine2_consume;
assign main_soclinux_sdram_bankmachine2_syncfifo2_dout = main_soclinux_sdram_bankmachine2_rdport_dat_r;
assign main_soclinux_sdram_bankmachine2_syncfifo2_writable = (main_soclinux_sdram_bankmachine2_level != 4'd8);
assign main_soclinux_sdram_bankmachine2_syncfifo2_readable = (main_soclinux_sdram_bankmachine2_level != 1'd0);
assign main_soclinux_sdram_bankmachine2_pipe_valid_sink_ready = ((~main_soclinux_sdram_bankmachine2_pipe_valid_source_valid) | main_soclinux_sdram_bankmachine2_pipe_valid_source_ready);
assign main_soclinux_sdram_bankmachine2_pipe_valid_sink_valid = main_soclinux_sdram_bankmachine2_sink_sink_valid;
assign main_soclinux_sdram_bankmachine2_sink_sink_ready = main_soclinux_sdram_bankmachine2_pipe_valid_sink_ready;
assign main_soclinux_sdram_bankmachine2_pipe_valid_sink_first = main_soclinux_sdram_bankmachine2_sink_sink_first;
assign main_soclinux_sdram_bankmachine2_pipe_valid_sink_last = main_soclinux_sdram_bankmachine2_sink_sink_last;
assign main_soclinux_sdram_bankmachine2_pipe_valid_sink_payload_we = main_soclinux_sdram_bankmachine2_sink_sink_payload_we;
assign main_soclinux_sdram_bankmachine2_pipe_valid_sink_payload_addr = main_soclinux_sdram_bankmachine2_sink_sink_payload_addr;
assign main_soclinux_sdram_bankmachine2_source_source_valid = main_soclinux_sdram_bankmachine2_pipe_valid_source_valid;
assign main_soclinux_sdram_bankmachine2_pipe_valid_source_ready = main_soclinux_sdram_bankmachine2_source_source_ready;
assign main_soclinux_sdram_bankmachine2_source_source_first = main_soclinux_sdram_bankmachine2_pipe_valid_source_first;
assign main_soclinux_sdram_bankmachine2_source_source_last = main_soclinux_sdram_bankmachine2_pipe_valid_source_last;
assign main_soclinux_sdram_bankmachine2_source_source_payload_we = main_soclinux_sdram_bankmachine2_pipe_valid_source_payload_we;
assign main_soclinux_sdram_bankmachine2_source_source_payload_addr = main_soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr;
always @(*) begin
    main_soclinux_sdram_bankmachine2_row_open <= 1'd0;
    main_soclinux_sdram_bankmachine2_cmd_valid <= 1'd0;
    main_soclinux_sdram_bankmachine2_row_close <= 1'd0;
    builder_soclinux_bankmachine2_next_state <= 4'd0;
    main_soclinux_sdram_bankmachine2_row_col_n_addr_sel <= 1'd0;
    main_soclinux_sdram_bankmachine2_cmd_payload_cas <= 1'd0;
    main_soclinux_sdram_bankmachine2_cmd_payload_ras <= 1'd0;
    main_soclinux_sdram_bankmachine2_cmd_payload_we <= 1'd0;
    main_soclinux_sdram_bankmachine2_cmd_payload_is_cmd <= 1'd0;
    main_soclinux_sdram_bankmachine2_cmd_payload_is_read <= 1'd0;
    main_soclinux_sdram_bankmachine2_cmd_payload_is_write <= 1'd0;
    main_soclinux_sdram_bankmachine2_req_wdata_ready <= 1'd0;
    main_soclinux_sdram_bankmachine2_req_rdata_valid <= 1'd0;
    main_soclinux_sdram_bankmachine2_refresh_gnt <= 1'd0;
    builder_soclinux_bankmachine2_next_state <= builder_soclinux_bankmachine2_state;
    case (builder_soclinux_bankmachine2_state)
        1'd1: begin
            if ((main_soclinux_sdram_bankmachine2_twtpcon_ready & main_soclinux_sdram_bankmachine2_trascon_ready)) begin
                main_soclinux_sdram_bankmachine2_cmd_valid <= 1'd1;
                if (main_soclinux_sdram_bankmachine2_cmd_ready) begin
                    builder_soclinux_bankmachine2_next_state <= 3'd5;
                end
                main_soclinux_sdram_bankmachine2_cmd_payload_ras <= 1'd1;
                main_soclinux_sdram_bankmachine2_cmd_payload_we <= 1'd1;
                main_soclinux_sdram_bankmachine2_cmd_payload_is_cmd <= 1'd1;
            end
            main_soclinux_sdram_bankmachine2_row_close <= 1'd1;
        end
        2'd2: begin
            if ((main_soclinux_sdram_bankmachine2_twtpcon_ready & main_soclinux_sdram_bankmachine2_trascon_ready)) begin
                builder_soclinux_bankmachine2_next_state <= 3'd5;
            end
            main_soclinux_sdram_bankmachine2_row_close <= 1'd1;
        end
        2'd3: begin
            if (main_soclinux_sdram_bankmachine2_trccon_ready) begin
                main_soclinux_sdram_bankmachine2_row_col_n_addr_sel <= 1'd1;
                main_soclinux_sdram_bankmachine2_row_open <= 1'd1;
                main_soclinux_sdram_bankmachine2_cmd_valid <= 1'd1;
                main_soclinux_sdram_bankmachine2_cmd_payload_is_cmd <= 1'd1;
                if (main_soclinux_sdram_bankmachine2_cmd_ready) begin
                    builder_soclinux_bankmachine2_next_state <= 3'd7;
                end
                main_soclinux_sdram_bankmachine2_cmd_payload_ras <= 1'd1;
            end
        end
        3'd4: begin
            if (main_soclinux_sdram_bankmachine2_twtpcon_ready) begin
                main_soclinux_sdram_bankmachine2_refresh_gnt <= 1'd1;
            end
            main_soclinux_sdram_bankmachine2_row_close <= 1'd1;
            main_soclinux_sdram_bankmachine2_cmd_payload_is_cmd <= 1'd1;
            if ((~main_soclinux_sdram_bankmachine2_refresh_req)) begin
                builder_soclinux_bankmachine2_next_state <= 1'd0;
            end
        end
        3'd5: begin
            builder_soclinux_bankmachine2_next_state <= 3'd6;
        end
        3'd6: begin
            builder_soclinux_bankmachine2_next_state <= 2'd3;
        end
        3'd7: begin
            builder_soclinux_bankmachine2_next_state <= 4'd8;
        end
        4'd8: begin
            builder_soclinux_bankmachine2_next_state <= 1'd0;
        end
        default: begin
            if (main_soclinux_sdram_bankmachine2_refresh_req) begin
                builder_soclinux_bankmachine2_next_state <= 3'd4;
            end else begin
                if (main_soclinux_sdram_bankmachine2_source_source_valid) begin
                    if (main_soclinux_sdram_bankmachine2_row_opened) begin
                        if (main_soclinux_sdram_bankmachine2_row_hit) begin
                            main_soclinux_sdram_bankmachine2_cmd_valid <= 1'd1;
                            if (main_soclinux_sdram_bankmachine2_source_source_payload_we) begin
                                main_soclinux_sdram_bankmachine2_req_wdata_ready <= main_soclinux_sdram_bankmachine2_cmd_ready;
                                main_soclinux_sdram_bankmachine2_cmd_payload_is_write <= 1'd1;
                                main_soclinux_sdram_bankmachine2_cmd_payload_we <= 1'd1;
                            end else begin
                                main_soclinux_sdram_bankmachine2_req_rdata_valid <= main_soclinux_sdram_bankmachine2_cmd_ready;
                                main_soclinux_sdram_bankmachine2_cmd_payload_is_read <= 1'd1;
                            end
                            main_soclinux_sdram_bankmachine2_cmd_payload_cas <= 1'd1;
                            if ((main_soclinux_sdram_bankmachine2_cmd_ready & main_soclinux_sdram_bankmachine2_auto_precharge)) begin
                                builder_soclinux_bankmachine2_next_state <= 2'd2;
                            end
                        end else begin
                            builder_soclinux_bankmachine2_next_state <= 1'd1;
                        end
                    end else begin
                        builder_soclinux_bankmachine2_next_state <= 2'd3;
                    end
                end
            end
        end
    endcase
end
assign main_soclinux_sdram_bankmachine3_sink_valid = main_soclinux_sdram_bankmachine3_req_valid;
assign main_soclinux_sdram_bankmachine3_req_ready = main_soclinux_sdram_bankmachine3_sink_ready;
assign main_soclinux_sdram_bankmachine3_sink_payload_we = main_soclinux_sdram_bankmachine3_req_we;
assign main_soclinux_sdram_bankmachine3_sink_payload_addr = main_soclinux_sdram_bankmachine3_req_addr;
assign main_soclinux_sdram_bankmachine3_sink_sink_valid = main_soclinux_sdram_bankmachine3_source_valid;
assign main_soclinux_sdram_bankmachine3_source_ready = main_soclinux_sdram_bankmachine3_sink_sink_ready;
assign main_soclinux_sdram_bankmachine3_sink_sink_first = main_soclinux_sdram_bankmachine3_source_first;
assign main_soclinux_sdram_bankmachine3_sink_sink_last = main_soclinux_sdram_bankmachine3_source_last;
assign main_soclinux_sdram_bankmachine3_sink_sink_payload_we = main_soclinux_sdram_bankmachine3_source_payload_we;
assign main_soclinux_sdram_bankmachine3_sink_sink_payload_addr = main_soclinux_sdram_bankmachine3_source_payload_addr;
assign main_soclinux_sdram_bankmachine3_source_source_ready = (main_soclinux_sdram_bankmachine3_req_wdata_ready | main_soclinux_sdram_bankmachine3_req_rdata_valid);
assign main_soclinux_sdram_bankmachine3_req_lock = (main_soclinux_sdram_bankmachine3_source_valid | main_soclinux_sdram_bankmachine3_source_source_valid);
assign main_soclinux_sdram_bankmachine3_row_hit = (main_soclinux_sdram_bankmachine3_row == main_soclinux_sdram_bankmachine3_source_source_payload_addr[20:7]);
assign main_soclinux_sdram_bankmachine3_cmd_payload_ba = 2'd3;
always @(*) begin
    main_soclinux_sdram_bankmachine3_cmd_payload_a <= 14'd0;
    if (main_soclinux_sdram_bankmachine3_row_col_n_addr_sel) begin
        main_soclinux_sdram_bankmachine3_cmd_payload_a <= main_soclinux_sdram_bankmachine3_source_source_payload_addr[20:7];
    end else begin
        main_soclinux_sdram_bankmachine3_cmd_payload_a <= ((main_soclinux_sdram_bankmachine3_auto_precharge <<< 4'd10) | {main_soclinux_sdram_bankmachine3_source_source_payload_addr[6:0], {3{1'd0}}});
    end
end
assign main_soclinux_sdram_bankmachine3_twtpcon_valid = ((main_soclinux_sdram_bankmachine3_cmd_valid & main_soclinux_sdram_bankmachine3_cmd_ready) & main_soclinux_sdram_bankmachine3_cmd_payload_is_write);
assign main_soclinux_sdram_bankmachine3_trccon_valid = ((main_soclinux_sdram_bankmachine3_cmd_valid & main_soclinux_sdram_bankmachine3_cmd_ready) & main_soclinux_sdram_bankmachine3_row_open);
assign main_soclinux_sdram_bankmachine3_trascon_valid = ((main_soclinux_sdram_bankmachine3_cmd_valid & main_soclinux_sdram_bankmachine3_cmd_ready) & main_soclinux_sdram_bankmachine3_row_open);
always @(*) begin
    main_soclinux_sdram_bankmachine3_auto_precharge <= 1'd0;
    if ((main_soclinux_sdram_bankmachine3_source_valid & main_soclinux_sdram_bankmachine3_source_source_valid)) begin
        if ((main_soclinux_sdram_bankmachine3_source_payload_addr[20:7] != main_soclinux_sdram_bankmachine3_source_source_payload_addr[20:7])) begin
            main_soclinux_sdram_bankmachine3_auto_precharge <= (main_soclinux_sdram_bankmachine3_row_close == 1'd0);
        end
    end
end
assign main_soclinux_sdram_bankmachine3_syncfifo3_din = {main_soclinux_sdram_bankmachine3_fifo_in_last, main_soclinux_sdram_bankmachine3_fifo_in_first, main_soclinux_sdram_bankmachine3_fifo_in_payload_addr, main_soclinux_sdram_bankmachine3_fifo_in_payload_we};
assign {main_soclinux_sdram_bankmachine3_fifo_out_last, main_soclinux_sdram_bankmachine3_fifo_out_first, main_soclinux_sdram_bankmachine3_fifo_out_payload_addr, main_soclinux_sdram_bankmachine3_fifo_out_payload_we} = main_soclinux_sdram_bankmachine3_syncfifo3_dout;
assign main_soclinux_sdram_bankmachine3_sink_ready = main_soclinux_sdram_bankmachine3_syncfifo3_writable;
assign main_soclinux_sdram_bankmachine3_syncfifo3_we = main_soclinux_sdram_bankmachine3_sink_valid;
assign main_soclinux_sdram_bankmachine3_fifo_in_first = main_soclinux_sdram_bankmachine3_sink_first;
assign main_soclinux_sdram_bankmachine3_fifo_in_last = main_soclinux_sdram_bankmachine3_sink_last;
assign main_soclinux_sdram_bankmachine3_fifo_in_payload_we = main_soclinux_sdram_bankmachine3_sink_payload_we;
assign main_soclinux_sdram_bankmachine3_fifo_in_payload_addr = main_soclinux_sdram_bankmachine3_sink_payload_addr;
assign main_soclinux_sdram_bankmachine3_source_valid = main_soclinux_sdram_bankmachine3_syncfifo3_readable;
assign main_soclinux_sdram_bankmachine3_source_first = main_soclinux_sdram_bankmachine3_fifo_out_first;
assign main_soclinux_sdram_bankmachine3_source_last = main_soclinux_sdram_bankmachine3_fifo_out_last;
assign main_soclinux_sdram_bankmachine3_source_payload_we = main_soclinux_sdram_bankmachine3_fifo_out_payload_we;
assign main_soclinux_sdram_bankmachine3_source_payload_addr = main_soclinux_sdram_bankmachine3_fifo_out_payload_addr;
assign main_soclinux_sdram_bankmachine3_syncfifo3_re = main_soclinux_sdram_bankmachine3_source_ready;
always @(*) begin
    main_soclinux_sdram_bankmachine3_wrport_adr <= 3'd0;
    if (main_soclinux_sdram_bankmachine3_replace) begin
        main_soclinux_sdram_bankmachine3_wrport_adr <= (main_soclinux_sdram_bankmachine3_produce - 1'd1);
    end else begin
        main_soclinux_sdram_bankmachine3_wrport_adr <= main_soclinux_sdram_bankmachine3_produce;
    end
end
assign main_soclinux_sdram_bankmachine3_wrport_dat_w = main_soclinux_sdram_bankmachine3_syncfifo3_din;
assign main_soclinux_sdram_bankmachine3_wrport_we = (main_soclinux_sdram_bankmachine3_syncfifo3_we & (main_soclinux_sdram_bankmachine3_syncfifo3_writable | main_soclinux_sdram_bankmachine3_replace));
assign main_soclinux_sdram_bankmachine3_do_read = (main_soclinux_sdram_bankmachine3_syncfifo3_readable & main_soclinux_sdram_bankmachine3_syncfifo3_re);
assign main_soclinux_sdram_bankmachine3_rdport_adr = main_soclinux_sdram_bankmachine3_consume;
assign main_soclinux_sdram_bankmachine3_syncfifo3_dout = main_soclinux_sdram_bankmachine3_rdport_dat_r;
assign main_soclinux_sdram_bankmachine3_syncfifo3_writable = (main_soclinux_sdram_bankmachine3_level != 4'd8);
assign main_soclinux_sdram_bankmachine3_syncfifo3_readable = (main_soclinux_sdram_bankmachine3_level != 1'd0);
assign main_soclinux_sdram_bankmachine3_pipe_valid_sink_ready = ((~main_soclinux_sdram_bankmachine3_pipe_valid_source_valid) | main_soclinux_sdram_bankmachine3_pipe_valid_source_ready);
assign main_soclinux_sdram_bankmachine3_pipe_valid_sink_valid = main_soclinux_sdram_bankmachine3_sink_sink_valid;
assign main_soclinux_sdram_bankmachine3_sink_sink_ready = main_soclinux_sdram_bankmachine3_pipe_valid_sink_ready;
assign main_soclinux_sdram_bankmachine3_pipe_valid_sink_first = main_soclinux_sdram_bankmachine3_sink_sink_first;
assign main_soclinux_sdram_bankmachine3_pipe_valid_sink_last = main_soclinux_sdram_bankmachine3_sink_sink_last;
assign main_soclinux_sdram_bankmachine3_pipe_valid_sink_payload_we = main_soclinux_sdram_bankmachine3_sink_sink_payload_we;
assign main_soclinux_sdram_bankmachine3_pipe_valid_sink_payload_addr = main_soclinux_sdram_bankmachine3_sink_sink_payload_addr;
assign main_soclinux_sdram_bankmachine3_source_source_valid = main_soclinux_sdram_bankmachine3_pipe_valid_source_valid;
assign main_soclinux_sdram_bankmachine3_pipe_valid_source_ready = main_soclinux_sdram_bankmachine3_source_source_ready;
assign main_soclinux_sdram_bankmachine3_source_source_first = main_soclinux_sdram_bankmachine3_pipe_valid_source_first;
assign main_soclinux_sdram_bankmachine3_source_source_last = main_soclinux_sdram_bankmachine3_pipe_valid_source_last;
assign main_soclinux_sdram_bankmachine3_source_source_payload_we = main_soclinux_sdram_bankmachine3_pipe_valid_source_payload_we;
assign main_soclinux_sdram_bankmachine3_source_source_payload_addr = main_soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr;
always @(*) begin
    main_soclinux_sdram_bankmachine3_row_col_n_addr_sel <= 1'd0;
    main_soclinux_sdram_bankmachine3_cmd_payload_cas <= 1'd0;
    main_soclinux_sdram_bankmachine3_cmd_payload_ras <= 1'd0;
    builder_soclinux_bankmachine3_next_state <= 4'd0;
    main_soclinux_sdram_bankmachine3_cmd_payload_we <= 1'd0;
    main_soclinux_sdram_bankmachine3_cmd_payload_is_cmd <= 1'd0;
    main_soclinux_sdram_bankmachine3_cmd_payload_is_read <= 1'd0;
    main_soclinux_sdram_bankmachine3_cmd_payload_is_write <= 1'd0;
    main_soclinux_sdram_bankmachine3_req_wdata_ready <= 1'd0;
    main_soclinux_sdram_bankmachine3_req_rdata_valid <= 1'd0;
    main_soclinux_sdram_bankmachine3_refresh_gnt <= 1'd0;
    main_soclinux_sdram_bankmachine3_row_open <= 1'd0;
    main_soclinux_sdram_bankmachine3_cmd_valid <= 1'd0;
    main_soclinux_sdram_bankmachine3_row_close <= 1'd0;
    builder_soclinux_bankmachine3_next_state <= builder_soclinux_bankmachine3_state;
    case (builder_soclinux_bankmachine3_state)
        1'd1: begin
            if ((main_soclinux_sdram_bankmachine3_twtpcon_ready & main_soclinux_sdram_bankmachine3_trascon_ready)) begin
                main_soclinux_sdram_bankmachine3_cmd_valid <= 1'd1;
                if (main_soclinux_sdram_bankmachine3_cmd_ready) begin
                    builder_soclinux_bankmachine3_next_state <= 3'd5;
                end
                main_soclinux_sdram_bankmachine3_cmd_payload_ras <= 1'd1;
                main_soclinux_sdram_bankmachine3_cmd_payload_we <= 1'd1;
                main_soclinux_sdram_bankmachine3_cmd_payload_is_cmd <= 1'd1;
            end
            main_soclinux_sdram_bankmachine3_row_close <= 1'd1;
        end
        2'd2: begin
            if ((main_soclinux_sdram_bankmachine3_twtpcon_ready & main_soclinux_sdram_bankmachine3_trascon_ready)) begin
                builder_soclinux_bankmachine3_next_state <= 3'd5;
            end
            main_soclinux_sdram_bankmachine3_row_close <= 1'd1;
        end
        2'd3: begin
            if (main_soclinux_sdram_bankmachine3_trccon_ready) begin
                main_soclinux_sdram_bankmachine3_row_col_n_addr_sel <= 1'd1;
                main_soclinux_sdram_bankmachine3_row_open <= 1'd1;
                main_soclinux_sdram_bankmachine3_cmd_valid <= 1'd1;
                main_soclinux_sdram_bankmachine3_cmd_payload_is_cmd <= 1'd1;
                if (main_soclinux_sdram_bankmachine3_cmd_ready) begin
                    builder_soclinux_bankmachine3_next_state <= 3'd7;
                end
                main_soclinux_sdram_bankmachine3_cmd_payload_ras <= 1'd1;
            end
        end
        3'd4: begin
            if (main_soclinux_sdram_bankmachine3_twtpcon_ready) begin
                main_soclinux_sdram_bankmachine3_refresh_gnt <= 1'd1;
            end
            main_soclinux_sdram_bankmachine3_row_close <= 1'd1;
            main_soclinux_sdram_bankmachine3_cmd_payload_is_cmd <= 1'd1;
            if ((~main_soclinux_sdram_bankmachine3_refresh_req)) begin
                builder_soclinux_bankmachine3_next_state <= 1'd0;
            end
        end
        3'd5: begin
            builder_soclinux_bankmachine3_next_state <= 3'd6;
        end
        3'd6: begin
            builder_soclinux_bankmachine3_next_state <= 2'd3;
        end
        3'd7: begin
            builder_soclinux_bankmachine3_next_state <= 4'd8;
        end
        4'd8: begin
            builder_soclinux_bankmachine3_next_state <= 1'd0;
        end
        default: begin
            if (main_soclinux_sdram_bankmachine3_refresh_req) begin
                builder_soclinux_bankmachine3_next_state <= 3'd4;
            end else begin
                if (main_soclinux_sdram_bankmachine3_source_source_valid) begin
                    if (main_soclinux_sdram_bankmachine3_row_opened) begin
                        if (main_soclinux_sdram_bankmachine3_row_hit) begin
                            main_soclinux_sdram_bankmachine3_cmd_valid <= 1'd1;
                            if (main_soclinux_sdram_bankmachine3_source_source_payload_we) begin
                                main_soclinux_sdram_bankmachine3_req_wdata_ready <= main_soclinux_sdram_bankmachine3_cmd_ready;
                                main_soclinux_sdram_bankmachine3_cmd_payload_is_write <= 1'd1;
                                main_soclinux_sdram_bankmachine3_cmd_payload_we <= 1'd1;
                            end else begin
                                main_soclinux_sdram_bankmachine3_req_rdata_valid <= main_soclinux_sdram_bankmachine3_cmd_ready;
                                main_soclinux_sdram_bankmachine3_cmd_payload_is_read <= 1'd1;
                            end
                            main_soclinux_sdram_bankmachine3_cmd_payload_cas <= 1'd1;
                            if ((main_soclinux_sdram_bankmachine3_cmd_ready & main_soclinux_sdram_bankmachine3_auto_precharge)) begin
                                builder_soclinux_bankmachine3_next_state <= 2'd2;
                            end
                        end else begin
                            builder_soclinux_bankmachine3_next_state <= 1'd1;
                        end
                    end else begin
                        builder_soclinux_bankmachine3_next_state <= 2'd3;
                    end
                end
            end
        end
    endcase
end
assign main_soclinux_sdram_bankmachine4_sink_valid = main_soclinux_sdram_bankmachine4_req_valid;
assign main_soclinux_sdram_bankmachine4_req_ready = main_soclinux_sdram_bankmachine4_sink_ready;
assign main_soclinux_sdram_bankmachine4_sink_payload_we = main_soclinux_sdram_bankmachine4_req_we;
assign main_soclinux_sdram_bankmachine4_sink_payload_addr = main_soclinux_sdram_bankmachine4_req_addr;
assign main_soclinux_sdram_bankmachine4_sink_sink_valid = main_soclinux_sdram_bankmachine4_source_valid;
assign main_soclinux_sdram_bankmachine4_source_ready = main_soclinux_sdram_bankmachine4_sink_sink_ready;
assign main_soclinux_sdram_bankmachine4_sink_sink_first = main_soclinux_sdram_bankmachine4_source_first;
assign main_soclinux_sdram_bankmachine4_sink_sink_last = main_soclinux_sdram_bankmachine4_source_last;
assign main_soclinux_sdram_bankmachine4_sink_sink_payload_we = main_soclinux_sdram_bankmachine4_source_payload_we;
assign main_soclinux_sdram_bankmachine4_sink_sink_payload_addr = main_soclinux_sdram_bankmachine4_source_payload_addr;
assign main_soclinux_sdram_bankmachine4_source_source_ready = (main_soclinux_sdram_bankmachine4_req_wdata_ready | main_soclinux_sdram_bankmachine4_req_rdata_valid);
assign main_soclinux_sdram_bankmachine4_req_lock = (main_soclinux_sdram_bankmachine4_source_valid | main_soclinux_sdram_bankmachine4_source_source_valid);
assign main_soclinux_sdram_bankmachine4_row_hit = (main_soclinux_sdram_bankmachine4_row == main_soclinux_sdram_bankmachine4_source_source_payload_addr[20:7]);
assign main_soclinux_sdram_bankmachine4_cmd_payload_ba = 3'd4;
always @(*) begin
    main_soclinux_sdram_bankmachine4_cmd_payload_a <= 14'd0;
    if (main_soclinux_sdram_bankmachine4_row_col_n_addr_sel) begin
        main_soclinux_sdram_bankmachine4_cmd_payload_a <= main_soclinux_sdram_bankmachine4_source_source_payload_addr[20:7];
    end else begin
        main_soclinux_sdram_bankmachine4_cmd_payload_a <= ((main_soclinux_sdram_bankmachine4_auto_precharge <<< 4'd10) | {main_soclinux_sdram_bankmachine4_source_source_payload_addr[6:0], {3{1'd0}}});
    end
end
assign main_soclinux_sdram_bankmachine4_twtpcon_valid = ((main_soclinux_sdram_bankmachine4_cmd_valid & main_soclinux_sdram_bankmachine4_cmd_ready) & main_soclinux_sdram_bankmachine4_cmd_payload_is_write);
assign main_soclinux_sdram_bankmachine4_trccon_valid = ((main_soclinux_sdram_bankmachine4_cmd_valid & main_soclinux_sdram_bankmachine4_cmd_ready) & main_soclinux_sdram_bankmachine4_row_open);
assign main_soclinux_sdram_bankmachine4_trascon_valid = ((main_soclinux_sdram_bankmachine4_cmd_valid & main_soclinux_sdram_bankmachine4_cmd_ready) & main_soclinux_sdram_bankmachine4_row_open);
always @(*) begin
    main_soclinux_sdram_bankmachine4_auto_precharge <= 1'd0;
    if ((main_soclinux_sdram_bankmachine4_source_valid & main_soclinux_sdram_bankmachine4_source_source_valid)) begin
        if ((main_soclinux_sdram_bankmachine4_source_payload_addr[20:7] != main_soclinux_sdram_bankmachine4_source_source_payload_addr[20:7])) begin
            main_soclinux_sdram_bankmachine4_auto_precharge <= (main_soclinux_sdram_bankmachine4_row_close == 1'd0);
        end
    end
end
assign main_soclinux_sdram_bankmachine4_syncfifo4_din = {main_soclinux_sdram_bankmachine4_fifo_in_last, main_soclinux_sdram_bankmachine4_fifo_in_first, main_soclinux_sdram_bankmachine4_fifo_in_payload_addr, main_soclinux_sdram_bankmachine4_fifo_in_payload_we};
assign {main_soclinux_sdram_bankmachine4_fifo_out_last, main_soclinux_sdram_bankmachine4_fifo_out_first, main_soclinux_sdram_bankmachine4_fifo_out_payload_addr, main_soclinux_sdram_bankmachine4_fifo_out_payload_we} = main_soclinux_sdram_bankmachine4_syncfifo4_dout;
assign main_soclinux_sdram_bankmachine4_sink_ready = main_soclinux_sdram_bankmachine4_syncfifo4_writable;
assign main_soclinux_sdram_bankmachine4_syncfifo4_we = main_soclinux_sdram_bankmachine4_sink_valid;
assign main_soclinux_sdram_bankmachine4_fifo_in_first = main_soclinux_sdram_bankmachine4_sink_first;
assign main_soclinux_sdram_bankmachine4_fifo_in_last = main_soclinux_sdram_bankmachine4_sink_last;
assign main_soclinux_sdram_bankmachine4_fifo_in_payload_we = main_soclinux_sdram_bankmachine4_sink_payload_we;
assign main_soclinux_sdram_bankmachine4_fifo_in_payload_addr = main_soclinux_sdram_bankmachine4_sink_payload_addr;
assign main_soclinux_sdram_bankmachine4_source_valid = main_soclinux_sdram_bankmachine4_syncfifo4_readable;
assign main_soclinux_sdram_bankmachine4_source_first = main_soclinux_sdram_bankmachine4_fifo_out_first;
assign main_soclinux_sdram_bankmachine4_source_last = main_soclinux_sdram_bankmachine4_fifo_out_last;
assign main_soclinux_sdram_bankmachine4_source_payload_we = main_soclinux_sdram_bankmachine4_fifo_out_payload_we;
assign main_soclinux_sdram_bankmachine4_source_payload_addr = main_soclinux_sdram_bankmachine4_fifo_out_payload_addr;
assign main_soclinux_sdram_bankmachine4_syncfifo4_re = main_soclinux_sdram_bankmachine4_source_ready;
always @(*) begin
    main_soclinux_sdram_bankmachine4_wrport_adr <= 3'd0;
    if (main_soclinux_sdram_bankmachine4_replace) begin
        main_soclinux_sdram_bankmachine4_wrport_adr <= (main_soclinux_sdram_bankmachine4_produce - 1'd1);
    end else begin
        main_soclinux_sdram_bankmachine4_wrport_adr <= main_soclinux_sdram_bankmachine4_produce;
    end
end
assign main_soclinux_sdram_bankmachine4_wrport_dat_w = main_soclinux_sdram_bankmachine4_syncfifo4_din;
assign main_soclinux_sdram_bankmachine4_wrport_we = (main_soclinux_sdram_bankmachine4_syncfifo4_we & (main_soclinux_sdram_bankmachine4_syncfifo4_writable | main_soclinux_sdram_bankmachine4_replace));
assign main_soclinux_sdram_bankmachine4_do_read = (main_soclinux_sdram_bankmachine4_syncfifo4_readable & main_soclinux_sdram_bankmachine4_syncfifo4_re);
assign main_soclinux_sdram_bankmachine4_rdport_adr = main_soclinux_sdram_bankmachine4_consume;
assign main_soclinux_sdram_bankmachine4_syncfifo4_dout = main_soclinux_sdram_bankmachine4_rdport_dat_r;
assign main_soclinux_sdram_bankmachine4_syncfifo4_writable = (main_soclinux_sdram_bankmachine4_level != 4'd8);
assign main_soclinux_sdram_bankmachine4_syncfifo4_readable = (main_soclinux_sdram_bankmachine4_level != 1'd0);
assign main_soclinux_sdram_bankmachine4_pipe_valid_sink_ready = ((~main_soclinux_sdram_bankmachine4_pipe_valid_source_valid) | main_soclinux_sdram_bankmachine4_pipe_valid_source_ready);
assign main_soclinux_sdram_bankmachine4_pipe_valid_sink_valid = main_soclinux_sdram_bankmachine4_sink_sink_valid;
assign main_soclinux_sdram_bankmachine4_sink_sink_ready = main_soclinux_sdram_bankmachine4_pipe_valid_sink_ready;
assign main_soclinux_sdram_bankmachine4_pipe_valid_sink_first = main_soclinux_sdram_bankmachine4_sink_sink_first;
assign main_soclinux_sdram_bankmachine4_pipe_valid_sink_last = main_soclinux_sdram_bankmachine4_sink_sink_last;
assign main_soclinux_sdram_bankmachine4_pipe_valid_sink_payload_we = main_soclinux_sdram_bankmachine4_sink_sink_payload_we;
assign main_soclinux_sdram_bankmachine4_pipe_valid_sink_payload_addr = main_soclinux_sdram_bankmachine4_sink_sink_payload_addr;
assign main_soclinux_sdram_bankmachine4_source_source_valid = main_soclinux_sdram_bankmachine4_pipe_valid_source_valid;
assign main_soclinux_sdram_bankmachine4_pipe_valid_source_ready = main_soclinux_sdram_bankmachine4_source_source_ready;
assign main_soclinux_sdram_bankmachine4_source_source_first = main_soclinux_sdram_bankmachine4_pipe_valid_source_first;
assign main_soclinux_sdram_bankmachine4_source_source_last = main_soclinux_sdram_bankmachine4_pipe_valid_source_last;
assign main_soclinux_sdram_bankmachine4_source_source_payload_we = main_soclinux_sdram_bankmachine4_pipe_valid_source_payload_we;
assign main_soclinux_sdram_bankmachine4_source_source_payload_addr = main_soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr;
always @(*) begin
    main_soclinux_sdram_bankmachine4_cmd_payload_we <= 1'd0;
    main_soclinux_sdram_bankmachine4_cmd_payload_is_cmd <= 1'd0;
    main_soclinux_sdram_bankmachine4_cmd_payload_is_read <= 1'd0;
    main_soclinux_sdram_bankmachine4_cmd_payload_is_write <= 1'd0;
    builder_soclinux_bankmachine4_next_state <= 4'd0;
    main_soclinux_sdram_bankmachine4_req_wdata_ready <= 1'd0;
    main_soclinux_sdram_bankmachine4_req_rdata_valid <= 1'd0;
    main_soclinux_sdram_bankmachine4_refresh_gnt <= 1'd0;
    main_soclinux_sdram_bankmachine4_row_open <= 1'd0;
    main_soclinux_sdram_bankmachine4_cmd_valid <= 1'd0;
    main_soclinux_sdram_bankmachine4_row_close <= 1'd0;
    main_soclinux_sdram_bankmachine4_row_col_n_addr_sel <= 1'd0;
    main_soclinux_sdram_bankmachine4_cmd_payload_cas <= 1'd0;
    main_soclinux_sdram_bankmachine4_cmd_payload_ras <= 1'd0;
    builder_soclinux_bankmachine4_next_state <= builder_soclinux_bankmachine4_state;
    case (builder_soclinux_bankmachine4_state)
        1'd1: begin
            if ((main_soclinux_sdram_bankmachine4_twtpcon_ready & main_soclinux_sdram_bankmachine4_trascon_ready)) begin
                main_soclinux_sdram_bankmachine4_cmd_valid <= 1'd1;
                if (main_soclinux_sdram_bankmachine4_cmd_ready) begin
                    builder_soclinux_bankmachine4_next_state <= 3'd5;
                end
                main_soclinux_sdram_bankmachine4_cmd_payload_ras <= 1'd1;
                main_soclinux_sdram_bankmachine4_cmd_payload_we <= 1'd1;
                main_soclinux_sdram_bankmachine4_cmd_payload_is_cmd <= 1'd1;
            end
            main_soclinux_sdram_bankmachine4_row_close <= 1'd1;
        end
        2'd2: begin
            if ((main_soclinux_sdram_bankmachine4_twtpcon_ready & main_soclinux_sdram_bankmachine4_trascon_ready)) begin
                builder_soclinux_bankmachine4_next_state <= 3'd5;
            end
            main_soclinux_sdram_bankmachine4_row_close <= 1'd1;
        end
        2'd3: begin
            if (main_soclinux_sdram_bankmachine4_trccon_ready) begin
                main_soclinux_sdram_bankmachine4_row_col_n_addr_sel <= 1'd1;
                main_soclinux_sdram_bankmachine4_row_open <= 1'd1;
                main_soclinux_sdram_bankmachine4_cmd_valid <= 1'd1;
                main_soclinux_sdram_bankmachine4_cmd_payload_is_cmd <= 1'd1;
                if (main_soclinux_sdram_bankmachine4_cmd_ready) begin
                    builder_soclinux_bankmachine4_next_state <= 3'd7;
                end
                main_soclinux_sdram_bankmachine4_cmd_payload_ras <= 1'd1;
            end
        end
        3'd4: begin
            if (main_soclinux_sdram_bankmachine4_twtpcon_ready) begin
                main_soclinux_sdram_bankmachine4_refresh_gnt <= 1'd1;
            end
            main_soclinux_sdram_bankmachine4_row_close <= 1'd1;
            main_soclinux_sdram_bankmachine4_cmd_payload_is_cmd <= 1'd1;
            if ((~main_soclinux_sdram_bankmachine4_refresh_req)) begin
                builder_soclinux_bankmachine4_next_state <= 1'd0;
            end
        end
        3'd5: begin
            builder_soclinux_bankmachine4_next_state <= 3'd6;
        end
        3'd6: begin
            builder_soclinux_bankmachine4_next_state <= 2'd3;
        end
        3'd7: begin
            builder_soclinux_bankmachine4_next_state <= 4'd8;
        end
        4'd8: begin
            builder_soclinux_bankmachine4_next_state <= 1'd0;
        end
        default: begin
            if (main_soclinux_sdram_bankmachine4_refresh_req) begin
                builder_soclinux_bankmachine4_next_state <= 3'd4;
            end else begin
                if (main_soclinux_sdram_bankmachine4_source_source_valid) begin
                    if (main_soclinux_sdram_bankmachine4_row_opened) begin
                        if (main_soclinux_sdram_bankmachine4_row_hit) begin
                            main_soclinux_sdram_bankmachine4_cmd_valid <= 1'd1;
                            if (main_soclinux_sdram_bankmachine4_source_source_payload_we) begin
                                main_soclinux_sdram_bankmachine4_req_wdata_ready <= main_soclinux_sdram_bankmachine4_cmd_ready;
                                main_soclinux_sdram_bankmachine4_cmd_payload_is_write <= 1'd1;
                                main_soclinux_sdram_bankmachine4_cmd_payload_we <= 1'd1;
                            end else begin
                                main_soclinux_sdram_bankmachine4_req_rdata_valid <= main_soclinux_sdram_bankmachine4_cmd_ready;
                                main_soclinux_sdram_bankmachine4_cmd_payload_is_read <= 1'd1;
                            end
                            main_soclinux_sdram_bankmachine4_cmd_payload_cas <= 1'd1;
                            if ((main_soclinux_sdram_bankmachine4_cmd_ready & main_soclinux_sdram_bankmachine4_auto_precharge)) begin
                                builder_soclinux_bankmachine4_next_state <= 2'd2;
                            end
                        end else begin
                            builder_soclinux_bankmachine4_next_state <= 1'd1;
                        end
                    end else begin
                        builder_soclinux_bankmachine4_next_state <= 2'd3;
                    end
                end
            end
        end
    endcase
end
assign main_soclinux_sdram_bankmachine5_sink_valid = main_soclinux_sdram_bankmachine5_req_valid;
assign main_soclinux_sdram_bankmachine5_req_ready = main_soclinux_sdram_bankmachine5_sink_ready;
assign main_soclinux_sdram_bankmachine5_sink_payload_we = main_soclinux_sdram_bankmachine5_req_we;
assign main_soclinux_sdram_bankmachine5_sink_payload_addr = main_soclinux_sdram_bankmachine5_req_addr;
assign main_soclinux_sdram_bankmachine5_sink_sink_valid = main_soclinux_sdram_bankmachine5_source_valid;
assign main_soclinux_sdram_bankmachine5_source_ready = main_soclinux_sdram_bankmachine5_sink_sink_ready;
assign main_soclinux_sdram_bankmachine5_sink_sink_first = main_soclinux_sdram_bankmachine5_source_first;
assign main_soclinux_sdram_bankmachine5_sink_sink_last = main_soclinux_sdram_bankmachine5_source_last;
assign main_soclinux_sdram_bankmachine5_sink_sink_payload_we = main_soclinux_sdram_bankmachine5_source_payload_we;
assign main_soclinux_sdram_bankmachine5_sink_sink_payload_addr = main_soclinux_sdram_bankmachine5_source_payload_addr;
assign main_soclinux_sdram_bankmachine5_source_source_ready = (main_soclinux_sdram_bankmachine5_req_wdata_ready | main_soclinux_sdram_bankmachine5_req_rdata_valid);
assign main_soclinux_sdram_bankmachine5_req_lock = (main_soclinux_sdram_bankmachine5_source_valid | main_soclinux_sdram_bankmachine5_source_source_valid);
assign main_soclinux_sdram_bankmachine5_row_hit = (main_soclinux_sdram_bankmachine5_row == main_soclinux_sdram_bankmachine5_source_source_payload_addr[20:7]);
assign main_soclinux_sdram_bankmachine5_cmd_payload_ba = 3'd5;
always @(*) begin
    main_soclinux_sdram_bankmachine5_cmd_payload_a <= 14'd0;
    if (main_soclinux_sdram_bankmachine5_row_col_n_addr_sel) begin
        main_soclinux_sdram_bankmachine5_cmd_payload_a <= main_soclinux_sdram_bankmachine5_source_source_payload_addr[20:7];
    end else begin
        main_soclinux_sdram_bankmachine5_cmd_payload_a <= ((main_soclinux_sdram_bankmachine5_auto_precharge <<< 4'd10) | {main_soclinux_sdram_bankmachine5_source_source_payload_addr[6:0], {3{1'd0}}});
    end
end
assign main_soclinux_sdram_bankmachine5_twtpcon_valid = ((main_soclinux_sdram_bankmachine5_cmd_valid & main_soclinux_sdram_bankmachine5_cmd_ready) & main_soclinux_sdram_bankmachine5_cmd_payload_is_write);
assign main_soclinux_sdram_bankmachine5_trccon_valid = ((main_soclinux_sdram_bankmachine5_cmd_valid & main_soclinux_sdram_bankmachine5_cmd_ready) & main_soclinux_sdram_bankmachine5_row_open);
assign main_soclinux_sdram_bankmachine5_trascon_valid = ((main_soclinux_sdram_bankmachine5_cmd_valid & main_soclinux_sdram_bankmachine5_cmd_ready) & main_soclinux_sdram_bankmachine5_row_open);
always @(*) begin
    main_soclinux_sdram_bankmachine5_auto_precharge <= 1'd0;
    if ((main_soclinux_sdram_bankmachine5_source_valid & main_soclinux_sdram_bankmachine5_source_source_valid)) begin
        if ((main_soclinux_sdram_bankmachine5_source_payload_addr[20:7] != main_soclinux_sdram_bankmachine5_source_source_payload_addr[20:7])) begin
            main_soclinux_sdram_bankmachine5_auto_precharge <= (main_soclinux_sdram_bankmachine5_row_close == 1'd0);
        end
    end
end
assign main_soclinux_sdram_bankmachine5_syncfifo5_din = {main_soclinux_sdram_bankmachine5_fifo_in_last, main_soclinux_sdram_bankmachine5_fifo_in_first, main_soclinux_sdram_bankmachine5_fifo_in_payload_addr, main_soclinux_sdram_bankmachine5_fifo_in_payload_we};
assign {main_soclinux_sdram_bankmachine5_fifo_out_last, main_soclinux_sdram_bankmachine5_fifo_out_first, main_soclinux_sdram_bankmachine5_fifo_out_payload_addr, main_soclinux_sdram_bankmachine5_fifo_out_payload_we} = main_soclinux_sdram_bankmachine5_syncfifo5_dout;
assign main_soclinux_sdram_bankmachine5_sink_ready = main_soclinux_sdram_bankmachine5_syncfifo5_writable;
assign main_soclinux_sdram_bankmachine5_syncfifo5_we = main_soclinux_sdram_bankmachine5_sink_valid;
assign main_soclinux_sdram_bankmachine5_fifo_in_first = main_soclinux_sdram_bankmachine5_sink_first;
assign main_soclinux_sdram_bankmachine5_fifo_in_last = main_soclinux_sdram_bankmachine5_sink_last;
assign main_soclinux_sdram_bankmachine5_fifo_in_payload_we = main_soclinux_sdram_bankmachine5_sink_payload_we;
assign main_soclinux_sdram_bankmachine5_fifo_in_payload_addr = main_soclinux_sdram_bankmachine5_sink_payload_addr;
assign main_soclinux_sdram_bankmachine5_source_valid = main_soclinux_sdram_bankmachine5_syncfifo5_readable;
assign main_soclinux_sdram_bankmachine5_source_first = main_soclinux_sdram_bankmachine5_fifo_out_first;
assign main_soclinux_sdram_bankmachine5_source_last = main_soclinux_sdram_bankmachine5_fifo_out_last;
assign main_soclinux_sdram_bankmachine5_source_payload_we = main_soclinux_sdram_bankmachine5_fifo_out_payload_we;
assign main_soclinux_sdram_bankmachine5_source_payload_addr = main_soclinux_sdram_bankmachine5_fifo_out_payload_addr;
assign main_soclinux_sdram_bankmachine5_syncfifo5_re = main_soclinux_sdram_bankmachine5_source_ready;
always @(*) begin
    main_soclinux_sdram_bankmachine5_wrport_adr <= 3'd0;
    if (main_soclinux_sdram_bankmachine5_replace) begin
        main_soclinux_sdram_bankmachine5_wrport_adr <= (main_soclinux_sdram_bankmachine5_produce - 1'd1);
    end else begin
        main_soclinux_sdram_bankmachine5_wrport_adr <= main_soclinux_sdram_bankmachine5_produce;
    end
end
assign main_soclinux_sdram_bankmachine5_wrport_dat_w = main_soclinux_sdram_bankmachine5_syncfifo5_din;
assign main_soclinux_sdram_bankmachine5_wrport_we = (main_soclinux_sdram_bankmachine5_syncfifo5_we & (main_soclinux_sdram_bankmachine5_syncfifo5_writable | main_soclinux_sdram_bankmachine5_replace));
assign main_soclinux_sdram_bankmachine5_do_read = (main_soclinux_sdram_bankmachine5_syncfifo5_readable & main_soclinux_sdram_bankmachine5_syncfifo5_re);
assign main_soclinux_sdram_bankmachine5_rdport_adr = main_soclinux_sdram_bankmachine5_consume;
assign main_soclinux_sdram_bankmachine5_syncfifo5_dout = main_soclinux_sdram_bankmachine5_rdport_dat_r;
assign main_soclinux_sdram_bankmachine5_syncfifo5_writable = (main_soclinux_sdram_bankmachine5_level != 4'd8);
assign main_soclinux_sdram_bankmachine5_syncfifo5_readable = (main_soclinux_sdram_bankmachine5_level != 1'd0);
assign main_soclinux_sdram_bankmachine5_pipe_valid_sink_ready = ((~main_soclinux_sdram_bankmachine5_pipe_valid_source_valid) | main_soclinux_sdram_bankmachine5_pipe_valid_source_ready);
assign main_soclinux_sdram_bankmachine5_pipe_valid_sink_valid = main_soclinux_sdram_bankmachine5_sink_sink_valid;
assign main_soclinux_sdram_bankmachine5_sink_sink_ready = main_soclinux_sdram_bankmachine5_pipe_valid_sink_ready;
assign main_soclinux_sdram_bankmachine5_pipe_valid_sink_first = main_soclinux_sdram_bankmachine5_sink_sink_first;
assign main_soclinux_sdram_bankmachine5_pipe_valid_sink_last = main_soclinux_sdram_bankmachine5_sink_sink_last;
assign main_soclinux_sdram_bankmachine5_pipe_valid_sink_payload_we = main_soclinux_sdram_bankmachine5_sink_sink_payload_we;
assign main_soclinux_sdram_bankmachine5_pipe_valid_sink_payload_addr = main_soclinux_sdram_bankmachine5_sink_sink_payload_addr;
assign main_soclinux_sdram_bankmachine5_source_source_valid = main_soclinux_sdram_bankmachine5_pipe_valid_source_valid;
assign main_soclinux_sdram_bankmachine5_pipe_valid_source_ready = main_soclinux_sdram_bankmachine5_source_source_ready;
assign main_soclinux_sdram_bankmachine5_source_source_first = main_soclinux_sdram_bankmachine5_pipe_valid_source_first;
assign main_soclinux_sdram_bankmachine5_source_source_last = main_soclinux_sdram_bankmachine5_pipe_valid_source_last;
assign main_soclinux_sdram_bankmachine5_source_source_payload_we = main_soclinux_sdram_bankmachine5_pipe_valid_source_payload_we;
assign main_soclinux_sdram_bankmachine5_source_source_payload_addr = main_soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr;
always @(*) begin
    main_soclinux_sdram_bankmachine5_req_wdata_ready <= 1'd0;
    main_soclinux_sdram_bankmachine5_req_rdata_valid <= 1'd0;
    main_soclinux_sdram_bankmachine5_refresh_gnt <= 1'd0;
    builder_soclinux_bankmachine5_next_state <= 4'd0;
    main_soclinux_sdram_bankmachine5_cmd_valid <= 1'd0;
    main_soclinux_sdram_bankmachine5_row_close <= 1'd0;
    main_soclinux_sdram_bankmachine5_row_open <= 1'd0;
    main_soclinux_sdram_bankmachine5_row_col_n_addr_sel <= 1'd0;
    main_soclinux_sdram_bankmachine5_cmd_payload_cas <= 1'd0;
    main_soclinux_sdram_bankmachine5_cmd_payload_ras <= 1'd0;
    main_soclinux_sdram_bankmachine5_cmd_payload_we <= 1'd0;
    main_soclinux_sdram_bankmachine5_cmd_payload_is_cmd <= 1'd0;
    main_soclinux_sdram_bankmachine5_cmd_payload_is_read <= 1'd0;
    main_soclinux_sdram_bankmachine5_cmd_payload_is_write <= 1'd0;
    builder_soclinux_bankmachine5_next_state <= builder_soclinux_bankmachine5_state;
    case (builder_soclinux_bankmachine5_state)
        1'd1: begin
            if ((main_soclinux_sdram_bankmachine5_twtpcon_ready & main_soclinux_sdram_bankmachine5_trascon_ready)) begin
                main_soclinux_sdram_bankmachine5_cmd_valid <= 1'd1;
                if (main_soclinux_sdram_bankmachine5_cmd_ready) begin
                    builder_soclinux_bankmachine5_next_state <= 3'd5;
                end
                main_soclinux_sdram_bankmachine5_cmd_payload_ras <= 1'd1;
                main_soclinux_sdram_bankmachine5_cmd_payload_we <= 1'd1;
                main_soclinux_sdram_bankmachine5_cmd_payload_is_cmd <= 1'd1;
            end
            main_soclinux_sdram_bankmachine5_row_close <= 1'd1;
        end
        2'd2: begin
            if ((main_soclinux_sdram_bankmachine5_twtpcon_ready & main_soclinux_sdram_bankmachine5_trascon_ready)) begin
                builder_soclinux_bankmachine5_next_state <= 3'd5;
            end
            main_soclinux_sdram_bankmachine5_row_close <= 1'd1;
        end
        2'd3: begin
            if (main_soclinux_sdram_bankmachine5_trccon_ready) begin
                main_soclinux_sdram_bankmachine5_row_col_n_addr_sel <= 1'd1;
                main_soclinux_sdram_bankmachine5_row_open <= 1'd1;
                main_soclinux_sdram_bankmachine5_cmd_valid <= 1'd1;
                main_soclinux_sdram_bankmachine5_cmd_payload_is_cmd <= 1'd1;
                if (main_soclinux_sdram_bankmachine5_cmd_ready) begin
                    builder_soclinux_bankmachine5_next_state <= 3'd7;
                end
                main_soclinux_sdram_bankmachine5_cmd_payload_ras <= 1'd1;
            end
        end
        3'd4: begin
            if (main_soclinux_sdram_bankmachine5_twtpcon_ready) begin
                main_soclinux_sdram_bankmachine5_refresh_gnt <= 1'd1;
            end
            main_soclinux_sdram_bankmachine5_row_close <= 1'd1;
            main_soclinux_sdram_bankmachine5_cmd_payload_is_cmd <= 1'd1;
            if ((~main_soclinux_sdram_bankmachine5_refresh_req)) begin
                builder_soclinux_bankmachine5_next_state <= 1'd0;
            end
        end
        3'd5: begin
            builder_soclinux_bankmachine5_next_state <= 3'd6;
        end
        3'd6: begin
            builder_soclinux_bankmachine5_next_state <= 2'd3;
        end
        3'd7: begin
            builder_soclinux_bankmachine5_next_state <= 4'd8;
        end
        4'd8: begin
            builder_soclinux_bankmachine5_next_state <= 1'd0;
        end
        default: begin
            if (main_soclinux_sdram_bankmachine5_refresh_req) begin
                builder_soclinux_bankmachine5_next_state <= 3'd4;
            end else begin
                if (main_soclinux_sdram_bankmachine5_source_source_valid) begin
                    if (main_soclinux_sdram_bankmachine5_row_opened) begin
                        if (main_soclinux_sdram_bankmachine5_row_hit) begin
                            main_soclinux_sdram_bankmachine5_cmd_valid <= 1'd1;
                            if (main_soclinux_sdram_bankmachine5_source_source_payload_we) begin
                                main_soclinux_sdram_bankmachine5_req_wdata_ready <= main_soclinux_sdram_bankmachine5_cmd_ready;
                                main_soclinux_sdram_bankmachine5_cmd_payload_is_write <= 1'd1;
                                main_soclinux_sdram_bankmachine5_cmd_payload_we <= 1'd1;
                            end else begin
                                main_soclinux_sdram_bankmachine5_req_rdata_valid <= main_soclinux_sdram_bankmachine5_cmd_ready;
                                main_soclinux_sdram_bankmachine5_cmd_payload_is_read <= 1'd1;
                            end
                            main_soclinux_sdram_bankmachine5_cmd_payload_cas <= 1'd1;
                            if ((main_soclinux_sdram_bankmachine5_cmd_ready & main_soclinux_sdram_bankmachine5_auto_precharge)) begin
                                builder_soclinux_bankmachine5_next_state <= 2'd2;
                            end
                        end else begin
                            builder_soclinux_bankmachine5_next_state <= 1'd1;
                        end
                    end else begin
                        builder_soclinux_bankmachine5_next_state <= 2'd3;
                    end
                end
            end
        end
    endcase
end
assign main_soclinux_sdram_bankmachine6_sink_valid = main_soclinux_sdram_bankmachine6_req_valid;
assign main_soclinux_sdram_bankmachine6_req_ready = main_soclinux_sdram_bankmachine6_sink_ready;
assign main_soclinux_sdram_bankmachine6_sink_payload_we = main_soclinux_sdram_bankmachine6_req_we;
assign main_soclinux_sdram_bankmachine6_sink_payload_addr = main_soclinux_sdram_bankmachine6_req_addr;
assign main_soclinux_sdram_bankmachine6_sink_sink_valid = main_soclinux_sdram_bankmachine6_source_valid;
assign main_soclinux_sdram_bankmachine6_source_ready = main_soclinux_sdram_bankmachine6_sink_sink_ready;
assign main_soclinux_sdram_bankmachine6_sink_sink_first = main_soclinux_sdram_bankmachine6_source_first;
assign main_soclinux_sdram_bankmachine6_sink_sink_last = main_soclinux_sdram_bankmachine6_source_last;
assign main_soclinux_sdram_bankmachine6_sink_sink_payload_we = main_soclinux_sdram_bankmachine6_source_payload_we;
assign main_soclinux_sdram_bankmachine6_sink_sink_payload_addr = main_soclinux_sdram_bankmachine6_source_payload_addr;
assign main_soclinux_sdram_bankmachine6_source_source_ready = (main_soclinux_sdram_bankmachine6_req_wdata_ready | main_soclinux_sdram_bankmachine6_req_rdata_valid);
assign main_soclinux_sdram_bankmachine6_req_lock = (main_soclinux_sdram_bankmachine6_source_valid | main_soclinux_sdram_bankmachine6_source_source_valid);
assign main_soclinux_sdram_bankmachine6_row_hit = (main_soclinux_sdram_bankmachine6_row == main_soclinux_sdram_bankmachine6_source_source_payload_addr[20:7]);
assign main_soclinux_sdram_bankmachine6_cmd_payload_ba = 3'd6;
always @(*) begin
    main_soclinux_sdram_bankmachine6_cmd_payload_a <= 14'd0;
    if (main_soclinux_sdram_bankmachine6_row_col_n_addr_sel) begin
        main_soclinux_sdram_bankmachine6_cmd_payload_a <= main_soclinux_sdram_bankmachine6_source_source_payload_addr[20:7];
    end else begin
        main_soclinux_sdram_bankmachine6_cmd_payload_a <= ((main_soclinux_sdram_bankmachine6_auto_precharge <<< 4'd10) | {main_soclinux_sdram_bankmachine6_source_source_payload_addr[6:0], {3{1'd0}}});
    end
end
assign main_soclinux_sdram_bankmachine6_twtpcon_valid = ((main_soclinux_sdram_bankmachine6_cmd_valid & main_soclinux_sdram_bankmachine6_cmd_ready) & main_soclinux_sdram_bankmachine6_cmd_payload_is_write);
assign main_soclinux_sdram_bankmachine6_trccon_valid = ((main_soclinux_sdram_bankmachine6_cmd_valid & main_soclinux_sdram_bankmachine6_cmd_ready) & main_soclinux_sdram_bankmachine6_row_open);
assign main_soclinux_sdram_bankmachine6_trascon_valid = ((main_soclinux_sdram_bankmachine6_cmd_valid & main_soclinux_sdram_bankmachine6_cmd_ready) & main_soclinux_sdram_bankmachine6_row_open);
always @(*) begin
    main_soclinux_sdram_bankmachine6_auto_precharge <= 1'd0;
    if ((main_soclinux_sdram_bankmachine6_source_valid & main_soclinux_sdram_bankmachine6_source_source_valid)) begin
        if ((main_soclinux_sdram_bankmachine6_source_payload_addr[20:7] != main_soclinux_sdram_bankmachine6_source_source_payload_addr[20:7])) begin
            main_soclinux_sdram_bankmachine6_auto_precharge <= (main_soclinux_sdram_bankmachine6_row_close == 1'd0);
        end
    end
end
assign main_soclinux_sdram_bankmachine6_syncfifo6_din = {main_soclinux_sdram_bankmachine6_fifo_in_last, main_soclinux_sdram_bankmachine6_fifo_in_first, main_soclinux_sdram_bankmachine6_fifo_in_payload_addr, main_soclinux_sdram_bankmachine6_fifo_in_payload_we};
assign {main_soclinux_sdram_bankmachine6_fifo_out_last, main_soclinux_sdram_bankmachine6_fifo_out_first, main_soclinux_sdram_bankmachine6_fifo_out_payload_addr, main_soclinux_sdram_bankmachine6_fifo_out_payload_we} = main_soclinux_sdram_bankmachine6_syncfifo6_dout;
assign main_soclinux_sdram_bankmachine6_sink_ready = main_soclinux_sdram_bankmachine6_syncfifo6_writable;
assign main_soclinux_sdram_bankmachine6_syncfifo6_we = main_soclinux_sdram_bankmachine6_sink_valid;
assign main_soclinux_sdram_bankmachine6_fifo_in_first = main_soclinux_sdram_bankmachine6_sink_first;
assign main_soclinux_sdram_bankmachine6_fifo_in_last = main_soclinux_sdram_bankmachine6_sink_last;
assign main_soclinux_sdram_bankmachine6_fifo_in_payload_we = main_soclinux_sdram_bankmachine6_sink_payload_we;
assign main_soclinux_sdram_bankmachine6_fifo_in_payload_addr = main_soclinux_sdram_bankmachine6_sink_payload_addr;
assign main_soclinux_sdram_bankmachine6_source_valid = main_soclinux_sdram_bankmachine6_syncfifo6_readable;
assign main_soclinux_sdram_bankmachine6_source_first = main_soclinux_sdram_bankmachine6_fifo_out_first;
assign main_soclinux_sdram_bankmachine6_source_last = main_soclinux_sdram_bankmachine6_fifo_out_last;
assign main_soclinux_sdram_bankmachine6_source_payload_we = main_soclinux_sdram_bankmachine6_fifo_out_payload_we;
assign main_soclinux_sdram_bankmachine6_source_payload_addr = main_soclinux_sdram_bankmachine6_fifo_out_payload_addr;
assign main_soclinux_sdram_bankmachine6_syncfifo6_re = main_soclinux_sdram_bankmachine6_source_ready;
always @(*) begin
    main_soclinux_sdram_bankmachine6_wrport_adr <= 3'd0;
    if (main_soclinux_sdram_bankmachine6_replace) begin
        main_soclinux_sdram_bankmachine6_wrport_adr <= (main_soclinux_sdram_bankmachine6_produce - 1'd1);
    end else begin
        main_soclinux_sdram_bankmachine6_wrport_adr <= main_soclinux_sdram_bankmachine6_produce;
    end
end
assign main_soclinux_sdram_bankmachine6_wrport_dat_w = main_soclinux_sdram_bankmachine6_syncfifo6_din;
assign main_soclinux_sdram_bankmachine6_wrport_we = (main_soclinux_sdram_bankmachine6_syncfifo6_we & (main_soclinux_sdram_bankmachine6_syncfifo6_writable | main_soclinux_sdram_bankmachine6_replace));
assign main_soclinux_sdram_bankmachine6_do_read = (main_soclinux_sdram_bankmachine6_syncfifo6_readable & main_soclinux_sdram_bankmachine6_syncfifo6_re);
assign main_soclinux_sdram_bankmachine6_rdport_adr = main_soclinux_sdram_bankmachine6_consume;
assign main_soclinux_sdram_bankmachine6_syncfifo6_dout = main_soclinux_sdram_bankmachine6_rdport_dat_r;
assign main_soclinux_sdram_bankmachine6_syncfifo6_writable = (main_soclinux_sdram_bankmachine6_level != 4'd8);
assign main_soclinux_sdram_bankmachine6_syncfifo6_readable = (main_soclinux_sdram_bankmachine6_level != 1'd0);
assign main_soclinux_sdram_bankmachine6_pipe_valid_sink_ready = ((~main_soclinux_sdram_bankmachine6_pipe_valid_source_valid) | main_soclinux_sdram_bankmachine6_pipe_valid_source_ready);
assign main_soclinux_sdram_bankmachine6_pipe_valid_sink_valid = main_soclinux_sdram_bankmachine6_sink_sink_valid;
assign main_soclinux_sdram_bankmachine6_sink_sink_ready = main_soclinux_sdram_bankmachine6_pipe_valid_sink_ready;
assign main_soclinux_sdram_bankmachine6_pipe_valid_sink_first = main_soclinux_sdram_bankmachine6_sink_sink_first;
assign main_soclinux_sdram_bankmachine6_pipe_valid_sink_last = main_soclinux_sdram_bankmachine6_sink_sink_last;
assign main_soclinux_sdram_bankmachine6_pipe_valid_sink_payload_we = main_soclinux_sdram_bankmachine6_sink_sink_payload_we;
assign main_soclinux_sdram_bankmachine6_pipe_valid_sink_payload_addr = main_soclinux_sdram_bankmachine6_sink_sink_payload_addr;
assign main_soclinux_sdram_bankmachine6_source_source_valid = main_soclinux_sdram_bankmachine6_pipe_valid_source_valid;
assign main_soclinux_sdram_bankmachine6_pipe_valid_source_ready = main_soclinux_sdram_bankmachine6_source_source_ready;
assign main_soclinux_sdram_bankmachine6_source_source_first = main_soclinux_sdram_bankmachine6_pipe_valid_source_first;
assign main_soclinux_sdram_bankmachine6_source_source_last = main_soclinux_sdram_bankmachine6_pipe_valid_source_last;
assign main_soclinux_sdram_bankmachine6_source_source_payload_we = main_soclinux_sdram_bankmachine6_pipe_valid_source_payload_we;
assign main_soclinux_sdram_bankmachine6_source_source_payload_addr = main_soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr;
always @(*) begin
    main_soclinux_sdram_bankmachine6_row_open <= 1'd0;
    main_soclinux_sdram_bankmachine6_cmd_valid <= 1'd0;
    main_soclinux_sdram_bankmachine6_row_close <= 1'd0;
    builder_soclinux_bankmachine6_next_state <= 4'd0;
    main_soclinux_sdram_bankmachine6_row_col_n_addr_sel <= 1'd0;
    main_soclinux_sdram_bankmachine6_cmd_payload_cas <= 1'd0;
    main_soclinux_sdram_bankmachine6_cmd_payload_ras <= 1'd0;
    main_soclinux_sdram_bankmachine6_cmd_payload_we <= 1'd0;
    main_soclinux_sdram_bankmachine6_cmd_payload_is_cmd <= 1'd0;
    main_soclinux_sdram_bankmachine6_cmd_payload_is_read <= 1'd0;
    main_soclinux_sdram_bankmachine6_cmd_payload_is_write <= 1'd0;
    main_soclinux_sdram_bankmachine6_req_wdata_ready <= 1'd0;
    main_soclinux_sdram_bankmachine6_req_rdata_valid <= 1'd0;
    main_soclinux_sdram_bankmachine6_refresh_gnt <= 1'd0;
    builder_soclinux_bankmachine6_next_state <= builder_soclinux_bankmachine6_state;
    case (builder_soclinux_bankmachine6_state)
        1'd1: begin
            if ((main_soclinux_sdram_bankmachine6_twtpcon_ready & main_soclinux_sdram_bankmachine6_trascon_ready)) begin
                main_soclinux_sdram_bankmachine6_cmd_valid <= 1'd1;
                if (main_soclinux_sdram_bankmachine6_cmd_ready) begin
                    builder_soclinux_bankmachine6_next_state <= 3'd5;
                end
                main_soclinux_sdram_bankmachine6_cmd_payload_ras <= 1'd1;
                main_soclinux_sdram_bankmachine6_cmd_payload_we <= 1'd1;
                main_soclinux_sdram_bankmachine6_cmd_payload_is_cmd <= 1'd1;
            end
            main_soclinux_sdram_bankmachine6_row_close <= 1'd1;
        end
        2'd2: begin
            if ((main_soclinux_sdram_bankmachine6_twtpcon_ready & main_soclinux_sdram_bankmachine6_trascon_ready)) begin
                builder_soclinux_bankmachine6_next_state <= 3'd5;
            end
            main_soclinux_sdram_bankmachine6_row_close <= 1'd1;
        end
        2'd3: begin
            if (main_soclinux_sdram_bankmachine6_trccon_ready) begin
                main_soclinux_sdram_bankmachine6_row_col_n_addr_sel <= 1'd1;
                main_soclinux_sdram_bankmachine6_row_open <= 1'd1;
                main_soclinux_sdram_bankmachine6_cmd_valid <= 1'd1;
                main_soclinux_sdram_bankmachine6_cmd_payload_is_cmd <= 1'd1;
                if (main_soclinux_sdram_bankmachine6_cmd_ready) begin
                    builder_soclinux_bankmachine6_next_state <= 3'd7;
                end
                main_soclinux_sdram_bankmachine6_cmd_payload_ras <= 1'd1;
            end
        end
        3'd4: begin
            if (main_soclinux_sdram_bankmachine6_twtpcon_ready) begin
                main_soclinux_sdram_bankmachine6_refresh_gnt <= 1'd1;
            end
            main_soclinux_sdram_bankmachine6_row_close <= 1'd1;
            main_soclinux_sdram_bankmachine6_cmd_payload_is_cmd <= 1'd1;
            if ((~main_soclinux_sdram_bankmachine6_refresh_req)) begin
                builder_soclinux_bankmachine6_next_state <= 1'd0;
            end
        end
        3'd5: begin
            builder_soclinux_bankmachine6_next_state <= 3'd6;
        end
        3'd6: begin
            builder_soclinux_bankmachine6_next_state <= 2'd3;
        end
        3'd7: begin
            builder_soclinux_bankmachine6_next_state <= 4'd8;
        end
        4'd8: begin
            builder_soclinux_bankmachine6_next_state <= 1'd0;
        end
        default: begin
            if (main_soclinux_sdram_bankmachine6_refresh_req) begin
                builder_soclinux_bankmachine6_next_state <= 3'd4;
            end else begin
                if (main_soclinux_sdram_bankmachine6_source_source_valid) begin
                    if (main_soclinux_sdram_bankmachine6_row_opened) begin
                        if (main_soclinux_sdram_bankmachine6_row_hit) begin
                            main_soclinux_sdram_bankmachine6_cmd_valid <= 1'd1;
                            if (main_soclinux_sdram_bankmachine6_source_source_payload_we) begin
                                main_soclinux_sdram_bankmachine6_req_wdata_ready <= main_soclinux_sdram_bankmachine6_cmd_ready;
                                main_soclinux_sdram_bankmachine6_cmd_payload_is_write <= 1'd1;
                                main_soclinux_sdram_bankmachine6_cmd_payload_we <= 1'd1;
                            end else begin
                                main_soclinux_sdram_bankmachine6_req_rdata_valid <= main_soclinux_sdram_bankmachine6_cmd_ready;
                                main_soclinux_sdram_bankmachine6_cmd_payload_is_read <= 1'd1;
                            end
                            main_soclinux_sdram_bankmachine6_cmd_payload_cas <= 1'd1;
                            if ((main_soclinux_sdram_bankmachine6_cmd_ready & main_soclinux_sdram_bankmachine6_auto_precharge)) begin
                                builder_soclinux_bankmachine6_next_state <= 2'd2;
                            end
                        end else begin
                            builder_soclinux_bankmachine6_next_state <= 1'd1;
                        end
                    end else begin
                        builder_soclinux_bankmachine6_next_state <= 2'd3;
                    end
                end
            end
        end
    endcase
end
assign main_soclinux_sdram_bankmachine7_sink_valid = main_soclinux_sdram_bankmachine7_req_valid;
assign main_soclinux_sdram_bankmachine7_req_ready = main_soclinux_sdram_bankmachine7_sink_ready;
assign main_soclinux_sdram_bankmachine7_sink_payload_we = main_soclinux_sdram_bankmachine7_req_we;
assign main_soclinux_sdram_bankmachine7_sink_payload_addr = main_soclinux_sdram_bankmachine7_req_addr;
assign main_soclinux_sdram_bankmachine7_sink_sink_valid = main_soclinux_sdram_bankmachine7_source_valid;
assign main_soclinux_sdram_bankmachine7_source_ready = main_soclinux_sdram_bankmachine7_sink_sink_ready;
assign main_soclinux_sdram_bankmachine7_sink_sink_first = main_soclinux_sdram_bankmachine7_source_first;
assign main_soclinux_sdram_bankmachine7_sink_sink_last = main_soclinux_sdram_bankmachine7_source_last;
assign main_soclinux_sdram_bankmachine7_sink_sink_payload_we = main_soclinux_sdram_bankmachine7_source_payload_we;
assign main_soclinux_sdram_bankmachine7_sink_sink_payload_addr = main_soclinux_sdram_bankmachine7_source_payload_addr;
assign main_soclinux_sdram_bankmachine7_source_source_ready = (main_soclinux_sdram_bankmachine7_req_wdata_ready | main_soclinux_sdram_bankmachine7_req_rdata_valid);
assign main_soclinux_sdram_bankmachine7_req_lock = (main_soclinux_sdram_bankmachine7_source_valid | main_soclinux_sdram_bankmachine7_source_source_valid);
assign main_soclinux_sdram_bankmachine7_row_hit = (main_soclinux_sdram_bankmachine7_row == main_soclinux_sdram_bankmachine7_source_source_payload_addr[20:7]);
assign main_soclinux_sdram_bankmachine7_cmd_payload_ba = 3'd7;
always @(*) begin
    main_soclinux_sdram_bankmachine7_cmd_payload_a <= 14'd0;
    if (main_soclinux_sdram_bankmachine7_row_col_n_addr_sel) begin
        main_soclinux_sdram_bankmachine7_cmd_payload_a <= main_soclinux_sdram_bankmachine7_source_source_payload_addr[20:7];
    end else begin
        main_soclinux_sdram_bankmachine7_cmd_payload_a <= ((main_soclinux_sdram_bankmachine7_auto_precharge <<< 4'd10) | {main_soclinux_sdram_bankmachine7_source_source_payload_addr[6:0], {3{1'd0}}});
    end
end
assign main_soclinux_sdram_bankmachine7_twtpcon_valid = ((main_soclinux_sdram_bankmachine7_cmd_valid & main_soclinux_sdram_bankmachine7_cmd_ready) & main_soclinux_sdram_bankmachine7_cmd_payload_is_write);
assign main_soclinux_sdram_bankmachine7_trccon_valid = ((main_soclinux_sdram_bankmachine7_cmd_valid & main_soclinux_sdram_bankmachine7_cmd_ready) & main_soclinux_sdram_bankmachine7_row_open);
assign main_soclinux_sdram_bankmachine7_trascon_valid = ((main_soclinux_sdram_bankmachine7_cmd_valid & main_soclinux_sdram_bankmachine7_cmd_ready) & main_soclinux_sdram_bankmachine7_row_open);
always @(*) begin
    main_soclinux_sdram_bankmachine7_auto_precharge <= 1'd0;
    if ((main_soclinux_sdram_bankmachine7_source_valid & main_soclinux_sdram_bankmachine7_source_source_valid)) begin
        if ((main_soclinux_sdram_bankmachine7_source_payload_addr[20:7] != main_soclinux_sdram_bankmachine7_source_source_payload_addr[20:7])) begin
            main_soclinux_sdram_bankmachine7_auto_precharge <= (main_soclinux_sdram_bankmachine7_row_close == 1'd0);
        end
    end
end
assign main_soclinux_sdram_bankmachine7_syncfifo7_din = {main_soclinux_sdram_bankmachine7_fifo_in_last, main_soclinux_sdram_bankmachine7_fifo_in_first, main_soclinux_sdram_bankmachine7_fifo_in_payload_addr, main_soclinux_sdram_bankmachine7_fifo_in_payload_we};
assign {main_soclinux_sdram_bankmachine7_fifo_out_last, main_soclinux_sdram_bankmachine7_fifo_out_first, main_soclinux_sdram_bankmachine7_fifo_out_payload_addr, main_soclinux_sdram_bankmachine7_fifo_out_payload_we} = main_soclinux_sdram_bankmachine7_syncfifo7_dout;
assign main_soclinux_sdram_bankmachine7_sink_ready = main_soclinux_sdram_bankmachine7_syncfifo7_writable;
assign main_soclinux_sdram_bankmachine7_syncfifo7_we = main_soclinux_sdram_bankmachine7_sink_valid;
assign main_soclinux_sdram_bankmachine7_fifo_in_first = main_soclinux_sdram_bankmachine7_sink_first;
assign main_soclinux_sdram_bankmachine7_fifo_in_last = main_soclinux_sdram_bankmachine7_sink_last;
assign main_soclinux_sdram_bankmachine7_fifo_in_payload_we = main_soclinux_sdram_bankmachine7_sink_payload_we;
assign main_soclinux_sdram_bankmachine7_fifo_in_payload_addr = main_soclinux_sdram_bankmachine7_sink_payload_addr;
assign main_soclinux_sdram_bankmachine7_source_valid = main_soclinux_sdram_bankmachine7_syncfifo7_readable;
assign main_soclinux_sdram_bankmachine7_source_first = main_soclinux_sdram_bankmachine7_fifo_out_first;
assign main_soclinux_sdram_bankmachine7_source_last = main_soclinux_sdram_bankmachine7_fifo_out_last;
assign main_soclinux_sdram_bankmachine7_source_payload_we = main_soclinux_sdram_bankmachine7_fifo_out_payload_we;
assign main_soclinux_sdram_bankmachine7_source_payload_addr = main_soclinux_sdram_bankmachine7_fifo_out_payload_addr;
assign main_soclinux_sdram_bankmachine7_syncfifo7_re = main_soclinux_sdram_bankmachine7_source_ready;
always @(*) begin
    main_soclinux_sdram_bankmachine7_wrport_adr <= 3'd0;
    if (main_soclinux_sdram_bankmachine7_replace) begin
        main_soclinux_sdram_bankmachine7_wrport_adr <= (main_soclinux_sdram_bankmachine7_produce - 1'd1);
    end else begin
        main_soclinux_sdram_bankmachine7_wrport_adr <= main_soclinux_sdram_bankmachine7_produce;
    end
end
assign main_soclinux_sdram_bankmachine7_wrport_dat_w = main_soclinux_sdram_bankmachine7_syncfifo7_din;
assign main_soclinux_sdram_bankmachine7_wrport_we = (main_soclinux_sdram_bankmachine7_syncfifo7_we & (main_soclinux_sdram_bankmachine7_syncfifo7_writable | main_soclinux_sdram_bankmachine7_replace));
assign main_soclinux_sdram_bankmachine7_do_read = (main_soclinux_sdram_bankmachine7_syncfifo7_readable & main_soclinux_sdram_bankmachine7_syncfifo7_re);
assign main_soclinux_sdram_bankmachine7_rdport_adr = main_soclinux_sdram_bankmachine7_consume;
assign main_soclinux_sdram_bankmachine7_syncfifo7_dout = main_soclinux_sdram_bankmachine7_rdport_dat_r;
assign main_soclinux_sdram_bankmachine7_syncfifo7_writable = (main_soclinux_sdram_bankmachine7_level != 4'd8);
assign main_soclinux_sdram_bankmachine7_syncfifo7_readable = (main_soclinux_sdram_bankmachine7_level != 1'd0);
assign main_soclinux_sdram_bankmachine7_pipe_valid_sink_ready = ((~main_soclinux_sdram_bankmachine7_pipe_valid_source_valid) | main_soclinux_sdram_bankmachine7_pipe_valid_source_ready);
assign main_soclinux_sdram_bankmachine7_pipe_valid_sink_valid = main_soclinux_sdram_bankmachine7_sink_sink_valid;
assign main_soclinux_sdram_bankmachine7_sink_sink_ready = main_soclinux_sdram_bankmachine7_pipe_valid_sink_ready;
assign main_soclinux_sdram_bankmachine7_pipe_valid_sink_first = main_soclinux_sdram_bankmachine7_sink_sink_first;
assign main_soclinux_sdram_bankmachine7_pipe_valid_sink_last = main_soclinux_sdram_bankmachine7_sink_sink_last;
assign main_soclinux_sdram_bankmachine7_pipe_valid_sink_payload_we = main_soclinux_sdram_bankmachine7_sink_sink_payload_we;
assign main_soclinux_sdram_bankmachine7_pipe_valid_sink_payload_addr = main_soclinux_sdram_bankmachine7_sink_sink_payload_addr;
assign main_soclinux_sdram_bankmachine7_source_source_valid = main_soclinux_sdram_bankmachine7_pipe_valid_source_valid;
assign main_soclinux_sdram_bankmachine7_pipe_valid_source_ready = main_soclinux_sdram_bankmachine7_source_source_ready;
assign main_soclinux_sdram_bankmachine7_source_source_first = main_soclinux_sdram_bankmachine7_pipe_valid_source_first;
assign main_soclinux_sdram_bankmachine7_source_source_last = main_soclinux_sdram_bankmachine7_pipe_valid_source_last;
assign main_soclinux_sdram_bankmachine7_source_source_payload_we = main_soclinux_sdram_bankmachine7_pipe_valid_source_payload_we;
assign main_soclinux_sdram_bankmachine7_source_source_payload_addr = main_soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr;
always @(*) begin
    main_soclinux_sdram_bankmachine7_row_col_n_addr_sel <= 1'd0;
    main_soclinux_sdram_bankmachine7_cmd_payload_cas <= 1'd0;
    main_soclinux_sdram_bankmachine7_cmd_payload_ras <= 1'd0;
    builder_soclinux_bankmachine7_next_state <= 4'd0;
    main_soclinux_sdram_bankmachine7_cmd_payload_we <= 1'd0;
    main_soclinux_sdram_bankmachine7_cmd_payload_is_cmd <= 1'd0;
    main_soclinux_sdram_bankmachine7_cmd_payload_is_read <= 1'd0;
    main_soclinux_sdram_bankmachine7_cmd_payload_is_write <= 1'd0;
    main_soclinux_sdram_bankmachine7_req_wdata_ready <= 1'd0;
    main_soclinux_sdram_bankmachine7_req_rdata_valid <= 1'd0;
    main_soclinux_sdram_bankmachine7_refresh_gnt <= 1'd0;
    main_soclinux_sdram_bankmachine7_row_open <= 1'd0;
    main_soclinux_sdram_bankmachine7_cmd_valid <= 1'd0;
    main_soclinux_sdram_bankmachine7_row_close <= 1'd0;
    builder_soclinux_bankmachine7_next_state <= builder_soclinux_bankmachine7_state;
    case (builder_soclinux_bankmachine7_state)
        1'd1: begin
            if ((main_soclinux_sdram_bankmachine7_twtpcon_ready & main_soclinux_sdram_bankmachine7_trascon_ready)) begin
                main_soclinux_sdram_bankmachine7_cmd_valid <= 1'd1;
                if (main_soclinux_sdram_bankmachine7_cmd_ready) begin
                    builder_soclinux_bankmachine7_next_state <= 3'd5;
                end
                main_soclinux_sdram_bankmachine7_cmd_payload_ras <= 1'd1;
                main_soclinux_sdram_bankmachine7_cmd_payload_we <= 1'd1;
                main_soclinux_sdram_bankmachine7_cmd_payload_is_cmd <= 1'd1;
            end
            main_soclinux_sdram_bankmachine7_row_close <= 1'd1;
        end
        2'd2: begin
            if ((main_soclinux_sdram_bankmachine7_twtpcon_ready & main_soclinux_sdram_bankmachine7_trascon_ready)) begin
                builder_soclinux_bankmachine7_next_state <= 3'd5;
            end
            main_soclinux_sdram_bankmachine7_row_close <= 1'd1;
        end
        2'd3: begin
            if (main_soclinux_sdram_bankmachine7_trccon_ready) begin
                main_soclinux_sdram_bankmachine7_row_col_n_addr_sel <= 1'd1;
                main_soclinux_sdram_bankmachine7_row_open <= 1'd1;
                main_soclinux_sdram_bankmachine7_cmd_valid <= 1'd1;
                main_soclinux_sdram_bankmachine7_cmd_payload_is_cmd <= 1'd1;
                if (main_soclinux_sdram_bankmachine7_cmd_ready) begin
                    builder_soclinux_bankmachine7_next_state <= 3'd7;
                end
                main_soclinux_sdram_bankmachine7_cmd_payload_ras <= 1'd1;
            end
        end
        3'd4: begin
            if (main_soclinux_sdram_bankmachine7_twtpcon_ready) begin
                main_soclinux_sdram_bankmachine7_refresh_gnt <= 1'd1;
            end
            main_soclinux_sdram_bankmachine7_row_close <= 1'd1;
            main_soclinux_sdram_bankmachine7_cmd_payload_is_cmd <= 1'd1;
            if ((~main_soclinux_sdram_bankmachine7_refresh_req)) begin
                builder_soclinux_bankmachine7_next_state <= 1'd0;
            end
        end
        3'd5: begin
            builder_soclinux_bankmachine7_next_state <= 3'd6;
        end
        3'd6: begin
            builder_soclinux_bankmachine7_next_state <= 2'd3;
        end
        3'd7: begin
            builder_soclinux_bankmachine7_next_state <= 4'd8;
        end
        4'd8: begin
            builder_soclinux_bankmachine7_next_state <= 1'd0;
        end
        default: begin
            if (main_soclinux_sdram_bankmachine7_refresh_req) begin
                builder_soclinux_bankmachine7_next_state <= 3'd4;
            end else begin
                if (main_soclinux_sdram_bankmachine7_source_source_valid) begin
                    if (main_soclinux_sdram_bankmachine7_row_opened) begin
                        if (main_soclinux_sdram_bankmachine7_row_hit) begin
                            main_soclinux_sdram_bankmachine7_cmd_valid <= 1'd1;
                            if (main_soclinux_sdram_bankmachine7_source_source_payload_we) begin
                                main_soclinux_sdram_bankmachine7_req_wdata_ready <= main_soclinux_sdram_bankmachine7_cmd_ready;
                                main_soclinux_sdram_bankmachine7_cmd_payload_is_write <= 1'd1;
                                main_soclinux_sdram_bankmachine7_cmd_payload_we <= 1'd1;
                            end else begin
                                main_soclinux_sdram_bankmachine7_req_rdata_valid <= main_soclinux_sdram_bankmachine7_cmd_ready;
                                main_soclinux_sdram_bankmachine7_cmd_payload_is_read <= 1'd1;
                            end
                            main_soclinux_sdram_bankmachine7_cmd_payload_cas <= 1'd1;
                            if ((main_soclinux_sdram_bankmachine7_cmd_ready & main_soclinux_sdram_bankmachine7_auto_precharge)) begin
                                builder_soclinux_bankmachine7_next_state <= 2'd2;
                            end
                        end else begin
                            builder_soclinux_bankmachine7_next_state <= 1'd1;
                        end
                    end else begin
                        builder_soclinux_bankmachine7_next_state <= 2'd3;
                    end
                end
            end
        end
    endcase
end
assign main_soclinux_sdram_rdcmdphase = (main_v7ddrphy_rdphase_storage - 1'd1);
assign main_soclinux_sdram_wrcmdphase = (main_v7ddrphy_wrphase_storage - 1'd1);
assign main_soclinux_sdram_trrdcon_valid = ((main_soclinux_sdram_choose_cmd_cmd_valid & main_soclinux_sdram_choose_cmd_cmd_ready) & ((main_soclinux_sdram_choose_cmd_cmd_payload_ras & (~main_soclinux_sdram_choose_cmd_cmd_payload_cas)) & (~main_soclinux_sdram_choose_cmd_cmd_payload_we)));
assign main_soclinux_sdram_tfawcon_valid = ((main_soclinux_sdram_choose_cmd_cmd_valid & main_soclinux_sdram_choose_cmd_cmd_ready) & ((main_soclinux_sdram_choose_cmd_cmd_payload_ras & (~main_soclinux_sdram_choose_cmd_cmd_payload_cas)) & (~main_soclinux_sdram_choose_cmd_cmd_payload_we)));
assign main_soclinux_sdram_ras_allowed = (main_soclinux_sdram_trrdcon_ready & main_soclinux_sdram_tfawcon_ready);
assign main_soclinux_sdram_tccdcon_valid = ((main_soclinux_sdram_choose_req_cmd_valid & main_soclinux_sdram_choose_req_cmd_ready) & (main_soclinux_sdram_choose_req_cmd_payload_is_write | main_soclinux_sdram_choose_req_cmd_payload_is_read));
assign main_soclinux_sdram_cas_allowed = main_soclinux_sdram_tccdcon_ready;
assign main_soclinux_sdram_twtrcon_valid = ((main_soclinux_sdram_choose_req_cmd_valid & main_soclinux_sdram_choose_req_cmd_ready) & main_soclinux_sdram_choose_req_cmd_payload_is_write);
assign main_soclinux_sdram_read_available = ((((((((main_soclinux_sdram_bankmachine0_cmd_valid & main_soclinux_sdram_bankmachine0_cmd_payload_is_read) | (main_soclinux_sdram_bankmachine1_cmd_valid & main_soclinux_sdram_bankmachine1_cmd_payload_is_read)) | (main_soclinux_sdram_bankmachine2_cmd_valid & main_soclinux_sdram_bankmachine2_cmd_payload_is_read)) | (main_soclinux_sdram_bankmachine3_cmd_valid & main_soclinux_sdram_bankmachine3_cmd_payload_is_read)) | (main_soclinux_sdram_bankmachine4_cmd_valid & main_soclinux_sdram_bankmachine4_cmd_payload_is_read)) | (main_soclinux_sdram_bankmachine5_cmd_valid & main_soclinux_sdram_bankmachine5_cmd_payload_is_read)) | (main_soclinux_sdram_bankmachine6_cmd_valid & main_soclinux_sdram_bankmachine6_cmd_payload_is_read)) | (main_soclinux_sdram_bankmachine7_cmd_valid & main_soclinux_sdram_bankmachine7_cmd_payload_is_read));
assign main_soclinux_sdram_write_available = ((((((((main_soclinux_sdram_bankmachine0_cmd_valid & main_soclinux_sdram_bankmachine0_cmd_payload_is_write) | (main_soclinux_sdram_bankmachine1_cmd_valid & main_soclinux_sdram_bankmachine1_cmd_payload_is_write)) | (main_soclinux_sdram_bankmachine2_cmd_valid & main_soclinux_sdram_bankmachine2_cmd_payload_is_write)) | (main_soclinux_sdram_bankmachine3_cmd_valid & main_soclinux_sdram_bankmachine3_cmd_payload_is_write)) | (main_soclinux_sdram_bankmachine4_cmd_valid & main_soclinux_sdram_bankmachine4_cmd_payload_is_write)) | (main_soclinux_sdram_bankmachine5_cmd_valid & main_soclinux_sdram_bankmachine5_cmd_payload_is_write)) | (main_soclinux_sdram_bankmachine6_cmd_valid & main_soclinux_sdram_bankmachine6_cmd_payload_is_write)) | (main_soclinux_sdram_bankmachine7_cmd_valid & main_soclinux_sdram_bankmachine7_cmd_payload_is_write));
assign main_soclinux_sdram_max_time0 = (main_soclinux_sdram_time0 == 1'd0);
assign main_soclinux_sdram_max_time1 = (main_soclinux_sdram_time1 == 1'd0);
assign main_soclinux_sdram_bankmachine0_refresh_req = main_soclinux_sdram_cmd_valid;
assign main_soclinux_sdram_bankmachine1_refresh_req = main_soclinux_sdram_cmd_valid;
assign main_soclinux_sdram_bankmachine2_refresh_req = main_soclinux_sdram_cmd_valid;
assign main_soclinux_sdram_bankmachine3_refresh_req = main_soclinux_sdram_cmd_valid;
assign main_soclinux_sdram_bankmachine4_refresh_req = main_soclinux_sdram_cmd_valid;
assign main_soclinux_sdram_bankmachine5_refresh_req = main_soclinux_sdram_cmd_valid;
assign main_soclinux_sdram_bankmachine6_refresh_req = main_soclinux_sdram_cmd_valid;
assign main_soclinux_sdram_bankmachine7_refresh_req = main_soclinux_sdram_cmd_valid;
assign main_soclinux_sdram_go_to_refresh = (((((((main_soclinux_sdram_bankmachine0_refresh_gnt & main_soclinux_sdram_bankmachine1_refresh_gnt) & main_soclinux_sdram_bankmachine2_refresh_gnt) & main_soclinux_sdram_bankmachine3_refresh_gnt) & main_soclinux_sdram_bankmachine4_refresh_gnt) & main_soclinux_sdram_bankmachine5_refresh_gnt) & main_soclinux_sdram_bankmachine6_refresh_gnt) & main_soclinux_sdram_bankmachine7_refresh_gnt);
assign main_soclinux_sdram_interface_rdata = {main_soclinux_sdram_dfi_p3_rddata, main_soclinux_sdram_dfi_p2_rddata, main_soclinux_sdram_dfi_p1_rddata, main_soclinux_sdram_dfi_p0_rddata};
assign {main_soclinux_sdram_dfi_p3_wrdata, main_soclinux_sdram_dfi_p2_wrdata, main_soclinux_sdram_dfi_p1_wrdata, main_soclinux_sdram_dfi_p0_wrdata} = main_soclinux_sdram_interface_wdata;
assign {main_soclinux_sdram_dfi_p3_wrdata_mask, main_soclinux_sdram_dfi_p2_wrdata_mask, main_soclinux_sdram_dfi_p1_wrdata_mask, main_soclinux_sdram_dfi_p0_wrdata_mask} = (~main_soclinux_sdram_interface_wdata_we);
always @(*) begin
    main_soclinux_sdram_choose_cmd_valids <= 8'd0;
    main_soclinux_sdram_choose_cmd_valids[0] <= (main_soclinux_sdram_bankmachine0_cmd_valid & (((main_soclinux_sdram_bankmachine0_cmd_payload_is_cmd & main_soclinux_sdram_choose_cmd_want_cmds) & ((~((main_soclinux_sdram_bankmachine0_cmd_payload_ras & (~main_soclinux_sdram_bankmachine0_cmd_payload_cas)) & (~main_soclinux_sdram_bankmachine0_cmd_payload_we))) | main_soclinux_sdram_choose_cmd_want_activates)) | ((main_soclinux_sdram_bankmachine0_cmd_payload_is_read == main_soclinux_sdram_choose_cmd_want_reads) & (main_soclinux_sdram_bankmachine0_cmd_payload_is_write == main_soclinux_sdram_choose_cmd_want_writes))));
    main_soclinux_sdram_choose_cmd_valids[1] <= (main_soclinux_sdram_bankmachine1_cmd_valid & (((main_soclinux_sdram_bankmachine1_cmd_payload_is_cmd & main_soclinux_sdram_choose_cmd_want_cmds) & ((~((main_soclinux_sdram_bankmachine1_cmd_payload_ras & (~main_soclinux_sdram_bankmachine1_cmd_payload_cas)) & (~main_soclinux_sdram_bankmachine1_cmd_payload_we))) | main_soclinux_sdram_choose_cmd_want_activates)) | ((main_soclinux_sdram_bankmachine1_cmd_payload_is_read == main_soclinux_sdram_choose_cmd_want_reads) & (main_soclinux_sdram_bankmachine1_cmd_payload_is_write == main_soclinux_sdram_choose_cmd_want_writes))));
    main_soclinux_sdram_choose_cmd_valids[2] <= (main_soclinux_sdram_bankmachine2_cmd_valid & (((main_soclinux_sdram_bankmachine2_cmd_payload_is_cmd & main_soclinux_sdram_choose_cmd_want_cmds) & ((~((main_soclinux_sdram_bankmachine2_cmd_payload_ras & (~main_soclinux_sdram_bankmachine2_cmd_payload_cas)) & (~main_soclinux_sdram_bankmachine2_cmd_payload_we))) | main_soclinux_sdram_choose_cmd_want_activates)) | ((main_soclinux_sdram_bankmachine2_cmd_payload_is_read == main_soclinux_sdram_choose_cmd_want_reads) & (main_soclinux_sdram_bankmachine2_cmd_payload_is_write == main_soclinux_sdram_choose_cmd_want_writes))));
    main_soclinux_sdram_choose_cmd_valids[3] <= (main_soclinux_sdram_bankmachine3_cmd_valid & (((main_soclinux_sdram_bankmachine3_cmd_payload_is_cmd & main_soclinux_sdram_choose_cmd_want_cmds) & ((~((main_soclinux_sdram_bankmachine3_cmd_payload_ras & (~main_soclinux_sdram_bankmachine3_cmd_payload_cas)) & (~main_soclinux_sdram_bankmachine3_cmd_payload_we))) | main_soclinux_sdram_choose_cmd_want_activates)) | ((main_soclinux_sdram_bankmachine3_cmd_payload_is_read == main_soclinux_sdram_choose_cmd_want_reads) & (main_soclinux_sdram_bankmachine3_cmd_payload_is_write == main_soclinux_sdram_choose_cmd_want_writes))));
    main_soclinux_sdram_choose_cmd_valids[4] <= (main_soclinux_sdram_bankmachine4_cmd_valid & (((main_soclinux_sdram_bankmachine4_cmd_payload_is_cmd & main_soclinux_sdram_choose_cmd_want_cmds) & ((~((main_soclinux_sdram_bankmachine4_cmd_payload_ras & (~main_soclinux_sdram_bankmachine4_cmd_payload_cas)) & (~main_soclinux_sdram_bankmachine4_cmd_payload_we))) | main_soclinux_sdram_choose_cmd_want_activates)) | ((main_soclinux_sdram_bankmachine4_cmd_payload_is_read == main_soclinux_sdram_choose_cmd_want_reads) & (main_soclinux_sdram_bankmachine4_cmd_payload_is_write == main_soclinux_sdram_choose_cmd_want_writes))));
    main_soclinux_sdram_choose_cmd_valids[5] <= (main_soclinux_sdram_bankmachine5_cmd_valid & (((main_soclinux_sdram_bankmachine5_cmd_payload_is_cmd & main_soclinux_sdram_choose_cmd_want_cmds) & ((~((main_soclinux_sdram_bankmachine5_cmd_payload_ras & (~main_soclinux_sdram_bankmachine5_cmd_payload_cas)) & (~main_soclinux_sdram_bankmachine5_cmd_payload_we))) | main_soclinux_sdram_choose_cmd_want_activates)) | ((main_soclinux_sdram_bankmachine5_cmd_payload_is_read == main_soclinux_sdram_choose_cmd_want_reads) & (main_soclinux_sdram_bankmachine5_cmd_payload_is_write == main_soclinux_sdram_choose_cmd_want_writes))));
    main_soclinux_sdram_choose_cmd_valids[6] <= (main_soclinux_sdram_bankmachine6_cmd_valid & (((main_soclinux_sdram_bankmachine6_cmd_payload_is_cmd & main_soclinux_sdram_choose_cmd_want_cmds) & ((~((main_soclinux_sdram_bankmachine6_cmd_payload_ras & (~main_soclinux_sdram_bankmachine6_cmd_payload_cas)) & (~main_soclinux_sdram_bankmachine6_cmd_payload_we))) | main_soclinux_sdram_choose_cmd_want_activates)) | ((main_soclinux_sdram_bankmachine6_cmd_payload_is_read == main_soclinux_sdram_choose_cmd_want_reads) & (main_soclinux_sdram_bankmachine6_cmd_payload_is_write == main_soclinux_sdram_choose_cmd_want_writes))));
    main_soclinux_sdram_choose_cmd_valids[7] <= (main_soclinux_sdram_bankmachine7_cmd_valid & (((main_soclinux_sdram_bankmachine7_cmd_payload_is_cmd & main_soclinux_sdram_choose_cmd_want_cmds) & ((~((main_soclinux_sdram_bankmachine7_cmd_payload_ras & (~main_soclinux_sdram_bankmachine7_cmd_payload_cas)) & (~main_soclinux_sdram_bankmachine7_cmd_payload_we))) | main_soclinux_sdram_choose_cmd_want_activates)) | ((main_soclinux_sdram_bankmachine7_cmd_payload_is_read == main_soclinux_sdram_choose_cmd_want_reads) & (main_soclinux_sdram_bankmachine7_cmd_payload_is_write == main_soclinux_sdram_choose_cmd_want_writes))));
end
assign main_soclinux_sdram_choose_cmd_request = main_soclinux_sdram_choose_cmd_valids;
assign main_soclinux_sdram_choose_cmd_cmd_valid = builder_rhs_array_muxed8;
assign main_soclinux_sdram_choose_cmd_cmd_payload_a = builder_rhs_array_muxed9;
assign main_soclinux_sdram_choose_cmd_cmd_payload_ba = builder_rhs_array_muxed10;
assign main_soclinux_sdram_choose_cmd_cmd_payload_is_read = builder_rhs_array_muxed11;
assign main_soclinux_sdram_choose_cmd_cmd_payload_is_write = builder_rhs_array_muxed12;
assign main_soclinux_sdram_choose_cmd_cmd_payload_is_cmd = builder_rhs_array_muxed13;
always @(*) begin
    main_soclinux_sdram_choose_cmd_cmd_payload_cas <= 1'd0;
    if (main_soclinux_sdram_choose_cmd_cmd_valid) begin
        main_soclinux_sdram_choose_cmd_cmd_payload_cas <= builder_t_array_muxed0;
    end
end
always @(*) begin
    main_soclinux_sdram_choose_cmd_cmd_payload_ras <= 1'd0;
    if (main_soclinux_sdram_choose_cmd_cmd_valid) begin
        main_soclinux_sdram_choose_cmd_cmd_payload_ras <= builder_t_array_muxed1;
    end
end
always @(*) begin
    main_soclinux_sdram_choose_cmd_cmd_payload_we <= 1'd0;
    if (main_soclinux_sdram_choose_cmd_cmd_valid) begin
        main_soclinux_sdram_choose_cmd_cmd_payload_we <= builder_t_array_muxed2;
    end
end
assign main_soclinux_sdram_choose_cmd_ce = (main_soclinux_sdram_choose_cmd_cmd_ready | (~main_soclinux_sdram_choose_cmd_cmd_valid));
always @(*) begin
    main_soclinux_sdram_choose_req_valids <= 8'd0;
    main_soclinux_sdram_choose_req_valids[0] <= (main_soclinux_sdram_bankmachine0_cmd_valid & (((main_soclinux_sdram_bankmachine0_cmd_payload_is_cmd & main_soclinux_sdram_choose_req_want_cmds) & ((~((main_soclinux_sdram_bankmachine0_cmd_payload_ras & (~main_soclinux_sdram_bankmachine0_cmd_payload_cas)) & (~main_soclinux_sdram_bankmachine0_cmd_payload_we))) | main_soclinux_sdram_choose_req_want_activates)) | ((main_soclinux_sdram_bankmachine0_cmd_payload_is_read == main_soclinux_sdram_choose_req_want_reads) & (main_soclinux_sdram_bankmachine0_cmd_payload_is_write == main_soclinux_sdram_choose_req_want_writes))));
    main_soclinux_sdram_choose_req_valids[1] <= (main_soclinux_sdram_bankmachine1_cmd_valid & (((main_soclinux_sdram_bankmachine1_cmd_payload_is_cmd & main_soclinux_sdram_choose_req_want_cmds) & ((~((main_soclinux_sdram_bankmachine1_cmd_payload_ras & (~main_soclinux_sdram_bankmachine1_cmd_payload_cas)) & (~main_soclinux_sdram_bankmachine1_cmd_payload_we))) | main_soclinux_sdram_choose_req_want_activates)) | ((main_soclinux_sdram_bankmachine1_cmd_payload_is_read == main_soclinux_sdram_choose_req_want_reads) & (main_soclinux_sdram_bankmachine1_cmd_payload_is_write == main_soclinux_sdram_choose_req_want_writes))));
    main_soclinux_sdram_choose_req_valids[2] <= (main_soclinux_sdram_bankmachine2_cmd_valid & (((main_soclinux_sdram_bankmachine2_cmd_payload_is_cmd & main_soclinux_sdram_choose_req_want_cmds) & ((~((main_soclinux_sdram_bankmachine2_cmd_payload_ras & (~main_soclinux_sdram_bankmachine2_cmd_payload_cas)) & (~main_soclinux_sdram_bankmachine2_cmd_payload_we))) | main_soclinux_sdram_choose_req_want_activates)) | ((main_soclinux_sdram_bankmachine2_cmd_payload_is_read == main_soclinux_sdram_choose_req_want_reads) & (main_soclinux_sdram_bankmachine2_cmd_payload_is_write == main_soclinux_sdram_choose_req_want_writes))));
    main_soclinux_sdram_choose_req_valids[3] <= (main_soclinux_sdram_bankmachine3_cmd_valid & (((main_soclinux_sdram_bankmachine3_cmd_payload_is_cmd & main_soclinux_sdram_choose_req_want_cmds) & ((~((main_soclinux_sdram_bankmachine3_cmd_payload_ras & (~main_soclinux_sdram_bankmachine3_cmd_payload_cas)) & (~main_soclinux_sdram_bankmachine3_cmd_payload_we))) | main_soclinux_sdram_choose_req_want_activates)) | ((main_soclinux_sdram_bankmachine3_cmd_payload_is_read == main_soclinux_sdram_choose_req_want_reads) & (main_soclinux_sdram_bankmachine3_cmd_payload_is_write == main_soclinux_sdram_choose_req_want_writes))));
    main_soclinux_sdram_choose_req_valids[4] <= (main_soclinux_sdram_bankmachine4_cmd_valid & (((main_soclinux_sdram_bankmachine4_cmd_payload_is_cmd & main_soclinux_sdram_choose_req_want_cmds) & ((~((main_soclinux_sdram_bankmachine4_cmd_payload_ras & (~main_soclinux_sdram_bankmachine4_cmd_payload_cas)) & (~main_soclinux_sdram_bankmachine4_cmd_payload_we))) | main_soclinux_sdram_choose_req_want_activates)) | ((main_soclinux_sdram_bankmachine4_cmd_payload_is_read == main_soclinux_sdram_choose_req_want_reads) & (main_soclinux_sdram_bankmachine4_cmd_payload_is_write == main_soclinux_sdram_choose_req_want_writes))));
    main_soclinux_sdram_choose_req_valids[5] <= (main_soclinux_sdram_bankmachine5_cmd_valid & (((main_soclinux_sdram_bankmachine5_cmd_payload_is_cmd & main_soclinux_sdram_choose_req_want_cmds) & ((~((main_soclinux_sdram_bankmachine5_cmd_payload_ras & (~main_soclinux_sdram_bankmachine5_cmd_payload_cas)) & (~main_soclinux_sdram_bankmachine5_cmd_payload_we))) | main_soclinux_sdram_choose_req_want_activates)) | ((main_soclinux_sdram_bankmachine5_cmd_payload_is_read == main_soclinux_sdram_choose_req_want_reads) & (main_soclinux_sdram_bankmachine5_cmd_payload_is_write == main_soclinux_sdram_choose_req_want_writes))));
    main_soclinux_sdram_choose_req_valids[6] <= (main_soclinux_sdram_bankmachine6_cmd_valid & (((main_soclinux_sdram_bankmachine6_cmd_payload_is_cmd & main_soclinux_sdram_choose_req_want_cmds) & ((~((main_soclinux_sdram_bankmachine6_cmd_payload_ras & (~main_soclinux_sdram_bankmachine6_cmd_payload_cas)) & (~main_soclinux_sdram_bankmachine6_cmd_payload_we))) | main_soclinux_sdram_choose_req_want_activates)) | ((main_soclinux_sdram_bankmachine6_cmd_payload_is_read == main_soclinux_sdram_choose_req_want_reads) & (main_soclinux_sdram_bankmachine6_cmd_payload_is_write == main_soclinux_sdram_choose_req_want_writes))));
    main_soclinux_sdram_choose_req_valids[7] <= (main_soclinux_sdram_bankmachine7_cmd_valid & (((main_soclinux_sdram_bankmachine7_cmd_payload_is_cmd & main_soclinux_sdram_choose_req_want_cmds) & ((~((main_soclinux_sdram_bankmachine7_cmd_payload_ras & (~main_soclinux_sdram_bankmachine7_cmd_payload_cas)) & (~main_soclinux_sdram_bankmachine7_cmd_payload_we))) | main_soclinux_sdram_choose_req_want_activates)) | ((main_soclinux_sdram_bankmachine7_cmd_payload_is_read == main_soclinux_sdram_choose_req_want_reads) & (main_soclinux_sdram_bankmachine7_cmd_payload_is_write == main_soclinux_sdram_choose_req_want_writes))));
end
assign main_soclinux_sdram_choose_req_request = main_soclinux_sdram_choose_req_valids;
assign main_soclinux_sdram_choose_req_cmd_valid = builder_rhs_array_muxed14;
assign main_soclinux_sdram_choose_req_cmd_payload_a = builder_rhs_array_muxed15;
assign main_soclinux_sdram_choose_req_cmd_payload_ba = builder_rhs_array_muxed16;
assign main_soclinux_sdram_choose_req_cmd_payload_is_read = builder_rhs_array_muxed17;
assign main_soclinux_sdram_choose_req_cmd_payload_is_write = builder_rhs_array_muxed18;
assign main_soclinux_sdram_choose_req_cmd_payload_is_cmd = builder_rhs_array_muxed19;
always @(*) begin
    main_soclinux_sdram_choose_req_cmd_payload_cas <= 1'd0;
    if (main_soclinux_sdram_choose_req_cmd_valid) begin
        main_soclinux_sdram_choose_req_cmd_payload_cas <= builder_t_array_muxed3;
    end
end
always @(*) begin
    main_soclinux_sdram_choose_req_cmd_payload_ras <= 1'd0;
    if (main_soclinux_sdram_choose_req_cmd_valid) begin
        main_soclinux_sdram_choose_req_cmd_payload_ras <= builder_t_array_muxed4;
    end
end
always @(*) begin
    main_soclinux_sdram_choose_req_cmd_payload_we <= 1'd0;
    if (main_soclinux_sdram_choose_req_cmd_valid) begin
        main_soclinux_sdram_choose_req_cmd_payload_we <= builder_t_array_muxed5;
    end
end
always @(*) begin
    main_soclinux_sdram_bankmachine0_cmd_ready <= 1'd0;
    if (((main_soclinux_sdram_choose_cmd_cmd_valid & main_soclinux_sdram_choose_cmd_cmd_ready) & (main_soclinux_sdram_choose_cmd_grant == 1'd0))) begin
        main_soclinux_sdram_bankmachine0_cmd_ready <= 1'd1;
    end
    if (((main_soclinux_sdram_choose_req_cmd_valid & main_soclinux_sdram_choose_req_cmd_ready) & (main_soclinux_sdram_choose_req_grant == 1'd0))) begin
        main_soclinux_sdram_bankmachine0_cmd_ready <= 1'd1;
    end
end
always @(*) begin
    main_soclinux_sdram_bankmachine1_cmd_ready <= 1'd0;
    if (((main_soclinux_sdram_choose_cmd_cmd_valid & main_soclinux_sdram_choose_cmd_cmd_ready) & (main_soclinux_sdram_choose_cmd_grant == 1'd1))) begin
        main_soclinux_sdram_bankmachine1_cmd_ready <= 1'd1;
    end
    if (((main_soclinux_sdram_choose_req_cmd_valid & main_soclinux_sdram_choose_req_cmd_ready) & (main_soclinux_sdram_choose_req_grant == 1'd1))) begin
        main_soclinux_sdram_bankmachine1_cmd_ready <= 1'd1;
    end
end
always @(*) begin
    main_soclinux_sdram_bankmachine2_cmd_ready <= 1'd0;
    if (((main_soclinux_sdram_choose_cmd_cmd_valid & main_soclinux_sdram_choose_cmd_cmd_ready) & (main_soclinux_sdram_choose_cmd_grant == 2'd2))) begin
        main_soclinux_sdram_bankmachine2_cmd_ready <= 1'd1;
    end
    if (((main_soclinux_sdram_choose_req_cmd_valid & main_soclinux_sdram_choose_req_cmd_ready) & (main_soclinux_sdram_choose_req_grant == 2'd2))) begin
        main_soclinux_sdram_bankmachine2_cmd_ready <= 1'd1;
    end
end
always @(*) begin
    main_soclinux_sdram_bankmachine3_cmd_ready <= 1'd0;
    if (((main_soclinux_sdram_choose_cmd_cmd_valid & main_soclinux_sdram_choose_cmd_cmd_ready) & (main_soclinux_sdram_choose_cmd_grant == 2'd3))) begin
        main_soclinux_sdram_bankmachine3_cmd_ready <= 1'd1;
    end
    if (((main_soclinux_sdram_choose_req_cmd_valid & main_soclinux_sdram_choose_req_cmd_ready) & (main_soclinux_sdram_choose_req_grant == 2'd3))) begin
        main_soclinux_sdram_bankmachine3_cmd_ready <= 1'd1;
    end
end
always @(*) begin
    main_soclinux_sdram_bankmachine4_cmd_ready <= 1'd0;
    if (((main_soclinux_sdram_choose_cmd_cmd_valid & main_soclinux_sdram_choose_cmd_cmd_ready) & (main_soclinux_sdram_choose_cmd_grant == 3'd4))) begin
        main_soclinux_sdram_bankmachine4_cmd_ready <= 1'd1;
    end
    if (((main_soclinux_sdram_choose_req_cmd_valid & main_soclinux_sdram_choose_req_cmd_ready) & (main_soclinux_sdram_choose_req_grant == 3'd4))) begin
        main_soclinux_sdram_bankmachine4_cmd_ready <= 1'd1;
    end
end
always @(*) begin
    main_soclinux_sdram_bankmachine5_cmd_ready <= 1'd0;
    if (((main_soclinux_sdram_choose_cmd_cmd_valid & main_soclinux_sdram_choose_cmd_cmd_ready) & (main_soclinux_sdram_choose_cmd_grant == 3'd5))) begin
        main_soclinux_sdram_bankmachine5_cmd_ready <= 1'd1;
    end
    if (((main_soclinux_sdram_choose_req_cmd_valid & main_soclinux_sdram_choose_req_cmd_ready) & (main_soclinux_sdram_choose_req_grant == 3'd5))) begin
        main_soclinux_sdram_bankmachine5_cmd_ready <= 1'd1;
    end
end
always @(*) begin
    main_soclinux_sdram_bankmachine6_cmd_ready <= 1'd0;
    if (((main_soclinux_sdram_choose_cmd_cmd_valid & main_soclinux_sdram_choose_cmd_cmd_ready) & (main_soclinux_sdram_choose_cmd_grant == 3'd6))) begin
        main_soclinux_sdram_bankmachine6_cmd_ready <= 1'd1;
    end
    if (((main_soclinux_sdram_choose_req_cmd_valid & main_soclinux_sdram_choose_req_cmd_ready) & (main_soclinux_sdram_choose_req_grant == 3'd6))) begin
        main_soclinux_sdram_bankmachine6_cmd_ready <= 1'd1;
    end
end
always @(*) begin
    main_soclinux_sdram_bankmachine7_cmd_ready <= 1'd0;
    if (((main_soclinux_sdram_choose_cmd_cmd_valid & main_soclinux_sdram_choose_cmd_cmd_ready) & (main_soclinux_sdram_choose_cmd_grant == 3'd7))) begin
        main_soclinux_sdram_bankmachine7_cmd_ready <= 1'd1;
    end
    if (((main_soclinux_sdram_choose_req_cmd_valid & main_soclinux_sdram_choose_req_cmd_ready) & (main_soclinux_sdram_choose_req_grant == 3'd7))) begin
        main_soclinux_sdram_bankmachine7_cmd_ready <= 1'd1;
    end
end
assign main_soclinux_sdram_choose_req_ce = (main_soclinux_sdram_choose_req_cmd_ready | (~main_soclinux_sdram_choose_req_cmd_valid));
assign main_soclinux_sdram_dfi_p0_reset_n = 1'd1;
assign main_soclinux_sdram_dfi_p0_cke = {1{main_soclinux_sdram_steerer0}};
assign main_soclinux_sdram_dfi_p0_odt = {1{main_soclinux_sdram_steerer1}};
assign main_soclinux_sdram_dfi_p1_reset_n = 1'd1;
assign main_soclinux_sdram_dfi_p1_cke = {1{main_soclinux_sdram_steerer2}};
assign main_soclinux_sdram_dfi_p1_odt = {1{main_soclinux_sdram_steerer3}};
assign main_soclinux_sdram_dfi_p2_reset_n = 1'd1;
assign main_soclinux_sdram_dfi_p2_cke = {1{main_soclinux_sdram_steerer4}};
assign main_soclinux_sdram_dfi_p2_odt = {1{main_soclinux_sdram_steerer5}};
assign main_soclinux_sdram_dfi_p3_reset_n = 1'd1;
assign main_soclinux_sdram_dfi_p3_cke = {1{main_soclinux_sdram_steerer6}};
assign main_soclinux_sdram_dfi_p3_odt = {1{main_soclinux_sdram_steerer7}};
assign main_soclinux_sdram_tfawcon_count = (((((main_soclinux_sdram_tfawcon_window[0] + main_soclinux_sdram_tfawcon_window[1]) + main_soclinux_sdram_tfawcon_window[2]) + main_soclinux_sdram_tfawcon_window[3]) + main_soclinux_sdram_tfawcon_window[4]) + main_soclinux_sdram_tfawcon_window[5]);
always @(*) begin
    main_soclinux_sdram_choose_req_cmd_ready <= 1'd0;
    main_soclinux_sdram_en1 <= 1'd0;
    builder_soclinux_multiplexer_next_state <= 4'd0;
    main_soclinux_sdram_steerer_sel0 <= 2'd0;
    main_soclinux_sdram_cmd_ready <= 1'd0;
    main_soclinux_sdram_steerer_sel1 <= 2'd0;
    main_soclinux_sdram_steerer_sel2 <= 2'd0;
    main_soclinux_sdram_choose_cmd_want_activates <= 1'd0;
    main_soclinux_sdram_steerer_sel3 <= 2'd0;
    main_soclinux_sdram_choose_cmd_cmd_ready <= 1'd0;
    main_soclinux_sdram_en0 <= 1'd0;
    main_soclinux_sdram_choose_req_want_reads <= 1'd0;
    main_soclinux_sdram_choose_req_want_writes <= 1'd0;
    builder_soclinux_multiplexer_next_state <= builder_soclinux_multiplexer_state;
    case (builder_soclinux_multiplexer_state)
        1'd1: begin
            main_soclinux_sdram_en1 <= 1'd1;
            main_soclinux_sdram_choose_req_want_writes <= 1'd1;
            if (1'd0) begin
                main_soclinux_sdram_choose_req_cmd_ready <= (main_soclinux_sdram_cas_allowed & ((~((main_soclinux_sdram_choose_req_cmd_payload_ras & (~main_soclinux_sdram_choose_req_cmd_payload_cas)) & (~main_soclinux_sdram_choose_req_cmd_payload_we))) | main_soclinux_sdram_ras_allowed));
            end else begin
                main_soclinux_sdram_choose_cmd_want_activates <= main_soclinux_sdram_ras_allowed;
                main_soclinux_sdram_choose_cmd_cmd_ready <= ((~((main_soclinux_sdram_choose_cmd_cmd_payload_ras & (~main_soclinux_sdram_choose_cmd_cmd_payload_cas)) & (~main_soclinux_sdram_choose_cmd_cmd_payload_we))) | main_soclinux_sdram_ras_allowed);
                main_soclinux_sdram_choose_req_cmd_ready <= main_soclinux_sdram_cas_allowed;
            end
            main_soclinux_sdram_steerer_sel0 <= 1'd0;
            if ((main_v7ddrphy_wrphase_storage == 1'd0)) begin
                main_soclinux_sdram_steerer_sel0 <= 2'd2;
            end
            if ((main_soclinux_sdram_wrcmdphase == 1'd0)) begin
                main_soclinux_sdram_steerer_sel0 <= 1'd1;
            end
            main_soclinux_sdram_steerer_sel1 <= 1'd0;
            if ((main_v7ddrphy_wrphase_storage == 1'd1)) begin
                main_soclinux_sdram_steerer_sel1 <= 2'd2;
            end
            if ((main_soclinux_sdram_wrcmdphase == 1'd1)) begin
                main_soclinux_sdram_steerer_sel1 <= 1'd1;
            end
            main_soclinux_sdram_steerer_sel2 <= 1'd0;
            if ((main_v7ddrphy_wrphase_storage == 2'd2)) begin
                main_soclinux_sdram_steerer_sel2 <= 2'd2;
            end
            if ((main_soclinux_sdram_wrcmdphase == 2'd2)) begin
                main_soclinux_sdram_steerer_sel2 <= 1'd1;
            end
            main_soclinux_sdram_steerer_sel3 <= 1'd0;
            if ((main_v7ddrphy_wrphase_storage == 2'd3)) begin
                main_soclinux_sdram_steerer_sel3 <= 2'd2;
            end
            if ((main_soclinux_sdram_wrcmdphase == 2'd3)) begin
                main_soclinux_sdram_steerer_sel3 <= 1'd1;
            end
            if (main_soclinux_sdram_read_available) begin
                if (((~main_soclinux_sdram_write_available) | main_soclinux_sdram_max_time1)) begin
                    builder_soclinux_multiplexer_next_state <= 2'd3;
                end
            end
            if (main_soclinux_sdram_go_to_refresh) begin
                builder_soclinux_multiplexer_next_state <= 2'd2;
            end
        end
        2'd2: begin
            main_soclinux_sdram_steerer_sel0 <= 2'd3;
            main_soclinux_sdram_cmd_ready <= 1'd1;
            if (main_soclinux_sdram_cmd_last) begin
                builder_soclinux_multiplexer_next_state <= 1'd0;
            end
        end
        2'd3: begin
            if (main_soclinux_sdram_twtrcon_ready) begin
                builder_soclinux_multiplexer_next_state <= 1'd0;
            end
        end
        3'd4: begin
            builder_soclinux_multiplexer_next_state <= 3'd5;
        end
        3'd5: begin
            builder_soclinux_multiplexer_next_state <= 3'd6;
        end
        3'd6: begin
            builder_soclinux_multiplexer_next_state <= 3'd7;
        end
        3'd7: begin
            builder_soclinux_multiplexer_next_state <= 4'd8;
        end
        4'd8: begin
            builder_soclinux_multiplexer_next_state <= 4'd9;
        end
        4'd9: begin
            builder_soclinux_multiplexer_next_state <= 4'd10;
        end
        4'd10: begin
            builder_soclinux_multiplexer_next_state <= 4'd11;
        end
        4'd11: begin
            builder_soclinux_multiplexer_next_state <= 1'd1;
        end
        default: begin
            main_soclinux_sdram_en0 <= 1'd1;
            main_soclinux_sdram_choose_req_want_reads <= 1'd1;
            if (1'd0) begin
                main_soclinux_sdram_choose_req_cmd_ready <= (main_soclinux_sdram_cas_allowed & ((~((main_soclinux_sdram_choose_req_cmd_payload_ras & (~main_soclinux_sdram_choose_req_cmd_payload_cas)) & (~main_soclinux_sdram_choose_req_cmd_payload_we))) | main_soclinux_sdram_ras_allowed));
            end else begin
                main_soclinux_sdram_choose_cmd_want_activates <= main_soclinux_sdram_ras_allowed;
                main_soclinux_sdram_choose_cmd_cmd_ready <= ((~((main_soclinux_sdram_choose_cmd_cmd_payload_ras & (~main_soclinux_sdram_choose_cmd_cmd_payload_cas)) & (~main_soclinux_sdram_choose_cmd_cmd_payload_we))) | main_soclinux_sdram_ras_allowed);
                main_soclinux_sdram_choose_req_cmd_ready <= main_soclinux_sdram_cas_allowed;
            end
            main_soclinux_sdram_steerer_sel0 <= 1'd0;
            if ((main_v7ddrphy_rdphase_storage == 1'd0)) begin
                main_soclinux_sdram_steerer_sel0 <= 2'd2;
            end
            if ((main_soclinux_sdram_rdcmdphase == 1'd0)) begin
                main_soclinux_sdram_steerer_sel0 <= 1'd1;
            end
            main_soclinux_sdram_steerer_sel1 <= 1'd0;
            if ((main_v7ddrphy_rdphase_storage == 1'd1)) begin
                main_soclinux_sdram_steerer_sel1 <= 2'd2;
            end
            if ((main_soclinux_sdram_rdcmdphase == 1'd1)) begin
                main_soclinux_sdram_steerer_sel1 <= 1'd1;
            end
            main_soclinux_sdram_steerer_sel2 <= 1'd0;
            if ((main_v7ddrphy_rdphase_storage == 2'd2)) begin
                main_soclinux_sdram_steerer_sel2 <= 2'd2;
            end
            if ((main_soclinux_sdram_rdcmdphase == 2'd2)) begin
                main_soclinux_sdram_steerer_sel2 <= 1'd1;
            end
            main_soclinux_sdram_steerer_sel3 <= 1'd0;
            if ((main_v7ddrphy_rdphase_storage == 2'd3)) begin
                main_soclinux_sdram_steerer_sel3 <= 2'd2;
            end
            if ((main_soclinux_sdram_rdcmdphase == 2'd3)) begin
                main_soclinux_sdram_steerer_sel3 <= 1'd1;
            end
            if (main_soclinux_sdram_write_available) begin
                if (((~main_soclinux_sdram_read_available) | main_soclinux_sdram_max_time0)) begin
                    builder_soclinux_multiplexer_next_state <= 3'd4;
                end
            end
            if (main_soclinux_sdram_go_to_refresh) begin
                builder_soclinux_multiplexer_next_state <= 2'd2;
            end
        end
    endcase
end
assign builder_soclinux_roundrobin0_request = {(((main_soclinux_port_cmd_payload_addr[9:7] == 1'd0) & (~(((((((builder_soclinux_locked0 | (main_soclinux_sdram_interface_bank1_lock & (builder_soclinux_roundrobin1_grant == 1'd0))) | (main_soclinux_sdram_interface_bank2_lock & (builder_soclinux_roundrobin2_grant == 1'd0))) | (main_soclinux_sdram_interface_bank3_lock & (builder_soclinux_roundrobin3_grant == 1'd0))) | (main_soclinux_sdram_interface_bank4_lock & (builder_soclinux_roundrobin4_grant == 1'd0))) | (main_soclinux_sdram_interface_bank5_lock & (builder_soclinux_roundrobin5_grant == 1'd0))) | (main_soclinux_sdram_interface_bank6_lock & (builder_soclinux_roundrobin6_grant == 1'd0))) | (main_soclinux_sdram_interface_bank7_lock & (builder_soclinux_roundrobin7_grant == 1'd0))))) & main_soclinux_port_cmd_valid)};
assign builder_soclinux_roundrobin0_ce = ((~main_soclinux_sdram_interface_bank0_valid) & (~main_soclinux_sdram_interface_bank0_lock));
assign main_soclinux_sdram_interface_bank0_addr = builder_rhs_array_muxed20;
assign main_soclinux_sdram_interface_bank0_we = builder_rhs_array_muxed21;
assign main_soclinux_sdram_interface_bank0_valid = builder_rhs_array_muxed22;
assign builder_soclinux_roundrobin1_request = {(((main_soclinux_port_cmd_payload_addr[9:7] == 1'd1) & (~(((((((builder_soclinux_locked1 | (main_soclinux_sdram_interface_bank0_lock & (builder_soclinux_roundrobin0_grant == 1'd0))) | (main_soclinux_sdram_interface_bank2_lock & (builder_soclinux_roundrobin2_grant == 1'd0))) | (main_soclinux_sdram_interface_bank3_lock & (builder_soclinux_roundrobin3_grant == 1'd0))) | (main_soclinux_sdram_interface_bank4_lock & (builder_soclinux_roundrobin4_grant == 1'd0))) | (main_soclinux_sdram_interface_bank5_lock & (builder_soclinux_roundrobin5_grant == 1'd0))) | (main_soclinux_sdram_interface_bank6_lock & (builder_soclinux_roundrobin6_grant == 1'd0))) | (main_soclinux_sdram_interface_bank7_lock & (builder_soclinux_roundrobin7_grant == 1'd0))))) & main_soclinux_port_cmd_valid)};
assign builder_soclinux_roundrobin1_ce = ((~main_soclinux_sdram_interface_bank1_valid) & (~main_soclinux_sdram_interface_bank1_lock));
assign main_soclinux_sdram_interface_bank1_addr = builder_rhs_array_muxed23;
assign main_soclinux_sdram_interface_bank1_we = builder_rhs_array_muxed24;
assign main_soclinux_sdram_interface_bank1_valid = builder_rhs_array_muxed25;
assign builder_soclinux_roundrobin2_request = {(((main_soclinux_port_cmd_payload_addr[9:7] == 2'd2) & (~(((((((builder_soclinux_locked2 | (main_soclinux_sdram_interface_bank0_lock & (builder_soclinux_roundrobin0_grant == 1'd0))) | (main_soclinux_sdram_interface_bank1_lock & (builder_soclinux_roundrobin1_grant == 1'd0))) | (main_soclinux_sdram_interface_bank3_lock & (builder_soclinux_roundrobin3_grant == 1'd0))) | (main_soclinux_sdram_interface_bank4_lock & (builder_soclinux_roundrobin4_grant == 1'd0))) | (main_soclinux_sdram_interface_bank5_lock & (builder_soclinux_roundrobin5_grant == 1'd0))) | (main_soclinux_sdram_interface_bank6_lock & (builder_soclinux_roundrobin6_grant == 1'd0))) | (main_soclinux_sdram_interface_bank7_lock & (builder_soclinux_roundrobin7_grant == 1'd0))))) & main_soclinux_port_cmd_valid)};
assign builder_soclinux_roundrobin2_ce = ((~main_soclinux_sdram_interface_bank2_valid) & (~main_soclinux_sdram_interface_bank2_lock));
assign main_soclinux_sdram_interface_bank2_addr = builder_rhs_array_muxed26;
assign main_soclinux_sdram_interface_bank2_we = builder_rhs_array_muxed27;
assign main_soclinux_sdram_interface_bank2_valid = builder_rhs_array_muxed28;
assign builder_soclinux_roundrobin3_request = {(((main_soclinux_port_cmd_payload_addr[9:7] == 2'd3) & (~(((((((builder_soclinux_locked3 | (main_soclinux_sdram_interface_bank0_lock & (builder_soclinux_roundrobin0_grant == 1'd0))) | (main_soclinux_sdram_interface_bank1_lock & (builder_soclinux_roundrobin1_grant == 1'd0))) | (main_soclinux_sdram_interface_bank2_lock & (builder_soclinux_roundrobin2_grant == 1'd0))) | (main_soclinux_sdram_interface_bank4_lock & (builder_soclinux_roundrobin4_grant == 1'd0))) | (main_soclinux_sdram_interface_bank5_lock & (builder_soclinux_roundrobin5_grant == 1'd0))) | (main_soclinux_sdram_interface_bank6_lock & (builder_soclinux_roundrobin6_grant == 1'd0))) | (main_soclinux_sdram_interface_bank7_lock & (builder_soclinux_roundrobin7_grant == 1'd0))))) & main_soclinux_port_cmd_valid)};
assign builder_soclinux_roundrobin3_ce = ((~main_soclinux_sdram_interface_bank3_valid) & (~main_soclinux_sdram_interface_bank3_lock));
assign main_soclinux_sdram_interface_bank3_addr = builder_rhs_array_muxed29;
assign main_soclinux_sdram_interface_bank3_we = builder_rhs_array_muxed30;
assign main_soclinux_sdram_interface_bank3_valid = builder_rhs_array_muxed31;
assign builder_soclinux_roundrobin4_request = {(((main_soclinux_port_cmd_payload_addr[9:7] == 3'd4) & (~(((((((builder_soclinux_locked4 | (main_soclinux_sdram_interface_bank0_lock & (builder_soclinux_roundrobin0_grant == 1'd0))) | (main_soclinux_sdram_interface_bank1_lock & (builder_soclinux_roundrobin1_grant == 1'd0))) | (main_soclinux_sdram_interface_bank2_lock & (builder_soclinux_roundrobin2_grant == 1'd0))) | (main_soclinux_sdram_interface_bank3_lock & (builder_soclinux_roundrobin3_grant == 1'd0))) | (main_soclinux_sdram_interface_bank5_lock & (builder_soclinux_roundrobin5_grant == 1'd0))) | (main_soclinux_sdram_interface_bank6_lock & (builder_soclinux_roundrobin6_grant == 1'd0))) | (main_soclinux_sdram_interface_bank7_lock & (builder_soclinux_roundrobin7_grant == 1'd0))))) & main_soclinux_port_cmd_valid)};
assign builder_soclinux_roundrobin4_ce = ((~main_soclinux_sdram_interface_bank4_valid) & (~main_soclinux_sdram_interface_bank4_lock));
assign main_soclinux_sdram_interface_bank4_addr = builder_rhs_array_muxed32;
assign main_soclinux_sdram_interface_bank4_we = builder_rhs_array_muxed33;
assign main_soclinux_sdram_interface_bank4_valid = builder_rhs_array_muxed34;
assign builder_soclinux_roundrobin5_request = {(((main_soclinux_port_cmd_payload_addr[9:7] == 3'd5) & (~(((((((builder_soclinux_locked5 | (main_soclinux_sdram_interface_bank0_lock & (builder_soclinux_roundrobin0_grant == 1'd0))) | (main_soclinux_sdram_interface_bank1_lock & (builder_soclinux_roundrobin1_grant == 1'd0))) | (main_soclinux_sdram_interface_bank2_lock & (builder_soclinux_roundrobin2_grant == 1'd0))) | (main_soclinux_sdram_interface_bank3_lock & (builder_soclinux_roundrobin3_grant == 1'd0))) | (main_soclinux_sdram_interface_bank4_lock & (builder_soclinux_roundrobin4_grant == 1'd0))) | (main_soclinux_sdram_interface_bank6_lock & (builder_soclinux_roundrobin6_grant == 1'd0))) | (main_soclinux_sdram_interface_bank7_lock & (builder_soclinux_roundrobin7_grant == 1'd0))))) & main_soclinux_port_cmd_valid)};
assign builder_soclinux_roundrobin5_ce = ((~main_soclinux_sdram_interface_bank5_valid) & (~main_soclinux_sdram_interface_bank5_lock));
assign main_soclinux_sdram_interface_bank5_addr = builder_rhs_array_muxed35;
assign main_soclinux_sdram_interface_bank5_we = builder_rhs_array_muxed36;
assign main_soclinux_sdram_interface_bank5_valid = builder_rhs_array_muxed37;
assign builder_soclinux_roundrobin6_request = {(((main_soclinux_port_cmd_payload_addr[9:7] == 3'd6) & (~(((((((builder_soclinux_locked6 | (main_soclinux_sdram_interface_bank0_lock & (builder_soclinux_roundrobin0_grant == 1'd0))) | (main_soclinux_sdram_interface_bank1_lock & (builder_soclinux_roundrobin1_grant == 1'd0))) | (main_soclinux_sdram_interface_bank2_lock & (builder_soclinux_roundrobin2_grant == 1'd0))) | (main_soclinux_sdram_interface_bank3_lock & (builder_soclinux_roundrobin3_grant == 1'd0))) | (main_soclinux_sdram_interface_bank4_lock & (builder_soclinux_roundrobin4_grant == 1'd0))) | (main_soclinux_sdram_interface_bank5_lock & (builder_soclinux_roundrobin5_grant == 1'd0))) | (main_soclinux_sdram_interface_bank7_lock & (builder_soclinux_roundrobin7_grant == 1'd0))))) & main_soclinux_port_cmd_valid)};
assign builder_soclinux_roundrobin6_ce = ((~main_soclinux_sdram_interface_bank6_valid) & (~main_soclinux_sdram_interface_bank6_lock));
assign main_soclinux_sdram_interface_bank6_addr = builder_rhs_array_muxed38;
assign main_soclinux_sdram_interface_bank6_we = builder_rhs_array_muxed39;
assign main_soclinux_sdram_interface_bank6_valid = builder_rhs_array_muxed40;
assign builder_soclinux_roundrobin7_request = {(((main_soclinux_port_cmd_payload_addr[9:7] == 3'd7) & (~(((((((builder_soclinux_locked7 | (main_soclinux_sdram_interface_bank0_lock & (builder_soclinux_roundrobin0_grant == 1'd0))) | (main_soclinux_sdram_interface_bank1_lock & (builder_soclinux_roundrobin1_grant == 1'd0))) | (main_soclinux_sdram_interface_bank2_lock & (builder_soclinux_roundrobin2_grant == 1'd0))) | (main_soclinux_sdram_interface_bank3_lock & (builder_soclinux_roundrobin3_grant == 1'd0))) | (main_soclinux_sdram_interface_bank4_lock & (builder_soclinux_roundrobin4_grant == 1'd0))) | (main_soclinux_sdram_interface_bank5_lock & (builder_soclinux_roundrobin5_grant == 1'd0))) | (main_soclinux_sdram_interface_bank6_lock & (builder_soclinux_roundrobin6_grant == 1'd0))))) & main_soclinux_port_cmd_valid)};
assign builder_soclinux_roundrobin7_ce = ((~main_soclinux_sdram_interface_bank7_valid) & (~main_soclinux_sdram_interface_bank7_lock));
assign main_soclinux_sdram_interface_bank7_addr = builder_rhs_array_muxed41;
assign main_soclinux_sdram_interface_bank7_we = builder_rhs_array_muxed42;
assign main_soclinux_sdram_interface_bank7_valid = builder_rhs_array_muxed43;
assign main_soclinux_port_cmd_ready = ((((((((1'd0 | (((builder_soclinux_roundrobin0_grant == 1'd0) & ((main_soclinux_port_cmd_payload_addr[9:7] == 1'd0) & (~(((((((builder_soclinux_locked0 | (main_soclinux_sdram_interface_bank1_lock & (builder_soclinux_roundrobin1_grant == 1'd0))) | (main_soclinux_sdram_interface_bank2_lock & (builder_soclinux_roundrobin2_grant == 1'd0))) | (main_soclinux_sdram_interface_bank3_lock & (builder_soclinux_roundrobin3_grant == 1'd0))) | (main_soclinux_sdram_interface_bank4_lock & (builder_soclinux_roundrobin4_grant == 1'd0))) | (main_soclinux_sdram_interface_bank5_lock & (builder_soclinux_roundrobin5_grant == 1'd0))) | (main_soclinux_sdram_interface_bank6_lock & (builder_soclinux_roundrobin6_grant == 1'd0))) | (main_soclinux_sdram_interface_bank7_lock & (builder_soclinux_roundrobin7_grant == 1'd0)))))) & main_soclinux_sdram_interface_bank0_ready)) | (((builder_soclinux_roundrobin1_grant == 1'd0) & ((main_soclinux_port_cmd_payload_addr[9:7] == 1'd1) & (~(((((((builder_soclinux_locked1 | (main_soclinux_sdram_interface_bank0_lock & (builder_soclinux_roundrobin0_grant == 1'd0))) | (main_soclinux_sdram_interface_bank2_lock & (builder_soclinux_roundrobin2_grant == 1'd0))) | (main_soclinux_sdram_interface_bank3_lock & (builder_soclinux_roundrobin3_grant == 1'd0))) | (main_soclinux_sdram_interface_bank4_lock & (builder_soclinux_roundrobin4_grant == 1'd0))) | (main_soclinux_sdram_interface_bank5_lock & (builder_soclinux_roundrobin5_grant == 1'd0))) | (main_soclinux_sdram_interface_bank6_lock & (builder_soclinux_roundrobin6_grant == 1'd0))) | (main_soclinux_sdram_interface_bank7_lock & (builder_soclinux_roundrobin7_grant == 1'd0)))))) & main_soclinux_sdram_interface_bank1_ready)) | (((builder_soclinux_roundrobin2_grant == 1'd0) & ((main_soclinux_port_cmd_payload_addr[9:7] == 2'd2) & (~(((((((builder_soclinux_locked2 | (main_soclinux_sdram_interface_bank0_lock & (builder_soclinux_roundrobin0_grant == 1'd0))) | (main_soclinux_sdram_interface_bank1_lock & (builder_soclinux_roundrobin1_grant == 1'd0))) | (main_soclinux_sdram_interface_bank3_lock & (builder_soclinux_roundrobin3_grant == 1'd0))) | (main_soclinux_sdram_interface_bank4_lock & (builder_soclinux_roundrobin4_grant == 1'd0))) | (main_soclinux_sdram_interface_bank5_lock & (builder_soclinux_roundrobin5_grant == 1'd0))) | (main_soclinux_sdram_interface_bank6_lock & (builder_soclinux_roundrobin6_grant == 1'd0))) | (main_soclinux_sdram_interface_bank7_lock & (builder_soclinux_roundrobin7_grant == 1'd0)))))) & main_soclinux_sdram_interface_bank2_ready)) | (((builder_soclinux_roundrobin3_grant == 1'd0) & ((main_soclinux_port_cmd_payload_addr[9:7] == 2'd3) & (~(((((((builder_soclinux_locked3 | (main_soclinux_sdram_interface_bank0_lock & (builder_soclinux_roundrobin0_grant == 1'd0))) | (main_soclinux_sdram_interface_bank1_lock & (builder_soclinux_roundrobin1_grant == 1'd0))) | (main_soclinux_sdram_interface_bank2_lock & (builder_soclinux_roundrobin2_grant == 1'd0))) | (main_soclinux_sdram_interface_bank4_lock & (builder_soclinux_roundrobin4_grant == 1'd0))) | (main_soclinux_sdram_interface_bank5_lock & (builder_soclinux_roundrobin5_grant == 1'd0))) | (main_soclinux_sdram_interface_bank6_lock & (builder_soclinux_roundrobin6_grant == 1'd0))) | (main_soclinux_sdram_interface_bank7_lock & (builder_soclinux_roundrobin7_grant == 1'd0)))))) & main_soclinux_sdram_interface_bank3_ready)) | (((builder_soclinux_roundrobin4_grant == 1'd0) & ((main_soclinux_port_cmd_payload_addr[9:7] == 3'd4) & (~(((((((builder_soclinux_locked4 | (main_soclinux_sdram_interface_bank0_lock & (builder_soclinux_roundrobin0_grant == 1'd0))) | (main_soclinux_sdram_interface_bank1_lock & (builder_soclinux_roundrobin1_grant == 1'd0))) | (main_soclinux_sdram_interface_bank2_lock & (builder_soclinux_roundrobin2_grant == 1'd0))) | (main_soclinux_sdram_interface_bank3_lock & (builder_soclinux_roundrobin3_grant == 1'd0))) | (main_soclinux_sdram_interface_bank5_lock & (builder_soclinux_roundrobin5_grant == 1'd0))) | (main_soclinux_sdram_interface_bank6_lock & (builder_soclinux_roundrobin6_grant == 1'd0))) | (main_soclinux_sdram_interface_bank7_lock & (builder_soclinux_roundrobin7_grant == 1'd0)))))) & main_soclinux_sdram_interface_bank4_ready)) | (((builder_soclinux_roundrobin5_grant == 1'd0) & ((main_soclinux_port_cmd_payload_addr[9:7] == 3'd5) & (~(((((((builder_soclinux_locked5 | (main_soclinux_sdram_interface_bank0_lock & (builder_soclinux_roundrobin0_grant == 1'd0))) | (main_soclinux_sdram_interface_bank1_lock & (builder_soclinux_roundrobin1_grant == 1'd0))) | (main_soclinux_sdram_interface_bank2_lock & (builder_soclinux_roundrobin2_grant == 1'd0))) | (main_soclinux_sdram_interface_bank3_lock & (builder_soclinux_roundrobin3_grant == 1'd0))) | (main_soclinux_sdram_interface_bank4_lock & (builder_soclinux_roundrobin4_grant == 1'd0))) | (main_soclinux_sdram_interface_bank6_lock & (builder_soclinux_roundrobin6_grant == 1'd0))) | (main_soclinux_sdram_interface_bank7_lock & (builder_soclinux_roundrobin7_grant == 1'd0)))))) & main_soclinux_sdram_interface_bank5_ready)) | (((builder_soclinux_roundrobin6_grant == 1'd0) & ((main_soclinux_port_cmd_payload_addr[9:7] == 3'd6) & (~(((((((builder_soclinux_locked6 | (main_soclinux_sdram_interface_bank0_lock & (builder_soclinux_roundrobin0_grant == 1'd0))) | (main_soclinux_sdram_interface_bank1_lock & (builder_soclinux_roundrobin1_grant == 1'd0))) | (main_soclinux_sdram_interface_bank2_lock & (builder_soclinux_roundrobin2_grant == 1'd0))) | (main_soclinux_sdram_interface_bank3_lock & (builder_soclinux_roundrobin3_grant == 1'd0))) | (main_soclinux_sdram_interface_bank4_lock & (builder_soclinux_roundrobin4_grant == 1'd0))) | (main_soclinux_sdram_interface_bank5_lock & (builder_soclinux_roundrobin5_grant == 1'd0))) | (main_soclinux_sdram_interface_bank7_lock & (builder_soclinux_roundrobin7_grant == 1'd0)))))) & main_soclinux_sdram_interface_bank6_ready)) | (((builder_soclinux_roundrobin7_grant == 1'd0) & ((main_soclinux_port_cmd_payload_addr[9:7] == 3'd7) & (~(((((((builder_soclinux_locked7 | (main_soclinux_sdram_interface_bank0_lock & (builder_soclinux_roundrobin0_grant == 1'd0))) | (main_soclinux_sdram_interface_bank1_lock & (builder_soclinux_roundrobin1_grant == 1'd0))) | (main_soclinux_sdram_interface_bank2_lock & (builder_soclinux_roundrobin2_grant == 1'd0))) | (main_soclinux_sdram_interface_bank3_lock & (builder_soclinux_roundrobin3_grant == 1'd0))) | (main_soclinux_sdram_interface_bank4_lock & (builder_soclinux_roundrobin4_grant == 1'd0))) | (main_soclinux_sdram_interface_bank5_lock & (builder_soclinux_roundrobin5_grant == 1'd0))) | (main_soclinux_sdram_interface_bank6_lock & (builder_soclinux_roundrobin6_grant == 1'd0)))))) & main_soclinux_sdram_interface_bank7_ready));
assign main_soclinux_port_wdata_ready = builder_soclinux_new_master_wdata_ready1;
assign main_soclinux_port_rdata_valid = builder_soclinux_new_master_rdata_valid9;
always @(*) begin
    main_soclinux_sdram_interface_wdata <= 256'd0;
    main_soclinux_sdram_interface_wdata_we <= 32'd0;
    case ({builder_soclinux_new_master_wdata_ready1})
        1'd1: begin
            main_soclinux_sdram_interface_wdata <= main_soclinux_port_wdata_payload_data;
            main_soclinux_sdram_interface_wdata_we <= main_soclinux_port_wdata_payload_we;
        end
        default: begin
            main_soclinux_sdram_interface_wdata <= 1'd0;
            main_soclinux_sdram_interface_wdata_we <= 1'd0;
        end
    endcase
end
assign main_soclinux_port_rdata_payload_data = main_soclinux_sdram_interface_rdata;
assign builder_soclinux_roundrobin0_grant = 1'd0;
assign builder_soclinux_roundrobin1_grant = 1'd0;
assign builder_soclinux_roundrobin2_grant = 1'd0;
assign builder_soclinux_roundrobin3_grant = 1'd0;
assign builder_soclinux_roundrobin4_grant = 1'd0;
assign builder_soclinux_roundrobin5_grant = 1'd0;
assign builder_soclinux_roundrobin6_grant = 1'd0;
assign builder_soclinux_roundrobin7_grant = 1'd0;
assign main_soclinux_data_port_adr = main_soclinux_wb_sdram_adr[10:3];
always @(*) begin
    main_soclinux_data_port_we <= 32'd0;
    main_soclinux_data_port_dat_w <= 256'd0;
    if (main_soclinux_write_from_slave) begin
        main_soclinux_data_port_dat_w <= main_soclinux_interface_dat_r;
        main_soclinux_data_port_we <= {32{1'd1}};
    end else begin
        main_soclinux_data_port_dat_w <= {8{main_soclinux_wb_sdram_dat_w}};
        if ((((main_soclinux_wb_sdram_cyc & main_soclinux_wb_sdram_stb) & main_soclinux_wb_sdram_we) & main_soclinux_wb_sdram_ack)) begin
            main_soclinux_data_port_we <= {({4{(main_soclinux_wb_sdram_adr[2:0] == 3'd7)}} & main_soclinux_wb_sdram_sel), ({4{(main_soclinux_wb_sdram_adr[2:0] == 3'd6)}} & main_soclinux_wb_sdram_sel), ({4{(main_soclinux_wb_sdram_adr[2:0] == 3'd5)}} & main_soclinux_wb_sdram_sel), ({4{(main_soclinux_wb_sdram_adr[2:0] == 3'd4)}} & main_soclinux_wb_sdram_sel), ({4{(main_soclinux_wb_sdram_adr[2:0] == 2'd3)}} & main_soclinux_wb_sdram_sel), ({4{(main_soclinux_wb_sdram_adr[2:0] == 2'd2)}} & main_soclinux_wb_sdram_sel), ({4{(main_soclinux_wb_sdram_adr[2:0] == 1'd1)}} & main_soclinux_wb_sdram_sel), ({4{(main_soclinux_wb_sdram_adr[2:0] == 1'd0)}} & main_soclinux_wb_sdram_sel)};
        end
    end
end
assign main_soclinux_interface_dat_w = main_soclinux_data_port_dat_r;
assign main_soclinux_interface_sel = 32'd4294967295;
always @(*) begin
    main_soclinux_wb_sdram_dat_r <= 32'd0;
    case (main_soclinux_adr_offset_r)
        1'd0: begin
            main_soclinux_wb_sdram_dat_r <= main_soclinux_data_port_dat_r[31:0];
        end
        1'd1: begin
            main_soclinux_wb_sdram_dat_r <= main_soclinux_data_port_dat_r[63:32];
        end
        2'd2: begin
            main_soclinux_wb_sdram_dat_r <= main_soclinux_data_port_dat_r[95:64];
        end
        2'd3: begin
            main_soclinux_wb_sdram_dat_r <= main_soclinux_data_port_dat_r[127:96];
        end
        3'd4: begin
            main_soclinux_wb_sdram_dat_r <= main_soclinux_data_port_dat_r[159:128];
        end
        3'd5: begin
            main_soclinux_wb_sdram_dat_r <= main_soclinux_data_port_dat_r[191:160];
        end
        3'd6: begin
            main_soclinux_wb_sdram_dat_r <= main_soclinux_data_port_dat_r[223:192];
        end
        default: begin
            main_soclinux_wb_sdram_dat_r <= main_soclinux_data_port_dat_r[255:224];
        end
    endcase
end
assign {main_soclinux_tag_do_dirty, main_soclinux_tag_do_tag} = main_soclinux_tag_port_dat_r;
assign main_soclinux_tag_port_dat_w = {main_soclinux_tag_di_dirty, main_soclinux_tag_di_tag};
assign main_soclinux_tag_port_adr = main_soclinux_wb_sdram_adr[10:3];
assign main_soclinux_tag_di_tag = main_soclinux_wb_sdram_adr[29:11];
assign main_soclinux_interface_adr = {main_soclinux_tag_do_tag, main_soclinux_wb_sdram_adr[10:3]};
always @(*) begin
    main_soclinux_interface_stb <= 1'd0;
    main_soclinux_interface_we <= 1'd0;
    main_soclinux_tag_di_dirty <= 1'd0;
    main_soclinux_wb_sdram_ack <= 1'd0;
    main_soclinux_word_clr <= 1'd0;
    main_soclinux_word_inc <= 1'd0;
    main_soclinux_write_from_slave <= 1'd0;
    builder_soclinux_fullmemorywe_next_state <= 2'd0;
    main_soclinux_tag_port_we <= 1'd0;
    main_soclinux_interface_cyc <= 1'd0;
    builder_soclinux_fullmemorywe_next_state <= builder_soclinux_fullmemorywe_state;
    case (builder_soclinux_fullmemorywe_state)
        1'd1: begin
            main_soclinux_word_clr <= 1'd1;
            if ((main_soclinux_tag_do_tag == main_soclinux_wb_sdram_adr[29:11])) begin
                main_soclinux_wb_sdram_ack <= 1'd1;
                if (main_soclinux_wb_sdram_we) begin
                    main_soclinux_tag_di_dirty <= 1'd1;
                    main_soclinux_tag_port_we <= 1'd1;
                end
                builder_soclinux_fullmemorywe_next_state <= 1'd0;
            end else begin
                if (main_soclinux_tag_do_dirty) begin
                    builder_soclinux_fullmemorywe_next_state <= 2'd2;
                end else begin
                    main_soclinux_tag_port_we <= 1'd1;
                    main_soclinux_word_clr <= 1'd1;
                    builder_soclinux_fullmemorywe_next_state <= 2'd3;
                end
            end
        end
        2'd2: begin
            main_soclinux_interface_stb <= 1'd1;
            main_soclinux_interface_cyc <= 1'd1;
            main_soclinux_interface_we <= 1'd1;
            if (main_soclinux_interface_ack) begin
                main_soclinux_word_inc <= 1'd1;
                if (1'd1) begin
                    main_soclinux_tag_port_we <= 1'd1;
                    main_soclinux_word_clr <= 1'd1;
                    builder_soclinux_fullmemorywe_next_state <= 2'd3;
                end
            end
        end
        2'd3: begin
            main_soclinux_interface_stb <= 1'd1;
            main_soclinux_interface_cyc <= 1'd1;
            main_soclinux_interface_we <= 1'd0;
            if (main_soclinux_interface_ack) begin
                main_soclinux_write_from_slave <= 1'd1;
                main_soclinux_word_inc <= 1'd1;
                if (1'd1) begin
                    builder_soclinux_fullmemorywe_next_state <= 1'd1;
                end else begin
                    builder_soclinux_fullmemorywe_next_state <= 2'd3;
                end
            end
        end
        default: begin
            if ((main_soclinux_wb_sdram_cyc & main_soclinux_wb_sdram_stb)) begin
                builder_soclinux_fullmemorywe_next_state <= 1'd1;
            end
        end
    endcase
end
assign main_soclinux_port_cmd_payload_addr = (main_soclinux_interface_adr - 26'd33554432);
assign main_soclinux_port_cmd_payload_we = main_soclinux_interface_we;
assign main_soclinux_port_cmd_last = (~main_soclinux_interface_we);
assign main_soclinux_port_flush = (~main_soclinux_interface_cyc);
always @(*) begin
    main_soclinux_port_wdata_valid <= 1'd0;
    main_soclinux_port_wdata_valid <= (main_soclinux_interface_stb & main_soclinux_interface_we);
    if (1'd1) begin
        if ((~main_soclinux_is_ongoing)) begin
            main_soclinux_port_wdata_valid <= 1'd0;
        end
    end
end
assign main_soclinux_port_wdata_payload_data = main_soclinux_interface_dat_w;
assign main_soclinux_port_wdata_payload_we = main_soclinux_interface_sel;
assign main_soclinux_port_rdata_ready = 1'd1;
always @(*) begin
    main_soclinux_interface_ack <= 1'd0;
    main_soclinux_is_ongoing <= 1'd0;
    main_soclinux_aborted_litedramwishbone2native_next_value <= 1'd0;
    main_soclinux_interface_dat_r <= 256'd0;
    main_soclinux_aborted_litedramwishbone2native_next_value_ce <= 1'd0;
    main_soclinux_port_cmd_valid <= 1'd0;
    builder_soclinux_litedramwishbone2native_next_state <= 2'd0;
    builder_soclinux_litedramwishbone2native_next_state <= builder_soclinux_litedramwishbone2native_state;
    case (builder_soclinux_litedramwishbone2native_state)
        1'd1: begin
            main_soclinux_is_ongoing <= 1'd1;
            main_soclinux_aborted_litedramwishbone2native_next_value <= ((~main_soclinux_interface_cyc) | main_soclinux_aborted);
            main_soclinux_aborted_litedramwishbone2native_next_value_ce <= 1'd1;
            if ((main_soclinux_port_wdata_valid & main_soclinux_port_wdata_ready)) begin
                main_soclinux_interface_ack <= (main_soclinux_interface_cyc & (~main_soclinux_aborted));
                builder_soclinux_litedramwishbone2native_next_state <= 1'd0;
            end
        end
        2'd2: begin
            main_soclinux_aborted_litedramwishbone2native_next_value <= ((~main_soclinux_interface_cyc) | main_soclinux_aborted);
            main_soclinux_aborted_litedramwishbone2native_next_value_ce <= 1'd1;
            if (main_soclinux_port_rdata_valid) begin
                main_soclinux_interface_ack <= (main_soclinux_interface_cyc & (~main_soclinux_aborted));
                main_soclinux_interface_dat_r <= main_soclinux_port_rdata_payload_data;
                builder_soclinux_litedramwishbone2native_next_state <= 1'd0;
            end
        end
        default: begin
            main_soclinux_port_cmd_valid <= (main_soclinux_interface_cyc & main_soclinux_interface_stb);
            if (((main_soclinux_port_cmd_valid & main_soclinux_port_cmd_ready) & main_soclinux_interface_we)) begin
                builder_soclinux_litedramwishbone2native_next_state <= 1'd1;
            end
            if (((main_soclinux_port_cmd_valid & main_soclinux_port_cmd_ready) & (~main_soclinux_interface_we))) begin
                builder_soclinux_litedramwishbone2native_next_state <= 2'd2;
            end
            main_soclinux_aborted_litedramwishbone2native_next_value <= 1'd0;
            main_soclinux_aborted_litedramwishbone2native_next_value_ce <= 1'd1;
        end
    endcase
end
assign main_wait = (~main_done);
always @(*) begin
    main_leds <= 8'd0;
    if ((main_mode == 1'd1)) begin
        main_leds <= main_storage;
    end else begin
        main_leds <= main_chaser;
    end
end
assign {user_led7, user_led6, user_led5, user_led4, user_led3, user_led2, user_led1, user_led0} = (main_leds ^ 1'd0);
assign main_done = (main_count == 1'd0);
assign card_detect_status0 = 1'd0;
assign sdpads_clk = ((((init_pads_out_payload_clk | cmdw_pads_out_payload_clk) | cmdr_pads_out_payload_clk) | dataw_pads_out_payload_clk) | datar_pads_out_payload_clk);
assign sdpads_cmd_oe = ((((init_pads_out_payload_cmd_oe | cmdw_pads_out_payload_cmd_oe) | cmdr_pads_out_payload_cmd_oe) | dataw_pads_out_payload_cmd_oe) | datar_pads_out_payload_cmd_oe);
assign sdpads_cmd_o = ((((init_pads_out_payload_cmd_o | cmdw_pads_out_payload_cmd_o) | cmdr_pads_out_payload_cmd_o) | dataw_pads_out_payload_cmd_o) | datar_pads_out_payload_cmd_o);
assign sdpads_data_oe = ((((init_pads_out_payload_data_oe | cmdw_pads_out_payload_data_oe) | cmdr_pads_out_payload_data_oe) | dataw_pads_out_payload_data_oe) | datar_pads_out_payload_data_oe);
assign sdpads_data_o = ((((init_pads_out_payload_data_o | cmdw_pads_out_payload_data_o) | cmdr_pads_out_payload_data_o) | dataw_pads_out_payload_data_o) | datar_pads_out_payload_data_o);
assign init_pads_out_ready = clocker_ce;
assign cmdw_pads_out_ready = clocker_ce;
assign cmdr_pads_out_ready = clocker_ce;
assign dataw_pads_out_ready = clocker_ce;
assign datar_pads_out_ready = clocker_ce;
assign clocker_clk_en = sdpads_clk;
assign init_pads_in_valid = sdpads_data_i_ce;
assign init_pads_in_payload_cmd_i = sdpads_cmd_i;
assign init_pads_in_payload_data_i = sdpads_data_i;
assign cmdw_pads_in_valid = sdpads_data_i_ce;
assign cmdw_pads_in_payload_cmd_i = sdpads_cmd_i;
assign cmdw_pads_in_payload_data_i = sdpads_data_i;
assign cmdr_pads_in_pads_in_valid = sdpads_data_i_ce;
assign cmdr_pads_in_pads_in_payload_cmd_i = sdpads_cmd_i;
assign cmdr_pads_in_pads_in_payload_data_i = sdpads_data_i;
assign dataw_pads_in_pads_in_valid = sdpads_data_i_ce;
assign dataw_pads_in_pads_in_payload_cmd_i = sdpads_cmd_i;
assign dataw_pads_in_pads_in_payload_data_i = sdpads_data_i;
assign datar_pads_in_pads_in_valid = sdpads_data_i_ce;
assign datar_pads_in_pads_in_payload_cmd_i = sdpads_cmd_i;
assign datar_pads_in_pads_in_payload_data_i = sdpads_data_i;
assign clocker_stop = (dataw_stop | datar_stop);
always @(*) begin
    clocker_clk1 <= 1'd0;
    case (clocker_storage)
        3'd4: begin
            clocker_clk1 <= clocker_clks[1];
        end
        4'd8: begin
            clocker_clk1 <= clocker_clks[2];
        end
        5'd16: begin
            clocker_clk1 <= clocker_clks[3];
        end
        6'd32: begin
            clocker_clk1 <= clocker_clks[4];
        end
        7'd64: begin
            clocker_clk1 <= clocker_clks[5];
        end
        8'd128: begin
            clocker_clk1 <= clocker_clks[6];
        end
        9'd256: begin
            clocker_clk1 <= clocker_clks[7];
        end
        default: begin
            clocker_clk1 <= clocker_clks[0];
        end
    endcase
end
assign clocker_ce = (clocker_clk1 & (~clocker_clk_d));
always @(*) begin
    clocker_ce_latched <= 1'd0;
    if (clocker_clk_d) begin
        clocker_ce_latched <= clocker_clk_en;
    end else begin
        clocker_ce_latched <= clocker_ce_delayed;
    end
end
assign clocker_clk0 = ((~clocker_clk1) & clocker_ce_latched);
always @(*) begin
    init_pads_out_payload_cmd_oe <= 1'd0;
    init_pads_out_payload_data_o <= 4'd0;
    init_pads_out_payload_data_oe <= 1'd0;
    builder_soclinux_sdphyinit_next_state <= 1'd0;
    init_count_sdphyinit_next_value <= 8'd0;
    init_count_sdphyinit_next_value_ce <= 1'd0;
    init_pads_out_payload_clk <= 1'd0;
    init_pads_out_payload_cmd_o <= 1'd0;
    builder_soclinux_sdphyinit_next_state <= builder_soclinux_sdphyinit_state;
    case (builder_soclinux_sdphyinit_state)
        1'd1: begin
            init_pads_out_payload_clk <= 1'd1;
            init_pads_out_payload_cmd_oe <= 1'd1;
            init_pads_out_payload_cmd_o <= 1'd1;
            init_pads_out_payload_data_oe <= 1'd1;
            init_pads_out_payload_data_o <= 4'd15;
            if (init_pads_out_ready) begin
                init_count_sdphyinit_next_value <= (init_count + 1'd1);
                init_count_sdphyinit_next_value_ce <= 1'd1;
                if ((init_count == 7'd79)) begin
                    builder_soclinux_sdphyinit_next_state <= 1'd0;
                end
            end
        end
        default: begin
            init_count_sdphyinit_next_value <= 1'd0;
            init_count_sdphyinit_next_value_ce <= 1'd1;
            if (init_initialize_re) begin
                builder_soclinux_sdphyinit_next_state <= 1'd1;
            end
        end
    endcase
end
always @(*) begin
    builder_soclinux_sdphycmdw_next_state <= 2'd0;
    cmdw_count_sdphycmdw_next_value <= 8'd0;
    cmdw_count_sdphycmdw_next_value_ce <= 1'd0;
    cmdw_sink_ready <= 1'd0;
    cmdw_done <= 1'd0;
    cmdw_pads_out_payload_clk <= 1'd0;
    cmdw_pads_out_payload_cmd_o <= 1'd0;
    cmdw_pads_out_payload_cmd_oe <= 1'd0;
    builder_soclinux_sdphycmdw_next_state <= builder_soclinux_sdphycmdw_state;
    case (builder_soclinux_sdphycmdw_state)
        1'd1: begin
            cmdw_pads_out_payload_clk <= 1'd1;
            cmdw_pads_out_payload_cmd_oe <= 1'd1;
            case (cmdw_count)
                1'd0: begin
                    cmdw_pads_out_payload_cmd_o <= cmdw_sink_payload_data[7];
                end
                1'd1: begin
                    cmdw_pads_out_payload_cmd_o <= cmdw_sink_payload_data[6];
                end
                2'd2: begin
                    cmdw_pads_out_payload_cmd_o <= cmdw_sink_payload_data[5];
                end
                2'd3: begin
                    cmdw_pads_out_payload_cmd_o <= cmdw_sink_payload_data[4];
                end
                3'd4: begin
                    cmdw_pads_out_payload_cmd_o <= cmdw_sink_payload_data[3];
                end
                3'd5: begin
                    cmdw_pads_out_payload_cmd_o <= cmdw_sink_payload_data[2];
                end
                3'd6: begin
                    cmdw_pads_out_payload_cmd_o <= cmdw_sink_payload_data[1];
                end
                3'd7: begin
                    cmdw_pads_out_payload_cmd_o <= cmdw_sink_payload_data[0];
                end
            endcase
            if (cmdw_pads_out_ready) begin
                cmdw_count_sdphycmdw_next_value <= (cmdw_count + 1'd1);
                cmdw_count_sdphycmdw_next_value_ce <= 1'd1;
                if ((cmdw_count == 3'd7)) begin
                    if ((cmdw_sink_last & (cmdw_sink_payload_cmd_type == 1'd0))) begin
                        builder_soclinux_sdphycmdw_next_state <= 2'd2;
                    end else begin
                        cmdw_sink_ready <= 1'd1;
                        builder_soclinux_sdphycmdw_next_state <= 1'd0;
                    end
                end
            end
        end
        2'd2: begin
            cmdw_pads_out_payload_clk <= 1'd1;
            cmdw_pads_out_payload_cmd_oe <= 1'd1;
            cmdw_pads_out_payload_cmd_o <= 1'd1;
            if (cmdw_pads_out_ready) begin
                cmdw_count_sdphycmdw_next_value <= (cmdw_count + 1'd1);
                cmdw_count_sdphycmdw_next_value_ce <= 1'd1;
                if ((cmdw_count == 3'd7)) begin
                    cmdw_sink_ready <= 1'd1;
                    builder_soclinux_sdphycmdw_next_state <= 1'd0;
                end
            end
        end
        default: begin
            cmdw_count_sdphycmdw_next_value <= 1'd0;
            cmdw_count_sdphycmdw_next_value_ce <= 1'd1;
            if ((cmdw_sink_valid & cmdw_pads_out_ready)) begin
                builder_soclinux_sdphycmdw_next_state <= 1'd1;
            end else begin
                cmdw_done <= 1'd1;
            end
        end
    endcase
end
assign cmdr_cmdr_pads_in_valid = cmdr_pads_in_pads_in_valid;
assign cmdr_pads_in_pads_in_ready = cmdr_cmdr_pads_in_ready;
assign cmdr_cmdr_pads_in_first = cmdr_pads_in_pads_in_first;
assign cmdr_cmdr_pads_in_last = cmdr_pads_in_pads_in_last;
assign cmdr_cmdr_pads_in_payload_clk = cmdr_pads_in_pads_in_payload_clk;
assign cmdr_cmdr_pads_in_payload_cmd_i = cmdr_pads_in_pads_in_payload_cmd_i;
assign cmdr_cmdr_pads_in_payload_cmd_o = cmdr_pads_in_pads_in_payload_cmd_o;
assign cmdr_cmdr_pads_in_payload_cmd_oe = cmdr_pads_in_pads_in_payload_cmd_oe;
assign cmdr_cmdr_pads_in_payload_data_i = cmdr_pads_in_pads_in_payload_data_i;
assign cmdr_cmdr_pads_in_payload_data_o = cmdr_pads_in_pads_in_payload_data_o;
assign cmdr_cmdr_pads_in_payload_data_oe = cmdr_pads_in_pads_in_payload_data_oe;
assign cmdr_cmdr_pads_in_payload_data_i_ce = cmdr_pads_in_pads_in_payload_data_i_ce;
assign cmdr_cmdr_start = (cmdr_cmdr_pads_in_payload_cmd_i == 1'd0);
assign cmdr_cmdr_converter_converter_sink_valid = (cmdr_cmdr_pads_in_valid & (cmdr_cmdr_start | cmdr_cmdr_run));
assign cmdr_cmdr_converter_converter_sink_payload_data = cmdr_cmdr_pads_in_payload_cmd_i;
assign cmdr_cmdr_buf_sink_sink_valid = cmdr_cmdr_converter_source_source_valid;
assign cmdr_cmdr_converter_source_source_ready = cmdr_cmdr_buf_sink_sink_ready;
assign cmdr_cmdr_buf_sink_sink_first = cmdr_cmdr_converter_source_source_first;
assign cmdr_cmdr_buf_sink_sink_last = cmdr_cmdr_converter_source_source_last;
assign cmdr_cmdr_buf_sink_sink_payload_data = cmdr_cmdr_converter_source_source_payload_data;
assign cmdr_cmdr_source_valid = cmdr_cmdr_buf_source_source_valid;
assign cmdr_cmdr_buf_source_source_ready = cmdr_cmdr_source_ready;
assign cmdr_cmdr_source_first = cmdr_cmdr_buf_source_source_first;
assign cmdr_cmdr_source_last = cmdr_cmdr_buf_source_source_last;
assign cmdr_cmdr_source_payload_data = cmdr_cmdr_buf_source_source_payload_data;
assign cmdr_cmdr_converter_source_source_valid = cmdr_cmdr_converter_converter_source_valid;
assign cmdr_cmdr_converter_converter_source_ready = cmdr_cmdr_converter_source_source_ready;
assign cmdr_cmdr_converter_source_source_first = cmdr_cmdr_converter_converter_source_first;
assign cmdr_cmdr_converter_source_source_last = cmdr_cmdr_converter_converter_source_last;
assign cmdr_cmdr_converter_source_source_payload_data = cmdr_cmdr_converter_converter_source_payload_data;
assign cmdr_cmdr_converter_converter_sink_ready = ((~cmdr_cmdr_converter_converter_strobe_all) | cmdr_cmdr_converter_converter_source_ready);
assign cmdr_cmdr_converter_converter_source_valid = cmdr_cmdr_converter_converter_strobe_all;
assign cmdr_cmdr_converter_converter_load_part = (cmdr_cmdr_converter_converter_sink_valid & cmdr_cmdr_converter_converter_sink_ready);
assign cmdr_cmdr_buf_pipe_valid_sink_ready = ((~cmdr_cmdr_buf_pipe_valid_source_valid) | cmdr_cmdr_buf_pipe_valid_source_ready);
assign cmdr_cmdr_buf_pipe_valid_sink_valid = cmdr_cmdr_buf_sink_sink_valid;
assign cmdr_cmdr_buf_sink_sink_ready = cmdr_cmdr_buf_pipe_valid_sink_ready;
assign cmdr_cmdr_buf_pipe_valid_sink_first = cmdr_cmdr_buf_sink_sink_first;
assign cmdr_cmdr_buf_pipe_valid_sink_last = cmdr_cmdr_buf_sink_sink_last;
assign cmdr_cmdr_buf_pipe_valid_sink_payload_data = cmdr_cmdr_buf_sink_sink_payload_data;
assign cmdr_cmdr_buf_source_source_valid = cmdr_cmdr_buf_pipe_valid_source_valid;
assign cmdr_cmdr_buf_pipe_valid_source_ready = cmdr_cmdr_buf_source_source_ready;
assign cmdr_cmdr_buf_source_source_first = cmdr_cmdr_buf_pipe_valid_source_first;
assign cmdr_cmdr_buf_source_source_last = cmdr_cmdr_buf_pipe_valid_source_last;
assign cmdr_cmdr_buf_source_source_payload_data = cmdr_cmdr_buf_pipe_valid_source_payload_data;
always @(*) begin
    cmdr_source_source_payload_status <= 3'd0;
    builder_soclinux_sdphycmdr_next_state <= 3'd0;
    cmdr_timeout_sdphycmdr_next_value0 <= 32'd0;
    cmdr_timeout_sdphycmdr_next_value_ce0 <= 1'd0;
    cmdr_count_sdphycmdr_next_value1 <= 8'd0;
    cmdr_count_sdphycmdr_next_value_ce1 <= 1'd0;
    cmdr_busy_sdphycmdr_next_value2 <= 1'd0;
    cmdr_busy_sdphycmdr_next_value_ce2 <= 1'd0;
    cmdr_pads_out_payload_clk <= 1'd0;
    cmdr_cmdr_reset_sdphycmdr_next_value3 <= 1'd0;
    cmdr_pads_out_payload_cmd_o <= 1'd0;
    cmdr_cmdr_reset_sdphycmdr_next_value_ce3 <= 1'd0;
    cmdr_pads_out_payload_cmd_oe <= 1'd0;
    cmdr_cmdr_source_ready <= 1'd0;
    cmdr_sink_ready <= 1'd0;
    cmdr_source_source_valid <= 1'd0;
    cmdr_source_source_last <= 1'd0;
    cmdr_source_source_payload_data <= 8'd0;
    builder_soclinux_sdphycmdr_next_state <= builder_soclinux_sdphycmdr_state;
    case (builder_soclinux_sdphycmdr_state)
        1'd1: begin
            cmdr_pads_out_payload_clk <= 1'd1;
            cmdr_cmdr_reset_sdphycmdr_next_value3 <= 1'd0;
            cmdr_cmdr_reset_sdphycmdr_next_value_ce3 <= 1'd1;
            if (cmdr_cmdr_source_valid) begin
                builder_soclinux_sdphycmdr_next_state <= 2'd2;
            end
            cmdr_timeout_sdphycmdr_next_value0 <= (cmdr_timeout - 1'd1);
            cmdr_timeout_sdphycmdr_next_value_ce0 <= 1'd1;
            if ((cmdr_timeout == 1'd0)) begin
                builder_soclinux_sdphycmdr_next_state <= 3'd5;
            end
        end
        2'd2: begin
            cmdr_pads_out_payload_clk <= 1'd1;
            cmdr_source_source_valid <= cmdr_cmdr_source_valid;
            cmdr_source_source_payload_status <= 1'd0;
            cmdr_source_source_last <= (cmdr_count == (cmdr_sink_payload_length - 1'd1));
            cmdr_source_source_payload_data <= cmdr_cmdr_source_payload_data;
            if ((cmdr_cmdr_source_valid & cmdr_source_source_ready)) begin
                cmdr_cmdr_source_ready <= 1'd1;
                cmdr_count_sdphycmdr_next_value1 <= (cmdr_count + 1'd1);
                cmdr_count_sdphycmdr_next_value_ce1 <= 1'd1;
                if (cmdr_source_source_last) begin
                    cmdr_sink_ready <= 1'd1;
                    if ((cmdr_sink_payload_cmd_type == 2'd3)) begin
                        cmdr_source_source_valid <= 1'd0;
                        cmdr_timeout_sdphycmdr_next_value0 <= 28'd150000000;
                        cmdr_timeout_sdphycmdr_next_value_ce0 <= 1'd1;
                        builder_soclinux_sdphycmdr_next_state <= 2'd3;
                    end else begin
                        if ((cmdr_sink_payload_data_type == 1'd0)) begin
                            cmdr_count_sdphycmdr_next_value1 <= 1'd0;
                            cmdr_count_sdphycmdr_next_value_ce1 <= 1'd1;
                            builder_soclinux_sdphycmdr_next_state <= 3'd4;
                        end else begin
                            builder_soclinux_sdphycmdr_next_state <= 1'd0;
                        end
                    end
                end
            end
            cmdr_timeout_sdphycmdr_next_value0 <= (cmdr_timeout - 1'd1);
            cmdr_timeout_sdphycmdr_next_value_ce0 <= 1'd1;
            if ((cmdr_timeout == 1'd0)) begin
                builder_soclinux_sdphycmdr_next_state <= 3'd5;
            end
        end
        2'd3: begin
            cmdr_pads_out_payload_clk <= 1'd1;
            if ((cmdr_pads_in_pads_in_valid & cmdr_pads_in_pads_in_payload_data_i[0])) begin
                cmdr_busy_sdphycmdr_next_value2 <= 1'd0;
                cmdr_busy_sdphycmdr_next_value_ce2 <= 1'd1;
            end
            if ((~cmdr_busy)) begin
                cmdr_source_source_valid <= 1'd1;
                cmdr_source_source_last <= 1'd1;
                cmdr_source_source_payload_status <= 1'd0;
                if (cmdr_source_source_ready) begin
                    cmdr_count_sdphycmdr_next_value1 <= 1'd0;
                    cmdr_count_sdphycmdr_next_value_ce1 <= 1'd1;
                    builder_soclinux_sdphycmdr_next_state <= 3'd4;
                end
            end
            cmdr_timeout_sdphycmdr_next_value0 <= (cmdr_timeout - 1'd1);
            cmdr_timeout_sdphycmdr_next_value_ce0 <= 1'd1;
            if ((cmdr_timeout == 1'd0)) begin
                builder_soclinux_sdphycmdr_next_state <= 3'd5;
            end
        end
        3'd4: begin
            cmdr_pads_out_payload_clk <= 1'd1;
            cmdr_pads_out_payload_cmd_oe <= 1'd1;
            cmdr_pads_out_payload_cmd_o <= 1'd1;
            if (cmdr_pads_out_ready) begin
                cmdr_count_sdphycmdr_next_value1 <= (cmdr_count + 1'd1);
                cmdr_count_sdphycmdr_next_value_ce1 <= 1'd1;
                if ((cmdr_count == 3'd7)) begin
                    builder_soclinux_sdphycmdr_next_state <= 1'd0;
                end
            end
        end
        3'd5: begin
            cmdr_sink_ready <= 1'd1;
            cmdr_source_source_valid <= 1'd1;
            cmdr_source_source_last <= 1'd1;
            cmdr_source_source_payload_status <= 1'd1;
            if (cmdr_source_source_ready) begin
                builder_soclinux_sdphycmdr_next_state <= 1'd0;
            end
        end
        default: begin
            cmdr_timeout_sdphycmdr_next_value0 <= 28'd150000000;
            cmdr_timeout_sdphycmdr_next_value_ce0 <= 1'd1;
            cmdr_count_sdphycmdr_next_value1 <= 1'd0;
            cmdr_count_sdphycmdr_next_value_ce1 <= 1'd1;
            cmdr_busy_sdphycmdr_next_value2 <= 1'd1;
            cmdr_busy_sdphycmdr_next_value_ce2 <= 1'd1;
            if (((cmdr_sink_valid & cmdr_pads_out_ready) & cmdw_done)) begin
                cmdr_cmdr_reset_sdphycmdr_next_value3 <= 1'd1;
                cmdr_cmdr_reset_sdphycmdr_next_value_ce3 <= 1'd1;
                builder_soclinux_sdphycmdr_next_state <= 1'd1;
            end
        end
    endcase
end
assign dataw_accepted0 = dataw_accepted1;
assign dataw_crc_error0 = dataw_crc_error1;
assign dataw_write_error0 = dataw_write_error1;
assign dataw_crc_pads_in_valid = dataw_pads_in_pads_in_valid;
assign dataw_crc_pads_in_ready = dataw_pads_in_pads_in_ready;
assign dataw_crc_pads_in_first = dataw_pads_in_pads_in_first;
assign dataw_crc_pads_in_last = dataw_pads_in_pads_in_last;
assign dataw_crc_pads_in_payload_clk = dataw_pads_in_pads_in_payload_clk;
assign dataw_crc_pads_in_payload_cmd_i = dataw_pads_in_pads_in_payload_cmd_i;
assign dataw_crc_pads_in_payload_cmd_o = dataw_pads_in_pads_in_payload_cmd_o;
assign dataw_crc_pads_in_payload_cmd_oe = dataw_pads_in_pads_in_payload_cmd_oe;
assign dataw_crc_pads_in_payload_data_i = dataw_pads_in_pads_in_payload_data_i;
assign dataw_crc_pads_in_payload_data_o = dataw_pads_in_pads_in_payload_data_o;
assign dataw_crc_pads_in_payload_data_oe = dataw_pads_in_pads_in_payload_data_oe;
assign dataw_crc_pads_in_payload_data_i_ce = dataw_pads_in_pads_in_payload_data_i_ce;
assign dataw_crc_start = (dataw_crc_pads_in_payload_data_i[0] == 1'd0);
assign dataw_crc_converter_converter_sink_valid = (dataw_crc_pads_in_valid & dataw_crc_run);
assign dataw_crc_converter_converter_sink_payload_data = dataw_crc_pads_in_payload_data_i[0];
assign dataw_crc_buf_sink_sink_valid = dataw_crc_converter_source_source_valid;
assign dataw_crc_converter_source_source_ready = dataw_crc_buf_sink_sink_ready;
assign dataw_crc_buf_sink_sink_first = dataw_crc_converter_source_source_first;
assign dataw_crc_buf_sink_sink_last = dataw_crc_converter_source_source_last;
assign dataw_crc_buf_sink_sink_payload_data = dataw_crc_converter_source_source_payload_data;
assign dataw_crc_source_valid = dataw_crc_buf_source_source_valid;
assign dataw_crc_buf_source_source_ready = dataw_crc_source_ready;
assign dataw_crc_source_first = dataw_crc_buf_source_source_first;
assign dataw_crc_source_last = dataw_crc_buf_source_source_last;
assign dataw_crc_source_payload_data = dataw_crc_buf_source_source_payload_data;
assign dataw_crc_converter_source_source_valid = dataw_crc_converter_converter_source_valid;
assign dataw_crc_converter_converter_source_ready = dataw_crc_converter_source_source_ready;
assign dataw_crc_converter_source_source_first = dataw_crc_converter_converter_source_first;
assign dataw_crc_converter_source_source_last = dataw_crc_converter_converter_source_last;
assign dataw_crc_converter_source_source_payload_data = dataw_crc_converter_converter_source_payload_data;
assign dataw_crc_converter_converter_sink_ready = ((~dataw_crc_converter_converter_strobe_all) | dataw_crc_converter_converter_source_ready);
assign dataw_crc_converter_converter_source_valid = dataw_crc_converter_converter_strobe_all;
assign dataw_crc_converter_converter_load_part = (dataw_crc_converter_converter_sink_valid & dataw_crc_converter_converter_sink_ready);
assign dataw_crc_buf_pipe_valid_sink_ready = ((~dataw_crc_buf_pipe_valid_source_valid) | dataw_crc_buf_pipe_valid_source_ready);
assign dataw_crc_buf_pipe_valid_sink_valid = dataw_crc_buf_sink_sink_valid;
assign dataw_crc_buf_sink_sink_ready = dataw_crc_buf_pipe_valid_sink_ready;
assign dataw_crc_buf_pipe_valid_sink_first = dataw_crc_buf_sink_sink_first;
assign dataw_crc_buf_pipe_valid_sink_last = dataw_crc_buf_sink_sink_last;
assign dataw_crc_buf_pipe_valid_sink_payload_data = dataw_crc_buf_sink_sink_payload_data;
assign dataw_crc_buf_source_source_valid = dataw_crc_buf_pipe_valid_source_valid;
assign dataw_crc_buf_pipe_valid_source_ready = dataw_crc_buf_source_source_ready;
assign dataw_crc_buf_source_source_first = dataw_crc_buf_pipe_valid_source_first;
assign dataw_crc_buf_source_source_last = dataw_crc_buf_pipe_valid_source_last;
assign dataw_crc_buf_source_source_payload_data = dataw_crc_buf_pipe_valid_source_payload_data;
always @(*) begin
    dataw_pads_out_payload_cmd_o <= 1'd0;
    dataw_pads_out_payload_cmd_oe <= 1'd0;
    dataw_pads_out_payload_data_o <= 4'd0;
    dataw_pads_out_payload_data_oe <= 1'd0;
    dataw_sink_ready <= 1'd0;
    dataw_crc_reset <= 1'd0;
    builder_soclinux_sdphydataw_next_state <= 3'd0;
    dataw_accepted1_sdphydataw_next_value0 <= 1'd0;
    dataw_accepted1_sdphydataw_next_value_ce0 <= 1'd0;
    dataw_stop <= 1'd0;
    dataw_crc_error1_sdphydataw_next_value1 <= 1'd0;
    dataw_crc_error1_sdphydataw_next_value_ce1 <= 1'd0;
    dataw_write_error1_sdphydataw_next_value2 <= 1'd0;
    dataw_write_error1_sdphydataw_next_value_ce2 <= 1'd0;
    dataw_count_sdphydataw_next_value3 <= 8'd0;
    dataw_count_sdphydataw_next_value_ce3 <= 1'd0;
    dataw_pads_out_payload_clk <= 1'd0;
    builder_soclinux_sdphydataw_next_state <= builder_soclinux_sdphydataw_state;
    case (builder_soclinux_sdphydataw_state)
        1'd1: begin
            dataw_pads_out_payload_clk <= 1'd1;
            dataw_pads_out_payload_cmd_oe <= 1'd1;
            dataw_pads_out_payload_cmd_o <= 1'd1;
            if (dataw_pads_out_ready) begin
                dataw_count_sdphydataw_next_value3 <= (dataw_count + 1'd1);
                dataw_count_sdphydataw_next_value_ce3 <= 1'd1;
                if ((dataw_count == 3'd7)) begin
                    dataw_count_sdphydataw_next_value3 <= 1'd0;
                    dataw_count_sdphydataw_next_value_ce3 <= 1'd1;
                    builder_soclinux_sdphydataw_next_state <= 2'd2;
                end
            end
        end
        2'd2: begin
            dataw_pads_out_payload_clk <= 1'd1;
            dataw_pads_out_payload_data_oe <= 1'd1;
            dataw_pads_out_payload_data_o <= 1'd0;
            if (dataw_pads_out_ready) begin
                builder_soclinux_sdphydataw_next_state <= 2'd3;
            end
        end
        2'd3: begin
            dataw_stop <= (~dataw_sink_valid);
            dataw_pads_out_payload_clk <= 1'd1;
            dataw_pads_out_payload_data_oe <= 1'd1;
            case (dataw_count)
                1'd0: begin
                    dataw_pads_out_payload_data_o <= dataw_sink_payload_data[7:4];
                end
                1'd1: begin
                    dataw_pads_out_payload_data_o <= dataw_sink_payload_data[3:0];
                end
            endcase
            if (dataw_pads_out_ready) begin
                dataw_count_sdphydataw_next_value3 <= (dataw_count + 1'd1);
                dataw_count_sdphydataw_next_value_ce3 <= 1'd1;
                if ((dataw_count == 1'd1)) begin
                    dataw_count_sdphydataw_next_value3 <= 1'd0;
                    dataw_count_sdphydataw_next_value_ce3 <= 1'd1;
                    if (dataw_sink_last) begin
                        builder_soclinux_sdphydataw_next_state <= 3'd4;
                    end else begin
                        dataw_sink_ready <= 1'd1;
                    end
                end
            end
        end
        3'd4: begin
            dataw_pads_out_payload_clk <= 1'd1;
            dataw_pads_out_payload_data_oe <= 1'd1;
            dataw_pads_out_payload_data_o <= 4'd15;
            if (dataw_pads_out_ready) begin
                dataw_crc_reset <= 1'd1;
                builder_soclinux_sdphydataw_next_state <= 3'd5;
            end
        end
        3'd5: begin
            dataw_pads_out_payload_clk <= 1'd1;
            if (dataw_crc_source_valid) begin
                dataw_accepted1_sdphydataw_next_value0 <= (dataw_crc_source_payload_data[7:5] == 2'd2);
                dataw_accepted1_sdphydataw_next_value_ce0 <= 1'd1;
                dataw_crc_error1_sdphydataw_next_value1 <= (dataw_crc_source_payload_data[7:5] == 3'd5);
                dataw_crc_error1_sdphydataw_next_value_ce1 <= 1'd1;
                dataw_write_error1_sdphydataw_next_value2 <= (dataw_crc_source_payload_data[7:5] == 3'd6);
                dataw_write_error1_sdphydataw_next_value_ce2 <= 1'd1;
                builder_soclinux_sdphydataw_next_state <= 3'd6;
            end
        end
        3'd6: begin
            dataw_pads_out_payload_clk <= 1'd1;
            if ((dataw_pads_in_pads_in_valid & dataw_pads_in_pads_in_payload_data_i[0])) begin
                dataw_sink_ready <= 1'd1;
                builder_soclinux_sdphydataw_next_state <= 1'd0;
            end
        end
        default: begin
            dataw_accepted1_sdphydataw_next_value0 <= 1'd0;
            dataw_accepted1_sdphydataw_next_value_ce0 <= 1'd1;
            dataw_crc_error1_sdphydataw_next_value1 <= 1'd0;
            dataw_crc_error1_sdphydataw_next_value_ce1 <= 1'd1;
            dataw_write_error1_sdphydataw_next_value2 <= 1'd0;
            dataw_write_error1_sdphydataw_next_value_ce2 <= 1'd1;
            dataw_count_sdphydataw_next_value3 <= 1'd0;
            dataw_count_sdphydataw_next_value_ce3 <= 1'd1;
            if ((dataw_sink_valid & dataw_pads_out_ready)) begin
                builder_soclinux_sdphydataw_next_state <= 1'd1;
            end
        end
    endcase
end
assign datar_datar_pads_in_valid = datar_pads_in_pads_in_valid;
assign datar_pads_in_pads_in_ready = datar_datar_pads_in_ready;
assign datar_datar_pads_in_first = datar_pads_in_pads_in_first;
assign datar_datar_pads_in_last = datar_pads_in_pads_in_last;
assign datar_datar_pads_in_payload_clk = datar_pads_in_pads_in_payload_clk;
assign datar_datar_pads_in_payload_cmd_i = datar_pads_in_pads_in_payload_cmd_i;
assign datar_datar_pads_in_payload_cmd_o = datar_pads_in_pads_in_payload_cmd_o;
assign datar_datar_pads_in_payload_cmd_oe = datar_pads_in_pads_in_payload_cmd_oe;
assign datar_datar_pads_in_payload_data_i = datar_pads_in_pads_in_payload_data_i;
assign datar_datar_pads_in_payload_data_o = datar_pads_in_pads_in_payload_data_o;
assign datar_datar_pads_in_payload_data_oe = datar_pads_in_pads_in_payload_data_oe;
assign datar_datar_pads_in_payload_data_i_ce = datar_pads_in_pads_in_payload_data_i_ce;
assign datar_datar_start = (datar_datar_pads_in_payload_data_i[3:0] == 1'd0);
assign datar_datar_converter_converter_sink_valid = (datar_datar_pads_in_valid & datar_datar_run);
assign datar_datar_converter_converter_sink_payload_data = datar_datar_pads_in_payload_data_i[3:0];
assign datar_datar_buf_sink_sink_valid = datar_datar_converter_source_source_valid;
assign datar_datar_converter_source_source_ready = datar_datar_buf_sink_sink_ready;
assign datar_datar_buf_sink_sink_first = datar_datar_converter_source_source_first;
assign datar_datar_buf_sink_sink_last = datar_datar_converter_source_source_last;
assign datar_datar_buf_sink_sink_payload_data = datar_datar_converter_source_source_payload_data;
assign datar_datar_source_valid = datar_datar_buf_source_source_valid;
assign datar_datar_buf_source_source_ready = datar_datar_source_ready;
assign datar_datar_source_first = datar_datar_buf_source_source_first;
assign datar_datar_source_last = datar_datar_buf_source_source_last;
assign datar_datar_source_payload_data = datar_datar_buf_source_source_payload_data;
assign datar_datar_converter_source_source_valid = datar_datar_converter_converter_source_valid;
assign datar_datar_converter_converter_source_ready = datar_datar_converter_source_source_ready;
assign datar_datar_converter_source_source_first = datar_datar_converter_converter_source_first;
assign datar_datar_converter_source_source_last = datar_datar_converter_converter_source_last;
assign datar_datar_converter_source_source_payload_data = datar_datar_converter_converter_source_payload_data;
assign datar_datar_converter_converter_sink_ready = ((~datar_datar_converter_converter_strobe_all) | datar_datar_converter_converter_source_ready);
assign datar_datar_converter_converter_source_valid = datar_datar_converter_converter_strobe_all;
assign datar_datar_converter_converter_load_part = (datar_datar_converter_converter_sink_valid & datar_datar_converter_converter_sink_ready);
assign datar_datar_buf_pipe_valid_sink_ready = ((~datar_datar_buf_pipe_valid_source_valid) | datar_datar_buf_pipe_valid_source_ready);
assign datar_datar_buf_pipe_valid_sink_valid = datar_datar_buf_sink_sink_valid;
assign datar_datar_buf_sink_sink_ready = datar_datar_buf_pipe_valid_sink_ready;
assign datar_datar_buf_pipe_valid_sink_first = datar_datar_buf_sink_sink_first;
assign datar_datar_buf_pipe_valid_sink_last = datar_datar_buf_sink_sink_last;
assign datar_datar_buf_pipe_valid_sink_payload_data = datar_datar_buf_sink_sink_payload_data;
assign datar_datar_buf_source_source_valid = datar_datar_buf_pipe_valid_source_valid;
assign datar_datar_buf_pipe_valid_source_ready = datar_datar_buf_source_source_ready;
assign datar_datar_buf_source_source_first = datar_datar_buf_pipe_valid_source_first;
assign datar_datar_buf_source_source_last = datar_datar_buf_pipe_valid_source_last;
assign datar_datar_buf_source_source_payload_data = datar_datar_buf_pipe_valid_source_payload_data;
always @(*) begin
    datar_source_source_payload_status <= 3'd0;
    datar_stop <= 1'd0;
    builder_soclinux_sdphydatar_next_state <= 3'd0;
    datar_count_sdphydatar_next_value0 <= 10'd0;
    datar_count_sdphydatar_next_value_ce0 <= 1'd0;
    datar_timeout_sdphydatar_next_value1 <= 32'd0;
    datar_timeout_sdphydatar_next_value_ce1 <= 1'd0;
    datar_pads_out_payload_clk <= 1'd0;
    datar_datar_reset_sdphydatar_next_value2 <= 1'd0;
    datar_datar_reset_sdphydatar_next_value_ce2 <= 1'd0;
    datar_datar_source_ready <= 1'd0;
    datar_sink_ready <= 1'd0;
    datar_source_source_valid <= 1'd0;
    datar_source_source_first <= 1'd0;
    datar_source_source_last <= 1'd0;
    datar_source_source_payload_data <= 8'd0;
    builder_soclinux_sdphydatar_next_state <= builder_soclinux_sdphydatar_state;
    case (builder_soclinux_sdphydatar_state)
        1'd1: begin
            datar_pads_out_payload_clk <= 1'd1;
            datar_datar_reset_sdphydatar_next_value2 <= 1'd0;
            datar_datar_reset_sdphydatar_next_value_ce2 <= 1'd1;
            datar_timeout_sdphydatar_next_value1 <= (datar_timeout - 1'd1);
            datar_timeout_sdphydatar_next_value_ce1 <= 1'd1;
            if (datar_datar_source_valid) begin
                builder_soclinux_sdphydatar_next_state <= 2'd2;
            end
            datar_timeout_sdphydatar_next_value1 <= (datar_timeout - 1'd1);
            datar_timeout_sdphydatar_next_value_ce1 <= 1'd1;
            if ((datar_timeout == 1'd0)) begin
                datar_sink_ready <= 1'd1;
                builder_soclinux_sdphydatar_next_state <= 3'd4;
            end
        end
        2'd2: begin
            datar_pads_out_payload_clk <= 1'd1;
            datar_source_source_valid <= datar_datar_source_valid;
            datar_source_source_payload_status <= 1'd0;
            datar_source_source_first <= (datar_count == 1'd0);
            datar_source_source_last <= (datar_count == ((datar_sink_payload_block_length + 4'd8) - 1'd1));
            datar_source_source_payload_data <= datar_datar_source_payload_data;
            if (datar_source_source_valid) begin
                if (datar_source_source_ready) begin
                    datar_datar_source_ready <= 1'd1;
                    datar_count_sdphydatar_next_value0 <= (datar_count + 1'd1);
                    datar_count_sdphydatar_next_value_ce0 <= 1'd1;
                    if (datar_source_source_last) begin
                        datar_sink_ready <= 1'd1;
                        if (datar_sink_last) begin
                            datar_count_sdphydatar_next_value0 <= 1'd0;
                            datar_count_sdphydatar_next_value_ce0 <= 1'd1;
                            builder_soclinux_sdphydatar_next_state <= 2'd3;
                        end else begin
                            builder_soclinux_sdphydatar_next_state <= 1'd0;
                        end
                    end
                end else begin
                    datar_stop <= 1'd1;
                end
            end
            datar_timeout_sdphydatar_next_value1 <= (datar_timeout - 1'd1);
            datar_timeout_sdphydatar_next_value_ce1 <= 1'd1;
            if ((datar_timeout == 1'd0)) begin
                datar_sink_ready <= 1'd1;
                builder_soclinux_sdphydatar_next_state <= 3'd4;
            end
        end
        2'd3: begin
            datar_pads_out_payload_clk <= 1'd1;
            if (datar_pads_out_ready) begin
                datar_count_sdphydatar_next_value0 <= (datar_count + 1'd1);
                datar_count_sdphydatar_next_value_ce0 <= 1'd1;
                if ((datar_count == 6'd39)) begin
                    builder_soclinux_sdphydatar_next_state <= 1'd0;
                end
            end
        end
        3'd4: begin
            datar_source_source_valid <= 1'd1;
            datar_source_source_payload_status <= 1'd1;
            datar_source_source_last <= 1'd1;
            if (datar_source_source_ready) begin
                builder_soclinux_sdphydatar_next_state <= 1'd0;
            end
        end
        default: begin
            datar_count_sdphydatar_next_value0 <= 1'd0;
            datar_count_sdphydatar_next_value_ce0 <= 1'd1;
            if ((datar_sink_valid & datar_pads_out_ready)) begin
                datar_pads_out_payload_clk <= 1'd1;
                datar_timeout_sdphydatar_next_value1 <= 32'd150000000;
                datar_timeout_sdphydatar_next_value_ce1 <= 1'd1;
                datar_count_sdphydatar_next_value0 <= 1'd0;
                datar_count_sdphydatar_next_value_ce0 <= 1'd1;
                datar_datar_reset_sdphydatar_next_value2 <= 1'd1;
                datar_datar_reset_sdphydatar_next_value_ce2 <= 1'd1;
                builder_soclinux_sdphydatar_next_state <= 1'd1;
            end
        end
    endcase
end
assign sdcore_crc16_inserter_sink_valid = sdcore_sink_sink_valid0;
assign sdcore_sink_sink_ready0 = sdcore_crc16_inserter_sink_ready;
assign sdcore_crc16_inserter_sink_first = sdcore_sink_sink_first0;
assign sdcore_crc16_inserter_sink_last = sdcore_sink_sink_last0;
assign sdcore_crc16_inserter_sink_payload_data = sdcore_sink_sink_payload_data0;
assign sdcore_source_source_valid0 = sdcore_source_source_valid1;
assign sdcore_source_source_ready1 = sdcore_source_source_ready0;
assign sdcore_source_source_first0 = sdcore_source_source_first1;
assign sdcore_source_source_last0 = sdcore_source_source_last1;
assign sdcore_source_source_payload_data0 = sdcore_source_source_payload_data1;
assign sdcore_cmd_type = sdcore_csrfield_cmd_type;
assign sdcore_data_type = sdcore_csrfield_data_type;
assign sdcore_cmd = sdcore_csrfield_cmd;
assign sdcore_csrfield_done0 = sdcore_cmd_done;
assign sdcore_csrfield_error0 = sdcore_cmd_error;
assign sdcore_csrfield_timeout0 = sdcore_cmd_timeout;
assign sdcore_csrfield_crc0 = 1'd0;
assign sdcore_csrfield_done1 = sdcore_data_done;
assign sdcore_csrfield_error1 = sdcore_data_error;
assign sdcore_csrfield_timeout1 = sdcore_data_timeout;
assign sdcore_csrfield_crc1 = 1'd0;
assign sdcore_crc7_inserter_din = {1'd0, 1'd1, sdcore_cmd, sdcore_cmd_argument_storage};
assign sdcore_crc7_inserter_reset = 1'd1;
assign sdcore_crc7_inserter_enable = 1'd1;
assign sdcore_crc7_inserter_reg1 = {sdcore_crc7_inserter_reg0[5], sdcore_crc7_inserter_reg0[4], sdcore_crc7_inserter_reg0[3], (sdcore_crc7_inserter_reg0[2] ^ (sdcore_crc7_inserter_din[39] ^ sdcore_crc7_inserter_reg0[6])), sdcore_crc7_inserter_reg0[1], sdcore_crc7_inserter_reg0[0], (sdcore_crc7_inserter_din[39] ^ sdcore_crc7_inserter_reg0[6])};
assign sdcore_crc7_inserter_reg2 = {sdcore_crc7_inserter_reg1[5], sdcore_crc7_inserter_reg1[4], sdcore_crc7_inserter_reg1[3], (sdcore_crc7_inserter_reg1[2] ^ (sdcore_crc7_inserter_din[38] ^ sdcore_crc7_inserter_reg1[6])), sdcore_crc7_inserter_reg1[1], sdcore_crc7_inserter_reg1[0], (sdcore_crc7_inserter_din[38] ^ sdcore_crc7_inserter_reg1[6])};
assign sdcore_crc7_inserter_reg3 = {sdcore_crc7_inserter_reg2[5], sdcore_crc7_inserter_reg2[4], sdcore_crc7_inserter_reg2[3], (sdcore_crc7_inserter_reg2[2] ^ (sdcore_crc7_inserter_din[37] ^ sdcore_crc7_inserter_reg2[6])), sdcore_crc7_inserter_reg2[1], sdcore_crc7_inserter_reg2[0], (sdcore_crc7_inserter_din[37] ^ sdcore_crc7_inserter_reg2[6])};
assign sdcore_crc7_inserter_reg4 = {sdcore_crc7_inserter_reg3[5], sdcore_crc7_inserter_reg3[4], sdcore_crc7_inserter_reg3[3], (sdcore_crc7_inserter_reg3[2] ^ (sdcore_crc7_inserter_din[36] ^ sdcore_crc7_inserter_reg3[6])), sdcore_crc7_inserter_reg3[1], sdcore_crc7_inserter_reg3[0], (sdcore_crc7_inserter_din[36] ^ sdcore_crc7_inserter_reg3[6])};
assign sdcore_crc7_inserter_reg5 = {sdcore_crc7_inserter_reg4[5], sdcore_crc7_inserter_reg4[4], sdcore_crc7_inserter_reg4[3], (sdcore_crc7_inserter_reg4[2] ^ (sdcore_crc7_inserter_din[35] ^ sdcore_crc7_inserter_reg4[6])), sdcore_crc7_inserter_reg4[1], sdcore_crc7_inserter_reg4[0], (sdcore_crc7_inserter_din[35] ^ sdcore_crc7_inserter_reg4[6])};
assign sdcore_crc7_inserter_reg6 = {sdcore_crc7_inserter_reg5[5], sdcore_crc7_inserter_reg5[4], sdcore_crc7_inserter_reg5[3], (sdcore_crc7_inserter_reg5[2] ^ (sdcore_crc7_inserter_din[34] ^ sdcore_crc7_inserter_reg5[6])), sdcore_crc7_inserter_reg5[1], sdcore_crc7_inserter_reg5[0], (sdcore_crc7_inserter_din[34] ^ sdcore_crc7_inserter_reg5[6])};
assign sdcore_crc7_inserter_reg7 = {sdcore_crc7_inserter_reg6[5], sdcore_crc7_inserter_reg6[4], sdcore_crc7_inserter_reg6[3], (sdcore_crc7_inserter_reg6[2] ^ (sdcore_crc7_inserter_din[33] ^ sdcore_crc7_inserter_reg6[6])), sdcore_crc7_inserter_reg6[1], sdcore_crc7_inserter_reg6[0], (sdcore_crc7_inserter_din[33] ^ sdcore_crc7_inserter_reg6[6])};
assign sdcore_crc7_inserter_reg8 = {sdcore_crc7_inserter_reg7[5], sdcore_crc7_inserter_reg7[4], sdcore_crc7_inserter_reg7[3], (sdcore_crc7_inserter_reg7[2] ^ (sdcore_crc7_inserter_din[32] ^ sdcore_crc7_inserter_reg7[6])), sdcore_crc7_inserter_reg7[1], sdcore_crc7_inserter_reg7[0], (sdcore_crc7_inserter_din[32] ^ sdcore_crc7_inserter_reg7[6])};
assign sdcore_crc7_inserter_reg9 = {sdcore_crc7_inserter_reg8[5], sdcore_crc7_inserter_reg8[4], sdcore_crc7_inserter_reg8[3], (sdcore_crc7_inserter_reg8[2] ^ (sdcore_crc7_inserter_din[31] ^ sdcore_crc7_inserter_reg8[6])), sdcore_crc7_inserter_reg8[1], sdcore_crc7_inserter_reg8[0], (sdcore_crc7_inserter_din[31] ^ sdcore_crc7_inserter_reg8[6])};
assign sdcore_crc7_inserter_reg10 = {sdcore_crc7_inserter_reg9[5], sdcore_crc7_inserter_reg9[4], sdcore_crc7_inserter_reg9[3], (sdcore_crc7_inserter_reg9[2] ^ (sdcore_crc7_inserter_din[30] ^ sdcore_crc7_inserter_reg9[6])), sdcore_crc7_inserter_reg9[1], sdcore_crc7_inserter_reg9[0], (sdcore_crc7_inserter_din[30] ^ sdcore_crc7_inserter_reg9[6])};
assign sdcore_crc7_inserter_reg11 = {sdcore_crc7_inserter_reg10[5], sdcore_crc7_inserter_reg10[4], sdcore_crc7_inserter_reg10[3], (sdcore_crc7_inserter_reg10[2] ^ (sdcore_crc7_inserter_din[29] ^ sdcore_crc7_inserter_reg10[6])), sdcore_crc7_inserter_reg10[1], sdcore_crc7_inserter_reg10[0], (sdcore_crc7_inserter_din[29] ^ sdcore_crc7_inserter_reg10[6])};
assign sdcore_crc7_inserter_reg12 = {sdcore_crc7_inserter_reg11[5], sdcore_crc7_inserter_reg11[4], sdcore_crc7_inserter_reg11[3], (sdcore_crc7_inserter_reg11[2] ^ (sdcore_crc7_inserter_din[28] ^ sdcore_crc7_inserter_reg11[6])), sdcore_crc7_inserter_reg11[1], sdcore_crc7_inserter_reg11[0], (sdcore_crc7_inserter_din[28] ^ sdcore_crc7_inserter_reg11[6])};
assign sdcore_crc7_inserter_reg13 = {sdcore_crc7_inserter_reg12[5], sdcore_crc7_inserter_reg12[4], sdcore_crc7_inserter_reg12[3], (sdcore_crc7_inserter_reg12[2] ^ (sdcore_crc7_inserter_din[27] ^ sdcore_crc7_inserter_reg12[6])), sdcore_crc7_inserter_reg12[1], sdcore_crc7_inserter_reg12[0], (sdcore_crc7_inserter_din[27] ^ sdcore_crc7_inserter_reg12[6])};
assign sdcore_crc7_inserter_reg14 = {sdcore_crc7_inserter_reg13[5], sdcore_crc7_inserter_reg13[4], sdcore_crc7_inserter_reg13[3], (sdcore_crc7_inserter_reg13[2] ^ (sdcore_crc7_inserter_din[26] ^ sdcore_crc7_inserter_reg13[6])), sdcore_crc7_inserter_reg13[1], sdcore_crc7_inserter_reg13[0], (sdcore_crc7_inserter_din[26] ^ sdcore_crc7_inserter_reg13[6])};
assign sdcore_crc7_inserter_reg15 = {sdcore_crc7_inserter_reg14[5], sdcore_crc7_inserter_reg14[4], sdcore_crc7_inserter_reg14[3], (sdcore_crc7_inserter_reg14[2] ^ (sdcore_crc7_inserter_din[25] ^ sdcore_crc7_inserter_reg14[6])), sdcore_crc7_inserter_reg14[1], sdcore_crc7_inserter_reg14[0], (sdcore_crc7_inserter_din[25] ^ sdcore_crc7_inserter_reg14[6])};
assign sdcore_crc7_inserter_reg16 = {sdcore_crc7_inserter_reg15[5], sdcore_crc7_inserter_reg15[4], sdcore_crc7_inserter_reg15[3], (sdcore_crc7_inserter_reg15[2] ^ (sdcore_crc7_inserter_din[24] ^ sdcore_crc7_inserter_reg15[6])), sdcore_crc7_inserter_reg15[1], sdcore_crc7_inserter_reg15[0], (sdcore_crc7_inserter_din[24] ^ sdcore_crc7_inserter_reg15[6])};
assign sdcore_crc7_inserter_reg17 = {sdcore_crc7_inserter_reg16[5], sdcore_crc7_inserter_reg16[4], sdcore_crc7_inserter_reg16[3], (sdcore_crc7_inserter_reg16[2] ^ (sdcore_crc7_inserter_din[23] ^ sdcore_crc7_inserter_reg16[6])), sdcore_crc7_inserter_reg16[1], sdcore_crc7_inserter_reg16[0], (sdcore_crc7_inserter_din[23] ^ sdcore_crc7_inserter_reg16[6])};
assign sdcore_crc7_inserter_reg18 = {sdcore_crc7_inserter_reg17[5], sdcore_crc7_inserter_reg17[4], sdcore_crc7_inserter_reg17[3], (sdcore_crc7_inserter_reg17[2] ^ (sdcore_crc7_inserter_din[22] ^ sdcore_crc7_inserter_reg17[6])), sdcore_crc7_inserter_reg17[1], sdcore_crc7_inserter_reg17[0], (sdcore_crc7_inserter_din[22] ^ sdcore_crc7_inserter_reg17[6])};
assign sdcore_crc7_inserter_reg19 = {sdcore_crc7_inserter_reg18[5], sdcore_crc7_inserter_reg18[4], sdcore_crc7_inserter_reg18[3], (sdcore_crc7_inserter_reg18[2] ^ (sdcore_crc7_inserter_din[21] ^ sdcore_crc7_inserter_reg18[6])), sdcore_crc7_inserter_reg18[1], sdcore_crc7_inserter_reg18[0], (sdcore_crc7_inserter_din[21] ^ sdcore_crc7_inserter_reg18[6])};
assign sdcore_crc7_inserter_reg20 = {sdcore_crc7_inserter_reg19[5], sdcore_crc7_inserter_reg19[4], sdcore_crc7_inserter_reg19[3], (sdcore_crc7_inserter_reg19[2] ^ (sdcore_crc7_inserter_din[20] ^ sdcore_crc7_inserter_reg19[6])), sdcore_crc7_inserter_reg19[1], sdcore_crc7_inserter_reg19[0], (sdcore_crc7_inserter_din[20] ^ sdcore_crc7_inserter_reg19[6])};
assign sdcore_crc7_inserter_reg21 = {sdcore_crc7_inserter_reg20[5], sdcore_crc7_inserter_reg20[4], sdcore_crc7_inserter_reg20[3], (sdcore_crc7_inserter_reg20[2] ^ (sdcore_crc7_inserter_din[19] ^ sdcore_crc7_inserter_reg20[6])), sdcore_crc7_inserter_reg20[1], sdcore_crc7_inserter_reg20[0], (sdcore_crc7_inserter_din[19] ^ sdcore_crc7_inserter_reg20[6])};
assign sdcore_crc7_inserter_reg22 = {sdcore_crc7_inserter_reg21[5], sdcore_crc7_inserter_reg21[4], sdcore_crc7_inserter_reg21[3], (sdcore_crc7_inserter_reg21[2] ^ (sdcore_crc7_inserter_din[18] ^ sdcore_crc7_inserter_reg21[6])), sdcore_crc7_inserter_reg21[1], sdcore_crc7_inserter_reg21[0], (sdcore_crc7_inserter_din[18] ^ sdcore_crc7_inserter_reg21[6])};
assign sdcore_crc7_inserter_reg23 = {sdcore_crc7_inserter_reg22[5], sdcore_crc7_inserter_reg22[4], sdcore_crc7_inserter_reg22[3], (sdcore_crc7_inserter_reg22[2] ^ (sdcore_crc7_inserter_din[17] ^ sdcore_crc7_inserter_reg22[6])), sdcore_crc7_inserter_reg22[1], sdcore_crc7_inserter_reg22[0], (sdcore_crc7_inserter_din[17] ^ sdcore_crc7_inserter_reg22[6])};
assign sdcore_crc7_inserter_reg24 = {sdcore_crc7_inserter_reg23[5], sdcore_crc7_inserter_reg23[4], sdcore_crc7_inserter_reg23[3], (sdcore_crc7_inserter_reg23[2] ^ (sdcore_crc7_inserter_din[16] ^ sdcore_crc7_inserter_reg23[6])), sdcore_crc7_inserter_reg23[1], sdcore_crc7_inserter_reg23[0], (sdcore_crc7_inserter_din[16] ^ sdcore_crc7_inserter_reg23[6])};
assign sdcore_crc7_inserter_reg25 = {sdcore_crc7_inserter_reg24[5], sdcore_crc7_inserter_reg24[4], sdcore_crc7_inserter_reg24[3], (sdcore_crc7_inserter_reg24[2] ^ (sdcore_crc7_inserter_din[15] ^ sdcore_crc7_inserter_reg24[6])), sdcore_crc7_inserter_reg24[1], sdcore_crc7_inserter_reg24[0], (sdcore_crc7_inserter_din[15] ^ sdcore_crc7_inserter_reg24[6])};
assign sdcore_crc7_inserter_reg26 = {sdcore_crc7_inserter_reg25[5], sdcore_crc7_inserter_reg25[4], sdcore_crc7_inserter_reg25[3], (sdcore_crc7_inserter_reg25[2] ^ (sdcore_crc7_inserter_din[14] ^ sdcore_crc7_inserter_reg25[6])), sdcore_crc7_inserter_reg25[1], sdcore_crc7_inserter_reg25[0], (sdcore_crc7_inserter_din[14] ^ sdcore_crc7_inserter_reg25[6])};
assign sdcore_crc7_inserter_reg27 = {sdcore_crc7_inserter_reg26[5], sdcore_crc7_inserter_reg26[4], sdcore_crc7_inserter_reg26[3], (sdcore_crc7_inserter_reg26[2] ^ (sdcore_crc7_inserter_din[13] ^ sdcore_crc7_inserter_reg26[6])), sdcore_crc7_inserter_reg26[1], sdcore_crc7_inserter_reg26[0], (sdcore_crc7_inserter_din[13] ^ sdcore_crc7_inserter_reg26[6])};
assign sdcore_crc7_inserter_reg28 = {sdcore_crc7_inserter_reg27[5], sdcore_crc7_inserter_reg27[4], sdcore_crc7_inserter_reg27[3], (sdcore_crc7_inserter_reg27[2] ^ (sdcore_crc7_inserter_din[12] ^ sdcore_crc7_inserter_reg27[6])), sdcore_crc7_inserter_reg27[1], sdcore_crc7_inserter_reg27[0], (sdcore_crc7_inserter_din[12] ^ sdcore_crc7_inserter_reg27[6])};
assign sdcore_crc7_inserter_reg29 = {sdcore_crc7_inserter_reg28[5], sdcore_crc7_inserter_reg28[4], sdcore_crc7_inserter_reg28[3], (sdcore_crc7_inserter_reg28[2] ^ (sdcore_crc7_inserter_din[11] ^ sdcore_crc7_inserter_reg28[6])), sdcore_crc7_inserter_reg28[1], sdcore_crc7_inserter_reg28[0], (sdcore_crc7_inserter_din[11] ^ sdcore_crc7_inserter_reg28[6])};
assign sdcore_crc7_inserter_reg30 = {sdcore_crc7_inserter_reg29[5], sdcore_crc7_inserter_reg29[4], sdcore_crc7_inserter_reg29[3], (sdcore_crc7_inserter_reg29[2] ^ (sdcore_crc7_inserter_din[10] ^ sdcore_crc7_inserter_reg29[6])), sdcore_crc7_inserter_reg29[1], sdcore_crc7_inserter_reg29[0], (sdcore_crc7_inserter_din[10] ^ sdcore_crc7_inserter_reg29[6])};
assign sdcore_crc7_inserter_reg31 = {sdcore_crc7_inserter_reg30[5], sdcore_crc7_inserter_reg30[4], sdcore_crc7_inserter_reg30[3], (sdcore_crc7_inserter_reg30[2] ^ (sdcore_crc7_inserter_din[9] ^ sdcore_crc7_inserter_reg30[6])), sdcore_crc7_inserter_reg30[1], sdcore_crc7_inserter_reg30[0], (sdcore_crc7_inserter_din[9] ^ sdcore_crc7_inserter_reg30[6])};
assign sdcore_crc7_inserter_reg32 = {sdcore_crc7_inserter_reg31[5], sdcore_crc7_inserter_reg31[4], sdcore_crc7_inserter_reg31[3], (sdcore_crc7_inserter_reg31[2] ^ (sdcore_crc7_inserter_din[8] ^ sdcore_crc7_inserter_reg31[6])), sdcore_crc7_inserter_reg31[1], sdcore_crc7_inserter_reg31[0], (sdcore_crc7_inserter_din[8] ^ sdcore_crc7_inserter_reg31[6])};
assign sdcore_crc7_inserter_reg33 = {sdcore_crc7_inserter_reg32[5], sdcore_crc7_inserter_reg32[4], sdcore_crc7_inserter_reg32[3], (sdcore_crc7_inserter_reg32[2] ^ (sdcore_crc7_inserter_din[7] ^ sdcore_crc7_inserter_reg32[6])), sdcore_crc7_inserter_reg32[1], sdcore_crc7_inserter_reg32[0], (sdcore_crc7_inserter_din[7] ^ sdcore_crc7_inserter_reg32[6])};
assign sdcore_crc7_inserter_reg34 = {sdcore_crc7_inserter_reg33[5], sdcore_crc7_inserter_reg33[4], sdcore_crc7_inserter_reg33[3], (sdcore_crc7_inserter_reg33[2] ^ (sdcore_crc7_inserter_din[6] ^ sdcore_crc7_inserter_reg33[6])), sdcore_crc7_inserter_reg33[1], sdcore_crc7_inserter_reg33[0], (sdcore_crc7_inserter_din[6] ^ sdcore_crc7_inserter_reg33[6])};
assign sdcore_crc7_inserter_reg35 = {sdcore_crc7_inserter_reg34[5], sdcore_crc7_inserter_reg34[4], sdcore_crc7_inserter_reg34[3], (sdcore_crc7_inserter_reg34[2] ^ (sdcore_crc7_inserter_din[5] ^ sdcore_crc7_inserter_reg34[6])), sdcore_crc7_inserter_reg34[1], sdcore_crc7_inserter_reg34[0], (sdcore_crc7_inserter_din[5] ^ sdcore_crc7_inserter_reg34[6])};
assign sdcore_crc7_inserter_reg36 = {sdcore_crc7_inserter_reg35[5], sdcore_crc7_inserter_reg35[4], sdcore_crc7_inserter_reg35[3], (sdcore_crc7_inserter_reg35[2] ^ (sdcore_crc7_inserter_din[4] ^ sdcore_crc7_inserter_reg35[6])), sdcore_crc7_inserter_reg35[1], sdcore_crc7_inserter_reg35[0], (sdcore_crc7_inserter_din[4] ^ sdcore_crc7_inserter_reg35[6])};
assign sdcore_crc7_inserter_reg37 = {sdcore_crc7_inserter_reg36[5], sdcore_crc7_inserter_reg36[4], sdcore_crc7_inserter_reg36[3], (sdcore_crc7_inserter_reg36[2] ^ (sdcore_crc7_inserter_din[3] ^ sdcore_crc7_inserter_reg36[6])), sdcore_crc7_inserter_reg36[1], sdcore_crc7_inserter_reg36[0], (sdcore_crc7_inserter_din[3] ^ sdcore_crc7_inserter_reg36[6])};
assign sdcore_crc7_inserter_reg38 = {sdcore_crc7_inserter_reg37[5], sdcore_crc7_inserter_reg37[4], sdcore_crc7_inserter_reg37[3], (sdcore_crc7_inserter_reg37[2] ^ (sdcore_crc7_inserter_din[2] ^ sdcore_crc7_inserter_reg37[6])), sdcore_crc7_inserter_reg37[1], sdcore_crc7_inserter_reg37[0], (sdcore_crc7_inserter_din[2] ^ sdcore_crc7_inserter_reg37[6])};
assign sdcore_crc7_inserter_reg39 = {sdcore_crc7_inserter_reg38[5], sdcore_crc7_inserter_reg38[4], sdcore_crc7_inserter_reg38[3], (sdcore_crc7_inserter_reg38[2] ^ (sdcore_crc7_inserter_din[1] ^ sdcore_crc7_inserter_reg38[6])), sdcore_crc7_inserter_reg38[1], sdcore_crc7_inserter_reg38[0], (sdcore_crc7_inserter_din[1] ^ sdcore_crc7_inserter_reg38[6])};
assign sdcore_crc7_inserter_reg40 = {sdcore_crc7_inserter_reg39[5], sdcore_crc7_inserter_reg39[4], sdcore_crc7_inserter_reg39[3], (sdcore_crc7_inserter_reg39[2] ^ (sdcore_crc7_inserter_din[0] ^ sdcore_crc7_inserter_reg39[6])), sdcore_crc7_inserter_reg39[1], sdcore_crc7_inserter_reg39[0], (sdcore_crc7_inserter_din[0] ^ sdcore_crc7_inserter_reg39[6])};
always @(*) begin
    sdcore_crc7_inserter_crc <= 7'd0;
    if (sdcore_crc7_inserter_enable) begin
        sdcore_crc7_inserter_crc <= sdcore_crc7_inserter_reg40;
    end else begin
        sdcore_crc7_inserter_crc <= sdcore_crc7_inserter_reg0;
    end
end
assign sdcore_crc16_inserter_crc0_reset = ((sdcore_crc16_inserter_source_valid & sdcore_crc16_inserter_source_ready) & sdcore_crc16_inserter_source_last);
assign sdcore_crc16_inserter_crc0_enable = (sdcore_crc16_inserter_sink_valid & sdcore_crc16_inserter_sink_ready);
always @(*) begin
    sdcore_crc16_inserter_crc0_din <= 2'd0;
    sdcore_crc16_inserter_crc0_din[0] <= sdcore_crc16_inserter_sink_payload_data[0];
    sdcore_crc16_inserter_crc0_din[1] <= sdcore_crc16_inserter_sink_payload_data[4];
end
assign sdcore_crc16_inserter_crc1_reset = ((sdcore_crc16_inserter_source_valid & sdcore_crc16_inserter_source_ready) & sdcore_crc16_inserter_source_last);
assign sdcore_crc16_inserter_crc1_enable = (sdcore_crc16_inserter_sink_valid & sdcore_crc16_inserter_sink_ready);
always @(*) begin
    sdcore_crc16_inserter_crc1_din <= 2'd0;
    sdcore_crc16_inserter_crc1_din[0] <= sdcore_crc16_inserter_sink_payload_data[1];
    sdcore_crc16_inserter_crc1_din[1] <= sdcore_crc16_inserter_sink_payload_data[5];
end
assign sdcore_crc16_inserter_crc2_reset = ((sdcore_crc16_inserter_source_valid & sdcore_crc16_inserter_source_ready) & sdcore_crc16_inserter_source_last);
assign sdcore_crc16_inserter_crc2_enable = (sdcore_crc16_inserter_sink_valid & sdcore_crc16_inserter_sink_ready);
always @(*) begin
    sdcore_crc16_inserter_crc2_din <= 2'd0;
    sdcore_crc16_inserter_crc2_din[0] <= sdcore_crc16_inserter_sink_payload_data[2];
    sdcore_crc16_inserter_crc2_din[1] <= sdcore_crc16_inserter_sink_payload_data[6];
end
assign sdcore_crc16_inserter_crc3_reset = ((sdcore_crc16_inserter_source_valid & sdcore_crc16_inserter_source_ready) & sdcore_crc16_inserter_source_last);
assign sdcore_crc16_inserter_crc3_enable = (sdcore_crc16_inserter_sink_valid & sdcore_crc16_inserter_sink_ready);
always @(*) begin
    sdcore_crc16_inserter_crc3_din <= 2'd0;
    sdcore_crc16_inserter_crc3_din[0] <= sdcore_crc16_inserter_sink_payload_data[3];
    sdcore_crc16_inserter_crc3_din[1] <= sdcore_crc16_inserter_sink_payload_data[7];
end
assign sdcore_crc16_inserter_crc0_reg1 = {sdcore_crc16_inserter_crc0_reg0[14], sdcore_crc16_inserter_crc0_reg0[13], sdcore_crc16_inserter_crc0_reg0[12], (sdcore_crc16_inserter_crc0_reg0[11] ^ (sdcore_crc16_inserter_crc0_din[1] ^ sdcore_crc16_inserter_crc0_reg0[15])), sdcore_crc16_inserter_crc0_reg0[10], sdcore_crc16_inserter_crc0_reg0[9], sdcore_crc16_inserter_crc0_reg0[8], sdcore_crc16_inserter_crc0_reg0[7], sdcore_crc16_inserter_crc0_reg0[6], sdcore_crc16_inserter_crc0_reg0[5], (sdcore_crc16_inserter_crc0_reg0[4] ^ (sdcore_crc16_inserter_crc0_din[1] ^ sdcore_crc16_inserter_crc0_reg0[15])), sdcore_crc16_inserter_crc0_reg0[3], sdcore_crc16_inserter_crc0_reg0[2], sdcore_crc16_inserter_crc0_reg0[1], sdcore_crc16_inserter_crc0_reg0[0], (sdcore_crc16_inserter_crc0_din[1] ^ sdcore_crc16_inserter_crc0_reg0[15])};
assign sdcore_crc16_inserter_crc0_reg2 = {sdcore_crc16_inserter_crc0_reg1[14], sdcore_crc16_inserter_crc0_reg1[13], sdcore_crc16_inserter_crc0_reg1[12], (sdcore_crc16_inserter_crc0_reg1[11] ^ (sdcore_crc16_inserter_crc0_din[0] ^ sdcore_crc16_inserter_crc0_reg1[15])), sdcore_crc16_inserter_crc0_reg1[10], sdcore_crc16_inserter_crc0_reg1[9], sdcore_crc16_inserter_crc0_reg1[8], sdcore_crc16_inserter_crc0_reg1[7], sdcore_crc16_inserter_crc0_reg1[6], sdcore_crc16_inserter_crc0_reg1[5], (sdcore_crc16_inserter_crc0_reg1[4] ^ (sdcore_crc16_inserter_crc0_din[0] ^ sdcore_crc16_inserter_crc0_reg1[15])), sdcore_crc16_inserter_crc0_reg1[3], sdcore_crc16_inserter_crc0_reg1[2], sdcore_crc16_inserter_crc0_reg1[1], sdcore_crc16_inserter_crc0_reg1[0], (sdcore_crc16_inserter_crc0_din[0] ^ sdcore_crc16_inserter_crc0_reg1[15])};
always @(*) begin
    sdcore_crc16_inserter_crc0_crc <= 16'd0;
    if (sdcore_crc16_inserter_crc0_enable) begin
        sdcore_crc16_inserter_crc0_crc <= sdcore_crc16_inserter_crc0_reg2;
    end else begin
        sdcore_crc16_inserter_crc0_crc <= sdcore_crc16_inserter_crc0_reg0;
    end
end
assign sdcore_crc16_inserter_crc1_reg1 = {sdcore_crc16_inserter_crc1_reg0[14], sdcore_crc16_inserter_crc1_reg0[13], sdcore_crc16_inserter_crc1_reg0[12], (sdcore_crc16_inserter_crc1_reg0[11] ^ (sdcore_crc16_inserter_crc1_din[1] ^ sdcore_crc16_inserter_crc1_reg0[15])), sdcore_crc16_inserter_crc1_reg0[10], sdcore_crc16_inserter_crc1_reg0[9], sdcore_crc16_inserter_crc1_reg0[8], sdcore_crc16_inserter_crc1_reg0[7], sdcore_crc16_inserter_crc1_reg0[6], sdcore_crc16_inserter_crc1_reg0[5], (sdcore_crc16_inserter_crc1_reg0[4] ^ (sdcore_crc16_inserter_crc1_din[1] ^ sdcore_crc16_inserter_crc1_reg0[15])), sdcore_crc16_inserter_crc1_reg0[3], sdcore_crc16_inserter_crc1_reg0[2], sdcore_crc16_inserter_crc1_reg0[1], sdcore_crc16_inserter_crc1_reg0[0], (sdcore_crc16_inserter_crc1_din[1] ^ sdcore_crc16_inserter_crc1_reg0[15])};
assign sdcore_crc16_inserter_crc1_reg2 = {sdcore_crc16_inserter_crc1_reg1[14], sdcore_crc16_inserter_crc1_reg1[13], sdcore_crc16_inserter_crc1_reg1[12], (sdcore_crc16_inserter_crc1_reg1[11] ^ (sdcore_crc16_inserter_crc1_din[0] ^ sdcore_crc16_inserter_crc1_reg1[15])), sdcore_crc16_inserter_crc1_reg1[10], sdcore_crc16_inserter_crc1_reg1[9], sdcore_crc16_inserter_crc1_reg1[8], sdcore_crc16_inserter_crc1_reg1[7], sdcore_crc16_inserter_crc1_reg1[6], sdcore_crc16_inserter_crc1_reg1[5], (sdcore_crc16_inserter_crc1_reg1[4] ^ (sdcore_crc16_inserter_crc1_din[0] ^ sdcore_crc16_inserter_crc1_reg1[15])), sdcore_crc16_inserter_crc1_reg1[3], sdcore_crc16_inserter_crc1_reg1[2], sdcore_crc16_inserter_crc1_reg1[1], sdcore_crc16_inserter_crc1_reg1[0], (sdcore_crc16_inserter_crc1_din[0] ^ sdcore_crc16_inserter_crc1_reg1[15])};
always @(*) begin
    sdcore_crc16_inserter_crc1_crc <= 16'd0;
    if (sdcore_crc16_inserter_crc1_enable) begin
        sdcore_crc16_inserter_crc1_crc <= sdcore_crc16_inserter_crc1_reg2;
    end else begin
        sdcore_crc16_inserter_crc1_crc <= sdcore_crc16_inserter_crc1_reg0;
    end
end
assign sdcore_crc16_inserter_crc2_reg1 = {sdcore_crc16_inserter_crc2_reg0[14], sdcore_crc16_inserter_crc2_reg0[13], sdcore_crc16_inserter_crc2_reg0[12], (sdcore_crc16_inserter_crc2_reg0[11] ^ (sdcore_crc16_inserter_crc2_din[1] ^ sdcore_crc16_inserter_crc2_reg0[15])), sdcore_crc16_inserter_crc2_reg0[10], sdcore_crc16_inserter_crc2_reg0[9], sdcore_crc16_inserter_crc2_reg0[8], sdcore_crc16_inserter_crc2_reg0[7], sdcore_crc16_inserter_crc2_reg0[6], sdcore_crc16_inserter_crc2_reg0[5], (sdcore_crc16_inserter_crc2_reg0[4] ^ (sdcore_crc16_inserter_crc2_din[1] ^ sdcore_crc16_inserter_crc2_reg0[15])), sdcore_crc16_inserter_crc2_reg0[3], sdcore_crc16_inserter_crc2_reg0[2], sdcore_crc16_inserter_crc2_reg0[1], sdcore_crc16_inserter_crc2_reg0[0], (sdcore_crc16_inserter_crc2_din[1] ^ sdcore_crc16_inserter_crc2_reg0[15])};
assign sdcore_crc16_inserter_crc2_reg2 = {sdcore_crc16_inserter_crc2_reg1[14], sdcore_crc16_inserter_crc2_reg1[13], sdcore_crc16_inserter_crc2_reg1[12], (sdcore_crc16_inserter_crc2_reg1[11] ^ (sdcore_crc16_inserter_crc2_din[0] ^ sdcore_crc16_inserter_crc2_reg1[15])), sdcore_crc16_inserter_crc2_reg1[10], sdcore_crc16_inserter_crc2_reg1[9], sdcore_crc16_inserter_crc2_reg1[8], sdcore_crc16_inserter_crc2_reg1[7], sdcore_crc16_inserter_crc2_reg1[6], sdcore_crc16_inserter_crc2_reg1[5], (sdcore_crc16_inserter_crc2_reg1[4] ^ (sdcore_crc16_inserter_crc2_din[0] ^ sdcore_crc16_inserter_crc2_reg1[15])), sdcore_crc16_inserter_crc2_reg1[3], sdcore_crc16_inserter_crc2_reg1[2], sdcore_crc16_inserter_crc2_reg1[1], sdcore_crc16_inserter_crc2_reg1[0], (sdcore_crc16_inserter_crc2_din[0] ^ sdcore_crc16_inserter_crc2_reg1[15])};
always @(*) begin
    sdcore_crc16_inserter_crc2_crc <= 16'd0;
    if (sdcore_crc16_inserter_crc2_enable) begin
        sdcore_crc16_inserter_crc2_crc <= sdcore_crc16_inserter_crc2_reg2;
    end else begin
        sdcore_crc16_inserter_crc2_crc <= sdcore_crc16_inserter_crc2_reg0;
    end
end
assign sdcore_crc16_inserter_crc3_reg1 = {sdcore_crc16_inserter_crc3_reg0[14], sdcore_crc16_inserter_crc3_reg0[13], sdcore_crc16_inserter_crc3_reg0[12], (sdcore_crc16_inserter_crc3_reg0[11] ^ (sdcore_crc16_inserter_crc3_din[1] ^ sdcore_crc16_inserter_crc3_reg0[15])), sdcore_crc16_inserter_crc3_reg0[10], sdcore_crc16_inserter_crc3_reg0[9], sdcore_crc16_inserter_crc3_reg0[8], sdcore_crc16_inserter_crc3_reg0[7], sdcore_crc16_inserter_crc3_reg0[6], sdcore_crc16_inserter_crc3_reg0[5], (sdcore_crc16_inserter_crc3_reg0[4] ^ (sdcore_crc16_inserter_crc3_din[1] ^ sdcore_crc16_inserter_crc3_reg0[15])), sdcore_crc16_inserter_crc3_reg0[3], sdcore_crc16_inserter_crc3_reg0[2], sdcore_crc16_inserter_crc3_reg0[1], sdcore_crc16_inserter_crc3_reg0[0], (sdcore_crc16_inserter_crc3_din[1] ^ sdcore_crc16_inserter_crc3_reg0[15])};
assign sdcore_crc16_inserter_crc3_reg2 = {sdcore_crc16_inserter_crc3_reg1[14], sdcore_crc16_inserter_crc3_reg1[13], sdcore_crc16_inserter_crc3_reg1[12], (sdcore_crc16_inserter_crc3_reg1[11] ^ (sdcore_crc16_inserter_crc3_din[0] ^ sdcore_crc16_inserter_crc3_reg1[15])), sdcore_crc16_inserter_crc3_reg1[10], sdcore_crc16_inserter_crc3_reg1[9], sdcore_crc16_inserter_crc3_reg1[8], sdcore_crc16_inserter_crc3_reg1[7], sdcore_crc16_inserter_crc3_reg1[6], sdcore_crc16_inserter_crc3_reg1[5], (sdcore_crc16_inserter_crc3_reg1[4] ^ (sdcore_crc16_inserter_crc3_din[0] ^ sdcore_crc16_inserter_crc3_reg1[15])), sdcore_crc16_inserter_crc3_reg1[3], sdcore_crc16_inserter_crc3_reg1[2], sdcore_crc16_inserter_crc3_reg1[1], sdcore_crc16_inserter_crc3_reg1[0], (sdcore_crc16_inserter_crc3_din[0] ^ sdcore_crc16_inserter_crc3_reg1[15])};
always @(*) begin
    sdcore_crc16_inserter_crc3_crc <= 16'd0;
    if (sdcore_crc16_inserter_crc3_enable) begin
        sdcore_crc16_inserter_crc3_crc <= sdcore_crc16_inserter_crc3_reg2;
    end else begin
        sdcore_crc16_inserter_crc3_crc <= sdcore_crc16_inserter_crc3_reg0;
    end
end
always @(*) begin
    sdcore_crc16_inserter_sink_ready <= 1'd0;
    builder_soclinux_crc16inserter_next_state <= 1'd0;
    sdcore_crc16_inserter_count_crc16inserter_next_value <= 3'd0;
    sdcore_crc16_inserter_count_crc16inserter_next_value_ce <= 1'd0;
    sdcore_crc16_inserter_source_valid <= 1'd0;
    sdcore_crc16_inserter_source_first <= 1'd0;
    sdcore_crc16_inserter_source_last <= 1'd0;
    sdcore_crc16_inserter_source_payload_data <= 8'd0;
    builder_soclinux_crc16inserter_next_state <= builder_soclinux_crc16inserter_state;
    case (builder_soclinux_crc16inserter_state)
        1'd1: begin
            sdcore_crc16_inserter_source_valid <= 1'd1;
            sdcore_crc16_inserter_source_last <= (sdcore_crc16_inserter_count == 3'd7);
            case (sdcore_crc16_inserter_count)
                1'd0: begin
                    sdcore_crc16_inserter_source_payload_data[0] <= sdcore_crc16_inserter_crc0_crc[14];
                    sdcore_crc16_inserter_source_payload_data[1] <= sdcore_crc16_inserter_crc1_crc[14];
                    sdcore_crc16_inserter_source_payload_data[2] <= sdcore_crc16_inserter_crc2_crc[14];
                    sdcore_crc16_inserter_source_payload_data[3] <= sdcore_crc16_inserter_crc3_crc[14];
                    sdcore_crc16_inserter_source_payload_data[4] <= sdcore_crc16_inserter_crc0_crc[15];
                    sdcore_crc16_inserter_source_payload_data[5] <= sdcore_crc16_inserter_crc1_crc[15];
                    sdcore_crc16_inserter_source_payload_data[6] <= sdcore_crc16_inserter_crc2_crc[15];
                    sdcore_crc16_inserter_source_payload_data[7] <= sdcore_crc16_inserter_crc3_crc[15];
                end
                1'd1: begin
                    sdcore_crc16_inserter_source_payload_data[0] <= sdcore_crc16_inserter_crc0_crc[12];
                    sdcore_crc16_inserter_source_payload_data[1] <= sdcore_crc16_inserter_crc1_crc[12];
                    sdcore_crc16_inserter_source_payload_data[2] <= sdcore_crc16_inserter_crc2_crc[12];
                    sdcore_crc16_inserter_source_payload_data[3] <= sdcore_crc16_inserter_crc3_crc[12];
                    sdcore_crc16_inserter_source_payload_data[4] <= sdcore_crc16_inserter_crc0_crc[13];
                    sdcore_crc16_inserter_source_payload_data[5] <= sdcore_crc16_inserter_crc1_crc[13];
                    sdcore_crc16_inserter_source_payload_data[6] <= sdcore_crc16_inserter_crc2_crc[13];
                    sdcore_crc16_inserter_source_payload_data[7] <= sdcore_crc16_inserter_crc3_crc[13];
                end
                2'd2: begin
                    sdcore_crc16_inserter_source_payload_data[0] <= sdcore_crc16_inserter_crc0_crc[10];
                    sdcore_crc16_inserter_source_payload_data[1] <= sdcore_crc16_inserter_crc1_crc[10];
                    sdcore_crc16_inserter_source_payload_data[2] <= sdcore_crc16_inserter_crc2_crc[10];
                    sdcore_crc16_inserter_source_payload_data[3] <= sdcore_crc16_inserter_crc3_crc[10];
                    sdcore_crc16_inserter_source_payload_data[4] <= sdcore_crc16_inserter_crc0_crc[11];
                    sdcore_crc16_inserter_source_payload_data[5] <= sdcore_crc16_inserter_crc1_crc[11];
                    sdcore_crc16_inserter_source_payload_data[6] <= sdcore_crc16_inserter_crc2_crc[11];
                    sdcore_crc16_inserter_source_payload_data[7] <= sdcore_crc16_inserter_crc3_crc[11];
                end
                2'd3: begin
                    sdcore_crc16_inserter_source_payload_data[0] <= sdcore_crc16_inserter_crc0_crc[8];
                    sdcore_crc16_inserter_source_payload_data[1] <= sdcore_crc16_inserter_crc1_crc[8];
                    sdcore_crc16_inserter_source_payload_data[2] <= sdcore_crc16_inserter_crc2_crc[8];
                    sdcore_crc16_inserter_source_payload_data[3] <= sdcore_crc16_inserter_crc3_crc[8];
                    sdcore_crc16_inserter_source_payload_data[4] <= sdcore_crc16_inserter_crc0_crc[9];
                    sdcore_crc16_inserter_source_payload_data[5] <= sdcore_crc16_inserter_crc1_crc[9];
                    sdcore_crc16_inserter_source_payload_data[6] <= sdcore_crc16_inserter_crc2_crc[9];
                    sdcore_crc16_inserter_source_payload_data[7] <= sdcore_crc16_inserter_crc3_crc[9];
                end
                3'd4: begin
                    sdcore_crc16_inserter_source_payload_data[0] <= sdcore_crc16_inserter_crc0_crc[6];
                    sdcore_crc16_inserter_source_payload_data[1] <= sdcore_crc16_inserter_crc1_crc[6];
                    sdcore_crc16_inserter_source_payload_data[2] <= sdcore_crc16_inserter_crc2_crc[6];
                    sdcore_crc16_inserter_source_payload_data[3] <= sdcore_crc16_inserter_crc3_crc[6];
                    sdcore_crc16_inserter_source_payload_data[4] <= sdcore_crc16_inserter_crc0_crc[7];
                    sdcore_crc16_inserter_source_payload_data[5] <= sdcore_crc16_inserter_crc1_crc[7];
                    sdcore_crc16_inserter_source_payload_data[6] <= sdcore_crc16_inserter_crc2_crc[7];
                    sdcore_crc16_inserter_source_payload_data[7] <= sdcore_crc16_inserter_crc3_crc[7];
                end
                3'd5: begin
                    sdcore_crc16_inserter_source_payload_data[0] <= sdcore_crc16_inserter_crc0_crc[4];
                    sdcore_crc16_inserter_source_payload_data[1] <= sdcore_crc16_inserter_crc1_crc[4];
                    sdcore_crc16_inserter_source_payload_data[2] <= sdcore_crc16_inserter_crc2_crc[4];
                    sdcore_crc16_inserter_source_payload_data[3] <= sdcore_crc16_inserter_crc3_crc[4];
                    sdcore_crc16_inserter_source_payload_data[4] <= sdcore_crc16_inserter_crc0_crc[5];
                    sdcore_crc16_inserter_source_payload_data[5] <= sdcore_crc16_inserter_crc1_crc[5];
                    sdcore_crc16_inserter_source_payload_data[6] <= sdcore_crc16_inserter_crc2_crc[5];
                    sdcore_crc16_inserter_source_payload_data[7] <= sdcore_crc16_inserter_crc3_crc[5];
                end
                3'd6: begin
                    sdcore_crc16_inserter_source_payload_data[0] <= sdcore_crc16_inserter_crc0_crc[2];
                    sdcore_crc16_inserter_source_payload_data[1] <= sdcore_crc16_inserter_crc1_crc[2];
                    sdcore_crc16_inserter_source_payload_data[2] <= sdcore_crc16_inserter_crc2_crc[2];
                    sdcore_crc16_inserter_source_payload_data[3] <= sdcore_crc16_inserter_crc3_crc[2];
                    sdcore_crc16_inserter_source_payload_data[4] <= sdcore_crc16_inserter_crc0_crc[3];
                    sdcore_crc16_inserter_source_payload_data[5] <= sdcore_crc16_inserter_crc1_crc[3];
                    sdcore_crc16_inserter_source_payload_data[6] <= sdcore_crc16_inserter_crc2_crc[3];
                    sdcore_crc16_inserter_source_payload_data[7] <= sdcore_crc16_inserter_crc3_crc[3];
                end
                3'd7: begin
                    sdcore_crc16_inserter_source_payload_data[0] <= sdcore_crc16_inserter_crc0_crc[0];
                    sdcore_crc16_inserter_source_payload_data[1] <= sdcore_crc16_inserter_crc1_crc[0];
                    sdcore_crc16_inserter_source_payload_data[2] <= sdcore_crc16_inserter_crc2_crc[0];
                    sdcore_crc16_inserter_source_payload_data[3] <= sdcore_crc16_inserter_crc3_crc[0];
                    sdcore_crc16_inserter_source_payload_data[4] <= sdcore_crc16_inserter_crc0_crc[1];
                    sdcore_crc16_inserter_source_payload_data[5] <= sdcore_crc16_inserter_crc1_crc[1];
                    sdcore_crc16_inserter_source_payload_data[6] <= sdcore_crc16_inserter_crc2_crc[1];
                    sdcore_crc16_inserter_source_payload_data[7] <= sdcore_crc16_inserter_crc3_crc[1];
                end
            endcase
            if ((sdcore_crc16_inserter_source_valid & sdcore_crc16_inserter_source_ready)) begin
                sdcore_crc16_inserter_count_crc16inserter_next_value <= (sdcore_crc16_inserter_count + 1'd1);
                sdcore_crc16_inserter_count_crc16inserter_next_value_ce <= 1'd1;
                if (sdcore_crc16_inserter_source_last) begin
                    builder_soclinux_crc16inserter_next_state <= 1'd0;
                end
            end
        end
        default: begin
            sdcore_crc16_inserter_count_crc16inserter_next_value <= 1'd0;
            sdcore_crc16_inserter_count_crc16inserter_next_value_ce <= 1'd1;
            sdcore_crc16_inserter_source_valid <= sdcore_crc16_inserter_sink_valid;
            sdcore_crc16_inserter_sink_ready <= sdcore_crc16_inserter_source_ready;
            sdcore_crc16_inserter_source_first <= sdcore_crc16_inserter_sink_first;
            sdcore_crc16_inserter_source_payload_data <= sdcore_crc16_inserter_sink_payload_data;
            sdcore_crc16_inserter_source_last <= 1'd0;
            if ((sdcore_crc16_inserter_sink_valid & sdcore_crc16_inserter_sink_ready)) begin
                if (sdcore_crc16_inserter_sink_last) begin
                    builder_soclinux_crc16inserter_next_state <= 1'd1;
                end
            end
        end
    endcase
end
assign sdcore_fifo_sink_valid = sdcore_sink_sink_valid1;
assign sdcore_sink_sink_ready1 = sdcore_fifo_sink_ready;
assign sdcore_fifo_sink_first = sdcore_sink_sink_first1;
assign sdcore_fifo_sink_last = sdcore_sink_sink_last1;
assign sdcore_fifo_sink_payload_data = sdcore_sink_sink_payload_data1;
assign sdcore_source_source_first1 = sdcore_fifo_source_first;
assign sdcore_source_source_last1 = sdcore_fifo_source_last;
assign sdcore_source_source_payload_data1 = sdcore_fifo_source_payload_data;
assign sdcore_source_source_valid1 = (sdcore_fifo_level >= 4'd8);
assign sdcore_fifo_source_ready = (sdcore_source_source_valid1 & sdcore_source_source_ready1);
assign sdcore_fifo_reset = ((sdcore_sink_sink_valid1 & sdcore_sink_sink_ready1) & sdcore_sink_sink_last1);
assign sdcore_fifo_syncfifo_din = {sdcore_fifo_fifo_in_last, sdcore_fifo_fifo_in_first, sdcore_fifo_fifo_in_payload_data};
assign {sdcore_fifo_fifo_out_last, sdcore_fifo_fifo_out_first, sdcore_fifo_fifo_out_payload_data} = sdcore_fifo_syncfifo_dout;
assign sdcore_fifo_sink_ready = sdcore_fifo_syncfifo_writable;
assign sdcore_fifo_syncfifo_we = sdcore_fifo_sink_valid;
assign sdcore_fifo_fifo_in_first = sdcore_fifo_sink_first;
assign sdcore_fifo_fifo_in_last = sdcore_fifo_sink_last;
assign sdcore_fifo_fifo_in_payload_data = sdcore_fifo_sink_payload_data;
assign sdcore_fifo_source_valid = sdcore_fifo_syncfifo_readable;
assign sdcore_fifo_source_first = sdcore_fifo_fifo_out_first;
assign sdcore_fifo_source_last = sdcore_fifo_fifo_out_last;
assign sdcore_fifo_source_payload_data = sdcore_fifo_fifo_out_payload_data;
assign sdcore_fifo_syncfifo_re = sdcore_fifo_source_ready;
always @(*) begin
    sdcore_fifo_wrport_adr <= 3'd0;
    if (sdcore_fifo_replace) begin
        sdcore_fifo_wrport_adr <= (sdcore_fifo_produce - 1'd1);
    end else begin
        sdcore_fifo_wrport_adr <= sdcore_fifo_produce;
    end
end
assign sdcore_fifo_wrport_dat_w = sdcore_fifo_syncfifo_din;
assign sdcore_fifo_wrport_we = (sdcore_fifo_syncfifo_we & (sdcore_fifo_syncfifo_writable | sdcore_fifo_replace));
assign sdcore_fifo_do_read = (sdcore_fifo_syncfifo_readable & sdcore_fifo_syncfifo_re);
assign sdcore_fifo_rdport_adr = sdcore_fifo_consume;
assign sdcore_fifo_syncfifo_dout = sdcore_fifo_rdport_dat_r;
assign sdcore_fifo_syncfifo_writable = (sdcore_fifo_level != 4'd8);
assign sdcore_fifo_syncfifo_readable = (sdcore_fifo_level != 1'd0);
always @(*) begin
    sdcore_cmd_timeout_fsm_next_value5 <= 1'd0;
    sdcore_cmd_timeout_fsm_next_value_ce5 <= 1'd0;
    sdcore_data_error_fsm_next_value6 <= 1'd0;
    sdcore_data_error_fsm_next_value_ce6 <= 1'd0;
    sdcore_data_timeout_fsm_next_value7 <= 1'd0;
    sdcore_data_timeout_fsm_next_value_ce7 <= 1'd0;
    sdcore_crc16_inserter_source_ready <= 1'd0;
    cmdr_sink_valid <= 1'd0;
    sdcore_cmd_response_status_fsm_next_value8 <= 128'd0;
    sdcore_sink_sink_valid1 <= 1'd0;
    sdcore_cmd_response_status_fsm_next_value_ce8 <= 1'd0;
    sdcore_sink_sink_first1 <= 1'd0;
    cmdr_sink_payload_cmd_type <= 2'd0;
    sdcore_sink_sink_last1 <= 1'd0;
    cmdr_sink_payload_data_type <= 2'd0;
    sdcore_sink_sink_payload_data1 <= 8'd0;
    cmdr_sink_payload_length <= 8'd0;
    cmdr_source_source_ready <= 1'd0;
    cmdw_sink_valid <= 1'd0;
    cmdw_sink_last <= 1'd0;
    cmdw_sink_payload_data <= 8'd0;
    dataw_sink_valid <= 1'd0;
    cmdw_sink_payload_cmd_type <= 2'd0;
    dataw_sink_first <= 1'd0;
    dataw_sink_last <= 1'd0;
    dataw_sink_payload_data <= 8'd0;
    builder_soclinux_fsm_next_state <= 3'd0;
    sdcore_cmd_done_fsm_next_value0 <= 1'd0;
    sdcore_cmd_done_fsm_next_value_ce0 <= 1'd0;
    sdcore_data_done_fsm_next_value1 <= 1'd0;
    sdcore_data_done_fsm_next_value_ce1 <= 1'd0;
    sdcore_cmd_count_fsm_next_value2 <= 3'd0;
    datar_sink_valid <= 1'd0;
    sdcore_cmd_count_fsm_next_value_ce2 <= 1'd0;
    sdcore_data_count_fsm_next_value3 <= 32'd0;
    datar_sink_last <= 1'd0;
    sdcore_data_count_fsm_next_value_ce3 <= 1'd0;
    datar_sink_payload_block_length <= 10'd0;
    datar_source_source_ready <= 1'd0;
    sdcore_cmd_error_fsm_next_value4 <= 1'd0;
    sdcore_cmd_error_fsm_next_value_ce4 <= 1'd0;
    builder_soclinux_fsm_next_state <= builder_soclinux_fsm_state;
    case (builder_soclinux_fsm_state)
        1'd1: begin
            cmdw_sink_valid <= 1'd1;
            cmdw_sink_last <= (sdcore_cmd_count == 3'd5);
            cmdw_sink_payload_cmd_type <= sdcore_cmd_type;
            case (sdcore_cmd_count)
                1'd0: begin
                    cmdw_sink_payload_data <= {1'd0, 1'd1, sdcore_cmd};
                end
                1'd1: begin
                    cmdw_sink_payload_data <= sdcore_cmd_argument_storage[31:24];
                end
                2'd2: begin
                    cmdw_sink_payload_data <= sdcore_cmd_argument_storage[23:16];
                end
                2'd3: begin
                    cmdw_sink_payload_data <= sdcore_cmd_argument_storage[15:8];
                end
                3'd4: begin
                    cmdw_sink_payload_data <= sdcore_cmd_argument_storage[7:0];
                end
                3'd5: begin
                    cmdw_sink_payload_data <= {sdcore_crc7_inserter_crc, 1'd1};
                end
            endcase
            if (cmdw_sink_ready) begin
                sdcore_cmd_count_fsm_next_value2 <= (sdcore_cmd_count + 1'd1);
                sdcore_cmd_count_fsm_next_value_ce2 <= 1'd1;
                if (cmdw_sink_last) begin
                    if ((sdcore_cmd_type == 1'd0)) begin
                        builder_soclinux_fsm_next_state <= 1'd0;
                    end else begin
                        builder_soclinux_fsm_next_state <= 2'd2;
                    end
                end
            end
        end
        2'd2: begin
            cmdr_sink_valid <= 1'd1;
            cmdr_sink_payload_cmd_type <= sdcore_cmd_type;
            cmdr_sink_payload_data_type <= sdcore_data_type;
            if ((sdcore_cmd_type == 2'd2)) begin
                cmdr_sink_payload_length <= 5'd18;
            end else begin
                cmdr_sink_payload_length <= 3'd6;
            end
            cmdr_source_source_ready <= 1'd1;
            if (cmdr_source_source_valid) begin
                if ((cmdr_source_source_payload_status == 1'd1)) begin
                    sdcore_cmd_timeout_fsm_next_value5 <= 1'd1;
                    sdcore_cmd_timeout_fsm_next_value_ce5 <= 1'd1;
                    builder_soclinux_fsm_next_state <= 1'd0;
                end else begin
                    if (cmdr_source_source_last) begin
                        if ((sdcore_data_type == 2'd2)) begin
                            builder_soclinux_fsm_next_state <= 2'd3;
                        end else begin
                            if ((sdcore_data_type == 1'd1)) begin
                                builder_soclinux_fsm_next_state <= 3'd4;
                            end else begin
                                builder_soclinux_fsm_next_state <= 1'd0;
                            end
                        end
                    end else begin
                        sdcore_cmd_response_status_fsm_next_value8 <= {sdcore_cmd_response_status, cmdr_source_source_payload_data};
                        sdcore_cmd_response_status_fsm_next_value_ce8 <= 1'd1;
                    end
                end
            end
        end
        2'd3: begin
            dataw_sink_valid <= sdcore_crc16_inserter_source_valid;
            sdcore_crc16_inserter_source_ready <= dataw_sink_ready;
            dataw_sink_first <= sdcore_crc16_inserter_source_first;
            dataw_sink_last <= sdcore_crc16_inserter_source_last;
            dataw_sink_payload_data <= sdcore_crc16_inserter_source_payload_data;
            if (((dataw_sink_valid & dataw_sink_ready) & dataw_sink_last)) begin
                sdcore_data_count_fsm_next_value3 <= (sdcore_data_count + 1'd1);
                sdcore_data_count_fsm_next_value_ce3 <= 1'd1;
                if ((sdcore_data_count == (sdcore_block_count_storage - 1'd1))) begin
                    builder_soclinux_fsm_next_state <= 1'd0;
                end
            end
            datar_source_source_ready <= 1'd1;
            if (datar_source_source_valid) begin
                if ((datar_source_source_payload_status != 2'd2)) begin
                    sdcore_data_error_fsm_next_value6 <= 1'd1;
                    sdcore_data_error_fsm_next_value_ce6 <= 1'd1;
                end
            end
        end
        3'd4: begin
            datar_sink_valid <= 1'd1;
            datar_sink_payload_block_length <= sdcore_block_length_storage;
            datar_sink_last <= (sdcore_data_count == (sdcore_block_count_storage - 1'd1));
            if (datar_source_source_valid) begin
                if ((datar_source_source_payload_status == 1'd0)) begin
                    sdcore_sink_sink_valid1 <= datar_source_source_valid;
                    datar_source_source_ready <= sdcore_sink_sink_ready1;
                    sdcore_sink_sink_first1 <= datar_source_source_first;
                    sdcore_sink_sink_last1 <= datar_source_source_last;
                    sdcore_sink_sink_payload_data1 <= datar_source_source_payload_data;
                    if ((datar_source_source_last & datar_source_source_ready)) begin
                        sdcore_data_count_fsm_next_value3 <= (sdcore_data_count + 1'd1);
                        sdcore_data_count_fsm_next_value_ce3 <= 1'd1;
                        if ((sdcore_data_count == (sdcore_block_count_storage - 1'd1))) begin
                            builder_soclinux_fsm_next_state <= 1'd0;
                        end
                    end
                end else begin
                    if ((datar_source_source_payload_status == 1'd1)) begin
                        sdcore_data_timeout_fsm_next_value7 <= 1'd1;
                        sdcore_data_timeout_fsm_next_value_ce7 <= 1'd1;
                        datar_source_source_ready <= 1'd1;
                        builder_soclinux_fsm_next_state <= 1'd0;
                    end
                end
            end
        end
        default: begin
            sdcore_cmd_done_fsm_next_value0 <= 1'd1;
            sdcore_cmd_done_fsm_next_value_ce0 <= 1'd1;
            sdcore_data_done_fsm_next_value1 <= 1'd1;
            sdcore_data_done_fsm_next_value_ce1 <= 1'd1;
            sdcore_cmd_count_fsm_next_value2 <= 1'd0;
            sdcore_cmd_count_fsm_next_value_ce2 <= 1'd1;
            sdcore_data_count_fsm_next_value3 <= 1'd0;
            sdcore_data_count_fsm_next_value_ce3 <= 1'd1;
            if (sdcore_cmd_send_re) begin
                sdcore_cmd_done_fsm_next_value0 <= 1'd0;
                sdcore_cmd_done_fsm_next_value_ce0 <= 1'd1;
                sdcore_cmd_error_fsm_next_value4 <= 1'd0;
                sdcore_cmd_error_fsm_next_value_ce4 <= 1'd1;
                sdcore_cmd_timeout_fsm_next_value5 <= 1'd0;
                sdcore_cmd_timeout_fsm_next_value_ce5 <= 1'd1;
                sdcore_data_done_fsm_next_value1 <= 1'd0;
                sdcore_data_done_fsm_next_value_ce1 <= 1'd1;
                sdcore_data_error_fsm_next_value6 <= 1'd0;
                sdcore_data_error_fsm_next_value_ce6 <= 1'd1;
                sdcore_data_timeout_fsm_next_value7 <= 1'd0;
                sdcore_data_timeout_fsm_next_value_ce7 <= 1'd1;
                builder_soclinux_fsm_next_state <= 1'd1;
            end
        end
    endcase
end
assign sdblock2mem_start = (sdblock2mem_sink_sink_valid0 & sdblock2mem_sink_sink_first);
always @(*) begin
    sdblock2mem_fifo_sink_valid <= 1'd0;
    sdblock2mem_fifo_sink_first <= 1'd0;
    sdblock2mem_fifo_sink_last <= 1'd0;
    sdblock2mem_sink_sink_ready0 <= 1'd0;
    sdblock2mem_fifo_sink_payload_data <= 8'd0;
    if ((sdblock2mem_wishbonedmawriter_enable_storage & (sdblock2mem_start | sdblock2mem_connect))) begin
        sdblock2mem_fifo_sink_valid <= sdblock2mem_sink_sink_valid0;
        sdblock2mem_sink_sink_ready0 <= sdblock2mem_fifo_sink_ready;
        sdblock2mem_fifo_sink_first <= sdblock2mem_sink_sink_first;
        sdblock2mem_fifo_sink_last <= sdblock2mem_sink_sink_last0;
        sdblock2mem_fifo_sink_payload_data <= sdblock2mem_sink_sink_payload_data0;
    end else begin
        sdblock2mem_sink_sink_ready0 <= 1'd1;
    end
end
assign sdblock2mem_converter_sink_valid = sdblock2mem_fifo_source_valid;
assign sdblock2mem_fifo_source_ready = sdblock2mem_converter_sink_ready;
assign sdblock2mem_converter_sink_first = sdblock2mem_fifo_source_first;
assign sdblock2mem_converter_sink_last = sdblock2mem_fifo_source_last;
assign sdblock2mem_converter_sink_payload_data = sdblock2mem_fifo_source_payload_data;
assign sdblock2mem_wishbonedmawriter_sink_valid = sdblock2mem_source_source_valid;
assign sdblock2mem_source_source_ready = sdblock2mem_wishbonedmawriter_sink_ready;
assign sdblock2mem_wishbonedmawriter_sink_first = sdblock2mem_source_source_first;
assign sdblock2mem_wishbonedmawriter_sink_last = sdblock2mem_source_source_last;
assign sdblock2mem_wishbonedmawriter_sink_payload_data = sdblock2mem_source_source_payload_data;
assign sdblock2mem_fifo_syncfifo_din = {sdblock2mem_fifo_fifo_in_last, sdblock2mem_fifo_fifo_in_first, sdblock2mem_fifo_fifo_in_payload_data};
assign {sdblock2mem_fifo_fifo_out_last, sdblock2mem_fifo_fifo_out_first, sdblock2mem_fifo_fifo_out_payload_data} = sdblock2mem_fifo_syncfifo_dout;
assign sdblock2mem_fifo_sink_ready = sdblock2mem_fifo_syncfifo_writable;
assign sdblock2mem_fifo_syncfifo_we = sdblock2mem_fifo_sink_valid;
assign sdblock2mem_fifo_fifo_in_first = sdblock2mem_fifo_sink_first;
assign sdblock2mem_fifo_fifo_in_last = sdblock2mem_fifo_sink_last;
assign sdblock2mem_fifo_fifo_in_payload_data = sdblock2mem_fifo_sink_payload_data;
assign sdblock2mem_fifo_source_valid = sdblock2mem_fifo_readable;
assign sdblock2mem_fifo_source_first = sdblock2mem_fifo_fifo_out_first;
assign sdblock2mem_fifo_source_last = sdblock2mem_fifo_fifo_out_last;
assign sdblock2mem_fifo_source_payload_data = sdblock2mem_fifo_fifo_out_payload_data;
assign sdblock2mem_fifo_re = sdblock2mem_fifo_source_ready;
assign sdblock2mem_fifo_syncfifo_re = (sdblock2mem_fifo_syncfifo_readable & ((~sdblock2mem_fifo_readable) | sdblock2mem_fifo_re));
assign sdblock2mem_fifo_level1 = (sdblock2mem_fifo_level0 + sdblock2mem_fifo_readable);
always @(*) begin
    sdblock2mem_fifo_wrport_adr <= 9'd0;
    if (sdblock2mem_fifo_replace) begin
        sdblock2mem_fifo_wrport_adr <= (sdblock2mem_fifo_produce - 1'd1);
    end else begin
        sdblock2mem_fifo_wrport_adr <= sdblock2mem_fifo_produce;
    end
end
assign sdblock2mem_fifo_wrport_dat_w = sdblock2mem_fifo_syncfifo_din;
assign sdblock2mem_fifo_wrport_we = (sdblock2mem_fifo_syncfifo_we & (sdblock2mem_fifo_syncfifo_writable | sdblock2mem_fifo_replace));
assign sdblock2mem_fifo_do_read = (sdblock2mem_fifo_syncfifo_readable & sdblock2mem_fifo_syncfifo_re);
assign sdblock2mem_fifo_rdport_adr = sdblock2mem_fifo_consume;
assign sdblock2mem_fifo_syncfifo_dout = sdblock2mem_fifo_rdport_dat_r;
assign sdblock2mem_fifo_rdport_re = sdblock2mem_fifo_do_read;
assign sdblock2mem_fifo_syncfifo_writable = (sdblock2mem_fifo_level0 != 10'd512);
assign sdblock2mem_fifo_syncfifo_readable = (sdblock2mem_fifo_level0 != 1'd0);
assign sdblock2mem_source_source_valid = sdblock2mem_converter_source_valid;
assign sdblock2mem_converter_source_ready = sdblock2mem_source_source_ready;
assign sdblock2mem_source_source_first = sdblock2mem_converter_source_first;
assign sdblock2mem_source_source_last = sdblock2mem_converter_source_last;
assign sdblock2mem_source_source_payload_data = sdblock2mem_converter_source_payload_data;
assign sdblock2mem_converter_sink_ready = ((~sdblock2mem_converter_strobe_all) | sdblock2mem_converter_source_ready);
assign sdblock2mem_converter_source_valid = sdblock2mem_converter_strobe_all;
assign sdblock2mem_converter_load_part = (sdblock2mem_converter_sink_valid & sdblock2mem_converter_sink_ready);
assign interface0_bus_stb = sdblock2mem_sink_sink_valid1;
assign interface0_bus_cyc = sdblock2mem_sink_sink_valid1;
assign interface0_bus_we = 1'd1;
assign interface0_bus_sel = 4'd15;
assign interface0_bus_adr = sdblock2mem_sink_sink_payload_address;
assign interface0_bus_dat_w = {sdblock2mem_sink_sink_payload_data1[7:0], sdblock2mem_sink_sink_payload_data1[15:8], sdblock2mem_sink_sink_payload_data1[23:16], sdblock2mem_sink_sink_payload_data1[31:24]};
assign sdblock2mem_sink_sink_ready1 = interface0_bus_ack;
assign sdblock2mem_wishbonedmawriter_base = sdblock2mem_wishbonedmawriter_base_storage[63:2];
assign sdblock2mem_wishbonedmawriter_length = sdblock2mem_wishbonedmawriter_length_storage[31:2];
assign sdblock2mem_wishbonedmawriter_offset_status = sdblock2mem_wishbonedmawriter_offset;
assign sdblock2mem_wishbonedmawriter_reset = (~sdblock2mem_wishbonedmawriter_enable_storage);
always @(*) begin
    sdblock2mem_sink_sink_last1 <= 1'd0;
    sdblock2mem_sink_sink_payload_address <= 32'd0;
    sdblock2mem_sink_sink_payload_data1 <= 32'd0;
    sdblock2mem_wishbonedmawriter_done_status <= 1'd0;
    builder_soclinux_sdblock2memdma_next_state <= 2'd0;
    sdblock2mem_wishbonedmawriter_offset_sdblock2memdma_next_value <= 32'd0;
    sdblock2mem_wishbonedmawriter_sink_ready <= 1'd0;
    sdblock2mem_wishbonedmawriter_offset_sdblock2memdma_next_value_ce <= 1'd0;
    sdblock2mem_sink_sink_valid1 <= 1'd0;
    builder_soclinux_sdblock2memdma_next_state <= builder_soclinux_sdblock2memdma_state;
    case (builder_soclinux_sdblock2memdma_state)
        1'd1: begin
            sdblock2mem_sink_sink_valid1 <= sdblock2mem_wishbonedmawriter_sink_valid;
            sdblock2mem_sink_sink_last1 <= (sdblock2mem_wishbonedmawriter_sink_last | ((sdblock2mem_wishbonedmawriter_offset + 1'd1) == sdblock2mem_wishbonedmawriter_length));
            sdblock2mem_sink_sink_payload_address <= (sdblock2mem_wishbonedmawriter_base + sdblock2mem_wishbonedmawriter_offset);
            sdblock2mem_sink_sink_payload_data1 <= sdblock2mem_wishbonedmawriter_sink_payload_data;
            sdblock2mem_wishbonedmawriter_sink_ready <= sdblock2mem_sink_sink_ready1;
            if ((sdblock2mem_wishbonedmawriter_sink_valid & sdblock2mem_wishbonedmawriter_sink_ready)) begin
                sdblock2mem_wishbonedmawriter_offset_sdblock2memdma_next_value <= (sdblock2mem_wishbonedmawriter_offset + 1'd1);
                sdblock2mem_wishbonedmawriter_offset_sdblock2memdma_next_value_ce <= 1'd1;
                if (sdblock2mem_sink_sink_last1) begin
                    if (sdblock2mem_wishbonedmawriter_loop_storage) begin
                        sdblock2mem_wishbonedmawriter_offset_sdblock2memdma_next_value <= 1'd0;
                        sdblock2mem_wishbonedmawriter_offset_sdblock2memdma_next_value_ce <= 1'd1;
                    end else begin
                        builder_soclinux_sdblock2memdma_next_state <= 2'd2;
                    end
                end
            end
        end
        2'd2: begin
            sdblock2mem_wishbonedmawriter_done_status <= 1'd1;
        end
        default: begin
            sdblock2mem_wishbonedmawriter_sink_ready <= 1'd1;
            sdblock2mem_wishbonedmawriter_offset_sdblock2memdma_next_value <= 1'd0;
            sdblock2mem_wishbonedmawriter_offset_sdblock2memdma_next_value_ce <= 1'd1;
            builder_soclinux_sdblock2memdma_next_state <= 1'd1;
        end
    endcase
end
assign sdmem2block_converter_converter_sink_valid = sdmem2block_dma_source_source_valid;
assign sdmem2block_dma_source_source_ready = sdmem2block_converter_converter_sink_ready;
assign sdmem2block_converter_converter_sink_first = sdmem2block_dma_source_source_first;
assign sdmem2block_converter_converter_sink_last = sdmem2block_dma_source_source_last;
assign sdmem2block_converter_converter_sink_payload_data = sdmem2block_dma_source_source_payload_data;
assign sdmem2block_fifo_sink_valid = sdmem2block_converter_source_source_valid;
assign sdmem2block_converter_source_source_ready = sdmem2block_fifo_sink_ready;
assign sdmem2block_fifo_sink_first = sdmem2block_converter_source_source_first;
assign sdmem2block_fifo_sink_last = sdmem2block_converter_source_source_last;
assign sdmem2block_fifo_sink_payload_data = sdmem2block_converter_source_source_payload_data;
assign sdmem2block_source_source_valid = sdmem2block_fifo_source_valid;
assign sdmem2block_fifo_source_ready = sdmem2block_source_source_ready;
assign sdmem2block_source_source_first = sdmem2block_fifo_source_first;
assign sdmem2block_source_source_payload_data = sdmem2block_fifo_source_payload_data;
always @(*) begin
    sdmem2block_source_source_last <= 1'd0;
    sdmem2block_source_source_last <= sdmem2block_fifo_source_last;
    if ((sdmem2block_count == 9'd511)) begin
        sdmem2block_source_source_last <= 1'd1;
    end
end
assign interface1_bus_stb = (sdmem2block_dma_sink_sink_valid & sdmem2block_dma_fifo_sink_ready);
assign interface1_bus_cyc = (sdmem2block_dma_sink_sink_valid & sdmem2block_dma_fifo_sink_ready);
assign interface1_bus_we = 1'd0;
assign interface1_bus_sel = 4'd15;
assign interface1_bus_adr = sdmem2block_dma_sink_sink_payload_address;
assign sdmem2block_dma_fifo_sink_last = sdmem2block_dma_sink_sink_last;
assign sdmem2block_dma_fifo_sink_payload_data = {interface1_bus_dat_r[7:0], interface1_bus_dat_r[15:8], interface1_bus_dat_r[23:16], interface1_bus_dat_r[31:24]};
always @(*) begin
    sdmem2block_dma_sink_sink_ready <= 1'd0;
    sdmem2block_dma_fifo_sink_valid <= 1'd0;
    if ((interface1_bus_stb & interface1_bus_ack)) begin
        sdmem2block_dma_sink_sink_ready <= 1'd1;
        sdmem2block_dma_fifo_sink_valid <= 1'd1;
    end
end
assign sdmem2block_dma_source_source_valid = sdmem2block_dma_fifo_source_valid;
assign sdmem2block_dma_fifo_source_ready = sdmem2block_dma_source_source_ready;
assign sdmem2block_dma_source_source_first = sdmem2block_dma_fifo_source_first;
assign sdmem2block_dma_source_source_last = sdmem2block_dma_fifo_source_last;
assign sdmem2block_dma_source_source_payload_data = sdmem2block_dma_fifo_source_payload_data;
assign sdmem2block_dma_base = sdmem2block_dma_base_storage[63:2];
assign sdmem2block_dma_length = sdmem2block_dma_length_storage[31:2];
assign sdmem2block_dma_offset_status = sdmem2block_dma_offset;
assign sdmem2block_dma_reset = (~sdmem2block_dma_enable_storage);
assign sdmem2block_dma_fifo_syncfifo_din = {sdmem2block_dma_fifo_fifo_in_last, sdmem2block_dma_fifo_fifo_in_first, sdmem2block_dma_fifo_fifo_in_payload_data};
assign {sdmem2block_dma_fifo_fifo_out_last, sdmem2block_dma_fifo_fifo_out_first, sdmem2block_dma_fifo_fifo_out_payload_data} = sdmem2block_dma_fifo_syncfifo_dout;
assign sdmem2block_dma_fifo_sink_ready = sdmem2block_dma_fifo_syncfifo_writable;
assign sdmem2block_dma_fifo_syncfifo_we = sdmem2block_dma_fifo_sink_valid;
assign sdmem2block_dma_fifo_fifo_in_first = sdmem2block_dma_fifo_sink_first;
assign sdmem2block_dma_fifo_fifo_in_last = sdmem2block_dma_fifo_sink_last;
assign sdmem2block_dma_fifo_fifo_in_payload_data = sdmem2block_dma_fifo_sink_payload_data;
assign sdmem2block_dma_fifo_source_valid = sdmem2block_dma_fifo_syncfifo_readable;
assign sdmem2block_dma_fifo_source_first = sdmem2block_dma_fifo_fifo_out_first;
assign sdmem2block_dma_fifo_source_last = sdmem2block_dma_fifo_fifo_out_last;
assign sdmem2block_dma_fifo_source_payload_data = sdmem2block_dma_fifo_fifo_out_payload_data;
assign sdmem2block_dma_fifo_syncfifo_re = sdmem2block_dma_fifo_source_ready;
always @(*) begin
    sdmem2block_dma_fifo_wrport_adr <= 4'd0;
    if (sdmem2block_dma_fifo_replace) begin
        sdmem2block_dma_fifo_wrport_adr <= (sdmem2block_dma_fifo_produce - 1'd1);
    end else begin
        sdmem2block_dma_fifo_wrport_adr <= sdmem2block_dma_fifo_produce;
    end
end
assign sdmem2block_dma_fifo_wrport_dat_w = sdmem2block_dma_fifo_syncfifo_din;
assign sdmem2block_dma_fifo_wrport_we = (sdmem2block_dma_fifo_syncfifo_we & (sdmem2block_dma_fifo_syncfifo_writable | sdmem2block_dma_fifo_replace));
assign sdmem2block_dma_fifo_do_read = (sdmem2block_dma_fifo_syncfifo_readable & sdmem2block_dma_fifo_syncfifo_re);
assign sdmem2block_dma_fifo_rdport_adr = sdmem2block_dma_fifo_consume;
assign sdmem2block_dma_fifo_syncfifo_dout = sdmem2block_dma_fifo_rdport_dat_r;
assign sdmem2block_dma_fifo_syncfifo_writable = (sdmem2block_dma_fifo_level != 5'd16);
assign sdmem2block_dma_fifo_syncfifo_readable = (sdmem2block_dma_fifo_level != 1'd0);
always @(*) begin
    sdmem2block_dma_sink_sink_valid <= 1'd0;
    sdmem2block_dma_done_status <= 1'd0;
    sdmem2block_dma_sink_sink_last <= 1'd0;
    builder_soclinux_sdmem2blockdma_next_state <= 2'd0;
    sdmem2block_dma_offset_sdmem2blockdma_next_value <= 32'd0;
    sdmem2block_dma_offset_sdmem2blockdma_next_value_ce <= 1'd0;
    sdmem2block_dma_sink_sink_payload_address <= 32'd0;
    builder_soclinux_sdmem2blockdma_next_state <= builder_soclinux_sdmem2blockdma_state;
    case (builder_soclinux_sdmem2blockdma_state)
        1'd1: begin
            sdmem2block_dma_sink_sink_valid <= 1'd1;
            sdmem2block_dma_sink_sink_last <= (sdmem2block_dma_offset == (sdmem2block_dma_length - 1'd1));
            sdmem2block_dma_sink_sink_payload_address <= (sdmem2block_dma_base + sdmem2block_dma_offset);
            if (sdmem2block_dma_sink_sink_ready) begin
                sdmem2block_dma_offset_sdmem2blockdma_next_value <= (sdmem2block_dma_offset + 1'd1);
                sdmem2block_dma_offset_sdmem2blockdma_next_value_ce <= 1'd1;
                if (sdmem2block_dma_sink_sink_last) begin
                    if (sdmem2block_dma_loop_storage) begin
                        sdmem2block_dma_offset_sdmem2blockdma_next_value <= 1'd0;
                        sdmem2block_dma_offset_sdmem2blockdma_next_value_ce <= 1'd1;
                    end else begin
                        builder_soclinux_sdmem2blockdma_next_state <= 2'd2;
                    end
                end
            end
        end
        2'd2: begin
            sdmem2block_dma_done_status <= 1'd1;
        end
        default: begin
            sdmem2block_dma_offset_sdmem2blockdma_next_value <= 1'd0;
            sdmem2block_dma_offset_sdmem2blockdma_next_value_ce <= 1'd1;
            builder_soclinux_sdmem2blockdma_next_state <= 1'd1;
        end
    endcase
end
assign sdmem2block_converter_source_source_valid = sdmem2block_converter_converter_source_valid;
assign sdmem2block_converter_converter_source_ready = sdmem2block_converter_source_source_ready;
assign sdmem2block_converter_source_source_first = sdmem2block_converter_converter_source_first;
assign sdmem2block_converter_source_source_last = sdmem2block_converter_converter_source_last;
assign sdmem2block_converter_source_source_payload_data = sdmem2block_converter_converter_source_payload_data;
assign sdmem2block_converter_converter_first = (sdmem2block_converter_converter_mux == 1'd0);
assign sdmem2block_converter_converter_last = (sdmem2block_converter_converter_mux == 2'd3);
assign sdmem2block_converter_converter_source_valid = sdmem2block_converter_converter_sink_valid;
assign sdmem2block_converter_converter_source_first = (sdmem2block_converter_converter_sink_first & sdmem2block_converter_converter_first);
assign sdmem2block_converter_converter_source_last = (sdmem2block_converter_converter_sink_last & sdmem2block_converter_converter_last);
assign sdmem2block_converter_converter_sink_ready = (sdmem2block_converter_converter_last & sdmem2block_converter_converter_source_ready);
always @(*) begin
    sdmem2block_converter_converter_source_payload_data <= 8'd0;
    case (sdmem2block_converter_converter_mux)
        1'd0: begin
            sdmem2block_converter_converter_source_payload_data <= sdmem2block_converter_converter_sink_payload_data[31:24];
        end
        1'd1: begin
            sdmem2block_converter_converter_source_payload_data <= sdmem2block_converter_converter_sink_payload_data[23:16];
        end
        2'd2: begin
            sdmem2block_converter_converter_source_payload_data <= sdmem2block_converter_converter_sink_payload_data[15:8];
        end
        default: begin
            sdmem2block_converter_converter_source_payload_data <= sdmem2block_converter_converter_sink_payload_data[7:0];
        end
    endcase
end
assign sdmem2block_converter_converter_source_payload_valid_token_count = sdmem2block_converter_converter_last;
assign sdmem2block_fifo_syncfifo_din = {sdmem2block_fifo_fifo_in_last, sdmem2block_fifo_fifo_in_first, sdmem2block_fifo_fifo_in_payload_data};
assign {sdmem2block_fifo_fifo_out_last, sdmem2block_fifo_fifo_out_first, sdmem2block_fifo_fifo_out_payload_data} = sdmem2block_fifo_syncfifo_dout;
assign sdmem2block_fifo_sink_ready = sdmem2block_fifo_syncfifo_writable;
assign sdmem2block_fifo_syncfifo_we = sdmem2block_fifo_sink_valid;
assign sdmem2block_fifo_fifo_in_first = sdmem2block_fifo_sink_first;
assign sdmem2block_fifo_fifo_in_last = sdmem2block_fifo_sink_last;
assign sdmem2block_fifo_fifo_in_payload_data = sdmem2block_fifo_sink_payload_data;
assign sdmem2block_fifo_source_valid = sdmem2block_fifo_readable;
assign sdmem2block_fifo_source_first = sdmem2block_fifo_fifo_out_first;
assign sdmem2block_fifo_source_last = sdmem2block_fifo_fifo_out_last;
assign sdmem2block_fifo_source_payload_data = sdmem2block_fifo_fifo_out_payload_data;
assign sdmem2block_fifo_re = sdmem2block_fifo_source_ready;
assign sdmem2block_fifo_syncfifo_re = (sdmem2block_fifo_syncfifo_readable & ((~sdmem2block_fifo_readable) | sdmem2block_fifo_re));
assign sdmem2block_fifo_level1 = (sdmem2block_fifo_level0 + sdmem2block_fifo_readable);
always @(*) begin
    sdmem2block_fifo_wrport_adr <= 9'd0;
    if (sdmem2block_fifo_replace) begin
        sdmem2block_fifo_wrport_adr <= (sdmem2block_fifo_produce - 1'd1);
    end else begin
        sdmem2block_fifo_wrport_adr <= sdmem2block_fifo_produce;
    end
end
assign sdmem2block_fifo_wrport_dat_w = sdmem2block_fifo_syncfifo_din;
assign sdmem2block_fifo_wrport_we = (sdmem2block_fifo_syncfifo_we & (sdmem2block_fifo_syncfifo_writable | sdmem2block_fifo_replace));
assign sdmem2block_fifo_do_read = (sdmem2block_fifo_syncfifo_readable & sdmem2block_fifo_syncfifo_re);
assign sdmem2block_fifo_rdport_adr = sdmem2block_fifo_consume;
assign sdmem2block_fifo_syncfifo_dout = sdmem2block_fifo_rdport_dat_r;
assign sdmem2block_fifo_rdport_re = sdmem2block_fifo_do_read;
assign sdmem2block_fifo_syncfifo_writable = (sdmem2block_fifo_level0 != 10'd512);
assign sdmem2block_fifo_syncfifo_readable = (sdmem2block_fifo_level0 != 1'd0);
assign eventmanager_card_detect0 = card_detect_status1;
assign eventmanager_card_detect1 = card_detect_pending;
always @(*) begin
    card_detect_clear <= 1'd0;
    if ((eventmanager_pending_re & eventmanager_pending_r[0])) begin
        card_detect_clear <= 1'd1;
    end
end
assign eventmanager_block2mem_dma0 = block2mem_dma_status;
assign eventmanager_block2mem_dma1 = block2mem_dma_pending;
always @(*) begin
    block2mem_dma_clear <= 1'd0;
    if ((eventmanager_pending_re & eventmanager_pending_r[1])) begin
        block2mem_dma_clear <= 1'd1;
    end
end
assign eventmanager_mem2block_dma0 = mem2block_dma_status;
assign eventmanager_mem2block_dma1 = mem2block_dma_pending;
always @(*) begin
    mem2block_dma_clear <= 1'd0;
    if ((eventmanager_pending_re & eventmanager_pending_r[2])) begin
        mem2block_dma_clear <= 1'd1;
    end
end
assign eventmanager_cmd_done0 = cmd_done_status;
assign eventmanager_cmd_done1 = cmd_done_pending;
always @(*) begin
    cmd_done_clear <= 1'd0;
    if ((eventmanager_pending_re & eventmanager_pending_r[3])) begin
        cmd_done_clear <= 1'd1;
    end
end
assign sdirq_irq = ((((eventmanager_pending_status[0] & eventmanager_enable_storage[0]) | (eventmanager_pending_status[1] & eventmanager_enable_storage[1])) | (eventmanager_pending_status[2] & eventmanager_enable_storage[2])) | (eventmanager_pending_status[3] & eventmanager_enable_storage[3]));
assign card_detect_status1 = 1'd0;
assign block2mem_dma_status = 1'd0;
assign mem2block_dma_status = 1'd0;
assign cmd_done_status = cmd_done_trigger;
assign cmd_done_pending = cmd_done_trigger;
always @(*) begin
    dadr <= 7'd0;
    den <= 1'd0;
    if ((~drp_en)) begin
        den <= eoc;
        dadr <= channel;
    end
end
always @(*) begin
    builder_soclinux_wishbone2csr_next_state <= 2'd0;
    builder_soclinux_dat_w_wishbone2csr_next_value0 <= 32'd0;
    builder_soclinux_dat_w_wishbone2csr_next_value_ce0 <= 1'd0;
    builder_soclinux_wishbone_ack <= 1'd0;
    builder_soclinux_adr_wishbone2csr_next_value1 <= 14'd0;
    builder_soclinux_adr_wishbone2csr_next_value_ce1 <= 1'd0;
    builder_soclinux_we_wishbone2csr_next_value2 <= 1'd0;
    builder_soclinux_we_wishbone2csr_next_value_ce2 <= 1'd0;
    builder_soclinux_wishbone_dat_r <= 32'd0;
    builder_soclinux_wishbone2csr_next_state <= builder_soclinux_wishbone2csr_state;
    case (builder_soclinux_wishbone2csr_state)
        1'd1: begin
            builder_soclinux_adr_wishbone2csr_next_value1 <= 1'd0;
            builder_soclinux_adr_wishbone2csr_next_value_ce1 <= 1'd1;
            builder_soclinux_we_wishbone2csr_next_value2 <= 1'd0;
            builder_soclinux_we_wishbone2csr_next_value_ce2 <= 1'd1;
            builder_soclinux_wishbone2csr_next_state <= 2'd2;
        end
        2'd2: begin
            builder_soclinux_wishbone_ack <= 1'd1;
            builder_soclinux_wishbone_dat_r <= builder_soclinux_dat_r;
            builder_soclinux_wishbone2csr_next_state <= 1'd0;
        end
        default: begin
            builder_soclinux_dat_w_wishbone2csr_next_value0 <= builder_soclinux_wishbone_dat_w;
            builder_soclinux_dat_w_wishbone2csr_next_value_ce0 <= 1'd1;
            if ((builder_soclinux_wishbone_cyc & builder_soclinux_wishbone_stb)) begin
                builder_soclinux_adr_wishbone2csr_next_value1 <= builder_soclinux_wishbone_adr;
                builder_soclinux_adr_wishbone2csr_next_value_ce1 <= 1'd1;
                builder_soclinux_we_wishbone2csr_next_value2 <= (builder_soclinux_wishbone_we & (builder_soclinux_wishbone_sel != 1'd0));
                builder_soclinux_we_wishbone2csr_next_value_ce2 <= 1'd1;
                builder_soclinux_wishbone2csr_next_state <= 1'd1;
            end
        end
    endcase
end
assign builder_csr_bankarray_csrbank0_sel = (builder_csr_bankarray_interface0_bank_bus_adr[13:9] == 1'd0);
assign builder_csr_bankarray_csrbank0_reset0_r = builder_csr_bankarray_interface0_bank_bus_dat_w[1:0];
always @(*) begin
    builder_csr_bankarray_csrbank0_reset0_we <= 1'd0;
    builder_csr_bankarray_csrbank0_reset0_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank0_sel & (builder_csr_bankarray_interface0_bank_bus_adr[8:0] == 1'd0))) begin
        builder_csr_bankarray_csrbank0_reset0_re <= builder_csr_bankarray_interface0_bank_bus_we;
        builder_csr_bankarray_csrbank0_reset0_we <= (~builder_csr_bankarray_interface0_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank0_scratch0_r = builder_csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank0_scratch0_we <= 1'd0;
    builder_csr_bankarray_csrbank0_scratch0_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank0_sel & (builder_csr_bankarray_interface0_bank_bus_adr[8:0] == 1'd1))) begin
        builder_csr_bankarray_csrbank0_scratch0_re <= builder_csr_bankarray_interface0_bank_bus_we;
        builder_csr_bankarray_csrbank0_scratch0_we <= (~builder_csr_bankarray_interface0_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank0_bus_errors_r = builder_csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank0_bus_errors_re <= 1'd0;
    builder_csr_bankarray_csrbank0_bus_errors_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank0_sel & (builder_csr_bankarray_interface0_bank_bus_adr[8:0] == 2'd2))) begin
        builder_csr_bankarray_csrbank0_bus_errors_re <= builder_csr_bankarray_interface0_bank_bus_we;
        builder_csr_bankarray_csrbank0_bus_errors_we <= (~builder_csr_bankarray_interface0_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank1_sel = (builder_csr_bankarray_interface1_bank_bus_adr[13:9] == 1'd1);
assign builder_csr_bankarray_csrbank1_rst0_r = builder_csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank1_rst0_re <= 1'd0;
    builder_csr_bankarray_csrbank1_rst0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank1_sel & (builder_csr_bankarray_interface1_bank_bus_adr[8:0] == 1'd0))) begin
        builder_csr_bankarray_csrbank1_rst0_re <= builder_csr_bankarray_interface1_bank_bus_we;
        builder_csr_bankarray_csrbank1_rst0_we <= (~builder_csr_bankarray_interface1_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank1_dly_sel0_r = builder_csr_bankarray_interface1_bank_bus_dat_w[3:0];
always @(*) begin
    builder_csr_bankarray_csrbank1_dly_sel0_re <= 1'd0;
    builder_csr_bankarray_csrbank1_dly_sel0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank1_sel & (builder_csr_bankarray_interface1_bank_bus_adr[8:0] == 1'd1))) begin
        builder_csr_bankarray_csrbank1_dly_sel0_re <= builder_csr_bankarray_interface1_bank_bus_we;
        builder_csr_bankarray_csrbank1_dly_sel0_we <= (~builder_csr_bankarray_interface1_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank1_half_sys8x_taps0_r = builder_csr_bankarray_interface1_bank_bus_dat_w[4:0];
always @(*) begin
    builder_csr_bankarray_csrbank1_half_sys8x_taps0_we <= 1'd0;
    builder_csr_bankarray_csrbank1_half_sys8x_taps0_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank1_sel & (builder_csr_bankarray_interface1_bank_bus_adr[8:0] == 2'd2))) begin
        builder_csr_bankarray_csrbank1_half_sys8x_taps0_re <= builder_csr_bankarray_interface1_bank_bus_we;
        builder_csr_bankarray_csrbank1_half_sys8x_taps0_we <= (~builder_csr_bankarray_interface1_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank1_wlevel_en0_r = builder_csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank1_wlevel_en0_re <= 1'd0;
    builder_csr_bankarray_csrbank1_wlevel_en0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank1_sel & (builder_csr_bankarray_interface1_bank_bus_adr[8:0] == 2'd3))) begin
        builder_csr_bankarray_csrbank1_wlevel_en0_re <= builder_csr_bankarray_interface1_bank_bus_we;
        builder_csr_bankarray_csrbank1_wlevel_en0_we <= (~builder_csr_bankarray_interface1_bank_bus_we);
    end
end
assign main_v7ddrphy_wlevel_strobe_r = builder_csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
    main_v7ddrphy_wlevel_strobe_we <= 1'd0;
    main_v7ddrphy_wlevel_strobe_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank1_sel & (builder_csr_bankarray_interface1_bank_bus_adr[8:0] == 3'd4))) begin
        main_v7ddrphy_wlevel_strobe_re <= builder_csr_bankarray_interface1_bank_bus_we;
        main_v7ddrphy_wlevel_strobe_we <= (~builder_csr_bankarray_interface1_bank_bus_we);
    end
end
assign main_v7ddrphy_cdly_rst_r = builder_csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
    main_v7ddrphy_cdly_rst_re <= 1'd0;
    main_v7ddrphy_cdly_rst_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank1_sel & (builder_csr_bankarray_interface1_bank_bus_adr[8:0] == 3'd5))) begin
        main_v7ddrphy_cdly_rst_re <= builder_csr_bankarray_interface1_bank_bus_we;
        main_v7ddrphy_cdly_rst_we <= (~builder_csr_bankarray_interface1_bank_bus_we);
    end
end
assign main_v7ddrphy_cdly_inc_r = builder_csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
    main_v7ddrphy_cdly_inc_re <= 1'd0;
    main_v7ddrphy_cdly_inc_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank1_sel & (builder_csr_bankarray_interface1_bank_bus_adr[8:0] == 3'd6))) begin
        main_v7ddrphy_cdly_inc_re <= builder_csr_bankarray_interface1_bank_bus_we;
        main_v7ddrphy_cdly_inc_we <= (~builder_csr_bankarray_interface1_bank_bus_we);
    end
end
assign main_v7ddrphy_rdly_dq_rst_r = builder_csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
    main_v7ddrphy_rdly_dq_rst_re <= 1'd0;
    main_v7ddrphy_rdly_dq_rst_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank1_sel & (builder_csr_bankarray_interface1_bank_bus_adr[8:0] == 3'd7))) begin
        main_v7ddrphy_rdly_dq_rst_re <= builder_csr_bankarray_interface1_bank_bus_we;
        main_v7ddrphy_rdly_dq_rst_we <= (~builder_csr_bankarray_interface1_bank_bus_we);
    end
end
assign main_v7ddrphy_rdly_dq_inc_r = builder_csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
    main_v7ddrphy_rdly_dq_inc_re <= 1'd0;
    main_v7ddrphy_rdly_dq_inc_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank1_sel & (builder_csr_bankarray_interface1_bank_bus_adr[8:0] == 4'd8))) begin
        main_v7ddrphy_rdly_dq_inc_re <= builder_csr_bankarray_interface1_bank_bus_we;
        main_v7ddrphy_rdly_dq_inc_we <= (~builder_csr_bankarray_interface1_bank_bus_we);
    end
end
assign main_v7ddrphy_rdly_dq_bitslip_rst_r = builder_csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
    main_v7ddrphy_rdly_dq_bitslip_rst_we <= 1'd0;
    main_v7ddrphy_rdly_dq_bitslip_rst_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank1_sel & (builder_csr_bankarray_interface1_bank_bus_adr[8:0] == 4'd9))) begin
        main_v7ddrphy_rdly_dq_bitslip_rst_re <= builder_csr_bankarray_interface1_bank_bus_we;
        main_v7ddrphy_rdly_dq_bitslip_rst_we <= (~builder_csr_bankarray_interface1_bank_bus_we);
    end
end
assign main_v7ddrphy_rdly_dq_bitslip_r = builder_csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
    main_v7ddrphy_rdly_dq_bitslip_we <= 1'd0;
    main_v7ddrphy_rdly_dq_bitslip_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank1_sel & (builder_csr_bankarray_interface1_bank_bus_adr[8:0] == 4'd10))) begin
        main_v7ddrphy_rdly_dq_bitslip_re <= builder_csr_bankarray_interface1_bank_bus_we;
        main_v7ddrphy_rdly_dq_bitslip_we <= (~builder_csr_bankarray_interface1_bank_bus_we);
    end
end
assign main_v7ddrphy_wdly_dq_rst_r = builder_csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
    main_v7ddrphy_wdly_dq_rst_we <= 1'd0;
    main_v7ddrphy_wdly_dq_rst_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank1_sel & (builder_csr_bankarray_interface1_bank_bus_adr[8:0] == 4'd11))) begin
        main_v7ddrphy_wdly_dq_rst_re <= builder_csr_bankarray_interface1_bank_bus_we;
        main_v7ddrphy_wdly_dq_rst_we <= (~builder_csr_bankarray_interface1_bank_bus_we);
    end
end
assign main_v7ddrphy_wdly_dq_inc_r = builder_csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
    main_v7ddrphy_wdly_dq_inc_we <= 1'd0;
    main_v7ddrphy_wdly_dq_inc_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank1_sel & (builder_csr_bankarray_interface1_bank_bus_adr[8:0] == 4'd12))) begin
        main_v7ddrphy_wdly_dq_inc_re <= builder_csr_bankarray_interface1_bank_bus_we;
        main_v7ddrphy_wdly_dq_inc_we <= (~builder_csr_bankarray_interface1_bank_bus_we);
    end
end
assign main_v7ddrphy_wdly_dqs_rst_r = builder_csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
    main_v7ddrphy_wdly_dqs_rst_re <= 1'd0;
    main_v7ddrphy_wdly_dqs_rst_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank1_sel & (builder_csr_bankarray_interface1_bank_bus_adr[8:0] == 4'd13))) begin
        main_v7ddrphy_wdly_dqs_rst_re <= builder_csr_bankarray_interface1_bank_bus_we;
        main_v7ddrphy_wdly_dqs_rst_we <= (~builder_csr_bankarray_interface1_bank_bus_we);
    end
end
assign main_v7ddrphy_wdly_dqs_inc_r = builder_csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
    main_v7ddrphy_wdly_dqs_inc_re <= 1'd0;
    main_v7ddrphy_wdly_dqs_inc_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank1_sel & (builder_csr_bankarray_interface1_bank_bus_adr[8:0] == 4'd14))) begin
        main_v7ddrphy_wdly_dqs_inc_re <= builder_csr_bankarray_interface1_bank_bus_we;
        main_v7ddrphy_wdly_dqs_inc_we <= (~builder_csr_bankarray_interface1_bank_bus_we);
    end
end
assign main_v7ddrphy_wdly_dq_bitslip_rst_r = builder_csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
    main_v7ddrphy_wdly_dq_bitslip_rst_re <= 1'd0;
    main_v7ddrphy_wdly_dq_bitslip_rst_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank1_sel & (builder_csr_bankarray_interface1_bank_bus_adr[8:0] == 4'd15))) begin
        main_v7ddrphy_wdly_dq_bitslip_rst_re <= builder_csr_bankarray_interface1_bank_bus_we;
        main_v7ddrphy_wdly_dq_bitslip_rst_we <= (~builder_csr_bankarray_interface1_bank_bus_we);
    end
end
assign main_v7ddrphy_wdly_dq_bitslip_r = builder_csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
    main_v7ddrphy_wdly_dq_bitslip_re <= 1'd0;
    main_v7ddrphy_wdly_dq_bitslip_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank1_sel & (builder_csr_bankarray_interface1_bank_bus_adr[8:0] == 5'd16))) begin
        main_v7ddrphy_wdly_dq_bitslip_re <= builder_csr_bankarray_interface1_bank_bus_we;
        main_v7ddrphy_wdly_dq_bitslip_we <= (~builder_csr_bankarray_interface1_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank1_rdphase0_r = builder_csr_bankarray_interface1_bank_bus_dat_w[1:0];
always @(*) begin
    builder_csr_bankarray_csrbank1_rdphase0_we <= 1'd0;
    builder_csr_bankarray_csrbank1_rdphase0_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank1_sel & (builder_csr_bankarray_interface1_bank_bus_adr[8:0] == 5'd17))) begin
        builder_csr_bankarray_csrbank1_rdphase0_re <= builder_csr_bankarray_interface1_bank_bus_we;
        builder_csr_bankarray_csrbank1_rdphase0_we <= (~builder_csr_bankarray_interface1_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank1_wrphase0_r = builder_csr_bankarray_interface1_bank_bus_dat_w[1:0];
always @(*) begin
    builder_csr_bankarray_csrbank1_wrphase0_we <= 1'd0;
    builder_csr_bankarray_csrbank1_wrphase0_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank1_sel & (builder_csr_bankarray_interface1_bank_bus_adr[8:0] == 5'd18))) begin
        builder_csr_bankarray_csrbank1_wrphase0_re <= builder_csr_bankarray_interface1_bank_bus_we;
        builder_csr_bankarray_csrbank1_wrphase0_we <= (~builder_csr_bankarray_interface1_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank1_rst0_w = main_v7ddrphy_rst_storage;
assign builder_csr_bankarray_csrbank1_dly_sel0_w = main_v7ddrphy_dly_sel_storage[3:0];
assign builder_csr_bankarray_csrbank1_half_sys8x_taps0_w = main_v7ddrphy_half_sys8x_taps_storage[4:0];
assign builder_csr_bankarray_csrbank1_wlevel_en0_w = main_v7ddrphy_wlevel_en_storage;
assign builder_csr_bankarray_csrbank1_rdphase0_w = main_v7ddrphy_rdphase_storage[1:0];
assign builder_csr_bankarray_csrbank1_wrphase0_w = main_v7ddrphy_wrphase_storage[1:0];
assign builder_csr_bankarray_sel = (builder_csr_bankarray_sram_bus_adr[13:9] == 3'd4);
always @(*) begin
    builder_csr_bankarray_sram_bus_dat_r <= 32'd0;
    if (builder_csr_bankarray_sel_r) begin
        builder_csr_bankarray_sram_bus_dat_r <= builder_csr_bankarray_dat_r;
    end
end
assign builder_csr_bankarray_adr = builder_csr_bankarray_sram_bus_adr[4:0];
assign builder_csr_bankarray_csrbank2_sel = (builder_csr_bankarray_interface2_bank_bus_adr[13:9] == 3'd5);
assign builder_csr_bankarray_csrbank2_out0_r = builder_csr_bankarray_interface2_bank_bus_dat_w[7:0];
always @(*) begin
    builder_csr_bankarray_csrbank2_out0_we <= 1'd0;
    builder_csr_bankarray_csrbank2_out0_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank2_sel & (builder_csr_bankarray_interface2_bank_bus_adr[8:0] == 1'd0))) begin
        builder_csr_bankarray_csrbank2_out0_re <= builder_csr_bankarray_interface2_bank_bus_we;
        builder_csr_bankarray_csrbank2_out0_we <= (~builder_csr_bankarray_interface2_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank2_out0_w = main_storage[7:0];
assign builder_csr_bankarray_csrbank3_sel = (builder_csr_bankarray_interface3_bank_bus_adr[13:9] == 3'd6);
assign builder_csr_bankarray_csrbank3_dma_base1_r = builder_csr_bankarray_interface3_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dma_base1_we <= 1'd0;
    builder_csr_bankarray_csrbank3_dma_base1_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 1'd0))) begin
        builder_csr_bankarray_csrbank3_dma_base1_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dma_base1_we <= (~builder_csr_bankarray_interface3_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank3_dma_base0_r = builder_csr_bankarray_interface3_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dma_base0_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dma_base0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 1'd1))) begin
        builder_csr_bankarray_csrbank3_dma_base0_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dma_base0_we <= (~builder_csr_bankarray_interface3_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank3_dma_length0_r = builder_csr_bankarray_interface3_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dma_length0_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dma_length0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 2'd2))) begin
        builder_csr_bankarray_csrbank3_dma_length0_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dma_length0_we <= (~builder_csr_bankarray_interface3_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank3_dma_enable0_r = builder_csr_bankarray_interface3_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dma_enable0_we <= 1'd0;
    builder_csr_bankarray_csrbank3_dma_enable0_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 2'd3))) begin
        builder_csr_bankarray_csrbank3_dma_enable0_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dma_enable0_we <= (~builder_csr_bankarray_interface3_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank3_dma_done_r = builder_csr_bankarray_interface3_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dma_done_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dma_done_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 3'd4))) begin
        builder_csr_bankarray_csrbank3_dma_done_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dma_done_we <= (~builder_csr_bankarray_interface3_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank3_dma_loop0_r = builder_csr_bankarray_interface3_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dma_loop0_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dma_loop0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 3'd5))) begin
        builder_csr_bankarray_csrbank3_dma_loop0_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dma_loop0_we <= (~builder_csr_bankarray_interface3_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank3_dma_offset_r = builder_csr_bankarray_interface3_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dma_offset_we <= 1'd0;
    builder_csr_bankarray_csrbank3_dma_offset_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 3'd6))) begin
        builder_csr_bankarray_csrbank3_dma_offset_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dma_offset_we <= (~builder_csr_bankarray_interface3_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank3_dma_base1_w = sdblock2mem_wishbonedmawriter_base_storage[63:32];
assign builder_csr_bankarray_csrbank3_dma_base0_w = sdblock2mem_wishbonedmawriter_base_storage[31:0];
assign builder_csr_bankarray_csrbank3_dma_length0_w = sdblock2mem_wishbonedmawriter_length_storage[31:0];
assign builder_csr_bankarray_csrbank3_dma_enable0_w = sdblock2mem_wishbonedmawriter_enable_storage;
assign builder_csr_bankarray_csrbank3_dma_done_w = sdblock2mem_wishbonedmawriter_done_status;
assign sdblock2mem_wishbonedmawriter_done_we = builder_csr_bankarray_csrbank3_dma_done_we;
assign builder_csr_bankarray_csrbank3_dma_loop0_w = sdblock2mem_wishbonedmawriter_loop_storage;
assign builder_csr_bankarray_csrbank3_dma_offset_w = sdblock2mem_wishbonedmawriter_offset_status[31:0];
assign sdblock2mem_wishbonedmawriter_offset_we = builder_csr_bankarray_csrbank3_dma_offset_we;
assign builder_csr_bankarray_csrbank4_sel = (builder_csr_bankarray_interface4_bank_bus_adr[13:9] == 3'd7);
assign builder_csr_bankarray_csrbank4_cmd_argument0_r = builder_csr_bankarray_interface4_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank4_cmd_argument0_re <= 1'd0;
    builder_csr_bankarray_csrbank4_cmd_argument0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank4_sel & (builder_csr_bankarray_interface4_bank_bus_adr[8:0] == 1'd0))) begin
        builder_csr_bankarray_csrbank4_cmd_argument0_re <= builder_csr_bankarray_interface4_bank_bus_we;
        builder_csr_bankarray_csrbank4_cmd_argument0_we <= (~builder_csr_bankarray_interface4_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank4_cmd_command0_r = builder_csr_bankarray_interface4_bank_bus_dat_w[13:0];
always @(*) begin
    builder_csr_bankarray_csrbank4_cmd_command0_re <= 1'd0;
    builder_csr_bankarray_csrbank4_cmd_command0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank4_sel & (builder_csr_bankarray_interface4_bank_bus_adr[8:0] == 1'd1))) begin
        builder_csr_bankarray_csrbank4_cmd_command0_re <= builder_csr_bankarray_interface4_bank_bus_we;
        builder_csr_bankarray_csrbank4_cmd_command0_we <= (~builder_csr_bankarray_interface4_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank4_cmd_send0_r = builder_csr_bankarray_interface4_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank4_cmd_send0_we <= 1'd0;
    builder_csr_bankarray_csrbank4_cmd_send0_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank4_sel & (builder_csr_bankarray_interface4_bank_bus_adr[8:0] == 2'd2))) begin
        builder_csr_bankarray_csrbank4_cmd_send0_re <= builder_csr_bankarray_interface4_bank_bus_we;
        builder_csr_bankarray_csrbank4_cmd_send0_we <= (~builder_csr_bankarray_interface4_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank4_cmd_response3_r = builder_csr_bankarray_interface4_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank4_cmd_response3_re <= 1'd0;
    builder_csr_bankarray_csrbank4_cmd_response3_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank4_sel & (builder_csr_bankarray_interface4_bank_bus_adr[8:0] == 2'd3))) begin
        builder_csr_bankarray_csrbank4_cmd_response3_re <= builder_csr_bankarray_interface4_bank_bus_we;
        builder_csr_bankarray_csrbank4_cmd_response3_we <= (~builder_csr_bankarray_interface4_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank4_cmd_response2_r = builder_csr_bankarray_interface4_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank4_cmd_response2_re <= 1'd0;
    builder_csr_bankarray_csrbank4_cmd_response2_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank4_sel & (builder_csr_bankarray_interface4_bank_bus_adr[8:0] == 3'd4))) begin
        builder_csr_bankarray_csrbank4_cmd_response2_re <= builder_csr_bankarray_interface4_bank_bus_we;
        builder_csr_bankarray_csrbank4_cmd_response2_we <= (~builder_csr_bankarray_interface4_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank4_cmd_response1_r = builder_csr_bankarray_interface4_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank4_cmd_response1_we <= 1'd0;
    builder_csr_bankarray_csrbank4_cmd_response1_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank4_sel & (builder_csr_bankarray_interface4_bank_bus_adr[8:0] == 3'd5))) begin
        builder_csr_bankarray_csrbank4_cmd_response1_re <= builder_csr_bankarray_interface4_bank_bus_we;
        builder_csr_bankarray_csrbank4_cmd_response1_we <= (~builder_csr_bankarray_interface4_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank4_cmd_response0_r = builder_csr_bankarray_interface4_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank4_cmd_response0_we <= 1'd0;
    builder_csr_bankarray_csrbank4_cmd_response0_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank4_sel & (builder_csr_bankarray_interface4_bank_bus_adr[8:0] == 3'd6))) begin
        builder_csr_bankarray_csrbank4_cmd_response0_re <= builder_csr_bankarray_interface4_bank_bus_we;
        builder_csr_bankarray_csrbank4_cmd_response0_we <= (~builder_csr_bankarray_interface4_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank4_cmd_event_r = builder_csr_bankarray_interface4_bank_bus_dat_w[3:0];
always @(*) begin
    builder_csr_bankarray_csrbank4_cmd_event_re <= 1'd0;
    builder_csr_bankarray_csrbank4_cmd_event_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank4_sel & (builder_csr_bankarray_interface4_bank_bus_adr[8:0] == 3'd7))) begin
        builder_csr_bankarray_csrbank4_cmd_event_re <= builder_csr_bankarray_interface4_bank_bus_we;
        builder_csr_bankarray_csrbank4_cmd_event_we <= (~builder_csr_bankarray_interface4_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank4_data_event_r = builder_csr_bankarray_interface4_bank_bus_dat_w[3:0];
always @(*) begin
    builder_csr_bankarray_csrbank4_data_event_re <= 1'd0;
    builder_csr_bankarray_csrbank4_data_event_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank4_sel & (builder_csr_bankarray_interface4_bank_bus_adr[8:0] == 4'd8))) begin
        builder_csr_bankarray_csrbank4_data_event_re <= builder_csr_bankarray_interface4_bank_bus_we;
        builder_csr_bankarray_csrbank4_data_event_we <= (~builder_csr_bankarray_interface4_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank4_block_length0_r = builder_csr_bankarray_interface4_bank_bus_dat_w[9:0];
always @(*) begin
    builder_csr_bankarray_csrbank4_block_length0_we <= 1'd0;
    builder_csr_bankarray_csrbank4_block_length0_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank4_sel & (builder_csr_bankarray_interface4_bank_bus_adr[8:0] == 4'd9))) begin
        builder_csr_bankarray_csrbank4_block_length0_re <= builder_csr_bankarray_interface4_bank_bus_we;
        builder_csr_bankarray_csrbank4_block_length0_we <= (~builder_csr_bankarray_interface4_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank4_block_count0_r = builder_csr_bankarray_interface4_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank4_block_count0_re <= 1'd0;
    builder_csr_bankarray_csrbank4_block_count0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank4_sel & (builder_csr_bankarray_interface4_bank_bus_adr[8:0] == 4'd10))) begin
        builder_csr_bankarray_csrbank4_block_count0_re <= builder_csr_bankarray_interface4_bank_bus_we;
        builder_csr_bankarray_csrbank4_block_count0_we <= (~builder_csr_bankarray_interface4_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank4_cmd_argument0_w = sdcore_cmd_argument_storage[31:0];
assign sdcore_csrfield_cmd_type = sdcore_cmd_command_storage[1:0];
assign sdcore_csrfield_data_type = sdcore_cmd_command_storage[6:5];
assign sdcore_csrfield_cmd = sdcore_cmd_command_storage[13:8];
assign builder_csr_bankarray_csrbank4_cmd_command0_w = sdcore_cmd_command_storage[13:0];
assign builder_csr_bankarray_csrbank4_cmd_send0_w = sdcore_cmd_send_storage;
assign builder_csr_bankarray_csrbank4_cmd_response3_w = sdcore_cmd_response_status[127:96];
assign builder_csr_bankarray_csrbank4_cmd_response2_w = sdcore_cmd_response_status[95:64];
assign builder_csr_bankarray_csrbank4_cmd_response1_w = sdcore_cmd_response_status[63:32];
assign builder_csr_bankarray_csrbank4_cmd_response0_w = sdcore_cmd_response_status[31:0];
assign sdcore_cmd_response_we = builder_csr_bankarray_csrbank4_cmd_response0_we;
always @(*) begin
    sdcore_cmd_event_status <= 4'd0;
    sdcore_cmd_event_status[0] <= sdcore_csrfield_done0;
    sdcore_cmd_event_status[1] <= sdcore_csrfield_error0;
    sdcore_cmd_event_status[2] <= sdcore_csrfield_timeout0;
    sdcore_cmd_event_status[3] <= sdcore_csrfield_crc0;
end
assign builder_csr_bankarray_csrbank4_cmd_event_w = sdcore_cmd_event_status[3:0];
assign sdcore_cmd_event_we = builder_csr_bankarray_csrbank4_cmd_event_we;
always @(*) begin
    sdcore_data_event_status <= 4'd0;
    sdcore_data_event_status[0] <= sdcore_csrfield_done1;
    sdcore_data_event_status[1] <= sdcore_csrfield_error1;
    sdcore_data_event_status[2] <= sdcore_csrfield_timeout1;
    sdcore_data_event_status[3] <= sdcore_csrfield_crc1;
end
assign builder_csr_bankarray_csrbank4_data_event_w = sdcore_data_event_status[3:0];
assign sdcore_data_event_we = builder_csr_bankarray_csrbank4_data_event_we;
assign builder_csr_bankarray_csrbank4_block_length0_w = sdcore_block_length_storage[9:0];
assign builder_csr_bankarray_csrbank4_block_count0_w = sdcore_block_count_storage[31:0];
assign builder_csr_bankarray_csrbank5_sel = (builder_csr_bankarray_interface5_bank_bus_adr[13:9] == 4'd8);
assign builder_csr_bankarray_csrbank5_status_r = builder_csr_bankarray_interface5_bank_bus_dat_w[3:0];
always @(*) begin
    builder_csr_bankarray_csrbank5_status_we <= 1'd0;
    builder_csr_bankarray_csrbank5_status_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank5_sel & (builder_csr_bankarray_interface5_bank_bus_adr[8:0] == 1'd0))) begin
        builder_csr_bankarray_csrbank5_status_re <= builder_csr_bankarray_interface5_bank_bus_we;
        builder_csr_bankarray_csrbank5_status_we <= (~builder_csr_bankarray_interface5_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank5_pending_r = builder_csr_bankarray_interface5_bank_bus_dat_w[3:0];
always @(*) begin
    builder_csr_bankarray_csrbank5_pending_re <= 1'd0;
    builder_csr_bankarray_csrbank5_pending_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank5_sel & (builder_csr_bankarray_interface5_bank_bus_adr[8:0] == 1'd1))) begin
        builder_csr_bankarray_csrbank5_pending_re <= builder_csr_bankarray_interface5_bank_bus_we;
        builder_csr_bankarray_csrbank5_pending_we <= (~builder_csr_bankarray_interface5_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank5_enable0_r = builder_csr_bankarray_interface5_bank_bus_dat_w[3:0];
always @(*) begin
    builder_csr_bankarray_csrbank5_enable0_we <= 1'd0;
    builder_csr_bankarray_csrbank5_enable0_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank5_sel & (builder_csr_bankarray_interface5_bank_bus_adr[8:0] == 2'd2))) begin
        builder_csr_bankarray_csrbank5_enable0_re <= builder_csr_bankarray_interface5_bank_bus_we;
        builder_csr_bankarray_csrbank5_enable0_we <= (~builder_csr_bankarray_interface5_bank_bus_we);
    end
end
always @(*) begin
    eventmanager_status_status <= 4'd0;
    eventmanager_status_status[0] <= eventmanager_card_detect0;
    eventmanager_status_status[1] <= eventmanager_block2mem_dma0;
    eventmanager_status_status[2] <= eventmanager_mem2block_dma0;
    eventmanager_status_status[3] <= eventmanager_cmd_done0;
end
assign builder_csr_bankarray_csrbank5_status_w = eventmanager_status_status[3:0];
assign eventmanager_status_we = builder_csr_bankarray_csrbank5_status_we;
always @(*) begin
    eventmanager_pending_status <= 4'd0;
    eventmanager_pending_status[0] <= eventmanager_card_detect1;
    eventmanager_pending_status[1] <= eventmanager_block2mem_dma1;
    eventmanager_pending_status[2] <= eventmanager_mem2block_dma1;
    eventmanager_pending_status[3] <= eventmanager_cmd_done1;
end
assign builder_csr_bankarray_csrbank5_pending_w = eventmanager_pending_status[3:0];
assign eventmanager_pending_we = builder_csr_bankarray_csrbank5_pending_we;
assign eventmanager_card_detect2 = eventmanager_enable_storage[0];
assign eventmanager_block2mem_dma2 = eventmanager_enable_storage[1];
assign eventmanager_mem2block_dma2 = eventmanager_enable_storage[2];
assign eventmanager_cmd_done2 = eventmanager_enable_storage[3];
assign builder_csr_bankarray_csrbank5_enable0_w = eventmanager_enable_storage[3:0];
assign builder_csr_bankarray_csrbank6_sel = (builder_csr_bankarray_interface6_bank_bus_adr[13:9] == 4'd9);
assign builder_csr_bankarray_csrbank6_dma_base1_r = builder_csr_bankarray_interface6_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank6_dma_base1_re <= 1'd0;
    builder_csr_bankarray_csrbank6_dma_base1_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank6_sel & (builder_csr_bankarray_interface6_bank_bus_adr[8:0] == 1'd0))) begin
        builder_csr_bankarray_csrbank6_dma_base1_re <= builder_csr_bankarray_interface6_bank_bus_we;
        builder_csr_bankarray_csrbank6_dma_base1_we <= (~builder_csr_bankarray_interface6_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank6_dma_base0_r = builder_csr_bankarray_interface6_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank6_dma_base0_we <= 1'd0;
    builder_csr_bankarray_csrbank6_dma_base0_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank6_sel & (builder_csr_bankarray_interface6_bank_bus_adr[8:0] == 1'd1))) begin
        builder_csr_bankarray_csrbank6_dma_base0_re <= builder_csr_bankarray_interface6_bank_bus_we;
        builder_csr_bankarray_csrbank6_dma_base0_we <= (~builder_csr_bankarray_interface6_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank6_dma_length0_r = builder_csr_bankarray_interface6_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank6_dma_length0_re <= 1'd0;
    builder_csr_bankarray_csrbank6_dma_length0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank6_sel & (builder_csr_bankarray_interface6_bank_bus_adr[8:0] == 2'd2))) begin
        builder_csr_bankarray_csrbank6_dma_length0_re <= builder_csr_bankarray_interface6_bank_bus_we;
        builder_csr_bankarray_csrbank6_dma_length0_we <= (~builder_csr_bankarray_interface6_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank6_dma_enable0_r = builder_csr_bankarray_interface6_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank6_dma_enable0_we <= 1'd0;
    builder_csr_bankarray_csrbank6_dma_enable0_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank6_sel & (builder_csr_bankarray_interface6_bank_bus_adr[8:0] == 2'd3))) begin
        builder_csr_bankarray_csrbank6_dma_enable0_re <= builder_csr_bankarray_interface6_bank_bus_we;
        builder_csr_bankarray_csrbank6_dma_enable0_we <= (~builder_csr_bankarray_interface6_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank6_dma_done_r = builder_csr_bankarray_interface6_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank6_dma_done_we <= 1'd0;
    builder_csr_bankarray_csrbank6_dma_done_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank6_sel & (builder_csr_bankarray_interface6_bank_bus_adr[8:0] == 3'd4))) begin
        builder_csr_bankarray_csrbank6_dma_done_re <= builder_csr_bankarray_interface6_bank_bus_we;
        builder_csr_bankarray_csrbank6_dma_done_we <= (~builder_csr_bankarray_interface6_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank6_dma_loop0_r = builder_csr_bankarray_interface6_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank6_dma_loop0_re <= 1'd0;
    builder_csr_bankarray_csrbank6_dma_loop0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank6_sel & (builder_csr_bankarray_interface6_bank_bus_adr[8:0] == 3'd5))) begin
        builder_csr_bankarray_csrbank6_dma_loop0_re <= builder_csr_bankarray_interface6_bank_bus_we;
        builder_csr_bankarray_csrbank6_dma_loop0_we <= (~builder_csr_bankarray_interface6_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank6_dma_offset_r = builder_csr_bankarray_interface6_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank6_dma_offset_we <= 1'd0;
    builder_csr_bankarray_csrbank6_dma_offset_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank6_sel & (builder_csr_bankarray_interface6_bank_bus_adr[8:0] == 3'd6))) begin
        builder_csr_bankarray_csrbank6_dma_offset_re <= builder_csr_bankarray_interface6_bank_bus_we;
        builder_csr_bankarray_csrbank6_dma_offset_we <= (~builder_csr_bankarray_interface6_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank6_dma_base1_w = sdmem2block_dma_base_storage[63:32];
assign builder_csr_bankarray_csrbank6_dma_base0_w = sdmem2block_dma_base_storage[31:0];
assign builder_csr_bankarray_csrbank6_dma_length0_w = sdmem2block_dma_length_storage[31:0];
assign builder_csr_bankarray_csrbank6_dma_enable0_w = sdmem2block_dma_enable_storage;
assign builder_csr_bankarray_csrbank6_dma_done_w = sdmem2block_dma_done_status;
assign sdmem2block_dma_done_we = builder_csr_bankarray_csrbank6_dma_done_we;
assign builder_csr_bankarray_csrbank6_dma_loop0_w = sdmem2block_dma_loop_storage;
assign builder_csr_bankarray_csrbank6_dma_offset_w = sdmem2block_dma_offset_status[31:0];
assign sdmem2block_dma_offset_we = builder_csr_bankarray_csrbank6_dma_offset_we;
assign builder_csr_bankarray_csrbank7_sel = (builder_csr_bankarray_interface7_bank_bus_adr[13:9] == 4'd10);
assign builder_csr_bankarray_csrbank7_card_detect_r = builder_csr_bankarray_interface7_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank7_card_detect_we <= 1'd0;
    builder_csr_bankarray_csrbank7_card_detect_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank7_sel & (builder_csr_bankarray_interface7_bank_bus_adr[8:0] == 1'd0))) begin
        builder_csr_bankarray_csrbank7_card_detect_re <= builder_csr_bankarray_interface7_bank_bus_we;
        builder_csr_bankarray_csrbank7_card_detect_we <= (~builder_csr_bankarray_interface7_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank7_clocker_divider0_r = builder_csr_bankarray_interface7_bank_bus_dat_w[8:0];
always @(*) begin
    builder_csr_bankarray_csrbank7_clocker_divider0_re <= 1'd0;
    builder_csr_bankarray_csrbank7_clocker_divider0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank7_sel & (builder_csr_bankarray_interface7_bank_bus_adr[8:0] == 1'd1))) begin
        builder_csr_bankarray_csrbank7_clocker_divider0_re <= builder_csr_bankarray_interface7_bank_bus_we;
        builder_csr_bankarray_csrbank7_clocker_divider0_we <= (~builder_csr_bankarray_interface7_bank_bus_we);
    end
end
assign init_initialize_r = builder_csr_bankarray_interface7_bank_bus_dat_w[0];
always @(*) begin
    init_initialize_re <= 1'd0;
    init_initialize_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank7_sel & (builder_csr_bankarray_interface7_bank_bus_adr[8:0] == 2'd2))) begin
        init_initialize_re <= builder_csr_bankarray_interface7_bank_bus_we;
        init_initialize_we <= (~builder_csr_bankarray_interface7_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank7_dataw_status_r = builder_csr_bankarray_interface7_bank_bus_dat_w[2:0];
always @(*) begin
    builder_csr_bankarray_csrbank7_dataw_status_re <= 1'd0;
    builder_csr_bankarray_csrbank7_dataw_status_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank7_sel & (builder_csr_bankarray_interface7_bank_bus_adr[8:0] == 2'd3))) begin
        builder_csr_bankarray_csrbank7_dataw_status_re <= builder_csr_bankarray_interface7_bank_bus_we;
        builder_csr_bankarray_csrbank7_dataw_status_we <= (~builder_csr_bankarray_interface7_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank7_card_detect_w = card_detect_status0;
assign card_detect_we = builder_csr_bankarray_csrbank7_card_detect_we;
assign builder_csr_bankarray_csrbank7_clocker_divider0_w = clocker_storage[8:0];
always @(*) begin
    dataw_status <= 3'd0;
    dataw_status[0] <= dataw_accepted0;
    dataw_status[1] <= dataw_crc_error0;
    dataw_status[2] <= dataw_write_error0;
end
assign builder_csr_bankarray_csrbank7_dataw_status_w = dataw_status[2:0];
assign dataw_we = builder_csr_bankarray_csrbank7_dataw_status_we;
assign builder_csr_bankarray_csrbank8_sel = (builder_csr_bankarray_interface8_bank_bus_adr[13:9] == 4'd11);
assign builder_csr_bankarray_csrbank8_dfii_control0_r = builder_csr_bankarray_interface8_bank_bus_dat_w[3:0];
always @(*) begin
    builder_csr_bankarray_csrbank8_dfii_control0_re <= 1'd0;
    builder_csr_bankarray_csrbank8_dfii_control0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank8_sel & (builder_csr_bankarray_interface8_bank_bus_adr[8:0] == 1'd0))) begin
        builder_csr_bankarray_csrbank8_dfii_control0_re <= builder_csr_bankarray_interface8_bank_bus_we;
        builder_csr_bankarray_csrbank8_dfii_control0_we <= (~builder_csr_bankarray_interface8_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank8_dfii_pi0_command0_r = builder_csr_bankarray_interface8_bank_bus_dat_w[5:0];
always @(*) begin
    builder_csr_bankarray_csrbank8_dfii_pi0_command0_re <= 1'd0;
    builder_csr_bankarray_csrbank8_dfii_pi0_command0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank8_sel & (builder_csr_bankarray_interface8_bank_bus_adr[8:0] == 1'd1))) begin
        builder_csr_bankarray_csrbank8_dfii_pi0_command0_re <= builder_csr_bankarray_interface8_bank_bus_we;
        builder_csr_bankarray_csrbank8_dfii_pi0_command0_we <= (~builder_csr_bankarray_interface8_bank_bus_we);
    end
end
assign main_soclinux_sdram_phaseinjector0_command_issue_r = builder_csr_bankarray_interface8_bank_bus_dat_w[0];
always @(*) begin
    main_soclinux_sdram_phaseinjector0_command_issue_we <= 1'd0;
    main_soclinux_sdram_phaseinjector0_command_issue_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank8_sel & (builder_csr_bankarray_interface8_bank_bus_adr[8:0] == 2'd2))) begin
        main_soclinux_sdram_phaseinjector0_command_issue_re <= builder_csr_bankarray_interface8_bank_bus_we;
        main_soclinux_sdram_phaseinjector0_command_issue_we <= (~builder_csr_bankarray_interface8_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank8_dfii_pi0_address0_r = builder_csr_bankarray_interface8_bank_bus_dat_w[13:0];
always @(*) begin
    builder_csr_bankarray_csrbank8_dfii_pi0_address0_we <= 1'd0;
    builder_csr_bankarray_csrbank8_dfii_pi0_address0_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank8_sel & (builder_csr_bankarray_interface8_bank_bus_adr[8:0] == 2'd3))) begin
        builder_csr_bankarray_csrbank8_dfii_pi0_address0_re <= builder_csr_bankarray_interface8_bank_bus_we;
        builder_csr_bankarray_csrbank8_dfii_pi0_address0_we <= (~builder_csr_bankarray_interface8_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank8_dfii_pi0_baddress0_r = builder_csr_bankarray_interface8_bank_bus_dat_w[2:0];
always @(*) begin
    builder_csr_bankarray_csrbank8_dfii_pi0_baddress0_re <= 1'd0;
    builder_csr_bankarray_csrbank8_dfii_pi0_baddress0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank8_sel & (builder_csr_bankarray_interface8_bank_bus_adr[8:0] == 3'd4))) begin
        builder_csr_bankarray_csrbank8_dfii_pi0_baddress0_re <= builder_csr_bankarray_interface8_bank_bus_we;
        builder_csr_bankarray_csrbank8_dfii_pi0_baddress0_we <= (~builder_csr_bankarray_interface8_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank8_dfii_pi0_wrdata1_r = builder_csr_bankarray_interface8_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank8_dfii_pi0_wrdata1_we <= 1'd0;
    builder_csr_bankarray_csrbank8_dfii_pi0_wrdata1_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank8_sel & (builder_csr_bankarray_interface8_bank_bus_adr[8:0] == 3'd5))) begin
        builder_csr_bankarray_csrbank8_dfii_pi0_wrdata1_re <= builder_csr_bankarray_interface8_bank_bus_we;
        builder_csr_bankarray_csrbank8_dfii_pi0_wrdata1_we <= (~builder_csr_bankarray_interface8_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank8_dfii_pi0_wrdata0_r = builder_csr_bankarray_interface8_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank8_dfii_pi0_wrdata0_we <= 1'd0;
    builder_csr_bankarray_csrbank8_dfii_pi0_wrdata0_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank8_sel & (builder_csr_bankarray_interface8_bank_bus_adr[8:0] == 3'd6))) begin
        builder_csr_bankarray_csrbank8_dfii_pi0_wrdata0_re <= builder_csr_bankarray_interface8_bank_bus_we;
        builder_csr_bankarray_csrbank8_dfii_pi0_wrdata0_we <= (~builder_csr_bankarray_interface8_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank8_dfii_pi0_rddata1_r = builder_csr_bankarray_interface8_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank8_dfii_pi0_rddata1_re <= 1'd0;
    builder_csr_bankarray_csrbank8_dfii_pi0_rddata1_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank8_sel & (builder_csr_bankarray_interface8_bank_bus_adr[8:0] == 3'd7))) begin
        builder_csr_bankarray_csrbank8_dfii_pi0_rddata1_re <= builder_csr_bankarray_interface8_bank_bus_we;
        builder_csr_bankarray_csrbank8_dfii_pi0_rddata1_we <= (~builder_csr_bankarray_interface8_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank8_dfii_pi0_rddata0_r = builder_csr_bankarray_interface8_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank8_dfii_pi0_rddata0_we <= 1'd0;
    builder_csr_bankarray_csrbank8_dfii_pi0_rddata0_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank8_sel & (builder_csr_bankarray_interface8_bank_bus_adr[8:0] == 4'd8))) begin
        builder_csr_bankarray_csrbank8_dfii_pi0_rddata0_re <= builder_csr_bankarray_interface8_bank_bus_we;
        builder_csr_bankarray_csrbank8_dfii_pi0_rddata0_we <= (~builder_csr_bankarray_interface8_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank8_dfii_pi1_command0_r = builder_csr_bankarray_interface8_bank_bus_dat_w[5:0];
always @(*) begin
    builder_csr_bankarray_csrbank8_dfii_pi1_command0_we <= 1'd0;
    builder_csr_bankarray_csrbank8_dfii_pi1_command0_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank8_sel & (builder_csr_bankarray_interface8_bank_bus_adr[8:0] == 4'd9))) begin
        builder_csr_bankarray_csrbank8_dfii_pi1_command0_re <= builder_csr_bankarray_interface8_bank_bus_we;
        builder_csr_bankarray_csrbank8_dfii_pi1_command0_we <= (~builder_csr_bankarray_interface8_bank_bus_we);
    end
end
assign main_soclinux_sdram_phaseinjector1_command_issue_r = builder_csr_bankarray_interface8_bank_bus_dat_w[0];
always @(*) begin
    main_soclinux_sdram_phaseinjector1_command_issue_we <= 1'd0;
    main_soclinux_sdram_phaseinjector1_command_issue_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank8_sel & (builder_csr_bankarray_interface8_bank_bus_adr[8:0] == 4'd10))) begin
        main_soclinux_sdram_phaseinjector1_command_issue_re <= builder_csr_bankarray_interface8_bank_bus_we;
        main_soclinux_sdram_phaseinjector1_command_issue_we <= (~builder_csr_bankarray_interface8_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank8_dfii_pi1_address0_r = builder_csr_bankarray_interface8_bank_bus_dat_w[13:0];
always @(*) begin
    builder_csr_bankarray_csrbank8_dfii_pi1_address0_re <= 1'd0;
    builder_csr_bankarray_csrbank8_dfii_pi1_address0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank8_sel & (builder_csr_bankarray_interface8_bank_bus_adr[8:0] == 4'd11))) begin
        builder_csr_bankarray_csrbank8_dfii_pi1_address0_re <= builder_csr_bankarray_interface8_bank_bus_we;
        builder_csr_bankarray_csrbank8_dfii_pi1_address0_we <= (~builder_csr_bankarray_interface8_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank8_dfii_pi1_baddress0_r = builder_csr_bankarray_interface8_bank_bus_dat_w[2:0];
always @(*) begin
    builder_csr_bankarray_csrbank8_dfii_pi1_baddress0_we <= 1'd0;
    builder_csr_bankarray_csrbank8_dfii_pi1_baddress0_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank8_sel & (builder_csr_bankarray_interface8_bank_bus_adr[8:0] == 4'd12))) begin
        builder_csr_bankarray_csrbank8_dfii_pi1_baddress0_re <= builder_csr_bankarray_interface8_bank_bus_we;
        builder_csr_bankarray_csrbank8_dfii_pi1_baddress0_we <= (~builder_csr_bankarray_interface8_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank8_dfii_pi1_wrdata1_r = builder_csr_bankarray_interface8_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank8_dfii_pi1_wrdata1_we <= 1'd0;
    builder_csr_bankarray_csrbank8_dfii_pi1_wrdata1_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank8_sel & (builder_csr_bankarray_interface8_bank_bus_adr[8:0] == 4'd13))) begin
        builder_csr_bankarray_csrbank8_dfii_pi1_wrdata1_re <= builder_csr_bankarray_interface8_bank_bus_we;
        builder_csr_bankarray_csrbank8_dfii_pi1_wrdata1_we <= (~builder_csr_bankarray_interface8_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank8_dfii_pi1_wrdata0_r = builder_csr_bankarray_interface8_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank8_dfii_pi1_wrdata0_re <= 1'd0;
    builder_csr_bankarray_csrbank8_dfii_pi1_wrdata0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank8_sel & (builder_csr_bankarray_interface8_bank_bus_adr[8:0] == 4'd14))) begin
        builder_csr_bankarray_csrbank8_dfii_pi1_wrdata0_re <= builder_csr_bankarray_interface8_bank_bus_we;
        builder_csr_bankarray_csrbank8_dfii_pi1_wrdata0_we <= (~builder_csr_bankarray_interface8_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank8_dfii_pi1_rddata1_r = builder_csr_bankarray_interface8_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank8_dfii_pi1_rddata1_we <= 1'd0;
    builder_csr_bankarray_csrbank8_dfii_pi1_rddata1_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank8_sel & (builder_csr_bankarray_interface8_bank_bus_adr[8:0] == 4'd15))) begin
        builder_csr_bankarray_csrbank8_dfii_pi1_rddata1_re <= builder_csr_bankarray_interface8_bank_bus_we;
        builder_csr_bankarray_csrbank8_dfii_pi1_rddata1_we <= (~builder_csr_bankarray_interface8_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank8_dfii_pi1_rddata0_r = builder_csr_bankarray_interface8_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank8_dfii_pi1_rddata0_we <= 1'd0;
    builder_csr_bankarray_csrbank8_dfii_pi1_rddata0_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank8_sel & (builder_csr_bankarray_interface8_bank_bus_adr[8:0] == 5'd16))) begin
        builder_csr_bankarray_csrbank8_dfii_pi1_rddata0_re <= builder_csr_bankarray_interface8_bank_bus_we;
        builder_csr_bankarray_csrbank8_dfii_pi1_rddata0_we <= (~builder_csr_bankarray_interface8_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank8_dfii_pi2_command0_r = builder_csr_bankarray_interface8_bank_bus_dat_w[5:0];
always @(*) begin
    builder_csr_bankarray_csrbank8_dfii_pi2_command0_re <= 1'd0;
    builder_csr_bankarray_csrbank8_dfii_pi2_command0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank8_sel & (builder_csr_bankarray_interface8_bank_bus_adr[8:0] == 5'd17))) begin
        builder_csr_bankarray_csrbank8_dfii_pi2_command0_re <= builder_csr_bankarray_interface8_bank_bus_we;
        builder_csr_bankarray_csrbank8_dfii_pi2_command0_we <= (~builder_csr_bankarray_interface8_bank_bus_we);
    end
end
assign main_soclinux_sdram_phaseinjector2_command_issue_r = builder_csr_bankarray_interface8_bank_bus_dat_w[0];
always @(*) begin
    main_soclinux_sdram_phaseinjector2_command_issue_re <= 1'd0;
    main_soclinux_sdram_phaseinjector2_command_issue_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank8_sel & (builder_csr_bankarray_interface8_bank_bus_adr[8:0] == 5'd18))) begin
        main_soclinux_sdram_phaseinjector2_command_issue_re <= builder_csr_bankarray_interface8_bank_bus_we;
        main_soclinux_sdram_phaseinjector2_command_issue_we <= (~builder_csr_bankarray_interface8_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank8_dfii_pi2_address0_r = builder_csr_bankarray_interface8_bank_bus_dat_w[13:0];
always @(*) begin
    builder_csr_bankarray_csrbank8_dfii_pi2_address0_we <= 1'd0;
    builder_csr_bankarray_csrbank8_dfii_pi2_address0_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank8_sel & (builder_csr_bankarray_interface8_bank_bus_adr[8:0] == 5'd19))) begin
        builder_csr_bankarray_csrbank8_dfii_pi2_address0_re <= builder_csr_bankarray_interface8_bank_bus_we;
        builder_csr_bankarray_csrbank8_dfii_pi2_address0_we <= (~builder_csr_bankarray_interface8_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank8_dfii_pi2_baddress0_r = builder_csr_bankarray_interface8_bank_bus_dat_w[2:0];
always @(*) begin
    builder_csr_bankarray_csrbank8_dfii_pi2_baddress0_we <= 1'd0;
    builder_csr_bankarray_csrbank8_dfii_pi2_baddress0_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank8_sel & (builder_csr_bankarray_interface8_bank_bus_adr[8:0] == 5'd20))) begin
        builder_csr_bankarray_csrbank8_dfii_pi2_baddress0_re <= builder_csr_bankarray_interface8_bank_bus_we;
        builder_csr_bankarray_csrbank8_dfii_pi2_baddress0_we <= (~builder_csr_bankarray_interface8_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank8_dfii_pi2_wrdata1_r = builder_csr_bankarray_interface8_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank8_dfii_pi2_wrdata1_re <= 1'd0;
    builder_csr_bankarray_csrbank8_dfii_pi2_wrdata1_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank8_sel & (builder_csr_bankarray_interface8_bank_bus_adr[8:0] == 5'd21))) begin
        builder_csr_bankarray_csrbank8_dfii_pi2_wrdata1_re <= builder_csr_bankarray_interface8_bank_bus_we;
        builder_csr_bankarray_csrbank8_dfii_pi2_wrdata1_we <= (~builder_csr_bankarray_interface8_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank8_dfii_pi2_wrdata0_r = builder_csr_bankarray_interface8_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank8_dfii_pi2_wrdata0_we <= 1'd0;
    builder_csr_bankarray_csrbank8_dfii_pi2_wrdata0_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank8_sel & (builder_csr_bankarray_interface8_bank_bus_adr[8:0] == 5'd22))) begin
        builder_csr_bankarray_csrbank8_dfii_pi2_wrdata0_re <= builder_csr_bankarray_interface8_bank_bus_we;
        builder_csr_bankarray_csrbank8_dfii_pi2_wrdata0_we <= (~builder_csr_bankarray_interface8_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank8_dfii_pi2_rddata1_r = builder_csr_bankarray_interface8_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank8_dfii_pi2_rddata1_re <= 1'd0;
    builder_csr_bankarray_csrbank8_dfii_pi2_rddata1_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank8_sel & (builder_csr_bankarray_interface8_bank_bus_adr[8:0] == 5'd23))) begin
        builder_csr_bankarray_csrbank8_dfii_pi2_rddata1_re <= builder_csr_bankarray_interface8_bank_bus_we;
        builder_csr_bankarray_csrbank8_dfii_pi2_rddata1_we <= (~builder_csr_bankarray_interface8_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank8_dfii_pi2_rddata0_r = builder_csr_bankarray_interface8_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank8_dfii_pi2_rddata0_re <= 1'd0;
    builder_csr_bankarray_csrbank8_dfii_pi2_rddata0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank8_sel & (builder_csr_bankarray_interface8_bank_bus_adr[8:0] == 5'd24))) begin
        builder_csr_bankarray_csrbank8_dfii_pi2_rddata0_re <= builder_csr_bankarray_interface8_bank_bus_we;
        builder_csr_bankarray_csrbank8_dfii_pi2_rddata0_we <= (~builder_csr_bankarray_interface8_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank8_dfii_pi3_command0_r = builder_csr_bankarray_interface8_bank_bus_dat_w[5:0];
always @(*) begin
    builder_csr_bankarray_csrbank8_dfii_pi3_command0_we <= 1'd0;
    builder_csr_bankarray_csrbank8_dfii_pi3_command0_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank8_sel & (builder_csr_bankarray_interface8_bank_bus_adr[8:0] == 5'd25))) begin
        builder_csr_bankarray_csrbank8_dfii_pi3_command0_re <= builder_csr_bankarray_interface8_bank_bus_we;
        builder_csr_bankarray_csrbank8_dfii_pi3_command0_we <= (~builder_csr_bankarray_interface8_bank_bus_we);
    end
end
assign main_soclinux_sdram_phaseinjector3_command_issue_r = builder_csr_bankarray_interface8_bank_bus_dat_w[0];
always @(*) begin
    main_soclinux_sdram_phaseinjector3_command_issue_we <= 1'd0;
    main_soclinux_sdram_phaseinjector3_command_issue_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank8_sel & (builder_csr_bankarray_interface8_bank_bus_adr[8:0] == 5'd26))) begin
        main_soclinux_sdram_phaseinjector3_command_issue_re <= builder_csr_bankarray_interface8_bank_bus_we;
        main_soclinux_sdram_phaseinjector3_command_issue_we <= (~builder_csr_bankarray_interface8_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank8_dfii_pi3_address0_r = builder_csr_bankarray_interface8_bank_bus_dat_w[13:0];
always @(*) begin
    builder_csr_bankarray_csrbank8_dfii_pi3_address0_we <= 1'd0;
    builder_csr_bankarray_csrbank8_dfii_pi3_address0_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank8_sel & (builder_csr_bankarray_interface8_bank_bus_adr[8:0] == 5'd27))) begin
        builder_csr_bankarray_csrbank8_dfii_pi3_address0_re <= builder_csr_bankarray_interface8_bank_bus_we;
        builder_csr_bankarray_csrbank8_dfii_pi3_address0_we <= (~builder_csr_bankarray_interface8_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank8_dfii_pi3_baddress0_r = builder_csr_bankarray_interface8_bank_bus_dat_w[2:0];
always @(*) begin
    builder_csr_bankarray_csrbank8_dfii_pi3_baddress0_re <= 1'd0;
    builder_csr_bankarray_csrbank8_dfii_pi3_baddress0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank8_sel & (builder_csr_bankarray_interface8_bank_bus_adr[8:0] == 5'd28))) begin
        builder_csr_bankarray_csrbank8_dfii_pi3_baddress0_re <= builder_csr_bankarray_interface8_bank_bus_we;
        builder_csr_bankarray_csrbank8_dfii_pi3_baddress0_we <= (~builder_csr_bankarray_interface8_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank8_dfii_pi3_wrdata1_r = builder_csr_bankarray_interface8_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank8_dfii_pi3_wrdata1_we <= 1'd0;
    builder_csr_bankarray_csrbank8_dfii_pi3_wrdata1_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank8_sel & (builder_csr_bankarray_interface8_bank_bus_adr[8:0] == 5'd29))) begin
        builder_csr_bankarray_csrbank8_dfii_pi3_wrdata1_re <= builder_csr_bankarray_interface8_bank_bus_we;
        builder_csr_bankarray_csrbank8_dfii_pi3_wrdata1_we <= (~builder_csr_bankarray_interface8_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank8_dfii_pi3_wrdata0_r = builder_csr_bankarray_interface8_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank8_dfii_pi3_wrdata0_re <= 1'd0;
    builder_csr_bankarray_csrbank8_dfii_pi3_wrdata0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank8_sel & (builder_csr_bankarray_interface8_bank_bus_adr[8:0] == 5'd30))) begin
        builder_csr_bankarray_csrbank8_dfii_pi3_wrdata0_re <= builder_csr_bankarray_interface8_bank_bus_we;
        builder_csr_bankarray_csrbank8_dfii_pi3_wrdata0_we <= (~builder_csr_bankarray_interface8_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank8_dfii_pi3_rddata1_r = builder_csr_bankarray_interface8_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank8_dfii_pi3_rddata1_re <= 1'd0;
    builder_csr_bankarray_csrbank8_dfii_pi3_rddata1_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank8_sel & (builder_csr_bankarray_interface8_bank_bus_adr[8:0] == 5'd31))) begin
        builder_csr_bankarray_csrbank8_dfii_pi3_rddata1_re <= builder_csr_bankarray_interface8_bank_bus_we;
        builder_csr_bankarray_csrbank8_dfii_pi3_rddata1_we <= (~builder_csr_bankarray_interface8_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank8_dfii_pi3_rddata0_r = builder_csr_bankarray_interface8_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank8_dfii_pi3_rddata0_we <= 1'd0;
    builder_csr_bankarray_csrbank8_dfii_pi3_rddata0_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank8_sel & (builder_csr_bankarray_interface8_bank_bus_adr[8:0] == 6'd32))) begin
        builder_csr_bankarray_csrbank8_dfii_pi3_rddata0_re <= builder_csr_bankarray_interface8_bank_bus_we;
        builder_csr_bankarray_csrbank8_dfii_pi3_rddata0_we <= (~builder_csr_bankarray_interface8_bank_bus_we);
    end
end
assign main_soclinux_sdram_sel = main_soclinux_sdram_storage[0];
assign main_soclinux_sdram_cke = main_soclinux_sdram_storage[1];
assign main_soclinux_sdram_odt = main_soclinux_sdram_storage[2];
assign main_soclinux_sdram_reset_n = main_soclinux_sdram_storage[3];
assign builder_csr_bankarray_csrbank8_dfii_control0_w = main_soclinux_sdram_storage[3:0];
assign main_soclinux_sdram_phaseinjector0_csrfield_cs = main_soclinux_sdram_phaseinjector0_command_storage[0];
assign main_soclinux_sdram_phaseinjector0_csrfield_we = main_soclinux_sdram_phaseinjector0_command_storage[1];
assign main_soclinux_sdram_phaseinjector0_csrfield_cas = main_soclinux_sdram_phaseinjector0_command_storage[2];
assign main_soclinux_sdram_phaseinjector0_csrfield_ras = main_soclinux_sdram_phaseinjector0_command_storage[3];
assign main_soclinux_sdram_phaseinjector0_csrfield_wren = main_soclinux_sdram_phaseinjector0_command_storage[4];
assign main_soclinux_sdram_phaseinjector0_csrfield_rden = main_soclinux_sdram_phaseinjector0_command_storage[5];
assign builder_csr_bankarray_csrbank8_dfii_pi0_command0_w = main_soclinux_sdram_phaseinjector0_command_storage[5:0];
assign builder_csr_bankarray_csrbank8_dfii_pi0_address0_w = main_soclinux_sdram_phaseinjector0_address_storage[13:0];
assign builder_csr_bankarray_csrbank8_dfii_pi0_baddress0_w = main_soclinux_sdram_phaseinjector0_baddress_storage[2:0];
assign builder_csr_bankarray_csrbank8_dfii_pi0_wrdata1_w = main_soclinux_sdram_phaseinjector0_wrdata_storage[63:32];
assign builder_csr_bankarray_csrbank8_dfii_pi0_wrdata0_w = main_soclinux_sdram_phaseinjector0_wrdata_storage[31:0];
assign builder_csr_bankarray_csrbank8_dfii_pi0_rddata1_w = main_soclinux_sdram_phaseinjector0_rddata_status[63:32];
assign builder_csr_bankarray_csrbank8_dfii_pi0_rddata0_w = main_soclinux_sdram_phaseinjector0_rddata_status[31:0];
assign main_soclinux_sdram_phaseinjector0_rddata_we = builder_csr_bankarray_csrbank8_dfii_pi0_rddata0_we;
assign main_soclinux_sdram_phaseinjector1_csrfield_cs = main_soclinux_sdram_phaseinjector1_command_storage[0];
assign main_soclinux_sdram_phaseinjector1_csrfield_we = main_soclinux_sdram_phaseinjector1_command_storage[1];
assign main_soclinux_sdram_phaseinjector1_csrfield_cas = main_soclinux_sdram_phaseinjector1_command_storage[2];
assign main_soclinux_sdram_phaseinjector1_csrfield_ras = main_soclinux_sdram_phaseinjector1_command_storage[3];
assign main_soclinux_sdram_phaseinjector1_csrfield_wren = main_soclinux_sdram_phaseinjector1_command_storage[4];
assign main_soclinux_sdram_phaseinjector1_csrfield_rden = main_soclinux_sdram_phaseinjector1_command_storage[5];
assign builder_csr_bankarray_csrbank8_dfii_pi1_command0_w = main_soclinux_sdram_phaseinjector1_command_storage[5:0];
assign builder_csr_bankarray_csrbank8_dfii_pi1_address0_w = main_soclinux_sdram_phaseinjector1_address_storage[13:0];
assign builder_csr_bankarray_csrbank8_dfii_pi1_baddress0_w = main_soclinux_sdram_phaseinjector1_baddress_storage[2:0];
assign builder_csr_bankarray_csrbank8_dfii_pi1_wrdata1_w = main_soclinux_sdram_phaseinjector1_wrdata_storage[63:32];
assign builder_csr_bankarray_csrbank8_dfii_pi1_wrdata0_w = main_soclinux_sdram_phaseinjector1_wrdata_storage[31:0];
assign builder_csr_bankarray_csrbank8_dfii_pi1_rddata1_w = main_soclinux_sdram_phaseinjector1_rddata_status[63:32];
assign builder_csr_bankarray_csrbank8_dfii_pi1_rddata0_w = main_soclinux_sdram_phaseinjector1_rddata_status[31:0];
assign main_soclinux_sdram_phaseinjector1_rddata_we = builder_csr_bankarray_csrbank8_dfii_pi1_rddata0_we;
assign main_soclinux_sdram_phaseinjector2_csrfield_cs = main_soclinux_sdram_phaseinjector2_command_storage[0];
assign main_soclinux_sdram_phaseinjector2_csrfield_we = main_soclinux_sdram_phaseinjector2_command_storage[1];
assign main_soclinux_sdram_phaseinjector2_csrfield_cas = main_soclinux_sdram_phaseinjector2_command_storage[2];
assign main_soclinux_sdram_phaseinjector2_csrfield_ras = main_soclinux_sdram_phaseinjector2_command_storage[3];
assign main_soclinux_sdram_phaseinjector2_csrfield_wren = main_soclinux_sdram_phaseinjector2_command_storage[4];
assign main_soclinux_sdram_phaseinjector2_csrfield_rden = main_soclinux_sdram_phaseinjector2_command_storage[5];
assign builder_csr_bankarray_csrbank8_dfii_pi2_command0_w = main_soclinux_sdram_phaseinjector2_command_storage[5:0];
assign builder_csr_bankarray_csrbank8_dfii_pi2_address0_w = main_soclinux_sdram_phaseinjector2_address_storage[13:0];
assign builder_csr_bankarray_csrbank8_dfii_pi2_baddress0_w = main_soclinux_sdram_phaseinjector2_baddress_storage[2:0];
assign builder_csr_bankarray_csrbank8_dfii_pi2_wrdata1_w = main_soclinux_sdram_phaseinjector2_wrdata_storage[63:32];
assign builder_csr_bankarray_csrbank8_dfii_pi2_wrdata0_w = main_soclinux_sdram_phaseinjector2_wrdata_storage[31:0];
assign builder_csr_bankarray_csrbank8_dfii_pi2_rddata1_w = main_soclinux_sdram_phaseinjector2_rddata_status[63:32];
assign builder_csr_bankarray_csrbank8_dfii_pi2_rddata0_w = main_soclinux_sdram_phaseinjector2_rddata_status[31:0];
assign main_soclinux_sdram_phaseinjector2_rddata_we = builder_csr_bankarray_csrbank8_dfii_pi2_rddata0_we;
assign main_soclinux_sdram_phaseinjector3_csrfield_cs = main_soclinux_sdram_phaseinjector3_command_storage[0];
assign main_soclinux_sdram_phaseinjector3_csrfield_we = main_soclinux_sdram_phaseinjector3_command_storage[1];
assign main_soclinux_sdram_phaseinjector3_csrfield_cas = main_soclinux_sdram_phaseinjector3_command_storage[2];
assign main_soclinux_sdram_phaseinjector3_csrfield_ras = main_soclinux_sdram_phaseinjector3_command_storage[3];
assign main_soclinux_sdram_phaseinjector3_csrfield_wren = main_soclinux_sdram_phaseinjector3_command_storage[4];
assign main_soclinux_sdram_phaseinjector3_csrfield_rden = main_soclinux_sdram_phaseinjector3_command_storage[5];
assign builder_csr_bankarray_csrbank8_dfii_pi3_command0_w = main_soclinux_sdram_phaseinjector3_command_storage[5:0];
assign builder_csr_bankarray_csrbank8_dfii_pi3_address0_w = main_soclinux_sdram_phaseinjector3_address_storage[13:0];
assign builder_csr_bankarray_csrbank8_dfii_pi3_baddress0_w = main_soclinux_sdram_phaseinjector3_baddress_storage[2:0];
assign builder_csr_bankarray_csrbank8_dfii_pi3_wrdata1_w = main_soclinux_sdram_phaseinjector3_wrdata_storage[63:32];
assign builder_csr_bankarray_csrbank8_dfii_pi3_wrdata0_w = main_soclinux_sdram_phaseinjector3_wrdata_storage[31:0];
assign builder_csr_bankarray_csrbank8_dfii_pi3_rddata1_w = main_soclinux_sdram_phaseinjector3_rddata_status[63:32];
assign builder_csr_bankarray_csrbank8_dfii_pi3_rddata0_w = main_soclinux_sdram_phaseinjector3_rddata_status[31:0];
assign main_soclinux_sdram_phaseinjector3_rddata_we = builder_csr_bankarray_csrbank8_dfii_pi3_rddata0_we;
assign builder_csr_bankarray_csrbank9_sel = (builder_csr_bankarray_interface9_bank_bus_adr[13:9] == 2'd3);
assign builder_csr_bankarray_csrbank9_load0_r = builder_csr_bankarray_interface9_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank9_load0_we <= 1'd0;
    builder_csr_bankarray_csrbank9_load0_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank9_sel & (builder_csr_bankarray_interface9_bank_bus_adr[8:0] == 1'd0))) begin
        builder_csr_bankarray_csrbank9_load0_re <= builder_csr_bankarray_interface9_bank_bus_we;
        builder_csr_bankarray_csrbank9_load0_we <= (~builder_csr_bankarray_interface9_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank9_reload0_r = builder_csr_bankarray_interface9_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank9_reload0_re <= 1'd0;
    builder_csr_bankarray_csrbank9_reload0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank9_sel & (builder_csr_bankarray_interface9_bank_bus_adr[8:0] == 1'd1))) begin
        builder_csr_bankarray_csrbank9_reload0_re <= builder_csr_bankarray_interface9_bank_bus_we;
        builder_csr_bankarray_csrbank9_reload0_we <= (~builder_csr_bankarray_interface9_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank9_en0_r = builder_csr_bankarray_interface9_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank9_en0_re <= 1'd0;
    builder_csr_bankarray_csrbank9_en0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank9_sel & (builder_csr_bankarray_interface9_bank_bus_adr[8:0] == 2'd2))) begin
        builder_csr_bankarray_csrbank9_en0_re <= builder_csr_bankarray_interface9_bank_bus_we;
        builder_csr_bankarray_csrbank9_en0_we <= (~builder_csr_bankarray_interface9_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank9_update_value0_r = builder_csr_bankarray_interface9_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank9_update_value0_we <= 1'd0;
    builder_csr_bankarray_csrbank9_update_value0_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank9_sel & (builder_csr_bankarray_interface9_bank_bus_adr[8:0] == 2'd3))) begin
        builder_csr_bankarray_csrbank9_update_value0_re <= builder_csr_bankarray_interface9_bank_bus_we;
        builder_csr_bankarray_csrbank9_update_value0_we <= (~builder_csr_bankarray_interface9_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank9_value_r = builder_csr_bankarray_interface9_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank9_value_re <= 1'd0;
    builder_csr_bankarray_csrbank9_value_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank9_sel & (builder_csr_bankarray_interface9_bank_bus_adr[8:0] == 3'd4))) begin
        builder_csr_bankarray_csrbank9_value_re <= builder_csr_bankarray_interface9_bank_bus_we;
        builder_csr_bankarray_csrbank9_value_we <= (~builder_csr_bankarray_interface9_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank9_ev_status_r = builder_csr_bankarray_interface9_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank9_ev_status_re <= 1'd0;
    builder_csr_bankarray_csrbank9_ev_status_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank9_sel & (builder_csr_bankarray_interface9_bank_bus_adr[8:0] == 3'd5))) begin
        builder_csr_bankarray_csrbank9_ev_status_re <= builder_csr_bankarray_interface9_bank_bus_we;
        builder_csr_bankarray_csrbank9_ev_status_we <= (~builder_csr_bankarray_interface9_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank9_ev_pending_r = builder_csr_bankarray_interface9_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank9_ev_pending_we <= 1'd0;
    builder_csr_bankarray_csrbank9_ev_pending_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank9_sel & (builder_csr_bankarray_interface9_bank_bus_adr[8:0] == 3'd6))) begin
        builder_csr_bankarray_csrbank9_ev_pending_re <= builder_csr_bankarray_interface9_bank_bus_we;
        builder_csr_bankarray_csrbank9_ev_pending_we <= (~builder_csr_bankarray_interface9_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank9_ev_enable0_r = builder_csr_bankarray_interface9_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank9_ev_enable0_re <= 1'd0;
    builder_csr_bankarray_csrbank9_ev_enable0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank9_sel & (builder_csr_bankarray_interface9_bank_bus_adr[8:0] == 3'd7))) begin
        builder_csr_bankarray_csrbank9_ev_enable0_re <= builder_csr_bankarray_interface9_bank_bus_we;
        builder_csr_bankarray_csrbank9_ev_enable0_we <= (~builder_csr_bankarray_interface9_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank9_load0_w = main_soclinux_timer_load_storage[31:0];
assign builder_csr_bankarray_csrbank9_reload0_w = main_soclinux_timer_reload_storage[31:0];
assign builder_csr_bankarray_csrbank9_en0_w = main_soclinux_timer_en_storage;
assign builder_csr_bankarray_csrbank9_update_value0_w = main_soclinux_timer_update_value_storage;
assign builder_csr_bankarray_csrbank9_value_w = main_soclinux_timer_value_status[31:0];
assign main_soclinux_timer_value_we = builder_csr_bankarray_csrbank9_value_we;
assign main_soclinux_timer_status_status = main_soclinux_timer_zero0;
assign builder_csr_bankarray_csrbank9_ev_status_w = main_soclinux_timer_status_status;
assign main_soclinux_timer_status_we = builder_csr_bankarray_csrbank9_ev_status_we;
assign main_soclinux_timer_pending_status = main_soclinux_timer_zero1;
assign builder_csr_bankarray_csrbank9_ev_pending_w = main_soclinux_timer_pending_status;
assign main_soclinux_timer_pending_we = builder_csr_bankarray_csrbank9_ev_pending_we;
assign main_soclinux_timer_zero2 = main_soclinux_timer_enable_storage;
assign builder_csr_bankarray_csrbank9_ev_enable0_w = main_soclinux_timer_enable_storage;
assign builder_csr_bankarray_csrbank10_sel = (builder_csr_bankarray_interface10_bank_bus_adr[13:9] == 2'd2);
assign main_soclinux_uart_rxtx_r = builder_csr_bankarray_interface10_bank_bus_dat_w[7:0];
always @(*) begin
    main_soclinux_uart_rxtx_re <= 1'd0;
    main_soclinux_uart_rxtx_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank10_sel & (builder_csr_bankarray_interface10_bank_bus_adr[8:0] == 1'd0))) begin
        main_soclinux_uart_rxtx_re <= builder_csr_bankarray_interface10_bank_bus_we;
        main_soclinux_uart_rxtx_we <= (~builder_csr_bankarray_interface10_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank10_txfull_r = builder_csr_bankarray_interface10_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank10_txfull_re <= 1'd0;
    builder_csr_bankarray_csrbank10_txfull_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank10_sel & (builder_csr_bankarray_interface10_bank_bus_adr[8:0] == 1'd1))) begin
        builder_csr_bankarray_csrbank10_txfull_re <= builder_csr_bankarray_interface10_bank_bus_we;
        builder_csr_bankarray_csrbank10_txfull_we <= (~builder_csr_bankarray_interface10_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank10_rxempty_r = builder_csr_bankarray_interface10_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank10_rxempty_we <= 1'd0;
    builder_csr_bankarray_csrbank10_rxempty_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank10_sel & (builder_csr_bankarray_interface10_bank_bus_adr[8:0] == 2'd2))) begin
        builder_csr_bankarray_csrbank10_rxempty_re <= builder_csr_bankarray_interface10_bank_bus_we;
        builder_csr_bankarray_csrbank10_rxempty_we <= (~builder_csr_bankarray_interface10_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank10_ev_status_r = builder_csr_bankarray_interface10_bank_bus_dat_w[1:0];
always @(*) begin
    builder_csr_bankarray_csrbank10_ev_status_we <= 1'd0;
    builder_csr_bankarray_csrbank10_ev_status_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank10_sel & (builder_csr_bankarray_interface10_bank_bus_adr[8:0] == 2'd3))) begin
        builder_csr_bankarray_csrbank10_ev_status_re <= builder_csr_bankarray_interface10_bank_bus_we;
        builder_csr_bankarray_csrbank10_ev_status_we <= (~builder_csr_bankarray_interface10_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank10_ev_pending_r = builder_csr_bankarray_interface10_bank_bus_dat_w[1:0];
always @(*) begin
    builder_csr_bankarray_csrbank10_ev_pending_re <= 1'd0;
    builder_csr_bankarray_csrbank10_ev_pending_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank10_sel & (builder_csr_bankarray_interface10_bank_bus_adr[8:0] == 3'd4))) begin
        builder_csr_bankarray_csrbank10_ev_pending_re <= builder_csr_bankarray_interface10_bank_bus_we;
        builder_csr_bankarray_csrbank10_ev_pending_we <= (~builder_csr_bankarray_interface10_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank10_ev_enable0_r = builder_csr_bankarray_interface10_bank_bus_dat_w[1:0];
always @(*) begin
    builder_csr_bankarray_csrbank10_ev_enable0_re <= 1'd0;
    builder_csr_bankarray_csrbank10_ev_enable0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank10_sel & (builder_csr_bankarray_interface10_bank_bus_adr[8:0] == 3'd5))) begin
        builder_csr_bankarray_csrbank10_ev_enable0_re <= builder_csr_bankarray_interface10_bank_bus_we;
        builder_csr_bankarray_csrbank10_ev_enable0_we <= (~builder_csr_bankarray_interface10_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank10_txempty_r = builder_csr_bankarray_interface10_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank10_txempty_we <= 1'd0;
    builder_csr_bankarray_csrbank10_txempty_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank10_sel & (builder_csr_bankarray_interface10_bank_bus_adr[8:0] == 3'd6))) begin
        builder_csr_bankarray_csrbank10_txempty_re <= builder_csr_bankarray_interface10_bank_bus_we;
        builder_csr_bankarray_csrbank10_txempty_we <= (~builder_csr_bankarray_interface10_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank10_rxfull_r = builder_csr_bankarray_interface10_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank10_rxfull_re <= 1'd0;
    builder_csr_bankarray_csrbank10_rxfull_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank10_sel & (builder_csr_bankarray_interface10_bank_bus_adr[8:0] == 3'd7))) begin
        builder_csr_bankarray_csrbank10_rxfull_re <= builder_csr_bankarray_interface10_bank_bus_we;
        builder_csr_bankarray_csrbank10_rxfull_we <= (~builder_csr_bankarray_interface10_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank10_txfull_w = main_soclinux_uart_txfull_status;
assign main_soclinux_uart_txfull_we = builder_csr_bankarray_csrbank10_txfull_we;
assign builder_csr_bankarray_csrbank10_rxempty_w = main_soclinux_uart_rxempty_status;
assign main_soclinux_uart_rxempty_we = builder_csr_bankarray_csrbank10_rxempty_we;
always @(*) begin
    main_soclinux_uart_status_status <= 2'd0;
    main_soclinux_uart_status_status[0] <= main_soclinux_uart_tx0;
    main_soclinux_uart_status_status[1] <= main_soclinux_uart_rx0;
end
assign builder_csr_bankarray_csrbank10_ev_status_w = main_soclinux_uart_status_status[1:0];
assign main_soclinux_uart_status_we = builder_csr_bankarray_csrbank10_ev_status_we;
always @(*) begin
    main_soclinux_uart_pending_status <= 2'd0;
    main_soclinux_uart_pending_status[0] <= main_soclinux_uart_tx1;
    main_soclinux_uart_pending_status[1] <= main_soclinux_uart_rx1;
end
assign builder_csr_bankarray_csrbank10_ev_pending_w = main_soclinux_uart_pending_status[1:0];
assign main_soclinux_uart_pending_we = builder_csr_bankarray_csrbank10_ev_pending_we;
assign main_soclinux_uart_tx2 = main_soclinux_uart_enable_storage[0];
assign main_soclinux_uart_rx2 = main_soclinux_uart_enable_storage[1];
assign builder_csr_bankarray_csrbank10_ev_enable0_w = main_soclinux_uart_enable_storage[1:0];
assign builder_csr_bankarray_csrbank10_txempty_w = main_soclinux_uart_txempty_status;
assign main_soclinux_uart_txempty_we = builder_csr_bankarray_csrbank10_txempty_we;
assign builder_csr_bankarray_csrbank10_rxfull_w = main_soclinux_uart_rxfull_status;
assign main_soclinux_uart_rxfull_we = builder_csr_bankarray_csrbank10_rxfull_we;
assign builder_csr_bankarray_csrbank11_sel = (builder_csr_bankarray_interface11_bank_bus_adr[13:9] == 4'd12);
assign builder_csr_bankarray_csrbank11_temperature_r = builder_csr_bankarray_interface11_bank_bus_dat_w[11:0];
always @(*) begin
    builder_csr_bankarray_csrbank11_temperature_re <= 1'd0;
    builder_csr_bankarray_csrbank11_temperature_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank11_sel & (builder_csr_bankarray_interface11_bank_bus_adr[8:0] == 1'd0))) begin
        builder_csr_bankarray_csrbank11_temperature_re <= builder_csr_bankarray_interface11_bank_bus_we;
        builder_csr_bankarray_csrbank11_temperature_we <= (~builder_csr_bankarray_interface11_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank11_vccint_r = builder_csr_bankarray_interface11_bank_bus_dat_w[11:0];
always @(*) begin
    builder_csr_bankarray_csrbank11_vccint_re <= 1'd0;
    builder_csr_bankarray_csrbank11_vccint_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank11_sel & (builder_csr_bankarray_interface11_bank_bus_adr[8:0] == 1'd1))) begin
        builder_csr_bankarray_csrbank11_vccint_re <= builder_csr_bankarray_interface11_bank_bus_we;
        builder_csr_bankarray_csrbank11_vccint_we <= (~builder_csr_bankarray_interface11_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank11_vccaux_r = builder_csr_bankarray_interface11_bank_bus_dat_w[11:0];
always @(*) begin
    builder_csr_bankarray_csrbank11_vccaux_we <= 1'd0;
    builder_csr_bankarray_csrbank11_vccaux_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank11_sel & (builder_csr_bankarray_interface11_bank_bus_adr[8:0] == 2'd2))) begin
        builder_csr_bankarray_csrbank11_vccaux_re <= builder_csr_bankarray_interface11_bank_bus_we;
        builder_csr_bankarray_csrbank11_vccaux_we <= (~builder_csr_bankarray_interface11_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank11_vccbram_r = builder_csr_bankarray_interface11_bank_bus_dat_w[11:0];
always @(*) begin
    builder_csr_bankarray_csrbank11_vccbram_we <= 1'd0;
    builder_csr_bankarray_csrbank11_vccbram_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank11_sel & (builder_csr_bankarray_interface11_bank_bus_adr[8:0] == 2'd3))) begin
        builder_csr_bankarray_csrbank11_vccbram_re <= builder_csr_bankarray_interface11_bank_bus_we;
        builder_csr_bankarray_csrbank11_vccbram_we <= (~builder_csr_bankarray_interface11_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank11_eoc_r = builder_csr_bankarray_interface11_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank11_eoc_re <= 1'd0;
    builder_csr_bankarray_csrbank11_eoc_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank11_sel & (builder_csr_bankarray_interface11_bank_bus_adr[8:0] == 3'd4))) begin
        builder_csr_bankarray_csrbank11_eoc_re <= builder_csr_bankarray_interface11_bank_bus_we;
        builder_csr_bankarray_csrbank11_eoc_we <= (~builder_csr_bankarray_interface11_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank11_eos_r = builder_csr_bankarray_interface11_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank11_eos_re <= 1'd0;
    builder_csr_bankarray_csrbank11_eos_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank11_sel & (builder_csr_bankarray_interface11_bank_bus_adr[8:0] == 3'd5))) begin
        builder_csr_bankarray_csrbank11_eos_re <= builder_csr_bankarray_interface11_bank_bus_we;
        builder_csr_bankarray_csrbank11_eos_we <= (~builder_csr_bankarray_interface11_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank11_temperature_w = temperature_status[11:0];
assign temperature_we = builder_csr_bankarray_csrbank11_temperature_we;
assign builder_csr_bankarray_csrbank11_vccint_w = vccint_status[11:0];
assign vccint_we = builder_csr_bankarray_csrbank11_vccint_we;
assign builder_csr_bankarray_csrbank11_vccaux_w = vccaux_status[11:0];
assign vccaux_we = builder_csr_bankarray_csrbank11_vccaux_we;
assign builder_csr_bankarray_csrbank11_vccbram_w = vccbram_status[11:0];
assign vccbram_we = builder_csr_bankarray_csrbank11_vccbram_we;
assign builder_csr_bankarray_csrbank11_eoc_w = eoc_status;
assign eoc_we = builder_csr_bankarray_csrbank11_eoc_we;
assign builder_csr_bankarray_csrbank11_eos_w = eos_status;
assign eos_we = builder_csr_bankarray_csrbank11_eos_we;
assign builder_csr_interconnect_adr = builder_soclinux_adr;
assign builder_csr_interconnect_we = builder_soclinux_we;
assign builder_csr_interconnect_dat_w = builder_soclinux_dat_w;
assign builder_soclinux_dat_r = builder_csr_interconnect_dat_r;
assign builder_csr_bankarray_interface0_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface1_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface2_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface3_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface4_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface5_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface6_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface7_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface8_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface9_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface10_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface11_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_sram_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface0_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface1_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface2_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface3_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface4_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface5_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface6_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface7_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface8_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface9_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface10_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface11_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_sram_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface0_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_interface1_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_interface2_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_interface3_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_interface4_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_interface5_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_interface6_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_interface7_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_interface8_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_interface9_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_interface10_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_interface11_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_sram_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_interconnect_dat_r = ((((((((((((builder_csr_bankarray_interface0_bank_bus_dat_r | builder_csr_bankarray_interface1_bank_bus_dat_r) | builder_csr_bankarray_interface2_bank_bus_dat_r) | builder_csr_bankarray_interface3_bank_bus_dat_r) | builder_csr_bankarray_interface4_bank_bus_dat_r) | builder_csr_bankarray_interface5_bank_bus_dat_r) | builder_csr_bankarray_interface6_bank_bus_dat_r) | builder_csr_bankarray_interface7_bank_bus_dat_r) | builder_csr_bankarray_interface8_bank_bus_dat_r) | builder_csr_bankarray_interface9_bank_bus_dat_r) | builder_csr_bankarray_interface10_bank_bus_dat_r) | builder_csr_bankarray_interface11_bank_bus_dat_r) | builder_csr_bankarray_sram_bus_dat_r);
always @(*) begin
    builder_rhs_array_muxed0 <= 32'd0;
    case (builder_grant)
        1'd0: begin
            builder_rhs_array_muxed0 <= main_soclinux_pbus_adr;
        end
        1'd1: begin
            builder_rhs_array_muxed0 <= interface0_bus_adr;
        end
        default: begin
            builder_rhs_array_muxed0 <= interface1_bus_adr;
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed1 <= 32'd0;
    case (builder_grant)
        1'd0: begin
            builder_rhs_array_muxed1 <= main_soclinux_pbus_dat_w;
        end
        1'd1: begin
            builder_rhs_array_muxed1 <= interface0_bus_dat_w;
        end
        default: begin
            builder_rhs_array_muxed1 <= interface1_bus_dat_w;
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed2 <= 4'd0;
    case (builder_grant)
        1'd0: begin
            builder_rhs_array_muxed2 <= main_soclinux_pbus_sel;
        end
        1'd1: begin
            builder_rhs_array_muxed2 <= interface0_bus_sel;
        end
        default: begin
            builder_rhs_array_muxed2 <= interface1_bus_sel;
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed3 <= 1'd0;
    case (builder_grant)
        1'd0: begin
            builder_rhs_array_muxed3 <= main_soclinux_pbus_cyc;
        end
        1'd1: begin
            builder_rhs_array_muxed3 <= interface0_bus_cyc;
        end
        default: begin
            builder_rhs_array_muxed3 <= interface1_bus_cyc;
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed4 <= 1'd0;
    case (builder_grant)
        1'd0: begin
            builder_rhs_array_muxed4 <= main_soclinux_pbus_stb;
        end
        1'd1: begin
            builder_rhs_array_muxed4 <= interface0_bus_stb;
        end
        default: begin
            builder_rhs_array_muxed4 <= interface1_bus_stb;
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed5 <= 1'd0;
    case (builder_grant)
        1'd0: begin
            builder_rhs_array_muxed5 <= main_soclinux_pbus_we;
        end
        1'd1: begin
            builder_rhs_array_muxed5 <= interface0_bus_we;
        end
        default: begin
            builder_rhs_array_muxed5 <= interface1_bus_we;
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed6 <= 3'd0;
    case (builder_grant)
        1'd0: begin
            builder_rhs_array_muxed6 <= main_soclinux_pbus_cti;
        end
        1'd1: begin
            builder_rhs_array_muxed6 <= interface0_bus_cti;
        end
        default: begin
            builder_rhs_array_muxed6 <= interface1_bus_cti;
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed7 <= 2'd0;
    case (builder_grant)
        1'd0: begin
            builder_rhs_array_muxed7 <= main_soclinux_pbus_bte;
        end
        1'd1: begin
            builder_rhs_array_muxed7 <= interface0_bus_bte;
        end
        default: begin
            builder_rhs_array_muxed7 <= interface1_bus_bte;
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed8 <= 1'd0;
    case (main_soclinux_sdram_choose_cmd_grant)
        1'd0: begin
            builder_rhs_array_muxed8 <= main_soclinux_sdram_choose_cmd_valids[0];
        end
        1'd1: begin
            builder_rhs_array_muxed8 <= main_soclinux_sdram_choose_cmd_valids[1];
        end
        2'd2: begin
            builder_rhs_array_muxed8 <= main_soclinux_sdram_choose_cmd_valids[2];
        end
        2'd3: begin
            builder_rhs_array_muxed8 <= main_soclinux_sdram_choose_cmd_valids[3];
        end
        3'd4: begin
            builder_rhs_array_muxed8 <= main_soclinux_sdram_choose_cmd_valids[4];
        end
        3'd5: begin
            builder_rhs_array_muxed8 <= main_soclinux_sdram_choose_cmd_valids[5];
        end
        3'd6: begin
            builder_rhs_array_muxed8 <= main_soclinux_sdram_choose_cmd_valids[6];
        end
        default: begin
            builder_rhs_array_muxed8 <= main_soclinux_sdram_choose_cmd_valids[7];
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed9 <= 14'd0;
    case (main_soclinux_sdram_choose_cmd_grant)
        1'd0: begin
            builder_rhs_array_muxed9 <= main_soclinux_sdram_bankmachine0_cmd_payload_a;
        end
        1'd1: begin
            builder_rhs_array_muxed9 <= main_soclinux_sdram_bankmachine1_cmd_payload_a;
        end
        2'd2: begin
            builder_rhs_array_muxed9 <= main_soclinux_sdram_bankmachine2_cmd_payload_a;
        end
        2'd3: begin
            builder_rhs_array_muxed9 <= main_soclinux_sdram_bankmachine3_cmd_payload_a;
        end
        3'd4: begin
            builder_rhs_array_muxed9 <= main_soclinux_sdram_bankmachine4_cmd_payload_a;
        end
        3'd5: begin
            builder_rhs_array_muxed9 <= main_soclinux_sdram_bankmachine5_cmd_payload_a;
        end
        3'd6: begin
            builder_rhs_array_muxed9 <= main_soclinux_sdram_bankmachine6_cmd_payload_a;
        end
        default: begin
            builder_rhs_array_muxed9 <= main_soclinux_sdram_bankmachine7_cmd_payload_a;
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed10 <= 3'd0;
    case (main_soclinux_sdram_choose_cmd_grant)
        1'd0: begin
            builder_rhs_array_muxed10 <= main_soclinux_sdram_bankmachine0_cmd_payload_ba;
        end
        1'd1: begin
            builder_rhs_array_muxed10 <= main_soclinux_sdram_bankmachine1_cmd_payload_ba;
        end
        2'd2: begin
            builder_rhs_array_muxed10 <= main_soclinux_sdram_bankmachine2_cmd_payload_ba;
        end
        2'd3: begin
            builder_rhs_array_muxed10 <= main_soclinux_sdram_bankmachine3_cmd_payload_ba;
        end
        3'd4: begin
            builder_rhs_array_muxed10 <= main_soclinux_sdram_bankmachine4_cmd_payload_ba;
        end
        3'd5: begin
            builder_rhs_array_muxed10 <= main_soclinux_sdram_bankmachine5_cmd_payload_ba;
        end
        3'd6: begin
            builder_rhs_array_muxed10 <= main_soclinux_sdram_bankmachine6_cmd_payload_ba;
        end
        default: begin
            builder_rhs_array_muxed10 <= main_soclinux_sdram_bankmachine7_cmd_payload_ba;
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed11 <= 1'd0;
    case (main_soclinux_sdram_choose_cmd_grant)
        1'd0: begin
            builder_rhs_array_muxed11 <= main_soclinux_sdram_bankmachine0_cmd_payload_is_read;
        end
        1'd1: begin
            builder_rhs_array_muxed11 <= main_soclinux_sdram_bankmachine1_cmd_payload_is_read;
        end
        2'd2: begin
            builder_rhs_array_muxed11 <= main_soclinux_sdram_bankmachine2_cmd_payload_is_read;
        end
        2'd3: begin
            builder_rhs_array_muxed11 <= main_soclinux_sdram_bankmachine3_cmd_payload_is_read;
        end
        3'd4: begin
            builder_rhs_array_muxed11 <= main_soclinux_sdram_bankmachine4_cmd_payload_is_read;
        end
        3'd5: begin
            builder_rhs_array_muxed11 <= main_soclinux_sdram_bankmachine5_cmd_payload_is_read;
        end
        3'd6: begin
            builder_rhs_array_muxed11 <= main_soclinux_sdram_bankmachine6_cmd_payload_is_read;
        end
        default: begin
            builder_rhs_array_muxed11 <= main_soclinux_sdram_bankmachine7_cmd_payload_is_read;
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed12 <= 1'd0;
    case (main_soclinux_sdram_choose_cmd_grant)
        1'd0: begin
            builder_rhs_array_muxed12 <= main_soclinux_sdram_bankmachine0_cmd_payload_is_write;
        end
        1'd1: begin
            builder_rhs_array_muxed12 <= main_soclinux_sdram_bankmachine1_cmd_payload_is_write;
        end
        2'd2: begin
            builder_rhs_array_muxed12 <= main_soclinux_sdram_bankmachine2_cmd_payload_is_write;
        end
        2'd3: begin
            builder_rhs_array_muxed12 <= main_soclinux_sdram_bankmachine3_cmd_payload_is_write;
        end
        3'd4: begin
            builder_rhs_array_muxed12 <= main_soclinux_sdram_bankmachine4_cmd_payload_is_write;
        end
        3'd5: begin
            builder_rhs_array_muxed12 <= main_soclinux_sdram_bankmachine5_cmd_payload_is_write;
        end
        3'd6: begin
            builder_rhs_array_muxed12 <= main_soclinux_sdram_bankmachine6_cmd_payload_is_write;
        end
        default: begin
            builder_rhs_array_muxed12 <= main_soclinux_sdram_bankmachine7_cmd_payload_is_write;
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed13 <= 1'd0;
    case (main_soclinux_sdram_choose_cmd_grant)
        1'd0: begin
            builder_rhs_array_muxed13 <= main_soclinux_sdram_bankmachine0_cmd_payload_is_cmd;
        end
        1'd1: begin
            builder_rhs_array_muxed13 <= main_soclinux_sdram_bankmachine1_cmd_payload_is_cmd;
        end
        2'd2: begin
            builder_rhs_array_muxed13 <= main_soclinux_sdram_bankmachine2_cmd_payload_is_cmd;
        end
        2'd3: begin
            builder_rhs_array_muxed13 <= main_soclinux_sdram_bankmachine3_cmd_payload_is_cmd;
        end
        3'd4: begin
            builder_rhs_array_muxed13 <= main_soclinux_sdram_bankmachine4_cmd_payload_is_cmd;
        end
        3'd5: begin
            builder_rhs_array_muxed13 <= main_soclinux_sdram_bankmachine5_cmd_payload_is_cmd;
        end
        3'd6: begin
            builder_rhs_array_muxed13 <= main_soclinux_sdram_bankmachine6_cmd_payload_is_cmd;
        end
        default: begin
            builder_rhs_array_muxed13 <= main_soclinux_sdram_bankmachine7_cmd_payload_is_cmd;
        end
    endcase
end
always @(*) begin
    builder_t_array_muxed0 <= 1'd0;
    case (main_soclinux_sdram_choose_cmd_grant)
        1'd0: begin
            builder_t_array_muxed0 <= main_soclinux_sdram_bankmachine0_cmd_payload_cas;
        end
        1'd1: begin
            builder_t_array_muxed0 <= main_soclinux_sdram_bankmachine1_cmd_payload_cas;
        end
        2'd2: begin
            builder_t_array_muxed0 <= main_soclinux_sdram_bankmachine2_cmd_payload_cas;
        end
        2'd3: begin
            builder_t_array_muxed0 <= main_soclinux_sdram_bankmachine3_cmd_payload_cas;
        end
        3'd4: begin
            builder_t_array_muxed0 <= main_soclinux_sdram_bankmachine4_cmd_payload_cas;
        end
        3'd5: begin
            builder_t_array_muxed0 <= main_soclinux_sdram_bankmachine5_cmd_payload_cas;
        end
        3'd6: begin
            builder_t_array_muxed0 <= main_soclinux_sdram_bankmachine6_cmd_payload_cas;
        end
        default: begin
            builder_t_array_muxed0 <= main_soclinux_sdram_bankmachine7_cmd_payload_cas;
        end
    endcase
end
always @(*) begin
    builder_t_array_muxed1 <= 1'd0;
    case (main_soclinux_sdram_choose_cmd_grant)
        1'd0: begin
            builder_t_array_muxed1 <= main_soclinux_sdram_bankmachine0_cmd_payload_ras;
        end
        1'd1: begin
            builder_t_array_muxed1 <= main_soclinux_sdram_bankmachine1_cmd_payload_ras;
        end
        2'd2: begin
            builder_t_array_muxed1 <= main_soclinux_sdram_bankmachine2_cmd_payload_ras;
        end
        2'd3: begin
            builder_t_array_muxed1 <= main_soclinux_sdram_bankmachine3_cmd_payload_ras;
        end
        3'd4: begin
            builder_t_array_muxed1 <= main_soclinux_sdram_bankmachine4_cmd_payload_ras;
        end
        3'd5: begin
            builder_t_array_muxed1 <= main_soclinux_sdram_bankmachine5_cmd_payload_ras;
        end
        3'd6: begin
            builder_t_array_muxed1 <= main_soclinux_sdram_bankmachine6_cmd_payload_ras;
        end
        default: begin
            builder_t_array_muxed1 <= main_soclinux_sdram_bankmachine7_cmd_payload_ras;
        end
    endcase
end
always @(*) begin
    builder_t_array_muxed2 <= 1'd0;
    case (main_soclinux_sdram_choose_cmd_grant)
        1'd0: begin
            builder_t_array_muxed2 <= main_soclinux_sdram_bankmachine0_cmd_payload_we;
        end
        1'd1: begin
            builder_t_array_muxed2 <= main_soclinux_sdram_bankmachine1_cmd_payload_we;
        end
        2'd2: begin
            builder_t_array_muxed2 <= main_soclinux_sdram_bankmachine2_cmd_payload_we;
        end
        2'd3: begin
            builder_t_array_muxed2 <= main_soclinux_sdram_bankmachine3_cmd_payload_we;
        end
        3'd4: begin
            builder_t_array_muxed2 <= main_soclinux_sdram_bankmachine4_cmd_payload_we;
        end
        3'd5: begin
            builder_t_array_muxed2 <= main_soclinux_sdram_bankmachine5_cmd_payload_we;
        end
        3'd6: begin
            builder_t_array_muxed2 <= main_soclinux_sdram_bankmachine6_cmd_payload_we;
        end
        default: begin
            builder_t_array_muxed2 <= main_soclinux_sdram_bankmachine7_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed14 <= 1'd0;
    case (main_soclinux_sdram_choose_req_grant)
        1'd0: begin
            builder_rhs_array_muxed14 <= main_soclinux_sdram_choose_req_valids[0];
        end
        1'd1: begin
            builder_rhs_array_muxed14 <= main_soclinux_sdram_choose_req_valids[1];
        end
        2'd2: begin
            builder_rhs_array_muxed14 <= main_soclinux_sdram_choose_req_valids[2];
        end
        2'd3: begin
            builder_rhs_array_muxed14 <= main_soclinux_sdram_choose_req_valids[3];
        end
        3'd4: begin
            builder_rhs_array_muxed14 <= main_soclinux_sdram_choose_req_valids[4];
        end
        3'd5: begin
            builder_rhs_array_muxed14 <= main_soclinux_sdram_choose_req_valids[5];
        end
        3'd6: begin
            builder_rhs_array_muxed14 <= main_soclinux_sdram_choose_req_valids[6];
        end
        default: begin
            builder_rhs_array_muxed14 <= main_soclinux_sdram_choose_req_valids[7];
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed15 <= 14'd0;
    case (main_soclinux_sdram_choose_req_grant)
        1'd0: begin
            builder_rhs_array_muxed15 <= main_soclinux_sdram_bankmachine0_cmd_payload_a;
        end
        1'd1: begin
            builder_rhs_array_muxed15 <= main_soclinux_sdram_bankmachine1_cmd_payload_a;
        end
        2'd2: begin
            builder_rhs_array_muxed15 <= main_soclinux_sdram_bankmachine2_cmd_payload_a;
        end
        2'd3: begin
            builder_rhs_array_muxed15 <= main_soclinux_sdram_bankmachine3_cmd_payload_a;
        end
        3'd4: begin
            builder_rhs_array_muxed15 <= main_soclinux_sdram_bankmachine4_cmd_payload_a;
        end
        3'd5: begin
            builder_rhs_array_muxed15 <= main_soclinux_sdram_bankmachine5_cmd_payload_a;
        end
        3'd6: begin
            builder_rhs_array_muxed15 <= main_soclinux_sdram_bankmachine6_cmd_payload_a;
        end
        default: begin
            builder_rhs_array_muxed15 <= main_soclinux_sdram_bankmachine7_cmd_payload_a;
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed16 <= 3'd0;
    case (main_soclinux_sdram_choose_req_grant)
        1'd0: begin
            builder_rhs_array_muxed16 <= main_soclinux_sdram_bankmachine0_cmd_payload_ba;
        end
        1'd1: begin
            builder_rhs_array_muxed16 <= main_soclinux_sdram_bankmachine1_cmd_payload_ba;
        end
        2'd2: begin
            builder_rhs_array_muxed16 <= main_soclinux_sdram_bankmachine2_cmd_payload_ba;
        end
        2'd3: begin
            builder_rhs_array_muxed16 <= main_soclinux_sdram_bankmachine3_cmd_payload_ba;
        end
        3'd4: begin
            builder_rhs_array_muxed16 <= main_soclinux_sdram_bankmachine4_cmd_payload_ba;
        end
        3'd5: begin
            builder_rhs_array_muxed16 <= main_soclinux_sdram_bankmachine5_cmd_payload_ba;
        end
        3'd6: begin
            builder_rhs_array_muxed16 <= main_soclinux_sdram_bankmachine6_cmd_payload_ba;
        end
        default: begin
            builder_rhs_array_muxed16 <= main_soclinux_sdram_bankmachine7_cmd_payload_ba;
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed17 <= 1'd0;
    case (main_soclinux_sdram_choose_req_grant)
        1'd0: begin
            builder_rhs_array_muxed17 <= main_soclinux_sdram_bankmachine0_cmd_payload_is_read;
        end
        1'd1: begin
            builder_rhs_array_muxed17 <= main_soclinux_sdram_bankmachine1_cmd_payload_is_read;
        end
        2'd2: begin
            builder_rhs_array_muxed17 <= main_soclinux_sdram_bankmachine2_cmd_payload_is_read;
        end
        2'd3: begin
            builder_rhs_array_muxed17 <= main_soclinux_sdram_bankmachine3_cmd_payload_is_read;
        end
        3'd4: begin
            builder_rhs_array_muxed17 <= main_soclinux_sdram_bankmachine4_cmd_payload_is_read;
        end
        3'd5: begin
            builder_rhs_array_muxed17 <= main_soclinux_sdram_bankmachine5_cmd_payload_is_read;
        end
        3'd6: begin
            builder_rhs_array_muxed17 <= main_soclinux_sdram_bankmachine6_cmd_payload_is_read;
        end
        default: begin
            builder_rhs_array_muxed17 <= main_soclinux_sdram_bankmachine7_cmd_payload_is_read;
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed18 <= 1'd0;
    case (main_soclinux_sdram_choose_req_grant)
        1'd0: begin
            builder_rhs_array_muxed18 <= main_soclinux_sdram_bankmachine0_cmd_payload_is_write;
        end
        1'd1: begin
            builder_rhs_array_muxed18 <= main_soclinux_sdram_bankmachine1_cmd_payload_is_write;
        end
        2'd2: begin
            builder_rhs_array_muxed18 <= main_soclinux_sdram_bankmachine2_cmd_payload_is_write;
        end
        2'd3: begin
            builder_rhs_array_muxed18 <= main_soclinux_sdram_bankmachine3_cmd_payload_is_write;
        end
        3'd4: begin
            builder_rhs_array_muxed18 <= main_soclinux_sdram_bankmachine4_cmd_payload_is_write;
        end
        3'd5: begin
            builder_rhs_array_muxed18 <= main_soclinux_sdram_bankmachine5_cmd_payload_is_write;
        end
        3'd6: begin
            builder_rhs_array_muxed18 <= main_soclinux_sdram_bankmachine6_cmd_payload_is_write;
        end
        default: begin
            builder_rhs_array_muxed18 <= main_soclinux_sdram_bankmachine7_cmd_payload_is_write;
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed19 <= 1'd0;
    case (main_soclinux_sdram_choose_req_grant)
        1'd0: begin
            builder_rhs_array_muxed19 <= main_soclinux_sdram_bankmachine0_cmd_payload_is_cmd;
        end
        1'd1: begin
            builder_rhs_array_muxed19 <= main_soclinux_sdram_bankmachine1_cmd_payload_is_cmd;
        end
        2'd2: begin
            builder_rhs_array_muxed19 <= main_soclinux_sdram_bankmachine2_cmd_payload_is_cmd;
        end
        2'd3: begin
            builder_rhs_array_muxed19 <= main_soclinux_sdram_bankmachine3_cmd_payload_is_cmd;
        end
        3'd4: begin
            builder_rhs_array_muxed19 <= main_soclinux_sdram_bankmachine4_cmd_payload_is_cmd;
        end
        3'd5: begin
            builder_rhs_array_muxed19 <= main_soclinux_sdram_bankmachine5_cmd_payload_is_cmd;
        end
        3'd6: begin
            builder_rhs_array_muxed19 <= main_soclinux_sdram_bankmachine6_cmd_payload_is_cmd;
        end
        default: begin
            builder_rhs_array_muxed19 <= main_soclinux_sdram_bankmachine7_cmd_payload_is_cmd;
        end
    endcase
end
always @(*) begin
    builder_t_array_muxed3 <= 1'd0;
    case (main_soclinux_sdram_choose_req_grant)
        1'd0: begin
            builder_t_array_muxed3 <= main_soclinux_sdram_bankmachine0_cmd_payload_cas;
        end
        1'd1: begin
            builder_t_array_muxed3 <= main_soclinux_sdram_bankmachine1_cmd_payload_cas;
        end
        2'd2: begin
            builder_t_array_muxed3 <= main_soclinux_sdram_bankmachine2_cmd_payload_cas;
        end
        2'd3: begin
            builder_t_array_muxed3 <= main_soclinux_sdram_bankmachine3_cmd_payload_cas;
        end
        3'd4: begin
            builder_t_array_muxed3 <= main_soclinux_sdram_bankmachine4_cmd_payload_cas;
        end
        3'd5: begin
            builder_t_array_muxed3 <= main_soclinux_sdram_bankmachine5_cmd_payload_cas;
        end
        3'd6: begin
            builder_t_array_muxed3 <= main_soclinux_sdram_bankmachine6_cmd_payload_cas;
        end
        default: begin
            builder_t_array_muxed3 <= main_soclinux_sdram_bankmachine7_cmd_payload_cas;
        end
    endcase
end
always @(*) begin
    builder_t_array_muxed4 <= 1'd0;
    case (main_soclinux_sdram_choose_req_grant)
        1'd0: begin
            builder_t_array_muxed4 <= main_soclinux_sdram_bankmachine0_cmd_payload_ras;
        end
        1'd1: begin
            builder_t_array_muxed4 <= main_soclinux_sdram_bankmachine1_cmd_payload_ras;
        end
        2'd2: begin
            builder_t_array_muxed4 <= main_soclinux_sdram_bankmachine2_cmd_payload_ras;
        end
        2'd3: begin
            builder_t_array_muxed4 <= main_soclinux_sdram_bankmachine3_cmd_payload_ras;
        end
        3'd4: begin
            builder_t_array_muxed4 <= main_soclinux_sdram_bankmachine4_cmd_payload_ras;
        end
        3'd5: begin
            builder_t_array_muxed4 <= main_soclinux_sdram_bankmachine5_cmd_payload_ras;
        end
        3'd6: begin
            builder_t_array_muxed4 <= main_soclinux_sdram_bankmachine6_cmd_payload_ras;
        end
        default: begin
            builder_t_array_muxed4 <= main_soclinux_sdram_bankmachine7_cmd_payload_ras;
        end
    endcase
end
always @(*) begin
    builder_t_array_muxed5 <= 1'd0;
    case (main_soclinux_sdram_choose_req_grant)
        1'd0: begin
            builder_t_array_muxed5 <= main_soclinux_sdram_bankmachine0_cmd_payload_we;
        end
        1'd1: begin
            builder_t_array_muxed5 <= main_soclinux_sdram_bankmachine1_cmd_payload_we;
        end
        2'd2: begin
            builder_t_array_muxed5 <= main_soclinux_sdram_bankmachine2_cmd_payload_we;
        end
        2'd3: begin
            builder_t_array_muxed5 <= main_soclinux_sdram_bankmachine3_cmd_payload_we;
        end
        3'd4: begin
            builder_t_array_muxed5 <= main_soclinux_sdram_bankmachine4_cmd_payload_we;
        end
        3'd5: begin
            builder_t_array_muxed5 <= main_soclinux_sdram_bankmachine5_cmd_payload_we;
        end
        3'd6: begin
            builder_t_array_muxed5 <= main_soclinux_sdram_bankmachine6_cmd_payload_we;
        end
        default: begin
            builder_t_array_muxed5 <= main_soclinux_sdram_bankmachine7_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed20 <= 21'd0;
    case (builder_soclinux_roundrobin0_grant)
        default: begin
            builder_rhs_array_muxed20 <= {main_soclinux_port_cmd_payload_addr[23:10], main_soclinux_port_cmd_payload_addr[6:0]};
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed21 <= 1'd0;
    case (builder_soclinux_roundrobin0_grant)
        default: begin
            builder_rhs_array_muxed21 <= main_soclinux_port_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed22 <= 1'd0;
    case (builder_soclinux_roundrobin0_grant)
        default: begin
            builder_rhs_array_muxed22 <= (((main_soclinux_port_cmd_payload_addr[9:7] == 1'd0) & (~(((((((builder_soclinux_locked0 | (main_soclinux_sdram_interface_bank1_lock & (builder_soclinux_roundrobin1_grant == 1'd0))) | (main_soclinux_sdram_interface_bank2_lock & (builder_soclinux_roundrobin2_grant == 1'd0))) | (main_soclinux_sdram_interface_bank3_lock & (builder_soclinux_roundrobin3_grant == 1'd0))) | (main_soclinux_sdram_interface_bank4_lock & (builder_soclinux_roundrobin4_grant == 1'd0))) | (main_soclinux_sdram_interface_bank5_lock & (builder_soclinux_roundrobin5_grant == 1'd0))) | (main_soclinux_sdram_interface_bank6_lock & (builder_soclinux_roundrobin6_grant == 1'd0))) | (main_soclinux_sdram_interface_bank7_lock & (builder_soclinux_roundrobin7_grant == 1'd0))))) & main_soclinux_port_cmd_valid);
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed23 <= 21'd0;
    case (builder_soclinux_roundrobin1_grant)
        default: begin
            builder_rhs_array_muxed23 <= {main_soclinux_port_cmd_payload_addr[23:10], main_soclinux_port_cmd_payload_addr[6:0]};
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed24 <= 1'd0;
    case (builder_soclinux_roundrobin1_grant)
        default: begin
            builder_rhs_array_muxed24 <= main_soclinux_port_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed25 <= 1'd0;
    case (builder_soclinux_roundrobin1_grant)
        default: begin
            builder_rhs_array_muxed25 <= (((main_soclinux_port_cmd_payload_addr[9:7] == 1'd1) & (~(((((((builder_soclinux_locked1 | (main_soclinux_sdram_interface_bank0_lock & (builder_soclinux_roundrobin0_grant == 1'd0))) | (main_soclinux_sdram_interface_bank2_lock & (builder_soclinux_roundrobin2_grant == 1'd0))) | (main_soclinux_sdram_interface_bank3_lock & (builder_soclinux_roundrobin3_grant == 1'd0))) | (main_soclinux_sdram_interface_bank4_lock & (builder_soclinux_roundrobin4_grant == 1'd0))) | (main_soclinux_sdram_interface_bank5_lock & (builder_soclinux_roundrobin5_grant == 1'd0))) | (main_soclinux_sdram_interface_bank6_lock & (builder_soclinux_roundrobin6_grant == 1'd0))) | (main_soclinux_sdram_interface_bank7_lock & (builder_soclinux_roundrobin7_grant == 1'd0))))) & main_soclinux_port_cmd_valid);
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed26 <= 21'd0;
    case (builder_soclinux_roundrobin2_grant)
        default: begin
            builder_rhs_array_muxed26 <= {main_soclinux_port_cmd_payload_addr[23:10], main_soclinux_port_cmd_payload_addr[6:0]};
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed27 <= 1'd0;
    case (builder_soclinux_roundrobin2_grant)
        default: begin
            builder_rhs_array_muxed27 <= main_soclinux_port_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed28 <= 1'd0;
    case (builder_soclinux_roundrobin2_grant)
        default: begin
            builder_rhs_array_muxed28 <= (((main_soclinux_port_cmd_payload_addr[9:7] == 2'd2) & (~(((((((builder_soclinux_locked2 | (main_soclinux_sdram_interface_bank0_lock & (builder_soclinux_roundrobin0_grant == 1'd0))) | (main_soclinux_sdram_interface_bank1_lock & (builder_soclinux_roundrobin1_grant == 1'd0))) | (main_soclinux_sdram_interface_bank3_lock & (builder_soclinux_roundrobin3_grant == 1'd0))) | (main_soclinux_sdram_interface_bank4_lock & (builder_soclinux_roundrobin4_grant == 1'd0))) | (main_soclinux_sdram_interface_bank5_lock & (builder_soclinux_roundrobin5_grant == 1'd0))) | (main_soclinux_sdram_interface_bank6_lock & (builder_soclinux_roundrobin6_grant == 1'd0))) | (main_soclinux_sdram_interface_bank7_lock & (builder_soclinux_roundrobin7_grant == 1'd0))))) & main_soclinux_port_cmd_valid);
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed29 <= 21'd0;
    case (builder_soclinux_roundrobin3_grant)
        default: begin
            builder_rhs_array_muxed29 <= {main_soclinux_port_cmd_payload_addr[23:10], main_soclinux_port_cmd_payload_addr[6:0]};
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed30 <= 1'd0;
    case (builder_soclinux_roundrobin3_grant)
        default: begin
            builder_rhs_array_muxed30 <= main_soclinux_port_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed31 <= 1'd0;
    case (builder_soclinux_roundrobin3_grant)
        default: begin
            builder_rhs_array_muxed31 <= (((main_soclinux_port_cmd_payload_addr[9:7] == 2'd3) & (~(((((((builder_soclinux_locked3 | (main_soclinux_sdram_interface_bank0_lock & (builder_soclinux_roundrobin0_grant == 1'd0))) | (main_soclinux_sdram_interface_bank1_lock & (builder_soclinux_roundrobin1_grant == 1'd0))) | (main_soclinux_sdram_interface_bank2_lock & (builder_soclinux_roundrobin2_grant == 1'd0))) | (main_soclinux_sdram_interface_bank4_lock & (builder_soclinux_roundrobin4_grant == 1'd0))) | (main_soclinux_sdram_interface_bank5_lock & (builder_soclinux_roundrobin5_grant == 1'd0))) | (main_soclinux_sdram_interface_bank6_lock & (builder_soclinux_roundrobin6_grant == 1'd0))) | (main_soclinux_sdram_interface_bank7_lock & (builder_soclinux_roundrobin7_grant == 1'd0))))) & main_soclinux_port_cmd_valid);
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed32 <= 21'd0;
    case (builder_soclinux_roundrobin4_grant)
        default: begin
            builder_rhs_array_muxed32 <= {main_soclinux_port_cmd_payload_addr[23:10], main_soclinux_port_cmd_payload_addr[6:0]};
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed33 <= 1'd0;
    case (builder_soclinux_roundrobin4_grant)
        default: begin
            builder_rhs_array_muxed33 <= main_soclinux_port_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed34 <= 1'd0;
    case (builder_soclinux_roundrobin4_grant)
        default: begin
            builder_rhs_array_muxed34 <= (((main_soclinux_port_cmd_payload_addr[9:7] == 3'd4) & (~(((((((builder_soclinux_locked4 | (main_soclinux_sdram_interface_bank0_lock & (builder_soclinux_roundrobin0_grant == 1'd0))) | (main_soclinux_sdram_interface_bank1_lock & (builder_soclinux_roundrobin1_grant == 1'd0))) | (main_soclinux_sdram_interface_bank2_lock & (builder_soclinux_roundrobin2_grant == 1'd0))) | (main_soclinux_sdram_interface_bank3_lock & (builder_soclinux_roundrobin3_grant == 1'd0))) | (main_soclinux_sdram_interface_bank5_lock & (builder_soclinux_roundrobin5_grant == 1'd0))) | (main_soclinux_sdram_interface_bank6_lock & (builder_soclinux_roundrobin6_grant == 1'd0))) | (main_soclinux_sdram_interface_bank7_lock & (builder_soclinux_roundrobin7_grant == 1'd0))))) & main_soclinux_port_cmd_valid);
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed35 <= 21'd0;
    case (builder_soclinux_roundrobin5_grant)
        default: begin
            builder_rhs_array_muxed35 <= {main_soclinux_port_cmd_payload_addr[23:10], main_soclinux_port_cmd_payload_addr[6:0]};
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed36 <= 1'd0;
    case (builder_soclinux_roundrobin5_grant)
        default: begin
            builder_rhs_array_muxed36 <= main_soclinux_port_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed37 <= 1'd0;
    case (builder_soclinux_roundrobin5_grant)
        default: begin
            builder_rhs_array_muxed37 <= (((main_soclinux_port_cmd_payload_addr[9:7] == 3'd5) & (~(((((((builder_soclinux_locked5 | (main_soclinux_sdram_interface_bank0_lock & (builder_soclinux_roundrobin0_grant == 1'd0))) | (main_soclinux_sdram_interface_bank1_lock & (builder_soclinux_roundrobin1_grant == 1'd0))) | (main_soclinux_sdram_interface_bank2_lock & (builder_soclinux_roundrobin2_grant == 1'd0))) | (main_soclinux_sdram_interface_bank3_lock & (builder_soclinux_roundrobin3_grant == 1'd0))) | (main_soclinux_sdram_interface_bank4_lock & (builder_soclinux_roundrobin4_grant == 1'd0))) | (main_soclinux_sdram_interface_bank6_lock & (builder_soclinux_roundrobin6_grant == 1'd0))) | (main_soclinux_sdram_interface_bank7_lock & (builder_soclinux_roundrobin7_grant == 1'd0))))) & main_soclinux_port_cmd_valid);
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed38 <= 21'd0;
    case (builder_soclinux_roundrobin6_grant)
        default: begin
            builder_rhs_array_muxed38 <= {main_soclinux_port_cmd_payload_addr[23:10], main_soclinux_port_cmd_payload_addr[6:0]};
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed39 <= 1'd0;
    case (builder_soclinux_roundrobin6_grant)
        default: begin
            builder_rhs_array_muxed39 <= main_soclinux_port_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed40 <= 1'd0;
    case (builder_soclinux_roundrobin6_grant)
        default: begin
            builder_rhs_array_muxed40 <= (((main_soclinux_port_cmd_payload_addr[9:7] == 3'd6) & (~(((((((builder_soclinux_locked6 | (main_soclinux_sdram_interface_bank0_lock & (builder_soclinux_roundrobin0_grant == 1'd0))) | (main_soclinux_sdram_interface_bank1_lock & (builder_soclinux_roundrobin1_grant == 1'd0))) | (main_soclinux_sdram_interface_bank2_lock & (builder_soclinux_roundrobin2_grant == 1'd0))) | (main_soclinux_sdram_interface_bank3_lock & (builder_soclinux_roundrobin3_grant == 1'd0))) | (main_soclinux_sdram_interface_bank4_lock & (builder_soclinux_roundrobin4_grant == 1'd0))) | (main_soclinux_sdram_interface_bank5_lock & (builder_soclinux_roundrobin5_grant == 1'd0))) | (main_soclinux_sdram_interface_bank7_lock & (builder_soclinux_roundrobin7_grant == 1'd0))))) & main_soclinux_port_cmd_valid);
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed41 <= 21'd0;
    case (builder_soclinux_roundrobin7_grant)
        default: begin
            builder_rhs_array_muxed41 <= {main_soclinux_port_cmd_payload_addr[23:10], main_soclinux_port_cmd_payload_addr[6:0]};
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed42 <= 1'd0;
    case (builder_soclinux_roundrobin7_grant)
        default: begin
            builder_rhs_array_muxed42 <= main_soclinux_port_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed43 <= 1'd0;
    case (builder_soclinux_roundrobin7_grant)
        default: begin
            builder_rhs_array_muxed43 <= (((main_soclinux_port_cmd_payload_addr[9:7] == 3'd7) & (~(((((((builder_soclinux_locked7 | (main_soclinux_sdram_interface_bank0_lock & (builder_soclinux_roundrobin0_grant == 1'd0))) | (main_soclinux_sdram_interface_bank1_lock & (builder_soclinux_roundrobin1_grant == 1'd0))) | (main_soclinux_sdram_interface_bank2_lock & (builder_soclinux_roundrobin2_grant == 1'd0))) | (main_soclinux_sdram_interface_bank3_lock & (builder_soclinux_roundrobin3_grant == 1'd0))) | (main_soclinux_sdram_interface_bank4_lock & (builder_soclinux_roundrobin4_grant == 1'd0))) | (main_soclinux_sdram_interface_bank5_lock & (builder_soclinux_roundrobin5_grant == 1'd0))) | (main_soclinux_sdram_interface_bank6_lock & (builder_soclinux_roundrobin6_grant == 1'd0))))) & main_soclinux_port_cmd_valid);
        end
    endcase
end
always @(*) begin
    builder_array_muxed0 <= 3'd0;
    case (main_soclinux_sdram_steerer_sel0)
        1'd0: begin
            builder_array_muxed0 <= main_soclinux_sdram_nop_ba[2:0];
        end
        1'd1: begin
            builder_array_muxed0 <= main_soclinux_sdram_choose_cmd_cmd_payload_ba[2:0];
        end
        2'd2: begin
            builder_array_muxed0 <= main_soclinux_sdram_choose_req_cmd_payload_ba[2:0];
        end
        default: begin
            builder_array_muxed0 <= main_soclinux_sdram_cmd_payload_ba[2:0];
        end
    endcase
end
always @(*) begin
    builder_array_muxed1 <= 14'd0;
    case (main_soclinux_sdram_steerer_sel0)
        1'd0: begin
            builder_array_muxed1 <= main_soclinux_sdram_nop_a;
        end
        1'd1: begin
            builder_array_muxed1 <= main_soclinux_sdram_choose_cmd_cmd_payload_a;
        end
        2'd2: begin
            builder_array_muxed1 <= main_soclinux_sdram_choose_req_cmd_payload_a;
        end
        default: begin
            builder_array_muxed1 <= main_soclinux_sdram_cmd_payload_a;
        end
    endcase
end
always @(*) begin
    builder_array_muxed2 <= 1'd0;
    case (main_soclinux_sdram_steerer_sel0)
        1'd0: begin
            builder_array_muxed2 <= 1'd0;
        end
        1'd1: begin
            builder_array_muxed2 <= ((main_soclinux_sdram_choose_cmd_cmd_valid & main_soclinux_sdram_choose_cmd_cmd_ready) & main_soclinux_sdram_choose_cmd_cmd_payload_cas);
        end
        2'd2: begin
            builder_array_muxed2 <= ((main_soclinux_sdram_choose_req_cmd_valid & main_soclinux_sdram_choose_req_cmd_ready) & main_soclinux_sdram_choose_req_cmd_payload_cas);
        end
        default: begin
            builder_array_muxed2 <= ((main_soclinux_sdram_cmd_valid & main_soclinux_sdram_cmd_ready) & main_soclinux_sdram_cmd_payload_cas);
        end
    endcase
end
always @(*) begin
    builder_array_muxed3 <= 1'd0;
    case (main_soclinux_sdram_steerer_sel0)
        1'd0: begin
            builder_array_muxed3 <= 1'd0;
        end
        1'd1: begin
            builder_array_muxed3 <= ((main_soclinux_sdram_choose_cmd_cmd_valid & main_soclinux_sdram_choose_cmd_cmd_ready) & main_soclinux_sdram_choose_cmd_cmd_payload_ras);
        end
        2'd2: begin
            builder_array_muxed3 <= ((main_soclinux_sdram_choose_req_cmd_valid & main_soclinux_sdram_choose_req_cmd_ready) & main_soclinux_sdram_choose_req_cmd_payload_ras);
        end
        default: begin
            builder_array_muxed3 <= ((main_soclinux_sdram_cmd_valid & main_soclinux_sdram_cmd_ready) & main_soclinux_sdram_cmd_payload_ras);
        end
    endcase
end
always @(*) begin
    builder_array_muxed4 <= 1'd0;
    case (main_soclinux_sdram_steerer_sel0)
        1'd0: begin
            builder_array_muxed4 <= 1'd0;
        end
        1'd1: begin
            builder_array_muxed4 <= ((main_soclinux_sdram_choose_cmd_cmd_valid & main_soclinux_sdram_choose_cmd_cmd_ready) & main_soclinux_sdram_choose_cmd_cmd_payload_we);
        end
        2'd2: begin
            builder_array_muxed4 <= ((main_soclinux_sdram_choose_req_cmd_valid & main_soclinux_sdram_choose_req_cmd_ready) & main_soclinux_sdram_choose_req_cmd_payload_we);
        end
        default: begin
            builder_array_muxed4 <= ((main_soclinux_sdram_cmd_valid & main_soclinux_sdram_cmd_ready) & main_soclinux_sdram_cmd_payload_we);
        end
    endcase
end
always @(*) begin
    builder_array_muxed5 <= 1'd0;
    case (main_soclinux_sdram_steerer_sel0)
        1'd0: begin
            builder_array_muxed5 <= 1'd0;
        end
        1'd1: begin
            builder_array_muxed5 <= ((main_soclinux_sdram_choose_cmd_cmd_valid & main_soclinux_sdram_choose_cmd_cmd_ready) & main_soclinux_sdram_choose_cmd_cmd_payload_is_read);
        end
        2'd2: begin
            builder_array_muxed5 <= ((main_soclinux_sdram_choose_req_cmd_valid & main_soclinux_sdram_choose_req_cmd_ready) & main_soclinux_sdram_choose_req_cmd_payload_is_read);
        end
        default: begin
            builder_array_muxed5 <= ((main_soclinux_sdram_cmd_valid & main_soclinux_sdram_cmd_ready) & main_soclinux_sdram_cmd_payload_is_read);
        end
    endcase
end
always @(*) begin
    builder_array_muxed6 <= 1'd0;
    case (main_soclinux_sdram_steerer_sel0)
        1'd0: begin
            builder_array_muxed6 <= 1'd0;
        end
        1'd1: begin
            builder_array_muxed6 <= ((main_soclinux_sdram_choose_cmd_cmd_valid & main_soclinux_sdram_choose_cmd_cmd_ready) & main_soclinux_sdram_choose_cmd_cmd_payload_is_write);
        end
        2'd2: begin
            builder_array_muxed6 <= ((main_soclinux_sdram_choose_req_cmd_valid & main_soclinux_sdram_choose_req_cmd_ready) & main_soclinux_sdram_choose_req_cmd_payload_is_write);
        end
        default: begin
            builder_array_muxed6 <= ((main_soclinux_sdram_cmd_valid & main_soclinux_sdram_cmd_ready) & main_soclinux_sdram_cmd_payload_is_write);
        end
    endcase
end
always @(*) begin
    builder_array_muxed7 <= 3'd0;
    case (main_soclinux_sdram_steerer_sel1)
        1'd0: begin
            builder_array_muxed7 <= main_soclinux_sdram_nop_ba[2:0];
        end
        1'd1: begin
            builder_array_muxed7 <= main_soclinux_sdram_choose_cmd_cmd_payload_ba[2:0];
        end
        2'd2: begin
            builder_array_muxed7 <= main_soclinux_sdram_choose_req_cmd_payload_ba[2:0];
        end
        default: begin
            builder_array_muxed7 <= main_soclinux_sdram_cmd_payload_ba[2:0];
        end
    endcase
end
always @(*) begin
    builder_array_muxed8 <= 14'd0;
    case (main_soclinux_sdram_steerer_sel1)
        1'd0: begin
            builder_array_muxed8 <= main_soclinux_sdram_nop_a;
        end
        1'd1: begin
            builder_array_muxed8 <= main_soclinux_sdram_choose_cmd_cmd_payload_a;
        end
        2'd2: begin
            builder_array_muxed8 <= main_soclinux_sdram_choose_req_cmd_payload_a;
        end
        default: begin
            builder_array_muxed8 <= main_soclinux_sdram_cmd_payload_a;
        end
    endcase
end
always @(*) begin
    builder_array_muxed9 <= 1'd0;
    case (main_soclinux_sdram_steerer_sel1)
        1'd0: begin
            builder_array_muxed9 <= 1'd0;
        end
        1'd1: begin
            builder_array_muxed9 <= ((main_soclinux_sdram_choose_cmd_cmd_valid & main_soclinux_sdram_choose_cmd_cmd_ready) & main_soclinux_sdram_choose_cmd_cmd_payload_cas);
        end
        2'd2: begin
            builder_array_muxed9 <= ((main_soclinux_sdram_choose_req_cmd_valid & main_soclinux_sdram_choose_req_cmd_ready) & main_soclinux_sdram_choose_req_cmd_payload_cas);
        end
        default: begin
            builder_array_muxed9 <= ((main_soclinux_sdram_cmd_valid & main_soclinux_sdram_cmd_ready) & main_soclinux_sdram_cmd_payload_cas);
        end
    endcase
end
always @(*) begin
    builder_array_muxed10 <= 1'd0;
    case (main_soclinux_sdram_steerer_sel1)
        1'd0: begin
            builder_array_muxed10 <= 1'd0;
        end
        1'd1: begin
            builder_array_muxed10 <= ((main_soclinux_sdram_choose_cmd_cmd_valid & main_soclinux_sdram_choose_cmd_cmd_ready) & main_soclinux_sdram_choose_cmd_cmd_payload_ras);
        end
        2'd2: begin
            builder_array_muxed10 <= ((main_soclinux_sdram_choose_req_cmd_valid & main_soclinux_sdram_choose_req_cmd_ready) & main_soclinux_sdram_choose_req_cmd_payload_ras);
        end
        default: begin
            builder_array_muxed10 <= ((main_soclinux_sdram_cmd_valid & main_soclinux_sdram_cmd_ready) & main_soclinux_sdram_cmd_payload_ras);
        end
    endcase
end
always @(*) begin
    builder_array_muxed11 <= 1'd0;
    case (main_soclinux_sdram_steerer_sel1)
        1'd0: begin
            builder_array_muxed11 <= 1'd0;
        end
        1'd1: begin
            builder_array_muxed11 <= ((main_soclinux_sdram_choose_cmd_cmd_valid & main_soclinux_sdram_choose_cmd_cmd_ready) & main_soclinux_sdram_choose_cmd_cmd_payload_we);
        end
        2'd2: begin
            builder_array_muxed11 <= ((main_soclinux_sdram_choose_req_cmd_valid & main_soclinux_sdram_choose_req_cmd_ready) & main_soclinux_sdram_choose_req_cmd_payload_we);
        end
        default: begin
            builder_array_muxed11 <= ((main_soclinux_sdram_cmd_valid & main_soclinux_sdram_cmd_ready) & main_soclinux_sdram_cmd_payload_we);
        end
    endcase
end
always @(*) begin
    builder_array_muxed12 <= 1'd0;
    case (main_soclinux_sdram_steerer_sel1)
        1'd0: begin
            builder_array_muxed12 <= 1'd0;
        end
        1'd1: begin
            builder_array_muxed12 <= ((main_soclinux_sdram_choose_cmd_cmd_valid & main_soclinux_sdram_choose_cmd_cmd_ready) & main_soclinux_sdram_choose_cmd_cmd_payload_is_read);
        end
        2'd2: begin
            builder_array_muxed12 <= ((main_soclinux_sdram_choose_req_cmd_valid & main_soclinux_sdram_choose_req_cmd_ready) & main_soclinux_sdram_choose_req_cmd_payload_is_read);
        end
        default: begin
            builder_array_muxed12 <= ((main_soclinux_sdram_cmd_valid & main_soclinux_sdram_cmd_ready) & main_soclinux_sdram_cmd_payload_is_read);
        end
    endcase
end
always @(*) begin
    builder_array_muxed13 <= 1'd0;
    case (main_soclinux_sdram_steerer_sel1)
        1'd0: begin
            builder_array_muxed13 <= 1'd0;
        end
        1'd1: begin
            builder_array_muxed13 <= ((main_soclinux_sdram_choose_cmd_cmd_valid & main_soclinux_sdram_choose_cmd_cmd_ready) & main_soclinux_sdram_choose_cmd_cmd_payload_is_write);
        end
        2'd2: begin
            builder_array_muxed13 <= ((main_soclinux_sdram_choose_req_cmd_valid & main_soclinux_sdram_choose_req_cmd_ready) & main_soclinux_sdram_choose_req_cmd_payload_is_write);
        end
        default: begin
            builder_array_muxed13 <= ((main_soclinux_sdram_cmd_valid & main_soclinux_sdram_cmd_ready) & main_soclinux_sdram_cmd_payload_is_write);
        end
    endcase
end
always @(*) begin
    builder_array_muxed14 <= 3'd0;
    case (main_soclinux_sdram_steerer_sel2)
        1'd0: begin
            builder_array_muxed14 <= main_soclinux_sdram_nop_ba[2:0];
        end
        1'd1: begin
            builder_array_muxed14 <= main_soclinux_sdram_choose_cmd_cmd_payload_ba[2:0];
        end
        2'd2: begin
            builder_array_muxed14 <= main_soclinux_sdram_choose_req_cmd_payload_ba[2:0];
        end
        default: begin
            builder_array_muxed14 <= main_soclinux_sdram_cmd_payload_ba[2:0];
        end
    endcase
end
always @(*) begin
    builder_array_muxed15 <= 14'd0;
    case (main_soclinux_sdram_steerer_sel2)
        1'd0: begin
            builder_array_muxed15 <= main_soclinux_sdram_nop_a;
        end
        1'd1: begin
            builder_array_muxed15 <= main_soclinux_sdram_choose_cmd_cmd_payload_a;
        end
        2'd2: begin
            builder_array_muxed15 <= main_soclinux_sdram_choose_req_cmd_payload_a;
        end
        default: begin
            builder_array_muxed15 <= main_soclinux_sdram_cmd_payload_a;
        end
    endcase
end
always @(*) begin
    builder_array_muxed16 <= 1'd0;
    case (main_soclinux_sdram_steerer_sel2)
        1'd0: begin
            builder_array_muxed16 <= 1'd0;
        end
        1'd1: begin
            builder_array_muxed16 <= ((main_soclinux_sdram_choose_cmd_cmd_valid & main_soclinux_sdram_choose_cmd_cmd_ready) & main_soclinux_sdram_choose_cmd_cmd_payload_cas);
        end
        2'd2: begin
            builder_array_muxed16 <= ((main_soclinux_sdram_choose_req_cmd_valid & main_soclinux_sdram_choose_req_cmd_ready) & main_soclinux_sdram_choose_req_cmd_payload_cas);
        end
        default: begin
            builder_array_muxed16 <= ((main_soclinux_sdram_cmd_valid & main_soclinux_sdram_cmd_ready) & main_soclinux_sdram_cmd_payload_cas);
        end
    endcase
end
always @(*) begin
    builder_array_muxed17 <= 1'd0;
    case (main_soclinux_sdram_steerer_sel2)
        1'd0: begin
            builder_array_muxed17 <= 1'd0;
        end
        1'd1: begin
            builder_array_muxed17 <= ((main_soclinux_sdram_choose_cmd_cmd_valid & main_soclinux_sdram_choose_cmd_cmd_ready) & main_soclinux_sdram_choose_cmd_cmd_payload_ras);
        end
        2'd2: begin
            builder_array_muxed17 <= ((main_soclinux_sdram_choose_req_cmd_valid & main_soclinux_sdram_choose_req_cmd_ready) & main_soclinux_sdram_choose_req_cmd_payload_ras);
        end
        default: begin
            builder_array_muxed17 <= ((main_soclinux_sdram_cmd_valid & main_soclinux_sdram_cmd_ready) & main_soclinux_sdram_cmd_payload_ras);
        end
    endcase
end
always @(*) begin
    builder_array_muxed18 <= 1'd0;
    case (main_soclinux_sdram_steerer_sel2)
        1'd0: begin
            builder_array_muxed18 <= 1'd0;
        end
        1'd1: begin
            builder_array_muxed18 <= ((main_soclinux_sdram_choose_cmd_cmd_valid & main_soclinux_sdram_choose_cmd_cmd_ready) & main_soclinux_sdram_choose_cmd_cmd_payload_we);
        end
        2'd2: begin
            builder_array_muxed18 <= ((main_soclinux_sdram_choose_req_cmd_valid & main_soclinux_sdram_choose_req_cmd_ready) & main_soclinux_sdram_choose_req_cmd_payload_we);
        end
        default: begin
            builder_array_muxed18 <= ((main_soclinux_sdram_cmd_valid & main_soclinux_sdram_cmd_ready) & main_soclinux_sdram_cmd_payload_we);
        end
    endcase
end
always @(*) begin
    builder_array_muxed19 <= 1'd0;
    case (main_soclinux_sdram_steerer_sel2)
        1'd0: begin
            builder_array_muxed19 <= 1'd0;
        end
        1'd1: begin
            builder_array_muxed19 <= ((main_soclinux_sdram_choose_cmd_cmd_valid & main_soclinux_sdram_choose_cmd_cmd_ready) & main_soclinux_sdram_choose_cmd_cmd_payload_is_read);
        end
        2'd2: begin
            builder_array_muxed19 <= ((main_soclinux_sdram_choose_req_cmd_valid & main_soclinux_sdram_choose_req_cmd_ready) & main_soclinux_sdram_choose_req_cmd_payload_is_read);
        end
        default: begin
            builder_array_muxed19 <= ((main_soclinux_sdram_cmd_valid & main_soclinux_sdram_cmd_ready) & main_soclinux_sdram_cmd_payload_is_read);
        end
    endcase
end
always @(*) begin
    builder_array_muxed20 <= 1'd0;
    case (main_soclinux_sdram_steerer_sel2)
        1'd0: begin
            builder_array_muxed20 <= 1'd0;
        end
        1'd1: begin
            builder_array_muxed20 <= ((main_soclinux_sdram_choose_cmd_cmd_valid & main_soclinux_sdram_choose_cmd_cmd_ready) & main_soclinux_sdram_choose_cmd_cmd_payload_is_write);
        end
        2'd2: begin
            builder_array_muxed20 <= ((main_soclinux_sdram_choose_req_cmd_valid & main_soclinux_sdram_choose_req_cmd_ready) & main_soclinux_sdram_choose_req_cmd_payload_is_write);
        end
        default: begin
            builder_array_muxed20 <= ((main_soclinux_sdram_cmd_valid & main_soclinux_sdram_cmd_ready) & main_soclinux_sdram_cmd_payload_is_write);
        end
    endcase
end
always @(*) begin
    builder_array_muxed21 <= 3'd0;
    case (main_soclinux_sdram_steerer_sel3)
        1'd0: begin
            builder_array_muxed21 <= main_soclinux_sdram_nop_ba[2:0];
        end
        1'd1: begin
            builder_array_muxed21 <= main_soclinux_sdram_choose_cmd_cmd_payload_ba[2:0];
        end
        2'd2: begin
            builder_array_muxed21 <= main_soclinux_sdram_choose_req_cmd_payload_ba[2:0];
        end
        default: begin
            builder_array_muxed21 <= main_soclinux_sdram_cmd_payload_ba[2:0];
        end
    endcase
end
always @(*) begin
    builder_array_muxed22 <= 14'd0;
    case (main_soclinux_sdram_steerer_sel3)
        1'd0: begin
            builder_array_muxed22 <= main_soclinux_sdram_nop_a;
        end
        1'd1: begin
            builder_array_muxed22 <= main_soclinux_sdram_choose_cmd_cmd_payload_a;
        end
        2'd2: begin
            builder_array_muxed22 <= main_soclinux_sdram_choose_req_cmd_payload_a;
        end
        default: begin
            builder_array_muxed22 <= main_soclinux_sdram_cmd_payload_a;
        end
    endcase
end
always @(*) begin
    builder_array_muxed23 <= 1'd0;
    case (main_soclinux_sdram_steerer_sel3)
        1'd0: begin
            builder_array_muxed23 <= 1'd0;
        end
        1'd1: begin
            builder_array_muxed23 <= ((main_soclinux_sdram_choose_cmd_cmd_valid & main_soclinux_sdram_choose_cmd_cmd_ready) & main_soclinux_sdram_choose_cmd_cmd_payload_cas);
        end
        2'd2: begin
            builder_array_muxed23 <= ((main_soclinux_sdram_choose_req_cmd_valid & main_soclinux_sdram_choose_req_cmd_ready) & main_soclinux_sdram_choose_req_cmd_payload_cas);
        end
        default: begin
            builder_array_muxed23 <= ((main_soclinux_sdram_cmd_valid & main_soclinux_sdram_cmd_ready) & main_soclinux_sdram_cmd_payload_cas);
        end
    endcase
end
always @(*) begin
    builder_array_muxed24 <= 1'd0;
    case (main_soclinux_sdram_steerer_sel3)
        1'd0: begin
            builder_array_muxed24 <= 1'd0;
        end
        1'd1: begin
            builder_array_muxed24 <= ((main_soclinux_sdram_choose_cmd_cmd_valid & main_soclinux_sdram_choose_cmd_cmd_ready) & main_soclinux_sdram_choose_cmd_cmd_payload_ras);
        end
        2'd2: begin
            builder_array_muxed24 <= ((main_soclinux_sdram_choose_req_cmd_valid & main_soclinux_sdram_choose_req_cmd_ready) & main_soclinux_sdram_choose_req_cmd_payload_ras);
        end
        default: begin
            builder_array_muxed24 <= ((main_soclinux_sdram_cmd_valid & main_soclinux_sdram_cmd_ready) & main_soclinux_sdram_cmd_payload_ras);
        end
    endcase
end
always @(*) begin
    builder_array_muxed25 <= 1'd0;
    case (main_soclinux_sdram_steerer_sel3)
        1'd0: begin
            builder_array_muxed25 <= 1'd0;
        end
        1'd1: begin
            builder_array_muxed25 <= ((main_soclinux_sdram_choose_cmd_cmd_valid & main_soclinux_sdram_choose_cmd_cmd_ready) & main_soclinux_sdram_choose_cmd_cmd_payload_we);
        end
        2'd2: begin
            builder_array_muxed25 <= ((main_soclinux_sdram_choose_req_cmd_valid & main_soclinux_sdram_choose_req_cmd_ready) & main_soclinux_sdram_choose_req_cmd_payload_we);
        end
        default: begin
            builder_array_muxed25 <= ((main_soclinux_sdram_cmd_valid & main_soclinux_sdram_cmd_ready) & main_soclinux_sdram_cmd_payload_we);
        end
    endcase
end
always @(*) begin
    builder_array_muxed26 <= 1'd0;
    case (main_soclinux_sdram_steerer_sel3)
        1'd0: begin
            builder_array_muxed26 <= 1'd0;
        end
        1'd1: begin
            builder_array_muxed26 <= ((main_soclinux_sdram_choose_cmd_cmd_valid & main_soclinux_sdram_choose_cmd_cmd_ready) & main_soclinux_sdram_choose_cmd_cmd_payload_is_read);
        end
        2'd2: begin
            builder_array_muxed26 <= ((main_soclinux_sdram_choose_req_cmd_valid & main_soclinux_sdram_choose_req_cmd_ready) & main_soclinux_sdram_choose_req_cmd_payload_is_read);
        end
        default: begin
            builder_array_muxed26 <= ((main_soclinux_sdram_cmd_valid & main_soclinux_sdram_cmd_ready) & main_soclinux_sdram_cmd_payload_is_read);
        end
    endcase
end
always @(*) begin
    builder_array_muxed27 <= 1'd0;
    case (main_soclinux_sdram_steerer_sel3)
        1'd0: begin
            builder_array_muxed27 <= 1'd0;
        end
        1'd1: begin
            builder_array_muxed27 <= ((main_soclinux_sdram_choose_cmd_cmd_valid & main_soclinux_sdram_choose_cmd_cmd_ready) & main_soclinux_sdram_choose_cmd_cmd_payload_is_write);
        end
        2'd2: begin
            builder_array_muxed27 <= ((main_soclinux_sdram_choose_req_cmd_valid & main_soclinux_sdram_choose_req_cmd_ready) & main_soclinux_sdram_choose_req_cmd_payload_is_write);
        end
        default: begin
            builder_array_muxed27 <= ((main_soclinux_sdram_cmd_valid & main_soclinux_sdram_cmd_ready) & main_soclinux_sdram_cmd_payload_is_write);
        end
    endcase
end
assign builder_impl_xilinxasyncresetsynchronizerimpl0 = (~main_crg_locked);
assign builder_impl_xilinxasyncresetsynchronizerimpl1 = (~main_crg_locked);
assign builder_impl_xilinxasyncresetsynchronizerimpl2 = (~main_crg_locked);
assign main_soclinux_rx_rx = builder_impl_regs1;


//------------------------------------------------------------------------------
// Synchronous Logic
//------------------------------------------------------------------------------

always @(posedge idelay_clk) begin
    if ((main_crg_reset_counter != 1'd0)) begin
        main_crg_reset_counter <= (main_crg_reset_counter - 1'd1);
    end else begin
        main_crg_ic_reset <= 1'd0;
    end
    if (idelay_rst) begin
        main_crg_reset_counter <= 4'd15;
        main_crg_ic_reset <= 1'd1;
    end
end

always @(posedge sys_clk) begin
    case (builder_grant)
        1'd0: begin
            if ((~builder_request[0])) begin
                if (builder_request[1]) begin
                    builder_grant <= 1'd1;
                end else begin
                    if (builder_request[2]) begin
                        builder_grant <= 2'd2;
                    end
                end
            end
        end
        1'd1: begin
            if ((~builder_request[1])) begin
                if (builder_request[2]) begin
                    builder_grant <= 2'd2;
                end else begin
                    if (builder_request[0]) begin
                        builder_grant <= 1'd0;
                    end
                end
            end
        end
        2'd2: begin
            if ((~builder_request[2])) begin
                if (builder_request[0]) begin
                    builder_grant <= 1'd0;
                end else begin
                    if (builder_request[1]) begin
                        builder_grant <= 1'd1;
                    end
                end
            end
        end
    endcase
    builder_slave_sel_r <= builder_slave_sel;
    if (builder_wait) begin
        if ((~builder_done)) begin
            builder_count <= (builder_count - 1'd1);
        end
    end else begin
        builder_count <= 20'd1000000;
    end
    if ((main_soclinux_bus_errors != 32'd4294967295)) begin
        if (main_soclinux_bus_error) begin
            main_soclinux_bus_errors <= (main_soclinux_bus_errors + 1'd1);
        end
    end
    if (builder_csr_bankarray_csrbank0_reset0_re) begin
        main_soclinux_reset_storage[1:0] <= builder_csr_bankarray_csrbank0_reset0_r;
    end
    main_soclinux_reset_re <= builder_csr_bankarray_csrbank0_reset0_re;
    if (builder_csr_bankarray_csrbank0_scratch0_re) begin
        main_soclinux_scratch_storage[31:0] <= builder_csr_bankarray_csrbank0_scratch0_r;
    end
    main_soclinux_scratch_re <= builder_csr_bankarray_csrbank0_scratch0_re;
    main_soclinux_bus_errors_re <= builder_csr_bankarray_csrbank0_bus_errors_re;
    main_soclinux_soclinux_ram_bus_ack <= 1'd0;
    if (((main_soclinux_soclinux_ram_bus_cyc & main_soclinux_soclinux_ram_bus_stb) & ((~main_soclinux_soclinux_ram_bus_ack) | main_soclinux_soclinux_adr_burst))) begin
        main_soclinux_soclinux_ram_bus_ack <= 1'd1;
    end
    main_soclinux_ram_bus_ram_bus_ack <= 1'd0;
    if (((main_soclinux_ram_bus_ram_bus_cyc & main_soclinux_ram_bus_ram_bus_stb) & ((~main_soclinux_ram_bus_ram_bus_ack) | main_soclinux_ram_adr_burst))) begin
        main_soclinux_ram_bus_ram_bus_ack <= 1'd1;
    end
    {main_soclinux_tx_tick, main_soclinux_tx_phase} <= 21'd1649267;
    if (main_soclinux_tx_enable) begin
        {main_soclinux_tx_tick, main_soclinux_tx_phase} <= (main_soclinux_tx_phase + 21'd1649267);
    end
    builder_soclinux_rs232phytx_state <= builder_soclinux_rs232phytx_next_state;
    if (main_soclinux_tx_count_rs232phytx_next_value_ce0) begin
        main_soclinux_tx_count <= main_soclinux_tx_count_rs232phytx_next_value0;
    end
    if (main_soclinux_serial_tx_rs232phytx_next_value_ce1) begin
        serial_tx <= main_soclinux_serial_tx_rs232phytx_next_value1;
    end
    if (main_soclinux_tx_data_rs232phytx_next_value_ce2) begin
        main_soclinux_tx_data <= main_soclinux_tx_data_rs232phytx_next_value2;
    end
    main_soclinux_rx_rx_d <= main_soclinux_rx_rx;
    {main_soclinux_rx_tick, main_soclinux_rx_phase} <= 32'd2147483648;
    if (main_soclinux_rx_enable) begin
        {main_soclinux_rx_tick, main_soclinux_rx_phase} <= (main_soclinux_rx_phase + 21'd1649267);
    end
    builder_soclinux_rs232phyrx_state <= builder_soclinux_rs232phyrx_next_state;
    if (main_soclinux_rx_count_rs232phyrx_next_value_ce0) begin
        main_soclinux_rx_count <= main_soclinux_rx_count_rs232phyrx_next_value0;
    end
    if (main_soclinux_rx_data_rs232phyrx_next_value_ce1) begin
        main_soclinux_rx_data <= main_soclinux_rx_data_rs232phyrx_next_value1;
    end
    if (main_soclinux_uart_tx_clear) begin
        main_soclinux_uart_tx_pending <= 1'd0;
    end
    main_soclinux_uart_tx_trigger_d <= main_soclinux_uart_tx_trigger;
    if ((main_soclinux_uart_tx_trigger & (~main_soclinux_uart_tx_trigger_d))) begin
        main_soclinux_uart_tx_pending <= 1'd1;
    end
    if (main_soclinux_uart_rx_clear) begin
        main_soclinux_uart_rx_pending <= 1'd0;
    end
    main_soclinux_uart_rx_trigger_d <= main_soclinux_uart_rx_trigger;
    if ((main_soclinux_uart_rx_trigger & (~main_soclinux_uart_rx_trigger_d))) begin
        main_soclinux_uart_rx_pending <= 1'd1;
    end
    if (main_soclinux_uart_tx_fifo_syncfifo_re) begin
        main_soclinux_uart_tx_fifo_readable <= 1'd1;
    end else begin
        if (main_soclinux_uart_tx_fifo_re) begin
            main_soclinux_uart_tx_fifo_readable <= 1'd0;
        end
    end
    if (((main_soclinux_uart_tx_fifo_syncfifo_we & main_soclinux_uart_tx_fifo_syncfifo_writable) & (~main_soclinux_uart_tx_fifo_replace))) begin
        main_soclinux_uart_tx_fifo_produce <= (main_soclinux_uart_tx_fifo_produce + 1'd1);
    end
    if (main_soclinux_uart_tx_fifo_do_read) begin
        main_soclinux_uart_tx_fifo_consume <= (main_soclinux_uart_tx_fifo_consume + 1'd1);
    end
    if (((main_soclinux_uart_tx_fifo_syncfifo_we & main_soclinux_uart_tx_fifo_syncfifo_writable) & (~main_soclinux_uart_tx_fifo_replace))) begin
        if ((~main_soclinux_uart_tx_fifo_do_read)) begin
            main_soclinux_uart_tx_fifo_level0 <= (main_soclinux_uart_tx_fifo_level0 + 1'd1);
        end
    end else begin
        if (main_soclinux_uart_tx_fifo_do_read) begin
            main_soclinux_uart_tx_fifo_level0 <= (main_soclinux_uart_tx_fifo_level0 - 1'd1);
        end
    end
    if (main_soclinux_uart_rx_fifo_syncfifo_re) begin
        main_soclinux_uart_rx_fifo_readable <= 1'd1;
    end else begin
        if (main_soclinux_uart_rx_fifo_re) begin
            main_soclinux_uart_rx_fifo_readable <= 1'd0;
        end
    end
    if (((main_soclinux_uart_rx_fifo_syncfifo_we & main_soclinux_uart_rx_fifo_syncfifo_writable) & (~main_soclinux_uart_rx_fifo_replace))) begin
        main_soclinux_uart_rx_fifo_produce <= (main_soclinux_uart_rx_fifo_produce + 1'd1);
    end
    if (main_soclinux_uart_rx_fifo_do_read) begin
        main_soclinux_uart_rx_fifo_consume <= (main_soclinux_uart_rx_fifo_consume + 1'd1);
    end
    if (((main_soclinux_uart_rx_fifo_syncfifo_we & main_soclinux_uart_rx_fifo_syncfifo_writable) & (~main_soclinux_uart_rx_fifo_replace))) begin
        if ((~main_soclinux_uart_rx_fifo_do_read)) begin
            main_soclinux_uart_rx_fifo_level0 <= (main_soclinux_uart_rx_fifo_level0 + 1'd1);
        end
    end else begin
        if (main_soclinux_uart_rx_fifo_do_read) begin
            main_soclinux_uart_rx_fifo_level0 <= (main_soclinux_uart_rx_fifo_level0 - 1'd1);
        end
    end
    if (main_soclinux_timer_en_storage) begin
        if ((main_soclinux_timer_value == 1'd0)) begin
            main_soclinux_timer_value <= main_soclinux_timer_reload_storage;
        end else begin
            main_soclinux_timer_value <= (main_soclinux_timer_value - 1'd1);
        end
    end else begin
        main_soclinux_timer_value <= main_soclinux_timer_load_storage;
    end
    if (main_soclinux_timer_update_value_re) begin
        main_soclinux_timer_value_status <= main_soclinux_timer_value;
    end
    if (main_soclinux_timer_zero_clear) begin
        main_soclinux_timer_zero_pending <= 1'd0;
    end
    main_soclinux_timer_zero_trigger_d <= main_soclinux_timer_zero_trigger;
    if ((main_soclinux_timer_zero_trigger & (~main_soclinux_timer_zero_trigger_d))) begin
        main_soclinux_timer_zero_pending <= 1'd1;
    end
    main_v7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline0 <= main_v7ddrphy_dqs_oe_delay_tappeddelayline;
    main_v7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1 <= main_v7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline0;
    if ((main_v7ddrphy_dly_sel_storage[0] & main_v7ddrphy_wdly_dq_bitslip_re)) begin
        main_v7ddrphy_bitslip0_value0 <= (main_v7ddrphy_bitslip0_value0 + 1'd1);
    end
    if (((main_v7ddrphy_dly_sel_storage[0] & main_v7ddrphy_wdly_dq_bitslip_rst_re) | main_v7ddrphy_rst_storage)) begin
        main_v7ddrphy_bitslip0_value0 <= 3'd7;
    end
    main_v7ddrphy_bitslip0_r0 <= {main_v7ddrphy_dqspattern_o, main_v7ddrphy_bitslip0_r0[15:8]};
    if ((main_v7ddrphy_dly_sel_storage[1] & main_v7ddrphy_wdly_dq_bitslip_re)) begin
        main_v7ddrphy_bitslip1_value0 <= (main_v7ddrphy_bitslip1_value0 + 1'd1);
    end
    if (((main_v7ddrphy_dly_sel_storage[1] & main_v7ddrphy_wdly_dq_bitslip_rst_re) | main_v7ddrphy_rst_storage)) begin
        main_v7ddrphy_bitslip1_value0 <= 3'd7;
    end
    main_v7ddrphy_bitslip1_r0 <= {main_v7ddrphy_dqspattern_o, main_v7ddrphy_bitslip1_r0[15:8]};
    if ((main_v7ddrphy_dly_sel_storage[2] & main_v7ddrphy_wdly_dq_bitslip_re)) begin
        main_v7ddrphy_bitslip2_value0 <= (main_v7ddrphy_bitslip2_value0 + 1'd1);
    end
    if (((main_v7ddrphy_dly_sel_storage[2] & main_v7ddrphy_wdly_dq_bitslip_rst_re) | main_v7ddrphy_rst_storage)) begin
        main_v7ddrphy_bitslip2_value0 <= 3'd7;
    end
    main_v7ddrphy_bitslip2_r0 <= {main_v7ddrphy_dqspattern_o, main_v7ddrphy_bitslip2_r0[15:8]};
    if ((main_v7ddrphy_dly_sel_storage[3] & main_v7ddrphy_wdly_dq_bitslip_re)) begin
        main_v7ddrphy_bitslip3_value0 <= (main_v7ddrphy_bitslip3_value0 + 1'd1);
    end
    if (((main_v7ddrphy_dly_sel_storage[3] & main_v7ddrphy_wdly_dq_bitslip_rst_re) | main_v7ddrphy_rst_storage)) begin
        main_v7ddrphy_bitslip3_value0 <= 3'd7;
    end
    main_v7ddrphy_bitslip3_r0 <= {main_v7ddrphy_dqspattern_o, main_v7ddrphy_bitslip3_r0[15:8]};
    if ((main_v7ddrphy_dly_sel_storage[0] & main_v7ddrphy_wdly_dq_bitslip_re)) begin
        main_v7ddrphy_bitslip0_value1 <= (main_v7ddrphy_bitslip0_value1 + 1'd1);
    end
    if (((main_v7ddrphy_dly_sel_storage[0] & main_v7ddrphy_wdly_dq_bitslip_rst_re) | main_v7ddrphy_rst_storage)) begin
        main_v7ddrphy_bitslip0_value1 <= 3'd7;
    end
    main_v7ddrphy_bitslip0_r1 <= {{main_v7ddrphy_dfi_p3_wrdata_mask[4], main_v7ddrphy_dfi_p3_wrdata_mask[0], main_v7ddrphy_dfi_p2_wrdata_mask[4], main_v7ddrphy_dfi_p2_wrdata_mask[0], main_v7ddrphy_dfi_p1_wrdata_mask[4], main_v7ddrphy_dfi_p1_wrdata_mask[0], main_v7ddrphy_dfi_p0_wrdata_mask[4], main_v7ddrphy_dfi_p0_wrdata_mask[0]}, main_v7ddrphy_bitslip0_r1[15:8]};
    if ((main_v7ddrphy_dly_sel_storage[1] & main_v7ddrphy_wdly_dq_bitslip_re)) begin
        main_v7ddrphy_bitslip1_value1 <= (main_v7ddrphy_bitslip1_value1 + 1'd1);
    end
    if (((main_v7ddrphy_dly_sel_storage[1] & main_v7ddrphy_wdly_dq_bitslip_rst_re) | main_v7ddrphy_rst_storage)) begin
        main_v7ddrphy_bitslip1_value1 <= 3'd7;
    end
    main_v7ddrphy_bitslip1_r1 <= {{main_v7ddrphy_dfi_p3_wrdata_mask[5], main_v7ddrphy_dfi_p3_wrdata_mask[1], main_v7ddrphy_dfi_p2_wrdata_mask[5], main_v7ddrphy_dfi_p2_wrdata_mask[1], main_v7ddrphy_dfi_p1_wrdata_mask[5], main_v7ddrphy_dfi_p1_wrdata_mask[1], main_v7ddrphy_dfi_p0_wrdata_mask[5], main_v7ddrphy_dfi_p0_wrdata_mask[1]}, main_v7ddrphy_bitslip1_r1[15:8]};
    if ((main_v7ddrphy_dly_sel_storage[2] & main_v7ddrphy_wdly_dq_bitslip_re)) begin
        main_v7ddrphy_bitslip2_value1 <= (main_v7ddrphy_bitslip2_value1 + 1'd1);
    end
    if (((main_v7ddrphy_dly_sel_storage[2] & main_v7ddrphy_wdly_dq_bitslip_rst_re) | main_v7ddrphy_rst_storage)) begin
        main_v7ddrphy_bitslip2_value1 <= 3'd7;
    end
    main_v7ddrphy_bitslip2_r1 <= {{main_v7ddrphy_dfi_p3_wrdata_mask[6], main_v7ddrphy_dfi_p3_wrdata_mask[2], main_v7ddrphy_dfi_p2_wrdata_mask[6], main_v7ddrphy_dfi_p2_wrdata_mask[2], main_v7ddrphy_dfi_p1_wrdata_mask[6], main_v7ddrphy_dfi_p1_wrdata_mask[2], main_v7ddrphy_dfi_p0_wrdata_mask[6], main_v7ddrphy_dfi_p0_wrdata_mask[2]}, main_v7ddrphy_bitslip2_r1[15:8]};
    if ((main_v7ddrphy_dly_sel_storage[3] & main_v7ddrphy_wdly_dq_bitslip_re)) begin
        main_v7ddrphy_bitslip3_value1 <= (main_v7ddrphy_bitslip3_value1 + 1'd1);
    end
    if (((main_v7ddrphy_dly_sel_storage[3] & main_v7ddrphy_wdly_dq_bitslip_rst_re) | main_v7ddrphy_rst_storage)) begin
        main_v7ddrphy_bitslip3_value1 <= 3'd7;
    end
    main_v7ddrphy_bitslip3_r1 <= {{main_v7ddrphy_dfi_p3_wrdata_mask[7], main_v7ddrphy_dfi_p3_wrdata_mask[3], main_v7ddrphy_dfi_p2_wrdata_mask[7], main_v7ddrphy_dfi_p2_wrdata_mask[3], main_v7ddrphy_dfi_p1_wrdata_mask[7], main_v7ddrphy_dfi_p1_wrdata_mask[3], main_v7ddrphy_dfi_p0_wrdata_mask[7], main_v7ddrphy_dfi_p0_wrdata_mask[3]}, main_v7ddrphy_bitslip3_r1[15:8]};
    main_v7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline0 <= main_v7ddrphy_dq_oe_delay_tappeddelayline;
    main_v7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1 <= main_v7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline0;
    if ((main_v7ddrphy_dly_sel_storage[0] & main_v7ddrphy_wdly_dq_bitslip_re)) begin
        main_v7ddrphy_bitslip0_value2 <= (main_v7ddrphy_bitslip0_value2 + 1'd1);
    end
    if (((main_v7ddrphy_dly_sel_storage[0] & main_v7ddrphy_wdly_dq_bitslip_rst_re) | main_v7ddrphy_rst_storage)) begin
        main_v7ddrphy_bitslip0_value2 <= 3'd7;
    end
    main_v7ddrphy_bitslip0_r2 <= {{main_v7ddrphy_dfi_p3_wrdata[32], main_v7ddrphy_dfi_p3_wrdata[0], main_v7ddrphy_dfi_p2_wrdata[32], main_v7ddrphy_dfi_p2_wrdata[0], main_v7ddrphy_dfi_p1_wrdata[32], main_v7ddrphy_dfi_p1_wrdata[0], main_v7ddrphy_dfi_p0_wrdata[32], main_v7ddrphy_dfi_p0_wrdata[0]}, main_v7ddrphy_bitslip0_r2[15:8]};
    if ((main_v7ddrphy_dly_sel_storage[0] & main_v7ddrphy_rdly_dq_bitslip_re)) begin
        main_v7ddrphy_bitslip0_value3 <= (main_v7ddrphy_bitslip0_value3 + 1'd1);
    end
    if (((main_v7ddrphy_dly_sel_storage[0] & main_v7ddrphy_rdly_dq_bitslip_rst_re) | main_v7ddrphy_rst_storage)) begin
        main_v7ddrphy_bitslip0_value3 <= 3'd7;
    end
    main_v7ddrphy_bitslip0_r3 <= {main_v7ddrphy_bitslip03, main_v7ddrphy_bitslip0_r3[15:8]};
    if ((main_v7ddrphy_dly_sel_storage[0] & main_v7ddrphy_wdly_dq_bitslip_re)) begin
        main_v7ddrphy_bitslip1_value2 <= (main_v7ddrphy_bitslip1_value2 + 1'd1);
    end
    if (((main_v7ddrphy_dly_sel_storage[0] & main_v7ddrphy_wdly_dq_bitslip_rst_re) | main_v7ddrphy_rst_storage)) begin
        main_v7ddrphy_bitslip1_value2 <= 3'd7;
    end
    main_v7ddrphy_bitslip1_r2 <= {{main_v7ddrphy_dfi_p3_wrdata[33], main_v7ddrphy_dfi_p3_wrdata[1], main_v7ddrphy_dfi_p2_wrdata[33], main_v7ddrphy_dfi_p2_wrdata[1], main_v7ddrphy_dfi_p1_wrdata[33], main_v7ddrphy_dfi_p1_wrdata[1], main_v7ddrphy_dfi_p0_wrdata[33], main_v7ddrphy_dfi_p0_wrdata[1]}, main_v7ddrphy_bitslip1_r2[15:8]};
    if ((main_v7ddrphy_dly_sel_storage[0] & main_v7ddrphy_rdly_dq_bitslip_re)) begin
        main_v7ddrphy_bitslip1_value3 <= (main_v7ddrphy_bitslip1_value3 + 1'd1);
    end
    if (((main_v7ddrphy_dly_sel_storage[0] & main_v7ddrphy_rdly_dq_bitslip_rst_re) | main_v7ddrphy_rst_storage)) begin
        main_v7ddrphy_bitslip1_value3 <= 3'd7;
    end
    main_v7ddrphy_bitslip1_r3 <= {main_v7ddrphy_bitslip13, main_v7ddrphy_bitslip1_r3[15:8]};
    if ((main_v7ddrphy_dly_sel_storage[0] & main_v7ddrphy_wdly_dq_bitslip_re)) begin
        main_v7ddrphy_bitslip2_value2 <= (main_v7ddrphy_bitslip2_value2 + 1'd1);
    end
    if (((main_v7ddrphy_dly_sel_storage[0] & main_v7ddrphy_wdly_dq_bitslip_rst_re) | main_v7ddrphy_rst_storage)) begin
        main_v7ddrphy_bitslip2_value2 <= 3'd7;
    end
    main_v7ddrphy_bitslip2_r2 <= {{main_v7ddrphy_dfi_p3_wrdata[34], main_v7ddrphy_dfi_p3_wrdata[2], main_v7ddrphy_dfi_p2_wrdata[34], main_v7ddrphy_dfi_p2_wrdata[2], main_v7ddrphy_dfi_p1_wrdata[34], main_v7ddrphy_dfi_p1_wrdata[2], main_v7ddrphy_dfi_p0_wrdata[34], main_v7ddrphy_dfi_p0_wrdata[2]}, main_v7ddrphy_bitslip2_r2[15:8]};
    if ((main_v7ddrphy_dly_sel_storage[0] & main_v7ddrphy_rdly_dq_bitslip_re)) begin
        main_v7ddrphy_bitslip2_value3 <= (main_v7ddrphy_bitslip2_value3 + 1'd1);
    end
    if (((main_v7ddrphy_dly_sel_storage[0] & main_v7ddrphy_rdly_dq_bitslip_rst_re) | main_v7ddrphy_rst_storage)) begin
        main_v7ddrphy_bitslip2_value3 <= 3'd7;
    end
    main_v7ddrphy_bitslip2_r3 <= {main_v7ddrphy_bitslip23, main_v7ddrphy_bitslip2_r3[15:8]};
    if ((main_v7ddrphy_dly_sel_storage[0] & main_v7ddrphy_wdly_dq_bitslip_re)) begin
        main_v7ddrphy_bitslip3_value2 <= (main_v7ddrphy_bitslip3_value2 + 1'd1);
    end
    if (((main_v7ddrphy_dly_sel_storage[0] & main_v7ddrphy_wdly_dq_bitslip_rst_re) | main_v7ddrphy_rst_storage)) begin
        main_v7ddrphy_bitslip3_value2 <= 3'd7;
    end
    main_v7ddrphy_bitslip3_r2 <= {{main_v7ddrphy_dfi_p3_wrdata[35], main_v7ddrphy_dfi_p3_wrdata[3], main_v7ddrphy_dfi_p2_wrdata[35], main_v7ddrphy_dfi_p2_wrdata[3], main_v7ddrphy_dfi_p1_wrdata[35], main_v7ddrphy_dfi_p1_wrdata[3], main_v7ddrphy_dfi_p0_wrdata[35], main_v7ddrphy_dfi_p0_wrdata[3]}, main_v7ddrphy_bitslip3_r2[15:8]};
    if ((main_v7ddrphy_dly_sel_storage[0] & main_v7ddrphy_rdly_dq_bitslip_re)) begin
        main_v7ddrphy_bitslip3_value3 <= (main_v7ddrphy_bitslip3_value3 + 1'd1);
    end
    if (((main_v7ddrphy_dly_sel_storage[0] & main_v7ddrphy_rdly_dq_bitslip_rst_re) | main_v7ddrphy_rst_storage)) begin
        main_v7ddrphy_bitslip3_value3 <= 3'd7;
    end
    main_v7ddrphy_bitslip3_r3 <= {main_v7ddrphy_bitslip33, main_v7ddrphy_bitslip3_r3[15:8]};
    if ((main_v7ddrphy_dly_sel_storage[0] & main_v7ddrphy_wdly_dq_bitslip_re)) begin
        main_v7ddrphy_bitslip4_value0 <= (main_v7ddrphy_bitslip4_value0 + 1'd1);
    end
    if (((main_v7ddrphy_dly_sel_storage[0] & main_v7ddrphy_wdly_dq_bitslip_rst_re) | main_v7ddrphy_rst_storage)) begin
        main_v7ddrphy_bitslip4_value0 <= 3'd7;
    end
    main_v7ddrphy_bitslip4_r0 <= {{main_v7ddrphy_dfi_p3_wrdata[36], main_v7ddrphy_dfi_p3_wrdata[4], main_v7ddrphy_dfi_p2_wrdata[36], main_v7ddrphy_dfi_p2_wrdata[4], main_v7ddrphy_dfi_p1_wrdata[36], main_v7ddrphy_dfi_p1_wrdata[4], main_v7ddrphy_dfi_p0_wrdata[36], main_v7ddrphy_dfi_p0_wrdata[4]}, main_v7ddrphy_bitslip4_r0[15:8]};
    if ((main_v7ddrphy_dly_sel_storage[0] & main_v7ddrphy_rdly_dq_bitslip_re)) begin
        main_v7ddrphy_bitslip4_value1 <= (main_v7ddrphy_bitslip4_value1 + 1'd1);
    end
    if (((main_v7ddrphy_dly_sel_storage[0] & main_v7ddrphy_rdly_dq_bitslip_rst_re) | main_v7ddrphy_rst_storage)) begin
        main_v7ddrphy_bitslip4_value1 <= 3'd7;
    end
    main_v7ddrphy_bitslip4_r1 <= {main_v7ddrphy_bitslip41, main_v7ddrphy_bitslip4_r1[15:8]};
    if ((main_v7ddrphy_dly_sel_storage[0] & main_v7ddrphy_wdly_dq_bitslip_re)) begin
        main_v7ddrphy_bitslip5_value0 <= (main_v7ddrphy_bitslip5_value0 + 1'd1);
    end
    if (((main_v7ddrphy_dly_sel_storage[0] & main_v7ddrphy_wdly_dq_bitslip_rst_re) | main_v7ddrphy_rst_storage)) begin
        main_v7ddrphy_bitslip5_value0 <= 3'd7;
    end
    main_v7ddrphy_bitslip5_r0 <= {{main_v7ddrphy_dfi_p3_wrdata[37], main_v7ddrphy_dfi_p3_wrdata[5], main_v7ddrphy_dfi_p2_wrdata[37], main_v7ddrphy_dfi_p2_wrdata[5], main_v7ddrphy_dfi_p1_wrdata[37], main_v7ddrphy_dfi_p1_wrdata[5], main_v7ddrphy_dfi_p0_wrdata[37], main_v7ddrphy_dfi_p0_wrdata[5]}, main_v7ddrphy_bitslip5_r0[15:8]};
    if ((main_v7ddrphy_dly_sel_storage[0] & main_v7ddrphy_rdly_dq_bitslip_re)) begin
        main_v7ddrphy_bitslip5_value1 <= (main_v7ddrphy_bitslip5_value1 + 1'd1);
    end
    if (((main_v7ddrphy_dly_sel_storage[0] & main_v7ddrphy_rdly_dq_bitslip_rst_re) | main_v7ddrphy_rst_storage)) begin
        main_v7ddrphy_bitslip5_value1 <= 3'd7;
    end
    main_v7ddrphy_bitslip5_r1 <= {main_v7ddrphy_bitslip51, main_v7ddrphy_bitslip5_r1[15:8]};
    if ((main_v7ddrphy_dly_sel_storage[0] & main_v7ddrphy_wdly_dq_bitslip_re)) begin
        main_v7ddrphy_bitslip6_value0 <= (main_v7ddrphy_bitslip6_value0 + 1'd1);
    end
    if (((main_v7ddrphy_dly_sel_storage[0] & main_v7ddrphy_wdly_dq_bitslip_rst_re) | main_v7ddrphy_rst_storage)) begin
        main_v7ddrphy_bitslip6_value0 <= 3'd7;
    end
    main_v7ddrphy_bitslip6_r0 <= {{main_v7ddrphy_dfi_p3_wrdata[38], main_v7ddrphy_dfi_p3_wrdata[6], main_v7ddrphy_dfi_p2_wrdata[38], main_v7ddrphy_dfi_p2_wrdata[6], main_v7ddrphy_dfi_p1_wrdata[38], main_v7ddrphy_dfi_p1_wrdata[6], main_v7ddrphy_dfi_p0_wrdata[38], main_v7ddrphy_dfi_p0_wrdata[6]}, main_v7ddrphy_bitslip6_r0[15:8]};
    if ((main_v7ddrphy_dly_sel_storage[0] & main_v7ddrphy_rdly_dq_bitslip_re)) begin
        main_v7ddrphy_bitslip6_value1 <= (main_v7ddrphy_bitslip6_value1 + 1'd1);
    end
    if (((main_v7ddrphy_dly_sel_storage[0] & main_v7ddrphy_rdly_dq_bitslip_rst_re) | main_v7ddrphy_rst_storage)) begin
        main_v7ddrphy_bitslip6_value1 <= 3'd7;
    end
    main_v7ddrphy_bitslip6_r1 <= {main_v7ddrphy_bitslip61, main_v7ddrphy_bitslip6_r1[15:8]};
    if ((main_v7ddrphy_dly_sel_storage[0] & main_v7ddrphy_wdly_dq_bitslip_re)) begin
        main_v7ddrphy_bitslip7_value0 <= (main_v7ddrphy_bitslip7_value0 + 1'd1);
    end
    if (((main_v7ddrphy_dly_sel_storage[0] & main_v7ddrphy_wdly_dq_bitslip_rst_re) | main_v7ddrphy_rst_storage)) begin
        main_v7ddrphy_bitslip7_value0 <= 3'd7;
    end
    main_v7ddrphy_bitslip7_r0 <= {{main_v7ddrphy_dfi_p3_wrdata[39], main_v7ddrphy_dfi_p3_wrdata[7], main_v7ddrphy_dfi_p2_wrdata[39], main_v7ddrphy_dfi_p2_wrdata[7], main_v7ddrphy_dfi_p1_wrdata[39], main_v7ddrphy_dfi_p1_wrdata[7], main_v7ddrphy_dfi_p0_wrdata[39], main_v7ddrphy_dfi_p0_wrdata[7]}, main_v7ddrphy_bitslip7_r0[15:8]};
    if ((main_v7ddrphy_dly_sel_storage[0] & main_v7ddrphy_rdly_dq_bitslip_re)) begin
        main_v7ddrphy_bitslip7_value1 <= (main_v7ddrphy_bitslip7_value1 + 1'd1);
    end
    if (((main_v7ddrphy_dly_sel_storage[0] & main_v7ddrphy_rdly_dq_bitslip_rst_re) | main_v7ddrphy_rst_storage)) begin
        main_v7ddrphy_bitslip7_value1 <= 3'd7;
    end
    main_v7ddrphy_bitslip7_r1 <= {main_v7ddrphy_bitslip71, main_v7ddrphy_bitslip7_r1[15:8]};
    if ((main_v7ddrphy_dly_sel_storage[1] & main_v7ddrphy_wdly_dq_bitslip_re)) begin
        main_v7ddrphy_bitslip8_value0 <= (main_v7ddrphy_bitslip8_value0 + 1'd1);
    end
    if (((main_v7ddrphy_dly_sel_storage[1] & main_v7ddrphy_wdly_dq_bitslip_rst_re) | main_v7ddrphy_rst_storage)) begin
        main_v7ddrphy_bitslip8_value0 <= 3'd7;
    end
    main_v7ddrphy_bitslip8_r0 <= {{main_v7ddrphy_dfi_p3_wrdata[40], main_v7ddrphy_dfi_p3_wrdata[8], main_v7ddrphy_dfi_p2_wrdata[40], main_v7ddrphy_dfi_p2_wrdata[8], main_v7ddrphy_dfi_p1_wrdata[40], main_v7ddrphy_dfi_p1_wrdata[8], main_v7ddrphy_dfi_p0_wrdata[40], main_v7ddrphy_dfi_p0_wrdata[8]}, main_v7ddrphy_bitslip8_r0[15:8]};
    if ((main_v7ddrphy_dly_sel_storage[1] & main_v7ddrphy_rdly_dq_bitslip_re)) begin
        main_v7ddrphy_bitslip8_value1 <= (main_v7ddrphy_bitslip8_value1 + 1'd1);
    end
    if (((main_v7ddrphy_dly_sel_storage[1] & main_v7ddrphy_rdly_dq_bitslip_rst_re) | main_v7ddrphy_rst_storage)) begin
        main_v7ddrphy_bitslip8_value1 <= 3'd7;
    end
    main_v7ddrphy_bitslip8_r1 <= {main_v7ddrphy_bitslip81, main_v7ddrphy_bitslip8_r1[15:8]};
    if ((main_v7ddrphy_dly_sel_storage[1] & main_v7ddrphy_wdly_dq_bitslip_re)) begin
        main_v7ddrphy_bitslip9_value0 <= (main_v7ddrphy_bitslip9_value0 + 1'd1);
    end
    if (((main_v7ddrphy_dly_sel_storage[1] & main_v7ddrphy_wdly_dq_bitslip_rst_re) | main_v7ddrphy_rst_storage)) begin
        main_v7ddrphy_bitslip9_value0 <= 3'd7;
    end
    main_v7ddrphy_bitslip9_r0 <= {{main_v7ddrphy_dfi_p3_wrdata[41], main_v7ddrphy_dfi_p3_wrdata[9], main_v7ddrphy_dfi_p2_wrdata[41], main_v7ddrphy_dfi_p2_wrdata[9], main_v7ddrphy_dfi_p1_wrdata[41], main_v7ddrphy_dfi_p1_wrdata[9], main_v7ddrphy_dfi_p0_wrdata[41], main_v7ddrphy_dfi_p0_wrdata[9]}, main_v7ddrphy_bitslip9_r0[15:8]};
    if ((main_v7ddrphy_dly_sel_storage[1] & main_v7ddrphy_rdly_dq_bitslip_re)) begin
        main_v7ddrphy_bitslip9_value1 <= (main_v7ddrphy_bitslip9_value1 + 1'd1);
    end
    if (((main_v7ddrphy_dly_sel_storage[1] & main_v7ddrphy_rdly_dq_bitslip_rst_re) | main_v7ddrphy_rst_storage)) begin
        main_v7ddrphy_bitslip9_value1 <= 3'd7;
    end
    main_v7ddrphy_bitslip9_r1 <= {main_v7ddrphy_bitslip91, main_v7ddrphy_bitslip9_r1[15:8]};
    if ((main_v7ddrphy_dly_sel_storage[1] & main_v7ddrphy_wdly_dq_bitslip_re)) begin
        main_v7ddrphy_bitslip10_value0 <= (main_v7ddrphy_bitslip10_value0 + 1'd1);
    end
    if (((main_v7ddrphy_dly_sel_storage[1] & main_v7ddrphy_wdly_dq_bitslip_rst_re) | main_v7ddrphy_rst_storage)) begin
        main_v7ddrphy_bitslip10_value0 <= 3'd7;
    end
    main_v7ddrphy_bitslip10_r0 <= {{main_v7ddrphy_dfi_p3_wrdata[42], main_v7ddrphy_dfi_p3_wrdata[10], main_v7ddrphy_dfi_p2_wrdata[42], main_v7ddrphy_dfi_p2_wrdata[10], main_v7ddrphy_dfi_p1_wrdata[42], main_v7ddrphy_dfi_p1_wrdata[10], main_v7ddrphy_dfi_p0_wrdata[42], main_v7ddrphy_dfi_p0_wrdata[10]}, main_v7ddrphy_bitslip10_r0[15:8]};
    if ((main_v7ddrphy_dly_sel_storage[1] & main_v7ddrphy_rdly_dq_bitslip_re)) begin
        main_v7ddrphy_bitslip10_value1 <= (main_v7ddrphy_bitslip10_value1 + 1'd1);
    end
    if (((main_v7ddrphy_dly_sel_storage[1] & main_v7ddrphy_rdly_dq_bitslip_rst_re) | main_v7ddrphy_rst_storage)) begin
        main_v7ddrphy_bitslip10_value1 <= 3'd7;
    end
    main_v7ddrphy_bitslip10_r1 <= {main_v7ddrphy_bitslip101, main_v7ddrphy_bitslip10_r1[15:8]};
    if ((main_v7ddrphy_dly_sel_storage[1] & main_v7ddrphy_wdly_dq_bitslip_re)) begin
        main_v7ddrphy_bitslip11_value0 <= (main_v7ddrphy_bitslip11_value0 + 1'd1);
    end
    if (((main_v7ddrphy_dly_sel_storage[1] & main_v7ddrphy_wdly_dq_bitslip_rst_re) | main_v7ddrphy_rst_storage)) begin
        main_v7ddrphy_bitslip11_value0 <= 3'd7;
    end
    main_v7ddrphy_bitslip11_r0 <= {{main_v7ddrphy_dfi_p3_wrdata[43], main_v7ddrphy_dfi_p3_wrdata[11], main_v7ddrphy_dfi_p2_wrdata[43], main_v7ddrphy_dfi_p2_wrdata[11], main_v7ddrphy_dfi_p1_wrdata[43], main_v7ddrphy_dfi_p1_wrdata[11], main_v7ddrphy_dfi_p0_wrdata[43], main_v7ddrphy_dfi_p0_wrdata[11]}, main_v7ddrphy_bitslip11_r0[15:8]};
    if ((main_v7ddrphy_dly_sel_storage[1] & main_v7ddrphy_rdly_dq_bitslip_re)) begin
        main_v7ddrphy_bitslip11_value1 <= (main_v7ddrphy_bitslip11_value1 + 1'd1);
    end
    if (((main_v7ddrphy_dly_sel_storage[1] & main_v7ddrphy_rdly_dq_bitslip_rst_re) | main_v7ddrphy_rst_storage)) begin
        main_v7ddrphy_bitslip11_value1 <= 3'd7;
    end
    main_v7ddrphy_bitslip11_r1 <= {main_v7ddrphy_bitslip111, main_v7ddrphy_bitslip11_r1[15:8]};
    if ((main_v7ddrphy_dly_sel_storage[1] & main_v7ddrphy_wdly_dq_bitslip_re)) begin
        main_v7ddrphy_bitslip12_value0 <= (main_v7ddrphy_bitslip12_value0 + 1'd1);
    end
    if (((main_v7ddrphy_dly_sel_storage[1] & main_v7ddrphy_wdly_dq_bitslip_rst_re) | main_v7ddrphy_rst_storage)) begin
        main_v7ddrphy_bitslip12_value0 <= 3'd7;
    end
    main_v7ddrphy_bitslip12_r0 <= {{main_v7ddrphy_dfi_p3_wrdata[44], main_v7ddrphy_dfi_p3_wrdata[12], main_v7ddrphy_dfi_p2_wrdata[44], main_v7ddrphy_dfi_p2_wrdata[12], main_v7ddrphy_dfi_p1_wrdata[44], main_v7ddrphy_dfi_p1_wrdata[12], main_v7ddrphy_dfi_p0_wrdata[44], main_v7ddrphy_dfi_p0_wrdata[12]}, main_v7ddrphy_bitslip12_r0[15:8]};
    if ((main_v7ddrphy_dly_sel_storage[1] & main_v7ddrphy_rdly_dq_bitslip_re)) begin
        main_v7ddrphy_bitslip12_value1 <= (main_v7ddrphy_bitslip12_value1 + 1'd1);
    end
    if (((main_v7ddrphy_dly_sel_storage[1] & main_v7ddrphy_rdly_dq_bitslip_rst_re) | main_v7ddrphy_rst_storage)) begin
        main_v7ddrphy_bitslip12_value1 <= 3'd7;
    end
    main_v7ddrphy_bitslip12_r1 <= {main_v7ddrphy_bitslip121, main_v7ddrphy_bitslip12_r1[15:8]};
    if ((main_v7ddrphy_dly_sel_storage[1] & main_v7ddrphy_wdly_dq_bitslip_re)) begin
        main_v7ddrphy_bitslip13_value0 <= (main_v7ddrphy_bitslip13_value0 + 1'd1);
    end
    if (((main_v7ddrphy_dly_sel_storage[1] & main_v7ddrphy_wdly_dq_bitslip_rst_re) | main_v7ddrphy_rst_storage)) begin
        main_v7ddrphy_bitslip13_value0 <= 3'd7;
    end
    main_v7ddrphy_bitslip13_r0 <= {{main_v7ddrphy_dfi_p3_wrdata[45], main_v7ddrphy_dfi_p3_wrdata[13], main_v7ddrphy_dfi_p2_wrdata[45], main_v7ddrphy_dfi_p2_wrdata[13], main_v7ddrphy_dfi_p1_wrdata[45], main_v7ddrphy_dfi_p1_wrdata[13], main_v7ddrphy_dfi_p0_wrdata[45], main_v7ddrphy_dfi_p0_wrdata[13]}, main_v7ddrphy_bitslip13_r0[15:8]};
    if ((main_v7ddrphy_dly_sel_storage[1] & main_v7ddrphy_rdly_dq_bitslip_re)) begin
        main_v7ddrphy_bitslip13_value1 <= (main_v7ddrphy_bitslip13_value1 + 1'd1);
    end
    if (((main_v7ddrphy_dly_sel_storage[1] & main_v7ddrphy_rdly_dq_bitslip_rst_re) | main_v7ddrphy_rst_storage)) begin
        main_v7ddrphy_bitslip13_value1 <= 3'd7;
    end
    main_v7ddrphy_bitslip13_r1 <= {main_v7ddrphy_bitslip131, main_v7ddrphy_bitslip13_r1[15:8]};
    if ((main_v7ddrphy_dly_sel_storage[1] & main_v7ddrphy_wdly_dq_bitslip_re)) begin
        main_v7ddrphy_bitslip14_value0 <= (main_v7ddrphy_bitslip14_value0 + 1'd1);
    end
    if (((main_v7ddrphy_dly_sel_storage[1] & main_v7ddrphy_wdly_dq_bitslip_rst_re) | main_v7ddrphy_rst_storage)) begin
        main_v7ddrphy_bitslip14_value0 <= 3'd7;
    end
    main_v7ddrphy_bitslip14_r0 <= {{main_v7ddrphy_dfi_p3_wrdata[46], main_v7ddrphy_dfi_p3_wrdata[14], main_v7ddrphy_dfi_p2_wrdata[46], main_v7ddrphy_dfi_p2_wrdata[14], main_v7ddrphy_dfi_p1_wrdata[46], main_v7ddrphy_dfi_p1_wrdata[14], main_v7ddrphy_dfi_p0_wrdata[46], main_v7ddrphy_dfi_p0_wrdata[14]}, main_v7ddrphy_bitslip14_r0[15:8]};
    if ((main_v7ddrphy_dly_sel_storage[1] & main_v7ddrphy_rdly_dq_bitslip_re)) begin
        main_v7ddrphy_bitslip14_value1 <= (main_v7ddrphy_bitslip14_value1 + 1'd1);
    end
    if (((main_v7ddrphy_dly_sel_storage[1] & main_v7ddrphy_rdly_dq_bitslip_rst_re) | main_v7ddrphy_rst_storage)) begin
        main_v7ddrphy_bitslip14_value1 <= 3'd7;
    end
    main_v7ddrphy_bitslip14_r1 <= {main_v7ddrphy_bitslip141, main_v7ddrphy_bitslip14_r1[15:8]};
    if ((main_v7ddrphy_dly_sel_storage[1] & main_v7ddrphy_wdly_dq_bitslip_re)) begin
        main_v7ddrphy_bitslip15_value0 <= (main_v7ddrphy_bitslip15_value0 + 1'd1);
    end
    if (((main_v7ddrphy_dly_sel_storage[1] & main_v7ddrphy_wdly_dq_bitslip_rst_re) | main_v7ddrphy_rst_storage)) begin
        main_v7ddrphy_bitslip15_value0 <= 3'd7;
    end
    main_v7ddrphy_bitslip15_r0 <= {{main_v7ddrphy_dfi_p3_wrdata[47], main_v7ddrphy_dfi_p3_wrdata[15], main_v7ddrphy_dfi_p2_wrdata[47], main_v7ddrphy_dfi_p2_wrdata[15], main_v7ddrphy_dfi_p1_wrdata[47], main_v7ddrphy_dfi_p1_wrdata[15], main_v7ddrphy_dfi_p0_wrdata[47], main_v7ddrphy_dfi_p0_wrdata[15]}, main_v7ddrphy_bitslip15_r0[15:8]};
    if ((main_v7ddrphy_dly_sel_storage[1] & main_v7ddrphy_rdly_dq_bitslip_re)) begin
        main_v7ddrphy_bitslip15_value1 <= (main_v7ddrphy_bitslip15_value1 + 1'd1);
    end
    if (((main_v7ddrphy_dly_sel_storage[1] & main_v7ddrphy_rdly_dq_bitslip_rst_re) | main_v7ddrphy_rst_storage)) begin
        main_v7ddrphy_bitslip15_value1 <= 3'd7;
    end
    main_v7ddrphy_bitslip15_r1 <= {main_v7ddrphy_bitslip151, main_v7ddrphy_bitslip15_r1[15:8]};
    if ((main_v7ddrphy_dly_sel_storage[2] & main_v7ddrphy_wdly_dq_bitslip_re)) begin
        main_v7ddrphy_bitslip16_value0 <= (main_v7ddrphy_bitslip16_value0 + 1'd1);
    end
    if (((main_v7ddrphy_dly_sel_storage[2] & main_v7ddrphy_wdly_dq_bitslip_rst_re) | main_v7ddrphy_rst_storage)) begin
        main_v7ddrphy_bitslip16_value0 <= 3'd7;
    end
    main_v7ddrphy_bitslip16_r0 <= {{main_v7ddrphy_dfi_p3_wrdata[48], main_v7ddrphy_dfi_p3_wrdata[16], main_v7ddrphy_dfi_p2_wrdata[48], main_v7ddrphy_dfi_p2_wrdata[16], main_v7ddrphy_dfi_p1_wrdata[48], main_v7ddrphy_dfi_p1_wrdata[16], main_v7ddrphy_dfi_p0_wrdata[48], main_v7ddrphy_dfi_p0_wrdata[16]}, main_v7ddrphy_bitslip16_r0[15:8]};
    if ((main_v7ddrphy_dly_sel_storage[2] & main_v7ddrphy_rdly_dq_bitslip_re)) begin
        main_v7ddrphy_bitslip16_value1 <= (main_v7ddrphy_bitslip16_value1 + 1'd1);
    end
    if (((main_v7ddrphy_dly_sel_storage[2] & main_v7ddrphy_rdly_dq_bitslip_rst_re) | main_v7ddrphy_rst_storage)) begin
        main_v7ddrphy_bitslip16_value1 <= 3'd7;
    end
    main_v7ddrphy_bitslip16_r1 <= {main_v7ddrphy_bitslip161, main_v7ddrphy_bitslip16_r1[15:8]};
    if ((main_v7ddrphy_dly_sel_storage[2] & main_v7ddrphy_wdly_dq_bitslip_re)) begin
        main_v7ddrphy_bitslip17_value0 <= (main_v7ddrphy_bitslip17_value0 + 1'd1);
    end
    if (((main_v7ddrphy_dly_sel_storage[2] & main_v7ddrphy_wdly_dq_bitslip_rst_re) | main_v7ddrphy_rst_storage)) begin
        main_v7ddrphy_bitslip17_value0 <= 3'd7;
    end
    main_v7ddrphy_bitslip17_r0 <= {{main_v7ddrphy_dfi_p3_wrdata[49], main_v7ddrphy_dfi_p3_wrdata[17], main_v7ddrphy_dfi_p2_wrdata[49], main_v7ddrphy_dfi_p2_wrdata[17], main_v7ddrphy_dfi_p1_wrdata[49], main_v7ddrphy_dfi_p1_wrdata[17], main_v7ddrphy_dfi_p0_wrdata[49], main_v7ddrphy_dfi_p0_wrdata[17]}, main_v7ddrphy_bitslip17_r0[15:8]};
    if ((main_v7ddrphy_dly_sel_storage[2] & main_v7ddrphy_rdly_dq_bitslip_re)) begin
        main_v7ddrphy_bitslip17_value1 <= (main_v7ddrphy_bitslip17_value1 + 1'd1);
    end
    if (((main_v7ddrphy_dly_sel_storage[2] & main_v7ddrphy_rdly_dq_bitslip_rst_re) | main_v7ddrphy_rst_storage)) begin
        main_v7ddrphy_bitslip17_value1 <= 3'd7;
    end
    main_v7ddrphy_bitslip17_r1 <= {main_v7ddrphy_bitslip171, main_v7ddrphy_bitslip17_r1[15:8]};
    if ((main_v7ddrphy_dly_sel_storage[2] & main_v7ddrphy_wdly_dq_bitslip_re)) begin
        main_v7ddrphy_bitslip18_value0 <= (main_v7ddrphy_bitslip18_value0 + 1'd1);
    end
    if (((main_v7ddrphy_dly_sel_storage[2] & main_v7ddrphy_wdly_dq_bitslip_rst_re) | main_v7ddrphy_rst_storage)) begin
        main_v7ddrphy_bitslip18_value0 <= 3'd7;
    end
    main_v7ddrphy_bitslip18_r0 <= {{main_v7ddrphy_dfi_p3_wrdata[50], main_v7ddrphy_dfi_p3_wrdata[18], main_v7ddrphy_dfi_p2_wrdata[50], main_v7ddrphy_dfi_p2_wrdata[18], main_v7ddrphy_dfi_p1_wrdata[50], main_v7ddrphy_dfi_p1_wrdata[18], main_v7ddrphy_dfi_p0_wrdata[50], main_v7ddrphy_dfi_p0_wrdata[18]}, main_v7ddrphy_bitslip18_r0[15:8]};
    if ((main_v7ddrphy_dly_sel_storage[2] & main_v7ddrphy_rdly_dq_bitslip_re)) begin
        main_v7ddrphy_bitslip18_value1 <= (main_v7ddrphy_bitslip18_value1 + 1'd1);
    end
    if (((main_v7ddrphy_dly_sel_storage[2] & main_v7ddrphy_rdly_dq_bitslip_rst_re) | main_v7ddrphy_rst_storage)) begin
        main_v7ddrphy_bitslip18_value1 <= 3'd7;
    end
    main_v7ddrphy_bitslip18_r1 <= {main_v7ddrphy_bitslip181, main_v7ddrphy_bitslip18_r1[15:8]};
    if ((main_v7ddrphy_dly_sel_storage[2] & main_v7ddrphy_wdly_dq_bitslip_re)) begin
        main_v7ddrphy_bitslip19_value0 <= (main_v7ddrphy_bitslip19_value0 + 1'd1);
    end
    if (((main_v7ddrphy_dly_sel_storage[2] & main_v7ddrphy_wdly_dq_bitslip_rst_re) | main_v7ddrphy_rst_storage)) begin
        main_v7ddrphy_bitslip19_value0 <= 3'd7;
    end
    main_v7ddrphy_bitslip19_r0 <= {{main_v7ddrphy_dfi_p3_wrdata[51], main_v7ddrphy_dfi_p3_wrdata[19], main_v7ddrphy_dfi_p2_wrdata[51], main_v7ddrphy_dfi_p2_wrdata[19], main_v7ddrphy_dfi_p1_wrdata[51], main_v7ddrphy_dfi_p1_wrdata[19], main_v7ddrphy_dfi_p0_wrdata[51], main_v7ddrphy_dfi_p0_wrdata[19]}, main_v7ddrphy_bitslip19_r0[15:8]};
    if ((main_v7ddrphy_dly_sel_storage[2] & main_v7ddrphy_rdly_dq_bitslip_re)) begin
        main_v7ddrphy_bitslip19_value1 <= (main_v7ddrphy_bitslip19_value1 + 1'd1);
    end
    if (((main_v7ddrphy_dly_sel_storage[2] & main_v7ddrphy_rdly_dq_bitslip_rst_re) | main_v7ddrphy_rst_storage)) begin
        main_v7ddrphy_bitslip19_value1 <= 3'd7;
    end
    main_v7ddrphy_bitslip19_r1 <= {main_v7ddrphy_bitslip191, main_v7ddrphy_bitslip19_r1[15:8]};
    if ((main_v7ddrphy_dly_sel_storage[2] & main_v7ddrphy_wdly_dq_bitslip_re)) begin
        main_v7ddrphy_bitslip20_value0 <= (main_v7ddrphy_bitslip20_value0 + 1'd1);
    end
    if (((main_v7ddrphy_dly_sel_storage[2] & main_v7ddrphy_wdly_dq_bitslip_rst_re) | main_v7ddrphy_rst_storage)) begin
        main_v7ddrphy_bitslip20_value0 <= 3'd7;
    end
    main_v7ddrphy_bitslip20_r0 <= {{main_v7ddrphy_dfi_p3_wrdata[52], main_v7ddrphy_dfi_p3_wrdata[20], main_v7ddrphy_dfi_p2_wrdata[52], main_v7ddrphy_dfi_p2_wrdata[20], main_v7ddrphy_dfi_p1_wrdata[52], main_v7ddrphy_dfi_p1_wrdata[20], main_v7ddrphy_dfi_p0_wrdata[52], main_v7ddrphy_dfi_p0_wrdata[20]}, main_v7ddrphy_bitslip20_r0[15:8]};
    if ((main_v7ddrphy_dly_sel_storage[2] & main_v7ddrphy_rdly_dq_bitslip_re)) begin
        main_v7ddrphy_bitslip20_value1 <= (main_v7ddrphy_bitslip20_value1 + 1'd1);
    end
    if (((main_v7ddrphy_dly_sel_storage[2] & main_v7ddrphy_rdly_dq_bitslip_rst_re) | main_v7ddrphy_rst_storage)) begin
        main_v7ddrphy_bitslip20_value1 <= 3'd7;
    end
    main_v7ddrphy_bitslip20_r1 <= {main_v7ddrphy_bitslip201, main_v7ddrphy_bitslip20_r1[15:8]};
    if ((main_v7ddrphy_dly_sel_storage[2] & main_v7ddrphy_wdly_dq_bitslip_re)) begin
        main_v7ddrphy_bitslip21_value0 <= (main_v7ddrphy_bitslip21_value0 + 1'd1);
    end
    if (((main_v7ddrphy_dly_sel_storage[2] & main_v7ddrphy_wdly_dq_bitslip_rst_re) | main_v7ddrphy_rst_storage)) begin
        main_v7ddrphy_bitslip21_value0 <= 3'd7;
    end
    main_v7ddrphy_bitslip21_r0 <= {{main_v7ddrphy_dfi_p3_wrdata[53], main_v7ddrphy_dfi_p3_wrdata[21], main_v7ddrphy_dfi_p2_wrdata[53], main_v7ddrphy_dfi_p2_wrdata[21], main_v7ddrphy_dfi_p1_wrdata[53], main_v7ddrphy_dfi_p1_wrdata[21], main_v7ddrphy_dfi_p0_wrdata[53], main_v7ddrphy_dfi_p0_wrdata[21]}, main_v7ddrphy_bitslip21_r0[15:8]};
    if ((main_v7ddrphy_dly_sel_storage[2] & main_v7ddrphy_rdly_dq_bitslip_re)) begin
        main_v7ddrphy_bitslip21_value1 <= (main_v7ddrphy_bitslip21_value1 + 1'd1);
    end
    if (((main_v7ddrphy_dly_sel_storage[2] & main_v7ddrphy_rdly_dq_bitslip_rst_re) | main_v7ddrphy_rst_storage)) begin
        main_v7ddrphy_bitslip21_value1 <= 3'd7;
    end
    main_v7ddrphy_bitslip21_r1 <= {main_v7ddrphy_bitslip211, main_v7ddrphy_bitslip21_r1[15:8]};
    if ((main_v7ddrphy_dly_sel_storage[2] & main_v7ddrphy_wdly_dq_bitslip_re)) begin
        main_v7ddrphy_bitslip22_value0 <= (main_v7ddrphy_bitslip22_value0 + 1'd1);
    end
    if (((main_v7ddrphy_dly_sel_storage[2] & main_v7ddrphy_wdly_dq_bitslip_rst_re) | main_v7ddrphy_rst_storage)) begin
        main_v7ddrphy_bitslip22_value0 <= 3'd7;
    end
    main_v7ddrphy_bitslip22_r0 <= {{main_v7ddrphy_dfi_p3_wrdata[54], main_v7ddrphy_dfi_p3_wrdata[22], main_v7ddrphy_dfi_p2_wrdata[54], main_v7ddrphy_dfi_p2_wrdata[22], main_v7ddrphy_dfi_p1_wrdata[54], main_v7ddrphy_dfi_p1_wrdata[22], main_v7ddrphy_dfi_p0_wrdata[54], main_v7ddrphy_dfi_p0_wrdata[22]}, main_v7ddrphy_bitslip22_r0[15:8]};
    if ((main_v7ddrphy_dly_sel_storage[2] & main_v7ddrphy_rdly_dq_bitslip_re)) begin
        main_v7ddrphy_bitslip22_value1 <= (main_v7ddrphy_bitslip22_value1 + 1'd1);
    end
    if (((main_v7ddrphy_dly_sel_storage[2] & main_v7ddrphy_rdly_dq_bitslip_rst_re) | main_v7ddrphy_rst_storage)) begin
        main_v7ddrphy_bitslip22_value1 <= 3'd7;
    end
    main_v7ddrphy_bitslip22_r1 <= {main_v7ddrphy_bitslip221, main_v7ddrphy_bitslip22_r1[15:8]};
    if ((main_v7ddrphy_dly_sel_storage[2] & main_v7ddrphy_wdly_dq_bitslip_re)) begin
        main_v7ddrphy_bitslip23_value0 <= (main_v7ddrphy_bitslip23_value0 + 1'd1);
    end
    if (((main_v7ddrphy_dly_sel_storage[2] & main_v7ddrphy_wdly_dq_bitslip_rst_re) | main_v7ddrphy_rst_storage)) begin
        main_v7ddrphy_bitslip23_value0 <= 3'd7;
    end
    main_v7ddrphy_bitslip23_r0 <= {{main_v7ddrphy_dfi_p3_wrdata[55], main_v7ddrphy_dfi_p3_wrdata[23], main_v7ddrphy_dfi_p2_wrdata[55], main_v7ddrphy_dfi_p2_wrdata[23], main_v7ddrphy_dfi_p1_wrdata[55], main_v7ddrphy_dfi_p1_wrdata[23], main_v7ddrphy_dfi_p0_wrdata[55], main_v7ddrphy_dfi_p0_wrdata[23]}, main_v7ddrphy_bitslip23_r0[15:8]};
    if ((main_v7ddrphy_dly_sel_storage[2] & main_v7ddrphy_rdly_dq_bitslip_re)) begin
        main_v7ddrphy_bitslip23_value1 <= (main_v7ddrphy_bitslip23_value1 + 1'd1);
    end
    if (((main_v7ddrphy_dly_sel_storage[2] & main_v7ddrphy_rdly_dq_bitslip_rst_re) | main_v7ddrphy_rst_storage)) begin
        main_v7ddrphy_bitslip23_value1 <= 3'd7;
    end
    main_v7ddrphy_bitslip23_r1 <= {main_v7ddrphy_bitslip231, main_v7ddrphy_bitslip23_r1[15:8]};
    if ((main_v7ddrphy_dly_sel_storage[3] & main_v7ddrphy_wdly_dq_bitslip_re)) begin
        main_v7ddrphy_bitslip24_value0 <= (main_v7ddrphy_bitslip24_value0 + 1'd1);
    end
    if (((main_v7ddrphy_dly_sel_storage[3] & main_v7ddrphy_wdly_dq_bitslip_rst_re) | main_v7ddrphy_rst_storage)) begin
        main_v7ddrphy_bitslip24_value0 <= 3'd7;
    end
    main_v7ddrphy_bitslip24_r0 <= {{main_v7ddrphy_dfi_p3_wrdata[56], main_v7ddrphy_dfi_p3_wrdata[24], main_v7ddrphy_dfi_p2_wrdata[56], main_v7ddrphy_dfi_p2_wrdata[24], main_v7ddrphy_dfi_p1_wrdata[56], main_v7ddrphy_dfi_p1_wrdata[24], main_v7ddrphy_dfi_p0_wrdata[56], main_v7ddrphy_dfi_p0_wrdata[24]}, main_v7ddrphy_bitslip24_r0[15:8]};
    if ((main_v7ddrphy_dly_sel_storage[3] & main_v7ddrphy_rdly_dq_bitslip_re)) begin
        main_v7ddrphy_bitslip24_value1 <= (main_v7ddrphy_bitslip24_value1 + 1'd1);
    end
    if (((main_v7ddrphy_dly_sel_storage[3] & main_v7ddrphy_rdly_dq_bitslip_rst_re) | main_v7ddrphy_rst_storage)) begin
        main_v7ddrphy_bitslip24_value1 <= 3'd7;
    end
    main_v7ddrphy_bitslip24_r1 <= {main_v7ddrphy_bitslip241, main_v7ddrphy_bitslip24_r1[15:8]};
    if ((main_v7ddrphy_dly_sel_storage[3] & main_v7ddrphy_wdly_dq_bitslip_re)) begin
        main_v7ddrphy_bitslip25_value0 <= (main_v7ddrphy_bitslip25_value0 + 1'd1);
    end
    if (((main_v7ddrphy_dly_sel_storage[3] & main_v7ddrphy_wdly_dq_bitslip_rst_re) | main_v7ddrphy_rst_storage)) begin
        main_v7ddrphy_bitslip25_value0 <= 3'd7;
    end
    main_v7ddrphy_bitslip25_r0 <= {{main_v7ddrphy_dfi_p3_wrdata[57], main_v7ddrphy_dfi_p3_wrdata[25], main_v7ddrphy_dfi_p2_wrdata[57], main_v7ddrphy_dfi_p2_wrdata[25], main_v7ddrphy_dfi_p1_wrdata[57], main_v7ddrphy_dfi_p1_wrdata[25], main_v7ddrphy_dfi_p0_wrdata[57], main_v7ddrphy_dfi_p0_wrdata[25]}, main_v7ddrphy_bitslip25_r0[15:8]};
    if ((main_v7ddrphy_dly_sel_storage[3] & main_v7ddrphy_rdly_dq_bitslip_re)) begin
        main_v7ddrphy_bitslip25_value1 <= (main_v7ddrphy_bitslip25_value1 + 1'd1);
    end
    if (((main_v7ddrphy_dly_sel_storage[3] & main_v7ddrphy_rdly_dq_bitslip_rst_re) | main_v7ddrphy_rst_storage)) begin
        main_v7ddrphy_bitslip25_value1 <= 3'd7;
    end
    main_v7ddrphy_bitslip25_r1 <= {main_v7ddrphy_bitslip251, main_v7ddrphy_bitslip25_r1[15:8]};
    if ((main_v7ddrphy_dly_sel_storage[3] & main_v7ddrphy_wdly_dq_bitslip_re)) begin
        main_v7ddrphy_bitslip26_value0 <= (main_v7ddrphy_bitslip26_value0 + 1'd1);
    end
    if (((main_v7ddrphy_dly_sel_storage[3] & main_v7ddrphy_wdly_dq_bitslip_rst_re) | main_v7ddrphy_rst_storage)) begin
        main_v7ddrphy_bitslip26_value0 <= 3'd7;
    end
    main_v7ddrphy_bitslip26_r0 <= {{main_v7ddrphy_dfi_p3_wrdata[58], main_v7ddrphy_dfi_p3_wrdata[26], main_v7ddrphy_dfi_p2_wrdata[58], main_v7ddrphy_dfi_p2_wrdata[26], main_v7ddrphy_dfi_p1_wrdata[58], main_v7ddrphy_dfi_p1_wrdata[26], main_v7ddrphy_dfi_p0_wrdata[58], main_v7ddrphy_dfi_p0_wrdata[26]}, main_v7ddrphy_bitslip26_r0[15:8]};
    if ((main_v7ddrphy_dly_sel_storage[3] & main_v7ddrphy_rdly_dq_bitslip_re)) begin
        main_v7ddrphy_bitslip26_value1 <= (main_v7ddrphy_bitslip26_value1 + 1'd1);
    end
    if (((main_v7ddrphy_dly_sel_storage[3] & main_v7ddrphy_rdly_dq_bitslip_rst_re) | main_v7ddrphy_rst_storage)) begin
        main_v7ddrphy_bitslip26_value1 <= 3'd7;
    end
    main_v7ddrphy_bitslip26_r1 <= {main_v7ddrphy_bitslip261, main_v7ddrphy_bitslip26_r1[15:8]};
    if ((main_v7ddrphy_dly_sel_storage[3] & main_v7ddrphy_wdly_dq_bitslip_re)) begin
        main_v7ddrphy_bitslip27_value0 <= (main_v7ddrphy_bitslip27_value0 + 1'd1);
    end
    if (((main_v7ddrphy_dly_sel_storage[3] & main_v7ddrphy_wdly_dq_bitslip_rst_re) | main_v7ddrphy_rst_storage)) begin
        main_v7ddrphy_bitslip27_value0 <= 3'd7;
    end
    main_v7ddrphy_bitslip27_r0 <= {{main_v7ddrphy_dfi_p3_wrdata[59], main_v7ddrphy_dfi_p3_wrdata[27], main_v7ddrphy_dfi_p2_wrdata[59], main_v7ddrphy_dfi_p2_wrdata[27], main_v7ddrphy_dfi_p1_wrdata[59], main_v7ddrphy_dfi_p1_wrdata[27], main_v7ddrphy_dfi_p0_wrdata[59], main_v7ddrphy_dfi_p0_wrdata[27]}, main_v7ddrphy_bitslip27_r0[15:8]};
    if ((main_v7ddrphy_dly_sel_storage[3] & main_v7ddrphy_rdly_dq_bitslip_re)) begin
        main_v7ddrphy_bitslip27_value1 <= (main_v7ddrphy_bitslip27_value1 + 1'd1);
    end
    if (((main_v7ddrphy_dly_sel_storage[3] & main_v7ddrphy_rdly_dq_bitslip_rst_re) | main_v7ddrphy_rst_storage)) begin
        main_v7ddrphy_bitslip27_value1 <= 3'd7;
    end
    main_v7ddrphy_bitslip27_r1 <= {main_v7ddrphy_bitslip271, main_v7ddrphy_bitslip27_r1[15:8]};
    if ((main_v7ddrphy_dly_sel_storage[3] & main_v7ddrphy_wdly_dq_bitslip_re)) begin
        main_v7ddrphy_bitslip28_value0 <= (main_v7ddrphy_bitslip28_value0 + 1'd1);
    end
    if (((main_v7ddrphy_dly_sel_storage[3] & main_v7ddrphy_wdly_dq_bitslip_rst_re) | main_v7ddrphy_rst_storage)) begin
        main_v7ddrphy_bitslip28_value0 <= 3'd7;
    end
    main_v7ddrphy_bitslip28_r0 <= {{main_v7ddrphy_dfi_p3_wrdata[60], main_v7ddrphy_dfi_p3_wrdata[28], main_v7ddrphy_dfi_p2_wrdata[60], main_v7ddrphy_dfi_p2_wrdata[28], main_v7ddrphy_dfi_p1_wrdata[60], main_v7ddrphy_dfi_p1_wrdata[28], main_v7ddrphy_dfi_p0_wrdata[60], main_v7ddrphy_dfi_p0_wrdata[28]}, main_v7ddrphy_bitslip28_r0[15:8]};
    if ((main_v7ddrphy_dly_sel_storage[3] & main_v7ddrphy_rdly_dq_bitslip_re)) begin
        main_v7ddrphy_bitslip28_value1 <= (main_v7ddrphy_bitslip28_value1 + 1'd1);
    end
    if (((main_v7ddrphy_dly_sel_storage[3] & main_v7ddrphy_rdly_dq_bitslip_rst_re) | main_v7ddrphy_rst_storage)) begin
        main_v7ddrphy_bitslip28_value1 <= 3'd7;
    end
    main_v7ddrphy_bitslip28_r1 <= {main_v7ddrphy_bitslip281, main_v7ddrphy_bitslip28_r1[15:8]};
    if ((main_v7ddrphy_dly_sel_storage[3] & main_v7ddrphy_wdly_dq_bitslip_re)) begin
        main_v7ddrphy_bitslip29_value0 <= (main_v7ddrphy_bitslip29_value0 + 1'd1);
    end
    if (((main_v7ddrphy_dly_sel_storage[3] & main_v7ddrphy_wdly_dq_bitslip_rst_re) | main_v7ddrphy_rst_storage)) begin
        main_v7ddrphy_bitslip29_value0 <= 3'd7;
    end
    main_v7ddrphy_bitslip29_r0 <= {{main_v7ddrphy_dfi_p3_wrdata[61], main_v7ddrphy_dfi_p3_wrdata[29], main_v7ddrphy_dfi_p2_wrdata[61], main_v7ddrphy_dfi_p2_wrdata[29], main_v7ddrphy_dfi_p1_wrdata[61], main_v7ddrphy_dfi_p1_wrdata[29], main_v7ddrphy_dfi_p0_wrdata[61], main_v7ddrphy_dfi_p0_wrdata[29]}, main_v7ddrphy_bitslip29_r0[15:8]};
    if ((main_v7ddrphy_dly_sel_storage[3] & main_v7ddrphy_rdly_dq_bitslip_re)) begin
        main_v7ddrphy_bitslip29_value1 <= (main_v7ddrphy_bitslip29_value1 + 1'd1);
    end
    if (((main_v7ddrphy_dly_sel_storage[3] & main_v7ddrphy_rdly_dq_bitslip_rst_re) | main_v7ddrphy_rst_storage)) begin
        main_v7ddrphy_bitslip29_value1 <= 3'd7;
    end
    main_v7ddrphy_bitslip29_r1 <= {main_v7ddrphy_bitslip291, main_v7ddrphy_bitslip29_r1[15:8]};
    if ((main_v7ddrphy_dly_sel_storage[3] & main_v7ddrphy_wdly_dq_bitslip_re)) begin
        main_v7ddrphy_bitslip30_value0 <= (main_v7ddrphy_bitslip30_value0 + 1'd1);
    end
    if (((main_v7ddrphy_dly_sel_storage[3] & main_v7ddrphy_wdly_dq_bitslip_rst_re) | main_v7ddrphy_rst_storage)) begin
        main_v7ddrphy_bitslip30_value0 <= 3'd7;
    end
    main_v7ddrphy_bitslip30_r0 <= {{main_v7ddrphy_dfi_p3_wrdata[62], main_v7ddrphy_dfi_p3_wrdata[30], main_v7ddrphy_dfi_p2_wrdata[62], main_v7ddrphy_dfi_p2_wrdata[30], main_v7ddrphy_dfi_p1_wrdata[62], main_v7ddrphy_dfi_p1_wrdata[30], main_v7ddrphy_dfi_p0_wrdata[62], main_v7ddrphy_dfi_p0_wrdata[30]}, main_v7ddrphy_bitslip30_r0[15:8]};
    if ((main_v7ddrphy_dly_sel_storage[3] & main_v7ddrphy_rdly_dq_bitslip_re)) begin
        main_v7ddrphy_bitslip30_value1 <= (main_v7ddrphy_bitslip30_value1 + 1'd1);
    end
    if (((main_v7ddrphy_dly_sel_storage[3] & main_v7ddrphy_rdly_dq_bitslip_rst_re) | main_v7ddrphy_rst_storage)) begin
        main_v7ddrphy_bitslip30_value1 <= 3'd7;
    end
    main_v7ddrphy_bitslip30_r1 <= {main_v7ddrphy_bitslip301, main_v7ddrphy_bitslip30_r1[15:8]};
    if ((main_v7ddrphy_dly_sel_storage[3] & main_v7ddrphy_wdly_dq_bitslip_re)) begin
        main_v7ddrphy_bitslip31_value0 <= (main_v7ddrphy_bitslip31_value0 + 1'd1);
    end
    if (((main_v7ddrphy_dly_sel_storage[3] & main_v7ddrphy_wdly_dq_bitslip_rst_re) | main_v7ddrphy_rst_storage)) begin
        main_v7ddrphy_bitslip31_value0 <= 3'd7;
    end
    main_v7ddrphy_bitslip31_r0 <= {{main_v7ddrphy_dfi_p3_wrdata[63], main_v7ddrphy_dfi_p3_wrdata[31], main_v7ddrphy_dfi_p2_wrdata[63], main_v7ddrphy_dfi_p2_wrdata[31], main_v7ddrphy_dfi_p1_wrdata[63], main_v7ddrphy_dfi_p1_wrdata[31], main_v7ddrphy_dfi_p0_wrdata[63], main_v7ddrphy_dfi_p0_wrdata[31]}, main_v7ddrphy_bitslip31_r0[15:8]};
    if ((main_v7ddrphy_dly_sel_storage[3] & main_v7ddrphy_rdly_dq_bitslip_re)) begin
        main_v7ddrphy_bitslip31_value1 <= (main_v7ddrphy_bitslip31_value1 + 1'd1);
    end
    if (((main_v7ddrphy_dly_sel_storage[3] & main_v7ddrphy_rdly_dq_bitslip_rst_re) | main_v7ddrphy_rst_storage)) begin
        main_v7ddrphy_bitslip31_value1 <= 3'd7;
    end
    main_v7ddrphy_bitslip31_r1 <= {main_v7ddrphy_bitslip311, main_v7ddrphy_bitslip31_r1[15:8]};
    main_v7ddrphy_rddata_en_tappeddelayline0 <= (((main_v7ddrphy_dfi_p0_rddata_en | main_v7ddrphy_dfi_p1_rddata_en) | main_v7ddrphy_dfi_p2_rddata_en) | main_v7ddrphy_dfi_p3_rddata_en);
    main_v7ddrphy_rddata_en_tappeddelayline1 <= main_v7ddrphy_rddata_en_tappeddelayline0;
    main_v7ddrphy_rddata_en_tappeddelayline2 <= main_v7ddrphy_rddata_en_tappeddelayline1;
    main_v7ddrphy_rddata_en_tappeddelayline3 <= main_v7ddrphy_rddata_en_tappeddelayline2;
    main_v7ddrphy_rddata_en_tappeddelayline4 <= main_v7ddrphy_rddata_en_tappeddelayline3;
    main_v7ddrphy_rddata_en_tappeddelayline5 <= main_v7ddrphy_rddata_en_tappeddelayline4;
    main_v7ddrphy_rddata_en_tappeddelayline6 <= main_v7ddrphy_rddata_en_tappeddelayline5;
    main_v7ddrphy_rddata_en_tappeddelayline7 <= main_v7ddrphy_rddata_en_tappeddelayline6;
    main_v7ddrphy_rddata_en_tappeddelayline8 <= main_v7ddrphy_rddata_en_tappeddelayline7;
    main_v7ddrphy_wrdata_en_tappeddelayline0 <= (((main_v7ddrphy_dfi_p0_wrdata_en | main_v7ddrphy_dfi_p1_wrdata_en) | main_v7ddrphy_dfi_p2_wrdata_en) | main_v7ddrphy_dfi_p3_wrdata_en);
    main_v7ddrphy_wrdata_en_tappeddelayline1 <= main_v7ddrphy_wrdata_en_tappeddelayline0;
    main_v7ddrphy_wrdata_en_tappeddelayline2 <= main_v7ddrphy_wrdata_en_tappeddelayline1;
    if (main_soclinux_sdram_csr_dfi_p0_rddata_valid) begin
        main_soclinux_sdram_phaseinjector0_rddata_status <= main_soclinux_sdram_csr_dfi_p0_rddata;
    end
    if (main_soclinux_sdram_csr_dfi_p1_rddata_valid) begin
        main_soclinux_sdram_phaseinjector1_rddata_status <= main_soclinux_sdram_csr_dfi_p1_rddata;
    end
    if (main_soclinux_sdram_csr_dfi_p2_rddata_valid) begin
        main_soclinux_sdram_phaseinjector2_rddata_status <= main_soclinux_sdram_csr_dfi_p2_rddata;
    end
    if (main_soclinux_sdram_csr_dfi_p3_rddata_valid) begin
        main_soclinux_sdram_phaseinjector3_rddata_status <= main_soclinux_sdram_csr_dfi_p3_rddata;
    end
    if ((main_soclinux_sdram_timer_wait & (~main_soclinux_sdram_timer_done0))) begin
        main_soclinux_sdram_timer_count1 <= (main_soclinux_sdram_timer_count1 - 1'd1);
    end else begin
        main_soclinux_sdram_timer_count1 <= 11'd1171;
    end
    main_soclinux_sdram_postponer_req_o <= 1'd0;
    if (main_soclinux_sdram_postponer_req_i) begin
        main_soclinux_sdram_postponer_count <= (main_soclinux_sdram_postponer_count - 1'd1);
        if ((main_soclinux_sdram_postponer_count == 1'd0)) begin
            main_soclinux_sdram_postponer_count <= 1'd0;
            main_soclinux_sdram_postponer_req_o <= 1'd1;
        end
    end
    if (main_soclinux_sdram_sequencer_start0) begin
        main_soclinux_sdram_sequencer_count <= 1'd0;
    end else begin
        if (main_soclinux_sdram_sequencer_done1) begin
            if ((main_soclinux_sdram_sequencer_count != 1'd0)) begin
                main_soclinux_sdram_sequencer_count <= (main_soclinux_sdram_sequencer_count - 1'd1);
            end
        end
    end
    main_soclinux_sdram_cmd_payload_a <= 1'd0;
    main_soclinux_sdram_cmd_payload_ba <= 1'd0;
    main_soclinux_sdram_cmd_payload_cas <= 1'd0;
    main_soclinux_sdram_cmd_payload_ras <= 1'd0;
    main_soclinux_sdram_cmd_payload_we <= 1'd0;
    main_soclinux_sdram_sequencer_done1 <= 1'd0;
    if ((main_soclinux_sdram_sequencer_start1 & (main_soclinux_sdram_sequencer_counter == 1'd0))) begin
        main_soclinux_sdram_cmd_payload_a <= 11'd1024;
        main_soclinux_sdram_cmd_payload_ba <= 1'd0;
        main_soclinux_sdram_cmd_payload_cas <= 1'd0;
        main_soclinux_sdram_cmd_payload_ras <= 1'd1;
        main_soclinux_sdram_cmd_payload_we <= 1'd1;
    end
    if ((main_soclinux_sdram_sequencer_counter == 2'd3)) begin
        main_soclinux_sdram_cmd_payload_a <= 11'd1024;
        main_soclinux_sdram_cmd_payload_ba <= 1'd0;
        main_soclinux_sdram_cmd_payload_cas <= 1'd1;
        main_soclinux_sdram_cmd_payload_ras <= 1'd1;
        main_soclinux_sdram_cmd_payload_we <= 1'd0;
    end
    if ((main_soclinux_sdram_sequencer_counter == 5'd21)) begin
        main_soclinux_sdram_cmd_payload_a <= 1'd0;
        main_soclinux_sdram_cmd_payload_ba <= 1'd0;
        main_soclinux_sdram_cmd_payload_cas <= 1'd0;
        main_soclinux_sdram_cmd_payload_ras <= 1'd0;
        main_soclinux_sdram_cmd_payload_we <= 1'd0;
        main_soclinux_sdram_sequencer_done1 <= 1'd1;
    end
    if ((main_soclinux_sdram_sequencer_counter == 5'd21)) begin
        main_soclinux_sdram_sequencer_counter <= 1'd0;
    end else begin
        if ((main_soclinux_sdram_sequencer_counter != 1'd0)) begin
            main_soclinux_sdram_sequencer_counter <= (main_soclinux_sdram_sequencer_counter + 1'd1);
        end else begin
            if (main_soclinux_sdram_sequencer_start1) begin
                main_soclinux_sdram_sequencer_counter <= 1'd1;
            end
        end
    end
    if ((main_soclinux_sdram_zqcs_timer_wait & (~main_soclinux_sdram_zqcs_timer_done0))) begin
        main_soclinux_sdram_zqcs_timer_count1 <= (main_soclinux_sdram_zqcs_timer_count1 - 1'd1);
    end else begin
        main_soclinux_sdram_zqcs_timer_count1 <= 28'd149999999;
    end
    main_soclinux_sdram_zqcs_executer_done <= 1'd0;
    if ((main_soclinux_sdram_zqcs_executer_start & (main_soclinux_sdram_zqcs_executer_counter == 1'd0))) begin
        main_soclinux_sdram_cmd_payload_a <= 11'd1024;
        main_soclinux_sdram_cmd_payload_ba <= 1'd0;
        main_soclinux_sdram_cmd_payload_cas <= 1'd0;
        main_soclinux_sdram_cmd_payload_ras <= 1'd1;
        main_soclinux_sdram_cmd_payload_we <= 1'd1;
    end
    if ((main_soclinux_sdram_zqcs_executer_counter == 2'd3)) begin
        main_soclinux_sdram_cmd_payload_a <= 1'd0;
        main_soclinux_sdram_cmd_payload_ba <= 1'd0;
        main_soclinux_sdram_cmd_payload_cas <= 1'd0;
        main_soclinux_sdram_cmd_payload_ras <= 1'd0;
        main_soclinux_sdram_cmd_payload_we <= 1'd1;
    end
    if ((main_soclinux_sdram_zqcs_executer_counter == 5'd19)) begin
        main_soclinux_sdram_cmd_payload_a <= 1'd0;
        main_soclinux_sdram_cmd_payload_ba <= 1'd0;
        main_soclinux_sdram_cmd_payload_cas <= 1'd0;
        main_soclinux_sdram_cmd_payload_ras <= 1'd0;
        main_soclinux_sdram_cmd_payload_we <= 1'd0;
        main_soclinux_sdram_zqcs_executer_done <= 1'd1;
    end
    if ((main_soclinux_sdram_zqcs_executer_counter == 5'd19)) begin
        main_soclinux_sdram_zqcs_executer_counter <= 1'd0;
    end else begin
        if ((main_soclinux_sdram_zqcs_executer_counter != 1'd0)) begin
            main_soclinux_sdram_zqcs_executer_counter <= (main_soclinux_sdram_zqcs_executer_counter + 1'd1);
        end else begin
            if (main_soclinux_sdram_zqcs_executer_start) begin
                main_soclinux_sdram_zqcs_executer_counter <= 1'd1;
            end
        end
    end
    builder_soclinux_refresher_state <= builder_soclinux_refresher_next_state;
    if (main_soclinux_sdram_bankmachine0_row_close) begin
        main_soclinux_sdram_bankmachine0_row_opened <= 1'd0;
    end else begin
        if (main_soclinux_sdram_bankmachine0_row_open) begin
            main_soclinux_sdram_bankmachine0_row_opened <= 1'd1;
            main_soclinux_sdram_bankmachine0_row <= main_soclinux_sdram_bankmachine0_source_source_payload_addr[20:7];
        end
    end
    if (((main_soclinux_sdram_bankmachine0_syncfifo0_we & main_soclinux_sdram_bankmachine0_syncfifo0_writable) & (~main_soclinux_sdram_bankmachine0_replace))) begin
        main_soclinux_sdram_bankmachine0_produce <= (main_soclinux_sdram_bankmachine0_produce + 1'd1);
    end
    if (main_soclinux_sdram_bankmachine0_do_read) begin
        main_soclinux_sdram_bankmachine0_consume <= (main_soclinux_sdram_bankmachine0_consume + 1'd1);
    end
    if (((main_soclinux_sdram_bankmachine0_syncfifo0_we & main_soclinux_sdram_bankmachine0_syncfifo0_writable) & (~main_soclinux_sdram_bankmachine0_replace))) begin
        if ((~main_soclinux_sdram_bankmachine0_do_read)) begin
            main_soclinux_sdram_bankmachine0_level <= (main_soclinux_sdram_bankmachine0_level + 1'd1);
        end
    end else begin
        if (main_soclinux_sdram_bankmachine0_do_read) begin
            main_soclinux_sdram_bankmachine0_level <= (main_soclinux_sdram_bankmachine0_level - 1'd1);
        end
    end
    if (((~main_soclinux_sdram_bankmachine0_pipe_valid_source_valid) | main_soclinux_sdram_bankmachine0_pipe_valid_source_ready)) begin
        main_soclinux_sdram_bankmachine0_pipe_valid_source_valid <= main_soclinux_sdram_bankmachine0_pipe_valid_sink_valid;
        main_soclinux_sdram_bankmachine0_pipe_valid_source_first <= main_soclinux_sdram_bankmachine0_pipe_valid_sink_first;
        main_soclinux_sdram_bankmachine0_pipe_valid_source_last <= main_soclinux_sdram_bankmachine0_pipe_valid_sink_last;
        main_soclinux_sdram_bankmachine0_pipe_valid_source_payload_we <= main_soclinux_sdram_bankmachine0_pipe_valid_sink_payload_we;
        main_soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr <= main_soclinux_sdram_bankmachine0_pipe_valid_sink_payload_addr;
    end
    if (main_soclinux_sdram_bankmachine0_twtpcon_valid) begin
        main_soclinux_sdram_bankmachine0_twtpcon_count <= 3'd5;
        if (1'd0) begin
            main_soclinux_sdram_bankmachine0_twtpcon_ready <= 1'd1;
        end else begin
            main_soclinux_sdram_bankmachine0_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~main_soclinux_sdram_bankmachine0_twtpcon_ready)) begin
            main_soclinux_sdram_bankmachine0_twtpcon_count <= (main_soclinux_sdram_bankmachine0_twtpcon_count - 1'd1);
            if ((main_soclinux_sdram_bankmachine0_twtpcon_count == 1'd1)) begin
                main_soclinux_sdram_bankmachine0_twtpcon_ready <= 1'd1;
            end
        end
    end
    if (main_soclinux_sdram_bankmachine0_trccon_valid) begin
        main_soclinux_sdram_bankmachine0_trccon_count <= 4'd8;
        if (1'd0) begin
            main_soclinux_sdram_bankmachine0_trccon_ready <= 1'd1;
        end else begin
            main_soclinux_sdram_bankmachine0_trccon_ready <= 1'd0;
        end
    end else begin
        if ((~main_soclinux_sdram_bankmachine0_trccon_ready)) begin
            main_soclinux_sdram_bankmachine0_trccon_count <= (main_soclinux_sdram_bankmachine0_trccon_count - 1'd1);
            if ((main_soclinux_sdram_bankmachine0_trccon_count == 1'd1)) begin
                main_soclinux_sdram_bankmachine0_trccon_ready <= 1'd1;
            end
        end
    end
    if (main_soclinux_sdram_bankmachine0_trascon_valid) begin
        main_soclinux_sdram_bankmachine0_trascon_count <= 3'd6;
        if (1'd0) begin
            main_soclinux_sdram_bankmachine0_trascon_ready <= 1'd1;
        end else begin
            main_soclinux_sdram_bankmachine0_trascon_ready <= 1'd0;
        end
    end else begin
        if ((~main_soclinux_sdram_bankmachine0_trascon_ready)) begin
            main_soclinux_sdram_bankmachine0_trascon_count <= (main_soclinux_sdram_bankmachine0_trascon_count - 1'd1);
            if ((main_soclinux_sdram_bankmachine0_trascon_count == 1'd1)) begin
                main_soclinux_sdram_bankmachine0_trascon_ready <= 1'd1;
            end
        end
    end
    builder_soclinux_bankmachine0_state <= builder_soclinux_bankmachine0_next_state;
    if (main_soclinux_sdram_bankmachine1_row_close) begin
        main_soclinux_sdram_bankmachine1_row_opened <= 1'd0;
    end else begin
        if (main_soclinux_sdram_bankmachine1_row_open) begin
            main_soclinux_sdram_bankmachine1_row_opened <= 1'd1;
            main_soclinux_sdram_bankmachine1_row <= main_soclinux_sdram_bankmachine1_source_source_payload_addr[20:7];
        end
    end
    if (((main_soclinux_sdram_bankmachine1_syncfifo1_we & main_soclinux_sdram_bankmachine1_syncfifo1_writable) & (~main_soclinux_sdram_bankmachine1_replace))) begin
        main_soclinux_sdram_bankmachine1_produce <= (main_soclinux_sdram_bankmachine1_produce + 1'd1);
    end
    if (main_soclinux_sdram_bankmachine1_do_read) begin
        main_soclinux_sdram_bankmachine1_consume <= (main_soclinux_sdram_bankmachine1_consume + 1'd1);
    end
    if (((main_soclinux_sdram_bankmachine1_syncfifo1_we & main_soclinux_sdram_bankmachine1_syncfifo1_writable) & (~main_soclinux_sdram_bankmachine1_replace))) begin
        if ((~main_soclinux_sdram_bankmachine1_do_read)) begin
            main_soclinux_sdram_bankmachine1_level <= (main_soclinux_sdram_bankmachine1_level + 1'd1);
        end
    end else begin
        if (main_soclinux_sdram_bankmachine1_do_read) begin
            main_soclinux_sdram_bankmachine1_level <= (main_soclinux_sdram_bankmachine1_level - 1'd1);
        end
    end
    if (((~main_soclinux_sdram_bankmachine1_pipe_valid_source_valid) | main_soclinux_sdram_bankmachine1_pipe_valid_source_ready)) begin
        main_soclinux_sdram_bankmachine1_pipe_valid_source_valid <= main_soclinux_sdram_bankmachine1_pipe_valid_sink_valid;
        main_soclinux_sdram_bankmachine1_pipe_valid_source_first <= main_soclinux_sdram_bankmachine1_pipe_valid_sink_first;
        main_soclinux_sdram_bankmachine1_pipe_valid_source_last <= main_soclinux_sdram_bankmachine1_pipe_valid_sink_last;
        main_soclinux_sdram_bankmachine1_pipe_valid_source_payload_we <= main_soclinux_sdram_bankmachine1_pipe_valid_sink_payload_we;
        main_soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr <= main_soclinux_sdram_bankmachine1_pipe_valid_sink_payload_addr;
    end
    if (main_soclinux_sdram_bankmachine1_twtpcon_valid) begin
        main_soclinux_sdram_bankmachine1_twtpcon_count <= 3'd5;
        if (1'd0) begin
            main_soclinux_sdram_bankmachine1_twtpcon_ready <= 1'd1;
        end else begin
            main_soclinux_sdram_bankmachine1_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~main_soclinux_sdram_bankmachine1_twtpcon_ready)) begin
            main_soclinux_sdram_bankmachine1_twtpcon_count <= (main_soclinux_sdram_bankmachine1_twtpcon_count - 1'd1);
            if ((main_soclinux_sdram_bankmachine1_twtpcon_count == 1'd1)) begin
                main_soclinux_sdram_bankmachine1_twtpcon_ready <= 1'd1;
            end
        end
    end
    if (main_soclinux_sdram_bankmachine1_trccon_valid) begin
        main_soclinux_sdram_bankmachine1_trccon_count <= 4'd8;
        if (1'd0) begin
            main_soclinux_sdram_bankmachine1_trccon_ready <= 1'd1;
        end else begin
            main_soclinux_sdram_bankmachine1_trccon_ready <= 1'd0;
        end
    end else begin
        if ((~main_soclinux_sdram_bankmachine1_trccon_ready)) begin
            main_soclinux_sdram_bankmachine1_trccon_count <= (main_soclinux_sdram_bankmachine1_trccon_count - 1'd1);
            if ((main_soclinux_sdram_bankmachine1_trccon_count == 1'd1)) begin
                main_soclinux_sdram_bankmachine1_trccon_ready <= 1'd1;
            end
        end
    end
    if (main_soclinux_sdram_bankmachine1_trascon_valid) begin
        main_soclinux_sdram_bankmachine1_trascon_count <= 3'd6;
        if (1'd0) begin
            main_soclinux_sdram_bankmachine1_trascon_ready <= 1'd1;
        end else begin
            main_soclinux_sdram_bankmachine1_trascon_ready <= 1'd0;
        end
    end else begin
        if ((~main_soclinux_sdram_bankmachine1_trascon_ready)) begin
            main_soclinux_sdram_bankmachine1_trascon_count <= (main_soclinux_sdram_bankmachine1_trascon_count - 1'd1);
            if ((main_soclinux_sdram_bankmachine1_trascon_count == 1'd1)) begin
                main_soclinux_sdram_bankmachine1_trascon_ready <= 1'd1;
            end
        end
    end
    builder_soclinux_bankmachine1_state <= builder_soclinux_bankmachine1_next_state;
    if (main_soclinux_sdram_bankmachine2_row_close) begin
        main_soclinux_sdram_bankmachine2_row_opened <= 1'd0;
    end else begin
        if (main_soclinux_sdram_bankmachine2_row_open) begin
            main_soclinux_sdram_bankmachine2_row_opened <= 1'd1;
            main_soclinux_sdram_bankmachine2_row <= main_soclinux_sdram_bankmachine2_source_source_payload_addr[20:7];
        end
    end
    if (((main_soclinux_sdram_bankmachine2_syncfifo2_we & main_soclinux_sdram_bankmachine2_syncfifo2_writable) & (~main_soclinux_sdram_bankmachine2_replace))) begin
        main_soclinux_sdram_bankmachine2_produce <= (main_soclinux_sdram_bankmachine2_produce + 1'd1);
    end
    if (main_soclinux_sdram_bankmachine2_do_read) begin
        main_soclinux_sdram_bankmachine2_consume <= (main_soclinux_sdram_bankmachine2_consume + 1'd1);
    end
    if (((main_soclinux_sdram_bankmachine2_syncfifo2_we & main_soclinux_sdram_bankmachine2_syncfifo2_writable) & (~main_soclinux_sdram_bankmachine2_replace))) begin
        if ((~main_soclinux_sdram_bankmachine2_do_read)) begin
            main_soclinux_sdram_bankmachine2_level <= (main_soclinux_sdram_bankmachine2_level + 1'd1);
        end
    end else begin
        if (main_soclinux_sdram_bankmachine2_do_read) begin
            main_soclinux_sdram_bankmachine2_level <= (main_soclinux_sdram_bankmachine2_level - 1'd1);
        end
    end
    if (((~main_soclinux_sdram_bankmachine2_pipe_valid_source_valid) | main_soclinux_sdram_bankmachine2_pipe_valid_source_ready)) begin
        main_soclinux_sdram_bankmachine2_pipe_valid_source_valid <= main_soclinux_sdram_bankmachine2_pipe_valid_sink_valid;
        main_soclinux_sdram_bankmachine2_pipe_valid_source_first <= main_soclinux_sdram_bankmachine2_pipe_valid_sink_first;
        main_soclinux_sdram_bankmachine2_pipe_valid_source_last <= main_soclinux_sdram_bankmachine2_pipe_valid_sink_last;
        main_soclinux_sdram_bankmachine2_pipe_valid_source_payload_we <= main_soclinux_sdram_bankmachine2_pipe_valid_sink_payload_we;
        main_soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr <= main_soclinux_sdram_bankmachine2_pipe_valid_sink_payload_addr;
    end
    if (main_soclinux_sdram_bankmachine2_twtpcon_valid) begin
        main_soclinux_sdram_bankmachine2_twtpcon_count <= 3'd5;
        if (1'd0) begin
            main_soclinux_sdram_bankmachine2_twtpcon_ready <= 1'd1;
        end else begin
            main_soclinux_sdram_bankmachine2_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~main_soclinux_sdram_bankmachine2_twtpcon_ready)) begin
            main_soclinux_sdram_bankmachine2_twtpcon_count <= (main_soclinux_sdram_bankmachine2_twtpcon_count - 1'd1);
            if ((main_soclinux_sdram_bankmachine2_twtpcon_count == 1'd1)) begin
                main_soclinux_sdram_bankmachine2_twtpcon_ready <= 1'd1;
            end
        end
    end
    if (main_soclinux_sdram_bankmachine2_trccon_valid) begin
        main_soclinux_sdram_bankmachine2_trccon_count <= 4'd8;
        if (1'd0) begin
            main_soclinux_sdram_bankmachine2_trccon_ready <= 1'd1;
        end else begin
            main_soclinux_sdram_bankmachine2_trccon_ready <= 1'd0;
        end
    end else begin
        if ((~main_soclinux_sdram_bankmachine2_trccon_ready)) begin
            main_soclinux_sdram_bankmachine2_trccon_count <= (main_soclinux_sdram_bankmachine2_trccon_count - 1'd1);
            if ((main_soclinux_sdram_bankmachine2_trccon_count == 1'd1)) begin
                main_soclinux_sdram_bankmachine2_trccon_ready <= 1'd1;
            end
        end
    end
    if (main_soclinux_sdram_bankmachine2_trascon_valid) begin
        main_soclinux_sdram_bankmachine2_trascon_count <= 3'd6;
        if (1'd0) begin
            main_soclinux_sdram_bankmachine2_trascon_ready <= 1'd1;
        end else begin
            main_soclinux_sdram_bankmachine2_trascon_ready <= 1'd0;
        end
    end else begin
        if ((~main_soclinux_sdram_bankmachine2_trascon_ready)) begin
            main_soclinux_sdram_bankmachine2_trascon_count <= (main_soclinux_sdram_bankmachine2_trascon_count - 1'd1);
            if ((main_soclinux_sdram_bankmachine2_trascon_count == 1'd1)) begin
                main_soclinux_sdram_bankmachine2_trascon_ready <= 1'd1;
            end
        end
    end
    builder_soclinux_bankmachine2_state <= builder_soclinux_bankmachine2_next_state;
    if (main_soclinux_sdram_bankmachine3_row_close) begin
        main_soclinux_sdram_bankmachine3_row_opened <= 1'd0;
    end else begin
        if (main_soclinux_sdram_bankmachine3_row_open) begin
            main_soclinux_sdram_bankmachine3_row_opened <= 1'd1;
            main_soclinux_sdram_bankmachine3_row <= main_soclinux_sdram_bankmachine3_source_source_payload_addr[20:7];
        end
    end
    if (((main_soclinux_sdram_bankmachine3_syncfifo3_we & main_soclinux_sdram_bankmachine3_syncfifo3_writable) & (~main_soclinux_sdram_bankmachine3_replace))) begin
        main_soclinux_sdram_bankmachine3_produce <= (main_soclinux_sdram_bankmachine3_produce + 1'd1);
    end
    if (main_soclinux_sdram_bankmachine3_do_read) begin
        main_soclinux_sdram_bankmachine3_consume <= (main_soclinux_sdram_bankmachine3_consume + 1'd1);
    end
    if (((main_soclinux_sdram_bankmachine3_syncfifo3_we & main_soclinux_sdram_bankmachine3_syncfifo3_writable) & (~main_soclinux_sdram_bankmachine3_replace))) begin
        if ((~main_soclinux_sdram_bankmachine3_do_read)) begin
            main_soclinux_sdram_bankmachine3_level <= (main_soclinux_sdram_bankmachine3_level + 1'd1);
        end
    end else begin
        if (main_soclinux_sdram_bankmachine3_do_read) begin
            main_soclinux_sdram_bankmachine3_level <= (main_soclinux_sdram_bankmachine3_level - 1'd1);
        end
    end
    if (((~main_soclinux_sdram_bankmachine3_pipe_valid_source_valid) | main_soclinux_sdram_bankmachine3_pipe_valid_source_ready)) begin
        main_soclinux_sdram_bankmachine3_pipe_valid_source_valid <= main_soclinux_sdram_bankmachine3_pipe_valid_sink_valid;
        main_soclinux_sdram_bankmachine3_pipe_valid_source_first <= main_soclinux_sdram_bankmachine3_pipe_valid_sink_first;
        main_soclinux_sdram_bankmachine3_pipe_valid_source_last <= main_soclinux_sdram_bankmachine3_pipe_valid_sink_last;
        main_soclinux_sdram_bankmachine3_pipe_valid_source_payload_we <= main_soclinux_sdram_bankmachine3_pipe_valid_sink_payload_we;
        main_soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr <= main_soclinux_sdram_bankmachine3_pipe_valid_sink_payload_addr;
    end
    if (main_soclinux_sdram_bankmachine3_twtpcon_valid) begin
        main_soclinux_sdram_bankmachine3_twtpcon_count <= 3'd5;
        if (1'd0) begin
            main_soclinux_sdram_bankmachine3_twtpcon_ready <= 1'd1;
        end else begin
            main_soclinux_sdram_bankmachine3_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~main_soclinux_sdram_bankmachine3_twtpcon_ready)) begin
            main_soclinux_sdram_bankmachine3_twtpcon_count <= (main_soclinux_sdram_bankmachine3_twtpcon_count - 1'd1);
            if ((main_soclinux_sdram_bankmachine3_twtpcon_count == 1'd1)) begin
                main_soclinux_sdram_bankmachine3_twtpcon_ready <= 1'd1;
            end
        end
    end
    if (main_soclinux_sdram_bankmachine3_trccon_valid) begin
        main_soclinux_sdram_bankmachine3_trccon_count <= 4'd8;
        if (1'd0) begin
            main_soclinux_sdram_bankmachine3_trccon_ready <= 1'd1;
        end else begin
            main_soclinux_sdram_bankmachine3_trccon_ready <= 1'd0;
        end
    end else begin
        if ((~main_soclinux_sdram_bankmachine3_trccon_ready)) begin
            main_soclinux_sdram_bankmachine3_trccon_count <= (main_soclinux_sdram_bankmachine3_trccon_count - 1'd1);
            if ((main_soclinux_sdram_bankmachine3_trccon_count == 1'd1)) begin
                main_soclinux_sdram_bankmachine3_trccon_ready <= 1'd1;
            end
        end
    end
    if (main_soclinux_sdram_bankmachine3_trascon_valid) begin
        main_soclinux_sdram_bankmachine3_trascon_count <= 3'd6;
        if (1'd0) begin
            main_soclinux_sdram_bankmachine3_trascon_ready <= 1'd1;
        end else begin
            main_soclinux_sdram_bankmachine3_trascon_ready <= 1'd0;
        end
    end else begin
        if ((~main_soclinux_sdram_bankmachine3_trascon_ready)) begin
            main_soclinux_sdram_bankmachine3_trascon_count <= (main_soclinux_sdram_bankmachine3_trascon_count - 1'd1);
            if ((main_soclinux_sdram_bankmachine3_trascon_count == 1'd1)) begin
                main_soclinux_sdram_bankmachine3_trascon_ready <= 1'd1;
            end
        end
    end
    builder_soclinux_bankmachine3_state <= builder_soclinux_bankmachine3_next_state;
    if (main_soclinux_sdram_bankmachine4_row_close) begin
        main_soclinux_sdram_bankmachine4_row_opened <= 1'd0;
    end else begin
        if (main_soclinux_sdram_bankmachine4_row_open) begin
            main_soclinux_sdram_bankmachine4_row_opened <= 1'd1;
            main_soclinux_sdram_bankmachine4_row <= main_soclinux_sdram_bankmachine4_source_source_payload_addr[20:7];
        end
    end
    if (((main_soclinux_sdram_bankmachine4_syncfifo4_we & main_soclinux_sdram_bankmachine4_syncfifo4_writable) & (~main_soclinux_sdram_bankmachine4_replace))) begin
        main_soclinux_sdram_bankmachine4_produce <= (main_soclinux_sdram_bankmachine4_produce + 1'd1);
    end
    if (main_soclinux_sdram_bankmachine4_do_read) begin
        main_soclinux_sdram_bankmachine4_consume <= (main_soclinux_sdram_bankmachine4_consume + 1'd1);
    end
    if (((main_soclinux_sdram_bankmachine4_syncfifo4_we & main_soclinux_sdram_bankmachine4_syncfifo4_writable) & (~main_soclinux_sdram_bankmachine4_replace))) begin
        if ((~main_soclinux_sdram_bankmachine4_do_read)) begin
            main_soclinux_sdram_bankmachine4_level <= (main_soclinux_sdram_bankmachine4_level + 1'd1);
        end
    end else begin
        if (main_soclinux_sdram_bankmachine4_do_read) begin
            main_soclinux_sdram_bankmachine4_level <= (main_soclinux_sdram_bankmachine4_level - 1'd1);
        end
    end
    if (((~main_soclinux_sdram_bankmachine4_pipe_valid_source_valid) | main_soclinux_sdram_bankmachine4_pipe_valid_source_ready)) begin
        main_soclinux_sdram_bankmachine4_pipe_valid_source_valid <= main_soclinux_sdram_bankmachine4_pipe_valid_sink_valid;
        main_soclinux_sdram_bankmachine4_pipe_valid_source_first <= main_soclinux_sdram_bankmachine4_pipe_valid_sink_first;
        main_soclinux_sdram_bankmachine4_pipe_valid_source_last <= main_soclinux_sdram_bankmachine4_pipe_valid_sink_last;
        main_soclinux_sdram_bankmachine4_pipe_valid_source_payload_we <= main_soclinux_sdram_bankmachine4_pipe_valid_sink_payload_we;
        main_soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr <= main_soclinux_sdram_bankmachine4_pipe_valid_sink_payload_addr;
    end
    if (main_soclinux_sdram_bankmachine4_twtpcon_valid) begin
        main_soclinux_sdram_bankmachine4_twtpcon_count <= 3'd5;
        if (1'd0) begin
            main_soclinux_sdram_bankmachine4_twtpcon_ready <= 1'd1;
        end else begin
            main_soclinux_sdram_bankmachine4_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~main_soclinux_sdram_bankmachine4_twtpcon_ready)) begin
            main_soclinux_sdram_bankmachine4_twtpcon_count <= (main_soclinux_sdram_bankmachine4_twtpcon_count - 1'd1);
            if ((main_soclinux_sdram_bankmachine4_twtpcon_count == 1'd1)) begin
                main_soclinux_sdram_bankmachine4_twtpcon_ready <= 1'd1;
            end
        end
    end
    if (main_soclinux_sdram_bankmachine4_trccon_valid) begin
        main_soclinux_sdram_bankmachine4_trccon_count <= 4'd8;
        if (1'd0) begin
            main_soclinux_sdram_bankmachine4_trccon_ready <= 1'd1;
        end else begin
            main_soclinux_sdram_bankmachine4_trccon_ready <= 1'd0;
        end
    end else begin
        if ((~main_soclinux_sdram_bankmachine4_trccon_ready)) begin
            main_soclinux_sdram_bankmachine4_trccon_count <= (main_soclinux_sdram_bankmachine4_trccon_count - 1'd1);
            if ((main_soclinux_sdram_bankmachine4_trccon_count == 1'd1)) begin
                main_soclinux_sdram_bankmachine4_trccon_ready <= 1'd1;
            end
        end
    end
    if (main_soclinux_sdram_bankmachine4_trascon_valid) begin
        main_soclinux_sdram_bankmachine4_trascon_count <= 3'd6;
        if (1'd0) begin
            main_soclinux_sdram_bankmachine4_trascon_ready <= 1'd1;
        end else begin
            main_soclinux_sdram_bankmachine4_trascon_ready <= 1'd0;
        end
    end else begin
        if ((~main_soclinux_sdram_bankmachine4_trascon_ready)) begin
            main_soclinux_sdram_bankmachine4_trascon_count <= (main_soclinux_sdram_bankmachine4_trascon_count - 1'd1);
            if ((main_soclinux_sdram_bankmachine4_trascon_count == 1'd1)) begin
                main_soclinux_sdram_bankmachine4_trascon_ready <= 1'd1;
            end
        end
    end
    builder_soclinux_bankmachine4_state <= builder_soclinux_bankmachine4_next_state;
    if (main_soclinux_sdram_bankmachine5_row_close) begin
        main_soclinux_sdram_bankmachine5_row_opened <= 1'd0;
    end else begin
        if (main_soclinux_sdram_bankmachine5_row_open) begin
            main_soclinux_sdram_bankmachine5_row_opened <= 1'd1;
            main_soclinux_sdram_bankmachine5_row <= main_soclinux_sdram_bankmachine5_source_source_payload_addr[20:7];
        end
    end
    if (((main_soclinux_sdram_bankmachine5_syncfifo5_we & main_soclinux_sdram_bankmachine5_syncfifo5_writable) & (~main_soclinux_sdram_bankmachine5_replace))) begin
        main_soclinux_sdram_bankmachine5_produce <= (main_soclinux_sdram_bankmachine5_produce + 1'd1);
    end
    if (main_soclinux_sdram_bankmachine5_do_read) begin
        main_soclinux_sdram_bankmachine5_consume <= (main_soclinux_sdram_bankmachine5_consume + 1'd1);
    end
    if (((main_soclinux_sdram_bankmachine5_syncfifo5_we & main_soclinux_sdram_bankmachine5_syncfifo5_writable) & (~main_soclinux_sdram_bankmachine5_replace))) begin
        if ((~main_soclinux_sdram_bankmachine5_do_read)) begin
            main_soclinux_sdram_bankmachine5_level <= (main_soclinux_sdram_bankmachine5_level + 1'd1);
        end
    end else begin
        if (main_soclinux_sdram_bankmachine5_do_read) begin
            main_soclinux_sdram_bankmachine5_level <= (main_soclinux_sdram_bankmachine5_level - 1'd1);
        end
    end
    if (((~main_soclinux_sdram_bankmachine5_pipe_valid_source_valid) | main_soclinux_sdram_bankmachine5_pipe_valid_source_ready)) begin
        main_soclinux_sdram_bankmachine5_pipe_valid_source_valid <= main_soclinux_sdram_bankmachine5_pipe_valid_sink_valid;
        main_soclinux_sdram_bankmachine5_pipe_valid_source_first <= main_soclinux_sdram_bankmachine5_pipe_valid_sink_first;
        main_soclinux_sdram_bankmachine5_pipe_valid_source_last <= main_soclinux_sdram_bankmachine5_pipe_valid_sink_last;
        main_soclinux_sdram_bankmachine5_pipe_valid_source_payload_we <= main_soclinux_sdram_bankmachine5_pipe_valid_sink_payload_we;
        main_soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr <= main_soclinux_sdram_bankmachine5_pipe_valid_sink_payload_addr;
    end
    if (main_soclinux_sdram_bankmachine5_twtpcon_valid) begin
        main_soclinux_sdram_bankmachine5_twtpcon_count <= 3'd5;
        if (1'd0) begin
            main_soclinux_sdram_bankmachine5_twtpcon_ready <= 1'd1;
        end else begin
            main_soclinux_sdram_bankmachine5_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~main_soclinux_sdram_bankmachine5_twtpcon_ready)) begin
            main_soclinux_sdram_bankmachine5_twtpcon_count <= (main_soclinux_sdram_bankmachine5_twtpcon_count - 1'd1);
            if ((main_soclinux_sdram_bankmachine5_twtpcon_count == 1'd1)) begin
                main_soclinux_sdram_bankmachine5_twtpcon_ready <= 1'd1;
            end
        end
    end
    if (main_soclinux_sdram_bankmachine5_trccon_valid) begin
        main_soclinux_sdram_bankmachine5_trccon_count <= 4'd8;
        if (1'd0) begin
            main_soclinux_sdram_bankmachine5_trccon_ready <= 1'd1;
        end else begin
            main_soclinux_sdram_bankmachine5_trccon_ready <= 1'd0;
        end
    end else begin
        if ((~main_soclinux_sdram_bankmachine5_trccon_ready)) begin
            main_soclinux_sdram_bankmachine5_trccon_count <= (main_soclinux_sdram_bankmachine5_trccon_count - 1'd1);
            if ((main_soclinux_sdram_bankmachine5_trccon_count == 1'd1)) begin
                main_soclinux_sdram_bankmachine5_trccon_ready <= 1'd1;
            end
        end
    end
    if (main_soclinux_sdram_bankmachine5_trascon_valid) begin
        main_soclinux_sdram_bankmachine5_trascon_count <= 3'd6;
        if (1'd0) begin
            main_soclinux_sdram_bankmachine5_trascon_ready <= 1'd1;
        end else begin
            main_soclinux_sdram_bankmachine5_trascon_ready <= 1'd0;
        end
    end else begin
        if ((~main_soclinux_sdram_bankmachine5_trascon_ready)) begin
            main_soclinux_sdram_bankmachine5_trascon_count <= (main_soclinux_sdram_bankmachine5_trascon_count - 1'd1);
            if ((main_soclinux_sdram_bankmachine5_trascon_count == 1'd1)) begin
                main_soclinux_sdram_bankmachine5_trascon_ready <= 1'd1;
            end
        end
    end
    builder_soclinux_bankmachine5_state <= builder_soclinux_bankmachine5_next_state;
    if (main_soclinux_sdram_bankmachine6_row_close) begin
        main_soclinux_sdram_bankmachine6_row_opened <= 1'd0;
    end else begin
        if (main_soclinux_sdram_bankmachine6_row_open) begin
            main_soclinux_sdram_bankmachine6_row_opened <= 1'd1;
            main_soclinux_sdram_bankmachine6_row <= main_soclinux_sdram_bankmachine6_source_source_payload_addr[20:7];
        end
    end
    if (((main_soclinux_sdram_bankmachine6_syncfifo6_we & main_soclinux_sdram_bankmachine6_syncfifo6_writable) & (~main_soclinux_sdram_bankmachine6_replace))) begin
        main_soclinux_sdram_bankmachine6_produce <= (main_soclinux_sdram_bankmachine6_produce + 1'd1);
    end
    if (main_soclinux_sdram_bankmachine6_do_read) begin
        main_soclinux_sdram_bankmachine6_consume <= (main_soclinux_sdram_bankmachine6_consume + 1'd1);
    end
    if (((main_soclinux_sdram_bankmachine6_syncfifo6_we & main_soclinux_sdram_bankmachine6_syncfifo6_writable) & (~main_soclinux_sdram_bankmachine6_replace))) begin
        if ((~main_soclinux_sdram_bankmachine6_do_read)) begin
            main_soclinux_sdram_bankmachine6_level <= (main_soclinux_sdram_bankmachine6_level + 1'd1);
        end
    end else begin
        if (main_soclinux_sdram_bankmachine6_do_read) begin
            main_soclinux_sdram_bankmachine6_level <= (main_soclinux_sdram_bankmachine6_level - 1'd1);
        end
    end
    if (((~main_soclinux_sdram_bankmachine6_pipe_valid_source_valid) | main_soclinux_sdram_bankmachine6_pipe_valid_source_ready)) begin
        main_soclinux_sdram_bankmachine6_pipe_valid_source_valid <= main_soclinux_sdram_bankmachine6_pipe_valid_sink_valid;
        main_soclinux_sdram_bankmachine6_pipe_valid_source_first <= main_soclinux_sdram_bankmachine6_pipe_valid_sink_first;
        main_soclinux_sdram_bankmachine6_pipe_valid_source_last <= main_soclinux_sdram_bankmachine6_pipe_valid_sink_last;
        main_soclinux_sdram_bankmachine6_pipe_valid_source_payload_we <= main_soclinux_sdram_bankmachine6_pipe_valid_sink_payload_we;
        main_soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr <= main_soclinux_sdram_bankmachine6_pipe_valid_sink_payload_addr;
    end
    if (main_soclinux_sdram_bankmachine6_twtpcon_valid) begin
        main_soclinux_sdram_bankmachine6_twtpcon_count <= 3'd5;
        if (1'd0) begin
            main_soclinux_sdram_bankmachine6_twtpcon_ready <= 1'd1;
        end else begin
            main_soclinux_sdram_bankmachine6_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~main_soclinux_sdram_bankmachine6_twtpcon_ready)) begin
            main_soclinux_sdram_bankmachine6_twtpcon_count <= (main_soclinux_sdram_bankmachine6_twtpcon_count - 1'd1);
            if ((main_soclinux_sdram_bankmachine6_twtpcon_count == 1'd1)) begin
                main_soclinux_sdram_bankmachine6_twtpcon_ready <= 1'd1;
            end
        end
    end
    if (main_soclinux_sdram_bankmachine6_trccon_valid) begin
        main_soclinux_sdram_bankmachine6_trccon_count <= 4'd8;
        if (1'd0) begin
            main_soclinux_sdram_bankmachine6_trccon_ready <= 1'd1;
        end else begin
            main_soclinux_sdram_bankmachine6_trccon_ready <= 1'd0;
        end
    end else begin
        if ((~main_soclinux_sdram_bankmachine6_trccon_ready)) begin
            main_soclinux_sdram_bankmachine6_trccon_count <= (main_soclinux_sdram_bankmachine6_trccon_count - 1'd1);
            if ((main_soclinux_sdram_bankmachine6_trccon_count == 1'd1)) begin
                main_soclinux_sdram_bankmachine6_trccon_ready <= 1'd1;
            end
        end
    end
    if (main_soclinux_sdram_bankmachine6_trascon_valid) begin
        main_soclinux_sdram_bankmachine6_trascon_count <= 3'd6;
        if (1'd0) begin
            main_soclinux_sdram_bankmachine6_trascon_ready <= 1'd1;
        end else begin
            main_soclinux_sdram_bankmachine6_trascon_ready <= 1'd0;
        end
    end else begin
        if ((~main_soclinux_sdram_bankmachine6_trascon_ready)) begin
            main_soclinux_sdram_bankmachine6_trascon_count <= (main_soclinux_sdram_bankmachine6_trascon_count - 1'd1);
            if ((main_soclinux_sdram_bankmachine6_trascon_count == 1'd1)) begin
                main_soclinux_sdram_bankmachine6_trascon_ready <= 1'd1;
            end
        end
    end
    builder_soclinux_bankmachine6_state <= builder_soclinux_bankmachine6_next_state;
    if (main_soclinux_sdram_bankmachine7_row_close) begin
        main_soclinux_sdram_bankmachine7_row_opened <= 1'd0;
    end else begin
        if (main_soclinux_sdram_bankmachine7_row_open) begin
            main_soclinux_sdram_bankmachine7_row_opened <= 1'd1;
            main_soclinux_sdram_bankmachine7_row <= main_soclinux_sdram_bankmachine7_source_source_payload_addr[20:7];
        end
    end
    if (((main_soclinux_sdram_bankmachine7_syncfifo7_we & main_soclinux_sdram_bankmachine7_syncfifo7_writable) & (~main_soclinux_sdram_bankmachine7_replace))) begin
        main_soclinux_sdram_bankmachine7_produce <= (main_soclinux_sdram_bankmachine7_produce + 1'd1);
    end
    if (main_soclinux_sdram_bankmachine7_do_read) begin
        main_soclinux_sdram_bankmachine7_consume <= (main_soclinux_sdram_bankmachine7_consume + 1'd1);
    end
    if (((main_soclinux_sdram_bankmachine7_syncfifo7_we & main_soclinux_sdram_bankmachine7_syncfifo7_writable) & (~main_soclinux_sdram_bankmachine7_replace))) begin
        if ((~main_soclinux_sdram_bankmachine7_do_read)) begin
            main_soclinux_sdram_bankmachine7_level <= (main_soclinux_sdram_bankmachine7_level + 1'd1);
        end
    end else begin
        if (main_soclinux_sdram_bankmachine7_do_read) begin
            main_soclinux_sdram_bankmachine7_level <= (main_soclinux_sdram_bankmachine7_level - 1'd1);
        end
    end
    if (((~main_soclinux_sdram_bankmachine7_pipe_valid_source_valid) | main_soclinux_sdram_bankmachine7_pipe_valid_source_ready)) begin
        main_soclinux_sdram_bankmachine7_pipe_valid_source_valid <= main_soclinux_sdram_bankmachine7_pipe_valid_sink_valid;
        main_soclinux_sdram_bankmachine7_pipe_valid_source_first <= main_soclinux_sdram_bankmachine7_pipe_valid_sink_first;
        main_soclinux_sdram_bankmachine7_pipe_valid_source_last <= main_soclinux_sdram_bankmachine7_pipe_valid_sink_last;
        main_soclinux_sdram_bankmachine7_pipe_valid_source_payload_we <= main_soclinux_sdram_bankmachine7_pipe_valid_sink_payload_we;
        main_soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr <= main_soclinux_sdram_bankmachine7_pipe_valid_sink_payload_addr;
    end
    if (main_soclinux_sdram_bankmachine7_twtpcon_valid) begin
        main_soclinux_sdram_bankmachine7_twtpcon_count <= 3'd5;
        if (1'd0) begin
            main_soclinux_sdram_bankmachine7_twtpcon_ready <= 1'd1;
        end else begin
            main_soclinux_sdram_bankmachine7_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~main_soclinux_sdram_bankmachine7_twtpcon_ready)) begin
            main_soclinux_sdram_bankmachine7_twtpcon_count <= (main_soclinux_sdram_bankmachine7_twtpcon_count - 1'd1);
            if ((main_soclinux_sdram_bankmachine7_twtpcon_count == 1'd1)) begin
                main_soclinux_sdram_bankmachine7_twtpcon_ready <= 1'd1;
            end
        end
    end
    if (main_soclinux_sdram_bankmachine7_trccon_valid) begin
        main_soclinux_sdram_bankmachine7_trccon_count <= 4'd8;
        if (1'd0) begin
            main_soclinux_sdram_bankmachine7_trccon_ready <= 1'd1;
        end else begin
            main_soclinux_sdram_bankmachine7_trccon_ready <= 1'd0;
        end
    end else begin
        if ((~main_soclinux_sdram_bankmachine7_trccon_ready)) begin
            main_soclinux_sdram_bankmachine7_trccon_count <= (main_soclinux_sdram_bankmachine7_trccon_count - 1'd1);
            if ((main_soclinux_sdram_bankmachine7_trccon_count == 1'd1)) begin
                main_soclinux_sdram_bankmachine7_trccon_ready <= 1'd1;
            end
        end
    end
    if (main_soclinux_sdram_bankmachine7_trascon_valid) begin
        main_soclinux_sdram_bankmachine7_trascon_count <= 3'd6;
        if (1'd0) begin
            main_soclinux_sdram_bankmachine7_trascon_ready <= 1'd1;
        end else begin
            main_soclinux_sdram_bankmachine7_trascon_ready <= 1'd0;
        end
    end else begin
        if ((~main_soclinux_sdram_bankmachine7_trascon_ready)) begin
            main_soclinux_sdram_bankmachine7_trascon_count <= (main_soclinux_sdram_bankmachine7_trascon_count - 1'd1);
            if ((main_soclinux_sdram_bankmachine7_trascon_count == 1'd1)) begin
                main_soclinux_sdram_bankmachine7_trascon_ready <= 1'd1;
            end
        end
    end
    builder_soclinux_bankmachine7_state <= builder_soclinux_bankmachine7_next_state;
    if ((~main_soclinux_sdram_en0)) begin
        main_soclinux_sdram_time0 <= 5'd31;
    end else begin
        if ((~main_soclinux_sdram_max_time0)) begin
            main_soclinux_sdram_time0 <= (main_soclinux_sdram_time0 - 1'd1);
        end
    end
    if ((~main_soclinux_sdram_en1)) begin
        main_soclinux_sdram_time1 <= 4'd15;
    end else begin
        if ((~main_soclinux_sdram_max_time1)) begin
            main_soclinux_sdram_time1 <= (main_soclinux_sdram_time1 - 1'd1);
        end
    end
    if (main_soclinux_sdram_choose_cmd_ce) begin
        case (main_soclinux_sdram_choose_cmd_grant)
            1'd0: begin
                if (main_soclinux_sdram_choose_cmd_request[1]) begin
                    main_soclinux_sdram_choose_cmd_grant <= 1'd1;
                end else begin
                    if (main_soclinux_sdram_choose_cmd_request[2]) begin
                        main_soclinux_sdram_choose_cmd_grant <= 2'd2;
                    end else begin
                        if (main_soclinux_sdram_choose_cmd_request[3]) begin
                            main_soclinux_sdram_choose_cmd_grant <= 2'd3;
                        end else begin
                            if (main_soclinux_sdram_choose_cmd_request[4]) begin
                                main_soclinux_sdram_choose_cmd_grant <= 3'd4;
                            end else begin
                                if (main_soclinux_sdram_choose_cmd_request[5]) begin
                                    main_soclinux_sdram_choose_cmd_grant <= 3'd5;
                                end else begin
                                    if (main_soclinux_sdram_choose_cmd_request[6]) begin
                                        main_soclinux_sdram_choose_cmd_grant <= 3'd6;
                                    end else begin
                                        if (main_soclinux_sdram_choose_cmd_request[7]) begin
                                            main_soclinux_sdram_choose_cmd_grant <= 3'd7;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            1'd1: begin
                if (main_soclinux_sdram_choose_cmd_request[2]) begin
                    main_soclinux_sdram_choose_cmd_grant <= 2'd2;
                end else begin
                    if (main_soclinux_sdram_choose_cmd_request[3]) begin
                        main_soclinux_sdram_choose_cmd_grant <= 2'd3;
                    end else begin
                        if (main_soclinux_sdram_choose_cmd_request[4]) begin
                            main_soclinux_sdram_choose_cmd_grant <= 3'd4;
                        end else begin
                            if (main_soclinux_sdram_choose_cmd_request[5]) begin
                                main_soclinux_sdram_choose_cmd_grant <= 3'd5;
                            end else begin
                                if (main_soclinux_sdram_choose_cmd_request[6]) begin
                                    main_soclinux_sdram_choose_cmd_grant <= 3'd6;
                                end else begin
                                    if (main_soclinux_sdram_choose_cmd_request[7]) begin
                                        main_soclinux_sdram_choose_cmd_grant <= 3'd7;
                                    end else begin
                                        if (main_soclinux_sdram_choose_cmd_request[0]) begin
                                            main_soclinux_sdram_choose_cmd_grant <= 1'd0;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            2'd2: begin
                if (main_soclinux_sdram_choose_cmd_request[3]) begin
                    main_soclinux_sdram_choose_cmd_grant <= 2'd3;
                end else begin
                    if (main_soclinux_sdram_choose_cmd_request[4]) begin
                        main_soclinux_sdram_choose_cmd_grant <= 3'd4;
                    end else begin
                        if (main_soclinux_sdram_choose_cmd_request[5]) begin
                            main_soclinux_sdram_choose_cmd_grant <= 3'd5;
                        end else begin
                            if (main_soclinux_sdram_choose_cmd_request[6]) begin
                                main_soclinux_sdram_choose_cmd_grant <= 3'd6;
                            end else begin
                                if (main_soclinux_sdram_choose_cmd_request[7]) begin
                                    main_soclinux_sdram_choose_cmd_grant <= 3'd7;
                                end else begin
                                    if (main_soclinux_sdram_choose_cmd_request[0]) begin
                                        main_soclinux_sdram_choose_cmd_grant <= 1'd0;
                                    end else begin
                                        if (main_soclinux_sdram_choose_cmd_request[1]) begin
                                            main_soclinux_sdram_choose_cmd_grant <= 1'd1;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            2'd3: begin
                if (main_soclinux_sdram_choose_cmd_request[4]) begin
                    main_soclinux_sdram_choose_cmd_grant <= 3'd4;
                end else begin
                    if (main_soclinux_sdram_choose_cmd_request[5]) begin
                        main_soclinux_sdram_choose_cmd_grant <= 3'd5;
                    end else begin
                        if (main_soclinux_sdram_choose_cmd_request[6]) begin
                            main_soclinux_sdram_choose_cmd_grant <= 3'd6;
                        end else begin
                            if (main_soclinux_sdram_choose_cmd_request[7]) begin
                                main_soclinux_sdram_choose_cmd_grant <= 3'd7;
                            end else begin
                                if (main_soclinux_sdram_choose_cmd_request[0]) begin
                                    main_soclinux_sdram_choose_cmd_grant <= 1'd0;
                                end else begin
                                    if (main_soclinux_sdram_choose_cmd_request[1]) begin
                                        main_soclinux_sdram_choose_cmd_grant <= 1'd1;
                                    end else begin
                                        if (main_soclinux_sdram_choose_cmd_request[2]) begin
                                            main_soclinux_sdram_choose_cmd_grant <= 2'd2;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            3'd4: begin
                if (main_soclinux_sdram_choose_cmd_request[5]) begin
                    main_soclinux_sdram_choose_cmd_grant <= 3'd5;
                end else begin
                    if (main_soclinux_sdram_choose_cmd_request[6]) begin
                        main_soclinux_sdram_choose_cmd_grant <= 3'd6;
                    end else begin
                        if (main_soclinux_sdram_choose_cmd_request[7]) begin
                            main_soclinux_sdram_choose_cmd_grant <= 3'd7;
                        end else begin
                            if (main_soclinux_sdram_choose_cmd_request[0]) begin
                                main_soclinux_sdram_choose_cmd_grant <= 1'd0;
                            end else begin
                                if (main_soclinux_sdram_choose_cmd_request[1]) begin
                                    main_soclinux_sdram_choose_cmd_grant <= 1'd1;
                                end else begin
                                    if (main_soclinux_sdram_choose_cmd_request[2]) begin
                                        main_soclinux_sdram_choose_cmd_grant <= 2'd2;
                                    end else begin
                                        if (main_soclinux_sdram_choose_cmd_request[3]) begin
                                            main_soclinux_sdram_choose_cmd_grant <= 2'd3;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            3'd5: begin
                if (main_soclinux_sdram_choose_cmd_request[6]) begin
                    main_soclinux_sdram_choose_cmd_grant <= 3'd6;
                end else begin
                    if (main_soclinux_sdram_choose_cmd_request[7]) begin
                        main_soclinux_sdram_choose_cmd_grant <= 3'd7;
                    end else begin
                        if (main_soclinux_sdram_choose_cmd_request[0]) begin
                            main_soclinux_sdram_choose_cmd_grant <= 1'd0;
                        end else begin
                            if (main_soclinux_sdram_choose_cmd_request[1]) begin
                                main_soclinux_sdram_choose_cmd_grant <= 1'd1;
                            end else begin
                                if (main_soclinux_sdram_choose_cmd_request[2]) begin
                                    main_soclinux_sdram_choose_cmd_grant <= 2'd2;
                                end else begin
                                    if (main_soclinux_sdram_choose_cmd_request[3]) begin
                                        main_soclinux_sdram_choose_cmd_grant <= 2'd3;
                                    end else begin
                                        if (main_soclinux_sdram_choose_cmd_request[4]) begin
                                            main_soclinux_sdram_choose_cmd_grant <= 3'd4;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            3'd6: begin
                if (main_soclinux_sdram_choose_cmd_request[7]) begin
                    main_soclinux_sdram_choose_cmd_grant <= 3'd7;
                end else begin
                    if (main_soclinux_sdram_choose_cmd_request[0]) begin
                        main_soclinux_sdram_choose_cmd_grant <= 1'd0;
                    end else begin
                        if (main_soclinux_sdram_choose_cmd_request[1]) begin
                            main_soclinux_sdram_choose_cmd_grant <= 1'd1;
                        end else begin
                            if (main_soclinux_sdram_choose_cmd_request[2]) begin
                                main_soclinux_sdram_choose_cmd_grant <= 2'd2;
                            end else begin
                                if (main_soclinux_sdram_choose_cmd_request[3]) begin
                                    main_soclinux_sdram_choose_cmd_grant <= 2'd3;
                                end else begin
                                    if (main_soclinux_sdram_choose_cmd_request[4]) begin
                                        main_soclinux_sdram_choose_cmd_grant <= 3'd4;
                                    end else begin
                                        if (main_soclinux_sdram_choose_cmd_request[5]) begin
                                            main_soclinux_sdram_choose_cmd_grant <= 3'd5;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            3'd7: begin
                if (main_soclinux_sdram_choose_cmd_request[0]) begin
                    main_soclinux_sdram_choose_cmd_grant <= 1'd0;
                end else begin
                    if (main_soclinux_sdram_choose_cmd_request[1]) begin
                        main_soclinux_sdram_choose_cmd_grant <= 1'd1;
                    end else begin
                        if (main_soclinux_sdram_choose_cmd_request[2]) begin
                            main_soclinux_sdram_choose_cmd_grant <= 2'd2;
                        end else begin
                            if (main_soclinux_sdram_choose_cmd_request[3]) begin
                                main_soclinux_sdram_choose_cmd_grant <= 2'd3;
                            end else begin
                                if (main_soclinux_sdram_choose_cmd_request[4]) begin
                                    main_soclinux_sdram_choose_cmd_grant <= 3'd4;
                                end else begin
                                    if (main_soclinux_sdram_choose_cmd_request[5]) begin
                                        main_soclinux_sdram_choose_cmd_grant <= 3'd5;
                                    end else begin
                                        if (main_soclinux_sdram_choose_cmd_request[6]) begin
                                            main_soclinux_sdram_choose_cmd_grant <= 3'd6;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
        endcase
    end
    if (main_soclinux_sdram_choose_req_ce) begin
        case (main_soclinux_sdram_choose_req_grant)
            1'd0: begin
                if (main_soclinux_sdram_choose_req_request[1]) begin
                    main_soclinux_sdram_choose_req_grant <= 1'd1;
                end else begin
                    if (main_soclinux_sdram_choose_req_request[2]) begin
                        main_soclinux_sdram_choose_req_grant <= 2'd2;
                    end else begin
                        if (main_soclinux_sdram_choose_req_request[3]) begin
                            main_soclinux_sdram_choose_req_grant <= 2'd3;
                        end else begin
                            if (main_soclinux_sdram_choose_req_request[4]) begin
                                main_soclinux_sdram_choose_req_grant <= 3'd4;
                            end else begin
                                if (main_soclinux_sdram_choose_req_request[5]) begin
                                    main_soclinux_sdram_choose_req_grant <= 3'd5;
                                end else begin
                                    if (main_soclinux_sdram_choose_req_request[6]) begin
                                        main_soclinux_sdram_choose_req_grant <= 3'd6;
                                    end else begin
                                        if (main_soclinux_sdram_choose_req_request[7]) begin
                                            main_soclinux_sdram_choose_req_grant <= 3'd7;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            1'd1: begin
                if (main_soclinux_sdram_choose_req_request[2]) begin
                    main_soclinux_sdram_choose_req_grant <= 2'd2;
                end else begin
                    if (main_soclinux_sdram_choose_req_request[3]) begin
                        main_soclinux_sdram_choose_req_grant <= 2'd3;
                    end else begin
                        if (main_soclinux_sdram_choose_req_request[4]) begin
                            main_soclinux_sdram_choose_req_grant <= 3'd4;
                        end else begin
                            if (main_soclinux_sdram_choose_req_request[5]) begin
                                main_soclinux_sdram_choose_req_grant <= 3'd5;
                            end else begin
                                if (main_soclinux_sdram_choose_req_request[6]) begin
                                    main_soclinux_sdram_choose_req_grant <= 3'd6;
                                end else begin
                                    if (main_soclinux_sdram_choose_req_request[7]) begin
                                        main_soclinux_sdram_choose_req_grant <= 3'd7;
                                    end else begin
                                        if (main_soclinux_sdram_choose_req_request[0]) begin
                                            main_soclinux_sdram_choose_req_grant <= 1'd0;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            2'd2: begin
                if (main_soclinux_sdram_choose_req_request[3]) begin
                    main_soclinux_sdram_choose_req_grant <= 2'd3;
                end else begin
                    if (main_soclinux_sdram_choose_req_request[4]) begin
                        main_soclinux_sdram_choose_req_grant <= 3'd4;
                    end else begin
                        if (main_soclinux_sdram_choose_req_request[5]) begin
                            main_soclinux_sdram_choose_req_grant <= 3'd5;
                        end else begin
                            if (main_soclinux_sdram_choose_req_request[6]) begin
                                main_soclinux_sdram_choose_req_grant <= 3'd6;
                            end else begin
                                if (main_soclinux_sdram_choose_req_request[7]) begin
                                    main_soclinux_sdram_choose_req_grant <= 3'd7;
                                end else begin
                                    if (main_soclinux_sdram_choose_req_request[0]) begin
                                        main_soclinux_sdram_choose_req_grant <= 1'd0;
                                    end else begin
                                        if (main_soclinux_sdram_choose_req_request[1]) begin
                                            main_soclinux_sdram_choose_req_grant <= 1'd1;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            2'd3: begin
                if (main_soclinux_sdram_choose_req_request[4]) begin
                    main_soclinux_sdram_choose_req_grant <= 3'd4;
                end else begin
                    if (main_soclinux_sdram_choose_req_request[5]) begin
                        main_soclinux_sdram_choose_req_grant <= 3'd5;
                    end else begin
                        if (main_soclinux_sdram_choose_req_request[6]) begin
                            main_soclinux_sdram_choose_req_grant <= 3'd6;
                        end else begin
                            if (main_soclinux_sdram_choose_req_request[7]) begin
                                main_soclinux_sdram_choose_req_grant <= 3'd7;
                            end else begin
                                if (main_soclinux_sdram_choose_req_request[0]) begin
                                    main_soclinux_sdram_choose_req_grant <= 1'd0;
                                end else begin
                                    if (main_soclinux_sdram_choose_req_request[1]) begin
                                        main_soclinux_sdram_choose_req_grant <= 1'd1;
                                    end else begin
                                        if (main_soclinux_sdram_choose_req_request[2]) begin
                                            main_soclinux_sdram_choose_req_grant <= 2'd2;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            3'd4: begin
                if (main_soclinux_sdram_choose_req_request[5]) begin
                    main_soclinux_sdram_choose_req_grant <= 3'd5;
                end else begin
                    if (main_soclinux_sdram_choose_req_request[6]) begin
                        main_soclinux_sdram_choose_req_grant <= 3'd6;
                    end else begin
                        if (main_soclinux_sdram_choose_req_request[7]) begin
                            main_soclinux_sdram_choose_req_grant <= 3'd7;
                        end else begin
                            if (main_soclinux_sdram_choose_req_request[0]) begin
                                main_soclinux_sdram_choose_req_grant <= 1'd0;
                            end else begin
                                if (main_soclinux_sdram_choose_req_request[1]) begin
                                    main_soclinux_sdram_choose_req_grant <= 1'd1;
                                end else begin
                                    if (main_soclinux_sdram_choose_req_request[2]) begin
                                        main_soclinux_sdram_choose_req_grant <= 2'd2;
                                    end else begin
                                        if (main_soclinux_sdram_choose_req_request[3]) begin
                                            main_soclinux_sdram_choose_req_grant <= 2'd3;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            3'd5: begin
                if (main_soclinux_sdram_choose_req_request[6]) begin
                    main_soclinux_sdram_choose_req_grant <= 3'd6;
                end else begin
                    if (main_soclinux_sdram_choose_req_request[7]) begin
                        main_soclinux_sdram_choose_req_grant <= 3'd7;
                    end else begin
                        if (main_soclinux_sdram_choose_req_request[0]) begin
                            main_soclinux_sdram_choose_req_grant <= 1'd0;
                        end else begin
                            if (main_soclinux_sdram_choose_req_request[1]) begin
                                main_soclinux_sdram_choose_req_grant <= 1'd1;
                            end else begin
                                if (main_soclinux_sdram_choose_req_request[2]) begin
                                    main_soclinux_sdram_choose_req_grant <= 2'd2;
                                end else begin
                                    if (main_soclinux_sdram_choose_req_request[3]) begin
                                        main_soclinux_sdram_choose_req_grant <= 2'd3;
                                    end else begin
                                        if (main_soclinux_sdram_choose_req_request[4]) begin
                                            main_soclinux_sdram_choose_req_grant <= 3'd4;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            3'd6: begin
                if (main_soclinux_sdram_choose_req_request[7]) begin
                    main_soclinux_sdram_choose_req_grant <= 3'd7;
                end else begin
                    if (main_soclinux_sdram_choose_req_request[0]) begin
                        main_soclinux_sdram_choose_req_grant <= 1'd0;
                    end else begin
                        if (main_soclinux_sdram_choose_req_request[1]) begin
                            main_soclinux_sdram_choose_req_grant <= 1'd1;
                        end else begin
                            if (main_soclinux_sdram_choose_req_request[2]) begin
                                main_soclinux_sdram_choose_req_grant <= 2'd2;
                            end else begin
                                if (main_soclinux_sdram_choose_req_request[3]) begin
                                    main_soclinux_sdram_choose_req_grant <= 2'd3;
                                end else begin
                                    if (main_soclinux_sdram_choose_req_request[4]) begin
                                        main_soclinux_sdram_choose_req_grant <= 3'd4;
                                    end else begin
                                        if (main_soclinux_sdram_choose_req_request[5]) begin
                                            main_soclinux_sdram_choose_req_grant <= 3'd5;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            3'd7: begin
                if (main_soclinux_sdram_choose_req_request[0]) begin
                    main_soclinux_sdram_choose_req_grant <= 1'd0;
                end else begin
                    if (main_soclinux_sdram_choose_req_request[1]) begin
                        main_soclinux_sdram_choose_req_grant <= 1'd1;
                    end else begin
                        if (main_soclinux_sdram_choose_req_request[2]) begin
                            main_soclinux_sdram_choose_req_grant <= 2'd2;
                        end else begin
                            if (main_soclinux_sdram_choose_req_request[3]) begin
                                main_soclinux_sdram_choose_req_grant <= 2'd3;
                            end else begin
                                if (main_soclinux_sdram_choose_req_request[4]) begin
                                    main_soclinux_sdram_choose_req_grant <= 3'd4;
                                end else begin
                                    if (main_soclinux_sdram_choose_req_request[5]) begin
                                        main_soclinux_sdram_choose_req_grant <= 3'd5;
                                    end else begin
                                        if (main_soclinux_sdram_choose_req_request[6]) begin
                                            main_soclinux_sdram_choose_req_grant <= 3'd6;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
        endcase
    end
    main_soclinux_sdram_dfi_p0_cs_n <= 1'd0;
    main_soclinux_sdram_dfi_p0_bank <= builder_array_muxed0;
    main_soclinux_sdram_dfi_p0_address <= builder_array_muxed1;
    main_soclinux_sdram_dfi_p0_cas_n <= (~builder_array_muxed2);
    main_soclinux_sdram_dfi_p0_ras_n <= (~builder_array_muxed3);
    main_soclinux_sdram_dfi_p0_we_n <= (~builder_array_muxed4);
    main_soclinux_sdram_dfi_p0_rddata_en <= builder_array_muxed5;
    main_soclinux_sdram_dfi_p0_wrdata_en <= builder_array_muxed6;
    main_soclinux_sdram_dfi_p1_cs_n <= 1'd0;
    main_soclinux_sdram_dfi_p1_bank <= builder_array_muxed7;
    main_soclinux_sdram_dfi_p1_address <= builder_array_muxed8;
    main_soclinux_sdram_dfi_p1_cas_n <= (~builder_array_muxed9);
    main_soclinux_sdram_dfi_p1_ras_n <= (~builder_array_muxed10);
    main_soclinux_sdram_dfi_p1_we_n <= (~builder_array_muxed11);
    main_soclinux_sdram_dfi_p1_rddata_en <= builder_array_muxed12;
    main_soclinux_sdram_dfi_p1_wrdata_en <= builder_array_muxed13;
    main_soclinux_sdram_dfi_p2_cs_n <= 1'd0;
    main_soclinux_sdram_dfi_p2_bank <= builder_array_muxed14;
    main_soclinux_sdram_dfi_p2_address <= builder_array_muxed15;
    main_soclinux_sdram_dfi_p2_cas_n <= (~builder_array_muxed16);
    main_soclinux_sdram_dfi_p2_ras_n <= (~builder_array_muxed17);
    main_soclinux_sdram_dfi_p2_we_n <= (~builder_array_muxed18);
    main_soclinux_sdram_dfi_p2_rddata_en <= builder_array_muxed19;
    main_soclinux_sdram_dfi_p2_wrdata_en <= builder_array_muxed20;
    main_soclinux_sdram_dfi_p3_cs_n <= 1'd0;
    main_soclinux_sdram_dfi_p3_bank <= builder_array_muxed21;
    main_soclinux_sdram_dfi_p3_address <= builder_array_muxed22;
    main_soclinux_sdram_dfi_p3_cas_n <= (~builder_array_muxed23);
    main_soclinux_sdram_dfi_p3_ras_n <= (~builder_array_muxed24);
    main_soclinux_sdram_dfi_p3_we_n <= (~builder_array_muxed25);
    main_soclinux_sdram_dfi_p3_rddata_en <= builder_array_muxed26;
    main_soclinux_sdram_dfi_p3_wrdata_en <= builder_array_muxed27;
    if (main_soclinux_sdram_trrdcon_valid) begin
        main_soclinux_sdram_trrdcon_count <= 1'd1;
        if (1'd0) begin
            main_soclinux_sdram_trrdcon_ready <= 1'd1;
        end else begin
            main_soclinux_sdram_trrdcon_ready <= 1'd0;
        end
    end else begin
        if ((~main_soclinux_sdram_trrdcon_ready)) begin
            main_soclinux_sdram_trrdcon_count <= (main_soclinux_sdram_trrdcon_count - 1'd1);
            if ((main_soclinux_sdram_trrdcon_count == 1'd1)) begin
                main_soclinux_sdram_trrdcon_ready <= 1'd1;
            end
        end
    end
    main_soclinux_sdram_tfawcon_window <= {main_soclinux_sdram_tfawcon_window, main_soclinux_sdram_tfawcon_valid};
    if ((main_soclinux_sdram_tfawcon_count < 3'd4)) begin
        if ((main_soclinux_sdram_tfawcon_count == 2'd3)) begin
            main_soclinux_sdram_tfawcon_ready <= (~main_soclinux_sdram_tfawcon_valid);
        end else begin
            main_soclinux_sdram_tfawcon_ready <= 1'd1;
        end
    end
    if (main_soclinux_sdram_tccdcon_valid) begin
        main_soclinux_sdram_tccdcon_count <= 1'd0;
        if (1'd1) begin
            main_soclinux_sdram_tccdcon_ready <= 1'd1;
        end else begin
            main_soclinux_sdram_tccdcon_ready <= 1'd0;
        end
    end else begin
        if ((~main_soclinux_sdram_tccdcon_ready)) begin
            main_soclinux_sdram_tccdcon_count <= (main_soclinux_sdram_tccdcon_count - 1'd1);
            if ((main_soclinux_sdram_tccdcon_count == 1'd1)) begin
                main_soclinux_sdram_tccdcon_ready <= 1'd1;
            end
        end
    end
    if (main_soclinux_sdram_twtrcon_valid) begin
        main_soclinux_sdram_twtrcon_count <= 3'd4;
        if (1'd0) begin
            main_soclinux_sdram_twtrcon_ready <= 1'd1;
        end else begin
            main_soclinux_sdram_twtrcon_ready <= 1'd0;
        end
    end else begin
        if ((~main_soclinux_sdram_twtrcon_ready)) begin
            main_soclinux_sdram_twtrcon_count <= (main_soclinux_sdram_twtrcon_count - 1'd1);
            if ((main_soclinux_sdram_twtrcon_count == 1'd1)) begin
                main_soclinux_sdram_twtrcon_ready <= 1'd1;
            end
        end
    end
    builder_soclinux_multiplexer_state <= builder_soclinux_multiplexer_next_state;
    builder_soclinux_new_master_wdata_ready0 <= ((((((((1'd0 | ((builder_soclinux_roundrobin0_grant == 1'd0) & main_soclinux_sdram_interface_bank0_wdata_ready)) | ((builder_soclinux_roundrobin1_grant == 1'd0) & main_soclinux_sdram_interface_bank1_wdata_ready)) | ((builder_soclinux_roundrobin2_grant == 1'd0) & main_soclinux_sdram_interface_bank2_wdata_ready)) | ((builder_soclinux_roundrobin3_grant == 1'd0) & main_soclinux_sdram_interface_bank3_wdata_ready)) | ((builder_soclinux_roundrobin4_grant == 1'd0) & main_soclinux_sdram_interface_bank4_wdata_ready)) | ((builder_soclinux_roundrobin5_grant == 1'd0) & main_soclinux_sdram_interface_bank5_wdata_ready)) | ((builder_soclinux_roundrobin6_grant == 1'd0) & main_soclinux_sdram_interface_bank6_wdata_ready)) | ((builder_soclinux_roundrobin7_grant == 1'd0) & main_soclinux_sdram_interface_bank7_wdata_ready));
    builder_soclinux_new_master_wdata_ready1 <= builder_soclinux_new_master_wdata_ready0;
    builder_soclinux_new_master_rdata_valid0 <= ((((((((1'd0 | ((builder_soclinux_roundrobin0_grant == 1'd0) & main_soclinux_sdram_interface_bank0_rdata_valid)) | ((builder_soclinux_roundrobin1_grant == 1'd0) & main_soclinux_sdram_interface_bank1_rdata_valid)) | ((builder_soclinux_roundrobin2_grant == 1'd0) & main_soclinux_sdram_interface_bank2_rdata_valid)) | ((builder_soclinux_roundrobin3_grant == 1'd0) & main_soclinux_sdram_interface_bank3_rdata_valid)) | ((builder_soclinux_roundrobin4_grant == 1'd0) & main_soclinux_sdram_interface_bank4_rdata_valid)) | ((builder_soclinux_roundrobin5_grant == 1'd0) & main_soclinux_sdram_interface_bank5_rdata_valid)) | ((builder_soclinux_roundrobin6_grant == 1'd0) & main_soclinux_sdram_interface_bank6_rdata_valid)) | ((builder_soclinux_roundrobin7_grant == 1'd0) & main_soclinux_sdram_interface_bank7_rdata_valid));
    builder_soclinux_new_master_rdata_valid1 <= builder_soclinux_new_master_rdata_valid0;
    builder_soclinux_new_master_rdata_valid2 <= builder_soclinux_new_master_rdata_valid1;
    builder_soclinux_new_master_rdata_valid3 <= builder_soclinux_new_master_rdata_valid2;
    builder_soclinux_new_master_rdata_valid4 <= builder_soclinux_new_master_rdata_valid3;
    builder_soclinux_new_master_rdata_valid5 <= builder_soclinux_new_master_rdata_valid4;
    builder_soclinux_new_master_rdata_valid6 <= builder_soclinux_new_master_rdata_valid5;
    builder_soclinux_new_master_rdata_valid7 <= builder_soclinux_new_master_rdata_valid6;
    builder_soclinux_new_master_rdata_valid8 <= builder_soclinux_new_master_rdata_valid7;
    builder_soclinux_new_master_rdata_valid9 <= builder_soclinux_new_master_rdata_valid8;
    main_soclinux_adr_offset_r <= main_soclinux_wb_sdram_adr[2:0];
    builder_soclinux_fullmemorywe_state <= builder_soclinux_fullmemorywe_next_state;
    builder_soclinux_litedramwishbone2native_state <= builder_soclinux_litedramwishbone2native_next_state;
    if (main_soclinux_aborted_litedramwishbone2native_next_value_ce) begin
        main_soclinux_aborted <= main_soclinux_aborted_litedramwishbone2native_next_value;
    end
    if (main_done) begin
        main_chaser <= {main_chaser, (~main_chaser[7])};
    end
    if (main_re) begin
        main_mode <= 1'd1;
    end
    if (main_wait) begin
        if ((~main_done)) begin
            main_count <= (main_count - 1'd1);
        end
    end else begin
        main_count <= 24'd9375000;
    end
    card_detect_d <= card_detect_status0;
    card_detect_irq <= (card_detect_status0 ^ card_detect_d);
    if ((~clocker_stop)) begin
        clocker_clks <= (clocker_clks + 1'd1);
    end
    clocker_clk_d <= clocker_clk1;
    if (clocker_clk_d) begin
        clocker_ce_delayed <= clocker_clk_en;
    end
    builder_soclinux_sdphyinit_state <= builder_soclinux_sdphyinit_next_state;
    if (init_count_sdphyinit_next_value_ce) begin
        init_count <= init_count_sdphyinit_next_value;
    end
    builder_soclinux_sdphycmdw_state <= builder_soclinux_sdphycmdw_next_state;
    if (cmdw_count_sdphycmdw_next_value_ce) begin
        cmdw_count <= cmdw_count_sdphycmdw_next_value;
    end
    if (cmdr_cmdr_pads_in_valid) begin
        cmdr_cmdr_run <= (cmdr_cmdr_start | cmdr_cmdr_run);
    end
    if (cmdr_cmdr_converter_converter_source_ready) begin
        cmdr_cmdr_converter_converter_strobe_all <= 1'd0;
    end
    if (cmdr_cmdr_converter_converter_load_part) begin
        if (((cmdr_cmdr_converter_converter_demux == 3'd7) | cmdr_cmdr_converter_converter_sink_last)) begin
            cmdr_cmdr_converter_converter_demux <= 1'd0;
            cmdr_cmdr_converter_converter_strobe_all <= 1'd1;
        end else begin
            cmdr_cmdr_converter_converter_demux <= (cmdr_cmdr_converter_converter_demux + 1'd1);
        end
    end
    if ((cmdr_cmdr_converter_converter_source_valid & cmdr_cmdr_converter_converter_source_ready)) begin
        if ((cmdr_cmdr_converter_converter_sink_valid & cmdr_cmdr_converter_converter_sink_ready)) begin
            cmdr_cmdr_converter_converter_source_first <= cmdr_cmdr_converter_converter_sink_first;
            cmdr_cmdr_converter_converter_source_last <= cmdr_cmdr_converter_converter_sink_last;
        end else begin
            cmdr_cmdr_converter_converter_source_first <= 1'd0;
            cmdr_cmdr_converter_converter_source_last <= 1'd0;
        end
    end else begin
        if ((cmdr_cmdr_converter_converter_sink_valid & cmdr_cmdr_converter_converter_sink_ready)) begin
            cmdr_cmdr_converter_converter_source_first <= (cmdr_cmdr_converter_converter_sink_first | cmdr_cmdr_converter_converter_source_first);
            cmdr_cmdr_converter_converter_source_last <= (cmdr_cmdr_converter_converter_sink_last | cmdr_cmdr_converter_converter_source_last);
        end
    end
    if (cmdr_cmdr_converter_converter_load_part) begin
        case (cmdr_cmdr_converter_converter_demux)
            1'd0: begin
                cmdr_cmdr_converter_converter_source_payload_data[7] <= cmdr_cmdr_converter_converter_sink_payload_data;
            end
            1'd1: begin
                cmdr_cmdr_converter_converter_source_payload_data[6] <= cmdr_cmdr_converter_converter_sink_payload_data;
            end
            2'd2: begin
                cmdr_cmdr_converter_converter_source_payload_data[5] <= cmdr_cmdr_converter_converter_sink_payload_data;
            end
            2'd3: begin
                cmdr_cmdr_converter_converter_source_payload_data[4] <= cmdr_cmdr_converter_converter_sink_payload_data;
            end
            3'd4: begin
                cmdr_cmdr_converter_converter_source_payload_data[3] <= cmdr_cmdr_converter_converter_sink_payload_data;
            end
            3'd5: begin
                cmdr_cmdr_converter_converter_source_payload_data[2] <= cmdr_cmdr_converter_converter_sink_payload_data;
            end
            3'd6: begin
                cmdr_cmdr_converter_converter_source_payload_data[1] <= cmdr_cmdr_converter_converter_sink_payload_data;
            end
            3'd7: begin
                cmdr_cmdr_converter_converter_source_payload_data[0] <= cmdr_cmdr_converter_converter_sink_payload_data;
            end
        endcase
    end
    if (cmdr_cmdr_converter_converter_load_part) begin
        cmdr_cmdr_converter_converter_source_payload_valid_token_count <= (cmdr_cmdr_converter_converter_demux + 1'd1);
    end
    if (((~cmdr_cmdr_buf_pipe_valid_source_valid) | cmdr_cmdr_buf_pipe_valid_source_ready)) begin
        cmdr_cmdr_buf_pipe_valid_source_valid <= cmdr_cmdr_buf_pipe_valid_sink_valid;
        cmdr_cmdr_buf_pipe_valid_source_first <= cmdr_cmdr_buf_pipe_valid_sink_first;
        cmdr_cmdr_buf_pipe_valid_source_last <= cmdr_cmdr_buf_pipe_valid_sink_last;
        cmdr_cmdr_buf_pipe_valid_source_payload_data <= cmdr_cmdr_buf_pipe_valid_sink_payload_data;
    end
    if (cmdr_cmdr_reset) begin
        cmdr_cmdr_run <= 1'd0;
        cmdr_cmdr_converter_converter_source_payload_data <= 8'd0;
        cmdr_cmdr_converter_converter_source_payload_valid_token_count <= 4'd0;
        cmdr_cmdr_converter_converter_demux <= 3'd0;
        cmdr_cmdr_converter_converter_strobe_all <= 1'd0;
        cmdr_cmdr_buf_pipe_valid_source_valid <= 1'd0;
        cmdr_cmdr_buf_pipe_valid_source_payload_data <= 8'd0;
    end
    builder_soclinux_sdphycmdr_state <= builder_soclinux_sdphycmdr_next_state;
    if (cmdr_timeout_sdphycmdr_next_value_ce0) begin
        cmdr_timeout <= cmdr_timeout_sdphycmdr_next_value0;
    end
    if (cmdr_count_sdphycmdr_next_value_ce1) begin
        cmdr_count <= cmdr_count_sdphycmdr_next_value1;
    end
    if (cmdr_busy_sdphycmdr_next_value_ce2) begin
        cmdr_busy <= cmdr_busy_sdphycmdr_next_value2;
    end
    if (cmdr_cmdr_reset_sdphycmdr_next_value_ce3) begin
        cmdr_cmdr_reset <= cmdr_cmdr_reset_sdphycmdr_next_value3;
    end
    if (dataw_crc_pads_in_valid) begin
        dataw_crc_run <= (dataw_crc_start | dataw_crc_run);
    end
    if (dataw_crc_converter_converter_source_ready) begin
        dataw_crc_converter_converter_strobe_all <= 1'd0;
    end
    if (dataw_crc_converter_converter_load_part) begin
        if (((dataw_crc_converter_converter_demux == 3'd7) | dataw_crc_converter_converter_sink_last)) begin
            dataw_crc_converter_converter_demux <= 1'd0;
            dataw_crc_converter_converter_strobe_all <= 1'd1;
        end else begin
            dataw_crc_converter_converter_demux <= (dataw_crc_converter_converter_demux + 1'd1);
        end
    end
    if ((dataw_crc_converter_converter_source_valid & dataw_crc_converter_converter_source_ready)) begin
        if ((dataw_crc_converter_converter_sink_valid & dataw_crc_converter_converter_sink_ready)) begin
            dataw_crc_converter_converter_source_first <= dataw_crc_converter_converter_sink_first;
            dataw_crc_converter_converter_source_last <= dataw_crc_converter_converter_sink_last;
        end else begin
            dataw_crc_converter_converter_source_first <= 1'd0;
            dataw_crc_converter_converter_source_last <= 1'd0;
        end
    end else begin
        if ((dataw_crc_converter_converter_sink_valid & dataw_crc_converter_converter_sink_ready)) begin
            dataw_crc_converter_converter_source_first <= (dataw_crc_converter_converter_sink_first | dataw_crc_converter_converter_source_first);
            dataw_crc_converter_converter_source_last <= (dataw_crc_converter_converter_sink_last | dataw_crc_converter_converter_source_last);
        end
    end
    if (dataw_crc_converter_converter_load_part) begin
        case (dataw_crc_converter_converter_demux)
            1'd0: begin
                dataw_crc_converter_converter_source_payload_data[7] <= dataw_crc_converter_converter_sink_payload_data;
            end
            1'd1: begin
                dataw_crc_converter_converter_source_payload_data[6] <= dataw_crc_converter_converter_sink_payload_data;
            end
            2'd2: begin
                dataw_crc_converter_converter_source_payload_data[5] <= dataw_crc_converter_converter_sink_payload_data;
            end
            2'd3: begin
                dataw_crc_converter_converter_source_payload_data[4] <= dataw_crc_converter_converter_sink_payload_data;
            end
            3'd4: begin
                dataw_crc_converter_converter_source_payload_data[3] <= dataw_crc_converter_converter_sink_payload_data;
            end
            3'd5: begin
                dataw_crc_converter_converter_source_payload_data[2] <= dataw_crc_converter_converter_sink_payload_data;
            end
            3'd6: begin
                dataw_crc_converter_converter_source_payload_data[1] <= dataw_crc_converter_converter_sink_payload_data;
            end
            3'd7: begin
                dataw_crc_converter_converter_source_payload_data[0] <= dataw_crc_converter_converter_sink_payload_data;
            end
        endcase
    end
    if (dataw_crc_converter_converter_load_part) begin
        dataw_crc_converter_converter_source_payload_valid_token_count <= (dataw_crc_converter_converter_demux + 1'd1);
    end
    if (((~dataw_crc_buf_pipe_valid_source_valid) | dataw_crc_buf_pipe_valid_source_ready)) begin
        dataw_crc_buf_pipe_valid_source_valid <= dataw_crc_buf_pipe_valid_sink_valid;
        dataw_crc_buf_pipe_valid_source_first <= dataw_crc_buf_pipe_valid_sink_first;
        dataw_crc_buf_pipe_valid_source_last <= dataw_crc_buf_pipe_valid_sink_last;
        dataw_crc_buf_pipe_valid_source_payload_data <= dataw_crc_buf_pipe_valid_sink_payload_data;
    end
    if (dataw_crc_reset) begin
        dataw_crc_run <= 1'd0;
        dataw_crc_converter_converter_source_payload_data <= 8'd0;
        dataw_crc_converter_converter_source_payload_valid_token_count <= 4'd0;
        dataw_crc_converter_converter_demux <= 3'd0;
        dataw_crc_converter_converter_strobe_all <= 1'd0;
        dataw_crc_buf_pipe_valid_source_valid <= 1'd0;
        dataw_crc_buf_pipe_valid_source_payload_data <= 8'd0;
    end
    builder_soclinux_sdphydataw_state <= builder_soclinux_sdphydataw_next_state;
    if (dataw_accepted1_sdphydataw_next_value_ce0) begin
        dataw_accepted1 <= dataw_accepted1_sdphydataw_next_value0;
    end
    if (dataw_crc_error1_sdphydataw_next_value_ce1) begin
        dataw_crc_error1 <= dataw_crc_error1_sdphydataw_next_value1;
    end
    if (dataw_write_error1_sdphydataw_next_value_ce2) begin
        dataw_write_error1 <= dataw_write_error1_sdphydataw_next_value2;
    end
    if (dataw_count_sdphydataw_next_value_ce3) begin
        dataw_count <= dataw_count_sdphydataw_next_value3;
    end
    if (datar_datar_pads_in_valid) begin
        datar_datar_run <= (datar_datar_start | datar_datar_run);
    end
    if (datar_datar_converter_converter_source_ready) begin
        datar_datar_converter_converter_strobe_all <= 1'd0;
    end
    if (datar_datar_converter_converter_load_part) begin
        if (((datar_datar_converter_converter_demux == 1'd1) | datar_datar_converter_converter_sink_last)) begin
            datar_datar_converter_converter_demux <= 1'd0;
            datar_datar_converter_converter_strobe_all <= 1'd1;
        end else begin
            datar_datar_converter_converter_demux <= (datar_datar_converter_converter_demux + 1'd1);
        end
    end
    if ((datar_datar_converter_converter_source_valid & datar_datar_converter_converter_source_ready)) begin
        if ((datar_datar_converter_converter_sink_valid & datar_datar_converter_converter_sink_ready)) begin
            datar_datar_converter_converter_source_first <= datar_datar_converter_converter_sink_first;
            datar_datar_converter_converter_source_last <= datar_datar_converter_converter_sink_last;
        end else begin
            datar_datar_converter_converter_source_first <= 1'd0;
            datar_datar_converter_converter_source_last <= 1'd0;
        end
    end else begin
        if ((datar_datar_converter_converter_sink_valid & datar_datar_converter_converter_sink_ready)) begin
            datar_datar_converter_converter_source_first <= (datar_datar_converter_converter_sink_first | datar_datar_converter_converter_source_first);
            datar_datar_converter_converter_source_last <= (datar_datar_converter_converter_sink_last | datar_datar_converter_converter_source_last);
        end
    end
    if (datar_datar_converter_converter_load_part) begin
        case (datar_datar_converter_converter_demux)
            1'd0: begin
                datar_datar_converter_converter_source_payload_data[7:4] <= datar_datar_converter_converter_sink_payload_data;
            end
            1'd1: begin
                datar_datar_converter_converter_source_payload_data[3:0] <= datar_datar_converter_converter_sink_payload_data;
            end
        endcase
    end
    if (datar_datar_converter_converter_load_part) begin
        datar_datar_converter_converter_source_payload_valid_token_count <= (datar_datar_converter_converter_demux + 1'd1);
    end
    if (((~datar_datar_buf_pipe_valid_source_valid) | datar_datar_buf_pipe_valid_source_ready)) begin
        datar_datar_buf_pipe_valid_source_valid <= datar_datar_buf_pipe_valid_sink_valid;
        datar_datar_buf_pipe_valid_source_first <= datar_datar_buf_pipe_valid_sink_first;
        datar_datar_buf_pipe_valid_source_last <= datar_datar_buf_pipe_valid_sink_last;
        datar_datar_buf_pipe_valid_source_payload_data <= datar_datar_buf_pipe_valid_sink_payload_data;
    end
    if (datar_datar_reset) begin
        datar_datar_run <= 1'd0;
        datar_datar_converter_converter_source_payload_data <= 8'd0;
        datar_datar_converter_converter_source_payload_valid_token_count <= 2'd0;
        datar_datar_converter_converter_demux <= 1'd0;
        datar_datar_converter_converter_strobe_all <= 1'd0;
        datar_datar_buf_pipe_valid_source_valid <= 1'd0;
        datar_datar_buf_pipe_valid_source_payload_data <= 8'd0;
    end
    builder_soclinux_sdphydatar_state <= builder_soclinux_sdphydatar_next_state;
    if (datar_count_sdphydatar_next_value_ce0) begin
        datar_count <= datar_count_sdphydatar_next_value0;
    end
    if (datar_timeout_sdphydatar_next_value_ce1) begin
        datar_timeout <= datar_timeout_sdphydatar_next_value1;
    end
    if (datar_datar_reset_sdphydatar_next_value_ce2) begin
        datar_datar_reset <= datar_datar_reset_sdphydatar_next_value2;
    end
    clocker_clk_delay <= {clocker_clk_delay, clocker_clk0};
    sdpads_data_i_ce <= (clocker_clk_delay[1] & (~clocker_clk_delay[0]));
    if (sdcore_crc7_inserter_reset) begin
        sdcore_crc7_inserter_reg0 <= 1'd0;
    end else begin
        if (sdcore_crc7_inserter_enable) begin
            sdcore_crc7_inserter_reg0 <= sdcore_crc7_inserter_reg40;
        end
    end
    if (sdcore_crc16_inserter_crc0_reset) begin
        sdcore_crc16_inserter_crc0_reg0 <= 1'd0;
    end else begin
        if (sdcore_crc16_inserter_crc0_enable) begin
            sdcore_crc16_inserter_crc0_reg0 <= sdcore_crc16_inserter_crc0_reg2;
        end
    end
    if (sdcore_crc16_inserter_crc1_reset) begin
        sdcore_crc16_inserter_crc1_reg0 <= 1'd0;
    end else begin
        if (sdcore_crc16_inserter_crc1_enable) begin
            sdcore_crc16_inserter_crc1_reg0 <= sdcore_crc16_inserter_crc1_reg2;
        end
    end
    if (sdcore_crc16_inserter_crc2_reset) begin
        sdcore_crc16_inserter_crc2_reg0 <= 1'd0;
    end else begin
        if (sdcore_crc16_inserter_crc2_enable) begin
            sdcore_crc16_inserter_crc2_reg0 <= sdcore_crc16_inserter_crc2_reg2;
        end
    end
    if (sdcore_crc16_inserter_crc3_reset) begin
        sdcore_crc16_inserter_crc3_reg0 <= 1'd0;
    end else begin
        if (sdcore_crc16_inserter_crc3_enable) begin
            sdcore_crc16_inserter_crc3_reg0 <= sdcore_crc16_inserter_crc3_reg2;
        end
    end
    builder_soclinux_crc16inserter_state <= builder_soclinux_crc16inserter_next_state;
    if (sdcore_crc16_inserter_count_crc16inserter_next_value_ce) begin
        sdcore_crc16_inserter_count <= sdcore_crc16_inserter_count_crc16inserter_next_value;
    end
    if (((sdcore_fifo_syncfifo_we & sdcore_fifo_syncfifo_writable) & (~sdcore_fifo_replace))) begin
        sdcore_fifo_produce <= (sdcore_fifo_produce + 1'd1);
    end
    if (sdcore_fifo_do_read) begin
        sdcore_fifo_consume <= (sdcore_fifo_consume + 1'd1);
    end
    if (((sdcore_fifo_syncfifo_we & sdcore_fifo_syncfifo_writable) & (~sdcore_fifo_replace))) begin
        if ((~sdcore_fifo_do_read)) begin
            sdcore_fifo_level <= (sdcore_fifo_level + 1'd1);
        end
    end else begin
        if (sdcore_fifo_do_read) begin
            sdcore_fifo_level <= (sdcore_fifo_level - 1'd1);
        end
    end
    if (sdcore_fifo_reset) begin
        sdcore_fifo_level <= 4'd0;
        sdcore_fifo_produce <= 3'd0;
        sdcore_fifo_consume <= 3'd0;
    end
    builder_soclinux_fsm_state <= builder_soclinux_fsm_next_state;
    if (sdcore_cmd_done_fsm_next_value_ce0) begin
        sdcore_cmd_done <= sdcore_cmd_done_fsm_next_value0;
    end
    if (sdcore_data_done_fsm_next_value_ce1) begin
        sdcore_data_done <= sdcore_data_done_fsm_next_value1;
    end
    if (sdcore_cmd_count_fsm_next_value_ce2) begin
        sdcore_cmd_count <= sdcore_cmd_count_fsm_next_value2;
    end
    if (sdcore_data_count_fsm_next_value_ce3) begin
        sdcore_data_count <= sdcore_data_count_fsm_next_value3;
    end
    if (sdcore_cmd_error_fsm_next_value_ce4) begin
        sdcore_cmd_error <= sdcore_cmd_error_fsm_next_value4;
    end
    if (sdcore_cmd_timeout_fsm_next_value_ce5) begin
        sdcore_cmd_timeout <= sdcore_cmd_timeout_fsm_next_value5;
    end
    if (sdcore_data_error_fsm_next_value_ce6) begin
        sdcore_data_error <= sdcore_data_error_fsm_next_value6;
    end
    if (sdcore_data_timeout_fsm_next_value_ce7) begin
        sdcore_data_timeout <= sdcore_data_timeout_fsm_next_value7;
    end
    if (sdcore_cmd_response_status_fsm_next_value_ce8) begin
        sdcore_cmd_response_status <= sdcore_cmd_response_status_fsm_next_value8;
    end
    if ((~sdblock2mem_wishbonedmawriter_enable_storage)) begin
        sdblock2mem_connect <= 1'd0;
    end else begin
        if (sdblock2mem_start) begin
            sdblock2mem_connect <= 1'd1;
        end
    end
    sdblock2mem_done_d <= sdblock2mem_wishbonedmawriter_done_status;
    sdblock2mem_irq <= (sdblock2mem_wishbonedmawriter_done_status & (~sdblock2mem_done_d));
    if (sdblock2mem_fifo_syncfifo_re) begin
        sdblock2mem_fifo_readable <= 1'd1;
    end else begin
        if (sdblock2mem_fifo_re) begin
            sdblock2mem_fifo_readable <= 1'd0;
        end
    end
    if (((sdblock2mem_fifo_syncfifo_we & sdblock2mem_fifo_syncfifo_writable) & (~sdblock2mem_fifo_replace))) begin
        sdblock2mem_fifo_produce <= (sdblock2mem_fifo_produce + 1'd1);
    end
    if (sdblock2mem_fifo_do_read) begin
        sdblock2mem_fifo_consume <= (sdblock2mem_fifo_consume + 1'd1);
    end
    if (((sdblock2mem_fifo_syncfifo_we & sdblock2mem_fifo_syncfifo_writable) & (~sdblock2mem_fifo_replace))) begin
        if ((~sdblock2mem_fifo_do_read)) begin
            sdblock2mem_fifo_level0 <= (sdblock2mem_fifo_level0 + 1'd1);
        end
    end else begin
        if (sdblock2mem_fifo_do_read) begin
            sdblock2mem_fifo_level0 <= (sdblock2mem_fifo_level0 - 1'd1);
        end
    end
    if (sdblock2mem_converter_source_ready) begin
        sdblock2mem_converter_strobe_all <= 1'd0;
    end
    if (sdblock2mem_converter_load_part) begin
        if (((sdblock2mem_converter_demux == 2'd3) | sdblock2mem_converter_sink_last)) begin
            sdblock2mem_converter_demux <= 1'd0;
            sdblock2mem_converter_strobe_all <= 1'd1;
        end else begin
            sdblock2mem_converter_demux <= (sdblock2mem_converter_demux + 1'd1);
        end
    end
    if ((sdblock2mem_converter_source_valid & sdblock2mem_converter_source_ready)) begin
        if ((sdblock2mem_converter_sink_valid & sdblock2mem_converter_sink_ready)) begin
            sdblock2mem_converter_source_first <= sdblock2mem_converter_sink_first;
            sdblock2mem_converter_source_last <= sdblock2mem_converter_sink_last;
        end else begin
            sdblock2mem_converter_source_first <= 1'd0;
            sdblock2mem_converter_source_last <= 1'd0;
        end
    end else begin
        if ((sdblock2mem_converter_sink_valid & sdblock2mem_converter_sink_ready)) begin
            sdblock2mem_converter_source_first <= (sdblock2mem_converter_sink_first | sdblock2mem_converter_source_first);
            sdblock2mem_converter_source_last <= (sdblock2mem_converter_sink_last | sdblock2mem_converter_source_last);
        end
    end
    if (sdblock2mem_converter_load_part) begin
        case (sdblock2mem_converter_demux)
            1'd0: begin
                sdblock2mem_converter_source_payload_data[31:24] <= sdblock2mem_converter_sink_payload_data;
            end
            1'd1: begin
                sdblock2mem_converter_source_payload_data[23:16] <= sdblock2mem_converter_sink_payload_data;
            end
            2'd2: begin
                sdblock2mem_converter_source_payload_data[15:8] <= sdblock2mem_converter_sink_payload_data;
            end
            2'd3: begin
                sdblock2mem_converter_source_payload_data[7:0] <= sdblock2mem_converter_sink_payload_data;
            end
        endcase
    end
    if (sdblock2mem_converter_load_part) begin
        sdblock2mem_converter_source_payload_valid_token_count <= (sdblock2mem_converter_demux + 1'd1);
    end
    builder_soclinux_sdblock2memdma_state <= builder_soclinux_sdblock2memdma_next_state;
    if (sdblock2mem_wishbonedmawriter_offset_sdblock2memdma_next_value_ce) begin
        sdblock2mem_wishbonedmawriter_offset <= sdblock2mem_wishbonedmawriter_offset_sdblock2memdma_next_value;
    end
    if (sdblock2mem_wishbonedmawriter_reset) begin
        sdblock2mem_wishbonedmawriter_offset <= 32'd0;
        builder_soclinux_sdblock2memdma_state <= 2'd0;
    end
    if ((sdmem2block_source_source_valid & sdmem2block_source_source_ready)) begin
        sdmem2block_count <= (sdmem2block_count + 1'd1);
        if (sdmem2block_source_source_last) begin
            sdmem2block_count <= 1'd0;
        end
    end
    sdmem2block_done_d <= sdmem2block_dma_done_status;
    sdmem2block_irq <= (sdmem2block_dma_done_status & (~sdmem2block_done_d));
    if (((sdmem2block_dma_fifo_syncfifo_we & sdmem2block_dma_fifo_syncfifo_writable) & (~sdmem2block_dma_fifo_replace))) begin
        sdmem2block_dma_fifo_produce <= (sdmem2block_dma_fifo_produce + 1'd1);
    end
    if (sdmem2block_dma_fifo_do_read) begin
        sdmem2block_dma_fifo_consume <= (sdmem2block_dma_fifo_consume + 1'd1);
    end
    if (((sdmem2block_dma_fifo_syncfifo_we & sdmem2block_dma_fifo_syncfifo_writable) & (~sdmem2block_dma_fifo_replace))) begin
        if ((~sdmem2block_dma_fifo_do_read)) begin
            sdmem2block_dma_fifo_level <= (sdmem2block_dma_fifo_level + 1'd1);
        end
    end else begin
        if (sdmem2block_dma_fifo_do_read) begin
            sdmem2block_dma_fifo_level <= (sdmem2block_dma_fifo_level - 1'd1);
        end
    end
    builder_soclinux_sdmem2blockdma_state <= builder_soclinux_sdmem2blockdma_next_state;
    if (sdmem2block_dma_offset_sdmem2blockdma_next_value_ce) begin
        sdmem2block_dma_offset <= sdmem2block_dma_offset_sdmem2blockdma_next_value;
    end
    if (sdmem2block_dma_reset) begin
        sdmem2block_dma_offset <= 32'd0;
        builder_soclinux_sdmem2blockdma_state <= 2'd0;
    end
    if ((sdmem2block_converter_converter_source_valid & sdmem2block_converter_converter_source_ready)) begin
        if (sdmem2block_converter_converter_last) begin
            sdmem2block_converter_converter_mux <= 1'd0;
        end else begin
            sdmem2block_converter_converter_mux <= (sdmem2block_converter_converter_mux + 1'd1);
        end
    end
    if (sdmem2block_fifo_syncfifo_re) begin
        sdmem2block_fifo_readable <= 1'd1;
    end else begin
        if (sdmem2block_fifo_re) begin
            sdmem2block_fifo_readable <= 1'd0;
        end
    end
    if (((sdmem2block_fifo_syncfifo_we & sdmem2block_fifo_syncfifo_writable) & (~sdmem2block_fifo_replace))) begin
        sdmem2block_fifo_produce <= (sdmem2block_fifo_produce + 1'd1);
    end
    if (sdmem2block_fifo_do_read) begin
        sdmem2block_fifo_consume <= (sdmem2block_fifo_consume + 1'd1);
    end
    if (((sdmem2block_fifo_syncfifo_we & sdmem2block_fifo_syncfifo_writable) & (~sdmem2block_fifo_replace))) begin
        if ((~sdmem2block_fifo_do_read)) begin
            sdmem2block_fifo_level0 <= (sdmem2block_fifo_level0 + 1'd1);
        end
    end else begin
        if (sdmem2block_fifo_do_read) begin
            sdmem2block_fifo_level0 <= (sdmem2block_fifo_level0 - 1'd1);
        end
    end
    if (card_detect_clear) begin
        card_detect_pending <= 1'd0;
    end
    if (card_detect_trigger) begin
        card_detect_pending <= 1'd1;
    end
    if (block2mem_dma_clear) begin
        block2mem_dma_pending <= 1'd0;
    end
    if (block2mem_dma_trigger) begin
        block2mem_dma_pending <= 1'd1;
    end
    if (mem2block_dma_clear) begin
        mem2block_dma_pending <= 1'd0;
    end
    if (mem2block_dma_trigger) begin
        mem2block_dma_pending <= 1'd1;
    end
    if (drdy) begin
        case (channel)
            1'd0: begin
                temperature_status <= (do_1 >>> 3'd4);
            end
            1'd1: begin
                vccint_status <= (do_1 >>> 3'd4);
            end
            2'd2: begin
                vccaux_status <= (do_1 >>> 3'd4);
            end
            3'd6: begin
                vccbram_status <= (do_1 >>> 3'd4);
            end
        endcase
    end
    eoc_status <= ((eoc_status & (~eoc_we)) | eoc);
    eos_status <= ((eos_status & (~eos_we)) | eos);
    builder_soclinux_wishbone2csr_state <= builder_soclinux_wishbone2csr_next_state;
    if (builder_soclinux_dat_w_wishbone2csr_next_value_ce0) begin
        builder_soclinux_dat_w <= builder_soclinux_dat_w_wishbone2csr_next_value0;
    end
    if (builder_soclinux_adr_wishbone2csr_next_value_ce1) begin
        builder_soclinux_adr <= builder_soclinux_adr_wishbone2csr_next_value1;
    end
    if (builder_soclinux_we_wishbone2csr_next_value_ce2) begin
        builder_soclinux_we <= builder_soclinux_we_wishbone2csr_next_value2;
    end
    builder_csr_bankarray_interface0_bank_bus_dat_r <= 1'd0;
    if (builder_csr_bankarray_csrbank0_sel) begin
        case (builder_csr_bankarray_interface0_bank_bus_adr[8:0])
            1'd0: begin
                builder_csr_bankarray_interface0_bank_bus_dat_r <= builder_csr_bankarray_csrbank0_reset0_w;
            end
            1'd1: begin
                builder_csr_bankarray_interface0_bank_bus_dat_r <= builder_csr_bankarray_csrbank0_scratch0_w;
            end
            2'd2: begin
                builder_csr_bankarray_interface0_bank_bus_dat_r <= builder_csr_bankarray_csrbank0_bus_errors_w;
            end
        endcase
    end
    builder_csr_bankarray_interface1_bank_bus_dat_r <= 1'd0;
    if (builder_csr_bankarray_csrbank1_sel) begin
        case (builder_csr_bankarray_interface1_bank_bus_adr[8:0])
            1'd0: begin
                builder_csr_bankarray_interface1_bank_bus_dat_r <= builder_csr_bankarray_csrbank1_rst0_w;
            end
            1'd1: begin
                builder_csr_bankarray_interface1_bank_bus_dat_r <= builder_csr_bankarray_csrbank1_dly_sel0_w;
            end
            2'd2: begin
                builder_csr_bankarray_interface1_bank_bus_dat_r <= builder_csr_bankarray_csrbank1_half_sys8x_taps0_w;
            end
            2'd3: begin
                builder_csr_bankarray_interface1_bank_bus_dat_r <= builder_csr_bankarray_csrbank1_wlevel_en0_w;
            end
            3'd4: begin
                builder_csr_bankarray_interface1_bank_bus_dat_r <= main_v7ddrphy_wlevel_strobe_w;
            end
            3'd5: begin
                builder_csr_bankarray_interface1_bank_bus_dat_r <= main_v7ddrphy_cdly_rst_w;
            end
            3'd6: begin
                builder_csr_bankarray_interface1_bank_bus_dat_r <= main_v7ddrphy_cdly_inc_w;
            end
            3'd7: begin
                builder_csr_bankarray_interface1_bank_bus_dat_r <= main_v7ddrphy_rdly_dq_rst_w;
            end
            4'd8: begin
                builder_csr_bankarray_interface1_bank_bus_dat_r <= main_v7ddrphy_rdly_dq_inc_w;
            end
            4'd9: begin
                builder_csr_bankarray_interface1_bank_bus_dat_r <= main_v7ddrphy_rdly_dq_bitslip_rst_w;
            end
            4'd10: begin
                builder_csr_bankarray_interface1_bank_bus_dat_r <= main_v7ddrphy_rdly_dq_bitslip_w;
            end
            4'd11: begin
                builder_csr_bankarray_interface1_bank_bus_dat_r <= main_v7ddrphy_wdly_dq_rst_w;
            end
            4'd12: begin
                builder_csr_bankarray_interface1_bank_bus_dat_r <= main_v7ddrphy_wdly_dq_inc_w;
            end
            4'd13: begin
                builder_csr_bankarray_interface1_bank_bus_dat_r <= main_v7ddrphy_wdly_dqs_rst_w;
            end
            4'd14: begin
                builder_csr_bankarray_interface1_bank_bus_dat_r <= main_v7ddrphy_wdly_dqs_inc_w;
            end
            4'd15: begin
                builder_csr_bankarray_interface1_bank_bus_dat_r <= main_v7ddrphy_wdly_dq_bitslip_rst_w;
            end
            5'd16: begin
                builder_csr_bankarray_interface1_bank_bus_dat_r <= main_v7ddrphy_wdly_dq_bitslip_w;
            end
            5'd17: begin
                builder_csr_bankarray_interface1_bank_bus_dat_r <= builder_csr_bankarray_csrbank1_rdphase0_w;
            end
            5'd18: begin
                builder_csr_bankarray_interface1_bank_bus_dat_r <= builder_csr_bankarray_csrbank1_wrphase0_w;
            end
        endcase
    end
    if (builder_csr_bankarray_csrbank1_rst0_re) begin
        main_v7ddrphy_rst_storage <= builder_csr_bankarray_csrbank1_rst0_r;
    end
    main_v7ddrphy_rst_re <= builder_csr_bankarray_csrbank1_rst0_re;
    if (builder_csr_bankarray_csrbank1_dly_sel0_re) begin
        main_v7ddrphy_dly_sel_storage[3:0] <= builder_csr_bankarray_csrbank1_dly_sel0_r;
    end
    main_v7ddrphy_dly_sel_re <= builder_csr_bankarray_csrbank1_dly_sel0_re;
    if (builder_csr_bankarray_csrbank1_half_sys8x_taps0_re) begin
        main_v7ddrphy_half_sys8x_taps_storage[4:0] <= builder_csr_bankarray_csrbank1_half_sys8x_taps0_r;
    end
    main_v7ddrphy_half_sys8x_taps_re <= builder_csr_bankarray_csrbank1_half_sys8x_taps0_re;
    if (builder_csr_bankarray_csrbank1_wlevel_en0_re) begin
        main_v7ddrphy_wlevel_en_storage <= builder_csr_bankarray_csrbank1_wlevel_en0_r;
    end
    main_v7ddrphy_wlevel_en_re <= builder_csr_bankarray_csrbank1_wlevel_en0_re;
    if (builder_csr_bankarray_csrbank1_rdphase0_re) begin
        main_v7ddrphy_rdphase_storage[1:0] <= builder_csr_bankarray_csrbank1_rdphase0_r;
    end
    main_v7ddrphy_rdphase_re <= builder_csr_bankarray_csrbank1_rdphase0_re;
    if (builder_csr_bankarray_csrbank1_wrphase0_re) begin
        main_v7ddrphy_wrphase_storage[1:0] <= builder_csr_bankarray_csrbank1_wrphase0_r;
    end
    main_v7ddrphy_wrphase_re <= builder_csr_bankarray_csrbank1_wrphase0_re;
    builder_csr_bankarray_sel_r <= builder_csr_bankarray_sel;
    builder_csr_bankarray_interface2_bank_bus_dat_r <= 1'd0;
    if (builder_csr_bankarray_csrbank2_sel) begin
        case (builder_csr_bankarray_interface2_bank_bus_adr[8:0])
            1'd0: begin
                builder_csr_bankarray_interface2_bank_bus_dat_r <= builder_csr_bankarray_csrbank2_out0_w;
            end
        endcase
    end
    if (builder_csr_bankarray_csrbank2_out0_re) begin
        main_storage[7:0] <= builder_csr_bankarray_csrbank2_out0_r;
    end
    main_re <= builder_csr_bankarray_csrbank2_out0_re;
    builder_csr_bankarray_interface3_bank_bus_dat_r <= 1'd0;
    if (builder_csr_bankarray_csrbank3_sel) begin
        case (builder_csr_bankarray_interface3_bank_bus_adr[8:0])
            1'd0: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dma_base1_w;
            end
            1'd1: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dma_base0_w;
            end
            2'd2: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dma_length0_w;
            end
            2'd3: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dma_enable0_w;
            end
            3'd4: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dma_done_w;
            end
            3'd5: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dma_loop0_w;
            end
            3'd6: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dma_offset_w;
            end
        endcase
    end
    if (builder_csr_bankarray_csrbank3_dma_base1_re) begin
        sdblock2mem_wishbonedmawriter_base_storage[63:32] <= builder_csr_bankarray_csrbank3_dma_base1_r;
    end
    if (builder_csr_bankarray_csrbank3_dma_base0_re) begin
        sdblock2mem_wishbonedmawriter_base_storage[31:0] <= builder_csr_bankarray_csrbank3_dma_base0_r;
    end
    sdblock2mem_wishbonedmawriter_base_re <= builder_csr_bankarray_csrbank3_dma_base0_re;
    if (builder_csr_bankarray_csrbank3_dma_length0_re) begin
        sdblock2mem_wishbonedmawriter_length_storage[31:0] <= builder_csr_bankarray_csrbank3_dma_length0_r;
    end
    sdblock2mem_wishbonedmawriter_length_re <= builder_csr_bankarray_csrbank3_dma_length0_re;
    if (builder_csr_bankarray_csrbank3_dma_enable0_re) begin
        sdblock2mem_wishbonedmawriter_enable_storage <= builder_csr_bankarray_csrbank3_dma_enable0_r;
    end
    sdblock2mem_wishbonedmawriter_enable_re <= builder_csr_bankarray_csrbank3_dma_enable0_re;
    sdblock2mem_wishbonedmawriter_done_re <= builder_csr_bankarray_csrbank3_dma_done_re;
    if (builder_csr_bankarray_csrbank3_dma_loop0_re) begin
        sdblock2mem_wishbonedmawriter_loop_storage <= builder_csr_bankarray_csrbank3_dma_loop0_r;
    end
    sdblock2mem_wishbonedmawriter_loop_re <= builder_csr_bankarray_csrbank3_dma_loop0_re;
    sdblock2mem_wishbonedmawriter_offset_re <= builder_csr_bankarray_csrbank3_dma_offset_re;
    builder_csr_bankarray_interface4_bank_bus_dat_r <= 1'd0;
    if (builder_csr_bankarray_csrbank4_sel) begin
        case (builder_csr_bankarray_interface4_bank_bus_adr[8:0])
            1'd0: begin
                builder_csr_bankarray_interface4_bank_bus_dat_r <= builder_csr_bankarray_csrbank4_cmd_argument0_w;
            end
            1'd1: begin
                builder_csr_bankarray_interface4_bank_bus_dat_r <= builder_csr_bankarray_csrbank4_cmd_command0_w;
            end
            2'd2: begin
                builder_csr_bankarray_interface4_bank_bus_dat_r <= builder_csr_bankarray_csrbank4_cmd_send0_w;
            end
            2'd3: begin
                builder_csr_bankarray_interface4_bank_bus_dat_r <= builder_csr_bankarray_csrbank4_cmd_response3_w;
            end
            3'd4: begin
                builder_csr_bankarray_interface4_bank_bus_dat_r <= builder_csr_bankarray_csrbank4_cmd_response2_w;
            end
            3'd5: begin
                builder_csr_bankarray_interface4_bank_bus_dat_r <= builder_csr_bankarray_csrbank4_cmd_response1_w;
            end
            3'd6: begin
                builder_csr_bankarray_interface4_bank_bus_dat_r <= builder_csr_bankarray_csrbank4_cmd_response0_w;
            end
            3'd7: begin
                builder_csr_bankarray_interface4_bank_bus_dat_r <= builder_csr_bankarray_csrbank4_cmd_event_w;
            end
            4'd8: begin
                builder_csr_bankarray_interface4_bank_bus_dat_r <= builder_csr_bankarray_csrbank4_data_event_w;
            end
            4'd9: begin
                builder_csr_bankarray_interface4_bank_bus_dat_r <= builder_csr_bankarray_csrbank4_block_length0_w;
            end
            4'd10: begin
                builder_csr_bankarray_interface4_bank_bus_dat_r <= builder_csr_bankarray_csrbank4_block_count0_w;
            end
        endcase
    end
    if (builder_csr_bankarray_csrbank4_cmd_argument0_re) begin
        sdcore_cmd_argument_storage[31:0] <= builder_csr_bankarray_csrbank4_cmd_argument0_r;
    end
    sdcore_cmd_argument_re <= builder_csr_bankarray_csrbank4_cmd_argument0_re;
    if (builder_csr_bankarray_csrbank4_cmd_command0_re) begin
        sdcore_cmd_command_storage[13:0] <= builder_csr_bankarray_csrbank4_cmd_command0_r;
    end
    sdcore_cmd_command_re <= builder_csr_bankarray_csrbank4_cmd_command0_re;
    if (builder_csr_bankarray_csrbank4_cmd_send0_re) begin
        sdcore_cmd_send_storage <= builder_csr_bankarray_csrbank4_cmd_send0_r;
    end
    sdcore_cmd_send_re <= builder_csr_bankarray_csrbank4_cmd_send0_re;
    sdcore_cmd_response_re <= builder_csr_bankarray_csrbank4_cmd_response0_re;
    sdcore_cmd_event_re <= builder_csr_bankarray_csrbank4_cmd_event_re;
    sdcore_data_event_re <= builder_csr_bankarray_csrbank4_data_event_re;
    if (builder_csr_bankarray_csrbank4_block_length0_re) begin
        sdcore_block_length_storage[9:0] <= builder_csr_bankarray_csrbank4_block_length0_r;
    end
    sdcore_block_length_re <= builder_csr_bankarray_csrbank4_block_length0_re;
    if (builder_csr_bankarray_csrbank4_block_count0_re) begin
        sdcore_block_count_storage[31:0] <= builder_csr_bankarray_csrbank4_block_count0_r;
    end
    sdcore_block_count_re <= builder_csr_bankarray_csrbank4_block_count0_re;
    builder_csr_bankarray_interface5_bank_bus_dat_r <= 1'd0;
    if (builder_csr_bankarray_csrbank5_sel) begin
        case (builder_csr_bankarray_interface5_bank_bus_adr[8:0])
            1'd0: begin
                builder_csr_bankarray_interface5_bank_bus_dat_r <= builder_csr_bankarray_csrbank5_status_w;
            end
            1'd1: begin
                builder_csr_bankarray_interface5_bank_bus_dat_r <= builder_csr_bankarray_csrbank5_pending_w;
            end
            2'd2: begin
                builder_csr_bankarray_interface5_bank_bus_dat_r <= builder_csr_bankarray_csrbank5_enable0_w;
            end
        endcase
    end
    eventmanager_status_re <= builder_csr_bankarray_csrbank5_status_re;
    if (builder_csr_bankarray_csrbank5_pending_re) begin
        eventmanager_pending_r[3:0] <= builder_csr_bankarray_csrbank5_pending_r;
    end
    eventmanager_pending_re <= builder_csr_bankarray_csrbank5_pending_re;
    if (builder_csr_bankarray_csrbank5_enable0_re) begin
        eventmanager_enable_storage[3:0] <= builder_csr_bankarray_csrbank5_enable0_r;
    end
    eventmanager_enable_re <= builder_csr_bankarray_csrbank5_enable0_re;
    builder_csr_bankarray_interface6_bank_bus_dat_r <= 1'd0;
    if (builder_csr_bankarray_csrbank6_sel) begin
        case (builder_csr_bankarray_interface6_bank_bus_adr[8:0])
            1'd0: begin
                builder_csr_bankarray_interface6_bank_bus_dat_r <= builder_csr_bankarray_csrbank6_dma_base1_w;
            end
            1'd1: begin
                builder_csr_bankarray_interface6_bank_bus_dat_r <= builder_csr_bankarray_csrbank6_dma_base0_w;
            end
            2'd2: begin
                builder_csr_bankarray_interface6_bank_bus_dat_r <= builder_csr_bankarray_csrbank6_dma_length0_w;
            end
            2'd3: begin
                builder_csr_bankarray_interface6_bank_bus_dat_r <= builder_csr_bankarray_csrbank6_dma_enable0_w;
            end
            3'd4: begin
                builder_csr_bankarray_interface6_bank_bus_dat_r <= builder_csr_bankarray_csrbank6_dma_done_w;
            end
            3'd5: begin
                builder_csr_bankarray_interface6_bank_bus_dat_r <= builder_csr_bankarray_csrbank6_dma_loop0_w;
            end
            3'd6: begin
                builder_csr_bankarray_interface6_bank_bus_dat_r <= builder_csr_bankarray_csrbank6_dma_offset_w;
            end
        endcase
    end
    if (builder_csr_bankarray_csrbank6_dma_base1_re) begin
        sdmem2block_dma_base_storage[63:32] <= builder_csr_bankarray_csrbank6_dma_base1_r;
    end
    if (builder_csr_bankarray_csrbank6_dma_base0_re) begin
        sdmem2block_dma_base_storage[31:0] <= builder_csr_bankarray_csrbank6_dma_base0_r;
    end
    sdmem2block_dma_base_re <= builder_csr_bankarray_csrbank6_dma_base0_re;
    if (builder_csr_bankarray_csrbank6_dma_length0_re) begin
        sdmem2block_dma_length_storage[31:0] <= builder_csr_bankarray_csrbank6_dma_length0_r;
    end
    sdmem2block_dma_length_re <= builder_csr_bankarray_csrbank6_dma_length0_re;
    if (builder_csr_bankarray_csrbank6_dma_enable0_re) begin
        sdmem2block_dma_enable_storage <= builder_csr_bankarray_csrbank6_dma_enable0_r;
    end
    sdmem2block_dma_enable_re <= builder_csr_bankarray_csrbank6_dma_enable0_re;
    sdmem2block_dma_done_re <= builder_csr_bankarray_csrbank6_dma_done_re;
    if (builder_csr_bankarray_csrbank6_dma_loop0_re) begin
        sdmem2block_dma_loop_storage <= builder_csr_bankarray_csrbank6_dma_loop0_r;
    end
    sdmem2block_dma_loop_re <= builder_csr_bankarray_csrbank6_dma_loop0_re;
    sdmem2block_dma_offset_re <= builder_csr_bankarray_csrbank6_dma_offset_re;
    builder_csr_bankarray_interface7_bank_bus_dat_r <= 1'd0;
    if (builder_csr_bankarray_csrbank7_sel) begin
        case (builder_csr_bankarray_interface7_bank_bus_adr[8:0])
            1'd0: begin
                builder_csr_bankarray_interface7_bank_bus_dat_r <= builder_csr_bankarray_csrbank7_card_detect_w;
            end
            1'd1: begin
                builder_csr_bankarray_interface7_bank_bus_dat_r <= builder_csr_bankarray_csrbank7_clocker_divider0_w;
            end
            2'd2: begin
                builder_csr_bankarray_interface7_bank_bus_dat_r <= init_initialize_w;
            end
            2'd3: begin
                builder_csr_bankarray_interface7_bank_bus_dat_r <= builder_csr_bankarray_csrbank7_dataw_status_w;
            end
        endcase
    end
    card_detect_re <= builder_csr_bankarray_csrbank7_card_detect_re;
    if (builder_csr_bankarray_csrbank7_clocker_divider0_re) begin
        clocker_storage[8:0] <= builder_csr_bankarray_csrbank7_clocker_divider0_r;
    end
    clocker_re <= builder_csr_bankarray_csrbank7_clocker_divider0_re;
    dataw_re <= builder_csr_bankarray_csrbank7_dataw_status_re;
    builder_csr_bankarray_interface8_bank_bus_dat_r <= 1'd0;
    if (builder_csr_bankarray_csrbank8_sel) begin
        case (builder_csr_bankarray_interface8_bank_bus_adr[8:0])
            1'd0: begin
                builder_csr_bankarray_interface8_bank_bus_dat_r <= builder_csr_bankarray_csrbank8_dfii_control0_w;
            end
            1'd1: begin
                builder_csr_bankarray_interface8_bank_bus_dat_r <= builder_csr_bankarray_csrbank8_dfii_pi0_command0_w;
            end
            2'd2: begin
                builder_csr_bankarray_interface8_bank_bus_dat_r <= main_soclinux_sdram_phaseinjector0_command_issue_w;
            end
            2'd3: begin
                builder_csr_bankarray_interface8_bank_bus_dat_r <= builder_csr_bankarray_csrbank8_dfii_pi0_address0_w;
            end
            3'd4: begin
                builder_csr_bankarray_interface8_bank_bus_dat_r <= builder_csr_bankarray_csrbank8_dfii_pi0_baddress0_w;
            end
            3'd5: begin
                builder_csr_bankarray_interface8_bank_bus_dat_r <= builder_csr_bankarray_csrbank8_dfii_pi0_wrdata1_w;
            end
            3'd6: begin
                builder_csr_bankarray_interface8_bank_bus_dat_r <= builder_csr_bankarray_csrbank8_dfii_pi0_wrdata0_w;
            end
            3'd7: begin
                builder_csr_bankarray_interface8_bank_bus_dat_r <= builder_csr_bankarray_csrbank8_dfii_pi0_rddata1_w;
            end
            4'd8: begin
                builder_csr_bankarray_interface8_bank_bus_dat_r <= builder_csr_bankarray_csrbank8_dfii_pi0_rddata0_w;
            end
            4'd9: begin
                builder_csr_bankarray_interface8_bank_bus_dat_r <= builder_csr_bankarray_csrbank8_dfii_pi1_command0_w;
            end
            4'd10: begin
                builder_csr_bankarray_interface8_bank_bus_dat_r <= main_soclinux_sdram_phaseinjector1_command_issue_w;
            end
            4'd11: begin
                builder_csr_bankarray_interface8_bank_bus_dat_r <= builder_csr_bankarray_csrbank8_dfii_pi1_address0_w;
            end
            4'd12: begin
                builder_csr_bankarray_interface8_bank_bus_dat_r <= builder_csr_bankarray_csrbank8_dfii_pi1_baddress0_w;
            end
            4'd13: begin
                builder_csr_bankarray_interface8_bank_bus_dat_r <= builder_csr_bankarray_csrbank8_dfii_pi1_wrdata1_w;
            end
            4'd14: begin
                builder_csr_bankarray_interface8_bank_bus_dat_r <= builder_csr_bankarray_csrbank8_dfii_pi1_wrdata0_w;
            end
            4'd15: begin
                builder_csr_bankarray_interface8_bank_bus_dat_r <= builder_csr_bankarray_csrbank8_dfii_pi1_rddata1_w;
            end
            5'd16: begin
                builder_csr_bankarray_interface8_bank_bus_dat_r <= builder_csr_bankarray_csrbank8_dfii_pi1_rddata0_w;
            end
            5'd17: begin
                builder_csr_bankarray_interface8_bank_bus_dat_r <= builder_csr_bankarray_csrbank8_dfii_pi2_command0_w;
            end
            5'd18: begin
                builder_csr_bankarray_interface8_bank_bus_dat_r <= main_soclinux_sdram_phaseinjector2_command_issue_w;
            end
            5'd19: begin
                builder_csr_bankarray_interface8_bank_bus_dat_r <= builder_csr_bankarray_csrbank8_dfii_pi2_address0_w;
            end
            5'd20: begin
                builder_csr_bankarray_interface8_bank_bus_dat_r <= builder_csr_bankarray_csrbank8_dfii_pi2_baddress0_w;
            end
            5'd21: begin
                builder_csr_bankarray_interface8_bank_bus_dat_r <= builder_csr_bankarray_csrbank8_dfii_pi2_wrdata1_w;
            end
            5'd22: begin
                builder_csr_bankarray_interface8_bank_bus_dat_r <= builder_csr_bankarray_csrbank8_dfii_pi2_wrdata0_w;
            end
            5'd23: begin
                builder_csr_bankarray_interface8_bank_bus_dat_r <= builder_csr_bankarray_csrbank8_dfii_pi2_rddata1_w;
            end
            5'd24: begin
                builder_csr_bankarray_interface8_bank_bus_dat_r <= builder_csr_bankarray_csrbank8_dfii_pi2_rddata0_w;
            end
            5'd25: begin
                builder_csr_bankarray_interface8_bank_bus_dat_r <= builder_csr_bankarray_csrbank8_dfii_pi3_command0_w;
            end
            5'd26: begin
                builder_csr_bankarray_interface8_bank_bus_dat_r <= main_soclinux_sdram_phaseinjector3_command_issue_w;
            end
            5'd27: begin
                builder_csr_bankarray_interface8_bank_bus_dat_r <= builder_csr_bankarray_csrbank8_dfii_pi3_address0_w;
            end
            5'd28: begin
                builder_csr_bankarray_interface8_bank_bus_dat_r <= builder_csr_bankarray_csrbank8_dfii_pi3_baddress0_w;
            end
            5'd29: begin
                builder_csr_bankarray_interface8_bank_bus_dat_r <= builder_csr_bankarray_csrbank8_dfii_pi3_wrdata1_w;
            end
            5'd30: begin
                builder_csr_bankarray_interface8_bank_bus_dat_r <= builder_csr_bankarray_csrbank8_dfii_pi3_wrdata0_w;
            end
            5'd31: begin
                builder_csr_bankarray_interface8_bank_bus_dat_r <= builder_csr_bankarray_csrbank8_dfii_pi3_rddata1_w;
            end
            6'd32: begin
                builder_csr_bankarray_interface8_bank_bus_dat_r <= builder_csr_bankarray_csrbank8_dfii_pi3_rddata0_w;
            end
        endcase
    end
    if (builder_csr_bankarray_csrbank8_dfii_control0_re) begin
        main_soclinux_sdram_storage[3:0] <= builder_csr_bankarray_csrbank8_dfii_control0_r;
    end
    main_soclinux_sdram_re <= builder_csr_bankarray_csrbank8_dfii_control0_re;
    if (builder_csr_bankarray_csrbank8_dfii_pi0_command0_re) begin
        main_soclinux_sdram_phaseinjector0_command_storage[5:0] <= builder_csr_bankarray_csrbank8_dfii_pi0_command0_r;
    end
    main_soclinux_sdram_phaseinjector0_command_re <= builder_csr_bankarray_csrbank8_dfii_pi0_command0_re;
    if (builder_csr_bankarray_csrbank8_dfii_pi0_address0_re) begin
        main_soclinux_sdram_phaseinjector0_address_storage[13:0] <= builder_csr_bankarray_csrbank8_dfii_pi0_address0_r;
    end
    main_soclinux_sdram_phaseinjector0_address_re <= builder_csr_bankarray_csrbank8_dfii_pi0_address0_re;
    if (builder_csr_bankarray_csrbank8_dfii_pi0_baddress0_re) begin
        main_soclinux_sdram_phaseinjector0_baddress_storage[2:0] <= builder_csr_bankarray_csrbank8_dfii_pi0_baddress0_r;
    end
    main_soclinux_sdram_phaseinjector0_baddress_re <= builder_csr_bankarray_csrbank8_dfii_pi0_baddress0_re;
    if (builder_csr_bankarray_csrbank8_dfii_pi0_wrdata1_re) begin
        main_soclinux_sdram_phaseinjector0_wrdata_storage[63:32] <= builder_csr_bankarray_csrbank8_dfii_pi0_wrdata1_r;
    end
    if (builder_csr_bankarray_csrbank8_dfii_pi0_wrdata0_re) begin
        main_soclinux_sdram_phaseinjector0_wrdata_storage[31:0] <= builder_csr_bankarray_csrbank8_dfii_pi0_wrdata0_r;
    end
    main_soclinux_sdram_phaseinjector0_wrdata_re <= builder_csr_bankarray_csrbank8_dfii_pi0_wrdata0_re;
    main_soclinux_sdram_phaseinjector0_rddata_re <= builder_csr_bankarray_csrbank8_dfii_pi0_rddata0_re;
    if (builder_csr_bankarray_csrbank8_dfii_pi1_command0_re) begin
        main_soclinux_sdram_phaseinjector1_command_storage[5:0] <= builder_csr_bankarray_csrbank8_dfii_pi1_command0_r;
    end
    main_soclinux_sdram_phaseinjector1_command_re <= builder_csr_bankarray_csrbank8_dfii_pi1_command0_re;
    if (builder_csr_bankarray_csrbank8_dfii_pi1_address0_re) begin
        main_soclinux_sdram_phaseinjector1_address_storage[13:0] <= builder_csr_bankarray_csrbank8_dfii_pi1_address0_r;
    end
    main_soclinux_sdram_phaseinjector1_address_re <= builder_csr_bankarray_csrbank8_dfii_pi1_address0_re;
    if (builder_csr_bankarray_csrbank8_dfii_pi1_baddress0_re) begin
        main_soclinux_sdram_phaseinjector1_baddress_storage[2:0] <= builder_csr_bankarray_csrbank8_dfii_pi1_baddress0_r;
    end
    main_soclinux_sdram_phaseinjector1_baddress_re <= builder_csr_bankarray_csrbank8_dfii_pi1_baddress0_re;
    if (builder_csr_bankarray_csrbank8_dfii_pi1_wrdata1_re) begin
        main_soclinux_sdram_phaseinjector1_wrdata_storage[63:32] <= builder_csr_bankarray_csrbank8_dfii_pi1_wrdata1_r;
    end
    if (builder_csr_bankarray_csrbank8_dfii_pi1_wrdata0_re) begin
        main_soclinux_sdram_phaseinjector1_wrdata_storage[31:0] <= builder_csr_bankarray_csrbank8_dfii_pi1_wrdata0_r;
    end
    main_soclinux_sdram_phaseinjector1_wrdata_re <= builder_csr_bankarray_csrbank8_dfii_pi1_wrdata0_re;
    main_soclinux_sdram_phaseinjector1_rddata_re <= builder_csr_bankarray_csrbank8_dfii_pi1_rddata0_re;
    if (builder_csr_bankarray_csrbank8_dfii_pi2_command0_re) begin
        main_soclinux_sdram_phaseinjector2_command_storage[5:0] <= builder_csr_bankarray_csrbank8_dfii_pi2_command0_r;
    end
    main_soclinux_sdram_phaseinjector2_command_re <= builder_csr_bankarray_csrbank8_dfii_pi2_command0_re;
    if (builder_csr_bankarray_csrbank8_dfii_pi2_address0_re) begin
        main_soclinux_sdram_phaseinjector2_address_storage[13:0] <= builder_csr_bankarray_csrbank8_dfii_pi2_address0_r;
    end
    main_soclinux_sdram_phaseinjector2_address_re <= builder_csr_bankarray_csrbank8_dfii_pi2_address0_re;
    if (builder_csr_bankarray_csrbank8_dfii_pi2_baddress0_re) begin
        main_soclinux_sdram_phaseinjector2_baddress_storage[2:0] <= builder_csr_bankarray_csrbank8_dfii_pi2_baddress0_r;
    end
    main_soclinux_sdram_phaseinjector2_baddress_re <= builder_csr_bankarray_csrbank8_dfii_pi2_baddress0_re;
    if (builder_csr_bankarray_csrbank8_dfii_pi2_wrdata1_re) begin
        main_soclinux_sdram_phaseinjector2_wrdata_storage[63:32] <= builder_csr_bankarray_csrbank8_dfii_pi2_wrdata1_r;
    end
    if (builder_csr_bankarray_csrbank8_dfii_pi2_wrdata0_re) begin
        main_soclinux_sdram_phaseinjector2_wrdata_storage[31:0] <= builder_csr_bankarray_csrbank8_dfii_pi2_wrdata0_r;
    end
    main_soclinux_sdram_phaseinjector2_wrdata_re <= builder_csr_bankarray_csrbank8_dfii_pi2_wrdata0_re;
    main_soclinux_sdram_phaseinjector2_rddata_re <= builder_csr_bankarray_csrbank8_dfii_pi2_rddata0_re;
    if (builder_csr_bankarray_csrbank8_dfii_pi3_command0_re) begin
        main_soclinux_sdram_phaseinjector3_command_storage[5:0] <= builder_csr_bankarray_csrbank8_dfii_pi3_command0_r;
    end
    main_soclinux_sdram_phaseinjector3_command_re <= builder_csr_bankarray_csrbank8_dfii_pi3_command0_re;
    if (builder_csr_bankarray_csrbank8_dfii_pi3_address0_re) begin
        main_soclinux_sdram_phaseinjector3_address_storage[13:0] <= builder_csr_bankarray_csrbank8_dfii_pi3_address0_r;
    end
    main_soclinux_sdram_phaseinjector3_address_re <= builder_csr_bankarray_csrbank8_dfii_pi3_address0_re;
    if (builder_csr_bankarray_csrbank8_dfii_pi3_baddress0_re) begin
        main_soclinux_sdram_phaseinjector3_baddress_storage[2:0] <= builder_csr_bankarray_csrbank8_dfii_pi3_baddress0_r;
    end
    main_soclinux_sdram_phaseinjector3_baddress_re <= builder_csr_bankarray_csrbank8_dfii_pi3_baddress0_re;
    if (builder_csr_bankarray_csrbank8_dfii_pi3_wrdata1_re) begin
        main_soclinux_sdram_phaseinjector3_wrdata_storage[63:32] <= builder_csr_bankarray_csrbank8_dfii_pi3_wrdata1_r;
    end
    if (builder_csr_bankarray_csrbank8_dfii_pi3_wrdata0_re) begin
        main_soclinux_sdram_phaseinjector3_wrdata_storage[31:0] <= builder_csr_bankarray_csrbank8_dfii_pi3_wrdata0_r;
    end
    main_soclinux_sdram_phaseinjector3_wrdata_re <= builder_csr_bankarray_csrbank8_dfii_pi3_wrdata0_re;
    main_soclinux_sdram_phaseinjector3_rddata_re <= builder_csr_bankarray_csrbank8_dfii_pi3_rddata0_re;
    builder_csr_bankarray_interface9_bank_bus_dat_r <= 1'd0;
    if (builder_csr_bankarray_csrbank9_sel) begin
        case (builder_csr_bankarray_interface9_bank_bus_adr[8:0])
            1'd0: begin
                builder_csr_bankarray_interface9_bank_bus_dat_r <= builder_csr_bankarray_csrbank9_load0_w;
            end
            1'd1: begin
                builder_csr_bankarray_interface9_bank_bus_dat_r <= builder_csr_bankarray_csrbank9_reload0_w;
            end
            2'd2: begin
                builder_csr_bankarray_interface9_bank_bus_dat_r <= builder_csr_bankarray_csrbank9_en0_w;
            end
            2'd3: begin
                builder_csr_bankarray_interface9_bank_bus_dat_r <= builder_csr_bankarray_csrbank9_update_value0_w;
            end
            3'd4: begin
                builder_csr_bankarray_interface9_bank_bus_dat_r <= builder_csr_bankarray_csrbank9_value_w;
            end
            3'd5: begin
                builder_csr_bankarray_interface9_bank_bus_dat_r <= builder_csr_bankarray_csrbank9_ev_status_w;
            end
            3'd6: begin
                builder_csr_bankarray_interface9_bank_bus_dat_r <= builder_csr_bankarray_csrbank9_ev_pending_w;
            end
            3'd7: begin
                builder_csr_bankarray_interface9_bank_bus_dat_r <= builder_csr_bankarray_csrbank9_ev_enable0_w;
            end
        endcase
    end
    if (builder_csr_bankarray_csrbank9_load0_re) begin
        main_soclinux_timer_load_storage[31:0] <= builder_csr_bankarray_csrbank9_load0_r;
    end
    main_soclinux_timer_load_re <= builder_csr_bankarray_csrbank9_load0_re;
    if (builder_csr_bankarray_csrbank9_reload0_re) begin
        main_soclinux_timer_reload_storage[31:0] <= builder_csr_bankarray_csrbank9_reload0_r;
    end
    main_soclinux_timer_reload_re <= builder_csr_bankarray_csrbank9_reload0_re;
    if (builder_csr_bankarray_csrbank9_en0_re) begin
        main_soclinux_timer_en_storage <= builder_csr_bankarray_csrbank9_en0_r;
    end
    main_soclinux_timer_en_re <= builder_csr_bankarray_csrbank9_en0_re;
    if (builder_csr_bankarray_csrbank9_update_value0_re) begin
        main_soclinux_timer_update_value_storage <= builder_csr_bankarray_csrbank9_update_value0_r;
    end
    main_soclinux_timer_update_value_re <= builder_csr_bankarray_csrbank9_update_value0_re;
    main_soclinux_timer_value_re <= builder_csr_bankarray_csrbank9_value_re;
    main_soclinux_timer_status_re <= builder_csr_bankarray_csrbank9_ev_status_re;
    if (builder_csr_bankarray_csrbank9_ev_pending_re) begin
        main_soclinux_timer_pending_r <= builder_csr_bankarray_csrbank9_ev_pending_r;
    end
    main_soclinux_timer_pending_re <= builder_csr_bankarray_csrbank9_ev_pending_re;
    if (builder_csr_bankarray_csrbank9_ev_enable0_re) begin
        main_soclinux_timer_enable_storage <= builder_csr_bankarray_csrbank9_ev_enable0_r;
    end
    main_soclinux_timer_enable_re <= builder_csr_bankarray_csrbank9_ev_enable0_re;
    builder_csr_bankarray_interface10_bank_bus_dat_r <= 1'd0;
    if (builder_csr_bankarray_csrbank10_sel) begin
        case (builder_csr_bankarray_interface10_bank_bus_adr[8:0])
            1'd0: begin
                builder_csr_bankarray_interface10_bank_bus_dat_r <= main_soclinux_uart_rxtx_w;
            end
            1'd1: begin
                builder_csr_bankarray_interface10_bank_bus_dat_r <= builder_csr_bankarray_csrbank10_txfull_w;
            end
            2'd2: begin
                builder_csr_bankarray_interface10_bank_bus_dat_r <= builder_csr_bankarray_csrbank10_rxempty_w;
            end
            2'd3: begin
                builder_csr_bankarray_interface10_bank_bus_dat_r <= builder_csr_bankarray_csrbank10_ev_status_w;
            end
            3'd4: begin
                builder_csr_bankarray_interface10_bank_bus_dat_r <= builder_csr_bankarray_csrbank10_ev_pending_w;
            end
            3'd5: begin
                builder_csr_bankarray_interface10_bank_bus_dat_r <= builder_csr_bankarray_csrbank10_ev_enable0_w;
            end
            3'd6: begin
                builder_csr_bankarray_interface10_bank_bus_dat_r <= builder_csr_bankarray_csrbank10_txempty_w;
            end
            3'd7: begin
                builder_csr_bankarray_interface10_bank_bus_dat_r <= builder_csr_bankarray_csrbank10_rxfull_w;
            end
        endcase
    end
    main_soclinux_uart_txfull_re <= builder_csr_bankarray_csrbank10_txfull_re;
    main_soclinux_uart_rxempty_re <= builder_csr_bankarray_csrbank10_rxempty_re;
    main_soclinux_uart_status_re <= builder_csr_bankarray_csrbank10_ev_status_re;
    if (builder_csr_bankarray_csrbank10_ev_pending_re) begin
        main_soclinux_uart_pending_r[1:0] <= builder_csr_bankarray_csrbank10_ev_pending_r;
    end
    main_soclinux_uart_pending_re <= builder_csr_bankarray_csrbank10_ev_pending_re;
    if (builder_csr_bankarray_csrbank10_ev_enable0_re) begin
        main_soclinux_uart_enable_storage[1:0] <= builder_csr_bankarray_csrbank10_ev_enable0_r;
    end
    main_soclinux_uart_enable_re <= builder_csr_bankarray_csrbank10_ev_enable0_re;
    main_soclinux_uart_txempty_re <= builder_csr_bankarray_csrbank10_txempty_re;
    main_soclinux_uart_rxfull_re <= builder_csr_bankarray_csrbank10_rxfull_re;
    builder_csr_bankarray_interface11_bank_bus_dat_r <= 1'd0;
    if (builder_csr_bankarray_csrbank11_sel) begin
        case (builder_csr_bankarray_interface11_bank_bus_adr[8:0])
            1'd0: begin
                builder_csr_bankarray_interface11_bank_bus_dat_r <= builder_csr_bankarray_csrbank11_temperature_w;
            end
            1'd1: begin
                builder_csr_bankarray_interface11_bank_bus_dat_r <= builder_csr_bankarray_csrbank11_vccint_w;
            end
            2'd2: begin
                builder_csr_bankarray_interface11_bank_bus_dat_r <= builder_csr_bankarray_csrbank11_vccaux_w;
            end
            2'd3: begin
                builder_csr_bankarray_interface11_bank_bus_dat_r <= builder_csr_bankarray_csrbank11_vccbram_w;
            end
            3'd4: begin
                builder_csr_bankarray_interface11_bank_bus_dat_r <= builder_csr_bankarray_csrbank11_eoc_w;
            end
            3'd5: begin
                builder_csr_bankarray_interface11_bank_bus_dat_r <= builder_csr_bankarray_csrbank11_eos_w;
            end
        endcase
    end
    temperature_re <= builder_csr_bankarray_csrbank11_temperature_re;
    vccint_re <= builder_csr_bankarray_csrbank11_vccint_re;
    vccaux_re <= builder_csr_bankarray_csrbank11_vccaux_re;
    vccbram_re <= builder_csr_bankarray_csrbank11_vccbram_re;
    eoc_re <= builder_csr_bankarray_csrbank11_eoc_re;
    eos_re <= builder_csr_bankarray_csrbank11_eos_re;
    if (sys_rst) begin
        main_soclinux_reset_storage <= 2'd0;
        main_soclinux_reset_re <= 1'd0;
        main_soclinux_scratch_storage <= 32'd305419896;
        main_soclinux_scratch_re <= 1'd0;
        main_soclinux_bus_errors_re <= 1'd0;
        main_soclinux_bus_errors <= 32'd0;
        main_soclinux_soclinux_ram_bus_ack <= 1'd0;
        main_soclinux_ram_bus_ram_bus_ack <= 1'd0;
        serial_tx <= 1'd1;
        main_soclinux_tx_tick <= 1'd0;
        main_soclinux_rx_tick <= 1'd0;
        main_soclinux_rx_rx_d <= 1'd0;
        main_soclinux_uart_txfull_re <= 1'd0;
        main_soclinux_uart_rxempty_re <= 1'd0;
        main_soclinux_uart_tx_pending <= 1'd0;
        main_soclinux_uart_tx_trigger_d <= 1'd0;
        main_soclinux_uart_rx_pending <= 1'd0;
        main_soclinux_uart_rx_trigger_d <= 1'd0;
        main_soclinux_uart_status_re <= 1'd0;
        main_soclinux_uart_pending_re <= 1'd0;
        main_soclinux_uart_pending_r <= 2'd0;
        main_soclinux_uart_enable_storage <= 2'd0;
        main_soclinux_uart_enable_re <= 1'd0;
        main_soclinux_uart_txempty_re <= 1'd0;
        main_soclinux_uart_rxfull_re <= 1'd0;
        main_soclinux_uart_tx_fifo_readable <= 1'd0;
        main_soclinux_uart_tx_fifo_level0 <= 19'd0;
        main_soclinux_uart_tx_fifo_produce <= 18'd0;
        main_soclinux_uart_tx_fifo_consume <= 18'd0;
        main_soclinux_uart_rx_fifo_readable <= 1'd0;
        main_soclinux_uart_rx_fifo_level0 <= 19'd0;
        main_soclinux_uart_rx_fifo_produce <= 18'd0;
        main_soclinux_uart_rx_fifo_consume <= 18'd0;
        main_soclinux_timer_load_storage <= 32'd0;
        main_soclinux_timer_load_re <= 1'd0;
        main_soclinux_timer_reload_storage <= 32'd0;
        main_soclinux_timer_reload_re <= 1'd0;
        main_soclinux_timer_en_storage <= 1'd0;
        main_soclinux_timer_en_re <= 1'd0;
        main_soclinux_timer_update_value_storage <= 1'd0;
        main_soclinux_timer_update_value_re <= 1'd0;
        main_soclinux_timer_value_status <= 32'd0;
        main_soclinux_timer_value_re <= 1'd0;
        main_soclinux_timer_zero_pending <= 1'd0;
        main_soclinux_timer_zero_trigger_d <= 1'd0;
        main_soclinux_timer_status_re <= 1'd0;
        main_soclinux_timer_pending_re <= 1'd0;
        main_soclinux_timer_pending_r <= 1'd0;
        main_soclinux_timer_enable_storage <= 1'd0;
        main_soclinux_timer_enable_re <= 1'd0;
        main_soclinux_timer_value <= 32'd0;
        main_v7ddrphy_rst_storage <= 1'd0;
        main_v7ddrphy_rst_re <= 1'd0;
        main_v7ddrphy_dly_sel_storage <= 4'd0;
        main_v7ddrphy_dly_sel_re <= 1'd0;
        main_v7ddrphy_half_sys8x_taps_storage <= 5'd5;
        main_v7ddrphy_half_sys8x_taps_re <= 1'd0;
        main_v7ddrphy_wlevel_en_storage <= 1'd0;
        main_v7ddrphy_wlevel_en_re <= 1'd0;
        main_v7ddrphy_rdphase_storage <= 2'd2;
        main_v7ddrphy_rdphase_re <= 1'd0;
        main_v7ddrphy_wrphase_storage <= 2'd1;
        main_v7ddrphy_wrphase_re <= 1'd0;
        main_v7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline0 <= 1'd0;
        main_v7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1 <= 1'd0;
        main_v7ddrphy_bitslip0_value0 <= 3'd7;
        main_v7ddrphy_bitslip1_value0 <= 3'd7;
        main_v7ddrphy_bitslip2_value0 <= 3'd7;
        main_v7ddrphy_bitslip3_value0 <= 3'd7;
        main_v7ddrphy_bitslip0_value1 <= 3'd7;
        main_v7ddrphy_bitslip1_value1 <= 3'd7;
        main_v7ddrphy_bitslip2_value1 <= 3'd7;
        main_v7ddrphy_bitslip3_value1 <= 3'd7;
        main_v7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline0 <= 1'd0;
        main_v7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1 <= 1'd0;
        main_v7ddrphy_bitslip0_value2 <= 3'd7;
        main_v7ddrphy_bitslip0_value3 <= 3'd7;
        main_v7ddrphy_bitslip1_value2 <= 3'd7;
        main_v7ddrphy_bitslip1_value3 <= 3'd7;
        main_v7ddrphy_bitslip2_value2 <= 3'd7;
        main_v7ddrphy_bitslip2_value3 <= 3'd7;
        main_v7ddrphy_bitslip3_value2 <= 3'd7;
        main_v7ddrphy_bitslip3_value3 <= 3'd7;
        main_v7ddrphy_bitslip4_value0 <= 3'd7;
        main_v7ddrphy_bitslip4_value1 <= 3'd7;
        main_v7ddrphy_bitslip5_value0 <= 3'd7;
        main_v7ddrphy_bitslip5_value1 <= 3'd7;
        main_v7ddrphy_bitslip6_value0 <= 3'd7;
        main_v7ddrphy_bitslip6_value1 <= 3'd7;
        main_v7ddrphy_bitslip7_value0 <= 3'd7;
        main_v7ddrphy_bitslip7_value1 <= 3'd7;
        main_v7ddrphy_bitslip8_value0 <= 3'd7;
        main_v7ddrphy_bitslip8_value1 <= 3'd7;
        main_v7ddrphy_bitslip9_value0 <= 3'd7;
        main_v7ddrphy_bitslip9_value1 <= 3'd7;
        main_v7ddrphy_bitslip10_value0 <= 3'd7;
        main_v7ddrphy_bitslip10_value1 <= 3'd7;
        main_v7ddrphy_bitslip11_value0 <= 3'd7;
        main_v7ddrphy_bitslip11_value1 <= 3'd7;
        main_v7ddrphy_bitslip12_value0 <= 3'd7;
        main_v7ddrphy_bitslip12_value1 <= 3'd7;
        main_v7ddrphy_bitslip13_value0 <= 3'd7;
        main_v7ddrphy_bitslip13_value1 <= 3'd7;
        main_v7ddrphy_bitslip14_value0 <= 3'd7;
        main_v7ddrphy_bitslip14_value1 <= 3'd7;
        main_v7ddrphy_bitslip15_value0 <= 3'd7;
        main_v7ddrphy_bitslip15_value1 <= 3'd7;
        main_v7ddrphy_bitslip16_value0 <= 3'd7;
        main_v7ddrphy_bitslip16_value1 <= 3'd7;
        main_v7ddrphy_bitslip17_value0 <= 3'd7;
        main_v7ddrphy_bitslip17_value1 <= 3'd7;
        main_v7ddrphy_bitslip18_value0 <= 3'd7;
        main_v7ddrphy_bitslip18_value1 <= 3'd7;
        main_v7ddrphy_bitslip19_value0 <= 3'd7;
        main_v7ddrphy_bitslip19_value1 <= 3'd7;
        main_v7ddrphy_bitslip20_value0 <= 3'd7;
        main_v7ddrphy_bitslip20_value1 <= 3'd7;
        main_v7ddrphy_bitslip21_value0 <= 3'd7;
        main_v7ddrphy_bitslip21_value1 <= 3'd7;
        main_v7ddrphy_bitslip22_value0 <= 3'd7;
        main_v7ddrphy_bitslip22_value1 <= 3'd7;
        main_v7ddrphy_bitslip23_value0 <= 3'd7;
        main_v7ddrphy_bitslip23_value1 <= 3'd7;
        main_v7ddrphy_bitslip24_value0 <= 3'd7;
        main_v7ddrphy_bitslip24_value1 <= 3'd7;
        main_v7ddrphy_bitslip25_value0 <= 3'd7;
        main_v7ddrphy_bitslip25_value1 <= 3'd7;
        main_v7ddrphy_bitslip26_value0 <= 3'd7;
        main_v7ddrphy_bitslip26_value1 <= 3'd7;
        main_v7ddrphy_bitslip27_value0 <= 3'd7;
        main_v7ddrphy_bitslip27_value1 <= 3'd7;
        main_v7ddrphy_bitslip28_value0 <= 3'd7;
        main_v7ddrphy_bitslip28_value1 <= 3'd7;
        main_v7ddrphy_bitslip29_value0 <= 3'd7;
        main_v7ddrphy_bitslip29_value1 <= 3'd7;
        main_v7ddrphy_bitslip30_value0 <= 3'd7;
        main_v7ddrphy_bitslip30_value1 <= 3'd7;
        main_v7ddrphy_bitslip31_value0 <= 3'd7;
        main_v7ddrphy_bitslip31_value1 <= 3'd7;
        main_v7ddrphy_rddata_en_tappeddelayline0 <= 1'd0;
        main_v7ddrphy_rddata_en_tappeddelayline1 <= 1'd0;
        main_v7ddrphy_rddata_en_tappeddelayline2 <= 1'd0;
        main_v7ddrphy_rddata_en_tappeddelayline3 <= 1'd0;
        main_v7ddrphy_rddata_en_tappeddelayline4 <= 1'd0;
        main_v7ddrphy_rddata_en_tappeddelayline5 <= 1'd0;
        main_v7ddrphy_rddata_en_tappeddelayline6 <= 1'd0;
        main_v7ddrphy_rddata_en_tappeddelayline7 <= 1'd0;
        main_v7ddrphy_rddata_en_tappeddelayline8 <= 1'd0;
        main_v7ddrphy_wrdata_en_tappeddelayline0 <= 1'd0;
        main_v7ddrphy_wrdata_en_tappeddelayline1 <= 1'd0;
        main_v7ddrphy_wrdata_en_tappeddelayline2 <= 1'd0;
        main_soclinux_sdram_storage <= 4'd1;
        main_soclinux_sdram_re <= 1'd0;
        main_soclinux_sdram_phaseinjector0_command_storage <= 6'd0;
        main_soclinux_sdram_phaseinjector0_command_re <= 1'd0;
        main_soclinux_sdram_phaseinjector0_address_re <= 1'd0;
        main_soclinux_sdram_phaseinjector0_baddress_re <= 1'd0;
        main_soclinux_sdram_phaseinjector0_wrdata_re <= 1'd0;
        main_soclinux_sdram_phaseinjector0_rddata_status <= 64'd0;
        main_soclinux_sdram_phaseinjector0_rddata_re <= 1'd0;
        main_soclinux_sdram_phaseinjector1_command_storage <= 6'd0;
        main_soclinux_sdram_phaseinjector1_command_re <= 1'd0;
        main_soclinux_sdram_phaseinjector1_address_re <= 1'd0;
        main_soclinux_sdram_phaseinjector1_baddress_re <= 1'd0;
        main_soclinux_sdram_phaseinjector1_wrdata_re <= 1'd0;
        main_soclinux_sdram_phaseinjector1_rddata_status <= 64'd0;
        main_soclinux_sdram_phaseinjector1_rddata_re <= 1'd0;
        main_soclinux_sdram_phaseinjector2_command_storage <= 6'd0;
        main_soclinux_sdram_phaseinjector2_command_re <= 1'd0;
        main_soclinux_sdram_phaseinjector2_address_re <= 1'd0;
        main_soclinux_sdram_phaseinjector2_baddress_re <= 1'd0;
        main_soclinux_sdram_phaseinjector2_wrdata_re <= 1'd0;
        main_soclinux_sdram_phaseinjector2_rddata_status <= 64'd0;
        main_soclinux_sdram_phaseinjector2_rddata_re <= 1'd0;
        main_soclinux_sdram_phaseinjector3_command_storage <= 6'd0;
        main_soclinux_sdram_phaseinjector3_command_re <= 1'd0;
        main_soclinux_sdram_phaseinjector3_address_re <= 1'd0;
        main_soclinux_sdram_phaseinjector3_baddress_re <= 1'd0;
        main_soclinux_sdram_phaseinjector3_wrdata_re <= 1'd0;
        main_soclinux_sdram_phaseinjector3_rddata_status <= 64'd0;
        main_soclinux_sdram_phaseinjector3_rddata_re <= 1'd0;
        main_soclinux_sdram_dfi_p0_address <= 14'd0;
        main_soclinux_sdram_dfi_p0_bank <= 3'd0;
        main_soclinux_sdram_dfi_p0_cas_n <= 1'd1;
        main_soclinux_sdram_dfi_p0_cs_n <= 1'd1;
        main_soclinux_sdram_dfi_p0_ras_n <= 1'd1;
        main_soclinux_sdram_dfi_p0_we_n <= 1'd1;
        main_soclinux_sdram_dfi_p0_wrdata_en <= 1'd0;
        main_soclinux_sdram_dfi_p0_rddata_en <= 1'd0;
        main_soclinux_sdram_dfi_p1_address <= 14'd0;
        main_soclinux_sdram_dfi_p1_bank <= 3'd0;
        main_soclinux_sdram_dfi_p1_cas_n <= 1'd1;
        main_soclinux_sdram_dfi_p1_cs_n <= 1'd1;
        main_soclinux_sdram_dfi_p1_ras_n <= 1'd1;
        main_soclinux_sdram_dfi_p1_we_n <= 1'd1;
        main_soclinux_sdram_dfi_p1_wrdata_en <= 1'd0;
        main_soclinux_sdram_dfi_p1_rddata_en <= 1'd0;
        main_soclinux_sdram_dfi_p2_address <= 14'd0;
        main_soclinux_sdram_dfi_p2_bank <= 3'd0;
        main_soclinux_sdram_dfi_p2_cas_n <= 1'd1;
        main_soclinux_sdram_dfi_p2_cs_n <= 1'd1;
        main_soclinux_sdram_dfi_p2_ras_n <= 1'd1;
        main_soclinux_sdram_dfi_p2_we_n <= 1'd1;
        main_soclinux_sdram_dfi_p2_wrdata_en <= 1'd0;
        main_soclinux_sdram_dfi_p2_rddata_en <= 1'd0;
        main_soclinux_sdram_dfi_p3_address <= 14'd0;
        main_soclinux_sdram_dfi_p3_bank <= 3'd0;
        main_soclinux_sdram_dfi_p3_cas_n <= 1'd1;
        main_soclinux_sdram_dfi_p3_cs_n <= 1'd1;
        main_soclinux_sdram_dfi_p3_ras_n <= 1'd1;
        main_soclinux_sdram_dfi_p3_we_n <= 1'd1;
        main_soclinux_sdram_dfi_p3_wrdata_en <= 1'd0;
        main_soclinux_sdram_dfi_p3_rddata_en <= 1'd0;
        main_soclinux_sdram_cmd_payload_a <= 14'd0;
        main_soclinux_sdram_cmd_payload_ba <= 3'd0;
        main_soclinux_sdram_cmd_payload_cas <= 1'd0;
        main_soclinux_sdram_cmd_payload_ras <= 1'd0;
        main_soclinux_sdram_cmd_payload_we <= 1'd0;
        main_soclinux_sdram_timer_count1 <= 11'd1171;
        main_soclinux_sdram_postponer_req_o <= 1'd0;
        main_soclinux_sdram_postponer_count <= 1'd0;
        main_soclinux_sdram_sequencer_done1 <= 1'd0;
        main_soclinux_sdram_sequencer_counter <= 5'd0;
        main_soclinux_sdram_sequencer_count <= 1'd0;
        main_soclinux_sdram_zqcs_timer_count1 <= 28'd149999999;
        main_soclinux_sdram_zqcs_executer_done <= 1'd0;
        main_soclinux_sdram_zqcs_executer_counter <= 5'd0;
        main_soclinux_sdram_bankmachine0_level <= 4'd0;
        main_soclinux_sdram_bankmachine0_produce <= 3'd0;
        main_soclinux_sdram_bankmachine0_consume <= 3'd0;
        main_soclinux_sdram_bankmachine0_pipe_valid_source_valid <= 1'd0;
        main_soclinux_sdram_bankmachine0_pipe_valid_source_payload_we <= 1'd0;
        main_soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr <= 21'd0;
        main_soclinux_sdram_bankmachine0_row <= 14'd0;
        main_soclinux_sdram_bankmachine0_row_opened <= 1'd0;
        main_soclinux_sdram_bankmachine0_twtpcon_ready <= 1'd0;
        main_soclinux_sdram_bankmachine0_twtpcon_count <= 3'd0;
        main_soclinux_sdram_bankmachine0_trccon_ready <= 1'd0;
        main_soclinux_sdram_bankmachine0_trccon_count <= 4'd0;
        main_soclinux_sdram_bankmachine0_trascon_ready <= 1'd0;
        main_soclinux_sdram_bankmachine0_trascon_count <= 3'd0;
        main_soclinux_sdram_bankmachine1_level <= 4'd0;
        main_soclinux_sdram_bankmachine1_produce <= 3'd0;
        main_soclinux_sdram_bankmachine1_consume <= 3'd0;
        main_soclinux_sdram_bankmachine1_pipe_valid_source_valid <= 1'd0;
        main_soclinux_sdram_bankmachine1_pipe_valid_source_payload_we <= 1'd0;
        main_soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr <= 21'd0;
        main_soclinux_sdram_bankmachine1_row <= 14'd0;
        main_soclinux_sdram_bankmachine1_row_opened <= 1'd0;
        main_soclinux_sdram_bankmachine1_twtpcon_ready <= 1'd0;
        main_soclinux_sdram_bankmachine1_twtpcon_count <= 3'd0;
        main_soclinux_sdram_bankmachine1_trccon_ready <= 1'd0;
        main_soclinux_sdram_bankmachine1_trccon_count <= 4'd0;
        main_soclinux_sdram_bankmachine1_trascon_ready <= 1'd0;
        main_soclinux_sdram_bankmachine1_trascon_count <= 3'd0;
        main_soclinux_sdram_bankmachine2_level <= 4'd0;
        main_soclinux_sdram_bankmachine2_produce <= 3'd0;
        main_soclinux_sdram_bankmachine2_consume <= 3'd0;
        main_soclinux_sdram_bankmachine2_pipe_valid_source_valid <= 1'd0;
        main_soclinux_sdram_bankmachine2_pipe_valid_source_payload_we <= 1'd0;
        main_soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr <= 21'd0;
        main_soclinux_sdram_bankmachine2_row <= 14'd0;
        main_soclinux_sdram_bankmachine2_row_opened <= 1'd0;
        main_soclinux_sdram_bankmachine2_twtpcon_ready <= 1'd0;
        main_soclinux_sdram_bankmachine2_twtpcon_count <= 3'd0;
        main_soclinux_sdram_bankmachine2_trccon_ready <= 1'd0;
        main_soclinux_sdram_bankmachine2_trccon_count <= 4'd0;
        main_soclinux_sdram_bankmachine2_trascon_ready <= 1'd0;
        main_soclinux_sdram_bankmachine2_trascon_count <= 3'd0;
        main_soclinux_sdram_bankmachine3_level <= 4'd0;
        main_soclinux_sdram_bankmachine3_produce <= 3'd0;
        main_soclinux_sdram_bankmachine3_consume <= 3'd0;
        main_soclinux_sdram_bankmachine3_pipe_valid_source_valid <= 1'd0;
        main_soclinux_sdram_bankmachine3_pipe_valid_source_payload_we <= 1'd0;
        main_soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr <= 21'd0;
        main_soclinux_sdram_bankmachine3_row <= 14'd0;
        main_soclinux_sdram_bankmachine3_row_opened <= 1'd0;
        main_soclinux_sdram_bankmachine3_twtpcon_ready <= 1'd0;
        main_soclinux_sdram_bankmachine3_twtpcon_count <= 3'd0;
        main_soclinux_sdram_bankmachine3_trccon_ready <= 1'd0;
        main_soclinux_sdram_bankmachine3_trccon_count <= 4'd0;
        main_soclinux_sdram_bankmachine3_trascon_ready <= 1'd0;
        main_soclinux_sdram_bankmachine3_trascon_count <= 3'd0;
        main_soclinux_sdram_bankmachine4_level <= 4'd0;
        main_soclinux_sdram_bankmachine4_produce <= 3'd0;
        main_soclinux_sdram_bankmachine4_consume <= 3'd0;
        main_soclinux_sdram_bankmachine4_pipe_valid_source_valid <= 1'd0;
        main_soclinux_sdram_bankmachine4_pipe_valid_source_payload_we <= 1'd0;
        main_soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr <= 21'd0;
        main_soclinux_sdram_bankmachine4_row <= 14'd0;
        main_soclinux_sdram_bankmachine4_row_opened <= 1'd0;
        main_soclinux_sdram_bankmachine4_twtpcon_ready <= 1'd0;
        main_soclinux_sdram_bankmachine4_twtpcon_count <= 3'd0;
        main_soclinux_sdram_bankmachine4_trccon_ready <= 1'd0;
        main_soclinux_sdram_bankmachine4_trccon_count <= 4'd0;
        main_soclinux_sdram_bankmachine4_trascon_ready <= 1'd0;
        main_soclinux_sdram_bankmachine4_trascon_count <= 3'd0;
        main_soclinux_sdram_bankmachine5_level <= 4'd0;
        main_soclinux_sdram_bankmachine5_produce <= 3'd0;
        main_soclinux_sdram_bankmachine5_consume <= 3'd0;
        main_soclinux_sdram_bankmachine5_pipe_valid_source_valid <= 1'd0;
        main_soclinux_sdram_bankmachine5_pipe_valid_source_payload_we <= 1'd0;
        main_soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr <= 21'd0;
        main_soclinux_sdram_bankmachine5_row <= 14'd0;
        main_soclinux_sdram_bankmachine5_row_opened <= 1'd0;
        main_soclinux_sdram_bankmachine5_twtpcon_ready <= 1'd0;
        main_soclinux_sdram_bankmachine5_twtpcon_count <= 3'd0;
        main_soclinux_sdram_bankmachine5_trccon_ready <= 1'd0;
        main_soclinux_sdram_bankmachine5_trccon_count <= 4'd0;
        main_soclinux_sdram_bankmachine5_trascon_ready <= 1'd0;
        main_soclinux_sdram_bankmachine5_trascon_count <= 3'd0;
        main_soclinux_sdram_bankmachine6_level <= 4'd0;
        main_soclinux_sdram_bankmachine6_produce <= 3'd0;
        main_soclinux_sdram_bankmachine6_consume <= 3'd0;
        main_soclinux_sdram_bankmachine6_pipe_valid_source_valid <= 1'd0;
        main_soclinux_sdram_bankmachine6_pipe_valid_source_payload_we <= 1'd0;
        main_soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr <= 21'd0;
        main_soclinux_sdram_bankmachine6_row <= 14'd0;
        main_soclinux_sdram_bankmachine6_row_opened <= 1'd0;
        main_soclinux_sdram_bankmachine6_twtpcon_ready <= 1'd0;
        main_soclinux_sdram_bankmachine6_twtpcon_count <= 3'd0;
        main_soclinux_sdram_bankmachine6_trccon_ready <= 1'd0;
        main_soclinux_sdram_bankmachine6_trccon_count <= 4'd0;
        main_soclinux_sdram_bankmachine6_trascon_ready <= 1'd0;
        main_soclinux_sdram_bankmachine6_trascon_count <= 3'd0;
        main_soclinux_sdram_bankmachine7_level <= 4'd0;
        main_soclinux_sdram_bankmachine7_produce <= 3'd0;
        main_soclinux_sdram_bankmachine7_consume <= 3'd0;
        main_soclinux_sdram_bankmachine7_pipe_valid_source_valid <= 1'd0;
        main_soclinux_sdram_bankmachine7_pipe_valid_source_payload_we <= 1'd0;
        main_soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr <= 21'd0;
        main_soclinux_sdram_bankmachine7_row <= 14'd0;
        main_soclinux_sdram_bankmachine7_row_opened <= 1'd0;
        main_soclinux_sdram_bankmachine7_twtpcon_ready <= 1'd0;
        main_soclinux_sdram_bankmachine7_twtpcon_count <= 3'd0;
        main_soclinux_sdram_bankmachine7_trccon_ready <= 1'd0;
        main_soclinux_sdram_bankmachine7_trccon_count <= 4'd0;
        main_soclinux_sdram_bankmachine7_trascon_ready <= 1'd0;
        main_soclinux_sdram_bankmachine7_trascon_count <= 3'd0;
        main_soclinux_sdram_choose_cmd_grant <= 3'd0;
        main_soclinux_sdram_choose_req_grant <= 3'd0;
        main_soclinux_sdram_trrdcon_ready <= 1'd0;
        main_soclinux_sdram_trrdcon_count <= 1'd0;
        main_soclinux_sdram_tfawcon_ready <= 1'd1;
        main_soclinux_sdram_tfawcon_window <= 6'd0;
        main_soclinux_sdram_tccdcon_ready <= 1'd0;
        main_soclinux_sdram_tccdcon_count <= 1'd0;
        main_soclinux_sdram_twtrcon_ready <= 1'd0;
        main_soclinux_sdram_twtrcon_count <= 3'd0;
        main_soclinux_sdram_time0 <= 5'd0;
        main_soclinux_sdram_time1 <= 4'd0;
        main_soclinux_aborted <= 1'd0;
        main_storage <= 8'd0;
        main_re <= 1'd0;
        main_chaser <= 8'd0;
        main_mode <= 1'd0;
        main_count <= 24'd9375000;
        card_detect_re <= 1'd0;
        clocker_storage <= 9'd256;
        clocker_re <= 1'd0;
        clocker_clks <= 9'd0;
        clocker_clk_d <= 1'd0;
        clocker_ce_delayed <= 1'd0;
        init_count <= 8'd0;
        cmdw_count <= 8'd0;
        cmdr_timeout <= 32'd150000000;
        cmdr_count <= 8'd0;
        cmdr_busy <= 1'd0;
        cmdr_cmdr_run <= 1'd0;
        cmdr_cmdr_converter_converter_source_payload_data <= 8'd0;
        cmdr_cmdr_converter_converter_source_payload_valid_token_count <= 4'd0;
        cmdr_cmdr_converter_converter_demux <= 3'd0;
        cmdr_cmdr_converter_converter_strobe_all <= 1'd0;
        cmdr_cmdr_buf_pipe_valid_source_valid <= 1'd0;
        cmdr_cmdr_buf_pipe_valid_source_payload_data <= 8'd0;
        cmdr_cmdr_reset <= 1'd0;
        dataw_re <= 1'd0;
        dataw_count <= 8'd0;
        dataw_accepted1 <= 1'd0;
        dataw_crc_error1 <= 1'd0;
        dataw_write_error1 <= 1'd0;
        dataw_crc_run <= 1'd0;
        dataw_crc_converter_converter_source_payload_data <= 8'd0;
        dataw_crc_converter_converter_source_payload_valid_token_count <= 4'd0;
        dataw_crc_converter_converter_demux <= 3'd0;
        dataw_crc_converter_converter_strobe_all <= 1'd0;
        dataw_crc_buf_pipe_valid_source_valid <= 1'd0;
        dataw_crc_buf_pipe_valid_source_payload_data <= 8'd0;
        datar_timeout <= 32'd150000000;
        datar_count <= 10'd0;
        datar_datar_run <= 1'd0;
        datar_datar_converter_converter_source_payload_data <= 8'd0;
        datar_datar_converter_converter_source_payload_valid_token_count <= 2'd0;
        datar_datar_converter_converter_demux <= 1'd0;
        datar_datar_converter_converter_strobe_all <= 1'd0;
        datar_datar_buf_pipe_valid_source_valid <= 1'd0;
        datar_datar_buf_pipe_valid_source_payload_data <= 8'd0;
        datar_datar_reset <= 1'd0;
        sdpads_data_i_ce <= 1'd0;
        clocker_clk_delay <= 2'd0;
        card_detect_irq <= 1'd0;
        card_detect_d <= 1'd0;
        sdcore_cmd_argument_storage <= 32'd0;
        sdcore_cmd_argument_re <= 1'd0;
        sdcore_cmd_command_storage <= 14'd0;
        sdcore_cmd_command_re <= 1'd0;
        sdcore_cmd_send_storage <= 1'd0;
        sdcore_cmd_send_re <= 1'd0;
        sdcore_cmd_response_status <= 128'd0;
        sdcore_cmd_response_re <= 1'd0;
        sdcore_cmd_event_re <= 1'd0;
        sdcore_data_event_re <= 1'd0;
        sdcore_block_length_storage <= 10'd0;
        sdcore_block_length_re <= 1'd0;
        sdcore_block_count_storage <= 32'd0;
        sdcore_block_count_re <= 1'd0;
        sdcore_crc7_inserter_reg0 <= 7'd0;
        sdcore_crc16_inserter_count <= 3'd0;
        sdcore_crc16_inserter_crc0_reg0 <= 16'd0;
        sdcore_crc16_inserter_crc1_reg0 <= 16'd0;
        sdcore_crc16_inserter_crc2_reg0 <= 16'd0;
        sdcore_crc16_inserter_crc3_reg0 <= 16'd0;
        sdcore_fifo_level <= 4'd0;
        sdcore_fifo_produce <= 3'd0;
        sdcore_fifo_consume <= 3'd0;
        sdcore_cmd_count <= 3'd0;
        sdcore_cmd_done <= 1'd0;
        sdcore_cmd_error <= 1'd0;
        sdcore_cmd_timeout <= 1'd0;
        sdcore_data_count <= 32'd0;
        sdcore_data_done <= 1'd0;
        sdcore_data_error <= 1'd0;
        sdcore_data_timeout <= 1'd0;
        sdblock2mem_irq <= 1'd0;
        sdblock2mem_fifo_readable <= 1'd0;
        sdblock2mem_fifo_level0 <= 10'd0;
        sdblock2mem_fifo_produce <= 9'd0;
        sdblock2mem_fifo_consume <= 9'd0;
        sdblock2mem_converter_source_payload_data <= 32'd0;
        sdblock2mem_converter_source_payload_valid_token_count <= 3'd0;
        sdblock2mem_converter_demux <= 2'd0;
        sdblock2mem_converter_strobe_all <= 1'd0;
        sdblock2mem_wishbonedmawriter_base_storage <= 64'd0;
        sdblock2mem_wishbonedmawriter_base_re <= 1'd0;
        sdblock2mem_wishbonedmawriter_length_storage <= 32'd0;
        sdblock2mem_wishbonedmawriter_length_re <= 1'd0;
        sdblock2mem_wishbonedmawriter_enable_storage <= 1'd0;
        sdblock2mem_wishbonedmawriter_enable_re <= 1'd0;
        sdblock2mem_wishbonedmawriter_done_re <= 1'd0;
        sdblock2mem_wishbonedmawriter_loop_storage <= 1'd0;
        sdblock2mem_wishbonedmawriter_loop_re <= 1'd0;
        sdblock2mem_wishbonedmawriter_offset_re <= 1'd0;
        sdblock2mem_wishbonedmawriter_offset <= 32'd0;
        sdblock2mem_connect <= 1'd0;
        sdblock2mem_done_d <= 1'd0;
        sdmem2block_irq <= 1'd0;
        sdmem2block_dma_fifo_level <= 5'd0;
        sdmem2block_dma_fifo_produce <= 4'd0;
        sdmem2block_dma_fifo_consume <= 4'd0;
        sdmem2block_dma_base_storage <= 64'd0;
        sdmem2block_dma_base_re <= 1'd0;
        sdmem2block_dma_length_storage <= 32'd0;
        sdmem2block_dma_length_re <= 1'd0;
        sdmem2block_dma_enable_storage <= 1'd0;
        sdmem2block_dma_enable_re <= 1'd0;
        sdmem2block_dma_done_re <= 1'd0;
        sdmem2block_dma_loop_storage <= 1'd0;
        sdmem2block_dma_loop_re <= 1'd0;
        sdmem2block_dma_offset_re <= 1'd0;
        sdmem2block_dma_offset <= 32'd0;
        sdmem2block_converter_converter_mux <= 2'd0;
        sdmem2block_fifo_readable <= 1'd0;
        sdmem2block_fifo_level0 <= 10'd0;
        sdmem2block_fifo_produce <= 9'd0;
        sdmem2block_fifo_consume <= 9'd0;
        sdmem2block_count <= 9'd0;
        sdmem2block_done_d <= 1'd0;
        card_detect_pending <= 1'd0;
        block2mem_dma_pending <= 1'd0;
        mem2block_dma_pending <= 1'd0;
        eventmanager_status_re <= 1'd0;
        eventmanager_pending_re <= 1'd0;
        eventmanager_pending_r <= 4'd0;
        eventmanager_enable_storage <= 4'd0;
        eventmanager_enable_re <= 1'd0;
        temperature_status <= 12'd0;
        temperature_re <= 1'd0;
        vccint_status <= 12'd0;
        vccint_re <= 1'd0;
        vccaux_status <= 12'd0;
        vccaux_re <= 1'd0;
        vccbram_status <= 12'd0;
        vccbram_re <= 1'd0;
        eoc_status <= 1'd0;
        eoc_re <= 1'd0;
        eos_status <= 1'd0;
        eos_re <= 1'd0;
        builder_soclinux_we <= 1'd0;
        builder_grant <= 2'd0;
        builder_slave_sel_r <= 6'd0;
        builder_count <= 20'd1000000;
        builder_csr_bankarray_sel_r <= 1'd0;
        builder_soclinux_rs232phytx_state <= 1'd0;
        builder_soclinux_rs232phyrx_state <= 1'd0;
        builder_soclinux_refresher_state <= 2'd0;
        builder_soclinux_bankmachine0_state <= 4'd0;
        builder_soclinux_bankmachine1_state <= 4'd0;
        builder_soclinux_bankmachine2_state <= 4'd0;
        builder_soclinux_bankmachine3_state <= 4'd0;
        builder_soclinux_bankmachine4_state <= 4'd0;
        builder_soclinux_bankmachine5_state <= 4'd0;
        builder_soclinux_bankmachine6_state <= 4'd0;
        builder_soclinux_bankmachine7_state <= 4'd0;
        builder_soclinux_multiplexer_state <= 4'd0;
        builder_soclinux_new_master_wdata_ready0 <= 1'd0;
        builder_soclinux_new_master_wdata_ready1 <= 1'd0;
        builder_soclinux_new_master_rdata_valid0 <= 1'd0;
        builder_soclinux_new_master_rdata_valid1 <= 1'd0;
        builder_soclinux_new_master_rdata_valid2 <= 1'd0;
        builder_soclinux_new_master_rdata_valid3 <= 1'd0;
        builder_soclinux_new_master_rdata_valid4 <= 1'd0;
        builder_soclinux_new_master_rdata_valid5 <= 1'd0;
        builder_soclinux_new_master_rdata_valid6 <= 1'd0;
        builder_soclinux_new_master_rdata_valid7 <= 1'd0;
        builder_soclinux_new_master_rdata_valid8 <= 1'd0;
        builder_soclinux_new_master_rdata_valid9 <= 1'd0;
        builder_soclinux_fullmemorywe_state <= 2'd0;
        builder_soclinux_litedramwishbone2native_state <= 2'd0;
        builder_soclinux_sdphyinit_state <= 1'd0;
        builder_soclinux_sdphycmdw_state <= 2'd0;
        builder_soclinux_sdphycmdr_state <= 3'd0;
        builder_soclinux_sdphydataw_state <= 3'd0;
        builder_soclinux_sdphydatar_state <= 3'd0;
        builder_soclinux_crc16inserter_state <= 1'd0;
        builder_soclinux_fsm_state <= 3'd0;
        builder_soclinux_sdblock2memdma_state <= 2'd0;
        builder_soclinux_sdmem2blockdma_state <= 2'd0;
        builder_soclinux_wishbone2csr_state <= 2'd0;
    end
    builder_impl_regs0 <= serial_rx;
    builder_impl_regs1 <= builder_impl_regs0;
end


//------------------------------------------------------------------------------
// Specialized Logic
//------------------------------------------------------------------------------

BUFG BUFG(
	.I(main_crg_clkout0),
	.O(main_crg_clkout_buf0)
);

BUFGCE BUFGCE_inst (
      .O(main_crg_gceclkout_buf0),   // 1-bit output: Clock output
      .CE(~(busD_stall & isSim)), // 1-bit input: Clock enable input for I0
      .I(main_crg_clkout0)    // 1-bit input: Primary clock
   );

BUFG BUFG_1(
	.I(main_crg_clkout1),
	.O(main_crg_clkout_buf1)
);

BUFG BUFG_2(
	.I(main_crg_clkout2),
	.O(main_crg_clkout_buf2)
);

IDELAYCTRL IDELAYCTRL(
	.REFCLK(idelay_clk),
	.RST(main_crg_ic_reset)
);

//------------------------------------------------------------------------------
// Memory rom: 10984-words x 32-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: ---- | 
reg [31:0] rom[0:10983];
initial begin
	$readmemh("vc707_rom.init", rom);
end
reg [31:0] rom_dat0;
always @(posedge sys_clk) begin
	rom_dat0 <= rom[main_soclinux_soclinux_adr];
end
assign main_soclinux_soclinux_dat_r = rom_dat0;


//------------------------------------------------------------------------------
// Memory sram: 2048-words x 32-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [31:0] sram[0:2047];
initial begin
	$readmemh("vc707_sram.init", sram);
end
reg [10:0] sram_adr0;
always @(posedge sys_clk) begin
	if (main_soclinux_ram_we[0])
		sram[main_soclinux_ram_adr][7:0] <= main_soclinux_ram_dat_w[7:0];
	if (main_soclinux_ram_we[1])
		sram[main_soclinux_ram_adr][15:8] <= main_soclinux_ram_dat_w[15:8];
	if (main_soclinux_ram_we[2])
		sram[main_soclinux_ram_adr][23:16] <= main_soclinux_ram_dat_w[23:16];
	if (main_soclinux_ram_we[3])
		sram[main_soclinux_ram_adr][31:24] <= main_soclinux_ram_dat_w[31:24];
	sram_adr0 <= main_soclinux_ram_adr;
end
assign main_soclinux_ram_dat_r = sram[sram_adr0];


//------------------------------------------------------------------------------
// Memory mem: 19-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: ---- | 
reg [7:0] mem[0:18];
initial begin
	$readmemh("vc707_mem.init", mem);
end
reg [4:0] mem_adr0;
always @(posedge sys_clk) begin
	mem_adr0 <= builder_csr_bankarray_adr;
end
assign builder_csr_bankarray_dat_r = mem[mem_adr0];


//------------------------------------------------------------------------------
// Memory storage: 262144-words x 10-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 10 
// Port 1 | Read: Sync  | Write: ---- | 
reg [9:0] storage[0:262143];
reg [9:0] storage_dat0;
reg [9:0] storage_dat1;
always @(posedge sys_clk) begin
	if (main_soclinux_uart_tx_fifo_wrport_we)
		storage[main_soclinux_uart_tx_fifo_wrport_adr] <= main_soclinux_uart_tx_fifo_wrport_dat_w;
	storage_dat0 <= storage[main_soclinux_uart_tx_fifo_wrport_adr];
end
always @(posedge sys_clk) begin
	if (main_soclinux_uart_tx_fifo_rdport_re)
		storage_dat1 <= storage[main_soclinux_uart_tx_fifo_rdport_adr];
end
assign main_soclinux_uart_tx_fifo_wrport_dat_r = storage_dat0;
assign main_soclinux_uart_tx_fifo_rdport_dat_r = storage_dat1;


//------------------------------------------------------------------------------
// Memory storage_1: 262144-words x 10-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 10 
// Port 1 | Read: Sync  | Write: ---- | 
reg [9:0] storage_1[0:262143];
reg [9:0] storage_1_dat0;
reg [9:0] storage_1_dat1;
always @(posedge sys_clk) begin
	if (main_soclinux_uart_rx_fifo_wrport_we)
		storage_1[main_soclinux_uart_rx_fifo_wrport_adr] <= main_soclinux_uart_rx_fifo_wrport_dat_w;
	storage_1_dat0 <= storage_1[main_soclinux_uart_rx_fifo_wrport_adr];
end
always @(posedge sys_clk) begin
	if (main_soclinux_uart_rx_fifo_rdport_re)
		storage_1_dat1 <= storage_1[main_soclinux_uart_rx_fifo_rdport_adr];
end
assign main_soclinux_uart_rx_fifo_wrport_dat_r = storage_1_dat0;
assign main_soclinux_uart_rx_fifo_rdport_dat_r = storage_1_dat1;


OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(1'd0),
	.D2(1'd1),
	.D3(1'd0),
	.D4(1'd1),
	.D5(1'd0),
	.D6(1'd1),
	.D7(1'd0),
	.D8(1'd1),
	.OCE(1'd1),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.OQ(main_v7ddrphy_sd_clk_se_nodelay)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2 (
	.C(sys_clk),
	.CE(main_v7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(((main_v7ddrphy_cdly_rst_re | main_v7ddrphy_rst_storage) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_v7ddrphy_sd_clk_se_delayed),
	.ODATAIN(main_v7ddrphy_sd_clk_se_nodelay)
);

OBUFDS OBUFDS(
	.I(main_v7ddrphy_sd_clk_se_delayed),
	.O(ddram_clk_p),
	.OB(ddram_clk_n)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_1 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_v7ddrphy_dfi_p0_reset_n),
	.D2(main_v7ddrphy_dfi_p0_reset_n),
	.D3(main_v7ddrphy_dfi_p1_reset_n),
	.D4(main_v7ddrphy_dfi_p1_reset_n),
	.D5(main_v7ddrphy_dfi_p2_reset_n),
	.D6(main_v7ddrphy_dfi_p2_reset_n),
	.D7(main_v7ddrphy_dfi_p3_reset_n),
	.D8(main_v7ddrphy_dfi_p3_reset_n),
	.OCE(1'd1),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.OQ(main_v7ddrphy_oq0)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_1 (
	.C(sys_clk),
	.CE(main_v7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(((main_v7ddrphy_cdly_rst_re | main_v7ddrphy_rst_storage) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_reset_n),
	.ODATAIN(main_v7ddrphy_oq0)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_2 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_v7ddrphy_dfi_p0_cs_n),
	.D2(main_v7ddrphy_dfi_p0_cs_n),
	.D3(main_v7ddrphy_dfi_p1_cs_n),
	.D4(main_v7ddrphy_dfi_p1_cs_n),
	.D5(main_v7ddrphy_dfi_p2_cs_n),
	.D6(main_v7ddrphy_dfi_p2_cs_n),
	.D7(main_v7ddrphy_dfi_p3_cs_n),
	.D8(main_v7ddrphy_dfi_p3_cs_n),
	.OCE(1'd1),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.OQ(main_v7ddrphy_oq1)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_2 (
	.C(sys_clk),
	.CE(main_v7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(((main_v7ddrphy_cdly_rst_re | main_v7ddrphy_rst_storage) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_cs_n),
	.ODATAIN(main_v7ddrphy_oq1)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_3 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_v7ddrphy_dfi_p0_address[0]),
	.D2(main_v7ddrphy_dfi_p0_address[0]),
	.D3(main_v7ddrphy_dfi_p1_address[0]),
	.D4(main_v7ddrphy_dfi_p1_address[0]),
	.D5(main_v7ddrphy_dfi_p2_address[0]),
	.D6(main_v7ddrphy_dfi_p2_address[0]),
	.D7(main_v7ddrphy_dfi_p3_address[0]),
	.D8(main_v7ddrphy_dfi_p3_address[0]),
	.OCE(1'd1),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.OQ(main_v7ddrphy_oq2)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_3 (
	.C(sys_clk),
	.CE(main_v7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(((main_v7ddrphy_cdly_rst_re | main_v7ddrphy_rst_storage) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_a[0]),
	.ODATAIN(main_v7ddrphy_oq2)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_4 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_v7ddrphy_dfi_p0_address[1]),
	.D2(main_v7ddrphy_dfi_p0_address[1]),
	.D3(main_v7ddrphy_dfi_p1_address[1]),
	.D4(main_v7ddrphy_dfi_p1_address[1]),
	.D5(main_v7ddrphy_dfi_p2_address[1]),
	.D6(main_v7ddrphy_dfi_p2_address[1]),
	.D7(main_v7ddrphy_dfi_p3_address[1]),
	.D8(main_v7ddrphy_dfi_p3_address[1]),
	.OCE(1'd1),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.OQ(main_v7ddrphy_oq3)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_4 (
	.C(sys_clk),
	.CE(main_v7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(((main_v7ddrphy_cdly_rst_re | main_v7ddrphy_rst_storage) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_a[1]),
	.ODATAIN(main_v7ddrphy_oq3)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_5 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_v7ddrphy_dfi_p0_address[2]),
	.D2(main_v7ddrphy_dfi_p0_address[2]),
	.D3(main_v7ddrphy_dfi_p1_address[2]),
	.D4(main_v7ddrphy_dfi_p1_address[2]),
	.D5(main_v7ddrphy_dfi_p2_address[2]),
	.D6(main_v7ddrphy_dfi_p2_address[2]),
	.D7(main_v7ddrphy_dfi_p3_address[2]),
	.D8(main_v7ddrphy_dfi_p3_address[2]),
	.OCE(1'd1),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.OQ(main_v7ddrphy_oq4)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_5 (
	.C(sys_clk),
	.CE(main_v7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(((main_v7ddrphy_cdly_rst_re | main_v7ddrphy_rst_storage) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_a[2]),
	.ODATAIN(main_v7ddrphy_oq4)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_6 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_v7ddrphy_dfi_p0_address[3]),
	.D2(main_v7ddrphy_dfi_p0_address[3]),
	.D3(main_v7ddrphy_dfi_p1_address[3]),
	.D4(main_v7ddrphy_dfi_p1_address[3]),
	.D5(main_v7ddrphy_dfi_p2_address[3]),
	.D6(main_v7ddrphy_dfi_p2_address[3]),
	.D7(main_v7ddrphy_dfi_p3_address[3]),
	.D8(main_v7ddrphy_dfi_p3_address[3]),
	.OCE(1'd1),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.OQ(main_v7ddrphy_oq5)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_6 (
	.C(sys_clk),
	.CE(main_v7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(((main_v7ddrphy_cdly_rst_re | main_v7ddrphy_rst_storage) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_a[3]),
	.ODATAIN(main_v7ddrphy_oq5)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_7 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_v7ddrphy_dfi_p0_address[4]),
	.D2(main_v7ddrphy_dfi_p0_address[4]),
	.D3(main_v7ddrphy_dfi_p1_address[4]),
	.D4(main_v7ddrphy_dfi_p1_address[4]),
	.D5(main_v7ddrphy_dfi_p2_address[4]),
	.D6(main_v7ddrphy_dfi_p2_address[4]),
	.D7(main_v7ddrphy_dfi_p3_address[4]),
	.D8(main_v7ddrphy_dfi_p3_address[4]),
	.OCE(1'd1),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.OQ(main_v7ddrphy_oq6)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_7 (
	.C(sys_clk),
	.CE(main_v7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(((main_v7ddrphy_cdly_rst_re | main_v7ddrphy_rst_storage) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_a[4]),
	.ODATAIN(main_v7ddrphy_oq6)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_8 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_v7ddrphy_dfi_p0_address[5]),
	.D2(main_v7ddrphy_dfi_p0_address[5]),
	.D3(main_v7ddrphy_dfi_p1_address[5]),
	.D4(main_v7ddrphy_dfi_p1_address[5]),
	.D5(main_v7ddrphy_dfi_p2_address[5]),
	.D6(main_v7ddrphy_dfi_p2_address[5]),
	.D7(main_v7ddrphy_dfi_p3_address[5]),
	.D8(main_v7ddrphy_dfi_p3_address[5]),
	.OCE(1'd1),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.OQ(main_v7ddrphy_oq7)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_8 (
	.C(sys_clk),
	.CE(main_v7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(((main_v7ddrphy_cdly_rst_re | main_v7ddrphy_rst_storage) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_a[5]),
	.ODATAIN(main_v7ddrphy_oq7)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_9 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_v7ddrphy_dfi_p0_address[6]),
	.D2(main_v7ddrphy_dfi_p0_address[6]),
	.D3(main_v7ddrphy_dfi_p1_address[6]),
	.D4(main_v7ddrphy_dfi_p1_address[6]),
	.D5(main_v7ddrphy_dfi_p2_address[6]),
	.D6(main_v7ddrphy_dfi_p2_address[6]),
	.D7(main_v7ddrphy_dfi_p3_address[6]),
	.D8(main_v7ddrphy_dfi_p3_address[6]),
	.OCE(1'd1),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.OQ(main_v7ddrphy_oq8)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_9 (
	.C(sys_clk),
	.CE(main_v7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(((main_v7ddrphy_cdly_rst_re | main_v7ddrphy_rst_storage) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_a[6]),
	.ODATAIN(main_v7ddrphy_oq8)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_10 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_v7ddrphy_dfi_p0_address[7]),
	.D2(main_v7ddrphy_dfi_p0_address[7]),
	.D3(main_v7ddrphy_dfi_p1_address[7]),
	.D4(main_v7ddrphy_dfi_p1_address[7]),
	.D5(main_v7ddrphy_dfi_p2_address[7]),
	.D6(main_v7ddrphy_dfi_p2_address[7]),
	.D7(main_v7ddrphy_dfi_p3_address[7]),
	.D8(main_v7ddrphy_dfi_p3_address[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.OQ(main_v7ddrphy_oq9)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_10 (
	.C(sys_clk),
	.CE(main_v7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(((main_v7ddrphy_cdly_rst_re | main_v7ddrphy_rst_storage) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_a[7]),
	.ODATAIN(main_v7ddrphy_oq9)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_11 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_v7ddrphy_dfi_p0_address[8]),
	.D2(main_v7ddrphy_dfi_p0_address[8]),
	.D3(main_v7ddrphy_dfi_p1_address[8]),
	.D4(main_v7ddrphy_dfi_p1_address[8]),
	.D5(main_v7ddrphy_dfi_p2_address[8]),
	.D6(main_v7ddrphy_dfi_p2_address[8]),
	.D7(main_v7ddrphy_dfi_p3_address[8]),
	.D8(main_v7ddrphy_dfi_p3_address[8]),
	.OCE(1'd1),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.OQ(main_v7ddrphy_oq10)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_11 (
	.C(sys_clk),
	.CE(main_v7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(((main_v7ddrphy_cdly_rst_re | main_v7ddrphy_rst_storage) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_a[8]),
	.ODATAIN(main_v7ddrphy_oq10)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_12 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_v7ddrphy_dfi_p0_address[9]),
	.D2(main_v7ddrphy_dfi_p0_address[9]),
	.D3(main_v7ddrphy_dfi_p1_address[9]),
	.D4(main_v7ddrphy_dfi_p1_address[9]),
	.D5(main_v7ddrphy_dfi_p2_address[9]),
	.D6(main_v7ddrphy_dfi_p2_address[9]),
	.D7(main_v7ddrphy_dfi_p3_address[9]),
	.D8(main_v7ddrphy_dfi_p3_address[9]),
	.OCE(1'd1),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.OQ(main_v7ddrphy_oq11)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_12 (
	.C(sys_clk),
	.CE(main_v7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(((main_v7ddrphy_cdly_rst_re | main_v7ddrphy_rst_storage) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_a[9]),
	.ODATAIN(main_v7ddrphy_oq11)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_13 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_v7ddrphy_dfi_p0_address[10]),
	.D2(main_v7ddrphy_dfi_p0_address[10]),
	.D3(main_v7ddrphy_dfi_p1_address[10]),
	.D4(main_v7ddrphy_dfi_p1_address[10]),
	.D5(main_v7ddrphy_dfi_p2_address[10]),
	.D6(main_v7ddrphy_dfi_p2_address[10]),
	.D7(main_v7ddrphy_dfi_p3_address[10]),
	.D8(main_v7ddrphy_dfi_p3_address[10]),
	.OCE(1'd1),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.OQ(main_v7ddrphy_oq12)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_13 (
	.C(sys_clk),
	.CE(main_v7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(((main_v7ddrphy_cdly_rst_re | main_v7ddrphy_rst_storage) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_a[10]),
	.ODATAIN(main_v7ddrphy_oq12)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_14 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_v7ddrphy_dfi_p0_address[11]),
	.D2(main_v7ddrphy_dfi_p0_address[11]),
	.D3(main_v7ddrphy_dfi_p1_address[11]),
	.D4(main_v7ddrphy_dfi_p1_address[11]),
	.D5(main_v7ddrphy_dfi_p2_address[11]),
	.D6(main_v7ddrphy_dfi_p2_address[11]),
	.D7(main_v7ddrphy_dfi_p3_address[11]),
	.D8(main_v7ddrphy_dfi_p3_address[11]),
	.OCE(1'd1),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.OQ(main_v7ddrphy_oq13)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_14 (
	.C(sys_clk),
	.CE(main_v7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(((main_v7ddrphy_cdly_rst_re | main_v7ddrphy_rst_storage) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_a[11]),
	.ODATAIN(main_v7ddrphy_oq13)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_15 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_v7ddrphy_dfi_p0_address[12]),
	.D2(main_v7ddrphy_dfi_p0_address[12]),
	.D3(main_v7ddrphy_dfi_p1_address[12]),
	.D4(main_v7ddrphy_dfi_p1_address[12]),
	.D5(main_v7ddrphy_dfi_p2_address[12]),
	.D6(main_v7ddrphy_dfi_p2_address[12]),
	.D7(main_v7ddrphy_dfi_p3_address[12]),
	.D8(main_v7ddrphy_dfi_p3_address[12]),
	.OCE(1'd1),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.OQ(main_v7ddrphy_oq14)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_15 (
	.C(sys_clk),
	.CE(main_v7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(((main_v7ddrphy_cdly_rst_re | main_v7ddrphy_rst_storage) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_a[12]),
	.ODATAIN(main_v7ddrphy_oq14)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_16 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_v7ddrphy_dfi_p0_address[13]),
	.D2(main_v7ddrphy_dfi_p0_address[13]),
	.D3(main_v7ddrphy_dfi_p1_address[13]),
	.D4(main_v7ddrphy_dfi_p1_address[13]),
	.D5(main_v7ddrphy_dfi_p2_address[13]),
	.D6(main_v7ddrphy_dfi_p2_address[13]),
	.D7(main_v7ddrphy_dfi_p3_address[13]),
	.D8(main_v7ddrphy_dfi_p3_address[13]),
	.OCE(1'd1),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.OQ(main_v7ddrphy_oq15)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_16 (
	.C(sys_clk),
	.CE(main_v7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(((main_v7ddrphy_cdly_rst_re | main_v7ddrphy_rst_storage) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_a[13]),
	.ODATAIN(main_v7ddrphy_oq15)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_17 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_v7ddrphy_dfi_p0_address[14]),
	.D2(main_v7ddrphy_dfi_p0_address[14]),
	.D3(main_v7ddrphy_dfi_p1_address[14]),
	.D4(main_v7ddrphy_dfi_p1_address[14]),
	.D5(main_v7ddrphy_dfi_p2_address[14]),
	.D6(main_v7ddrphy_dfi_p2_address[14]),
	.D7(main_v7ddrphy_dfi_p3_address[14]),
	.D8(main_v7ddrphy_dfi_p3_address[14]),
	.OCE(1'd1),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.OQ(main_v7ddrphy_oq16)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_17 (
	.C(sys_clk),
	.CE(main_v7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(((main_v7ddrphy_cdly_rst_re | main_v7ddrphy_rst_storage) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_a[14]),
	.ODATAIN(main_v7ddrphy_oq16)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_18 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_v7ddrphy_dfi_p0_address[15]),
	.D2(main_v7ddrphy_dfi_p0_address[15]),
	.D3(main_v7ddrphy_dfi_p1_address[15]),
	.D4(main_v7ddrphy_dfi_p1_address[15]),
	.D5(main_v7ddrphy_dfi_p2_address[15]),
	.D6(main_v7ddrphy_dfi_p2_address[15]),
	.D7(main_v7ddrphy_dfi_p3_address[15]),
	.D8(main_v7ddrphy_dfi_p3_address[15]),
	.OCE(1'd1),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.OQ(main_v7ddrphy_oq17)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_18 (
	.C(sys_clk),
	.CE(main_v7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(((main_v7ddrphy_cdly_rst_re | main_v7ddrphy_rst_storage) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_a[15]),
	.ODATAIN(main_v7ddrphy_oq17)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_19 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_v7ddrphy_dfi_p0_bank[0]),
	.D2(main_v7ddrphy_dfi_p0_bank[0]),
	.D3(main_v7ddrphy_dfi_p1_bank[0]),
	.D4(main_v7ddrphy_dfi_p1_bank[0]),
	.D5(main_v7ddrphy_dfi_p2_bank[0]),
	.D6(main_v7ddrphy_dfi_p2_bank[0]),
	.D7(main_v7ddrphy_dfi_p3_bank[0]),
	.D8(main_v7ddrphy_dfi_p3_bank[0]),
	.OCE(1'd1),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.OQ(main_v7ddrphy_oq18)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_19 (
	.C(sys_clk),
	.CE(main_v7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(((main_v7ddrphy_cdly_rst_re | main_v7ddrphy_rst_storage) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_v7ddrphy_pads_ba[0]),
	.ODATAIN(main_v7ddrphy_oq18)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_20 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_v7ddrphy_dfi_p0_bank[1]),
	.D2(main_v7ddrphy_dfi_p0_bank[1]),
	.D3(main_v7ddrphy_dfi_p1_bank[1]),
	.D4(main_v7ddrphy_dfi_p1_bank[1]),
	.D5(main_v7ddrphy_dfi_p2_bank[1]),
	.D6(main_v7ddrphy_dfi_p2_bank[1]),
	.D7(main_v7ddrphy_dfi_p3_bank[1]),
	.D8(main_v7ddrphy_dfi_p3_bank[1]),
	.OCE(1'd1),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.OQ(main_v7ddrphy_oq19)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_20 (
	.C(sys_clk),
	.CE(main_v7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(((main_v7ddrphy_cdly_rst_re | main_v7ddrphy_rst_storage) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_v7ddrphy_pads_ba[1]),
	.ODATAIN(main_v7ddrphy_oq19)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_21 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_v7ddrphy_dfi_p0_bank[2]),
	.D2(main_v7ddrphy_dfi_p0_bank[2]),
	.D3(main_v7ddrphy_dfi_p1_bank[2]),
	.D4(main_v7ddrphy_dfi_p1_bank[2]),
	.D5(main_v7ddrphy_dfi_p2_bank[2]),
	.D6(main_v7ddrphy_dfi_p2_bank[2]),
	.D7(main_v7ddrphy_dfi_p3_bank[2]),
	.D8(main_v7ddrphy_dfi_p3_bank[2]),
	.OCE(1'd1),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.OQ(main_v7ddrphy_oq20)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_21 (
	.C(sys_clk),
	.CE(main_v7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(((main_v7ddrphy_cdly_rst_re | main_v7ddrphy_rst_storage) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_v7ddrphy_pads_ba[2]),
	.ODATAIN(main_v7ddrphy_oq20)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_22 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_v7ddrphy_dfi_p0_ras_n),
	.D2(main_v7ddrphy_dfi_p0_ras_n),
	.D3(main_v7ddrphy_dfi_p1_ras_n),
	.D4(main_v7ddrphy_dfi_p1_ras_n),
	.D5(main_v7ddrphy_dfi_p2_ras_n),
	.D6(main_v7ddrphy_dfi_p2_ras_n),
	.D7(main_v7ddrphy_dfi_p3_ras_n),
	.D8(main_v7ddrphy_dfi_p3_ras_n),
	.OCE(1'd1),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.OQ(main_v7ddrphy_oq21)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_22 (
	.C(sys_clk),
	.CE(main_v7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(((main_v7ddrphy_cdly_rst_re | main_v7ddrphy_rst_storage) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_ras_n),
	.ODATAIN(main_v7ddrphy_oq21)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_23 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_v7ddrphy_dfi_p0_cas_n),
	.D2(main_v7ddrphy_dfi_p0_cas_n),
	.D3(main_v7ddrphy_dfi_p1_cas_n),
	.D4(main_v7ddrphy_dfi_p1_cas_n),
	.D5(main_v7ddrphy_dfi_p2_cas_n),
	.D6(main_v7ddrphy_dfi_p2_cas_n),
	.D7(main_v7ddrphy_dfi_p3_cas_n),
	.D8(main_v7ddrphy_dfi_p3_cas_n),
	.OCE(1'd1),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.OQ(main_v7ddrphy_oq22)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_23 (
	.C(sys_clk),
	.CE(main_v7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(((main_v7ddrphy_cdly_rst_re | main_v7ddrphy_rst_storage) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_cas_n),
	.ODATAIN(main_v7ddrphy_oq22)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_24 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_v7ddrphy_dfi_p0_we_n),
	.D2(main_v7ddrphy_dfi_p0_we_n),
	.D3(main_v7ddrphy_dfi_p1_we_n),
	.D4(main_v7ddrphy_dfi_p1_we_n),
	.D5(main_v7ddrphy_dfi_p2_we_n),
	.D6(main_v7ddrphy_dfi_p2_we_n),
	.D7(main_v7ddrphy_dfi_p3_we_n),
	.D8(main_v7ddrphy_dfi_p3_we_n),
	.OCE(1'd1),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.OQ(main_v7ddrphy_oq23)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_24 (
	.C(sys_clk),
	.CE(main_v7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(((main_v7ddrphy_cdly_rst_re | main_v7ddrphy_rst_storage) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_we_n),
	.ODATAIN(main_v7ddrphy_oq23)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_25 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_v7ddrphy_dfi_p0_cke),
	.D2(main_v7ddrphy_dfi_p0_cke),
	.D3(main_v7ddrphy_dfi_p1_cke),
	.D4(main_v7ddrphy_dfi_p1_cke),
	.D5(main_v7ddrphy_dfi_p2_cke),
	.D6(main_v7ddrphy_dfi_p2_cke),
	.D7(main_v7ddrphy_dfi_p3_cke),
	.D8(main_v7ddrphy_dfi_p3_cke),
	.OCE(1'd1),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.OQ(main_v7ddrphy_oq24)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_25 (
	.C(sys_clk),
	.CE(main_v7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(((main_v7ddrphy_cdly_rst_re | main_v7ddrphy_rst_storage) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_cke),
	.ODATAIN(main_v7ddrphy_oq24)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_26 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_v7ddrphy_dfi_p0_odt),
	.D2(main_v7ddrphy_dfi_p0_odt),
	.D3(main_v7ddrphy_dfi_p1_odt),
	.D4(main_v7ddrphy_dfi_p1_odt),
	.D5(main_v7ddrphy_dfi_p2_odt),
	.D6(main_v7ddrphy_dfi_p2_odt),
	.D7(main_v7ddrphy_dfi_p3_odt),
	.D8(main_v7ddrphy_dfi_p3_odt),
	.OCE(1'd1),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.OQ(main_v7ddrphy_oq25)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_26 (
	.C(sys_clk),
	.CE(main_v7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(((main_v7ddrphy_cdly_rst_re | main_v7ddrphy_rst_storage) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_odt),
	.ODATAIN(main_v7ddrphy_oq25)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_27 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_v7ddrphy_bitslip00[0]),
	.D2(main_v7ddrphy_bitslip00[1]),
	.D3(main_v7ddrphy_bitslip00[2]),
	.D4(main_v7ddrphy_bitslip00[3]),
	.D5(main_v7ddrphy_bitslip00[4]),
	.D6(main_v7ddrphy_bitslip00[5]),
	.D7(main_v7ddrphy_bitslip00[6]),
	.D8(main_v7ddrphy_bitslip00[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.T1((~main_v7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OFB(main_v7ddrphy_dqs_o_no_delay0),
	.OQ(main_v7ddrphy0),
	.TQ(main_v7ddrphy_dqs_t0)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(3'd5),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_27 (
	.C(sys_clk),
	.CE((main_v7ddrphy_dly_sel_storage[0] & main_v7ddrphy_wdly_dqs_inc_re)),
	.INC(1'd1),
	.LD(((main_v7ddrphy_dly_sel_storage[0] & main_v7ddrphy_wdly_dqs_rst_re) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_v7ddrphy_dqs_o_delayed0),
	.ODATAIN(main_v7ddrphy_dqs_o_no_delay0)
);

IOBUFDS IOBUFDS(
	.I(main_v7ddrphy_dqs_o_delayed0),
	.T(main_v7ddrphy_dqs_t0),
	.IO(ddram_dqs_p[0]),
	.IOB(ddram_dqs_n[0])
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_28 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_v7ddrphy_bitslip10[0]),
	.D2(main_v7ddrphy_bitslip10[1]),
	.D3(main_v7ddrphy_bitslip10[2]),
	.D4(main_v7ddrphy_bitslip10[3]),
	.D5(main_v7ddrphy_bitslip10[4]),
	.D6(main_v7ddrphy_bitslip10[5]),
	.D7(main_v7ddrphy_bitslip10[6]),
	.D8(main_v7ddrphy_bitslip10[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.T1((~main_v7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OFB(main_v7ddrphy_dqs_o_no_delay1),
	.OQ(main_v7ddrphy1),
	.TQ(main_v7ddrphy_dqs_t1)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(3'd5),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_28 (
	.C(sys_clk),
	.CE((main_v7ddrphy_dly_sel_storage[1] & main_v7ddrphy_wdly_dqs_inc_re)),
	.INC(1'd1),
	.LD(((main_v7ddrphy_dly_sel_storage[1] & main_v7ddrphy_wdly_dqs_rst_re) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_v7ddrphy_dqs_o_delayed1),
	.ODATAIN(main_v7ddrphy_dqs_o_no_delay1)
);

IOBUFDS IOBUFDS_1(
	.I(main_v7ddrphy_dqs_o_delayed1),
	.T(main_v7ddrphy_dqs_t1),
	.IO(ddram_dqs_p[1]),
	.IOB(ddram_dqs_n[1])
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_29 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_v7ddrphy_bitslip20[0]),
	.D2(main_v7ddrphy_bitslip20[1]),
	.D3(main_v7ddrphy_bitslip20[2]),
	.D4(main_v7ddrphy_bitslip20[3]),
	.D5(main_v7ddrphy_bitslip20[4]),
	.D6(main_v7ddrphy_bitslip20[5]),
	.D7(main_v7ddrphy_bitslip20[6]),
	.D8(main_v7ddrphy_bitslip20[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.T1((~main_v7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OFB(main_v7ddrphy_dqs_o_no_delay2),
	.OQ(main_v7ddrphy2),
	.TQ(main_v7ddrphy_dqs_t2)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(3'd5),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_29 (
	.C(sys_clk),
	.CE((main_v7ddrphy_dly_sel_storage[2] & main_v7ddrphy_wdly_dqs_inc_re)),
	.INC(1'd1),
	.LD(((main_v7ddrphy_dly_sel_storage[2] & main_v7ddrphy_wdly_dqs_rst_re) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_v7ddrphy_dqs_o_delayed2),
	.ODATAIN(main_v7ddrphy_dqs_o_no_delay2)
);

IOBUFDS IOBUFDS_2(
	.I(main_v7ddrphy_dqs_o_delayed2),
	.T(main_v7ddrphy_dqs_t2),
	.IO(ddram_dqs_p[2]),
	.IOB(ddram_dqs_n[2])
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_30 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_v7ddrphy_bitslip30[0]),
	.D2(main_v7ddrphy_bitslip30[1]),
	.D3(main_v7ddrphy_bitslip30[2]),
	.D4(main_v7ddrphy_bitslip30[3]),
	.D5(main_v7ddrphy_bitslip30[4]),
	.D6(main_v7ddrphy_bitslip30[5]),
	.D7(main_v7ddrphy_bitslip30[6]),
	.D8(main_v7ddrphy_bitslip30[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.T1((~main_v7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OFB(main_v7ddrphy_dqs_o_no_delay3),
	.OQ(main_v7ddrphy3),
	.TQ(main_v7ddrphy_dqs_t3)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(3'd5),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_30 (
	.C(sys_clk),
	.CE((main_v7ddrphy_dly_sel_storage[3] & main_v7ddrphy_wdly_dqs_inc_re)),
	.INC(1'd1),
	.LD(((main_v7ddrphy_dly_sel_storage[3] & main_v7ddrphy_wdly_dqs_rst_re) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_v7ddrphy_dqs_o_delayed3),
	.ODATAIN(main_v7ddrphy_dqs_o_no_delay3)
);

IOBUFDS IOBUFDS_3(
	.I(main_v7ddrphy_dqs_o_delayed3),
	.T(main_v7ddrphy_dqs_t3),
	.IO(ddram_dqs_p[3]),
	.IOB(ddram_dqs_n[3])
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_31 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_v7ddrphy_bitslip01[0]),
	.D2(main_v7ddrphy_bitslip01[1]),
	.D3(main_v7ddrphy_bitslip01[2]),
	.D4(main_v7ddrphy_bitslip01[3]),
	.D5(main_v7ddrphy_bitslip01[4]),
	.D6(main_v7ddrphy_bitslip01[5]),
	.D7(main_v7ddrphy_bitslip01[6]),
	.D8(main_v7ddrphy_bitslip01[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.OQ(main_v7ddrphy_dm_o_nodelay0)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_31 (
	.C(sys_clk),
	.CE((main_v7ddrphy_dly_sel_storage[0] & main_v7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_v7ddrphy_dly_sel_storage[0] & main_v7ddrphy_wdly_dq_rst_re) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_dm[0]),
	.ODATAIN(main_v7ddrphy_dm_o_nodelay0)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_32 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_v7ddrphy_bitslip11[0]),
	.D2(main_v7ddrphy_bitslip11[1]),
	.D3(main_v7ddrphy_bitslip11[2]),
	.D4(main_v7ddrphy_bitslip11[3]),
	.D5(main_v7ddrphy_bitslip11[4]),
	.D6(main_v7ddrphy_bitslip11[5]),
	.D7(main_v7ddrphy_bitslip11[6]),
	.D8(main_v7ddrphy_bitslip11[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.OQ(main_v7ddrphy_dm_o_nodelay1)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_32 (
	.C(sys_clk),
	.CE((main_v7ddrphy_dly_sel_storage[1] & main_v7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_v7ddrphy_dly_sel_storage[1] & main_v7ddrphy_wdly_dq_rst_re) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_dm[1]),
	.ODATAIN(main_v7ddrphy_dm_o_nodelay1)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_33 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_v7ddrphy_bitslip21[0]),
	.D2(main_v7ddrphy_bitslip21[1]),
	.D3(main_v7ddrphy_bitslip21[2]),
	.D4(main_v7ddrphy_bitslip21[3]),
	.D5(main_v7ddrphy_bitslip21[4]),
	.D6(main_v7ddrphy_bitslip21[5]),
	.D7(main_v7ddrphy_bitslip21[6]),
	.D8(main_v7ddrphy_bitslip21[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.OQ(main_v7ddrphy_dm_o_nodelay2)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_33 (
	.C(sys_clk),
	.CE((main_v7ddrphy_dly_sel_storage[2] & main_v7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_v7ddrphy_dly_sel_storage[2] & main_v7ddrphy_wdly_dq_rst_re) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_dm[2]),
	.ODATAIN(main_v7ddrphy_dm_o_nodelay2)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_34 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_v7ddrphy_bitslip31[0]),
	.D2(main_v7ddrphy_bitslip31[1]),
	.D3(main_v7ddrphy_bitslip31[2]),
	.D4(main_v7ddrphy_bitslip31[3]),
	.D5(main_v7ddrphy_bitslip31[4]),
	.D6(main_v7ddrphy_bitslip31[5]),
	.D7(main_v7ddrphy_bitslip31[6]),
	.D8(main_v7ddrphy_bitslip31[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.OQ(main_v7ddrphy_dm_o_nodelay3)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_34 (
	.C(sys_clk),
	.CE((main_v7ddrphy_dly_sel_storage[3] & main_v7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_v7ddrphy_dly_sel_storage[3] & main_v7ddrphy_wdly_dq_rst_re) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_dm[3]),
	.ODATAIN(main_v7ddrphy_dm_o_nodelay3)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_35 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_v7ddrphy_bitslip02[0]),
	.D2(main_v7ddrphy_bitslip02[1]),
	.D3(main_v7ddrphy_bitslip02[2]),
	.D4(main_v7ddrphy_bitslip02[3]),
	.D5(main_v7ddrphy_bitslip02[4]),
	.D6(main_v7ddrphy_bitslip02[5]),
	.D7(main_v7ddrphy_bitslip02[6]),
	.D8(main_v7ddrphy_bitslip02[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.T1((~main_v7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_v7ddrphy_dq_o_nodelay0),
	.TQ(main_v7ddrphy_dq_t0)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_v7ddrphy_dq_i_delayed0),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.Q1(main_v7ddrphy_bitslip03[7]),
	.Q2(main_v7ddrphy_bitslip03[6]),
	.Q3(main_v7ddrphy_bitslip03[5]),
	.Q4(main_v7ddrphy_bitslip03[4]),
	.Q5(main_v7ddrphy_bitslip03[3]),
	.Q6(main_v7ddrphy_bitslip03[2]),
	.Q7(main_v7ddrphy_bitslip03[1]),
	.Q8(main_v7ddrphy_bitslip03[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_35 (
	.C(sys_clk),
	.CE((main_v7ddrphy_dly_sel_storage[0] & main_v7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_v7ddrphy_dly_sel_storage[0] & main_v7ddrphy_wdly_dq_rst_re) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_v7ddrphy_dq_o_delayed0),
	.ODATAIN(main_v7ddrphy_dq_o_nodelay0)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2 (
	.C(sys_clk),
	.CE((main_v7ddrphy_dly_sel_storage[0] & main_v7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_v7ddrphy_dq_i_nodelay0),
	.INC(1'd1),
	.LD(((main_v7ddrphy_dly_sel_storage[0] & main_v7ddrphy_rdly_dq_rst_re) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_v7ddrphy_dq_i_delayed0)
);

IOBUF IOBUF(
	.I(main_v7ddrphy_dq_o_delayed0),
	.T(main_v7ddrphy_dq_t0),
	.IO(ddram_dq[0]),
	.O(main_v7ddrphy_dq_i_nodelay0)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_36 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_v7ddrphy_bitslip12[0]),
	.D2(main_v7ddrphy_bitslip12[1]),
	.D3(main_v7ddrphy_bitslip12[2]),
	.D4(main_v7ddrphy_bitslip12[3]),
	.D5(main_v7ddrphy_bitslip12[4]),
	.D6(main_v7ddrphy_bitslip12[5]),
	.D7(main_v7ddrphy_bitslip12[6]),
	.D8(main_v7ddrphy_bitslip12[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.T1((~main_v7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_v7ddrphy_dq_o_nodelay1),
	.TQ(main_v7ddrphy_dq_t1)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_1 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_v7ddrphy_dq_i_delayed1),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.Q1(main_v7ddrphy_bitslip13[7]),
	.Q2(main_v7ddrphy_bitslip13[6]),
	.Q3(main_v7ddrphy_bitslip13[5]),
	.Q4(main_v7ddrphy_bitslip13[4]),
	.Q5(main_v7ddrphy_bitslip13[3]),
	.Q6(main_v7ddrphy_bitslip13[2]),
	.Q7(main_v7ddrphy_bitslip13[1]),
	.Q8(main_v7ddrphy_bitslip13[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_36 (
	.C(sys_clk),
	.CE((main_v7ddrphy_dly_sel_storage[0] & main_v7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_v7ddrphy_dly_sel_storage[0] & main_v7ddrphy_wdly_dq_rst_re) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_v7ddrphy_dq_o_delayed1),
	.ODATAIN(main_v7ddrphy_dq_o_nodelay1)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_1 (
	.C(sys_clk),
	.CE((main_v7ddrphy_dly_sel_storage[0] & main_v7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_v7ddrphy_dq_i_nodelay1),
	.INC(1'd1),
	.LD(((main_v7ddrphy_dly_sel_storage[0] & main_v7ddrphy_rdly_dq_rst_re) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_v7ddrphy_dq_i_delayed1)
);

IOBUF IOBUF_1(
	.I(main_v7ddrphy_dq_o_delayed1),
	.T(main_v7ddrphy_dq_t1),
	.IO(ddram_dq[1]),
	.O(main_v7ddrphy_dq_i_nodelay1)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_37 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_v7ddrphy_bitslip22[0]),
	.D2(main_v7ddrphy_bitslip22[1]),
	.D3(main_v7ddrphy_bitslip22[2]),
	.D4(main_v7ddrphy_bitslip22[3]),
	.D5(main_v7ddrphy_bitslip22[4]),
	.D6(main_v7ddrphy_bitslip22[5]),
	.D7(main_v7ddrphy_bitslip22[6]),
	.D8(main_v7ddrphy_bitslip22[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.T1((~main_v7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_v7ddrphy_dq_o_nodelay2),
	.TQ(main_v7ddrphy_dq_t2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_2 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_v7ddrphy_dq_i_delayed2),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.Q1(main_v7ddrphy_bitslip23[7]),
	.Q2(main_v7ddrphy_bitslip23[6]),
	.Q3(main_v7ddrphy_bitslip23[5]),
	.Q4(main_v7ddrphy_bitslip23[4]),
	.Q5(main_v7ddrphy_bitslip23[3]),
	.Q6(main_v7ddrphy_bitslip23[2]),
	.Q7(main_v7ddrphy_bitslip23[1]),
	.Q8(main_v7ddrphy_bitslip23[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_37 (
	.C(sys_clk),
	.CE((main_v7ddrphy_dly_sel_storage[0] & main_v7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_v7ddrphy_dly_sel_storage[0] & main_v7ddrphy_wdly_dq_rst_re) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_v7ddrphy_dq_o_delayed2),
	.ODATAIN(main_v7ddrphy_dq_o_nodelay2)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_2 (
	.C(sys_clk),
	.CE((main_v7ddrphy_dly_sel_storage[0] & main_v7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_v7ddrphy_dq_i_nodelay2),
	.INC(1'd1),
	.LD(((main_v7ddrphy_dly_sel_storage[0] & main_v7ddrphy_rdly_dq_rst_re) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_v7ddrphy_dq_i_delayed2)
);

IOBUF IOBUF_2(
	.I(main_v7ddrphy_dq_o_delayed2),
	.T(main_v7ddrphy_dq_t2),
	.IO(ddram_dq[2]),
	.O(main_v7ddrphy_dq_i_nodelay2)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_38 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_v7ddrphy_bitslip32[0]),
	.D2(main_v7ddrphy_bitslip32[1]),
	.D3(main_v7ddrphy_bitslip32[2]),
	.D4(main_v7ddrphy_bitslip32[3]),
	.D5(main_v7ddrphy_bitslip32[4]),
	.D6(main_v7ddrphy_bitslip32[5]),
	.D7(main_v7ddrphy_bitslip32[6]),
	.D8(main_v7ddrphy_bitslip32[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.T1((~main_v7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_v7ddrphy_dq_o_nodelay3),
	.TQ(main_v7ddrphy_dq_t3)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_3 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_v7ddrphy_dq_i_delayed3),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.Q1(main_v7ddrphy_bitslip33[7]),
	.Q2(main_v7ddrphy_bitslip33[6]),
	.Q3(main_v7ddrphy_bitslip33[5]),
	.Q4(main_v7ddrphy_bitslip33[4]),
	.Q5(main_v7ddrphy_bitslip33[3]),
	.Q6(main_v7ddrphy_bitslip33[2]),
	.Q7(main_v7ddrphy_bitslip33[1]),
	.Q8(main_v7ddrphy_bitslip33[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_38 (
	.C(sys_clk),
	.CE((main_v7ddrphy_dly_sel_storage[0] & main_v7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_v7ddrphy_dly_sel_storage[0] & main_v7ddrphy_wdly_dq_rst_re) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_v7ddrphy_dq_o_delayed3),
	.ODATAIN(main_v7ddrphy_dq_o_nodelay3)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_3 (
	.C(sys_clk),
	.CE((main_v7ddrphy_dly_sel_storage[0] & main_v7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_v7ddrphy_dq_i_nodelay3),
	.INC(1'd1),
	.LD(((main_v7ddrphy_dly_sel_storage[0] & main_v7ddrphy_rdly_dq_rst_re) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_v7ddrphy_dq_i_delayed3)
);

IOBUF IOBUF_3(
	.I(main_v7ddrphy_dq_o_delayed3),
	.T(main_v7ddrphy_dq_t3),
	.IO(ddram_dq[3]),
	.O(main_v7ddrphy_dq_i_nodelay3)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_39 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_v7ddrphy_bitslip40[0]),
	.D2(main_v7ddrphy_bitslip40[1]),
	.D3(main_v7ddrphy_bitslip40[2]),
	.D4(main_v7ddrphy_bitslip40[3]),
	.D5(main_v7ddrphy_bitslip40[4]),
	.D6(main_v7ddrphy_bitslip40[5]),
	.D7(main_v7ddrphy_bitslip40[6]),
	.D8(main_v7ddrphy_bitslip40[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.T1((~main_v7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_v7ddrphy_dq_o_nodelay4),
	.TQ(main_v7ddrphy_dq_t4)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_4 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_v7ddrphy_dq_i_delayed4),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.Q1(main_v7ddrphy_bitslip41[7]),
	.Q2(main_v7ddrphy_bitslip41[6]),
	.Q3(main_v7ddrphy_bitslip41[5]),
	.Q4(main_v7ddrphy_bitslip41[4]),
	.Q5(main_v7ddrphy_bitslip41[3]),
	.Q6(main_v7ddrphy_bitslip41[2]),
	.Q7(main_v7ddrphy_bitslip41[1]),
	.Q8(main_v7ddrphy_bitslip41[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_39 (
	.C(sys_clk),
	.CE((main_v7ddrphy_dly_sel_storage[0] & main_v7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_v7ddrphy_dly_sel_storage[0] & main_v7ddrphy_wdly_dq_rst_re) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_v7ddrphy_dq_o_delayed4),
	.ODATAIN(main_v7ddrphy_dq_o_nodelay4)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_4 (
	.C(sys_clk),
	.CE((main_v7ddrphy_dly_sel_storage[0] & main_v7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_v7ddrphy_dq_i_nodelay4),
	.INC(1'd1),
	.LD(((main_v7ddrphy_dly_sel_storage[0] & main_v7ddrphy_rdly_dq_rst_re) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_v7ddrphy_dq_i_delayed4)
);

IOBUF IOBUF_4(
	.I(main_v7ddrphy_dq_o_delayed4),
	.T(main_v7ddrphy_dq_t4),
	.IO(ddram_dq[4]),
	.O(main_v7ddrphy_dq_i_nodelay4)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_40 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_v7ddrphy_bitslip50[0]),
	.D2(main_v7ddrphy_bitslip50[1]),
	.D3(main_v7ddrphy_bitslip50[2]),
	.D4(main_v7ddrphy_bitslip50[3]),
	.D5(main_v7ddrphy_bitslip50[4]),
	.D6(main_v7ddrphy_bitslip50[5]),
	.D7(main_v7ddrphy_bitslip50[6]),
	.D8(main_v7ddrphy_bitslip50[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.T1((~main_v7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_v7ddrphy_dq_o_nodelay5),
	.TQ(main_v7ddrphy_dq_t5)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_5 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_v7ddrphy_dq_i_delayed5),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.Q1(main_v7ddrphy_bitslip51[7]),
	.Q2(main_v7ddrphy_bitslip51[6]),
	.Q3(main_v7ddrphy_bitslip51[5]),
	.Q4(main_v7ddrphy_bitslip51[4]),
	.Q5(main_v7ddrphy_bitslip51[3]),
	.Q6(main_v7ddrphy_bitslip51[2]),
	.Q7(main_v7ddrphy_bitslip51[1]),
	.Q8(main_v7ddrphy_bitslip51[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_40 (
	.C(sys_clk),
	.CE((main_v7ddrphy_dly_sel_storage[0] & main_v7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_v7ddrphy_dly_sel_storage[0] & main_v7ddrphy_wdly_dq_rst_re) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_v7ddrphy_dq_o_delayed5),
	.ODATAIN(main_v7ddrphy_dq_o_nodelay5)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_5 (
	.C(sys_clk),
	.CE((main_v7ddrphy_dly_sel_storage[0] & main_v7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_v7ddrphy_dq_i_nodelay5),
	.INC(1'd1),
	.LD(((main_v7ddrphy_dly_sel_storage[0] & main_v7ddrphy_rdly_dq_rst_re) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_v7ddrphy_dq_i_delayed5)
);

IOBUF IOBUF_5(
	.I(main_v7ddrphy_dq_o_delayed5),
	.T(main_v7ddrphy_dq_t5),
	.IO(ddram_dq[5]),
	.O(main_v7ddrphy_dq_i_nodelay5)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_41 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_v7ddrphy_bitslip60[0]),
	.D2(main_v7ddrphy_bitslip60[1]),
	.D3(main_v7ddrphy_bitslip60[2]),
	.D4(main_v7ddrphy_bitslip60[3]),
	.D5(main_v7ddrphy_bitslip60[4]),
	.D6(main_v7ddrphy_bitslip60[5]),
	.D7(main_v7ddrphy_bitslip60[6]),
	.D8(main_v7ddrphy_bitslip60[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.T1((~main_v7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_v7ddrphy_dq_o_nodelay6),
	.TQ(main_v7ddrphy_dq_t6)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_6 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_v7ddrphy_dq_i_delayed6),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.Q1(main_v7ddrphy_bitslip61[7]),
	.Q2(main_v7ddrphy_bitslip61[6]),
	.Q3(main_v7ddrphy_bitslip61[5]),
	.Q4(main_v7ddrphy_bitslip61[4]),
	.Q5(main_v7ddrphy_bitslip61[3]),
	.Q6(main_v7ddrphy_bitslip61[2]),
	.Q7(main_v7ddrphy_bitslip61[1]),
	.Q8(main_v7ddrphy_bitslip61[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_41 (
	.C(sys_clk),
	.CE((main_v7ddrphy_dly_sel_storage[0] & main_v7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_v7ddrphy_dly_sel_storage[0] & main_v7ddrphy_wdly_dq_rst_re) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_v7ddrphy_dq_o_delayed6),
	.ODATAIN(main_v7ddrphy_dq_o_nodelay6)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_6 (
	.C(sys_clk),
	.CE((main_v7ddrphy_dly_sel_storage[0] & main_v7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_v7ddrphy_dq_i_nodelay6),
	.INC(1'd1),
	.LD(((main_v7ddrphy_dly_sel_storage[0] & main_v7ddrphy_rdly_dq_rst_re) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_v7ddrphy_dq_i_delayed6)
);

IOBUF IOBUF_6(
	.I(main_v7ddrphy_dq_o_delayed6),
	.T(main_v7ddrphy_dq_t6),
	.IO(ddram_dq[6]),
	.O(main_v7ddrphy_dq_i_nodelay6)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_42 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_v7ddrphy_bitslip70[0]),
	.D2(main_v7ddrphy_bitslip70[1]),
	.D3(main_v7ddrphy_bitslip70[2]),
	.D4(main_v7ddrphy_bitslip70[3]),
	.D5(main_v7ddrphy_bitslip70[4]),
	.D6(main_v7ddrphy_bitslip70[5]),
	.D7(main_v7ddrphy_bitslip70[6]),
	.D8(main_v7ddrphy_bitslip70[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.T1((~main_v7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_v7ddrphy_dq_o_nodelay7),
	.TQ(main_v7ddrphy_dq_t7)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_7 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_v7ddrphy_dq_i_delayed7),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.Q1(main_v7ddrphy_bitslip71[7]),
	.Q2(main_v7ddrphy_bitslip71[6]),
	.Q3(main_v7ddrphy_bitslip71[5]),
	.Q4(main_v7ddrphy_bitslip71[4]),
	.Q5(main_v7ddrphy_bitslip71[3]),
	.Q6(main_v7ddrphy_bitslip71[2]),
	.Q7(main_v7ddrphy_bitslip71[1]),
	.Q8(main_v7ddrphy_bitslip71[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_42 (
	.C(sys_clk),
	.CE((main_v7ddrphy_dly_sel_storage[0] & main_v7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_v7ddrphy_dly_sel_storage[0] & main_v7ddrphy_wdly_dq_rst_re) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_v7ddrphy_dq_o_delayed7),
	.ODATAIN(main_v7ddrphy_dq_o_nodelay7)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_7 (
	.C(sys_clk),
	.CE((main_v7ddrphy_dly_sel_storage[0] & main_v7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_v7ddrphy_dq_i_nodelay7),
	.INC(1'd1),
	.LD(((main_v7ddrphy_dly_sel_storage[0] & main_v7ddrphy_rdly_dq_rst_re) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_v7ddrphy_dq_i_delayed7)
);

IOBUF IOBUF_7(
	.I(main_v7ddrphy_dq_o_delayed7),
	.T(main_v7ddrphy_dq_t7),
	.IO(ddram_dq[7]),
	.O(main_v7ddrphy_dq_i_nodelay7)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_43 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_v7ddrphy_bitslip80[0]),
	.D2(main_v7ddrphy_bitslip80[1]),
	.D3(main_v7ddrphy_bitslip80[2]),
	.D4(main_v7ddrphy_bitslip80[3]),
	.D5(main_v7ddrphy_bitslip80[4]),
	.D6(main_v7ddrphy_bitslip80[5]),
	.D7(main_v7ddrphy_bitslip80[6]),
	.D8(main_v7ddrphy_bitslip80[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.T1((~main_v7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_v7ddrphy_dq_o_nodelay8),
	.TQ(main_v7ddrphy_dq_t8)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_8 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_v7ddrphy_dq_i_delayed8),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.Q1(main_v7ddrphy_bitslip81[7]),
	.Q2(main_v7ddrphy_bitslip81[6]),
	.Q3(main_v7ddrphy_bitslip81[5]),
	.Q4(main_v7ddrphy_bitslip81[4]),
	.Q5(main_v7ddrphy_bitslip81[3]),
	.Q6(main_v7ddrphy_bitslip81[2]),
	.Q7(main_v7ddrphy_bitslip81[1]),
	.Q8(main_v7ddrphy_bitslip81[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_43 (
	.C(sys_clk),
	.CE((main_v7ddrphy_dly_sel_storage[1] & main_v7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_v7ddrphy_dly_sel_storage[1] & main_v7ddrphy_wdly_dq_rst_re) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_v7ddrphy_dq_o_delayed8),
	.ODATAIN(main_v7ddrphy_dq_o_nodelay8)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_8 (
	.C(sys_clk),
	.CE((main_v7ddrphy_dly_sel_storage[1] & main_v7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_v7ddrphy_dq_i_nodelay8),
	.INC(1'd1),
	.LD(((main_v7ddrphy_dly_sel_storage[1] & main_v7ddrphy_rdly_dq_rst_re) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_v7ddrphy_dq_i_delayed8)
);

IOBUF IOBUF_8(
	.I(main_v7ddrphy_dq_o_delayed8),
	.T(main_v7ddrphy_dq_t8),
	.IO(ddram_dq[8]),
	.O(main_v7ddrphy_dq_i_nodelay8)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_44 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_v7ddrphy_bitslip90[0]),
	.D2(main_v7ddrphy_bitslip90[1]),
	.D3(main_v7ddrphy_bitslip90[2]),
	.D4(main_v7ddrphy_bitslip90[3]),
	.D5(main_v7ddrphy_bitslip90[4]),
	.D6(main_v7ddrphy_bitslip90[5]),
	.D7(main_v7ddrphy_bitslip90[6]),
	.D8(main_v7ddrphy_bitslip90[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.T1((~main_v7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_v7ddrphy_dq_o_nodelay9),
	.TQ(main_v7ddrphy_dq_t9)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_9 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_v7ddrphy_dq_i_delayed9),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.Q1(main_v7ddrphy_bitslip91[7]),
	.Q2(main_v7ddrphy_bitslip91[6]),
	.Q3(main_v7ddrphy_bitslip91[5]),
	.Q4(main_v7ddrphy_bitslip91[4]),
	.Q5(main_v7ddrphy_bitslip91[3]),
	.Q6(main_v7ddrphy_bitslip91[2]),
	.Q7(main_v7ddrphy_bitslip91[1]),
	.Q8(main_v7ddrphy_bitslip91[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_44 (
	.C(sys_clk),
	.CE((main_v7ddrphy_dly_sel_storage[1] & main_v7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_v7ddrphy_dly_sel_storage[1] & main_v7ddrphy_wdly_dq_rst_re) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_v7ddrphy_dq_o_delayed9),
	.ODATAIN(main_v7ddrphy_dq_o_nodelay9)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_9 (
	.C(sys_clk),
	.CE((main_v7ddrphy_dly_sel_storage[1] & main_v7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_v7ddrphy_dq_i_nodelay9),
	.INC(1'd1),
	.LD(((main_v7ddrphy_dly_sel_storage[1] & main_v7ddrphy_rdly_dq_rst_re) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_v7ddrphy_dq_i_delayed9)
);

IOBUF IOBUF_9(
	.I(main_v7ddrphy_dq_o_delayed9),
	.T(main_v7ddrphy_dq_t9),
	.IO(ddram_dq[9]),
	.O(main_v7ddrphy_dq_i_nodelay9)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_45 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_v7ddrphy_bitslip100[0]),
	.D2(main_v7ddrphy_bitslip100[1]),
	.D3(main_v7ddrphy_bitslip100[2]),
	.D4(main_v7ddrphy_bitslip100[3]),
	.D5(main_v7ddrphy_bitslip100[4]),
	.D6(main_v7ddrphy_bitslip100[5]),
	.D7(main_v7ddrphy_bitslip100[6]),
	.D8(main_v7ddrphy_bitslip100[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.T1((~main_v7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_v7ddrphy_dq_o_nodelay10),
	.TQ(main_v7ddrphy_dq_t10)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_10 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_v7ddrphy_dq_i_delayed10),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.Q1(main_v7ddrphy_bitslip101[7]),
	.Q2(main_v7ddrphy_bitslip101[6]),
	.Q3(main_v7ddrphy_bitslip101[5]),
	.Q4(main_v7ddrphy_bitslip101[4]),
	.Q5(main_v7ddrphy_bitslip101[3]),
	.Q6(main_v7ddrphy_bitslip101[2]),
	.Q7(main_v7ddrphy_bitslip101[1]),
	.Q8(main_v7ddrphy_bitslip101[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_45 (
	.C(sys_clk),
	.CE((main_v7ddrphy_dly_sel_storage[1] & main_v7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_v7ddrphy_dly_sel_storage[1] & main_v7ddrphy_wdly_dq_rst_re) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_v7ddrphy_dq_o_delayed10),
	.ODATAIN(main_v7ddrphy_dq_o_nodelay10)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_10 (
	.C(sys_clk),
	.CE((main_v7ddrphy_dly_sel_storage[1] & main_v7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_v7ddrphy_dq_i_nodelay10),
	.INC(1'd1),
	.LD(((main_v7ddrphy_dly_sel_storage[1] & main_v7ddrphy_rdly_dq_rst_re) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_v7ddrphy_dq_i_delayed10)
);

IOBUF IOBUF_10(
	.I(main_v7ddrphy_dq_o_delayed10),
	.T(main_v7ddrphy_dq_t10),
	.IO(ddram_dq[10]),
	.O(main_v7ddrphy_dq_i_nodelay10)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_46 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_v7ddrphy_bitslip110[0]),
	.D2(main_v7ddrphy_bitslip110[1]),
	.D3(main_v7ddrphy_bitslip110[2]),
	.D4(main_v7ddrphy_bitslip110[3]),
	.D5(main_v7ddrphy_bitslip110[4]),
	.D6(main_v7ddrphy_bitslip110[5]),
	.D7(main_v7ddrphy_bitslip110[6]),
	.D8(main_v7ddrphy_bitslip110[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.T1((~main_v7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_v7ddrphy_dq_o_nodelay11),
	.TQ(main_v7ddrphy_dq_t11)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_11 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_v7ddrphy_dq_i_delayed11),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.Q1(main_v7ddrphy_bitslip111[7]),
	.Q2(main_v7ddrphy_bitslip111[6]),
	.Q3(main_v7ddrphy_bitslip111[5]),
	.Q4(main_v7ddrphy_bitslip111[4]),
	.Q5(main_v7ddrphy_bitslip111[3]),
	.Q6(main_v7ddrphy_bitslip111[2]),
	.Q7(main_v7ddrphy_bitslip111[1]),
	.Q8(main_v7ddrphy_bitslip111[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_46 (
	.C(sys_clk),
	.CE((main_v7ddrphy_dly_sel_storage[1] & main_v7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_v7ddrphy_dly_sel_storage[1] & main_v7ddrphy_wdly_dq_rst_re) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_v7ddrphy_dq_o_delayed11),
	.ODATAIN(main_v7ddrphy_dq_o_nodelay11)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_11 (
	.C(sys_clk),
	.CE((main_v7ddrphy_dly_sel_storage[1] & main_v7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_v7ddrphy_dq_i_nodelay11),
	.INC(1'd1),
	.LD(((main_v7ddrphy_dly_sel_storage[1] & main_v7ddrphy_rdly_dq_rst_re) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_v7ddrphy_dq_i_delayed11)
);

IOBUF IOBUF_11(
	.I(main_v7ddrphy_dq_o_delayed11),
	.T(main_v7ddrphy_dq_t11),
	.IO(ddram_dq[11]),
	.O(main_v7ddrphy_dq_i_nodelay11)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_47 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_v7ddrphy_bitslip120[0]),
	.D2(main_v7ddrphy_bitslip120[1]),
	.D3(main_v7ddrphy_bitslip120[2]),
	.D4(main_v7ddrphy_bitslip120[3]),
	.D5(main_v7ddrphy_bitslip120[4]),
	.D6(main_v7ddrphy_bitslip120[5]),
	.D7(main_v7ddrphy_bitslip120[6]),
	.D8(main_v7ddrphy_bitslip120[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.T1((~main_v7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_v7ddrphy_dq_o_nodelay12),
	.TQ(main_v7ddrphy_dq_t12)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_12 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_v7ddrphy_dq_i_delayed12),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.Q1(main_v7ddrphy_bitslip121[7]),
	.Q2(main_v7ddrphy_bitslip121[6]),
	.Q3(main_v7ddrphy_bitslip121[5]),
	.Q4(main_v7ddrphy_bitslip121[4]),
	.Q5(main_v7ddrphy_bitslip121[3]),
	.Q6(main_v7ddrphy_bitslip121[2]),
	.Q7(main_v7ddrphy_bitslip121[1]),
	.Q8(main_v7ddrphy_bitslip121[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_47 (
	.C(sys_clk),
	.CE((main_v7ddrphy_dly_sel_storage[1] & main_v7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_v7ddrphy_dly_sel_storage[1] & main_v7ddrphy_wdly_dq_rst_re) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_v7ddrphy_dq_o_delayed12),
	.ODATAIN(main_v7ddrphy_dq_o_nodelay12)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_12 (
	.C(sys_clk),
	.CE((main_v7ddrphy_dly_sel_storage[1] & main_v7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_v7ddrphy_dq_i_nodelay12),
	.INC(1'd1),
	.LD(((main_v7ddrphy_dly_sel_storage[1] & main_v7ddrphy_rdly_dq_rst_re) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_v7ddrphy_dq_i_delayed12)
);

IOBUF IOBUF_12(
	.I(main_v7ddrphy_dq_o_delayed12),
	.T(main_v7ddrphy_dq_t12),
	.IO(ddram_dq[12]),
	.O(main_v7ddrphy_dq_i_nodelay12)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_48 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_v7ddrphy_bitslip130[0]),
	.D2(main_v7ddrphy_bitslip130[1]),
	.D3(main_v7ddrphy_bitslip130[2]),
	.D4(main_v7ddrphy_bitslip130[3]),
	.D5(main_v7ddrphy_bitslip130[4]),
	.D6(main_v7ddrphy_bitslip130[5]),
	.D7(main_v7ddrphy_bitslip130[6]),
	.D8(main_v7ddrphy_bitslip130[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.T1((~main_v7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_v7ddrphy_dq_o_nodelay13),
	.TQ(main_v7ddrphy_dq_t13)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_13 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_v7ddrphy_dq_i_delayed13),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.Q1(main_v7ddrphy_bitslip131[7]),
	.Q2(main_v7ddrphy_bitslip131[6]),
	.Q3(main_v7ddrphy_bitslip131[5]),
	.Q4(main_v7ddrphy_bitslip131[4]),
	.Q5(main_v7ddrphy_bitslip131[3]),
	.Q6(main_v7ddrphy_bitslip131[2]),
	.Q7(main_v7ddrphy_bitslip131[1]),
	.Q8(main_v7ddrphy_bitslip131[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_48 (
	.C(sys_clk),
	.CE((main_v7ddrphy_dly_sel_storage[1] & main_v7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_v7ddrphy_dly_sel_storage[1] & main_v7ddrphy_wdly_dq_rst_re) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_v7ddrphy_dq_o_delayed13),
	.ODATAIN(main_v7ddrphy_dq_o_nodelay13)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_13 (
	.C(sys_clk),
	.CE((main_v7ddrphy_dly_sel_storage[1] & main_v7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_v7ddrphy_dq_i_nodelay13),
	.INC(1'd1),
	.LD(((main_v7ddrphy_dly_sel_storage[1] & main_v7ddrphy_rdly_dq_rst_re) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_v7ddrphy_dq_i_delayed13)
);

IOBUF IOBUF_13(
	.I(main_v7ddrphy_dq_o_delayed13),
	.T(main_v7ddrphy_dq_t13),
	.IO(ddram_dq[13]),
	.O(main_v7ddrphy_dq_i_nodelay13)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_49 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_v7ddrphy_bitslip140[0]),
	.D2(main_v7ddrphy_bitslip140[1]),
	.D3(main_v7ddrphy_bitslip140[2]),
	.D4(main_v7ddrphy_bitslip140[3]),
	.D5(main_v7ddrphy_bitslip140[4]),
	.D6(main_v7ddrphy_bitslip140[5]),
	.D7(main_v7ddrphy_bitslip140[6]),
	.D8(main_v7ddrphy_bitslip140[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.T1((~main_v7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_v7ddrphy_dq_o_nodelay14),
	.TQ(main_v7ddrphy_dq_t14)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_14 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_v7ddrphy_dq_i_delayed14),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.Q1(main_v7ddrphy_bitslip141[7]),
	.Q2(main_v7ddrphy_bitslip141[6]),
	.Q3(main_v7ddrphy_bitslip141[5]),
	.Q4(main_v7ddrphy_bitslip141[4]),
	.Q5(main_v7ddrphy_bitslip141[3]),
	.Q6(main_v7ddrphy_bitslip141[2]),
	.Q7(main_v7ddrphy_bitslip141[1]),
	.Q8(main_v7ddrphy_bitslip141[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_49 (
	.C(sys_clk),
	.CE((main_v7ddrphy_dly_sel_storage[1] & main_v7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_v7ddrphy_dly_sel_storage[1] & main_v7ddrphy_wdly_dq_rst_re) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_v7ddrphy_dq_o_delayed14),
	.ODATAIN(main_v7ddrphy_dq_o_nodelay14)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_14 (
	.C(sys_clk),
	.CE((main_v7ddrphy_dly_sel_storage[1] & main_v7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_v7ddrphy_dq_i_nodelay14),
	.INC(1'd1),
	.LD(((main_v7ddrphy_dly_sel_storage[1] & main_v7ddrphy_rdly_dq_rst_re) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_v7ddrphy_dq_i_delayed14)
);

IOBUF IOBUF_14(
	.I(main_v7ddrphy_dq_o_delayed14),
	.T(main_v7ddrphy_dq_t14),
	.IO(ddram_dq[14]),
	.O(main_v7ddrphy_dq_i_nodelay14)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_50 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_v7ddrphy_bitslip150[0]),
	.D2(main_v7ddrphy_bitslip150[1]),
	.D3(main_v7ddrphy_bitslip150[2]),
	.D4(main_v7ddrphy_bitslip150[3]),
	.D5(main_v7ddrphy_bitslip150[4]),
	.D6(main_v7ddrphy_bitslip150[5]),
	.D7(main_v7ddrphy_bitslip150[6]),
	.D8(main_v7ddrphy_bitslip150[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.T1((~main_v7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_v7ddrphy_dq_o_nodelay15),
	.TQ(main_v7ddrphy_dq_t15)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_15 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_v7ddrphy_dq_i_delayed15),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.Q1(main_v7ddrphy_bitslip151[7]),
	.Q2(main_v7ddrphy_bitslip151[6]),
	.Q3(main_v7ddrphy_bitslip151[5]),
	.Q4(main_v7ddrphy_bitslip151[4]),
	.Q5(main_v7ddrphy_bitslip151[3]),
	.Q6(main_v7ddrphy_bitslip151[2]),
	.Q7(main_v7ddrphy_bitslip151[1]),
	.Q8(main_v7ddrphy_bitslip151[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_50 (
	.C(sys_clk),
	.CE((main_v7ddrphy_dly_sel_storage[1] & main_v7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_v7ddrphy_dly_sel_storage[1] & main_v7ddrphy_wdly_dq_rst_re) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_v7ddrphy_dq_o_delayed15),
	.ODATAIN(main_v7ddrphy_dq_o_nodelay15)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_15 (
	.C(sys_clk),
	.CE((main_v7ddrphy_dly_sel_storage[1] & main_v7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_v7ddrphy_dq_i_nodelay15),
	.INC(1'd1),
	.LD(((main_v7ddrphy_dly_sel_storage[1] & main_v7ddrphy_rdly_dq_rst_re) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_v7ddrphy_dq_i_delayed15)
);

IOBUF IOBUF_15(
	.I(main_v7ddrphy_dq_o_delayed15),
	.T(main_v7ddrphy_dq_t15),
	.IO(ddram_dq[15]),
	.O(main_v7ddrphy_dq_i_nodelay15)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_51 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_v7ddrphy_bitslip160[0]),
	.D2(main_v7ddrphy_bitslip160[1]),
	.D3(main_v7ddrphy_bitslip160[2]),
	.D4(main_v7ddrphy_bitslip160[3]),
	.D5(main_v7ddrphy_bitslip160[4]),
	.D6(main_v7ddrphy_bitslip160[5]),
	.D7(main_v7ddrphy_bitslip160[6]),
	.D8(main_v7ddrphy_bitslip160[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.T1((~main_v7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_v7ddrphy_dq_o_nodelay16),
	.TQ(main_v7ddrphy_dq_t16)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_16 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_v7ddrphy_dq_i_delayed16),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.Q1(main_v7ddrphy_bitslip161[7]),
	.Q2(main_v7ddrphy_bitslip161[6]),
	.Q3(main_v7ddrphy_bitslip161[5]),
	.Q4(main_v7ddrphy_bitslip161[4]),
	.Q5(main_v7ddrphy_bitslip161[3]),
	.Q6(main_v7ddrphy_bitslip161[2]),
	.Q7(main_v7ddrphy_bitslip161[1]),
	.Q8(main_v7ddrphy_bitslip161[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_51 (
	.C(sys_clk),
	.CE((main_v7ddrphy_dly_sel_storage[2] & main_v7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_v7ddrphy_dly_sel_storage[2] & main_v7ddrphy_wdly_dq_rst_re) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_v7ddrphy_dq_o_delayed16),
	.ODATAIN(main_v7ddrphy_dq_o_nodelay16)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_16 (
	.C(sys_clk),
	.CE((main_v7ddrphy_dly_sel_storage[2] & main_v7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_v7ddrphy_dq_i_nodelay16),
	.INC(1'd1),
	.LD(((main_v7ddrphy_dly_sel_storage[2] & main_v7ddrphy_rdly_dq_rst_re) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_v7ddrphy_dq_i_delayed16)
);

IOBUF IOBUF_16(
	.I(main_v7ddrphy_dq_o_delayed16),
	.T(main_v7ddrphy_dq_t16),
	.IO(ddram_dq[16]),
	.O(main_v7ddrphy_dq_i_nodelay16)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_52 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_v7ddrphy_bitslip170[0]),
	.D2(main_v7ddrphy_bitslip170[1]),
	.D3(main_v7ddrphy_bitslip170[2]),
	.D4(main_v7ddrphy_bitslip170[3]),
	.D5(main_v7ddrphy_bitslip170[4]),
	.D6(main_v7ddrphy_bitslip170[5]),
	.D7(main_v7ddrphy_bitslip170[6]),
	.D8(main_v7ddrphy_bitslip170[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.T1((~main_v7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_v7ddrphy_dq_o_nodelay17),
	.TQ(main_v7ddrphy_dq_t17)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_17 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_v7ddrphy_dq_i_delayed17),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.Q1(main_v7ddrphy_bitslip171[7]),
	.Q2(main_v7ddrphy_bitslip171[6]),
	.Q3(main_v7ddrphy_bitslip171[5]),
	.Q4(main_v7ddrphy_bitslip171[4]),
	.Q5(main_v7ddrphy_bitslip171[3]),
	.Q6(main_v7ddrphy_bitslip171[2]),
	.Q7(main_v7ddrphy_bitslip171[1]),
	.Q8(main_v7ddrphy_bitslip171[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_52 (
	.C(sys_clk),
	.CE((main_v7ddrphy_dly_sel_storage[2] & main_v7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_v7ddrphy_dly_sel_storage[2] & main_v7ddrphy_wdly_dq_rst_re) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_v7ddrphy_dq_o_delayed17),
	.ODATAIN(main_v7ddrphy_dq_o_nodelay17)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_17 (
	.C(sys_clk),
	.CE((main_v7ddrphy_dly_sel_storage[2] & main_v7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_v7ddrphy_dq_i_nodelay17),
	.INC(1'd1),
	.LD(((main_v7ddrphy_dly_sel_storage[2] & main_v7ddrphy_rdly_dq_rst_re) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_v7ddrphy_dq_i_delayed17)
);

IOBUF IOBUF_17(
	.I(main_v7ddrphy_dq_o_delayed17),
	.T(main_v7ddrphy_dq_t17),
	.IO(ddram_dq[17]),
	.O(main_v7ddrphy_dq_i_nodelay17)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_53 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_v7ddrphy_bitslip180[0]),
	.D2(main_v7ddrphy_bitslip180[1]),
	.D3(main_v7ddrphy_bitslip180[2]),
	.D4(main_v7ddrphy_bitslip180[3]),
	.D5(main_v7ddrphy_bitslip180[4]),
	.D6(main_v7ddrphy_bitslip180[5]),
	.D7(main_v7ddrphy_bitslip180[6]),
	.D8(main_v7ddrphy_bitslip180[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.T1((~main_v7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_v7ddrphy_dq_o_nodelay18),
	.TQ(main_v7ddrphy_dq_t18)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_18 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_v7ddrphy_dq_i_delayed18),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.Q1(main_v7ddrphy_bitslip181[7]),
	.Q2(main_v7ddrphy_bitslip181[6]),
	.Q3(main_v7ddrphy_bitslip181[5]),
	.Q4(main_v7ddrphy_bitslip181[4]),
	.Q5(main_v7ddrphy_bitslip181[3]),
	.Q6(main_v7ddrphy_bitslip181[2]),
	.Q7(main_v7ddrphy_bitslip181[1]),
	.Q8(main_v7ddrphy_bitslip181[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_53 (
	.C(sys_clk),
	.CE((main_v7ddrphy_dly_sel_storage[2] & main_v7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_v7ddrphy_dly_sel_storage[2] & main_v7ddrphy_wdly_dq_rst_re) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_v7ddrphy_dq_o_delayed18),
	.ODATAIN(main_v7ddrphy_dq_o_nodelay18)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_18 (
	.C(sys_clk),
	.CE((main_v7ddrphy_dly_sel_storage[2] & main_v7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_v7ddrphy_dq_i_nodelay18),
	.INC(1'd1),
	.LD(((main_v7ddrphy_dly_sel_storage[2] & main_v7ddrphy_rdly_dq_rst_re) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_v7ddrphy_dq_i_delayed18)
);

IOBUF IOBUF_18(
	.I(main_v7ddrphy_dq_o_delayed18),
	.T(main_v7ddrphy_dq_t18),
	.IO(ddram_dq[18]),
	.O(main_v7ddrphy_dq_i_nodelay18)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_54 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_v7ddrphy_bitslip190[0]),
	.D2(main_v7ddrphy_bitslip190[1]),
	.D3(main_v7ddrphy_bitslip190[2]),
	.D4(main_v7ddrphy_bitslip190[3]),
	.D5(main_v7ddrphy_bitslip190[4]),
	.D6(main_v7ddrphy_bitslip190[5]),
	.D7(main_v7ddrphy_bitslip190[6]),
	.D8(main_v7ddrphy_bitslip190[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.T1((~main_v7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_v7ddrphy_dq_o_nodelay19),
	.TQ(main_v7ddrphy_dq_t19)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_19 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_v7ddrphy_dq_i_delayed19),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.Q1(main_v7ddrphy_bitslip191[7]),
	.Q2(main_v7ddrphy_bitslip191[6]),
	.Q3(main_v7ddrphy_bitslip191[5]),
	.Q4(main_v7ddrphy_bitslip191[4]),
	.Q5(main_v7ddrphy_bitslip191[3]),
	.Q6(main_v7ddrphy_bitslip191[2]),
	.Q7(main_v7ddrphy_bitslip191[1]),
	.Q8(main_v7ddrphy_bitslip191[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_54 (
	.C(sys_clk),
	.CE((main_v7ddrphy_dly_sel_storage[2] & main_v7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_v7ddrphy_dly_sel_storage[2] & main_v7ddrphy_wdly_dq_rst_re) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_v7ddrphy_dq_o_delayed19),
	.ODATAIN(main_v7ddrphy_dq_o_nodelay19)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_19 (
	.C(sys_clk),
	.CE((main_v7ddrphy_dly_sel_storage[2] & main_v7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_v7ddrphy_dq_i_nodelay19),
	.INC(1'd1),
	.LD(((main_v7ddrphy_dly_sel_storage[2] & main_v7ddrphy_rdly_dq_rst_re) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_v7ddrphy_dq_i_delayed19)
);

IOBUF IOBUF_19(
	.I(main_v7ddrphy_dq_o_delayed19),
	.T(main_v7ddrphy_dq_t19),
	.IO(ddram_dq[19]),
	.O(main_v7ddrphy_dq_i_nodelay19)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_55 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_v7ddrphy_bitslip200[0]),
	.D2(main_v7ddrphy_bitslip200[1]),
	.D3(main_v7ddrphy_bitslip200[2]),
	.D4(main_v7ddrphy_bitslip200[3]),
	.D5(main_v7ddrphy_bitslip200[4]),
	.D6(main_v7ddrphy_bitslip200[5]),
	.D7(main_v7ddrphy_bitslip200[6]),
	.D8(main_v7ddrphy_bitslip200[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.T1((~main_v7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_v7ddrphy_dq_o_nodelay20),
	.TQ(main_v7ddrphy_dq_t20)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_20 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_v7ddrphy_dq_i_delayed20),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.Q1(main_v7ddrphy_bitslip201[7]),
	.Q2(main_v7ddrphy_bitslip201[6]),
	.Q3(main_v7ddrphy_bitslip201[5]),
	.Q4(main_v7ddrphy_bitslip201[4]),
	.Q5(main_v7ddrphy_bitslip201[3]),
	.Q6(main_v7ddrphy_bitslip201[2]),
	.Q7(main_v7ddrphy_bitslip201[1]),
	.Q8(main_v7ddrphy_bitslip201[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_55 (
	.C(sys_clk),
	.CE((main_v7ddrphy_dly_sel_storage[2] & main_v7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_v7ddrphy_dly_sel_storage[2] & main_v7ddrphy_wdly_dq_rst_re) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_v7ddrphy_dq_o_delayed20),
	.ODATAIN(main_v7ddrphy_dq_o_nodelay20)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_20 (
	.C(sys_clk),
	.CE((main_v7ddrphy_dly_sel_storage[2] & main_v7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_v7ddrphy_dq_i_nodelay20),
	.INC(1'd1),
	.LD(((main_v7ddrphy_dly_sel_storage[2] & main_v7ddrphy_rdly_dq_rst_re) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_v7ddrphy_dq_i_delayed20)
);

IOBUF IOBUF_20(
	.I(main_v7ddrphy_dq_o_delayed20),
	.T(main_v7ddrphy_dq_t20),
	.IO(ddram_dq[20]),
	.O(main_v7ddrphy_dq_i_nodelay20)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_56 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_v7ddrphy_bitslip210[0]),
	.D2(main_v7ddrphy_bitslip210[1]),
	.D3(main_v7ddrphy_bitslip210[2]),
	.D4(main_v7ddrphy_bitslip210[3]),
	.D5(main_v7ddrphy_bitslip210[4]),
	.D6(main_v7ddrphy_bitslip210[5]),
	.D7(main_v7ddrphy_bitslip210[6]),
	.D8(main_v7ddrphy_bitslip210[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.T1((~main_v7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_v7ddrphy_dq_o_nodelay21),
	.TQ(main_v7ddrphy_dq_t21)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_21 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_v7ddrphy_dq_i_delayed21),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.Q1(main_v7ddrphy_bitslip211[7]),
	.Q2(main_v7ddrphy_bitslip211[6]),
	.Q3(main_v7ddrphy_bitslip211[5]),
	.Q4(main_v7ddrphy_bitslip211[4]),
	.Q5(main_v7ddrphy_bitslip211[3]),
	.Q6(main_v7ddrphy_bitslip211[2]),
	.Q7(main_v7ddrphy_bitslip211[1]),
	.Q8(main_v7ddrphy_bitslip211[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_56 (
	.C(sys_clk),
	.CE((main_v7ddrphy_dly_sel_storage[2] & main_v7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_v7ddrphy_dly_sel_storage[2] & main_v7ddrphy_wdly_dq_rst_re) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_v7ddrphy_dq_o_delayed21),
	.ODATAIN(main_v7ddrphy_dq_o_nodelay21)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_21 (
	.C(sys_clk),
	.CE((main_v7ddrphy_dly_sel_storage[2] & main_v7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_v7ddrphy_dq_i_nodelay21),
	.INC(1'd1),
	.LD(((main_v7ddrphy_dly_sel_storage[2] & main_v7ddrphy_rdly_dq_rst_re) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_v7ddrphy_dq_i_delayed21)
);

IOBUF IOBUF_21(
	.I(main_v7ddrphy_dq_o_delayed21),
	.T(main_v7ddrphy_dq_t21),
	.IO(ddram_dq[21]),
	.O(main_v7ddrphy_dq_i_nodelay21)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_57 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_v7ddrphy_bitslip220[0]),
	.D2(main_v7ddrphy_bitslip220[1]),
	.D3(main_v7ddrphy_bitslip220[2]),
	.D4(main_v7ddrphy_bitslip220[3]),
	.D5(main_v7ddrphy_bitslip220[4]),
	.D6(main_v7ddrphy_bitslip220[5]),
	.D7(main_v7ddrphy_bitslip220[6]),
	.D8(main_v7ddrphy_bitslip220[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.T1((~main_v7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_v7ddrphy_dq_o_nodelay22),
	.TQ(main_v7ddrphy_dq_t22)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_22 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_v7ddrphy_dq_i_delayed22),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.Q1(main_v7ddrphy_bitslip221[7]),
	.Q2(main_v7ddrphy_bitslip221[6]),
	.Q3(main_v7ddrphy_bitslip221[5]),
	.Q4(main_v7ddrphy_bitslip221[4]),
	.Q5(main_v7ddrphy_bitslip221[3]),
	.Q6(main_v7ddrphy_bitslip221[2]),
	.Q7(main_v7ddrphy_bitslip221[1]),
	.Q8(main_v7ddrphy_bitslip221[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_57 (
	.C(sys_clk),
	.CE((main_v7ddrphy_dly_sel_storage[2] & main_v7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_v7ddrphy_dly_sel_storage[2] & main_v7ddrphy_wdly_dq_rst_re) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_v7ddrphy_dq_o_delayed22),
	.ODATAIN(main_v7ddrphy_dq_o_nodelay22)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_22 (
	.C(sys_clk),
	.CE((main_v7ddrphy_dly_sel_storage[2] & main_v7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_v7ddrphy_dq_i_nodelay22),
	.INC(1'd1),
	.LD(((main_v7ddrphy_dly_sel_storage[2] & main_v7ddrphy_rdly_dq_rst_re) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_v7ddrphy_dq_i_delayed22)
);

IOBUF IOBUF_22(
	.I(main_v7ddrphy_dq_o_delayed22),
	.T(main_v7ddrphy_dq_t22),
	.IO(ddram_dq[22]),
	.O(main_v7ddrphy_dq_i_nodelay22)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_58 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_v7ddrphy_bitslip230[0]),
	.D2(main_v7ddrphy_bitslip230[1]),
	.D3(main_v7ddrphy_bitslip230[2]),
	.D4(main_v7ddrphy_bitslip230[3]),
	.D5(main_v7ddrphy_bitslip230[4]),
	.D6(main_v7ddrphy_bitslip230[5]),
	.D7(main_v7ddrphy_bitslip230[6]),
	.D8(main_v7ddrphy_bitslip230[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.T1((~main_v7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_v7ddrphy_dq_o_nodelay23),
	.TQ(main_v7ddrphy_dq_t23)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_23 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_v7ddrphy_dq_i_delayed23),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.Q1(main_v7ddrphy_bitslip231[7]),
	.Q2(main_v7ddrphy_bitslip231[6]),
	.Q3(main_v7ddrphy_bitslip231[5]),
	.Q4(main_v7ddrphy_bitslip231[4]),
	.Q5(main_v7ddrphy_bitslip231[3]),
	.Q6(main_v7ddrphy_bitslip231[2]),
	.Q7(main_v7ddrphy_bitslip231[1]),
	.Q8(main_v7ddrphy_bitslip231[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_58 (
	.C(sys_clk),
	.CE((main_v7ddrphy_dly_sel_storage[2] & main_v7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_v7ddrphy_dly_sel_storage[2] & main_v7ddrphy_wdly_dq_rst_re) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_v7ddrphy_dq_o_delayed23),
	.ODATAIN(main_v7ddrphy_dq_o_nodelay23)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_23 (
	.C(sys_clk),
	.CE((main_v7ddrphy_dly_sel_storage[2] & main_v7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_v7ddrphy_dq_i_nodelay23),
	.INC(1'd1),
	.LD(((main_v7ddrphy_dly_sel_storage[2] & main_v7ddrphy_rdly_dq_rst_re) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_v7ddrphy_dq_i_delayed23)
);

IOBUF IOBUF_23(
	.I(main_v7ddrphy_dq_o_delayed23),
	.T(main_v7ddrphy_dq_t23),
	.IO(ddram_dq[23]),
	.O(main_v7ddrphy_dq_i_nodelay23)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_59 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_v7ddrphy_bitslip240[0]),
	.D2(main_v7ddrphy_bitslip240[1]),
	.D3(main_v7ddrphy_bitslip240[2]),
	.D4(main_v7ddrphy_bitslip240[3]),
	.D5(main_v7ddrphy_bitslip240[4]),
	.D6(main_v7ddrphy_bitslip240[5]),
	.D7(main_v7ddrphy_bitslip240[6]),
	.D8(main_v7ddrphy_bitslip240[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.T1((~main_v7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_v7ddrphy_dq_o_nodelay24),
	.TQ(main_v7ddrphy_dq_t24)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_24 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_v7ddrphy_dq_i_delayed24),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.Q1(main_v7ddrphy_bitslip241[7]),
	.Q2(main_v7ddrphy_bitslip241[6]),
	.Q3(main_v7ddrphy_bitslip241[5]),
	.Q4(main_v7ddrphy_bitslip241[4]),
	.Q5(main_v7ddrphy_bitslip241[3]),
	.Q6(main_v7ddrphy_bitslip241[2]),
	.Q7(main_v7ddrphy_bitslip241[1]),
	.Q8(main_v7ddrphy_bitslip241[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_59 (
	.C(sys_clk),
	.CE((main_v7ddrphy_dly_sel_storage[3] & main_v7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_v7ddrphy_dly_sel_storage[3] & main_v7ddrphy_wdly_dq_rst_re) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_v7ddrphy_dq_o_delayed24),
	.ODATAIN(main_v7ddrphy_dq_o_nodelay24)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_24 (
	.C(sys_clk),
	.CE((main_v7ddrphy_dly_sel_storage[3] & main_v7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_v7ddrphy_dq_i_nodelay24),
	.INC(1'd1),
	.LD(((main_v7ddrphy_dly_sel_storage[3] & main_v7ddrphy_rdly_dq_rst_re) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_v7ddrphy_dq_i_delayed24)
);

IOBUF IOBUF_24(
	.I(main_v7ddrphy_dq_o_delayed24),
	.T(main_v7ddrphy_dq_t24),
	.IO(ddram_dq[24]),
	.O(main_v7ddrphy_dq_i_nodelay24)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_60 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_v7ddrphy_bitslip250[0]),
	.D2(main_v7ddrphy_bitslip250[1]),
	.D3(main_v7ddrphy_bitslip250[2]),
	.D4(main_v7ddrphy_bitslip250[3]),
	.D5(main_v7ddrphy_bitslip250[4]),
	.D6(main_v7ddrphy_bitslip250[5]),
	.D7(main_v7ddrphy_bitslip250[6]),
	.D8(main_v7ddrphy_bitslip250[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.T1((~main_v7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_v7ddrphy_dq_o_nodelay25),
	.TQ(main_v7ddrphy_dq_t25)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_25 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_v7ddrphy_dq_i_delayed25),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.Q1(main_v7ddrphy_bitslip251[7]),
	.Q2(main_v7ddrphy_bitslip251[6]),
	.Q3(main_v7ddrphy_bitslip251[5]),
	.Q4(main_v7ddrphy_bitslip251[4]),
	.Q5(main_v7ddrphy_bitslip251[3]),
	.Q6(main_v7ddrphy_bitslip251[2]),
	.Q7(main_v7ddrphy_bitslip251[1]),
	.Q8(main_v7ddrphy_bitslip251[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_60 (
	.C(sys_clk),
	.CE((main_v7ddrphy_dly_sel_storage[3] & main_v7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_v7ddrphy_dly_sel_storage[3] & main_v7ddrphy_wdly_dq_rst_re) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_v7ddrphy_dq_o_delayed25),
	.ODATAIN(main_v7ddrphy_dq_o_nodelay25)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_25 (
	.C(sys_clk),
	.CE((main_v7ddrphy_dly_sel_storage[3] & main_v7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_v7ddrphy_dq_i_nodelay25),
	.INC(1'd1),
	.LD(((main_v7ddrphy_dly_sel_storage[3] & main_v7ddrphy_rdly_dq_rst_re) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_v7ddrphy_dq_i_delayed25)
);

IOBUF IOBUF_25(
	.I(main_v7ddrphy_dq_o_delayed25),
	.T(main_v7ddrphy_dq_t25),
	.IO(ddram_dq[25]),
	.O(main_v7ddrphy_dq_i_nodelay25)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_61 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_v7ddrphy_bitslip260[0]),
	.D2(main_v7ddrphy_bitslip260[1]),
	.D3(main_v7ddrphy_bitslip260[2]),
	.D4(main_v7ddrphy_bitslip260[3]),
	.D5(main_v7ddrphy_bitslip260[4]),
	.D6(main_v7ddrphy_bitslip260[5]),
	.D7(main_v7ddrphy_bitslip260[6]),
	.D8(main_v7ddrphy_bitslip260[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.T1((~main_v7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_v7ddrphy_dq_o_nodelay26),
	.TQ(main_v7ddrphy_dq_t26)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_26 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_v7ddrphy_dq_i_delayed26),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.Q1(main_v7ddrphy_bitslip261[7]),
	.Q2(main_v7ddrphy_bitslip261[6]),
	.Q3(main_v7ddrphy_bitslip261[5]),
	.Q4(main_v7ddrphy_bitslip261[4]),
	.Q5(main_v7ddrphy_bitslip261[3]),
	.Q6(main_v7ddrphy_bitslip261[2]),
	.Q7(main_v7ddrphy_bitslip261[1]),
	.Q8(main_v7ddrphy_bitslip261[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_61 (
	.C(sys_clk),
	.CE((main_v7ddrphy_dly_sel_storage[3] & main_v7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_v7ddrphy_dly_sel_storage[3] & main_v7ddrphy_wdly_dq_rst_re) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_v7ddrphy_dq_o_delayed26),
	.ODATAIN(main_v7ddrphy_dq_o_nodelay26)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_26 (
	.C(sys_clk),
	.CE((main_v7ddrphy_dly_sel_storage[3] & main_v7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_v7ddrphy_dq_i_nodelay26),
	.INC(1'd1),
	.LD(((main_v7ddrphy_dly_sel_storage[3] & main_v7ddrphy_rdly_dq_rst_re) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_v7ddrphy_dq_i_delayed26)
);

IOBUF IOBUF_26(
	.I(main_v7ddrphy_dq_o_delayed26),
	.T(main_v7ddrphy_dq_t26),
	.IO(ddram_dq[26]),
	.O(main_v7ddrphy_dq_i_nodelay26)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_62 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_v7ddrphy_bitslip270[0]),
	.D2(main_v7ddrphy_bitslip270[1]),
	.D3(main_v7ddrphy_bitslip270[2]),
	.D4(main_v7ddrphy_bitslip270[3]),
	.D5(main_v7ddrphy_bitslip270[4]),
	.D6(main_v7ddrphy_bitslip270[5]),
	.D7(main_v7ddrphy_bitslip270[6]),
	.D8(main_v7ddrphy_bitslip270[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.T1((~main_v7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_v7ddrphy_dq_o_nodelay27),
	.TQ(main_v7ddrphy_dq_t27)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_27 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_v7ddrphy_dq_i_delayed27),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.Q1(main_v7ddrphy_bitslip271[7]),
	.Q2(main_v7ddrphy_bitslip271[6]),
	.Q3(main_v7ddrphy_bitslip271[5]),
	.Q4(main_v7ddrphy_bitslip271[4]),
	.Q5(main_v7ddrphy_bitslip271[3]),
	.Q6(main_v7ddrphy_bitslip271[2]),
	.Q7(main_v7ddrphy_bitslip271[1]),
	.Q8(main_v7ddrphy_bitslip271[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_62 (
	.C(sys_clk),
	.CE((main_v7ddrphy_dly_sel_storage[3] & main_v7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_v7ddrphy_dly_sel_storage[3] & main_v7ddrphy_wdly_dq_rst_re) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_v7ddrphy_dq_o_delayed27),
	.ODATAIN(main_v7ddrphy_dq_o_nodelay27)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_27 (
	.C(sys_clk),
	.CE((main_v7ddrphy_dly_sel_storage[3] & main_v7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_v7ddrphy_dq_i_nodelay27),
	.INC(1'd1),
	.LD(((main_v7ddrphy_dly_sel_storage[3] & main_v7ddrphy_rdly_dq_rst_re) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_v7ddrphy_dq_i_delayed27)
);

IOBUF IOBUF_27(
	.I(main_v7ddrphy_dq_o_delayed27),
	.T(main_v7ddrphy_dq_t27),
	.IO(ddram_dq[27]),
	.O(main_v7ddrphy_dq_i_nodelay27)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_63 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_v7ddrphy_bitslip280[0]),
	.D2(main_v7ddrphy_bitslip280[1]),
	.D3(main_v7ddrphy_bitslip280[2]),
	.D4(main_v7ddrphy_bitslip280[3]),
	.D5(main_v7ddrphy_bitslip280[4]),
	.D6(main_v7ddrphy_bitslip280[5]),
	.D7(main_v7ddrphy_bitslip280[6]),
	.D8(main_v7ddrphy_bitslip280[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.T1((~main_v7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_v7ddrphy_dq_o_nodelay28),
	.TQ(main_v7ddrphy_dq_t28)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_28 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_v7ddrphy_dq_i_delayed28),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.Q1(main_v7ddrphy_bitslip281[7]),
	.Q2(main_v7ddrphy_bitslip281[6]),
	.Q3(main_v7ddrphy_bitslip281[5]),
	.Q4(main_v7ddrphy_bitslip281[4]),
	.Q5(main_v7ddrphy_bitslip281[3]),
	.Q6(main_v7ddrphy_bitslip281[2]),
	.Q7(main_v7ddrphy_bitslip281[1]),
	.Q8(main_v7ddrphy_bitslip281[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_63 (
	.C(sys_clk),
	.CE((main_v7ddrphy_dly_sel_storage[3] & main_v7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_v7ddrphy_dly_sel_storage[3] & main_v7ddrphy_wdly_dq_rst_re) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_v7ddrphy_dq_o_delayed28),
	.ODATAIN(main_v7ddrphy_dq_o_nodelay28)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_28 (
	.C(sys_clk),
	.CE((main_v7ddrphy_dly_sel_storage[3] & main_v7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_v7ddrphy_dq_i_nodelay28),
	.INC(1'd1),
	.LD(((main_v7ddrphy_dly_sel_storage[3] & main_v7ddrphy_rdly_dq_rst_re) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_v7ddrphy_dq_i_delayed28)
);

IOBUF IOBUF_28(
	.I(main_v7ddrphy_dq_o_delayed28),
	.T(main_v7ddrphy_dq_t28),
	.IO(ddram_dq[28]),
	.O(main_v7ddrphy_dq_i_nodelay28)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_64 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_v7ddrphy_bitslip290[0]),
	.D2(main_v7ddrphy_bitslip290[1]),
	.D3(main_v7ddrphy_bitslip290[2]),
	.D4(main_v7ddrphy_bitslip290[3]),
	.D5(main_v7ddrphy_bitslip290[4]),
	.D6(main_v7ddrphy_bitslip290[5]),
	.D7(main_v7ddrphy_bitslip290[6]),
	.D8(main_v7ddrphy_bitslip290[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.T1((~main_v7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_v7ddrphy_dq_o_nodelay29),
	.TQ(main_v7ddrphy_dq_t29)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_29 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_v7ddrphy_dq_i_delayed29),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.Q1(main_v7ddrphy_bitslip291[7]),
	.Q2(main_v7ddrphy_bitslip291[6]),
	.Q3(main_v7ddrphy_bitslip291[5]),
	.Q4(main_v7ddrphy_bitslip291[4]),
	.Q5(main_v7ddrphy_bitslip291[3]),
	.Q6(main_v7ddrphy_bitslip291[2]),
	.Q7(main_v7ddrphy_bitslip291[1]),
	.Q8(main_v7ddrphy_bitslip291[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_64 (
	.C(sys_clk),
	.CE((main_v7ddrphy_dly_sel_storage[3] & main_v7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_v7ddrphy_dly_sel_storage[3] & main_v7ddrphy_wdly_dq_rst_re) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_v7ddrphy_dq_o_delayed29),
	.ODATAIN(main_v7ddrphy_dq_o_nodelay29)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_29 (
	.C(sys_clk),
	.CE((main_v7ddrphy_dly_sel_storage[3] & main_v7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_v7ddrphy_dq_i_nodelay29),
	.INC(1'd1),
	.LD(((main_v7ddrphy_dly_sel_storage[3] & main_v7ddrphy_rdly_dq_rst_re) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_v7ddrphy_dq_i_delayed29)
);

IOBUF IOBUF_29(
	.I(main_v7ddrphy_dq_o_delayed29),
	.T(main_v7ddrphy_dq_t29),
	.IO(ddram_dq[29]),
	.O(main_v7ddrphy_dq_i_nodelay29)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_65 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_v7ddrphy_bitslip300[0]),
	.D2(main_v7ddrphy_bitslip300[1]),
	.D3(main_v7ddrphy_bitslip300[2]),
	.D4(main_v7ddrphy_bitslip300[3]),
	.D5(main_v7ddrphy_bitslip300[4]),
	.D6(main_v7ddrphy_bitslip300[5]),
	.D7(main_v7ddrphy_bitslip300[6]),
	.D8(main_v7ddrphy_bitslip300[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.T1((~main_v7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_v7ddrphy_dq_o_nodelay30),
	.TQ(main_v7ddrphy_dq_t30)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_30 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_v7ddrphy_dq_i_delayed30),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.Q1(main_v7ddrphy_bitslip301[7]),
	.Q2(main_v7ddrphy_bitslip301[6]),
	.Q3(main_v7ddrphy_bitslip301[5]),
	.Q4(main_v7ddrphy_bitslip301[4]),
	.Q5(main_v7ddrphy_bitslip301[3]),
	.Q6(main_v7ddrphy_bitslip301[2]),
	.Q7(main_v7ddrphy_bitslip301[1]),
	.Q8(main_v7ddrphy_bitslip301[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_65 (
	.C(sys_clk),
	.CE((main_v7ddrphy_dly_sel_storage[3] & main_v7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_v7ddrphy_dly_sel_storage[3] & main_v7ddrphy_wdly_dq_rst_re) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_v7ddrphy_dq_o_delayed30),
	.ODATAIN(main_v7ddrphy_dq_o_nodelay30)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_30 (
	.C(sys_clk),
	.CE((main_v7ddrphy_dly_sel_storage[3] & main_v7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_v7ddrphy_dq_i_nodelay30),
	.INC(1'd1),
	.LD(((main_v7ddrphy_dly_sel_storage[3] & main_v7ddrphy_rdly_dq_rst_re) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_v7ddrphy_dq_i_delayed30)
);

IOBUF IOBUF_30(
	.I(main_v7ddrphy_dq_o_delayed30),
	.T(main_v7ddrphy_dq_t30),
	.IO(ddram_dq[30]),
	.O(main_v7ddrphy_dq_i_nodelay30)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_66 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_v7ddrphy_bitslip310[0]),
	.D2(main_v7ddrphy_bitslip310[1]),
	.D3(main_v7ddrphy_bitslip310[2]),
	.D4(main_v7ddrphy_bitslip310[3]),
	.D5(main_v7ddrphy_bitslip310[4]),
	.D6(main_v7ddrphy_bitslip310[5]),
	.D7(main_v7ddrphy_bitslip310[6]),
	.D8(main_v7ddrphy_bitslip310[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.T1((~main_v7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_v7ddrphy_dq_o_nodelay31),
	.TQ(main_v7ddrphy_dq_t31)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_31 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_v7ddrphy_dq_i_delayed31),
	.RST((sys_rst | main_v7ddrphy_rst_storage)),
	.Q1(main_v7ddrphy_bitslip311[7]),
	.Q2(main_v7ddrphy_bitslip311[6]),
	.Q3(main_v7ddrphy_bitslip311[5]),
	.Q4(main_v7ddrphy_bitslip311[4]),
	.Q5(main_v7ddrphy_bitslip311[3]),
	.Q6(main_v7ddrphy_bitslip311[2]),
	.Q7(main_v7ddrphy_bitslip311[1]),
	.Q8(main_v7ddrphy_bitslip311[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_66 (
	.C(sys_clk),
	.CE((main_v7ddrphy_dly_sel_storage[3] & main_v7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_v7ddrphy_dly_sel_storage[3] & main_v7ddrphy_wdly_dq_rst_re) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_v7ddrphy_dq_o_delayed31),
	.ODATAIN(main_v7ddrphy_dq_o_nodelay31)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_31 (
	.C(sys_clk),
	.CE((main_v7ddrphy_dly_sel_storage[3] & main_v7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_v7ddrphy_dq_i_nodelay31),
	.INC(1'd1),
	.LD(((main_v7ddrphy_dly_sel_storage[3] & main_v7ddrphy_rdly_dq_rst_re) | main_v7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_v7ddrphy_dq_i_delayed31)
);

IOBUF IOBUF_31(
	.I(main_v7ddrphy_dq_o_delayed31),
	.T(main_v7ddrphy_dq_t31),
	.IO(ddram_dq[31]),
	.O(main_v7ddrphy_dq_i_nodelay31)
);

//------------------------------------------------------------------------------
// Memory storage_2: 8-words x 24-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 24 
// Port 1 | Read: Async | Write: ---- | 
reg [23:0] storage_2[0:7];
reg [23:0] storage_2_dat0;
always @(posedge sys_clk) begin
	if (main_soclinux_sdram_bankmachine0_wrport_we)
		storage_2[main_soclinux_sdram_bankmachine0_wrport_adr] <= main_soclinux_sdram_bankmachine0_wrport_dat_w;
	storage_2_dat0 <= storage_2[main_soclinux_sdram_bankmachine0_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign main_soclinux_sdram_bankmachine0_wrport_dat_r = storage_2_dat0;
assign main_soclinux_sdram_bankmachine0_rdport_dat_r = storage_2[main_soclinux_sdram_bankmachine0_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_3: 8-words x 24-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 24 
// Port 1 | Read: Async | Write: ---- | 
reg [23:0] storage_3[0:7];
reg [23:0] storage_3_dat0;
always @(posedge sys_clk) begin
	if (main_soclinux_sdram_bankmachine1_wrport_we)
		storage_3[main_soclinux_sdram_bankmachine1_wrport_adr] <= main_soclinux_sdram_bankmachine1_wrport_dat_w;
	storage_3_dat0 <= storage_3[main_soclinux_sdram_bankmachine1_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign main_soclinux_sdram_bankmachine1_wrport_dat_r = storage_3_dat0;
assign main_soclinux_sdram_bankmachine1_rdport_dat_r = storage_3[main_soclinux_sdram_bankmachine1_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_4: 8-words x 24-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 24 
// Port 1 | Read: Async | Write: ---- | 
reg [23:0] storage_4[0:7];
reg [23:0] storage_4_dat0;
always @(posedge sys_clk) begin
	if (main_soclinux_sdram_bankmachine2_wrport_we)
		storage_4[main_soclinux_sdram_bankmachine2_wrport_adr] <= main_soclinux_sdram_bankmachine2_wrport_dat_w;
	storage_4_dat0 <= storage_4[main_soclinux_sdram_bankmachine2_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign main_soclinux_sdram_bankmachine2_wrport_dat_r = storage_4_dat0;
assign main_soclinux_sdram_bankmachine2_rdport_dat_r = storage_4[main_soclinux_sdram_bankmachine2_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_5: 8-words x 24-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 24 
// Port 1 | Read: Async | Write: ---- | 
reg [23:0] storage_5[0:7];
reg [23:0] storage_5_dat0;
always @(posedge sys_clk) begin
	if (main_soclinux_sdram_bankmachine3_wrport_we)
		storage_5[main_soclinux_sdram_bankmachine3_wrport_adr] <= main_soclinux_sdram_bankmachine3_wrport_dat_w;
	storage_5_dat0 <= storage_5[main_soclinux_sdram_bankmachine3_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign main_soclinux_sdram_bankmachine3_wrport_dat_r = storage_5_dat0;
assign main_soclinux_sdram_bankmachine3_rdport_dat_r = storage_5[main_soclinux_sdram_bankmachine3_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_6: 8-words x 24-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 24 
// Port 1 | Read: Async | Write: ---- | 
reg [23:0] storage_6[0:7];
reg [23:0] storage_6_dat0;
always @(posedge sys_clk) begin
	if (main_soclinux_sdram_bankmachine4_wrport_we)
		storage_6[main_soclinux_sdram_bankmachine4_wrport_adr] <= main_soclinux_sdram_bankmachine4_wrport_dat_w;
	storage_6_dat0 <= storage_6[main_soclinux_sdram_bankmachine4_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign main_soclinux_sdram_bankmachine4_wrport_dat_r = storage_6_dat0;
assign main_soclinux_sdram_bankmachine4_rdport_dat_r = storage_6[main_soclinux_sdram_bankmachine4_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_7: 8-words x 24-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 24 
// Port 1 | Read: Async | Write: ---- | 
reg [23:0] storage_7[0:7];
reg [23:0] storage_7_dat0;
always @(posedge sys_clk) begin
	if (main_soclinux_sdram_bankmachine5_wrport_we)
		storage_7[main_soclinux_sdram_bankmachine5_wrport_adr] <= main_soclinux_sdram_bankmachine5_wrport_dat_w;
	storage_7_dat0 <= storage_7[main_soclinux_sdram_bankmachine5_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign main_soclinux_sdram_bankmachine5_wrport_dat_r = storage_7_dat0;
assign main_soclinux_sdram_bankmachine5_rdport_dat_r = storage_7[main_soclinux_sdram_bankmachine5_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_8: 8-words x 24-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 24 
// Port 1 | Read: Async | Write: ---- | 
reg [23:0] storage_8[0:7];
reg [23:0] storage_8_dat0;
always @(posedge sys_clk) begin
	if (main_soclinux_sdram_bankmachine6_wrport_we)
		storage_8[main_soclinux_sdram_bankmachine6_wrport_adr] <= main_soclinux_sdram_bankmachine6_wrport_dat_w;
	storage_8_dat0 <= storage_8[main_soclinux_sdram_bankmachine6_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign main_soclinux_sdram_bankmachine6_wrport_dat_r = storage_8_dat0;
assign main_soclinux_sdram_bankmachine6_rdport_dat_r = storage_8[main_soclinux_sdram_bankmachine6_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_9: 8-words x 24-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 24 
// Port 1 | Read: Async | Write: ---- | 
reg [23:0] storage_9[0:7];
reg [23:0] storage_9_dat0;
always @(posedge sys_clk) begin
	if (main_soclinux_sdram_bankmachine7_wrport_we)
		storage_9[main_soclinux_sdram_bankmachine7_wrport_adr] <= main_soclinux_sdram_bankmachine7_wrport_dat_w;
	storage_9_dat0 <= storage_9[main_soclinux_sdram_bankmachine7_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign main_soclinux_sdram_bankmachine7_wrport_dat_r = storage_9_dat0;
assign main_soclinux_sdram_bankmachine7_rdport_dat_r = storage_9[main_soclinux_sdram_bankmachine7_rdport_adr];


//------------------------------------------------------------------------------
// Memory tag_mem: 256-words x 26-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 26 
reg [25:0] tag_mem[0:255];
reg [7:0] tag_mem_adr0;
always @(posedge sys_clk) begin
	if (main_soclinux_tag_port_we)
		tag_mem[main_soclinux_tag_port_adr] <= main_soclinux_tag_port_dat_w;
	tag_mem_adr0 <= main_soclinux_tag_port_adr;
end
assign main_soclinux_tag_port_dat_r = tag_mem[tag_mem_adr0];


//------------------------------------------------------------------------------
// Memory storage_10: 8-words x 10-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 10 
// Port 1 | Read: Async | Write: ---- | 
reg [9:0] storage_10[0:7];
reg [9:0] storage_10_dat0;
always @(posedge sys_clk) begin
	if (sdcore_fifo_wrport_we)
		storage_10[sdcore_fifo_wrport_adr] <= sdcore_fifo_wrport_dat_w;
	storage_10_dat0 <= storage_10[sdcore_fifo_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign sdcore_fifo_wrport_dat_r = storage_10_dat0;
assign sdcore_fifo_rdport_dat_r = storage_10[sdcore_fifo_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_11: 512-words x 10-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 10 
// Port 1 | Read: Sync  | Write: ---- | 
reg [9:0] storage_11[0:511];
reg [9:0] storage_11_dat0;
reg [9:0] storage_11_dat1;
always @(posedge sys_clk) begin
	if (sdblock2mem_fifo_wrport_we)
		storage_11[sdblock2mem_fifo_wrport_adr] <= sdblock2mem_fifo_wrport_dat_w;
	storage_11_dat0 <= storage_11[sdblock2mem_fifo_wrport_adr];
end
always @(posedge sys_clk) begin
	if (sdblock2mem_fifo_rdport_re)
		storage_11_dat1 <= storage_11[sdblock2mem_fifo_rdport_adr];
end
assign sdblock2mem_fifo_wrport_dat_r = storage_11_dat0;
assign sdblock2mem_fifo_rdport_dat_r = storage_11_dat1;


//------------------------------------------------------------------------------
// Memory storage_12: 16-words x 34-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 34 
// Port 1 | Read: Async | Write: ---- | 
reg [33:0] storage_12[0:15];
reg [33:0] storage_12_dat0;
always @(posedge sys_clk) begin
	if (sdmem2block_dma_fifo_wrport_we)
		storage_12[sdmem2block_dma_fifo_wrport_adr] <= sdmem2block_dma_fifo_wrport_dat_w;
	storage_12_dat0 <= storage_12[sdmem2block_dma_fifo_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign sdmem2block_dma_fifo_wrport_dat_r = storage_12_dat0;
assign sdmem2block_dma_fifo_rdport_dat_r = storage_12[sdmem2block_dma_fifo_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_13: 512-words x 10-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 10 
// Port 1 | Read: Sync  | Write: ---- | 
reg [9:0] storage_13[0:511];
reg [9:0] storage_13_dat0;
reg [9:0] storage_13_dat1;
always @(posedge sys_clk) begin
	if (sdmem2block_fifo_wrport_we)
		storage_13[sdmem2block_fifo_wrport_adr] <= sdmem2block_fifo_wrport_dat_w;
	storage_13_dat0 <= storage_13[sdmem2block_fifo_wrport_adr];
end
always @(posedge sys_clk) begin
	if (sdmem2block_fifo_rdport_re)
		storage_13_dat1 <= storage_13[sdmem2block_fifo_rdport_adr];
end
assign sdmem2block_fifo_wrport_dat_r = storage_13_dat0;
assign sdmem2block_fifo_rdport_dat_r = storage_13_dat1;


XADC #(
	.INIT_40(16'd36864),
	.INIT_41(14'd12016),
	.INIT_42(11'd1024),
	.INIT_48(15'd18177),
	.INIT_49(4'd15),
	.INIT_4A(15'd18176),
	.INIT_4B(1'd0),
	.INIT_4C(1'd0),
	.INIT_4D(1'd0),
	.INIT_4E(1'd0),
	.INIT_4F(1'd0),
	.INIT_50(16'd46573),
	.INIT_51(15'd22937),
	.INIT_52(16'd41287),
	.INIT_53(16'd56797),
	.INIT_54(16'd43322),
	.INIT_55(15'd20753),
	.INIT_56(16'd37355),
	.INIT_57(16'd44622),
	.INIT_58(15'd22937),
	.INIT_5C(15'd20753)
) XADC (
	.CONVST(1'd0),
	.CONVSTCLK(1'd0),
	.DADDR(dadr),
	.DCLK(sys_clk),
	.DEN(den),
	.DI(di),
	.DWE(dwe),
	.RESET(sys_rst),
	.VAUXN(1'd0),
	.VAUXP(1'd0),
	.VN(1'd0),
	.VP(1'd0),
	.ALM(alarm),
	.BUSY(busy),
	.CHANNEL(channel),
	.DO(do_1),
	.DRDY(drdy),
	.EOC(eoc),
	.EOS(eos),
	.OT(ot)
);

FDCE FDCE(
	.C(main_crg_clkin),
	.CE(1'd1),
	.CLR(1'd0),
	.D(main_crg_reset),
	.Q(builder_soclinux_reset0)
);

FDCE FDCE_1(
	.C(main_crg_clkin),
	.CE(1'd1),
	.CLR(1'd0),
	.D(builder_soclinux_reset0),
	.Q(builder_soclinux_reset1)
);

FDCE FDCE_2(
	.C(main_crg_clkin),
	.CE(1'd1),
	.CLR(1'd0),
	.D(builder_soclinux_reset1),
	.Q(builder_soclinux_reset2)
);

FDCE FDCE_3(
	.C(main_crg_clkin),
	.CE(1'd1),
	.CLR(1'd0),
	.D(builder_soclinux_reset2),
	.Q(builder_soclinux_reset3)
);

FDCE FDCE_4(
	.C(main_crg_clkin),
	.CE(1'd1),
	.CLR(1'd0),
	.D(builder_soclinux_reset3),
	.Q(builder_soclinux_reset4)
);

FDCE FDCE_5(
	.C(main_crg_clkin),
	.CE(1'd1),
	.CLR(1'd0),
	.D(builder_soclinux_reset4),
	.Q(builder_soclinux_reset5)
);

FDCE FDCE_6(
	.C(main_crg_clkin),
	.CE(1'd1),
	.CLR(1'd0),
	.D(builder_soclinux_reset5),
	.Q(builder_soclinux_reset6)
);

FDCE FDCE_7(
	.C(main_crg_clkin),
	.CE(1'd1),
	.CLR(1'd0),
	.D(builder_soclinux_reset6),
	.Q(builder_soclinux_reset7)
);

MMCME2_ADV #(
	.BANDWIDTH("OPTIMIZED"),
	.CLKFBOUT_MULT_F(3'd6),
	.CLKIN1_PERIOD(5.0),
	.CLKOUT0_DIVIDE_F(4'd8),
	.CLKOUT0_PHASE(1'd0),
	.CLKOUT1_DIVIDE(2'd2),
	.CLKOUT1_PHASE(1'd0),
	.CLKOUT2_DIVIDE(3'd6),
	.CLKOUT2_PHASE(1'd0),
	.DIVCLK_DIVIDE(1'd1),
	.REF_JITTER1(0.01)
) MMCME2_ADV (
	.CLKFBIN(builder_soclinux_mmcm_fb),
	.CLKIN1(main_crg_clkin),
	.PWRDWN(main_crg_power_down),
	.RST(builder_soclinux_reset7),
	.CLKFBOUT(builder_soclinux_mmcm_fb),
	.CLKOUT0(main_crg_clkout0),
	.CLKOUT1(main_crg_clkout1),
	.CLKOUT2(main_crg_clkout2),
	.LOCKED(main_crg_locked)
);

VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm(
	.clintWishbone_ADR(main_soclinux_clintbus_adr),
	.clintWishbone_CYC(main_soclinux_clintbus_cyc),
	.clintWishbone_DAT_MOSI(main_soclinux_clintbus_dat_w),
	.clintWishbone_STB(main_soclinux_clintbus_stb),
	.clintWishbone_WE(main_soclinux_clintbus_we),
	.debugCd_external_clk(sys_gceclk),
	.debugCd_external_reset((sys_rst | main_soclinux_reset)),
	.debugPort_capture(main_soclinux_jtag_capture),
	.debugPort_enable(main_soclinux_jtag_enable),
	.debugPort_reset(main_soclinux_jtag_reset),
	.debugPort_shift(main_soclinux_jtag_shift),
	.debugPort_tdi(main_soclinux_jtag_tdi),
	.debugPort_update(main_soclinux_jtag_update),
	.interrupts(main_soclinux_interrupt),
	.jtag_clk(main_soclinux_jtag_clk),
	.peripheral_ACK(main_soclinux_pbus_ack),
	.peripheral_DAT_MISO(main_soclinux_pbus_dat_r),
	.peripheral_ERR(main_soclinux_pbus_err),
	.plicWishbone_ADR(main_soclinux_plicbus_adr),
	.plicWishbone_CYC(main_soclinux_plicbus_cyc),
	.plicWishbone_DAT_MOSI(main_soclinux_plicbus_dat_w),
	.plicWishbone_STB(main_soclinux_plicbus_stb),
	.plicWishbone_WE(main_soclinux_plicbus_we),
	.clintWishbone_ACK(main_soclinux_clintbus_ack),
	.clintWishbone_DAT_MISO(main_soclinux_clintbus_dat_r),
	.debugPort_tdo(main_soclinux_jtag_tdo),
	.peripheral_ADR(main_soclinux_pbus_adr),
	.peripheral_BTE(main_soclinux_pbus_bte),
	.peripheral_CTI(main_soclinux_pbus_cti),
	.peripheral_CYC(main_soclinux_pbus_cyc),
	.peripheral_DAT_MOSI(main_soclinux_pbus_dat_w),
	.peripheral_SEL(main_soclinux_pbus_sel),
	.peripheral_STB(main_soclinux_pbus_stb),
	.peripheral_WE(main_soclinux_pbus_we),
	.plicWishbone_ACK(main_soclinux_plicbus_ack),
	.plicWishbone_DAT_MISO(main_soclinux_plicbus_dat_r)
);

//------------------------------------------------------------------------------
// Memory data_mem_grain0: 256-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain0[0:255];
reg [7:0] data_mem_grain0_adr0;
always @(posedge sys_clk) begin
	if (main_soclinux_data_port_we[0])
		data_mem_grain0[main_soclinux_data_port_adr] <= main_soclinux_data_port_dat_w[7:0];
	data_mem_grain0_adr0 <= main_soclinux_data_port_adr;
end
assign main_soclinux_data_port_dat_r[7:0] = data_mem_grain0[data_mem_grain0_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain1: 256-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain1[0:255];
reg [7:0] data_mem_grain1_adr0;
always @(posedge sys_clk) begin
	if (main_soclinux_data_port_we[1])
		data_mem_grain1[main_soclinux_data_port_adr] <= main_soclinux_data_port_dat_w[15:8];
	data_mem_grain1_adr0 <= main_soclinux_data_port_adr;
end
assign main_soclinux_data_port_dat_r[15:8] = data_mem_grain1[data_mem_grain1_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain2: 256-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain2[0:255];
reg [7:0] data_mem_grain2_adr0;
always @(posedge sys_clk) begin
	if (main_soclinux_data_port_we[2])
		data_mem_grain2[main_soclinux_data_port_adr] <= main_soclinux_data_port_dat_w[23:16];
	data_mem_grain2_adr0 <= main_soclinux_data_port_adr;
end
assign main_soclinux_data_port_dat_r[23:16] = data_mem_grain2[data_mem_grain2_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain3: 256-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain3[0:255];
reg [7:0] data_mem_grain3_adr0;
always @(posedge sys_clk) begin
	if (main_soclinux_data_port_we[3])
		data_mem_grain3[main_soclinux_data_port_adr] <= main_soclinux_data_port_dat_w[31:24];
	data_mem_grain3_adr0 <= main_soclinux_data_port_adr;
end
assign main_soclinux_data_port_dat_r[31:24] = data_mem_grain3[data_mem_grain3_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain4: 256-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain4[0:255];
reg [7:0] data_mem_grain4_adr0;
always @(posedge sys_clk) begin
	if (main_soclinux_data_port_we[4])
		data_mem_grain4[main_soclinux_data_port_adr] <= main_soclinux_data_port_dat_w[39:32];
	data_mem_grain4_adr0 <= main_soclinux_data_port_adr;
end
assign main_soclinux_data_port_dat_r[39:32] = data_mem_grain4[data_mem_grain4_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain5: 256-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain5[0:255];
reg [7:0] data_mem_grain5_adr0;
always @(posedge sys_clk) begin
	if (main_soclinux_data_port_we[5])
		data_mem_grain5[main_soclinux_data_port_adr] <= main_soclinux_data_port_dat_w[47:40];
	data_mem_grain5_adr0 <= main_soclinux_data_port_adr;
end
assign main_soclinux_data_port_dat_r[47:40] = data_mem_grain5[data_mem_grain5_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain6: 256-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain6[0:255];
reg [7:0] data_mem_grain6_adr0;
always @(posedge sys_clk) begin
	if (main_soclinux_data_port_we[6])
		data_mem_grain6[main_soclinux_data_port_adr] <= main_soclinux_data_port_dat_w[55:48];
	data_mem_grain6_adr0 <= main_soclinux_data_port_adr;
end
assign main_soclinux_data_port_dat_r[55:48] = data_mem_grain6[data_mem_grain6_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain7: 256-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain7[0:255];
reg [7:0] data_mem_grain7_adr0;
always @(posedge sys_clk) begin
	if (main_soclinux_data_port_we[7])
		data_mem_grain7[main_soclinux_data_port_adr] <= main_soclinux_data_port_dat_w[63:56];
	data_mem_grain7_adr0 <= main_soclinux_data_port_adr;
end
assign main_soclinux_data_port_dat_r[63:56] = data_mem_grain7[data_mem_grain7_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain8: 256-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain8[0:255];
reg [7:0] data_mem_grain8_adr0;
always @(posedge sys_clk) begin
	if (main_soclinux_data_port_we[8])
		data_mem_grain8[main_soclinux_data_port_adr] <= main_soclinux_data_port_dat_w[71:64];
	data_mem_grain8_adr0 <= main_soclinux_data_port_adr;
end
assign main_soclinux_data_port_dat_r[71:64] = data_mem_grain8[data_mem_grain8_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain9: 256-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain9[0:255];
reg [7:0] data_mem_grain9_adr0;
always @(posedge sys_clk) begin
	if (main_soclinux_data_port_we[9])
		data_mem_grain9[main_soclinux_data_port_adr] <= main_soclinux_data_port_dat_w[79:72];
	data_mem_grain9_adr0 <= main_soclinux_data_port_adr;
end
assign main_soclinux_data_port_dat_r[79:72] = data_mem_grain9[data_mem_grain9_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain10: 256-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain10[0:255];
reg [7:0] data_mem_grain10_adr0;
always @(posedge sys_clk) begin
	if (main_soclinux_data_port_we[10])
		data_mem_grain10[main_soclinux_data_port_adr] <= main_soclinux_data_port_dat_w[87:80];
	data_mem_grain10_adr0 <= main_soclinux_data_port_adr;
end
assign main_soclinux_data_port_dat_r[87:80] = data_mem_grain10[data_mem_grain10_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain11: 256-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain11[0:255];
reg [7:0] data_mem_grain11_adr0;
always @(posedge sys_clk) begin
	if (main_soclinux_data_port_we[11])
		data_mem_grain11[main_soclinux_data_port_adr] <= main_soclinux_data_port_dat_w[95:88];
	data_mem_grain11_adr0 <= main_soclinux_data_port_adr;
end
assign main_soclinux_data_port_dat_r[95:88] = data_mem_grain11[data_mem_grain11_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain12: 256-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain12[0:255];
reg [7:0] data_mem_grain12_adr0;
always @(posedge sys_clk) begin
	if (main_soclinux_data_port_we[12])
		data_mem_grain12[main_soclinux_data_port_adr] <= main_soclinux_data_port_dat_w[103:96];
	data_mem_grain12_adr0 <= main_soclinux_data_port_adr;
end
assign main_soclinux_data_port_dat_r[103:96] = data_mem_grain12[data_mem_grain12_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain13: 256-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain13[0:255];
reg [7:0] data_mem_grain13_adr0;
always @(posedge sys_clk) begin
	if (main_soclinux_data_port_we[13])
		data_mem_grain13[main_soclinux_data_port_adr] <= main_soclinux_data_port_dat_w[111:104];
	data_mem_grain13_adr0 <= main_soclinux_data_port_adr;
end
assign main_soclinux_data_port_dat_r[111:104] = data_mem_grain13[data_mem_grain13_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain14: 256-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain14[0:255];
reg [7:0] data_mem_grain14_adr0;
always @(posedge sys_clk) begin
	if (main_soclinux_data_port_we[14])
		data_mem_grain14[main_soclinux_data_port_adr] <= main_soclinux_data_port_dat_w[119:112];
	data_mem_grain14_adr0 <= main_soclinux_data_port_adr;
end
assign main_soclinux_data_port_dat_r[119:112] = data_mem_grain14[data_mem_grain14_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain15: 256-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain15[0:255];
reg [7:0] data_mem_grain15_adr0;
always @(posedge sys_clk) begin
	if (main_soclinux_data_port_we[15])
		data_mem_grain15[main_soclinux_data_port_adr] <= main_soclinux_data_port_dat_w[127:120];
	data_mem_grain15_adr0 <= main_soclinux_data_port_adr;
end
assign main_soclinux_data_port_dat_r[127:120] = data_mem_grain15[data_mem_grain15_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain16: 256-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain16[0:255];
reg [7:0] data_mem_grain16_adr0;
always @(posedge sys_clk) begin
	if (main_soclinux_data_port_we[16])
		data_mem_grain16[main_soclinux_data_port_adr] <= main_soclinux_data_port_dat_w[135:128];
	data_mem_grain16_adr0 <= main_soclinux_data_port_adr;
end
assign main_soclinux_data_port_dat_r[135:128] = data_mem_grain16[data_mem_grain16_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain17: 256-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain17[0:255];
reg [7:0] data_mem_grain17_adr0;
always @(posedge sys_clk) begin
	if (main_soclinux_data_port_we[17])
		data_mem_grain17[main_soclinux_data_port_adr] <= main_soclinux_data_port_dat_w[143:136];
	data_mem_grain17_adr0 <= main_soclinux_data_port_adr;
end
assign main_soclinux_data_port_dat_r[143:136] = data_mem_grain17[data_mem_grain17_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain18: 256-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain18[0:255];
reg [7:0] data_mem_grain18_adr0;
always @(posedge sys_clk) begin
	if (main_soclinux_data_port_we[18])
		data_mem_grain18[main_soclinux_data_port_adr] <= main_soclinux_data_port_dat_w[151:144];
	data_mem_grain18_adr0 <= main_soclinux_data_port_adr;
end
assign main_soclinux_data_port_dat_r[151:144] = data_mem_grain18[data_mem_grain18_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain19: 256-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain19[0:255];
reg [7:0] data_mem_grain19_adr0;
always @(posedge sys_clk) begin
	if (main_soclinux_data_port_we[19])
		data_mem_grain19[main_soclinux_data_port_adr] <= main_soclinux_data_port_dat_w[159:152];
	data_mem_grain19_adr0 <= main_soclinux_data_port_adr;
end
assign main_soclinux_data_port_dat_r[159:152] = data_mem_grain19[data_mem_grain19_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain20: 256-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain20[0:255];
reg [7:0] data_mem_grain20_adr0;
always @(posedge sys_clk) begin
	if (main_soclinux_data_port_we[20])
		data_mem_grain20[main_soclinux_data_port_adr] <= main_soclinux_data_port_dat_w[167:160];
	data_mem_grain20_adr0 <= main_soclinux_data_port_adr;
end
assign main_soclinux_data_port_dat_r[167:160] = data_mem_grain20[data_mem_grain20_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain21: 256-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain21[0:255];
reg [7:0] data_mem_grain21_adr0;
always @(posedge sys_clk) begin
	if (main_soclinux_data_port_we[21])
		data_mem_grain21[main_soclinux_data_port_adr] <= main_soclinux_data_port_dat_w[175:168];
	data_mem_grain21_adr0 <= main_soclinux_data_port_adr;
end
assign main_soclinux_data_port_dat_r[175:168] = data_mem_grain21[data_mem_grain21_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain22: 256-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain22[0:255];
reg [7:0] data_mem_grain22_adr0;
always @(posedge sys_clk) begin
	if (main_soclinux_data_port_we[22])
		data_mem_grain22[main_soclinux_data_port_adr] <= main_soclinux_data_port_dat_w[183:176];
	data_mem_grain22_adr0 <= main_soclinux_data_port_adr;
end
assign main_soclinux_data_port_dat_r[183:176] = data_mem_grain22[data_mem_grain22_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain23: 256-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain23[0:255];
reg [7:0] data_mem_grain23_adr0;
always @(posedge sys_clk) begin
	if (main_soclinux_data_port_we[23])
		data_mem_grain23[main_soclinux_data_port_adr] <= main_soclinux_data_port_dat_w[191:184];
	data_mem_grain23_adr0 <= main_soclinux_data_port_adr;
end
assign main_soclinux_data_port_dat_r[191:184] = data_mem_grain23[data_mem_grain23_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain24: 256-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain24[0:255];
reg [7:0] data_mem_grain24_adr0;
always @(posedge sys_clk) begin
	if (main_soclinux_data_port_we[24])
		data_mem_grain24[main_soclinux_data_port_adr] <= main_soclinux_data_port_dat_w[199:192];
	data_mem_grain24_adr0 <= main_soclinux_data_port_adr;
end
assign main_soclinux_data_port_dat_r[199:192] = data_mem_grain24[data_mem_grain24_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain25: 256-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain25[0:255];
reg [7:0] data_mem_grain25_adr0;
always @(posedge sys_clk) begin
	if (main_soclinux_data_port_we[25])
		data_mem_grain25[main_soclinux_data_port_adr] <= main_soclinux_data_port_dat_w[207:200];
	data_mem_grain25_adr0 <= main_soclinux_data_port_adr;
end
assign main_soclinux_data_port_dat_r[207:200] = data_mem_grain25[data_mem_grain25_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain26: 256-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain26[0:255];
reg [7:0] data_mem_grain26_adr0;
always @(posedge sys_clk) begin
	if (main_soclinux_data_port_we[26])
		data_mem_grain26[main_soclinux_data_port_adr] <= main_soclinux_data_port_dat_w[215:208];
	data_mem_grain26_adr0 <= main_soclinux_data_port_adr;
end
assign main_soclinux_data_port_dat_r[215:208] = data_mem_grain26[data_mem_grain26_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain27: 256-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain27[0:255];
reg [7:0] data_mem_grain27_adr0;
always @(posedge sys_clk) begin
	if (main_soclinux_data_port_we[27])
		data_mem_grain27[main_soclinux_data_port_adr] <= main_soclinux_data_port_dat_w[223:216];
	data_mem_grain27_adr0 <= main_soclinux_data_port_adr;
end
assign main_soclinux_data_port_dat_r[223:216] = data_mem_grain27[data_mem_grain27_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain28: 256-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain28[0:255];
reg [7:0] data_mem_grain28_adr0;
always @(posedge sys_clk) begin
	if (main_soclinux_data_port_we[28])
		data_mem_grain28[main_soclinux_data_port_adr] <= main_soclinux_data_port_dat_w[231:224];
	data_mem_grain28_adr0 <= main_soclinux_data_port_adr;
end
assign main_soclinux_data_port_dat_r[231:224] = data_mem_grain28[data_mem_grain28_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain29: 256-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain29[0:255];
reg [7:0] data_mem_grain29_adr0;
always @(posedge sys_clk) begin
	if (main_soclinux_data_port_we[29])
		data_mem_grain29[main_soclinux_data_port_adr] <= main_soclinux_data_port_dat_w[239:232];
	data_mem_grain29_adr0 <= main_soclinux_data_port_adr;
end
assign main_soclinux_data_port_dat_r[239:232] = data_mem_grain29[data_mem_grain29_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain30: 256-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain30[0:255];
reg [7:0] data_mem_grain30_adr0;
always @(posedge sys_clk) begin
	if (main_soclinux_data_port_we[30])
		data_mem_grain30[main_soclinux_data_port_adr] <= main_soclinux_data_port_dat_w[247:240];
	data_mem_grain30_adr0 <= main_soclinux_data_port_adr;
end
assign main_soclinux_data_port_dat_r[247:240] = data_mem_grain30[data_mem_grain30_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain31: 256-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain31[0:255];
reg [7:0] data_mem_grain31_adr0;
always @(posedge sys_clk) begin
	if (main_soclinux_data_port_we[31])
		data_mem_grain31[main_soclinux_data_port_adr] <= main_soclinux_data_port_dat_w[255:248];
	data_mem_grain31_adr0 <= main_soclinux_data_port_adr;
end
assign main_soclinux_data_port_dat_r[255:248] = data_mem_grain31[data_mem_grain31_adr0];


IBUFDS IBUFDS(
	.I(clk200_p),
	.IB(clk200_n),
	.O(main_crg_clkin)
);

(* ars_ff1 = "true", async_reg = "true" *)
FDPE #(
	.INIT(1'd1)
) FDPE (
	.C(sys_clk),
	.CE(1'd1),
	.D(1'd0),
	.PRE(builder_impl_xilinxasyncresetsynchronizerimpl0),
	.Q(builder_impl_xilinxasyncresetsynchronizerimpl0_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *)
FDPE #(
	.INIT(1'd1)
) FDPE_1 (
	.C(sys_clk),
	.CE(1'd1),
	.D(builder_impl_xilinxasyncresetsynchronizerimpl0_rst_meta),
	.PRE(builder_impl_xilinxasyncresetsynchronizerimpl0),
	.Q(sys_rst)
);

(* ars_ff1 = "true", async_reg = "true" *)
FDPE #(
	.INIT(1'd1)
) FDPE_2 (
	.C(sys4x_clk),
	.CE(1'd1),
	.D(1'd0),
	.PRE(builder_impl_xilinxasyncresetsynchronizerimpl1),
	.Q(builder_impl_xilinxasyncresetsynchronizerimpl1_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *)
FDPE #(
	.INIT(1'd1)
) FDPE_3 (
	.C(sys4x_clk),
	.CE(1'd1),
	.D(builder_impl_xilinxasyncresetsynchronizerimpl1_rst_meta),
	.PRE(builder_impl_xilinxasyncresetsynchronizerimpl1),
	.Q(sys4x_rst)
);

(* ars_ff1 = "true", async_reg = "true" *)
FDPE #(
	.INIT(1'd1)
) FDPE_4 (
	.C(idelay_clk),
	.CE(1'd1),
	.D(1'd0),
	.PRE(builder_impl_xilinxasyncresetsynchronizerimpl2),
	.Q(builder_impl_xilinxasyncresetsynchronizerimpl2_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *)
FDPE #(
	.INIT(1'd1)
) FDPE_5 (
	.C(idelay_clk),
	.CE(1'd1),
	.D(builder_impl_xilinxasyncresetsynchronizerimpl2_rst_meta),
	.PRE(builder_impl_xilinxasyncresetsynchronizerimpl2),
	.Q(idelay_rst)
);

ODDR #(
	.DDR_CLK_EDGE("SAME_EDGE")
) ODDR (
	.C(sys_clk),
	.CE(1'd1),
	.D1((~clocker_clk0)),
	.D2((~clocker_clk0)),
	.R(1'd0),
	.S(1'd0),
	.Q(sdcard_clk)
);

IOBUF IOBUF_32(
	.I(builder_impl_xilinxsdrtristateimpl0__o),
	.T(builder_impl_xilinxsdrtristateimpl0_oe_n),
	.IO(sdcard_cmd),
	.O(builder_impl_xilinxsdrtristateimpl0__i)
);

IOBUF IOBUF_33(
	.I(builder_impl_xilinxsdrtristateimpl1__o),
	.T(builder_impl_xilinxsdrtristateimpl1_oe_n),
	.IO(sdcard_data[0]),
	.O(builder_impl_xilinxsdrtristateimpl1__i)
);

IOBUF IOBUF_34(
	.I(builder_impl_xilinxsdrtristateimpl2__o),
	.T(builder_impl_xilinxsdrtristateimpl2_oe_n),
	.IO(sdcard_data[1]),
	.O(builder_impl_xilinxsdrtristateimpl2__i)
);

IOBUF IOBUF_35(
	.I(builder_impl_xilinxsdrtristateimpl3__o),
	.T(builder_impl_xilinxsdrtristateimpl3_oe_n),
	.IO(sdcard_data[2]),
	.O(builder_impl_xilinxsdrtristateimpl3__i)
);

IOBUF IOBUF_36(
	.I(builder_impl_xilinxsdrtristateimpl4__o),
	.T(builder_impl_xilinxsdrtristateimpl4_oe_n),
	.IO(sdcard_data[3]),
	.O(builder_impl_xilinxsdrtristateimpl4__i)
);

ODDR #(
	.DDR_CLK_EDGE("SAME_EDGE")
) ODDR_1 (
	.C(sys_clk),
	.CE(1'd1),
	.D1(sdpads_cmd_o),
	.D2(sdpads_cmd_o),
	.R(1'd0),
	.S(1'd0),
	.Q(builder_impl_xilinxsdrtristateimpl0__o)
);

ODDR #(
	.DDR_CLK_EDGE("SAME_EDGE")
) ODDR_2 (
	.C(sys_clk),
	.CE(1'd1),
	.D1((~sdpads_cmd_oe)),
	.D2((~sdpads_cmd_oe)),
	.R(1'd0),
	.S(1'd0),
	.Q(builder_impl_xilinxsdrtristateimpl0_oe_n)
);

IDDR #(
	.DDR_CLK_EDGE("SAME_EDGE")
) IDDR (
	.C(sys_clk),
	.CE(1'd1),
	.D(builder_impl_xilinxsdrtristateimpl0__i),
	.R(1'd0),
	.S(1'd0),
	.Q1(sdpads_cmd_i),
	.Q2(builder_impl0)
);

ODDR #(
	.DDR_CLK_EDGE("SAME_EDGE")
) ODDR_3 (
	.C(sys_clk),
	.CE(1'd1),
	.D1(sdpads_data_o[0]),
	.D2(sdpads_data_o[0]),
	.R(1'd0),
	.S(1'd0),
	.Q(builder_impl_xilinxsdrtristateimpl1__o)
);

ODDR #(
	.DDR_CLK_EDGE("SAME_EDGE")
) ODDR_4 (
	.C(sys_clk),
	.CE(1'd1),
	.D1((~sdpads_data_oe)),
	.D2((~sdpads_data_oe)),
	.R(1'd0),
	.S(1'd0),
	.Q(builder_impl_xilinxsdrtristateimpl1_oe_n)
);

IDDR #(
	.DDR_CLK_EDGE("SAME_EDGE")
) IDDR_1 (
	.C(sys_clk),
	.CE(1'd1),
	.D(builder_impl_xilinxsdrtristateimpl1__i),
	.R(1'd0),
	.S(1'd0),
	.Q1(sdpads_data_i[0]),
	.Q2(builder_impl1)
);

ODDR #(
	.DDR_CLK_EDGE("SAME_EDGE")
) ODDR_5 (
	.C(sys_clk),
	.CE(1'd1),
	.D1(sdpads_data_o[1]),
	.D2(sdpads_data_o[1]),
	.R(1'd0),
	.S(1'd0),
	.Q(builder_impl_xilinxsdrtristateimpl2__o)
);

ODDR #(
	.DDR_CLK_EDGE("SAME_EDGE")
) ODDR_6 (
	.C(sys_clk),
	.CE(1'd1),
	.D1((~sdpads_data_oe)),
	.D2((~sdpads_data_oe)),
	.R(1'd0),
	.S(1'd0),
	.Q(builder_impl_xilinxsdrtristateimpl2_oe_n)
);

IDDR #(
	.DDR_CLK_EDGE("SAME_EDGE")
) IDDR_2 (
	.C(sys_clk),
	.CE(1'd1),
	.D(builder_impl_xilinxsdrtristateimpl2__i),
	.R(1'd0),
	.S(1'd0),
	.Q1(sdpads_data_i[1]),
	.Q2(builder_impl2)
);

ODDR #(
	.DDR_CLK_EDGE("SAME_EDGE")
) ODDR_7 (
	.C(sys_clk),
	.CE(1'd1),
	.D1(sdpads_data_o[2]),
	.D2(sdpads_data_o[2]),
	.R(1'd0),
	.S(1'd0),
	.Q(builder_impl_xilinxsdrtristateimpl3__o)
);

ODDR #(
	.DDR_CLK_EDGE("SAME_EDGE")
) ODDR_8 (
	.C(sys_clk),
	.CE(1'd1),
	.D1((~sdpads_data_oe)),
	.D2((~sdpads_data_oe)),
	.R(1'd0),
	.S(1'd0),
	.Q(builder_impl_xilinxsdrtristateimpl3_oe_n)
);

IDDR #(
	.DDR_CLK_EDGE("SAME_EDGE")
) IDDR_3 (
	.C(sys_clk),
	.CE(1'd1),
	.D(builder_impl_xilinxsdrtristateimpl3__i),
	.R(1'd0),
	.S(1'd0),
	.Q1(sdpads_data_i[2]),
	.Q2(builder_impl3)
);

ODDR #(
	.DDR_CLK_EDGE("SAME_EDGE")
) ODDR_9 (
	.C(sys_clk),
	.CE(1'd1),
	.D1(sdpads_data_o[3]),
	.D2(sdpads_data_o[3]),
	.R(1'd0),
	.S(1'd0),
	.Q(builder_impl_xilinxsdrtristateimpl4__o)
);

ODDR #(
	.DDR_CLK_EDGE("SAME_EDGE")
) ODDR_10 (
	.C(sys_clk),
	.CE(1'd1),
	.D1((~sdpads_data_oe)),
	.D2((~sdpads_data_oe)),
	.R(1'd0),
	.S(1'd0),
	.Q(builder_impl_xilinxsdrtristateimpl4_oe_n)
);

IDDR #(
	.DDR_CLK_EDGE("SAME_EDGE")
) IDDR_4 (
	.C(sys_clk),
	.CE(1'd1),
	.D(builder_impl_xilinxsdrtristateimpl4__i),
	.R(1'd0),
	.S(1'd0),
	.Q1(sdpads_data_i[3]),
	.Q2(builder_impl4)
);

wire FT_Sim_Start;
wire FT_Sim_End;
wire FT_Sim_Proc;
FT_UartTrigger i_UartTrigger(
.clock(sys_clk),
.reset(main_soclinux_reset),
.tx_payload(main_soclinux_uart_tx_fifo_wrport_dat_w),
.tx_valid(main_soclinux_uart_tx_fifo_wrport_we),
.sim_start(FT_Sim_Start),
.sim_end(FT_Sim_End),
.sim_proc(FT_Sim_Proc)
);

//	wire busI_write;
//	wire busI_read;
//	wire busI_stall;
	wire busD_write;
	wire busD_read;
	wire busD_stall;
// FT_BusStallDet i_stallDetI(
//	.clock(sys_clk),
//	.reset(main_soclinux_reset),
//	// -- Bus Signals --
//	.wb_bus_cyc(main_basesoc_ibus_cyc), // bus cyc signal
//	.wb_bus_stb(main_basesoc_ibus_stb), // bus stb signal
//	.wb_bus_ack(main_basesoc_ibus_ack), // bus ack signal
//	.wb_bus_we(main_basesoc_ibus_we),  // bus we signal
//	// -- Output Signals --
//	.bus_write(busI_write),
//	.bus_read(busI_read),
//	.bus_stall(busI_stall)
//	);

 FT_BusStallDet i_stallDetD(
	.clock(sys_clk),
	.reset(main_soclinux_reset),
	// -- Bus Signals --
	.wb_bus_cyc(main_soclinux_pbus_cyc), // bus cyc signal
	.wb_bus_stb(main_soclinux_pbus_stb), // bus stb signal
	.wb_bus_ack(main_soclinux_pbus_ack), // bus ack signal
	.wb_bus_we(main_soclinux_pbus_we),  // bus we signal
	// -- Output Signals --
	.bus_write(busD_write),
	.bus_read(busD_read),
	.bus_stall(busD_stall)
	);
	
	wire [63:0]			wallTime;
	wire [63:0]			emuTime;
	wire [63:0]			simTime;
	wire [63:0]			freezeTime;

	wire isStalled;
	wire isSim;

	FT_Timer #(
	.READ_LATENCY(1),
	.WRITE_LATENCY(1),
	.TINTERVAL(1)
	) i_FTTimer (
	.clock(sys_clk),
	.reset(main_soclinux_reset),
	// -- Control Signals --
	.sim_Start(FT_Sim_Start),
	.sim_End(FT_Sim_End),
	.ext_stall(1'b0), // external stall signal if needed
	// -- bus Signals --
	.busI_write(1'b0),
	.busI_read(1'b0),
	.busI_stall(1'b0),
	.busD_write(busD_write),
	.busD_read(busD_read),
	.busD_stall(busD_stall),
	// -- state mirrors --
	.isStalled(isStalled),
	.isSim(isSim),
	// -- timer signals --
	.wallTime(wallTime),
	.emuTime(emuTime),
	.simTime(simTime),
	.freezeTime(freezeTime)
	);

endmodule

// -----------------------------------------------------------------------------
//  Auto-Generated by LiteX on 2023-03-15 17:37:50.
//------------------------------------------------------------------------------
