{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1489801470833 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1489801470834 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 17 21:44:30 2017 " "Processing started: Fri Mar 17 21:44:30 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1489801470834 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489801470834 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off epRISC_Auxiliary -c epRISC_Controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off epRISC_Auxiliary -c epRISC_Controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489801470834 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1489801471002 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1489801471002 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controller_v1r0.v(31) " "Verilog HDL warning at controller_v1r0.v(31): extended using \"x\" or \"z\"" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 31 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1489801477563 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "controller_v1r0.v(57) " "Verilog HDL information at controller_v1r0.v(57): always construct contains both blocking and non-blocking assignments" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 57 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1489801477563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v 3 3 " "Found 3 design units, including 3 entities, in source file /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" { { "Info" "ISGN_ENTITY_NAME" "1 epRISC_controlRAM " "Found entity 1: epRISC_controlRAM" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489801477565 ""} { "Info" "ISGN_ENTITY_NAME" "2 EmulatedIOPLL " "Found entity 2: EmulatedIOPLL" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489801477565 ""} { "Info" "ISGN_ENTITY_NAME" "3 epRISC_iocontroller " "Found entity 3: epRISC_iocontroller" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489801477565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489801477565 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "gpio_v1r0.v(25) " "Verilog HDL warning at gpio_v1r0.v(25): extended using \"x\" or \"z\"" {  } { { "../gpio_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/gpio_v1r0.v" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1489801477566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jclemme/Projects/eprisc-open-computer/firmware/io/gpio_v1r0.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/jclemme/Projects/eprisc-open-computer/firmware/io/gpio_v1r0.v" { { "Info" "ISGN_ENTITY_NAME" "1 epRISC_GPIO " "Found entity 1: epRISC_GPIO" {  } { { "../gpio_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/gpio_v1r0.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489801477566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489801477566 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ps2_v1r0.v(38) " "Verilog HDL warning at ps2_v1r0.v(38): extended using \"x\" or \"z\"" {  } { { "../ps2_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/ps2_v1r0.v" 38 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1489801477566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jclemme/Projects/eprisc-open-computer/firmware/io/ps2_v1r0.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/jclemme/Projects/eprisc-open-computer/firmware/io/ps2_v1r0.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_epRISC " "Found entity 1: PS2_epRISC" {  } { { "../ps2_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/ps2_v1r0.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489801477566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489801477566 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "sIdle ../ps2_v1r0.v 24 spi_v1r0.v(10) " "Verilog HDL macro warning at spi_v1r0.v(10): overriding existing definition for macro \"sIdle\", which was defined in \"../ps2_v1r0.v\", line 24" {  } { { "../spi_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/spi_v1r0.v" 10 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1489801477567 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "spi_v1r0.v(30) " "Verilog HDL warning at spi_v1r0.v(30): extended using \"x\" or \"z\"" {  } { { "../spi_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/spi_v1r0.v" 30 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1489801477567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jclemme/Projects/eprisc-open-computer/firmware/io/spi_v1r0.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/jclemme/Projects/eprisc-open-computer/firmware/io/spi_v1r0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_epRISC " "Found entity 1: SPI_epRISC" {  } { { "../spi_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/spi_v1r0.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489801477567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489801477567 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "sIdle ../ps2_v1r0.v 24 uart_v1r0.v(36) " "Verilog HDL macro warning at uart_v1r0.v(36): overriding existing definition for macro \"sIdle\", which was defined in \"../ps2_v1r0.v\", line 24" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" 36 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1489801477567 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_v1r0.v(53) " "Verilog HDL warning at uart_v1r0.v(53): extended using \"x\" or \"z\"" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" 53 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1489801477567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" { { "Info" "ISGN_ENTITY_NAME" "1 epRISC_UART " "Found entity 1: epRISC_UART" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489801477568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489801477568 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "video_v1r0.v(19) " "Verilog HDL warning at video_v1r0.v(19): extended using \"x\" or \"z\"" {  } { { "../video_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/video_v1r0.v" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1489801477568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jclemme/Projects/eprisc-open-computer/firmware/io/video_v1r0.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/jclemme/Projects/eprisc-open-computer/firmware/io/video_v1r0.v" { { "Info" "ISGN_ENTITY_NAME" "1 CharacterDisplay_epRISC " "Found entity 1: CharacterDisplay_epRISC" {  } { { "../video_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/video_v1r0.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489801477568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489801477568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "OnChipPLL.v 1 1 " "Found 1 design units, including 1 entities, in source file OnChipPLL.v" { { "Info" "ISGN_ENTITY_NAME" "1 OnChipPLL " "Found entity 1: OnChipPLL" {  } { { "OnChipPLL.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/OnChipPLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489801477569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489801477569 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "oBvusInterrupt controller_v1r0.v(149) " "Verilog HDL Implicit Net warning at controller_v1r0.v(149): created implicit net for \"oBvusInterrupt\"" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 149 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489801477569 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "epRISC_iocontroller " "Elaborating entity \"epRISC_iocontroller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1489801477615 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rPipePrevState controller_v1r0.v(123) " "Verilog HDL or VHDL warning at controller_v1r0.v(123): object \"rPipePrevState\" assigned a value but never read" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 123 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1489801477616 "|epRISC_iocontroller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oExtBusMOSI controller_v1r0.v(98) " "Output port \"oExtBusMOSI\" at controller_v1r0.v(98) has no driver" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 98 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1489801477616 "|epRISC_iocontroller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oExtBusSS controller_v1r0.v(97) " "Output port \"oExtBusSS\" at controller_v1r0.v(97) has no driver" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 97 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1489801477616 "|epRISC_iocontroller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSPISelect controller_v1r0.v(102) " "Output port \"oSPISelect\" at controller_v1r0.v(102) has no driver" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 102 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1489801477616 "|epRISC_iocontroller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oVGAColor controller_v1r0.v(105) " "Output port \"oVGAColor\" at controller_v1r0.v(105) has no driver" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 105 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1489801477616 "|epRISC_iocontroller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSerialDTR controller_v1r0.v(87) " "Output port \"oSerialDTR\" at controller_v1r0.v(87) has no driver" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 87 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1489801477616 "|epRISC_iocontroller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSerialRTS controller_v1r0.v(87) " "Output port \"oSerialRTS\" at controller_v1r0.v(87) has no driver" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 87 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1489801477616 "|epRISC_iocontroller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSerialTX controller_v1r0.v(87) " "Output port \"oSerialTX\" at controller_v1r0.v(87) has no driver" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 87 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1489801477616 "|epRISC_iocontroller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oExtBusClock controller_v1r0.v(96) " "Output port \"oExtBusClock\" at controller_v1r0.v(96) has no driver" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 96 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1489801477616 "|epRISC_iocontroller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSPIMOSI controller_v1r0.v(101) " "Output port \"oSPIMOSI\" at controller_v1r0.v(101) has no driver" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 101 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1489801477616 "|epRISC_iocontroller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSPIClock controller_v1r0.v(101) " "Output port \"oSPIClock\" at controller_v1r0.v(101) has no driver" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 101 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1489801477616 "|epRISC_iocontroller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oVGAHorizontal controller_v1r0.v(104) " "Output port \"oVGAHorizontal\" at controller_v1r0.v(104) has no driver" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 104 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1489801477616 "|epRISC_iocontroller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oVGAVertical controller_v1r0.v(104) " "Output port \"oVGAVertical\" at controller_v1r0.v(104) has no driver" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 104 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1489801477616 "|epRISC_iocontroller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnChipPLL OnChipPLL:clock " "Elaborating entity \"OnChipPLL\" for hierarchy \"OnChipPLL:clock\"" {  } { { "../controller_v1r0.v" "clock" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489801477622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll OnChipPLL:clock\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"OnChipPLL:clock\|altpll:altpll_component\"" {  } { { "OnChipPLL.v" "altpll_component" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/OnChipPLL.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489801477651 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "OnChipPLL:clock\|altpll:altpll_component " "Elaborated megafunction instantiation \"OnChipPLL:clock\|altpll:altpll_component\"" {  } { { "OnChipPLL.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/OnChipPLL.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489801477652 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OnChipPLL:clock\|altpll:altpll_component " "Instantiated megafunction \"OnChipPLL:clock\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801477652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 10000 " "Parameter \"clk0_divide_by\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801477652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801477652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801477652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801477652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801477652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801477652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801477652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=OnChipPLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=OnChipPLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801477652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801477652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801477652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801477652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801477652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801477652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801477652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801477652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801477652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801477652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801477652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801477652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801477652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801477652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801477652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801477652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801477652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801477652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801477652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801477652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801477652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801477652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801477652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801477652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801477652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801477652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801477652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801477652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801477652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801477652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801477652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801477652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801477652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801477652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801477652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801477652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801477652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801477652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801477652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801477652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801477652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801477652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801477652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801477652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801477652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801477652 ""}  } { { "OnChipPLL.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/OnChipPLL.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1489801477652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/OnChipPLL_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/OnChipPLL_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 OnChipPLL_altpll " "Found entity 1: OnChipPLL_altpll" {  } { { "db/OnChipPLL_altpll.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/db/OnChipPLL_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489801477681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489801477681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnChipPLL_altpll OnChipPLL:clock\|altpll:altpll_component\|OnChipPLL_altpll:auto_generated " "Elaborating entity \"OnChipPLL_altpll\" for hierarchy \"OnChipPLL:clock\|altpll:altpll_component\|OnChipPLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/jclemme/.local/share/altera/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489801477681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "epRISC_GPIO epRISC_GPIO:gpio " "Elaborating entity \"epRISC_GPIO\" for hierarchy \"epRISC_GPIO:gpio\"" {  } { { "../controller_v1r0.v" "gpio" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489801477682 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 gpio_v1r0.v(48) " "Verilog HDL assignment warning at gpio_v1r0.v(48): truncated value with size 32 to match size of target (1)" {  } { { "../gpio_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/gpio_v1r0.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1489801477683 "|epRISC_iocontroller|epRISC_GPIO:gpio"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "epRISC_UART epRISC_UART:uart " "Elaborating entity \"epRISC_UART\" for hierarchy \"epRISC_UART:uart\"" {  } { { "../controller_v1r0.v" "uart" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489801477684 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_v1r0.v(52) " "Verilog HDL assignment warning at uart_v1r0.v(52): truncated value with size 32 to match size of target (1)" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1489801477685 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 uart_v1r0.v(109) " "Verilog HDL assignment warning at uart_v1r0.v(109): truncated value with size 32 to match size of target (6)" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1489801477685 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 uart_v1r0.v(127) " "Verilog HDL assignment warning at uart_v1r0.v(127): truncated value with size 8 to match size of target (6)" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1489801477685 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 uart_v1r0.v(129) " "Verilog HDL assignment warning at uart_v1r0.v(129): truncated value with size 32 to match size of target (6)" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1489801477685 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 uart_v1r0.v(131) " "Verilog HDL assignment warning at uart_v1r0.v(131): truncated value with size 8 to match size of target (6)" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1489801477685 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 uart_v1r0.v(135) " "Verilog HDL assignment warning at uart_v1r0.v(135): truncated value with size 8 to match size of target (6)" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1489801477685 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_v1r0.v(146) " "Verilog HDL assignment warning at uart_v1r0.v(146): truncated value with size 32 to match size of target (4)" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1489801477685 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_v1r0.v(155) " "Verilog HDL assignment warning at uart_v1r0.v(155): truncated value with size 32 to match size of target (4)" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1489801477685 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_v1r0.v(158) " "Verilog HDL assignment warning at uart_v1r0.v(158): truncated value with size 32 to match size of target (4)" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1489801477685 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "uart_v1r0.v(145) " "Verilog HDL Case Statement warning at uart_v1r0.v(145): incomplete case statement has no default case item" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" 145 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1489801477685 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rSendNextState uart_v1r0.v(145) " "Verilog HDL Always Construct warning at uart_v1r0.v(145): inferring latch(es) for variable \"rSendNextState\", which holds its previous value in one or more paths through the always construct" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" 145 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1489801477685 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_v1r0.v(165) " "Verilog HDL assignment warning at uart_v1r0.v(165): truncated value with size 32 to match size of target (4)" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1489801477685 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_v1r0.v(174) " "Verilog HDL assignment warning at uart_v1r0.v(174): truncated value with size 32 to match size of target (4)" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1489801477685 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_v1r0.v(177) " "Verilog HDL assignment warning at uart_v1r0.v(177): truncated value with size 32 to match size of target (4)" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1489801477685 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "uart_v1r0.v(164) " "Verilog HDL Case Statement warning at uart_v1r0.v(164): incomplete case statement has no default case item" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" 164 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1489801477685 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRecvNextState uart_v1r0.v(164) " "Verilog HDL Always Construct warning at uart_v1r0.v(164): inferring latch(es) for variable \"rRecvNextState\", which holds its previous value in one or more paths through the always construct" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" 164 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1489801477685 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRecvNextState\[0\] uart_v1r0.v(164) " "Inferred latch for \"rRecvNextState\[0\]\" at uart_v1r0.v(164)" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489801477685 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRecvNextState\[1\] uart_v1r0.v(164) " "Inferred latch for \"rRecvNextState\[1\]\" at uart_v1r0.v(164)" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489801477685 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRecvNextState\[2\] uart_v1r0.v(164) " "Inferred latch for \"rRecvNextState\[2\]\" at uart_v1r0.v(164)" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489801477685 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRecvNextState\[3\] uart_v1r0.v(164) " "Inferred latch for \"rRecvNextState\[3\]\" at uart_v1r0.v(164)" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489801477685 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rSendNextState\[0\] uart_v1r0.v(145) " "Inferred latch for \"rSendNextState\[0\]\" at uart_v1r0.v(145)" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489801477685 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rSendNextState\[1\] uart_v1r0.v(145) " "Inferred latch for \"rSendNextState\[1\]\" at uart_v1r0.v(145)" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489801477685 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rSendNextState\[2\] uart_v1r0.v(145) " "Inferred latch for \"rSendNextState\[2\]\" at uart_v1r0.v(145)" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489801477685 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rSendNextState\[3\] uart_v1r0.v(145) " "Inferred latch for \"rSendNextState\[3\]\" at uart_v1r0.v(145)" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489801477685 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "epRISC_controlRAM epRISC_controlRAM:mem " "Elaborating entity \"epRISC_controlRAM\" for hierarchy \"epRISC_controlRAM:mem\"" {  } { { "../controller_v1r0.v" "mem" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489801477686 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wInternalMISO\[15\]\" " "Converted tri-state node \"wInternalMISO\[15\]\" into a selector" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 81 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1489801477781 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wInternalMISO\[14\]\" " "Converted tri-state node \"wInternalMISO\[14\]\" into a selector" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 81 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1489801477781 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wInternalMISO\[13\]\" " "Converted tri-state node \"wInternalMISO\[13\]\" into a selector" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 81 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1489801477781 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wInternalMISO\[12\]\" " "Converted tri-state node \"wInternalMISO\[12\]\" into a selector" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 81 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1489801477781 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wInternalMISO\[11\]\" " "Converted tri-state node \"wInternalMISO\[11\]\" into a selector" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 81 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1489801477781 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wInternalMISO\[10\]\" " "Converted tri-state node \"wInternalMISO\[10\]\" into a selector" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 81 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1489801477781 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wInternalMISO\[9\]\" " "Converted tri-state node \"wInternalMISO\[9\]\" into a selector" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 81 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1489801477781 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wInternalMISO\[8\]\" " "Converted tri-state node \"wInternalMISO\[8\]\" into a selector" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 81 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1489801477781 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wInternalMISO\[7\]\" " "Converted tri-state node \"wInternalMISO\[7\]\" into a selector" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 81 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1489801477781 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wInternalMISO\[6\]\" " "Converted tri-state node \"wInternalMISO\[6\]\" into a selector" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 81 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1489801477781 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wInternalMISO\[5\]\" " "Converted tri-state node \"wInternalMISO\[5\]\" into a selector" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 81 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1489801477781 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wInternalMISO\[4\]\" " "Converted tri-state node \"wInternalMISO\[4\]\" into a selector" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 81 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1489801477781 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wInternalMISO\[3\]\" " "Converted tri-state node \"wInternalMISO\[3\]\" into a selector" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 81 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1489801477781 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wInternalMISO\[2\]\" " "Converted tri-state node \"wInternalMISO\[2\]\" into a selector" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 81 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1489801477781 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wInternalMISO\[1\]\" " "Converted tri-state node \"wInternalMISO\[1\]\" into a selector" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 81 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1489801477781 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wInternalMISO\[0\]\" " "Converted tri-state node \"wInternalMISO\[0\]\" into a selector" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 81 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1489801477781 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "epRISC_controlRAM:mem\|oData\[16\] " "Converted tri-state buffer \"epRISC_controlRAM:mem\|oData\[16\]\" feeding internal logic into a wire" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1489801477781 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "epRISC_controlRAM:mem\|oData\[17\] " "Converted tri-state buffer \"epRISC_controlRAM:mem\|oData\[17\]\" feeding internal logic into a wire" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1489801477781 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "epRISC_controlRAM:mem\|oData\[18\] " "Converted tri-state buffer \"epRISC_controlRAM:mem\|oData\[18\]\" feeding internal logic into a wire" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1489801477781 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "epRISC_controlRAM:mem\|oData\[19\] " "Converted tri-state buffer \"epRISC_controlRAM:mem\|oData\[19\]\" feeding internal logic into a wire" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1489801477781 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "epRISC_controlRAM:mem\|oData\[20\] " "Converted tri-state buffer \"epRISC_controlRAM:mem\|oData\[20\]\" feeding internal logic into a wire" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1489801477781 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "epRISC_controlRAM:mem\|oData\[21\] " "Converted tri-state buffer \"epRISC_controlRAM:mem\|oData\[21\]\" feeding internal logic into a wire" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1489801477781 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "epRISC_controlRAM:mem\|oData\[22\] " "Converted tri-state buffer \"epRISC_controlRAM:mem\|oData\[22\]\" feeding internal logic into a wire" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1489801477781 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "epRISC_controlRAM:mem\|oData\[23\] " "Converted tri-state buffer \"epRISC_controlRAM:mem\|oData\[23\]\" feeding internal logic into a wire" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1489801477781 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "epRISC_controlRAM:mem\|oData\[24\] " "Converted tri-state buffer \"epRISC_controlRAM:mem\|oData\[24\]\" feeding internal logic into a wire" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1489801477781 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "epRISC_controlRAM:mem\|oData\[25\] " "Converted tri-state buffer \"epRISC_controlRAM:mem\|oData\[25\]\" feeding internal logic into a wire" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1489801477781 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "epRISC_controlRAM:mem\|oData\[26\] " "Converted tri-state buffer \"epRISC_controlRAM:mem\|oData\[26\]\" feeding internal logic into a wire" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1489801477781 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "epRISC_controlRAM:mem\|oData\[27\] " "Converted tri-state buffer \"epRISC_controlRAM:mem\|oData\[27\]\" feeding internal logic into a wire" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1489801477781 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "epRISC_controlRAM:mem\|oData\[28\] " "Converted tri-state buffer \"epRISC_controlRAM:mem\|oData\[28\]\" feeding internal logic into a wire" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1489801477781 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "epRISC_controlRAM:mem\|oData\[29\] " "Converted tri-state buffer \"epRISC_controlRAM:mem\|oData\[29\]\" feeding internal logic into a wire" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1489801477781 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "epRISC_controlRAM:mem\|oData\[30\] " "Converted tri-state buffer \"epRISC_controlRAM:mem\|oData\[30\]\" feeding internal logic into a wire" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1489801477781 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "epRISC_controlRAM:mem\|oData\[31\] " "Converted tri-state buffer \"epRISC_controlRAM:mem\|oData\[31\]\" feeding internal logic into a wire" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1489801477781 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1489801477781 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "epRISC_controlRAM:mem\|rContents_rtl_0 " "Inferred dual-clock RAM node \"epRISC_controlRAM:mem\|rContents_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1489801477825 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "epRISC_controlRAM:mem\|rContents_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"epRISC_controlRAM:mem\|rContents_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489801477897 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489801477897 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489801477897 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489801477897 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489801477897 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489801477897 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489801477897 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489801477897 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489801477897 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489801477897 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489801477897 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489801477897 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489801477897 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489801477897 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1489801477897 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1489801477897 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "epRISC_controlRAM:mem\|altsyncram:rContents_rtl_0 " "Elaborated megafunction instantiation \"epRISC_controlRAM:mem\|altsyncram:rContents_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489801477915 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "epRISC_controlRAM:mem\|altsyncram:rContents_rtl_0 " "Instantiated megafunction \"epRISC_controlRAM:mem\|altsyncram:rContents_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801477915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801477915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801477915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801477915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801477915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801477915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801477915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801477915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801477915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801477915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801477915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801477915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801477915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801477915 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1489801477915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0ec1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0ec1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0ec1 " "Found entity 1: altsyncram_0ec1" {  } { { "db/altsyncram_0ec1.tdf" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/db/altsyncram_0ec1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489801477944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489801477944 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1489801478033 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bBoardDebug0 " "bidirectional pin \"bBoardDebug0\" has no driver" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1489801478040 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bBoardDebug1 " "bidirectional pin \"bBoardDebug1\" has no driver" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1489801478040 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bBoardDebug2 " "bidirectional pin \"bBoardDebug2\" has no driver" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1489801478040 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bBoardDebug3 " "bidirectional pin \"bBoardDebug3\" has no driver" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1489801478040 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bBoardDebug4 " "bidirectional pin \"bBoardDebug4\" has no driver" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1489801478040 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bBoardDebug5 " "bidirectional pin \"bBoardDebug5\" has no driver" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1489801478040 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bPS2Data " "bidirectional pin \"bPS2Data\" has no driver" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1489801478040 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bPS2Clock " "bidirectional pin \"bPS2Clock\" has no driver" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1489801478040 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1489801478040 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "epRISC_UART:uart\|rSendNextState\[0\] " "Latch epRISC_UART:uart\|rSendNextState\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA epRISC_UART:uart\|rSendState\[2\] " "Ports D and ENA on the latch are fed by the same signal epRISC_UART:uart\|rSendState\[2\]" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1489801478040 ""}  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" 145 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1489801478040 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "epRISC_UART:uart\|rSendNextState\[1\] " "Latch epRISC_UART:uart\|rSendNextState\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA epRISC_UART:uart\|rSendState\[2\] " "Ports D and ENA on the latch are fed by the same signal epRISC_UART:uart\|rSendState\[2\]" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1489801478041 ""}  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" 145 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1489801478041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "epRISC_UART:uart\|rSendNextState\[2\] " "Latch epRISC_UART:uart\|rSendNextState\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA epRISC_UART:uart\|rSendState\[1\] " "Ports D and ENA on the latch are fed by the same signal epRISC_UART:uart\|rSendState\[1\]" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1489801478041 ""}  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" 145 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1489801478041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "epRISC_UART:uart\|rSendNextState\[3\] " "Latch epRISC_UART:uart\|rSendNextState\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA epRISC_UART:uart\|rSendState\[0\] " "Ports D and ENA on the latch are fed by the same signal epRISC_UART:uart\|rSendState\[0\]" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1489801478041 ""}  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" 145 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1489801478041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "epRISC_UART:uart\|rRecvNextState\[0\] " "Latch epRISC_UART:uart\|rRecvNextState\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA epRISC_UART:uart\|rRecvState\[1\] " "Ports D and ENA on the latch are fed by the same signal epRISC_UART:uart\|rRecvState\[1\]" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" 118 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1489801478041 ""}  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" 164 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1489801478041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "epRISC_UART:uart\|rRecvNextState\[1\] " "Latch epRISC_UART:uart\|rRecvNextState\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA epRISC_UART:uart\|rRecvState\[1\] " "Ports D and ENA on the latch are fed by the same signal epRISC_UART:uart\|rRecvState\[1\]" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" 118 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1489801478041 ""}  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" 164 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1489801478041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "epRISC_UART:uart\|rRecvNextState\[2\] " "Latch epRISC_UART:uart\|rRecvNextState\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA epRISC_UART:uart\|rRecvState\[2\] " "Ports D and ENA on the latch are fed by the same signal epRISC_UART:uart\|rRecvState\[2\]" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" 118 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1489801478041 ""}  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" 164 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1489801478041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "epRISC_UART:uart\|rRecvNextState\[3\] " "Latch epRISC_UART:uart\|rRecvNextState\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA epRISC_UART:uart\|rRecvState\[0\] " "Ports D and ENA on the latch are fed by the same signal epRISC_UART:uart\|rRecvState\[0\]" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" 118 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1489801478041 ""}  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" 164 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1489801478041 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "oSerialDTR GND " "Pin \"oSerialDTR\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489801478151 "|epRISC_iocontroller|oSerialDTR"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSerialRTS GND " "Pin \"oSerialRTS\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489801478151 "|epRISC_iocontroller|oSerialRTS"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSerialTX GND " "Pin \"oSerialTX\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489801478151 "|epRISC_iocontroller|oSerialTX"} { "Warning" "WMLS_MLS_STUCK_PIN" "oExtBusMOSI\[0\] GND " "Pin \"oExtBusMOSI\[0\]\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489801478151 "|epRISC_iocontroller|oExtBusMOSI[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oExtBusMOSI\[1\] GND " "Pin \"oExtBusMOSI\[1\]\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489801478151 "|epRISC_iocontroller|oExtBusMOSI[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oExtBusMOSI\[2\] GND " "Pin \"oExtBusMOSI\[2\]\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489801478151 "|epRISC_iocontroller|oExtBusMOSI[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oExtBusMOSI\[3\] GND " "Pin \"oExtBusMOSI\[3\]\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489801478151 "|epRISC_iocontroller|oExtBusMOSI[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oExtBusSS\[0\] GND " "Pin \"oExtBusSS\[0\]\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489801478151 "|epRISC_iocontroller|oExtBusSS[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oExtBusSS\[1\] GND " "Pin \"oExtBusSS\[1\]\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489801478151 "|epRISC_iocontroller|oExtBusSS[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oExtBusClock GND " "Pin \"oExtBusClock\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489801478151 "|epRISC_iocontroller|oExtBusClock"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSPIMOSI GND " "Pin \"oSPIMOSI\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489801478151 "|epRISC_iocontroller|oSPIMOSI"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSPISelect\[0\] GND " "Pin \"oSPISelect\[0\]\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489801478151 "|epRISC_iocontroller|oSPISelect[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSPISelect\[1\] GND " "Pin \"oSPISelect\[1\]\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489801478151 "|epRISC_iocontroller|oSPISelect[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSPISelect\[2\] GND " "Pin \"oSPISelect\[2\]\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489801478151 "|epRISC_iocontroller|oSPISelect[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSPISelect\[3\] GND " "Pin \"oSPISelect\[3\]\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489801478151 "|epRISC_iocontroller|oSPISelect[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSPIClock GND " "Pin \"oSPIClock\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489801478151 "|epRISC_iocontroller|oSPIClock"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGAColor\[0\] GND " "Pin \"oVGAColor\[0\]\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489801478151 "|epRISC_iocontroller|oVGAColor[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGAColor\[1\] GND " "Pin \"oVGAColor\[1\]\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489801478151 "|epRISC_iocontroller|oVGAColor[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGAColor\[2\] GND " "Pin \"oVGAColor\[2\]\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489801478151 "|epRISC_iocontroller|oVGAColor[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGAColor\[3\] GND " "Pin \"oVGAColor\[3\]\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489801478151 "|epRISC_iocontroller|oVGAColor[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGAColor\[4\] GND " "Pin \"oVGAColor\[4\]\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489801478151 "|epRISC_iocontroller|oVGAColor[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGAColor\[5\] GND " "Pin \"oVGAColor\[5\]\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489801478151 "|epRISC_iocontroller|oVGAColor[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGAColor\[6\] GND " "Pin \"oVGAColor\[6\]\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489801478151 "|epRISC_iocontroller|oVGAColor[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGAColor\[7\] GND " "Pin \"oVGAColor\[7\]\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489801478151 "|epRISC_iocontroller|oVGAColor[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGAHorizontal GND " "Pin \"oVGAHorizontal\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489801478151 "|epRISC_iocontroller|oVGAHorizontal"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGAVertical GND " "Pin \"oVGAVertical\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489801478151 "|epRISC_iocontroller|oVGAVertical"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1489801478151 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1489801478188 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "18 " "18 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1489801478600 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/output_files/epRISC_Controller.map.smsg " "Generated suppressed messages file /home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/output_files/epRISC_Controller.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489801478633 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1489801478700 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489801478700 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSerialRX " "No output dependent on input pin \"iSerialRX\"" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 86 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489801478747 "|epRISC_iocontroller|iSerialRX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSerialCTS " "No output dependent on input pin \"iSerialCTS\"" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 86 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489801478747 "|epRISC_iocontroller|iSerialCTS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSerialDCD " "No output dependent on input pin \"iSerialDCD\"" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 86 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489801478747 "|epRISC_iocontroller|iSerialDCD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSerialDSR " "No output dependent on input pin \"iSerialDSR\"" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 86 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489801478747 "|epRISC_iocontroller|iSerialDSR"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTTLSerialRST " "No output dependent on input pin \"iTTLSerialRST\"" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489801478747 "|epRISC_iocontroller|iTTLSerialRST"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iExtBusMISO\[0\] " "No output dependent on input pin \"iExtBusMISO\[0\]\"" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 95 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489801478747 "|epRISC_iocontroller|iExtBusMISO[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iExtBusMISO\[1\] " "No output dependent on input pin \"iExtBusMISO\[1\]\"" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 95 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489801478747 "|epRISC_iocontroller|iExtBusMISO[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iExtBusMISO\[2\] " "No output dependent on input pin \"iExtBusMISO\[2\]\"" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 95 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489801478747 "|epRISC_iocontroller|iExtBusMISO[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iExtBusMISO\[3\] " "No output dependent on input pin \"iExtBusMISO\[3\]\"" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 95 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489801478747 "|epRISC_iocontroller|iExtBusMISO[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iExtBusInterrupt " "No output dependent on input pin \"iExtBusInterrupt\"" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489801478747 "|epRISC_iocontroller|iExtBusInterrupt"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSPIMISO " "No output dependent on input pin \"iSPIMISO\"" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 100 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489801478747 "|epRISC_iocontroller|iSPIMISO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSPIDetect0 " "No output dependent on input pin \"iSPIDetect0\"" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 100 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489801478747 "|epRISC_iocontroller|iSPIDetect0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSPIDetect1 " "No output dependent on input pin \"iSPIDetect1\"" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 100 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489801478747 "|epRISC_iocontroller|iSPIDetect1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSPIWrite0 " "No output dependent on input pin \"iSPIWrite0\"" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 100 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489801478747 "|epRISC_iocontroller|iSPIWrite0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSPIWrite1 " "No output dependent on input pin \"iSPIWrite1\"" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 100 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489801478747 "|epRISC_iocontroller|iSPIWrite1"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1489801478747 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "532 " "Implemented 532 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "29 " "Implemented 29 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1489801478747 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1489801478747 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "24 " "Implemented 24 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1489801478747 ""} { "Info" "ICUT_CUT_TM_LCELLS" "410 " "Implemented 410 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1489801478747 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1489801478747 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1489801478747 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1489801478747 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 137 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 137 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1355 " "Peak virtual memory: 1355 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1489801478766 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 17 21:44:38 2017 " "Processing ended: Fri Mar 17 21:44:38 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1489801478766 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1489801478766 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1489801478766 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1489801478766 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1489801481881 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1489801481882 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 17 21:44:41 2017 " "Processing started: Fri Mar 17 21:44:41 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1489801481882 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1489801481882 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off epRISC_Auxiliary -c epRISC_Controller " "Command: quartus_fit --read_settings_files=off --write_settings_files=off epRISC_Auxiliary -c epRISC_Controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1489801481882 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1489801481912 ""}
{ "Info" "0" "" "Project  = epRISC_Auxiliary" {  } {  } 0 0 "Project  = epRISC_Auxiliary" 0 0 "Fitter" 0 0 1489801481913 ""}
{ "Info" "0" "" "Revision = epRISC_Controller" {  } {  } 0 0 "Revision = epRISC_Controller" 0 0 "Fitter" 0 0 1489801481913 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1489801481993 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1489801481994 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "epRISC_Controller 10M16SCE144C8G " "Selected device 10M16SCE144C8G for design \"epRISC_Controller\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1489801482001 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1489801482019 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1489801482019 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "OnChipPLL:clock\|altpll:altpll_component\|OnChipPLL_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"OnChipPLL:clock\|altpll:altpll_component\|OnChipPLL_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "OnChipPLL:clock\|altpll:altpll_component\|OnChipPLL_altpll:auto_generated\|wire_pll1_clk\[0\] 1 10000 0 0 " "Implementing clock multiplication of 1, clock division of 10000, and phase shift of 0 degrees (0 ps) for OnChipPLL:clock\|altpll:altpll_component\|OnChipPLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/OnChipPLL_altpll.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/db/OnChipPLL_altpll.v" 44 -1 0 } } { "" "" { Generic "/home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/" { { 0 { 0 ""} 0 288 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1489801482052 ""}  } { { "db/OnChipPLL_altpll.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/db/OnChipPLL_altpll.v" 44 -1 0 } } { "" "" { Generic "/home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/" { { 0 { 0 ""} 0 288 14046 14942 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1489801482052 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1489801482115 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1489801482119 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Run the PowerPlay Early Power Estimator File to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Run the PowerPlay Early Power Estimator File to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1489801482159 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SCE144C8G " "Device 10M08SCE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1489801482161 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SCE144C8G " "Device 10M04SCE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1489801482161 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25SCE144C8G " "Device 10M25SCE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1489801482161 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1489801482161 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ 16 " "Pin ~ALTERA_TMS~ is reserved at location 16" {  } { { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/" { { 0 { 0 ""} 0 1523 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1489801482164 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ 18 " "Pin ~ALTERA_TCK~ is reserved at location 18" {  } { { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/" { { 0 { 0 ""} 0 1525 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1489801482164 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ 19 " "Pin ~ALTERA_TDI~ is reserved at location 19" {  } { { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/" { { 0 { 0 ""} 0 1527 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1489801482164 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ 20 " "Pin ~ALTERA_TDO~ is reserved at location 20" {  } { { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/" { { 0 { 0 ""} 0 1529 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1489801482164 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ 126 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location 126" {  } { { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/" { { 0 { 0 ""} 0 1531 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1489801482164 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ 129 " "Pin ~ALTERA_nCONFIG~ is reserved at location 129" {  } { { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/" { { 0 { 0 ""} 0 1533 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1489801482164 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ 136 " "Pin ~ALTERA_nSTATUS~ is reserved at location 136" {  } { { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/" { { 0 { 0 ""} 0 1535 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1489801482164 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ 138 " "Pin ~ALTERA_CONF_DONE~ is reserved at location 138" {  } { { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/" { { 0 { 0 ""} 0 1537 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1489801482164 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1489801482164 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1489801482164 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1489801482164 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1489801482164 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1489801482164 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1489801482165 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1489801482180 ""}
{ "Error" "EFIOMGR_OUTPUT_TOO_CLOSE_TO_PLL_CLOCK_INPUT" "oBusMISO\[1\] 29 627 iBoardClock 28 67 " "The Output oBusMISO\[1\] in pin location 29 (pad_627) is too close to PLL clock input pin (iBoardClock) in pin location 28 (pad_67)" {  } { { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" { iBoardClock } } } { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "iBoardClock" } { 0 "oBusMISO\[1\]" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 83 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/" { { 0 { 0 ""} 0 59 14046 14942 0 0 ""} { 0 { 0 ""} 0 28 14046 14942 0 0 ""}  }  } } { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" { oBusMISO[1] } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 81 0 0 } }  } 0 18496 "The Output %1!s! in pin location %2!s! (pad_%3!d!) is too close to PLL clock input pin (%4!s!) in pin location %5!s! (pad_%6!d!)" 0 0 "Fitter" 0 -1 1489801482245 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1489801482246 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1489801482536 ""}
{ "Warning" "WFIOMGR_FIOMGR_MUST_USE_EXTERNAL_CLAMPING_DIODE_TOP_LEVEL" "47 " "Following 47 pins must use external clamping diodes." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iSerialRX 2.5 V 79 " "Pin iSerialRX uses I/O standard 2.5 V at 79" {  } { { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" { iSerialRX } } } { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "iSerialRX" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/" { { 0 { 0 ""} 0 70 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1489801482538 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iSerialCTS 2.5 V 78 " "Pin iSerialCTS uses I/O standard 2.5 V at 78" {  } { { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" { iSerialCTS } } } { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "iSerialCTS" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/" { { 0 { 0 ""} 0 71 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1489801482538 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iSerialDCD 2.5 V 76 " "Pin iSerialDCD uses I/O standard 2.5 V at 76" {  } { { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" { iSerialDCD } } } { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "iSerialDCD" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/" { { 0 { 0 ""} 0 72 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1489801482538 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iSerialDSR 2.5 V 69 " "Pin iSerialDSR uses I/O standard 2.5 V at 69" {  } { { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" { iSerialDSR } } } { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "iSerialDSR" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/" { { 0 { 0 ""} 0 73 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1489801482538 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iTTLSerialRST 2.5 V 54 " "Pin iTTLSerialRST uses I/O standard 2.5 V at 54" {  } { { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" { iTTLSerialRST } } } { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "iTTLSerialRST" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 89 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/" { { 0 { 0 ""} 0 76 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1489801482538 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iExtBusMISO\[0\] 2.5 V 99 " "Pin iExtBusMISO\[0\] uses I/O standard 2.5 V at 99" {  } { { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" { iExtBusMISO[0] } } } { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "iExtBusMISO\[0\]" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/" { { 0 { 0 ""} 0 41 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1489801482538 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iExtBusMISO\[1\] 2.5 V 101 " "Pin iExtBusMISO\[1\] uses I/O standard 2.5 V at 101" {  } { { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" { iExtBusMISO[1] } } } { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "iExtBusMISO\[1\]" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/" { { 0 { 0 ""} 0 42 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1489801482538 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iExtBusMISO\[2\] 2.5 V 105 " "Pin iExtBusMISO\[2\] uses I/O standard 2.5 V at 105" {  } { { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" { iExtBusMISO[2] } } } { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "iExtBusMISO\[2\]" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/" { { 0 { 0 ""} 0 43 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1489801482538 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iExtBusMISO\[3\] 2.5 V 110 " "Pin iExtBusMISO\[3\] uses I/O standard 2.5 V at 110" {  } { { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" { iExtBusMISO[3] } } } { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "iExtBusMISO\[3\]" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/" { { 0 { 0 ""} 0 44 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1489801482538 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iExtBusInterrupt 2.5 V 119 " "Pin iExtBusInterrupt uses I/O standard 2.5 V at 119" {  } { { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" { iExtBusInterrupt } } } { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "iExtBusInterrupt" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/" { { 0 { 0 ""} 0 94 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1489801482538 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iSPIMISO 2.5 V 43 " "Pin iSPIMISO uses I/O standard 2.5 V at 43" {  } { { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" { iSPIMISO } } } { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "iSPIMISO" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 100 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/" { { 0 { 0 ""} 0 97 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1489801482538 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iSPIDetect0 2.5 V 55 " "Pin iSPIDetect0 uses I/O standard 2.5 V at 55" {  } { { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" { iSPIDetect0 } } } { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "iSPIDetect0" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 100 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/" { { 0 { 0 ""} 0 98 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1489801482538 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iSPIDetect1 2.5 V 56 " "Pin iSPIDetect1 uses I/O standard 2.5 V at 56" {  } { { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" { iSPIDetect1 } } } { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "iSPIDetect1" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 100 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/" { { 0 { 0 ""} 0 99 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1489801482538 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iSPIWrite0 2.5 V 57 " "Pin iSPIWrite0 uses I/O standard 2.5 V at 57" {  } { { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" { iSPIWrite0 } } } { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "iSPIWrite0" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 100 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/" { { 0 { 0 ""} 0 100 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1489801482538 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iSPIWrite1 2.5 V 58 " "Pin iSPIWrite1 uses I/O standard 2.5 V at 58" {  } { { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" { iSPIWrite1 } } } { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "iSPIWrite1" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 100 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/" { { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1489801482538 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bBoardDebug5 2.5 V 135 " "Pin bBoardDebug5 uses I/O standard 2.5 V at 135" {  } { { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" { bBoardDebug5 } } } { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bBoardDebug5" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/" { { 0 { 0 ""} 0 66 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1489801482538 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bPS2Data 2.5 V 140 " "Pin bPS2Data uses I/O standard 2.5 V at 140" {  } { { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" { bPS2Data } } } { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bPS2Data" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 107 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/" { { 0 { 0 ""} 0 104 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1489801482538 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bPS2Clock 2.5 V 141 " "Pin bPS2Clock uses I/O standard 2.5 V at 141" {  } { { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" { bPS2Clock } } } { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bPS2Clock" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 107 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/" { { 0 { 0 ""} 0 105 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1489801482538 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bGPIO0 2.5 V 120 " "Pin bGPIO0 uses I/O standard 2.5 V at 120" {  } { { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" { bGPIO0 } } } { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bGPIO0" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/" { { 0 { 0 ""} 0 77 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1489801482538 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bGPIO1 2.5 V 127 " "Pin bGPIO1 uses I/O standard 2.5 V at 127" {  } { { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" { bGPIO1 } } } { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bGPIO1" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/" { { 0 { 0 ""} 0 78 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1489801482538 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bGPIO2 2.5 V 131 " "Pin bGPIO2 uses I/O standard 2.5 V at 131" {  } { { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" { bGPIO2 } } } { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bGPIO2" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/" { { 0 { 0 ""} 0 79 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1489801482538 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bGPIO3 2.5 V 132 " "Pin bGPIO3 uses I/O standard 2.5 V at 132" {  } { { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" { bGPIO3 } } } { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bGPIO3" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/" { { 0 { 0 ""} 0 80 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1489801482538 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bGPIO4 2.5 V 46 " "Pin bGPIO4 uses I/O standard 2.5 V at 46" {  } { { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" { bGPIO4 } } } { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bGPIO4" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/" { { 0 { 0 ""} 0 81 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1489801482538 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bGPIO5 2.5 V 47 " "Pin bGPIO5 uses I/O standard 2.5 V at 47" {  } { { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" { bGPIO5 } } } { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bGPIO5" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/" { { 0 { 0 ""} 0 82 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1489801482538 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bGPIO6 2.5 V 50 " "Pin bGPIO6 uses I/O standard 2.5 V at 50" {  } { { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" { bGPIO6 } } } { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bGPIO6" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/" { { 0 { 0 ""} 0 83 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1489801482538 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bGPIO7 2.5 V 75 " "Pin bGPIO7 uses I/O standard 2.5 V at 75" {  } { { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" { bGPIO7 } } } { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bGPIO7" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/" { { 0 { 0 ""} 0 84 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1489801482538 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bGPIO8 2.5 V 77 " "Pin bGPIO8 uses I/O standard 2.5 V at 77" {  } { { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" { bGPIO8 } } } { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bGPIO8" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/" { { 0 { 0 ""} 0 85 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1489801482538 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bGPIO9 2.5 V 74 " "Pin bGPIO9 uses I/O standard 2.5 V at 74" {  } { { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" { bGPIO9 } } } { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bGPIO9" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/" { { 0 { 0 ""} 0 86 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1489801482538 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bGPIO10 2.5 V 64 " "Pin bGPIO10 uses I/O standard 2.5 V at 64" {  } { { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" { bGPIO10 } } } { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bGPIO10" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/" { { 0 { 0 ""} 0 87 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1489801482538 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bGPIO11 2.5 V 65 " "Pin bGPIO11 uses I/O standard 2.5 V at 65" {  } { { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" { bGPIO11 } } } { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bGPIO11" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/" { { 0 { 0 ""} 0 88 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1489801482538 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bGPIO12 2.5 V 70 " "Pin bGPIO12 uses I/O standard 2.5 V at 70" {  } { { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" { bGPIO12 } } } { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bGPIO12" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/" { { 0 { 0 ""} 0 89 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1489801482538 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bGPIO13 2.5 V 61 " "Pin bGPIO13 uses I/O standard 2.5 V at 61" {  } { { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" { bGPIO13 } } } { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bGPIO13" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/" { { 0 { 0 ""} 0 90 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1489801482538 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bGPIO14 2.5 V 113 " "Pin bGPIO14 uses I/O standard 2.5 V at 113" {  } { { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" { bGPIO14 } } } { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bGPIO14" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/" { { 0 { 0 ""} 0 91 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1489801482538 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bGPIO15 2.5 V 114 " "Pin bGPIO15 uses I/O standard 2.5 V at 114" {  } { { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" { bGPIO15 } } } { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bGPIO15" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/" { { 0 { 0 ""} 0 92 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1489801482538 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iBusClock 2.5 V 26 " "Pin iBusClock uses I/O standard 2.5 V at 26" {  } { { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" { iBusClock } } } { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "iBusClock" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/" { { 0 { 0 ""} 0 57 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1489801482538 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iBoardReset 2.5 V 130 " "Pin iBoardReset uses I/O standard 2.5 V at 130" {  } { { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" { iBoardReset } } } { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "iBoardReset" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 83 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/" { { 0 { 0 ""} 0 60 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1489801482538 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iBusMOSI\[0\] 2.5 V 27 " "Pin iBusMOSI\[0\] uses I/O standard 2.5 V at 27" {  } { { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" { iBusMOSI[0] } } } { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "iBusMOSI\[0\]" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/" { { 0 { 0 ""} 0 19 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1489801482538 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iBusMOSI\[1\] 2.5 V 13 " "Pin iBusMOSI\[1\] uses I/O standard 2.5 V at 13" {  } { { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" { iBusMOSI[1] } } } { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "iBusMOSI\[1\]" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/" { { 0 { 0 ""} 0 20 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1489801482538 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iBusMOSI\[2\] 2.5 V 12 " "Pin iBusMOSI\[2\] uses I/O standard 2.5 V at 12" {  } { { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" { iBusMOSI[2] } } } { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "iBusMOSI\[2\]" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/" { { 0 { 0 ""} 0 21 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1489801482538 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iBusMOSI\[3\] 2.5 V 11 " "Pin iBusMOSI\[3\] uses I/O standard 2.5 V at 11" {  } { { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" { iBusMOSI[3] } } } { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "iBusMOSI\[3\]" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/" { { 0 { 0 ""} 0 22 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1489801482538 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iBusMOSI\[4\] 2.5 V 10 " "Pin iBusMOSI\[4\] uses I/O standard 2.5 V at 10" {  } { { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" { iBusMOSI[4] } } } { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "iBusMOSI\[4\]" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/" { { 0 { 0 ""} 0 23 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1489801482538 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iBusMOSI\[5\] 2.5 V 8 " "Pin iBusMOSI\[5\] uses I/O standard 2.5 V at 8" {  } { { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" { iBusMOSI[5] } } } { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "iBusMOSI\[5\]" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/" { { 0 { 0 ""} 0 24 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1489801482538 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iBusMOSI\[6\] 2.5 V 7 " "Pin iBusMOSI\[6\] uses I/O standard 2.5 V at 7" {  } { { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" { iBusMOSI[6] } } } { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "iBusMOSI\[6\]" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/" { { 0 { 0 ""} 0 25 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1489801482538 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iBusMOSI\[7\] 2.5 V 6 " "Pin iBusMOSI\[7\] uses I/O standard 2.5 V at 6" {  } { { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" { iBusMOSI[7] } } } { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "iBusMOSI\[7\]" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/" { { 0 { 0 ""} 0 26 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1489801482538 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iBusSelect\[0\] 2.5 V 62 " "Pin iBusSelect\[0\] uses I/O standard 2.5 V at 62" {  } { { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" { iBusSelect[0] } } } { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "iBusSelect\[0\]" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 78 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/" { { 0 { 0 ""} 0 17 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1489801482538 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iBusSelect\[1\] 2.5 V 66 " "Pin iBusSelect\[1\] uses I/O standard 2.5 V at 66" {  } { { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" { iBusSelect[1] } } } { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "iBusSelect\[1\]" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 78 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/" { { 0 { 0 ""} 0 18 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1489801482538 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iTTLSerialRX 2.5 V 52 " "Pin iTTLSerialRX uses I/O standard 2.5 V at 52" {  } { { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" { iTTLSerialRX } } } { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "iTTLSerialRX" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 89 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/" { { 0 { 0 ""} 0 75 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1489801482538 ""}  } {  } 0 169180 "Following %1!d! pins must use external clamping diodes." 0 0 "Fitter" 0 -1 1489801482538 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "oBusInterrupt 2.5 V 124 " "Pin oBusInterrupt uses I/O standard 2.5 V located at 124 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1489801482540 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "oBusMISO\[0\] 2.5 V 14 " "Pin oBusMISO\[0\] uses I/O standard 2.5 V located at 14 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1489801482540 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "oSPISelect\[3\] 2.5 V 123 " "Pin oSPISelect\[3\] uses I/O standard 2.5 V located at 123 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1489801482540 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "bBoardDebug5 2.5 V 135 " "Pin bBoardDebug5 uses I/O standard 2.5 V located at 135 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1489801482540 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "bPS2Data 2.5 V 140 " "Pin bPS2Data uses I/O standard 2.5 V located at 140 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1489801482540 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "bPS2Clock 2.5 V 141 " "Pin bPS2Clock uses I/O standard 2.5 V located at 141 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1489801482540 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "bGPIO0 2.5 V 120 " "Pin bGPIO0 uses I/O standard 2.5 V located at 120 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1489801482540 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "bGPIO1 2.5 V 127 " "Pin bGPIO1 uses I/O standard 2.5 V located at 127 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1489801482540 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "bGPIO2 2.5 V 131 " "Pin bGPIO2 uses I/O standard 2.5 V located at 131 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1489801482540 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "bGPIO3 2.5 V 132 " "Pin bGPIO3 uses I/O standard 2.5 V located at 132 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1489801482540 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "iBoardReset 2.5 V 130 " "Pin iBoardReset uses I/O standard 2.5 V located at 130 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1489801482540 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "iBusMOSI\[1\] 2.5 V 13 " "Pin iBusMOSI\[1\] uses I/O standard 2.5 V located at 13 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1489801482540 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "iBusMOSI\[2\] 2.5 V 12 " "Pin iBusMOSI\[2\] uses I/O standard 2.5 V located at 12 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1489801482540 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "iBusMOSI\[3\] 2.5 V 11 " "Pin iBusMOSI\[3\] uses I/O standard 2.5 V located at 11 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1489801482540 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "iBusMOSI\[4\] 2.5 V 10 " "Pin iBusMOSI\[4\] uses I/O standard 2.5 V located at 10 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1489801482540 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "iBusMOSI\[5\] 2.5 V 8 " "Pin iBusMOSI\[5\] uses I/O standard 2.5 V located at 8 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1489801482540 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "iBusMOSI\[6\] 2.5 V 7 " "Pin iBusMOSI\[6\] uses I/O standard 2.5 V located at 7 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1489801482540 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "iBusMOSI\[7\] 2.5 V 6 " "Pin iBusMOSI\[7\] uses I/O standard 2.5 V located at 6 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1489801482540 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "8 " "Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bBoardDebug0 a permanently disabled " "Pin bBoardDebug0 has a permanently disabled output enable" {  } { { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" { bBoardDebug0 } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/" { { 0 { 0 ""} 0 61 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1489801482540 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bBoardDebug1 a permanently disabled " "Pin bBoardDebug1 has a permanently disabled output enable" {  } { { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" { bBoardDebug1 } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/" { { 0 { 0 ""} 0 62 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1489801482540 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bBoardDebug2 a permanently disabled " "Pin bBoardDebug2 has a permanently disabled output enable" {  } { { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" { bBoardDebug2 } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/" { { 0 { 0 ""} 0 63 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1489801482540 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bBoardDebug3 a permanently disabled " "Pin bBoardDebug3 has a permanently disabled output enable" {  } { { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" { bBoardDebug3 } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/" { { 0 { 0 ""} 0 64 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1489801482540 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bBoardDebug4 a permanently disabled " "Pin bBoardDebug4 has a permanently disabled output enable" {  } { { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" { bBoardDebug4 } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/" { { 0 { 0 ""} 0 65 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1489801482540 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bBoardDebug5 a permanently disabled " "Pin bBoardDebug5 has a permanently disabled output enable" {  } { { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" { bBoardDebug5 } } } { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bBoardDebug5" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/" { { 0 { 0 ""} 0 66 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1489801482540 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bPS2Data a permanently disabled " "Pin bPS2Data has a permanently disabled output enable" {  } { { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" { bPS2Data } } } { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bPS2Data" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 107 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/" { { 0 { 0 ""} 0 104 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1489801482540 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bPS2Clock a permanently disabled " "Pin bPS2Clock has a permanently disabled output enable" {  } { { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" { bPS2Clock } } } { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bPS2Clock" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 107 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/" { { 0 { 0 ""} 0 105 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1489801482540 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1489801482540 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "5 " "Following 5 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "bBoardDebug0 VCC " "Pin bBoardDebug0 has VCC driving its datain port" {  } { { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" { bBoardDebug0 } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/" { { 0 { 0 ""} 0 61 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1489801482540 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "bBoardDebug1 VCC " "Pin bBoardDebug1 has VCC driving its datain port" {  } { { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" { bBoardDebug1 } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/" { { 0 { 0 ""} 0 62 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1489801482540 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "bBoardDebug2 VCC " "Pin bBoardDebug2 has VCC driving its datain port" {  } { { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" { bBoardDebug2 } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/" { { 0 { 0 ""} 0 63 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1489801482540 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "bBoardDebug3 VCC " "Pin bBoardDebug3 has VCC driving its datain port" {  } { { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" { bBoardDebug3 } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/" { { 0 { 0 ""} 0 64 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1489801482540 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "bBoardDebug4 VCC " "Pin bBoardDebug4 has VCC driving its datain port" {  } { { "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/16.0/quartus/linux64/pin_planner.ppl" { bBoardDebug4 } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/" { { 0 { 0 ""} 0 65 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1489801482540 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1489801482540 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 25 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 25 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1249 " "Peak virtual memory: 1249 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1489801482606 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar 17 21:44:42 2017 " "Processing ended: Fri Mar 17 21:44:42 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1489801482606 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1489801482606 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1489801482606 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1489801482606 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 162 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 162 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1489801485142 ""}
