#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_012DB520 .scope module, "data_path" "data_path" 2 263;
 .timescale 0 0;
v01331FD0_0 .net "A", 15 0, v01331128_0; 1 drivers
v01332028_0 .net "B", 15 0, v01331180_0; 1 drivers
v01333138_0 .net "C", 15 0, v013310D0_0; 1 drivers
v013331E8_0 .net *"_s11", 1 0, L_013339B0; 1 drivers
v01333240_0 .net *"_s8", 1 0, C4<11>; 1 drivers
v01333298_0 .net "alu", 15 0, L_01334248; 1 drivers
v01332F28_0 .net "alu_A", 15 0, L_01333D78; 1 drivers
v01332F80_0 .net "alu_B", 15 0, v013306D8_0; 1 drivers
v013332F0_0 .net "alu_op", 1 0, C4<zz>; 0 drivers
v013333A0_0 .net "alu_out", 15 0, v012FB420_0; 1 drivers
v01333348_0 .net "alu_srcA", 0 0, C4<z>; 0 drivers
v01333190_0 .net "alu_srcB", 2 0, C4<zzz>; 0 drivers
v01332FD8_0 .net "clk", 0 0, C4<z>; 0 drivers
v01333088_0 .net "eqb", 0 0, C4<z>; 0 drivers
v01333030_0 .net "instr_in", 15 0, C4<zzzzzzzzzzzzzzzz>; 0 drivers
v013330E0_0 .net "instr_wr", 0 0, C4<z>; 0 drivers
v013326E8_0 .net "ir", 15 0, v01331630_0; 1 drivers
v01332B08_0 .net "mdr", 15 0, v012FB108_0; 1 drivers
v01332AB0_0 .net "mem_to_reg", 0 0, C4<z>; 0 drivers
v01332B60_0 .net "memr", 0 0, C4<z>; 0 drivers
v01332480_0 .net "memw", 0 0, C4<z>; 0 drivers
v01332CC0_0 .net "output_cont", 0 0, C4<z>; 0 drivers
v01332950_0 .net "pc", 15 0, v013322E8_0; 1 drivers
v01332D70_0 .net "pc_in", 15 0, L_01336018; 1 drivers
v013324D8_0 .net "pc_src", 0 0, C4<z>; 0 drivers
v01332D18_0 .net "pc_wr", 0 0, C4<z>; 0 drivers
v01332BB8_0 .net "pc_wr1", 0 0, L_012DDE70; 1 drivers
v01332428_0 .net "read3", 0 0, C4<z>; 0 drivers
v01332DC8_0 .net "regA", 1 0, C4<zz>; 0 drivers
v01332E20_0 .net "regB", 0 0, C4<z>; 0 drivers
v01332530_0 .net "reg_dst", 0 0, C4<z>; 0 drivers
v013328A0_0 .net "reg_wr", 0 0, C4<z>; 0 drivers
v01332740_0 .net "rn1", 3 0, L_01333AB8; 1 drivers
v013329A8_0 .net "rn2", 3 0, L_01333958; 1 drivers
v01332E78_0 .net "rn3", 3 0, L_013336F0; 1 drivers
v01332C10_0 .net "sh_op", 1 0, L_013364E8; 1 drivers
v01332C68_0 .net "shifter", 15 0, C4<zzzzzzzzzzzzzzzz>; 0 drivers
RS_012FDBCC .resolv tri, L_01333C18, L_01336388, C4<zzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzz>;
v01332ED0_0 .net8 "wd", 15 0, RS_012FDBCC; 2 drivers
v013327F0_0 .net "wr", 3 0, L_01333A08; 1 drivers
v01332588_0 .net "zf", 0 0, L_01335758; 1 drivers
L_013336F0 .part v01331630_0, 8, 4;
L_01333ED8 .part v01331630_0, 4, 4;
L_01333BC0 .part v01331630_0, 8, 4;
L_01333B10 .part v01331630_0, 0, 4;
L_013339B0 .part v01331630_0, 10, 2;
L_01333538 .concat [ 2 2 0 0], L_013339B0, C4<11>;
L_01333590 .part v01331630_0, 8, 4;
L_013334E0 .part v01331630_0, 0, 12;
L_01336648 .part v01331630_0, 12, 4;
L_013361D0 .part v01331630_0, 0, 4;
S_012DCA60 .scope module, "U0" "pc_wr_control" 2 307, 2 252, S_012DB520;
 .timescale 0 0;
L_012DDFF8 .functor XOR 1, C4<z>, L_01335758, C4<0>, C4<0>;
L_012DDD90 .functor AND 1, C4<z>, L_012DDFF8, C4<1>, C4<1>;
L_012DDE70 .functor OR 1, C4<z>, L_012DDD90, C4<0>, C4<0>;
v01332398_0 .net *"_s0", 0 0, L_012DDFF8; 1 drivers
v01332238_0 .net *"_s2", 0 0, L_012DDD90; 1 drivers
v013320D8_0 .alias "eqb", 0 0, v01333088_0;
v01332188_0 .alias "pc_src", 0 0, v013324D8_0;
v013321E0_0 .alias "pc_wr", 0 0, v01332D18_0;
v01331F20_0 .alias "pc_wr1", 0 0, v01332BB8_0;
v01332340_0 .alias "zf", 0 0, v01332588_0;
S_012DC840 .scope module, "U1" "instruct_mem" 2 309, 2 1, S_012DB520;
 .timescale 0 0;
v01331420_0 .net "address", 14 0, L_01333748; 1 drivers
v01331D10_0 .alias "clk", 0 0, v01332FD8_0;
v01331478_0 .alias "instr_in", 15 0, v01333030_0;
v013315D8_0 .alias "instr_wr", 0 0, v013330E0_0;
v01331630_0 .var "ir", 15 0;
v01332290 .array "mem_even", 32767 0, 7 0;
v01332080 .array "mem_odd", 32767 0, 7 0;
v013322E8_0 .var "pc", 15 0;
v01332130_0 .alias "pc_in", 15 0, v01332D70_0;
v01331F78_0 .alias "pc_wr1", 0 0, v01332BB8_0;
L_01333748 .part v013322E8_0, 1, 15;
S_012DCE18 .scope module, "U2" "mux_reg_A" 2 318, 2 60, S_012DB520;
 .timescale 0 0;
v01331898_0 .net *"_s1", 0 0, L_013337A0; 1 drivers
v01331528_0 .net *"_s10", 3 0, L_01333B68; 1 drivers
v01331BB0_0 .net *"_s12", 3 0, C4<zzzz>; 0 drivers
v013317E8_0 .net *"_s14", 3 0, L_01333CC8; 1 drivers
v01331DC0_0 .net *"_s17", 0 0, L_013337F8; 1 drivers
v01331E70_0 .net *"_s18", 3 0, L_01333900; 1 drivers
v01331580_0 .net *"_s3", 0 0, L_01333850; 1 drivers
v01331A50_0 .net *"_s5", 0 0, L_01333C70; 1 drivers
v01331EC8_0 .net *"_s6", 1 0, C4<10>; 1 drivers
v01331840_0 .net *"_s9", 1 0, L_013335E8; 1 drivers
v01331C08_0 .net "ir11_8", 3 0, L_01333BC0; 1 drivers
v01331738_0 .net "ir7_4", 3 0, L_01333ED8; 1 drivers
v01331CB8_0 .alias "regA", 1 0, v01332DC8_0;
v01331B58_0 .alias "rn1", 3 0, v01332740_0;
L_013337A0 .part C4<zz>, 1, 1;
L_01333850 .part C4<zz>, 0, 1;
L_01333C70 .reduce/nor L_01333850;
L_013335E8 .part L_01333BC0, 0, 2;
L_01333B68 .concat [ 2 2 0 0], L_013335E8, C4<10>;
L_01333CC8 .functor MUXZ 4, C4<zzzz>, L_01333B68, L_01333C70, C4<>;
L_013337F8 .part C4<zz>, 0, 1;
L_01333900 .functor MUXZ 4, L_01333ED8, L_01333BC0, L_013337F8, C4<>;
L_01333AB8 .functor MUXZ 4, L_01333900, L_01333CC8, L_013337A0, C4<>;
S_012DBC08 .scope module, "U3" "mux_reg_B" 2 320, 2 71, S_012DB520;
 .timescale 0 0;
v01331948_0 .net "in0", 3 0, L_01333B10; 1 drivers
v01331790_0 .net "in1", 3 0, L_01333538; 1 drivers
v01331B00_0 .alias "regB", 0 0, v01332E20_0;
v013319A0_0 .alias "rn2", 3 0, v013329A8_0;
L_01333958 .functor MUXZ 4, L_01333B10, L_01333538, C4<z>, C4<>;
S_012DBB80 .scope module, "U4" "mux_reg_dst" 2 322, 2 82, S_012DB520;
 .timescale 0 0;
v01331C60_0 .net *"_s0", 1 0, C4<11>; 1 drivers
v013316E0_0 .net *"_s3", 1 0, L_01333DD0; 1 drivers
v01331AA8_0 .net *"_s4", 3 0, L_01333430; 1 drivers
v013318F0_0 .net "ir11_8", 3 0, L_01333590; 1 drivers
v013314D0_0 .alias "reg_dst", 0 0, v01332530_0;
v013319F8_0 .alias "wr", 3 0, v013327F0_0;
L_01333DD0 .part L_01333590, 2, 2;
L_01333430 .concat [ 2 2 0 0], L_01333DD0, C4<11>;
L_01333A08 .functor MUXZ 4, L_01333590, L_01333430, C4<z>, C4<>;
S_012DBAF8 .scope module, "U5" "mux_mem_to_reg" 2 324, 2 242, S_012DB520;
 .timescale 0 0;
v013312E0_0 .alias "alu_out", 15 0, v013333A0_0;
v01331688_0 .alias "mdr", 15 0, v01332B08_0;
v01331D68_0 .net "mem_to_reg", 0 0, C4<z>; 0 drivers
v01331E18_0 .alias "wd", 15 0, v01332ED0_0;
L_01333C18 .functor MUXZ 16, v012FB420_0, v012FB108_0, C4<z>, C4<>;
S_012DBA70 .scope module, "U6" "reg_file" 2 326, 2 92, S_012DB520;
 .timescale 0 0;
v01331128_0 .var "A", 15 0;
v01331180_0 .var "B", 15 0;
v013310D0_0 .var "C", 15 0;
v01330F70_0 .alias "clk", 0 0, v01332FD8_0;
v013311D8_0 .alias "read3", 0 0, v01332428_0;
v01331338_0 .alias "reg_wr", 0 0, v013328A0_0;
v01330FC8 .array "register_file", 15 0, 15 0;
v01331390_0 .alias "rn1", 3 0, v01332740_0;
v01331020_0 .alias "rn2", 3 0, v013329A8_0;
v01331230_0 .alias "rn3", 3 0, v01332E78_0;
v01331078_0 .alias "wd", 15 0, v01332ED0_0;
v01331288_0 .alias "wr", 3 0, v013327F0_0;
S_012DB960 .scope module, "U8" "mux_alu_A" 2 338, 2 134, S_012DB520;
 .timescale 0 0;
v013305D0_0 .alias "A", 15 0, v01331FD0_0;
v013307E0_0 .alias "alu_A", 15 0, v01332F28_0;
v01330E68_0 .alias "alu_srcA", 0 0, v01333348_0;
v01330F18_0 .alias "pc", 15 0, v01332950_0;
L_01333D78 .functor MUXZ 16, v013322E8_0, v01331128_0, C4<z>, C4<>;
S_012DBFC0 .scope module, "U9" "mux_alu_B" 2 340, 2 145, S_012DB520;
 .timescale 0 0;
v01330470_0 .alias "B", 15 0, v01332028_0;
v01330C00_0 .alias "alu_B", 15 0, v01332F80_0;
v013306D8_0 .var "alu_B1", 15 0;
v01330DB8_0 .alias "alu_srcB", 2 0, v01333190_0;
v01330730_0 .net "ir11_0", 11 0, L_013334E0; 1 drivers
v01330E10_0 .net "ir_sign_ext", 15 0, L_01333E80; 1 drivers
E_012F7FF0 .event edge, v01330DB8_0, v012FAE48_0, v01330578_0, v01330730_0;
L_01333488 .part L_013334E0, 0, 8;
S_012DBF38 .scope module, "U0" "sign_ext_8to16" 2 156, 2 127, S_012DBFC0;
 .timescale 0 0;
v01330BA8_0 .net *"_s1", 0 0, L_01333A60; 1 drivers
v01330680_0 .net *"_s2", 7 0, L_01333E28; 1 drivers
v01330520_0 .net "in", 7 0, L_01333488; 1 drivers
v01330578_0 .alias "out", 15 0, v01330E10_0;
L_01333A60 .part L_01333488, 7, 1;
LS_01333E28_0_0 .concat [ 1 1 1 1], L_01333A60, L_01333A60, L_01333A60, L_01333A60;
LS_01333E28_0_4 .concat [ 1 1 1 1], L_01333A60, L_01333A60, L_01333A60, L_01333A60;
L_01333E28 .concat [ 4 4 0 0], LS_01333E28_0_0, LS_01333E28_0_4;
L_01333E80 .concat [ 8 8 0 0], L_01333488, L_01333E28;
S_012DB7C8 .scope module, "U10" "ALU" 2 342, 2 361, S_012DB520;
 .timescale 0 0;
L_01334B00 .functor NOT 1, L_01333640, C4<0>, C4<0>, C4<0>;
L_01334828 .functor AND 1, L_01334B00, L_01334140, C4<1>, C4<1>;
L_013345C0 .functor NOT 1, L_01333F30, C4<0>, C4<0>, C4<0>;
L_013347F0 .functor AND 1, L_013345C0, L_01333F88, C4<1>, C4<1>;
L_01334438 .functor NOT 1, L_013343A8, C4<0>, C4<0>, C4<0>;
L_01334550 .functor AND 1, L_013347F0, L_01334438, C4<1>, C4<1>;
L_01334B38 .functor OR 1, L_01334828, L_01334550, C4<0>, C4<0>;
L_013359C0 .functor XOR 16, L_013340E8, L_013342F8, C4<0000000000000000>, C4<0000000000000000>;
L_013359F8 .functor AND 16, L_01333D78, v013306D8_0, C4<1111111111111111>, C4<1111111111111111>;
L_01335678 .functor NOT 16, L_013359F8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_013356B0 .functor OR 16, L_01333D78, v013306D8_0, C4<0000000000000000>, C4<0000000000000000>;
L_01335758 .functor NOT 1, L_01335D00, C4<0>, C4<0>, C4<0>;
v012FBB00_0 .net *"_s1", 0 0, L_01333640; 1 drivers
v012FBA50_0 .net *"_s10", 0 0, L_013345C0; 1 drivers
v012FB8F0_0 .net *"_s13", 0 0, L_01333F88; 1 drivers
v012FB688_0 .net *"_s14", 0 0, L_013347F0; 1 drivers
v012FB9F8_0 .net *"_s17", 0 0, L_013343A8; 1 drivers
v012FB6E0_0 .net *"_s18", 0 0, L_01334438; 1 drivers
v012FB7E8_0 .net *"_s2", 0 0, L_01334B00; 1 drivers
v012FB738_0 .net *"_s20", 0 0, L_01334550; 1 drivers
v012FB790_0 .net *"_s24", 14 0, L_01334090; 1 drivers
v012FB840_0 .net *"_s26", 14 0, L_01333FE0; 1 drivers
v012FB948_0 .net *"_s28", 15 0, L_013340E8; 1 drivers
v012FB898_0 .net *"_s31", 0 0, C4<0>; 1 drivers
v012FBAA8_0 .net *"_s32", 14 0, C4<000000000000000>; 1 drivers
v012FB9A0_0 .net *"_s34", 15 0, L_01334038; 1 drivers
v013304C8_0 .net *"_s36", 15 0, L_013342F8; 1 drivers
v01330940_0 .net *"_s42", 15 0, L_013359F8; 1 drivers
v01330890_0 .net *"_s49", 0 0, L_01334350; 1 drivers
v01330998_0 .net *"_s5", 0 0, L_01334140; 1 drivers
v01330788_0 .net *"_s51", 0 0, L_013342A0; 1 drivers
v01330CB0_0 .net *"_s52", 15 0, L_01334198; 1 drivers
v013309F0_0 .net *"_s57", 0 0, L_01335D00; 1 drivers
v01330838_0 .net *"_s6", 0 0, L_01334828; 1 drivers
v01330C58_0 .net *"_s9", 0 0, L_01333F30; 1 drivers
v01330418_0 .alias "alu", 15 0, v01333298_0;
v013308E8_0 .alias "alu_A", 15 0, v01332F28_0;
v01330D08_0 .alias "alu_B", 15 0, v01332F80_0;
v01330AF8_0 .net "alu_B2", 15 0, L_013359C0; 1 drivers
v01330EC0_0 .net "alu_addsub", 15 0, L_013341F0; 1 drivers
v01330A48_0 .net "alu_nand", 15 0, L_01335678; 1 drivers
v01330D60_0 .alias "alu_op", 1 0, v013332F0_0;
v01330AA0_0 .net "alu_or", 15 0, L_013356B0; 1 drivers
v01330628_0 .net "sign_B", 0 0, L_01334B38; 1 drivers
v01330B50_0 .alias "zf", 0 0, v01332588_0;
L_01333640 .reduce/or C4<zz>;
L_01334140 .part v013306D8_0, 15, 1;
L_01333F30 .part C4<zz>, 1, 1;
L_01333F88 .part C4<zz>, 0, 1;
L_013343A8 .part v013306D8_0, 15, 1;
LS_01334090_0_0 .concat [ 1 1 1 1], L_01334B38, L_01334B38, L_01334B38, L_01334B38;
LS_01334090_0_4 .concat [ 1 1 1 1], L_01334B38, L_01334B38, L_01334B38, L_01334B38;
LS_01334090_0_8 .concat [ 1 1 1 1], L_01334B38, L_01334B38, L_01334B38, L_01334B38;
LS_01334090_0_12 .concat [ 1 1 1 0], L_01334B38, L_01334B38, L_01334B38;
L_01334090 .concat [ 4 4 4 3], LS_01334090_0_0, LS_01334090_0_4, LS_01334090_0_8, LS_01334090_0_12;
L_01333FE0 .concat [ 15 0 0 0], L_01334090;
L_013340E8 .concat [ 15 1 0 0], L_01333FE0, C4<0>;
L_01334038 .concat [ 1 15 0 0], L_01334B38, C4<000000000000000>;
L_013342F8 .arith/sum 16, v013306D8_0, L_01334038;
L_013341F0 .arith/sum 16, L_01333D78, L_013359C0;
L_01334350 .part C4<zz>, 1, 1;
L_013342A0 .part C4<zz>, 0, 1;
L_01334198 .functor MUXZ 16, L_01335678, L_013356B0, L_013342A0, C4<>;
L_01334248 .functor MUXZ 16, L_013341F0, L_01334198, L_01334350, C4<>;
L_01335D00 .reduce/or L_01334248;
S_012DBEB0 .scope module, "U11" "shift_control" 2 344, 2 173, S_012DB520;
 .timescale 0 0;
L_01335870 .functor NOT 1, L_01335EB8, C4<0>, C4<0>, C4<0>;
v012FB528_0 .net *"_s1", 0 0, L_01335EB8; 1 drivers
v012FABE0_0 .net *"_s2", 0 0, L_01335870; 1 drivers
v012FB5D8_0 .net *"_s5", 1 0, L_01336178; 1 drivers
v012FB630_0 .net *"_s6", 1 0, C4<00>; 1 drivers
v012FAB88_0 .net "ffield", 3 0, L_013361D0; 1 drivers
v012FAC38_0 .net "opcode", 3 0, L_01336648; 1 drivers
v012FADF0_0 .alias "sh_op", 1 0, v01332C10_0;
L_01335EB8 .reduce/or L_01336648;
L_01336178 .part L_013361D0, 0, 2;
L_013364E8 .functor MUXZ 2, C4<00>, L_01336178, L_01335870, C4<>;
S_012DB410 .scope module, "U13" "mux_alu_out" 2 348, 2 182, S_012DB520;
 .timescale 0 0;
v012FAD40_0 .alias "alu", 15 0, v01333298_0;
v012FB420_0 .var "alu_out", 15 0;
v012FB478_0 .alias "clk", 0 0, v01332FD8_0;
v012FAD98_0 .net "out", 15 0, L_01336540; 1 drivers
v012FB580_0 .alias "output_cont", 0 0, v01332CC0_0;
v012FB4D0_0 .alias "shifter", 15 0, v01332C68_0;
L_01336540 .functor MUXZ 16, L_01334248, C4<zzzzzzzzzzzzzzzz>, C4<z>, C4<>;
S_012DBE28 .scope module, "U14" "mux_pc_src" 2 354, 2 200, S_012DB520;
 .timescale 0 0;
v012FB318_0 .alias "C", 15 0, v01333138_0;
v012FB1B8_0 .alias "alu", 15 0, v01333298_0;
v012FB210_0 .alias "pc_in", 15 0, v01332D70_0;
v012FB268_0 .alias "pc_src", 0 0, v013324D8_0;
L_01336018 .functor MUXZ 16, L_01334248, v013310D0_0, C4<z>, C4<>;
S_012DB9E8 .scope module, "U15" "data_mem" 2 356, 2 211, S_012DB520;
 .timescale 0 0;
v012FB0B0_0 .alias "addr", 15 0, v013333A0_0;
v012FB2C0_0 .net "address", 14 0, L_013366A0; 1 drivers
v012FAEF8_0 .alias "clk", 0 0, v01332FD8_0;
v012FAE48_0 .alias "data_in", 15 0, v01332028_0;
v012FB3C8_0 .alias "mdr", 15 0, v01332B08_0;
v012FAFA8 .array "mem_even", 32767 0, 7 0;
v012FB000 .array "mem_odd", 32767 0, 7 0;
v012FB058_0 .alias "memr", 0 0, v01332B60_0;
v012FAC90_0 .alias "memw", 0 0, v01332480_0;
v012FB108_0 .var "wd1", 15 0;
E_012F7DF0 .event posedge, v012FAEF8_0;
L_013366A0 .part v012FB420_0, 1, 15;
S_012DBDA0 .scope module, "U16" "mux_mem_to_reg" 2 358, 2 242, S_012DB520;
 .timescale 0 0;
v012FAEA0_0 .alias "alu_out", 15 0, v013333A0_0;
v012FACE8_0 .alias "mdr", 15 0, v01332B08_0;
v012FB370_0 .alias "mem_to_reg", 0 0, v01332AB0_0;
v012FAF50_0 .alias "wd", 15 0, v01332ED0_0;
L_01336388 .functor MUXZ 16, v012FB420_0, v012FB108_0, C4<z>, C4<>;
S_012DB5A8 .scope module, "testbench_mux_alu_out" "testbench_mux_alu_out" 3 1;
 .timescale 0 0;
v01332A00_0 .var "test_alu", 15 0;
v01332A58_0 .net "test_alu_out", 15 0, v01332638_0; 1 drivers
v013338A8_0 .var "test_clk", 0 0;
v01333D20_0 .var "test_output_cont", 0 0;
v01333698_0 .var "test_shifter", 15 0;
S_012DC378 .scope module, "uut" "mux_alu_out" 3 8, 2 182, S_012DB5A8;
 .timescale 0 0;
v013325E0_0 .net "alu", 15 0, v01332A00_0; 1 drivers
v01332638_0 .var "alu_out", 15 0;
v01332690_0 .net "clk", 0 0, v013338A8_0; 1 drivers
v01332798_0 .net "out", 15 0, L_01335F10; 1 drivers
v01332848_0 .net "output_cont", 0 0, v01333D20_0; 1 drivers
v013328F8_0 .net "shifter", 15 0, v01333698_0; 1 drivers
E_012F8090 .event posedge, v01332690_0;
L_01335F10 .functor MUXZ 16, v01332A00_0, v01333698_0, v01333D20_0, C4<>;
    .scope S_012DC840;
T_0 ;
    %wait E_012F7DF0;
    %load/v 8, v01331F78_0, 1;
    %jmp/0xz  T_0.0, 8;
    %load/v 8, v01332130_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v013322E8_0, 0, 8;
T_0.0 ;
    %load/v 8, v013315D8_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_0.2, 8;
    %ix/getv 3, v01331420_0;
    %load/av 8, v01332290, 8;
    %ix/getv 3, v01331420_0;
    %load/av 16, v01332080, 8;
    %ix/load 0, 16, 0;
    %assign/v0 v01331630_0, 0, 8;
    %jmp T_0.3;
T_0.2 ;
    %ix/load 0, 16, 0;
    %assign/v0 v01331630_0, 0, 3;
    %load/v 8, v01331478_0, 8; Only need 8 of 16 bits
; Save base=8 wid=8 in lookaside.
    %ix/getv 3, v01331420_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01332290, 0, 8;
t_0 ;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_0.4, 4;
    %load/x1p 8, v01331478_0, 8;
    %jmp T_0.5;
T_0.4 ;
    %mov 8, 2, 8;
T_0.5 ;
; Save base=8 wid=8 in lookaside.
    %ix/getv 3, v01331420_0;
    %jmp/1 t_1, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01332080, 0, 8;
t_1 ;
T_0.3 ;
    %jmp T_0;
    .thread T_0;
    .scope S_012DBA70;
T_1 ;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v01330FC8, 0, 16;
    %movi 8, 43981, 16;
   %ix/load 1, 0, 0;
   %ix/load 3, 2, 0;
   %set/av v01330FC8, 8, 16;
    %movi 8, 13689, 16;
   %ix/load 1, 0, 0;
   %ix/load 3, 4, 0;
   %set/av v01330FC8, 8, 16;
    %movi 8, 9320, 16;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v01330FC8, 8, 16;
    %end;
    .thread T_1;
    .scope S_012DBA70;
T_2 ;
    %wait E_012F7DF0;
    %ix/getv 3, v01331390_0;
    %load/av 8, v01330FC8, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v01331128_0, 0, 8;
    %ix/getv 3, v01331020_0;
    %load/av 8, v01330FC8, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v01331180_0, 0, 8;
    %load/v 8, v013311D8_0, 1;
    %jmp/0xz  T_2.0, 8;
    %ix/getv 3, v01331230_0;
    %load/av 8, v01330FC8, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v013310D0_0, 0, 8;
T_2.0 ;
    %load/v 8, v01331338_0, 1;
    %load/v 9, v01331288_0, 4;
    %or/r 9, 9, 4;
    %and 8, 9, 1;
    %jmp/0xz  T_2.2, 8;
    %load/v 8, v01331078_0, 16;
    %ix/getv 3, v01331288_0;
    %jmp/1 t_2, 4;
    %ix/load 0, 16, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01330FC8, 0, 8;
t_2 ;
T_2.2 ;
    %jmp T_2;
    .thread T_2;
    .scope S_012DBFC0;
T_3 ;
    %wait E_012F7FF0;
    %load/v 8, v01330DB8_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_3.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_3.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_3.2, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_3.3, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_3.4, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_3.5, 6;
    %ix/load 0, 16, 0;
    %assign/v0 v013306D8_0, 0, 3;
    %jmp T_3.7;
T_3.0 ;
    %movi 8, 2, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v013306D8_0, 0, 8;
    %jmp T_3.7;
T_3.1 ;
    %load/v 8, v01330470_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v013306D8_0, 0, 8;
    %jmp T_3.7;
T_3.2 ;
    %load/v 8, v01330E10_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v013306D8_0, 0, 8;
    %jmp T_3.7;
T_3.3 ;
    %load/v 8, v01330730_0, 8; Select 8 out of 12 bits
    %mov 16, 0, 8;
    %ix/load 0, 16, 0;
    %assign/v0 v013306D8_0, 0, 8;
    %jmp T_3.7;
T_3.4 ;
    %load/v 8, v01330E10_0, 16;
    %ix/load 0, 1, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v013306D8_0, 0, 8;
    %jmp T_3.7;
T_3.5 ;
    %load/v 8, v01330730_0, 12;
    %mov 20, 0, 4;
    %ix/load 0, 16, 0;
    %assign/v0 v013306D8_0, 0, 8;
    %jmp T_3.7;
T_3.7 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_012DB410;
T_4 ;
    %wait E_012F7DF0;
    %load/v 8, v012FAD98_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v012FB420_0, 0, 8;
    %jmp T_4;
    .thread T_4;
    .scope S_012DB9E8;
T_5 ;
    %wait E_012F7DF0;
    %load/v 8, v012FB058_0, 1;
    %load/v 9, v012FAC90_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.0, 8;
    %ix/getv 3, v012FB2C0_0;
    %load/av 8, v012FAFA8, 8;
    %ix/getv 3, v012FB2C0_0;
    %load/av 16, v012FB000, 8;
    %ix/load 0, 16, 0;
    %assign/v0 v012FB108_0, 0, 8;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v012FAC90_0, 1;
    %load/v 9, v012FB058_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.2, 8;
    %load/v 8, v012FAE48_0, 8; Only need 8 of 16 bits
; Save base=8 wid=8 in lookaside.
    %ix/getv 3, v012FB2C0_0;
    %jmp/1 t_3, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v012FAFA8, 0, 8;
t_3 ;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_5.4, 4;
    %load/x1p 8, v012FAE48_0, 8;
    %jmp T_5.5;
T_5.4 ;
    %mov 8, 2, 8;
T_5.5 ;
; Save base=8 wid=8 in lookaside.
    %ix/getv 3, v012FB2C0_0;
    %jmp/1 t_4, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v012FB000, 0, 8;
t_4 ;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_012DC378;
T_6 ;
    %wait E_012F8090;
    %load/v 8, v01332798_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v01332638_0, 0, 8;
    %jmp T_6;
    .thread T_6;
    .scope S_012DB5A8;
T_7 ;
    %movi 8, 4660, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v01332A00_0, 0, 8;
    %movi 8, 43981, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v01333698_0, 0, 8;
    %end;
    .thread T_7;
    .scope S_012DB5A8;
T_8 ;
    %ix/load 0, 1, 0;
    %assign/v0 v013338A8_0, 0, 0;
T_8.0 ;
    %delay 1, 0;
    %load/v 8, v013338A8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v013338A8_0, 0, 8;
    %jmp T_8.0;
    %end;
    .thread T_8;
    .scope S_012DB5A8;
T_9 ;
    %set/v v01333D20_0, 0, 1;
    %delay 4, 0;
    %set/v v01333D20_0, 1, 1;
    %end;
    .thread T_9;
    .scope S_012DB5A8;
T_10 ;
    %vpi_call 3 26 "$monitor", "Time =%3d,Clock =%b,Output_Cont = %b,Alu_out =%h", $time, v013338A8_0, v01333D20_0, v01332A58_0;
    %end;
    .thread T_10;
    .scope S_012DB5A8;
T_11 ;
    %delay 10, 0;
    %vpi_call 3 29 "$finish";
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "prep.v";
    "testbench_mux_alu_out.v";
