// Seed: 3239899120
`timescale 1 ps / 1ps
module module_0 (
    input logic id_0,
    input logic id_1,
    input id_2,
    input logic id_3,
    output logic id_4,
    output id_5,
    input id_6,
    output id_7,
    input id_8,
    output id_9,
    output logic id_10,
    output id_11,
    output id_12,
    output id_13,
    output id_14,
    input logic id_15,
    input id_16
);
  logic id_17;
  assign id_12   = 1'd0;
  assign id_7[1] = id_16;
  logic id_18;
endmodule
