Loading plugins phase: Elapsed time ==> 0s.609ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\EAGLE\My\Thermometr\Thermometr.cydsn\Thermometr.cyprj -d CY8C4245AXI-483 -s C:\EAGLE\My\Thermometr\Thermometr.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 5s.421ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.171ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Thermometr.v
Program  :   C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\EAGLE\My\Thermometr\Thermometr.cydsn\Thermometr.cyprj -dcpsoc3 Thermometr.v -verilog
======================================================================

======================================================================
Compiling:  Thermometr.v
Program  :   C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\EAGLE\My\Thermometr\Thermometr.cydsn\Thermometr.cyprj -dcpsoc3 Thermometr.v -verilog
======================================================================

======================================================================
Compiling:  Thermometr.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\EAGLE\My\Thermometr\Thermometr.cydsn\Thermometr.cyprj -dcpsoc3 -verilog Thermometr.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Mon Feb 08 20:05:23 2016


======================================================================
Compiling:  Thermometr.v
Program  :   vpp
Options  :    -yv2 -q10 Thermometr.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Mon Feb 08 20:05:23 2016

Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Thermometr.ctl'.
C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Thermometr.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\EAGLE\My\Thermometr\Thermometr.cydsn\Thermometr.cyprj -dcpsoc3 -verilog Thermometr.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Mon Feb 08 20:05:23 2016

Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\EAGLE\My\Thermometr\Thermometr.cydsn\codegentemp\Thermometr.ctl'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\EAGLE\My\Thermometr\Thermometr.cydsn\codegentemp\Thermometr.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  Thermometr.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\EAGLE\My\Thermometr\Thermometr.cydsn\Thermometr.cyprj -dcpsoc3 -verilog Thermometr.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Mon Feb 08 20:05:25 2016

Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\EAGLE\My\Thermometr\Thermometr.cydsn\codegentemp\Thermometr.ctl'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\EAGLE\My\Thermometr\Thermometr.cydsn\codegentemp\Thermometr.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\SCB_1:Net_1195\
	\SCB_1:Net_1257\
	\SCB_1:uncfg_rx_irq\
	\SCB_1:Net_1099\
	\SCB_1:Net_1258\
	\SCB_1:Net_547\
	\SCB_1:Net_891\
	\SCB_1:Net_1001\
	\SCB_1:Net_899\
	\SCB_2:Net_1257\
	\SCB_2:uncfg_rx_irq\
	\SCB_2:Net_1099\
	\SCB_2:Net_1258\
	\SCB_2:Net_547\
	\SCB_2:Net_891\
	\SCB_2:Net_1001\
	\SCB_2:Net_899\
	\LED_SEG_PWM:PWMUDB:km_run\
	\LED_SEG_PWM:PWMUDB:ctrl_cmpmode2_2\
	\LED_SEG_PWM:PWMUDB:ctrl_cmpmode2_1\
	\LED_SEG_PWM:PWMUDB:ctrl_cmpmode2_0\
	\LED_SEG_PWM:PWMUDB:ctrl_cmpmode1_2\
	\LED_SEG_PWM:PWMUDB:ctrl_cmpmode1_1\
	\LED_SEG_PWM:PWMUDB:ctrl_cmpmode1_0\
	\LED_SEG_PWM:PWMUDB:capt_rising\
	\LED_SEG_PWM:PWMUDB:capt_falling\
	\LED_SEG_PWM:PWMUDB:trig_rise\
	\LED_SEG_PWM:PWMUDB:trig_fall\
	\LED_SEG_PWM:PWMUDB:sc_kill\
	\LED_SEG_PWM:PWMUDB:min_kill\
	\LED_SEG_PWM:PWMUDB:db_tc\
	\LED_SEG_PWM:PWMUDB:dith_sel\
	Net_979
	Net_972
	\LED_SEG_PWM:PWMUDB:MODULE_1:b_31\
	\LED_SEG_PWM:PWMUDB:MODULE_1:b_30\
	\LED_SEG_PWM:PWMUDB:MODULE_1:b_29\
	\LED_SEG_PWM:PWMUDB:MODULE_1:b_28\
	\LED_SEG_PWM:PWMUDB:MODULE_1:b_27\
	\LED_SEG_PWM:PWMUDB:MODULE_1:b_26\
	\LED_SEG_PWM:PWMUDB:MODULE_1:b_25\
	\LED_SEG_PWM:PWMUDB:MODULE_1:b_24\
	\LED_SEG_PWM:PWMUDB:MODULE_1:b_23\
	\LED_SEG_PWM:PWMUDB:MODULE_1:b_22\
	\LED_SEG_PWM:PWMUDB:MODULE_1:b_21\
	\LED_SEG_PWM:PWMUDB:MODULE_1:b_20\
	\LED_SEG_PWM:PWMUDB:MODULE_1:b_19\
	\LED_SEG_PWM:PWMUDB:MODULE_1:b_18\
	\LED_SEG_PWM:PWMUDB:MODULE_1:b_17\
	\LED_SEG_PWM:PWMUDB:MODULE_1:b_16\
	\LED_SEG_PWM:PWMUDB:MODULE_1:b_15\
	\LED_SEG_PWM:PWMUDB:MODULE_1:b_14\
	\LED_SEG_PWM:PWMUDB:MODULE_1:b_13\
	\LED_SEG_PWM:PWMUDB:MODULE_1:b_12\
	\LED_SEG_PWM:PWMUDB:MODULE_1:b_11\
	\LED_SEG_PWM:PWMUDB:MODULE_1:b_10\
	\LED_SEG_PWM:PWMUDB:MODULE_1:b_9\
	\LED_SEG_PWM:PWMUDB:MODULE_1:b_8\
	\LED_SEG_PWM:PWMUDB:MODULE_1:b_7\
	\LED_SEG_PWM:PWMUDB:MODULE_1:b_6\
	\LED_SEG_PWM:PWMUDB:MODULE_1:b_5\
	\LED_SEG_PWM:PWMUDB:MODULE_1:b_4\
	\LED_SEG_PWM:PWMUDB:MODULE_1:b_3\
	\LED_SEG_PWM:PWMUDB:MODULE_1:b_2\
	\LED_SEG_PWM:PWMUDB:MODULE_1:b_1\
	\LED_SEG_PWM:PWMUDB:MODULE_1:b_0\
	\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:a_31\
	\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:a_30\
	\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:a_29\
	\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:a_28\
	\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:a_27\
	\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:a_26\
	\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:a_25\
	\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:a_24\
	\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:b_31\
	\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:b_30\
	\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:b_29\
	\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:b_28\
	\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:b_27\
	\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:b_26\
	\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:b_25\
	\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:b_24\
	\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:b_23\
	\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:b_22\
	\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:b_21\
	\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:b_20\
	\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:b_19\
	\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:b_18\
	\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:b_17\
	\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:b_16\
	\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:b_15\
	\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:b_14\
	\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:b_13\
	\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:b_12\
	\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:b_11\
	\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:b_10\
	\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:b_9\
	\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:b_8\
	\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:b_7\
	\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:b_6\
	\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:b_5\
	\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:b_4\
	\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:b_3\
	\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:b_2\
	\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:b_1\
	\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:b_0\
	\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:s_31\
	\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:s_30\
	\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:s_29\
	\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:s_28\
	\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:s_27\
	\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:s_26\
	\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:s_25\
	\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:s_24\
	\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:s_23\
	\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:s_22\
	\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:s_21\
	\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:s_20\
	\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:s_19\
	\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:s_18\
	\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:s_17\
	\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:s_16\
	\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:s_15\
	\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:s_14\
	\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:s_13\
	\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:s_12\
	\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:s_11\
	\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:s_10\
	\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:s_9\
	\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:s_8\
	\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:s_7\
	\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:s_6\
	\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:s_5\
	\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:s_4\
	\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:s_3\
	\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:s_2\
	\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	\LED_SEG_PWM:Net_139\
	\LED_SEG_PWM:Net_138\
	\LED_SEG_PWM:Net_183\
	\LED_SEG_PWM:Net_181\
	\PWM_Mux_Reg:control_bus_7\
	\PWM_Mux_Reg:control_bus_6\
	\PWM_Mux_Reg:control_bus_5\
	\PWM_Mux_Reg:control_bus_4\
	\PWM_Mux_Reg:control_bus_3\
	\PWM_Mux_Reg:control_bus_2\

    Synthesized names
	\LED_SEG_PWM:PWMUDB:add_vi_vv_MODGEN_1_31\
	\LED_SEG_PWM:PWMUDB:add_vi_vv_MODGEN_1_30\
	\LED_SEG_PWM:PWMUDB:add_vi_vv_MODGEN_1_29\
	\LED_SEG_PWM:PWMUDB:add_vi_vv_MODGEN_1_28\
	\LED_SEG_PWM:PWMUDB:add_vi_vv_MODGEN_1_27\
	\LED_SEG_PWM:PWMUDB:add_vi_vv_MODGEN_1_26\
	\LED_SEG_PWM:PWMUDB:add_vi_vv_MODGEN_1_25\
	\LED_SEG_PWM:PWMUDB:add_vi_vv_MODGEN_1_24\
	\LED_SEG_PWM:PWMUDB:add_vi_vv_MODGEN_1_23\
	\LED_SEG_PWM:PWMUDB:add_vi_vv_MODGEN_1_22\
	\LED_SEG_PWM:PWMUDB:add_vi_vv_MODGEN_1_21\
	\LED_SEG_PWM:PWMUDB:add_vi_vv_MODGEN_1_20\
	\LED_SEG_PWM:PWMUDB:add_vi_vv_MODGEN_1_19\
	\LED_SEG_PWM:PWMUDB:add_vi_vv_MODGEN_1_18\
	\LED_SEG_PWM:PWMUDB:add_vi_vv_MODGEN_1_17\
	\LED_SEG_PWM:PWMUDB:add_vi_vv_MODGEN_1_16\
	\LED_SEG_PWM:PWMUDB:add_vi_vv_MODGEN_1_15\
	\LED_SEG_PWM:PWMUDB:add_vi_vv_MODGEN_1_14\
	\LED_SEG_PWM:PWMUDB:add_vi_vv_MODGEN_1_13\
	\LED_SEG_PWM:PWMUDB:add_vi_vv_MODGEN_1_12\
	\LED_SEG_PWM:PWMUDB:add_vi_vv_MODGEN_1_11\
	\LED_SEG_PWM:PWMUDB:add_vi_vv_MODGEN_1_10\
	\LED_SEG_PWM:PWMUDB:add_vi_vv_MODGEN_1_9\
	\LED_SEG_PWM:PWMUDB:add_vi_vv_MODGEN_1_8\
	\LED_SEG_PWM:PWMUDB:add_vi_vv_MODGEN_1_7\
	\LED_SEG_PWM:PWMUDB:add_vi_vv_MODGEN_1_6\
	\LED_SEG_PWM:PWMUDB:add_vi_vv_MODGEN_1_5\
	\LED_SEG_PWM:PWMUDB:add_vi_vv_MODGEN_1_4\
	\LED_SEG_PWM:PWMUDB:add_vi_vv_MODGEN_1_3\
	\LED_SEG_PWM:PWMUDB:add_vi_vv_MODGEN_1_2\

Deleted 153 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \SCB_1:Net_452\ to \SCB_1:Net_459\
Aliasing \SCB_1:Net_1194\ to \SCB_1:Net_459\
Aliasing \SCB_1:Net_1196\ to \SCB_1:Net_459\
Aliasing zero to \SCB_1:Net_459\
Aliasing one to \SCB_1:tmpOE__ss1_m_net_0\
Aliasing \SCB_1:tmpOE__sclk_m_net_0\ to \SCB_1:tmpOE__ss1_m_net_0\
Aliasing \SCB_1:tmpOE__miso_m_net_0\ to \SCB_1:tmpOE__ss1_m_net_0\
Aliasing \SCB_1:tmpOE__mosi_m_net_0\ to \SCB_1:tmpOE__ss1_m_net_0\
Aliasing \SCB_1:tmpOE__ss0_m_net_0\ to \SCB_1:tmpOE__ss1_m_net_0\
Aliasing \SCB_1:Net_747\ to \SCB_1:Net_459\
Aliasing \SCB_2:Net_459\ to \SCB_1:Net_459\
Aliasing \SCB_2:Net_452\ to \SCB_1:Net_459\
Aliasing \SCB_2:Net_1194\ to \SCB_1:Net_459\
Aliasing \SCB_2:Net_1195\ to \SCB_1:Net_459\
Aliasing \SCB_2:Net_1196\ to \SCB_1:Net_459\
Aliasing \SCB_2:tmpOE__sda_net_0\ to \SCB_1:tmpOE__ss1_m_net_0\
Aliasing \SCB_2:tmpOE__scl_net_0\ to \SCB_1:tmpOE__ss1_m_net_0\
Aliasing \SCB_2:Net_747\ to \SCB_1:Net_459\
Aliasing \LED_SEG_PWM:Net_180\ to \SCB_1:Net_459\
Aliasing \LED_SEG_PWM:PWMUDB:hwCapture\ to \SCB_1:Net_459\
Aliasing \LED_SEG_PWM:Net_178\ to \SCB_1:Net_459\
Aliasing \LED_SEG_PWM:PWMUDB:trig_out\ to \SCB_1:tmpOE__ss1_m_net_0\
Aliasing \LED_SEG_PWM:Net_186\ to \SCB_1:Net_459\
Aliasing \LED_SEG_PWM:PWMUDB:runmode_enable\\S\ to \SCB_1:Net_459\
Aliasing \LED_SEG_PWM:Net_179\ to \SCB_1:tmpOE__ss1_m_net_0\
Aliasing \LED_SEG_PWM:PWMUDB:ltch_kill_reg\\R\ to \LED_SEG_PWM:PWMUDB:runmode_enable\\R\
Aliasing \LED_SEG_PWM:PWMUDB:ltch_kill_reg\\S\ to \SCB_1:Net_459\
Aliasing \LED_SEG_PWM:PWMUDB:km_tc\ to \SCB_1:Net_459\
Aliasing \LED_SEG_PWM:PWMUDB:min_kill_reg\\R\ to \LED_SEG_PWM:PWMUDB:runmode_enable\\R\
Aliasing \LED_SEG_PWM:PWMUDB:min_kill_reg\\S\ to \SCB_1:Net_459\
Aliasing \LED_SEG_PWM:PWMUDB:final_kill\ to \SCB_1:tmpOE__ss1_m_net_0\
Aliasing \LED_SEG_PWM:PWMUDB:dith_count_1\\R\ to \LED_SEG_PWM:PWMUDB:runmode_enable\\R\
Aliasing \LED_SEG_PWM:PWMUDB:dith_count_1\\S\ to \SCB_1:Net_459\
Aliasing \LED_SEG_PWM:PWMUDB:dith_count_0\\R\ to \LED_SEG_PWM:PWMUDB:runmode_enable\\R\
Aliasing \LED_SEG_PWM:PWMUDB:dith_count_0\\S\ to \SCB_1:Net_459\
Aliasing \LED_SEG_PWM:PWMUDB:status_6\ to \SCB_1:Net_459\
Aliasing \LED_SEG_PWM:PWMUDB:status_4\ to \SCB_1:Net_459\
Aliasing \LED_SEG_PWM:PWMUDB:cmp1_status_reg\\R\ to \LED_SEG_PWM:PWMUDB:runmode_enable\\R\
Aliasing \LED_SEG_PWM:PWMUDB:cmp1_status_reg\\S\ to \SCB_1:Net_459\
Aliasing \LED_SEG_PWM:PWMUDB:cmp2_status_reg\\R\ to \LED_SEG_PWM:PWMUDB:runmode_enable\\R\
Aliasing \LED_SEG_PWM:PWMUDB:cmp2_status_reg\\S\ to \SCB_1:Net_459\
Aliasing \LED_SEG_PWM:PWMUDB:final_kill_reg\\R\ to \LED_SEG_PWM:PWMUDB:runmode_enable\\R\
Aliasing \LED_SEG_PWM:PWMUDB:final_kill_reg\\S\ to \SCB_1:Net_459\
Aliasing \LED_SEG_PWM:PWMUDB:cs_addr_0\ to \LED_SEG_PWM:PWMUDB:runmode_enable\\R\
Aliasing \LED_SEG_PWM:PWMUDB:pwm_temp\ to \SCB_1:Net_459\
Aliasing \LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:a_23\ to \SCB_1:Net_459\
Aliasing \LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:a_22\ to \SCB_1:Net_459\
Aliasing \LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:a_21\ to \SCB_1:Net_459\
Aliasing \LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:a_20\ to \SCB_1:Net_459\
Aliasing \LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:a_19\ to \SCB_1:Net_459\
Aliasing \LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:a_18\ to \SCB_1:Net_459\
Aliasing \LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:a_17\ to \SCB_1:Net_459\
Aliasing \LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:a_16\ to \SCB_1:Net_459\
Aliasing \LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:a_15\ to \SCB_1:Net_459\
Aliasing \LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:a_14\ to \SCB_1:Net_459\
Aliasing \LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:a_13\ to \SCB_1:Net_459\
Aliasing \LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:a_12\ to \SCB_1:Net_459\
Aliasing \LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:a_11\ to \SCB_1:Net_459\
Aliasing \LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:a_10\ to \SCB_1:Net_459\
Aliasing \LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:a_9\ to \SCB_1:Net_459\
Aliasing \LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:a_8\ to \SCB_1:Net_459\
Aliasing \LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:a_7\ to \SCB_1:Net_459\
Aliasing \LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:a_6\ to \SCB_1:Net_459\
Aliasing \LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:a_5\ to \SCB_1:Net_459\
Aliasing \LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:a_4\ to \SCB_1:Net_459\
Aliasing \LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:a_3\ to \SCB_1:Net_459\
Aliasing \LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:a_2\ to \SCB_1:Net_459\
Aliasing \LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to \SCB_1:tmpOE__ss1_m_net_0\
Aliasing tmpOE__Seg_1_net_0 to \SCB_1:tmpOE__ss1_m_net_0\
Aliasing tmpOE__Seg_2_net_0 to \SCB_1:tmpOE__ss1_m_net_0\
Aliasing tmpOE__Seg_3_net_0 to \SCB_1:tmpOE__ss1_m_net_0\
Aliasing tmpOE__Seg_4_net_0 to \SCB_1:tmpOE__ss1_m_net_0\
Aliasing \PWM_Mux_Reg:clk\ to \SCB_1:Net_459\
Aliasing \PWM_Mux_Reg:rst\ to \SCB_1:Net_459\
Aliasing tmpOE__NRF_CE_net_0 to \SCB_1:tmpOE__ss1_m_net_0\
Aliasing tmpOE__NRF_IRQ_net_0 to \SCB_1:tmpOE__ss1_m_net_0\
Aliasing \LED_SEG_PWM:PWMUDB:tc_i_reg\\D\ to \LED_SEG_PWM:PWMUDB:status_2\
Removing Lhs of wire \SCB_1:Net_652\[3] = \SCB_1:Net_459\[2]
Removing Lhs of wire \SCB_1:Net_452\[4] = \SCB_1:Net_459\[2]
Removing Lhs of wire \SCB_1:Net_1194\[5] = \SCB_1:Net_459\[2]
Removing Lhs of wire \SCB_1:Net_1196\[7] = \SCB_1:Net_459\[2]
Removing Lhs of wire \SCB_1:Net_654\[8] = \SCB_1:Net_459\[2]
Removing Lhs of wire \SCB_1:Net_1170\[11] = \SCB_1:Net_847\[1]
Removing Lhs of wire \SCB_1:Net_990\[12] = \SCB_1:Net_459\[2]
Removing Lhs of wire \SCB_1:Net_909\[13] = \SCB_1:Net_459\[2]
Removing Rhs of wire \SCB_1:Net_663\[14] = \SCB_1:Net_467\[15]
Removing Rhs of wire zero[24] = \SCB_1:Net_459\[2]
Removing Rhs of wire one[25] = \SCB_1:tmpOE__ss1_m_net_0\[19]
Removing Lhs of wire \SCB_1:tmpOE__sclk_m_net_0\[28] = one[25]
Removing Lhs of wire \SCB_1:tmpOE__miso_m_net_0\[35] = one[25]
Removing Lhs of wire \SCB_1:tmpOE__mosi_m_net_0\[40] = one[25]
Removing Lhs of wire \SCB_1:tmpOE__ss0_m_net_0\[47] = one[25]
Removing Lhs of wire \SCB_1:Net_1175\[53] = zero[24]
Removing Lhs of wire \SCB_1:Net_747\[54] = zero[24]
Removing Lhs of wire \SCB_2:Net_459\[77] = zero[24]
Removing Lhs of wire \SCB_2:Net_652\[78] = zero[24]
Removing Lhs of wire \SCB_2:Net_452\[79] = zero[24]
Removing Lhs of wire \SCB_2:Net_1194\[80] = zero[24]
Removing Lhs of wire \SCB_2:Net_1195\[81] = zero[24]
Removing Lhs of wire \SCB_2:Net_1196\[82] = zero[24]
Removing Lhs of wire \SCB_2:Net_654\[83] = zero[24]
Removing Lhs of wire \SCB_2:Net_1170\[86] = \SCB_2:Net_847\[76]
Removing Lhs of wire \SCB_2:Net_990\[87] = zero[24]
Removing Lhs of wire \SCB_2:Net_909\[88] = zero[24]
Removing Lhs of wire \SCB_2:Net_663\[89] = zero[24]
Removing Lhs of wire \SCB_2:tmpOE__sda_net_0\[91] = one[25]
Removing Lhs of wire \SCB_2:tmpOE__scl_net_0\[97] = one[25]
Removing Lhs of wire \SCB_2:Net_1175\[106] = zero[24]
Removing Lhs of wire \SCB_2:Net_747\[107] = zero[24]
Removing Lhs of wire \LED_SEG_PWM:Net_68\[132] = Net_214[461]
Removing Lhs of wire \LED_SEG_PWM:PWMUDB:ctrl_enable\[143] = \LED_SEG_PWM:PWMUDB:control_7\[135]
Removing Lhs of wire \LED_SEG_PWM:Net_180\[151] = zero[24]
Removing Lhs of wire \LED_SEG_PWM:PWMUDB:hwCapture\[154] = zero[24]
Removing Lhs of wire \LED_SEG_PWM:PWMUDB:hwEnable\[155] = \LED_SEG_PWM:PWMUDB:control_7\[135]
Removing Lhs of wire \LED_SEG_PWM:Net_178\[157] = zero[24]
Removing Lhs of wire \LED_SEG_PWM:PWMUDB:trig_out\[160] = one[25]
Removing Lhs of wire \LED_SEG_PWM:PWMUDB:runmode_enable\\R\[162] = zero[24]
Removing Lhs of wire \LED_SEG_PWM:Net_186\[163] = zero[24]
Removing Lhs of wire \LED_SEG_PWM:PWMUDB:runmode_enable\\S\[164] = zero[24]
Removing Lhs of wire \LED_SEG_PWM:PWMUDB:final_enable\[165] = \LED_SEG_PWM:PWMUDB:runmode_enable\[161]
Removing Lhs of wire \LED_SEG_PWM:Net_179\[168] = one[25]
Removing Lhs of wire \LED_SEG_PWM:PWMUDB:ltch_kill_reg\\R\[170] = zero[24]
Removing Lhs of wire \LED_SEG_PWM:PWMUDB:ltch_kill_reg\\S\[171] = zero[24]
Removing Lhs of wire \LED_SEG_PWM:PWMUDB:km_tc\[172] = zero[24]
Removing Lhs of wire \LED_SEG_PWM:PWMUDB:min_kill_reg\\R\[173] = zero[24]
Removing Lhs of wire \LED_SEG_PWM:PWMUDB:min_kill_reg\\S\[174] = zero[24]
Removing Lhs of wire \LED_SEG_PWM:PWMUDB:final_kill\[177] = one[25]
Removing Lhs of wire \LED_SEG_PWM:PWMUDB:add_vi_vv_MODGEN_1_1\[180] = \LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:s_1\[420]
Removing Lhs of wire \LED_SEG_PWM:PWMUDB:add_vi_vv_MODGEN_1_0\[182] = \LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:s_0\[421]
Removing Lhs of wire \LED_SEG_PWM:PWMUDB:dith_count_1\\R\[183] = zero[24]
Removing Lhs of wire \LED_SEG_PWM:PWMUDB:dith_count_1\\S\[184] = zero[24]
Removing Lhs of wire \LED_SEG_PWM:PWMUDB:dith_count_0\\R\[185] = zero[24]
Removing Lhs of wire \LED_SEG_PWM:PWMUDB:dith_count_0\\S\[186] = zero[24]
Removing Lhs of wire \LED_SEG_PWM:PWMUDB:status_6\[189] = zero[24]
Removing Rhs of wire \LED_SEG_PWM:PWMUDB:status_5\[190] = \LED_SEG_PWM:PWMUDB:final_kill_reg\[205]
Removing Lhs of wire \LED_SEG_PWM:PWMUDB:status_4\[191] = zero[24]
Removing Rhs of wire \LED_SEG_PWM:PWMUDB:status_3\[192] = \LED_SEG_PWM:PWMUDB:fifo_full\[212]
Removing Rhs of wire \LED_SEG_PWM:PWMUDB:status_1\[194] = \LED_SEG_PWM:PWMUDB:cmp2_status_reg\[204]
Removing Rhs of wire \LED_SEG_PWM:PWMUDB:status_0\[195] = \LED_SEG_PWM:PWMUDB:cmp1_status_reg\[203]
Removing Lhs of wire \LED_SEG_PWM:PWMUDB:cmp1_status_reg\\R\[206] = zero[24]
Removing Lhs of wire \LED_SEG_PWM:PWMUDB:cmp1_status_reg\\S\[207] = zero[24]
Removing Lhs of wire \LED_SEG_PWM:PWMUDB:cmp2_status_reg\\R\[208] = zero[24]
Removing Lhs of wire \LED_SEG_PWM:PWMUDB:cmp2_status_reg\\S\[209] = zero[24]
Removing Lhs of wire \LED_SEG_PWM:PWMUDB:final_kill_reg\\R\[210] = zero[24]
Removing Lhs of wire \LED_SEG_PWM:PWMUDB:final_kill_reg\\S\[211] = zero[24]
Removing Lhs of wire \LED_SEG_PWM:PWMUDB:cs_addr_2\[213] = \LED_SEG_PWM:PWMUDB:tc_i\[167]
Removing Lhs of wire \LED_SEG_PWM:PWMUDB:cs_addr_1\[214] = \LED_SEG_PWM:PWMUDB:runmode_enable\[161]
Removing Lhs of wire \LED_SEG_PWM:PWMUDB:cs_addr_0\[215] = zero[24]
Removing Lhs of wire \LED_SEG_PWM:PWMUDB:compare1\[248] = \LED_SEG_PWM:PWMUDB:cmp1_less\[219]
Removing Lhs of wire \LED_SEG_PWM:PWMUDB:compare2\[249] = \LED_SEG_PWM:PWMUDB:cmp2_less\[222]
Removing Rhs of wire Net_451[257] = \LED_SEG_PWM:PWMUDB:tc_i_reg\[256]
Removing Rhs of wire Net_1057[260] = \LED_SEG_PWM:PWMUDB:pwm2_i_reg\[254]
Removing Lhs of wire \LED_SEG_PWM:PWMUDB:pwm_temp\[261] = zero[24]
Removing Lhs of wire \LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:a_23\[302] = zero[24]
Removing Lhs of wire \LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:a_22\[303] = zero[24]
Removing Lhs of wire \LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:a_21\[304] = zero[24]
Removing Lhs of wire \LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:a_20\[305] = zero[24]
Removing Lhs of wire \LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:a_19\[306] = zero[24]
Removing Lhs of wire \LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:a_18\[307] = zero[24]
Removing Lhs of wire \LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:a_17\[308] = zero[24]
Removing Lhs of wire \LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:a_16\[309] = zero[24]
Removing Lhs of wire \LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:a_15\[310] = zero[24]
Removing Lhs of wire \LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:a_14\[311] = zero[24]
Removing Lhs of wire \LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:a_13\[312] = zero[24]
Removing Lhs of wire \LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:a_12\[313] = zero[24]
Removing Lhs of wire \LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:a_11\[314] = zero[24]
Removing Lhs of wire \LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:a_10\[315] = zero[24]
Removing Lhs of wire \LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:a_9\[316] = zero[24]
Removing Lhs of wire \LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:a_8\[317] = zero[24]
Removing Lhs of wire \LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:a_7\[318] = zero[24]
Removing Lhs of wire \LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:a_6\[319] = zero[24]
Removing Lhs of wire \LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:a_5\[320] = zero[24]
Removing Lhs of wire \LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:a_4\[321] = zero[24]
Removing Lhs of wire \LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:a_3\[322] = zero[24]
Removing Lhs of wire \LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:a_2\[323] = zero[24]
Removing Lhs of wire \LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:a_1\[324] = \LED_SEG_PWM:PWMUDB:MODIN1_1\[325]
Removing Lhs of wire \LED_SEG_PWM:PWMUDB:MODIN1_1\[325] = \LED_SEG_PWM:PWMUDB:dith_count_1\[179]
Removing Lhs of wire \LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:a_0\[326] = \LED_SEG_PWM:PWMUDB:MODIN1_0\[327]
Removing Lhs of wire \LED_SEG_PWM:PWMUDB:MODIN1_0\[327] = \LED_SEG_PWM:PWMUDB:dith_count_0\[181]
Removing Lhs of wire \LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[459] = one[25]
Removing Lhs of wire \LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[460] = one[25]
Removing Rhs of wire Net_1058_1[468] = \PWM_Mux_Reg:control_out_1\[520]
Removing Rhs of wire Net_1058_1[468] = \PWM_Mux_Reg:control_1\[529]
Removing Rhs of wire Net_1058_0[469] = \PWM_Mux_Reg:control_out_0\[521]
Removing Rhs of wire Net_1058_0[469] = \PWM_Mux_Reg:control_0\[530]
Removing Rhs of wire Net_1059[473] = \demux_1:tmp__demux_1_0_reg\[467]
Removing Rhs of wire Net_1042[474] = \demux_1:tmp__demux_1_1_reg\[470]
Removing Rhs of wire Net_1044[475] = \demux_1:tmp__demux_1_2_reg\[471]
Removing Rhs of wire Net_1046[476] = \demux_1:tmp__demux_1_3_reg\[472]
Removing Lhs of wire tmpOE__Seg_1_net_0[478] = one[25]
Removing Lhs of wire tmpOE__Seg_2_net_0[485] = one[25]
Removing Lhs of wire tmpOE__Seg_3_net_0[492] = one[25]
Removing Lhs of wire tmpOE__Seg_4_net_0[499] = one[25]
Removing Lhs of wire \PWM_Mux_Reg:clk\[506] = zero[24]
Removing Lhs of wire \PWM_Mux_Reg:rst\[507] = zero[24]
Removing Lhs of wire tmpOE__NRF_CE_net_0[533] = one[25]
Removing Lhs of wire tmpOE__NRF_IRQ_net_0[539] = one[25]
Removing Lhs of wire \LED_SEG_PWM:PWMUDB:prevCapture\\D\[546] = zero[24]
Removing Lhs of wire \LED_SEG_PWM:PWMUDB:trig_last\\D\[547] = zero[24]
Removing Lhs of wire \LED_SEG_PWM:PWMUDB:prevCompare1\\D\[553] = \LED_SEG_PWM:PWMUDB:cmp1\[198]
Removing Lhs of wire \LED_SEG_PWM:PWMUDB:prevCompare2\\D\[554] = \LED_SEG_PWM:PWMUDB:cmp2\[201]
Removing Lhs of wire \LED_SEG_PWM:PWMUDB:cmp1_status_reg\\D\[555] = \LED_SEG_PWM:PWMUDB:cmp1_status\[199]
Removing Lhs of wire \LED_SEG_PWM:PWMUDB:cmp2_status_reg\\D\[556] = \LED_SEG_PWM:PWMUDB:cmp2_status\[202]
Removing Lhs of wire \LED_SEG_PWM:PWMUDB:pwm_i_reg\\D\[558] = \LED_SEG_PWM:PWMUDB:pwm_i\[251]
Removing Lhs of wire \LED_SEG_PWM:PWMUDB:pwm1_i_reg\\D\[559] = \LED_SEG_PWM:PWMUDB:pwm1_i\[253]
Removing Lhs of wire \LED_SEG_PWM:PWMUDB:pwm2_i_reg\\D\[560] = \LED_SEG_PWM:PWMUDB:pwm2_i\[255]
Removing Lhs of wire \LED_SEG_PWM:PWMUDB:tc_i_reg\\D\[561] = \LED_SEG_PWM:PWMUDB:status_2\[193]

------------------------------------------------------
Aliased 0 equations, 130 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\LED_SEG_PWM:PWMUDB:cmp1\' (cost = 0):
\LED_SEG_PWM:PWMUDB:cmp1\ <= (\LED_SEG_PWM:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\LED_SEG_PWM:PWMUDB:cmp2\' (cost = 0):
\LED_SEG_PWM:PWMUDB:cmp2\ <= (\LED_SEG_PWM:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\LED_SEG_PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \LED_SEG_PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\LED_SEG_PWM:PWMUDB:dith_count_1\ and \LED_SEG_PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for 'Net_1059' (cost = 3):
Net_1059 <= ((not Net_1058_1 and not Net_1058_0 and Net_1057));

Note:  Expanding virtual equation for 'Net_1042' (cost = 3):
Net_1042 <= ((not Net_1058_1 and Net_1057 and Net_1058_0));

Note:  Expanding virtual equation for 'Net_1044' (cost = 3):
Net_1044 <= ((not Net_1058_0 and Net_1057 and Net_1058_1));

Note:  Expanding virtual equation for 'Net_1046' (cost = 3):
Net_1046 <= ((Net_1057 and Net_1058_1 and Net_1058_0));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \LED_SEG_PWM:PWMUDB:dith_count_0\ and \LED_SEG_PWM:PWMUDB:dith_count_1\)
	OR (not \LED_SEG_PWM:PWMUDB:dith_count_1\ and \LED_SEG_PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 31 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \LED_SEG_PWM:PWMUDB:final_capture\ to zero
Aliasing \LED_SEG_PWM:PWMUDB:pwm_i\ to zero
Aliasing \LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \LED_SEG_PWM:PWMUDB:min_kill_reg\\D\ to one
Aliasing \LED_SEG_PWM:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \LED_SEG_PWM:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \LED_SEG_PWM:PWMUDB:final_capture\[217] = zero[24]
Removing Lhs of wire \LED_SEG_PWM:PWMUDB:pwm_i\[251] = zero[24]
Removing Lhs of wire \LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[430] = zero[24]
Removing Lhs of wire \LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[440] = zero[24]
Removing Lhs of wire \LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[450] = zero[24]
Removing Lhs of wire \LED_SEG_PWM:PWMUDB:min_kill_reg\\D\[545] = one[25]
Removing Lhs of wire \LED_SEG_PWM:PWMUDB:runmode_enable\\D\[548] = \LED_SEG_PWM:PWMUDB:control_7\[135]
Removing Lhs of wire \LED_SEG_PWM:PWMUDB:ltch_kill_reg\\D\[550] = one[25]
Removing Lhs of wire \LED_SEG_PWM:PWMUDB:final_kill_reg\\D\[557] = zero[24]

------------------------------------------------------
Aliased 0 equations, 9 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\EAGLE\My\Thermometr\Thermometr.cydsn\Thermometr.cyprj -dcpsoc3 Thermometr.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.984ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.7343, Family: PSoC3, Started at: Monday, 08 February 2016 20:05:26
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\EAGLE\My\Thermometr\Thermometr.cydsn\Thermometr.cyprj -d CY8C4245AXI-483 Thermometr.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.046ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \LED_SEG_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \LED_SEG_PWM:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \LED_SEG_PWM:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \LED_SEG_PWM:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \LED_SEG_PWM:PWMUDB:pwm_i_reg\ from registered to combinatorial

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 2: Automatic-assigning  clock 'SCB_1_SCBCLK'. Signal=\SCB_1:Net_847_ff2\
    Fixed Function Clock 3: Automatic-assigning  clock 'SCB_2_SCBCLK'. Signal=\SCB_2:Net_847_ff3\
    Digital Clock 0: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_214_digital
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \LED_SEG_PWM:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \SCB_1:ss1_m(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \SCB_1:ss1_m(0)\__PA ,
            input => \SCB_1:ss_1\ ,
            pad => \SCB_1:ss1_m(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \SCB_1:sclk_m(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \SCB_1:sclk_m(0)\__PA ,
            input => \SCB_1:Net_1059\ ,
            pad => \SCB_1:sclk_m(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \SCB_1:miso_m(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \SCB_1:miso_m(0)\__PA ,
            fb => \SCB_1:Net_663\ ,
            pad => \SCB_1:miso_m(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \SCB_1:mosi_m(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \SCB_1:mosi_m(0)\__PA ,
            input => \SCB_1:Net_1061\ ,
            pad => \SCB_1:mosi_m(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \SCB_1:ss0_m(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \SCB_1:ss0_m(0)\__PA ,
            input => \SCB_1:ss_0\ ,
            pad => \SCB_1:ss0_m(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \SCB_2:sda(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \SCB_2:sda(0)\__PA ,
            fb => \SCB_2:Net_581\ ,
            pad => \SCB_2:sda(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \SCB_2:scl(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \SCB_2:scl(0)\__PA ,
            fb => \SCB_2:Net_580\ ,
            pad => \SCB_2:scl(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = Seg_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg_1(0)__PA ,
            input => Net_1036 ,
            pad => Seg_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Seg_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg_2(0)__PA ,
            input => Net_1037 ,
            pad => Seg_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Seg_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg_3(0)__PA ,
            input => Net_1038 ,
            pad => Seg_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Seg_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg_4(0)__PA ,
            input => Net_1039 ,
            pad => Seg_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = NRF_CE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => NRF_CE(0)__PA ,
            pad => NRF_CE(0)_PAD );
        Properties:
        {
        }

    Pin : Name = NRF_IRQ(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: ON_CHANGE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE, PORT_INTERRUPT
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => NRF_IRQ(0)__PA ,
            pad => NRF_IRQ(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\LED_SEG_PWM:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LED_SEG_PWM:PWMUDB:runmode_enable\ * \LED_SEG_PWM:PWMUDB:tc_i\
        );
        Output = \LED_SEG_PWM:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=Net_1036, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_1057 * !Net_1058_1 * !Net_1058_0
        );
        Output = Net_1036 (fanout=1)

    MacroCell: Name=Net_1037, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_1057 * !Net_1058_1 * Net_1058_0
        );
        Output = Net_1037 (fanout=1)

    MacroCell: Name=Net_1038, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_1057 * Net_1058_1 * !Net_1058_0
        );
        Output = Net_1038 (fanout=1)

    MacroCell: Name=Net_1039, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_1057 * Net_1058_1 * Net_1058_0
        );
        Output = Net_1039 (fanout=1)

    MacroCell: Name=\LED_SEG_PWM:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_214_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LED_SEG_PWM:PWMUDB:control_7\
        );
        Output = \LED_SEG_PWM:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\LED_SEG_PWM:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_214_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LED_SEG_PWM:PWMUDB:cmp1_less\
        );
        Output = \LED_SEG_PWM:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\LED_SEG_PWM:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_214_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LED_SEG_PWM:PWMUDB:cmp2_less\
        );
        Output = \LED_SEG_PWM:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\LED_SEG_PWM:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_214_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LED_SEG_PWM:PWMUDB:prevCompare1\ * 
              \LED_SEG_PWM:PWMUDB:cmp1_less\
        );
        Output = \LED_SEG_PWM:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\LED_SEG_PWM:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_214_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LED_SEG_PWM:PWMUDB:prevCompare2\ * 
              \LED_SEG_PWM:PWMUDB:cmp2_less\
        );
        Output = \LED_SEG_PWM:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_1057, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_214_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LED_SEG_PWM:PWMUDB:runmode_enable\ * 
              \LED_SEG_PWM:PWMUDB:cmp2_less\
        );
        Output = Net_1057 (fanout=4)

    MacroCell: Name=Net_451, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_214_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LED_SEG_PWM:PWMUDB:runmode_enable\ * \LED_SEG_PWM:PWMUDB:tc_i\
        );
        Output = Net_451 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\LED_SEG_PWM:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_214_digital ,
            cs_addr_2 => \LED_SEG_PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \LED_SEG_PWM:PWMUDB:runmode_enable\ ,
            cl0_comb => \LED_SEG_PWM:PWMUDB:cmp1_less\ ,
            z0_comb => \LED_SEG_PWM:PWMUDB:tc_i\ ,
            cl1_comb => \LED_SEG_PWM:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \LED_SEG_PWM:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\LED_SEG_PWM:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_214_digital ,
            status_3 => \LED_SEG_PWM:PWMUDB:status_3\ ,
            status_2 => \LED_SEG_PWM:PWMUDB:status_2\ ,
            status_1 => \LED_SEG_PWM:PWMUDB:status_1\ ,
            status_0 => \LED_SEG_PWM:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\LED_SEG_PWM:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_214_digital ,
            control_7 => \LED_SEG_PWM:PWMUDB:control_7\ ,
            control_6 => \LED_SEG_PWM:PWMUDB:control_6\ ,
            control_5 => \LED_SEG_PWM:PWMUDB:control_5\ ,
            control_4 => \LED_SEG_PWM:PWMUDB:control_4\ ,
            control_3 => \LED_SEG_PWM:PWMUDB:control_3\ ,
            control_2 => \LED_SEG_PWM:PWMUDB:control_2\ ,
            control_1 => \LED_SEG_PWM:PWMUDB:control_1\ ,
            control_0 => \LED_SEG_PWM:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_Mux_Reg:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \PWM_Mux_Reg:control_7\ ,
            control_6 => \PWM_Mux_Reg:control_6\ ,
            control_5 => \PWM_Mux_Reg:control_5\ ,
            control_4 => \PWM_Mux_Reg:control_4\ ,
            control_3 => \PWM_Mux_Reg:control_3\ ,
            control_2 => \PWM_Mux_Reg:control_2\ ,
            control_1 => Net_1058_1 ,
            control_0 => Net_1058_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\SCB_2:SCB_IRQ\
        PORT MAP (
            interrupt => Net_9 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =Timer_Interrupt
        PORT MAP (
            interrupt => Net_451 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =NRF_IRQ_ISR
        PORT MAP (
            interrupt => Net_591 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    3 :    4 : 25.00 %
Interrupts                    :    3 :   29 :   32 :  9.38 %
IO                            :   15 :   21 :   36 : 41.67 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    0 :    1 :    1 :  0.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
Serial Communication (SCB)    :    2 :    0 :    2 : 100.00 %
Timer/Counter/PWM             :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   12 :   20 :   32 : 37.50 %
  Unique P-terms              :   11 :   53 :   64 : 17.19 %
  Total P-terms               :   12 :      :      :        
  Datapath Cells              :    1 :    3 :    4 : 25.00 %
  Status Cells                :    1 :    3 :    4 : 25.00 %
    StatusI Registers         :    1 :      :      :        
  Control Cells               :    2 :    2 :    4 : 50.00 %
    Control Registers         :    2 :      :      :        
Comparator/Opamp              :    0 :    2 :    2 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    1 :    1 :  0.00 %
  8-bit IDAC                  :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.093ms
Tech mapping phase: Elapsed time ==> 0s.140ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="Analog Placement">
Elapsed time ==> 0.3551191s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.843ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0028305 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.062ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.9 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    4 :    4 :    8 :  50.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            3.50
                   Pterms :            2.75
               Macrocells :            3.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.078ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 73, final cost is 73 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          2 :       5.00 :       6.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\LED_SEG_PWM:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_214_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LED_SEG_PWM:PWMUDB:prevCompare1\ * 
              \LED_SEG_PWM:PWMUDB:cmp1_less\
        );
        Output = \LED_SEG_PWM:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LED_SEG_PWM:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_214_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LED_SEG_PWM:PWMUDB:cmp1_less\
        );
        Output = \LED_SEG_PWM:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\LED_SEG_PWM:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_214_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LED_SEG_PWM:PWMUDB:prevCompare2\ * 
              \LED_SEG_PWM:PWMUDB:cmp2_less\
        );
        Output = \LED_SEG_PWM:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\LED_SEG_PWM:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_214_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LED_SEG_PWM:PWMUDB:cmp2_less\
        );
        Output = \LED_SEG_PWM:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=4, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_1057, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_214_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LED_SEG_PWM:PWMUDB:runmode_enable\ * 
              \LED_SEG_PWM:PWMUDB:cmp2_less\
        );
        Output = Net_1057 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LED_SEG_PWM:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_214_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LED_SEG_PWM:PWMUDB:control_7\
        );
        Output = \LED_SEG_PWM:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\LED_SEG_PWM:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LED_SEG_PWM:PWMUDB:runmode_enable\ * \LED_SEG_PWM:PWMUDB:tc_i\
        );
        Output = \LED_SEG_PWM:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_451, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_214_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LED_SEG_PWM:PWMUDB:runmode_enable\ * \LED_SEG_PWM:PWMUDB:tc_i\
        );
        Output = Net_451 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\LED_SEG_PWM:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_214_digital ,
        cs_addr_2 => \LED_SEG_PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \LED_SEG_PWM:PWMUDB:runmode_enable\ ,
        cl0_comb => \LED_SEG_PWM:PWMUDB:cmp1_less\ ,
        z0_comb => \LED_SEG_PWM:PWMUDB:tc_i\ ,
        cl1_comb => \LED_SEG_PWM:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \LED_SEG_PWM:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\LED_SEG_PWM:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_214_digital ,
        status_3 => \LED_SEG_PWM:PWMUDB:status_3\ ,
        status_2 => \LED_SEG_PWM:PWMUDB:status_2\ ,
        status_1 => \LED_SEG_PWM:PWMUDB:status_1\ ,
        status_0 => \LED_SEG_PWM:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\LED_SEG_PWM:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_214_digital ,
        control_7 => \LED_SEG_PWM:PWMUDB:control_7\ ,
        control_6 => \LED_SEG_PWM:PWMUDB:control_6\ ,
        control_5 => \LED_SEG_PWM:PWMUDB:control_5\ ,
        control_4 => \LED_SEG_PWM:PWMUDB:control_4\ ,
        control_3 => \LED_SEG_PWM:PWMUDB:control_3\ ,
        control_2 => \LED_SEG_PWM:PWMUDB:control_2\ ,
        control_1 => \LED_SEG_PWM:PWMUDB:control_1\ ,
        control_0 => \LED_SEG_PWM:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_1039, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_1057 * Net_1058_1 * Net_1058_0
        );
        Output = Net_1039 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_1038, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_1057 * Net_1058_1 * !Net_1058_0
        );
        Output = Net_1038 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_1036, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_1057 * !Net_1058_1 * !Net_1058_0
        );
        Output = Net_1036 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_1037, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_1057 * !Net_1058_1 * Net_1058_0
        );
        Output = Net_1037 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

controlcell: Name =\PWM_Mux_Reg:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \PWM_Mux_Reg:control_7\ ,
        control_6 => \PWM_Mux_Reg:control_6\ ,
        control_5 => \PWM_Mux_Reg:control_5\ ,
        control_4 => \PWM_Mux_Reg:control_4\ ,
        control_3 => \PWM_Mux_Reg:control_3\ ,
        control_2 => \PWM_Mux_Reg:control_2\ ,
        control_1 => Net_1058_1 ,
        control_0 => Net_1058_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,1)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =NRF_IRQ_ISR
        PORT MAP (
            interrupt => Net_591 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =Timer_Interrupt
        PORT MAP (
            interrupt => Net_451 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(11)] 
    interrupt: Name =\SCB_2:SCB_IRQ\
        PORT MAP (
            interrupt => Net_9 );
        Properties:
        {
            int_type = "10"
        }
Port 0 generates interrupt for logical port:
    logicalport: Name =NRF_IRQ
        PORT MAP (
            in_clock_en => one ,
            in_reset => zero ,
            out_clock_en => one ,
            out_reset => zero ,
            interrupt => Net_591 ,
            in_clock => ClockBlock_HFCLK );
        Properties:
        {
            drive_mode = "001"
            ibuf_enabled = "1"
            id = "8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "11"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = ""
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = ""
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = \SCB_1:ss1_m(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \SCB_1:ss1_m(0)\__PA ,
        input => \SCB_1:ss_1\ ,
        pad => \SCB_1:ss1_m(0)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = NRF_CE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => NRF_CE(0)__PA ,
        pad => NRF_CE(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \SCB_2:scl(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \SCB_2:scl(0)\__PA ,
        fb => \SCB_2:Net_580\ ,
        pad => \SCB_2:scl(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \SCB_2:sda(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \SCB_2:sda(0)\__PA ,
        fb => \SCB_2:Net_581\ ,
        pad => \SCB_2:sda(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = NRF_IRQ(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: ON_CHANGE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE, PORT_INTERRUPT
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => NRF_IRQ(0)__PA ,
        pad => NRF_IRQ(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=1]: 
Pin : Name = Seg_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg_4(0)__PA ,
        input => Net_1039 ,
        pad => Seg_4(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Seg_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg_3(0)__PA ,
        input => Net_1038 ,
        pad => Seg_3(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Seg_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg_2(0)__PA ,
        input => Net_1037 ,
        pad => Seg_2(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Seg_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg_1(0)__PA ,
        input => Net_1036 ,
        pad => Seg_1(0)_PAD );
    Properties:
    {
    }

Port 2 is empty
Port 3 is empty
Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = \SCB_1:mosi_m(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \SCB_1:mosi_m(0)\__PA ,
        input => \SCB_1:Net_1061\ ,
        pad => \SCB_1:mosi_m(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \SCB_1:miso_m(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \SCB_1:miso_m(0)\__PA ,
        fb => \SCB_1:Net_663\ ,
        pad => \SCB_1:miso_m(0)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \SCB_1:sclk_m(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \SCB_1:sclk_m(0)\__PA ,
        input => \SCB_1:Net_1059\ ,
        pad => \SCB_1:sclk_m(0)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \SCB_1:ss0_m(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \SCB_1:ss0_m(0)\__PA ,
        input => \SCB_1:ss_0\ ,
        pad => \SCB_1:ss0_m(0)_PAD\ );
    Properties:
    {
    }

Clock group 0: 
    M0S8 Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFCLK ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_EXTCLK ,
            sysclk => ClockBlock_SYSCLK ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFCLK ,
            dsi_in_0 => ClockBlock_Routed1 ,
            ff_div_2 => \SCB_1:Net_847_ff2\ ,
            ff_div_3 => \SCB_2:Net_847_ff3\ ,
            udb_div_0 => dclk_to_genclk );
        Properties:
        {
        }
PM group 0: empty
SPC group 0: empty
WDT group 0: empty
FSS group 0: empty
LP Comparator group 0: empty
Serial Communication (SCB) group 0: 
    SCB Block @ F(SCB,0): 
    m0s8scbcell: Name =\SCB_1:SCB\
        PORT MAP (
            clock => \SCB_1:Net_847_ff2\ ,
            interrupt => Net_13 ,
            tx => \SCB_1:Net_1062\ ,
            rts => \SCB_1:Net_1053\ ,
            mosi_m => \SCB_1:Net_1061\ ,
            miso_m => \SCB_1:Net_663\ ,
            select_m_3 => \SCB_1:ss_3\ ,
            select_m_2 => \SCB_1:ss_2\ ,
            select_m_1 => \SCB_1:ss_1\ ,
            select_m_0 => \SCB_1:ss_0\ ,
            sclk_m => \SCB_1:Net_1059\ ,
            miso_s => \SCB_1:Net_1055\ ,
            tx_req => Net_16 ,
            rx_req => Net_15 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 1
        }
    SCB Block @ F(SCB,1): 
    m0s8scbcell: Name =\SCB_2:SCB\
        PORT MAP (
            clock => \SCB_2:Net_847_ff3\ ,
            interrupt => Net_9 ,
            tx => \SCB_2:Net_1062\ ,
            rts => \SCB_2:Net_1053\ ,
            mosi_m => \SCB_2:Net_1061\ ,
            select_m_3 => \SCB_2:ss_3\ ,
            select_m_2 => \SCB_2:ss_2\ ,
            select_m_1 => \SCB_2:ss_1\ ,
            select_m_0 => \SCB_2:ss_0\ ,
            sclk_m => \SCB_2:Net_1059\ ,
            miso_s => \SCB_2:Net_1055\ ,
            scl => \SCB_2:Net_580\ ,
            sda => \SCB_2:Net_581\ ,
            tx_req => Net_12 ,
            rx_req => Net_11 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 0
        }
CapSense group 0: empty
8-bit IDAC group 0: empty
7-bit IDAC group 0: empty
Timer/Counter/PWM group 0: empty
Comparator/Opamp group 0: empty
Die Temp group 0: empty
SAR ADC group 0: empty
Segment LCD group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
            gen_clk_out_0 => Net_214_digital ,
            gen_clk_in_0 => dclk_to_genclk );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
ANAPUMP group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                   | 
Port | Pin | Fixed |      Type |       Drive Mode |              Name | Connections
-----+-----+-------+-----------+------------------+-------------------+---------------------
   0 |   0 |     * |      NONE |         CMOS_OUT |  \SCB_1:ss1_m(0)\ | In(\SCB_1:ss_1\)
     |   3 |     * |      NONE |         CMOS_OUT |         NRF_CE(0) | 
     |   4 |     * |      NONE |    OPEN_DRAIN_LO |    \SCB_2:scl(0)\ | FB(\SCB_2:Net_580\)
     |   5 |     * |      NONE |    OPEN_DRAIN_LO |    \SCB_2:sda(0)\ | FB(\SCB_2:Net_581\)
     |   7 |     * | ON_CHANGE |     HI_Z_DIGITAL |        NRF_IRQ(0) | 
-----+-----+-------+-----------+------------------+-------------------+---------------------
   1 |   1 |     * |      NONE |         CMOS_OUT |          Seg_4(0) | In(Net_1039)
     |   3 |     * |      NONE |         CMOS_OUT |          Seg_3(0) | In(Net_1038)
     |   5 |     * |      NONE |         CMOS_OUT |          Seg_2(0) | In(Net_1037)
     |   7 |     * |      NONE |         CMOS_OUT |          Seg_1(0) | In(Net_1036)
-----+-----+-------+-----------+------------------+-------------------+---------------------
   4 |   0 |     * |      NONE |         CMOS_OUT | \SCB_1:mosi_m(0)\ | In(\SCB_1:Net_1061\)
     |   1 |     * |      NONE |     HI_Z_DIGITAL | \SCB_1:miso_m(0)\ | FB(\SCB_1:Net_663\)
     |   2 |     * |      NONE |         CMOS_OUT | \SCB_1:sclk_m(0)\ | In(\SCB_1:Net_1059\)
     |   3 |     * |      NONE |         CMOS_OUT |  \SCB_1:ss0_m(0)\ | In(\SCB_1:ss_0\)
--------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.015ms
Digital Placement phase: Elapsed time ==> 1s.562ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.890ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.625ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.062ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Thermometr_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.687ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.796ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 6s.781ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 6s.921ms
API generation phase: Elapsed time ==> 6s.140ms
Dependency generation phase: Elapsed time ==> 0s.046ms
Cleanup phase: Elapsed time ==> 0s.000ms
