{"top":"global.Sorter8",
"namespaces":{
  "global":{
    "modules":{
      "BitonicSorter2":{
        "type":["Record",{
          "O":["Array",2,"Bit"],
          "I":["Array",2,"BitIn"]
        }],
        "instances":{
          "inst0$inst0_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":136, "op_kind":"bit"}
          },
          "inst0$inst1_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":238, "op_kind":"bit"}
          }
        },
        "connections":[
          ["inst0$inst1_lut_bitPE.bit.in.1","self.I.1"],
          ["inst0$inst1_lut_bitPE.bit.in.0","self.I.0"],
          ["inst0$inst0_lut_bitPE.bit.in.1","self.I.1"],
          ["inst0$inst0_lut_bitPE.bit.in.0","self.I.0"],
          ["self.O.1","inst0$inst1_lut_bitPE.bit.out"],
          ["self.O.0","inst0$inst0_lut_bitPE.bit.out"]
        ]
      },
      "BitonicSorter4":{
        "type":["Record",{
          "O":["Array",4,"Bit"],
          "I":["Array",4,"BitIn"]
        }],
        "instances":{
          "inst1$inst0$inst0_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":136, "op_kind":"bit"}
          },
          "inst1$inst0$inst1_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":238, "op_kind":"bit"}
          },
          "inst1$inst1$inst0_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":136, "op_kind":"bit"}
          },
          "inst1$inst1$inst1_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":238, "op_kind":"bit"}
          },
          "inst3$inst0$inst0_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":136, "op_kind":"bit"}
          },
          "inst3$inst0$inst1_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":238, "op_kind":"bit"}
          },
          "inst4$inst0$inst0_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":136, "op_kind":"bit"}
          },
          "inst4$inst0$inst1_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":238, "op_kind":"bit"}
          }
        },
        "connections":[
          ["inst4$inst0$inst1_lut_bitPE.bit.in.1","inst1$inst1$inst1_lut_bitPE.bit.out"],
          ["inst4$inst0$inst1_lut_bitPE.bit.in.0","inst1$inst0$inst1_lut_bitPE.bit.out"],
          ["inst4$inst0$inst0_lut_bitPE.bit.in.1","inst1$inst1$inst1_lut_bitPE.bit.out"],
          ["inst4$inst0$inst0_lut_bitPE.bit.in.0","inst1$inst0$inst1_lut_bitPE.bit.out"],
          ["inst3$inst0$inst1_lut_bitPE.bit.in.1","inst1$inst1$inst0_lut_bitPE.bit.out"],
          ["inst3$inst0$inst1_lut_bitPE.bit.in.0","inst1$inst0$inst0_lut_bitPE.bit.out"],
          ["inst3$inst0$inst0_lut_bitPE.bit.in.1","inst1$inst1$inst0_lut_bitPE.bit.out"],
          ["inst3$inst0$inst0_lut_bitPE.bit.in.0","inst1$inst0$inst0_lut_bitPE.bit.out"],
          ["inst1$inst1$inst1_lut_bitPE.bit.in.1","self.I.3"],
          ["inst1$inst1$inst1_lut_bitPE.bit.in.0","self.I.1"],
          ["inst1$inst1$inst0_lut_bitPE.bit.in.1","self.I.3"],
          ["inst1$inst1$inst0_lut_bitPE.bit.in.0","self.I.1"],
          ["inst1$inst0$inst1_lut_bitPE.bit.in.1","self.I.2"],
          ["inst1$inst0$inst1_lut_bitPE.bit.in.0","self.I.0"],
          ["inst1$inst0$inst0_lut_bitPE.bit.in.1","self.I.2"],
          ["inst1$inst0$inst0_lut_bitPE.bit.in.0","self.I.0"],
          ["self.O.3","inst4$inst0$inst1_lut_bitPE.bit.out"],
          ["self.O.2","inst4$inst0$inst0_lut_bitPE.bit.out"],
          ["self.O.1","inst3$inst0$inst1_lut_bitPE.bit.out"],
          ["self.O.0","inst3$inst0$inst0_lut_bitPE.bit.out"]
        ]
      },
      "Merger4":{
        "type":["Record",{
          "O":["Array",4,"Bit"],
          "I":["Array",4,"BitIn"]
        }],
        "instances":{
          "inst1$inst0$inst0_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":136, "op_kind":"bit"}
          },
          "inst1$inst0$inst1_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":238, "op_kind":"bit"}
          },
          "inst1$inst1$inst0_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":136, "op_kind":"bit"}
          },
          "inst1$inst1$inst1_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":238, "op_kind":"bit"}
          },
          "inst3$inst0$inst0_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":136, "op_kind":"bit"}
          },
          "inst3$inst0$inst1_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":238, "op_kind":"bit"}
          },
          "inst4$inst0$inst0_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":136, "op_kind":"bit"}
          },
          "inst4$inst0$inst1_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":238, "op_kind":"bit"}
          }
        },
        "connections":[
          ["inst4$inst0$inst1_lut_bitPE.bit.in.1","inst1$inst0$inst1_lut_bitPE.bit.out"],
          ["inst4$inst0$inst1_lut_bitPE.bit.in.0","inst1$inst1$inst1_lut_bitPE.bit.out"],
          ["inst4$inst0$inst0_lut_bitPE.bit.in.1","inst1$inst0$inst1_lut_bitPE.bit.out"],
          ["inst4$inst0$inst0_lut_bitPE.bit.in.0","inst1$inst1$inst1_lut_bitPE.bit.out"],
          ["inst3$inst0$inst1_lut_bitPE.bit.in.1","inst1$inst1$inst0_lut_bitPE.bit.out"],
          ["inst3$inst0$inst1_lut_bitPE.bit.in.0","inst1$inst0$inst0_lut_bitPE.bit.out"],
          ["inst3$inst0$inst0_lut_bitPE.bit.in.1","inst1$inst1$inst0_lut_bitPE.bit.out"],
          ["inst3$inst0$inst0_lut_bitPE.bit.in.0","inst1$inst0$inst0_lut_bitPE.bit.out"],
          ["inst1$inst1$inst1_lut_bitPE.bit.in.1","self.I.2"],
          ["inst1$inst1$inst1_lut_bitPE.bit.in.0","self.I.1"],
          ["inst1$inst1$inst0_lut_bitPE.bit.in.1","self.I.2"],
          ["inst1$inst1$inst0_lut_bitPE.bit.in.0","self.I.1"],
          ["inst1$inst0$inst1_lut_bitPE.bit.in.1","self.I.3"],
          ["inst1$inst0$inst1_lut_bitPE.bit.in.0","self.I.0"],
          ["inst1$inst0$inst0_lut_bitPE.bit.in.1","self.I.3"],
          ["inst1$inst0$inst0_lut_bitPE.bit.in.0","self.I.0"],
          ["self.O.3","inst4$inst0$inst1_lut_bitPE.bit.out"],
          ["self.O.2","inst4$inst0$inst0_lut_bitPE.bit.out"],
          ["self.O.1","inst3$inst0$inst1_lut_bitPE.bit.out"],
          ["self.O.0","inst3$inst0$inst0_lut_bitPE.bit.out"]
        ]
      },
      "Merger8":{
        "type":["Record",{
          "O":["Array",8,"Bit"],
          "I":["Array",8,"BitIn"]
        }],
        "instances":{
          "inst1$inst0$inst0_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":136, "op_kind":"bit"}
          },
          "inst1$inst0$inst1_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":238, "op_kind":"bit"}
          },
          "inst1$inst1$inst0_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":136, "op_kind":"bit"}
          },
          "inst1$inst1$inst1_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":238, "op_kind":"bit"}
          },
          "inst1$inst2$inst0_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":136, "op_kind":"bit"}
          },
          "inst1$inst2$inst1_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":238, "op_kind":"bit"}
          },
          "inst1$inst3$inst0_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":136, "op_kind":"bit"}
          },
          "inst1$inst3$inst1_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":238, "op_kind":"bit"}
          },
          "inst3$inst1$inst0$inst0_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":136, "op_kind":"bit"}
          },
          "inst3$inst1$inst0$inst1_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":238, "op_kind":"bit"}
          },
          "inst3$inst1$inst1$inst0_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":136, "op_kind":"bit"}
          },
          "inst3$inst1$inst1$inst1_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":238, "op_kind":"bit"}
          },
          "inst3$inst3$inst0$inst0_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":136, "op_kind":"bit"}
          },
          "inst3$inst3$inst0$inst1_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":238, "op_kind":"bit"}
          },
          "inst3$inst4$inst0$inst0_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":136, "op_kind":"bit"}
          },
          "inst3$inst4$inst0$inst1_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":238, "op_kind":"bit"}
          },
          "inst4$inst1$inst0$inst0_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":136, "op_kind":"bit"}
          },
          "inst4$inst1$inst0$inst1_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":238, "op_kind":"bit"}
          },
          "inst4$inst1$inst1$inst0_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":136, "op_kind":"bit"}
          },
          "inst4$inst1$inst1$inst1_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":238, "op_kind":"bit"}
          },
          "inst4$inst3$inst0$inst0_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":136, "op_kind":"bit"}
          },
          "inst4$inst3$inst0$inst1_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":238, "op_kind":"bit"}
          },
          "inst4$inst4$inst0$inst0_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":136, "op_kind":"bit"}
          },
          "inst4$inst4$inst0$inst1_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":238, "op_kind":"bit"}
          }
        },
        "connections":[
          ["inst4$inst4$inst0$inst1_lut_bitPE.bit.in.1","inst4$inst1$inst1$inst1_lut_bitPE.bit.out"],
          ["inst4$inst4$inst0$inst1_lut_bitPE.bit.in.0","inst4$inst1$inst0$inst1_lut_bitPE.bit.out"],
          ["inst4$inst4$inst0$inst0_lut_bitPE.bit.in.1","inst4$inst1$inst1$inst1_lut_bitPE.bit.out"],
          ["inst4$inst4$inst0$inst0_lut_bitPE.bit.in.0","inst4$inst1$inst0$inst1_lut_bitPE.bit.out"],
          ["inst4$inst3$inst0$inst1_lut_bitPE.bit.in.1","inst4$inst1$inst1$inst0_lut_bitPE.bit.out"],
          ["inst4$inst3$inst0$inst1_lut_bitPE.bit.in.0","inst4$inst1$inst0$inst0_lut_bitPE.bit.out"],
          ["inst4$inst3$inst0$inst0_lut_bitPE.bit.in.1","inst4$inst1$inst1$inst0_lut_bitPE.bit.out"],
          ["inst4$inst3$inst0$inst0_lut_bitPE.bit.in.0","inst4$inst1$inst0$inst0_lut_bitPE.bit.out"],
          ["inst4$inst1$inst1$inst1_lut_bitPE.bit.in.1","inst1$inst0$inst1_lut_bitPE.bit.out"],
          ["inst4$inst1$inst1$inst1_lut_bitPE.bit.in.0","inst1$inst2$inst1_lut_bitPE.bit.out"],
          ["inst4$inst1$inst1$inst0_lut_bitPE.bit.in.1","inst1$inst0$inst1_lut_bitPE.bit.out"],
          ["inst4$inst1$inst1$inst0_lut_bitPE.bit.in.0","inst1$inst2$inst1_lut_bitPE.bit.out"],
          ["inst4$inst1$inst0$inst1_lut_bitPE.bit.in.1","inst1$inst1$inst1_lut_bitPE.bit.out"],
          ["inst4$inst1$inst0$inst1_lut_bitPE.bit.in.0","inst1$inst3$inst1_lut_bitPE.bit.out"],
          ["inst4$inst1$inst0$inst0_lut_bitPE.bit.in.1","inst1$inst1$inst1_lut_bitPE.bit.out"],
          ["inst4$inst1$inst0$inst0_lut_bitPE.bit.in.0","inst1$inst3$inst1_lut_bitPE.bit.out"],
          ["inst3$inst4$inst0$inst1_lut_bitPE.bit.in.1","inst3$inst1$inst1$inst1_lut_bitPE.bit.out"],
          ["inst3$inst4$inst0$inst1_lut_bitPE.bit.in.0","inst3$inst1$inst0$inst1_lut_bitPE.bit.out"],
          ["inst3$inst4$inst0$inst0_lut_bitPE.bit.in.1","inst3$inst1$inst1$inst1_lut_bitPE.bit.out"],
          ["inst3$inst4$inst0$inst0_lut_bitPE.bit.in.0","inst3$inst1$inst0$inst1_lut_bitPE.bit.out"],
          ["inst3$inst3$inst0$inst1_lut_bitPE.bit.in.1","inst3$inst1$inst1$inst0_lut_bitPE.bit.out"],
          ["inst3$inst3$inst0$inst1_lut_bitPE.bit.in.0","inst3$inst1$inst0$inst0_lut_bitPE.bit.out"],
          ["inst3$inst3$inst0$inst0_lut_bitPE.bit.in.1","inst3$inst1$inst1$inst0_lut_bitPE.bit.out"],
          ["inst3$inst3$inst0$inst0_lut_bitPE.bit.in.0","inst3$inst1$inst0$inst0_lut_bitPE.bit.out"],
          ["inst3$inst1$inst1$inst1_lut_bitPE.bit.in.1","inst1$inst3$inst0_lut_bitPE.bit.out"],
          ["inst3$inst1$inst1$inst1_lut_bitPE.bit.in.0","inst1$inst1$inst0_lut_bitPE.bit.out"],
          ["inst3$inst1$inst1$inst0_lut_bitPE.bit.in.1","inst1$inst3$inst0_lut_bitPE.bit.out"],
          ["inst3$inst1$inst1$inst0_lut_bitPE.bit.in.0","inst1$inst1$inst0_lut_bitPE.bit.out"],
          ["inst3$inst1$inst0$inst1_lut_bitPE.bit.in.1","inst1$inst2$inst0_lut_bitPE.bit.out"],
          ["inst3$inst1$inst0$inst1_lut_bitPE.bit.in.0","inst1$inst0$inst0_lut_bitPE.bit.out"],
          ["inst3$inst1$inst0$inst0_lut_bitPE.bit.in.1","inst1$inst2$inst0_lut_bitPE.bit.out"],
          ["inst3$inst1$inst0$inst0_lut_bitPE.bit.in.0","inst1$inst0$inst0_lut_bitPE.bit.out"],
          ["inst1$inst3$inst1_lut_bitPE.bit.in.1","self.I.4"],
          ["inst1$inst3$inst1_lut_bitPE.bit.in.0","self.I.3"],
          ["inst1$inst3$inst0_lut_bitPE.bit.in.1","self.I.4"],
          ["inst1$inst3$inst0_lut_bitPE.bit.in.0","self.I.3"],
          ["inst1$inst2$inst1_lut_bitPE.bit.in.1","self.I.5"],
          ["inst1$inst2$inst1_lut_bitPE.bit.in.0","self.I.2"],
          ["inst1$inst2$inst0_lut_bitPE.bit.in.1","self.I.5"],
          ["inst1$inst2$inst0_lut_bitPE.bit.in.0","self.I.2"],
          ["inst1$inst1$inst1_lut_bitPE.bit.in.1","self.I.6"],
          ["inst1$inst1$inst1_lut_bitPE.bit.in.0","self.I.1"],
          ["inst1$inst1$inst0_lut_bitPE.bit.in.1","self.I.6"],
          ["inst1$inst1$inst0_lut_bitPE.bit.in.0","self.I.1"],
          ["inst1$inst0$inst1_lut_bitPE.bit.in.1","self.I.7"],
          ["inst1$inst0$inst1_lut_bitPE.bit.in.0","self.I.0"],
          ["inst1$inst0$inst0_lut_bitPE.bit.in.1","self.I.7"],
          ["inst1$inst0$inst0_lut_bitPE.bit.in.0","self.I.0"],
          ["self.O.7","inst4$inst4$inst0$inst1_lut_bitPE.bit.out"],
          ["self.O.6","inst4$inst4$inst0$inst0_lut_bitPE.bit.out"],
          ["self.O.5","inst4$inst3$inst0$inst1_lut_bitPE.bit.out"],
          ["self.O.4","inst4$inst3$inst0$inst0_lut_bitPE.bit.out"],
          ["self.O.3","inst3$inst4$inst0$inst1_lut_bitPE.bit.out"],
          ["self.O.2","inst3$inst4$inst0$inst0_lut_bitPE.bit.out"],
          ["self.O.1","inst3$inst3$inst0$inst1_lut_bitPE.bit.out"],
          ["self.O.0","inst3$inst3$inst0$inst0_lut_bitPE.bit.out"]
        ]
      },
      "ReverseRiffle4":{
        "type":["Record",{
          "O":["Array",4,"Bit"],
          "I":["Array",4,"BitIn"]
        }],
        "connections":[
          ["self.O.3","self.I.2"],
          ["self.O.2","self.I.1"],
          ["self.O.1","self.I.3"],
          ["self.O.0","self.I.0"]
        ]
      },
      "ReverseRiffle8":{
        "type":["Record",{
          "O":["Array",8,"Bit"],
          "I":["Array",8,"BitIn"]
        }],
        "connections":[
          ["self.O.7","self.I.4"],
          ["self.O.6","self.I.3"],
          ["self.O.5","self.I.5"],
          ["self.O.4","self.I.2"],
          ["self.O.3","self.I.6"],
          ["self.O.2","self.I.1"],
          ["self.O.1","self.I.7"],
          ["self.O.0","self.I.0"]
        ]
      },
      "Riffle4":{
        "type":["Record",{
          "O":["Array",4,"Bit"],
          "I":["Array",4,"BitIn"]
        }],
        "connections":[
          ["self.O.3","self.I.3"],
          ["self.O.2","self.I.1"],
          ["self.O.1","self.I.2"],
          ["self.O.0","self.I.0"]
        ]
      },
      "Sorter2":{
        "type":["Record",{
          "O":["Array",2,"Bit"],
          "I":["Array",2,"BitIn"]
        }],
        "instances":{
          "inst0$inst0_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":136, "op_kind":"bit"}
          },
          "inst0$inst1_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":238, "op_kind":"bit"}
          }
        },
        "connections":[
          ["inst0$inst1_lut_bitPE.bit.in.1","self.I.1"],
          ["inst0$inst1_lut_bitPE.bit.in.0","self.I.0"],
          ["inst0$inst0_lut_bitPE.bit.in.1","self.I.1"],
          ["inst0$inst0_lut_bitPE.bit.in.0","self.I.0"],
          ["self.O.1","inst0$inst1_lut_bitPE.bit.out"],
          ["self.O.0","inst0$inst0_lut_bitPE.bit.out"]
        ]
      },
      "Sorter4":{
        "type":["Record",{
          "O":["Array",4,"Bit"],
          "I":["Array",4,"BitIn"]
        }],
        "instances":{
          "inst0$inst1$inst0$inst0_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":136, "op_kind":"bit"}
          },
          "inst0$inst1$inst0$inst1_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":238, "op_kind":"bit"}
          },
          "inst0$inst1$inst1$inst0_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":136, "op_kind":"bit"}
          },
          "inst0$inst1$inst1$inst1_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":238, "op_kind":"bit"}
          },
          "inst0$inst3$inst0$inst0_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":136, "op_kind":"bit"}
          },
          "inst0$inst3$inst0$inst1_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":238, "op_kind":"bit"}
          },
          "inst0$inst4$inst0$inst0_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":136, "op_kind":"bit"}
          },
          "inst0$inst4$inst0$inst1_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":238, "op_kind":"bit"}
          },
          "inst1$inst0$inst0_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":136, "op_kind":"bit"}
          },
          "inst1$inst0$inst1_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":238, "op_kind":"bit"}
          },
          "inst2$inst0$inst0_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":136, "op_kind":"bit"}
          },
          "inst2$inst0$inst1_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":238, "op_kind":"bit"}
          }
        },
        "connections":[
          ["inst2$inst0$inst1_lut_bitPE.bit.in.1","self.I.3"],
          ["inst2$inst0$inst1_lut_bitPE.bit.in.0","self.I.2"],
          ["inst2$inst0$inst0_lut_bitPE.bit.in.1","self.I.3"],
          ["inst2$inst0$inst0_lut_bitPE.bit.in.0","self.I.2"],
          ["inst1$inst0$inst1_lut_bitPE.bit.in.1","self.I.1"],
          ["inst1$inst0$inst1_lut_bitPE.bit.in.0","self.I.0"],
          ["inst1$inst0$inst0_lut_bitPE.bit.in.1","self.I.1"],
          ["inst1$inst0$inst0_lut_bitPE.bit.in.0","self.I.0"],
          ["inst0$inst4$inst0$inst1_lut_bitPE.bit.in.1","inst0$inst1$inst0$inst1_lut_bitPE.bit.out"],
          ["inst0$inst4$inst0$inst1_lut_bitPE.bit.in.0","inst0$inst1$inst1$inst1_lut_bitPE.bit.out"],
          ["inst0$inst4$inst0$inst0_lut_bitPE.bit.in.1","inst0$inst1$inst0$inst1_lut_bitPE.bit.out"],
          ["inst0$inst4$inst0$inst0_lut_bitPE.bit.in.0","inst0$inst1$inst1$inst1_lut_bitPE.bit.out"],
          ["inst0$inst3$inst0$inst1_lut_bitPE.bit.in.1","inst0$inst1$inst1$inst0_lut_bitPE.bit.out"],
          ["inst0$inst3$inst0$inst1_lut_bitPE.bit.in.0","inst0$inst1$inst0$inst0_lut_bitPE.bit.out"],
          ["inst0$inst3$inst0$inst0_lut_bitPE.bit.in.1","inst0$inst1$inst1$inst0_lut_bitPE.bit.out"],
          ["inst0$inst3$inst0$inst0_lut_bitPE.bit.in.0","inst0$inst1$inst0$inst0_lut_bitPE.bit.out"],
          ["inst0$inst1$inst1$inst1_lut_bitPE.bit.in.1","inst2$inst0$inst0_lut_bitPE.bit.out"],
          ["inst0$inst1$inst1$inst1_lut_bitPE.bit.in.0","inst1$inst0$inst1_lut_bitPE.bit.out"],
          ["inst0$inst1$inst1$inst0_lut_bitPE.bit.in.1","inst2$inst0$inst0_lut_bitPE.bit.out"],
          ["inst0$inst1$inst1$inst0_lut_bitPE.bit.in.0","inst1$inst0$inst1_lut_bitPE.bit.out"],
          ["inst0$inst1$inst0$inst1_lut_bitPE.bit.in.1","inst2$inst0$inst1_lut_bitPE.bit.out"],
          ["inst0$inst1$inst0$inst1_lut_bitPE.bit.in.0","inst1$inst0$inst0_lut_bitPE.bit.out"],
          ["inst0$inst1$inst0$inst0_lut_bitPE.bit.in.1","inst2$inst0$inst1_lut_bitPE.bit.out"],
          ["inst0$inst1$inst0$inst0_lut_bitPE.bit.in.0","inst1$inst0$inst0_lut_bitPE.bit.out"],
          ["self.O.3","inst0$inst4$inst0$inst1_lut_bitPE.bit.out"],
          ["self.O.2","inst0$inst4$inst0$inst0_lut_bitPE.bit.out"],
          ["self.O.1","inst0$inst3$inst0$inst1_lut_bitPE.bit.out"],
          ["self.O.0","inst0$inst3$inst0$inst0_lut_bitPE.bit.out"]
        ]
      },
      "Sorter8":{
        "type":["Record",{
          "O":["Array",8,"Bit"],
          "I":["Array",8,"BitIn"]
        }],
        "instances":{
          "inst0$inst1$inst0$inst0_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":136, "op_kind":"bit"}
          },
          "inst0$inst1$inst0$inst1_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":238, "op_kind":"bit"}
          },
          "inst0$inst1$inst1$inst0_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":136, "op_kind":"bit"}
          },
          "inst0$inst1$inst1$inst1_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":238, "op_kind":"bit"}
          },
          "inst0$inst1$inst2$inst0_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":136, "op_kind":"bit"}
          },
          "inst0$inst1$inst2$inst1_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":238, "op_kind":"bit"}
          },
          "inst0$inst1$inst3$inst0_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":136, "op_kind":"bit"}
          },
          "inst0$inst1$inst3$inst1_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":238, "op_kind":"bit"}
          },
          "inst0$inst3$inst1$inst0$inst0_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":136, "op_kind":"bit"}
          },
          "inst0$inst3$inst1$inst0$inst1_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":238, "op_kind":"bit"}
          },
          "inst0$inst3$inst1$inst1$inst0_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":136, "op_kind":"bit"}
          },
          "inst0$inst3$inst1$inst1$inst1_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":238, "op_kind":"bit"}
          },
          "inst0$inst3$inst3$inst0$inst0_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":136, "op_kind":"bit"}
          },
          "inst0$inst3$inst3$inst0$inst1_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":238, "op_kind":"bit"}
          },
          "inst0$inst3$inst4$inst0$inst0_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":136, "op_kind":"bit"}
          },
          "inst0$inst3$inst4$inst0$inst1_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":238, "op_kind":"bit"}
          },
          "inst0$inst4$inst1$inst0$inst0_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":136, "op_kind":"bit"}
          },
          "inst0$inst4$inst1$inst0$inst1_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":238, "op_kind":"bit"}
          },
          "inst0$inst4$inst1$inst1$inst0_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":136, "op_kind":"bit"}
          },
          "inst0$inst4$inst1$inst1$inst1_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":238, "op_kind":"bit"}
          },
          "inst0$inst4$inst3$inst0$inst0_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":136, "op_kind":"bit"}
          },
          "inst0$inst4$inst3$inst0$inst1_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":238, "op_kind":"bit"}
          },
          "inst0$inst4$inst4$inst0$inst0_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":136, "op_kind":"bit"}
          },
          "inst0$inst4$inst4$inst0$inst1_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":238, "op_kind":"bit"}
          },
          "inst1$inst0$inst1$inst0$inst0_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":136, "op_kind":"bit"}
          },
          "inst1$inst0$inst1$inst0$inst1_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":238, "op_kind":"bit"}
          },
          "inst1$inst0$inst1$inst1$inst0_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":136, "op_kind":"bit"}
          },
          "inst1$inst0$inst1$inst1$inst1_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":238, "op_kind":"bit"}
          },
          "inst1$inst0$inst3$inst0$inst0_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":136, "op_kind":"bit"}
          },
          "inst1$inst0$inst3$inst0$inst1_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":238, "op_kind":"bit"}
          },
          "inst1$inst0$inst4$inst0$inst0_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":136, "op_kind":"bit"}
          },
          "inst1$inst0$inst4$inst0$inst1_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":238, "op_kind":"bit"}
          },
          "inst1$inst1$inst0$inst0_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":136, "op_kind":"bit"}
          },
          "inst1$inst1$inst0$inst1_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":238, "op_kind":"bit"}
          },
          "inst1$inst2$inst0$inst0_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":136, "op_kind":"bit"}
          },
          "inst1$inst2$inst0$inst1_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":238, "op_kind":"bit"}
          },
          "inst2$inst0$inst1$inst0$inst0_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":136, "op_kind":"bit"}
          },
          "inst2$inst0$inst1$inst0$inst1_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":238, "op_kind":"bit"}
          },
          "inst2$inst0$inst1$inst1$inst0_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":136, "op_kind":"bit"}
          },
          "inst2$inst0$inst1$inst1$inst1_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":238, "op_kind":"bit"}
          },
          "inst2$inst0$inst3$inst0$inst0_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":136, "op_kind":"bit"}
          },
          "inst2$inst0$inst3$inst0$inst1_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":238, "op_kind":"bit"}
          },
          "inst2$inst0$inst4$inst0$inst0_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":136, "op_kind":"bit"}
          },
          "inst2$inst0$inst4$inst0$inst1_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":238, "op_kind":"bit"}
          },
          "inst2$inst1$inst0$inst0_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":136, "op_kind":"bit"}
          },
          "inst2$inst1$inst0$inst1_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":238, "op_kind":"bit"}
          },
          "inst2$inst2$inst0$inst0_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":136, "op_kind":"bit"}
          },
          "inst2$inst2$inst0$inst1_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":238, "op_kind":"bit"}
          },
          "io1in_I_0":{
            "modref":"cgralib.BitIO",
            "configargs":{"mode":"i"}
          },
          "io1in_I_1":{
            "modref":"cgralib.BitIO",
            "configargs":{"mode":"i"}
          },
          "io1in_I_2":{
            "modref":"cgralib.BitIO",
            "configargs":{"mode":"i"}
          },
          "io1in_I_3":{
            "modref":"cgralib.BitIO",
            "configargs":{"mode":"i"}
          },
          "io1in_I_4":{
            "modref":"cgralib.BitIO",
            "configargs":{"mode":"i"}
          },
          "io1in_I_5":{
            "modref":"cgralib.BitIO",
            "configargs":{"mode":"i"}
          },
          "io1in_I_6":{
            "modref":"cgralib.BitIO",
            "configargs":{"mode":"i"}
          },
          "io1in_I_7":{
            "modref":"cgralib.BitIO",
            "configargs":{"mode":"i"}
          }
        },
        "connections":[
          ["inst2$inst2$inst0$inst1_lut_bitPE.bit.in.1","io1in_I_7.out"],
          ["inst2$inst2$inst0$inst1_lut_bitPE.bit.in.0","io1in_I_6.out"],
          ["inst2$inst2$inst0$inst0_lut_bitPE.bit.in.1","io1in_I_7.out"],
          ["inst2$inst2$inst0$inst0_lut_bitPE.bit.in.0","io1in_I_6.out"],
          ["inst2$inst1$inst0$inst1_lut_bitPE.bit.in.1","io1in_I_5.out"],
          ["inst2$inst1$inst0$inst1_lut_bitPE.bit.in.0","io1in_I_4.out"],
          ["inst2$inst1$inst0$inst0_lut_bitPE.bit.in.1","io1in_I_5.out"],
          ["inst2$inst1$inst0$inst0_lut_bitPE.bit.in.0","io1in_I_4.out"],
          ["inst2$inst0$inst4$inst0$inst1_lut_bitPE.bit.in.1","inst2$inst0$inst1$inst0$inst1_lut_bitPE.bit.out"],
          ["inst2$inst0$inst4$inst0$inst1_lut_bitPE.bit.in.0","inst2$inst0$inst1$inst1$inst1_lut_bitPE.bit.out"],
          ["inst2$inst0$inst4$inst0$inst0_lut_bitPE.bit.in.1","inst2$inst0$inst1$inst0$inst1_lut_bitPE.bit.out"],
          ["inst2$inst0$inst4$inst0$inst0_lut_bitPE.bit.in.0","inst2$inst0$inst1$inst1$inst1_lut_bitPE.bit.out"],
          ["inst2$inst0$inst3$inst0$inst1_lut_bitPE.bit.in.1","inst2$inst0$inst1$inst1$inst0_lut_bitPE.bit.out"],
          ["inst2$inst0$inst3$inst0$inst1_lut_bitPE.bit.in.0","inst2$inst0$inst1$inst0$inst0_lut_bitPE.bit.out"],
          ["inst2$inst0$inst3$inst0$inst0_lut_bitPE.bit.in.1","inst2$inst0$inst1$inst1$inst0_lut_bitPE.bit.out"],
          ["inst2$inst0$inst3$inst0$inst0_lut_bitPE.bit.in.0","inst2$inst0$inst1$inst0$inst0_lut_bitPE.bit.out"],
          ["inst2$inst0$inst1$inst1$inst1_lut_bitPE.bit.in.1","inst2$inst2$inst0$inst0_lut_bitPE.bit.out"],
          ["inst2$inst0$inst1$inst1$inst1_lut_bitPE.bit.in.0","inst2$inst1$inst0$inst1_lut_bitPE.bit.out"],
          ["inst2$inst0$inst1$inst1$inst0_lut_bitPE.bit.in.1","inst2$inst2$inst0$inst0_lut_bitPE.bit.out"],
          ["inst2$inst0$inst1$inst1$inst0_lut_bitPE.bit.in.0","inst2$inst1$inst0$inst1_lut_bitPE.bit.out"],
          ["inst2$inst0$inst1$inst0$inst1_lut_bitPE.bit.in.1","inst2$inst2$inst0$inst1_lut_bitPE.bit.out"],
          ["inst2$inst0$inst1$inst0$inst1_lut_bitPE.bit.in.0","inst2$inst1$inst0$inst0_lut_bitPE.bit.out"],
          ["inst2$inst0$inst1$inst0$inst0_lut_bitPE.bit.in.1","inst2$inst2$inst0$inst1_lut_bitPE.bit.out"],
          ["inst2$inst0$inst1$inst0$inst0_lut_bitPE.bit.in.0","inst2$inst1$inst0$inst0_lut_bitPE.bit.out"],
          ["inst1$inst2$inst0$inst1_lut_bitPE.bit.in.1","io1in_I_3.out"],
          ["inst1$inst2$inst0$inst1_lut_bitPE.bit.in.0","io1in_I_2.out"],
          ["inst1$inst2$inst0$inst0_lut_bitPE.bit.in.1","io1in_I_3.out"],
          ["inst1$inst2$inst0$inst0_lut_bitPE.bit.in.0","io1in_I_2.out"],
          ["inst1$inst1$inst0$inst1_lut_bitPE.bit.in.1","io1in_I_1.out"],
          ["inst1$inst1$inst0$inst1_lut_bitPE.bit.in.0","io1in_I_0.out"],
          ["inst1$inst1$inst0$inst0_lut_bitPE.bit.in.1","io1in_I_1.out"],
          ["inst1$inst1$inst0$inst0_lut_bitPE.bit.in.0","io1in_I_0.out"],
          ["inst1$inst0$inst4$inst0$inst1_lut_bitPE.bit.in.1","inst1$inst0$inst1$inst0$inst1_lut_bitPE.bit.out"],
          ["inst1$inst0$inst4$inst0$inst1_lut_bitPE.bit.in.0","inst1$inst0$inst1$inst1$inst1_lut_bitPE.bit.out"],
          ["inst1$inst0$inst4$inst0$inst0_lut_bitPE.bit.in.1","inst1$inst0$inst1$inst0$inst1_lut_bitPE.bit.out"],
          ["inst1$inst0$inst4$inst0$inst0_lut_bitPE.bit.in.0","inst1$inst0$inst1$inst1$inst1_lut_bitPE.bit.out"],
          ["inst1$inst0$inst3$inst0$inst1_lut_bitPE.bit.in.1","inst1$inst0$inst1$inst1$inst0_lut_bitPE.bit.out"],
          ["inst1$inst0$inst3$inst0$inst1_lut_bitPE.bit.in.0","inst1$inst0$inst1$inst0$inst0_lut_bitPE.bit.out"],
          ["inst1$inst0$inst3$inst0$inst0_lut_bitPE.bit.in.1","inst1$inst0$inst1$inst1$inst0_lut_bitPE.bit.out"],
          ["inst1$inst0$inst3$inst0$inst0_lut_bitPE.bit.in.0","inst1$inst0$inst1$inst0$inst0_lut_bitPE.bit.out"],
          ["inst1$inst0$inst1$inst1$inst1_lut_bitPE.bit.in.1","inst1$inst2$inst0$inst0_lut_bitPE.bit.out"],
          ["inst1$inst0$inst1$inst1$inst1_lut_bitPE.bit.in.0","inst1$inst1$inst0$inst1_lut_bitPE.bit.out"],
          ["inst1$inst0$inst1$inst1$inst0_lut_bitPE.bit.in.1","inst1$inst2$inst0$inst0_lut_bitPE.bit.out"],
          ["inst1$inst0$inst1$inst1$inst0_lut_bitPE.bit.in.0","inst1$inst1$inst0$inst1_lut_bitPE.bit.out"],
          ["inst1$inst0$inst1$inst0$inst1_lut_bitPE.bit.in.1","inst1$inst2$inst0$inst1_lut_bitPE.bit.out"],
          ["inst1$inst0$inst1$inst0$inst1_lut_bitPE.bit.in.0","inst1$inst1$inst0$inst0_lut_bitPE.bit.out"],
          ["inst1$inst0$inst1$inst0$inst0_lut_bitPE.bit.in.1","inst1$inst2$inst0$inst1_lut_bitPE.bit.out"],
          ["inst1$inst0$inst1$inst0$inst0_lut_bitPE.bit.in.0","inst1$inst1$inst0$inst0_lut_bitPE.bit.out"],
          ["inst0$inst4$inst4$inst0$inst1_lut_bitPE.bit.in.1","inst0$inst4$inst1$inst1$inst1_lut_bitPE.bit.out"],
          ["inst0$inst4$inst4$inst0$inst1_lut_bitPE.bit.in.0","inst0$inst4$inst1$inst0$inst1_lut_bitPE.bit.out"],
          ["inst0$inst4$inst4$inst0$inst0_lut_bitPE.bit.in.1","inst0$inst4$inst1$inst1$inst1_lut_bitPE.bit.out"],
          ["inst0$inst4$inst4$inst0$inst0_lut_bitPE.bit.in.0","inst0$inst4$inst1$inst0$inst1_lut_bitPE.bit.out"],
          ["inst0$inst4$inst3$inst0$inst1_lut_bitPE.bit.in.1","inst0$inst4$inst1$inst1$inst0_lut_bitPE.bit.out"],
          ["inst0$inst4$inst3$inst0$inst1_lut_bitPE.bit.in.0","inst0$inst4$inst1$inst0$inst0_lut_bitPE.bit.out"],
          ["inst0$inst4$inst3$inst0$inst0_lut_bitPE.bit.in.1","inst0$inst4$inst1$inst1$inst0_lut_bitPE.bit.out"],
          ["inst0$inst4$inst3$inst0$inst0_lut_bitPE.bit.in.0","inst0$inst4$inst1$inst0$inst0_lut_bitPE.bit.out"],
          ["inst0$inst4$inst1$inst1$inst1_lut_bitPE.bit.in.1","inst0$inst1$inst0$inst1_lut_bitPE.bit.out"],
          ["inst0$inst4$inst1$inst1$inst1_lut_bitPE.bit.in.0","inst0$inst1$inst2$inst1_lut_bitPE.bit.out"],
          ["inst0$inst4$inst1$inst1$inst0_lut_bitPE.bit.in.1","inst0$inst1$inst0$inst1_lut_bitPE.bit.out"],
          ["inst0$inst4$inst1$inst1$inst0_lut_bitPE.bit.in.0","inst0$inst1$inst2$inst1_lut_bitPE.bit.out"],
          ["inst0$inst4$inst1$inst0$inst1_lut_bitPE.bit.in.1","inst0$inst1$inst1$inst1_lut_bitPE.bit.out"],
          ["inst0$inst4$inst1$inst0$inst1_lut_bitPE.bit.in.0","inst0$inst1$inst3$inst1_lut_bitPE.bit.out"],
          ["inst0$inst4$inst1$inst0$inst0_lut_bitPE.bit.in.1","inst0$inst1$inst1$inst1_lut_bitPE.bit.out"],
          ["inst0$inst4$inst1$inst0$inst0_lut_bitPE.bit.in.0","inst0$inst1$inst3$inst1_lut_bitPE.bit.out"],
          ["inst0$inst3$inst4$inst0$inst1_lut_bitPE.bit.in.1","inst0$inst3$inst1$inst1$inst1_lut_bitPE.bit.out"],
          ["inst0$inst3$inst4$inst0$inst1_lut_bitPE.bit.in.0","inst0$inst3$inst1$inst0$inst1_lut_bitPE.bit.out"],
          ["inst0$inst3$inst4$inst0$inst0_lut_bitPE.bit.in.1","inst0$inst3$inst1$inst1$inst1_lut_bitPE.bit.out"],
          ["inst0$inst3$inst4$inst0$inst0_lut_bitPE.bit.in.0","inst0$inst3$inst1$inst0$inst1_lut_bitPE.bit.out"],
          ["inst0$inst3$inst3$inst0$inst1_lut_bitPE.bit.in.1","inst0$inst3$inst1$inst1$inst0_lut_bitPE.bit.out"],
          ["inst0$inst3$inst3$inst0$inst1_lut_bitPE.bit.in.0","inst0$inst3$inst1$inst0$inst0_lut_bitPE.bit.out"],
          ["inst0$inst3$inst3$inst0$inst0_lut_bitPE.bit.in.1","inst0$inst3$inst1$inst1$inst0_lut_bitPE.bit.out"],
          ["inst0$inst3$inst3$inst0$inst0_lut_bitPE.bit.in.0","inst0$inst3$inst1$inst0$inst0_lut_bitPE.bit.out"],
          ["inst0$inst3$inst1$inst1$inst1_lut_bitPE.bit.in.1","inst0$inst1$inst3$inst0_lut_bitPE.bit.out"],
          ["inst0$inst3$inst1$inst1$inst1_lut_bitPE.bit.in.0","inst0$inst1$inst1$inst0_lut_bitPE.bit.out"],
          ["inst0$inst3$inst1$inst1$inst0_lut_bitPE.bit.in.1","inst0$inst1$inst3$inst0_lut_bitPE.bit.out"],
          ["inst0$inst3$inst1$inst1$inst0_lut_bitPE.bit.in.0","inst0$inst1$inst1$inst0_lut_bitPE.bit.out"],
          ["inst0$inst3$inst1$inst0$inst1_lut_bitPE.bit.in.1","inst0$inst1$inst2$inst0_lut_bitPE.bit.out"],
          ["inst0$inst3$inst1$inst0$inst1_lut_bitPE.bit.in.0","inst0$inst1$inst0$inst0_lut_bitPE.bit.out"],
          ["inst0$inst3$inst1$inst0$inst0_lut_bitPE.bit.in.1","inst0$inst1$inst2$inst0_lut_bitPE.bit.out"],
          ["inst0$inst3$inst1$inst0$inst0_lut_bitPE.bit.in.0","inst0$inst1$inst0$inst0_lut_bitPE.bit.out"],
          ["inst0$inst1$inst3$inst1_lut_bitPE.bit.in.1","inst2$inst0$inst3$inst0$inst0_lut_bitPE.bit.out"],
          ["inst0$inst1$inst3$inst1_lut_bitPE.bit.in.0","inst1$inst0$inst4$inst0$inst1_lut_bitPE.bit.out"],
          ["inst0$inst1$inst3$inst0_lut_bitPE.bit.in.1","inst2$inst0$inst3$inst0$inst0_lut_bitPE.bit.out"],
          ["inst0$inst1$inst3$inst0_lut_bitPE.bit.in.0","inst1$inst0$inst4$inst0$inst1_lut_bitPE.bit.out"],
          ["inst0$inst1$inst2$inst1_lut_bitPE.bit.in.1","inst2$inst0$inst3$inst0$inst1_lut_bitPE.bit.out"],
          ["inst0$inst1$inst2$inst1_lut_bitPE.bit.in.0","inst1$inst0$inst4$inst0$inst0_lut_bitPE.bit.out"],
          ["inst0$inst1$inst2$inst0_lut_bitPE.bit.in.1","inst2$inst0$inst3$inst0$inst1_lut_bitPE.bit.out"],
          ["inst0$inst1$inst2$inst0_lut_bitPE.bit.in.0","inst1$inst0$inst4$inst0$inst0_lut_bitPE.bit.out"],
          ["inst0$inst1$inst1$inst1_lut_bitPE.bit.in.1","inst2$inst0$inst4$inst0$inst0_lut_bitPE.bit.out"],
          ["inst0$inst1$inst1$inst1_lut_bitPE.bit.in.0","inst1$inst0$inst3$inst0$inst1_lut_bitPE.bit.out"],
          ["inst0$inst1$inst1$inst0_lut_bitPE.bit.in.1","inst2$inst0$inst4$inst0$inst0_lut_bitPE.bit.out"],
          ["inst0$inst1$inst1$inst0_lut_bitPE.bit.in.0","inst1$inst0$inst3$inst0$inst1_lut_bitPE.bit.out"],
          ["inst0$inst1$inst0$inst1_lut_bitPE.bit.in.1","inst2$inst0$inst4$inst0$inst1_lut_bitPE.bit.out"],
          ["inst0$inst1$inst0$inst1_lut_bitPE.bit.in.0","inst1$inst0$inst3$inst0$inst0_lut_bitPE.bit.out"],
          ["inst0$inst1$inst0$inst0_lut_bitPE.bit.in.1","inst2$inst0$inst4$inst0$inst1_lut_bitPE.bit.out"],
          ["inst0$inst1$inst0$inst0_lut_bitPE.bit.in.0","inst1$inst0$inst3$inst0$inst0_lut_bitPE.bit.out"]
        ]
      },
      "Swap":{
        "type":["Record",{
          "O":["Array",2,"Bit"],
          "I":["Array",2,"BitIn"]
        }],
        "instances":{
          "inst0_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":136, "op_kind":"bit"}
          },
          "inst1_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":238, "op_kind":"bit"}
          }
        },
        "connections":[
          ["inst1_lut_bitPE.bit.in.1","self.I.1"],
          ["inst1_lut_bitPE.bit.in.0","self.I.0"],
          ["inst0_lut_bitPE.bit.in.1","self.I.1"],
          ["inst0_lut_bitPE.bit.in.0","self.I.0"],
          ["self.O.1","inst1_lut_bitPE.bit.out"],
          ["self.O.0","inst0_lut_bitPE.bit.out"]
        ]
      },
      "Swap4":{
        "type":["Record",{
          "O":["Array",4,"Bit"],
          "I":["Array",4,"BitIn"]
        }],
        "instances":{
          "inst0$inst0_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":136, "op_kind":"bit"}
          },
          "inst0$inst1_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":238, "op_kind":"bit"}
          },
          "inst1$inst0_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":136, "op_kind":"bit"}
          },
          "inst1$inst1_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":238, "op_kind":"bit"}
          }
        },
        "connections":[
          ["inst1$inst1_lut_bitPE.bit.in.1","self.I.3"],
          ["inst1$inst1_lut_bitPE.bit.in.0","self.I.2"],
          ["inst1$inst0_lut_bitPE.bit.in.1","self.I.3"],
          ["inst1$inst0_lut_bitPE.bit.in.0","self.I.2"],
          ["inst0$inst1_lut_bitPE.bit.in.1","self.I.1"],
          ["inst0$inst1_lut_bitPE.bit.in.0","self.I.0"],
          ["inst0$inst0_lut_bitPE.bit.in.1","self.I.1"],
          ["inst0$inst0_lut_bitPE.bit.in.0","self.I.0"],
          ["self.O.3","inst1$inst1_lut_bitPE.bit.out"],
          ["self.O.2","inst1$inst0_lut_bitPE.bit.out"],
          ["self.O.1","inst0$inst1_lut_bitPE.bit.out"],
          ["self.O.0","inst0$inst0_lut_bitPE.bit.out"]
        ]
      },
      "Swap8":{
        "type":["Record",{
          "O":["Array",8,"Bit"],
          "I":["Array",8,"BitIn"]
        }],
        "instances":{
          "inst0$inst0_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":136, "op_kind":"bit"}
          },
          "inst0$inst1_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":238, "op_kind":"bit"}
          },
          "inst1$inst0_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":136, "op_kind":"bit"}
          },
          "inst1$inst1_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":238, "op_kind":"bit"}
          },
          "inst2$inst0_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":136, "op_kind":"bit"}
          },
          "inst2$inst1_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":238, "op_kind":"bit"}
          },
          "inst3$inst0_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":136, "op_kind":"bit"}
          },
          "inst3$inst1_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":238, "op_kind":"bit"}
          }
        },
        "connections":[
          ["inst3$inst1_lut_bitPE.bit.in.1","self.I.7"],
          ["inst3$inst1_lut_bitPE.bit.in.0","self.I.6"],
          ["inst3$inst0_lut_bitPE.bit.in.1","self.I.7"],
          ["inst3$inst0_lut_bitPE.bit.in.0","self.I.6"],
          ["inst2$inst1_lut_bitPE.bit.in.1","self.I.5"],
          ["inst2$inst1_lut_bitPE.bit.in.0","self.I.4"],
          ["inst2$inst0_lut_bitPE.bit.in.1","self.I.5"],
          ["inst2$inst0_lut_bitPE.bit.in.0","self.I.4"],
          ["inst1$inst1_lut_bitPE.bit.in.1","self.I.3"],
          ["inst1$inst1_lut_bitPE.bit.in.0","self.I.2"],
          ["inst1$inst0_lut_bitPE.bit.in.1","self.I.3"],
          ["inst1$inst0_lut_bitPE.bit.in.0","self.I.2"],
          ["inst0$inst1_lut_bitPE.bit.in.1","self.I.1"],
          ["inst0$inst1_lut_bitPE.bit.in.0","self.I.0"],
          ["inst0$inst0_lut_bitPE.bit.in.1","self.I.1"],
          ["inst0$inst0_lut_bitPE.bit.in.0","self.I.0"],
          ["self.O.7","inst3$inst1_lut_bitPE.bit.out"],
          ["self.O.6","inst3$inst0_lut_bitPE.bit.out"],
          ["self.O.5","inst2$inst1_lut_bitPE.bit.out"],
          ["self.O.4","inst2$inst0_lut_bitPE.bit.out"],
          ["self.O.3","inst1$inst1_lut_bitPE.bit.out"],
          ["self.O.2","inst1$inst0_lut_bitPE.bit.out"],
          ["self.O.1","inst0$inst1_lut_bitPE.bit.out"],
          ["self.O.0","inst0$inst0_lut_bitPE.bit.out"]
        ]
      },
      "UnReverseRiffle4":{
        "type":["Record",{
          "O":["Array",4,"Bit"],
          "I":["Array",4,"BitIn"]
        }],
        "connections":[
          ["self.O.3","self.I.1"],
          ["self.O.2","self.I.3"],
          ["self.O.1","self.I.2"],
          ["self.O.0","self.I.0"]
        ]
      },
      "UnReverseRiffle8":{
        "type":["Record",{
          "O":["Array",8,"Bit"],
          "I":["Array",8,"BitIn"]
        }],
        "connections":[
          ["self.O.7","self.I.1"],
          ["self.O.6","self.I.3"],
          ["self.O.5","self.I.5"],
          ["self.O.4","self.I.7"],
          ["self.O.3","self.I.6"],
          ["self.O.2","self.I.4"],
          ["self.O.1","self.I.2"],
          ["self.O.0","self.I.0"]
        ]
      },
      "UnRiffle4":{
        "type":["Record",{
          "O":["Array",4,"Bit"],
          "I":["Array",4,"BitIn"]
        }],
        "connections":[
          ["self.O.3","self.I.3"],
          ["self.O.2","self.I.1"],
          ["self.O.1","self.I.2"],
          ["self.O.0","self.I.0"]
        ]
      }
    }
  }
}
}