

================================================================
== Vitis HLS Report for 'GLOBAL_MEAN_POOL_Pipeline_VITIS_LOOP_429_1'
================================================================
* Date:           Mon Jan 17 10:40:30 2022

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:09:46 MDT 2021)
* Project:        PNA_HLS_proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.284 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1047|     1047|  3.490 us|  3.490 us|  1047|  1047|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_429_1  |     1045|     1045|        19|         13|          1|    80|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|    1330|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     3|      173|      53|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     267|    -|
|Register             |        -|     -|      718|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     3|      891|    1650|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+---------------------+---------+----+-----+----+-----+
    |         Instance         |        Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +--------------------------+---------------------+---------+----+-----+----+-----+
    |mul_32s_34ns_65_2_1_U166  |mul_32s_34ns_65_2_1  |        0|   3|  173|  53|    0|
    +--------------------------+---------------------+---------+----+-----+----+-----+
    |Total                     |                     |        0|   3|  173|  53|    0|
    +--------------------------+---------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln429_fu_380_p2        |         +|   0|  0|  14|           7|           1|
    |add_ln712_12_fu_542_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln712_13_fu_512_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln712_14_fu_518_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln712_15_fu_547_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln712_17_fu_625_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln712_18_fu_631_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln712_20_fu_637_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln712_21_fu_642_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln712_22_fu_782_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln712_23_fu_666_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln712_24_fu_672_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln712_25_fu_760_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln712_26_fu_726_p2     |         +|   0|  0|  39|          32|          32|
    |add_ln712_27_fu_766_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln712_28_fu_786_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln712_30_fu_790_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln712_31_fu_771_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln712_33_fu_777_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln712_34_fu_796_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln712_35_fu_801_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln712_36_fu_807_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln712_37_fu_423_p2     |         +|   0|  0|  15|           8|           7|
    |add_ln712_38_fu_437_p2     |         +|   0|  0|  15|           8|           8|
    |add_ln712_39_fu_447_p2     |         +|   0|  0|  16|           9|           8|
    |add_ln712_40_fu_463_p2     |         +|   0|  0|  16|           9|           9|
    |add_ln712_41_fu_473_p2     |         +|   0|  0|  15|           8|           8|
    |add_ln712_42_fu_490_p2     |         +|   0|  0|  17|          10|           9|
    |add_ln712_43_fu_501_p2     |         +|   0|  0|  17|          10|          10|
    |add_ln712_44_fu_532_p2     |         +|   0|  0|  17|          10|          10|
    |add_ln712_45_fu_552_p2     |         +|   0|  0|  16|           9|           9|
    |add_ln712_46_fu_566_p2     |         +|   0|  0|  16|           9|           9|
    |add_ln712_47_fu_583_p2     |         +|   0|  0|  18|          11|          10|
    |add_ln712_48_fu_594_p2     |         +|   0|  0|  18|          11|          11|
    |add_ln712_49_fu_605_p2     |         +|   0|  0|  18|          11|          11|
    |add_ln712_50_fu_615_p2     |         +|   0|  0|  18|          11|          11|
    |add_ln712_51_fu_656_p2     |         +|   0|  0|  18|          11|          11|
    |add_ln712_52_fu_678_p2     |         +|   0|  0|  18|          11|          11|
    |add_ln712_53_fu_688_p2     |         +|   0|  0|  18|          11|          11|
    |add_ln712_54_fu_698_p2     |         +|   0|  0|  17|          10|          10|
    |add_ln712_55_fu_712_p2     |         +|   0|  0|  17|          10|          10|
    |add_ln712_56_fu_732_p2     |         +|   0|  0|  17|          10|          10|
    |add_ln712_57_fu_746_p2     |         +|   0|  0|  16|           9|           9|
    |add_ln712_58_fu_404_p2     |         +|   0|  0|  19|          12|          11|
    |add_ln712_fu_458_p2        |         +|   0|  0|  39|          32|          32|
    |grp_fu_342_p2              |         +|   0|  0|  39|          32|          32|
    |sub_ln1201_2_fu_869_p2     |         -|   0|  0|  39|           1|          32|
    |sub_ln1201_fu_840_p2       |         -|   0|  0|  72|           1|          65|
    |icmp_ln429_fu_374_p2       |      icmp|   0|  0|  10|           7|           7|
    |select_ln1201_2_fu_875_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln1201_fu_862_p3    |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|1330|         973|        1120|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  65|         14|    1|         14|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_2         |   9|          2|    7|         14|
    |h_combined_V_0_address0      |  65|         14|   16|        224|
    |h_combined_V_0_address1      |  65|         14|   16|        224|
    |j_fu_104                     |   9|          2|    7|         14|
    |reg_348                      |   9|          2|   32|         64|
    |reg_353                      |   9|          2|   32|         64|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 267|         58|  115|        626|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln712_14_reg_1001             |  32|   0|   32|          0|
    |add_ln712_15_reg_1016             |  32|   0|   32|          0|
    |add_ln712_19_reg_1050             |  32|   0|   32|          0|
    |add_ln712_21_reg_1065             |  32|   0|   32|          0|
    |add_ln712_24_reg_1080             |  32|   0|   32|          0|
    |add_ln712_26_reg_1105             |  32|   0|   32|          0|
    |add_ln712_27_reg_1120             |  32|   0|   32|          0|
    |add_ln712_32_reg_945              |  32|   0|   32|          0|
    |add_ln712_33_reg_1125             |  32|   0|   32|          0|
    |add_ln712_36_reg_1130             |  32|   0|   32|          0|
    |add_ln712_reg_968                 |  32|   0|   32|          0|
    |ap_CS_fsm                         |  13|   0|   13|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |h_5_V_addr_reg_918                |   7|   0|    7|          0|
    |h_5_V_addr_reg_918_pp0_iter1_reg  |   7|   0|    7|          0|
    |h_5_V_load_reg_940                |  32|   0|   32|          0|
    |icmp_ln429_reg_899                |   1|   0|    1|          0|
    |j_2_reg_889                       |   7|   0|    7|          0|
    |j_cast_reg_903                    |   7|   0|   64|         57|
    |j_fu_104                          |   7|   0|    7|          0|
    |mul_ln1201_reg_1146               |  65|   0|   65|          0|
    |reg_348                           |  32|   0|   32|          0|
    |reg_353                           |  32|   0|   32|          0|
    |reg_358                           |  32|   0|   32|          0|
    |reg_362                           |  32|   0|   32|          0|
    |select_ln1201_2_reg_1156          |  32|   0|   32|          0|
    |tmp_267_reg_1135                  |   1|   0|    1|          0|
    |tmp_269_reg_1151                  |  28|   0|   28|          0|
    |zext_ln712_15_reg_1031            |   7|   0|   11|          4|
    |zext_ln712_16_reg_950             |   7|   0|    9|          2|
    |zext_ln712_17_reg_983             |   7|   0|   10|          3|
    |zext_ln712_18_reg_924             |   7|   0|    8|          1|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 718|   0|  785|         67|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                Source Object               |    C Type    |
+-------------------------+-----+-----+------------+--------------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  GLOBAL_MEAN_POOL_Pipeline_VITIS_LOOP_429_1|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  GLOBAL_MEAN_POOL_Pipeline_VITIS_LOOP_429_1|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  GLOBAL_MEAN_POOL_Pipeline_VITIS_LOOP_429_1|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  GLOBAL_MEAN_POOL_Pipeline_VITIS_LOOP_429_1|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  GLOBAL_MEAN_POOL_Pipeline_VITIS_LOOP_429_1|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  GLOBAL_MEAN_POOL_Pipeline_VITIS_LOOP_429_1|  return value|
|h_5_V_address0           |  out|    7|   ap_memory|                                       h_5_V|         array|
|h_5_V_ce0                |  out|    1|   ap_memory|                                       h_5_V|         array|
|h_5_V_q0                 |   in|   32|   ap_memory|                                       h_5_V|         array|
|h_5_V_address1           |  out|    7|   ap_memory|                                       h_5_V|         array|
|h_5_V_ce1                |  out|    1|   ap_memory|                                       h_5_V|         array|
|h_5_V_we1                |  out|    1|   ap_memory|                                       h_5_V|         array|
|h_5_V_d1                 |  out|   32|   ap_memory|                                       h_5_V|         array|
|h_combined_V_0_address0  |  out|   16|   ap_memory|                              h_combined_V_0|         array|
|h_combined_V_0_ce0       |  out|    1|   ap_memory|                              h_combined_V_0|         array|
|h_combined_V_0_q0        |   in|   32|   ap_memory|                              h_combined_V_0|         array|
|h_combined_V_0_address1  |  out|   16|   ap_memory|                              h_combined_V_0|         array|
|h_combined_V_0_ce1       |  out|    1|   ap_memory|                              h_combined_V_0|         array|
|h_combined_V_0_q1        |   in|   32|   ap_memory|                              h_combined_V_0|         array|
+-------------------------+-----+-----+------------+--------------------------------------------+--------------+

