{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1511427290385 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1511427290385 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 23 16:54:50 2017 " "Processing started: Thu Nov 23 16:54:50 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1511427290385 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1511427290385 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NameDispaly -c NameDispaly " "Command: quartus_map --read_settings_files=on --write_settings_files=off NameDispaly -c NameDispaly" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1511427290385 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1511427290676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file frequency_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 Frequency_Divider " "Found entity 1: Frequency_Divider" {  } { { "Frequency_Divider.v" "" { Text "D:/16021019/LEDmatrix/Frequency_Divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511427290723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511427290723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "col_sel.v 1 1 " "Found 1 design units, including 1 entities, in source file col_sel.v" { { "Info" "ISGN_ENTITY_NAME" "1 Col_Sel " "Found entity 1: Col_Sel" {  } { { "Col_Sel.v" "" { Text "D:/16021019/LEDmatrix/Col_Sel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511427290723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511427290723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "character1.v 1 1 " "Found 1 design units, including 1 entities, in source file character1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Character1 " "Found entity 1: Character1" {  } { { "Character1.v" "" { Text "D:/16021019/LEDmatrix/Character1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511427290723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511427290723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scanner.v 1 1 " "Found 1 design units, including 1 entities, in source file scanner.v" { { "Info" "ISGN_ENTITY_NAME" "1 Scanner " "Found entity 1: Scanner" {  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511427290738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511427290738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "namedispaly.bdf 1 1 " "Found 1 design units, including 1 entities, in source file namedispaly.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 NameDispaly " "Found entity 1: NameDispaly" {  } { { "NameDispaly.bdf" "" { Schematic "D:/16021019/LEDmatrix/NameDispaly.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511427290738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511427290738 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "NameDispaly " "Elaborating entity \"NameDispaly\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1511427290770 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "clk " "Pin \"clk\" not connected" {  } { { "NameDispaly.bdf" "" { Schematic "D:/16021019/LEDmatrix/NameDispaly.bdf" { { 48 392 560 64 "clk" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1511427290770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Col_Sel Col_Sel:inst3 " "Elaborating entity \"Col_Sel\" for hierarchy \"Col_Sel:inst3\"" {  } { { "NameDispaly.bdf" "inst3" { Schematic "D:/16021019/LEDmatrix/NameDispaly.bdf" { { 80 384 528 160 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511427290770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Frequency_Divider Frequency_Divider:inst " "Elaborating entity \"Frequency_Divider\" for hierarchy \"Frequency_Divider:inst\"" {  } { { "NameDispaly.bdf" "inst" { Schematic "D:/16021019/LEDmatrix/NameDispaly.bdf" { { 80 184 368 192 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511427290770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Scanner Scanner:inst4 " "Elaborating entity \"Scanner\" for hierarchy \"Scanner:inst4\"" {  } { { "NameDispaly.bdf" "inst4" { Schematic "D:/16021019/LEDmatrix/NameDispaly.bdf" { { 184 544 752 520 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511427290785 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Col00 Scanner.v(9) " "Verilog HDL Always Construct warning at Scanner.v(9): variable \"Col00\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1511427290785 "|Scanner"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Col01 Scanner.v(10) " "Verilog HDL Always Construct warning at Scanner.v(10): variable \"Col01\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1511427290785 "|Scanner"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Col02 Scanner.v(11) " "Verilog HDL Always Construct warning at Scanner.v(11): variable \"Col02\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1511427290785 "|Scanner"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Col03 Scanner.v(12) " "Verilog HDL Always Construct warning at Scanner.v(12): variable \"Col03\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1511427290785 "|Scanner"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Col04 Scanner.v(13) " "Verilog HDL Always Construct warning at Scanner.v(13): variable \"Col04\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1511427290785 "|Scanner"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Col05 Scanner.v(14) " "Verilog HDL Always Construct warning at Scanner.v(14): variable \"Col05\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1511427290785 "|Scanner"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Col06 Scanner.v(15) " "Verilog HDL Always Construct warning at Scanner.v(15): variable \"Col06\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1511427290785 "|Scanner"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Col07 Scanner.v(16) " "Verilog HDL Always Construct warning at Scanner.v(16): variable \"Col07\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1511427290785 "|Scanner"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Col08 Scanner.v(17) " "Verilog HDL Always Construct warning at Scanner.v(17): variable \"Col08\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1511427290785 "|Scanner"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Col09 Scanner.v(18) " "Verilog HDL Always Construct warning at Scanner.v(18): variable \"Col09\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1511427290785 "|Scanner"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Col10 Scanner.v(19) " "Verilog HDL Always Construct warning at Scanner.v(19): variable \"Col10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1511427290785 "|Scanner"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Col11 Scanner.v(20) " "Verilog HDL Always Construct warning at Scanner.v(20): variable \"Col11\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1511427290785 "|Scanner"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Col12 Scanner.v(21) " "Verilog HDL Always Construct warning at Scanner.v(21): variable \"Col12\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1511427290785 "|Scanner"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Col13 Scanner.v(22) " "Verilog HDL Always Construct warning at Scanner.v(22): variable \"Col13\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1511427290785 "|Scanner"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Col14 Scanner.v(23) " "Verilog HDL Always Construct warning at Scanner.v(23): variable \"Col14\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1511427290785 "|Scanner"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Col15 Scanner.v(24) " "Verilog HDL Always Construct warning at Scanner.v(24): variable \"Col15\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1511427290785 "|Scanner"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Scanner.v(8) " "Verilog HDL Case Statement warning at Scanner.v(8): incomplete case statement has no default case item" {  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 8 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1511427290785 "|Scanner"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Row Scanner.v(6) " "Verilog HDL Always Construct warning at Scanner.v(6): inferring latch(es) for variable \"Row\", which holds its previous value in one or more paths through the always construct" {  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1511427290785 "|Scanner"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Row\[0\] Scanner.v(6) " "Inferred latch for \"Row\[0\]\" at Scanner.v(6)" {  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511427290785 "|Scanner"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Row\[1\] Scanner.v(6) " "Inferred latch for \"Row\[1\]\" at Scanner.v(6)" {  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511427290785 "|Scanner"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Row\[2\] Scanner.v(6) " "Inferred latch for \"Row\[2\]\" at Scanner.v(6)" {  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511427290785 "|Scanner"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Row\[3\] Scanner.v(6) " "Inferred latch for \"Row\[3\]\" at Scanner.v(6)" {  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511427290785 "|Scanner"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Row\[4\] Scanner.v(6) " "Inferred latch for \"Row\[4\]\" at Scanner.v(6)" {  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511427290785 "|Scanner"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Row\[5\] Scanner.v(6) " "Inferred latch for \"Row\[5\]\" at Scanner.v(6)" {  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511427290785 "|Scanner"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Row\[6\] Scanner.v(6) " "Inferred latch for \"Row\[6\]\" at Scanner.v(6)" {  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511427290785 "|Scanner"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Row\[7\] Scanner.v(6) " "Inferred latch for \"Row\[7\]\" at Scanner.v(6)" {  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511427290785 "|Scanner"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Row\[8\] Scanner.v(6) " "Inferred latch for \"Row\[8\]\" at Scanner.v(6)" {  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511427290785 "|Scanner"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Row\[9\] Scanner.v(6) " "Inferred latch for \"Row\[9\]\" at Scanner.v(6)" {  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511427290785 "|Scanner"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Row\[10\] Scanner.v(6) " "Inferred latch for \"Row\[10\]\" at Scanner.v(6)" {  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511427290785 "|Scanner"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Row\[11\] Scanner.v(6) " "Inferred latch for \"Row\[11\]\" at Scanner.v(6)" {  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511427290785 "|Scanner"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Row\[12\] Scanner.v(6) " "Inferred latch for \"Row\[12\]\" at Scanner.v(6)" {  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511427290785 "|Scanner"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Row\[13\] Scanner.v(6) " "Inferred latch for \"Row\[13\]\" at Scanner.v(6)" {  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511427290785 "|Scanner"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Row\[14\] Scanner.v(6) " "Inferred latch for \"Row\[14\]\" at Scanner.v(6)" {  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511427290785 "|Scanner"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Row\[15\] Scanner.v(6) " "Inferred latch for \"Row\[15\]\" at Scanner.v(6)" {  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511427290785 "|Scanner"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Character1 Character1:inst1 " "Elaborating entity \"Character1\" for hierarchy \"Character1:inst1\"" {  } { { "NameDispaly.bdf" "inst1" { Schematic "D:/16021019/LEDmatrix/NameDispaly.bdf" { { 200 368 528 504 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511427290785 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Scanner:inst4\|Row\[3\] Scanner:inst4\|Row\[13\] " "Duplicate LATCH primitive \"Scanner:inst4\|Row\[3\]\" merged with LATCH primitive \"Scanner:inst4\|Row\[13\]\"" {  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 6 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511427291269 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Scanner:inst4\|Row\[2\] Scanner:inst4\|Row\[13\] " "Duplicate LATCH primitive \"Scanner:inst4\|Row\[2\]\" merged with LATCH primitive \"Scanner:inst4\|Row\[13\]\"" {  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 6 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511427291269 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Scanner:inst4\|Row\[12\] Scanner:inst4\|Row\[13\] " "Duplicate LATCH primitive \"Scanner:inst4\|Row\[12\]\" merged with LATCH primitive \"Scanner:inst4\|Row\[13\]\"" {  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 6 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511427291269 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Scanner:inst4\|Row\[7\] Scanner:inst4\|Row\[11\] " "Duplicate LATCH primitive \"Scanner:inst4\|Row\[7\]\" merged with LATCH primitive \"Scanner:inst4\|Row\[11\]\"" {  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 6 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511427291269 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Scanner:inst4\|Row\[8\] Scanner:inst4\|Row\[11\] " "Duplicate LATCH primitive \"Scanner:inst4\|Row\[8\]\" merged with LATCH primitive \"Scanner:inst4\|Row\[11\]\"" {  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 6 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511427291269 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Scanner:inst4\|Row\[9\] Scanner:inst4\|Row\[11\] " "Duplicate LATCH primitive \"Scanner:inst4\|Row\[9\]\" merged with LATCH primitive \"Scanner:inst4\|Row\[11\]\"" {  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 6 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511427291269 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Scanner:inst4\|Row\[10\] Scanner:inst4\|Row\[11\] " "Duplicate LATCH primitive \"Scanner:inst4\|Row\[10\]\" merged with LATCH primitive \"Scanner:inst4\|Row\[11\]\"" {  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 6 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511427291269 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1511427291269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Scanner:inst4\|Row\[13\] " "Latch Scanner:inst4\|Row\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Scanner:inst4\|Row\[11\] " "Ports D and ENA on the latch are fed by the same signal Scanner:inst4\|Row\[11\]" {  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1511427291269 ""}  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1511427291269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Scanner:inst4\|Row\[11\] " "Latch Scanner:inst4\|Row\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Scanner:inst4\|Row\[11\] " "Ports D and ENA on the latch are fed by the same signal Scanner:inst4\|Row\[11\]" {  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1511427291269 ""}  } { { "Scanner.v" "" { Text "D:/16021019/LEDmatrix/Scanner.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1511427291269 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Row\[15\] GND " "Pin \"Row\[15\]\" is stuck at GND" {  } { { "NameDispaly.bdf" "" { Schematic "D:/16021019/LEDmatrix/NameDispaly.bdf" { { 208 760 936 224 "Row\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511427291300 "|NameDispaly|Row[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Row\[14\] GND " "Pin \"Row\[14\]\" is stuck at GND" {  } { { "NameDispaly.bdf" "" { Schematic "D:/16021019/LEDmatrix/NameDispaly.bdf" { { 208 760 936 224 "Row\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511427291300 "|NameDispaly|Row[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Row\[13\] GND " "Pin \"Row\[13\]\" is stuck at GND" {  } { { "NameDispaly.bdf" "" { Schematic "D:/16021019/LEDmatrix/NameDispaly.bdf" { { 208 760 936 224 "Row\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511427291300 "|NameDispaly|Row[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Row\[12\] GND " "Pin \"Row\[12\]\" is stuck at GND" {  } { { "NameDispaly.bdf" "" { Schematic "D:/16021019/LEDmatrix/NameDispaly.bdf" { { 208 760 936 224 "Row\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511427291300 "|NameDispaly|Row[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Row\[11\] GND " "Pin \"Row\[11\]\" is stuck at GND" {  } { { "NameDispaly.bdf" "" { Schematic "D:/16021019/LEDmatrix/NameDispaly.bdf" { { 208 760 936 224 "Row\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511427291300 "|NameDispaly|Row[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Row\[10\] GND " "Pin \"Row\[10\]\" is stuck at GND" {  } { { "NameDispaly.bdf" "" { Schematic "D:/16021019/LEDmatrix/NameDispaly.bdf" { { 208 760 936 224 "Row\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511427291300 "|NameDispaly|Row[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Row\[9\] GND " "Pin \"Row\[9\]\" is stuck at GND" {  } { { "NameDispaly.bdf" "" { Schematic "D:/16021019/LEDmatrix/NameDispaly.bdf" { { 208 760 936 224 "Row\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511427291300 "|NameDispaly|Row[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Row\[8\] GND " "Pin \"Row\[8\]\" is stuck at GND" {  } { { "NameDispaly.bdf" "" { Schematic "D:/16021019/LEDmatrix/NameDispaly.bdf" { { 208 760 936 224 "Row\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511427291300 "|NameDispaly|Row[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Row\[7\] GND " "Pin \"Row\[7\]\" is stuck at GND" {  } { { "NameDispaly.bdf" "" { Schematic "D:/16021019/LEDmatrix/NameDispaly.bdf" { { 208 760 936 224 "Row\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511427291300 "|NameDispaly|Row[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Row\[6\] GND " "Pin \"Row\[6\]\" is stuck at GND" {  } { { "NameDispaly.bdf" "" { Schematic "D:/16021019/LEDmatrix/NameDispaly.bdf" { { 208 760 936 224 "Row\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511427291300 "|NameDispaly|Row[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Row\[5\] GND " "Pin \"Row\[5\]\" is stuck at GND" {  } { { "NameDispaly.bdf" "" { Schematic "D:/16021019/LEDmatrix/NameDispaly.bdf" { { 208 760 936 224 "Row\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511427291300 "|NameDispaly|Row[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Row\[4\] GND " "Pin \"Row\[4\]\" is stuck at GND" {  } { { "NameDispaly.bdf" "" { Schematic "D:/16021019/LEDmatrix/NameDispaly.bdf" { { 208 760 936 224 "Row\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511427291300 "|NameDispaly|Row[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Row\[3\] GND " "Pin \"Row\[3\]\" is stuck at GND" {  } { { "NameDispaly.bdf" "" { Schematic "D:/16021019/LEDmatrix/NameDispaly.bdf" { { 208 760 936 224 "Row\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511427291300 "|NameDispaly|Row[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Row\[2\] GND " "Pin \"Row\[2\]\" is stuck at GND" {  } { { "NameDispaly.bdf" "" { Schematic "D:/16021019/LEDmatrix/NameDispaly.bdf" { { 208 760 936 224 "Row\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511427291300 "|NameDispaly|Row[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Row\[1\] GND " "Pin \"Row\[1\]\" is stuck at GND" {  } { { "NameDispaly.bdf" "" { Schematic "D:/16021019/LEDmatrix/NameDispaly.bdf" { { 208 760 936 224 "Row\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511427291300 "|NameDispaly|Row[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Row\[0\] GND " "Pin \"Row\[0\]\" is stuck at GND" {  } { { "NameDispaly.bdf" "" { Schematic "D:/16021019/LEDmatrix/NameDispaly.bdf" { { 208 760 936 224 "Row\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511427291300 "|NameDispaly|Row[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1511427291300 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1511427291425 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1511427291659 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511427291659 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "NameDispaly.bdf" "" { Schematic "D:/16021019/LEDmatrix/NameDispaly.bdf" { { 48 392 560 64 "clk" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511427291690 "|NameDispaly|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1511427291690 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "70 " "Implemented 70 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1511427291706 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1511427291706 ""} { "Info" "ICUT_CUT_TM_LCELLS" "48 " "Implemented 48 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1511427291706 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1511427291706 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "334 " "Peak virtual memory: 334 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1511427291721 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 23 16:54:51 2017 " "Processing ended: Thu Nov 23 16:54:51 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1511427291721 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1511427291721 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1511427291721 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1511427291721 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1511427292876 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1511427292876 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 23 16:54:52 2017 " "Processing started: Thu Nov 23 16:54:52 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1511427292876 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1511427292876 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off NameDispaly -c NameDispaly " "Command: quartus_fit --read_settings_files=off --write_settings_files=off NameDispaly -c NameDispaly" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1511427292876 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1511427292954 ""}
{ "Info" "0" "" "Project  = NameDispaly" {  } {  } 0 0 "Project  = NameDispaly" 0 0 "Fitter" 0 0 1511427292954 ""}
{ "Info" "0" "" "Revision = NameDispaly" {  } {  } 0 0 "Revision = NameDispaly" 0 0 "Fitter" 0 0 1511427292954 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1511427293016 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "NameDispaly EP3C55F484C8 " "Selected device EP3C55F484C8 for design \"NameDispaly\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1511427293016 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1511427293078 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1511427293078 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1511427293203 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16F484C8 " "Device EP3C16F484C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1511427293593 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C8 " "Device EP3C40F484C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1511427293593 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C8 " "Device EP3C80F484C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1511427293593 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C120F484C8 " "Device EP3C120F484C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1511427293593 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1511427293593 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/16021019/LEDmatrix/" { { 0 { 0 ""} 0 178 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1511427293593 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/16021019/LEDmatrix/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1511427293593 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/16021019/LEDmatrix/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1511427293593 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/16021019/LEDmatrix/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1511427293593 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/16021019/LEDmatrix/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1511427293593 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1511427293593 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1511427293593 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 22 " "No exact pin location assignment(s) for 1 pins of 22 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { clk } } } { "NameDispaly.bdf" "" { Schematic "D:/16021019/LEDmatrix/NameDispaly.bdf" { { 48 392 560 64 "clk" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/16021019/LEDmatrix/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1511427294482 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1511427294482 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "NameDispaly.sdc " "Synopsys Design Constraints File file not found: 'NameDispaly.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1511427294670 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1511427294670 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1511427294670 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1511427294670 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1511427294670 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_50mhz~input (placed in PIN T1 (CLK3, DIFFCLK_1n)) " "Automatically promoted node clk_50mhz~input (placed in PIN T1 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1511427294685 ""}  } { { "NameDispaly.bdf" "" { Schematic "D:/16021019/LEDmatrix/NameDispaly.bdf" { { 104 0 168 120 "clk_50mhz" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50mhz~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/16021019/LEDmatrix/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1511427294685 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Frequency_Divider:inst\|clk_1khz  " "Automatically promoted node Frequency_Divider:inst\|clk_1khz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1511427294685 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Frequency_Divider:inst\|clk_1khz~0 " "Destination node Frequency_Divider:inst\|clk_1khz~0" {  } { { "Frequency_Divider.v" "" { Text "D:/16021019/LEDmatrix/Frequency_Divider.v" 3 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Frequency_Divider:inst|clk_1khz~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/16021019/LEDmatrix/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1511427294685 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1511427294685 ""}  } { { "Frequency_Divider.v" "" { Text "D:/16021019/LEDmatrix/Frequency_Divider.v" 3 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Frequency_Divider:inst|clk_1khz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/16021019/LEDmatrix/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1511427294685 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1511427294888 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1511427294888 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1511427294888 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1511427294888 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1511427294888 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1511427294888 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1511427294888 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1511427294888 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1511427294904 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1511427294904 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1511427294904 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 1 0 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 1 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1511427294904 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1511427294904 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1511427294904 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 30 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1511427294904 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 41 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1511427294904 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 42 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1511427294904 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 43 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1511427294904 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 42 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1511427294904 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 38 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1511427294904 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 9 34 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 9 total pin(s) used --  34 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1511427294904 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 11 32 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1511427294904 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1511427294904 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1511427294904 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511427294919 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1511427297010 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511427297150 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1511427297181 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1511427298289 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511427298289 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1511427298554 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X22_Y0 X32_Y9 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y0 to location X32_Y9" {  } { { "loc" "" { Generic "D:/16021019/LEDmatrix/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y0 to location X32_Y9"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y0 to location X32_Y9"} 22 0 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1511427300130 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1511427300130 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511427301237 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1511427301253 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1511427301253 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.37 " "Total time spent on timing analysis during the Fitter is 0.37 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1511427301253 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1511427301300 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1511427301705 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1511427301736 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1511427302002 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511427302407 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/16021019/LEDmatrix/output_files/NameDispaly.fit.smsg " "Generated suppressed messages file D:/16021019/LEDmatrix/output_files/NameDispaly.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1511427303125 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "610 " "Peak virtual memory: 610 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1511427303406 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 23 16:55:03 2017 " "Processing ended: Thu Nov 23 16:55:03 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1511427303406 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1511427303406 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1511427303406 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1511427303406 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1511427304451 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1511427304451 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 23 16:55:04 2017 " "Processing started: Thu Nov 23 16:55:04 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1511427304451 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1511427304451 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off NameDispaly -c NameDispaly " "Command: quartus_asm --read_settings_files=off --write_settings_files=off NameDispaly -c NameDispaly" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1511427304451 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1511427306728 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1511427306806 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "341 " "Peak virtual memory: 341 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1511427307836 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 23 16:55:07 2017 " "Processing ended: Thu Nov 23 16:55:07 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1511427307836 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1511427307836 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1511427307836 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1511427307836 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1511427308444 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1511427308990 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1511427308990 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 23 16:55:08 2017 " "Processing started: Thu Nov 23 16:55:08 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1511427308990 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1511427308990 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta NameDispaly -c NameDispaly " "Command: quartus_sta NameDispaly -c NameDispaly" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1511427308990 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1511427309068 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1511427309224 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1511427309287 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1511427309287 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "NameDispaly.sdc " "Synopsys Design Constraints File file not found: 'NameDispaly.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1511427309490 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1511427309490 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_50mhz clk_50mhz " "create_clock -period 1.000 -name clk_50mhz clk_50mhz" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1511427309490 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Frequency_Divider:inst\|clk_1khz Frequency_Divider:inst\|clk_1khz " "create_clock -period 1.000 -name Frequency_Divider:inst\|clk_1khz Frequency_Divider:inst\|clk_1khz" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1511427309490 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1511427309490 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1511427309755 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1511427309755 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1511427309755 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1511427309770 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1511427309770 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1511427309770 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.958 " "Worst-case setup slack is -3.958" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511427309786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511427309786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.958      -116.928 clk_50mhz  " "   -3.958      -116.928 clk_50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511427309786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.332        -0.693 Frequency_Divider:inst\|clk_1khz  " "   -0.332        -0.693 Frequency_Divider:inst\|clk_1khz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511427309786 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511427309786 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.099 " "Worst-case hold slack is 0.099" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511427309786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511427309786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.099         0.000 clk_50mhz  " "    0.099         0.000 clk_50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511427309786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.449         0.000 Frequency_Divider:inst\|clk_1khz  " "    0.449         0.000 Frequency_Divider:inst\|clk_1khz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511427309786 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511427309786 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1511427309786 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1511427309786 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511427309802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511427309802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -52.071 clk_50mhz  " "   -3.000       -52.071 clk_50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511427309802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -5.948 Frequency_Divider:inst\|clk_1khz  " "   -1.487        -5.948 Frequency_Divider:inst\|clk_1khz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511427309802 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511427309802 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1511427309833 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1511427309864 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1511427310504 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1511427310550 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1511427310566 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1511427310566 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.663 " "Worst-case setup slack is -3.663" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511427310566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511427310566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.663      -107.491 clk_50mhz  " "   -3.663      -107.491 clk_50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511427310566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.200        -0.397 Frequency_Divider:inst\|clk_1khz  " "   -0.200        -0.397 Frequency_Divider:inst\|clk_1khz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511427310566 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511427310566 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.157 " "Worst-case hold slack is 0.157" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511427310566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511427310566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.157         0.000 clk_50mhz  " "    0.157         0.000 clk_50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511427310566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.397         0.000 Frequency_Divider:inst\|clk_1khz  " "    0.397         0.000 Frequency_Divider:inst\|clk_1khz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511427310566 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511427310566 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1511427310566 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1511427310582 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511427310582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511427310582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -52.071 clk_50mhz  " "   -3.000       -52.071 clk_50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511427310582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -5.948 Frequency_Divider:inst\|clk_1khz  " "   -1.487        -5.948 Frequency_Divider:inst\|clk_1khz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511427310582 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511427310582 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1511427310644 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1511427310753 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1511427310753 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1511427310753 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.064 " "Worst-case setup slack is -1.064" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511427310753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511427310753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.064       -28.167 clk_50mhz  " "   -1.064       -28.167 clk_50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511427310753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417         0.000 Frequency_Divider:inst\|clk_1khz  " "    0.417         0.000 Frequency_Divider:inst\|clk_1khz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511427310753 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511427310753 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.223 " "Worst-case hold slack is -0.223" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511427310769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511427310769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.223        -0.223 clk_50mhz  " "   -0.223        -0.223 clk_50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511427310769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184         0.000 Frequency_Divider:inst\|clk_1khz  " "    0.184         0.000 Frequency_Divider:inst\|clk_1khz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511427310769 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511427310769 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1511427310769 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1511427310769 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511427310784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511427310784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -38.006 clk_50mhz  " "   -3.000       -38.006 clk_50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511427310784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -4.000 Frequency_Divider:inst\|clk_1khz  " "   -1.000        -4.000 Frequency_Divider:inst\|clk_1khz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511427310784 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511427310784 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1511427310987 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1511427310987 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "386 " "Peak virtual memory: 386 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1511427311050 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 23 16:55:11 2017 " "Processing ended: Thu Nov 23 16:55:11 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1511427311050 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1511427311050 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1511427311050 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1511427311050 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1511427312095 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1511427312095 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 23 16:55:11 2017 " "Processing started: Thu Nov 23 16:55:11 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1511427312095 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1511427312095 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off NameDispaly -c NameDispaly " "Command: quartus_eda --read_settings_files=off --write_settings_files=off NameDispaly -c NameDispaly" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1511427312095 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "NameDispaly_8_1200mv_85c_slow.vo D:/16021019/LEDmatrix/simulation/modelsim/ simulation " "Generated file NameDispaly_8_1200mv_85c_slow.vo in folder \"D:/16021019/LEDmatrix/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1511427312532 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "NameDispaly_8_1200mv_0c_slow.vo D:/16021019/LEDmatrix/simulation/modelsim/ simulation " "Generated file NameDispaly_8_1200mv_0c_slow.vo in folder \"D:/16021019/LEDmatrix/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1511427312563 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "NameDispaly_min_1200mv_0c_fast.vo D:/16021019/LEDmatrix/simulation/modelsim/ simulation " "Generated file NameDispaly_min_1200mv_0c_fast.vo in folder \"D:/16021019/LEDmatrix/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1511427312594 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "NameDispaly.vo D:/16021019/LEDmatrix/simulation/modelsim/ simulation " "Generated file NameDispaly.vo in folder \"D:/16021019/LEDmatrix/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1511427312610 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "NameDispaly_8_1200mv_85c_v_slow.sdo D:/16021019/LEDmatrix/simulation/modelsim/ simulation " "Generated file NameDispaly_8_1200mv_85c_v_slow.sdo in folder \"D:/16021019/LEDmatrix/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1511427312641 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "NameDispaly_8_1200mv_0c_v_slow.sdo D:/16021019/LEDmatrix/simulation/modelsim/ simulation " "Generated file NameDispaly_8_1200mv_0c_v_slow.sdo in folder \"D:/16021019/LEDmatrix/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1511427312672 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "NameDispaly_min_1200mv_0c_v_fast.sdo D:/16021019/LEDmatrix/simulation/modelsim/ simulation " "Generated file NameDispaly_min_1200mv_0c_v_fast.sdo in folder \"D:/16021019/LEDmatrix/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1511427312703 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "NameDispaly_v.sdo D:/16021019/LEDmatrix/simulation/modelsim/ simulation " "Generated file NameDispaly_v.sdo in folder \"D:/16021019/LEDmatrix/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1511427312719 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "312 " "Peak virtual memory: 312 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1511427312781 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 23 16:55:12 2017 " "Processing ended: Thu Nov 23 16:55:12 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1511427312781 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1511427312781 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1511427312781 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1511427312781 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 49 s " "Quartus II Full Compilation was successful. 0 errors, 49 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1511427313358 ""}
