# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec 10 2020 17:25:43

# File Generated:     Jan 10 2022 22:08:31

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device, Power Grade: LP8K, -T
Derating factors (Best:Typical:Worst) :-  ( 0.654293 : 0.85 : 1.03369 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for clk
		4.2::Critical Path Report for clk_app
		4.3::Critical Path Report for clk_usb
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (clk:R vs. clk:R)
		5.2::Critical Path Report for (clk_usb:R vs. clk_usb:R)
		5.3::Critical Path Report for (clk_app:R vs. clk_app:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: usb_n:in
			6.1.2::Path details for port: usb_p:in
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: usb_n:out
			6.2.2::Path details for port: usb_p:out
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: usb_n:in
			6.4.2::Path details for port: usb_p:in
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: usb_n:out
			6.5.2::Path details for port: usb_p:out
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 4
Clock: clk               | Frequency: 424.30 MHz  | Target: 16.00 MHz  | 
Clock: clk_app           | Frequency: 75.11 MHz   | Target: 2.00 MHz   | 
Clock: clk_usb           | Frequency: 104.13 MHz  | Target: 48.01 MHz  | 
Clock: u_pll/PLLOUTCORE  | N/A                    | Target: 48.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
clk           clk            62500            60143       N/A              N/A         N/A              N/A         N/A              N/A         
clk           clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clk           clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  
clk_app       clk            False path       False path  False path       False path  False path       False path  False path       False path  
clk_app       clk_app        500000           486686      N/A              N/A         N/A              N/A         N/A              N/A         
clk_app       clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk            False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_usb        20830            11227       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port          Setup Times  Clock Reference:Phase  
---------  ------------------  -----------  ---------------------  
usb_n:in   u_pll/PLLOUTGLOBAL  5794         clk_usb:R              
usb_p:in   u_pll/PLLOUTGLOBAL  4430         clk_usb:R              


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port          Clock to Out  Clock Reference:Phase  
---------  ------------------  ------------  ---------------------  
usb_n:out  u_pll/PLLOUTGLOBAL  14968         clk_usb:R              
usb_p:out  u_pll/PLLOUTGLOBAL  15443         clk_usb:R              


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port          Hold Times  Clock Reference:Phase  
---------  ------------------  ----------  ---------------------  
usb_n:in   u_pll/PLLOUTGLOBAL  -4750       clk_usb:R              
usb_p:in   u_pll/PLLOUTGLOBAL  -3623       clk_usb:R              


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port          Minimum Clock to Out  Clock Reference:Phase  
---------  ------------------  --------------------  ---------------------  
usb_n:out  u_pll/PLLOUTGLOBAL  10708                 clk_usb:R              
usb_p:out  u_pll/PLLOUTGLOBAL  11535                 clk_usb:R              


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for clk
*********************************
Clock: clk
Frequency: 424.30 MHz | Target: 16.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_prescaler.prescaler_cnt_0_LC_12_11_3/lcout
Path End         : u_prescaler.prescaler_cnt_0_LC_12_11_3/in0
Capture Clock    : u_prescaler.prescaler_cnt_0_LC_12_11_3/clk
Setup Constraint : 62500p
Path slack       : 60143p

Capture Clock Arrival Time (clk:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              7591
- Setup Time                            -693
------------------------------------   ----- 
End-of-path required time (ps)         69398

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             7591
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         9255
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1747/I                                   Odrv12                         0              1420  RISE       1
I__1747/O                                   Odrv12                       724              2143  RISE       1
I__1748/I                                   Span12Mux_v                    0              2143  RISE       1
I__1748/O                                   Span12Mux_v                  724              2867  RISE       1
I__1749/I                                   Span12Mux_v                    0              2867  RISE       1
I__1749/O                                   Span12Mux_v                  724              3590  RISE       1
I__1750/I                                   Sp12to4                        0              3590  RISE       1
I__1750/O                                   Sp12to4                      631              4221  RISE       1
I__1751/I                                   Span4Mux_h                     0              4221  RISE       1
I__1751/O                                   Span4Mux_h                   444              4665  RISE       1
I__1752/I                                   Span4Mux_s3_v                  0              4665  RISE       1
I__1752/O                                   Span4Mux_s3_v                465              5131  RISE       1
I__1753/I                                   LocalMux                       0              5131  RISE       1
I__1753/O                                   LocalMux                     486              5616  RISE       1
I__1754/I                                   IoInMux                        0              5616  RISE       1
I__1754/O                                   IoInMux                      382              5999  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5999  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6909  RISE       4
I__9303/I                                   gio2CtrlBuf                    0              6909  RISE       1
I__9303/O                                   gio2CtrlBuf                    0              6909  RISE       1
I__9304/I                                   GlobalMux                      0              6909  RISE       1
I__9304/O                                   GlobalMux                    227              7136  RISE       1
I__9306/I                                   ClkMux                         0              7136  RISE       1
I__9306/O                                   ClkMux                       455              7591  RISE       1
u_prescaler.prescaler_cnt_0_LC_12_11_3/clk  LogicCell40_SEQ_MODE_1010      0              7591  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_prescaler.prescaler_cnt_0_LC_12_11_3/lcout  LogicCell40_SEQ_MODE_1010    796              8387  60143  RISE       3
I__9309/I                                     LocalMux                       0              8387  60143  RISE       1
I__9309/O                                     LocalMux                     486              8873  60143  RISE       1
I__9310/I                                     InMux                          0              8873  60143  RISE       1
I__9310/O                                     InMux                        382              9255  60143  RISE       1
u_prescaler.prescaler_cnt_0_LC_12_11_3/in0    LogicCell40_SEQ_MODE_1010      0              9255  60143  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1747/I                                   Odrv12                         0              1420  RISE       1
I__1747/O                                   Odrv12                       724              2143  RISE       1
I__1748/I                                   Span12Mux_v                    0              2143  RISE       1
I__1748/O                                   Span12Mux_v                  724              2867  RISE       1
I__1749/I                                   Span12Mux_v                    0              2867  RISE       1
I__1749/O                                   Span12Mux_v                  724              3590  RISE       1
I__1750/I                                   Sp12to4                        0              3590  RISE       1
I__1750/O                                   Sp12to4                      631              4221  RISE       1
I__1751/I                                   Span4Mux_h                     0              4221  RISE       1
I__1751/O                                   Span4Mux_h                   444              4665  RISE       1
I__1752/I                                   Span4Mux_s3_v                  0              4665  RISE       1
I__1752/O                                   Span4Mux_s3_v                465              5131  RISE       1
I__1753/I                                   LocalMux                       0              5131  RISE       1
I__1753/O                                   LocalMux                     486              5616  RISE       1
I__1754/I                                   IoInMux                        0              5616  RISE       1
I__1754/O                                   IoInMux                      382              5999  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5999  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6909  RISE       4
I__9303/I                                   gio2CtrlBuf                    0              6909  RISE       1
I__9303/O                                   gio2CtrlBuf                    0              6909  RISE       1
I__9304/I                                   GlobalMux                      0              6909  RISE       1
I__9304/O                                   GlobalMux                    227              7136  RISE       1
I__9306/I                                   ClkMux                         0              7136  RISE       1
I__9306/O                                   ClkMux                       455              7591  RISE       1
u_prescaler.prescaler_cnt_0_LC_12_11_3/clk  LogicCell40_SEQ_MODE_1010      0              7591  RISE       1


===================================================================== 
4.2::Critical Path Report for clk_app
*************************************
Clock: clk_app
Frequency: 75.11 MHz | Target: 2.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_app.byte_cnt_q_7_LC_3_17_2/lcout
Path End         : u_app.u_ram.u_ram_blocks_0__u_ram_words_0__u_ram256x16_physical/RCLKE
Capture Clock    : u_app.u_ram.u_ram_blocks_0__u_ram_words_0__u_ram256x16_physical/RCLK
Setup Constraint : 500000p
Path slack       : 486686p

Capture Clock Arrival Time (clk_app:R#2)   500000
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   5520
- Setup Time                                 -393
----------------------------------------   ------ 
End-of-path required time (ps)             505127

Launch Clock Arrival Time (clk_app:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  5520
+ Clock To Q                                796
+ Data Path Delay                         12125
---------------------------------------   ----- 
End-of-path arrival time (ps)             18441
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_2_LC_12_11_1/lcout    LogicCell40_SEQ_MODE_1010      0                 0  RISE       2
I__9068/I                                       Odrv12                         0                 0  RISE       1
I__9068/O                                       Odrv12                       724               724  RISE       1
I__9070/I                                       Span12Mux_h                    0               724  RISE       1
I__9070/O                                       Span12Mux_h                  724              1447  RISE       1
I__9071/I                                       Span12Mux_v                    0              1447  RISE       1
I__9071/O                                       Span12Mux_v                  724              2171  RISE       1
I__9072/I                                       Sp12to4                        0              2171  RISE       1
I__9072/O                                       Sp12to4                      631              2801  RISE       1
I__9073/I                                       Span4Mux_s1_h                  0              2801  RISE       1
I__9073/O                                       Span4Mux_s1_h                258              3060  RISE       1
I__9074/I                                       LocalMux                       0              3060  RISE       1
I__9074/O                                       LocalMux                     486              3546  RISE       1
I__9075/I                                       IoInMux                        0              3546  RISE       1
I__9075/O                                       IoInMux                      382              3928  RISE       1
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3928  RISE       1
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                       910              4838  RISE     163
I__13641/I                                      gio2CtrlBuf                    0              4838  RISE       1
I__13641/O                                      gio2CtrlBuf                    0              4838  RISE       1
I__13642/I                                      GlobalMux                      0              4838  RISE       1
I__13642/O                                      GlobalMux                    227              5065  RISE       1
I__13669/I                                      ClkMux                         0              5065  RISE       1
I__13669/O                                      ClkMux                       455              5520  RISE       1
u_app.byte_cnt_q_7_LC_3_17_2/clk                LogicCell40_SEQ_MODE_1010      0              5520  RISE       1

Data path
pin name                                                               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_app.byte_cnt_q_7_LC_3_17_2/lcout                                     LogicCell40_SEQ_MODE_1010    796              6316  486686  RISE       4
I__2997/I                                                              Odrv4                          0              6316  486686  RISE       1
I__2997/O                                                              Odrv4                        517              6833  486686  RISE       1
I__3001/I                                                              Span4Mux_s2_h                  0              6833  486686  RISE       1
I__3001/O                                                              Span4Mux_s2_h                300              7132  486686  RISE       1
I__3005/I                                                              Span4Mux_h                     0              7132  486686  RISE       1
I__3005/O                                                              Span4Mux_h                   444              7577  486686  RISE       1
I__3008/I                                                              LocalMux                       0              7577  486686  RISE       1
I__3008/O                                                              LocalMux                     486              8063  486686  RISE       1
I__3010/I                                                              InMux                          0              8063  486686  RISE       1
I__3010/O                                                              InMux                        382              8445  486686  RISE       1
u_app.byte_cnt_q_RNIU03C1_2_LC_4_14_4/in3                              LogicCell40_SEQ_MODE_0000      0              8445  486686  RISE       1
u_app.byte_cnt_q_RNIU03C1_2_LC_4_14_4/lcout                            LogicCell40_SEQ_MODE_0000    465              8910  486686  RISE       1
I__2995/I                                                              LocalMux                       0              8910  486686  RISE       1
I__2995/O                                                              LocalMux                     486              9396  486686  RISE       1
I__2996/I                                                              InMux                          0              9396  486686  RISE       1
I__2996/O                                                              InMux                        382              9779  486686  RISE       1
u_app.byte_cnt_q_RNISFAL5_0_LC_4_14_2/in3                              LogicCell40_SEQ_MODE_0000      0              9779  486686  RISE       1
u_app.byte_cnt_q_RNISFAL5_0_LC_4_14_2/ltout                            LogicCell40_SEQ_MODE_0000    403             10182  486686  FALL       1
I__3052/I                                                              CascadeMux                     0             10182  486686  FALL       1
I__3052/O                                                              CascadeMux                     0             10182  486686  FALL       1
u_app.byte_cnt_q_RNIQ64H8_8_LC_4_14_3/in2                              LogicCell40_SEQ_MODE_0000      0             10182  486686  FALL       1
u_app.byte_cnt_q_RNIQ64H8_8_LC_4_14_3/lcout                            LogicCell40_SEQ_MODE_0000    558             10740  486686  RISE       7
I__4864/I                                                              Odrv4                          0             10740  486686  RISE       1
I__4864/O                                                              Odrv4                        517             11257  486686  RISE       1
I__4869/I                                                              LocalMux                       0             11257  486686  RISE       1
I__4869/O                                                              LocalMux                     486             11743  486686  RISE       1
I__4876/I                                                              InMux                          0             11743  486686  RISE       1
I__4876/O                                                              InMux                        382             12125  486686  RISE       1
I__4881/I                                                              CascadeMux                     0             12125  486686  RISE       1
I__4881/O                                                              CascadeMux                     0             12125  486686  RISE       1
u_app.mem_valid_q_RNIMJS0B_LC_4_13_7/in2                               LogicCell40_SEQ_MODE_0000      0             12125  486686  RISE       1
u_app.mem_valid_q_RNIMJS0B_LC_4_13_7/lcout                             LogicCell40_SEQ_MODE_0000    558             12683  486686  RISE       4
I__6183/I                                                              Odrv4                          0             12683  486686  RISE       1
I__6183/O                                                              Odrv4                        517             13200  486686  RISE       1
I__6185/I                                                              Span4Mux_h                     0             13200  486686  RISE       1
I__6185/O                                                              Span4Mux_h                   444             13645  486686  RISE       1
I__6188/I                                                              LocalMux                       0             13645  486686  RISE       1
I__6188/O                                                              LocalMux                     486             14131  486686  RISE       1
I__6191/I                                                              InMux                          0             14131  486686  RISE       1
I__6191/O                                                              InMux                        382             14513  486686  RISE       1
I__6193/I                                                              CascadeMux                     0             14513  486686  RISE       1
I__6193/O                                                              CascadeMux                     0             14513  486686  RISE       1
u_app.state_q_RNI2M65G_1_LC_7_14_6/in2                                 LogicCell40_SEQ_MODE_0000      0             14513  486686  RISE       1
u_app.state_q_RNI2M65G_1_LC_7_14_6/lcout                               LogicCell40_SEQ_MODE_0000    558             15071  486686  RISE       5
I__6147/I                                                              Odrv4                          0             15071  486686  RISE       1
I__6147/O                                                              Odrv4                        517             15588  486686  RISE       1
I__6150/I                                                              Span4Mux_h                     0             15588  486686  RISE       1
I__6150/O                                                              Span4Mux_h                   444             16033  486686  RISE       1
I__6153/I                                                              Span4Mux_v                     0             16033  486686  RISE       1
I__6153/O                                                              Span4Mux_v                   517             16549  486686  RISE       1
I__6156/I                                                              Span4Mux_v                     0             16549  486686  RISE       1
I__6156/O                                                              Span4Mux_v                   517             17066  486686  RISE       1
I__6160/I                                                              LocalMux                       0             17066  486686  RISE       1
I__6160/O                                                              LocalMux                     486             17552  486686  RISE       1
I__6162/I                                                              CEMux                          0             17552  486686  RISE       1
I__6162/O                                                              CEMux                        889             18441  486686  RISE       1
u_app.u_ram.u_ram_blocks_0__u_ram_words_0__u_ram256x16_physical/RCLKE  SB_RAM40_4K                    0             18441  486686  RISE       1

Capture Clock Path
pin name                                                              model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_2_LC_12_11_1/lcout                          LogicCell40_SEQ_MODE_1010      0                 0  RISE       2
I__9068/I                                                             Odrv12                         0                 0  RISE       1
I__9068/O                                                             Odrv12                       724               724  RISE       1
I__9070/I                                                             Span12Mux_h                    0               724  RISE       1
I__9070/O                                                             Span12Mux_h                  724              1447  RISE       1
I__9071/I                                                             Span12Mux_v                    0              1447  RISE       1
I__9071/O                                                             Span12Mux_v                  724              2171  RISE       1
I__9072/I                                                             Sp12to4                        0              2171  RISE       1
I__9072/O                                                             Sp12to4                      631              2801  RISE       1
I__9073/I                                                             Span4Mux_s1_h                  0              2801  RISE       1
I__9073/O                                                             Span4Mux_s1_h                258              3060  RISE       1
I__9074/I                                                             LocalMux                       0              3060  RISE       1
I__9074/O                                                             LocalMux                     486              3546  RISE       1
I__9075/I                                                             IoInMux                        0              3546  RISE       1
I__9075/O                                                             IoInMux                      382              3928  RISE       1
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER                        ICE_GB                         0              3928  RISE       1
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT                              ICE_GB                       910              4838  RISE     163
I__13641/I                                                            gio2CtrlBuf                    0              4838  RISE       1
I__13641/O                                                            gio2CtrlBuf                    0              4838  RISE       1
I__13642/I                                                            GlobalMux                      0              4838  RISE       1
I__13642/O                                                            GlobalMux                    227              5065  RISE       1
I__13653/I                                                            ClkMux                         0              5065  RISE       1
I__13653/O                                                            ClkMux                       455              5520  RISE       1
u_app.u_ram.u_ram_blocks_0__u_ram_words_0__u_ram256x16_physical/RCLK  SB_RAM40_4K                    0              5520  RISE       1


===================================================================== 
4.3::Critical Path Report for clk_usb
*************************************
Clock: clk_usb
Frequency: 104.13 MHz | Target: 48.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_1_LC_4_5_1/lcout
Path End         : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_4_5_3/in3
Capture Clock    : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_4_5_3/clk
Setup Constraint : 20830p
Path slack       : 11227p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                   682
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             21109

Launch Clock Arrival Time (clk_usb:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                  682
+ Clock To Q                               796
+ Data Path Delay                         8404
---------------------------------------   ---- 
End-of-path arrival time (ps)             9882
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                                 SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__15342/I                                                         GlobalMux                               0                 0  RISE       1
I__15342/O                                                         GlobalMux                             227               227  RISE       1
I__15440/I                                                         ClkMux                                  0               227  RISE       1
I__15440/O                                                         ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_1_LC_4_5_1/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1

Data path
pin name                                                                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_1_LC_4_5_1/lcout                LogicCell40_SEQ_MODE_1010    796              1478  11227  RISE      11
I__3336/I                                                                          Odrv4                          0              1478  11227  RISE       1
I__3336/O                                                                          Odrv4                        517              1995  11227  RISE       1
I__3341/I                                                                          LocalMux                       0              1995  11227  RISE       1
I__3341/O                                                                          LocalMux                     486              2481  11227  RISE       1
I__3352/I                                                                          InMux                          0              2481  11227  RISE       1
I__3352/O                                                                          InMux                        382              2863  11227  RISE       1
I__3354/I                                                                          CascadeMux                     0              2863  11227  RISE       1
I__3354/O                                                                          CascadeMux                     0              2863  11227  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_er_RNIUL401_0_LC_5_5_7/in2                        LogicCell40_SEQ_MODE_0000      0              2863  11227  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_er_RNIUL401_0_LC_5_5_7/lcout                      LogicCell40_SEQ_MODE_0000    558              3422  11227  RISE       1
I__3320/I                                                                          LocalMux                       0              3422  11227  RISE       1
I__3320/O                                                                          LocalMux                     486              3907  11227  RISE       1
I__3321/I                                                                          InMux                          0              3907  11227  RISE       1
I__3321/O                                                                          InMux                        382              4290  11227  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_er_RNIB1CN1_2_LC_5_5_2/in3                        LogicCell40_SEQ_MODE_0000      0              4290  11227  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_er_RNIB1CN1_2_LC_5_5_2/ltout                      LogicCell40_SEQ_MODE_0000    403              4693  11227  FALL       1
I__3279/I                                                                          CascadeMux                     0              4693  11227  FALL       1
I__3279/O                                                                          CascadeMux                     0              4693  11227  FALL       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNIOA4H3_0_LC_5_5_3/in2         LogicCell40_SEQ_MODE_0000      0              4693  11227  FALL       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNIOA4H3_0_LC_5_5_3/lcout       LogicCell40_SEQ_MODE_0000    558              5251  11227  RISE       2
I__3316/I                                                                          LocalMux                       0              5251  11227  RISE       1
I__3316/O                                                                          LocalMux                     486              5737  11227  RISE       1
I__3317/I                                                                          InMux                          0              5737  11227  RISE       1
I__3317/O                                                                          InMux                        382              6119  11227  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_consumed_q_RNILRHQ4_LC_5_6_0/in3       LogicCell40_SEQ_MODE_0000      0              6119  11227  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_consumed_q_RNILRHQ4_LC_5_6_0/lcout     LogicCell40_SEQ_MODE_0000    465              6585  11227  RISE       3
I__3310/I                                                                          LocalMux                       0              6585  11227  RISE       1
I__3310/O                                                                          LocalMux                     486              7070  11227  RISE       1
I__3312/I                                                                          InMux                          0              7070  11227  RISE       1
I__3312/O                                                                          InMux                        382              7453  11227  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_delay_in_cnt_q_RNICQAT4_0_LC_4_6_3/in3    LogicCell40_SEQ_MODE_0000      0              7453  11227  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_delay_in_cnt_q_RNICQAT4_0_LC_4_6_3/lcout  LogicCell40_SEQ_MODE_0000    465              7918  11227  RISE       4
I__2690/I                                                                          LocalMux                       0              7918  11227  RISE       1
I__2690/O                                                                          LocalMux                     486              8404  11227  RISE       1
I__2693/I                                                                          InMux                          0              8404  11227  RISE       1
I__2693/O                                                                          InMux                        382              8786  11227  RISE       1
I__2697/I                                                                          CascadeMux                     0              8786  11227  RISE       1
I__2697/O                                                                          CascadeMux                     0              8786  11227  RISE       1
u_usb_cdc.u_bulk_endp.in_valid_q_RNO_3_LC_4_5_0/in2                                LogicCell40_SEQ_MODE_0000      0              8786  11227  RISE       1
u_usb_cdc.u_bulk_endp.in_valid_q_RNO_3_LC_4_5_0/carryout                           LogicCell40_SEQ_MODE_0000    341              9128  11227  RISE       2
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_1_LC_4_5_1/carryin              LogicCell40_SEQ_MODE_1010      0              9128  11227  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_1_LC_4_5_1/carryout             LogicCell40_SEQ_MODE_1010    186              9314  11227  RISE       2
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_2_LC_4_5_2/carryin              LogicCell40_SEQ_MODE_1010      0              9314  11227  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_2_LC_4_5_2/carryout             LogicCell40_SEQ_MODE_1010    186              9500  11227  RISE       1
I__2634/I                                                                          InMux                          0              9500  11227  RISE       1
I__2634/O                                                                          InMux                        382              9882  11227  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_4_5_3/in3                  LogicCell40_SEQ_MODE_1010      0              9882  11227  RISE       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                                 SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__15342/I                                                         GlobalMux                               0                 0  RISE       1
I__15342/O                                                         GlobalMux                             227               227  RISE       1
I__15440/I                                                         ClkMux                                  0               227  RISE       1
I__15440/O                                                         ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_4_5_3/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (clk:R vs. clk:R)
***********************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_prescaler.prescaler_cnt_0_LC_12_11_3/lcout
Path End         : u_prescaler.prescaler_cnt_0_LC_12_11_3/in0
Capture Clock    : u_prescaler.prescaler_cnt_0_LC_12_11_3/clk
Setup Constraint : 62500p
Path slack       : 60143p

Capture Clock Arrival Time (clk:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              7591
- Setup Time                            -693
------------------------------------   ----- 
End-of-path required time (ps)         69398

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             7591
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         9255
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1747/I                                   Odrv12                         0              1420  RISE       1
I__1747/O                                   Odrv12                       724              2143  RISE       1
I__1748/I                                   Span12Mux_v                    0              2143  RISE       1
I__1748/O                                   Span12Mux_v                  724              2867  RISE       1
I__1749/I                                   Span12Mux_v                    0              2867  RISE       1
I__1749/O                                   Span12Mux_v                  724              3590  RISE       1
I__1750/I                                   Sp12to4                        0              3590  RISE       1
I__1750/O                                   Sp12to4                      631              4221  RISE       1
I__1751/I                                   Span4Mux_h                     0              4221  RISE       1
I__1751/O                                   Span4Mux_h                   444              4665  RISE       1
I__1752/I                                   Span4Mux_s3_v                  0              4665  RISE       1
I__1752/O                                   Span4Mux_s3_v                465              5131  RISE       1
I__1753/I                                   LocalMux                       0              5131  RISE       1
I__1753/O                                   LocalMux                     486              5616  RISE       1
I__1754/I                                   IoInMux                        0              5616  RISE       1
I__1754/O                                   IoInMux                      382              5999  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5999  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6909  RISE       4
I__9303/I                                   gio2CtrlBuf                    0              6909  RISE       1
I__9303/O                                   gio2CtrlBuf                    0              6909  RISE       1
I__9304/I                                   GlobalMux                      0              6909  RISE       1
I__9304/O                                   GlobalMux                    227              7136  RISE       1
I__9306/I                                   ClkMux                         0              7136  RISE       1
I__9306/O                                   ClkMux                       455              7591  RISE       1
u_prescaler.prescaler_cnt_0_LC_12_11_3/clk  LogicCell40_SEQ_MODE_1010      0              7591  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_prescaler.prescaler_cnt_0_LC_12_11_3/lcout  LogicCell40_SEQ_MODE_1010    796              8387  60143  RISE       3
I__9309/I                                     LocalMux                       0              8387  60143  RISE       1
I__9309/O                                     LocalMux                     486              8873  60143  RISE       1
I__9310/I                                     InMux                          0              8873  60143  RISE       1
I__9310/O                                     InMux                        382              9255  60143  RISE       1
u_prescaler.prescaler_cnt_0_LC_12_11_3/in0    LogicCell40_SEQ_MODE_1010      0              9255  60143  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1747/I                                   Odrv12                         0              1420  RISE       1
I__1747/O                                   Odrv12                       724              2143  RISE       1
I__1748/I                                   Span12Mux_v                    0              2143  RISE       1
I__1748/O                                   Span12Mux_v                  724              2867  RISE       1
I__1749/I                                   Span12Mux_v                    0              2867  RISE       1
I__1749/O                                   Span12Mux_v                  724              3590  RISE       1
I__1750/I                                   Sp12to4                        0              3590  RISE       1
I__1750/O                                   Sp12to4                      631              4221  RISE       1
I__1751/I                                   Span4Mux_h                     0              4221  RISE       1
I__1751/O                                   Span4Mux_h                   444              4665  RISE       1
I__1752/I                                   Span4Mux_s3_v                  0              4665  RISE       1
I__1752/O                                   Span4Mux_s3_v                465              5131  RISE       1
I__1753/I                                   LocalMux                       0              5131  RISE       1
I__1753/O                                   LocalMux                     486              5616  RISE       1
I__1754/I                                   IoInMux                        0              5616  RISE       1
I__1754/O                                   IoInMux                      382              5999  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5999  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6909  RISE       4
I__9303/I                                   gio2CtrlBuf                    0              6909  RISE       1
I__9303/O                                   gio2CtrlBuf                    0              6909  RISE       1
I__9304/I                                   GlobalMux                      0              6909  RISE       1
I__9304/O                                   GlobalMux                    227              7136  RISE       1
I__9306/I                                   ClkMux                         0              7136  RISE       1
I__9306/O                                   ClkMux                       455              7591  RISE       1
u_prescaler.prescaler_cnt_0_LC_12_11_3/clk  LogicCell40_SEQ_MODE_1010      0              7591  RISE       1


5.2::Critical Path Report for (clk_usb:R vs. clk_usb:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_1_LC_4_5_1/lcout
Path End         : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_4_5_3/in3
Capture Clock    : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_4_5_3/clk
Setup Constraint : 20830p
Path slack       : 11227p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                   682
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             21109

Launch Clock Arrival Time (clk_usb:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                  682
+ Clock To Q                               796
+ Data Path Delay                         8404
---------------------------------------   ---- 
End-of-path arrival time (ps)             9882
 
Launch Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                                 SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__15342/I                                                         GlobalMux                               0                 0  RISE       1
I__15342/O                                                         GlobalMux                             227               227  RISE       1
I__15440/I                                                         ClkMux                                  0               227  RISE       1
I__15440/O                                                         ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_1_LC_4_5_1/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1

Data path
pin name                                                                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_1_LC_4_5_1/lcout                LogicCell40_SEQ_MODE_1010    796              1478  11227  RISE      11
I__3336/I                                                                          Odrv4                          0              1478  11227  RISE       1
I__3336/O                                                                          Odrv4                        517              1995  11227  RISE       1
I__3341/I                                                                          LocalMux                       0              1995  11227  RISE       1
I__3341/O                                                                          LocalMux                     486              2481  11227  RISE       1
I__3352/I                                                                          InMux                          0              2481  11227  RISE       1
I__3352/O                                                                          InMux                        382              2863  11227  RISE       1
I__3354/I                                                                          CascadeMux                     0              2863  11227  RISE       1
I__3354/O                                                                          CascadeMux                     0              2863  11227  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_er_RNIUL401_0_LC_5_5_7/in2                        LogicCell40_SEQ_MODE_0000      0              2863  11227  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_er_RNIUL401_0_LC_5_5_7/lcout                      LogicCell40_SEQ_MODE_0000    558              3422  11227  RISE       1
I__3320/I                                                                          LocalMux                       0              3422  11227  RISE       1
I__3320/O                                                                          LocalMux                     486              3907  11227  RISE       1
I__3321/I                                                                          InMux                          0              3907  11227  RISE       1
I__3321/O                                                                          InMux                        382              4290  11227  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_er_RNIB1CN1_2_LC_5_5_2/in3                        LogicCell40_SEQ_MODE_0000      0              4290  11227  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_er_RNIB1CN1_2_LC_5_5_2/ltout                      LogicCell40_SEQ_MODE_0000    403              4693  11227  FALL       1
I__3279/I                                                                          CascadeMux                     0              4693  11227  FALL       1
I__3279/O                                                                          CascadeMux                     0              4693  11227  FALL       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNIOA4H3_0_LC_5_5_3/in2         LogicCell40_SEQ_MODE_0000      0              4693  11227  FALL       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNIOA4H3_0_LC_5_5_3/lcout       LogicCell40_SEQ_MODE_0000    558              5251  11227  RISE       2
I__3316/I                                                                          LocalMux                       0              5251  11227  RISE       1
I__3316/O                                                                          LocalMux                     486              5737  11227  RISE       1
I__3317/I                                                                          InMux                          0              5737  11227  RISE       1
I__3317/O                                                                          InMux                        382              6119  11227  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_consumed_q_RNILRHQ4_LC_5_6_0/in3       LogicCell40_SEQ_MODE_0000      0              6119  11227  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_consumed_q_RNILRHQ4_LC_5_6_0/lcout     LogicCell40_SEQ_MODE_0000    465              6585  11227  RISE       3
I__3310/I                                                                          LocalMux                       0              6585  11227  RISE       1
I__3310/O                                                                          LocalMux                     486              7070  11227  RISE       1
I__3312/I                                                                          InMux                          0              7070  11227  RISE       1
I__3312/O                                                                          InMux                        382              7453  11227  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_delay_in_cnt_q_RNICQAT4_0_LC_4_6_3/in3    LogicCell40_SEQ_MODE_0000      0              7453  11227  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_delay_in_cnt_q_RNICQAT4_0_LC_4_6_3/lcout  LogicCell40_SEQ_MODE_0000    465              7918  11227  RISE       4
I__2690/I                                                                          LocalMux                       0              7918  11227  RISE       1
I__2690/O                                                                          LocalMux                     486              8404  11227  RISE       1
I__2693/I                                                                          InMux                          0              8404  11227  RISE       1
I__2693/O                                                                          InMux                        382              8786  11227  RISE       1
I__2697/I                                                                          CascadeMux                     0              8786  11227  RISE       1
I__2697/O                                                                          CascadeMux                     0              8786  11227  RISE       1
u_usb_cdc.u_bulk_endp.in_valid_q_RNO_3_LC_4_5_0/in2                                LogicCell40_SEQ_MODE_0000      0              8786  11227  RISE       1
u_usb_cdc.u_bulk_endp.in_valid_q_RNO_3_LC_4_5_0/carryout                           LogicCell40_SEQ_MODE_0000    341              9128  11227  RISE       2
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_1_LC_4_5_1/carryin              LogicCell40_SEQ_MODE_1010      0              9128  11227  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_1_LC_4_5_1/carryout             LogicCell40_SEQ_MODE_1010    186              9314  11227  RISE       2
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_2_LC_4_5_2/carryin              LogicCell40_SEQ_MODE_1010      0              9314  11227  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_2_LC_4_5_2/carryout             LogicCell40_SEQ_MODE_1010    186              9500  11227  RISE       1
I__2634/I                                                                          InMux                          0              9500  11227  RISE       1
I__2634/O                                                                          InMux                        382              9882  11227  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_4_5_3/in3                  LogicCell40_SEQ_MODE_1010      0              9882  11227  RISE       1

Capture Clock Path
pin name                                                           model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                                 SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__15342/I                                                         GlobalMux                               0                 0  RISE       1
I__15342/O                                                         GlobalMux                             227               227  RISE       1
I__15440/I                                                         ClkMux                                  0               227  RISE       1
I__15440/O                                                         ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_4_5_3/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1


5.3::Critical Path Report for (clk_app:R vs. clk_app:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_app.byte_cnt_q_7_LC_3_17_2/lcout
Path End         : u_app.u_ram.u_ram_blocks_0__u_ram_words_0__u_ram256x16_physical/RCLKE
Capture Clock    : u_app.u_ram.u_ram_blocks_0__u_ram_words_0__u_ram256x16_physical/RCLK
Setup Constraint : 500000p
Path slack       : 486686p

Capture Clock Arrival Time (clk_app:R#2)   500000
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   5520
- Setup Time                                 -393
----------------------------------------   ------ 
End-of-path required time (ps)             505127

Launch Clock Arrival Time (clk_app:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  5520
+ Clock To Q                                796
+ Data Path Delay                         12125
---------------------------------------   ----- 
End-of-path arrival time (ps)             18441
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_2_LC_12_11_1/lcout    LogicCell40_SEQ_MODE_1010      0                 0  RISE       2
I__9068/I                                       Odrv12                         0                 0  RISE       1
I__9068/O                                       Odrv12                       724               724  RISE       1
I__9070/I                                       Span12Mux_h                    0               724  RISE       1
I__9070/O                                       Span12Mux_h                  724              1447  RISE       1
I__9071/I                                       Span12Mux_v                    0              1447  RISE       1
I__9071/O                                       Span12Mux_v                  724              2171  RISE       1
I__9072/I                                       Sp12to4                        0              2171  RISE       1
I__9072/O                                       Sp12to4                      631              2801  RISE       1
I__9073/I                                       Span4Mux_s1_h                  0              2801  RISE       1
I__9073/O                                       Span4Mux_s1_h                258              3060  RISE       1
I__9074/I                                       LocalMux                       0              3060  RISE       1
I__9074/O                                       LocalMux                     486              3546  RISE       1
I__9075/I                                       IoInMux                        0              3546  RISE       1
I__9075/O                                       IoInMux                      382              3928  RISE       1
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3928  RISE       1
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                       910              4838  RISE     163
I__13641/I                                      gio2CtrlBuf                    0              4838  RISE       1
I__13641/O                                      gio2CtrlBuf                    0              4838  RISE       1
I__13642/I                                      GlobalMux                      0              4838  RISE       1
I__13642/O                                      GlobalMux                    227              5065  RISE       1
I__13669/I                                      ClkMux                         0              5065  RISE       1
I__13669/O                                      ClkMux                       455              5520  RISE       1
u_app.byte_cnt_q_7_LC_3_17_2/clk                LogicCell40_SEQ_MODE_1010      0              5520  RISE       1

Data path
pin name                                                               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_app.byte_cnt_q_7_LC_3_17_2/lcout                                     LogicCell40_SEQ_MODE_1010    796              6316  486686  RISE       4
I__2997/I                                                              Odrv4                          0              6316  486686  RISE       1
I__2997/O                                                              Odrv4                        517              6833  486686  RISE       1
I__3001/I                                                              Span4Mux_s2_h                  0              6833  486686  RISE       1
I__3001/O                                                              Span4Mux_s2_h                300              7132  486686  RISE       1
I__3005/I                                                              Span4Mux_h                     0              7132  486686  RISE       1
I__3005/O                                                              Span4Mux_h                   444              7577  486686  RISE       1
I__3008/I                                                              LocalMux                       0              7577  486686  RISE       1
I__3008/O                                                              LocalMux                     486              8063  486686  RISE       1
I__3010/I                                                              InMux                          0              8063  486686  RISE       1
I__3010/O                                                              InMux                        382              8445  486686  RISE       1
u_app.byte_cnt_q_RNIU03C1_2_LC_4_14_4/in3                              LogicCell40_SEQ_MODE_0000      0              8445  486686  RISE       1
u_app.byte_cnt_q_RNIU03C1_2_LC_4_14_4/lcout                            LogicCell40_SEQ_MODE_0000    465              8910  486686  RISE       1
I__2995/I                                                              LocalMux                       0              8910  486686  RISE       1
I__2995/O                                                              LocalMux                     486              9396  486686  RISE       1
I__2996/I                                                              InMux                          0              9396  486686  RISE       1
I__2996/O                                                              InMux                        382              9779  486686  RISE       1
u_app.byte_cnt_q_RNISFAL5_0_LC_4_14_2/in3                              LogicCell40_SEQ_MODE_0000      0              9779  486686  RISE       1
u_app.byte_cnt_q_RNISFAL5_0_LC_4_14_2/ltout                            LogicCell40_SEQ_MODE_0000    403             10182  486686  FALL       1
I__3052/I                                                              CascadeMux                     0             10182  486686  FALL       1
I__3052/O                                                              CascadeMux                     0             10182  486686  FALL       1
u_app.byte_cnt_q_RNIQ64H8_8_LC_4_14_3/in2                              LogicCell40_SEQ_MODE_0000      0             10182  486686  FALL       1
u_app.byte_cnt_q_RNIQ64H8_8_LC_4_14_3/lcout                            LogicCell40_SEQ_MODE_0000    558             10740  486686  RISE       7
I__4864/I                                                              Odrv4                          0             10740  486686  RISE       1
I__4864/O                                                              Odrv4                        517             11257  486686  RISE       1
I__4869/I                                                              LocalMux                       0             11257  486686  RISE       1
I__4869/O                                                              LocalMux                     486             11743  486686  RISE       1
I__4876/I                                                              InMux                          0             11743  486686  RISE       1
I__4876/O                                                              InMux                        382             12125  486686  RISE       1
I__4881/I                                                              CascadeMux                     0             12125  486686  RISE       1
I__4881/O                                                              CascadeMux                     0             12125  486686  RISE       1
u_app.mem_valid_q_RNIMJS0B_LC_4_13_7/in2                               LogicCell40_SEQ_MODE_0000      0             12125  486686  RISE       1
u_app.mem_valid_q_RNIMJS0B_LC_4_13_7/lcout                             LogicCell40_SEQ_MODE_0000    558             12683  486686  RISE       4
I__6183/I                                                              Odrv4                          0             12683  486686  RISE       1
I__6183/O                                                              Odrv4                        517             13200  486686  RISE       1
I__6185/I                                                              Span4Mux_h                     0             13200  486686  RISE       1
I__6185/O                                                              Span4Mux_h                   444             13645  486686  RISE       1
I__6188/I                                                              LocalMux                       0             13645  486686  RISE       1
I__6188/O                                                              LocalMux                     486             14131  486686  RISE       1
I__6191/I                                                              InMux                          0             14131  486686  RISE       1
I__6191/O                                                              InMux                        382             14513  486686  RISE       1
I__6193/I                                                              CascadeMux                     0             14513  486686  RISE       1
I__6193/O                                                              CascadeMux                     0             14513  486686  RISE       1
u_app.state_q_RNI2M65G_1_LC_7_14_6/in2                                 LogicCell40_SEQ_MODE_0000      0             14513  486686  RISE       1
u_app.state_q_RNI2M65G_1_LC_7_14_6/lcout                               LogicCell40_SEQ_MODE_0000    558             15071  486686  RISE       5
I__6147/I                                                              Odrv4                          0             15071  486686  RISE       1
I__6147/O                                                              Odrv4                        517             15588  486686  RISE       1
I__6150/I                                                              Span4Mux_h                     0             15588  486686  RISE       1
I__6150/O                                                              Span4Mux_h                   444             16033  486686  RISE       1
I__6153/I                                                              Span4Mux_v                     0             16033  486686  RISE       1
I__6153/O                                                              Span4Mux_v                   517             16549  486686  RISE       1
I__6156/I                                                              Span4Mux_v                     0             16549  486686  RISE       1
I__6156/O                                                              Span4Mux_v                   517             17066  486686  RISE       1
I__6160/I                                                              LocalMux                       0             17066  486686  RISE       1
I__6160/O                                                              LocalMux                     486             17552  486686  RISE       1
I__6162/I                                                              CEMux                          0             17552  486686  RISE       1
I__6162/O                                                              CEMux                        889             18441  486686  RISE       1
u_app.u_ram.u_ram_blocks_0__u_ram_words_0__u_ram256x16_physical/RCLKE  SB_RAM40_4K                    0             18441  486686  RISE       1

Capture Clock Path
pin name                                                              model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_2_LC_12_11_1/lcout                          LogicCell40_SEQ_MODE_1010      0                 0  RISE       2
I__9068/I                                                             Odrv12                         0                 0  RISE       1
I__9068/O                                                             Odrv12                       724               724  RISE       1
I__9070/I                                                             Span12Mux_h                    0               724  RISE       1
I__9070/O                                                             Span12Mux_h                  724              1447  RISE       1
I__9071/I                                                             Span12Mux_v                    0              1447  RISE       1
I__9071/O                                                             Span12Mux_v                  724              2171  RISE       1
I__9072/I                                                             Sp12to4                        0              2171  RISE       1
I__9072/O                                                             Sp12to4                      631              2801  RISE       1
I__9073/I                                                             Span4Mux_s1_h                  0              2801  RISE       1
I__9073/O                                                             Span4Mux_s1_h                258              3060  RISE       1
I__9074/I                                                             LocalMux                       0              3060  RISE       1
I__9074/O                                                             LocalMux                     486              3546  RISE       1
I__9075/I                                                             IoInMux                        0              3546  RISE       1
I__9075/O                                                             IoInMux                      382              3928  RISE       1
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER                        ICE_GB                         0              3928  RISE       1
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT                              ICE_GB                       910              4838  RISE     163
I__13641/I                                                            gio2CtrlBuf                    0              4838  RISE       1
I__13641/O                                                            gio2CtrlBuf                    0              4838  RISE       1
I__13642/I                                                            GlobalMux                      0              4838  RISE       1
I__13642/O                                                            GlobalMux                    227              5065  RISE       1
I__13653/I                                                            ClkMux                         0              5065  RISE       1
I__13653/O                                                            ClkMux                       455              5520  RISE       1
u_app.u_ram.u_ram_blocks_0__u_ram_words_0__u_ram256x16_physical/RCLK  SB_RAM40_4K                    0              5520  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: usb_n:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_n:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Setup Time        : 5794


Data Path Delay                5784
+ Setup Time                    693
- Capture Clock Path Delay     -682
---------------------------- ------
Setup to Clock                 5794

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_n:in                                        demo                       0      0                  RISE  1       
u_usb_n_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  RISE  1       
u_usb_n_iopad/DOUT                              IO_PAD                     760    760                RISE  1       
u_usb_n_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      760                RISE  1       
u_usb_n_preio/DIN0                              PRE_IO_PIN_TYPE_101001     910    1670               RISE  1       
I__10197/I                                      Odrv12                     0      1670               RISE  1       
I__10197/O                                      Odrv12                     724    2393               RISE  1       
I__10198/I                                      Span12Mux_v                0      2393               RISE  1       
I__10198/O                                      Span12Mux_v                724    3117               RISE  1       
I__10199/I                                      Span12Mux_v                0      3117               RISE  1       
I__10199/O                                      Span12Mux_v                724    3840               RISE  1       
I__10200/I                                      Sp12to4                    0      3840               RISE  1       
I__10200/O                                      Sp12to4                    631    4471               RISE  1       
I__10201/I                                      Span4Mux_h                 0      4471               RISE  1       
I__10201/O                                      Span4Mux_h                 444    4915               RISE  1       
I__10202/I                                      LocalMux                   0      4915               RISE  1       
I__10202/O                                      LocalMux                   486    5401               RISE  1       
I__10203/I                                      InMux                      0      5401               RISE  1       
I__10203/O                                      InMux                      382    5784               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_13_11_7/in0  LogicCell40_SEQ_MODE_1010  0      5784               RISE  1       

Capture Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__15342/I                                      GlobalMux                           0      0                  RISE  1       
I__15342/O                                      GlobalMux                           227    227                RISE  1       
I__15405/I                                      ClkMux                              0      227                RISE  1       
I__15405/O                                      ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_13_11_7/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.1.2::Path details for port: usb_p:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_p:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Setup Time        : 4430


Data Path Delay                4709
+ Setup Time                    403
- Capture Clock Path Delay     -682
---------------------------- ------
Setup to Clock                 4430

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_p:in                                        demo                       0      0                  RISE  1       
u_usb_p_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  RISE  1       
u_usb_p_iopad/DOUT                              IO_PAD                     760    760                RISE  1       
u_usb_p_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      760                RISE  1       
u_usb_p_preio/DIN0                              PRE_IO_PIN_TYPE_101001     910    1670               RISE  1       
I__8635/I                                       Odrv12                     0      1670               RISE  1       
I__8635/O                                       Odrv12                     724    2393               RISE  1       
I__8636/I                                       Span12Mux_v                0      2393               RISE  1       
I__8636/O                                       Span12Mux_v                724    3117               RISE  1       
I__8637/I                                       Span12Mux_h                0      3117               RISE  1       
I__8637/O                                       Span12Mux_h                724    3840               RISE  1       
I__8638/I                                       LocalMux                   0      3840               RISE  1       
I__8638/O                                       LocalMux                   486    4326               RISE  1       
I__8639/I                                       InMux                      0      4326               RISE  1       
I__8639/O                                       InMux                      382    4709               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_11_17_3/in3  LogicCell40_SEQ_MODE_1010  0      4709               RISE  1       

Capture Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__15342/I                                      GlobalMux                           0      0                  RISE  1       
I__15342/O                                      GlobalMux                           227    227                RISE  1       
I__15463/I                                      ClkMux                              0      227                RISE  1       
I__15463/O                                      ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_11_17_3/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: usb_n:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_n:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 14968


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay             13490
---------------------------- ------
Clock To Out Delay            14968

Launch Clock Path
pin name                                              model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__15342/I                                            GlobalMux                           0      0                  RISE  1       
I__15342/O                                            GlobalMux                           227    227                RISE  1       
I__15466/I                                            ClkMux                              0      227                RISE  1       
I__15466/O                                            ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_10_17_6/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                         model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_10_17_6/lcout           LogicCell40_SEQ_MODE_1010  796    1478               FALL  10      
I__13061/I                                                       Odrv12                     0      1478               FALL  1       
I__13061/O                                                       Odrv12                     796    2274               FALL  1       
I__13063/I                                                       Span12Mux_h                0      2274               FALL  1       
I__13063/O                                                       Span12Mux_h                796    3070               FALL  1       
I__13071/I                                                       Sp12to4                    0      3070               FALL  1       
I__13071/O                                                       Sp12to4                    662    3732               FALL  1       
I__13079/I                                                       Span4Mux_v                 0      3732               FALL  1       
I__13079/O                                                       Span4Mux_v                 548    4279               FALL  1       
I__13081/I                                                       LocalMux                   0      4279               FALL  1       
I__13081/O                                                       LocalMux                   455    4734               FALL  1       
I__13082/I                                                       InMux                      0      4734               FALL  1       
I__13082/O                                                       InMux                      320    5055               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_16_8_1/in0    LogicCell40_SEQ_MODE_0000  0      5055               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_16_8_1/lcout  LogicCell40_SEQ_MODE_0000  662    5716               RISE  3       
I__13028/I                                                       Odrv12                     0      5716               RISE  1       
I__13028/O                                                       Odrv12                     724    6440               RISE  1       
I__13029/I                                                       Span12Mux_v                0      6440               RISE  1       
I__13029/O                                                       Span12Mux_v                724    7163               RISE  1       
I__13030/I                                                       LocalMux                   0      7163               RISE  1       
I__13030/O                                                       LocalMux                   486    7649               RISE  1       
I__13033/I                                                       InMux                      0      7649               RISE  1       
I__13033/O                                                       InMux                      382    8032               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_0_LC_11_9_2/in3    LogicCell40_SEQ_MODE_0000  0      8032               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_0_LC_11_9_2/lcout  LogicCell40_SEQ_MODE_0000  424    8456               FALL  2       
I__8333/I                                                        Odrv12                     0      8456               FALL  1       
I__8333/O                                                        Odrv12                     796    9252               FALL  1       
I__8334/I                                                        Span12Mux_v                0      9252               FALL  1       
I__8334/O                                                        Span12Mux_v                796    10047              FALL  1       
I__8335/I                                                        Span12Mux_h                0      10047              FALL  1       
I__8335/O                                                        Span12Mux_h                796    10843              FALL  1       
I__8336/I                                                        Sp12to4                    0      10843              FALL  1       
I__8336/O                                                        Sp12to4                    662    11505              FALL  1       
I__8337/I                                                        Span4Mux_s1_v              0      11505              FALL  1       
I__8337/O                                                        Span4Mux_s1_v              289    11794              FALL  1       
I__8338/I                                                        LocalMux                   0      11794              FALL  1       
I__8338/O                                                        LocalMux                   455    12249              FALL  1       
I__8340/I                                                        IoInMux                    0      12249              FALL  1       
I__8340/O                                                        IoInMux                    320    12570              FALL  1       
u_usb_n_preio/OUTPUTENABLE                                       PRE_IO_PIN_TYPE_101001     0      12570              FALL  1       
u_usb_n_preio/PADOEN                                             PRE_IO_PIN_TYPE_101001     310    12880              FALL  1       
u_usb_n_iopad/OE                                                 IO_PAD                     0      12880              FALL  1       
u_usb_n_iopad/PACKAGEPIN:out                                     IO_PAD                     2088   14968              FALL  1       
usb_n:out                                                        demo                       0      14968              FALL  1       

6.2.2::Path details for port: usb_p:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_p:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 15443


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay             13965
---------------------------- ------
Clock To Out Delay            15443

Launch Clock Path
pin name                                              model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__15342/I                                            GlobalMux                           0      0                  RISE  1       
I__15342/O                                            GlobalMux                           227    227                RISE  1       
I__15466/I                                            ClkMux                              0      227                RISE  1       
I__15466/O                                            ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_10_17_6/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                         model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_10_17_6/lcout           LogicCell40_SEQ_MODE_1010  796    1478               FALL  10      
I__13061/I                                                       Odrv12                     0      1478               FALL  1       
I__13061/O                                                       Odrv12                     796    2274               FALL  1       
I__13063/I                                                       Span12Mux_h                0      2274               FALL  1       
I__13063/O                                                       Span12Mux_h                796    3070               FALL  1       
I__13071/I                                                       Sp12to4                    0      3070               FALL  1       
I__13071/O                                                       Sp12to4                    662    3732               FALL  1       
I__13079/I                                                       Span4Mux_v                 0      3732               FALL  1       
I__13079/O                                                       Span4Mux_v                 548    4279               FALL  1       
I__13081/I                                                       LocalMux                   0      4279               FALL  1       
I__13081/O                                                       LocalMux                   455    4734               FALL  1       
I__13082/I                                                       InMux                      0      4734               FALL  1       
I__13082/O                                                       InMux                      320    5055               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_16_8_1/in0    LogicCell40_SEQ_MODE_0000  0      5055               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_16_8_1/lcout  LogicCell40_SEQ_MODE_0000  662    5716               RISE  3       
I__13028/I                                                       Odrv12                     0      5716               RISE  1       
I__13028/O                                                       Odrv12                     724    6440               RISE  1       
I__13029/I                                                       Span12Mux_v                0      6440               RISE  1       
I__13029/O                                                       Span12Mux_v                724    7163               RISE  1       
I__13030/I                                                       LocalMux                   0      7163               RISE  1       
I__13030/O                                                       LocalMux                   486    7649               RISE  1       
I__13033/I                                                       InMux                      0      7649               RISE  1       
I__13033/O                                                       InMux                      382    8032               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_0_LC_11_9_2/in3    LogicCell40_SEQ_MODE_0000  0      8032               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_0_LC_11_9_2/lcout  LogicCell40_SEQ_MODE_0000  424    8456               FALL  2       
I__8333/I                                                        Odrv12                     0      8456               FALL  1       
I__8333/O                                                        Odrv12                     796    9252               FALL  1       
I__8334/I                                                        Span12Mux_v                0      9252               FALL  1       
I__8334/O                                                        Span12Mux_v                796    10047              FALL  1       
I__8335/I                                                        Span12Mux_h                0      10047              FALL  1       
I__8335/O                                                        Span12Mux_h                796    10843              FALL  1       
I__8336/I                                                        Sp12to4                    0      10843              FALL  1       
I__8336/O                                                        Sp12to4                    662    11505              FALL  1       
I__8337/I                                                        Span4Mux_s1_v              0      11505              FALL  1       
I__8337/O                                                        Span4Mux_s1_v              289    11794              FALL  1       
I__8339/I                                                        IoSpan4Mux                 0      11794              FALL  1       
I__8339/O                                                        IoSpan4Mux                 475    12270              FALL  1       
I__8341/I                                                        LocalMux                   0      12270              FALL  1       
I__8341/O                                                        LocalMux                   455    12725              FALL  1       
I__8342/I                                                        IoInMux                    0      12725              FALL  1       
I__8342/O                                                        IoInMux                    320    13045              FALL  1       
u_usb_p_preio/OUTPUTENABLE                                       PRE_IO_PIN_TYPE_101001     0      13045              FALL  1       
u_usb_p_preio/PADOEN                                             PRE_IO_PIN_TYPE_101001     310    13355              FALL  1       
u_usb_p_iopad/OE                                                 IO_PAD                     0      13355              FALL  1       
u_usb_p_iopad/PACKAGEPIN:out                                     IO_PAD                     2088   15443              FALL  1       
usb_p:out                                                        demo                       0      15443              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: usb_n:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_n:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Hold Time         : -4750


Capture Clock Path Delay        682
+ Hold  Time                      0
- Data Path Delay             -5432
---------------------------- ------
Hold Time                     -4750

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_n:in                                        demo                       0      0                  FALL  1       
u_usb_n_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  FALL  1       
u_usb_n_iopad/DOUT                              IO_PAD                     460    460                FALL  1       
u_usb_n_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_n_preio/DIN0                              PRE_IO_PIN_TYPE_101001     682    1142               FALL  1       
I__10197/I                                      Odrv12                     0      1142               FALL  1       
I__10197/O                                      Odrv12                     796    1938               FALL  1       
I__10198/I                                      Span12Mux_v                0      1938               FALL  1       
I__10198/O                                      Span12Mux_v                796    2734               FALL  1       
I__10199/I                                      Span12Mux_v                0      2734               FALL  1       
I__10199/O                                      Span12Mux_v                796    3530               FALL  1       
I__10200/I                                      Sp12to4                    0      3530               FALL  1       
I__10200/O                                      Sp12to4                    662    4192               FALL  1       
I__10201/I                                      Span4Mux_h                 0      4192               FALL  1       
I__10201/O                                      Span4Mux_h                 465    4657               FALL  1       
I__10202/I                                      LocalMux                   0      4657               FALL  1       
I__10202/O                                      LocalMux                   455    5112               FALL  1       
I__10203/I                                      InMux                      0      5112               FALL  1       
I__10203/O                                      InMux                      320    5432               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_13_11_7/in0  LogicCell40_SEQ_MODE_1010  0      5432               FALL  1       

Capture Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__15342/I                                      GlobalMux                           0      0                  RISE  1       
I__15342/O                                      GlobalMux                           227    227                RISE  1       
I__15405/I                                      ClkMux                              0      227                RISE  1       
I__15405/O                                      ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_13_11_7/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.4.2::Path details for port: usb_p:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_p:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Hold Time         : -3623


Capture Clock Path Delay        682
+ Hold  Time                      0
- Data Path Delay             -4305
---------------------------- ------
Hold Time                     -3623

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_p:in                                        demo                       0      0                  FALL  1       
u_usb_p_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  FALL  1       
u_usb_p_iopad/DOUT                              IO_PAD                     460    460                FALL  1       
u_usb_p_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_p_preio/DIN0                              PRE_IO_PIN_TYPE_101001     682    1142               FALL  1       
I__8635/I                                       Odrv12                     0      1142               FALL  1       
I__8635/O                                       Odrv12                     796    1938               FALL  1       
I__8636/I                                       Span12Mux_v                0      1938               FALL  1       
I__8636/O                                       Span12Mux_v                796    2734               FALL  1       
I__8637/I                                       Span12Mux_h                0      2734               FALL  1       
I__8637/O                                       Span12Mux_h                796    3530               FALL  1       
I__8638/I                                       LocalMux                   0      3530               FALL  1       
I__8638/O                                       LocalMux                   455    3985               FALL  1       
I__8639/I                                       InMux                      0      3985               FALL  1       
I__8639/O                                       InMux                      320    4305               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_11_17_3/in3  LogicCell40_SEQ_MODE_1010  0      4305               FALL  1       

Capture Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__15342/I                                      GlobalMux                           0      0                  RISE  1       
I__15342/O                                      GlobalMux                           227    227                RISE  1       
I__15463/I                                      ClkMux                              0      227                RISE  1       
I__15463/O                                      ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_11_17_3/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: usb_n:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_n:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 10708


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay              9230
---------------------------- ------
Clock To Out Delay            10708

Launch Clock Path
pin name                                              model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__15342/I                                            GlobalMux                           0      0                  RISE  1       
I__15342/O                                            GlobalMux                           227    227                RISE  1       
I__15466/I                                            ClkMux                              0      227                RISE  1       
I__15466/O                                            ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_10_17_6/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                     model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_10_17_6/lcout       LogicCell40_SEQ_MODE_1010  796    1478               FALL  10      
I__13061/I                                                   Odrv12                     0      1478               FALL  1       
I__13061/O                                                   Odrv12                     796    2274               FALL  1       
I__13067/I                                                   LocalMux                   0      2274               FALL  1       
I__13067/O                                                   LocalMux                   455    2729               FALL  1       
I__13077/I                                                   InMux                      0      2729               FALL  1       
I__13077/O                                                   InMux                      320    3049               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_0_LC_10_23_4/in3    LogicCell40_SEQ_MODE_0000  0      3049               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_0_LC_10_23_4/lcout  LogicCell40_SEQ_MODE_0000  424    3473               FALL  1       
I__8057/I                                                    Odrv12                     0      3473               FALL  1       
I__8057/O                                                    Odrv12                     796    4269               FALL  1       
I__8058/I                                                    Span12Mux_s5_v             0      4269               FALL  1       
I__8058/O                                                    Span12Mux_s5_v             393    4662               FALL  1       
I__8059/I                                                    LocalMux                   0      4662               FALL  1       
I__8059/O                                                    LocalMux                   455    5117               FALL  1       
I__8060/I                                                    IoInMux                    0      5117               FALL  1       
I__8060/O                                                    IoInMux                    320    5437               FALL  1       
u_usb_n_preio/DOUT0                                          PRE_IO_PIN_TYPE_101001     0      5437               FALL  1       
u_usb_n_preio/PADOUT                                         PRE_IO_PIN_TYPE_101001     2956   8394               RISE  1       
u_usb_n_iopad/DIN                                            IO_PAD                     0      8394               RISE  1       
u_usb_n_iopad/PACKAGEPIN:out                                 IO_PAD                     2314   10708              RISE  1       
usb_n:out                                                    demo                       0      10708              RISE  1       

6.5.2::Path details for port: usb_p:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_p:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 11535


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay             10057
---------------------------- ------
Clock To Out Delay            11535

Launch Clock Path
pin name                                             model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__15342/I                                           GlobalMux                           0      0                  RISE  1       
I__15342/O                                           GlobalMux                           227    227                RISE  1       
I__15457/I                                           ClkMux                              0      227                RISE  1       
I__15457/O                                           ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.data_qZ0Z_0_LC_10_14_2/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                   model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.data_qZ0Z_0_LC_10_14_2/lcout      LogicCell40_SEQ_MODE_1010  796    1478               FALL  4       
I__8038/I                                                  Odrv12                     0      1478               FALL  1       
I__8038/O                                                  Odrv12                     796    2274               FALL  1       
I__8042/I                                                  LocalMux                   0      2274               FALL  1       
I__8042/O                                                  LocalMux                   455    2729               FALL  1       
I__8045/I                                                  InMux                      0      2729               FALL  1       
I__8045/O                                                  InMux                      320    3049               FALL  1       
I__8046/I                                                  CascadeMux                 0      3049               FALL  1       
I__8046/O                                                  CascadeMux                 0      3049               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_LC_10_24_6/in2    LogicCell40_SEQ_MODE_0000  0      3049               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_LC_10_24_6/lcout  LogicCell40_SEQ_MODE_0000  517    3566               FALL  1       
I__8030/I                                                  Odrv4                      0      3566               FALL  1       
I__8030/O                                                  Odrv4                      548    4114               FALL  1       
I__8031/I                                                  Span4Mux_v                 0      4114               FALL  1       
I__8031/O                                                  Span4Mux_v                 548    4662               FALL  1       
I__8032/I                                                  Span4Mux_v                 0      4662               FALL  1       
I__8032/O                                                  Span4Mux_v                 548    5210               FALL  1       
I__8033/I                                                  Span4Mux_s0_v              0      5210               FALL  1       
I__8033/O                                                  Span4Mux_s0_v              279    5489               FALL  1       
I__8034/I                                                  LocalMux                   0      5489               FALL  1       
I__8034/O                                                  LocalMux                   455    5944               FALL  1       
I__8035/I                                                  IoInMux                    0      5944               FALL  1       
I__8035/O                                                  IoInMux                    320    6264               FALL  1       
u_usb_p_preio/DOUT0                                        PRE_IO_PIN_TYPE_101001     0      6264               FALL  1       
u_usb_p_preio/PADOUT                                       PRE_IO_PIN_TYPE_101001     2956   9221               RISE  1       
u_usb_p_iopad/DIN                                          IO_PAD                     0      9221               RISE  1       
u_usb_p_iopad/PACKAGEPIN:out                               IO_PAD                     2314   11535              RISE  1       
usb_p:out                                                  demo                       0      11535              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

