Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (lin64) Build 3900603 Fri Jun 16 19:30:25 MDT 2023
| Date         : Fri Oct  6 09:40:14 2023
| Host         : BrunoLaptop running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file uart_top_timing_summary_routed.rpt -pb uart_top_timing_summary_routed.pb -rpx uart_top_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_top
| Device       : 7a35t-cpg236
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  79          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (79)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (226)
5. checking no_input_delay (12)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (79)
-------------------------
 There are 79 register/latch pins with no clock driven by root clock pin: i_clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (226)
--------------------------------------------------
 There are 226 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  237          inf        0.000                      0                  237           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           237 Endpoints
Min Delay           237 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fifo_rx_unit/r_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_r_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.015ns  (logic 2.896ns (57.752%)  route 2.119ns (42.248%))
  Logic Levels:           3  (FDCE=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE                         0.000     0.000 r  fifo_rx_unit/r_ptr_reg_reg[1]/C
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.313     0.313 r  fifo_rx_unit/r_ptr_reg_reg[1]/Q
                         net (fo=11, routed)          0.771     1.084    fifo_rx_unit/array_reg_reg_0_3_6_7__0/DPRA1
    SLICE_X2Y12          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.216     1.300 r  fifo_rx_unit/array_reg_reg_0_3_6_7__0/DP/O
                         net (fo=1, routed)           1.348     2.648    o_r_data_OBUF[7]
    V19                  OBUF (Prop_obuf_I_O)         2.367     5.015 r  o_r_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.015    o_r_data[7]
    V19                                                               r  o_r_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_rx_unit/r_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_r_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.885ns  (logic 2.751ns (56.316%)  route 2.134ns (43.684%))
  Logic Levels:           3  (FDCE=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE                         0.000     0.000 r  fifo_rx_unit/r_ptr_reg_reg[1]/C
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.313     0.313 r  fifo_rx_unit/r_ptr_reg_reg[1]/Q
                         net (fo=11, routed)          0.771     1.084    fifo_rx_unit/array_reg_reg_0_3_6_7/DPRA1
    SLICE_X2Y12          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.213     1.297 r  fifo_rx_unit/array_reg_reg_0_3_6_7/DP/O
                         net (fo=1, routed)           1.363     2.660    o_r_data_OBUF[6]
    W18                  OBUF (Prop_obuf_I_O)         2.225     4.885 r  o_r_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.885    o_r_data[6]
    W18                                                               r  o_r_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_rx_unit/r_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_r_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.866ns  (logic 2.806ns (57.669%)  route 2.060ns (42.331%))
  Logic Levels:           3  (FDCE=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE                         0.000     0.000 r  fifo_rx_unit/r_ptr_reg_reg[0]/C
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.341     0.341 r  fifo_rx_unit/r_ptr_reg_reg[0]/Q
                         net (fo=12, routed)          0.727     1.068    fifo_rx_unit/array_reg_reg_0_3_0_5/ADDRC0
    SLICE_X2Y11          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.101     1.169 r  fifo_rx_unit/array_reg_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           1.333     2.502    o_r_data_OBUF[4]
    T17                  OBUF (Prop_obuf_I_O)         2.364     4.866 r  o_r_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.866    o_r_data[4]
    T17                                                               r  o_r_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_rx_unit/r_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_r_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.866ns  (logic 2.904ns (59.674%)  route 1.962ns (40.326%))
  Logic Levels:           3  (FDCE=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE                         0.000     0.000 r  fifo_rx_unit/r_ptr_reg_reg[1]/C
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.313     0.313 r  fifo_rx_unit/r_ptr_reg_reg[1]/Q
                         net (fo=11, routed)          0.625     0.938    fifo_rx_unit/array_reg_reg_0_3_0_5/ADDRB1
    SLICE_X2Y11          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.214     1.152 r  fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           1.337     2.489    o_r_data_OBUF[2]
    U17                  OBUF (Prop_obuf_I_O)         2.377     4.866 r  o_r_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.866    o_r_data[2]
    U17                                                               r  o_r_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_rx_unit/r_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_r_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.821ns  (logic 2.899ns (60.127%)  route 1.922ns (39.873%))
  Logic Levels:           3  (FDCE=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE                         0.000     0.000 r  fifo_rx_unit/r_ptr_reg_reg[1]/C
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.313     0.313 r  fifo_rx_unit/r_ptr_reg_reg[1]/Q
                         net (fo=11, routed)          0.628     0.941    fifo_rx_unit/array_reg_reg_0_3_0_5/ADDRA1
    SLICE_X2Y11          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.216     1.157 r  fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA/O
                         net (fo=1, routed)           1.294     2.451    o_r_data_OBUF[0]
    V16                  OBUF (Prop_obuf_I_O)         2.370     4.821 r  o_r_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.821    o_r_data[0]
    V16                                                               r  o_r_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_rx_unit/r_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_r_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.751ns  (logic 2.660ns (56.003%)  route 2.090ns (43.997%))
  Logic Levels:           3  (FDCE=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE                         0.000     0.000 r  fifo_rx_unit/r_ptr_reg_reg[0]/C
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.341     0.341 r  fifo_rx_unit/r_ptr_reg_reg[0]/Q
                         net (fo=12, routed)          0.727     1.068    fifo_rx_unit/array_reg_reg_0_3_0_5/ADDRC0
    SLICE_X2Y11          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.097     1.165 r  fifo_rx_unit/array_reg_reg_0_3_0_5/RAMC_D1/O
                         net (fo=1, routed)           1.363     2.528    o_r_data_OBUF[5]
    W19                  OBUF (Prop_obuf_I_O)         2.222     4.751 r  o_r_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.751    o_r_data[5]
    W19                                                               r  o_r_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_rx_unit/r_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_r_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.721ns  (logic 2.751ns (58.268%)  route 1.970ns (41.732%))
  Logic Levels:           3  (FDCE=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE                         0.000     0.000 r  fifo_rx_unit/r_ptr_reg_reg[1]/C
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.313     0.313 r  fifo_rx_unit/r_ptr_reg_reg[1]/Q
                         net (fo=11, routed)          0.625     0.938    fifo_rx_unit/array_reg_reg_0_3_0_5/ADDRB1
    SLICE_X2Y11          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.213     1.151 r  fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB_D1/O
                         net (fo=1, routed)           1.346     2.496    o_r_data_OBUF[3]
    T18                  OBUF (Prop_obuf_I_O)         2.225     4.721 r  o_r_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.721    o_r_data[3]
    T18                                                               r  o_r_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_rx_unit/r_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_r_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.678ns  (logic 2.738ns (58.534%)  route 1.940ns (41.466%))
  Logic Levels:           3  (FDCE=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE                         0.000     0.000 r  fifo_rx_unit/r_ptr_reg_reg[1]/C
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.313     0.313 r  fifo_rx_unit/r_ptr_reg_reg[1]/Q
                         net (fo=11, routed)          0.628     0.941    fifo_rx_unit/array_reg_reg_0_3_0_5/ADDRA1
    SLICE_X2Y11          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.213     1.154 r  fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA_D1/O
                         net (fo=1, routed)           1.312     2.466    o_r_data_OBUF[1]
    U18                  OBUF (Prop_obuf_I_O)         2.212     4.678 r  o_r_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.678    o_r_data[1]
    U18                                                               r  o_r_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_tx_unit/full_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_tx_full
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.106ns  (logic 2.571ns (62.620%)  route 1.535ns (37.380%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDCE                         0.000     0.000 r  fifo_tx_unit/full_reg_reg/C
    SLICE_X0Y8           FDCE (Prop_fdce_C_Q)         0.341     0.341 r  fifo_tx_unit/full_reg_reg/Q
                         net (fo=6, routed)           1.535     1.876    o_tx_full_OBUF
    P18                  OBUF (Prop_obuf_I_O)         2.230     4.106 r  o_tx_full_OBUF_inst/O
                         net (fo=0)                   0.000     4.106    o_tx_full
    P18                                                               r  o_tx_full (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx_unit/tx_reg_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            o_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.058ns  (logic 2.558ns (63.028%)  route 1.500ns (36.972%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDPE                         0.000     0.000 r  uart_tx_unit/tx_reg_reg/C
    SLICE_X1Y8           FDPE (Prop_fdpe_C_Q)         0.341     0.341 r  uart_tx_unit/tx_reg_reg/Q
                         net (fo=1, routed)           1.500     1.841    o_tx_OBUF
    R18                  OBUF (Prop_obuf_I_O)         2.217     4.058 r  o_tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.058    o_tx
    R18                                                               r  o_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx_unit/b_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE                         0.000     0.000 r  uart_rx_unit/b_reg_reg[0]/C
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uart_rx_unit/b_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     0.196    fifo_rx_unit/array_reg_reg_0_3_0_5/DIA0
    SLICE_X2Y11          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_unit/b_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fifo_rx_unit/array_reg_reg_0_3_0_5/RAMC/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.128ns (65.222%)  route 0.068ns (34.778%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE                         0.000     0.000 r  uart_rx_unit/b_reg_reg[4]/C
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  uart_rx_unit/b_reg_reg[4]/Q
                         net (fo=2, routed)           0.068     0.196    fifo_rx_unit/array_reg_reg_0_3_0_5/DIC0
    SLICE_X2Y11          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_3_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_unit/b_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_rx_unit/b_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.266%)  route 0.110ns (43.734%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE                         0.000     0.000 r  uart_rx_unit/b_reg_reg[3]/C
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uart_rx_unit/b_reg_reg[3]/Q
                         net (fo=2, routed)           0.110     0.251    uart_rx_unit/b_reg_reg[7]_0[3]
    SLICE_X3Y11          FDCE                                         r  uart_rx_unit/b_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_unit/b_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB_D1/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.141ns (54.737%)  route 0.117ns (45.263%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE                         0.000     0.000 r  uart_rx_unit/b_reg_reg[3]/C
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uart_rx_unit/b_reg_reg[3]/Q
                         net (fo=2, routed)           0.117     0.258    fifo_rx_unit/array_reg_reg_0_3_0_5/DIB1
    SLICE_X2Y11          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_unit/b_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fifo_rx_unit/array_reg_reg_0_3_6_7__0/DP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.128ns (42.337%)  route 0.174ns (57.663%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE                         0.000     0.000 r  uart_rx_unit/b_reg_reg[7]/C
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  uart_rx_unit/b_reg_reg[7]/Q
                         net (fo=3, routed)           0.174     0.302    fifo_rx_unit/array_reg_reg_0_3_6_7__0/D
    SLICE_X2Y12          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_3_6_7__0/DP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_unit/b_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fifo_rx_unit/array_reg_reg_0_3_6_7__0/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.128ns (42.337%)  route 0.174ns (57.663%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE                         0.000     0.000 r  uart_rx_unit/b_reg_reg[7]/C
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  uart_rx_unit/b_reg_reg[7]/Q
                         net (fo=3, routed)           0.174     0.302    fifo_rx_unit/array_reg_reg_0_3_6_7__0/D
    SLICE_X2Y12          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_3_6_7__0/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_unit/b_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_rx_unit/b_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.141ns (45.756%)  route 0.167ns (54.244%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE                         0.000     0.000 r  uart_rx_unit/b_reg_reg[2]/C
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uart_rx_unit/b_reg_reg[2]/Q
                         net (fo=2, routed)           0.167     0.308    uart_rx_unit/b_reg_reg[7]_0[2]
    SLICE_X3Y11          FDCE                                         r  uart_rx_unit/b_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_tx_unit/empty_reg_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            fifo_tx_unit/r_ptr_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.186ns (59.285%)  route 0.128ns (40.715%))
  Logic Levels:           2  (FDPE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDPE                         0.000     0.000 r  fifo_tx_unit/empty_reg_reg/C
    SLICE_X0Y8           FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  fifo_tx_unit/empty_reg_reg/Q
                         net (fo=7, routed)           0.128     0.269    fifo_tx_unit/tx_empty
    SLICE_X1Y8           LUT4 (Prop_lut4_I2_O)        0.045     0.314 r  fifo_tx_unit/r_ptr_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.314    fifo_tx_unit/r_ptr_reg[0]_i_1__0_n_0
    SLICE_X1Y8           FDCE                                         r  fifo_tx_unit/r_ptr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_tx_unit/empty_reg_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            fifo_tx_unit/r_ptr_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.190ns (59.798%)  route 0.128ns (40.202%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDPE                         0.000     0.000 r  fifo_tx_unit/empty_reg_reg/C
    SLICE_X0Y8           FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  fifo_tx_unit/empty_reg_reg/Q
                         net (fo=7, routed)           0.128     0.269    fifo_tx_unit/tx_empty
    SLICE_X1Y8           LUT5 (Prop_lut5_I1_O)        0.049     0.318 r  fifo_tx_unit/r_ptr_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.318    fifo_tx_unit/r_ptr_reg[1]_i_1__0_n_0
    SLICE_X1Y8           FDCE                                         r  fifo_tx_unit/r_ptr_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_unit/b_reg_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_rx_unit/b_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.128ns (38.828%)  route 0.202ns (61.172%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE                         0.000     0.000 r  uart_rx_unit/b_reg_reg[6]/C
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  uart_rx_unit/b_reg_reg[6]/Q
                         net (fo=3, routed)           0.202     0.330    uart_rx_unit/b_reg_reg[7]_0[6]
    SLICE_X3Y11          FDCE                                         r  uart_rx_unit/b_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------





