

================================================================
== Vivado HLS Report for 'exp_16_7_s'
================================================================
* Date:           Thu May  2 10:49:04 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_type
* Solution:       W15_6
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    15.178|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      3|       0|    307|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        0|      -|      61|     32|    -|
|Multiplexer      |        -|      -|       -|      -|    -|
|Register         |        -|      -|      39|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      3|     100|    339|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      1|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |         Memory         |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |exp_x_msb_2_m_1_tabl_U  |exp_16_7_s_exp_x_jbC  |        0|  25|  13|    0|    32|   25|     1|          800|
    |exp_x_msb_1_table_V_U   |exp_16_7_s_exp_x_kbM  |        0|  25|  13|    0|    32|   25|     1|          800|
    |f_x_lsb_table_V_U       |exp_16_7_s_f_x_lsibs  |        0|  11|   6|    0|    32|   11|     1|          352|
    +------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                   |                      |        0|  61|  32|    0|    96|   61|     3|         1952|
    +------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |r_V_5_fu_432_p2                  |     *    |      1|  0|  47|          18|          25|
    |r_V_6_fu_508_p2                  |     *    |      2|  0|  47|          25|          25|
    |exp_x_msb_2_lsb_m_1_s_fu_477_p2  |     +    |      0|  0|  32|          25|          25|
    |ret_V_fu_467_p2                  |     +    |      0|  0|  27|          20|          20|
    |y_l_V_fu_524_p2                  |     +    |      0|  0|  32|          25|          25|
    |and_ln194_fu_313_p2              |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001        |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1494_fu_307_p2            |   icmp   |      0|  0|  13|          11|          11|
    |icmp_ln1498_fu_301_p2            |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln255_1_fu_587_p2           |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln255_fu_557_p2             |   icmp   |      0|  0|   8|           2|           1|
    |or_ln194_1_fu_367_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln194_2_fu_373_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln194_3_fu_379_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln194_4_fu_385_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln194_5_fu_391_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln194_6_fu_397_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln194_7_fu_403_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln194_fu_361_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln255_1_fu_593_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln255_fu_571_p2               |    or    |      0|  0|   2|           1|           1|
    |ap_return                        |  select  |      0|  0|  16|           1|          15|
    |p_Val2_14_fu_540_p3              |  select  |      0|  0|  22|           1|          22|
    |select_ln195_fu_493_p3           |  select  |      0|  0|   2|           1|           2|
    |ap_enable_pp0                    |    xor   |      0|  0|   2|           1|           2|
    |xor_ln191_1_fu_211_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln191_2_fu_225_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln191_3_fu_239_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln191_4_fu_253_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln191_5_fu_267_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln191_6_fu_281_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln191_7_fu_295_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln191_fu_197_p2              |    xor   |      0|  0|   2|           1|           1|
    |xor_ln195_fu_488_p2              |    xor   |      0|  0|   2|           1|           2|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      3|  0| 307|         157|         199|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |exp_x_msb_2_lsb_m_1_s_reg_649     |  25|   0|   25|          0|
    |or_ln194_7_reg_644                |   1|   0|    1|          0|
    |or_ln194_7_reg_644_pp0_iter1_reg  |   1|   0|    1|          0|
    |p_Result_s_54_reg_623             |   4|   0|    4|          0|
    |tmp_reg_617                       |   1|   0|    1|          0|
    |tmp_reg_617_pp0_iter1_reg         |   1|   0|    1|          0|
    |trunc_ln612_1_reg_628             |   3|   0|    3|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  39|   0|   39|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |  exp<16, 7>  | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |  exp<16, 7>  | return value |
|ap_start   |  in |    1| ap_ctrl_hs |  exp<16, 7>  | return value |
|ap_done    | out |    1| ap_ctrl_hs |  exp<16, 7>  | return value |
|ap_idle    | out |    1| ap_ctrl_hs |  exp<16, 7>  | return value |
|ap_ready   | out |    1| ap_ctrl_hs |  exp<16, 7>  | return value |
|ap_return  | out |   16| ap_ctrl_hs |  exp<16, 7>  | return value |
|x_V        |  in |   16|   ap_none  |      x_V     |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.83>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%x_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x_V)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:182]   --->   Operation 4 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x_l_V = sext i16 %x_V_read to i23" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:182]   --->   Operation 5 'sext' 'x_l_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_Result_15 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %x_V_read, i32 9, i32 12)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:185]   --->   Operation 6 'partselect' 'p_Result_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%trunc_ln612 = trunc i16 %x_V_read to i9" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:187]   --->   Operation 7 'trunc' 'trunc_ln612' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_Result_16 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %trunc_ln612, i2 0)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:187]   --->   Operation 8 'bitconcatenate' 'p_Result_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %x_V_read, i32 15)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191]   --->   Operation 9 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns) (grouped into LUT with out node or_ln194)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %x_l_V, i32 12)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191]   --->   Operation 10 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns) (grouped into LUT with out node or_ln194)   --->   "%xor_ln191 = xor i1 %tmp, %p_Result_s" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191]   --->   Operation 11 'xor' 'xor_ln191' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node or_ln194)   --->   "%p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %x_l_V, i32 13)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191]   --->   Operation 12 'bitselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node or_ln194)   --->   "%xor_ln191_1 = xor i1 %tmp, %p_Result_1" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191]   --->   Operation 13 'xor' 'xor_ln191_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node or_ln194_2)   --->   "%p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %x_l_V, i32 14)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191]   --->   Operation 14 'bitselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node or_ln194_2)   --->   "%xor_ln191_2 = xor i1 %tmp, %p_Result_2" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191]   --->   Operation 15 'xor' 'xor_ln191_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node or_ln194_2)   --->   "%p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %x_l_V, i32 15)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191]   --->   Operation 16 'bitselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node or_ln194_2)   --->   "%xor_ln191_3 = xor i1 %tmp, %p_Result_3" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191]   --->   Operation 17 'xor' 'xor_ln191_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node or_ln194_7)   --->   "%p_Result_4 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %x_l_V, i32 16)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191]   --->   Operation 18 'bitselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node or_ln194_7)   --->   "%xor_ln191_4 = xor i1 %tmp, %p_Result_4" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191]   --->   Operation 19 'xor' 'xor_ln191_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node or_ln194_7)   --->   "%p_Result_5 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %x_l_V, i32 17)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191]   --->   Operation 20 'bitselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node or_ln194_7)   --->   "%xor_ln191_5 = xor i1 %tmp, %p_Result_5" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191]   --->   Operation 21 'xor' 'xor_ln191_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node or_ln194_5)   --->   "%p_Result_6 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %x_l_V, i32 18)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191]   --->   Operation 22 'bitselect' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node or_ln194_5)   --->   "%xor_ln191_6 = xor i1 %tmp, %p_Result_6" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191]   --->   Operation 23 'xor' 'xor_ln191_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node or_ln194_5)   --->   "%p_Result_7 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %x_l_V, i32 19)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191]   --->   Operation 24 'bitselect' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node or_ln194_5)   --->   "%xor_ln191_7 = xor i1 %tmp, %p_Result_7" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191]   --->   Operation 25 'xor' 'xor_ln191_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.30ns)   --->   "%icmp_ln1498 = icmp eq i4 %p_Result_15, 7" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:194]   --->   Operation 26 'icmp' 'icmp_ln1498' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.88ns)   --->   "%icmp_ln1494 = icmp ugt i11 %p_Result_16, -768" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:194]   --->   Operation 27 'icmp' 'icmp_ln1494' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node or_ln194_5)   --->   "%and_ln194 = and i1 %icmp_ln1498, %icmp_ln1494" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:194]   --->   Operation 28 'and' 'and_ln194' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_Result_s_54 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %x_V_read, i32 8, i32 11)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:202]   --->   Operation 29 'partselect' 'p_Result_s_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_V = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %x_V_read, i32 3, i32 7)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:204]   --->   Operation 30 'partselect' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln612_1 = trunc i16 %x_V_read to i3" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:207]   --->   Operation 31 'trunc' 'trunc_ln612_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_V_1 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %trunc_ln612_1, i2 0)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:207]   --->   Operation 32 'bitconcatenate' 'tmp_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i5 %tmp_V_1 to i64" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:214]   --->   Operation 33 'zext' 'zext_ln544' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%f_x_lsb_table_V_addr = getelementptr [32 x i11]* @f_x_lsb_table_V, i64 0, i64 %zext_ln544" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:214]   --->   Operation 34 'getelementptr' 'f_x_lsb_table_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (3.25ns)   --->   "%f_x_lsb_V = load i11* %f_x_lsb_table_V_addr, align 2" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:214]   --->   Operation 35 'load' 'f_x_lsb_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 32> <ROM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln544_1 = zext i5 %tmp_V to i64" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:229]   --->   Operation 36 'zext' 'zext_ln544_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%exp_x_msb_2_m_1_tabl_1 = getelementptr [32 x i25]* @exp_x_msb_2_m_1_tabl, i64 0, i64 %zext_ln544_1" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:229]   --->   Operation 37 'getelementptr' 'exp_x_msb_2_m_1_tabl_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (3.25ns)   --->   "%exp_x_msb_2_m_1_V = load i25* %exp_x_msb_2_m_1_tabl_1, align 4" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:229]   --->   Operation 38 'load' 'exp_x_msb_2_m_1_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 32> <ROM>
ST_1 : Operation 39 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln194 = or i1 %xor_ln191, %xor_ln191_1" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:194]   --->   Operation 39 'or' 'or_ln194' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node or_ln194_2)   --->   "%or_ln194_1 = or i1 %xor_ln191_2, %xor_ln191_3" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:194]   --->   Operation 40 'or' 'or_ln194_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln194_2 = or i1 %or_ln194_1, %or_ln194" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:194]   --->   Operation 41 'or' 'or_ln194_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node or_ln194_7)   --->   "%or_ln194_3 = or i1 %xor_ln191_4, %xor_ln191_5" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:194]   --->   Operation 42 'or' 'or_ln194_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node or_ln194_5)   --->   "%or_ln194_4 = or i1 %xor_ln191_7, %and_ln194" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:194]   --->   Operation 43 'or' 'or_ln194_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln194_5 = or i1 %or_ln194_4, %xor_ln191_6" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:194]   --->   Operation 44 'or' 'or_ln194_5' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node or_ln194_7)   --->   "%or_ln194_6 = or i1 %or_ln194_5, %or_ln194_3" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:194]   --->   Operation 45 'or' 'or_ln194_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln194_7 = or i1 %or_ln194_6, %or_ln194_2" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:194]   --->   Operation 46 'or' 'or_ln194_7' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 14.4>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%p_Result_17 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %tmp, i4 %p_Result_s_54)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:202]   --->   Operation 47 'bitconcatenate' 'p_Result_17' <Predicate = (!or_ln194_7)> <Delay = 0.00>
ST_2 : Operation 48 [1/2] (3.25ns)   --->   "%f_x_lsb_V = load i11* %f_x_lsb_table_V_addr, align 2" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:214]   --->   Operation 48 'load' 'f_x_lsb_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 32> <ROM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%p_Result_18 = call i18 @_ssdm_op_BitConcatenate.i18.i3.i4.i11(i3 %trunc_ln612_1, i4 0, i11 %f_x_lsb_V)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:217]   --->   Operation 49 'bitconcatenate' 'p_Result_18' <Predicate = (!or_ln194_7)> <Delay = 0.00>
ST_2 : Operation 50 [1/2] (3.25ns)   --->   "%exp_x_msb_2_m_1_V = load i25* %exp_x_msb_2_m_1_tabl_1, align 4" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:229]   --->   Operation 50 'load' 'exp_x_msb_2_m_1_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 32> <ROM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%r_V = zext i25 %exp_x_msb_2_m_1_V to i43" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:231]   --->   Operation 51 'zext' 'r_V' <Predicate = (!or_ln194_7)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i18 %p_Result_18 to i43" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:231]   --->   Operation 52 'zext' 'zext_ln1118' <Predicate = (!or_ln194_7)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (6.65ns)   --->   "%r_V_5 = mul i43 %zext_ln1118, %r_V" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:231]   --->   Operation 53 'mul' 'r_V_5' <Predicate = (!or_ln194_7)> <Delay = 6.65> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%f_x_msb_2_lsb_s_V = call i19 @_ssdm_op_PartSelect.i19.i43.i32.i32(i43 %r_V_5, i32 24, i32 42)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:232]   --->   Operation 54 'partselect' 'f_x_msb_2_lsb_s_V' <Predicate = (!or_ln194_7)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%lhs_V = zext i19 %f_x_msb_2_lsb_s_V to i20" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:233]   --->   Operation 55 'zext' 'lhs_V' <Predicate = (!or_ln194_7)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%rhs_V = call i19 @_ssdm_op_BitConcatenate.i19.i3.i4.i11.i1(i3 %trunc_ln612_1, i4 0, i11 %f_x_lsb_V, i1 false)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:233]   --->   Operation 56 'bitconcatenate' 'rhs_V' <Predicate = (!or_ln194_7)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln728 = zext i19 %rhs_V to i20" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:233]   --->   Operation 57 'zext' 'zext_ln728' <Predicate = (!or_ln194_7)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (2.16ns)   --->   "%ret_V = add i20 %lhs_V, %zext_ln728" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:233]   --->   Operation 58 'add' 'ret_V' <Predicate = (!or_ln194_7)> <Delay = 2.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i20 %ret_V to i25" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:233]   --->   Operation 59 'zext' 'zext_ln703' <Predicate = (!or_ln194_7)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (2.34ns)   --->   "%exp_x_msb_2_lsb_m_1_s = add i25 %zext_ln703, %exp_x_msb_2_m_1_V" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:233]   --->   Operation 60 'add' 'exp_x_msb_2_lsb_m_1_s' <Predicate = (!or_ln194_7)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln544_2 = zext i5 %p_Result_17 to i64" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:245]   --->   Operation 61 'zext' 'zext_ln544_2' <Predicate = (!or_ln194_7)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%exp_x_msb_1_table_V_s = getelementptr [32 x i25]* @exp_x_msb_1_table_V, i64 0, i64 %zext_ln544_2" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:245]   --->   Operation 62 'getelementptr' 'exp_x_msb_1_table_V_s' <Predicate = (!or_ln194_7)> <Delay = 0.00>
ST_2 : Operation 63 [2/2] (3.25ns)   --->   "%exp_x_msb_1_V = load i25* %exp_x_msb_1_table_V_s, align 4" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:245]   --->   Operation 63 'load' 'exp_x_msb_1_V' <Predicate = (!or_ln194_7)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 32> <ROM>

State 3 <SV = 2> <Delay = 15.1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str517) nounwind" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41]   --->   Operation 64 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14)   --->   "%xor_ln195 = xor i1 %tmp, true" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:195]   --->   Operation 65 'xor' 'xor_ln195' <Predicate = (or_ln194_7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14)   --->   "%select_ln195 = select i1 %xor_ln195, i22 -1, i22 0" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:195]   --->   Operation 66 'select' 'select_ln195' <Predicate = (or_ln194_7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 67 [1/2] (3.25ns)   --->   "%exp_x_msb_1_V = load i25* %exp_x_msb_1_table_V_s, align 4" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:245]   --->   Operation 67 'load' 'exp_x_msb_1_V' <Predicate = (!or_ln194_7)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 32> <ROM>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%r_V_2 = zext i25 %exp_x_msb_1_V to i50" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:246]   --->   Operation 68 'zext' 'r_V_2' <Predicate = (!or_ln194_7)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i25 %exp_x_msb_2_lsb_m_1_s to i50" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:246]   --->   Operation 69 'zext' 'zext_ln1118_1' <Predicate = (!or_ln194_7)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (6.65ns)   --->   "%r_V_6 = mul i50 %r_V_2, %zext_ln1118_1" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:246]   --->   Operation 70 'mul' 'r_V_6' <Predicate = (!or_ln194_7)> <Delay = 6.65> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%y_lo_s_V = call i25 @_ssdm_op_PartSelect.i25.i50.i32.i32(i50 %r_V_6, i32 25, i32 49)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:247]   --->   Operation 71 'partselect' 'y_lo_s_V' <Predicate = (!or_ln194_7)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (2.34ns)   --->   "%y_l_V = add i25 %y_lo_s_V, %exp_x_msb_1_V" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:248]   --->   Operation 72 'add' 'y_l_V' <Predicate = (!or_ln194_7)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14)   --->   "%y_V = call i22 @_ssdm_op_PartSelect.i22.i25.i32.i32(i25 %y_l_V, i32 3, i32 24)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:249]   --->   Operation 73 'partselect' 'y_V' <Predicate = (!or_ln194_7)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_Val2_14 = select i1 %or_ln194_7, i22 %select_ln195, i22 %y_V" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:194]   --->   Operation 74 'select' 'p_Val2_14' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_3 = call i2 @_ssdm_op_PartSelect.i2.i22.i32.i32(i22 %p_Val2_14, i32 20, i32 21)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:255]   --->   Operation 75 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.95ns)   --->   "%icmp_ln255 = icmp ne i2 %tmp_3, 0" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:255]   --->   Operation 76 'icmp' 'icmp_ln255' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node r_V_4)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %p_Val2_14, i32 19)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:255]   --->   Operation 77 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node r_V_4)   --->   "%or_ln255 = or i1 %icmp_ln255, %tmp_4" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:255]   --->   Operation 78 'or' 'or_ln255' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_5 = call i2 @_ssdm_op_PartSelect.i2.i22.i32.i32(i22 %p_Val2_14, i32 17, i32 18)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:255]   --->   Operation 79 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.95ns)   --->   "%icmp_ln255_1 = icmp ne i2 %tmp_5, 0" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:255]   --->   Operation 80 'icmp' 'icmp_ln255_1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node r_V_4)   --->   "%or_ln255_1 = or i1 %icmp_ln255_1, %or_ln255" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:255]   --->   Operation 81 'or' 'or_ln255_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node r_V_4)   --->   "%tmp_s = call i16 @_ssdm_op_PartSelect.i16.i22.i32.i32(i22 %p_Val2_14, i32 2, i32 17)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:267]   --->   Operation 82 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.97ns) (out node of the LUT)   --->   "%r_V_4 = select i1 %or_ln255_1, i16 32767, i16 %tmp_s" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:267]   --->   Operation 83 'select' 'r_V_4' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "ret i16 %r_V_4" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:867]   --->   Operation 84 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ f_x_lsb_table_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_msb_2_m_1_tabl]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_msb_1_table_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_V_read               (read          ) [ 0000]
x_l_V                  (sext          ) [ 0000]
p_Result_15            (partselect    ) [ 0000]
trunc_ln612            (trunc         ) [ 0000]
p_Result_16            (bitconcatenate) [ 0000]
tmp                    (bitselect     ) [ 0111]
p_Result_s             (bitselect     ) [ 0000]
xor_ln191              (xor           ) [ 0000]
p_Result_1             (bitselect     ) [ 0000]
xor_ln191_1            (xor           ) [ 0000]
p_Result_2             (bitselect     ) [ 0000]
xor_ln191_2            (xor           ) [ 0000]
p_Result_3             (bitselect     ) [ 0000]
xor_ln191_3            (xor           ) [ 0000]
p_Result_4             (bitselect     ) [ 0000]
xor_ln191_4            (xor           ) [ 0000]
p_Result_5             (bitselect     ) [ 0000]
xor_ln191_5            (xor           ) [ 0000]
p_Result_6             (bitselect     ) [ 0000]
xor_ln191_6            (xor           ) [ 0000]
p_Result_7             (bitselect     ) [ 0000]
xor_ln191_7            (xor           ) [ 0000]
icmp_ln1498            (icmp          ) [ 0000]
icmp_ln1494            (icmp          ) [ 0000]
and_ln194              (and           ) [ 0000]
p_Result_s_54          (partselect    ) [ 0110]
tmp_V                  (partselect    ) [ 0000]
trunc_ln612_1          (trunc         ) [ 0110]
tmp_V_1                (bitconcatenate) [ 0000]
zext_ln544             (zext          ) [ 0000]
f_x_lsb_table_V_addr   (getelementptr ) [ 0110]
zext_ln544_1           (zext          ) [ 0000]
exp_x_msb_2_m_1_tabl_1 (getelementptr ) [ 0110]
or_ln194               (or            ) [ 0000]
or_ln194_1             (or            ) [ 0000]
or_ln194_2             (or            ) [ 0000]
or_ln194_3             (or            ) [ 0000]
or_ln194_4             (or            ) [ 0000]
or_ln194_5             (or            ) [ 0000]
or_ln194_6             (or            ) [ 0000]
or_ln194_7             (or            ) [ 0111]
p_Result_17            (bitconcatenate) [ 0000]
f_x_lsb_V              (load          ) [ 0000]
p_Result_18            (bitconcatenate) [ 0000]
exp_x_msb_2_m_1_V      (load          ) [ 0000]
r_V                    (zext          ) [ 0000]
zext_ln1118            (zext          ) [ 0000]
r_V_5                  (mul           ) [ 0000]
f_x_msb_2_lsb_s_V      (partselect    ) [ 0000]
lhs_V                  (zext          ) [ 0000]
rhs_V                  (bitconcatenate) [ 0000]
zext_ln728             (zext          ) [ 0000]
ret_V                  (add           ) [ 0000]
zext_ln703             (zext          ) [ 0000]
exp_x_msb_2_lsb_m_1_s  (add           ) [ 0101]
zext_ln544_2           (zext          ) [ 0000]
exp_x_msb_1_table_V_s  (getelementptr ) [ 0101]
specpipeline_ln41      (specpipeline  ) [ 0000]
xor_ln195              (xor           ) [ 0000]
select_ln195           (select        ) [ 0000]
exp_x_msb_1_V          (load          ) [ 0000]
r_V_2                  (zext          ) [ 0000]
zext_ln1118_1          (zext          ) [ 0000]
r_V_6                  (mul           ) [ 0000]
y_lo_s_V               (partselect    ) [ 0000]
y_l_V                  (add           ) [ 0000]
y_V                    (partselect    ) [ 0000]
p_Val2_14              (select        ) [ 0000]
tmp_3                  (partselect    ) [ 0000]
icmp_ln255             (icmp          ) [ 0000]
tmp_4                  (bitselect     ) [ 0000]
or_ln255               (or            ) [ 0000]
tmp_5                  (partselect    ) [ 0000]
icmp_ln255_1           (icmp          ) [ 0000]
or_ln255_1             (or            ) [ 0000]
tmp_s                  (partselect    ) [ 0000]
r_V_4                  (select        ) [ 0000]
ret_ln867              (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="f_x_lsb_table_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_lsb_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="exp_x_msb_2_m_1_tabl">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_2_m_1_tabl"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="exp_x_msb_1_table_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_1_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i9.i2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i23.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i1.i4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i3.i4.i11"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i19.i43.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i3.i4.i11.i1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str517"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i25.i50.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i22.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i22.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i22.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="x_V_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="0"/>
<pin id="112" dir="0" index="1" bw="16" slack="0"/>
<pin id="113" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="f_x_lsb_table_V_addr_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="11" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="5" slack="0"/>
<pin id="120" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="f_x_lsb_table_V_addr/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_access_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="5" slack="0"/>
<pin id="125" dir="0" index="1" bw="11" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_x_lsb_V/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="exp_x_msb_2_m_1_tabl_1_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="25" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="5" slack="0"/>
<pin id="133" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_x_msb_2_m_1_tabl_1/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_access_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="5" slack="0"/>
<pin id="138" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_x_msb_2_m_1_V/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="exp_x_msb_1_table_V_s_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="25" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="5" slack="0"/>
<pin id="146" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_x_msb_1_table_V_s/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_access_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="5" slack="0"/>
<pin id="151" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_x_msb_1_V/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="x_l_V_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="16" slack="0"/>
<pin id="157" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="x_l_V/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="p_Result_15_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="4" slack="0"/>
<pin id="161" dir="0" index="1" bw="16" slack="0"/>
<pin id="162" dir="0" index="2" bw="5" slack="0"/>
<pin id="163" dir="0" index="3" bw="5" slack="0"/>
<pin id="164" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_15/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="trunc_ln612_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="16" slack="0"/>
<pin id="171" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln612/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="p_Result_16_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="11" slack="0"/>
<pin id="175" dir="0" index="1" bw="9" slack="0"/>
<pin id="176" dir="0" index="2" bw="1" slack="0"/>
<pin id="177" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_16/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="tmp_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="0"/>
<pin id="183" dir="0" index="1" bw="16" slack="0"/>
<pin id="184" dir="0" index="2" bw="5" slack="0"/>
<pin id="185" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="p_Result_s_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="16" slack="0"/>
<pin id="192" dir="0" index="2" bw="5" slack="0"/>
<pin id="193" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="xor_ln191_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln191/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="p_Result_1_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="0" index="1" bw="16" slack="0"/>
<pin id="206" dir="0" index="2" bw="5" slack="0"/>
<pin id="207" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_1/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="xor_ln191_1_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln191_1/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="p_Result_2_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="16" slack="0"/>
<pin id="220" dir="0" index="2" bw="5" slack="0"/>
<pin id="221" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_2/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="xor_ln191_2_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln191_2/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="p_Result_3_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="0" index="1" bw="16" slack="0"/>
<pin id="234" dir="0" index="2" bw="5" slack="0"/>
<pin id="235" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_3/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="xor_ln191_3_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln191_3/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="p_Result_4_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="0" index="1" bw="16" slack="0"/>
<pin id="248" dir="0" index="2" bw="6" slack="0"/>
<pin id="249" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_4/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="xor_ln191_4_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln191_4/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="p_Result_5_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="0"/>
<pin id="261" dir="0" index="1" bw="16" slack="0"/>
<pin id="262" dir="0" index="2" bw="6" slack="0"/>
<pin id="263" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_5/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="xor_ln191_5_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln191_5/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="p_Result_6_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="0"/>
<pin id="275" dir="0" index="1" bw="16" slack="0"/>
<pin id="276" dir="0" index="2" bw="6" slack="0"/>
<pin id="277" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_6/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="xor_ln191_6_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln191_6/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="p_Result_7_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="16" slack="0"/>
<pin id="290" dir="0" index="2" bw="6" slack="0"/>
<pin id="291" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_7/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="xor_ln191_7_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln191_7/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="icmp_ln1498_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="4" slack="0"/>
<pin id="303" dir="0" index="1" bw="4" slack="0"/>
<pin id="304" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1498/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="icmp_ln1494_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="11" slack="0"/>
<pin id="309" dir="0" index="1" bw="11" slack="0"/>
<pin id="310" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="and_ln194_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln194/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="p_Result_s_54_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="4" slack="0"/>
<pin id="321" dir="0" index="1" bw="16" slack="0"/>
<pin id="322" dir="0" index="2" bw="5" slack="0"/>
<pin id="323" dir="0" index="3" bw="5" slack="0"/>
<pin id="324" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s_54/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="tmp_V_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="5" slack="0"/>
<pin id="331" dir="0" index="1" bw="16" slack="0"/>
<pin id="332" dir="0" index="2" bw="3" slack="0"/>
<pin id="333" dir="0" index="3" bw="4" slack="0"/>
<pin id="334" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V/1 "/>
</bind>
</comp>

<comp id="339" class="1004" name="trunc_ln612_1_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="16" slack="0"/>
<pin id="341" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln612_1/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_V_1_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="5" slack="0"/>
<pin id="345" dir="0" index="1" bw="3" slack="0"/>
<pin id="346" dir="0" index="2" bw="1" slack="0"/>
<pin id="347" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_V_1/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="zext_ln544_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="5" slack="0"/>
<pin id="353" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="zext_ln544_1_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="5" slack="0"/>
<pin id="358" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_1/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="or_ln194_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln194/1 "/>
</bind>
</comp>

<comp id="367" class="1004" name="or_ln194_1_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln194_1/1 "/>
</bind>
</comp>

<comp id="373" class="1004" name="or_ln194_2_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln194_2/1 "/>
</bind>
</comp>

<comp id="379" class="1004" name="or_ln194_3_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="0"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln194_3/1 "/>
</bind>
</comp>

<comp id="385" class="1004" name="or_ln194_4_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln194_4/1 "/>
</bind>
</comp>

<comp id="391" class="1004" name="or_ln194_5_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln194_5/1 "/>
</bind>
</comp>

<comp id="397" class="1004" name="or_ln194_6_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="0"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln194_6/1 "/>
</bind>
</comp>

<comp id="403" class="1004" name="or_ln194_7_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="0"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln194_7/1 "/>
</bind>
</comp>

<comp id="409" class="1004" name="p_Result_17_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="5" slack="0"/>
<pin id="411" dir="0" index="1" bw="1" slack="1"/>
<pin id="412" dir="0" index="2" bw="4" slack="1"/>
<pin id="413" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_17/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="p_Result_18_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="18" slack="0"/>
<pin id="417" dir="0" index="1" bw="3" slack="1"/>
<pin id="418" dir="0" index="2" bw="1" slack="0"/>
<pin id="419" dir="0" index="3" bw="11" slack="0"/>
<pin id="420" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_18/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="r_V_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="25" slack="0"/>
<pin id="426" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="zext_ln1118_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="18" slack="0"/>
<pin id="430" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="r_V_5_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="18" slack="0"/>
<pin id="434" dir="0" index="1" bw="25" slack="0"/>
<pin id="435" dir="1" index="2" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_5/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="f_x_msb_2_lsb_s_V_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="19" slack="0"/>
<pin id="440" dir="0" index="1" bw="43" slack="0"/>
<pin id="441" dir="0" index="2" bw="6" slack="0"/>
<pin id="442" dir="0" index="3" bw="7" slack="0"/>
<pin id="443" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="f_x_msb_2_lsb_s_V/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="lhs_V_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="19" slack="0"/>
<pin id="450" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="rhs_V_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="19" slack="0"/>
<pin id="454" dir="0" index="1" bw="3" slack="1"/>
<pin id="455" dir="0" index="2" bw="1" slack="0"/>
<pin id="456" dir="0" index="3" bw="11" slack="0"/>
<pin id="457" dir="0" index="4" bw="1" slack="0"/>
<pin id="458" dir="1" index="5" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="zext_ln728_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="19" slack="0"/>
<pin id="465" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln728/2 "/>
</bind>
</comp>

<comp id="467" class="1004" name="ret_V_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="19" slack="0"/>
<pin id="469" dir="0" index="1" bw="19" slack="0"/>
<pin id="470" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/2 "/>
</bind>
</comp>

<comp id="473" class="1004" name="zext_ln703_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="20" slack="0"/>
<pin id="475" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="exp_x_msb_2_lsb_m_1_s_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="20" slack="0"/>
<pin id="479" dir="0" index="1" bw="25" slack="0"/>
<pin id="480" dir="1" index="2" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_x_msb_2_lsb_m_1_s/2 "/>
</bind>
</comp>

<comp id="483" class="1004" name="zext_ln544_2_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="5" slack="0"/>
<pin id="485" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_2/2 "/>
</bind>
</comp>

<comp id="488" class="1004" name="xor_ln195_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="2"/>
<pin id="490" dir="0" index="1" bw="1" slack="0"/>
<pin id="491" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln195/3 "/>
</bind>
</comp>

<comp id="493" class="1004" name="select_ln195_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="0"/>
<pin id="495" dir="0" index="1" bw="22" slack="0"/>
<pin id="496" dir="0" index="2" bw="22" slack="0"/>
<pin id="497" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln195/3 "/>
</bind>
</comp>

<comp id="501" class="1004" name="r_V_2_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="25" slack="0"/>
<pin id="503" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_2/3 "/>
</bind>
</comp>

<comp id="505" class="1004" name="zext_ln1118_1_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="25" slack="1"/>
<pin id="507" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_1/3 "/>
</bind>
</comp>

<comp id="508" class="1004" name="r_V_6_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="25" slack="0"/>
<pin id="510" dir="0" index="1" bw="25" slack="0"/>
<pin id="511" dir="1" index="2" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_6/3 "/>
</bind>
</comp>

<comp id="514" class="1004" name="y_lo_s_V_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="25" slack="0"/>
<pin id="516" dir="0" index="1" bw="50" slack="0"/>
<pin id="517" dir="0" index="2" bw="6" slack="0"/>
<pin id="518" dir="0" index="3" bw="7" slack="0"/>
<pin id="519" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y_lo_s_V/3 "/>
</bind>
</comp>

<comp id="524" class="1004" name="y_l_V_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="25" slack="0"/>
<pin id="526" dir="0" index="1" bw="25" slack="0"/>
<pin id="527" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_l_V/3 "/>
</bind>
</comp>

<comp id="530" class="1004" name="y_V_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="22" slack="0"/>
<pin id="532" dir="0" index="1" bw="25" slack="0"/>
<pin id="533" dir="0" index="2" bw="3" slack="0"/>
<pin id="534" dir="0" index="3" bw="6" slack="0"/>
<pin id="535" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y_V/3 "/>
</bind>
</comp>

<comp id="540" class="1004" name="p_Val2_14_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="2"/>
<pin id="542" dir="0" index="1" bw="22" slack="0"/>
<pin id="543" dir="0" index="2" bw="22" slack="0"/>
<pin id="544" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_14/3 "/>
</bind>
</comp>

<comp id="547" class="1004" name="tmp_3_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="2" slack="0"/>
<pin id="549" dir="0" index="1" bw="22" slack="0"/>
<pin id="550" dir="0" index="2" bw="6" slack="0"/>
<pin id="551" dir="0" index="3" bw="6" slack="0"/>
<pin id="552" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="557" class="1004" name="icmp_ln255_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="2" slack="0"/>
<pin id="559" dir="0" index="1" bw="2" slack="0"/>
<pin id="560" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln255/3 "/>
</bind>
</comp>

<comp id="563" class="1004" name="tmp_4_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="0"/>
<pin id="565" dir="0" index="1" bw="22" slack="0"/>
<pin id="566" dir="0" index="2" bw="6" slack="0"/>
<pin id="567" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="571" class="1004" name="or_ln255_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="0"/>
<pin id="573" dir="0" index="1" bw="1" slack="0"/>
<pin id="574" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln255/3 "/>
</bind>
</comp>

<comp id="577" class="1004" name="tmp_5_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="2" slack="0"/>
<pin id="579" dir="0" index="1" bw="22" slack="0"/>
<pin id="580" dir="0" index="2" bw="6" slack="0"/>
<pin id="581" dir="0" index="3" bw="6" slack="0"/>
<pin id="582" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="587" class="1004" name="icmp_ln255_1_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="2" slack="0"/>
<pin id="589" dir="0" index="1" bw="2" slack="0"/>
<pin id="590" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln255_1/3 "/>
</bind>
</comp>

<comp id="593" class="1004" name="or_ln255_1_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="1" slack="0"/>
<pin id="595" dir="0" index="1" bw="1" slack="0"/>
<pin id="596" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln255_1/3 "/>
</bind>
</comp>

<comp id="599" class="1004" name="tmp_s_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="16" slack="0"/>
<pin id="601" dir="0" index="1" bw="22" slack="0"/>
<pin id="602" dir="0" index="2" bw="3" slack="0"/>
<pin id="603" dir="0" index="3" bw="6" slack="0"/>
<pin id="604" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="609" class="1004" name="r_V_4_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="0"/>
<pin id="611" dir="0" index="1" bw="16" slack="0"/>
<pin id="612" dir="0" index="2" bw="16" slack="0"/>
<pin id="613" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_V_4/3 "/>
</bind>
</comp>

<comp id="617" class="1005" name="tmp_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="1" slack="1"/>
<pin id="619" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="623" class="1005" name="p_Result_s_54_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="4" slack="1"/>
<pin id="625" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s_54 "/>
</bind>
</comp>

<comp id="628" class="1005" name="trunc_ln612_1_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="3" slack="1"/>
<pin id="630" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln612_1 "/>
</bind>
</comp>

<comp id="634" class="1005" name="f_x_lsb_table_V_addr_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="5" slack="1"/>
<pin id="636" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="f_x_lsb_table_V_addr "/>
</bind>
</comp>

<comp id="639" class="1005" name="exp_x_msb_2_m_1_tabl_1_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="5" slack="1"/>
<pin id="641" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_2_m_1_tabl_1 "/>
</bind>
</comp>

<comp id="644" class="1005" name="or_ln194_7_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="1"/>
<pin id="646" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="or_ln194_7 "/>
</bind>
</comp>

<comp id="649" class="1005" name="exp_x_msb_2_lsb_m_1_s_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="25" slack="1"/>
<pin id="651" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_2_lsb_m_1_s "/>
</bind>
</comp>

<comp id="654" class="1005" name="exp_x_msb_1_table_V_s_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="5" slack="1"/>
<pin id="656" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_1_table_V_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="114"><net_src comp="8" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="2" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="54" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="116" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="134"><net_src comp="4" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="54" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="129" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="147"><net_src comp="6" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="54" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="142" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="158"><net_src comp="110" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="165"><net_src comp="10" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="166"><net_src comp="110" pin="2"/><net_sink comp="159" pin=1"/></net>

<net id="167"><net_src comp="12" pin="0"/><net_sink comp="159" pin=2"/></net>

<net id="168"><net_src comp="14" pin="0"/><net_sink comp="159" pin=3"/></net>

<net id="172"><net_src comp="110" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="178"><net_src comp="16" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="169" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="180"><net_src comp="18" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="186"><net_src comp="20" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="110" pin="2"/><net_sink comp="181" pin=1"/></net>

<net id="188"><net_src comp="22" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="194"><net_src comp="24" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="155" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="196"><net_src comp="14" pin="0"/><net_sink comp="189" pin=2"/></net>

<net id="201"><net_src comp="181" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="189" pin="3"/><net_sink comp="197" pin=1"/></net>

<net id="208"><net_src comp="24" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="155" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="210"><net_src comp="26" pin="0"/><net_sink comp="203" pin=2"/></net>

<net id="215"><net_src comp="181" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="203" pin="3"/><net_sink comp="211" pin=1"/></net>

<net id="222"><net_src comp="24" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="155" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="28" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="229"><net_src comp="181" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="217" pin="3"/><net_sink comp="225" pin=1"/></net>

<net id="236"><net_src comp="24" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="155" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="238"><net_src comp="22" pin="0"/><net_sink comp="231" pin=2"/></net>

<net id="243"><net_src comp="181" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="231" pin="3"/><net_sink comp="239" pin=1"/></net>

<net id="250"><net_src comp="24" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="155" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="30" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="257"><net_src comp="181" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="245" pin="3"/><net_sink comp="253" pin=1"/></net>

<net id="264"><net_src comp="24" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="155" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="266"><net_src comp="32" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="271"><net_src comp="181" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="259" pin="3"/><net_sink comp="267" pin=1"/></net>

<net id="278"><net_src comp="24" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="155" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="280"><net_src comp="34" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="285"><net_src comp="181" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="273" pin="3"/><net_sink comp="281" pin=1"/></net>

<net id="292"><net_src comp="24" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="155" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="294"><net_src comp="36" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="299"><net_src comp="181" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="287" pin="3"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="159" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="38" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="173" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="40" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="301" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="307" pin="2"/><net_sink comp="313" pin=1"/></net>

<net id="325"><net_src comp="10" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="326"><net_src comp="110" pin="2"/><net_sink comp="319" pin=1"/></net>

<net id="327"><net_src comp="42" pin="0"/><net_sink comp="319" pin=2"/></net>

<net id="328"><net_src comp="44" pin="0"/><net_sink comp="319" pin=3"/></net>

<net id="335"><net_src comp="46" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="336"><net_src comp="110" pin="2"/><net_sink comp="329" pin=1"/></net>

<net id="337"><net_src comp="48" pin="0"/><net_sink comp="329" pin=2"/></net>

<net id="338"><net_src comp="50" pin="0"/><net_sink comp="329" pin=3"/></net>

<net id="342"><net_src comp="110" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="348"><net_src comp="52" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="339" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="350"><net_src comp="18" pin="0"/><net_sink comp="343" pin=2"/></net>

<net id="354"><net_src comp="343" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="359"><net_src comp="329" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="365"><net_src comp="197" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="211" pin="2"/><net_sink comp="361" pin=1"/></net>

<net id="371"><net_src comp="225" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="239" pin="2"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="367" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="361" pin="2"/><net_sink comp="373" pin=1"/></net>

<net id="383"><net_src comp="253" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="267" pin="2"/><net_sink comp="379" pin=1"/></net>

<net id="389"><net_src comp="295" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="313" pin="2"/><net_sink comp="385" pin=1"/></net>

<net id="395"><net_src comp="385" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="281" pin="2"/><net_sink comp="391" pin=1"/></net>

<net id="401"><net_src comp="391" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="379" pin="2"/><net_sink comp="397" pin=1"/></net>

<net id="407"><net_src comp="397" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="373" pin="2"/><net_sink comp="403" pin=1"/></net>

<net id="414"><net_src comp="56" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="421"><net_src comp="58" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="422"><net_src comp="60" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="423"><net_src comp="123" pin="3"/><net_sink comp="415" pin=3"/></net>

<net id="427"><net_src comp="136" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="431"><net_src comp="415" pin="4"/><net_sink comp="428" pin=0"/></net>

<net id="436"><net_src comp="428" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="424" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="444"><net_src comp="62" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="445"><net_src comp="432" pin="2"/><net_sink comp="438" pin=1"/></net>

<net id="446"><net_src comp="64" pin="0"/><net_sink comp="438" pin=2"/></net>

<net id="447"><net_src comp="66" pin="0"/><net_sink comp="438" pin=3"/></net>

<net id="451"><net_src comp="438" pin="4"/><net_sink comp="448" pin=0"/></net>

<net id="459"><net_src comp="68" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="460"><net_src comp="60" pin="0"/><net_sink comp="452" pin=2"/></net>

<net id="461"><net_src comp="123" pin="3"/><net_sink comp="452" pin=3"/></net>

<net id="462"><net_src comp="70" pin="0"/><net_sink comp="452" pin=4"/></net>

<net id="466"><net_src comp="452" pin="5"/><net_sink comp="463" pin=0"/></net>

<net id="471"><net_src comp="448" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="463" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="476"><net_src comp="467" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="481"><net_src comp="473" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="136" pin="3"/><net_sink comp="477" pin=1"/></net>

<net id="486"><net_src comp="409" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="492"><net_src comp="82" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="498"><net_src comp="488" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="499"><net_src comp="84" pin="0"/><net_sink comp="493" pin=1"/></net>

<net id="500"><net_src comp="86" pin="0"/><net_sink comp="493" pin=2"/></net>

<net id="504"><net_src comp="149" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="512"><net_src comp="501" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="505" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="520"><net_src comp="88" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="521"><net_src comp="508" pin="2"/><net_sink comp="514" pin=1"/></net>

<net id="522"><net_src comp="90" pin="0"/><net_sink comp="514" pin=2"/></net>

<net id="523"><net_src comp="92" pin="0"/><net_sink comp="514" pin=3"/></net>

<net id="528"><net_src comp="514" pin="4"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="149" pin="3"/><net_sink comp="524" pin=1"/></net>

<net id="536"><net_src comp="94" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="537"><net_src comp="524" pin="2"/><net_sink comp="530" pin=1"/></net>

<net id="538"><net_src comp="48" pin="0"/><net_sink comp="530" pin=2"/></net>

<net id="539"><net_src comp="64" pin="0"/><net_sink comp="530" pin=3"/></net>

<net id="545"><net_src comp="493" pin="3"/><net_sink comp="540" pin=1"/></net>

<net id="546"><net_src comp="530" pin="4"/><net_sink comp="540" pin=2"/></net>

<net id="553"><net_src comp="96" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="554"><net_src comp="540" pin="3"/><net_sink comp="547" pin=1"/></net>

<net id="555"><net_src comp="98" pin="0"/><net_sink comp="547" pin=2"/></net>

<net id="556"><net_src comp="100" pin="0"/><net_sink comp="547" pin=3"/></net>

<net id="561"><net_src comp="547" pin="4"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="18" pin="0"/><net_sink comp="557" pin=1"/></net>

<net id="568"><net_src comp="102" pin="0"/><net_sink comp="563" pin=0"/></net>

<net id="569"><net_src comp="540" pin="3"/><net_sink comp="563" pin=1"/></net>

<net id="570"><net_src comp="36" pin="0"/><net_sink comp="563" pin=2"/></net>

<net id="575"><net_src comp="557" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="563" pin="3"/><net_sink comp="571" pin=1"/></net>

<net id="583"><net_src comp="96" pin="0"/><net_sink comp="577" pin=0"/></net>

<net id="584"><net_src comp="540" pin="3"/><net_sink comp="577" pin=1"/></net>

<net id="585"><net_src comp="32" pin="0"/><net_sink comp="577" pin=2"/></net>

<net id="586"><net_src comp="34" pin="0"/><net_sink comp="577" pin=3"/></net>

<net id="591"><net_src comp="577" pin="4"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="18" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="597"><net_src comp="587" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="571" pin="2"/><net_sink comp="593" pin=1"/></net>

<net id="605"><net_src comp="104" pin="0"/><net_sink comp="599" pin=0"/></net>

<net id="606"><net_src comp="540" pin="3"/><net_sink comp="599" pin=1"/></net>

<net id="607"><net_src comp="106" pin="0"/><net_sink comp="599" pin=2"/></net>

<net id="608"><net_src comp="32" pin="0"/><net_sink comp="599" pin=3"/></net>

<net id="614"><net_src comp="593" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="615"><net_src comp="108" pin="0"/><net_sink comp="609" pin=1"/></net>

<net id="616"><net_src comp="599" pin="4"/><net_sink comp="609" pin=2"/></net>

<net id="620"><net_src comp="181" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="622"><net_src comp="617" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="626"><net_src comp="319" pin="4"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="409" pin=2"/></net>

<net id="631"><net_src comp="339" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="633"><net_src comp="628" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="637"><net_src comp="116" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="642"><net_src comp="129" pin="3"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="647"><net_src comp="403" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="652"><net_src comp="477" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="657"><net_src comp="142" pin="3"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="149" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x_V | {}
	Port: f_x_lsb_table_V | {}
	Port: exp_x_msb_2_m_1_tabl | {}
	Port: exp_x_msb_1_table_V | {}
 - Input state : 
	Port: exp<16, 7> : x_V | {1 }
	Port: exp<16, 7> : f_x_lsb_table_V | {1 2 }
	Port: exp<16, 7> : exp_x_msb_2_m_1_tabl | {1 2 }
	Port: exp<16, 7> : exp_x_msb_1_table_V | {2 3 }
  - Chain level:
	State 1
		p_Result_16 : 1
		p_Result_s : 1
		xor_ln191 : 2
		p_Result_1 : 1
		xor_ln191_1 : 2
		p_Result_2 : 1
		xor_ln191_2 : 2
		p_Result_3 : 1
		xor_ln191_3 : 2
		p_Result_4 : 1
		xor_ln191_4 : 2
		p_Result_5 : 1
		xor_ln191_5 : 2
		p_Result_6 : 1
		xor_ln191_6 : 2
		p_Result_7 : 1
		xor_ln191_7 : 2
		icmp_ln1498 : 1
		icmp_ln1494 : 2
		and_ln194 : 3
		tmp_V_1 : 1
		zext_ln544 : 2
		f_x_lsb_table_V_addr : 3
		f_x_lsb_V : 4
		zext_ln544_1 : 1
		exp_x_msb_2_m_1_tabl_1 : 2
		exp_x_msb_2_m_1_V : 3
		or_ln194 : 2
		or_ln194_1 : 2
		or_ln194_2 : 2
		or_ln194_3 : 2
		or_ln194_4 : 3
		or_ln194_5 : 3
		or_ln194_6 : 3
		or_ln194_7 : 3
	State 2
		p_Result_18 : 1
		r_V : 1
		zext_ln1118 : 2
		r_V_5 : 3
		f_x_msb_2_lsb_s_V : 4
		lhs_V : 5
		rhs_V : 1
		zext_ln728 : 2
		ret_V : 6
		zext_ln703 : 7
		exp_x_msb_2_lsb_m_1_s : 8
		zext_ln544_2 : 1
		exp_x_msb_1_table_V_s : 2
		exp_x_msb_1_V : 3
	State 3
		r_V_2 : 1
		r_V_6 : 2
		y_lo_s_V : 3
		y_l_V : 4
		y_V : 5
		p_Val2_14 : 6
		tmp_3 : 7
		icmp_ln255 : 8
		tmp_4 : 7
		or_ln255 : 9
		tmp_5 : 7
		icmp_ln255_1 : 8
		or_ln255_1 : 9
		tmp_s : 7
		r_V_4 : 9
		ret_ln867 : 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|    mul   |         r_V_5_fu_432         |    1    |    0    |    47   |
|          |         r_V_6_fu_508         |    2    |    0    |    47   |
|----------|------------------------------|---------|---------|---------|
|          |         ret_V_fu_467         |    0    |    0    |    26   |
|    add   | exp_x_msb_2_lsb_m_1_s_fu_477 |    0    |    0    |    32   |
|          |         y_l_V_fu_524         |    0    |    0    |    32   |
|----------|------------------------------|---------|---------|---------|
|          |      select_ln195_fu_493     |    0    |    0    |    22   |
|  select  |       p_Val2_14_fu_540       |    0    |    0    |    22   |
|          |         r_V_4_fu_609         |    0    |    0    |    16   |
|----------|------------------------------|---------|---------|---------|
|          |      icmp_ln1498_fu_301      |    0    |    0    |    9    |
|   icmp   |      icmp_ln1494_fu_307      |    0    |    0    |    13   |
|          |       icmp_ln255_fu_557      |    0    |    0    |    8    |
|          |      icmp_ln255_1_fu_587     |    0    |    0    |    8    |
|----------|------------------------------|---------|---------|---------|
|          |        or_ln194_fu_361       |    0    |    0    |    2    |
|          |       or_ln194_1_fu_367      |    0    |    0    |    2    |
|          |       or_ln194_2_fu_373      |    0    |    0    |    2    |
|          |       or_ln194_3_fu_379      |    0    |    0    |    2    |
|    or    |       or_ln194_4_fu_385      |    0    |    0    |    2    |
|          |       or_ln194_5_fu_391      |    0    |    0    |    2    |
|          |       or_ln194_6_fu_397      |    0    |    0    |    2    |
|          |       or_ln194_7_fu_403      |    0    |    0    |    2    |
|          |        or_ln255_fu_571       |    0    |    0    |    2    |
|          |       or_ln255_1_fu_593      |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|          |       xor_ln191_fu_197       |    0    |    0    |    2    |
|          |      xor_ln191_1_fu_211      |    0    |    0    |    2    |
|          |      xor_ln191_2_fu_225      |    0    |    0    |    2    |
|          |      xor_ln191_3_fu_239      |    0    |    0    |    2    |
|    xor   |      xor_ln191_4_fu_253      |    0    |    0    |    2    |
|          |      xor_ln191_5_fu_267      |    0    |    0    |    2    |
|          |      xor_ln191_6_fu_281      |    0    |    0    |    2    |
|          |      xor_ln191_7_fu_295      |    0    |    0    |    2    |
|          |       xor_ln195_fu_488       |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|    and   |       and_ln194_fu_313       |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|   read   |     x_V_read_read_fu_110     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   sext   |         x_l_V_fu_155         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      p_Result_15_fu_159      |    0    |    0    |    0    |
|          |     p_Result_s_54_fu_319     |    0    |    0    |    0    |
|          |         tmp_V_fu_329         |    0    |    0    |    0    |
|          |   f_x_msb_2_lsb_s_V_fu_438   |    0    |    0    |    0    |
|partselect|        y_lo_s_V_fu_514       |    0    |    0    |    0    |
|          |          y_V_fu_530          |    0    |    0    |    0    |
|          |         tmp_3_fu_547         |    0    |    0    |    0    |
|          |         tmp_5_fu_577         |    0    |    0    |    0    |
|          |         tmp_s_fu_599         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   trunc  |      trunc_ln612_fu_169      |    0    |    0    |    0    |
|          |     trunc_ln612_1_fu_339     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      p_Result_16_fu_173      |    0    |    0    |    0    |
|          |        tmp_V_1_fu_343        |    0    |    0    |    0    |
|bitconcatenate|      p_Result_17_fu_409      |    0    |    0    |    0    |
|          |      p_Result_18_fu_415      |    0    |    0    |    0    |
|          |         rhs_V_fu_452         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |          tmp_fu_181          |    0    |    0    |    0    |
|          |       p_Result_s_fu_189      |    0    |    0    |    0    |
|          |       p_Result_1_fu_203      |    0    |    0    |    0    |
|          |       p_Result_2_fu_217      |    0    |    0    |    0    |
| bitselect|       p_Result_3_fu_231      |    0    |    0    |    0    |
|          |       p_Result_4_fu_245      |    0    |    0    |    0    |
|          |       p_Result_5_fu_259      |    0    |    0    |    0    |
|          |       p_Result_6_fu_273      |    0    |    0    |    0    |
|          |       p_Result_7_fu_287      |    0    |    0    |    0    |
|          |         tmp_4_fu_563         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       zext_ln544_fu_351      |    0    |    0    |    0    |
|          |      zext_ln544_1_fu_356     |    0    |    0    |    0    |
|          |          r_V_fu_424          |    0    |    0    |    0    |
|          |      zext_ln1118_fu_428      |    0    |    0    |    0    |
|   zext   |         lhs_V_fu_448         |    0    |    0    |    0    |
|          |       zext_ln728_fu_463      |    0    |    0    |    0    |
|          |       zext_ln703_fu_473      |    0    |    0    |    0    |
|          |      zext_ln544_2_fu_483     |    0    |    0    |    0    |
|          |         r_V_2_fu_501         |    0    |    0    |    0    |
|          |     zext_ln1118_1_fu_505     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    3    |    0    |   322   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
| exp_x_msb_1_table_V_s_reg_654|    5   |
| exp_x_msb_2_lsb_m_1_s_reg_649|   25   |
|exp_x_msb_2_m_1_tabl_1_reg_639|    5   |
| f_x_lsb_table_V_addr_reg_634 |    5   |
|      or_ln194_7_reg_644      |    1   |
|     p_Result_s_54_reg_623    |    4   |
|          tmp_reg_617         |    1   |
|     trunc_ln612_1_reg_628    |    3   |
+------------------------------+--------+
|             Total            |   49   |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_123 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_136 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_149 |  p0  |   2  |   5  |   10   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   30   ||  5.307  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   322  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   27   |
|  Register |    -   |    -   |   49   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    5   |   49   |   349  |
+-----------+--------+--------+--------+--------+
