rf_reg.v
========

.. symbolator:: ../raisin64-cpu/rtl/cpu/rf_reg.v
   :alt: rf_reg.v
   :align: center
   :caption: rf_reg.v

.. literalinclude:: ../raisin64-cpu/rtl/cpu/rf_reg.v
   :language: verilog
   :linenos:
