/* mbed Microcontroller Library
 * Copyright (c) 2018 GigaDevice Semiconductor Inc.
 *
 * SPDX-License-Identifier: Apache-2.0
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *     http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 */

#include "PeripheralPins.h"


/*  void pin_function(PinName pin, int function);
    configure the speed, mode,and remap function of pins
    the parameter function contains the configuration information,show as below
    bit 0:2   gpio mode
    bit 3:8   remap
    bit 9:10  gpio speed
    bit 11:15 adc  /timer channel
*/
const int GD_GPIO_REMAP[] = {
    0x00000000,
    GPIO_SPI0_REMAP,              /* 1 */
    GPIO_I2C0_REMAP,              /* 2 */
    GPIO_USART0_REMAP,            /* 3 */
    GPIO_USART1_REMAP,            /* 4 */
    GPIO_USART2_PARTIAL_REMAP,    /* 5 */
    GPIO_USART2_FULL_REMAP,       /* 6 */
    GPIO_TIMER0_PARTIAL_REMAP,    /* 7 */
    GPIO_TIMER0_FULL_REMAP,       /* 8 */
    GPIO_TIMER1_PARTIAL_REMAP0,   /* 9 */
    GPIO_TIMER1_PARTIAL_REMAP1,   /* 10 */
    GPIO_TIMER1_FULL_REMAP,       /* 11 */
    GPIO_TIMER2_PARTIAL_REMAP,    /* 12 */
    GPIO_TIMER2_FULL_REMAP,       /* 13 */
    GPIO_TIMER3_REMAP,            /* 14 */
    GPIO_PD01_REMAP,              /* 15 */
#if (defined(GD32F30X_HD) || defined(GD32F30X_XD))
    GPIO_CAN_PARTIAL_REMAP,       /* 16 */
    GPIO_CAN_FULL_REMAP,          /* 17 */
#else
    0,
    0,
#endif
#if (defined(GD32F30X_CL) || defined(GD32F30X_HD))
    GPIO_TIMER4CH3_IREMAP,       /* 18 */
#else
    0,
#endif

#if (defined(GD32F30X_HD) || defined(GD32F30X_XD))
    GPIO_ADC0_ETRGINS_REMAP,      /* 19 */
    GPIO_ADC0_ETRGREG_REMAP,      /* 20 */
    GPIO_ADC1_ETRGINS_REMAP,      /* 21 */
    GPIO_ADC1_ETRGREG_REMAP,      /* 22 */
#else
    0,
    0,
    0,
    0,
#endif

    GPIO_SWJ_NONJTRST_REMAP,      /* 23 */
    GPIO_SWJ_SWDPENABLE_REMAP,    /* 24 */
    GPIO_SWJ_DISABLE_REMAP,       /* 25 */

#if (defined(GD32F30X_CL))
    GPIO_CAN0_PARTIAL_REMAP,      /* 26 */
    GPIO_CAN0_FULL_REMAP,         /* 27 */
    GPIO_ENET_REMAP,              /* 28 */
    GPIO_CAN1_REMAP,              /* 29 */
    GPIO_SPI2_REMAP,              /* 30 */
    GPIO_TIMER1ITR0_REMAP,        /* 31 */
    GPIO_PTP_PPS_REMAP,           /* 32 */
#else
    0,
    0,
    0,
    0,
    0,
    0,
    0,
#endif

    GPIO_TIMER8_REMAP,            /* 33 */
    GPIO_TIMER9_REMAP,            /* 34 */
    GPIO_TIMER10_REMAP,           /* 35 */
    GPIO_TIMER12_REMAP,           /* 36 */
    GPIO_TIMER13_REMAP,           /* 37 */
    GPIO_EXMC_NADV_REMAP,         /* 38 */
    GPIO_CTC_REMAP0,              /* 39 */
    GPIO_CTC_REMAP1,              /* 40 */
#if (defined(GD32F30X_CL))
    GPIO_ENET_PHY_MII,            /* 41 */
    GPIO_ENET_PHY_RMII,           /* 42 */
#else
    0,
    0,
#endif
};

/* GPIO MODE */
const int GD_GPIO_MODE[] = {
    GPIO_MODE_AIN,                /* 0 */
    GPIO_MODE_IN_FLOATING,        /* 1 */
    GPIO_MODE_IPD,                /* 2 */
    GPIO_MODE_IPU,                /* 3 */
    GPIO_MODE_OUT_OD,             /* 4 */
    GPIO_MODE_OUT_PP,             /* 5 */
    GPIO_MODE_AF_OD,              /* 6 */
    GPIO_MODE_AF_PP,              /* 7 */
};

/* GPIO SPEED */
const int GD_GPIO_SPEED[] = {
    GPIO_OSPEED_50MHZ,            /* 0 */
    GPIO_OSPEED_10MHZ,            /* 1 */
    GPIO_OSPEED_2MHZ,             /* 2 */
};

/* ADC PinMap */
const PinMap PinMap_ADC[] = {
    {PORTA_0, ADC0, 0 | (0 << 18)},    /* ADC0_IN0 */
    {PORTA_1, ADC0, 0 | (1 << 18)},    /* ADC0_IN1 */
    {PORTA_2, ADC0, 0 | (2 << 18)},    /* ADC0_IN2 */
    {PORTA_3, ADC0, 0 | (3 << 18)},    /* ADC0_IN3 */
    {PORTA_4, ADC0, 0 | (4 << 18)},    /* ADC0_IN4 */
    {PORTA_5, ADC0, 0 | (5 << 18)},    /* ADC0_IN5 */
    {PORTA_6, ADC0, 0 | (6 << 18)},    /* ADC0_IN6 */
    {PORTA_7, ADC0, 0 | (7 << 18)},    /* ADC0_IN7 */
    {PORTB_0, ADC0, 0 | (8 << 18)},    /* ADC0_IN8 */
    {PORTB_1, ADC0, 0 | (9 << 18)},    /* ADC0_IN9 */
    {PORTC_0, ADC0, 0 | (10 << 18)},   /* ADC0_IN10 */
    {PORTC_1, ADC0, 0 | (11 << 18)},   /* ADC0_IN11 */
    {PORTC_2, ADC0, 0 | (12 << 18)},   /* ADC0_IN12 */
    {PORTC_3, ADC0, 0 | (13 << 18)},   /* ADC0_IN13 */
    {PORTC_4, ADC0, 0 | (14 << 18)},   /* ADC0_IN14 */
    {PORTC_5, ADC0, 0 | (15 << 18)},   /* ADC0_IN15 */
    {ADC_TEMP, ADC0, 0 | (16 << 18)},  /* ADC0_IN16 */
    {ADC_VREF, ADC0, 0 | (17 << 18)},  /* ADC0_IN17 */

    {PORTA_0, ADC1, 0 | (0 << 18)},   /* ADC1_IN0 */
    {PORTA_1, ADC1, 0 | (1 << 18)},   /* ADC1_IN1 */
    {PORTA_2, ADC1, 0 | (2 << 18)},   /* ADC1_IN2 */
    {PORTA_3, ADC1, 0 | (3 << 18)},   /* ADC1_IN3 */
    {PORTA_4, ADC1, 0 | (4 << 18)},   /* ADC1_IN4 */
    {PORTA_5, ADC1, 0 | (5 << 18)},   /* ADC1_IN5 */
    {PORTA_6, ADC1, 0 | (6 << 18)},   /* ADC1_IN6 */
    {PORTA_7, ADC1, 0 | (7 << 18)},   /* ADC1_IN7 */
    {PORTB_0, ADC1, 0 | (8 << 18)},   /* ADC1_IN8 */
    {PORTB_1, ADC1, 0 | (9 << 18)},   /* ADC1_IN9 */
    {PORTC_0, ADC1, 0 | (10 << 18)},  /* ADC1_IN10 */
    {PORTC_1, ADC1, 0 | (11 << 18)},  /* ADC1_IN11 */
    {PORTC_2, ADC1, 0 | (12 << 18)},  /* ADC1_IN12 */
    {PORTC_3, ADC1, 0 | (13 << 18)},  /* ADC1_IN13 */
    {PORTC_4, ADC1, 0 | (14 << 18)},  /* ADC1_IN14 */
    {PORTC_5, ADC1, 0 | (15 << 18)},  /* ADC1_IN15 */
    {NC,   NC,    0}
};

/* DAC PinMap */
const PinMap PinMap_DAC[] = {
    {PORTA_4,       DAC0, 0 | (0 << 18)},    /* DAC_OUT0 */
    {PORTA_5,       DAC1, 0 | (1 << 18)},    /* DAC_OUT1 */
    {NC, NC, 0}
};


/* I2C PinMap */
const PinMap PinMap_I2C_SDA[] = {
    {PORTB_7,  I2C0, 6},
    {PORTB_9,  I2C0, 6 | (2 << 3)},    /* GPIO_I2C0_REMAP */
    {PORTB_11, I2C1, 6},
    {NC,    NC,    0}
};

const PinMap PinMap_I2C_SCL[] = {
    {PORTB_6,  I2C0, 6},
    {PORTB_8,  I2C0, 6 | (2 << 3)},    /* GPIO_I2C0_REMAP */
    {PORTB_10, I2C1, 6},
    {NC,    NC,    0}
};

/* PWM PinMap */
const PinMap PinMap_PWM[] = {
    {PORTA_8,  TIMER0, 7 | (0 << 18)},                      /* TIMER0_CH0 - Default */
    {PORTA_9,  TIMER0, 7 | (1 << 18)},                      /* TIMER0_CH1 - Default */
    {PORTA_10, TIMER0, 7 | (2 << 18)},                      /* TIMER0_CH2 - Default */
    {PORTA_11, TIMER0, 7 | (3 << 18)},                      /* TIMER0_CH3 - Default */
    //{PORTE_9,  TIMER0, 7 | (8 << 3) | (0 << 18)},           /* TIMER0_CH0 - GPIO_TIMER0_FULL_REMAP */
    //{PORTE_11, TIMER0, 7 | (8 << 3) | (1 << 18)},           /* TIMER0_CH1 - GPIO_TIMER0_FULL_REMAP */
    //{PORTE_13, TIMER0, 7 | (8 << 3) | (2 << 18)},           /* TIMER0_CH2 - GPIO_TIMER0_FULL_REMAP */
    //{PORTE_14, TIMER0, 7 | (8 << 3) | (3 << 18)},           /* TIMER0_CH3 - GPIO_TIMER0_FULL_REMAP */

    {PORTA_0,  TIMER1, 7 | (0 << 18)},                      /* TIMER1_CH0_ETI - Default */
    {PORTA_1,  TIMER1, 7 | (1 << 18)},                      /* TIMER1_CH1_ETI - Default */
    {PORTA_2,  TIMER1, 7 | (2 << 18)},                      /* TIMER1_CH2_ETI - Default */
    {PORTA_3,  TIMER1, 7 | (3 << 11)},                      /* TIMER1_CH3_ETI - Default */
    {PORTA_15, TIMER1, 7 | (9 << 3) | (0 << 18)},           /* TIMER1_CH0_ETI- GPIO_TIMER1_PARTIAL_REMAP0 */
    {PORTB_3,  TIMER1, 7 | (9 << 3) | (1 << 18)},           /* TIMER1_CH1 - GPIO_TIMER1_PARTIAL_REMAP0 */
    {PORTB_10, TIMER1, 7 | (10 << 3) | (2 << 18)},          /* TIMER1_CH2 - GPIO_TIMER1_PARTIAL_REMAP1 */
    {PORTB_11, TIMER1, 7 | (10 << 3) | (3 << 18)},          /* TIMER1_CH3 - GPIO_TIMER1_PARTIAL_REMAP1 */
    {PORTA_15, TIMER1, 7 | (11 << 3) | (0 << 18)},          /* TIMER1_CH0_ETI - GPIO_TIMER1_FULL_REMAP */
    {PORTB_3,  TIMER1, 7 | (11 << 3) | (1 << 18)},          /* TIMER1_CH1 - GPIO_TIMER1_FULL_REMAP */
    {PORTB_10, TIMER1, 7 | (11 << 3) | (2 << 18)},          /* TIMER1_CH2 - GPIO_TIMER1_FULL_REMAP */
    {PORTB_11, TIMER1, 7 | (11 << 3) | (3 << 18)},          /* TIMER1_CH3 - GPIO_TIMER1_FULL_REMAP */

    {PORTA_6,  TIMER2, 7 | (0 << 18)},                      /* TIMER2_CH0 - Default */
    {PORTA_7,  TIMER2, 7 | (1 << 18)},                      /* TIMER2_CH1 - Default */
    {PORTB_0,  TIMER2, 7 | (2 << 18)},                      /* TIMER2_CH2 - Default */
    {PORTB_1,  TIMER2, 7 | (3 << 18)},                      /* TIMER2_CH3 - Default */
    {PORTB_4,  TIMER2, 7 | (12 << 3) | (0 << 18)},          /* TIMER2_CH0 - GPIO_TIMER2_PARTIAL_REMAP */
    {PORTB_5,  TIMER2, 7 | (12 << 3) | (1 << 18)},          /* TIMER2_CH1 - GPIO_TIMER2_PARTIAL_REMAP */
    {PORTC_6,  TIMER2, 7 | (13 << 3) | (0 << 18)},          /* TIMER2_CH0 - GPIO_TIMER2_FULL_REMAP */
    {PORTC_7,  TIMER2, 7 | (13 << 3) | (1 << 18)},          /* TIMER2_CH1 - GPIO_TIMER2_FULL_REMAP */
    {PORTC_8,  TIMER2, 7 | (13 << 3) | (2 << 18)},          /* TIMER2_CH2 - GPIO_TIMER2_FULL_REMAP */
    {PORTC_9,  TIMER2, 7 | (13 << 3) | (3 << 18)},          /* TIMER2_CH3 - GPIO_TIMER2_FULL_REMAP */

    {PORTB_6,  TIMER3, 7 | (0 << 18)},                      /* TIMER3_CH0 - Default */
    {PORTB_7,  TIMER3, 7 | (1 << 18)},                      /* TIMER3_CH1 - Default */
    {PORTB_8,  TIMER3, 7 | (2 << 18)},                      /* TIMER3_CH2 - Default */
    {PORTB_9,  TIMER3, 7 | (3 << 18)},                      /* TIMER3_CH3 - Default */
    //{PORTD_12, TIMER3, 7 | (14 << 3) | (0 << 18)},          /* TIMER3_CH0 - GPIO_TIMER3_REMAP */
    //{PORTD_13, TIMER3, 7 | (14 << 3) | (1 << 18)},          /* TIMER3_CH1 - GPIO_TIMER3_REMAP */
    //{PORTD_14, TIMER3, 7 | (14 << 3) | (2 << 18)},          /* TIMER3_CH2 - GPIO_TIMER3_REMAP */
    //{PORTD_15, TIMER3, 7 | (14 << 3) | (3 << 18)},          /* TIMER3_CH3 - GPIO_TIMER3_REMAP */

    {PORTA_0,  TIMER4, 7 | (0 << 18)},                      /* TIMER4_CH0 - Default */
    {PORTA_1,  TIMER4, 7 | (1 << 18)},                      /* TIMER4_CH1 - Default */
    {PORTA_2,  TIMER4, 7 | (2 << 18)},                      /* TIMER4_CH2 - Default */
    {PORTA_3,  TIMER4, 7 | (3 << 18)},                      /* TIMER4_CH3 - Default */

    //{PORTC_6,  TIMER7, 7 | (0 << 18)},                      /* TIMER7_CH0 - Default */
    //{PORTC_7,  TIMER7, 7 | (1 << 18)},                      /* TIMER7_CH1 - Default */
    //{PORTC_8,  TIMER7, 7 | (2 << 18)},                      /* TIMER7_CH2 - Default */
    //{PORTC_9,  TIMER7, 7 | (3 << 18)},                      /* TIMER7_CH3 - Default */

    {NC,    NC,    0}
};

/* USART PinMap */
const PinMap PinMap_UART_TX[] = {
    {PORTA_9,  USART0, 7},
    {PORTB_6,  USART0, 7 | (3 << 3)},   /* GPIO_USART0_TX_REMAP */
    {PORTA_2,  USART1, 7},
    //{PORTD_5,  USART1, 7 | (4 << 3)},   /* GPIO_USART1_TX_REMAP */
    // {PORTB_10, USART2, 7},
    // {PORTC_10, USART2, 7 | (5 << 3)},   /* GPIO_USART2_TX_PARTIAL_REMAP */
    // {PORTD_8,  USART2, 7 | (6 << 3)},   /* GPIO_USART2_TX_FULL_REMAP */
    // {PORTC_10, UART3, 7},
    // {PORTC_12, UART4, 7},
    {NC,    NC,     0}
};

const PinMap PinMap_UART_RX[] = {
    {PORTA_10, USART0, 1},
    {PORTB_7,  USART0, 1 | (3 << 3)},   /* GPIO_USART0_RX_REMAP */
    // {PORTA_3,  USART1, 1},
    // {PORTD_6,  USART1, 1 | (4 << 3)},   /* GPIO_USART1_RX_REMAP */
    // {PORTB_11, USART2, 1},
    // {PORTC_11, USART2, 1 | (5 << 3)},   /* GPIO_USART2_RX_PARTIAL_REMAP */
    // {PORTD_9,  USART2, 1 | (6 << 3)},   /* GPIO_USART2_RX_FULL_REMAP */
    // {PORTC_11, UART3, 1},
    // {PORTD_2,  UART4, 1},
    {NC,    NC,     0}
};

const PinMap PinMap_UART_RTS[] = {
    {PORTA_12, USART0, 7},
    {PORTA_1,  USART1, 7},
    // {PORTD_4,  USART1, 7 | (4 << 3)},   /* GPIO_USART1_RTS_REMAP */
    // {PORTB_14, USART2, 7},
    // {PORTD_12, USART2, 7 | (6 << 3)},   /* GPIO_USART2_RTS_FULL_REMAP */
    {NC,    NC,    0}
};

const PinMap PinMap_UART_CTS[] = {
    {PORTA_11, USART0, 7},
    {PORTA_0,  USART1, 7},
    // {PORTD_3,  USART1, 7 | (4 << 3)},   /* GPIO_USART1_CTS_REMAP */
    // {PORTB_13, USART2, 7},
    // {PORTD_11, USART2, 7 | (6 << 3)},   /* GPIO_USART2_CTS_FULL_REMAP */
    {NC,    NC,    0}
};

/* SPI PinMap */
const PinMap PinMap_SPI_MOSI[] = {
    {PORTA_7,  SPI0, 7},
    {PORTB_5,  SPI0, 7 | (1 << 3)},    /* GPIO_SPI0_REMAP */
    {PORTB_15, SPI1, 7},
    {NC,    NC,    0}
};

const PinMap PinMap_SPI_MISO[] = {
    {PORTA_6,  SPI0, 7},
    {PORTB_4,  SPI0, 7 | (1 << 3)},    /* GPIO_SPI0_REMAP */
    {PORTB_14, SPI1, 7},
    {NC,    NC,    0}
};

const PinMap PinMap_SPI_SCLK[] = {
    {PORTA_5,  SPI0, 7},
    {PORTB_3,  SPI0, 7 | (1 << 3)},    /* GPIO_SPI0_REMAP */
    {PORTB_13, SPI1, 7},
    {NC,    NC,    0}
};

const PinMap PinMap_SPI_SSEL[] = {
    {PORTA_4,  SPI0, 7},
    {PORTA_15, SPI0, 7 | (1 << 3)},    /* GPIO_SPI0_REMAP */
    {PORTB_12, SPI1, 7},
    {NC,    NC,    0}
};

/* CAN PinMap */
const PinMap PinMap_CAN_RD[] = {
    {PORTA_11, CAN0, 3},
    {PORTB_8,  CAN0, 3 | (26 << 3)},    /* GPIO_CAN0_PARTIAL_REMAP */
    {PORTD_0,  CAN0, 3 | (27 << 3)},    /* GPIO_CAN0_FULL_REMAP */
    {PORTB_12, CAN1, 3},
    {PORTB_5,  CAN1, 3 | (29 << 3)},    /* GPIO_CAN1_REMAP */
    {NC,    NC,    0}
};

const PinMap PinMap_CAN_TD[] = {
    {PORTA_12, CAN0, 7},
    {PORTB_9,  CAN0, 7 | (26 << 3)},    /* GPIO_CAN0_PARTIAL_REMAP */
    {PORTD_1,  CAN0, 7 | (27 << 3)},    /* GPIO_CAN0_FULL_REMAP */
    {PORTB_13, CAN1, 7},
    {PORTB_6,  CAN1, 7 | (29 << 3)},    /* GPIO_CAN1_REMAP */
    {NC,    NC,    0}
};

