// Seed: 1419602006
module module_0 (
    input tri id_0,
    input supply0 id_1,
    output tri id_2
);
  assign id_2 = 1;
  assign id_2 = id_1;
endmodule
module module_1 (
    output wand id_0,
    output logic id_1,
    input uwire id_2,
    input uwire id_3,
    input wire id_4,
    input wand id_5,
    input tri id_6,
    inout uwire id_7,
    output supply1 id_8,
    input supply1 id_9,
    output tri id_10,
    input uwire id_11,
    input tri0 id_12,
    input wire module_1,
    input tri1 id_14,
    input uwire id_15
    , id_18,
    output tri1 id_16
);
  always @(1'd0 or negedge 1) id_1 = #1  !id_14;
  module_0(
      id_6, id_11, id_10
  );
endmodule
