<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcu200-fsgd2104-2-e</Part>
        <TopModelName>kernel_trmm</TopModelName>
        <TargetClockPeriod>4.00</TargetClockPeriod>
        <ClockUncertainty>1.08</ClockUncertainty>
        <FlowTarget>vitis</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>376187</Best-caseLatency>
            <Average-caseLatency>356776187</Average-caseLatency>
            <Worst-caseLatency>860056187</Worst-caseLatency>
            <Best-caseRealTimeLatency>1.505 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>1.427 sec</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>3.440 sec</Worst-caseRealTimeLatency>
            <Interval-min>376188</Interval-min>
            <Interval-max>860056188</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <merlinL6_merlinL5>
                <Slack>2.92</Slack>
                <TripCount>8000</TripCount>
                <Latency>
                    <range>
                        <min>280000</min>
                        <max>859960000</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>1120000</min>
                        <max>3439840000</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>35</min>
                        <max>107495</max>
                    </range>
                </IterationLatency>
                <InstanceList/>
                <merlinL2>
                    <Slack>2.92</Slack>
                    <TripCount>
                        <range>
                            <min>0</min>
                            <max>199</max>
                        </range>
                    </TripCount>
                    <Latency>
                        <range>
                            <min>0</min>
                            <max>17910</max>
                        </range>
                    </Latency>
                    <AbsoluteTimeLatency>
                        <range>
                            <min>0</min>
                            <max>71640</max>
                        </range>
                    </AbsoluteTimeLatency>
                    <IterationLatency>90</IterationLatency>
                    <InstanceList/>
                </merlinL2>
                <merlinL2>
                    <Slack>2.92</Slack>
                    <TripCount>
                        <range>
                            <min>0</min>
                            <max>199</max>
                        </range>
                    </TripCount>
                    <Latency>
                        <range>
                            <min>0</min>
                            <max>17910</max>
                        </range>
                    </Latency>
                    <AbsoluteTimeLatency>
                        <range>
                            <min>0</min>
                            <max>71640</max>
                        </range>
                    </AbsoluteTimeLatency>
                    <IterationLatency>90</IterationLatency>
                    <InstanceList/>
                </merlinL2>
                <merlinL2>
                    <Slack>2.92</Slack>
                    <TripCount>
                        <range>
                            <min>0</min>
                            <max>199</max>
                        </range>
                    </TripCount>
                    <Latency>
                        <range>
                            <min>0</min>
                            <max>17910</max>
                        </range>
                    </Latency>
                    <AbsoluteTimeLatency>
                        <range>
                            <min>0</min>
                            <max>71640</max>
                        </range>
                    </AbsoluteTimeLatency>
                    <IterationLatency>90</IterationLatency>
                    <InstanceList/>
                </merlinL2>
                <merlinL2>
                    <Slack>2.92</Slack>
                    <TripCount>
                        <range>
                            <min>0</min>
                            <max>199</max>
                        </range>
                    </TripCount>
                    <Latency>
                        <range>
                            <min>0</min>
                            <max>17910</max>
                        </range>
                    </Latency>
                    <AbsoluteTimeLatency>
                        <range>
                            <min>0</min>
                            <max>71640</max>
                        </range>
                    </AbsoluteTimeLatency>
                    <IterationLatency>90</IterationLatency>
                    <InstanceList/>
                </merlinL2>
                <merlinL2>
                    <Slack>2.92</Slack>
                    <TripCount>
                        <range>
                            <min>0</min>
                            <max>199</max>
                        </range>
                    </TripCount>
                    <Latency>
                        <range>
                            <min>0</min>
                            <max>17910</max>
                        </range>
                    </Latency>
                    <AbsoluteTimeLatency>
                        <range>
                            <min>0</min>
                            <max>71640</max>
                        </range>
                    </AbsoluteTimeLatency>
                    <IterationLatency>90</IterationLatency>
                    <InstanceList/>
                </merlinL2>
                <merlinL2>
                    <Slack>2.92</Slack>
                    <TripCount>
                        <range>
                            <min>0</min>
                            <max>199</max>
                        </range>
                    </TripCount>
                    <Latency>
                        <range>
                            <min>0</min>
                            <max>17910</max>
                        </range>
                    </Latency>
                    <AbsoluteTimeLatency>
                        <range>
                            <min>0</min>
                            <max>71640</max>
                        </range>
                    </AbsoluteTimeLatency>
                    <IterationLatency>90</IterationLatency>
                    <InstanceList/>
                </merlinL2>
            </merlinL6_merlinL5>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:69</SourceLocation>
            <SummaryOfLoopViolations>
                <merlinL6_merlinL5>
                    <Name>merlinL6_merlinL5</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:85</SourceLocation>
                    <merlinL2>
                        <Name>merlinL2</Name>
                        <IssueType>-</IssueType>
                        <ViolationType>-</ViolationType>
                        <SourceLocation>/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:118</SourceLocation>
                    </merlinL2>
                    <merlinL2>
                        <Name>merlinL2</Name>
                        <IssueType>-</IssueType>
                        <ViolationType>-</ViolationType>
                        <SourceLocation>/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:118</SourceLocation>
                    </merlinL2>
                    <merlinL2>
                        <Name>merlinL2</Name>
                        <IssueType>-</IssueType>
                        <ViolationType>-</ViolationType>
                        <SourceLocation>/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:118</SourceLocation>
                    </merlinL2>
                    <merlinL2>
                        <Name>merlinL2</Name>
                        <IssueType>-</IssueType>
                        <ViolationType>-</ViolationType>
                        <SourceLocation>/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:118</SourceLocation>
                    </merlinL2>
                    <merlinL2>
                        <Name>merlinL2</Name>
                        <IssueType>-</IssueType>
                        <ViolationType>-</ViolationType>
                        <SourceLocation>/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:118</SourceLocation>
                    </merlinL2>
                    <merlinL2>
                        <Name>merlinL2</Name>
                        <IssueType>-</IssueType>
                        <ViolationType>-</ViolationType>
                        <SourceLocation>/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:118</SourceLocation>
                    </merlinL2>
                </merlinL6_merlinL5>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>125</BRAM_18K>
            <DSP>9</DSP>
            <FF>11477</FF>
            <LUT>12416</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4320</BRAM_18K>
            <DSP>6840</DSP>
            <FF>2364480</FF>
            <LUT>1182240</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>kernel_trmm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>kernel_trmm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>kernel_trmm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_trmm_32_0_AWVALID</name>
            <Object>merlin_gmem_kernel_trmm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_trmm_32_0_AWREADY</name>
            <Object>merlin_gmem_kernel_trmm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_trmm_32_0_AWADDR</name>
            <Object>merlin_gmem_kernel_trmm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_trmm_32_0_AWID</name>
            <Object>merlin_gmem_kernel_trmm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_trmm_32_0_AWLEN</name>
            <Object>merlin_gmem_kernel_trmm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_trmm_32_0_AWSIZE</name>
            <Object>merlin_gmem_kernel_trmm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_trmm_32_0_AWBURST</name>
            <Object>merlin_gmem_kernel_trmm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_trmm_32_0_AWLOCK</name>
            <Object>merlin_gmem_kernel_trmm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_trmm_32_0_AWCACHE</name>
            <Object>merlin_gmem_kernel_trmm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_trmm_32_0_AWPROT</name>
            <Object>merlin_gmem_kernel_trmm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_trmm_32_0_AWQOS</name>
            <Object>merlin_gmem_kernel_trmm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_trmm_32_0_AWREGION</name>
            <Object>merlin_gmem_kernel_trmm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_trmm_32_0_AWUSER</name>
            <Object>merlin_gmem_kernel_trmm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_trmm_32_0_WVALID</name>
            <Object>merlin_gmem_kernel_trmm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_trmm_32_0_WREADY</name>
            <Object>merlin_gmem_kernel_trmm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_trmm_32_0_WDATA</name>
            <Object>merlin_gmem_kernel_trmm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_trmm_32_0_WSTRB</name>
            <Object>merlin_gmem_kernel_trmm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_trmm_32_0_WLAST</name>
            <Object>merlin_gmem_kernel_trmm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_trmm_32_0_WID</name>
            <Object>merlin_gmem_kernel_trmm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_trmm_32_0_WUSER</name>
            <Object>merlin_gmem_kernel_trmm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_trmm_32_0_ARVALID</name>
            <Object>merlin_gmem_kernel_trmm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_trmm_32_0_ARREADY</name>
            <Object>merlin_gmem_kernel_trmm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_trmm_32_0_ARADDR</name>
            <Object>merlin_gmem_kernel_trmm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_trmm_32_0_ARID</name>
            <Object>merlin_gmem_kernel_trmm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_trmm_32_0_ARLEN</name>
            <Object>merlin_gmem_kernel_trmm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_trmm_32_0_ARSIZE</name>
            <Object>merlin_gmem_kernel_trmm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_trmm_32_0_ARBURST</name>
            <Object>merlin_gmem_kernel_trmm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_trmm_32_0_ARLOCK</name>
            <Object>merlin_gmem_kernel_trmm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_trmm_32_0_ARCACHE</name>
            <Object>merlin_gmem_kernel_trmm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_trmm_32_0_ARPROT</name>
            <Object>merlin_gmem_kernel_trmm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_trmm_32_0_ARQOS</name>
            <Object>merlin_gmem_kernel_trmm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_trmm_32_0_ARREGION</name>
            <Object>merlin_gmem_kernel_trmm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_trmm_32_0_ARUSER</name>
            <Object>merlin_gmem_kernel_trmm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_trmm_32_0_RVALID</name>
            <Object>merlin_gmem_kernel_trmm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_trmm_32_0_RREADY</name>
            <Object>merlin_gmem_kernel_trmm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_trmm_32_0_RDATA</name>
            <Object>merlin_gmem_kernel_trmm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_trmm_32_0_RLAST</name>
            <Object>merlin_gmem_kernel_trmm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_trmm_32_0_RID</name>
            <Object>merlin_gmem_kernel_trmm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_trmm_32_0_RUSER</name>
            <Object>merlin_gmem_kernel_trmm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_trmm_32_0_RRESP</name>
            <Object>merlin_gmem_kernel_trmm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_trmm_32_0_BVALID</name>
            <Object>merlin_gmem_kernel_trmm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_trmm_32_0_BREADY</name>
            <Object>merlin_gmem_kernel_trmm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_trmm_32_0_BRESP</name>
            <Object>merlin_gmem_kernel_trmm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_trmm_32_0_BID</name>
            <Object>merlin_gmem_kernel_trmm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_trmm_32_0_BUSER</name>
            <Object>merlin_gmem_kernel_trmm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_trmm_32_B_AWVALID</name>
            <Object>merlin_gmem_kernel_trmm_32_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_trmm_32_B_AWREADY</name>
            <Object>merlin_gmem_kernel_trmm_32_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_trmm_32_B_AWADDR</name>
            <Object>merlin_gmem_kernel_trmm_32_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_trmm_32_B_AWID</name>
            <Object>merlin_gmem_kernel_trmm_32_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_trmm_32_B_AWLEN</name>
            <Object>merlin_gmem_kernel_trmm_32_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_trmm_32_B_AWSIZE</name>
            <Object>merlin_gmem_kernel_trmm_32_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_trmm_32_B_AWBURST</name>
            <Object>merlin_gmem_kernel_trmm_32_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_trmm_32_B_AWLOCK</name>
            <Object>merlin_gmem_kernel_trmm_32_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_trmm_32_B_AWCACHE</name>
            <Object>merlin_gmem_kernel_trmm_32_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_trmm_32_B_AWPROT</name>
            <Object>merlin_gmem_kernel_trmm_32_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_trmm_32_B_AWQOS</name>
            <Object>merlin_gmem_kernel_trmm_32_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_trmm_32_B_AWREGION</name>
            <Object>merlin_gmem_kernel_trmm_32_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_trmm_32_B_AWUSER</name>
            <Object>merlin_gmem_kernel_trmm_32_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_trmm_32_B_WVALID</name>
            <Object>merlin_gmem_kernel_trmm_32_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_trmm_32_B_WREADY</name>
            <Object>merlin_gmem_kernel_trmm_32_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_trmm_32_B_WDATA</name>
            <Object>merlin_gmem_kernel_trmm_32_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_trmm_32_B_WSTRB</name>
            <Object>merlin_gmem_kernel_trmm_32_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_trmm_32_B_WLAST</name>
            <Object>merlin_gmem_kernel_trmm_32_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_trmm_32_B_WID</name>
            <Object>merlin_gmem_kernel_trmm_32_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_trmm_32_B_WUSER</name>
            <Object>merlin_gmem_kernel_trmm_32_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_trmm_32_B_ARVALID</name>
            <Object>merlin_gmem_kernel_trmm_32_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_trmm_32_B_ARREADY</name>
            <Object>merlin_gmem_kernel_trmm_32_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_trmm_32_B_ARADDR</name>
            <Object>merlin_gmem_kernel_trmm_32_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_trmm_32_B_ARID</name>
            <Object>merlin_gmem_kernel_trmm_32_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_trmm_32_B_ARLEN</name>
            <Object>merlin_gmem_kernel_trmm_32_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_trmm_32_B_ARSIZE</name>
            <Object>merlin_gmem_kernel_trmm_32_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_trmm_32_B_ARBURST</name>
            <Object>merlin_gmem_kernel_trmm_32_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_trmm_32_B_ARLOCK</name>
            <Object>merlin_gmem_kernel_trmm_32_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_trmm_32_B_ARCACHE</name>
            <Object>merlin_gmem_kernel_trmm_32_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_trmm_32_B_ARPROT</name>
            <Object>merlin_gmem_kernel_trmm_32_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_trmm_32_B_ARQOS</name>
            <Object>merlin_gmem_kernel_trmm_32_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_trmm_32_B_ARREGION</name>
            <Object>merlin_gmem_kernel_trmm_32_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_trmm_32_B_ARUSER</name>
            <Object>merlin_gmem_kernel_trmm_32_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_trmm_32_B_RVALID</name>
            <Object>merlin_gmem_kernel_trmm_32_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_trmm_32_B_RREADY</name>
            <Object>merlin_gmem_kernel_trmm_32_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_trmm_32_B_RDATA</name>
            <Object>merlin_gmem_kernel_trmm_32_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_trmm_32_B_RLAST</name>
            <Object>merlin_gmem_kernel_trmm_32_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_trmm_32_B_RID</name>
            <Object>merlin_gmem_kernel_trmm_32_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_trmm_32_B_RUSER</name>
            <Object>merlin_gmem_kernel_trmm_32_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_trmm_32_B_RRESP</name>
            <Object>merlin_gmem_kernel_trmm_32_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_trmm_32_B_BVALID</name>
            <Object>merlin_gmem_kernel_trmm_32_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_trmm_32_B_BREADY</name>
            <Object>merlin_gmem_kernel_trmm_32_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_trmm_32_B_BRESP</name>
            <Object>merlin_gmem_kernel_trmm_32_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_trmm_32_B_BID</name>
            <Object>merlin_gmem_kernel_trmm_32_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_trmm_32_B_BUSER</name>
            <Object>merlin_gmem_kernel_trmm_32_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>kernel_trmm</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_merlin_memcpy_0_1_fu_435</InstName>
                    <ModuleName>merlin_memcpy_0_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>435</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_merlin_memcpy_0_1_Pipeline_merlinL0_fu_55</InstName>
                            <ModuleName>merlin_memcpy_0_1_Pipeline_merlinL0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>55</ID>
                            <BindInstances>i_4_fu_212_p2 add_ln27_2_fu_231_p2 add_ln27_3_fu_330_p2 add_ln18_fu_257_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_merlin_memcpy_1_1_fu_445</InstName>
                    <ModuleName>merlin_memcpy_1_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>445</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_merlin_memcpy_1_1_Pipeline_merlinL1_fu_58</InstName>
                            <ModuleName>merlin_memcpy_1_1_Pipeline_merlinL1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>58</ID>
                            <BindInstances>i_2_fu_217_p2 add_ln46_2_fu_230_p2 add_ln46_3_fu_271_p2 add_ln37_fu_364_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
            </InstancesList>
            <BindInstances>B_buf_U B_buf_1_U B_buf_2_U empty_fu_555_p2 add_ln85_3_fu_573_p2 add_ln85_fu_588_p2 add_ln85_1_fu_594_p2 add_ln85_2_fu_600_p2 p_mid16_fu_726_p2 mul_62s_9ns_62_5_1_U28 grp_fu_506_p2 add_ln127_1_fu_849_p2 fmul_32ns_32ns_32_4_max_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U26 add_ln118_fu_835_p2 fmul_32ns_32ns_32_4_max_dsp_1_U27 mul_62s_9ns_62_5_1_U28 grp_fu_506_p2 add_ln127_3_fu_947_p2 fmul_32ns_32ns_32_4_max_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U26 add_ln118_1_fu_929_p2 fmul_32ns_32ns_32_4_max_dsp_1_U27 mul_62s_9ns_62_5_1_U28 grp_fu_506_p2 add_ln127_5_fu_1050_p2 fmul_32ns_32ns_32_4_max_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U26 add_ln118_2_fu_1032_p2 fmul_32ns_32ns_32_4_max_dsp_1_U27 fmul_32ns_32ns_32_4_max_dsp_1_U27 mul_62s_9ns_62_5_1_U28 grp_fu_511_p2 add_ln127_7_fu_1206_p2 fmul_32ns_32ns_32_4_max_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U26 add_ln118_3_fu_1192_p2 fmul_32ns_32ns_32_4_max_dsp_1_U27 mul_62s_9ns_62_5_1_U28 grp_fu_511_p2 add_ln127_9_fu_1243_p2 fmul_32ns_32ns_32_4_max_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U26 add_ln118_4_fu_1135_p2 fmul_32ns_32ns_32_4_max_dsp_1_U27 mul_62s_9ns_62_5_1_U28 grp_fu_511_p2 add_ln127_11_fu_1363_p2 fmul_32ns_32ns_32_4_max_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U26 add_ln118_5_fu_1323_p2 fmul_32ns_32ns_32_4_max_dsp_1_U27 add_ln90_fu_1329_p2 control_s_axi_U merlin_gmem_kernel_trmm_32_0_m_axi_U merlin_gmem_kernel_trmm_32_B_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>merlin_memcpy_0_1_Pipeline_merlinL0</Name>
            <Loops>
                <merlinL0/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>48019</Best-caseLatency>
                    <Average-caseLatency>48019</Average-caseLatency>
                    <Worst-caseLatency>48019</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.192 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.192 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.192 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>48019</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL0>
                        <Name>merlinL0</Name>
                        <Slack>2.92</Slack>
                        <TripCount>48000</TripCount>
                        <Latency>48017</Latency>
                        <AbsoluteTimeLatency>0.192 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>19</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merlinL0>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:18</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL0>
                            <Name>merlinL0</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:27</SourceLocation>
                        </merlinL0>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1853</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>798</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL0" OPTYPE="add" PRAGMA="" RTLNAME="i_4_fu_212_p2" SOURCE="/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:22" STORAGESUBTYPE="" URAM="0" VARIABLE="i_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_2_fu_231_p2" SOURCE="/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:27" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln27_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_3_fu_330_p2" SOURCE="/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:27" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln27_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_fu_257_p2" SOURCE="/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln18"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merlin_memcpy_0_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>48091</Best-caseLatency>
                    <Average-caseLatency>48091</Average-caseLatency>
                    <Worst-caseLatency>48091</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.192 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.192 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.192 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>48091</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:22</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1985</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1277</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>merlin_memcpy_1_1_Pipeline_merlinL1</Name>
            <Loops>
                <merlinL1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>48021</Best-caseLatency>
                    <Average-caseLatency>48021</Average-caseLatency>
                    <Worst-caseLatency>48021</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.192 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.192 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.192 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>48021</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL1>
                        <Name>merlinL1</Name>
                        <Slack>2.92</Slack>
                        <TripCount>48000</TripCount>
                        <Latency>48019</Latency>
                        <AbsoluteTimeLatency>0.192 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>21</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merlinL1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:37</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL1>
                            <Name>merlinL1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:41</SourceLocation>
                        </merlinL1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1246</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1140</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL1" OPTYPE="add" PRAGMA="" RTLNAME="i_2_fu_217_p2" SOURCE="/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:41" STORAGESUBTYPE="" URAM="0" VARIABLE="i_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_2_fu_230_p2" SOURCE="/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:46" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln46_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_3_fu_271_p2" SOURCE="/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:46" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln46_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_fu_364_p2" SOURCE="/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:37" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln37"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merlin_memcpy_1_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>48091</Best-caseLatency>
                    <Average-caseLatency>48091</Average-caseLatency>
                    <Worst-caseLatency>48091</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.192 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.192 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.192 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>48091</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:41</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1376</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1629</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>kernel_trmm</Name>
            <Loops>
                <merlinL6_merlinL5>
                    <merlinL2/>
                    <merlinL2/>
                    <merlinL2/>
                    <merlinL2/>
                    <merlinL2/>
                    <merlinL2/>
                </merlinL6_merlinL5>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>376187</Best-caseLatency>
                    <Average-caseLatency>356776187</Average-caseLatency>
                    <Worst-caseLatency>860056187</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.505 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.427 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.440 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>376188 ~ 860056188</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL6_merlinL5>
                        <Name>merlinL6_merlinL5</Name>
                        <Slack>2.92</Slack>
                        <TripCount>8000</TripCount>
                        <Latency>280000 ~ 859960000</Latency>
                        <AbsoluteTimeLatency>1.120 ms ~ 3.440 sec</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>35</min>
                                <max>107495</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>35 ~ 107495</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <merlinL2>
                            <Name>merlinL2</Name>
                            <Slack>2.92</Slack>
                            <TripCount>
                                <range>
                                    <min>0</min>
                                    <max>199</max>
                                </range>
                            </TripCount>
                            <Latency>0 ~ 17910</Latency>
                            <AbsoluteTimeLatency>0 ns ~ 71.640 us</AbsoluteTimeLatency>
                            <IterationLatency>90</IterationLatency>
                            <PipelineDepth>90</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </merlinL2>
                        <merlinL2>
                            <Name>merlinL2</Name>
                            <Slack>2.92</Slack>
                            <TripCount>
                                <range>
                                    <min>0</min>
                                    <max>199</max>
                                </range>
                            </TripCount>
                            <Latency>0 ~ 17910</Latency>
                            <AbsoluteTimeLatency>0 ns ~ 71.640 us</AbsoluteTimeLatency>
                            <IterationLatency>90</IterationLatency>
                            <PipelineDepth>90</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </merlinL2>
                        <merlinL2>
                            <Name>merlinL2</Name>
                            <Slack>2.92</Slack>
                            <TripCount>
                                <range>
                                    <min>0</min>
                                    <max>199</max>
                                </range>
                            </TripCount>
                            <Latency>0 ~ 17910</Latency>
                            <AbsoluteTimeLatency>0 ns ~ 71.640 us</AbsoluteTimeLatency>
                            <IterationLatency>90</IterationLatency>
                            <PipelineDepth>90</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </merlinL2>
                        <merlinL2>
                            <Name>merlinL2</Name>
                            <Slack>2.92</Slack>
                            <TripCount>
                                <range>
                                    <min>0</min>
                                    <max>199</max>
                                </range>
                            </TripCount>
                            <Latency>0 ~ 17910</Latency>
                            <AbsoluteTimeLatency>0 ns ~ 71.640 us</AbsoluteTimeLatency>
                            <IterationLatency>90</IterationLatency>
                            <PipelineDepth>90</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </merlinL2>
                        <merlinL2>
                            <Name>merlinL2</Name>
                            <Slack>2.92</Slack>
                            <TripCount>
                                <range>
                                    <min>0</min>
                                    <max>199</max>
                                </range>
                            </TripCount>
                            <Latency>0 ~ 17910</Latency>
                            <AbsoluteTimeLatency>0 ns ~ 71.640 us</AbsoluteTimeLatency>
                            <IterationLatency>90</IterationLatency>
                            <PipelineDepth>90</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </merlinL2>
                        <merlinL2>
                            <Name>merlinL2</Name>
                            <Slack>2.92</Slack>
                            <TripCount>
                                <range>
                                    <min>0</min>
                                    <max>199</max>
                                </range>
                            </TripCount>
                            <Latency>0 ~ 17910</Latency>
                            <AbsoluteTimeLatency>0 ns ~ 71.640 us</AbsoluteTimeLatency>
                            <IterationLatency>90</IterationLatency>
                            <PipelineDepth>90</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </merlinL2>
                    </merlinL6_merlinL5>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:69</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL6_merlinL5>
                            <Name>merlinL6_merlinL5</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:85</SourceLocation>
                            <merlinL2>
                                <Name>merlinL2</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:118</SourceLocation>
                            </merlinL2>
                            <merlinL2>
                                <Name>merlinL2</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:118</SourceLocation>
                            </merlinL2>
                            <merlinL2>
                                <Name>merlinL2</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:118</SourceLocation>
                            </merlinL2>
                            <merlinL2>
                                <Name>merlinL2</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:118</SourceLocation>
                            </merlinL2>
                            <merlinL2>
                                <Name>merlinL2</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:118</SourceLocation>
                            </merlinL2>
                            <merlinL2>
                                <Name>merlinL2</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:118</SourceLocation>
                            </merlinL2>
                        </merlinL6_merlinL5>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>125</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <DSP>9</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>11477</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>12416</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="31" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_buf_U" SOURCE="/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:80" STORAGESIZE="32 16000 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_buf"/>
                <BindNode BINDTYPE="storage" BRAM="31" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_buf_1_U" SOURCE="/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:80" STORAGESIZE="32 16000 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_buf_1"/>
                <BindNode BINDTYPE="storage" BRAM="31" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_buf_2_U" SOURCE="/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:80" STORAGESIZE="32 16000 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_buf_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL6_merlinL5" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_555_p2" SOURCE="/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:85" STORAGESUBTYPE="" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL6_merlinL5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_3_fu_573_p2" SOURCE="/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:85" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln85_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL6_merlinL5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_fu_588_p2" SOURCE="/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:85" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL6_merlinL5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_1_fu_594_p2" SOURCE="/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:85" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln85_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL6_merlinL5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_2_fu_600_p2" SOURCE="/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:85" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln85_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL6_merlinL5" OPTYPE="add" PRAGMA="" RTLNAME="p_mid16_fu_726_p2" SOURCE="/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:85" STORAGESUBTYPE="" URAM="0" VARIABLE="p_mid16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="4" LOOP="merlinL2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_62s_9ns_62_5_1_U28" SOURCE="/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_506_p2" SOURCE="/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_1_fu_849_p2" SOURCE="/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U27" SOURCE="/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U26" SOURCE="/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_fu_835_p2" SOURCE="/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:118" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL6_merlinL5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U27" SOURCE="/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:129" STORAGESUBTYPE="" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="4" LOOP="merlinL2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_62s_9ns_62_5_1_U28" SOURCE="/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_506_p2" SOURCE="/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_3_fu_947_p2" SOURCE="/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U27" SOURCE="/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul25_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U26" SOURCE="/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add35_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_1_fu_929_p2" SOURCE="/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:118" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln118_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL6_merlinL5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U27" SOURCE="/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:129" STORAGESUBTYPE="" URAM="0" VARIABLE="mul45_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="4" LOOP="merlinL2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_62s_9ns_62_5_1_U28" SOURCE="/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_506_p2" SOURCE="/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_5_fu_1050_p2" SOURCE="/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U27" SOURCE="/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul25_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U26" SOURCE="/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add35_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_2_fu_1032_p2" SOURCE="/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:118" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln118_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL6_merlinL5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U27" SOURCE="/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:129" STORAGESUBTYPE="" URAM="0" VARIABLE="mul45_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL6_merlinL5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U27" SOURCE="/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:129" STORAGESUBTYPE="" URAM="0" VARIABLE="mul45_1_c"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="4" LOOP="merlinL2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_62s_9ns_62_5_1_U28" SOURCE="/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_511_p2" SOURCE="/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_7_fu_1206_p2" SOURCE="/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U27" SOURCE="/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul25_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U26" SOURCE="/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add35_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_3_fu_1192_p2" SOURCE="/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:118" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln118_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL6_merlinL5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U27" SOURCE="/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:129" STORAGESUBTYPE="" URAM="0" VARIABLE="mul45_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="4" LOOP="merlinL2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_62s_9ns_62_5_1_U28" SOURCE="/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_511_p2" SOURCE="/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_9_fu_1243_p2" SOURCE="/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U27" SOURCE="/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul25_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U26" SOURCE="/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add35_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_4_fu_1135_p2" SOURCE="/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:118" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln118_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL6_merlinL5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U27" SOURCE="/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:129" STORAGESUBTYPE="" URAM="0" VARIABLE="mul45_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="4" LOOP="merlinL2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_62s_9ns_62_5_1_U28" SOURCE="/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_511_p2" SOURCE="/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_11_fu_1363_p2" SOURCE="/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U27" SOURCE="/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul25_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U26" SOURCE="/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add35_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_5_fu_1323_p2" SOURCE="/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:118" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln118_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL6_merlinL5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U27" SOURCE="/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:129" STORAGESUBTYPE="" URAM="0" VARIABLE="mul45_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL6_merlinL5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_fu_1329_p2" SOURCE="/workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="2" BUNDLEDNAME="merlin_gmem_kernel_trmm_32_0" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="merlin_gmem_kernel_trmm_32_0_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="30" BUNDLEDNAME="merlin_gmem_kernel_trmm_32_B" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="merlin_gmem_kernel_trmm_32_B_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_compile unsafe_math_optimizations="1"/>
        <config_export format="xo" ipname="kernel_trmm"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="alpha" index="0" direction="in" srcType="float" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="alpha" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="A" index="1" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_merlin_gmem_kernel_trmm_32_0" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="A_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="A_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="B" index="2" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_merlin_gmem_kernel_trmm_32_B" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="B_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="B_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="6" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="1" name="AP_CONTINUE" access="R" description="Control signal Register for 'ap_continue'."/>
                        <field offset="5" width="2" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="alpha" access="W" description="Data signal of alpha" range="32">
                    <fields>
                        <field offset="0" width="32" name="alpha" access="W" description="Bit 31 to 0 of alpha"/>
                    </fields>
                </register>
                <register offset="0x18" name="A_1" access="W" description="Data signal of A" range="32">
                    <fields>
                        <field offset="0" width="32" name="A" access="W" description="Bit 31 to 0 of A"/>
                    </fields>
                </register>
                <register offset="0x1c" name="A_2" access="W" description="Data signal of A" range="32">
                    <fields>
                        <field offset="0" width="32" name="A" access="W" description="Bit 63 to 32 of A"/>
                    </fields>
                </register>
                <register offset="0x24" name="B_1" access="W" description="Data signal of B" range="32">
                    <fields>
                        <field offset="0" width="32" name="B" access="W" description="Bit 31 to 0 of B"/>
                    </fields>
                </register>
                <register offset="0x28" name="B_2" access="W" description="Data signal of B" range="32">
                    <fields>
                        <field offset="0" width="32" name="B" access="W" description="Bit 63 to 32 of B"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="alpha"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="24" argName="A"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="36" argName="B"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_merlin_gmem_kernel_trmm_32_0:m_axi_merlin_gmem_kernel_trmm_32_B</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_merlin_gmem_kernel_trmm_32_0" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_merlin_gmem_kernel_trmm_32_0_" paramPrefix="C_M_AXI_MERLIN_GMEM_KERNEL_TRMM_32_0_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_merlin_gmem_kernel_trmm_32_0_ARADDR</port>
                <port>m_axi_merlin_gmem_kernel_trmm_32_0_ARBURST</port>
                <port>m_axi_merlin_gmem_kernel_trmm_32_0_ARCACHE</port>
                <port>m_axi_merlin_gmem_kernel_trmm_32_0_ARID</port>
                <port>m_axi_merlin_gmem_kernel_trmm_32_0_ARLEN</port>
                <port>m_axi_merlin_gmem_kernel_trmm_32_0_ARLOCK</port>
                <port>m_axi_merlin_gmem_kernel_trmm_32_0_ARPROT</port>
                <port>m_axi_merlin_gmem_kernel_trmm_32_0_ARQOS</port>
                <port>m_axi_merlin_gmem_kernel_trmm_32_0_ARREADY</port>
                <port>m_axi_merlin_gmem_kernel_trmm_32_0_ARREGION</port>
                <port>m_axi_merlin_gmem_kernel_trmm_32_0_ARSIZE</port>
                <port>m_axi_merlin_gmem_kernel_trmm_32_0_ARUSER</port>
                <port>m_axi_merlin_gmem_kernel_trmm_32_0_ARVALID</port>
                <port>m_axi_merlin_gmem_kernel_trmm_32_0_AWADDR</port>
                <port>m_axi_merlin_gmem_kernel_trmm_32_0_AWBURST</port>
                <port>m_axi_merlin_gmem_kernel_trmm_32_0_AWCACHE</port>
                <port>m_axi_merlin_gmem_kernel_trmm_32_0_AWID</port>
                <port>m_axi_merlin_gmem_kernel_trmm_32_0_AWLEN</port>
                <port>m_axi_merlin_gmem_kernel_trmm_32_0_AWLOCK</port>
                <port>m_axi_merlin_gmem_kernel_trmm_32_0_AWPROT</port>
                <port>m_axi_merlin_gmem_kernel_trmm_32_0_AWQOS</port>
                <port>m_axi_merlin_gmem_kernel_trmm_32_0_AWREADY</port>
                <port>m_axi_merlin_gmem_kernel_trmm_32_0_AWREGION</port>
                <port>m_axi_merlin_gmem_kernel_trmm_32_0_AWSIZE</port>
                <port>m_axi_merlin_gmem_kernel_trmm_32_0_AWUSER</port>
                <port>m_axi_merlin_gmem_kernel_trmm_32_0_AWVALID</port>
                <port>m_axi_merlin_gmem_kernel_trmm_32_0_BID</port>
                <port>m_axi_merlin_gmem_kernel_trmm_32_0_BREADY</port>
                <port>m_axi_merlin_gmem_kernel_trmm_32_0_BRESP</port>
                <port>m_axi_merlin_gmem_kernel_trmm_32_0_BUSER</port>
                <port>m_axi_merlin_gmem_kernel_trmm_32_0_BVALID</port>
                <port>m_axi_merlin_gmem_kernel_trmm_32_0_RDATA</port>
                <port>m_axi_merlin_gmem_kernel_trmm_32_0_RID</port>
                <port>m_axi_merlin_gmem_kernel_trmm_32_0_RLAST</port>
                <port>m_axi_merlin_gmem_kernel_trmm_32_0_RREADY</port>
                <port>m_axi_merlin_gmem_kernel_trmm_32_0_RRESP</port>
                <port>m_axi_merlin_gmem_kernel_trmm_32_0_RUSER</port>
                <port>m_axi_merlin_gmem_kernel_trmm_32_0_RVALID</port>
                <port>m_axi_merlin_gmem_kernel_trmm_32_0_WDATA</port>
                <port>m_axi_merlin_gmem_kernel_trmm_32_0_WID</port>
                <port>m_axi_merlin_gmem_kernel_trmm_32_0_WLAST</port>
                <port>m_axi_merlin_gmem_kernel_trmm_32_0_WREADY</port>
                <port>m_axi_merlin_gmem_kernel_trmm_32_0_WSTRB</port>
                <port>m_axi_merlin_gmem_kernel_trmm_32_0_WUSER</port>
                <port>m_axi_merlin_gmem_kernel_trmm_32_0_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="A"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_merlin_gmem_kernel_trmm_32_B" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_merlin_gmem_kernel_trmm_32_B_" paramPrefix="C_M_AXI_MERLIN_GMEM_KERNEL_TRMM_32_B_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_merlin_gmem_kernel_trmm_32_B_ARADDR</port>
                <port>m_axi_merlin_gmem_kernel_trmm_32_B_ARBURST</port>
                <port>m_axi_merlin_gmem_kernel_trmm_32_B_ARCACHE</port>
                <port>m_axi_merlin_gmem_kernel_trmm_32_B_ARID</port>
                <port>m_axi_merlin_gmem_kernel_trmm_32_B_ARLEN</port>
                <port>m_axi_merlin_gmem_kernel_trmm_32_B_ARLOCK</port>
                <port>m_axi_merlin_gmem_kernel_trmm_32_B_ARPROT</port>
                <port>m_axi_merlin_gmem_kernel_trmm_32_B_ARQOS</port>
                <port>m_axi_merlin_gmem_kernel_trmm_32_B_ARREADY</port>
                <port>m_axi_merlin_gmem_kernel_trmm_32_B_ARREGION</port>
                <port>m_axi_merlin_gmem_kernel_trmm_32_B_ARSIZE</port>
                <port>m_axi_merlin_gmem_kernel_trmm_32_B_ARUSER</port>
                <port>m_axi_merlin_gmem_kernel_trmm_32_B_ARVALID</port>
                <port>m_axi_merlin_gmem_kernel_trmm_32_B_AWADDR</port>
                <port>m_axi_merlin_gmem_kernel_trmm_32_B_AWBURST</port>
                <port>m_axi_merlin_gmem_kernel_trmm_32_B_AWCACHE</port>
                <port>m_axi_merlin_gmem_kernel_trmm_32_B_AWID</port>
                <port>m_axi_merlin_gmem_kernel_trmm_32_B_AWLEN</port>
                <port>m_axi_merlin_gmem_kernel_trmm_32_B_AWLOCK</port>
                <port>m_axi_merlin_gmem_kernel_trmm_32_B_AWPROT</port>
                <port>m_axi_merlin_gmem_kernel_trmm_32_B_AWQOS</port>
                <port>m_axi_merlin_gmem_kernel_trmm_32_B_AWREADY</port>
                <port>m_axi_merlin_gmem_kernel_trmm_32_B_AWREGION</port>
                <port>m_axi_merlin_gmem_kernel_trmm_32_B_AWSIZE</port>
                <port>m_axi_merlin_gmem_kernel_trmm_32_B_AWUSER</port>
                <port>m_axi_merlin_gmem_kernel_trmm_32_B_AWVALID</port>
                <port>m_axi_merlin_gmem_kernel_trmm_32_B_BID</port>
                <port>m_axi_merlin_gmem_kernel_trmm_32_B_BREADY</port>
                <port>m_axi_merlin_gmem_kernel_trmm_32_B_BRESP</port>
                <port>m_axi_merlin_gmem_kernel_trmm_32_B_BUSER</port>
                <port>m_axi_merlin_gmem_kernel_trmm_32_B_BVALID</port>
                <port>m_axi_merlin_gmem_kernel_trmm_32_B_RDATA</port>
                <port>m_axi_merlin_gmem_kernel_trmm_32_B_RID</port>
                <port>m_axi_merlin_gmem_kernel_trmm_32_B_RLAST</port>
                <port>m_axi_merlin_gmem_kernel_trmm_32_B_RREADY</port>
                <port>m_axi_merlin_gmem_kernel_trmm_32_B_RRESP</port>
                <port>m_axi_merlin_gmem_kernel_trmm_32_B_RUSER</port>
                <port>m_axi_merlin_gmem_kernel_trmm_32_B_RVALID</port>
                <port>m_axi_merlin_gmem_kernel_trmm_32_B_WDATA</port>
                <port>m_axi_merlin_gmem_kernel_trmm_32_B_WID</port>
                <port>m_axi_merlin_gmem_kernel_trmm_32_B_WLAST</port>
                <port>m_axi_merlin_gmem_kernel_trmm_32_B_WREADY</port>
                <port>m_axi_merlin_gmem_kernel_trmm_32_B_WSTRB</port>
                <port>m_axi_merlin_gmem_kernel_trmm_32_B_WUSER</port>
                <port>m_axi_merlin_gmem_kernel_trmm_32_B_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="B"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="512" argName="B"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="12">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_merlin_gmem_kernel_trmm_32_0">32 -&gt; 32, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=2</column>
                    <column name="m_axi_merlin_gmem_kernel_trmm_32_B">32 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=30</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 6, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">alpha, 0x10, 32, W, Data signal of alpha, </column>
                    <column name="s_axi_control">A_1, 0x18, 32, W, Data signal of A, </column>
                    <column name="s_axi_control">A_2, 0x1c, 32, W, Data signal of A, </column>
                    <column name="s_axi_control">B_1, 0x24, 32, W, Data signal of B, </column>
                    <column name="s_axi_control">B_2, 0x28, 32, W, Data signal of B, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_chain, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="alpha">in, float</column>
                    <column name="A">in, float*</column>
                    <column name="B">inout, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="alpha">s_axi_control, register, , name=alpha offset=0x10 range=32</column>
                    <column name="A">m_axi_merlin_gmem_kernel_trmm_32_0, interface, , </column>
                    <column name="A">s_axi_control, register, offset, name=A_1 offset=0x18 range=32</column>
                    <column name="A">s_axi_control, register, offset, name=A_2 offset=0x1c range=32</column>
                    <column name="B">m_axi_merlin_gmem_kernel_trmm_32_B, interface, , </column>
                    <column name="B">s_axi_control, register, offset, name=B_1 offset=0x24 range=32</column>
                    <column name="B">s_axi_control, register, offset, name=B_2 offset=0x28 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="4">HW Interface, Direction, Length, Width</keys>
                    <column name="m_axi_merlin_gmem_kernel_trmm_32_B">read, 3000, 512</column>
                    <column name="m_axi_merlin_gmem_kernel_trmm_32_B">write, 3000, 512</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_merlin_gmem_kernel_trmm_32_0">A, /workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:127:55, read, Fail, , merlinL2, /workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:118:13, 214-230, Stride is incompatible</column>
                    <column name="m_axi_merlin_gmem_kernel_trmm_32_B">src, /workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:27:93, read, Widened, 3000, merlinL0, /workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:22:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_trmm_32_B">src, /workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:27:93, read, Inferred, 48000, merlinL0, /workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:22:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_trmm_32_B">dst, /workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:46:25, write, Widened, 3000, merlinL1, /workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:41:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_trmm_32_B">dst, /workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:46:25, write, Inferred, 48000, merlinL1, /workspaces/trmm_MEDIUM_nlp_dse_2023/only_nlp1/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_trmm.c:41:3, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="inline" location="../../../__merlinkernel_kernel_trmm.c:15" status="valid" parentFunction="merlin_memcpy_0" variable="" isDirective="0" options="off"/>
        <Pragma type="function_instantiate" location="../../../__merlinkernel_kernel_trmm.c:17" status="valid" parentFunction="merlin_memcpy_0" variable="dst_idx_0,dst_idx_1,dst_idx_2,src_idx_0" isDirective="0" options="variable=dst_idx_0,dst_idx_1,dst_idx_2,src_idx_0"/>
        <Pragma type="pipeline" location="../../../__merlinkernel_kernel_trmm.c:24" status="valid" parentFunction="merlin_memcpy_0" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="../../../__merlinkernel_kernel_trmm.c:26" status="valid" parentFunction="merlin_memcpy_0" variable="" isDirective="0" options="max=48000"/>
        <Pragma type="inline" location="../../../__merlinkernel_kernel_trmm.c:34" status="valid" parentFunction="merlin_memcpy_1" variable="" isDirective="0" options="off"/>
        <Pragma type="function_instantiate" location="../../../__merlinkernel_kernel_trmm.c:36" status="valid" parentFunction="merlin_memcpy_1" variable="dst_idx_0,src_idx_0,src_idx_1,src_idx_2" isDirective="0" options="variable=dst_idx_0,src_idx_0,src_idx_1,src_idx_2"/>
        <Pragma type="pipeline" location="../../../__merlinkernel_kernel_trmm.c:43" status="valid" parentFunction="merlin_memcpy_1" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="../../../__merlinkernel_kernel_trmm.c:45" status="valid" parentFunction="merlin_memcpy_1" variable="" isDirective="0" options="max=48000"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_trmm.c:53" status="valid" parentFunction="kernel_trmm" variable="A" isDirective="0" options="m_axi port=A offset=slave depth=40000 bundle=merlin_gmem_kernel_trmm_32_0"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_trmm.c:55" status="valid" parentFunction="kernel_trmm" variable="B" isDirective="0" options="m_axi port=B offset=slave depth=48000 bundle=merlin_gmem_kernel_trmm_32_B"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_trmm.c:57" status="valid" parentFunction="kernel_trmm" variable="A" isDirective="0" options="s_axilite port=A bundle=control"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_trmm.c:59" status="valid" parentFunction="kernel_trmm" variable="B" isDirective="0" options="s_axilite port=B bundle=control"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_trmm.c:61" status="valid" parentFunction="kernel_trmm" variable="alpha" isDirective="0" options="s_axilite port=alpha bundle=control"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_trmm.c:63" status="valid" parentFunction="kernel_trmm" variable="return" isDirective="0" options="s_axilite port=return bundle=control"/>
        <Pragma type="array_partition" location="../../../__merlinkernel_kernel_trmm.c:82" status="valid" parentFunction="kernel_trmm" variable="B_buf" isDirective="0" options="variable=B_buf complete dim=3"/>
        <Pragma type="dependence" location="../../../__merlinkernel_kernel_trmm.c:98" status="valid" parentFunction="kernel_trmm" variable="B_buf" isDirective="0" options="variable=B_buf array inter false"/>
        <Pragma type="pipeline" location="../../../__merlinkernel_kernel_trmm.c:100" status="valid" parentFunction="kernel_trmm" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../__merlinkernel_kernel_trmm.c:106" status="valid" parentFunction="kernel_trmm" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../__merlinkernel_kernel_trmm.c:116" status="valid" parentFunction="kernel_trmm" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../__merlinkernel_kernel_trmm.c:124" status="valid" parentFunction="kernel_trmm" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../__merlinkernel_kernel_trmm.c:126" status="valid" parentFunction="kernel_trmm" variable="" isDirective="0" options="max=199"/>
    </PragmaReport>
</profile>

