{
  "module_name": "ipa_data-v4.9.c",
  "hash_id": "b16945ec1b604ba5d49a651c40a623625b2e6a549ac0427e601e8d93c9fffd12",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ipa/data/ipa_data-v4.9.c",
  "human_readable_source": "\n\n \n\n#include <linux/log2.h>\n\n#include \"../gsi.h\"\n#include \"../ipa_data.h\"\n#include \"../ipa_endpoint.h\"\n#include \"../ipa_mem.h\"\n\n \nenum ipa_resource_type {\n\t \n\tIPA_RESOURCE_TYPE_SRC_PKT_CONTEXTS\t\t= 0,\n\tIPA_RESOURCE_TYPE_SRC_DESCRIPTOR_LISTS,\n\tIPA_RESOURCE_TYPE_SRC_DESCRIPTOR_BUFF,\n\tIPA_RESOURCE_TYPE_SRC_HPS_DMARS,\n\tIPA_RESOURCE_TYPE_SRC_ACK_ENTRIES,\n\n\t \n\tIPA_RESOURCE_TYPE_DST_DATA_SECTORS\t\t= 0,\n\tIPA_RESOURCE_TYPE_DST_DPS_DMARS,\n};\n\n \nenum ipa_rsrc_group_id {\n\t \n\tIPA_RSRC_GROUP_SRC_UL_DL\t\t\t= 0,\n\tIPA_RSRC_GROUP_SRC_DMA,\n\tIPA_RSRC_GROUP_SRC_UC_RX_Q,\n\tIPA_RSRC_GROUP_SRC_COUNT,\t \n\n\t \n\tIPA_RSRC_GROUP_DST_UL_DL_DPL\t\t\t= 0,\n\tIPA_RSRC_GROUP_DST_DMA,\n\tIPA_RSRC_GROUP_DST_UC,\n\tIPA_RSRC_GROUP_DST_DRB_IP,\n\tIPA_RSRC_GROUP_DST_COUNT,\t \n};\n\n \nstatic const struct ipa_qsb_data ipa_qsb_data[] = {\n\t[IPA_QSB_MASTER_DDR] = {\n\t\t.max_writes\t\t= 8,\n\t\t.max_reads\t\t= 0,\t \n\t\t.max_reads_beats\t= 120,\n\t},\n};\n\n \nstatic const struct ipa_gsi_endpoint_data ipa_gsi_endpoint_data[] = {\n\t[IPA_ENDPOINT_AP_COMMAND_TX] = {\n\t\t.ee_id\t\t= GSI_EE_AP,\n\t\t.channel_id\t= 6,\n\t\t.endpoint_id\t= 7,\n\t\t.toward_ipa\t= true,\n\t\t.channel = {\n\t\t\t.tre_count\t= 256,\n\t\t\t.event_count\t= 256,\n\t\t\t.tlv_count\t= 20,\n\t\t},\n\t\t.endpoint = {\n\t\t\t.config = {\n\t\t\t\t.resource_group\t= IPA_RSRC_GROUP_SRC_UL_DL,\n\t\t\t\t.dma_mode\t= true,\n\t\t\t\t.dma_endpoint\t= IPA_ENDPOINT_AP_LAN_RX,\n\t\t\t\t.tx = {\n\t\t\t\t\t.seq_type = IPA_SEQ_DMA,\n\t\t\t\t},\n\t\t\t},\n\t\t},\n\t},\n\t[IPA_ENDPOINT_AP_LAN_RX] = {\n\t\t.ee_id\t\t= GSI_EE_AP,\n\t\t.channel_id\t= 7,\n\t\t.endpoint_id\t= 11,\n\t\t.toward_ipa\t= false,\n\t\t.channel = {\n\t\t\t.tre_count\t= 256,\n\t\t\t.event_count\t= 256,\n\t\t\t.tlv_count\t= 9,\n\t\t},\n\t\t.endpoint = {\n\t\t\t.config = {\n\t\t\t\t.resource_group\t= IPA_RSRC_GROUP_DST_UL_DL_DPL,\n\t\t\t\t.aggregation\t= true,\n\t\t\t\t.status_enable\t= true,\n\t\t\t\t.rx = {\n\t\t\t\t\t.buffer_size\t= 8192,\n\t\t\t\t\t.pad_align\t= ilog2(sizeof(u32)),\n\t\t\t\t\t.aggr_time_limit = 500,\n\t\t\t\t},\n\t\t\t},\n\t\t},\n\t},\n\t[IPA_ENDPOINT_AP_MODEM_TX] = {\n\t\t.ee_id\t\t= GSI_EE_AP,\n\t\t.channel_id\t= 2,\n\t\t.endpoint_id\t= 2,\n\t\t.toward_ipa\t= true,\n\t\t.channel = {\n\t\t\t.tre_count\t= 512,\n\t\t\t.event_count\t= 512,\n\t\t\t.tlv_count\t= 16,\n\t\t},\n\t\t.endpoint = {\n\t\t\t.filter_support\t= true,\n\t\t\t.config = {\n\t\t\t\t.resource_group\t= IPA_RSRC_GROUP_SRC_UL_DL,\n\t\t\t\t.checksum       = true,\n\t\t\t\t.qmap\t\t= true,\n\t\t\t\t.status_enable\t= true,\n\t\t\t\t.tx = {\n\t\t\t\t\t.seq_type = IPA_SEQ_2_PASS_SKIP_LAST_UC,\n\t\t\t\t\t.status_endpoint =\n\t\t\t\t\t\tIPA_ENDPOINT_MODEM_AP_RX,\n\t\t\t\t},\n\t\t\t},\n\t\t},\n\t},\n\t[IPA_ENDPOINT_AP_MODEM_RX] = {\n\t\t.ee_id\t\t= GSI_EE_AP,\n\t\t.channel_id\t= 12,\n\t\t.endpoint_id\t= 20,\n\t\t.toward_ipa\t= false,\n\t\t.channel = {\n\t\t\t.tre_count\t= 256,\n\t\t\t.event_count\t= 256,\n\t\t\t.tlv_count\t= 9,\n\t\t},\n\t\t.endpoint = {\n\t\t\t.config = {\n\t\t\t\t.resource_group\t= IPA_RSRC_GROUP_DST_UL_DL_DPL,\n\t\t\t\t.checksum       = true,\n\t\t\t\t.qmap\t\t= true,\n\t\t\t\t.aggregation\t= true,\n\t\t\t\t.rx = {\n\t\t\t\t\t.buffer_size\t= 8192,\n\t\t\t\t\t.aggr_time_limit = 500,\n\t\t\t\t\t.aggr_close_eof\t= true,\n\t\t\t\t},\n\t\t\t},\n\t\t},\n\t},\n\t[IPA_ENDPOINT_MODEM_AP_TX] = {\n\t\t.ee_id\t\t= GSI_EE_MODEM,\n\t\t.channel_id\t= 0,\n\t\t.endpoint_id\t= 5,\n\t\t.toward_ipa\t= true,\n\t\t.endpoint = {\n\t\t\t.filter_support\t= true,\n\t\t},\n\t},\n\t[IPA_ENDPOINT_MODEM_AP_RX] = {\n\t\t.ee_id\t\t= GSI_EE_MODEM,\n\t\t.channel_id\t= 7,\n\t\t.endpoint_id\t= 16,\n\t\t.toward_ipa\t= false,\n\t},\n\t[IPA_ENDPOINT_MODEM_DL_NLO_TX] = {\n\t\t.ee_id\t\t= GSI_EE_MODEM,\n\t\t.channel_id\t= 2,\n\t\t.endpoint_id\t= 8,\n\t\t.toward_ipa\t= true,\n\t\t.endpoint = {\n\t\t\t.filter_support\t= true,\n\t\t},\n\t},\n};\n\n \nstatic const struct ipa_resource ipa_resource_src[] = {\n\t[IPA_RESOURCE_TYPE_SRC_PKT_CONTEXTS] = {\n\t\t.limits[IPA_RSRC_GROUP_SRC_UL_DL] = {\n\t\t\t.min = 1,\t.max = 12,\n\t\t},\n\t\t.limits[IPA_RSRC_GROUP_SRC_DMA] = {\n\t\t\t.min = 1,\t.max = 1,\n\t\t},\n\t\t.limits[IPA_RSRC_GROUP_SRC_UC_RX_Q] = {\n\t\t\t.min = 1,\t.max = 12,\n\t\t},\n\t},\n\t[IPA_RESOURCE_TYPE_SRC_DESCRIPTOR_LISTS] = {\n\t\t.limits[IPA_RSRC_GROUP_SRC_UL_DL] = {\n\t\t\t.min = 20,\t.max = 20,\n\t\t},\n\t\t.limits[IPA_RSRC_GROUP_SRC_DMA] = {\n\t\t\t.min = 2,\t.max = 2,\n\t\t},\n\t\t.limits[IPA_RSRC_GROUP_SRC_UC_RX_Q] = {\n\t\t\t.min = 3,\t.max = 3,\n\t\t},\n\t},\n\t[IPA_RESOURCE_TYPE_SRC_DESCRIPTOR_BUFF] = {\n\t\t.limits[IPA_RSRC_GROUP_SRC_UL_DL] = {\n\t\t\t.min = 38,\t.max = 38,\n\t\t},\n\t\t.limits[IPA_RSRC_GROUP_SRC_DMA] = {\n\t\t\t.min = 4,\t.max = 4,\n\t\t},\n\t\t.limits[IPA_RSRC_GROUP_SRC_UC_RX_Q] = {\n\t\t\t.min = 8,\t.max = 8,\n\t\t},\n\t},\n\t[IPA_RESOURCE_TYPE_SRC_HPS_DMARS] = {\n\t\t.limits[IPA_RSRC_GROUP_SRC_UL_DL] = {\n\t\t\t.min = 0,\t.max = 4,\n\t\t},\n\t\t.limits[IPA_RSRC_GROUP_SRC_DMA] = {\n\t\t\t.min = 0,\t.max = 4,\n\t\t},\n\t\t.limits[IPA_RSRC_GROUP_SRC_UC_RX_Q] = {\n\t\t\t.min = 0,\t.max = 4,\n\t\t},\n\t},\n\t[IPA_RESOURCE_TYPE_SRC_ACK_ENTRIES] = {\n\t\t.limits[IPA_RSRC_GROUP_SRC_UL_DL] = {\n\t\t\t.min = 30,\t.max = 30,\n\t\t},\n\t\t.limits[IPA_RSRC_GROUP_SRC_DMA] = {\n\t\t\t.min = 8,\t.max = 8,\n\t\t},\n\t\t.limits[IPA_RSRC_GROUP_SRC_UC_RX_Q] = {\n\t\t\t.min = 8,\t.max = 8,\n\t\t},\n\t},\n};\n\n \nstatic const struct ipa_resource ipa_resource_dst[] = {\n\t[IPA_RESOURCE_TYPE_DST_DATA_SECTORS] = {\n\t\t.limits[IPA_RSRC_GROUP_DST_UL_DL_DPL] = {\n\t\t\t.min = 9,\t.max = 9,\n\t\t},\n\t\t.limits[IPA_RSRC_GROUP_DST_DMA] = {\n\t\t\t.min = 1,\t.max = 1,\n\t\t},\n\t\t.limits[IPA_RSRC_GROUP_DST_UC] = {\n\t\t\t.min = 1,\t.max = 1,\n\t\t},\n\t\t.limits[IPA_RSRC_GROUP_DST_DRB_IP] = {\n\t\t\t.min = 39,\t.max = 39,\n\t\t},\n\t},\n\t[IPA_RESOURCE_TYPE_DST_DPS_DMARS] = {\n\t\t.limits[IPA_RSRC_GROUP_DST_UL_DL_DPL] = {\n\t\t\t.min = 2,\t.max = 3,\n\t\t},\n\t\t.limits[IPA_RSRC_GROUP_DST_DMA] = {\n\t\t\t.min = 1,\t.max = 2,\n\t\t},\n\t\t.limits[IPA_RSRC_GROUP_DST_UC] = {\n\t\t\t.min = 0,\t.max = 2,\n\t\t},\n\t},\n};\n\n \nstatic const struct ipa_resource_data ipa_resource_data = {\n\t.rsrc_group_dst_count\t= IPA_RSRC_GROUP_DST_COUNT,\n\t.rsrc_group_src_count\t= IPA_RSRC_GROUP_SRC_COUNT,\n\t.resource_src_count\t= ARRAY_SIZE(ipa_resource_src),\n\t.resource_src\t\t= ipa_resource_src,\n\t.resource_dst_count\t= ARRAY_SIZE(ipa_resource_dst),\n\t.resource_dst\t\t= ipa_resource_dst,\n};\n\n \nstatic const struct ipa_mem ipa_mem_local_data[] = {\n\t{\n\t\t.id\t\t= IPA_MEM_UC_SHARED,\n\t\t.offset\t\t= 0x0000,\n\t\t.size\t\t= 0x0080,\n\t\t.canary_count\t= 0,\n\t},\n\t{\n\t\t.id\t\t= IPA_MEM_UC_INFO,\n\t\t.offset\t\t= 0x0080,\n\t\t.size\t\t= 0x0200,\n\t\t.canary_count\t= 0,\n\t},\n\t{\n\t\t.id\t\t= IPA_MEM_V4_FILTER_HASHED,\n\t\t.offset\t\t= 0x0288,\n\t\t.size\t\t= 0x0078,\n\t\t.canary_count\t= 2,\n\t},\n\t{\n\t\t.id\t\t= IPA_MEM_V4_FILTER,\n\t\t.offset\t\t= 0x0308,\n\t\t.size\t\t= 0x0078,\n\t\t.canary_count\t= 2,\n\t},\n\t{\n\t\t.id\t\t= IPA_MEM_V6_FILTER_HASHED,\n\t\t.offset\t\t= 0x0388,\n\t\t.size\t\t= 0x0078,\n\t\t.canary_count\t= 2,\n\t},\n\t{\n\t\t.id\t\t= IPA_MEM_V6_FILTER,\n\t\t.offset\t\t= 0x0408,\n\t\t.size\t\t= 0x0078,\n\t\t.canary_count\t= 2,\n\t},\n\t{\n\t\t.id\t\t= IPA_MEM_V4_ROUTE_HASHED,\n\t\t.offset\t\t= 0x0488,\n\t\t.size\t\t= 0x0078,\n\t\t.canary_count\t= 2,\n\t},\n\t{\n\t\t.id\t\t= IPA_MEM_V4_ROUTE,\n\t\t.offset\t\t= 0x0508,\n\t\t.size\t\t= 0x0078,\n\t\t.canary_count\t= 2,\n\t},\n\t{\n\t\t.id\t\t= IPA_MEM_V6_ROUTE_HASHED,\n\t\t.offset\t\t= 0x0588,\n\t\t.size\t\t= 0x0078,\n\t\t.canary_count\t= 2,\n\t},\n\t{\n\t\t.id\t\t= IPA_MEM_V6_ROUTE,\n\t\t.offset\t\t= 0x0608,\n\t\t.size\t\t= 0x0078,\n\t\t.canary_count\t= 2,\n\t},\n\t{\n\t\t.id\t\t= IPA_MEM_MODEM_HEADER,\n\t\t.offset\t\t= 0x0688,\n\t\t.size\t\t= 0x0240,\n\t\t.canary_count\t= 2,\n\t},\n\t{\n\t\t.id\t\t= IPA_MEM_AP_HEADER,\n\t\t.offset\t\t= 0x08c8,\n\t\t.size\t\t= 0x0200,\n\t\t.canary_count\t= 0,\n\t},\n\t{\n\t\t.id\t\t= IPA_MEM_MODEM_PROC_CTX,\n\t\t.offset\t\t= 0x0ad0,\n\t\t.size\t\t= 0x0b20,\n\t\t.canary_count\t= 2,\n\t},\n\t{\n\t\t.id\t\t= IPA_MEM_AP_PROC_CTX,\n\t\t.offset\t\t= 0x15f0,\n\t\t.size\t\t= 0x0200,\n\t\t.canary_count\t= 0,\n\t},\n\t{\n\t\t.id\t\t= IPA_MEM_NAT_TABLE,\n\t\t.offset\t\t= 0x1800,\n\t\t.size\t\t= 0x0d00,\n\t\t.canary_count\t= 4,\n\t},\n\t{\n\t\t.id\t\t= IPA_MEM_STATS_QUOTA_MODEM,\n\t\t.offset\t\t= 0x2510,\n\t\t.size\t\t= 0x0030,\n\t\t.canary_count\t= 4,\n\t},\n\t{\n\t\t.id\t\t= IPA_MEM_STATS_QUOTA_AP,\n\t\t.offset\t\t= 0x2540,\n\t\t.size\t\t= 0x0048,\n\t\t.canary_count\t= 0,\n\t},\n\t{\n\t\t.id\t\t= IPA_MEM_STATS_TETHERING,\n\t\t.offset\t\t= 0x2588,\n\t\t.size\t\t= 0x0238,\n\t\t.canary_count\t= 0,\n\t},\n\t{\n\t\t.id\t\t= IPA_MEM_STATS_FILTER_ROUTE,\n\t\t.offset\t\t= 0x27c0,\n\t\t.size\t\t= 0x0800,\n\t\t.canary_count\t= 0,\n\t},\n\t{\n\t\t.id\t\t= IPA_MEM_STATS_DROP,\n\t\t.offset\t\t= 0x2fc0,\n\t\t.size\t\t= 0x0020,\n\t\t.canary_count\t= 0,\n\t},\n\t{\n\t\t.id\t\t= IPA_MEM_MODEM,\n\t\t.offset\t\t= 0x2fe8,\n\t\t.size\t\t= 0x0800,\n\t\t.canary_count\t= 2,\n\t},\n\t{\n\t\t.id\t\t= IPA_MEM_UC_EVENT_RING,\n\t\t.offset\t\t= 0x3800,\n\t\t.size\t\t= 0x1000,\n\t\t.canary_count\t= 1,\n\t},\n\t{\n\t\t.id\t\t= IPA_MEM_PDN_CONFIG,\n\t\t.offset\t\t= 0x4800,\n\t\t.size\t\t= 0x0050,\n\t\t.canary_count\t= 0,\n\t},\n};\n\n \nstatic const struct ipa_mem_data ipa_mem_data = {\n\t.local_count\t= ARRAY_SIZE(ipa_mem_local_data),\n\t.local\t\t= ipa_mem_local_data,\n\t.imem_addr\t= 0x146bd000,\n\t.imem_size\t= 0x00002000,\n\t.smem_id\t= 497,\n\t.smem_size\t= 0x00009000,\n};\n\n \nstatic const struct ipa_interconnect_data ipa_interconnect_data[] = {\n\t{\n\t\t.name\t\t\t= \"memory\",\n\t\t.peak_bandwidth\t\t= 600000,\t \n\t\t.average_bandwidth\t= 150000,\t \n\t},\n\t \n\t{\n\t\t.name\t\t\t= \"config\",\n\t\t.peak_bandwidth\t\t= 74000,\t \n\t\t.average_bandwidth\t= 0,\t\t \n\t},\n\n};\n\n \nstatic const struct ipa_power_data ipa_power_data = {\n\t.core_clock_rate\t= 60 * 1000 * 1000,\t \n\t.interconnect_count\t= ARRAY_SIZE(ipa_interconnect_data),\n\t.interconnect_data\t= ipa_interconnect_data,\n};\n\n \nconst struct ipa_data ipa_data_v4_9 = {\n\t.version\t\t= IPA_VERSION_4_9,\n\t.qsb_count\t\t= ARRAY_SIZE(ipa_qsb_data),\n\t.qsb_data\t\t= ipa_qsb_data,\n\t.modem_route_count\t= 8,\n\t.endpoint_count\t\t= ARRAY_SIZE(ipa_gsi_endpoint_data),\n\t.endpoint_data\t\t= ipa_gsi_endpoint_data,\n\t.resource_data\t\t= &ipa_resource_data,\n\t.mem_data\t\t= &ipa_mem_data,\n\t.power_data\t\t= &ipa_power_data,\n};\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}