@article{ah1,
  author    = {Abhishek Das and
               David Nguyen and
               Joseph Zambreno and
               Gokhan Memik and
               Alok N. Choudhary},
  title     = {An FPGA-Based Network Intrusion Detection Architecture},
  journal   = {{IEEE} Trans. Information Forensics and Security},
  volume    = {3},
  number    = {1},
  pages     = {118--132},
  year      = {2008}
}

@inproceedings{ah2,
  author    = {Abhishek Das and
               Sanchit Misra and
               Sumeet Joshi and
               Joseph Zambreno and
               Gokhan Memik and
               Alok N. Choudhary},
  title     = {An Efficient {FPGA} Implementation of Principle Component Analysis
               based Network Intrusion Detection System},
  booktitle = {Design, Automation and Test in Europe, {DATE} 2008, Munich, Germany,
               March 10-14},
  pages     = {1160--1165},
  year      = {2008}
}

@inproceedings{ah3,
  author    = {Sailesh Pati and
               Ramanathan Narayanan and
               Gokhan Memik and
               Alok N. Choudhary and
               Joseph Zambreno},
  title     = {Design and Implementation of an {FPGA} Architecture for High-Speed
               Network Feature Extraction},
  booktitle = {2007 International Conference on Field-Programmable Technology, {ICFPT}
               2007, Kitakyushu, Japan, December 12-14, 2007},
  pages     = {49--56},
  year      = {2007}
}

@inproceedings{pq1,
  author    = {Sushil K. Prasad and
               Sagar I. Sawant},
  title     = {Parallel heap: {A} practical priority queue for fine-to-medium-grained
               applications on small multiprocessors},
  booktitle = {Proceedings of the Seventh {IEEE} Symposium on Parallel and Distributed
               Processing, {SPDP} 1995, San Antonio, Texas , USA },
  pages     = {328--335},
  year      = {1995}
}

@inproceedings{pq2,
  author    = {Xi He and
               Dinesh Agarwal and
               Sushil K. Prasad},
  title     = {Design and implementation of a parallel priority queue on many-core
               architectures},
  booktitle = {19th International Conference on High Performance Computing, HiPC
               2012, Pune, India, December 18-22},
  pages     = {1--10},
  year      = {2012},
}

@article{pq3,
  author    = {Narsingh Deo and
               Sushil K. Prasad},
  title     = {Parallel heap: An optimal parallel priority queue},
  journal   = {The Journal of Supercomputing},
  volume    = {6},
  number    = {1},
  pages     = {87--98},
  year      = {1992}
}

@article{pq4,
  author    = {Gerth St{\o}lting Brodal and
               Jesper Larsson Tr{\"{a}}ff and
               Christos D. Zaroliagis},
  title     = {A Parallel Priority Queue with Constant Time Operations},
  journal   = {J. Parallel Distrib. Comput.},
  volume    = {49},
  number    = {1},
  pages     = {4--21},
  year      = {1998}
}

@article{pq5,
  author    = {Alexandros V. Gerbessiotis and
               Constantinos J. Siniolakis},
  title     = {Architecture independent parallel selection with applications to parallel
               priority queues},
  journal   = {Theor. Comput. Sci.},
  volume    = {1-3},
  number    = {301},
  pages     = {119--142},
  year      = {2003}
}


@article{pq6,
  author    = {V. Nageshwara Rao and
               Vipin Kumar},
  title     = {Concurrent Access of Priority Queues},
  journal   = {{IEEE} Trans. Computers},
  volume    = {37},
  number    = {12},
  pages     = {1657--1665},
  year      = {1988}
}


@article{hw1,
  author    = {Sung{-}Whan Moon and
               Jennifer Rexford and
               Kang G. Shin},
  title     = {Scalable Hardware Priority Queue Architectures for High-Speed Packet
               Switches},
  journal   = {{IEEE} Trans. Computers},
  volume    = {49},
  number    = {11},
  pages     = {1215--1227},
  year      = {2000}
}


@inproceedings{hw2,
  author    = {Ranjita Bhagwan and
               Bill Lin},
  title     = {Fast and Scalable Priority Queue Architecture for High-Speed Network
               Switches},
  booktitle = {Proceedings {IEEE} {INFOCOM} 2000, The Conference on Computer Communications,
               Nineteenth Annual Joint Conference of the {IEEE} Computer and Communications
               Societies, Reaching the Promised Land of Communications, Tel Aviv,
               Israel, March 26-30, 2000},
  pages     = {538--547},
  year      = {2000}
}

@article{hw3,
  author    = {H. J. Chao and N. Uzun},
  title     = {A VLSI sequencer chip for ATM traffic shaper and queue manager},
  journal   = {{IEEE} Journal of Solid-State Circuits},
  volume    = {27},
  number    = {11},
  pages     = {1634--1642},
  year      = {1992}
}

@article{hw5,
  author    = {Kieran McLaughlin and
               Sakir Sezer and
               Holger Blume and
               Xin Yang and
               Friederich Kupzog and
               Tobias G. Noll},
  title     = {A Scalable Packet Sorting Circuit for High-Speed {WFQ} Packet Scheduling},
  journal   = {{IEEE} Trans. {VLSI} Syst.},
  volume    = {16},
  number    = {7},
  pages     = {781--791},
  year      = {2008}
}

@inproceedings{hw6,
  author    = {Hao Wang and
               Bill Lin},
  title     = {Succinct priority indexing structures for the management of large
               priority queues},
  booktitle = {17th International Workshop on Quality of Service, IWQoS 2009, Charleston,
               South Carolina, USA, 13-15 July 2009.},
  pages     = {1--5},
  year      = {2009}
}


@inproceedings{hw7,
  author    = {Xiaotong Zhuang and
               Santosh Pande},
  title     = {A Scalable Priority Queue Architecture for High Speed Network Processing},
  booktitle = {{INFOCOM} 2006. 25th {IEEE} International Conference on Computer Communications,
               Joint Conference of the {IEEE} Computer and Communications Societies,
               23-29 April 2006, Barcelona, Catalunya, Spain},
  year      = {2006}
}


@article{hw8,
  author    = {Sung{-}Whan Moon and
               Jennifer Rexford and
               Kang G. Shin},
  title     = {Scalable Hardware Priority Queue Architectures for High-Speed Packet
               Switches},
  journal   = {{IEEE} Trans. Computers},
  volume    = {49},
  number    = {11},
  pages     = {1215--1227},
  year      = {2000}
}

@inproceedings{hw9,
  author    = {Ravikesh Chandra and
               Oliver Sinnen},
  title     = {Improving application performance with hardware data structures},
  booktitle = {24th {IEEE} International Symposium on Parallel and Distributed Processing,
               {IPDPS} 2010, Atlanta, Georgia, USA, 19-23 April 2010 - Workshop Proceedings},
  pages     = {1--4},
  year      = {2010}
}

@article{hw10,
  author    = {Yehuda Afek and
               Anat Bremler{-}Barr and
               Liron Schiff},
  title     = {Recursive design of hardware priority queues},
  journal   = {Computer Networks},
  volume    = {66},
  pages     = {52--67},
  year      = {2014}
}

@article{hw11,
  author    = {N. G. Chetan Kumar and
               Sudhanshu Vyas and
               Ron K. Cytron and
               Christopher D. Gill and
               Joseph Zambreno and
               Phillip H. Jones},
  title     = {Hardware-software architecture for priority queue management in real-time
               and embedded systems},
  journal   = {{IJES}},
  volume    = {6},
  number    = {4},
  pages     = {319--334},
  year      = {2014}
}

@article{fpga1,
  author    = {Aggelos Ioannou and
               Manolis Katevenis},
  title     = {Pipelined heap (priority queue) management for advanced scheduling
               in high-speed networks},
  journal   = {{IEEE/ACM} Trans. Netw.},
  volume    = {15},
  number    = {2},
  pages     = {450--461},
  year      = {2007}
}


@inproceedings{fpga2,
  author    = {Muhuan Huang and
               Kevin Lim and
               Jason Cong},
  title     = {A scalable, high-performance customized priority queue},
  booktitle = {24th International Conference on Field Programmable Logic and Applications,
               {FPL} 2014, Munich, Germany, 2-4 September, 2014},
  pages     = {1--4},
  year      = {2014}
}


@inproceedings{fpga3,
  author    = {Pramote Kuacharoen and
               Mohamed Shalan and
               Vincent John Mooney},
  title     = {A Configurable Hardware Scheduler for Real-Time Systems},
  booktitle = {Proceedings of the International Conference on Engineering of Reconfigurable
               Systems and Algorithms, June 23 - 26, 2003, Las Vegas, Nevada, {USA}},
  pages     = {95--101},
  year      = {2003}
}

@article{hwsw1,
  author    = {N. G. Chetan Kumar and
               Sudhanshu Vyas and
               Ron K. Cytron and
               Christopher D. Gill and
               Joseph Zambreno and
               Phillip H. Jones},
  title     = {Hardware-software architecture for priority queue management in real-time
               and embedded systems},
  journal   = {{IJES}},
  volume    = {6},
  number    = {4},
  pages     = {319--334},
  year      = {2014}
}

