// Seed: 155464749
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_2 = 1;
endmodule
module module_1 (
    input wor id_0
    , id_7,
    input tri1 id_1,
    output uwire id_2,
    input supply1 id_3,
    output tri id_4,
    output wor id_5
);
  integer id_8 = 1, id_9, id_10, id_11, id_12, id_13;
  module_0(
      id_11, id_11, id_8, id_7, id_11, id_12, id_7, id_12, id_10
  );
endmodule
