

================================================================
== Vitis HLS Report for 'compute_near_Pipeline_L4'
================================================================
* Date:           Mon May 12 15:50:00 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        compute_near
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
    +---------+---------+----------+----------+---------+---------+---------+
    |  1048579|  1048579|  5.243 ms|  5.243 ms|  1048579|  1048579|       no|
    +---------+---------+----------+----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |- L4      |  1048577|  1048577|         3|          1|          1|  1048576|       yes|
        +----------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln52_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln52"   --->   Operation 7 'read' 'sext_ln52_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln52_cast = sext i62 %sext_ln52_read"   --->   Operation 8 'sext' 'sext_ln52_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %resultStream, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_12, void @empty_9, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln0 = store i21 0, i21 %i"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc43"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_1 = load i21 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:52]   --->   Operation 13 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.73ns)   --->   "%icmp_ln52 = icmp_eq  i21 %i_1, i21 1048576" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:52]   --->   Operation 14 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.81ns)   --->   "%add_ln52 = add i21 %i_1, i21 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:52]   --->   Operation 15 'add' 'add_ln52' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52, void %for.inc43.split, void %for.end45.exitStub" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:52]   --->   Operation 16 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln52 = store i21 %add_ln52, i21 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:52]   --->   Operation 17 'store' 'store_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.39>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln52_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:52]   --->   Operation 19 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 20 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1048576, i64 1048576, i64 1048576"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.39ns)   --->   "%resultStream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %resultStream" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:53]   --->   Operation 22 'read' 'resultStream_read' <Predicate = (!icmp_ln52)> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 26 'ret' 'ret_ln0' <Predicate = (icmp_ln52)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.65>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:52]   --->   Operation 23 'specloopname' 'specloopname_ln52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (3.65ns)   --->   "%write_ln53 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %resultStream_read, i4 15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:53]   --->   Operation 24 'write' 'write_ln53' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.inc43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:52]   --->   Operation 25 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 1.2ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0 ns)
	'load' operation ('i', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:52) on local variable 'i' [12]  (0 ns)
	'add' operation ('add_ln52', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:52) [18]  (0.815 ns)
	'store' operation ('store_ln52', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:52) of variable 'add_ln52', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:52 on local variable 'i' [24]  (0.387 ns)

 <State 2>: 1.4ns
The critical path consists of the following:
	fifo read operation ('resultStream_read', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:53) on port 'resultStream' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:53) [22]  (1.4 ns)

 <State 3>: 3.65ns
The critical path consists of the following:
	bus write operation ('write_ln53', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:53) on port 'gmem' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:53) [23]  (3.65 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
