
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//b2sum_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004015b0 <.init>:
  4015b0:	stp	x29, x30, [sp, #-16]!
  4015b4:	mov	x29, sp
  4015b8:	bl	401a20 <ferror@plt+0x60>
  4015bc:	ldp	x29, x30, [sp], #16
  4015c0:	ret

Disassembly of section .plt:

00000000004015d0 <mbrtowc@plt-0x20>:
  4015d0:	stp	x16, x30, [sp, #-16]!
  4015d4:	adrp	x16, 422000 <ferror@plt+0x20640>
  4015d8:	ldr	x17, [x16, #4088]
  4015dc:	add	x16, x16, #0xff8
  4015e0:	br	x17
  4015e4:	nop
  4015e8:	nop
  4015ec:	nop

00000000004015f0 <mbrtowc@plt>:
  4015f0:	adrp	x16, 423000 <ferror@plt+0x21640>
  4015f4:	ldr	x17, [x16]
  4015f8:	add	x16, x16, #0x0
  4015fc:	br	x17

0000000000401600 <memcpy@plt>:
  401600:	adrp	x16, 423000 <ferror@plt+0x21640>
  401604:	ldr	x17, [x16, #8]
  401608:	add	x16, x16, #0x8
  40160c:	br	x17

0000000000401610 <ngettext@plt>:
  401610:	adrp	x16, 423000 <ferror@plt+0x21640>
  401614:	ldr	x17, [x16, #16]
  401618:	add	x16, x16, #0x10
  40161c:	br	x17

0000000000401620 <_exit@plt>:
  401620:	adrp	x16, 423000 <ferror@plt+0x21640>
  401624:	ldr	x17, [x16, #24]
  401628:	add	x16, x16, #0x18
  40162c:	br	x17

0000000000401630 <fwrite_unlocked@plt>:
  401630:	adrp	x16, 423000 <ferror@plt+0x21640>
  401634:	ldr	x17, [x16, #32]
  401638:	add	x16, x16, #0x20
  40163c:	br	x17

0000000000401640 <strtoul@plt>:
  401640:	adrp	x16, 423000 <ferror@plt+0x21640>
  401644:	ldr	x17, [x16, #40]
  401648:	add	x16, x16, #0x28
  40164c:	br	x17

0000000000401650 <strlen@plt>:
  401650:	adrp	x16, 423000 <ferror@plt+0x21640>
  401654:	ldr	x17, [x16, #48]
  401658:	add	x16, x16, #0x30
  40165c:	br	x17

0000000000401660 <exit@plt>:
  401660:	adrp	x16, 423000 <ferror@plt+0x21640>
  401664:	ldr	x17, [x16, #56]
  401668:	add	x16, x16, #0x38
  40166c:	br	x17

0000000000401670 <error@plt>:
  401670:	adrp	x16, 423000 <ferror@plt+0x21640>
  401674:	ldr	x17, [x16, #64]
  401678:	add	x16, x16, #0x40
  40167c:	br	x17

0000000000401680 <ferror_unlocked@plt>:
  401680:	adrp	x16, 423000 <ferror@plt+0x21640>
  401684:	ldr	x17, [x16, #72]
  401688:	add	x16, x16, #0x48
  40168c:	br	x17

0000000000401690 <__cxa_atexit@plt>:
  401690:	adrp	x16, 423000 <ferror@plt+0x21640>
  401694:	ldr	x17, [x16, #80]
  401698:	add	x16, x16, #0x50
  40169c:	br	x17

00000000004016a0 <setvbuf@plt>:
  4016a0:	adrp	x16, 423000 <ferror@plt+0x21640>
  4016a4:	ldr	x17, [x16, #88]
  4016a8:	add	x16, x16, #0x58
  4016ac:	br	x17

00000000004016b0 <lseek@plt>:
  4016b0:	adrp	x16, 423000 <ferror@plt+0x21640>
  4016b4:	ldr	x17, [x16, #96]
  4016b8:	add	x16, x16, #0x60
  4016bc:	br	x17

00000000004016c0 <__fpending@plt>:
  4016c0:	adrp	x16, 423000 <ferror@plt+0x21640>
  4016c4:	ldr	x17, [x16, #104]
  4016c8:	add	x16, x16, #0x68
  4016cc:	br	x17

00000000004016d0 <fileno@plt>:
  4016d0:	adrp	x16, 423000 <ferror@plt+0x21640>
  4016d4:	ldr	x17, [x16, #112]
  4016d8:	add	x16, x16, #0x70
  4016dc:	br	x17

00000000004016e0 <putc_unlocked@plt>:
  4016e0:	adrp	x16, 423000 <ferror@plt+0x21640>
  4016e4:	ldr	x17, [x16, #120]
  4016e8:	add	x16, x16, #0x78
  4016ec:	br	x17

00000000004016f0 <fclose@plt>:
  4016f0:	adrp	x16, 423000 <ferror@plt+0x21640>
  4016f4:	ldr	x17, [x16, #128]
  4016f8:	add	x16, x16, #0x80
  4016fc:	br	x17

0000000000401700 <nl_langinfo@plt>:
  401700:	adrp	x16, 423000 <ferror@plt+0x21640>
  401704:	ldr	x17, [x16, #136]
  401708:	add	x16, x16, #0x88
  40170c:	br	x17

0000000000401710 <fopen@plt>:
  401710:	adrp	x16, 423000 <ferror@plt+0x21640>
  401714:	ldr	x17, [x16, #144]
  401718:	add	x16, x16, #0x90
  40171c:	br	x17

0000000000401720 <malloc@plt>:
  401720:	adrp	x16, 423000 <ferror@plt+0x21640>
  401724:	ldr	x17, [x16, #152]
  401728:	add	x16, x16, #0x98
  40172c:	br	x17

0000000000401730 <strncmp@plt>:
  401730:	adrp	x16, 423000 <ferror@plt+0x21640>
  401734:	ldr	x17, [x16, #160]
  401738:	add	x16, x16, #0xa0
  40173c:	br	x17

0000000000401740 <bindtextdomain@plt>:
  401740:	adrp	x16, 423000 <ferror@plt+0x21640>
  401744:	ldr	x17, [x16, #168]
  401748:	add	x16, x16, #0xa8
  40174c:	br	x17

0000000000401750 <__libc_start_main@plt>:
  401750:	adrp	x16, 423000 <ferror@plt+0x21640>
  401754:	ldr	x17, [x16, #176]
  401758:	add	x16, x16, #0xb0
  40175c:	br	x17

0000000000401760 <memset@plt>:
  401760:	adrp	x16, 423000 <ferror@plt+0x21640>
  401764:	ldr	x17, [x16, #184]
  401768:	add	x16, x16, #0xb8
  40176c:	br	x17

0000000000401770 <fdopen@plt>:
  401770:	adrp	x16, 423000 <ferror@plt+0x21640>
  401774:	ldr	x17, [x16, #192]
  401778:	add	x16, x16, #0xc0
  40177c:	br	x17

0000000000401780 <putchar_unlocked@plt>:
  401780:	adrp	x16, 423000 <ferror@plt+0x21640>
  401784:	ldr	x17, [x16, #200]
  401788:	add	x16, x16, #0xc8
  40178c:	br	x17

0000000000401790 <calloc@plt>:
  401790:	adrp	x16, 423000 <ferror@plt+0x21640>
  401794:	ldr	x17, [x16, #208]
  401798:	add	x16, x16, #0xd0
  40179c:	br	x17

00000000004017a0 <realloc@plt>:
  4017a0:	adrp	x16, 423000 <ferror@plt+0x21640>
  4017a4:	ldr	x17, [x16, #216]
  4017a8:	add	x16, x16, #0xd8
  4017ac:	br	x17

00000000004017b0 <close@plt>:
  4017b0:	adrp	x16, 423000 <ferror@plt+0x21640>
  4017b4:	ldr	x17, [x16, #224]
  4017b8:	add	x16, x16, #0xe0
  4017bc:	br	x17

00000000004017c0 <strrchr@plt>:
  4017c0:	adrp	x16, 423000 <ferror@plt+0x21640>
  4017c4:	ldr	x17, [x16, #232]
  4017c8:	add	x16, x16, #0xe8
  4017cc:	br	x17

00000000004017d0 <__gmon_start__@plt>:
  4017d0:	adrp	x16, 423000 <ferror@plt+0x21640>
  4017d4:	ldr	x17, [x16, #240]
  4017d8:	add	x16, x16, #0xf0
  4017dc:	br	x17

00000000004017e0 <strtoumax@plt>:
  4017e0:	adrp	x16, 423000 <ferror@plt+0x21640>
  4017e4:	ldr	x17, [x16, #248]
  4017e8:	add	x16, x16, #0xf8
  4017ec:	br	x17

00000000004017f0 <abort@plt>:
  4017f0:	adrp	x16, 423000 <ferror@plt+0x21640>
  4017f4:	ldr	x17, [x16, #256]
  4017f8:	add	x16, x16, #0x100
  4017fc:	br	x17

0000000000401800 <posix_fadvise@plt>:
  401800:	adrp	x16, 423000 <ferror@plt+0x21640>
  401804:	ldr	x17, [x16, #264]
  401808:	add	x16, x16, #0x108
  40180c:	br	x17

0000000000401810 <mbsinit@plt>:
  401810:	adrp	x16, 423000 <ferror@plt+0x21640>
  401814:	ldr	x17, [x16, #272]
  401818:	add	x16, x16, #0x110
  40181c:	br	x17

0000000000401820 <feof@plt>:
  401820:	adrp	x16, 423000 <ferror@plt+0x21640>
  401824:	ldr	x17, [x16, #280]
  401828:	add	x16, x16, #0x118
  40182c:	br	x17

0000000000401830 <memcmp@plt>:
  401830:	adrp	x16, 423000 <ferror@plt+0x21640>
  401834:	ldr	x17, [x16, #288]
  401838:	add	x16, x16, #0x120
  40183c:	br	x17

0000000000401840 <textdomain@plt>:
  401840:	adrp	x16, 423000 <ferror@plt+0x21640>
  401844:	ldr	x17, [x16, #296]
  401848:	add	x16, x16, #0x128
  40184c:	br	x17

0000000000401850 <getopt_long@plt>:
  401850:	adrp	x16, 423000 <ferror@plt+0x21640>
  401854:	ldr	x17, [x16, #304]
  401858:	add	x16, x16, #0x130
  40185c:	br	x17

0000000000401860 <strcmp@plt>:
  401860:	adrp	x16, 423000 <ferror@plt+0x21640>
  401864:	ldr	x17, [x16, #312]
  401868:	add	x16, x16, #0x138
  40186c:	br	x17

0000000000401870 <__ctype_b_loc@plt>:
  401870:	adrp	x16, 423000 <ferror@plt+0x21640>
  401874:	ldr	x17, [x16, #320]
  401878:	add	x16, x16, #0x140
  40187c:	br	x17

0000000000401880 <fseeko@plt>:
  401880:	adrp	x16, 423000 <ferror@plt+0x21640>
  401884:	ldr	x17, [x16, #328]
  401888:	add	x16, x16, #0x148
  40188c:	br	x17

0000000000401890 <fread@plt>:
  401890:	adrp	x16, 423000 <ferror@plt+0x21640>
  401894:	ldr	x17, [x16, #336]
  401898:	add	x16, x16, #0x150
  40189c:	br	x17

00000000004018a0 <getline@plt>:
  4018a0:	adrp	x16, 423000 <ferror@plt+0x21640>
  4018a4:	ldr	x17, [x16, #344]
  4018a8:	add	x16, x16, #0x158
  4018ac:	br	x17

00000000004018b0 <free@plt>:
  4018b0:	adrp	x16, 423000 <ferror@plt+0x21640>
  4018b4:	ldr	x17, [x16, #352]
  4018b8:	add	x16, x16, #0x160
  4018bc:	br	x17

00000000004018c0 <__ctype_get_mb_cur_max@plt>:
  4018c0:	adrp	x16, 423000 <ferror@plt+0x21640>
  4018c4:	ldr	x17, [x16, #360]
  4018c8:	add	x16, x16, #0x168
  4018cc:	br	x17

00000000004018d0 <strchr@plt>:
  4018d0:	adrp	x16, 423000 <ferror@plt+0x21640>
  4018d4:	ldr	x17, [x16, #368]
  4018d8:	add	x16, x16, #0x170
  4018dc:	br	x17

00000000004018e0 <feof_unlocked@plt>:
  4018e0:	adrp	x16, 423000 <ferror@plt+0x21640>
  4018e4:	ldr	x17, [x16, #376]
  4018e8:	add	x16, x16, #0x178
  4018ec:	br	x17

00000000004018f0 <fwrite@plt>:
  4018f0:	adrp	x16, 423000 <ferror@plt+0x21640>
  4018f4:	ldr	x17, [x16, #384]
  4018f8:	add	x16, x16, #0x180
  4018fc:	br	x17

0000000000401900 <fcntl@plt>:
  401900:	adrp	x16, 423000 <ferror@plt+0x21640>
  401904:	ldr	x17, [x16, #392]
  401908:	add	x16, x16, #0x188
  40190c:	br	x17

0000000000401910 <fflush@plt>:
  401910:	adrp	x16, 423000 <ferror@plt+0x21640>
  401914:	ldr	x17, [x16, #400]
  401918:	add	x16, x16, #0x190
  40191c:	br	x17

0000000000401920 <fputs_unlocked@plt>:
  401920:	adrp	x16, 423000 <ferror@plt+0x21640>
  401924:	ldr	x17, [x16, #408]
  401928:	add	x16, x16, #0x198
  40192c:	br	x17

0000000000401930 <__freading@plt>:
  401930:	adrp	x16, 423000 <ferror@plt+0x21640>
  401934:	ldr	x17, [x16, #416]
  401938:	add	x16, x16, #0x1a0
  40193c:	br	x17

0000000000401940 <iswprint@plt>:
  401940:	adrp	x16, 423000 <ferror@plt+0x21640>
  401944:	ldr	x17, [x16, #424]
  401948:	add	x16, x16, #0x1a8
  40194c:	br	x17

0000000000401950 <printf@plt>:
  401950:	adrp	x16, 423000 <ferror@plt+0x21640>
  401954:	ldr	x17, [x16, #432]
  401958:	add	x16, x16, #0x1b0
  40195c:	br	x17

0000000000401960 <__assert_fail@plt>:
  401960:	adrp	x16, 423000 <ferror@plt+0x21640>
  401964:	ldr	x17, [x16, #440]
  401968:	add	x16, x16, #0x1b8
  40196c:	br	x17

0000000000401970 <__errno_location@plt>:
  401970:	adrp	x16, 423000 <ferror@plt+0x21640>
  401974:	ldr	x17, [x16, #448]
  401978:	add	x16, x16, #0x1c0
  40197c:	br	x17

0000000000401980 <tolower@plt>:
  401980:	adrp	x16, 423000 <ferror@plt+0x21640>
  401984:	ldr	x17, [x16, #456]
  401988:	add	x16, x16, #0x1c8
  40198c:	br	x17

0000000000401990 <gettext@plt>:
  401990:	adrp	x16, 423000 <ferror@plt+0x21640>
  401994:	ldr	x17, [x16, #464]
  401998:	add	x16, x16, #0x1d0
  40199c:	br	x17

00000000004019a0 <fprintf@plt>:
  4019a0:	adrp	x16, 423000 <ferror@plt+0x21640>
  4019a4:	ldr	x17, [x16, #472]
  4019a8:	add	x16, x16, #0x1d8
  4019ac:	br	x17

00000000004019b0 <setlocale@plt>:
  4019b0:	adrp	x16, 423000 <ferror@plt+0x21640>
  4019b4:	ldr	x17, [x16, #480]
  4019b8:	add	x16, x16, #0x1e0
  4019bc:	br	x17

00000000004019c0 <ferror@plt>:
  4019c0:	adrp	x16, 423000 <ferror@plt+0x21640>
  4019c4:	ldr	x17, [x16, #488]
  4019c8:	add	x16, x16, #0x1e8
  4019cc:	br	x17

Disassembly of section .text:

00000000004019d0 <.text>:
  4019d0:	mov	x29, #0x0                   	// #0
  4019d4:	mov	x30, #0x0                   	// #0
  4019d8:	mov	x5, x0
  4019dc:	ldr	x1, [sp]
  4019e0:	add	x2, sp, #0x8
  4019e4:	mov	x6, sp
  4019e8:	movz	x0, #0x0, lsl #48
  4019ec:	movk	x0, #0x0, lsl #32
  4019f0:	movk	x0, #0x40, lsl #16
  4019f4:	movk	x0, #0x35a0
  4019f8:	movz	x3, #0x0, lsl #48
  4019fc:	movk	x3, #0x0, lsl #32
  401a00:	movk	x3, #0x40, lsl #16
  401a04:	movk	x3, #0xeef8
  401a08:	movz	x4, #0x0, lsl #48
  401a0c:	movk	x4, #0x0, lsl #32
  401a10:	movk	x4, #0x40, lsl #16
  401a14:	movk	x4, #0xef78
  401a18:	bl	401750 <__libc_start_main@plt>
  401a1c:	bl	4017f0 <abort@plt>
  401a20:	adrp	x0, 422000 <ferror@plt+0x20640>
  401a24:	ldr	x0, [x0, #4064]
  401a28:	cbz	x0, 401a30 <ferror@plt+0x70>
  401a2c:	b	4017d0 <__gmon_start__@plt>
  401a30:	ret
  401a34:	stp	x29, x30, [sp, #-32]!
  401a38:	mov	x29, sp
  401a3c:	adrp	x0, 423000 <ferror@plt+0x21640>
  401a40:	add	x0, x0, #0x290
  401a44:	str	x0, [sp, #24]
  401a48:	ldr	x0, [sp, #24]
  401a4c:	str	x0, [sp, #24]
  401a50:	ldr	x1, [sp, #24]
  401a54:	adrp	x0, 423000 <ferror@plt+0x21640>
  401a58:	add	x0, x0, #0x290
  401a5c:	cmp	x1, x0
  401a60:	b.eq	401a9c <ferror@plt+0xdc>  // b.none
  401a64:	adrp	x0, 40e000 <ferror@plt+0xc640>
  401a68:	add	x0, x0, #0xfa8
  401a6c:	ldr	x0, [x0]
  401a70:	str	x0, [sp, #16]
  401a74:	ldr	x0, [sp, #16]
  401a78:	str	x0, [sp, #16]
  401a7c:	ldr	x0, [sp, #16]
  401a80:	cmp	x0, #0x0
  401a84:	b.eq	401aa0 <ferror@plt+0xe0>  // b.none
  401a88:	ldr	x1, [sp, #16]
  401a8c:	adrp	x0, 423000 <ferror@plt+0x21640>
  401a90:	add	x0, x0, #0x290
  401a94:	blr	x1
  401a98:	b	401aa0 <ferror@plt+0xe0>
  401a9c:	nop
  401aa0:	ldp	x29, x30, [sp], #32
  401aa4:	ret
  401aa8:	stp	x29, x30, [sp, #-48]!
  401aac:	mov	x29, sp
  401ab0:	adrp	x0, 423000 <ferror@plt+0x21640>
  401ab4:	add	x0, x0, #0x290
  401ab8:	str	x0, [sp, #40]
  401abc:	ldr	x0, [sp, #40]
  401ac0:	str	x0, [sp, #40]
  401ac4:	ldr	x1, [sp, #40]
  401ac8:	adrp	x0, 423000 <ferror@plt+0x21640>
  401acc:	add	x0, x0, #0x290
  401ad0:	sub	x0, x1, x0
  401ad4:	asr	x0, x0, #3
  401ad8:	lsr	x1, x0, #63
  401adc:	add	x0, x1, x0
  401ae0:	asr	x0, x0, #1
  401ae4:	str	x0, [sp, #32]
  401ae8:	ldr	x0, [sp, #32]
  401aec:	cmp	x0, #0x0
  401af0:	b.eq	401b30 <ferror@plt+0x170>  // b.none
  401af4:	adrp	x0, 40e000 <ferror@plt+0xc640>
  401af8:	add	x0, x0, #0xfb0
  401afc:	ldr	x0, [x0]
  401b00:	str	x0, [sp, #24]
  401b04:	ldr	x0, [sp, #24]
  401b08:	str	x0, [sp, #24]
  401b0c:	ldr	x0, [sp, #24]
  401b10:	cmp	x0, #0x0
  401b14:	b.eq	401b34 <ferror@plt+0x174>  // b.none
  401b18:	ldr	x2, [sp, #24]
  401b1c:	ldr	x1, [sp, #32]
  401b20:	adrp	x0, 423000 <ferror@plt+0x21640>
  401b24:	add	x0, x0, #0x290
  401b28:	blr	x2
  401b2c:	b	401b34 <ferror@plt+0x174>
  401b30:	nop
  401b34:	ldp	x29, x30, [sp], #48
  401b38:	ret
  401b3c:	stp	x29, x30, [sp, #-16]!
  401b40:	mov	x29, sp
  401b44:	adrp	x0, 423000 <ferror@plt+0x21640>
  401b48:	add	x0, x0, #0x2c8
  401b4c:	ldrb	w0, [x0]
  401b50:	and	x0, x0, #0xff
  401b54:	cmp	x0, #0x0
  401b58:	b.ne	401b74 <ferror@plt+0x1b4>  // b.any
  401b5c:	bl	401a34 <ferror@plt+0x74>
  401b60:	adrp	x0, 423000 <ferror@plt+0x21640>
  401b64:	add	x0, x0, #0x2c8
  401b68:	mov	w1, #0x1                   	// #1
  401b6c:	strb	w1, [x0]
  401b70:	b	401b78 <ferror@plt+0x1b8>
  401b74:	nop
  401b78:	ldp	x29, x30, [sp], #16
  401b7c:	ret
  401b80:	stp	x29, x30, [sp, #-16]!
  401b84:	mov	x29, sp
  401b88:	bl	401aa8 <ferror@plt+0xe8>
  401b8c:	nop
  401b90:	ldp	x29, x30, [sp], #16
  401b94:	ret
  401b98:	sub	sp, sp, #0x10
  401b9c:	str	x0, [sp, #8]
  401ba0:	ldr	x0, [sp, #8]
  401ba4:	add	sp, sp, #0x10
  401ba8:	ret
  401bac:	sub	sp, sp, #0x20
  401bb0:	str	x0, [sp, #8]
  401bb4:	str	x1, [sp]
  401bb8:	ldr	x0, [sp, #8]
  401bbc:	str	x0, [sp, #24]
  401bc0:	ldr	x0, [sp]
  401bc4:	sub	x0, x0, #0x1
  401bc8:	ldr	x1, [sp, #24]
  401bcc:	add	x0, x1, x0
  401bd0:	str	x0, [sp, #16]
  401bd4:	ldr	x0, [sp, #16]
  401bd8:	ldr	x1, [sp]
  401bdc:	udiv	x2, x0, x1
  401be0:	ldr	x1, [sp]
  401be4:	mul	x1, x2, x1
  401be8:	sub	x0, x0, x1
  401bec:	neg	x0, x0
  401bf0:	ldr	x1, [sp, #16]
  401bf4:	add	x0, x1, x0
  401bf8:	add	sp, sp, #0x20
  401bfc:	ret
  401c00:	stp	x29, x30, [sp, #-16]!
  401c04:	mov	x29, sp
  401c08:	adrp	x0, 40f000 <ferror@plt+0xd640>
  401c0c:	add	x0, x0, #0x48
  401c10:	bl	401990 <gettext@plt>
  401c14:	mov	x2, x0
  401c18:	adrp	x0, 423000 <ferror@plt+0x21640>
  401c1c:	add	x0, x0, #0x2b0
  401c20:	ldr	x0, [x0]
  401c24:	mov	x1, x0
  401c28:	mov	x0, x2
  401c2c:	bl	401920 <fputs_unlocked@plt>
  401c30:	nop
  401c34:	ldp	x29, x30, [sp], #16
  401c38:	ret
  401c3c:	stp	x29, x30, [sp, #-176]!
  401c40:	mov	x29, sp
  401c44:	str	x0, [sp, #24]
  401c48:	adrp	x0, 40f000 <ferror@plt+0xd640>
  401c4c:	add	x1, x0, #0x190
  401c50:	add	x0, sp, #0x28
  401c54:	ldp	x2, x3, [x1]
  401c58:	stp	x2, x3, [x0]
  401c5c:	ldp	x2, x3, [x1, #16]
  401c60:	stp	x2, x3, [x0, #16]
  401c64:	ldp	x2, x3, [x1, #32]
  401c68:	stp	x2, x3, [x0, #32]
  401c6c:	ldp	x2, x3, [x1, #48]
  401c70:	stp	x2, x3, [x0, #48]
  401c74:	ldp	x2, x3, [x1, #64]
  401c78:	stp	x2, x3, [x0, #64]
  401c7c:	ldp	x2, x3, [x1, #80]
  401c80:	stp	x2, x3, [x0, #80]
  401c84:	ldp	x2, x3, [x1, #96]
  401c88:	stp	x2, x3, [x0, #96]
  401c8c:	ldr	x0, [sp, #24]
  401c90:	str	x0, [sp, #168]
  401c94:	add	x0, sp, #0x28
  401c98:	str	x0, [sp, #160]
  401c9c:	b	401cac <ferror@plt+0x2ec>
  401ca0:	ldr	x0, [sp, #160]
  401ca4:	add	x0, x0, #0x10
  401ca8:	str	x0, [sp, #160]
  401cac:	ldr	x0, [sp, #160]
  401cb0:	ldr	x0, [x0]
  401cb4:	cmp	x0, #0x0
  401cb8:	b.eq	401cd8 <ferror@plt+0x318>  // b.none
  401cbc:	ldr	x0, [sp, #160]
  401cc0:	ldr	x0, [x0]
  401cc4:	mov	x1, x0
  401cc8:	ldr	x0, [sp, #24]
  401ccc:	bl	401860 <strcmp@plt>
  401cd0:	cmp	w0, #0x0
  401cd4:	b.ne	401ca0 <ferror@plt+0x2e0>  // b.any
  401cd8:	ldr	x0, [sp, #160]
  401cdc:	ldr	x0, [x0, #8]
  401ce0:	cmp	x0, #0x0
  401ce4:	b.eq	401cf4 <ferror@plt+0x334>  // b.none
  401ce8:	ldr	x0, [sp, #160]
  401cec:	ldr	x0, [x0, #8]
  401cf0:	str	x0, [sp, #168]
  401cf4:	adrp	x0, 40f000 <ferror@plt+0xd640>
  401cf8:	add	x0, x0, #0x80
  401cfc:	bl	401990 <gettext@plt>
  401d00:	mov	x3, x0
  401d04:	adrp	x0, 40f000 <ferror@plt+0xd640>
  401d08:	add	x2, x0, #0x98
  401d0c:	adrp	x0, 40f000 <ferror@plt+0xd640>
  401d10:	add	x1, x0, #0xc0
  401d14:	mov	x0, x3
  401d18:	bl	401950 <printf@plt>
  401d1c:	mov	x1, #0x0                   	// #0
  401d20:	mov	w0, #0x5                   	// #5
  401d24:	bl	4019b0 <setlocale@plt>
  401d28:	str	x0, [sp, #152]
  401d2c:	ldr	x0, [sp, #152]
  401d30:	cmp	x0, #0x0
  401d34:	b.eq	401d7c <ferror@plt+0x3bc>  // b.none
  401d38:	mov	x2, #0x3                   	// #3
  401d3c:	adrp	x0, 40f000 <ferror@plt+0xd640>
  401d40:	add	x1, x0, #0xd0
  401d44:	ldr	x0, [sp, #152]
  401d48:	bl	401730 <strncmp@plt>
  401d4c:	cmp	w0, #0x0
  401d50:	b.eq	401d7c <ferror@plt+0x3bc>  // b.none
  401d54:	adrp	x0, 40f000 <ferror@plt+0xd640>
  401d58:	add	x0, x0, #0xd8
  401d5c:	bl	401990 <gettext@plt>
  401d60:	mov	x2, x0
  401d64:	adrp	x0, 423000 <ferror@plt+0x21640>
  401d68:	add	x0, x0, #0x2b0
  401d6c:	ldr	x0, [x0]
  401d70:	mov	x1, x0
  401d74:	mov	x0, x2
  401d78:	bl	401920 <fputs_unlocked@plt>
  401d7c:	adrp	x0, 40f000 <ferror@plt+0xd640>
  401d80:	add	x0, x0, #0x120
  401d84:	bl	401990 <gettext@plt>
  401d88:	mov	x3, x0
  401d8c:	ldr	x2, [sp, #24]
  401d90:	adrp	x0, 40f000 <ferror@plt+0xd640>
  401d94:	add	x1, x0, #0x98
  401d98:	mov	x0, x3
  401d9c:	bl	401950 <printf@plt>
  401da0:	adrp	x0, 40f000 <ferror@plt+0xd640>
  401da4:	add	x0, x0, #0x140
  401da8:	bl	401990 <gettext@plt>
  401dac:	mov	x3, x0
  401db0:	ldr	x1, [sp, #168]
  401db4:	ldr	x0, [sp, #24]
  401db8:	cmp	x1, x0
  401dbc:	b.ne	401dcc <ferror@plt+0x40c>  // b.any
  401dc0:	adrp	x0, 40f000 <ferror@plt+0xd640>
  401dc4:	add	x0, x0, #0x178
  401dc8:	b	401dd4 <ferror@plt+0x414>
  401dcc:	adrp	x0, 40f000 <ferror@plt+0xd640>
  401dd0:	add	x0, x0, #0x188
  401dd4:	mov	x2, x0
  401dd8:	ldr	x1, [sp, #168]
  401ddc:	mov	x0, x3
  401de0:	bl	401950 <printf@plt>
  401de4:	nop
  401de8:	ldp	x29, x30, [sp], #176
  401dec:	ret
  401df0:	sub	sp, sp, #0x10
  401df4:	str	x0, [sp, #8]
  401df8:	ldr	x0, [sp, #8]
  401dfc:	add	sp, sp, #0x10
  401e00:	ret
  401e04:	stp	x29, x30, [sp, #-48]!
  401e08:	mov	x29, sp
  401e0c:	str	x19, [sp, #16]
  401e10:	str	w0, [sp, #44]
  401e14:	ldr	w0, [sp, #44]
  401e18:	cmp	w0, #0x0
  401e1c:	b.eq	401e58 <ferror@plt+0x498>  // b.none
  401e20:	adrp	x0, 423000 <ferror@plt+0x21640>
  401e24:	add	x0, x0, #0x298
  401e28:	ldr	x19, [x0]
  401e2c:	adrp	x0, 40f000 <ferror@plt+0xd640>
  401e30:	add	x0, x0, #0x460
  401e34:	bl	401990 <gettext@plt>
  401e38:	mov	x1, x0
  401e3c:	adrp	x0, 423000 <ferror@plt+0x21640>
  401e40:	add	x0, x0, #0x310
  401e44:	ldr	x0, [x0]
  401e48:	mov	x2, x0
  401e4c:	mov	x0, x19
  401e50:	bl	4019a0 <fprintf@plt>
  401e54:	b	402018 <ferror@plt+0x658>
  401e58:	adrp	x0, 40f000 <ferror@plt+0xd640>
  401e5c:	add	x0, x0, #0x488
  401e60:	bl	401990 <gettext@plt>
  401e64:	mov	x4, x0
  401e68:	adrp	x0, 423000 <ferror@plt+0x21640>
  401e6c:	add	x0, x0, #0x310
  401e70:	ldr	x1, [x0]
  401e74:	mov	w3, #0x200                 	// #512
  401e78:	adrp	x0, 40f000 <ferror@plt+0xd640>
  401e7c:	add	x2, x0, #0x4d0
  401e80:	mov	x0, x4
  401e84:	bl	401950 <printf@plt>
  401e88:	bl	401c00 <ferror@plt+0x240>
  401e8c:	adrp	x0, 40f000 <ferror@plt+0xd640>
  401e90:	add	x0, x0, #0x4d8
  401e94:	bl	401990 <gettext@plt>
  401e98:	mov	x2, x0
  401e9c:	adrp	x0, 423000 <ferror@plt+0x21640>
  401ea0:	add	x0, x0, #0x2b0
  401ea4:	ldr	x0, [x0]
  401ea8:	mov	x1, x0
  401eac:	mov	x0, x2
  401eb0:	bl	401920 <fputs_unlocked@plt>
  401eb4:	adrp	x0, 40f000 <ferror@plt+0xd640>
  401eb8:	add	x0, x0, #0x508
  401ebc:	bl	401990 <gettext@plt>
  401ec0:	mov	x2, x0
  401ec4:	adrp	x0, 40f000 <ferror@plt+0xd640>
  401ec8:	add	x1, x0, #0x4d0
  401ecc:	mov	x0, x2
  401ed0:	bl	401950 <printf@plt>
  401ed4:	adrp	x0, 40f000 <ferror@plt+0xd640>
  401ed8:	add	x0, x0, #0x550
  401edc:	bl	401990 <gettext@plt>
  401ee0:	mov	x2, x0
  401ee4:	adrp	x0, 423000 <ferror@plt+0x21640>
  401ee8:	add	x0, x0, #0x2b0
  401eec:	ldr	x0, [x0]
  401ef0:	mov	x1, x0
  401ef4:	mov	x0, x2
  401ef8:	bl	401920 <fputs_unlocked@plt>
  401efc:	adrp	x0, 40f000 <ferror@plt+0xd640>
  401f00:	add	x0, x0, #0x5e8
  401f04:	bl	401990 <gettext@plt>
  401f08:	mov	x2, x0
  401f0c:	adrp	x0, 423000 <ferror@plt+0x21640>
  401f10:	add	x0, x0, #0x2b0
  401f14:	ldr	x0, [x0]
  401f18:	mov	x1, x0
  401f1c:	mov	x0, x2
  401f20:	bl	401920 <fputs_unlocked@plt>
  401f24:	adrp	x0, 40f000 <ferror@plt+0xd640>
  401f28:	add	x0, x0, #0x620
  401f2c:	bl	401990 <gettext@plt>
  401f30:	mov	x2, x0
  401f34:	adrp	x0, 423000 <ferror@plt+0x21640>
  401f38:	add	x0, x0, #0x2b0
  401f3c:	ldr	x0, [x0]
  401f40:	mov	x1, x0
  401f44:	mov	x0, x2
  401f48:	bl	401920 <fputs_unlocked@plt>
  401f4c:	adrp	x0, 40f000 <ferror@plt+0xd640>
  401f50:	add	x0, x0, #0x658
  401f54:	bl	401990 <gettext@plt>
  401f58:	mov	x2, x0
  401f5c:	adrp	x0, 423000 <ferror@plt+0x21640>
  401f60:	add	x0, x0, #0x2b0
  401f64:	ldr	x0, [x0]
  401f68:	mov	x1, x0
  401f6c:	mov	x0, x2
  401f70:	bl	401920 <fputs_unlocked@plt>
  401f74:	adrp	x0, 40f000 <ferror@plt+0xd640>
  401f78:	add	x0, x0, #0x6d8
  401f7c:	bl	401990 <gettext@plt>
  401f80:	mov	x2, x0
  401f84:	adrp	x0, 423000 <ferror@plt+0x21640>
  401f88:	add	x0, x0, #0x2b0
  401f8c:	ldr	x0, [x0]
  401f90:	mov	x1, x0
  401f94:	mov	x0, x2
  401f98:	bl	401920 <fputs_unlocked@plt>
  401f9c:	adrp	x0, 40f000 <ferror@plt+0xd640>
  401fa0:	add	x0, x0, #0x890
  401fa4:	bl	401990 <gettext@plt>
  401fa8:	mov	x2, x0
  401fac:	adrp	x0, 423000 <ferror@plt+0x21640>
  401fb0:	add	x0, x0, #0x2b0
  401fb4:	ldr	x0, [x0]
  401fb8:	mov	x1, x0
  401fbc:	mov	x0, x2
  401fc0:	bl	401920 <fputs_unlocked@plt>
  401fc4:	adrp	x0, 40f000 <ferror@plt+0xd640>
  401fc8:	add	x0, x0, #0x8c0
  401fcc:	bl	401990 <gettext@plt>
  401fd0:	mov	x2, x0
  401fd4:	adrp	x0, 423000 <ferror@plt+0x21640>
  401fd8:	add	x0, x0, #0x2b0
  401fdc:	ldr	x0, [x0]
  401fe0:	mov	x1, x0
  401fe4:	mov	x0, x2
  401fe8:	bl	401920 <fputs_unlocked@plt>
  401fec:	adrp	x0, 40f000 <ferror@plt+0xd640>
  401ff0:	add	x0, x0, #0x8f8
  401ff4:	bl	401990 <gettext@plt>
  401ff8:	mov	x2, x0
  401ffc:	adrp	x0, 40f000 <ferror@plt+0xd640>
  402000:	add	x1, x0, #0xa28
  402004:	mov	x0, x2
  402008:	bl	401950 <printf@plt>
  40200c:	adrp	x0, 40f000 <ferror@plt+0xd640>
  402010:	add	x0, x0, #0xa38
  402014:	bl	401c3c <ferror@plt+0x27c>
  402018:	ldr	w0, [sp, #44]
  40201c:	bl	401660 <exit@plt>
  402020:	sub	sp, sp, #0x20
  402024:	str	x0, [sp, #8]
  402028:	str	x1, [sp]
  40202c:	ldr	x0, [sp, #8]
  402030:	str	x0, [sp, #24]
  402034:	str	xzr, [sp, #16]
  402038:	b	402118 <ferror@plt+0x758>
  40203c:	ldr	x1, [sp, #8]
  402040:	ldr	x0, [sp, #16]
  402044:	add	x0, x1, x0
  402048:	ldrb	w0, [x0]
  40204c:	cmp	w0, #0x0
  402050:	b.eq	4020e0 <ferror@plt+0x720>  // b.none
  402054:	cmp	w0, #0x5c
  402058:	b.ne	4020e8 <ferror@plt+0x728>  // b.any
  40205c:	ldr	x0, [sp]
  402060:	sub	x0, x0, #0x1
  402064:	ldr	x1, [sp, #16]
  402068:	cmp	x1, x0
  40206c:	b.ne	402078 <ferror@plt+0x6b8>  // b.any
  402070:	mov	x0, #0x0                   	// #0
  402074:	b	40214c <ferror@plt+0x78c>
  402078:	ldr	x0, [sp, #16]
  40207c:	add	x0, x0, #0x1
  402080:	str	x0, [sp, #16]
  402084:	ldr	x1, [sp, #8]
  402088:	ldr	x0, [sp, #16]
  40208c:	add	x0, x1, x0
  402090:	ldrb	w0, [x0]
  402094:	cmp	w0, #0x5c
  402098:	b.eq	4020bc <ferror@plt+0x6fc>  // b.none
  40209c:	cmp	w0, #0x6e
  4020a0:	b.ne	4020d4 <ferror@plt+0x714>  // b.any
  4020a4:	ldr	x0, [sp, #24]
  4020a8:	add	x1, x0, #0x1
  4020ac:	str	x1, [sp, #24]
  4020b0:	mov	w1, #0xa                   	// #10
  4020b4:	strb	w1, [x0]
  4020b8:	b	4020dc <ferror@plt+0x71c>
  4020bc:	ldr	x0, [sp, #24]
  4020c0:	add	x1, x0, #0x1
  4020c4:	str	x1, [sp, #24]
  4020c8:	mov	w1, #0x5c                  	// #92
  4020cc:	strb	w1, [x0]
  4020d0:	b	4020dc <ferror@plt+0x71c>
  4020d4:	mov	x0, #0x0                   	// #0
  4020d8:	b	40214c <ferror@plt+0x78c>
  4020dc:	b	40210c <ferror@plt+0x74c>
  4020e0:	mov	x0, #0x0                   	// #0
  4020e4:	b	40214c <ferror@plt+0x78c>
  4020e8:	ldr	x1, [sp, #8]
  4020ec:	ldr	x0, [sp, #16]
  4020f0:	add	x1, x1, x0
  4020f4:	ldr	x0, [sp, #24]
  4020f8:	add	x2, x0, #0x1
  4020fc:	str	x2, [sp, #24]
  402100:	ldrb	w1, [x1]
  402104:	strb	w1, [x0]
  402108:	nop
  40210c:	ldr	x0, [sp, #16]
  402110:	add	x0, x0, #0x1
  402114:	str	x0, [sp, #16]
  402118:	ldr	x1, [sp, #16]
  40211c:	ldr	x0, [sp]
  402120:	cmp	x1, x0
  402124:	b.cc	40203c <ferror@plt+0x67c>  // b.lo, b.ul, b.last
  402128:	ldr	x1, [sp, #8]
  40212c:	ldr	x0, [sp]
  402130:	add	x0, x1, x0
  402134:	ldr	x1, [sp, #24]
  402138:	cmp	x1, x0
  40213c:	b.cs	402148 <ferror@plt+0x788>  // b.hs, b.nlast
  402140:	ldr	x0, [sp, #24]
  402144:	strb	wzr, [x0]
  402148:	ldr	x0, [sp, #8]
  40214c:	add	sp, sp, #0x20
  402150:	ret
  402154:	stp	x29, x30, [sp, #-48]!
  402158:	mov	x29, sp
  40215c:	str	x0, [sp, #24]
  402160:	str	wzr, [sp, #44]
  402164:	b	4021b4 <ferror@plt+0x7f4>
  402168:	bl	401870 <__ctype_b_loc@plt>
  40216c:	ldr	x1, [x0]
  402170:	ldr	x0, [sp, #24]
  402174:	ldrb	w0, [x0]
  402178:	and	x0, x0, #0xff
  40217c:	lsl	x0, x0, #1
  402180:	add	x0, x1, x0
  402184:	ldrh	w0, [x0]
  402188:	and	w0, w0, #0x1000
  40218c:	cmp	w0, #0x0
  402190:	b.ne	40219c <ferror@plt+0x7dc>  // b.any
  402194:	mov	w0, #0x0                   	// #0
  402198:	b	4021e0 <ferror@plt+0x820>
  40219c:	ldr	x0, [sp, #24]
  4021a0:	add	x0, x0, #0x1
  4021a4:	str	x0, [sp, #24]
  4021a8:	ldr	w0, [sp, #44]
  4021ac:	add	w0, w0, #0x1
  4021b0:	str	w0, [sp, #44]
  4021b4:	ldr	w1, [sp, #44]
  4021b8:	adrp	x0, 423000 <ferror@plt+0x21640>
  4021bc:	add	x0, x0, #0x2e0
  4021c0:	ldr	x0, [x0]
  4021c4:	cmp	x1, x0
  4021c8:	b.cc	402168 <ferror@plt+0x7a8>  // b.lo, b.ul, b.last
  4021cc:	ldr	x0, [sp, #24]
  4021d0:	ldrb	w0, [x0]
  4021d4:	cmp	w0, #0x0
  4021d8:	cset	w0, eq  // eq = none
  4021dc:	and	w0, w0, #0xff
  4021e0:	ldp	x29, x30, [sp], #48
  4021e4:	ret
  4021e8:	stp	x29, x30, [sp, #-80]!
  4021ec:	mov	x29, sp
  4021f0:	str	x0, [sp, #56]
  4021f4:	str	x1, [sp, #48]
  4021f8:	str	x2, [sp, #40]
  4021fc:	str	x3, [sp, #32]
  402200:	strb	w4, [sp, #31]
  402204:	ldr	x0, [sp, #48]
  402208:	cmp	x0, #0x0
  40220c:	b.ne	402218 <ferror@plt+0x858>  // b.any
  402210:	mov	w0, #0x0                   	// #0
  402214:	b	402394 <ferror@plt+0x9d4>
  402218:	ldr	x0, [sp, #48]
  40221c:	sub	x0, x0, #0x1
  402220:	str	x0, [sp, #72]
  402224:	b	402234 <ferror@plt+0x874>
  402228:	ldr	x0, [sp, #72]
  40222c:	sub	x0, x0, #0x1
  402230:	str	x0, [sp, #72]
  402234:	ldr	x0, [sp, #72]
  402238:	cmp	x0, #0x0
  40223c:	b.eq	402258 <ferror@plt+0x898>  // b.none
  402240:	ldr	x1, [sp, #56]
  402244:	ldr	x0, [sp, #72]
  402248:	add	x0, x1, x0
  40224c:	ldrb	w0, [x0]
  402250:	cmp	w0, #0x29
  402254:	b.ne	402228 <ferror@plt+0x868>  // b.any
  402258:	ldr	x1, [sp, #56]
  40225c:	ldr	x0, [sp, #72]
  402260:	add	x0, x1, x0
  402264:	ldrb	w0, [x0]
  402268:	cmp	w0, #0x29
  40226c:	b.eq	402278 <ferror@plt+0x8b8>  // b.none
  402270:	mov	w0, #0x0                   	// #0
  402274:	b	402394 <ferror@plt+0x9d4>
  402278:	ldr	x0, [sp, #32]
  40227c:	ldr	x1, [sp, #56]
  402280:	str	x1, [x0]
  402284:	ldrb	w0, [sp, #31]
  402288:	cmp	w0, #0x0
  40228c:	b.eq	4022ac <ferror@plt+0x8ec>  // b.none
  402290:	ldr	x1, [sp, #72]
  402294:	ldr	x0, [sp, #56]
  402298:	bl	402020 <ferror@plt+0x660>
  40229c:	cmp	x0, #0x0
  4022a0:	b.ne	4022ac <ferror@plt+0x8ec>  // b.any
  4022a4:	mov	w0, #0x0                   	// #0
  4022a8:	b	402394 <ferror@plt+0x9d4>
  4022ac:	ldr	x0, [sp, #72]
  4022b0:	add	x1, x0, #0x1
  4022b4:	str	x1, [sp, #72]
  4022b8:	ldr	x1, [sp, #56]
  4022bc:	add	x0, x1, x0
  4022c0:	strb	wzr, [x0]
  4022c4:	b	4022d4 <ferror@plt+0x914>
  4022c8:	ldr	x0, [sp, #72]
  4022cc:	add	x0, x0, #0x1
  4022d0:	str	x0, [sp, #72]
  4022d4:	ldr	x1, [sp, #56]
  4022d8:	ldr	x0, [sp, #72]
  4022dc:	add	x0, x1, x0
  4022e0:	ldrb	w0, [x0]
  4022e4:	cmp	w0, #0x20
  4022e8:	b.eq	4022c8 <ferror@plt+0x908>  // b.none
  4022ec:	ldr	x1, [sp, #56]
  4022f0:	ldr	x0, [sp, #72]
  4022f4:	add	x0, x1, x0
  4022f8:	ldrb	w0, [x0]
  4022fc:	cmp	w0, #0x9
  402300:	b.eq	4022c8 <ferror@plt+0x908>  // b.none
  402304:	ldr	x1, [sp, #56]
  402308:	ldr	x0, [sp, #72]
  40230c:	add	x0, x1, x0
  402310:	ldrb	w0, [x0]
  402314:	cmp	w0, #0x3d
  402318:	b.eq	402324 <ferror@plt+0x964>  // b.none
  40231c:	mov	w0, #0x0                   	// #0
  402320:	b	402394 <ferror@plt+0x9d4>
  402324:	ldr	x0, [sp, #72]
  402328:	add	x0, x0, #0x1
  40232c:	str	x0, [sp, #72]
  402330:	b	402340 <ferror@plt+0x980>
  402334:	ldr	x0, [sp, #72]
  402338:	add	x0, x0, #0x1
  40233c:	str	x0, [sp, #72]
  402340:	ldr	x1, [sp, #56]
  402344:	ldr	x0, [sp, #72]
  402348:	add	x0, x1, x0
  40234c:	ldrb	w0, [x0]
  402350:	cmp	w0, #0x20
  402354:	b.eq	402334 <ferror@plt+0x974>  // b.none
  402358:	ldr	x1, [sp, #56]
  40235c:	ldr	x0, [sp, #72]
  402360:	add	x0, x1, x0
  402364:	ldrb	w0, [x0]
  402368:	cmp	w0, #0x9
  40236c:	b.eq	402334 <ferror@plt+0x974>  // b.none
  402370:	ldr	x1, [sp, #56]
  402374:	ldr	x0, [sp, #72]
  402378:	add	x1, x1, x0
  40237c:	ldr	x0, [sp, #40]
  402380:	str	x1, [x0]
  402384:	ldr	x0, [sp, #40]
  402388:	ldr	x0, [x0]
  40238c:	bl	402154 <ferror@plt+0x794>
  402390:	and	w0, w0, #0xff
  402394:	ldp	x29, x30, [sp], #80
  402398:	ret
  40239c:	stp	x29, x30, [sp, #-128]!
  4023a0:	mov	x29, sp
  4023a4:	str	x0, [sp, #56]
  4023a8:	str	x1, [sp, #48]
  4023ac:	str	x2, [sp, #40]
  4023b0:	str	x3, [sp, #32]
  4023b4:	str	x4, [sp, #24]
  4023b8:	strb	wzr, [sp, #127]
  4023bc:	str	xzr, [sp, #112]
  4023c0:	b	4023d0 <ferror@plt+0xa10>
  4023c4:	ldr	x0, [sp, #112]
  4023c8:	add	x0, x0, #0x1
  4023cc:	str	x0, [sp, #112]
  4023d0:	ldr	x1, [sp, #56]
  4023d4:	ldr	x0, [sp, #112]
  4023d8:	add	x0, x1, x0
  4023dc:	ldrb	w0, [x0]
  4023e0:	cmp	w0, #0x20
  4023e4:	b.eq	4023c4 <ferror@plt+0xa04>  // b.none
  4023e8:	ldr	x1, [sp, #56]
  4023ec:	ldr	x0, [sp, #112]
  4023f0:	add	x0, x1, x0
  4023f4:	ldrb	w0, [x0]
  4023f8:	cmp	w0, #0x9
  4023fc:	b.eq	4023c4 <ferror@plt+0xa04>  // b.none
  402400:	ldr	x1, [sp, #56]
  402404:	ldr	x0, [sp, #112]
  402408:	add	x0, x1, x0
  40240c:	ldrb	w0, [x0]
  402410:	cmp	w0, #0x5c
  402414:	b.ne	40242c <ferror@plt+0xa6c>  // b.any
  402418:	ldr	x0, [sp, #112]
  40241c:	add	x0, x0, #0x1
  402420:	str	x0, [sp, #112]
  402424:	mov	w0, #0x1                   	// #1
  402428:	strb	w0, [sp, #127]
  40242c:	mov	x0, #0x6                   	// #6
  402430:	str	x0, [sp, #96]
  402434:	ldr	x1, [sp, #56]
  402438:	ldr	x0, [sp, #112]
  40243c:	add	x3, x1, x0
  402440:	ldr	x2, [sp, #96]
  402444:	adrp	x0, 40f000 <ferror@plt+0xd640>
  402448:	add	x1, x0, #0x4d0
  40244c:	mov	x0, x3
  402450:	bl	401730 <strncmp@plt>
  402454:	cmp	w0, #0x0
  402458:	b.ne	40276c <ferror@plt+0xdac>  // b.any
  40245c:	ldr	x1, [sp, #112]
  402460:	ldr	x0, [sp, #96]
  402464:	add	x0, x1, x0
  402468:	str	x0, [sp, #112]
  40246c:	ldr	x1, [sp, #112]
  402470:	ldr	x0, [sp, #96]
  402474:	sub	x0, x1, x0
  402478:	ldr	x1, [sp, #56]
  40247c:	add	x0, x1, x0
  402480:	str	x0, [sp, #88]
  402484:	b	402494 <ferror@plt+0xad4>
  402488:	ldr	x0, [sp, #112]
  40248c:	add	x0, x0, #0x1
  402490:	str	x0, [sp, #112]
  402494:	ldr	x1, [sp, #56]
  402498:	ldr	x0, [sp, #112]
  40249c:	add	x0, x1, x0
  4024a0:	ldrb	w0, [x0]
  4024a4:	cmp	w0, #0x0
  4024a8:	b.eq	40250c <ferror@plt+0xb4c>  // b.none
  4024ac:	ldr	x1, [sp, #56]
  4024b0:	ldr	x0, [sp, #112]
  4024b4:	add	x0, x1, x0
  4024b8:	ldrb	w0, [x0]
  4024bc:	cmp	w0, #0x20
  4024c0:	b.eq	40250c <ferror@plt+0xb4c>  // b.none
  4024c4:	ldr	x1, [sp, #56]
  4024c8:	ldr	x0, [sp, #112]
  4024cc:	add	x0, x1, x0
  4024d0:	ldrb	w0, [x0]
  4024d4:	cmp	w0, #0x9
  4024d8:	b.eq	40250c <ferror@plt+0xb4c>  // b.none
  4024dc:	ldr	x1, [sp, #56]
  4024e0:	ldr	x0, [sp, #112]
  4024e4:	add	x0, x1, x0
  4024e8:	ldrb	w0, [x0]
  4024ec:	cmp	w0, #0x2d
  4024f0:	b.eq	40250c <ferror@plt+0xb4c>  // b.none
  4024f4:	ldr	x1, [sp, #56]
  4024f8:	ldr	x0, [sp, #112]
  4024fc:	add	x0, x1, x0
  402500:	ldrb	w0, [x0]
  402504:	cmp	w0, #0x28
  402508:	b.ne	402488 <ferror@plt+0xac8>  // b.any
  40250c:	ldr	x1, [sp, #56]
  402510:	ldr	x0, [sp, #112]
  402514:	add	x0, x1, x0
  402518:	ldrb	w0, [x0]
  40251c:	cmp	w0, #0x2d
  402520:	cset	w0, eq  // eq = none
  402524:	strb	w0, [sp, #87]
  402528:	ldr	x1, [sp, #56]
  40252c:	ldr	x0, [sp, #112]
  402530:	add	x0, x1, x0
  402534:	ldrb	w0, [x0]
  402538:	cmp	w0, #0x28
  40253c:	cset	w0, eq  // eq = none
  402540:	strb	w0, [sp, #86]
  402544:	ldr	x0, [sp, #112]
  402548:	add	x1, x0, #0x1
  40254c:	str	x1, [sp, #112]
  402550:	ldr	x1, [sp, #56]
  402554:	add	x0, x1, x0
  402558:	strb	wzr, [x0]
  40255c:	mov	x3, #0x0                   	// #0
  402560:	mov	x2, #0x0                   	// #0
  402564:	adrp	x0, 40f000 <ferror@plt+0xd640>
  402568:	add	x1, x0, #0x220
  40256c:	ldr	x0, [sp, #88]
  402570:	bl	409cd8 <ferror@plt+0x8318>
  402574:	str	x0, [sp, #72]
  402578:	ldr	x0, [sp, #72]
  40257c:	cmp	x0, #0x0
  402580:	b.ge	40258c <ferror@plt+0xbcc>  // b.tcont
  402584:	mov	w0, #0x0                   	// #0
  402588:	b	402a68 <ferror@plt+0x10a8>
  40258c:	ldr	x0, [sp, #72]
  402590:	mov	w1, w0
  402594:	adrp	x0, 423000 <ferror@plt+0x21640>
  402598:	add	x0, x0, #0x2f0
  40259c:	str	w1, [x0]
  4025a0:	ldrb	w0, [sp, #86]
  4025a4:	cmp	w0, #0x0
  4025a8:	b.eq	4025cc <ferror@plt+0xc0c>  // b.none
  4025ac:	ldr	x0, [sp, #112]
  4025b0:	sub	x0, x0, #0x1
  4025b4:	str	x0, [sp, #112]
  4025b8:	ldr	x1, [sp, #56]
  4025bc:	ldr	x0, [sp, #112]
  4025c0:	add	x0, x1, x0
  4025c4:	mov	w1, #0x28                  	// #40
  4025c8:	strb	w1, [x0]
  4025cc:	ldrb	w0, [sp, #87]
  4025d0:	cmp	w0, #0x0
  4025d4:	b.eq	402694 <ferror@plt+0xcd4>  // b.none
  4025d8:	ldr	x1, [sp, #56]
  4025dc:	ldr	x0, [sp, #112]
  4025e0:	add	x0, x1, x0
  4025e4:	add	x1, sp, #0x40
  4025e8:	mov	x4, #0x0                   	// #0
  4025ec:	mov	x3, x1
  4025f0:	mov	w2, #0x0                   	// #0
  4025f4:	mov	x1, #0x0                   	// #0
  4025f8:	bl	40d664 <ferror@plt+0xbca4>
  4025fc:	cmp	w0, #0x0
  402600:	b.ne	402660 <ferror@plt+0xca0>  // b.any
  402604:	ldr	x0, [sp, #64]
  402608:	cmp	x0, #0x0
  40260c:	b.eq	402660 <ferror@plt+0xca0>  // b.none
  402610:	adrp	x0, 423000 <ferror@plt+0x21640>
  402614:	add	x0, x0, #0x2f0
  402618:	ldr	w1, [x0]
  40261c:	adrp	x0, 423000 <ferror@plt+0x21640>
  402620:	add	x0, x0, #0x210
  402624:	mov	w1, w1
  402628:	ldr	x0, [x0, x1, lsl #3]
  40262c:	lsl	x1, x0, #3
  402630:	ldr	x0, [sp, #64]
  402634:	cmp	x1, x0
  402638:	b.cc	402660 <ferror@plt+0xca0>  // b.lo, b.ul, b.last
  40263c:	ldr	x0, [sp, #64]
  402640:	and	x0, x0, #0x7
  402644:	cmp	x0, #0x0
  402648:	b.ne	402660 <ferror@plt+0xca0>  // b.any
  40264c:	ldr	x1, [sp, #64]
  402650:	adrp	x0, 423000 <ferror@plt+0x21640>
  402654:	add	x0, x0, #0x2f8
  402658:	str	x1, [x0]
  40265c:	b	402674 <ferror@plt+0xcb4>
  402660:	mov	w0, #0x0                   	// #0
  402664:	b	402a68 <ferror@plt+0x10a8>
  402668:	ldr	x0, [sp, #112]
  40266c:	add	x0, x0, #0x1
  402670:	str	x0, [sp, #112]
  402674:	ldr	x1, [sp, #56]
  402678:	ldr	x0, [sp, #112]
  40267c:	add	x0, x1, x0
  402680:	ldrb	w0, [x0]
  402684:	sub	w0, w0, #0x30
  402688:	cmp	w0, #0x9
  40268c:	b.ls	402668 <ferror@plt+0xca8>  // b.plast
  402690:	b	4026c0 <ferror@plt+0xd00>
  402694:	adrp	x0, 423000 <ferror@plt+0x21640>
  402698:	add	x0, x0, #0x2f0
  40269c:	ldr	w1, [x0]
  4026a0:	adrp	x0, 423000 <ferror@plt+0x21640>
  4026a4:	add	x0, x0, #0x210
  4026a8:	mov	w1, w1
  4026ac:	ldr	x0, [x0, x1, lsl #3]
  4026b0:	lsl	x1, x0, #3
  4026b4:	adrp	x0, 423000 <ferror@plt+0x21640>
  4026b8:	add	x0, x0, #0x2f8
  4026bc:	str	x1, [x0]
  4026c0:	adrp	x0, 423000 <ferror@plt+0x21640>
  4026c4:	add	x0, x0, #0x2f8
  4026c8:	ldr	x0, [x0]
  4026cc:	lsr	x1, x0, #2
  4026d0:	adrp	x0, 423000 <ferror@plt+0x21640>
  4026d4:	add	x0, x0, #0x2e0
  4026d8:	str	x1, [x0]
  4026dc:	ldr	x1, [sp, #56]
  4026e0:	ldr	x0, [sp, #112]
  4026e4:	add	x0, x1, x0
  4026e8:	ldrb	w0, [x0]
  4026ec:	cmp	w0, #0x20
  4026f0:	b.ne	402700 <ferror@plt+0xd40>  // b.any
  4026f4:	ldr	x0, [sp, #112]
  4026f8:	add	x0, x0, #0x1
  4026fc:	str	x0, [sp, #112]
  402700:	ldr	x1, [sp, #56]
  402704:	ldr	x0, [sp, #112]
  402708:	add	x0, x1, x0
  40270c:	ldrb	w0, [x0]
  402710:	cmp	w0, #0x28
  402714:	b.ne	402764 <ferror@plt+0xda4>  // b.any
  402718:	ldr	x0, [sp, #112]
  40271c:	add	x0, x0, #0x1
  402720:	str	x0, [sp, #112]
  402724:	ldr	x0, [sp, #32]
  402728:	str	wzr, [x0]
  40272c:	ldr	x1, [sp, #56]
  402730:	ldr	x0, [sp, #112]
  402734:	add	x5, x1, x0
  402738:	ldr	x1, [sp, #48]
  40273c:	ldr	x0, [sp, #112]
  402740:	sub	x0, x1, x0
  402744:	ldrb	w4, [sp, #127]
  402748:	ldr	x3, [sp, #24]
  40274c:	ldr	x2, [sp, #40]
  402750:	mov	x1, x0
  402754:	mov	x0, x5
  402758:	bl	4021e8 <ferror@plt+0x828>
  40275c:	and	w0, w0, #0xff
  402760:	b	402a68 <ferror@plt+0x10a8>
  402764:	mov	w0, #0x0                   	// #0
  402768:	b	402a68 <ferror@plt+0x10a8>
  40276c:	ldr	x1, [sp, #48]
  402770:	ldr	x0, [sp, #112]
  402774:	sub	x1, x1, x0
  402778:	ldr	x2, [sp, #56]
  40277c:	ldr	x0, [sp, #112]
  402780:	add	x0, x2, x0
  402784:	ldrb	w0, [x0]
  402788:	cmp	w0, #0x5c
  40278c:	cset	w0, eq  // eq = none
  402790:	and	w0, w0, #0xff
  402794:	and	x2, x0, #0xff
  402798:	adrp	x0, 423000 <ferror@plt+0x21640>
  40279c:	add	x0, x0, #0x2d8
  4027a0:	ldr	x0, [x0]
  4027a4:	add	x0, x2, x0
  4027a8:	cmp	x1, x0
  4027ac:	b.cs	4027b8 <ferror@plt+0xdf8>  // b.hs, b.nlast
  4027b0:	mov	w0, #0x0                   	// #0
  4027b4:	b	402a68 <ferror@plt+0x10a8>
  4027b8:	ldr	x1, [sp, #56]
  4027bc:	ldr	x0, [sp, #112]
  4027c0:	add	x1, x1, x0
  4027c4:	ldr	x0, [sp, #40]
  4027c8:	str	x1, [x0]
  4027cc:	ldr	x0, [sp, #40]
  4027d0:	ldr	x0, [x0]
  4027d4:	str	x0, [sp, #104]
  4027d8:	adrp	x0, 423000 <ferror@plt+0x21640>
  4027dc:	add	x0, x0, #0x2e0
  4027e0:	str	xzr, [x0]
  4027e4:	b	402804 <ferror@plt+0xe44>
  4027e8:	adrp	x0, 423000 <ferror@plt+0x21640>
  4027ec:	add	x0, x0, #0x2e0
  4027f0:	ldr	x0, [x0]
  4027f4:	add	x1, x0, #0x1
  4027f8:	adrp	x0, 423000 <ferror@plt+0x21640>
  4027fc:	add	x0, x0, #0x2e0
  402800:	str	x1, [x0]
  402804:	bl	401870 <__ctype_b_loc@plt>
  402808:	ldr	x1, [x0]
  40280c:	ldr	x0, [sp, #104]
  402810:	add	x2, x0, #0x1
  402814:	str	x2, [sp, #104]
  402818:	ldrb	w0, [x0]
  40281c:	and	x0, x0, #0xff
  402820:	lsl	x0, x0, #1
  402824:	add	x0, x1, x0
  402828:	ldrh	w0, [x0]
  40282c:	and	w0, w0, #0x1000
  402830:	cmp	w0, #0x0
  402834:	b.ne	4027e8 <ferror@plt+0xe28>  // b.any
  402838:	adrp	x0, 423000 <ferror@plt+0x21640>
  40283c:	add	x0, x0, #0x2e0
  402840:	ldr	x0, [x0]
  402844:	cmp	x0, #0x1
  402848:	b.ls	402898 <ferror@plt+0xed8>  // b.plast
  40284c:	adrp	x0, 423000 <ferror@plt+0x21640>
  402850:	add	x0, x0, #0x2e0
  402854:	ldr	x0, [x0]
  402858:	and	x0, x0, #0x1
  40285c:	cmp	x0, #0x0
  402860:	b.ne	402898 <ferror@plt+0xed8>  // b.any
  402864:	adrp	x0, 423000 <ferror@plt+0x21640>
  402868:	add	x0, x0, #0x2f0
  40286c:	ldr	w1, [x0]
  402870:	adrp	x0, 423000 <ferror@plt+0x21640>
  402874:	add	x0, x0, #0x210
  402878:	mov	w1, w1
  40287c:	ldr	x0, [x0, x1, lsl #3]
  402880:	lsl	x1, x0, #1
  402884:	adrp	x0, 423000 <ferror@plt+0x21640>
  402888:	add	x0, x0, #0x2e0
  40288c:	ldr	x0, [x0]
  402890:	cmp	x1, x0
  402894:	b.cs	4028a0 <ferror@plt+0xee0>  // b.hs, b.nlast
  402898:	mov	w0, #0x0                   	// #0
  40289c:	b	402a68 <ferror@plt+0x10a8>
  4028a0:	adrp	x0, 423000 <ferror@plt+0x21640>
  4028a4:	add	x0, x0, #0x2e0
  4028a8:	ldr	x0, [x0]
  4028ac:	lsl	x1, x0, #2
  4028b0:	adrp	x0, 423000 <ferror@plt+0x21640>
  4028b4:	add	x0, x0, #0x2f8
  4028b8:	str	x1, [x0]
  4028bc:	adrp	x0, 423000 <ferror@plt+0x21640>
  4028c0:	add	x0, x0, #0x2e0
  4028c4:	ldr	x0, [x0]
  4028c8:	ldr	x1, [sp, #112]
  4028cc:	add	x0, x1, x0
  4028d0:	str	x0, [sp, #112]
  4028d4:	ldr	x1, [sp, #56]
  4028d8:	ldr	x0, [sp, #112]
  4028dc:	add	x0, x1, x0
  4028e0:	ldrb	w0, [x0]
  4028e4:	cmp	w0, #0x20
  4028e8:	b.eq	40290c <ferror@plt+0xf4c>  // b.none
  4028ec:	ldr	x1, [sp, #56]
  4028f0:	ldr	x0, [sp, #112]
  4028f4:	add	x0, x1, x0
  4028f8:	ldrb	w0, [x0]
  4028fc:	cmp	w0, #0x9
  402900:	b.eq	40290c <ferror@plt+0xf4c>  // b.none
  402904:	mov	w0, #0x0                   	// #0
  402908:	b	402a68 <ferror@plt+0x10a8>
  40290c:	ldr	x0, [sp, #112]
  402910:	add	x1, x0, #0x1
  402914:	str	x1, [sp, #112]
  402918:	ldr	x1, [sp, #56]
  40291c:	add	x0, x1, x0
  402920:	strb	wzr, [x0]
  402924:	ldr	x0, [sp, #40]
  402928:	ldr	x0, [x0]
  40292c:	bl	402154 <ferror@plt+0x794>
  402930:	and	w0, w0, #0xff
  402934:	eor	w0, w0, #0x1
  402938:	and	w0, w0, #0xff
  40293c:	cmp	w0, #0x0
  402940:	b.eq	40294c <ferror@plt+0xf8c>  // b.none
  402944:	mov	w0, #0x0                   	// #0
  402948:	b	402a68 <ferror@plt+0x10a8>
  40294c:	ldr	x1, [sp, #48]
  402950:	ldr	x0, [sp, #112]
  402954:	sub	x0, x1, x0
  402958:	cmp	x0, #0x1
  40295c:	b.eq	402990 <ferror@plt+0xfd0>  // b.none
  402960:	ldr	x1, [sp, #56]
  402964:	ldr	x0, [sp, #112]
  402968:	add	x0, x1, x0
  40296c:	ldrb	w0, [x0]
  402970:	cmp	w0, #0x20
  402974:	b.eq	4029c0 <ferror@plt+0x1000>  // b.none
  402978:	ldr	x1, [sp, #56]
  40297c:	ldr	x0, [sp, #112]
  402980:	add	x0, x1, x0
  402984:	ldrb	w0, [x0]
  402988:	cmp	w0, #0x2a
  40298c:	b.eq	4029c0 <ferror@plt+0x1000>  // b.none
  402990:	adrp	x0, 423000 <ferror@plt+0x21640>
  402994:	add	x0, x0, #0x200
  402998:	ldr	w0, [x0]
  40299c:	cmp	w0, #0x0
  4029a0:	b.ne	4029ac <ferror@plt+0xfec>  // b.any
  4029a4:	mov	w0, #0x0                   	// #0
  4029a8:	b	402a68 <ferror@plt+0x10a8>
  4029ac:	adrp	x0, 423000 <ferror@plt+0x21640>
  4029b0:	add	x0, x0, #0x200
  4029b4:	mov	w1, #0x1                   	// #1
  4029b8:	str	w1, [x0]
  4029bc:	b	402a10 <ferror@plt+0x1050>
  4029c0:	adrp	x0, 423000 <ferror@plt+0x21640>
  4029c4:	add	x0, x0, #0x200
  4029c8:	ldr	w0, [x0]
  4029cc:	cmp	w0, #0x1
  4029d0:	b.eq	402a10 <ferror@plt+0x1050>  // b.none
  4029d4:	adrp	x0, 423000 <ferror@plt+0x21640>
  4029d8:	add	x0, x0, #0x200
  4029dc:	str	wzr, [x0]
  4029e0:	ldr	x0, [sp, #112]
  4029e4:	add	x1, x0, #0x1
  4029e8:	str	x1, [sp, #112]
  4029ec:	ldr	x1, [sp, #56]
  4029f0:	add	x0, x1, x0
  4029f4:	ldrb	w0, [x0]
  4029f8:	cmp	w0, #0x2a
  4029fc:	cset	w0, eq  // eq = none
  402a00:	and	w0, w0, #0xff
  402a04:	mov	w1, w0
  402a08:	ldr	x0, [sp, #32]
  402a0c:	str	w1, [x0]
  402a10:	ldr	x1, [sp, #56]
  402a14:	ldr	x0, [sp, #112]
  402a18:	add	x1, x1, x0
  402a1c:	ldr	x0, [sp, #24]
  402a20:	str	x1, [x0]
  402a24:	ldrb	w0, [sp, #127]
  402a28:	cmp	w0, #0x0
  402a2c:	b.eq	402a64 <ferror@plt+0x10a4>  // b.none
  402a30:	ldr	x1, [sp, #56]
  402a34:	ldr	x0, [sp, #112]
  402a38:	add	x2, x1, x0
  402a3c:	ldr	x1, [sp, #48]
  402a40:	ldr	x0, [sp, #112]
  402a44:	sub	x0, x1, x0
  402a48:	mov	x1, x0
  402a4c:	mov	x0, x2
  402a50:	bl	402020 <ferror@plt+0x660>
  402a54:	cmp	x0, #0x0
  402a58:	cset	w0, ne  // ne = any
  402a5c:	and	w0, w0, #0xff
  402a60:	b	402a68 <ferror@plt+0x10a8>
  402a64:	mov	w0, #0x1                   	// #1
  402a68:	ldp	x29, x30, [sp], #128
  402a6c:	ret
  402a70:	stp	x29, x30, [sp, #-32]!
  402a74:	mov	x29, sp
  402a78:	str	x0, [sp, #24]
  402a7c:	strb	w1, [sp, #23]
  402a80:	ldrb	w0, [sp, #23]
  402a84:	eor	w0, w0, #0x1
  402a88:	and	w0, w0, #0xff
  402a8c:	cmp	w0, #0x0
  402a90:	b.eq	402b38 <ferror@plt+0x1178>  // b.none
  402a94:	adrp	x0, 423000 <ferror@plt+0x21640>
  402a98:	add	x0, x0, #0x2b0
  402a9c:	ldr	x0, [x0]
  402aa0:	mov	x1, x0
  402aa4:	ldr	x0, [sp, #24]
  402aa8:	bl	401920 <fputs_unlocked@plt>
  402aac:	b	402b48 <ferror@plt+0x1188>
  402ab0:	ldr	x0, [sp, #24]
  402ab4:	ldrb	w0, [x0]
  402ab8:	cmp	w0, #0xa
  402abc:	b.eq	402acc <ferror@plt+0x110c>  // b.none
  402ac0:	cmp	w0, #0x5c
  402ac4:	b.eq	402af4 <ferror@plt+0x1134>  // b.none
  402ac8:	b	402b1c <ferror@plt+0x115c>
  402acc:	adrp	x0, 423000 <ferror@plt+0x21640>
  402ad0:	add	x0, x0, #0x2b0
  402ad4:	ldr	x0, [x0]
  402ad8:	mov	x3, x0
  402adc:	mov	x2, #0x2                   	// #2
  402ae0:	mov	x1, #0x1                   	// #1
  402ae4:	adrp	x0, 40f000 <ferror@plt+0xd640>
  402ae8:	add	x0, x0, #0xa40
  402aec:	bl	401630 <fwrite_unlocked@plt>
  402af0:	b	402b2c <ferror@plt+0x116c>
  402af4:	adrp	x0, 423000 <ferror@plt+0x21640>
  402af8:	add	x0, x0, #0x2b0
  402afc:	ldr	x0, [x0]
  402b00:	mov	x3, x0
  402b04:	mov	x2, #0x2                   	// #2
  402b08:	mov	x1, #0x1                   	// #1
  402b0c:	adrp	x0, 40f000 <ferror@plt+0xd640>
  402b10:	add	x0, x0, #0xa48
  402b14:	bl	401630 <fwrite_unlocked@plt>
  402b18:	b	402b2c <ferror@plt+0x116c>
  402b1c:	ldr	x0, [sp, #24]
  402b20:	ldrb	w0, [x0]
  402b24:	bl	401780 <putchar_unlocked@plt>
  402b28:	nop
  402b2c:	ldr	x0, [sp, #24]
  402b30:	add	x0, x0, #0x1
  402b34:	str	x0, [sp, #24]
  402b38:	ldr	x0, [sp, #24]
  402b3c:	ldrb	w0, [x0]
  402b40:	cmp	w0, #0x0
  402b44:	b.ne	402ab0 <ferror@plt+0x10f0>  // b.any
  402b48:	ldp	x29, x30, [sp], #32
  402b4c:	ret
  402b50:	stp	x29, x30, [sp, #-80]!
  402b54:	mov	x29, sp
  402b58:	str	x19, [sp, #16]
  402b5c:	str	x0, [sp, #56]
  402b60:	str	x1, [sp, #48]
  402b64:	str	x2, [sp, #40]
  402b68:	str	x3, [sp, #32]
  402b6c:	adrp	x0, 40f000 <ferror@plt+0xd640>
  402b70:	add	x1, x0, #0xa50
  402b74:	ldr	x0, [sp, #56]
  402b78:	bl	401860 <strcmp@plt>
  402b7c:	cmp	w0, #0x0
  402b80:	cset	w0, eq  // eq = none
  402b84:	strb	w0, [sp, #71]
  402b88:	ldr	x0, [sp, #32]
  402b8c:	strb	wzr, [x0]
  402b90:	ldrb	w0, [sp, #71]
  402b94:	cmp	w0, #0x0
  402b98:	b.eq	402bc0 <ferror@plt+0x1200>  // b.none
  402b9c:	adrp	x0, 423000 <ferror@plt+0x21640>
  402ba0:	add	x0, x0, #0x2d0
  402ba4:	mov	w1, #0x1                   	// #1
  402ba8:	strb	w1, [x0]
  402bac:	adrp	x0, 423000 <ferror@plt+0x21640>
  402bb0:	add	x0, x0, #0x2b8
  402bb4:	ldr	x0, [x0]
  402bb8:	str	x0, [sp, #72]
  402bbc:	b	402c50 <ferror@plt+0x1290>
  402bc0:	adrp	x0, 40f000 <ferror@plt+0xd640>
  402bc4:	add	x1, x0, #0xa58
  402bc8:	ldr	x0, [sp, #56]
  402bcc:	bl	40a2f8 <ferror@plt+0x8938>
  402bd0:	str	x0, [sp, #72]
  402bd4:	ldr	x0, [sp, #72]
  402bd8:	cmp	x0, #0x0
  402bdc:	b.ne	402c50 <ferror@plt+0x1290>  // b.any
  402be0:	adrp	x0, 423000 <ferror@plt+0x21640>
  402be4:	add	x0, x0, #0x2ea
  402be8:	ldrb	w0, [x0]
  402bec:	cmp	w0, #0x0
  402bf0:	b.eq	402c18 <ferror@plt+0x1258>  // b.none
  402bf4:	bl	401970 <__errno_location@plt>
  402bf8:	ldr	w0, [x0]
  402bfc:	cmp	w0, #0x2
  402c00:	b.ne	402c18 <ferror@plt+0x1258>  // b.any
  402c04:	ldr	x0, [sp, #32]
  402c08:	mov	w1, #0x1                   	// #1
  402c0c:	strb	w1, [x0]
  402c10:	mov	w0, #0x1                   	// #1
  402c14:	b	402d60 <ferror@plt+0x13a0>
  402c18:	bl	401970 <__errno_location@plt>
  402c1c:	ldr	w19, [x0]
  402c20:	ldr	x2, [sp, #56]
  402c24:	mov	w1, #0x3                   	// #3
  402c28:	mov	w0, #0x0                   	// #0
  402c2c:	bl	40c4f0 <ferror@plt+0xab30>
  402c30:	mov	x3, x0
  402c34:	adrp	x0, 40f000 <ferror@plt+0xd640>
  402c38:	add	x2, x0, #0xa60
  402c3c:	mov	w1, w19
  402c40:	mov	w0, #0x0                   	// #0
  402c44:	bl	401670 <error@plt>
  402c48:	mov	w0, #0x0                   	// #0
  402c4c:	b	402d60 <ferror@plt+0x13a0>
  402c50:	mov	w1, #0x2                   	// #2
  402c54:	ldr	x0, [sp, #72]
  402c58:	bl	40a2b8 <ferror@plt+0x88f8>
  402c5c:	adrp	x0, 423000 <ferror@plt+0x21640>
  402c60:	add	x0, x0, #0x2f0
  402c64:	ldr	w1, [x0]
  402c68:	adrp	x0, 423000 <ferror@plt+0x21640>
  402c6c:	add	x0, x0, #0x208
  402c70:	mov	w1, w1
  402c74:	ldr	x3, [x0, x1, lsl #3]
  402c78:	adrp	x0, 423000 <ferror@plt+0x21640>
  402c7c:	add	x0, x0, #0x2f8
  402c80:	ldr	x0, [x0]
  402c84:	lsr	x0, x0, #3
  402c88:	mov	x2, x0
  402c8c:	ldr	x1, [sp, #40]
  402c90:	ldr	x0, [sp, #72]
  402c94:	blr	x3
  402c98:	str	w0, [sp, #64]
  402c9c:	ldr	w0, [sp, #64]
  402ca0:	cmp	w0, #0x0
  402ca4:	b.eq	402d00 <ferror@plt+0x1340>  // b.none
  402ca8:	bl	401970 <__errno_location@plt>
  402cac:	ldr	w19, [x0]
  402cb0:	ldr	x2, [sp, #56]
  402cb4:	mov	w1, #0x3                   	// #3
  402cb8:	mov	w0, #0x0                   	// #0
  402cbc:	bl	40c4f0 <ferror@plt+0xab30>
  402cc0:	mov	x3, x0
  402cc4:	adrp	x0, 40f000 <ferror@plt+0xd640>
  402cc8:	add	x2, x0, #0xa60
  402ccc:	mov	w1, w19
  402cd0:	mov	w0, #0x0                   	// #0
  402cd4:	bl	401670 <error@plt>
  402cd8:	adrp	x0, 423000 <ferror@plt+0x21640>
  402cdc:	add	x0, x0, #0x2b8
  402ce0:	ldr	x0, [x0]
  402ce4:	ldr	x1, [sp, #72]
  402ce8:	cmp	x1, x0
  402cec:	b.eq	402cf8 <ferror@plt+0x1338>  // b.none
  402cf0:	ldr	x0, [sp, #72]
  402cf4:	bl	40e204 <ferror@plt+0xc844>
  402cf8:	mov	w0, #0x0                   	// #0
  402cfc:	b	402d60 <ferror@plt+0x13a0>
  402d00:	ldrb	w0, [sp, #71]
  402d04:	eor	w0, w0, #0x1
  402d08:	and	w0, w0, #0xff
  402d0c:	cmp	w0, #0x0
  402d10:	b.eq	402d5c <ferror@plt+0x139c>  // b.none
  402d14:	ldr	x0, [sp, #72]
  402d18:	bl	40e204 <ferror@plt+0xc844>
  402d1c:	cmp	w0, #0x0
  402d20:	b.eq	402d5c <ferror@plt+0x139c>  // b.none
  402d24:	bl	401970 <__errno_location@plt>
  402d28:	ldr	w19, [x0]
  402d2c:	ldr	x2, [sp, #56]
  402d30:	mov	w1, #0x3                   	// #3
  402d34:	mov	w0, #0x0                   	// #0
  402d38:	bl	40c4f0 <ferror@plt+0xab30>
  402d3c:	mov	x3, x0
  402d40:	adrp	x0, 40f000 <ferror@plt+0xd640>
  402d44:	add	x2, x0, #0xa60
  402d48:	mov	w1, w19
  402d4c:	mov	w0, #0x0                   	// #0
  402d50:	bl	401670 <error@plt>
  402d54:	mov	w0, #0x0                   	// #0
  402d58:	b	402d60 <ferror@plt+0x13a0>
  402d5c:	mov	w0, #0x1                   	// #1
  402d60:	ldr	x19, [sp, #16]
  402d64:	ldp	x29, x30, [sp], #80
  402d68:	ret
  402d6c:	stp	x29, x30, [sp, #-272]!
  402d70:	mov	x29, sp
  402d74:	str	x19, [sp, #16]
  402d78:	str	x0, [sp, #40]
  402d7c:	str	xzr, [sp, #256]
  402d80:	str	xzr, [sp, #248]
  402d84:	str	xzr, [sp, #240]
  402d88:	str	xzr, [sp, #232]
  402d8c:	strb	wzr, [sp, #231]
  402d90:	strb	wzr, [sp, #230]
  402d94:	add	x0, sp, #0x68
  402d98:	mov	x1, #0x8                   	// #8
  402d9c:	bl	401bac <ferror@plt+0x1ec>
  402da0:	str	x0, [sp, #192]
  402da4:	adrp	x0, 40f000 <ferror@plt+0xd640>
  402da8:	add	x1, x0, #0xa50
  402dac:	ldr	x0, [sp, #40]
  402db0:	bl	401860 <strcmp@plt>
  402db4:	cmp	w0, #0x0
  402db8:	cset	w0, eq  // eq = none
  402dbc:	strb	w0, [sp, #191]
  402dc0:	ldrb	w0, [sp, #191]
  402dc4:	cmp	w0, #0x0
  402dc8:	b.eq	402e00 <ferror@plt+0x1440>  // b.none
  402dcc:	adrp	x0, 423000 <ferror@plt+0x21640>
  402dd0:	add	x0, x0, #0x2d0
  402dd4:	mov	w1, #0x1                   	// #1
  402dd8:	strb	w1, [x0]
  402ddc:	adrp	x0, 40f000 <ferror@plt+0xd640>
  402de0:	add	x0, x0, #0xa68
  402de4:	bl	401990 <gettext@plt>
  402de8:	str	x0, [sp, #40]
  402dec:	adrp	x0, 423000 <ferror@plt+0x21640>
  402df0:	add	x0, x0, #0x2b8
  402df4:	ldr	x0, [x0]
  402df8:	str	x0, [sp, #264]
  402dfc:	b	402e58 <ferror@plt+0x1498>
  402e00:	adrp	x0, 40f000 <ferror@plt+0xd640>
  402e04:	add	x1, x0, #0xa58
  402e08:	ldr	x0, [sp, #40]
  402e0c:	bl	40a2f8 <ferror@plt+0x8938>
  402e10:	str	x0, [sp, #264]
  402e14:	ldr	x0, [sp, #264]
  402e18:	cmp	x0, #0x0
  402e1c:	b.ne	402e58 <ferror@plt+0x1498>  // b.any
  402e20:	bl	401970 <__errno_location@plt>
  402e24:	ldr	w19, [x0]
  402e28:	ldr	x2, [sp, #40]
  402e2c:	mov	w1, #0x3                   	// #3
  402e30:	mov	w0, #0x0                   	// #0
  402e34:	bl	40c4f0 <ferror@plt+0xab30>
  402e38:	mov	x3, x0
  402e3c:	adrp	x0, 40f000 <ferror@plt+0xd640>
  402e40:	add	x2, x0, #0xa60
  402e44:	mov	w1, w19
  402e48:	mov	w0, #0x0                   	// #0
  402e4c:	bl	401670 <error@plt>
  402e50:	mov	w0, #0x0                   	// #0
  402e54:	b	403594 <ferror@plt+0x1bd4>
  402e58:	str	xzr, [sp, #216]
  402e5c:	str	xzr, [sp, #96]
  402e60:	str	xzr, [sp, #88]
  402e64:	ldr	x0, [sp, #216]
  402e68:	add	x0, x0, #0x1
  402e6c:	str	x0, [sp, #216]
  402e70:	ldr	x0, [sp, #216]
  402e74:	cmp	x0, #0x0
  402e78:	b.ne	402eb0 <ferror@plt+0x14f0>  // b.any
  402e7c:	adrp	x0, 40f000 <ferror@plt+0xd640>
  402e80:	add	x0, x0, #0xa78
  402e84:	bl	401990 <gettext@plt>
  402e88:	mov	x19, x0
  402e8c:	ldr	x2, [sp, #40]
  402e90:	mov	w1, #0x3                   	// #3
  402e94:	mov	w0, #0x0                   	// #0
  402e98:	bl	40c4f0 <ferror@plt+0xab30>
  402e9c:	mov	x3, x0
  402ea0:	mov	x2, x19
  402ea4:	mov	w1, #0x0                   	// #0
  402ea8:	mov	w0, #0x1                   	// #1
  402eac:	bl	401670 <error@plt>
  402eb0:	add	x1, sp, #0x58
  402eb4:	add	x0, sp, #0x60
  402eb8:	ldr	x2, [sp, #264]
  402ebc:	bl	4018a0 <getline@plt>
  402ec0:	str	x0, [sp, #208]
  402ec4:	ldr	x0, [sp, #208]
  402ec8:	cmp	x0, #0x0
  402ecc:	b.le	4032e4 <ferror@plt+0x1924>
  402ed0:	ldr	x0, [sp, #96]
  402ed4:	ldrb	w0, [x0]
  402ed8:	cmp	w0, #0x23
  402edc:	b.eq	4032bc <ferror@plt+0x18fc>  // b.none
  402ee0:	ldr	x1, [sp, #96]
  402ee4:	ldr	x0, [sp, #208]
  402ee8:	sub	x0, x0, #0x1
  402eec:	add	x0, x1, x0
  402ef0:	ldrb	w0, [x0]
  402ef4:	cmp	w0, #0xa
  402ef8:	b.ne	402f18 <ferror@plt+0x1558>  // b.any
  402efc:	ldr	x1, [sp, #96]
  402f00:	ldr	x0, [sp, #208]
  402f04:	sub	x0, x0, #0x1
  402f08:	str	x0, [sp, #208]
  402f0c:	ldr	x0, [sp, #208]
  402f10:	add	x0, x1, x0
  402f14:	strb	wzr, [x0]
  402f18:	ldr	x0, [sp, #96]
  402f1c:	ldr	x1, [sp, #208]
  402f20:	add	x4, sp, #0x50
  402f24:	add	x3, sp, #0x4c
  402f28:	add	x2, sp, #0x40
  402f2c:	bl	40239c <ferror@plt+0x9dc>
  402f30:	and	w0, w0, #0xff
  402f34:	eor	w0, w0, #0x1
  402f38:	and	w0, w0, #0xff
  402f3c:	cmp	w0, #0x0
  402f40:	b.ne	402f6c <ferror@plt+0x15ac>  // b.any
  402f44:	ldrb	w0, [sp, #191]
  402f48:	cmp	w0, #0x0
  402f4c:	b.eq	402fe0 <ferror@plt+0x1620>  // b.none
  402f50:	ldr	x2, [sp, #80]
  402f54:	adrp	x0, 40f000 <ferror@plt+0xd640>
  402f58:	add	x1, x0, #0xa50
  402f5c:	mov	x0, x2
  402f60:	bl	401860 <strcmp@plt>
  402f64:	cmp	w0, #0x0
  402f68:	b.ne	402fe0 <ferror@plt+0x1620>  // b.any
  402f6c:	ldr	x0, [sp, #256]
  402f70:	add	x0, x0, #0x1
  402f74:	str	x0, [sp, #256]
  402f78:	adrp	x0, 423000 <ferror@plt+0x21640>
  402f7c:	add	x0, x0, #0x2e9
  402f80:	ldrb	w0, [x0]
  402f84:	cmp	w0, #0x0
  402f88:	b.eq	402fd0 <ferror@plt+0x1610>  // b.none
  402f8c:	adrp	x0, 40f000 <ferror@plt+0xd640>
  402f90:	add	x0, x0, #0xa98
  402f94:	bl	401990 <gettext@plt>
  402f98:	mov	x19, x0
  402f9c:	ldr	x2, [sp, #40]
  402fa0:	mov	w1, #0x3                   	// #3
  402fa4:	mov	w0, #0x0                   	// #0
  402fa8:	bl	40c4f0 <ferror@plt+0xab30>
  402fac:	mov	x1, x0
  402fb0:	adrp	x0, 40f000 <ferror@plt+0xd640>
  402fb4:	add	x5, x0, #0x4d0
  402fb8:	ldr	x4, [sp, #216]
  402fbc:	mov	x3, x1
  402fc0:	mov	x2, x19
  402fc4:	mov	w1, #0x0                   	// #0
  402fc8:	mov	w0, #0x0                   	// #0
  402fcc:	bl	401670 <error@plt>
  402fd0:	ldr	x0, [sp, #248]
  402fd4:	add	x0, x0, #0x1
  402fd8:	str	x0, [sp, #248]
  402fdc:	b	4032c0 <ferror@plt+0x1900>
  402fe0:	adrp	x0, 423000 <ferror@plt+0x21640>
  402fe4:	add	x0, x0, #0x2e8
  402fe8:	ldrb	w0, [x0]
  402fec:	eor	w0, w0, #0x1
  402ff0:	and	w0, w0, #0xff
  402ff4:	cmp	w0, #0x0
  402ff8:	b.eq	403018 <ferror@plt+0x1658>  // b.none
  402ffc:	ldr	x0, [sp, #80]
  403000:	mov	w1, #0xa                   	// #10
  403004:	bl	4018d0 <strchr@plt>
  403008:	cmp	x0, #0x0
  40300c:	b.eq	403018 <ferror@plt+0x1658>  // b.none
  403010:	mov	w0, #0x1                   	// #1
  403014:	b	40301c <ferror@plt+0x165c>
  403018:	mov	w0, #0x0                   	// #0
  40301c:	strb	w0, [sp, #190]
  403020:	ldrb	w0, [sp, #190]
  403024:	and	w0, w0, #0x1
  403028:	strb	w0, [sp, #190]
  40302c:	mov	w0, #0x1                   	// #1
  403030:	strb	w0, [sp, #231]
  403034:	ldr	x0, [sp, #80]
  403038:	add	x2, sp, #0x3f
  40303c:	add	x1, sp, #0x4c
  403040:	mov	x3, x2
  403044:	ldr	x2, [sp, #192]
  403048:	bl	402b50 <ferror@plt+0x1190>
  40304c:	strb	w0, [sp, #189]
  403050:	ldrb	w0, [sp, #189]
  403054:	eor	w0, w0, #0x1
  403058:	and	w0, w0, #0xff
  40305c:	cmp	w0, #0x0
  403060:	b.eq	4030cc <ferror@plt+0x170c>  // b.none
  403064:	ldr	x0, [sp, #232]
  403068:	add	x0, x0, #0x1
  40306c:	str	x0, [sp, #232]
  403070:	adrp	x0, 423000 <ferror@plt+0x21640>
  403074:	add	x0, x0, #0x2e8
  403078:	ldrb	w0, [x0]
  40307c:	eor	w0, w0, #0x1
  403080:	and	w0, w0, #0xff
  403084:	cmp	w0, #0x0
  403088:	b.eq	4032c0 <ferror@plt+0x1900>  // b.none
  40308c:	ldrb	w0, [sp, #190]
  403090:	cmp	w0, #0x0
  403094:	b.eq	4030a0 <ferror@plt+0x16e0>  // b.none
  403098:	mov	w0, #0x5c                  	// #92
  40309c:	bl	401780 <putchar_unlocked@plt>
  4030a0:	ldr	x0, [sp, #80]
  4030a4:	ldrb	w1, [sp, #190]
  4030a8:	bl	402a70 <ferror@plt+0x10b0>
  4030ac:	adrp	x0, 40f000 <ferror@plt+0xd640>
  4030b0:	add	x0, x0, #0xac8
  4030b4:	bl	401990 <gettext@plt>
  4030b8:	mov	x1, x0
  4030bc:	adrp	x0, 40f000 <ferror@plt+0xd640>
  4030c0:	add	x0, x0, #0xae0
  4030c4:	bl	401950 <printf@plt>
  4030c8:	b	4032c0 <ferror@plt+0x1900>
  4030cc:	adrp	x0, 423000 <ferror@plt+0x21640>
  4030d0:	add	x0, x0, #0x2ea
  4030d4:	ldrb	w0, [x0]
  4030d8:	cmp	w0, #0x0
  4030dc:	b.eq	4030ec <ferror@plt+0x172c>  // b.none
  4030e0:	ldrb	w0, [sp, #63]
  4030e4:	cmp	w0, #0x0
  4030e8:	b.ne	4032c0 <ferror@plt+0x1900>  // b.any
  4030ec:	adrp	x0, 423000 <ferror@plt+0x21640>
  4030f0:	add	x0, x0, #0x2e0
  4030f4:	ldr	x0, [x0]
  4030f8:	lsr	x0, x0, #1
  4030fc:	str	x0, [sp, #176]
  403100:	str	xzr, [sp, #200]
  403104:	b	4031b0 <ferror@plt+0x17f0>
  403108:	ldr	x1, [sp, #64]
  40310c:	ldr	x0, [sp, #200]
  403110:	lsl	x0, x0, #1
  403114:	add	x0, x1, x0
  403118:	ldrb	w0, [x0]
  40311c:	bl	401980 <tolower@plt>
  403120:	mov	w2, w0
  403124:	ldr	x1, [sp, #192]
  403128:	ldr	x0, [sp, #200]
  40312c:	add	x0, x1, x0
  403130:	ldrb	w0, [x0]
  403134:	lsr	w0, w0, #4
  403138:	and	w0, w0, #0xff
  40313c:	mov	w3, w0
  403140:	adrp	x0, 40f000 <ferror@plt+0xd640>
  403144:	add	x1, x0, #0xf98
  403148:	sxtw	x0, w3
  40314c:	ldrb	w0, [x1, x0]
  403150:	cmp	w2, w0
  403154:	b.ne	4031c0 <ferror@plt+0x1800>  // b.any
  403158:	ldr	x1, [sp, #64]
  40315c:	ldr	x0, [sp, #200]
  403160:	lsl	x0, x0, #1
  403164:	add	x0, x0, #0x1
  403168:	add	x0, x1, x0
  40316c:	ldrb	w0, [x0]
  403170:	bl	401980 <tolower@plt>
  403174:	mov	w2, w0
  403178:	ldr	x1, [sp, #192]
  40317c:	ldr	x0, [sp, #200]
  403180:	add	x0, x1, x0
  403184:	ldrb	w0, [x0]
  403188:	and	w3, w0, #0xf
  40318c:	adrp	x0, 40f000 <ferror@plt+0xd640>
  403190:	add	x1, x0, #0xf98
  403194:	sxtw	x0, w3
  403198:	ldrb	w0, [x1, x0]
  40319c:	cmp	w2, w0
  4031a0:	b.ne	4031c0 <ferror@plt+0x1800>  // b.any
  4031a4:	ldr	x0, [sp, #200]
  4031a8:	add	x0, x0, #0x1
  4031ac:	str	x0, [sp, #200]
  4031b0:	ldr	x1, [sp, #200]
  4031b4:	ldr	x0, [sp, #176]
  4031b8:	cmp	x1, x0
  4031bc:	b.cc	403108 <ferror@plt+0x1748>  // b.lo, b.ul, b.last
  4031c0:	ldr	x1, [sp, #200]
  4031c4:	ldr	x0, [sp, #176]
  4031c8:	cmp	x1, x0
  4031cc:	b.eq	4031e0 <ferror@plt+0x1820>  // b.none
  4031d0:	ldr	x0, [sp, #240]
  4031d4:	add	x0, x0, #0x1
  4031d8:	str	x0, [sp, #240]
  4031dc:	b	4031e8 <ferror@plt+0x1828>
  4031e0:	mov	w0, #0x1                   	// #1
  4031e4:	strb	w0, [sp, #230]
  4031e8:	adrp	x0, 423000 <ferror@plt+0x21640>
  4031ec:	add	x0, x0, #0x2e8
  4031f0:	ldrb	w0, [x0]
  4031f4:	eor	w0, w0, #0x1
  4031f8:	and	w0, w0, #0xff
  4031fc:	cmp	w0, #0x0
  403200:	b.eq	4032c0 <ferror@plt+0x1900>  // b.none
  403204:	ldr	x1, [sp, #200]
  403208:	ldr	x0, [sp, #176]
  40320c:	cmp	x1, x0
  403210:	b.ne	403230 <ferror@plt+0x1870>  // b.any
  403214:	adrp	x0, 423000 <ferror@plt+0x21640>
  403218:	add	x0, x0, #0x2eb
  40321c:	ldrb	w0, [x0]
  403220:	eor	w0, w0, #0x1
  403224:	and	w0, w0, #0xff
  403228:	cmp	w0, #0x0
  40322c:	b.eq	403250 <ferror@plt+0x1890>  // b.none
  403230:	ldrb	w0, [sp, #190]
  403234:	cmp	w0, #0x0
  403238:	b.eq	403244 <ferror@plt+0x1884>  // b.none
  40323c:	mov	w0, #0x5c                  	// #92
  403240:	bl	401780 <putchar_unlocked@plt>
  403244:	ldr	x0, [sp, #80]
  403248:	ldrb	w1, [sp, #190]
  40324c:	bl	402a70 <ferror@plt+0x10b0>
  403250:	ldr	x1, [sp, #200]
  403254:	ldr	x0, [sp, #176]
  403258:	cmp	x1, x0
  40325c:	b.eq	403280 <ferror@plt+0x18c0>  // b.none
  403260:	adrp	x0, 40f000 <ferror@plt+0xd640>
  403264:	add	x0, x0, #0xae8
  403268:	bl	401990 <gettext@plt>
  40326c:	mov	x1, x0
  403270:	adrp	x0, 40f000 <ferror@plt+0xd640>
  403274:	add	x0, x0, #0xae0
  403278:	bl	401950 <printf@plt>
  40327c:	b	4032c0 <ferror@plt+0x1900>
  403280:	adrp	x0, 423000 <ferror@plt+0x21640>
  403284:	add	x0, x0, #0x2eb
  403288:	ldrb	w0, [x0]
  40328c:	eor	w0, w0, #0x1
  403290:	and	w0, w0, #0xff
  403294:	cmp	w0, #0x0
  403298:	b.eq	4032c0 <ferror@plt+0x1900>  // b.none
  40329c:	adrp	x0, 40f000 <ferror@plt+0xd640>
  4032a0:	add	x0, x0, #0xaf0
  4032a4:	bl	401990 <gettext@plt>
  4032a8:	mov	x1, x0
  4032ac:	adrp	x0, 40f000 <ferror@plt+0xd640>
  4032b0:	add	x0, x0, #0xae0
  4032b4:	bl	401950 <printf@plt>
  4032b8:	b	4032c0 <ferror@plt+0x1900>
  4032bc:	nop
  4032c0:	ldr	x0, [sp, #264]
  4032c4:	bl	4018e0 <feof_unlocked@plt>
  4032c8:	cmp	w0, #0x0
  4032cc:	b.ne	4032e8 <ferror@plt+0x1928>  // b.any
  4032d0:	ldr	x0, [sp, #264]
  4032d4:	bl	401680 <ferror_unlocked@plt>
  4032d8:	cmp	w0, #0x0
  4032dc:	b.eq	402e64 <ferror@plt+0x14a4>  // b.none
  4032e0:	b	4032e8 <ferror@plt+0x1928>
  4032e4:	nop
  4032e8:	ldr	x0, [sp, #96]
  4032ec:	bl	4018b0 <free@plt>
  4032f0:	ldr	x0, [sp, #264]
  4032f4:	bl	401680 <ferror_unlocked@plt>
  4032f8:	cmp	w0, #0x0
  4032fc:	b.eq	40333c <ferror@plt+0x197c>  // b.none
  403300:	adrp	x0, 40f000 <ferror@plt+0xd640>
  403304:	add	x0, x0, #0xaf8
  403308:	bl	401990 <gettext@plt>
  40330c:	mov	x19, x0
  403310:	ldr	x2, [sp, #40]
  403314:	mov	w1, #0x3                   	// #3
  403318:	mov	w0, #0x0                   	// #0
  40331c:	bl	40c4f0 <ferror@plt+0xab30>
  403320:	mov	x3, x0
  403324:	mov	x2, x19
  403328:	mov	w1, #0x0                   	// #0
  40332c:	mov	w0, #0x0                   	// #0
  403330:	bl	401670 <error@plt>
  403334:	mov	w0, #0x0                   	// #0
  403338:	b	403594 <ferror@plt+0x1bd4>
  40333c:	ldrb	w0, [sp, #191]
  403340:	eor	w0, w0, #0x1
  403344:	and	w0, w0, #0xff
  403348:	cmp	w0, #0x0
  40334c:	b.eq	403398 <ferror@plt+0x19d8>  // b.none
  403350:	ldr	x0, [sp, #264]
  403354:	bl	40e204 <ferror@plt+0xc844>
  403358:	cmp	w0, #0x0
  40335c:	b.eq	403398 <ferror@plt+0x19d8>  // b.none
  403360:	bl	401970 <__errno_location@plt>
  403364:	ldr	w19, [x0]
  403368:	ldr	x2, [sp, #40]
  40336c:	mov	w1, #0x3                   	// #3
  403370:	mov	w0, #0x0                   	// #0
  403374:	bl	40c4f0 <ferror@plt+0xab30>
  403378:	mov	x3, x0
  40337c:	adrp	x0, 40f000 <ferror@plt+0xd640>
  403380:	add	x2, x0, #0xa60
  403384:	mov	w1, w19
  403388:	mov	w0, #0x0                   	// #0
  40338c:	bl	401670 <error@plt>
  403390:	mov	w0, #0x0                   	// #0
  403394:	b	403594 <ferror@plt+0x1bd4>
  403398:	ldrb	w0, [sp, #231]
  40339c:	eor	w0, w0, #0x1
  4033a0:	and	w0, w0, #0xff
  4033a4:	cmp	w0, #0x0
  4033a8:	b.eq	4033f0 <ferror@plt+0x1a30>  // b.none
  4033ac:	adrp	x0, 40f000 <ferror@plt+0xd640>
  4033b0:	add	x0, x0, #0xb08
  4033b4:	bl	401990 <gettext@plt>
  4033b8:	mov	x19, x0
  4033bc:	ldr	x2, [sp, #40]
  4033c0:	mov	w1, #0x3                   	// #3
  4033c4:	mov	w0, #0x0                   	// #0
  4033c8:	bl	40c4f0 <ferror@plt+0xab30>
  4033cc:	mov	x1, x0
  4033d0:	adrp	x0, 40f000 <ferror@plt+0xd640>
  4033d4:	add	x4, x0, #0x4d0
  4033d8:	mov	x3, x1
  4033dc:	mov	x2, x19
  4033e0:	mov	w1, #0x0                   	// #0
  4033e4:	mov	w0, #0x0                   	// #0
  4033e8:	bl	401670 <error@plt>
  4033ec:	b	403528 <ferror@plt+0x1b68>
  4033f0:	adrp	x0, 423000 <ferror@plt+0x21640>
  4033f4:	add	x0, x0, #0x2e8
  4033f8:	ldrb	w0, [x0]
  4033fc:	eor	w0, w0, #0x1
  403400:	and	w0, w0, #0xff
  403404:	cmp	w0, #0x0
  403408:	b.eq	403528 <ferror@plt+0x1b68>  // b.none
  40340c:	ldr	x0, [sp, #256]
  403410:	cmp	x0, #0x0
  403414:	b.eq	40344c <ferror@plt+0x1a8c>  // b.none
  403418:	ldr	x0, [sp, #256]
  40341c:	bl	401b98 <ferror@plt+0x1d8>
  403420:	mov	x2, x0
  403424:	adrp	x0, 40f000 <ferror@plt+0xd640>
  403428:	add	x1, x0, #0xb40
  40342c:	adrp	x0, 40f000 <ferror@plt+0xd640>
  403430:	add	x0, x0, #0xb70
  403434:	bl	401610 <ngettext@plt>
  403438:	ldr	x3, [sp, #256]
  40343c:	mov	x2, x0
  403440:	mov	w1, #0x0                   	// #0
  403444:	mov	w0, #0x0                   	// #0
  403448:	bl	401670 <error@plt>
  40344c:	ldr	x0, [sp, #232]
  403450:	cmp	x0, #0x0
  403454:	b.eq	40348c <ferror@plt+0x1acc>  // b.none
  403458:	ldr	x0, [sp, #232]
  40345c:	bl	401b98 <ferror@plt+0x1d8>
  403460:	mov	x2, x0
  403464:	adrp	x0, 40f000 <ferror@plt+0xd640>
  403468:	add	x1, x0, #0xba0
  40346c:	adrp	x0, 40f000 <ferror@plt+0xd640>
  403470:	add	x0, x0, #0xbd0
  403474:	bl	401610 <ngettext@plt>
  403478:	ldr	x3, [sp, #232]
  40347c:	mov	x2, x0
  403480:	mov	w1, #0x0                   	// #0
  403484:	mov	w0, #0x0                   	// #0
  403488:	bl	401670 <error@plt>
  40348c:	ldr	x0, [sp, #240]
  403490:	cmp	x0, #0x0
  403494:	b.eq	4034cc <ferror@plt+0x1b0c>  // b.none
  403498:	ldr	x0, [sp, #240]
  40349c:	bl	401b98 <ferror@plt+0x1d8>
  4034a0:	mov	x2, x0
  4034a4:	adrp	x0, 40f000 <ferror@plt+0xd640>
  4034a8:	add	x1, x0, #0xc00
  4034ac:	adrp	x0, 40f000 <ferror@plt+0xd640>
  4034b0:	add	x0, x0, #0xc30
  4034b4:	bl	401610 <ngettext@plt>
  4034b8:	ldr	x3, [sp, #240]
  4034bc:	mov	x2, x0
  4034c0:	mov	w1, #0x0                   	// #0
  4034c4:	mov	w0, #0x0                   	// #0
  4034c8:	bl	401670 <error@plt>
  4034cc:	adrp	x0, 423000 <ferror@plt+0x21640>
  4034d0:	add	x0, x0, #0x2ea
  4034d4:	ldrb	w0, [x0]
  4034d8:	cmp	w0, #0x0
  4034dc:	b.eq	403528 <ferror@plt+0x1b68>  // b.none
  4034e0:	ldrb	w0, [sp, #230]
  4034e4:	eor	w0, w0, #0x1
  4034e8:	and	w0, w0, #0xff
  4034ec:	cmp	w0, #0x0
  4034f0:	b.eq	403528 <ferror@plt+0x1b68>  // b.none
  4034f4:	adrp	x0, 40f000 <ferror@plt+0xd640>
  4034f8:	add	x0, x0, #0xc60
  4034fc:	bl	401990 <gettext@plt>
  403500:	mov	x19, x0
  403504:	ldr	x2, [sp, #40]
  403508:	mov	w1, #0x3                   	// #3
  40350c:	mov	w0, #0x0                   	// #0
  403510:	bl	40c4f0 <ferror@plt+0xab30>
  403514:	mov	x3, x0
  403518:	mov	x2, x19
  40351c:	mov	w1, #0x0                   	// #0
  403520:	mov	w0, #0x0                   	// #0
  403524:	bl	401670 <error@plt>
  403528:	ldrb	w0, [sp, #231]
  40352c:	cmp	w0, #0x0
  403530:	b.eq	403588 <ferror@plt+0x1bc8>  // b.none
  403534:	ldrb	w0, [sp, #230]
  403538:	cmp	w0, #0x0
  40353c:	b.eq	403588 <ferror@plt+0x1bc8>  // b.none
  403540:	ldr	x0, [sp, #240]
  403544:	cmp	x0, #0x0
  403548:	b.ne	403588 <ferror@plt+0x1bc8>  // b.any
  40354c:	ldr	x0, [sp, #232]
  403550:	cmp	x0, #0x0
  403554:	b.ne	403588 <ferror@plt+0x1bc8>  // b.any
  403558:	adrp	x0, 423000 <ferror@plt+0x21640>
  40355c:	add	x0, x0, #0x2ec
  403560:	ldrb	w0, [x0]
  403564:	eor	w0, w0, #0x1
  403568:	and	w0, w0, #0xff
  40356c:	cmp	w0, #0x0
  403570:	b.ne	403580 <ferror@plt+0x1bc0>  // b.any
  403574:	ldr	x0, [sp, #248]
  403578:	cmp	x0, #0x0
  40357c:	b.ne	403588 <ferror@plt+0x1bc8>  // b.any
  403580:	mov	w0, #0x1                   	// #1
  403584:	b	40358c <ferror@plt+0x1bcc>
  403588:	mov	w0, #0x0                   	// #0
  40358c:	and	w0, w0, #0x1
  403590:	and	w0, w0, #0xff
  403594:	ldr	x19, [sp, #16]
  403598:	ldp	x29, x30, [sp], #272
  40359c:	ret
  4035a0:	stp	x29, x30, [sp, #-224]!
  4035a4:	mov	x29, sp
  4035a8:	str	x19, [sp, #16]
  4035ac:	str	w0, [sp, #44]
  4035b0:	str	x1, [sp, #32]
  4035b4:	add	x0, sp, #0x40
  4035b8:	mov	x1, #0x8                   	// #8
  4035bc:	bl	401bac <ferror@plt+0x1ec>
  4035c0:	str	x0, [sp, #168]
  4035c4:	strb	wzr, [sp, #223]
  4035c8:	mov	w0, #0x1                   	// #1
  4035cc:	strb	w0, [sp, #222]
  4035d0:	mov	w0, #0xffffffff            	// #-1
  4035d4:	str	w0, [sp, #216]
  4035d8:	strb	wzr, [sp, #215]
  4035dc:	ldr	x0, [sp, #32]
  4035e0:	ldr	x0, [x0]
  4035e4:	bl	40a3f0 <ferror@plt+0x8a30>
  4035e8:	adrp	x0, 40f000 <ferror@plt+0xd640>
  4035ec:	add	x1, x0, #0x188
  4035f0:	mov	w0, #0x6                   	// #6
  4035f4:	bl	4019b0 <setlocale@plt>
  4035f8:	adrp	x0, 40f000 <ferror@plt+0xd640>
  4035fc:	add	x1, x0, #0xc80
  403600:	adrp	x0, 40e000 <ferror@plt+0xc640>
  403604:	add	x0, x0, #0xfd0
  403608:	bl	401740 <bindtextdomain@plt>
  40360c:	adrp	x0, 40e000 <ferror@plt+0xc640>
  403610:	add	x0, x0, #0xfd0
  403614:	bl	401840 <textdomain@plt>
  403618:	adrp	x0, 40a000 <ferror@plt+0x8640>
  40361c:	add	x0, x0, #0x168
  403620:	bl	40ef80 <ferror@plt+0xd5c0>
  403624:	adrp	x0, 423000 <ferror@plt+0x21640>
  403628:	add	x0, x0, #0x2b0
  40362c:	ldr	x0, [x0]
  403630:	mov	x3, #0x0                   	// #0
  403634:	mov	w2, #0x1                   	// #1
  403638:	mov	x1, #0x0                   	// #0
  40363c:	bl	4016a0 <setvbuf@plt>
  403640:	adrp	x0, 40f000 <ferror@plt+0xd640>
  403644:	add	x0, x0, #0xc98
  403648:	str	x0, [sp, #160]
  40364c:	adrp	x0, 40f000 <ferror@plt+0xd640>
  403650:	add	x0, x0, #0x188
  403654:	str	x0, [sp, #200]
  403658:	b	403988 <ferror@plt+0x1fc8>
  40365c:	ldr	w0, [sp, #156]
  403660:	cmp	w0, #0x104
  403664:	b.eq	403904 <ferror@plt+0x1f44>  // b.none
  403668:	ldr	w0, [sp, #156]
  40366c:	cmp	w0, #0x104
  403670:	b.gt	403980 <ferror@plt+0x1fc0>
  403674:	ldr	w0, [sp, #156]
  403678:	cmp	w0, #0x103
  40367c:	b.eq	4038f0 <ferror@plt+0x1f30>  // b.none
  403680:	ldr	w0, [sp, #156]
  403684:	cmp	w0, #0x103
  403688:	b.gt	403980 <ferror@plt+0x1fc0>
  40368c:	ldr	w0, [sp, #156]
  403690:	cmp	w0, #0x102
  403694:	b.eq	4038c4 <ferror@plt+0x1f04>  // b.none
  403698:	ldr	w0, [sp, #156]
  40369c:	cmp	w0, #0x102
  4036a0:	b.gt	403980 <ferror@plt+0x1fc0>
  4036a4:	ldr	w0, [sp, #156]
  4036a8:	cmp	w0, #0x101
  4036ac:	b.eq	403850 <ferror@plt+0x1e90>  // b.none
  4036b0:	ldr	w0, [sp, #156]
  4036b4:	cmp	w0, #0x101
  4036b8:	b.gt	403980 <ferror@plt+0x1fc0>
  4036bc:	ldr	w0, [sp, #156]
  4036c0:	cmp	w0, #0x100
  4036c4:	b.eq	4038b0 <ferror@plt+0x1ef0>  // b.none
  4036c8:	ldr	w0, [sp, #156]
  4036cc:	cmp	w0, #0x100
  4036d0:	b.gt	403980 <ferror@plt+0x1fc0>
  4036d4:	ldr	w0, [sp, #156]
  4036d8:	cmp	w0, #0x7a
  4036dc:	b.eq	403918 <ferror@plt+0x1f58>  // b.none
  4036e0:	ldr	w0, [sp, #156]
  4036e4:	cmp	w0, #0x7a
  4036e8:	b.gt	403980 <ferror@plt+0x1fc0>
  4036ec:	ldr	w0, [sp, #156]
  4036f0:	cmp	w0, #0x77
  4036f4:	b.eq	403884 <ferror@plt+0x1ec4>  // b.none
  4036f8:	ldr	w0, [sp, #156]
  4036fc:	cmp	w0, #0x77
  403700:	b.gt	403980 <ferror@plt+0x1fc0>
  403704:	ldr	w0, [sp, #156]
  403708:	cmp	w0, #0x74
  40370c:	b.eq	40387c <ferror@plt+0x1ebc>  // b.none
  403710:	ldr	w0, [sp, #156]
  403714:	cmp	w0, #0x74
  403718:	b.gt	403980 <ferror@plt+0x1fc0>
  40371c:	ldr	w0, [sp, #156]
  403720:	cmp	w0, #0x6c
  403724:	b.eq	403780 <ferror@plt+0x1dc0>  // b.none
  403728:	ldr	w0, [sp, #156]
  40372c:	cmp	w0, #0x6c
  403730:	b.gt	403980 <ferror@plt+0x1fc0>
  403734:	ldr	w0, [sp, #156]
  403738:	cmp	w0, #0x63
  40373c:	b.eq	403844 <ferror@plt+0x1e84>  // b.none
  403740:	ldr	w0, [sp, #156]
  403744:	cmp	w0, #0x63
  403748:	b.gt	403980 <ferror@plt+0x1fc0>
  40374c:	ldr	w0, [sp, #156]
  403750:	cmp	w0, #0x62
  403754:	b.eq	403838 <ferror@plt+0x1e78>  // b.none
  403758:	ldr	w0, [sp, #156]
  40375c:	cmp	w0, #0x62
  403760:	b.gt	403980 <ferror@plt+0x1fc0>
  403764:	ldr	w0, [sp, #156]
  403768:	cmn	w0, #0x3
  40376c:	b.eq	403930 <ferror@plt+0x1f70>  // b.none
  403770:	ldr	w0, [sp, #156]
  403774:	cmn	w0, #0x2
  403778:	b.eq	403928 <ferror@plt+0x1f68>  // b.none
  40377c:	b	403980 <ferror@plt+0x1fc0>
  403780:	adrp	x0, 423000 <ferror@plt+0x21640>
  403784:	add	x0, x0, #0x2a0
  403788:	ldr	x19, [x0]
  40378c:	adrp	x0, 40f000 <ferror@plt+0xd640>
  403790:	add	x0, x0, #0xca0
  403794:	bl	401990 <gettext@plt>
  403798:	mov	w5, #0x0                   	// #0
  40379c:	mov	x4, x0
  4037a0:	adrp	x0, 40f000 <ferror@plt+0xd640>
  4037a4:	add	x3, x0, #0x188
  4037a8:	mov	x2, #0xffffffffffffffff    	// #-1
  4037ac:	mov	x1, #0x0                   	// #0
  4037b0:	mov	x0, x19
  4037b4:	bl	40d554 <ferror@plt+0xbb94>
  4037b8:	mov	x1, x0
  4037bc:	adrp	x0, 423000 <ferror@plt+0x21640>
  4037c0:	add	x0, x0, #0x2f8
  4037c4:	str	x1, [x0]
  4037c8:	adrp	x0, 423000 <ferror@plt+0x21640>
  4037cc:	add	x0, x0, #0x2a0
  4037d0:	ldr	x0, [x0]
  4037d4:	str	x0, [sp, #200]
  4037d8:	adrp	x0, 423000 <ferror@plt+0x21640>
  4037dc:	add	x0, x0, #0x2f8
  4037e0:	ldr	x0, [x0]
  4037e4:	and	x0, x0, #0x7
  4037e8:	cmp	x0, #0x0
  4037ec:	b.eq	403988 <ferror@plt+0x1fc8>  // b.none
  4037f0:	adrp	x0, 40f000 <ferror@plt+0xd640>
  4037f4:	add	x0, x0, #0xcb0
  4037f8:	bl	401990 <gettext@plt>
  4037fc:	mov	x19, x0
  403800:	ldr	x0, [sp, #200]
  403804:	bl	40c708 <ferror@plt+0xad48>
  403808:	mov	x3, x0
  40380c:	mov	x2, x19
  403810:	mov	w1, #0x0                   	// #0
  403814:	mov	w0, #0x0                   	// #0
  403818:	bl	401670 <error@plt>
  40381c:	adrp	x0, 40f000 <ferror@plt+0xd640>
  403820:	add	x0, x0, #0xcc8
  403824:	bl	401990 <gettext@plt>
  403828:	mov	x2, x0
  40382c:	mov	w1, #0x0                   	// #0
  403830:	mov	w0, #0x1                   	// #1
  403834:	bl	401670 <error@plt>
  403838:	mov	w0, #0x1                   	// #1
  40383c:	str	w0, [sp, #216]
  403840:	b	403988 <ferror@plt+0x1fc8>
  403844:	mov	w0, #0x1                   	// #1
  403848:	strb	w0, [sp, #223]
  40384c:	b	403988 <ferror@plt+0x1fc8>
  403850:	adrp	x0, 423000 <ferror@plt+0x21640>
  403854:	add	x0, x0, #0x2e8
  403858:	mov	w1, #0x1                   	// #1
  40385c:	strb	w1, [x0]
  403860:	adrp	x0, 423000 <ferror@plt+0x21640>
  403864:	add	x0, x0, #0x2e9
  403868:	strb	wzr, [x0]
  40386c:	adrp	x0, 423000 <ferror@plt+0x21640>
  403870:	add	x0, x0, #0x2eb
  403874:	strb	wzr, [x0]
  403878:	b	403988 <ferror@plt+0x1fc8>
  40387c:	str	wzr, [sp, #216]
  403880:	b	403988 <ferror@plt+0x1fc8>
  403884:	adrp	x0, 423000 <ferror@plt+0x21640>
  403888:	add	x0, x0, #0x2e8
  40388c:	strb	wzr, [x0]
  403890:	adrp	x0, 423000 <ferror@plt+0x21640>
  403894:	add	x0, x0, #0x2e9
  403898:	mov	w1, #0x1                   	// #1
  40389c:	strb	w1, [x0]
  4038a0:	adrp	x0, 423000 <ferror@plt+0x21640>
  4038a4:	add	x0, x0, #0x2eb
  4038a8:	strb	wzr, [x0]
  4038ac:	b	403988 <ferror@plt+0x1fc8>
  4038b0:	adrp	x0, 423000 <ferror@plt+0x21640>
  4038b4:	add	x0, x0, #0x2ea
  4038b8:	mov	w1, #0x1                   	// #1
  4038bc:	strb	w1, [x0]
  4038c0:	b	403988 <ferror@plt+0x1fc8>
  4038c4:	adrp	x0, 423000 <ferror@plt+0x21640>
  4038c8:	add	x0, x0, #0x2e8
  4038cc:	strb	wzr, [x0]
  4038d0:	adrp	x0, 423000 <ferror@plt+0x21640>
  4038d4:	add	x0, x0, #0x2e9
  4038d8:	strb	wzr, [x0]
  4038dc:	adrp	x0, 423000 <ferror@plt+0x21640>
  4038e0:	add	x0, x0, #0x2eb
  4038e4:	mov	w1, #0x1                   	// #1
  4038e8:	strb	w1, [x0]
  4038ec:	b	403988 <ferror@plt+0x1fc8>
  4038f0:	adrp	x0, 423000 <ferror@plt+0x21640>
  4038f4:	add	x0, x0, #0x2ec
  4038f8:	mov	w1, #0x1                   	// #1
  4038fc:	strb	w1, [x0]
  403900:	b	403988 <ferror@plt+0x1fc8>
  403904:	mov	w0, #0x1                   	// #1
  403908:	strb	w0, [sp, #215]
  40390c:	mov	w0, #0x1                   	// #1
  403910:	str	w0, [sp, #216]
  403914:	b	403988 <ferror@plt+0x1fc8>
  403918:	adrp	x0, 423000 <ferror@plt+0x21640>
  40391c:	add	x0, x0, #0x204
  403920:	strb	wzr, [x0]
  403924:	b	403988 <ferror@plt+0x1fc8>
  403928:	mov	w0, #0x0                   	// #0
  40392c:	bl	401e04 <ferror@plt+0x444>
  403930:	adrp	x0, 423000 <ferror@plt+0x21640>
  403934:	add	x0, x0, #0x2b0
  403938:	ldr	x7, [x0]
  40393c:	adrp	x0, 423000 <ferror@plt+0x21640>
  403940:	add	x0, x0, #0x220
  403944:	ldr	x1, [x0]
  403948:	mov	x6, #0x0                   	// #0
  40394c:	adrp	x0, 40f000 <ferror@plt+0xd640>
  403950:	add	x5, x0, #0xce8
  403954:	adrp	x0, 40f000 <ferror@plt+0xd640>
  403958:	add	x4, x0, #0xcf8
  40395c:	mov	x3, x1
  403960:	adrp	x0, 40f000 <ferror@plt+0xd640>
  403964:	add	x2, x0, #0xc0
  403968:	adrp	x0, 40f000 <ferror@plt+0xd640>
  40396c:	add	x1, x0, #0xa38
  403970:	mov	x0, x7
  403974:	bl	40ce6c <ferror@plt+0xb4ac>
  403978:	mov	w0, #0x0                   	// #0
  40397c:	bl	401660 <exit@plt>
  403980:	mov	w0, #0x1                   	// #1
  403984:	bl	401e04 <ferror@plt+0x444>
  403988:	mov	x4, #0x0                   	// #0
  40398c:	adrp	x0, 40f000 <ferror@plt+0xd640>
  403990:	add	x3, x0, #0x2a0
  403994:	ldr	x2, [sp, #160]
  403998:	ldr	x1, [sp, #32]
  40399c:	ldr	w0, [sp, #44]
  4039a0:	bl	401850 <getopt_long@plt>
  4039a4:	str	w0, [sp, #156]
  4039a8:	ldr	w0, [sp, #156]
  4039ac:	cmn	w0, #0x1
  4039b0:	b.ne	40365c <ferror@plt+0x1c9c>  // b.any
  4039b4:	adrp	x0, 423000 <ferror@plt+0x21640>
  4039b8:	add	x0, x0, #0x2d8
  4039bc:	mov	x1, #0x3                   	// #3
  4039c0:	str	x1, [x0]
  4039c4:	adrp	x0, 423000 <ferror@plt+0x21640>
  4039c8:	add	x0, x0, #0x2f0
  4039cc:	ldr	w1, [x0]
  4039d0:	adrp	x0, 423000 <ferror@plt+0x21640>
  4039d4:	add	x0, x0, #0x210
  4039d8:	mov	w1, w1
  4039dc:	ldr	x0, [x0, x1, lsl #3]
  4039e0:	lsl	x1, x0, #3
  4039e4:	adrp	x0, 423000 <ferror@plt+0x21640>
  4039e8:	add	x0, x0, #0x2f8
  4039ec:	ldr	x0, [x0]
  4039f0:	cmp	x1, x0
  4039f4:	b.cs	403a90 <ferror@plt+0x20d0>  // b.hs, b.nlast
  4039f8:	adrp	x0, 40f000 <ferror@plt+0xd640>
  4039fc:	add	x0, x0, #0xcb0
  403a00:	bl	401990 <gettext@plt>
  403a04:	mov	x19, x0
  403a08:	ldr	x0, [sp, #200]
  403a0c:	bl	40c708 <ferror@plt+0xad48>
  403a10:	mov	x3, x0
  403a14:	mov	x2, x19
  403a18:	mov	w1, #0x0                   	// #0
  403a1c:	mov	w0, #0x0                   	// #0
  403a20:	bl	401670 <error@plt>
  403a24:	adrp	x0, 40f000 <ferror@plt+0xd640>
  403a28:	add	x0, x0, #0xd08
  403a2c:	bl	401990 <gettext@plt>
  403a30:	mov	x19, x0
  403a34:	adrp	x0, 423000 <ferror@plt+0x21640>
  403a38:	add	x0, x0, #0x2f0
  403a3c:	ldr	w1, [x0]
  403a40:	adrp	x0, 40f000 <ferror@plt+0xd640>
  403a44:	add	x0, x0, #0x208
  403a48:	mov	w1, w1
  403a4c:	ldr	x0, [x0, x1, lsl #3]
  403a50:	bl	40c708 <ferror@plt+0xad48>
  403a54:	mov	x2, x0
  403a58:	adrp	x0, 423000 <ferror@plt+0x21640>
  403a5c:	add	x0, x0, #0x2f0
  403a60:	ldr	w1, [x0]
  403a64:	adrp	x0, 423000 <ferror@plt+0x21640>
  403a68:	add	x0, x0, #0x210
  403a6c:	mov	w1, w1
  403a70:	ldr	x0, [x0, x1, lsl #3]
  403a74:	lsl	x0, x0, #3
  403a78:	mov	x4, x0
  403a7c:	mov	x3, x2
  403a80:	mov	x2, x19
  403a84:	mov	w1, #0x0                   	// #0
  403a88:	mov	w0, #0x1                   	// #1
  403a8c:	bl	401670 <error@plt>
  403a90:	adrp	x0, 423000 <ferror@plt+0x21640>
  403a94:	add	x0, x0, #0x2f8
  403a98:	ldr	x0, [x0]
  403a9c:	cmp	x0, #0x0
  403aa0:	b.ne	403ae4 <ferror@plt+0x2124>  // b.any
  403aa4:	ldrb	w0, [sp, #223]
  403aa8:	eor	w0, w0, #0x1
  403aac:	and	w0, w0, #0xff
  403ab0:	cmp	w0, #0x0
  403ab4:	b.eq	403ae4 <ferror@plt+0x2124>  // b.none
  403ab8:	adrp	x0, 423000 <ferror@plt+0x21640>
  403abc:	add	x0, x0, #0x2f0
  403ac0:	ldr	w1, [x0]
  403ac4:	adrp	x0, 423000 <ferror@plt+0x21640>
  403ac8:	add	x0, x0, #0x210
  403acc:	mov	w1, w1
  403ad0:	ldr	x0, [x0, x1, lsl #3]
  403ad4:	lsl	x1, x0, #3
  403ad8:	adrp	x0, 423000 <ferror@plt+0x21640>
  403adc:	add	x0, x0, #0x2f8
  403ae0:	str	x1, [x0]
  403ae4:	adrp	x0, 423000 <ferror@plt+0x21640>
  403ae8:	add	x0, x0, #0x2f8
  403aec:	ldr	x0, [x0]
  403af0:	lsr	x1, x0, #2
  403af4:	adrp	x0, 423000 <ferror@plt+0x21640>
  403af8:	add	x0, x0, #0x2e0
  403afc:	str	x1, [x0]
  403b00:	ldrb	w0, [sp, #215]
  403b04:	cmp	w0, #0x0
  403b08:	b.eq	403b3c <ferror@plt+0x217c>  // b.none
  403b0c:	ldr	w0, [sp, #216]
  403b10:	cmp	w0, #0x0
  403b14:	b.ne	403b3c <ferror@plt+0x217c>  // b.any
  403b18:	adrp	x0, 40f000 <ferror@plt+0xd640>
  403b1c:	add	x0, x0, #0xd38
  403b20:	bl	401990 <gettext@plt>
  403b24:	mov	x2, x0
  403b28:	mov	w1, #0x0                   	// #0
  403b2c:	mov	w0, #0x0                   	// #0
  403b30:	bl	401670 <error@plt>
  403b34:	mov	w0, #0x1                   	// #1
  403b38:	bl	401e04 <ferror@plt+0x444>
  403b3c:	adrp	x0, 423000 <ferror@plt+0x21640>
  403b40:	add	x0, x0, #0x204
  403b44:	ldrb	w0, [x0]
  403b48:	cmp	w0, #0xa
  403b4c:	b.eq	403b80 <ferror@plt+0x21c0>  // b.none
  403b50:	ldrb	w0, [sp, #223]
  403b54:	cmp	w0, #0x0
  403b58:	b.eq	403b80 <ferror@plt+0x21c0>  // b.none
  403b5c:	adrp	x0, 40f000 <ferror@plt+0xd640>
  403b60:	add	x0, x0, #0xd60
  403b64:	bl	401990 <gettext@plt>
  403b68:	mov	x2, x0
  403b6c:	mov	w1, #0x0                   	// #0
  403b70:	mov	w0, #0x0                   	// #0
  403b74:	bl	401670 <error@plt>
  403b78:	mov	w0, #0x1                   	// #1
  403b7c:	bl	401e04 <ferror@plt+0x444>
  403b80:	ldrb	w0, [sp, #215]
  403b84:	cmp	w0, #0x0
  403b88:	b.eq	403bbc <ferror@plt+0x21fc>  // b.none
  403b8c:	ldrb	w0, [sp, #223]
  403b90:	cmp	w0, #0x0
  403b94:	b.eq	403bbc <ferror@plt+0x21fc>  // b.none
  403b98:	adrp	x0, 40f000 <ferror@plt+0xd640>
  403b9c:	add	x0, x0, #0xda0
  403ba0:	bl	401990 <gettext@plt>
  403ba4:	mov	x2, x0
  403ba8:	mov	w1, #0x0                   	// #0
  403bac:	mov	w0, #0x0                   	// #0
  403bb0:	bl	401670 <error@plt>
  403bb4:	mov	w0, #0x1                   	// #1
  403bb8:	bl	401e04 <ferror@plt+0x444>
  403bbc:	ldr	w0, [sp, #216]
  403bc0:	cmp	w0, #0x0
  403bc4:	b.lt	403bf8 <ferror@plt+0x2238>  // b.tstop
  403bc8:	ldrb	w0, [sp, #223]
  403bcc:	cmp	w0, #0x0
  403bd0:	b.eq	403bf8 <ferror@plt+0x2238>  // b.none
  403bd4:	adrp	x0, 40f000 <ferror@plt+0xd640>
  403bd8:	add	x0, x0, #0xde0
  403bdc:	bl	401990 <gettext@plt>
  403be0:	mov	x2, x0
  403be4:	mov	w1, #0x0                   	// #0
  403be8:	mov	w0, #0x0                   	// #0
  403bec:	bl	401670 <error@plt>
  403bf0:	mov	w0, #0x1                   	// #1
  403bf4:	bl	401e04 <ferror@plt+0x444>
  403bf8:	adrp	x0, 423000 <ferror@plt+0x21640>
  403bfc:	add	x0, x0, #0x2ea
  403c00:	ldrb	w0, [x0]
  403c04:	cmp	w0, #0x0
  403c08:	b.eq	403c44 <ferror@plt+0x2284>  // b.none
  403c0c:	ldrb	w0, [sp, #223]
  403c10:	eor	w0, w0, #0x1
  403c14:	and	w0, w0, #0xff
  403c18:	cmp	w0, #0x0
  403c1c:	b.eq	403c44 <ferror@plt+0x2284>  // b.none
  403c20:	adrp	x0, 40f000 <ferror@plt+0xd640>
  403c24:	add	x0, x0, #0xe30
  403c28:	bl	401990 <gettext@plt>
  403c2c:	mov	x2, x0
  403c30:	mov	w1, #0x0                   	// #0
  403c34:	mov	w0, #0x0                   	// #0
  403c38:	bl	401670 <error@plt>
  403c3c:	mov	w0, #0x1                   	// #1
  403c40:	bl	401e04 <ferror@plt+0x444>
  403c44:	adrp	x0, 423000 <ferror@plt+0x21640>
  403c48:	add	x0, x0, #0x2e8
  403c4c:	ldrb	w0, [x0]
  403c50:	cmp	w0, #0x0
  403c54:	b.eq	403c90 <ferror@plt+0x22d0>  // b.none
  403c58:	ldrb	w0, [sp, #223]
  403c5c:	eor	w0, w0, #0x1
  403c60:	and	w0, w0, #0xff
  403c64:	cmp	w0, #0x0
  403c68:	b.eq	403c90 <ferror@plt+0x22d0>  // b.none
  403c6c:	adrp	x0, 40f000 <ferror@plt+0xd640>
  403c70:	add	x0, x0, #0xe78
  403c74:	bl	401990 <gettext@plt>
  403c78:	mov	x2, x0
  403c7c:	mov	w1, #0x0                   	// #0
  403c80:	mov	w0, #0x0                   	// #0
  403c84:	bl	401670 <error@plt>
  403c88:	mov	w0, #0x1                   	// #1
  403c8c:	bl	401e04 <ferror@plt+0x444>
  403c90:	adrp	x0, 423000 <ferror@plt+0x21640>
  403c94:	add	x0, x0, #0x2e9
  403c98:	ldrb	w0, [x0]
  403c9c:	cmp	w0, #0x0
  403ca0:	b.eq	403cdc <ferror@plt+0x231c>  // b.none
  403ca4:	ldrb	w0, [sp, #223]
  403ca8:	eor	w0, w0, #0x1
  403cac:	and	w0, w0, #0xff
  403cb0:	cmp	w0, #0x0
  403cb4:	b.eq	403cdc <ferror@plt+0x231c>  // b.none
  403cb8:	adrp	x0, 40f000 <ferror@plt+0xd640>
  403cbc:	add	x0, x0, #0xeb8
  403cc0:	bl	401990 <gettext@plt>
  403cc4:	mov	x2, x0
  403cc8:	mov	w1, #0x0                   	// #0
  403ccc:	mov	w0, #0x0                   	// #0
  403cd0:	bl	401670 <error@plt>
  403cd4:	mov	w0, #0x1                   	// #1
  403cd8:	bl	401e04 <ferror@plt+0x444>
  403cdc:	adrp	x0, 423000 <ferror@plt+0x21640>
  403ce0:	add	x0, x0, #0x2eb
  403ce4:	ldrb	w0, [x0]
  403ce8:	cmp	w0, #0x0
  403cec:	b.eq	403d28 <ferror@plt+0x2368>  // b.none
  403cf0:	ldrb	w0, [sp, #223]
  403cf4:	eor	w0, w0, #0x1
  403cf8:	and	w0, w0, #0xff
  403cfc:	cmp	w0, #0x0
  403d00:	b.eq	403d28 <ferror@plt+0x2368>  // b.none
  403d04:	adrp	x0, 40f000 <ferror@plt+0xd640>
  403d08:	add	x0, x0, #0xef8
  403d0c:	bl	401990 <gettext@plt>
  403d10:	mov	x2, x0
  403d14:	mov	w1, #0x0                   	// #0
  403d18:	mov	w0, #0x0                   	// #0
  403d1c:	bl	401670 <error@plt>
  403d20:	mov	w0, #0x1                   	// #1
  403d24:	bl	401e04 <ferror@plt+0x444>
  403d28:	adrp	x0, 423000 <ferror@plt+0x21640>
  403d2c:	add	x0, x0, #0x2ec
  403d30:	ldrb	w0, [x0]
  403d34:	mov	w1, w0
  403d38:	ldrb	w0, [sp, #223]
  403d3c:	eor	w0, w0, #0x1
  403d40:	and	w0, w0, #0xff
  403d44:	and	w0, w1, w0
  403d48:	cmp	w0, #0x0
  403d4c:	b.eq	403d74 <ferror@plt+0x23b4>  // b.none
  403d50:	adrp	x0, 40f000 <ferror@plt+0xd640>
  403d54:	add	x0, x0, #0xf38
  403d58:	bl	401990 <gettext@plt>
  403d5c:	mov	x2, x0
  403d60:	mov	w1, #0x0                   	// #0
  403d64:	mov	w0, #0x0                   	// #0
  403d68:	bl	401670 <error@plt>
  403d6c:	mov	w0, #0x1                   	// #1
  403d70:	bl	401e04 <ferror@plt+0x444>
  403d74:	ldr	w0, [sp, #216]
  403d78:	cmp	w0, #0x0
  403d7c:	b.ge	403d84 <ferror@plt+0x23c4>  // b.tcont
  403d80:	str	wzr, [sp, #216]
  403d84:	ldrsw	x0, [sp, #44]
  403d88:	lsl	x0, x0, #3
  403d8c:	ldr	x1, [sp, #32]
  403d90:	add	x0, x1, x0
  403d94:	str	x0, [sp, #192]
  403d98:	adrp	x0, 423000 <ferror@plt+0x21640>
  403d9c:	add	x0, x0, #0x2a8
  403da0:	ldr	w0, [x0]
  403da4:	ldr	w1, [sp, #44]
  403da8:	cmp	w1, w0
  403dac:	b.ne	403dcc <ferror@plt+0x240c>  // b.any
  403db0:	ldr	x19, [sp, #192]
  403db4:	add	x0, x19, #0x8
  403db8:	str	x0, [sp, #192]
  403dbc:	adrp	x0, 40f000 <ferror@plt+0xd640>
  403dc0:	add	x0, x0, #0xa50
  403dc4:	bl	401df0 <ferror@plt+0x430>
  403dc8:	str	x0, [x19]
  403dcc:	adrp	x0, 423000 <ferror@plt+0x21640>
  403dd0:	add	x0, x0, #0x2a8
  403dd4:	ldr	w0, [x0]
  403dd8:	sxtw	x0, w0
  403ddc:	lsl	x0, x0, #3
  403de0:	ldr	x1, [sp, #32]
  403de4:	add	x0, x1, x0
  403de8:	str	x0, [sp, #184]
  403dec:	b	404094 <ferror@plt+0x26d4>
  403df0:	ldr	x0, [sp, #184]
  403df4:	ldr	x0, [x0]
  403df8:	str	x0, [sp, #144]
  403dfc:	ldrb	w0, [sp, #223]
  403e00:	cmp	w0, #0x0
  403e04:	b.eq	403e2c <ferror@plt+0x246c>  // b.none
  403e08:	ldr	x0, [sp, #144]
  403e0c:	bl	402d6c <ferror@plt+0x13ac>
  403e10:	and	w1, w0, #0xff
  403e14:	ldrb	w0, [sp, #222]
  403e18:	and	w0, w0, w1
  403e1c:	cmp	w0, #0x0
  403e20:	cset	w0, ne  // ne = any
  403e24:	strb	w0, [sp, #222]
  403e28:	b	404088 <ferror@plt+0x26c8>
  403e2c:	ldr	w0, [sp, #216]
  403e30:	str	w0, [sp, #60]
  403e34:	add	x1, sp, #0x3b
  403e38:	add	x0, sp, #0x3c
  403e3c:	mov	x3, x1
  403e40:	ldr	x2, [sp, #168]
  403e44:	mov	x1, x0
  403e48:	ldr	x0, [sp, #144]
  403e4c:	bl	402b50 <ferror@plt+0x1190>
  403e50:	and	w0, w0, #0xff
  403e54:	eor	w0, w0, #0x1
  403e58:	and	w0, w0, #0xff
  403e5c:	cmp	w0, #0x0
  403e60:	b.eq	403e6c <ferror@plt+0x24ac>  // b.none
  403e64:	strb	wzr, [sp, #222]
  403e68:	b	404088 <ferror@plt+0x26c8>
  403e6c:	mov	w1, #0x5c                  	// #92
  403e70:	ldr	x0, [sp, #144]
  403e74:	bl	4018d0 <strchr@plt>
  403e78:	cmp	x0, #0x0
  403e7c:	b.ne	403e94 <ferror@plt+0x24d4>  // b.any
  403e80:	mov	w1, #0xa                   	// #10
  403e84:	ldr	x0, [sp, #144]
  403e88:	bl	4018d0 <strchr@plt>
  403e8c:	cmp	x0, #0x0
  403e90:	b.eq	403eb0 <ferror@plt+0x24f0>  // b.none
  403e94:	adrp	x0, 423000 <ferror@plt+0x21640>
  403e98:	add	x0, x0, #0x204
  403e9c:	ldrb	w0, [x0]
  403ea0:	cmp	w0, #0xa
  403ea4:	b.ne	403eb0 <ferror@plt+0x24f0>  // b.any
  403ea8:	mov	w0, #0x1                   	// #1
  403eac:	b	403eb4 <ferror@plt+0x24f4>
  403eb0:	mov	w0, #0x0                   	// #0
  403eb4:	strb	w0, [sp, #143]
  403eb8:	ldrb	w0, [sp, #143]
  403ebc:	and	w0, w0, #0x1
  403ec0:	strb	w0, [sp, #143]
  403ec4:	ldrb	w0, [sp, #215]
  403ec8:	cmp	w0, #0x0
  403ecc:	b.eq	403fbc <ferror@plt+0x25fc>  // b.none
  403ed0:	ldrb	w0, [sp, #143]
  403ed4:	cmp	w0, #0x0
  403ed8:	b.eq	403ee4 <ferror@plt+0x2524>  // b.none
  403edc:	mov	w0, #0x5c                  	// #92
  403ee0:	bl	401780 <putchar_unlocked@plt>
  403ee4:	adrp	x0, 423000 <ferror@plt+0x21640>
  403ee8:	add	x0, x0, #0x2f0
  403eec:	ldr	w1, [x0]
  403ef0:	adrp	x0, 40f000 <ferror@plt+0xd640>
  403ef4:	add	x0, x0, #0x220
  403ef8:	mov	w1, w1
  403efc:	ldr	x2, [x0, x1, lsl #3]
  403f00:	adrp	x0, 423000 <ferror@plt+0x21640>
  403f04:	add	x0, x0, #0x2b0
  403f08:	ldr	x0, [x0]
  403f0c:	mov	x1, x0
  403f10:	mov	x0, x2
  403f14:	bl	401920 <fputs_unlocked@plt>
  403f18:	adrp	x0, 423000 <ferror@plt+0x21640>
  403f1c:	add	x0, x0, #0x2f0
  403f20:	ldr	w1, [x0]
  403f24:	adrp	x0, 423000 <ferror@plt+0x21640>
  403f28:	add	x0, x0, #0x210
  403f2c:	mov	w1, w1
  403f30:	ldr	x0, [x0, x1, lsl #3]
  403f34:	lsl	x1, x0, #3
  403f38:	adrp	x0, 423000 <ferror@plt+0x21640>
  403f3c:	add	x0, x0, #0x2f8
  403f40:	ldr	x0, [x0]
  403f44:	cmp	x1, x0
  403f48:	b.ls	403f68 <ferror@plt+0x25a8>  // b.plast
  403f4c:	adrp	x0, 423000 <ferror@plt+0x21640>
  403f50:	add	x0, x0, #0x2f8
  403f54:	ldr	x0, [x0]
  403f58:	mov	x1, x0
  403f5c:	adrp	x0, 40f000 <ferror@plt+0xd640>
  403f60:	add	x0, x0, #0xf78
  403f64:	bl	401950 <printf@plt>
  403f68:	adrp	x0, 423000 <ferror@plt+0x21640>
  403f6c:	add	x0, x0, #0x2b0
  403f70:	ldr	x0, [x0]
  403f74:	mov	x3, x0
  403f78:	mov	x2, #0x2                   	// #2
  403f7c:	mov	x1, #0x1                   	// #1
  403f80:	adrp	x0, 40f000 <ferror@plt+0xd640>
  403f84:	add	x0, x0, #0xf80
  403f88:	bl	401630 <fwrite_unlocked@plt>
  403f8c:	ldrb	w1, [sp, #143]
  403f90:	ldr	x0, [sp, #144]
  403f94:	bl	402a70 <ferror@plt+0x10b0>
  403f98:	adrp	x0, 423000 <ferror@plt+0x21640>
  403f9c:	add	x0, x0, #0x2b0
  403fa0:	ldr	x0, [x0]
  403fa4:	mov	x3, x0
  403fa8:	mov	x2, #0x4                   	// #4
  403fac:	mov	x1, #0x1                   	// #1
  403fb0:	adrp	x0, 40f000 <ferror@plt+0xd640>
  403fb4:	add	x0, x0, #0xf88
  403fb8:	bl	401630 <fwrite_unlocked@plt>
  403fbc:	ldrb	w0, [sp, #215]
  403fc0:	eor	w0, w0, #0x1
  403fc4:	and	w0, w0, #0xff
  403fc8:	cmp	w0, #0x0
  403fcc:	b.eq	403fe4 <ferror@plt+0x2624>  // b.none
  403fd0:	ldrb	w0, [sp, #143]
  403fd4:	cmp	w0, #0x0
  403fd8:	b.eq	403fe4 <ferror@plt+0x2624>  // b.none
  403fdc:	mov	w0, #0x5c                  	// #92
  403fe0:	bl	401780 <putchar_unlocked@plt>
  403fe4:	str	xzr, [sp, #176]
  403fe8:	b	404018 <ferror@plt+0x2658>
  403fec:	ldr	x1, [sp, #168]
  403ff0:	ldr	x0, [sp, #176]
  403ff4:	add	x0, x1, x0
  403ff8:	ldrb	w0, [x0]
  403ffc:	mov	w1, w0
  404000:	adrp	x0, 40f000 <ferror@plt+0xd640>
  404004:	add	x0, x0, #0xf90
  404008:	bl	401950 <printf@plt>
  40400c:	ldr	x0, [sp, #176]
  404010:	add	x0, x0, #0x1
  404014:	str	x0, [sp, #176]
  404018:	adrp	x0, 423000 <ferror@plt+0x21640>
  40401c:	add	x0, x0, #0x2e0
  404020:	ldr	x0, [x0]
  404024:	lsr	x0, x0, #1
  404028:	ldr	x1, [sp, #176]
  40402c:	cmp	x1, x0
  404030:	b.cc	403fec <ferror@plt+0x262c>  // b.lo, b.ul, b.last
  404034:	ldrb	w0, [sp, #215]
  404038:	eor	w0, w0, #0x1
  40403c:	and	w0, w0, #0xff
  404040:	cmp	w0, #0x0
  404044:	b.eq	404078 <ferror@plt+0x26b8>  // b.none
  404048:	mov	w0, #0x20                  	// #32
  40404c:	bl	401780 <putchar_unlocked@plt>
  404050:	ldr	w0, [sp, #60]
  404054:	cmp	w0, #0x0
  404058:	b.eq	404064 <ferror@plt+0x26a4>  // b.none
  40405c:	mov	w0, #0x2a                  	// #42
  404060:	b	404068 <ferror@plt+0x26a8>
  404064:	mov	w0, #0x20                  	// #32
  404068:	bl	401780 <putchar_unlocked@plt>
  40406c:	ldrb	w1, [sp, #143]
  404070:	ldr	x0, [sp, #144]
  404074:	bl	402a70 <ferror@plt+0x10b0>
  404078:	adrp	x0, 423000 <ferror@plt+0x21640>
  40407c:	add	x0, x0, #0x204
  404080:	ldrb	w0, [x0]
  404084:	bl	401780 <putchar_unlocked@plt>
  404088:	ldr	x0, [sp, #184]
  40408c:	add	x0, x0, #0x8
  404090:	str	x0, [sp, #184]
  404094:	ldr	x1, [sp, #184]
  404098:	ldr	x0, [sp, #192]
  40409c:	cmp	x1, x0
  4040a0:	b.cc	403df0 <ferror@plt+0x2430>  // b.lo, b.ul, b.last
  4040a4:	adrp	x0, 423000 <ferror@plt+0x21640>
  4040a8:	add	x0, x0, #0x2d0
  4040ac:	ldrb	w0, [x0]
  4040b0:	cmp	w0, #0x0
  4040b4:	b.eq	4040f4 <ferror@plt+0x2734>  // b.none
  4040b8:	adrp	x0, 423000 <ferror@plt+0x21640>
  4040bc:	add	x0, x0, #0x2b8
  4040c0:	ldr	x0, [x0]
  4040c4:	bl	40e204 <ferror@plt+0xc844>
  4040c8:	cmn	w0, #0x1
  4040cc:	b.ne	4040f4 <ferror@plt+0x2734>  // b.any
  4040d0:	bl	401970 <__errno_location@plt>
  4040d4:	ldr	w19, [x0]
  4040d8:	adrp	x0, 40f000 <ferror@plt+0xd640>
  4040dc:	add	x0, x0, #0xa68
  4040e0:	bl	401990 <gettext@plt>
  4040e4:	mov	x2, x0
  4040e8:	mov	w1, w19
  4040ec:	mov	w0, #0x1                   	// #1
  4040f0:	bl	401670 <error@plt>
  4040f4:	ldrb	w0, [sp, #222]
  4040f8:	eor	w0, w0, #0x1
  4040fc:	and	w0, w0, #0xff
  404100:	ldr	x19, [sp, #16]
  404104:	ldp	x29, x30, [sp], #224
  404108:	ret
  40410c:	sub	sp, sp, #0x20
  404110:	str	x0, [sp, #8]
  404114:	ldr	x0, [sp, #8]
  404118:	str	x0, [sp, #24]
  40411c:	ldr	x0, [sp, #24]
  404120:	ldrb	w0, [x0]
  404124:	and	x1, x0, #0xff
  404128:	ldr	x0, [sp, #24]
  40412c:	add	x0, x0, #0x1
  404130:	ldrb	w0, [x0]
  404134:	and	x0, x0, #0xff
  404138:	lsl	x0, x0, #8
  40413c:	orr	x1, x1, x0
  404140:	ldr	x0, [sp, #24]
  404144:	add	x0, x0, #0x2
  404148:	ldrb	w0, [x0]
  40414c:	and	x0, x0, #0xff
  404150:	lsl	x0, x0, #16
  404154:	orr	x1, x1, x0
  404158:	ldr	x0, [sp, #24]
  40415c:	add	x0, x0, #0x3
  404160:	ldrb	w0, [x0]
  404164:	and	x0, x0, #0xff
  404168:	lsl	x0, x0, #24
  40416c:	orr	x1, x1, x0
  404170:	ldr	x0, [sp, #24]
  404174:	add	x0, x0, #0x4
  404178:	ldrb	w0, [x0]
  40417c:	and	x0, x0, #0xff
  404180:	lsl	x0, x0, #32
  404184:	orr	x1, x1, x0
  404188:	ldr	x0, [sp, #24]
  40418c:	add	x0, x0, #0x5
  404190:	ldrb	w0, [x0]
  404194:	and	x0, x0, #0xff
  404198:	lsl	x0, x0, #40
  40419c:	orr	x1, x1, x0
  4041a0:	ldr	x0, [sp, #24]
  4041a4:	add	x0, x0, #0x6
  4041a8:	ldrb	w0, [x0]
  4041ac:	and	x0, x0, #0xff
  4041b0:	lsl	x0, x0, #48
  4041b4:	orr	x1, x1, x0
  4041b8:	ldr	x0, [sp, #24]
  4041bc:	add	x0, x0, #0x7
  4041c0:	ldrb	w0, [x0]
  4041c4:	and	x0, x0, #0xff
  4041c8:	lsl	x0, x0, #56
  4041cc:	orr	x0, x1, x0
  4041d0:	add	sp, sp, #0x20
  4041d4:	ret
  4041d8:	sub	sp, sp, #0x20
  4041dc:	str	x0, [sp, #8]
  4041e0:	str	w1, [sp, #4]
  4041e4:	ldr	x0, [sp, #8]
  4041e8:	str	x0, [sp, #24]
  4041ec:	ldr	w0, [sp, #4]
  4041f0:	and	w1, w0, #0xff
  4041f4:	ldr	x0, [sp, #24]
  4041f8:	strb	w1, [x0]
  4041fc:	ldr	w0, [sp, #4]
  404200:	lsr	w1, w0, #8
  404204:	ldr	x0, [sp, #24]
  404208:	add	x0, x0, #0x1
  40420c:	and	w1, w1, #0xff
  404210:	strb	w1, [x0]
  404214:	ldr	w0, [sp, #4]
  404218:	lsr	w1, w0, #16
  40421c:	ldr	x0, [sp, #24]
  404220:	add	x0, x0, #0x2
  404224:	and	w1, w1, #0xff
  404228:	strb	w1, [x0]
  40422c:	ldr	w0, [sp, #4]
  404230:	lsr	w1, w0, #24
  404234:	ldr	x0, [sp, #24]
  404238:	add	x0, x0, #0x3
  40423c:	and	w1, w1, #0xff
  404240:	strb	w1, [x0]
  404244:	nop
  404248:	add	sp, sp, #0x20
  40424c:	ret
  404250:	sub	sp, sp, #0x20
  404254:	str	x0, [sp, #8]
  404258:	str	x1, [sp]
  40425c:	ldr	x0, [sp, #8]
  404260:	str	x0, [sp, #24]
  404264:	ldr	x0, [sp]
  404268:	and	w1, w0, #0xff
  40426c:	ldr	x0, [sp, #24]
  404270:	strb	w1, [x0]
  404274:	ldr	x0, [sp]
  404278:	lsr	x1, x0, #8
  40427c:	ldr	x0, [sp, #24]
  404280:	add	x0, x0, #0x1
  404284:	and	w1, w1, #0xff
  404288:	strb	w1, [x0]
  40428c:	ldr	x0, [sp]
  404290:	lsr	x1, x0, #16
  404294:	ldr	x0, [sp, #24]
  404298:	add	x0, x0, #0x2
  40429c:	and	w1, w1, #0xff
  4042a0:	strb	w1, [x0]
  4042a4:	ldr	x0, [sp]
  4042a8:	lsr	x1, x0, #24
  4042ac:	ldr	x0, [sp, #24]
  4042b0:	add	x0, x0, #0x3
  4042b4:	and	w1, w1, #0xff
  4042b8:	strb	w1, [x0]
  4042bc:	ldr	x0, [sp]
  4042c0:	lsr	x1, x0, #32
  4042c4:	ldr	x0, [sp, #24]
  4042c8:	add	x0, x0, #0x4
  4042cc:	and	w1, w1, #0xff
  4042d0:	strb	w1, [x0]
  4042d4:	ldr	x0, [sp]
  4042d8:	lsr	x1, x0, #40
  4042dc:	ldr	x0, [sp, #24]
  4042e0:	add	x0, x0, #0x5
  4042e4:	and	w1, w1, #0xff
  4042e8:	strb	w1, [x0]
  4042ec:	ldr	x0, [sp]
  4042f0:	lsr	x1, x0, #48
  4042f4:	ldr	x0, [sp, #24]
  4042f8:	add	x0, x0, #0x6
  4042fc:	and	w1, w1, #0xff
  404300:	strb	w1, [x0]
  404304:	ldr	x0, [sp]
  404308:	lsr	x1, x0, #56
  40430c:	ldr	x0, [sp, #24]
  404310:	add	x0, x0, #0x7
  404314:	and	w1, w1, #0xff
  404318:	strb	w1, [x0]
  40431c:	nop
  404320:	add	sp, sp, #0x20
  404324:	ret
  404328:	sub	sp, sp, #0x10
  40432c:	str	x0, [sp, #8]
  404330:	str	w1, [sp, #4]
  404334:	ldr	w0, [sp, #4]
  404338:	ldr	x1, [sp, #8]
  40433c:	ror	x0, x1, x0
  404340:	add	sp, sp, #0x10
  404344:	ret
  404348:	stp	x29, x30, [sp, #-32]!
  40434c:	mov	x29, sp
  404350:	str	x0, [sp, #24]
  404354:	str	x1, [sp, #16]
  404358:	adrp	x0, 423000 <ferror@plt+0x21640>
  40435c:	add	x0, x0, #0x218
  404360:	ldr	x3, [x0]
  404364:	ldr	x2, [sp, #16]
  404368:	mov	w1, #0x0                   	// #0
  40436c:	ldr	x0, [sp, #24]
  404370:	blr	x3
  404374:	nop
  404378:	ldp	x29, x30, [sp], #32
  40437c:	ret
  404380:	sub	sp, sp, #0x10
  404384:	str	x0, [sp, #8]
  404388:	ldr	x0, [sp, #8]
  40438c:	mov	x1, #0xffffffffffffffff    	// #-1
  404390:	str	x1, [x0, #88]
  404394:	nop
  404398:	add	sp, sp, #0x10
  40439c:	ret
  4043a0:	sub	sp, sp, #0x10
  4043a4:	str	x0, [sp, #8]
  4043a8:	ldr	x0, [sp, #8]
  4043ac:	ldr	x0, [x0, #80]
  4043b0:	cmp	x0, #0x0
  4043b4:	cset	w0, ne  // ne = any
  4043b8:	and	w0, w0, #0xff
  4043bc:	add	sp, sp, #0x10
  4043c0:	ret
  4043c4:	stp	x29, x30, [sp, #-32]!
  4043c8:	mov	x29, sp
  4043cc:	str	x0, [sp, #24]
  4043d0:	ldr	x0, [sp, #24]
  4043d4:	ldrb	w0, [x0, #240]
  4043d8:	cmp	w0, #0x0
  4043dc:	b.eq	4043e8 <ferror@plt+0x2a28>  // b.none
  4043e0:	ldr	x0, [sp, #24]
  4043e4:	bl	404380 <ferror@plt+0x29c0>
  4043e8:	ldr	x0, [sp, #24]
  4043ec:	mov	x1, #0xffffffffffffffff    	// #-1
  4043f0:	str	x1, [x0, #80]
  4043f4:	nop
  4043f8:	ldp	x29, x30, [sp], #32
  4043fc:	ret
  404400:	sub	sp, sp, #0x10
  404404:	str	x0, [sp, #8]
  404408:	str	x1, [sp]
  40440c:	ldr	x0, [sp, #8]
  404410:	ldr	x1, [x0, #64]
  404414:	ldr	x0, [sp]
  404418:	add	x1, x1, x0
  40441c:	ldr	x0, [sp, #8]
  404420:	str	x1, [x0, #64]
  404424:	ldr	x0, [sp, #8]
  404428:	ldr	x1, [x0, #72]
  40442c:	ldr	x0, [sp, #8]
  404430:	ldr	x0, [x0, #64]
  404434:	ldr	x2, [sp]
  404438:	cmp	x2, x0
  40443c:	cset	w0, hi  // hi = pmore
  404440:	and	w0, w0, #0xff
  404444:	and	x0, x0, #0xff
  404448:	add	x1, x1, x0
  40444c:	ldr	x0, [sp, #8]
  404450:	str	x1, [x0, #72]
  404454:	nop
  404458:	add	sp, sp, #0x10
  40445c:	ret
  404460:	stp	x29, x30, [sp, #-48]!
  404464:	mov	x29, sp
  404468:	str	x0, [sp, #24]
  40446c:	mov	x2, #0xf8                  	// #248
  404470:	mov	w1, #0x0                   	// #0
  404474:	ldr	x0, [sp, #24]
  404478:	bl	401760 <memset@plt>
  40447c:	str	xzr, [sp, #40]
  404480:	b	4044ac <ferror@plt+0x2aec>
  404484:	adrp	x0, 40f000 <ferror@plt+0xd640>
  404488:	add	x0, x0, #0xfa8
  40448c:	ldr	x1, [sp, #40]
  404490:	ldr	x2, [x0, x1, lsl #3]
  404494:	ldr	x0, [sp, #24]
  404498:	ldr	x1, [sp, #40]
  40449c:	str	x2, [x0, x1, lsl #3]
  4044a0:	ldr	x0, [sp, #40]
  4044a4:	add	x0, x0, #0x1
  4044a8:	str	x0, [sp, #40]
  4044ac:	ldr	x0, [sp, #40]
  4044b0:	cmp	x0, #0x7
  4044b4:	b.ls	404484 <ferror@plt+0x2ac4>  // b.plast
  4044b8:	nop
  4044bc:	nop
  4044c0:	ldp	x29, x30, [sp], #48
  4044c4:	ret
  4044c8:	stp	x29, x30, [sp, #-48]!
  4044cc:	mov	x29, sp
  4044d0:	str	x0, [sp, #24]
  4044d4:	str	x1, [sp, #16]
  4044d8:	ldr	x0, [sp, #16]
  4044dc:	str	x0, [sp, #32]
  4044e0:	ldr	x0, [sp, #24]
  4044e4:	bl	404460 <ferror@plt+0x2aa0>
  4044e8:	str	xzr, [sp, #40]
  4044ec:	b	404530 <ferror@plt+0x2b70>
  4044f0:	ldr	x0, [sp, #40]
  4044f4:	lsl	x0, x0, #3
  4044f8:	ldr	x1, [sp, #32]
  4044fc:	add	x0, x1, x0
  404500:	bl	40410c <ferror@plt+0x274c>
  404504:	mov	x2, x0
  404508:	ldr	x0, [sp, #24]
  40450c:	ldr	x1, [sp, #40]
  404510:	ldr	x0, [x0, x1, lsl #3]
  404514:	eor	x2, x2, x0
  404518:	ldr	x0, [sp, #24]
  40451c:	ldr	x1, [sp, #40]
  404520:	str	x2, [x0, x1, lsl #3]
  404524:	ldr	x0, [sp, #40]
  404528:	add	x0, x0, #0x1
  40452c:	str	x0, [sp, #40]
  404530:	ldr	x0, [sp, #40]
  404534:	cmp	x0, #0x7
  404538:	b.ls	4044f0 <ferror@plt+0x2b30>  // b.plast
  40453c:	ldr	x0, [sp, #16]
  404540:	ldrb	w0, [x0]
  404544:	and	x1, x0, #0xff
  404548:	ldr	x0, [sp, #24]
  40454c:	str	x1, [x0, #232]
  404550:	mov	w0, #0x0                   	// #0
  404554:	ldp	x29, x30, [sp], #48
  404558:	ret
  40455c:	stp	x29, x30, [sp, #-96]!
  404560:	mov	x29, sp
  404564:	str	x0, [sp, #24]
  404568:	str	x1, [sp, #16]
  40456c:	ldr	x0, [sp, #16]
  404570:	cmp	x0, #0x0
  404574:	b.eq	404584 <ferror@plt+0x2bc4>  // b.none
  404578:	ldr	x0, [sp, #16]
  40457c:	cmp	x0, #0x40
  404580:	b.ls	40458c <ferror@plt+0x2bcc>  // b.plast
  404584:	mov	w0, #0xffffffff            	// #-1
  404588:	b	404630 <ferror@plt+0x2c70>
  40458c:	ldr	x0, [sp, #16]
  404590:	and	w0, w0, #0xff
  404594:	strb	w0, [sp, #32]
  404598:	strb	wzr, [sp, #33]
  40459c:	mov	w0, #0x1                   	// #1
  4045a0:	strb	w0, [sp, #34]
  4045a4:	mov	w0, #0x1                   	// #1
  4045a8:	strb	w0, [sp, #35]
  4045ac:	add	x0, sp, #0x20
  4045b0:	add	x0, x0, #0x4
  4045b4:	mov	w1, #0x0                   	// #0
  4045b8:	bl	4041d8 <ferror@plt+0x2818>
  4045bc:	add	x0, sp, #0x20
  4045c0:	add	x0, x0, #0x8
  4045c4:	mov	w1, #0x0                   	// #0
  4045c8:	bl	4041d8 <ferror@plt+0x2818>
  4045cc:	add	x0, sp, #0x20
  4045d0:	add	x0, x0, #0xc
  4045d4:	mov	w1, #0x0                   	// #0
  4045d8:	bl	4041d8 <ferror@plt+0x2818>
  4045dc:	strb	wzr, [sp, #48]
  4045e0:	strb	wzr, [sp, #49]
  4045e4:	add	x0, sp, #0x20
  4045e8:	add	x0, x0, #0x12
  4045ec:	mov	x2, #0xe                   	// #14
  4045f0:	mov	w1, #0x0                   	// #0
  4045f4:	bl	401760 <memset@plt>
  4045f8:	add	x0, sp, #0x20
  4045fc:	add	x0, x0, #0x20
  404600:	mov	x2, #0x10                  	// #16
  404604:	mov	w1, #0x0                   	// #0
  404608:	bl	401760 <memset@plt>
  40460c:	add	x0, sp, #0x20
  404610:	add	x0, x0, #0x30
  404614:	mov	x2, #0x10                  	// #16
  404618:	mov	w1, #0x0                   	// #0
  40461c:	bl	401760 <memset@plt>
  404620:	add	x0, sp, #0x20
  404624:	mov	x1, x0
  404628:	ldr	x0, [sp, #24]
  40462c:	bl	4044c8 <ferror@plt+0x2b08>
  404630:	ldp	x29, x30, [sp], #96
  404634:	ret
  404638:	stp	x29, x30, [sp, #-240]!
  40463c:	mov	x29, sp
  404640:	str	x0, [sp, #40]
  404644:	str	x1, [sp, #32]
  404648:	str	x2, [sp, #24]
  40464c:	str	x3, [sp, #16]
  404650:	ldr	x0, [sp, #32]
  404654:	cmp	x0, #0x0
  404658:	b.eq	404668 <ferror@plt+0x2ca8>  // b.none
  40465c:	ldr	x0, [sp, #32]
  404660:	cmp	x0, #0x40
  404664:	b.ls	404670 <ferror@plt+0x2cb0>  // b.plast
  404668:	mov	w0, #0xffffffff            	// #-1
  40466c:	b	40479c <ferror@plt+0x2ddc>
  404670:	ldr	x0, [sp, #24]
  404674:	cmp	x0, #0x0
  404678:	b.eq	404694 <ferror@plt+0x2cd4>  // b.none
  40467c:	ldr	x0, [sp, #16]
  404680:	cmp	x0, #0x0
  404684:	b.eq	404694 <ferror@plt+0x2cd4>  // b.none
  404688:	ldr	x0, [sp, #16]
  40468c:	cmp	x0, #0x40
  404690:	b.ls	40469c <ferror@plt+0x2cdc>  // b.plast
  404694:	mov	w0, #0xffffffff            	// #-1
  404698:	b	40479c <ferror@plt+0x2ddc>
  40469c:	ldr	x0, [sp, #32]
  4046a0:	and	w0, w0, #0xff
  4046a4:	strb	w0, [sp, #176]
  4046a8:	ldr	x0, [sp, #16]
  4046ac:	and	w0, w0, #0xff
  4046b0:	strb	w0, [sp, #177]
  4046b4:	mov	w0, #0x1                   	// #1
  4046b8:	strb	w0, [sp, #178]
  4046bc:	mov	w0, #0x1                   	// #1
  4046c0:	strb	w0, [sp, #179]
  4046c4:	add	x0, sp, #0xb0
  4046c8:	add	x0, x0, #0x4
  4046cc:	mov	w1, #0x0                   	// #0
  4046d0:	bl	4041d8 <ferror@plt+0x2818>
  4046d4:	add	x0, sp, #0xb0
  4046d8:	add	x0, x0, #0x8
  4046dc:	mov	w1, #0x0                   	// #0
  4046e0:	bl	4041d8 <ferror@plt+0x2818>
  4046e4:	add	x0, sp, #0xb0
  4046e8:	add	x0, x0, #0xc
  4046ec:	mov	w1, #0x0                   	// #0
  4046f0:	bl	4041d8 <ferror@plt+0x2818>
  4046f4:	strb	wzr, [sp, #192]
  4046f8:	strb	wzr, [sp, #193]
  4046fc:	add	x0, sp, #0xb0
  404700:	add	x0, x0, #0x12
  404704:	mov	x2, #0xe                   	// #14
  404708:	mov	w1, #0x0                   	// #0
  40470c:	bl	401760 <memset@plt>
  404710:	add	x0, sp, #0xb0
  404714:	add	x0, x0, #0x20
  404718:	mov	x2, #0x10                  	// #16
  40471c:	mov	w1, #0x0                   	// #0
  404720:	bl	401760 <memset@plt>
  404724:	add	x0, sp, #0xb0
  404728:	add	x0, x0, #0x30
  40472c:	mov	x2, #0x10                  	// #16
  404730:	mov	w1, #0x0                   	// #0
  404734:	bl	401760 <memset@plt>
  404738:	add	x0, sp, #0xb0
  40473c:	mov	x1, x0
  404740:	ldr	x0, [sp, #40]
  404744:	bl	4044c8 <ferror@plt+0x2b08>
  404748:	cmp	w0, #0x0
  40474c:	b.ge	404758 <ferror@plt+0x2d98>  // b.tcont
  404750:	mov	w0, #0xffffffff            	// #-1
  404754:	b	40479c <ferror@plt+0x2ddc>
  404758:	add	x0, sp, #0x30
  40475c:	mov	x2, #0x80                  	// #128
  404760:	mov	w1, #0x0                   	// #0
  404764:	bl	401760 <memset@plt>
  404768:	add	x0, sp, #0x30
  40476c:	ldr	x2, [sp, #16]
  404770:	ldr	x1, [sp, #24]
  404774:	bl	401600 <memcpy@plt>
  404778:	add	x0, sp, #0x30
  40477c:	mov	x2, #0x80                  	// #128
  404780:	mov	x1, x0
  404784:	ldr	x0, [sp, #40]
  404788:	bl	40977c <ferror@plt+0x7dbc>
  40478c:	add	x0, sp, #0x30
  404790:	mov	x1, #0x80                  	// #128
  404794:	bl	404348 <ferror@plt+0x2988>
  404798:	mov	w0, #0x0                   	// #0
  40479c:	ldp	x29, x30, [sp], #240
  4047a0:	ret
  4047a4:	stp	x29, x30, [sp, #-304]!
  4047a8:	mov	x29, sp
  4047ac:	str	x0, [sp, #24]
  4047b0:	str	x1, [sp, #16]
  4047b4:	str	xzr, [sp, #296]
  4047b8:	b	4047f0 <ferror@plt+0x2e30>
  4047bc:	ldr	x0, [sp, #296]
  4047c0:	lsl	x0, x0, #3
  4047c4:	ldr	x1, [sp, #16]
  4047c8:	add	x0, x1, x0
  4047cc:	bl	40410c <ferror@plt+0x274c>
  4047d0:	mov	x2, x0
  4047d4:	ldr	x0, [sp, #296]
  4047d8:	lsl	x0, x0, #3
  4047dc:	add	x1, sp, #0xa8
  4047e0:	str	x2, [x1, x0]
  4047e4:	ldr	x0, [sp, #296]
  4047e8:	add	x0, x0, #0x1
  4047ec:	str	x0, [sp, #296]
  4047f0:	ldr	x0, [sp, #296]
  4047f4:	cmp	x0, #0xf
  4047f8:	b.ls	4047bc <ferror@plt+0x2dfc>  // b.plast
  4047fc:	str	xzr, [sp, #296]
  404800:	b	40482c <ferror@plt+0x2e6c>
  404804:	ldr	x0, [sp, #24]
  404808:	ldr	x1, [sp, #296]
  40480c:	ldr	x2, [x0, x1, lsl #3]
  404810:	ldr	x0, [sp, #296]
  404814:	lsl	x0, x0, #3
  404818:	add	x1, sp, #0x28
  40481c:	str	x2, [x1, x0]
  404820:	ldr	x0, [sp, #296]
  404824:	add	x0, x0, #0x1
  404828:	str	x0, [sp, #296]
  40482c:	ldr	x0, [sp, #296]
  404830:	cmp	x0, #0x7
  404834:	b.ls	404804 <ferror@plt+0x2e44>  // b.plast
  404838:	mov	x0, #0xc908                	// #51464
  40483c:	movk	x0, #0xf3bc, lsl #16
  404840:	movk	x0, #0xe667, lsl #32
  404844:	movk	x0, #0x6a09, lsl #48
  404848:	str	x0, [sp, #104]
  40484c:	mov	x0, #0xa73b                	// #42811
  404850:	movk	x0, #0x84ca, lsl #16
  404854:	movk	x0, #0xae85, lsl #32
  404858:	movk	x0, #0xbb67, lsl #48
  40485c:	str	x0, [sp, #112]
  404860:	mov	x0, #0xf82b                	// #63531
  404864:	movk	x0, #0xfe94, lsl #16
  404868:	movk	x0, #0xf372, lsl #32
  40486c:	movk	x0, #0x3c6e, lsl #48
  404870:	str	x0, [sp, #120]
  404874:	mov	x0, #0x36f1                	// #14065
  404878:	movk	x0, #0x5f1d, lsl #16
  40487c:	movk	x0, #0xf53a, lsl #32
  404880:	movk	x0, #0xa54f, lsl #48
  404884:	str	x0, [sp, #128]
  404888:	mov	x1, #0x82d1                	// #33489
  40488c:	movk	x1, #0xade6, lsl #16
  404890:	movk	x1, #0x527f, lsl #32
  404894:	movk	x1, #0x510e, lsl #48
  404898:	ldr	x0, [sp, #24]
  40489c:	ldr	x0, [x0, #64]
  4048a0:	eor	x0, x1, x0
  4048a4:	str	x0, [sp, #136]
  4048a8:	mov	x1, #0x6c1f                	// #27679
  4048ac:	movk	x1, #0x2b3e, lsl #16
  4048b0:	movk	x1, #0x688c, lsl #32
  4048b4:	movk	x1, #0x9b05, lsl #48
  4048b8:	ldr	x0, [sp, #24]
  4048bc:	ldr	x0, [x0, #72]
  4048c0:	eor	x0, x1, x0
  4048c4:	str	x0, [sp, #144]
  4048c8:	mov	x1, #0xbd6b                	// #48491
  4048cc:	movk	x1, #0xfb41, lsl #16
  4048d0:	movk	x1, #0xd9ab, lsl #32
  4048d4:	movk	x1, #0x1f83, lsl #48
  4048d8:	ldr	x0, [sp, #24]
  4048dc:	ldr	x0, [x0, #80]
  4048e0:	eor	x0, x1, x0
  4048e4:	str	x0, [sp, #152]
  4048e8:	mov	x1, #0x2179                	// #8569
  4048ec:	movk	x1, #0x137e, lsl #16
  4048f0:	movk	x1, #0xcd19, lsl #32
  4048f4:	movk	x1, #0x5be0, lsl #48
  4048f8:	ldr	x0, [sp, #24]
  4048fc:	ldr	x0, [x0, #88]
  404900:	eor	x0, x1, x0
  404904:	str	x0, [sp, #160]
  404908:	ldr	x1, [sp, #40]
  40490c:	ldr	x0, [sp, #72]
  404910:	add	x1, x1, x0
  404914:	mov	w0, #0x0                   	// #0
  404918:	sxtw	x0, w0
  40491c:	lsl	x0, x0, #3
  404920:	add	x2, sp, #0xa8
  404924:	ldr	x0, [x2, x0]
  404928:	add	x0, x1, x0
  40492c:	str	x0, [sp, #40]
  404930:	ldr	x1, [sp, #136]
  404934:	ldr	x0, [sp, #40]
  404938:	eor	x0, x1, x0
  40493c:	mov	w1, #0x20                  	// #32
  404940:	bl	404328 <ferror@plt+0x2968>
  404944:	str	x0, [sp, #136]
  404948:	ldr	x1, [sp, #104]
  40494c:	ldr	x0, [sp, #136]
  404950:	add	x0, x1, x0
  404954:	str	x0, [sp, #104]
  404958:	ldr	x1, [sp, #72]
  40495c:	ldr	x0, [sp, #104]
  404960:	eor	x0, x1, x0
  404964:	mov	w1, #0x18                  	// #24
  404968:	bl	404328 <ferror@plt+0x2968>
  40496c:	str	x0, [sp, #72]
  404970:	ldr	x1, [sp, #40]
  404974:	ldr	x0, [sp, #72]
  404978:	add	x1, x1, x0
  40497c:	mov	w0, #0x1                   	// #1
  404980:	sxtw	x0, w0
  404984:	lsl	x0, x0, #3
  404988:	add	x2, sp, #0xa8
  40498c:	ldr	x0, [x2, x0]
  404990:	add	x0, x1, x0
  404994:	str	x0, [sp, #40]
  404998:	ldr	x1, [sp, #136]
  40499c:	ldr	x0, [sp, #40]
  4049a0:	eor	x0, x1, x0
  4049a4:	mov	w1, #0x10                  	// #16
  4049a8:	bl	404328 <ferror@plt+0x2968>
  4049ac:	str	x0, [sp, #136]
  4049b0:	ldr	x1, [sp, #104]
  4049b4:	ldr	x0, [sp, #136]
  4049b8:	add	x0, x1, x0
  4049bc:	str	x0, [sp, #104]
  4049c0:	ldr	x1, [sp, #72]
  4049c4:	ldr	x0, [sp, #104]
  4049c8:	eor	x0, x1, x0
  4049cc:	mov	w1, #0x3f                  	// #63
  4049d0:	bl	404328 <ferror@plt+0x2968>
  4049d4:	str	x0, [sp, #72]
  4049d8:	ldr	x1, [sp, #48]
  4049dc:	ldr	x0, [sp, #80]
  4049e0:	add	x1, x1, x0
  4049e4:	mov	w0, #0x2                   	// #2
  4049e8:	sxtw	x0, w0
  4049ec:	lsl	x0, x0, #3
  4049f0:	add	x2, sp, #0xa8
  4049f4:	ldr	x0, [x2, x0]
  4049f8:	add	x0, x1, x0
  4049fc:	str	x0, [sp, #48]
  404a00:	ldr	x1, [sp, #144]
  404a04:	ldr	x0, [sp, #48]
  404a08:	eor	x0, x1, x0
  404a0c:	mov	w1, #0x20                  	// #32
  404a10:	bl	404328 <ferror@plt+0x2968>
  404a14:	str	x0, [sp, #144]
  404a18:	ldr	x1, [sp, #112]
  404a1c:	ldr	x0, [sp, #144]
  404a20:	add	x0, x1, x0
  404a24:	str	x0, [sp, #112]
  404a28:	ldr	x1, [sp, #80]
  404a2c:	ldr	x0, [sp, #112]
  404a30:	eor	x0, x1, x0
  404a34:	mov	w1, #0x18                  	// #24
  404a38:	bl	404328 <ferror@plt+0x2968>
  404a3c:	str	x0, [sp, #80]
  404a40:	ldr	x1, [sp, #48]
  404a44:	ldr	x0, [sp, #80]
  404a48:	add	x1, x1, x0
  404a4c:	mov	w0, #0x3                   	// #3
  404a50:	sxtw	x0, w0
  404a54:	lsl	x0, x0, #3
  404a58:	add	x2, sp, #0xa8
  404a5c:	ldr	x0, [x2, x0]
  404a60:	add	x0, x1, x0
  404a64:	str	x0, [sp, #48]
  404a68:	ldr	x1, [sp, #144]
  404a6c:	ldr	x0, [sp, #48]
  404a70:	eor	x0, x1, x0
  404a74:	mov	w1, #0x10                  	// #16
  404a78:	bl	404328 <ferror@plt+0x2968>
  404a7c:	str	x0, [sp, #144]
  404a80:	ldr	x1, [sp, #112]
  404a84:	ldr	x0, [sp, #144]
  404a88:	add	x0, x1, x0
  404a8c:	str	x0, [sp, #112]
  404a90:	ldr	x1, [sp, #80]
  404a94:	ldr	x0, [sp, #112]
  404a98:	eor	x0, x1, x0
  404a9c:	mov	w1, #0x3f                  	// #63
  404aa0:	bl	404328 <ferror@plt+0x2968>
  404aa4:	str	x0, [sp, #80]
  404aa8:	ldr	x1, [sp, #56]
  404aac:	ldr	x0, [sp, #88]
  404ab0:	add	x1, x1, x0
  404ab4:	mov	w0, #0x4                   	// #4
  404ab8:	sxtw	x0, w0
  404abc:	lsl	x0, x0, #3
  404ac0:	add	x2, sp, #0xa8
  404ac4:	ldr	x0, [x2, x0]
  404ac8:	add	x0, x1, x0
  404acc:	str	x0, [sp, #56]
  404ad0:	ldr	x1, [sp, #152]
  404ad4:	ldr	x0, [sp, #56]
  404ad8:	eor	x0, x1, x0
  404adc:	mov	w1, #0x20                  	// #32
  404ae0:	bl	404328 <ferror@plt+0x2968>
  404ae4:	str	x0, [sp, #152]
  404ae8:	ldr	x1, [sp, #120]
  404aec:	ldr	x0, [sp, #152]
  404af0:	add	x0, x1, x0
  404af4:	str	x0, [sp, #120]
  404af8:	ldr	x1, [sp, #88]
  404afc:	ldr	x0, [sp, #120]
  404b00:	eor	x0, x1, x0
  404b04:	mov	w1, #0x18                  	// #24
  404b08:	bl	404328 <ferror@plt+0x2968>
  404b0c:	str	x0, [sp, #88]
  404b10:	ldr	x1, [sp, #56]
  404b14:	ldr	x0, [sp, #88]
  404b18:	add	x1, x1, x0
  404b1c:	mov	w0, #0x5                   	// #5
  404b20:	sxtw	x0, w0
  404b24:	lsl	x0, x0, #3
  404b28:	add	x2, sp, #0xa8
  404b2c:	ldr	x0, [x2, x0]
  404b30:	add	x0, x1, x0
  404b34:	str	x0, [sp, #56]
  404b38:	ldr	x1, [sp, #152]
  404b3c:	ldr	x0, [sp, #56]
  404b40:	eor	x0, x1, x0
  404b44:	mov	w1, #0x10                  	// #16
  404b48:	bl	404328 <ferror@plt+0x2968>
  404b4c:	str	x0, [sp, #152]
  404b50:	ldr	x1, [sp, #120]
  404b54:	ldr	x0, [sp, #152]
  404b58:	add	x0, x1, x0
  404b5c:	str	x0, [sp, #120]
  404b60:	ldr	x1, [sp, #88]
  404b64:	ldr	x0, [sp, #120]
  404b68:	eor	x0, x1, x0
  404b6c:	mov	w1, #0x3f                  	// #63
  404b70:	bl	404328 <ferror@plt+0x2968>
  404b74:	str	x0, [sp, #88]
  404b78:	ldr	x1, [sp, #64]
  404b7c:	ldr	x0, [sp, #96]
  404b80:	add	x1, x1, x0
  404b84:	mov	w0, #0x6                   	// #6
  404b88:	sxtw	x0, w0
  404b8c:	lsl	x0, x0, #3
  404b90:	add	x2, sp, #0xa8
  404b94:	ldr	x0, [x2, x0]
  404b98:	add	x0, x1, x0
  404b9c:	str	x0, [sp, #64]
  404ba0:	ldr	x1, [sp, #160]
  404ba4:	ldr	x0, [sp, #64]
  404ba8:	eor	x0, x1, x0
  404bac:	mov	w1, #0x20                  	// #32
  404bb0:	bl	404328 <ferror@plt+0x2968>
  404bb4:	str	x0, [sp, #160]
  404bb8:	ldr	x1, [sp, #128]
  404bbc:	ldr	x0, [sp, #160]
  404bc0:	add	x0, x1, x0
  404bc4:	str	x0, [sp, #128]
  404bc8:	ldr	x1, [sp, #96]
  404bcc:	ldr	x0, [sp, #128]
  404bd0:	eor	x0, x1, x0
  404bd4:	mov	w1, #0x18                  	// #24
  404bd8:	bl	404328 <ferror@plt+0x2968>
  404bdc:	str	x0, [sp, #96]
  404be0:	ldr	x1, [sp, #64]
  404be4:	ldr	x0, [sp, #96]
  404be8:	add	x1, x1, x0
  404bec:	mov	w0, #0x7                   	// #7
  404bf0:	sxtw	x0, w0
  404bf4:	lsl	x0, x0, #3
  404bf8:	add	x2, sp, #0xa8
  404bfc:	ldr	x0, [x2, x0]
  404c00:	add	x0, x1, x0
  404c04:	str	x0, [sp, #64]
  404c08:	ldr	x1, [sp, #160]
  404c0c:	ldr	x0, [sp, #64]
  404c10:	eor	x0, x1, x0
  404c14:	mov	w1, #0x10                  	// #16
  404c18:	bl	404328 <ferror@plt+0x2968>
  404c1c:	str	x0, [sp, #160]
  404c20:	ldr	x1, [sp, #128]
  404c24:	ldr	x0, [sp, #160]
  404c28:	add	x0, x1, x0
  404c2c:	str	x0, [sp, #128]
  404c30:	ldr	x1, [sp, #96]
  404c34:	ldr	x0, [sp, #128]
  404c38:	eor	x0, x1, x0
  404c3c:	mov	w1, #0x3f                  	// #63
  404c40:	bl	404328 <ferror@plt+0x2968>
  404c44:	str	x0, [sp, #96]
  404c48:	ldr	x1, [sp, #40]
  404c4c:	ldr	x0, [sp, #80]
  404c50:	add	x1, x1, x0
  404c54:	mov	w0, #0x8                   	// #8
  404c58:	sxtw	x0, w0
  404c5c:	lsl	x0, x0, #3
  404c60:	add	x2, sp, #0xa8
  404c64:	ldr	x0, [x2, x0]
  404c68:	add	x0, x1, x0
  404c6c:	str	x0, [sp, #40]
  404c70:	ldr	x1, [sp, #160]
  404c74:	ldr	x0, [sp, #40]
  404c78:	eor	x0, x1, x0
  404c7c:	mov	w1, #0x20                  	// #32
  404c80:	bl	404328 <ferror@plt+0x2968>
  404c84:	str	x0, [sp, #160]
  404c88:	ldr	x1, [sp, #120]
  404c8c:	ldr	x0, [sp, #160]
  404c90:	add	x0, x1, x0
  404c94:	str	x0, [sp, #120]
  404c98:	ldr	x1, [sp, #80]
  404c9c:	ldr	x0, [sp, #120]
  404ca0:	eor	x0, x1, x0
  404ca4:	mov	w1, #0x18                  	// #24
  404ca8:	bl	404328 <ferror@plt+0x2968>
  404cac:	str	x0, [sp, #80]
  404cb0:	ldr	x1, [sp, #40]
  404cb4:	ldr	x0, [sp, #80]
  404cb8:	add	x1, x1, x0
  404cbc:	mov	w0, #0x9                   	// #9
  404cc0:	sxtw	x0, w0
  404cc4:	lsl	x0, x0, #3
  404cc8:	add	x2, sp, #0xa8
  404ccc:	ldr	x0, [x2, x0]
  404cd0:	add	x0, x1, x0
  404cd4:	str	x0, [sp, #40]
  404cd8:	ldr	x1, [sp, #160]
  404cdc:	ldr	x0, [sp, #40]
  404ce0:	eor	x0, x1, x0
  404ce4:	mov	w1, #0x10                  	// #16
  404ce8:	bl	404328 <ferror@plt+0x2968>
  404cec:	str	x0, [sp, #160]
  404cf0:	ldr	x1, [sp, #120]
  404cf4:	ldr	x0, [sp, #160]
  404cf8:	add	x0, x1, x0
  404cfc:	str	x0, [sp, #120]
  404d00:	ldr	x1, [sp, #80]
  404d04:	ldr	x0, [sp, #120]
  404d08:	eor	x0, x1, x0
  404d0c:	mov	w1, #0x3f                  	// #63
  404d10:	bl	404328 <ferror@plt+0x2968>
  404d14:	str	x0, [sp, #80]
  404d18:	ldr	x1, [sp, #48]
  404d1c:	ldr	x0, [sp, #88]
  404d20:	add	x1, x1, x0
  404d24:	mov	w0, #0xa                   	// #10
  404d28:	sxtw	x0, w0
  404d2c:	lsl	x0, x0, #3
  404d30:	add	x2, sp, #0xa8
  404d34:	ldr	x0, [x2, x0]
  404d38:	add	x0, x1, x0
  404d3c:	str	x0, [sp, #48]
  404d40:	ldr	x1, [sp, #136]
  404d44:	ldr	x0, [sp, #48]
  404d48:	eor	x0, x1, x0
  404d4c:	mov	w1, #0x20                  	// #32
  404d50:	bl	404328 <ferror@plt+0x2968>
  404d54:	str	x0, [sp, #136]
  404d58:	ldr	x1, [sp, #128]
  404d5c:	ldr	x0, [sp, #136]
  404d60:	add	x0, x1, x0
  404d64:	str	x0, [sp, #128]
  404d68:	ldr	x1, [sp, #88]
  404d6c:	ldr	x0, [sp, #128]
  404d70:	eor	x0, x1, x0
  404d74:	mov	w1, #0x18                  	// #24
  404d78:	bl	404328 <ferror@plt+0x2968>
  404d7c:	str	x0, [sp, #88]
  404d80:	ldr	x1, [sp, #48]
  404d84:	ldr	x0, [sp, #88]
  404d88:	add	x1, x1, x0
  404d8c:	mov	w0, #0xb                   	// #11
  404d90:	sxtw	x0, w0
  404d94:	lsl	x0, x0, #3
  404d98:	add	x2, sp, #0xa8
  404d9c:	ldr	x0, [x2, x0]
  404da0:	add	x0, x1, x0
  404da4:	str	x0, [sp, #48]
  404da8:	ldr	x1, [sp, #136]
  404dac:	ldr	x0, [sp, #48]
  404db0:	eor	x0, x1, x0
  404db4:	mov	w1, #0x10                  	// #16
  404db8:	bl	404328 <ferror@plt+0x2968>
  404dbc:	str	x0, [sp, #136]
  404dc0:	ldr	x1, [sp, #128]
  404dc4:	ldr	x0, [sp, #136]
  404dc8:	add	x0, x1, x0
  404dcc:	str	x0, [sp, #128]
  404dd0:	ldr	x1, [sp, #88]
  404dd4:	ldr	x0, [sp, #128]
  404dd8:	eor	x0, x1, x0
  404ddc:	mov	w1, #0x3f                  	// #63
  404de0:	bl	404328 <ferror@plt+0x2968>
  404de4:	str	x0, [sp, #88]
  404de8:	ldr	x1, [sp, #56]
  404dec:	ldr	x0, [sp, #96]
  404df0:	add	x1, x1, x0
  404df4:	mov	w0, #0xc                   	// #12
  404df8:	sxtw	x0, w0
  404dfc:	lsl	x0, x0, #3
  404e00:	add	x2, sp, #0xa8
  404e04:	ldr	x0, [x2, x0]
  404e08:	add	x0, x1, x0
  404e0c:	str	x0, [sp, #56]
  404e10:	ldr	x1, [sp, #144]
  404e14:	ldr	x0, [sp, #56]
  404e18:	eor	x0, x1, x0
  404e1c:	mov	w1, #0x20                  	// #32
  404e20:	bl	404328 <ferror@plt+0x2968>
  404e24:	str	x0, [sp, #144]
  404e28:	ldr	x1, [sp, #104]
  404e2c:	ldr	x0, [sp, #144]
  404e30:	add	x0, x1, x0
  404e34:	str	x0, [sp, #104]
  404e38:	ldr	x1, [sp, #96]
  404e3c:	ldr	x0, [sp, #104]
  404e40:	eor	x0, x1, x0
  404e44:	mov	w1, #0x18                  	// #24
  404e48:	bl	404328 <ferror@plt+0x2968>
  404e4c:	str	x0, [sp, #96]
  404e50:	ldr	x1, [sp, #56]
  404e54:	ldr	x0, [sp, #96]
  404e58:	add	x1, x1, x0
  404e5c:	mov	w0, #0xd                   	// #13
  404e60:	sxtw	x0, w0
  404e64:	lsl	x0, x0, #3
  404e68:	add	x2, sp, #0xa8
  404e6c:	ldr	x0, [x2, x0]
  404e70:	add	x0, x1, x0
  404e74:	str	x0, [sp, #56]
  404e78:	ldr	x1, [sp, #144]
  404e7c:	ldr	x0, [sp, #56]
  404e80:	eor	x0, x1, x0
  404e84:	mov	w1, #0x10                  	// #16
  404e88:	bl	404328 <ferror@plt+0x2968>
  404e8c:	str	x0, [sp, #144]
  404e90:	ldr	x1, [sp, #104]
  404e94:	ldr	x0, [sp, #144]
  404e98:	add	x0, x1, x0
  404e9c:	str	x0, [sp, #104]
  404ea0:	ldr	x1, [sp, #96]
  404ea4:	ldr	x0, [sp, #104]
  404ea8:	eor	x0, x1, x0
  404eac:	mov	w1, #0x3f                  	// #63
  404eb0:	bl	404328 <ferror@plt+0x2968>
  404eb4:	str	x0, [sp, #96]
  404eb8:	ldr	x1, [sp, #64]
  404ebc:	ldr	x0, [sp, #72]
  404ec0:	add	x1, x1, x0
  404ec4:	mov	w0, #0xe                   	// #14
  404ec8:	sxtw	x0, w0
  404ecc:	lsl	x0, x0, #3
  404ed0:	add	x2, sp, #0xa8
  404ed4:	ldr	x0, [x2, x0]
  404ed8:	add	x0, x1, x0
  404edc:	str	x0, [sp, #64]
  404ee0:	ldr	x1, [sp, #152]
  404ee4:	ldr	x0, [sp, #64]
  404ee8:	eor	x0, x1, x0
  404eec:	mov	w1, #0x20                  	// #32
  404ef0:	bl	404328 <ferror@plt+0x2968>
  404ef4:	str	x0, [sp, #152]
  404ef8:	ldr	x1, [sp, #112]
  404efc:	ldr	x0, [sp, #152]
  404f00:	add	x0, x1, x0
  404f04:	str	x0, [sp, #112]
  404f08:	ldr	x1, [sp, #72]
  404f0c:	ldr	x0, [sp, #112]
  404f10:	eor	x0, x1, x0
  404f14:	mov	w1, #0x18                  	// #24
  404f18:	bl	404328 <ferror@plt+0x2968>
  404f1c:	str	x0, [sp, #72]
  404f20:	ldr	x1, [sp, #64]
  404f24:	ldr	x0, [sp, #72]
  404f28:	add	x1, x1, x0
  404f2c:	mov	w0, #0xf                   	// #15
  404f30:	sxtw	x0, w0
  404f34:	lsl	x0, x0, #3
  404f38:	add	x2, sp, #0xa8
  404f3c:	ldr	x0, [x2, x0]
  404f40:	add	x0, x1, x0
  404f44:	str	x0, [sp, #64]
  404f48:	ldr	x1, [sp, #152]
  404f4c:	ldr	x0, [sp, #64]
  404f50:	eor	x0, x1, x0
  404f54:	mov	w1, #0x10                  	// #16
  404f58:	bl	404328 <ferror@plt+0x2968>
  404f5c:	str	x0, [sp, #152]
  404f60:	ldr	x1, [sp, #112]
  404f64:	ldr	x0, [sp, #152]
  404f68:	add	x0, x1, x0
  404f6c:	str	x0, [sp, #112]
  404f70:	ldr	x1, [sp, #72]
  404f74:	ldr	x0, [sp, #112]
  404f78:	eor	x0, x1, x0
  404f7c:	mov	w1, #0x3f                  	// #63
  404f80:	bl	404328 <ferror@plt+0x2968>
  404f84:	str	x0, [sp, #72]
  404f88:	ldr	x1, [sp, #40]
  404f8c:	ldr	x0, [sp, #72]
  404f90:	add	x1, x1, x0
  404f94:	mov	w0, #0xe                   	// #14
  404f98:	sxtw	x0, w0
  404f9c:	lsl	x0, x0, #3
  404fa0:	add	x2, sp, #0xa8
  404fa4:	ldr	x0, [x2, x0]
  404fa8:	add	x0, x1, x0
  404fac:	str	x0, [sp, #40]
  404fb0:	ldr	x1, [sp, #136]
  404fb4:	ldr	x0, [sp, #40]
  404fb8:	eor	x0, x1, x0
  404fbc:	mov	w1, #0x20                  	// #32
  404fc0:	bl	404328 <ferror@plt+0x2968>
  404fc4:	str	x0, [sp, #136]
  404fc8:	ldr	x1, [sp, #104]
  404fcc:	ldr	x0, [sp, #136]
  404fd0:	add	x0, x1, x0
  404fd4:	str	x0, [sp, #104]
  404fd8:	ldr	x1, [sp, #72]
  404fdc:	ldr	x0, [sp, #104]
  404fe0:	eor	x0, x1, x0
  404fe4:	mov	w1, #0x18                  	// #24
  404fe8:	bl	404328 <ferror@plt+0x2968>
  404fec:	str	x0, [sp, #72]
  404ff0:	ldr	x1, [sp, #40]
  404ff4:	ldr	x0, [sp, #72]
  404ff8:	add	x1, x1, x0
  404ffc:	mov	w0, #0xa                   	// #10
  405000:	sxtw	x0, w0
  405004:	lsl	x0, x0, #3
  405008:	add	x2, sp, #0xa8
  40500c:	ldr	x0, [x2, x0]
  405010:	add	x0, x1, x0
  405014:	str	x0, [sp, #40]
  405018:	ldr	x1, [sp, #136]
  40501c:	ldr	x0, [sp, #40]
  405020:	eor	x0, x1, x0
  405024:	mov	w1, #0x10                  	// #16
  405028:	bl	404328 <ferror@plt+0x2968>
  40502c:	str	x0, [sp, #136]
  405030:	ldr	x1, [sp, #104]
  405034:	ldr	x0, [sp, #136]
  405038:	add	x0, x1, x0
  40503c:	str	x0, [sp, #104]
  405040:	ldr	x1, [sp, #72]
  405044:	ldr	x0, [sp, #104]
  405048:	eor	x0, x1, x0
  40504c:	mov	w1, #0x3f                  	// #63
  405050:	bl	404328 <ferror@plt+0x2968>
  405054:	str	x0, [sp, #72]
  405058:	ldr	x1, [sp, #48]
  40505c:	ldr	x0, [sp, #80]
  405060:	add	x1, x1, x0
  405064:	mov	w0, #0x4                   	// #4
  405068:	sxtw	x0, w0
  40506c:	lsl	x0, x0, #3
  405070:	add	x2, sp, #0xa8
  405074:	ldr	x0, [x2, x0]
  405078:	add	x0, x1, x0
  40507c:	str	x0, [sp, #48]
  405080:	ldr	x1, [sp, #144]
  405084:	ldr	x0, [sp, #48]
  405088:	eor	x0, x1, x0
  40508c:	mov	w1, #0x20                  	// #32
  405090:	bl	404328 <ferror@plt+0x2968>
  405094:	str	x0, [sp, #144]
  405098:	ldr	x1, [sp, #112]
  40509c:	ldr	x0, [sp, #144]
  4050a0:	add	x0, x1, x0
  4050a4:	str	x0, [sp, #112]
  4050a8:	ldr	x1, [sp, #80]
  4050ac:	ldr	x0, [sp, #112]
  4050b0:	eor	x0, x1, x0
  4050b4:	mov	w1, #0x18                  	// #24
  4050b8:	bl	404328 <ferror@plt+0x2968>
  4050bc:	str	x0, [sp, #80]
  4050c0:	ldr	x1, [sp, #48]
  4050c4:	ldr	x0, [sp, #80]
  4050c8:	add	x1, x1, x0
  4050cc:	mov	w0, #0x8                   	// #8
  4050d0:	sxtw	x0, w0
  4050d4:	lsl	x0, x0, #3
  4050d8:	add	x2, sp, #0xa8
  4050dc:	ldr	x0, [x2, x0]
  4050e0:	add	x0, x1, x0
  4050e4:	str	x0, [sp, #48]
  4050e8:	ldr	x1, [sp, #144]
  4050ec:	ldr	x0, [sp, #48]
  4050f0:	eor	x0, x1, x0
  4050f4:	mov	w1, #0x10                  	// #16
  4050f8:	bl	404328 <ferror@plt+0x2968>
  4050fc:	str	x0, [sp, #144]
  405100:	ldr	x1, [sp, #112]
  405104:	ldr	x0, [sp, #144]
  405108:	add	x0, x1, x0
  40510c:	str	x0, [sp, #112]
  405110:	ldr	x1, [sp, #80]
  405114:	ldr	x0, [sp, #112]
  405118:	eor	x0, x1, x0
  40511c:	mov	w1, #0x3f                  	// #63
  405120:	bl	404328 <ferror@plt+0x2968>
  405124:	str	x0, [sp, #80]
  405128:	ldr	x1, [sp, #56]
  40512c:	ldr	x0, [sp, #88]
  405130:	add	x1, x1, x0
  405134:	mov	w0, #0x9                   	// #9
  405138:	sxtw	x0, w0
  40513c:	lsl	x0, x0, #3
  405140:	add	x2, sp, #0xa8
  405144:	ldr	x0, [x2, x0]
  405148:	add	x0, x1, x0
  40514c:	str	x0, [sp, #56]
  405150:	ldr	x1, [sp, #152]
  405154:	ldr	x0, [sp, #56]
  405158:	eor	x0, x1, x0
  40515c:	mov	w1, #0x20                  	// #32
  405160:	bl	404328 <ferror@plt+0x2968>
  405164:	str	x0, [sp, #152]
  405168:	ldr	x1, [sp, #120]
  40516c:	ldr	x0, [sp, #152]
  405170:	add	x0, x1, x0
  405174:	str	x0, [sp, #120]
  405178:	ldr	x1, [sp, #88]
  40517c:	ldr	x0, [sp, #120]
  405180:	eor	x0, x1, x0
  405184:	mov	w1, #0x18                  	// #24
  405188:	bl	404328 <ferror@plt+0x2968>
  40518c:	str	x0, [sp, #88]
  405190:	ldr	x1, [sp, #56]
  405194:	ldr	x0, [sp, #88]
  405198:	add	x1, x1, x0
  40519c:	mov	w0, #0xf                   	// #15
  4051a0:	sxtw	x0, w0
  4051a4:	lsl	x0, x0, #3
  4051a8:	add	x2, sp, #0xa8
  4051ac:	ldr	x0, [x2, x0]
  4051b0:	add	x0, x1, x0
  4051b4:	str	x0, [sp, #56]
  4051b8:	ldr	x1, [sp, #152]
  4051bc:	ldr	x0, [sp, #56]
  4051c0:	eor	x0, x1, x0
  4051c4:	mov	w1, #0x10                  	// #16
  4051c8:	bl	404328 <ferror@plt+0x2968>
  4051cc:	str	x0, [sp, #152]
  4051d0:	ldr	x1, [sp, #120]
  4051d4:	ldr	x0, [sp, #152]
  4051d8:	add	x0, x1, x0
  4051dc:	str	x0, [sp, #120]
  4051e0:	ldr	x1, [sp, #88]
  4051e4:	ldr	x0, [sp, #120]
  4051e8:	eor	x0, x1, x0
  4051ec:	mov	w1, #0x3f                  	// #63
  4051f0:	bl	404328 <ferror@plt+0x2968>
  4051f4:	str	x0, [sp, #88]
  4051f8:	ldr	x1, [sp, #64]
  4051fc:	ldr	x0, [sp, #96]
  405200:	add	x1, x1, x0
  405204:	mov	w0, #0xd                   	// #13
  405208:	sxtw	x0, w0
  40520c:	lsl	x0, x0, #3
  405210:	add	x2, sp, #0xa8
  405214:	ldr	x0, [x2, x0]
  405218:	add	x0, x1, x0
  40521c:	str	x0, [sp, #64]
  405220:	ldr	x1, [sp, #160]
  405224:	ldr	x0, [sp, #64]
  405228:	eor	x0, x1, x0
  40522c:	mov	w1, #0x20                  	// #32
  405230:	bl	404328 <ferror@plt+0x2968>
  405234:	str	x0, [sp, #160]
  405238:	ldr	x1, [sp, #128]
  40523c:	ldr	x0, [sp, #160]
  405240:	add	x0, x1, x0
  405244:	str	x0, [sp, #128]
  405248:	ldr	x1, [sp, #96]
  40524c:	ldr	x0, [sp, #128]
  405250:	eor	x0, x1, x0
  405254:	mov	w1, #0x18                  	// #24
  405258:	bl	404328 <ferror@plt+0x2968>
  40525c:	str	x0, [sp, #96]
  405260:	ldr	x1, [sp, #64]
  405264:	ldr	x0, [sp, #96]
  405268:	add	x1, x1, x0
  40526c:	mov	w0, #0x6                   	// #6
  405270:	sxtw	x0, w0
  405274:	lsl	x0, x0, #3
  405278:	add	x2, sp, #0xa8
  40527c:	ldr	x0, [x2, x0]
  405280:	add	x0, x1, x0
  405284:	str	x0, [sp, #64]
  405288:	ldr	x1, [sp, #160]
  40528c:	ldr	x0, [sp, #64]
  405290:	eor	x0, x1, x0
  405294:	mov	w1, #0x10                  	// #16
  405298:	bl	404328 <ferror@plt+0x2968>
  40529c:	str	x0, [sp, #160]
  4052a0:	ldr	x1, [sp, #128]
  4052a4:	ldr	x0, [sp, #160]
  4052a8:	add	x0, x1, x0
  4052ac:	str	x0, [sp, #128]
  4052b0:	ldr	x1, [sp, #96]
  4052b4:	ldr	x0, [sp, #128]
  4052b8:	eor	x0, x1, x0
  4052bc:	mov	w1, #0x3f                  	// #63
  4052c0:	bl	404328 <ferror@plt+0x2968>
  4052c4:	str	x0, [sp, #96]
  4052c8:	ldr	x1, [sp, #40]
  4052cc:	ldr	x0, [sp, #80]
  4052d0:	add	x1, x1, x0
  4052d4:	mov	w0, #0x1                   	// #1
  4052d8:	sxtw	x0, w0
  4052dc:	lsl	x0, x0, #3
  4052e0:	add	x2, sp, #0xa8
  4052e4:	ldr	x0, [x2, x0]
  4052e8:	add	x0, x1, x0
  4052ec:	str	x0, [sp, #40]
  4052f0:	ldr	x1, [sp, #160]
  4052f4:	ldr	x0, [sp, #40]
  4052f8:	eor	x0, x1, x0
  4052fc:	mov	w1, #0x20                  	// #32
  405300:	bl	404328 <ferror@plt+0x2968>
  405304:	str	x0, [sp, #160]
  405308:	ldr	x1, [sp, #120]
  40530c:	ldr	x0, [sp, #160]
  405310:	add	x0, x1, x0
  405314:	str	x0, [sp, #120]
  405318:	ldr	x1, [sp, #80]
  40531c:	ldr	x0, [sp, #120]
  405320:	eor	x0, x1, x0
  405324:	mov	w1, #0x18                  	// #24
  405328:	bl	404328 <ferror@plt+0x2968>
  40532c:	str	x0, [sp, #80]
  405330:	ldr	x1, [sp, #40]
  405334:	ldr	x0, [sp, #80]
  405338:	add	x1, x1, x0
  40533c:	mov	w0, #0xc                   	// #12
  405340:	sxtw	x0, w0
  405344:	lsl	x0, x0, #3
  405348:	add	x2, sp, #0xa8
  40534c:	ldr	x0, [x2, x0]
  405350:	add	x0, x1, x0
  405354:	str	x0, [sp, #40]
  405358:	ldr	x1, [sp, #160]
  40535c:	ldr	x0, [sp, #40]
  405360:	eor	x0, x1, x0
  405364:	mov	w1, #0x10                  	// #16
  405368:	bl	404328 <ferror@plt+0x2968>
  40536c:	str	x0, [sp, #160]
  405370:	ldr	x1, [sp, #120]
  405374:	ldr	x0, [sp, #160]
  405378:	add	x0, x1, x0
  40537c:	str	x0, [sp, #120]
  405380:	ldr	x1, [sp, #80]
  405384:	ldr	x0, [sp, #120]
  405388:	eor	x0, x1, x0
  40538c:	mov	w1, #0x3f                  	// #63
  405390:	bl	404328 <ferror@plt+0x2968>
  405394:	str	x0, [sp, #80]
  405398:	ldr	x1, [sp, #48]
  40539c:	ldr	x0, [sp, #88]
  4053a0:	add	x1, x1, x0
  4053a4:	mov	w0, #0x0                   	// #0
  4053a8:	sxtw	x0, w0
  4053ac:	lsl	x0, x0, #3
  4053b0:	add	x2, sp, #0xa8
  4053b4:	ldr	x0, [x2, x0]
  4053b8:	add	x0, x1, x0
  4053bc:	str	x0, [sp, #48]
  4053c0:	ldr	x1, [sp, #136]
  4053c4:	ldr	x0, [sp, #48]
  4053c8:	eor	x0, x1, x0
  4053cc:	mov	w1, #0x20                  	// #32
  4053d0:	bl	404328 <ferror@plt+0x2968>
  4053d4:	str	x0, [sp, #136]
  4053d8:	ldr	x1, [sp, #128]
  4053dc:	ldr	x0, [sp, #136]
  4053e0:	add	x0, x1, x0
  4053e4:	str	x0, [sp, #128]
  4053e8:	ldr	x1, [sp, #88]
  4053ec:	ldr	x0, [sp, #128]
  4053f0:	eor	x0, x1, x0
  4053f4:	mov	w1, #0x18                  	// #24
  4053f8:	bl	404328 <ferror@plt+0x2968>
  4053fc:	str	x0, [sp, #88]
  405400:	ldr	x1, [sp, #48]
  405404:	ldr	x0, [sp, #88]
  405408:	add	x1, x1, x0
  40540c:	mov	w0, #0x2                   	// #2
  405410:	sxtw	x0, w0
  405414:	lsl	x0, x0, #3
  405418:	add	x2, sp, #0xa8
  40541c:	ldr	x0, [x2, x0]
  405420:	add	x0, x1, x0
  405424:	str	x0, [sp, #48]
  405428:	ldr	x1, [sp, #136]
  40542c:	ldr	x0, [sp, #48]
  405430:	eor	x0, x1, x0
  405434:	mov	w1, #0x10                  	// #16
  405438:	bl	404328 <ferror@plt+0x2968>
  40543c:	str	x0, [sp, #136]
  405440:	ldr	x1, [sp, #128]
  405444:	ldr	x0, [sp, #136]
  405448:	add	x0, x1, x0
  40544c:	str	x0, [sp, #128]
  405450:	ldr	x1, [sp, #88]
  405454:	ldr	x0, [sp, #128]
  405458:	eor	x0, x1, x0
  40545c:	mov	w1, #0x3f                  	// #63
  405460:	bl	404328 <ferror@plt+0x2968>
  405464:	str	x0, [sp, #88]
  405468:	ldr	x1, [sp, #56]
  40546c:	ldr	x0, [sp, #96]
  405470:	add	x1, x1, x0
  405474:	mov	w0, #0xb                   	// #11
  405478:	sxtw	x0, w0
  40547c:	lsl	x0, x0, #3
  405480:	add	x2, sp, #0xa8
  405484:	ldr	x0, [x2, x0]
  405488:	add	x0, x1, x0
  40548c:	str	x0, [sp, #56]
  405490:	ldr	x1, [sp, #144]
  405494:	ldr	x0, [sp, #56]
  405498:	eor	x0, x1, x0
  40549c:	mov	w1, #0x20                  	// #32
  4054a0:	bl	404328 <ferror@plt+0x2968>
  4054a4:	str	x0, [sp, #144]
  4054a8:	ldr	x1, [sp, #104]
  4054ac:	ldr	x0, [sp, #144]
  4054b0:	add	x0, x1, x0
  4054b4:	str	x0, [sp, #104]
  4054b8:	ldr	x1, [sp, #96]
  4054bc:	ldr	x0, [sp, #104]
  4054c0:	eor	x0, x1, x0
  4054c4:	mov	w1, #0x18                  	// #24
  4054c8:	bl	404328 <ferror@plt+0x2968>
  4054cc:	str	x0, [sp, #96]
  4054d0:	ldr	x1, [sp, #56]
  4054d4:	ldr	x0, [sp, #96]
  4054d8:	add	x1, x1, x0
  4054dc:	mov	w0, #0x7                   	// #7
  4054e0:	sxtw	x0, w0
  4054e4:	lsl	x0, x0, #3
  4054e8:	add	x2, sp, #0xa8
  4054ec:	ldr	x0, [x2, x0]
  4054f0:	add	x0, x1, x0
  4054f4:	str	x0, [sp, #56]
  4054f8:	ldr	x1, [sp, #144]
  4054fc:	ldr	x0, [sp, #56]
  405500:	eor	x0, x1, x0
  405504:	mov	w1, #0x10                  	// #16
  405508:	bl	404328 <ferror@plt+0x2968>
  40550c:	str	x0, [sp, #144]
  405510:	ldr	x1, [sp, #104]
  405514:	ldr	x0, [sp, #144]
  405518:	add	x0, x1, x0
  40551c:	str	x0, [sp, #104]
  405520:	ldr	x1, [sp, #96]
  405524:	ldr	x0, [sp, #104]
  405528:	eor	x0, x1, x0
  40552c:	mov	w1, #0x3f                  	// #63
  405530:	bl	404328 <ferror@plt+0x2968>
  405534:	str	x0, [sp, #96]
  405538:	ldr	x1, [sp, #64]
  40553c:	ldr	x0, [sp, #72]
  405540:	add	x1, x1, x0
  405544:	mov	w0, #0x5                   	// #5
  405548:	sxtw	x0, w0
  40554c:	lsl	x0, x0, #3
  405550:	add	x2, sp, #0xa8
  405554:	ldr	x0, [x2, x0]
  405558:	add	x0, x1, x0
  40555c:	str	x0, [sp, #64]
  405560:	ldr	x1, [sp, #152]
  405564:	ldr	x0, [sp, #64]
  405568:	eor	x0, x1, x0
  40556c:	mov	w1, #0x20                  	// #32
  405570:	bl	404328 <ferror@plt+0x2968>
  405574:	str	x0, [sp, #152]
  405578:	ldr	x1, [sp, #112]
  40557c:	ldr	x0, [sp, #152]
  405580:	add	x0, x1, x0
  405584:	str	x0, [sp, #112]
  405588:	ldr	x1, [sp, #72]
  40558c:	ldr	x0, [sp, #112]
  405590:	eor	x0, x1, x0
  405594:	mov	w1, #0x18                  	// #24
  405598:	bl	404328 <ferror@plt+0x2968>
  40559c:	str	x0, [sp, #72]
  4055a0:	ldr	x1, [sp, #64]
  4055a4:	ldr	x0, [sp, #72]
  4055a8:	add	x1, x1, x0
  4055ac:	mov	w0, #0x3                   	// #3
  4055b0:	sxtw	x0, w0
  4055b4:	lsl	x0, x0, #3
  4055b8:	add	x2, sp, #0xa8
  4055bc:	ldr	x0, [x2, x0]
  4055c0:	add	x0, x1, x0
  4055c4:	str	x0, [sp, #64]
  4055c8:	ldr	x1, [sp, #152]
  4055cc:	ldr	x0, [sp, #64]
  4055d0:	eor	x0, x1, x0
  4055d4:	mov	w1, #0x10                  	// #16
  4055d8:	bl	404328 <ferror@plt+0x2968>
  4055dc:	str	x0, [sp, #152]
  4055e0:	ldr	x1, [sp, #112]
  4055e4:	ldr	x0, [sp, #152]
  4055e8:	add	x0, x1, x0
  4055ec:	str	x0, [sp, #112]
  4055f0:	ldr	x1, [sp, #72]
  4055f4:	ldr	x0, [sp, #112]
  4055f8:	eor	x0, x1, x0
  4055fc:	mov	w1, #0x3f                  	// #63
  405600:	bl	404328 <ferror@plt+0x2968>
  405604:	str	x0, [sp, #72]
  405608:	ldr	x1, [sp, #40]
  40560c:	ldr	x0, [sp, #72]
  405610:	add	x1, x1, x0
  405614:	mov	w0, #0xb                   	// #11
  405618:	sxtw	x0, w0
  40561c:	lsl	x0, x0, #3
  405620:	add	x2, sp, #0xa8
  405624:	ldr	x0, [x2, x0]
  405628:	add	x0, x1, x0
  40562c:	str	x0, [sp, #40]
  405630:	ldr	x1, [sp, #136]
  405634:	ldr	x0, [sp, #40]
  405638:	eor	x0, x1, x0
  40563c:	mov	w1, #0x20                  	// #32
  405640:	bl	404328 <ferror@plt+0x2968>
  405644:	str	x0, [sp, #136]
  405648:	ldr	x1, [sp, #104]
  40564c:	ldr	x0, [sp, #136]
  405650:	add	x0, x1, x0
  405654:	str	x0, [sp, #104]
  405658:	ldr	x1, [sp, #72]
  40565c:	ldr	x0, [sp, #104]
  405660:	eor	x0, x1, x0
  405664:	mov	w1, #0x18                  	// #24
  405668:	bl	404328 <ferror@plt+0x2968>
  40566c:	str	x0, [sp, #72]
  405670:	ldr	x1, [sp, #40]
  405674:	ldr	x0, [sp, #72]
  405678:	add	x1, x1, x0
  40567c:	mov	w0, #0x8                   	// #8
  405680:	sxtw	x0, w0
  405684:	lsl	x0, x0, #3
  405688:	add	x2, sp, #0xa8
  40568c:	ldr	x0, [x2, x0]
  405690:	add	x0, x1, x0
  405694:	str	x0, [sp, #40]
  405698:	ldr	x1, [sp, #136]
  40569c:	ldr	x0, [sp, #40]
  4056a0:	eor	x0, x1, x0
  4056a4:	mov	w1, #0x10                  	// #16
  4056a8:	bl	404328 <ferror@plt+0x2968>
  4056ac:	str	x0, [sp, #136]
  4056b0:	ldr	x1, [sp, #104]
  4056b4:	ldr	x0, [sp, #136]
  4056b8:	add	x0, x1, x0
  4056bc:	str	x0, [sp, #104]
  4056c0:	ldr	x1, [sp, #72]
  4056c4:	ldr	x0, [sp, #104]
  4056c8:	eor	x0, x1, x0
  4056cc:	mov	w1, #0x3f                  	// #63
  4056d0:	bl	404328 <ferror@plt+0x2968>
  4056d4:	str	x0, [sp, #72]
  4056d8:	ldr	x1, [sp, #48]
  4056dc:	ldr	x0, [sp, #80]
  4056e0:	add	x1, x1, x0
  4056e4:	mov	w0, #0xc                   	// #12
  4056e8:	sxtw	x0, w0
  4056ec:	lsl	x0, x0, #3
  4056f0:	add	x2, sp, #0xa8
  4056f4:	ldr	x0, [x2, x0]
  4056f8:	add	x0, x1, x0
  4056fc:	str	x0, [sp, #48]
  405700:	ldr	x1, [sp, #144]
  405704:	ldr	x0, [sp, #48]
  405708:	eor	x0, x1, x0
  40570c:	mov	w1, #0x20                  	// #32
  405710:	bl	404328 <ferror@plt+0x2968>
  405714:	str	x0, [sp, #144]
  405718:	ldr	x1, [sp, #112]
  40571c:	ldr	x0, [sp, #144]
  405720:	add	x0, x1, x0
  405724:	str	x0, [sp, #112]
  405728:	ldr	x1, [sp, #80]
  40572c:	ldr	x0, [sp, #112]
  405730:	eor	x0, x1, x0
  405734:	mov	w1, #0x18                  	// #24
  405738:	bl	404328 <ferror@plt+0x2968>
  40573c:	str	x0, [sp, #80]
  405740:	ldr	x1, [sp, #48]
  405744:	ldr	x0, [sp, #80]
  405748:	add	x1, x1, x0
  40574c:	mov	w0, #0x0                   	// #0
  405750:	sxtw	x0, w0
  405754:	lsl	x0, x0, #3
  405758:	add	x2, sp, #0xa8
  40575c:	ldr	x0, [x2, x0]
  405760:	add	x0, x1, x0
  405764:	str	x0, [sp, #48]
  405768:	ldr	x1, [sp, #144]
  40576c:	ldr	x0, [sp, #48]
  405770:	eor	x0, x1, x0
  405774:	mov	w1, #0x10                  	// #16
  405778:	bl	404328 <ferror@plt+0x2968>
  40577c:	str	x0, [sp, #144]
  405780:	ldr	x1, [sp, #112]
  405784:	ldr	x0, [sp, #144]
  405788:	add	x0, x1, x0
  40578c:	str	x0, [sp, #112]
  405790:	ldr	x1, [sp, #80]
  405794:	ldr	x0, [sp, #112]
  405798:	eor	x0, x1, x0
  40579c:	mov	w1, #0x3f                  	// #63
  4057a0:	bl	404328 <ferror@plt+0x2968>
  4057a4:	str	x0, [sp, #80]
  4057a8:	ldr	x1, [sp, #56]
  4057ac:	ldr	x0, [sp, #88]
  4057b0:	add	x1, x1, x0
  4057b4:	mov	w0, #0x5                   	// #5
  4057b8:	sxtw	x0, w0
  4057bc:	lsl	x0, x0, #3
  4057c0:	add	x2, sp, #0xa8
  4057c4:	ldr	x0, [x2, x0]
  4057c8:	add	x0, x1, x0
  4057cc:	str	x0, [sp, #56]
  4057d0:	ldr	x1, [sp, #152]
  4057d4:	ldr	x0, [sp, #56]
  4057d8:	eor	x0, x1, x0
  4057dc:	mov	w1, #0x20                  	// #32
  4057e0:	bl	404328 <ferror@plt+0x2968>
  4057e4:	str	x0, [sp, #152]
  4057e8:	ldr	x1, [sp, #120]
  4057ec:	ldr	x0, [sp, #152]
  4057f0:	add	x0, x1, x0
  4057f4:	str	x0, [sp, #120]
  4057f8:	ldr	x1, [sp, #88]
  4057fc:	ldr	x0, [sp, #120]
  405800:	eor	x0, x1, x0
  405804:	mov	w1, #0x18                  	// #24
  405808:	bl	404328 <ferror@plt+0x2968>
  40580c:	str	x0, [sp, #88]
  405810:	ldr	x1, [sp, #56]
  405814:	ldr	x0, [sp, #88]
  405818:	add	x1, x1, x0
  40581c:	mov	w0, #0x2                   	// #2
  405820:	sxtw	x0, w0
  405824:	lsl	x0, x0, #3
  405828:	add	x2, sp, #0xa8
  40582c:	ldr	x0, [x2, x0]
  405830:	add	x0, x1, x0
  405834:	str	x0, [sp, #56]
  405838:	ldr	x1, [sp, #152]
  40583c:	ldr	x0, [sp, #56]
  405840:	eor	x0, x1, x0
  405844:	mov	w1, #0x10                  	// #16
  405848:	bl	404328 <ferror@plt+0x2968>
  40584c:	str	x0, [sp, #152]
  405850:	ldr	x1, [sp, #120]
  405854:	ldr	x0, [sp, #152]
  405858:	add	x0, x1, x0
  40585c:	str	x0, [sp, #120]
  405860:	ldr	x1, [sp, #88]
  405864:	ldr	x0, [sp, #120]
  405868:	eor	x0, x1, x0
  40586c:	mov	w1, #0x3f                  	// #63
  405870:	bl	404328 <ferror@plt+0x2968>
  405874:	str	x0, [sp, #88]
  405878:	ldr	x1, [sp, #64]
  40587c:	ldr	x0, [sp, #96]
  405880:	add	x1, x1, x0
  405884:	mov	w0, #0xf                   	// #15
  405888:	sxtw	x0, w0
  40588c:	lsl	x0, x0, #3
  405890:	add	x2, sp, #0xa8
  405894:	ldr	x0, [x2, x0]
  405898:	add	x0, x1, x0
  40589c:	str	x0, [sp, #64]
  4058a0:	ldr	x1, [sp, #160]
  4058a4:	ldr	x0, [sp, #64]
  4058a8:	eor	x0, x1, x0
  4058ac:	mov	w1, #0x20                  	// #32
  4058b0:	bl	404328 <ferror@plt+0x2968>
  4058b4:	str	x0, [sp, #160]
  4058b8:	ldr	x1, [sp, #128]
  4058bc:	ldr	x0, [sp, #160]
  4058c0:	add	x0, x1, x0
  4058c4:	str	x0, [sp, #128]
  4058c8:	ldr	x1, [sp, #96]
  4058cc:	ldr	x0, [sp, #128]
  4058d0:	eor	x0, x1, x0
  4058d4:	mov	w1, #0x18                  	// #24
  4058d8:	bl	404328 <ferror@plt+0x2968>
  4058dc:	str	x0, [sp, #96]
  4058e0:	ldr	x1, [sp, #64]
  4058e4:	ldr	x0, [sp, #96]
  4058e8:	add	x1, x1, x0
  4058ec:	mov	w0, #0xd                   	// #13
  4058f0:	sxtw	x0, w0
  4058f4:	lsl	x0, x0, #3
  4058f8:	add	x2, sp, #0xa8
  4058fc:	ldr	x0, [x2, x0]
  405900:	add	x0, x1, x0
  405904:	str	x0, [sp, #64]
  405908:	ldr	x1, [sp, #160]
  40590c:	ldr	x0, [sp, #64]
  405910:	eor	x0, x1, x0
  405914:	mov	w1, #0x10                  	// #16
  405918:	bl	404328 <ferror@plt+0x2968>
  40591c:	str	x0, [sp, #160]
  405920:	ldr	x1, [sp, #128]
  405924:	ldr	x0, [sp, #160]
  405928:	add	x0, x1, x0
  40592c:	str	x0, [sp, #128]
  405930:	ldr	x1, [sp, #96]
  405934:	ldr	x0, [sp, #128]
  405938:	eor	x0, x1, x0
  40593c:	mov	w1, #0x3f                  	// #63
  405940:	bl	404328 <ferror@plt+0x2968>
  405944:	str	x0, [sp, #96]
  405948:	ldr	x1, [sp, #40]
  40594c:	ldr	x0, [sp, #80]
  405950:	add	x1, x1, x0
  405954:	mov	w0, #0xa                   	// #10
  405958:	sxtw	x0, w0
  40595c:	lsl	x0, x0, #3
  405960:	add	x2, sp, #0xa8
  405964:	ldr	x0, [x2, x0]
  405968:	add	x0, x1, x0
  40596c:	str	x0, [sp, #40]
  405970:	ldr	x1, [sp, #160]
  405974:	ldr	x0, [sp, #40]
  405978:	eor	x0, x1, x0
  40597c:	mov	w1, #0x20                  	// #32
  405980:	bl	404328 <ferror@plt+0x2968>
  405984:	str	x0, [sp, #160]
  405988:	ldr	x1, [sp, #120]
  40598c:	ldr	x0, [sp, #160]
  405990:	add	x0, x1, x0
  405994:	str	x0, [sp, #120]
  405998:	ldr	x1, [sp, #80]
  40599c:	ldr	x0, [sp, #120]
  4059a0:	eor	x0, x1, x0
  4059a4:	mov	w1, #0x18                  	// #24
  4059a8:	bl	404328 <ferror@plt+0x2968>
  4059ac:	str	x0, [sp, #80]
  4059b0:	ldr	x1, [sp, #40]
  4059b4:	ldr	x0, [sp, #80]
  4059b8:	add	x1, x1, x0
  4059bc:	mov	w0, #0xe                   	// #14
  4059c0:	sxtw	x0, w0
  4059c4:	lsl	x0, x0, #3
  4059c8:	add	x2, sp, #0xa8
  4059cc:	ldr	x0, [x2, x0]
  4059d0:	add	x0, x1, x0
  4059d4:	str	x0, [sp, #40]
  4059d8:	ldr	x1, [sp, #160]
  4059dc:	ldr	x0, [sp, #40]
  4059e0:	eor	x0, x1, x0
  4059e4:	mov	w1, #0x10                  	// #16
  4059e8:	bl	404328 <ferror@plt+0x2968>
  4059ec:	str	x0, [sp, #160]
  4059f0:	ldr	x1, [sp, #120]
  4059f4:	ldr	x0, [sp, #160]
  4059f8:	add	x0, x1, x0
  4059fc:	str	x0, [sp, #120]
  405a00:	ldr	x1, [sp, #80]
  405a04:	ldr	x0, [sp, #120]
  405a08:	eor	x0, x1, x0
  405a0c:	mov	w1, #0x3f                  	// #63
  405a10:	bl	404328 <ferror@plt+0x2968>
  405a14:	str	x0, [sp, #80]
  405a18:	ldr	x1, [sp, #48]
  405a1c:	ldr	x0, [sp, #88]
  405a20:	add	x1, x1, x0
  405a24:	mov	w0, #0x3                   	// #3
  405a28:	sxtw	x0, w0
  405a2c:	lsl	x0, x0, #3
  405a30:	add	x2, sp, #0xa8
  405a34:	ldr	x0, [x2, x0]
  405a38:	add	x0, x1, x0
  405a3c:	str	x0, [sp, #48]
  405a40:	ldr	x1, [sp, #136]
  405a44:	ldr	x0, [sp, #48]
  405a48:	eor	x0, x1, x0
  405a4c:	mov	w1, #0x20                  	// #32
  405a50:	bl	404328 <ferror@plt+0x2968>
  405a54:	str	x0, [sp, #136]
  405a58:	ldr	x1, [sp, #128]
  405a5c:	ldr	x0, [sp, #136]
  405a60:	add	x0, x1, x0
  405a64:	str	x0, [sp, #128]
  405a68:	ldr	x1, [sp, #88]
  405a6c:	ldr	x0, [sp, #128]
  405a70:	eor	x0, x1, x0
  405a74:	mov	w1, #0x18                  	// #24
  405a78:	bl	404328 <ferror@plt+0x2968>
  405a7c:	str	x0, [sp, #88]
  405a80:	ldr	x1, [sp, #48]
  405a84:	ldr	x0, [sp, #88]
  405a88:	add	x1, x1, x0
  405a8c:	mov	w0, #0x6                   	// #6
  405a90:	sxtw	x0, w0
  405a94:	lsl	x0, x0, #3
  405a98:	add	x2, sp, #0xa8
  405a9c:	ldr	x0, [x2, x0]
  405aa0:	add	x0, x1, x0
  405aa4:	str	x0, [sp, #48]
  405aa8:	ldr	x1, [sp, #136]
  405aac:	ldr	x0, [sp, #48]
  405ab0:	eor	x0, x1, x0
  405ab4:	mov	w1, #0x10                  	// #16
  405ab8:	bl	404328 <ferror@plt+0x2968>
  405abc:	str	x0, [sp, #136]
  405ac0:	ldr	x1, [sp, #128]
  405ac4:	ldr	x0, [sp, #136]
  405ac8:	add	x0, x1, x0
  405acc:	str	x0, [sp, #128]
  405ad0:	ldr	x1, [sp, #88]
  405ad4:	ldr	x0, [sp, #128]
  405ad8:	eor	x0, x1, x0
  405adc:	mov	w1, #0x3f                  	// #63
  405ae0:	bl	404328 <ferror@plt+0x2968>
  405ae4:	str	x0, [sp, #88]
  405ae8:	ldr	x1, [sp, #56]
  405aec:	ldr	x0, [sp, #96]
  405af0:	add	x1, x1, x0
  405af4:	mov	w0, #0x7                   	// #7
  405af8:	sxtw	x0, w0
  405afc:	lsl	x0, x0, #3
  405b00:	add	x2, sp, #0xa8
  405b04:	ldr	x0, [x2, x0]
  405b08:	add	x0, x1, x0
  405b0c:	str	x0, [sp, #56]
  405b10:	ldr	x1, [sp, #144]
  405b14:	ldr	x0, [sp, #56]
  405b18:	eor	x0, x1, x0
  405b1c:	mov	w1, #0x20                  	// #32
  405b20:	bl	404328 <ferror@plt+0x2968>
  405b24:	str	x0, [sp, #144]
  405b28:	ldr	x1, [sp, #104]
  405b2c:	ldr	x0, [sp, #144]
  405b30:	add	x0, x1, x0
  405b34:	str	x0, [sp, #104]
  405b38:	ldr	x1, [sp, #96]
  405b3c:	ldr	x0, [sp, #104]
  405b40:	eor	x0, x1, x0
  405b44:	mov	w1, #0x18                  	// #24
  405b48:	bl	404328 <ferror@plt+0x2968>
  405b4c:	str	x0, [sp, #96]
  405b50:	ldr	x1, [sp, #56]
  405b54:	ldr	x0, [sp, #96]
  405b58:	add	x1, x1, x0
  405b5c:	mov	w0, #0x1                   	// #1
  405b60:	sxtw	x0, w0
  405b64:	lsl	x0, x0, #3
  405b68:	add	x2, sp, #0xa8
  405b6c:	ldr	x0, [x2, x0]
  405b70:	add	x0, x1, x0
  405b74:	str	x0, [sp, #56]
  405b78:	ldr	x1, [sp, #144]
  405b7c:	ldr	x0, [sp, #56]
  405b80:	eor	x0, x1, x0
  405b84:	mov	w1, #0x10                  	// #16
  405b88:	bl	404328 <ferror@plt+0x2968>
  405b8c:	str	x0, [sp, #144]
  405b90:	ldr	x1, [sp, #104]
  405b94:	ldr	x0, [sp, #144]
  405b98:	add	x0, x1, x0
  405b9c:	str	x0, [sp, #104]
  405ba0:	ldr	x1, [sp, #96]
  405ba4:	ldr	x0, [sp, #104]
  405ba8:	eor	x0, x1, x0
  405bac:	mov	w1, #0x3f                  	// #63
  405bb0:	bl	404328 <ferror@plt+0x2968>
  405bb4:	str	x0, [sp, #96]
  405bb8:	ldr	x1, [sp, #64]
  405bbc:	ldr	x0, [sp, #72]
  405bc0:	add	x1, x1, x0
  405bc4:	mov	w0, #0x9                   	// #9
  405bc8:	sxtw	x0, w0
  405bcc:	lsl	x0, x0, #3
  405bd0:	add	x2, sp, #0xa8
  405bd4:	ldr	x0, [x2, x0]
  405bd8:	add	x0, x1, x0
  405bdc:	str	x0, [sp, #64]
  405be0:	ldr	x1, [sp, #152]
  405be4:	ldr	x0, [sp, #64]
  405be8:	eor	x0, x1, x0
  405bec:	mov	w1, #0x20                  	// #32
  405bf0:	bl	404328 <ferror@plt+0x2968>
  405bf4:	str	x0, [sp, #152]
  405bf8:	ldr	x1, [sp, #112]
  405bfc:	ldr	x0, [sp, #152]
  405c00:	add	x0, x1, x0
  405c04:	str	x0, [sp, #112]
  405c08:	ldr	x1, [sp, #72]
  405c0c:	ldr	x0, [sp, #112]
  405c10:	eor	x0, x1, x0
  405c14:	mov	w1, #0x18                  	// #24
  405c18:	bl	404328 <ferror@plt+0x2968>
  405c1c:	str	x0, [sp, #72]
  405c20:	ldr	x1, [sp, #64]
  405c24:	ldr	x0, [sp, #72]
  405c28:	add	x1, x1, x0
  405c2c:	mov	w0, #0x4                   	// #4
  405c30:	sxtw	x0, w0
  405c34:	lsl	x0, x0, #3
  405c38:	add	x2, sp, #0xa8
  405c3c:	ldr	x0, [x2, x0]
  405c40:	add	x0, x1, x0
  405c44:	str	x0, [sp, #64]
  405c48:	ldr	x1, [sp, #152]
  405c4c:	ldr	x0, [sp, #64]
  405c50:	eor	x0, x1, x0
  405c54:	mov	w1, #0x10                  	// #16
  405c58:	bl	404328 <ferror@plt+0x2968>
  405c5c:	str	x0, [sp, #152]
  405c60:	ldr	x1, [sp, #112]
  405c64:	ldr	x0, [sp, #152]
  405c68:	add	x0, x1, x0
  405c6c:	str	x0, [sp, #112]
  405c70:	ldr	x1, [sp, #72]
  405c74:	ldr	x0, [sp, #112]
  405c78:	eor	x0, x1, x0
  405c7c:	mov	w1, #0x3f                  	// #63
  405c80:	bl	404328 <ferror@plt+0x2968>
  405c84:	str	x0, [sp, #72]
  405c88:	ldr	x1, [sp, #40]
  405c8c:	ldr	x0, [sp, #72]
  405c90:	add	x1, x1, x0
  405c94:	mov	w0, #0x7                   	// #7
  405c98:	sxtw	x0, w0
  405c9c:	lsl	x0, x0, #3
  405ca0:	add	x2, sp, #0xa8
  405ca4:	ldr	x0, [x2, x0]
  405ca8:	add	x0, x1, x0
  405cac:	str	x0, [sp, #40]
  405cb0:	ldr	x1, [sp, #136]
  405cb4:	ldr	x0, [sp, #40]
  405cb8:	eor	x0, x1, x0
  405cbc:	mov	w1, #0x20                  	// #32
  405cc0:	bl	404328 <ferror@plt+0x2968>
  405cc4:	str	x0, [sp, #136]
  405cc8:	ldr	x1, [sp, #104]
  405ccc:	ldr	x0, [sp, #136]
  405cd0:	add	x0, x1, x0
  405cd4:	str	x0, [sp, #104]
  405cd8:	ldr	x1, [sp, #72]
  405cdc:	ldr	x0, [sp, #104]
  405ce0:	eor	x0, x1, x0
  405ce4:	mov	w1, #0x18                  	// #24
  405ce8:	bl	404328 <ferror@plt+0x2968>
  405cec:	str	x0, [sp, #72]
  405cf0:	ldr	x1, [sp, #40]
  405cf4:	ldr	x0, [sp, #72]
  405cf8:	add	x1, x1, x0
  405cfc:	mov	w0, #0x9                   	// #9
  405d00:	sxtw	x0, w0
  405d04:	lsl	x0, x0, #3
  405d08:	add	x2, sp, #0xa8
  405d0c:	ldr	x0, [x2, x0]
  405d10:	add	x0, x1, x0
  405d14:	str	x0, [sp, #40]
  405d18:	ldr	x1, [sp, #136]
  405d1c:	ldr	x0, [sp, #40]
  405d20:	eor	x0, x1, x0
  405d24:	mov	w1, #0x10                  	// #16
  405d28:	bl	404328 <ferror@plt+0x2968>
  405d2c:	str	x0, [sp, #136]
  405d30:	ldr	x1, [sp, #104]
  405d34:	ldr	x0, [sp, #136]
  405d38:	add	x0, x1, x0
  405d3c:	str	x0, [sp, #104]
  405d40:	ldr	x1, [sp, #72]
  405d44:	ldr	x0, [sp, #104]
  405d48:	eor	x0, x1, x0
  405d4c:	mov	w1, #0x3f                  	// #63
  405d50:	bl	404328 <ferror@plt+0x2968>
  405d54:	str	x0, [sp, #72]
  405d58:	ldr	x1, [sp, #48]
  405d5c:	ldr	x0, [sp, #80]
  405d60:	add	x1, x1, x0
  405d64:	mov	w0, #0x3                   	// #3
  405d68:	sxtw	x0, w0
  405d6c:	lsl	x0, x0, #3
  405d70:	add	x2, sp, #0xa8
  405d74:	ldr	x0, [x2, x0]
  405d78:	add	x0, x1, x0
  405d7c:	str	x0, [sp, #48]
  405d80:	ldr	x1, [sp, #144]
  405d84:	ldr	x0, [sp, #48]
  405d88:	eor	x0, x1, x0
  405d8c:	mov	w1, #0x20                  	// #32
  405d90:	bl	404328 <ferror@plt+0x2968>
  405d94:	str	x0, [sp, #144]
  405d98:	ldr	x1, [sp, #112]
  405d9c:	ldr	x0, [sp, #144]
  405da0:	add	x0, x1, x0
  405da4:	str	x0, [sp, #112]
  405da8:	ldr	x1, [sp, #80]
  405dac:	ldr	x0, [sp, #112]
  405db0:	eor	x0, x1, x0
  405db4:	mov	w1, #0x18                  	// #24
  405db8:	bl	404328 <ferror@plt+0x2968>
  405dbc:	str	x0, [sp, #80]
  405dc0:	ldr	x1, [sp, #48]
  405dc4:	ldr	x0, [sp, #80]
  405dc8:	add	x1, x1, x0
  405dcc:	mov	w0, #0x1                   	// #1
  405dd0:	sxtw	x0, w0
  405dd4:	lsl	x0, x0, #3
  405dd8:	add	x2, sp, #0xa8
  405ddc:	ldr	x0, [x2, x0]
  405de0:	add	x0, x1, x0
  405de4:	str	x0, [sp, #48]
  405de8:	ldr	x1, [sp, #144]
  405dec:	ldr	x0, [sp, #48]
  405df0:	eor	x0, x1, x0
  405df4:	mov	w1, #0x10                  	// #16
  405df8:	bl	404328 <ferror@plt+0x2968>
  405dfc:	str	x0, [sp, #144]
  405e00:	ldr	x1, [sp, #112]
  405e04:	ldr	x0, [sp, #144]
  405e08:	add	x0, x1, x0
  405e0c:	str	x0, [sp, #112]
  405e10:	ldr	x1, [sp, #80]
  405e14:	ldr	x0, [sp, #112]
  405e18:	eor	x0, x1, x0
  405e1c:	mov	w1, #0x3f                  	// #63
  405e20:	bl	404328 <ferror@plt+0x2968>
  405e24:	str	x0, [sp, #80]
  405e28:	ldr	x1, [sp, #56]
  405e2c:	ldr	x0, [sp, #88]
  405e30:	add	x1, x1, x0
  405e34:	mov	w0, #0xd                   	// #13
  405e38:	sxtw	x0, w0
  405e3c:	lsl	x0, x0, #3
  405e40:	add	x2, sp, #0xa8
  405e44:	ldr	x0, [x2, x0]
  405e48:	add	x0, x1, x0
  405e4c:	str	x0, [sp, #56]
  405e50:	ldr	x1, [sp, #152]
  405e54:	ldr	x0, [sp, #56]
  405e58:	eor	x0, x1, x0
  405e5c:	mov	w1, #0x20                  	// #32
  405e60:	bl	404328 <ferror@plt+0x2968>
  405e64:	str	x0, [sp, #152]
  405e68:	ldr	x1, [sp, #120]
  405e6c:	ldr	x0, [sp, #152]
  405e70:	add	x0, x1, x0
  405e74:	str	x0, [sp, #120]
  405e78:	ldr	x1, [sp, #88]
  405e7c:	ldr	x0, [sp, #120]
  405e80:	eor	x0, x1, x0
  405e84:	mov	w1, #0x18                  	// #24
  405e88:	bl	404328 <ferror@plt+0x2968>
  405e8c:	str	x0, [sp, #88]
  405e90:	ldr	x1, [sp, #56]
  405e94:	ldr	x0, [sp, #88]
  405e98:	add	x1, x1, x0
  405e9c:	mov	w0, #0xc                   	// #12
  405ea0:	sxtw	x0, w0
  405ea4:	lsl	x0, x0, #3
  405ea8:	add	x2, sp, #0xa8
  405eac:	ldr	x0, [x2, x0]
  405eb0:	add	x0, x1, x0
  405eb4:	str	x0, [sp, #56]
  405eb8:	ldr	x1, [sp, #152]
  405ebc:	ldr	x0, [sp, #56]
  405ec0:	eor	x0, x1, x0
  405ec4:	mov	w1, #0x10                  	// #16
  405ec8:	bl	404328 <ferror@plt+0x2968>
  405ecc:	str	x0, [sp, #152]
  405ed0:	ldr	x1, [sp, #120]
  405ed4:	ldr	x0, [sp, #152]
  405ed8:	add	x0, x1, x0
  405edc:	str	x0, [sp, #120]
  405ee0:	ldr	x1, [sp, #88]
  405ee4:	ldr	x0, [sp, #120]
  405ee8:	eor	x0, x1, x0
  405eec:	mov	w1, #0x3f                  	// #63
  405ef0:	bl	404328 <ferror@plt+0x2968>
  405ef4:	str	x0, [sp, #88]
  405ef8:	ldr	x1, [sp, #64]
  405efc:	ldr	x0, [sp, #96]
  405f00:	add	x1, x1, x0
  405f04:	mov	w0, #0xb                   	// #11
  405f08:	sxtw	x0, w0
  405f0c:	lsl	x0, x0, #3
  405f10:	add	x2, sp, #0xa8
  405f14:	ldr	x0, [x2, x0]
  405f18:	add	x0, x1, x0
  405f1c:	str	x0, [sp, #64]
  405f20:	ldr	x1, [sp, #160]
  405f24:	ldr	x0, [sp, #64]
  405f28:	eor	x0, x1, x0
  405f2c:	mov	w1, #0x20                  	// #32
  405f30:	bl	404328 <ferror@plt+0x2968>
  405f34:	str	x0, [sp, #160]
  405f38:	ldr	x1, [sp, #128]
  405f3c:	ldr	x0, [sp, #160]
  405f40:	add	x0, x1, x0
  405f44:	str	x0, [sp, #128]
  405f48:	ldr	x1, [sp, #96]
  405f4c:	ldr	x0, [sp, #128]
  405f50:	eor	x0, x1, x0
  405f54:	mov	w1, #0x18                  	// #24
  405f58:	bl	404328 <ferror@plt+0x2968>
  405f5c:	str	x0, [sp, #96]
  405f60:	ldr	x1, [sp, #64]
  405f64:	ldr	x0, [sp, #96]
  405f68:	add	x1, x1, x0
  405f6c:	mov	w0, #0xe                   	// #14
  405f70:	sxtw	x0, w0
  405f74:	lsl	x0, x0, #3
  405f78:	add	x2, sp, #0xa8
  405f7c:	ldr	x0, [x2, x0]
  405f80:	add	x0, x1, x0
  405f84:	str	x0, [sp, #64]
  405f88:	ldr	x1, [sp, #160]
  405f8c:	ldr	x0, [sp, #64]
  405f90:	eor	x0, x1, x0
  405f94:	mov	w1, #0x10                  	// #16
  405f98:	bl	404328 <ferror@plt+0x2968>
  405f9c:	str	x0, [sp, #160]
  405fa0:	ldr	x1, [sp, #128]
  405fa4:	ldr	x0, [sp, #160]
  405fa8:	add	x0, x1, x0
  405fac:	str	x0, [sp, #128]
  405fb0:	ldr	x1, [sp, #96]
  405fb4:	ldr	x0, [sp, #128]
  405fb8:	eor	x0, x1, x0
  405fbc:	mov	w1, #0x3f                  	// #63
  405fc0:	bl	404328 <ferror@plt+0x2968>
  405fc4:	str	x0, [sp, #96]
  405fc8:	ldr	x1, [sp, #40]
  405fcc:	ldr	x0, [sp, #80]
  405fd0:	add	x1, x1, x0
  405fd4:	mov	w0, #0x2                   	// #2
  405fd8:	sxtw	x0, w0
  405fdc:	lsl	x0, x0, #3
  405fe0:	add	x2, sp, #0xa8
  405fe4:	ldr	x0, [x2, x0]
  405fe8:	add	x0, x1, x0
  405fec:	str	x0, [sp, #40]
  405ff0:	ldr	x1, [sp, #160]
  405ff4:	ldr	x0, [sp, #40]
  405ff8:	eor	x0, x1, x0
  405ffc:	mov	w1, #0x20                  	// #32
  406000:	bl	404328 <ferror@plt+0x2968>
  406004:	str	x0, [sp, #160]
  406008:	ldr	x1, [sp, #120]
  40600c:	ldr	x0, [sp, #160]
  406010:	add	x0, x1, x0
  406014:	str	x0, [sp, #120]
  406018:	ldr	x1, [sp, #80]
  40601c:	ldr	x0, [sp, #120]
  406020:	eor	x0, x1, x0
  406024:	mov	w1, #0x18                  	// #24
  406028:	bl	404328 <ferror@plt+0x2968>
  40602c:	str	x0, [sp, #80]
  406030:	ldr	x1, [sp, #40]
  406034:	ldr	x0, [sp, #80]
  406038:	add	x1, x1, x0
  40603c:	mov	w0, #0x6                   	// #6
  406040:	sxtw	x0, w0
  406044:	lsl	x0, x0, #3
  406048:	add	x2, sp, #0xa8
  40604c:	ldr	x0, [x2, x0]
  406050:	add	x0, x1, x0
  406054:	str	x0, [sp, #40]
  406058:	ldr	x1, [sp, #160]
  40605c:	ldr	x0, [sp, #40]
  406060:	eor	x0, x1, x0
  406064:	mov	w1, #0x10                  	// #16
  406068:	bl	404328 <ferror@plt+0x2968>
  40606c:	str	x0, [sp, #160]
  406070:	ldr	x1, [sp, #120]
  406074:	ldr	x0, [sp, #160]
  406078:	add	x0, x1, x0
  40607c:	str	x0, [sp, #120]
  406080:	ldr	x1, [sp, #80]
  406084:	ldr	x0, [sp, #120]
  406088:	eor	x0, x1, x0
  40608c:	mov	w1, #0x3f                  	// #63
  406090:	bl	404328 <ferror@plt+0x2968>
  406094:	str	x0, [sp, #80]
  406098:	ldr	x1, [sp, #48]
  40609c:	ldr	x0, [sp, #88]
  4060a0:	add	x1, x1, x0
  4060a4:	mov	w0, #0x5                   	// #5
  4060a8:	sxtw	x0, w0
  4060ac:	lsl	x0, x0, #3
  4060b0:	add	x2, sp, #0xa8
  4060b4:	ldr	x0, [x2, x0]
  4060b8:	add	x0, x1, x0
  4060bc:	str	x0, [sp, #48]
  4060c0:	ldr	x1, [sp, #136]
  4060c4:	ldr	x0, [sp, #48]
  4060c8:	eor	x0, x1, x0
  4060cc:	mov	w1, #0x20                  	// #32
  4060d0:	bl	404328 <ferror@plt+0x2968>
  4060d4:	str	x0, [sp, #136]
  4060d8:	ldr	x1, [sp, #128]
  4060dc:	ldr	x0, [sp, #136]
  4060e0:	add	x0, x1, x0
  4060e4:	str	x0, [sp, #128]
  4060e8:	ldr	x1, [sp, #88]
  4060ec:	ldr	x0, [sp, #128]
  4060f0:	eor	x0, x1, x0
  4060f4:	mov	w1, #0x18                  	// #24
  4060f8:	bl	404328 <ferror@plt+0x2968>
  4060fc:	str	x0, [sp, #88]
  406100:	ldr	x1, [sp, #48]
  406104:	ldr	x0, [sp, #88]
  406108:	add	x1, x1, x0
  40610c:	mov	w0, #0xa                   	// #10
  406110:	sxtw	x0, w0
  406114:	lsl	x0, x0, #3
  406118:	add	x2, sp, #0xa8
  40611c:	ldr	x0, [x2, x0]
  406120:	add	x0, x1, x0
  406124:	str	x0, [sp, #48]
  406128:	ldr	x1, [sp, #136]
  40612c:	ldr	x0, [sp, #48]
  406130:	eor	x0, x1, x0
  406134:	mov	w1, #0x10                  	// #16
  406138:	bl	404328 <ferror@plt+0x2968>
  40613c:	str	x0, [sp, #136]
  406140:	ldr	x1, [sp, #128]
  406144:	ldr	x0, [sp, #136]
  406148:	add	x0, x1, x0
  40614c:	str	x0, [sp, #128]
  406150:	ldr	x1, [sp, #88]
  406154:	ldr	x0, [sp, #128]
  406158:	eor	x0, x1, x0
  40615c:	mov	w1, #0x3f                  	// #63
  406160:	bl	404328 <ferror@plt+0x2968>
  406164:	str	x0, [sp, #88]
  406168:	ldr	x1, [sp, #56]
  40616c:	ldr	x0, [sp, #96]
  406170:	add	x1, x1, x0
  406174:	mov	w0, #0x4                   	// #4
  406178:	sxtw	x0, w0
  40617c:	lsl	x0, x0, #3
  406180:	add	x2, sp, #0xa8
  406184:	ldr	x0, [x2, x0]
  406188:	add	x0, x1, x0
  40618c:	str	x0, [sp, #56]
  406190:	ldr	x1, [sp, #144]
  406194:	ldr	x0, [sp, #56]
  406198:	eor	x0, x1, x0
  40619c:	mov	w1, #0x20                  	// #32
  4061a0:	bl	404328 <ferror@plt+0x2968>
  4061a4:	str	x0, [sp, #144]
  4061a8:	ldr	x1, [sp, #104]
  4061ac:	ldr	x0, [sp, #144]
  4061b0:	add	x0, x1, x0
  4061b4:	str	x0, [sp, #104]
  4061b8:	ldr	x1, [sp, #96]
  4061bc:	ldr	x0, [sp, #104]
  4061c0:	eor	x0, x1, x0
  4061c4:	mov	w1, #0x18                  	// #24
  4061c8:	bl	404328 <ferror@plt+0x2968>
  4061cc:	str	x0, [sp, #96]
  4061d0:	ldr	x1, [sp, #56]
  4061d4:	ldr	x0, [sp, #96]
  4061d8:	add	x1, x1, x0
  4061dc:	mov	w0, #0x0                   	// #0
  4061e0:	sxtw	x0, w0
  4061e4:	lsl	x0, x0, #3
  4061e8:	add	x2, sp, #0xa8
  4061ec:	ldr	x0, [x2, x0]
  4061f0:	add	x0, x1, x0
  4061f4:	str	x0, [sp, #56]
  4061f8:	ldr	x1, [sp, #144]
  4061fc:	ldr	x0, [sp, #56]
  406200:	eor	x0, x1, x0
  406204:	mov	w1, #0x10                  	// #16
  406208:	bl	404328 <ferror@plt+0x2968>
  40620c:	str	x0, [sp, #144]
  406210:	ldr	x1, [sp, #104]
  406214:	ldr	x0, [sp, #144]
  406218:	add	x0, x1, x0
  40621c:	str	x0, [sp, #104]
  406220:	ldr	x1, [sp, #96]
  406224:	ldr	x0, [sp, #104]
  406228:	eor	x0, x1, x0
  40622c:	mov	w1, #0x3f                  	// #63
  406230:	bl	404328 <ferror@plt+0x2968>
  406234:	str	x0, [sp, #96]
  406238:	ldr	x1, [sp, #64]
  40623c:	ldr	x0, [sp, #72]
  406240:	add	x1, x1, x0
  406244:	mov	w0, #0xf                   	// #15
  406248:	sxtw	x0, w0
  40624c:	lsl	x0, x0, #3
  406250:	add	x2, sp, #0xa8
  406254:	ldr	x0, [x2, x0]
  406258:	add	x0, x1, x0
  40625c:	str	x0, [sp, #64]
  406260:	ldr	x1, [sp, #152]
  406264:	ldr	x0, [sp, #64]
  406268:	eor	x0, x1, x0
  40626c:	mov	w1, #0x20                  	// #32
  406270:	bl	404328 <ferror@plt+0x2968>
  406274:	str	x0, [sp, #152]
  406278:	ldr	x1, [sp, #112]
  40627c:	ldr	x0, [sp, #152]
  406280:	add	x0, x1, x0
  406284:	str	x0, [sp, #112]
  406288:	ldr	x1, [sp, #72]
  40628c:	ldr	x0, [sp, #112]
  406290:	eor	x0, x1, x0
  406294:	mov	w1, #0x18                  	// #24
  406298:	bl	404328 <ferror@plt+0x2968>
  40629c:	str	x0, [sp, #72]
  4062a0:	ldr	x1, [sp, #64]
  4062a4:	ldr	x0, [sp, #72]
  4062a8:	add	x1, x1, x0
  4062ac:	mov	w0, #0x8                   	// #8
  4062b0:	sxtw	x0, w0
  4062b4:	lsl	x0, x0, #3
  4062b8:	add	x2, sp, #0xa8
  4062bc:	ldr	x0, [x2, x0]
  4062c0:	add	x0, x1, x0
  4062c4:	str	x0, [sp, #64]
  4062c8:	ldr	x1, [sp, #152]
  4062cc:	ldr	x0, [sp, #64]
  4062d0:	eor	x0, x1, x0
  4062d4:	mov	w1, #0x10                  	// #16
  4062d8:	bl	404328 <ferror@plt+0x2968>
  4062dc:	str	x0, [sp, #152]
  4062e0:	ldr	x1, [sp, #112]
  4062e4:	ldr	x0, [sp, #152]
  4062e8:	add	x0, x1, x0
  4062ec:	str	x0, [sp, #112]
  4062f0:	ldr	x1, [sp, #72]
  4062f4:	ldr	x0, [sp, #112]
  4062f8:	eor	x0, x1, x0
  4062fc:	mov	w1, #0x3f                  	// #63
  406300:	bl	404328 <ferror@plt+0x2968>
  406304:	str	x0, [sp, #72]
  406308:	ldr	x1, [sp, #40]
  40630c:	ldr	x0, [sp, #72]
  406310:	add	x1, x1, x0
  406314:	mov	w0, #0x9                   	// #9
  406318:	sxtw	x0, w0
  40631c:	lsl	x0, x0, #3
  406320:	add	x2, sp, #0xa8
  406324:	ldr	x0, [x2, x0]
  406328:	add	x0, x1, x0
  40632c:	str	x0, [sp, #40]
  406330:	ldr	x1, [sp, #136]
  406334:	ldr	x0, [sp, #40]
  406338:	eor	x0, x1, x0
  40633c:	mov	w1, #0x20                  	// #32
  406340:	bl	404328 <ferror@plt+0x2968>
  406344:	str	x0, [sp, #136]
  406348:	ldr	x1, [sp, #104]
  40634c:	ldr	x0, [sp, #136]
  406350:	add	x0, x1, x0
  406354:	str	x0, [sp, #104]
  406358:	ldr	x1, [sp, #72]
  40635c:	ldr	x0, [sp, #104]
  406360:	eor	x0, x1, x0
  406364:	mov	w1, #0x18                  	// #24
  406368:	bl	404328 <ferror@plt+0x2968>
  40636c:	str	x0, [sp, #72]
  406370:	ldr	x1, [sp, #40]
  406374:	ldr	x0, [sp, #72]
  406378:	add	x1, x1, x0
  40637c:	mov	w0, #0x0                   	// #0
  406380:	sxtw	x0, w0
  406384:	lsl	x0, x0, #3
  406388:	add	x2, sp, #0xa8
  40638c:	ldr	x0, [x2, x0]
  406390:	add	x0, x1, x0
  406394:	str	x0, [sp, #40]
  406398:	ldr	x1, [sp, #136]
  40639c:	ldr	x0, [sp, #40]
  4063a0:	eor	x0, x1, x0
  4063a4:	mov	w1, #0x10                  	// #16
  4063a8:	bl	404328 <ferror@plt+0x2968>
  4063ac:	str	x0, [sp, #136]
  4063b0:	ldr	x1, [sp, #104]
  4063b4:	ldr	x0, [sp, #136]
  4063b8:	add	x0, x1, x0
  4063bc:	str	x0, [sp, #104]
  4063c0:	ldr	x1, [sp, #72]
  4063c4:	ldr	x0, [sp, #104]
  4063c8:	eor	x0, x1, x0
  4063cc:	mov	w1, #0x3f                  	// #63
  4063d0:	bl	404328 <ferror@plt+0x2968>
  4063d4:	str	x0, [sp, #72]
  4063d8:	ldr	x1, [sp, #48]
  4063dc:	ldr	x0, [sp, #80]
  4063e0:	add	x1, x1, x0
  4063e4:	mov	w0, #0x5                   	// #5
  4063e8:	sxtw	x0, w0
  4063ec:	lsl	x0, x0, #3
  4063f0:	add	x2, sp, #0xa8
  4063f4:	ldr	x0, [x2, x0]
  4063f8:	add	x0, x1, x0
  4063fc:	str	x0, [sp, #48]
  406400:	ldr	x1, [sp, #144]
  406404:	ldr	x0, [sp, #48]
  406408:	eor	x0, x1, x0
  40640c:	mov	w1, #0x20                  	// #32
  406410:	bl	404328 <ferror@plt+0x2968>
  406414:	str	x0, [sp, #144]
  406418:	ldr	x1, [sp, #112]
  40641c:	ldr	x0, [sp, #144]
  406420:	add	x0, x1, x0
  406424:	str	x0, [sp, #112]
  406428:	ldr	x1, [sp, #80]
  40642c:	ldr	x0, [sp, #112]
  406430:	eor	x0, x1, x0
  406434:	mov	w1, #0x18                  	// #24
  406438:	bl	404328 <ferror@plt+0x2968>
  40643c:	str	x0, [sp, #80]
  406440:	ldr	x1, [sp, #48]
  406444:	ldr	x0, [sp, #80]
  406448:	add	x1, x1, x0
  40644c:	mov	w0, #0x7                   	// #7
  406450:	sxtw	x0, w0
  406454:	lsl	x0, x0, #3
  406458:	add	x2, sp, #0xa8
  40645c:	ldr	x0, [x2, x0]
  406460:	add	x0, x1, x0
  406464:	str	x0, [sp, #48]
  406468:	ldr	x1, [sp, #144]
  40646c:	ldr	x0, [sp, #48]
  406470:	eor	x0, x1, x0
  406474:	mov	w1, #0x10                  	// #16
  406478:	bl	404328 <ferror@plt+0x2968>
  40647c:	str	x0, [sp, #144]
  406480:	ldr	x1, [sp, #112]
  406484:	ldr	x0, [sp, #144]
  406488:	add	x0, x1, x0
  40648c:	str	x0, [sp, #112]
  406490:	ldr	x1, [sp, #80]
  406494:	ldr	x0, [sp, #112]
  406498:	eor	x0, x1, x0
  40649c:	mov	w1, #0x3f                  	// #63
  4064a0:	bl	404328 <ferror@plt+0x2968>
  4064a4:	str	x0, [sp, #80]
  4064a8:	ldr	x1, [sp, #56]
  4064ac:	ldr	x0, [sp, #88]
  4064b0:	add	x1, x1, x0
  4064b4:	mov	w0, #0x2                   	// #2
  4064b8:	sxtw	x0, w0
  4064bc:	lsl	x0, x0, #3
  4064c0:	add	x2, sp, #0xa8
  4064c4:	ldr	x0, [x2, x0]
  4064c8:	add	x0, x1, x0
  4064cc:	str	x0, [sp, #56]
  4064d0:	ldr	x1, [sp, #152]
  4064d4:	ldr	x0, [sp, #56]
  4064d8:	eor	x0, x1, x0
  4064dc:	mov	w1, #0x20                  	// #32
  4064e0:	bl	404328 <ferror@plt+0x2968>
  4064e4:	str	x0, [sp, #152]
  4064e8:	ldr	x1, [sp, #120]
  4064ec:	ldr	x0, [sp, #152]
  4064f0:	add	x0, x1, x0
  4064f4:	str	x0, [sp, #120]
  4064f8:	ldr	x1, [sp, #88]
  4064fc:	ldr	x0, [sp, #120]
  406500:	eor	x0, x1, x0
  406504:	mov	w1, #0x18                  	// #24
  406508:	bl	404328 <ferror@plt+0x2968>
  40650c:	str	x0, [sp, #88]
  406510:	ldr	x1, [sp, #56]
  406514:	ldr	x0, [sp, #88]
  406518:	add	x1, x1, x0
  40651c:	mov	w0, #0x4                   	// #4
  406520:	sxtw	x0, w0
  406524:	lsl	x0, x0, #3
  406528:	add	x2, sp, #0xa8
  40652c:	ldr	x0, [x2, x0]
  406530:	add	x0, x1, x0
  406534:	str	x0, [sp, #56]
  406538:	ldr	x1, [sp, #152]
  40653c:	ldr	x0, [sp, #56]
  406540:	eor	x0, x1, x0
  406544:	mov	w1, #0x10                  	// #16
  406548:	bl	404328 <ferror@plt+0x2968>
  40654c:	str	x0, [sp, #152]
  406550:	ldr	x1, [sp, #120]
  406554:	ldr	x0, [sp, #152]
  406558:	add	x0, x1, x0
  40655c:	str	x0, [sp, #120]
  406560:	ldr	x1, [sp, #88]
  406564:	ldr	x0, [sp, #120]
  406568:	eor	x0, x1, x0
  40656c:	mov	w1, #0x3f                  	// #63
  406570:	bl	404328 <ferror@plt+0x2968>
  406574:	str	x0, [sp, #88]
  406578:	ldr	x1, [sp, #64]
  40657c:	ldr	x0, [sp, #96]
  406580:	add	x1, x1, x0
  406584:	mov	w0, #0xa                   	// #10
  406588:	sxtw	x0, w0
  40658c:	lsl	x0, x0, #3
  406590:	add	x2, sp, #0xa8
  406594:	ldr	x0, [x2, x0]
  406598:	add	x0, x1, x0
  40659c:	str	x0, [sp, #64]
  4065a0:	ldr	x1, [sp, #160]
  4065a4:	ldr	x0, [sp, #64]
  4065a8:	eor	x0, x1, x0
  4065ac:	mov	w1, #0x20                  	// #32
  4065b0:	bl	404328 <ferror@plt+0x2968>
  4065b4:	str	x0, [sp, #160]
  4065b8:	ldr	x1, [sp, #128]
  4065bc:	ldr	x0, [sp, #160]
  4065c0:	add	x0, x1, x0
  4065c4:	str	x0, [sp, #128]
  4065c8:	ldr	x1, [sp, #96]
  4065cc:	ldr	x0, [sp, #128]
  4065d0:	eor	x0, x1, x0
  4065d4:	mov	w1, #0x18                  	// #24
  4065d8:	bl	404328 <ferror@plt+0x2968>
  4065dc:	str	x0, [sp, #96]
  4065e0:	ldr	x1, [sp, #64]
  4065e4:	ldr	x0, [sp, #96]
  4065e8:	add	x1, x1, x0
  4065ec:	mov	w0, #0xf                   	// #15
  4065f0:	sxtw	x0, w0
  4065f4:	lsl	x0, x0, #3
  4065f8:	add	x2, sp, #0xa8
  4065fc:	ldr	x0, [x2, x0]
  406600:	add	x0, x1, x0
  406604:	str	x0, [sp, #64]
  406608:	ldr	x1, [sp, #160]
  40660c:	ldr	x0, [sp, #64]
  406610:	eor	x0, x1, x0
  406614:	mov	w1, #0x10                  	// #16
  406618:	bl	404328 <ferror@plt+0x2968>
  40661c:	str	x0, [sp, #160]
  406620:	ldr	x1, [sp, #128]
  406624:	ldr	x0, [sp, #160]
  406628:	add	x0, x1, x0
  40662c:	str	x0, [sp, #128]
  406630:	ldr	x1, [sp, #96]
  406634:	ldr	x0, [sp, #128]
  406638:	eor	x0, x1, x0
  40663c:	mov	w1, #0x3f                  	// #63
  406640:	bl	404328 <ferror@plt+0x2968>
  406644:	str	x0, [sp, #96]
  406648:	ldr	x1, [sp, #40]
  40664c:	ldr	x0, [sp, #80]
  406650:	add	x1, x1, x0
  406654:	mov	w0, #0xe                   	// #14
  406658:	sxtw	x0, w0
  40665c:	lsl	x0, x0, #3
  406660:	add	x2, sp, #0xa8
  406664:	ldr	x0, [x2, x0]
  406668:	add	x0, x1, x0
  40666c:	str	x0, [sp, #40]
  406670:	ldr	x1, [sp, #160]
  406674:	ldr	x0, [sp, #40]
  406678:	eor	x0, x1, x0
  40667c:	mov	w1, #0x20                  	// #32
  406680:	bl	404328 <ferror@plt+0x2968>
  406684:	str	x0, [sp, #160]
  406688:	ldr	x1, [sp, #120]
  40668c:	ldr	x0, [sp, #160]
  406690:	add	x0, x1, x0
  406694:	str	x0, [sp, #120]
  406698:	ldr	x1, [sp, #80]
  40669c:	ldr	x0, [sp, #120]
  4066a0:	eor	x0, x1, x0
  4066a4:	mov	w1, #0x18                  	// #24
  4066a8:	bl	404328 <ferror@plt+0x2968>
  4066ac:	str	x0, [sp, #80]
  4066b0:	ldr	x1, [sp, #40]
  4066b4:	ldr	x0, [sp, #80]
  4066b8:	add	x1, x1, x0
  4066bc:	mov	w0, #0x1                   	// #1
  4066c0:	sxtw	x0, w0
  4066c4:	lsl	x0, x0, #3
  4066c8:	add	x2, sp, #0xa8
  4066cc:	ldr	x0, [x2, x0]
  4066d0:	add	x0, x1, x0
  4066d4:	str	x0, [sp, #40]
  4066d8:	ldr	x1, [sp, #160]
  4066dc:	ldr	x0, [sp, #40]
  4066e0:	eor	x0, x1, x0
  4066e4:	mov	w1, #0x10                  	// #16
  4066e8:	bl	404328 <ferror@plt+0x2968>
  4066ec:	str	x0, [sp, #160]
  4066f0:	ldr	x1, [sp, #120]
  4066f4:	ldr	x0, [sp, #160]
  4066f8:	add	x0, x1, x0
  4066fc:	str	x0, [sp, #120]
  406700:	ldr	x1, [sp, #80]
  406704:	ldr	x0, [sp, #120]
  406708:	eor	x0, x1, x0
  40670c:	mov	w1, #0x3f                  	// #63
  406710:	bl	404328 <ferror@plt+0x2968>
  406714:	str	x0, [sp, #80]
  406718:	ldr	x1, [sp, #48]
  40671c:	ldr	x0, [sp, #88]
  406720:	add	x1, x1, x0
  406724:	mov	w0, #0xb                   	// #11
  406728:	sxtw	x0, w0
  40672c:	lsl	x0, x0, #3
  406730:	add	x2, sp, #0xa8
  406734:	ldr	x0, [x2, x0]
  406738:	add	x0, x1, x0
  40673c:	str	x0, [sp, #48]
  406740:	ldr	x1, [sp, #136]
  406744:	ldr	x0, [sp, #48]
  406748:	eor	x0, x1, x0
  40674c:	mov	w1, #0x20                  	// #32
  406750:	bl	404328 <ferror@plt+0x2968>
  406754:	str	x0, [sp, #136]
  406758:	ldr	x1, [sp, #128]
  40675c:	ldr	x0, [sp, #136]
  406760:	add	x0, x1, x0
  406764:	str	x0, [sp, #128]
  406768:	ldr	x1, [sp, #88]
  40676c:	ldr	x0, [sp, #128]
  406770:	eor	x0, x1, x0
  406774:	mov	w1, #0x18                  	// #24
  406778:	bl	404328 <ferror@plt+0x2968>
  40677c:	str	x0, [sp, #88]
  406780:	ldr	x1, [sp, #48]
  406784:	ldr	x0, [sp, #88]
  406788:	add	x1, x1, x0
  40678c:	mov	w0, #0xc                   	// #12
  406790:	sxtw	x0, w0
  406794:	lsl	x0, x0, #3
  406798:	add	x2, sp, #0xa8
  40679c:	ldr	x0, [x2, x0]
  4067a0:	add	x0, x1, x0
  4067a4:	str	x0, [sp, #48]
  4067a8:	ldr	x1, [sp, #136]
  4067ac:	ldr	x0, [sp, #48]
  4067b0:	eor	x0, x1, x0
  4067b4:	mov	w1, #0x10                  	// #16
  4067b8:	bl	404328 <ferror@plt+0x2968>
  4067bc:	str	x0, [sp, #136]
  4067c0:	ldr	x1, [sp, #128]
  4067c4:	ldr	x0, [sp, #136]
  4067c8:	add	x0, x1, x0
  4067cc:	str	x0, [sp, #128]
  4067d0:	ldr	x1, [sp, #88]
  4067d4:	ldr	x0, [sp, #128]
  4067d8:	eor	x0, x1, x0
  4067dc:	mov	w1, #0x3f                  	// #63
  4067e0:	bl	404328 <ferror@plt+0x2968>
  4067e4:	str	x0, [sp, #88]
  4067e8:	ldr	x1, [sp, #56]
  4067ec:	ldr	x0, [sp, #96]
  4067f0:	add	x1, x1, x0
  4067f4:	mov	w0, #0x6                   	// #6
  4067f8:	sxtw	x0, w0
  4067fc:	lsl	x0, x0, #3
  406800:	add	x2, sp, #0xa8
  406804:	ldr	x0, [x2, x0]
  406808:	add	x0, x1, x0
  40680c:	str	x0, [sp, #56]
  406810:	ldr	x1, [sp, #144]
  406814:	ldr	x0, [sp, #56]
  406818:	eor	x0, x1, x0
  40681c:	mov	w1, #0x20                  	// #32
  406820:	bl	404328 <ferror@plt+0x2968>
  406824:	str	x0, [sp, #144]
  406828:	ldr	x1, [sp, #104]
  40682c:	ldr	x0, [sp, #144]
  406830:	add	x0, x1, x0
  406834:	str	x0, [sp, #104]
  406838:	ldr	x1, [sp, #96]
  40683c:	ldr	x0, [sp, #104]
  406840:	eor	x0, x1, x0
  406844:	mov	w1, #0x18                  	// #24
  406848:	bl	404328 <ferror@plt+0x2968>
  40684c:	str	x0, [sp, #96]
  406850:	ldr	x1, [sp, #56]
  406854:	ldr	x0, [sp, #96]
  406858:	add	x1, x1, x0
  40685c:	mov	w0, #0x8                   	// #8
  406860:	sxtw	x0, w0
  406864:	lsl	x0, x0, #3
  406868:	add	x2, sp, #0xa8
  40686c:	ldr	x0, [x2, x0]
  406870:	add	x0, x1, x0
  406874:	str	x0, [sp, #56]
  406878:	ldr	x1, [sp, #144]
  40687c:	ldr	x0, [sp, #56]
  406880:	eor	x0, x1, x0
  406884:	mov	w1, #0x10                  	// #16
  406888:	bl	404328 <ferror@plt+0x2968>
  40688c:	str	x0, [sp, #144]
  406890:	ldr	x1, [sp, #104]
  406894:	ldr	x0, [sp, #144]
  406898:	add	x0, x1, x0
  40689c:	str	x0, [sp, #104]
  4068a0:	ldr	x1, [sp, #96]
  4068a4:	ldr	x0, [sp, #104]
  4068a8:	eor	x0, x1, x0
  4068ac:	mov	w1, #0x3f                  	// #63
  4068b0:	bl	404328 <ferror@plt+0x2968>
  4068b4:	str	x0, [sp, #96]
  4068b8:	ldr	x1, [sp, #64]
  4068bc:	ldr	x0, [sp, #72]
  4068c0:	add	x1, x1, x0
  4068c4:	mov	w0, #0x3                   	// #3
  4068c8:	sxtw	x0, w0
  4068cc:	lsl	x0, x0, #3
  4068d0:	add	x2, sp, #0xa8
  4068d4:	ldr	x0, [x2, x0]
  4068d8:	add	x0, x1, x0
  4068dc:	str	x0, [sp, #64]
  4068e0:	ldr	x1, [sp, #152]
  4068e4:	ldr	x0, [sp, #64]
  4068e8:	eor	x0, x1, x0
  4068ec:	mov	w1, #0x20                  	// #32
  4068f0:	bl	404328 <ferror@plt+0x2968>
  4068f4:	str	x0, [sp, #152]
  4068f8:	ldr	x1, [sp, #112]
  4068fc:	ldr	x0, [sp, #152]
  406900:	add	x0, x1, x0
  406904:	str	x0, [sp, #112]
  406908:	ldr	x1, [sp, #72]
  40690c:	ldr	x0, [sp, #112]
  406910:	eor	x0, x1, x0
  406914:	mov	w1, #0x18                  	// #24
  406918:	bl	404328 <ferror@plt+0x2968>
  40691c:	str	x0, [sp, #72]
  406920:	ldr	x1, [sp, #64]
  406924:	ldr	x0, [sp, #72]
  406928:	add	x1, x1, x0
  40692c:	mov	w0, #0xd                   	// #13
  406930:	sxtw	x0, w0
  406934:	lsl	x0, x0, #3
  406938:	add	x2, sp, #0xa8
  40693c:	ldr	x0, [x2, x0]
  406940:	add	x0, x1, x0
  406944:	str	x0, [sp, #64]
  406948:	ldr	x1, [sp, #152]
  40694c:	ldr	x0, [sp, #64]
  406950:	eor	x0, x1, x0
  406954:	mov	w1, #0x10                  	// #16
  406958:	bl	404328 <ferror@plt+0x2968>
  40695c:	str	x0, [sp, #152]
  406960:	ldr	x1, [sp, #112]
  406964:	ldr	x0, [sp, #152]
  406968:	add	x0, x1, x0
  40696c:	str	x0, [sp, #112]
  406970:	ldr	x1, [sp, #72]
  406974:	ldr	x0, [sp, #112]
  406978:	eor	x0, x1, x0
  40697c:	mov	w1, #0x3f                  	// #63
  406980:	bl	404328 <ferror@plt+0x2968>
  406984:	str	x0, [sp, #72]
  406988:	ldr	x1, [sp, #40]
  40698c:	ldr	x0, [sp, #72]
  406990:	add	x1, x1, x0
  406994:	mov	w0, #0x2                   	// #2
  406998:	sxtw	x0, w0
  40699c:	lsl	x0, x0, #3
  4069a0:	add	x2, sp, #0xa8
  4069a4:	ldr	x0, [x2, x0]
  4069a8:	add	x0, x1, x0
  4069ac:	str	x0, [sp, #40]
  4069b0:	ldr	x1, [sp, #136]
  4069b4:	ldr	x0, [sp, #40]
  4069b8:	eor	x0, x1, x0
  4069bc:	mov	w1, #0x20                  	// #32
  4069c0:	bl	404328 <ferror@plt+0x2968>
  4069c4:	str	x0, [sp, #136]
  4069c8:	ldr	x1, [sp, #104]
  4069cc:	ldr	x0, [sp, #136]
  4069d0:	add	x0, x1, x0
  4069d4:	str	x0, [sp, #104]
  4069d8:	ldr	x1, [sp, #72]
  4069dc:	ldr	x0, [sp, #104]
  4069e0:	eor	x0, x1, x0
  4069e4:	mov	w1, #0x18                  	// #24
  4069e8:	bl	404328 <ferror@plt+0x2968>
  4069ec:	str	x0, [sp, #72]
  4069f0:	ldr	x1, [sp, #40]
  4069f4:	ldr	x0, [sp, #72]
  4069f8:	add	x1, x1, x0
  4069fc:	mov	w0, #0xc                   	// #12
  406a00:	sxtw	x0, w0
  406a04:	lsl	x0, x0, #3
  406a08:	add	x2, sp, #0xa8
  406a0c:	ldr	x0, [x2, x0]
  406a10:	add	x0, x1, x0
  406a14:	str	x0, [sp, #40]
  406a18:	ldr	x1, [sp, #136]
  406a1c:	ldr	x0, [sp, #40]
  406a20:	eor	x0, x1, x0
  406a24:	mov	w1, #0x10                  	// #16
  406a28:	bl	404328 <ferror@plt+0x2968>
  406a2c:	str	x0, [sp, #136]
  406a30:	ldr	x1, [sp, #104]
  406a34:	ldr	x0, [sp, #136]
  406a38:	add	x0, x1, x0
  406a3c:	str	x0, [sp, #104]
  406a40:	ldr	x1, [sp, #72]
  406a44:	ldr	x0, [sp, #104]
  406a48:	eor	x0, x1, x0
  406a4c:	mov	w1, #0x3f                  	// #63
  406a50:	bl	404328 <ferror@plt+0x2968>
  406a54:	str	x0, [sp, #72]
  406a58:	ldr	x1, [sp, #48]
  406a5c:	ldr	x0, [sp, #80]
  406a60:	add	x1, x1, x0
  406a64:	mov	w0, #0x6                   	// #6
  406a68:	sxtw	x0, w0
  406a6c:	lsl	x0, x0, #3
  406a70:	add	x2, sp, #0xa8
  406a74:	ldr	x0, [x2, x0]
  406a78:	add	x0, x1, x0
  406a7c:	str	x0, [sp, #48]
  406a80:	ldr	x1, [sp, #144]
  406a84:	ldr	x0, [sp, #48]
  406a88:	eor	x0, x1, x0
  406a8c:	mov	w1, #0x20                  	// #32
  406a90:	bl	404328 <ferror@plt+0x2968>
  406a94:	str	x0, [sp, #144]
  406a98:	ldr	x1, [sp, #112]
  406a9c:	ldr	x0, [sp, #144]
  406aa0:	add	x0, x1, x0
  406aa4:	str	x0, [sp, #112]
  406aa8:	ldr	x1, [sp, #80]
  406aac:	ldr	x0, [sp, #112]
  406ab0:	eor	x0, x1, x0
  406ab4:	mov	w1, #0x18                  	// #24
  406ab8:	bl	404328 <ferror@plt+0x2968>
  406abc:	str	x0, [sp, #80]
  406ac0:	ldr	x1, [sp, #48]
  406ac4:	ldr	x0, [sp, #80]
  406ac8:	add	x1, x1, x0
  406acc:	mov	w0, #0xa                   	// #10
  406ad0:	sxtw	x0, w0
  406ad4:	lsl	x0, x0, #3
  406ad8:	add	x2, sp, #0xa8
  406adc:	ldr	x0, [x2, x0]
  406ae0:	add	x0, x1, x0
  406ae4:	str	x0, [sp, #48]
  406ae8:	ldr	x1, [sp, #144]
  406aec:	ldr	x0, [sp, #48]
  406af0:	eor	x0, x1, x0
  406af4:	mov	w1, #0x10                  	// #16
  406af8:	bl	404328 <ferror@plt+0x2968>
  406afc:	str	x0, [sp, #144]
  406b00:	ldr	x1, [sp, #112]
  406b04:	ldr	x0, [sp, #144]
  406b08:	add	x0, x1, x0
  406b0c:	str	x0, [sp, #112]
  406b10:	ldr	x1, [sp, #80]
  406b14:	ldr	x0, [sp, #112]
  406b18:	eor	x0, x1, x0
  406b1c:	mov	w1, #0x3f                  	// #63
  406b20:	bl	404328 <ferror@plt+0x2968>
  406b24:	str	x0, [sp, #80]
  406b28:	ldr	x1, [sp, #56]
  406b2c:	ldr	x0, [sp, #88]
  406b30:	add	x1, x1, x0
  406b34:	mov	w0, #0x0                   	// #0
  406b38:	sxtw	x0, w0
  406b3c:	lsl	x0, x0, #3
  406b40:	add	x2, sp, #0xa8
  406b44:	ldr	x0, [x2, x0]
  406b48:	add	x0, x1, x0
  406b4c:	str	x0, [sp, #56]
  406b50:	ldr	x1, [sp, #152]
  406b54:	ldr	x0, [sp, #56]
  406b58:	eor	x0, x1, x0
  406b5c:	mov	w1, #0x20                  	// #32
  406b60:	bl	404328 <ferror@plt+0x2968>
  406b64:	str	x0, [sp, #152]
  406b68:	ldr	x1, [sp, #120]
  406b6c:	ldr	x0, [sp, #152]
  406b70:	add	x0, x1, x0
  406b74:	str	x0, [sp, #120]
  406b78:	ldr	x1, [sp, #88]
  406b7c:	ldr	x0, [sp, #120]
  406b80:	eor	x0, x1, x0
  406b84:	mov	w1, #0x18                  	// #24
  406b88:	bl	404328 <ferror@plt+0x2968>
  406b8c:	str	x0, [sp, #88]
  406b90:	ldr	x1, [sp, #56]
  406b94:	ldr	x0, [sp, #88]
  406b98:	add	x1, x1, x0
  406b9c:	mov	w0, #0xb                   	// #11
  406ba0:	sxtw	x0, w0
  406ba4:	lsl	x0, x0, #3
  406ba8:	add	x2, sp, #0xa8
  406bac:	ldr	x0, [x2, x0]
  406bb0:	add	x0, x1, x0
  406bb4:	str	x0, [sp, #56]
  406bb8:	ldr	x1, [sp, #152]
  406bbc:	ldr	x0, [sp, #56]
  406bc0:	eor	x0, x1, x0
  406bc4:	mov	w1, #0x10                  	// #16
  406bc8:	bl	404328 <ferror@plt+0x2968>
  406bcc:	str	x0, [sp, #152]
  406bd0:	ldr	x1, [sp, #120]
  406bd4:	ldr	x0, [sp, #152]
  406bd8:	add	x0, x1, x0
  406bdc:	str	x0, [sp, #120]
  406be0:	ldr	x1, [sp, #88]
  406be4:	ldr	x0, [sp, #120]
  406be8:	eor	x0, x1, x0
  406bec:	mov	w1, #0x3f                  	// #63
  406bf0:	bl	404328 <ferror@plt+0x2968>
  406bf4:	str	x0, [sp, #88]
  406bf8:	ldr	x1, [sp, #64]
  406bfc:	ldr	x0, [sp, #96]
  406c00:	add	x1, x1, x0
  406c04:	mov	w0, #0x8                   	// #8
  406c08:	sxtw	x0, w0
  406c0c:	lsl	x0, x0, #3
  406c10:	add	x2, sp, #0xa8
  406c14:	ldr	x0, [x2, x0]
  406c18:	add	x0, x1, x0
  406c1c:	str	x0, [sp, #64]
  406c20:	ldr	x1, [sp, #160]
  406c24:	ldr	x0, [sp, #64]
  406c28:	eor	x0, x1, x0
  406c2c:	mov	w1, #0x20                  	// #32
  406c30:	bl	404328 <ferror@plt+0x2968>
  406c34:	str	x0, [sp, #160]
  406c38:	ldr	x1, [sp, #128]
  406c3c:	ldr	x0, [sp, #160]
  406c40:	add	x0, x1, x0
  406c44:	str	x0, [sp, #128]
  406c48:	ldr	x1, [sp, #96]
  406c4c:	ldr	x0, [sp, #128]
  406c50:	eor	x0, x1, x0
  406c54:	mov	w1, #0x18                  	// #24
  406c58:	bl	404328 <ferror@plt+0x2968>
  406c5c:	str	x0, [sp, #96]
  406c60:	ldr	x1, [sp, #64]
  406c64:	ldr	x0, [sp, #96]
  406c68:	add	x1, x1, x0
  406c6c:	mov	w0, #0x3                   	// #3
  406c70:	sxtw	x0, w0
  406c74:	lsl	x0, x0, #3
  406c78:	add	x2, sp, #0xa8
  406c7c:	ldr	x0, [x2, x0]
  406c80:	add	x0, x1, x0
  406c84:	str	x0, [sp, #64]
  406c88:	ldr	x1, [sp, #160]
  406c8c:	ldr	x0, [sp, #64]
  406c90:	eor	x0, x1, x0
  406c94:	mov	w1, #0x10                  	// #16
  406c98:	bl	404328 <ferror@plt+0x2968>
  406c9c:	str	x0, [sp, #160]
  406ca0:	ldr	x1, [sp, #128]
  406ca4:	ldr	x0, [sp, #160]
  406ca8:	add	x0, x1, x0
  406cac:	str	x0, [sp, #128]
  406cb0:	ldr	x1, [sp, #96]
  406cb4:	ldr	x0, [sp, #128]
  406cb8:	eor	x0, x1, x0
  406cbc:	mov	w1, #0x3f                  	// #63
  406cc0:	bl	404328 <ferror@plt+0x2968>
  406cc4:	str	x0, [sp, #96]
  406cc8:	ldr	x1, [sp, #40]
  406ccc:	ldr	x0, [sp, #80]
  406cd0:	add	x1, x1, x0
  406cd4:	mov	w0, #0x4                   	// #4
  406cd8:	sxtw	x0, w0
  406cdc:	lsl	x0, x0, #3
  406ce0:	add	x2, sp, #0xa8
  406ce4:	ldr	x0, [x2, x0]
  406ce8:	add	x0, x1, x0
  406cec:	str	x0, [sp, #40]
  406cf0:	ldr	x1, [sp, #160]
  406cf4:	ldr	x0, [sp, #40]
  406cf8:	eor	x0, x1, x0
  406cfc:	mov	w1, #0x20                  	// #32
  406d00:	bl	404328 <ferror@plt+0x2968>
  406d04:	str	x0, [sp, #160]
  406d08:	ldr	x1, [sp, #120]
  406d0c:	ldr	x0, [sp, #160]
  406d10:	add	x0, x1, x0
  406d14:	str	x0, [sp, #120]
  406d18:	ldr	x1, [sp, #80]
  406d1c:	ldr	x0, [sp, #120]
  406d20:	eor	x0, x1, x0
  406d24:	mov	w1, #0x18                  	// #24
  406d28:	bl	404328 <ferror@plt+0x2968>
  406d2c:	str	x0, [sp, #80]
  406d30:	ldr	x1, [sp, #40]
  406d34:	ldr	x0, [sp, #80]
  406d38:	add	x1, x1, x0
  406d3c:	mov	w0, #0xd                   	// #13
  406d40:	sxtw	x0, w0
  406d44:	lsl	x0, x0, #3
  406d48:	add	x2, sp, #0xa8
  406d4c:	ldr	x0, [x2, x0]
  406d50:	add	x0, x1, x0
  406d54:	str	x0, [sp, #40]
  406d58:	ldr	x1, [sp, #160]
  406d5c:	ldr	x0, [sp, #40]
  406d60:	eor	x0, x1, x0
  406d64:	mov	w1, #0x10                  	// #16
  406d68:	bl	404328 <ferror@plt+0x2968>
  406d6c:	str	x0, [sp, #160]
  406d70:	ldr	x1, [sp, #120]
  406d74:	ldr	x0, [sp, #160]
  406d78:	add	x0, x1, x0
  406d7c:	str	x0, [sp, #120]
  406d80:	ldr	x1, [sp, #80]
  406d84:	ldr	x0, [sp, #120]
  406d88:	eor	x0, x1, x0
  406d8c:	mov	w1, #0x3f                  	// #63
  406d90:	bl	404328 <ferror@plt+0x2968>
  406d94:	str	x0, [sp, #80]
  406d98:	ldr	x1, [sp, #48]
  406d9c:	ldr	x0, [sp, #88]
  406da0:	add	x1, x1, x0
  406da4:	mov	w0, #0x7                   	// #7
  406da8:	sxtw	x0, w0
  406dac:	lsl	x0, x0, #3
  406db0:	add	x2, sp, #0xa8
  406db4:	ldr	x0, [x2, x0]
  406db8:	add	x0, x1, x0
  406dbc:	str	x0, [sp, #48]
  406dc0:	ldr	x1, [sp, #136]
  406dc4:	ldr	x0, [sp, #48]
  406dc8:	eor	x0, x1, x0
  406dcc:	mov	w1, #0x20                  	// #32
  406dd0:	bl	404328 <ferror@plt+0x2968>
  406dd4:	str	x0, [sp, #136]
  406dd8:	ldr	x1, [sp, #128]
  406ddc:	ldr	x0, [sp, #136]
  406de0:	add	x0, x1, x0
  406de4:	str	x0, [sp, #128]
  406de8:	ldr	x1, [sp, #88]
  406dec:	ldr	x0, [sp, #128]
  406df0:	eor	x0, x1, x0
  406df4:	mov	w1, #0x18                  	// #24
  406df8:	bl	404328 <ferror@plt+0x2968>
  406dfc:	str	x0, [sp, #88]
  406e00:	ldr	x1, [sp, #48]
  406e04:	ldr	x0, [sp, #88]
  406e08:	add	x1, x1, x0
  406e0c:	mov	w0, #0x5                   	// #5
  406e10:	sxtw	x0, w0
  406e14:	lsl	x0, x0, #3
  406e18:	add	x2, sp, #0xa8
  406e1c:	ldr	x0, [x2, x0]
  406e20:	add	x0, x1, x0
  406e24:	str	x0, [sp, #48]
  406e28:	ldr	x1, [sp, #136]
  406e2c:	ldr	x0, [sp, #48]
  406e30:	eor	x0, x1, x0
  406e34:	mov	w1, #0x10                  	// #16
  406e38:	bl	404328 <ferror@plt+0x2968>
  406e3c:	str	x0, [sp, #136]
  406e40:	ldr	x1, [sp, #128]
  406e44:	ldr	x0, [sp, #136]
  406e48:	add	x0, x1, x0
  406e4c:	str	x0, [sp, #128]
  406e50:	ldr	x1, [sp, #88]
  406e54:	ldr	x0, [sp, #128]
  406e58:	eor	x0, x1, x0
  406e5c:	mov	w1, #0x3f                  	// #63
  406e60:	bl	404328 <ferror@plt+0x2968>
  406e64:	str	x0, [sp, #88]
  406e68:	ldr	x1, [sp, #56]
  406e6c:	ldr	x0, [sp, #96]
  406e70:	add	x1, x1, x0
  406e74:	mov	w0, #0xf                   	// #15
  406e78:	sxtw	x0, w0
  406e7c:	lsl	x0, x0, #3
  406e80:	add	x2, sp, #0xa8
  406e84:	ldr	x0, [x2, x0]
  406e88:	add	x0, x1, x0
  406e8c:	str	x0, [sp, #56]
  406e90:	ldr	x1, [sp, #144]
  406e94:	ldr	x0, [sp, #56]
  406e98:	eor	x0, x1, x0
  406e9c:	mov	w1, #0x20                  	// #32
  406ea0:	bl	404328 <ferror@plt+0x2968>
  406ea4:	str	x0, [sp, #144]
  406ea8:	ldr	x1, [sp, #104]
  406eac:	ldr	x0, [sp, #144]
  406eb0:	add	x0, x1, x0
  406eb4:	str	x0, [sp, #104]
  406eb8:	ldr	x1, [sp, #96]
  406ebc:	ldr	x0, [sp, #104]
  406ec0:	eor	x0, x1, x0
  406ec4:	mov	w1, #0x18                  	// #24
  406ec8:	bl	404328 <ferror@plt+0x2968>
  406ecc:	str	x0, [sp, #96]
  406ed0:	ldr	x1, [sp, #56]
  406ed4:	ldr	x0, [sp, #96]
  406ed8:	add	x1, x1, x0
  406edc:	mov	w0, #0xe                   	// #14
  406ee0:	sxtw	x0, w0
  406ee4:	lsl	x0, x0, #3
  406ee8:	add	x2, sp, #0xa8
  406eec:	ldr	x0, [x2, x0]
  406ef0:	add	x0, x1, x0
  406ef4:	str	x0, [sp, #56]
  406ef8:	ldr	x1, [sp, #144]
  406efc:	ldr	x0, [sp, #56]
  406f00:	eor	x0, x1, x0
  406f04:	mov	w1, #0x10                  	// #16
  406f08:	bl	404328 <ferror@plt+0x2968>
  406f0c:	str	x0, [sp, #144]
  406f10:	ldr	x1, [sp, #104]
  406f14:	ldr	x0, [sp, #144]
  406f18:	add	x0, x1, x0
  406f1c:	str	x0, [sp, #104]
  406f20:	ldr	x1, [sp, #96]
  406f24:	ldr	x0, [sp, #104]
  406f28:	eor	x0, x1, x0
  406f2c:	mov	w1, #0x3f                  	// #63
  406f30:	bl	404328 <ferror@plt+0x2968>
  406f34:	str	x0, [sp, #96]
  406f38:	ldr	x1, [sp, #64]
  406f3c:	ldr	x0, [sp, #72]
  406f40:	add	x1, x1, x0
  406f44:	mov	w0, #0x1                   	// #1
  406f48:	sxtw	x0, w0
  406f4c:	lsl	x0, x0, #3
  406f50:	add	x2, sp, #0xa8
  406f54:	ldr	x0, [x2, x0]
  406f58:	add	x0, x1, x0
  406f5c:	str	x0, [sp, #64]
  406f60:	ldr	x1, [sp, #152]
  406f64:	ldr	x0, [sp, #64]
  406f68:	eor	x0, x1, x0
  406f6c:	mov	w1, #0x20                  	// #32
  406f70:	bl	404328 <ferror@plt+0x2968>
  406f74:	str	x0, [sp, #152]
  406f78:	ldr	x1, [sp, #112]
  406f7c:	ldr	x0, [sp, #152]
  406f80:	add	x0, x1, x0
  406f84:	str	x0, [sp, #112]
  406f88:	ldr	x1, [sp, #72]
  406f8c:	ldr	x0, [sp, #112]
  406f90:	eor	x0, x1, x0
  406f94:	mov	w1, #0x18                  	// #24
  406f98:	bl	404328 <ferror@plt+0x2968>
  406f9c:	str	x0, [sp, #72]
  406fa0:	ldr	x1, [sp, #64]
  406fa4:	ldr	x0, [sp, #72]
  406fa8:	add	x1, x1, x0
  406fac:	mov	w0, #0x9                   	// #9
  406fb0:	sxtw	x0, w0
  406fb4:	lsl	x0, x0, #3
  406fb8:	add	x2, sp, #0xa8
  406fbc:	ldr	x0, [x2, x0]
  406fc0:	add	x0, x1, x0
  406fc4:	str	x0, [sp, #64]
  406fc8:	ldr	x1, [sp, #152]
  406fcc:	ldr	x0, [sp, #64]
  406fd0:	eor	x0, x1, x0
  406fd4:	mov	w1, #0x10                  	// #16
  406fd8:	bl	404328 <ferror@plt+0x2968>
  406fdc:	str	x0, [sp, #152]
  406fe0:	ldr	x1, [sp, #112]
  406fe4:	ldr	x0, [sp, #152]
  406fe8:	add	x0, x1, x0
  406fec:	str	x0, [sp, #112]
  406ff0:	ldr	x1, [sp, #72]
  406ff4:	ldr	x0, [sp, #112]
  406ff8:	eor	x0, x1, x0
  406ffc:	mov	w1, #0x3f                  	// #63
  407000:	bl	404328 <ferror@plt+0x2968>
  407004:	str	x0, [sp, #72]
  407008:	ldr	x1, [sp, #40]
  40700c:	ldr	x0, [sp, #72]
  407010:	add	x1, x1, x0
  407014:	mov	w0, #0xc                   	// #12
  407018:	sxtw	x0, w0
  40701c:	lsl	x0, x0, #3
  407020:	add	x2, sp, #0xa8
  407024:	ldr	x0, [x2, x0]
  407028:	add	x0, x1, x0
  40702c:	str	x0, [sp, #40]
  407030:	ldr	x1, [sp, #136]
  407034:	ldr	x0, [sp, #40]
  407038:	eor	x0, x1, x0
  40703c:	mov	w1, #0x20                  	// #32
  407040:	bl	404328 <ferror@plt+0x2968>
  407044:	str	x0, [sp, #136]
  407048:	ldr	x1, [sp, #104]
  40704c:	ldr	x0, [sp, #136]
  407050:	add	x0, x1, x0
  407054:	str	x0, [sp, #104]
  407058:	ldr	x1, [sp, #72]
  40705c:	ldr	x0, [sp, #104]
  407060:	eor	x0, x1, x0
  407064:	mov	w1, #0x18                  	// #24
  407068:	bl	404328 <ferror@plt+0x2968>
  40706c:	str	x0, [sp, #72]
  407070:	ldr	x1, [sp, #40]
  407074:	ldr	x0, [sp, #72]
  407078:	add	x1, x1, x0
  40707c:	mov	w0, #0x5                   	// #5
  407080:	sxtw	x0, w0
  407084:	lsl	x0, x0, #3
  407088:	add	x2, sp, #0xa8
  40708c:	ldr	x0, [x2, x0]
  407090:	add	x0, x1, x0
  407094:	str	x0, [sp, #40]
  407098:	ldr	x1, [sp, #136]
  40709c:	ldr	x0, [sp, #40]
  4070a0:	eor	x0, x1, x0
  4070a4:	mov	w1, #0x10                  	// #16
  4070a8:	bl	404328 <ferror@plt+0x2968>
  4070ac:	str	x0, [sp, #136]
  4070b0:	ldr	x1, [sp, #104]
  4070b4:	ldr	x0, [sp, #136]
  4070b8:	add	x0, x1, x0
  4070bc:	str	x0, [sp, #104]
  4070c0:	ldr	x1, [sp, #72]
  4070c4:	ldr	x0, [sp, #104]
  4070c8:	eor	x0, x1, x0
  4070cc:	mov	w1, #0x3f                  	// #63
  4070d0:	bl	404328 <ferror@plt+0x2968>
  4070d4:	str	x0, [sp, #72]
  4070d8:	ldr	x1, [sp, #48]
  4070dc:	ldr	x0, [sp, #80]
  4070e0:	add	x1, x1, x0
  4070e4:	mov	w0, #0x1                   	// #1
  4070e8:	sxtw	x0, w0
  4070ec:	lsl	x0, x0, #3
  4070f0:	add	x2, sp, #0xa8
  4070f4:	ldr	x0, [x2, x0]
  4070f8:	add	x0, x1, x0
  4070fc:	str	x0, [sp, #48]
  407100:	ldr	x1, [sp, #144]
  407104:	ldr	x0, [sp, #48]
  407108:	eor	x0, x1, x0
  40710c:	mov	w1, #0x20                  	// #32
  407110:	bl	404328 <ferror@plt+0x2968>
  407114:	str	x0, [sp, #144]
  407118:	ldr	x1, [sp, #112]
  40711c:	ldr	x0, [sp, #144]
  407120:	add	x0, x1, x0
  407124:	str	x0, [sp, #112]
  407128:	ldr	x1, [sp, #80]
  40712c:	ldr	x0, [sp, #112]
  407130:	eor	x0, x1, x0
  407134:	mov	w1, #0x18                  	// #24
  407138:	bl	404328 <ferror@plt+0x2968>
  40713c:	str	x0, [sp, #80]
  407140:	ldr	x1, [sp, #48]
  407144:	ldr	x0, [sp, #80]
  407148:	add	x1, x1, x0
  40714c:	mov	w0, #0xf                   	// #15
  407150:	sxtw	x0, w0
  407154:	lsl	x0, x0, #3
  407158:	add	x2, sp, #0xa8
  40715c:	ldr	x0, [x2, x0]
  407160:	add	x0, x1, x0
  407164:	str	x0, [sp, #48]
  407168:	ldr	x1, [sp, #144]
  40716c:	ldr	x0, [sp, #48]
  407170:	eor	x0, x1, x0
  407174:	mov	w1, #0x10                  	// #16
  407178:	bl	404328 <ferror@plt+0x2968>
  40717c:	str	x0, [sp, #144]
  407180:	ldr	x1, [sp, #112]
  407184:	ldr	x0, [sp, #144]
  407188:	add	x0, x1, x0
  40718c:	str	x0, [sp, #112]
  407190:	ldr	x1, [sp, #80]
  407194:	ldr	x0, [sp, #112]
  407198:	eor	x0, x1, x0
  40719c:	mov	w1, #0x3f                  	// #63
  4071a0:	bl	404328 <ferror@plt+0x2968>
  4071a4:	str	x0, [sp, #80]
  4071a8:	ldr	x1, [sp, #56]
  4071ac:	ldr	x0, [sp, #88]
  4071b0:	add	x1, x1, x0
  4071b4:	mov	w0, #0xe                   	// #14
  4071b8:	sxtw	x0, w0
  4071bc:	lsl	x0, x0, #3
  4071c0:	add	x2, sp, #0xa8
  4071c4:	ldr	x0, [x2, x0]
  4071c8:	add	x0, x1, x0
  4071cc:	str	x0, [sp, #56]
  4071d0:	ldr	x1, [sp, #152]
  4071d4:	ldr	x0, [sp, #56]
  4071d8:	eor	x0, x1, x0
  4071dc:	mov	w1, #0x20                  	// #32
  4071e0:	bl	404328 <ferror@plt+0x2968>
  4071e4:	str	x0, [sp, #152]
  4071e8:	ldr	x1, [sp, #120]
  4071ec:	ldr	x0, [sp, #152]
  4071f0:	add	x0, x1, x0
  4071f4:	str	x0, [sp, #120]
  4071f8:	ldr	x1, [sp, #88]
  4071fc:	ldr	x0, [sp, #120]
  407200:	eor	x0, x1, x0
  407204:	mov	w1, #0x18                  	// #24
  407208:	bl	404328 <ferror@plt+0x2968>
  40720c:	str	x0, [sp, #88]
  407210:	ldr	x1, [sp, #56]
  407214:	ldr	x0, [sp, #88]
  407218:	add	x1, x1, x0
  40721c:	mov	w0, #0xd                   	// #13
  407220:	sxtw	x0, w0
  407224:	lsl	x0, x0, #3
  407228:	add	x2, sp, #0xa8
  40722c:	ldr	x0, [x2, x0]
  407230:	add	x0, x1, x0
  407234:	str	x0, [sp, #56]
  407238:	ldr	x1, [sp, #152]
  40723c:	ldr	x0, [sp, #56]
  407240:	eor	x0, x1, x0
  407244:	mov	w1, #0x10                  	// #16
  407248:	bl	404328 <ferror@plt+0x2968>
  40724c:	str	x0, [sp, #152]
  407250:	ldr	x1, [sp, #120]
  407254:	ldr	x0, [sp, #152]
  407258:	add	x0, x1, x0
  40725c:	str	x0, [sp, #120]
  407260:	ldr	x1, [sp, #88]
  407264:	ldr	x0, [sp, #120]
  407268:	eor	x0, x1, x0
  40726c:	mov	w1, #0x3f                  	// #63
  407270:	bl	404328 <ferror@plt+0x2968>
  407274:	str	x0, [sp, #88]
  407278:	ldr	x1, [sp, #64]
  40727c:	ldr	x0, [sp, #96]
  407280:	add	x1, x1, x0
  407284:	mov	w0, #0x4                   	// #4
  407288:	sxtw	x0, w0
  40728c:	lsl	x0, x0, #3
  407290:	add	x2, sp, #0xa8
  407294:	ldr	x0, [x2, x0]
  407298:	add	x0, x1, x0
  40729c:	str	x0, [sp, #64]
  4072a0:	ldr	x1, [sp, #160]
  4072a4:	ldr	x0, [sp, #64]
  4072a8:	eor	x0, x1, x0
  4072ac:	mov	w1, #0x20                  	// #32
  4072b0:	bl	404328 <ferror@plt+0x2968>
  4072b4:	str	x0, [sp, #160]
  4072b8:	ldr	x1, [sp, #128]
  4072bc:	ldr	x0, [sp, #160]
  4072c0:	add	x0, x1, x0
  4072c4:	str	x0, [sp, #128]
  4072c8:	ldr	x1, [sp, #96]
  4072cc:	ldr	x0, [sp, #128]
  4072d0:	eor	x0, x1, x0
  4072d4:	mov	w1, #0x18                  	// #24
  4072d8:	bl	404328 <ferror@plt+0x2968>
  4072dc:	str	x0, [sp, #96]
  4072e0:	ldr	x1, [sp, #64]
  4072e4:	ldr	x0, [sp, #96]
  4072e8:	add	x1, x1, x0
  4072ec:	mov	w0, #0xa                   	// #10
  4072f0:	sxtw	x0, w0
  4072f4:	lsl	x0, x0, #3
  4072f8:	add	x2, sp, #0xa8
  4072fc:	ldr	x0, [x2, x0]
  407300:	add	x0, x1, x0
  407304:	str	x0, [sp, #64]
  407308:	ldr	x1, [sp, #160]
  40730c:	ldr	x0, [sp, #64]
  407310:	eor	x0, x1, x0
  407314:	mov	w1, #0x10                  	// #16
  407318:	bl	404328 <ferror@plt+0x2968>
  40731c:	str	x0, [sp, #160]
  407320:	ldr	x1, [sp, #128]
  407324:	ldr	x0, [sp, #160]
  407328:	add	x0, x1, x0
  40732c:	str	x0, [sp, #128]
  407330:	ldr	x1, [sp, #96]
  407334:	ldr	x0, [sp, #128]
  407338:	eor	x0, x1, x0
  40733c:	mov	w1, #0x3f                  	// #63
  407340:	bl	404328 <ferror@plt+0x2968>
  407344:	str	x0, [sp, #96]
  407348:	ldr	x1, [sp, #40]
  40734c:	ldr	x0, [sp, #80]
  407350:	add	x1, x1, x0
  407354:	mov	w0, #0x0                   	// #0
  407358:	sxtw	x0, w0
  40735c:	lsl	x0, x0, #3
  407360:	add	x2, sp, #0xa8
  407364:	ldr	x0, [x2, x0]
  407368:	add	x0, x1, x0
  40736c:	str	x0, [sp, #40]
  407370:	ldr	x1, [sp, #160]
  407374:	ldr	x0, [sp, #40]
  407378:	eor	x0, x1, x0
  40737c:	mov	w1, #0x20                  	// #32
  407380:	bl	404328 <ferror@plt+0x2968>
  407384:	str	x0, [sp, #160]
  407388:	ldr	x1, [sp, #120]
  40738c:	ldr	x0, [sp, #160]
  407390:	add	x0, x1, x0
  407394:	str	x0, [sp, #120]
  407398:	ldr	x1, [sp, #80]
  40739c:	ldr	x0, [sp, #120]
  4073a0:	eor	x0, x1, x0
  4073a4:	mov	w1, #0x18                  	// #24
  4073a8:	bl	404328 <ferror@plt+0x2968>
  4073ac:	str	x0, [sp, #80]
  4073b0:	ldr	x1, [sp, #40]
  4073b4:	ldr	x0, [sp, #80]
  4073b8:	add	x1, x1, x0
  4073bc:	mov	w0, #0x7                   	// #7
  4073c0:	sxtw	x0, w0
  4073c4:	lsl	x0, x0, #3
  4073c8:	add	x2, sp, #0xa8
  4073cc:	ldr	x0, [x2, x0]
  4073d0:	add	x0, x1, x0
  4073d4:	str	x0, [sp, #40]
  4073d8:	ldr	x1, [sp, #160]
  4073dc:	ldr	x0, [sp, #40]
  4073e0:	eor	x0, x1, x0
  4073e4:	mov	w1, #0x10                  	// #16
  4073e8:	bl	404328 <ferror@plt+0x2968>
  4073ec:	str	x0, [sp, #160]
  4073f0:	ldr	x1, [sp, #120]
  4073f4:	ldr	x0, [sp, #160]
  4073f8:	add	x0, x1, x0
  4073fc:	str	x0, [sp, #120]
  407400:	ldr	x1, [sp, #80]
  407404:	ldr	x0, [sp, #120]
  407408:	eor	x0, x1, x0
  40740c:	mov	w1, #0x3f                  	// #63
  407410:	bl	404328 <ferror@plt+0x2968>
  407414:	str	x0, [sp, #80]
  407418:	ldr	x1, [sp, #48]
  40741c:	ldr	x0, [sp, #88]
  407420:	add	x1, x1, x0
  407424:	mov	w0, #0x6                   	// #6
  407428:	sxtw	x0, w0
  40742c:	lsl	x0, x0, #3
  407430:	add	x2, sp, #0xa8
  407434:	ldr	x0, [x2, x0]
  407438:	add	x0, x1, x0
  40743c:	str	x0, [sp, #48]
  407440:	ldr	x1, [sp, #136]
  407444:	ldr	x0, [sp, #48]
  407448:	eor	x0, x1, x0
  40744c:	mov	w1, #0x20                  	// #32
  407450:	bl	404328 <ferror@plt+0x2968>
  407454:	str	x0, [sp, #136]
  407458:	ldr	x1, [sp, #128]
  40745c:	ldr	x0, [sp, #136]
  407460:	add	x0, x1, x0
  407464:	str	x0, [sp, #128]
  407468:	ldr	x1, [sp, #88]
  40746c:	ldr	x0, [sp, #128]
  407470:	eor	x0, x1, x0
  407474:	mov	w1, #0x18                  	// #24
  407478:	bl	404328 <ferror@plt+0x2968>
  40747c:	str	x0, [sp, #88]
  407480:	ldr	x1, [sp, #48]
  407484:	ldr	x0, [sp, #88]
  407488:	add	x1, x1, x0
  40748c:	mov	w0, #0x3                   	// #3
  407490:	sxtw	x0, w0
  407494:	lsl	x0, x0, #3
  407498:	add	x2, sp, #0xa8
  40749c:	ldr	x0, [x2, x0]
  4074a0:	add	x0, x1, x0
  4074a4:	str	x0, [sp, #48]
  4074a8:	ldr	x1, [sp, #136]
  4074ac:	ldr	x0, [sp, #48]
  4074b0:	eor	x0, x1, x0
  4074b4:	mov	w1, #0x10                  	// #16
  4074b8:	bl	404328 <ferror@plt+0x2968>
  4074bc:	str	x0, [sp, #136]
  4074c0:	ldr	x1, [sp, #128]
  4074c4:	ldr	x0, [sp, #136]
  4074c8:	add	x0, x1, x0
  4074cc:	str	x0, [sp, #128]
  4074d0:	ldr	x1, [sp, #88]
  4074d4:	ldr	x0, [sp, #128]
  4074d8:	eor	x0, x1, x0
  4074dc:	mov	w1, #0x3f                  	// #63
  4074e0:	bl	404328 <ferror@plt+0x2968>
  4074e4:	str	x0, [sp, #88]
  4074e8:	ldr	x1, [sp, #56]
  4074ec:	ldr	x0, [sp, #96]
  4074f0:	add	x1, x1, x0
  4074f4:	mov	w0, #0x9                   	// #9
  4074f8:	sxtw	x0, w0
  4074fc:	lsl	x0, x0, #3
  407500:	add	x2, sp, #0xa8
  407504:	ldr	x0, [x2, x0]
  407508:	add	x0, x1, x0
  40750c:	str	x0, [sp, #56]
  407510:	ldr	x1, [sp, #144]
  407514:	ldr	x0, [sp, #56]
  407518:	eor	x0, x1, x0
  40751c:	mov	w1, #0x20                  	// #32
  407520:	bl	404328 <ferror@plt+0x2968>
  407524:	str	x0, [sp, #144]
  407528:	ldr	x1, [sp, #104]
  40752c:	ldr	x0, [sp, #144]
  407530:	add	x0, x1, x0
  407534:	str	x0, [sp, #104]
  407538:	ldr	x1, [sp, #96]
  40753c:	ldr	x0, [sp, #104]
  407540:	eor	x0, x1, x0
  407544:	mov	w1, #0x18                  	// #24
  407548:	bl	404328 <ferror@plt+0x2968>
  40754c:	str	x0, [sp, #96]
  407550:	ldr	x1, [sp, #56]
  407554:	ldr	x0, [sp, #96]
  407558:	add	x1, x1, x0
  40755c:	mov	w0, #0x2                   	// #2
  407560:	sxtw	x0, w0
  407564:	lsl	x0, x0, #3
  407568:	add	x2, sp, #0xa8
  40756c:	ldr	x0, [x2, x0]
  407570:	add	x0, x1, x0
  407574:	str	x0, [sp, #56]
  407578:	ldr	x1, [sp, #144]
  40757c:	ldr	x0, [sp, #56]
  407580:	eor	x0, x1, x0
  407584:	mov	w1, #0x10                  	// #16
  407588:	bl	404328 <ferror@plt+0x2968>
  40758c:	str	x0, [sp, #144]
  407590:	ldr	x1, [sp, #104]
  407594:	ldr	x0, [sp, #144]
  407598:	add	x0, x1, x0
  40759c:	str	x0, [sp, #104]
  4075a0:	ldr	x1, [sp, #96]
  4075a4:	ldr	x0, [sp, #104]
  4075a8:	eor	x0, x1, x0
  4075ac:	mov	w1, #0x3f                  	// #63
  4075b0:	bl	404328 <ferror@plt+0x2968>
  4075b4:	str	x0, [sp, #96]
  4075b8:	ldr	x1, [sp, #64]
  4075bc:	ldr	x0, [sp, #72]
  4075c0:	add	x1, x1, x0
  4075c4:	mov	w0, #0x8                   	// #8
  4075c8:	sxtw	x0, w0
  4075cc:	lsl	x0, x0, #3
  4075d0:	add	x2, sp, #0xa8
  4075d4:	ldr	x0, [x2, x0]
  4075d8:	add	x0, x1, x0
  4075dc:	str	x0, [sp, #64]
  4075e0:	ldr	x1, [sp, #152]
  4075e4:	ldr	x0, [sp, #64]
  4075e8:	eor	x0, x1, x0
  4075ec:	mov	w1, #0x20                  	// #32
  4075f0:	bl	404328 <ferror@plt+0x2968>
  4075f4:	str	x0, [sp, #152]
  4075f8:	ldr	x1, [sp, #112]
  4075fc:	ldr	x0, [sp, #152]
  407600:	add	x0, x1, x0
  407604:	str	x0, [sp, #112]
  407608:	ldr	x1, [sp, #72]
  40760c:	ldr	x0, [sp, #112]
  407610:	eor	x0, x1, x0
  407614:	mov	w1, #0x18                  	// #24
  407618:	bl	404328 <ferror@plt+0x2968>
  40761c:	str	x0, [sp, #72]
  407620:	ldr	x1, [sp, #64]
  407624:	ldr	x0, [sp, #72]
  407628:	add	x1, x1, x0
  40762c:	mov	w0, #0xb                   	// #11
  407630:	sxtw	x0, w0
  407634:	lsl	x0, x0, #3
  407638:	add	x2, sp, #0xa8
  40763c:	ldr	x0, [x2, x0]
  407640:	add	x0, x1, x0
  407644:	str	x0, [sp, #64]
  407648:	ldr	x1, [sp, #152]
  40764c:	ldr	x0, [sp, #64]
  407650:	eor	x0, x1, x0
  407654:	mov	w1, #0x10                  	// #16
  407658:	bl	404328 <ferror@plt+0x2968>
  40765c:	str	x0, [sp, #152]
  407660:	ldr	x1, [sp, #112]
  407664:	ldr	x0, [sp, #152]
  407668:	add	x0, x1, x0
  40766c:	str	x0, [sp, #112]
  407670:	ldr	x1, [sp, #72]
  407674:	ldr	x0, [sp, #112]
  407678:	eor	x0, x1, x0
  40767c:	mov	w1, #0x3f                  	// #63
  407680:	bl	404328 <ferror@plt+0x2968>
  407684:	str	x0, [sp, #72]
  407688:	ldr	x1, [sp, #40]
  40768c:	ldr	x0, [sp, #72]
  407690:	add	x1, x1, x0
  407694:	mov	w0, #0xd                   	// #13
  407698:	sxtw	x0, w0
  40769c:	lsl	x0, x0, #3
  4076a0:	add	x2, sp, #0xa8
  4076a4:	ldr	x0, [x2, x0]
  4076a8:	add	x0, x1, x0
  4076ac:	str	x0, [sp, #40]
  4076b0:	ldr	x1, [sp, #136]
  4076b4:	ldr	x0, [sp, #40]
  4076b8:	eor	x0, x1, x0
  4076bc:	mov	w1, #0x20                  	// #32
  4076c0:	bl	404328 <ferror@plt+0x2968>
  4076c4:	str	x0, [sp, #136]
  4076c8:	ldr	x1, [sp, #104]
  4076cc:	ldr	x0, [sp, #136]
  4076d0:	add	x0, x1, x0
  4076d4:	str	x0, [sp, #104]
  4076d8:	ldr	x1, [sp, #72]
  4076dc:	ldr	x0, [sp, #104]
  4076e0:	eor	x0, x1, x0
  4076e4:	mov	w1, #0x18                  	// #24
  4076e8:	bl	404328 <ferror@plt+0x2968>
  4076ec:	str	x0, [sp, #72]
  4076f0:	ldr	x1, [sp, #40]
  4076f4:	ldr	x0, [sp, #72]
  4076f8:	add	x1, x1, x0
  4076fc:	mov	w0, #0xb                   	// #11
  407700:	sxtw	x0, w0
  407704:	lsl	x0, x0, #3
  407708:	add	x2, sp, #0xa8
  40770c:	ldr	x0, [x2, x0]
  407710:	add	x0, x1, x0
  407714:	str	x0, [sp, #40]
  407718:	ldr	x1, [sp, #136]
  40771c:	ldr	x0, [sp, #40]
  407720:	eor	x0, x1, x0
  407724:	mov	w1, #0x10                  	// #16
  407728:	bl	404328 <ferror@plt+0x2968>
  40772c:	str	x0, [sp, #136]
  407730:	ldr	x1, [sp, #104]
  407734:	ldr	x0, [sp, #136]
  407738:	add	x0, x1, x0
  40773c:	str	x0, [sp, #104]
  407740:	ldr	x1, [sp, #72]
  407744:	ldr	x0, [sp, #104]
  407748:	eor	x0, x1, x0
  40774c:	mov	w1, #0x3f                  	// #63
  407750:	bl	404328 <ferror@plt+0x2968>
  407754:	str	x0, [sp, #72]
  407758:	ldr	x1, [sp, #48]
  40775c:	ldr	x0, [sp, #80]
  407760:	add	x1, x1, x0
  407764:	mov	w0, #0x7                   	// #7
  407768:	sxtw	x0, w0
  40776c:	lsl	x0, x0, #3
  407770:	add	x2, sp, #0xa8
  407774:	ldr	x0, [x2, x0]
  407778:	add	x0, x1, x0
  40777c:	str	x0, [sp, #48]
  407780:	ldr	x1, [sp, #144]
  407784:	ldr	x0, [sp, #48]
  407788:	eor	x0, x1, x0
  40778c:	mov	w1, #0x20                  	// #32
  407790:	bl	404328 <ferror@plt+0x2968>
  407794:	str	x0, [sp, #144]
  407798:	ldr	x1, [sp, #112]
  40779c:	ldr	x0, [sp, #144]
  4077a0:	add	x0, x1, x0
  4077a4:	str	x0, [sp, #112]
  4077a8:	ldr	x1, [sp, #80]
  4077ac:	ldr	x0, [sp, #112]
  4077b0:	eor	x0, x1, x0
  4077b4:	mov	w1, #0x18                  	// #24
  4077b8:	bl	404328 <ferror@plt+0x2968>
  4077bc:	str	x0, [sp, #80]
  4077c0:	ldr	x1, [sp, #48]
  4077c4:	ldr	x0, [sp, #80]
  4077c8:	add	x1, x1, x0
  4077cc:	mov	w0, #0xe                   	// #14
  4077d0:	sxtw	x0, w0
  4077d4:	lsl	x0, x0, #3
  4077d8:	add	x2, sp, #0xa8
  4077dc:	ldr	x0, [x2, x0]
  4077e0:	add	x0, x1, x0
  4077e4:	str	x0, [sp, #48]
  4077e8:	ldr	x1, [sp, #144]
  4077ec:	ldr	x0, [sp, #48]
  4077f0:	eor	x0, x1, x0
  4077f4:	mov	w1, #0x10                  	// #16
  4077f8:	bl	404328 <ferror@plt+0x2968>
  4077fc:	str	x0, [sp, #144]
  407800:	ldr	x1, [sp, #112]
  407804:	ldr	x0, [sp, #144]
  407808:	add	x0, x1, x0
  40780c:	str	x0, [sp, #112]
  407810:	ldr	x1, [sp, #80]
  407814:	ldr	x0, [sp, #112]
  407818:	eor	x0, x1, x0
  40781c:	mov	w1, #0x3f                  	// #63
  407820:	bl	404328 <ferror@plt+0x2968>
  407824:	str	x0, [sp, #80]
  407828:	ldr	x1, [sp, #56]
  40782c:	ldr	x0, [sp, #88]
  407830:	add	x1, x1, x0
  407834:	mov	w0, #0xc                   	// #12
  407838:	sxtw	x0, w0
  40783c:	lsl	x0, x0, #3
  407840:	add	x2, sp, #0xa8
  407844:	ldr	x0, [x2, x0]
  407848:	add	x0, x1, x0
  40784c:	str	x0, [sp, #56]
  407850:	ldr	x1, [sp, #152]
  407854:	ldr	x0, [sp, #56]
  407858:	eor	x0, x1, x0
  40785c:	mov	w1, #0x20                  	// #32
  407860:	bl	404328 <ferror@plt+0x2968>
  407864:	str	x0, [sp, #152]
  407868:	ldr	x1, [sp, #120]
  40786c:	ldr	x0, [sp, #152]
  407870:	add	x0, x1, x0
  407874:	str	x0, [sp, #120]
  407878:	ldr	x1, [sp, #88]
  40787c:	ldr	x0, [sp, #120]
  407880:	eor	x0, x1, x0
  407884:	mov	w1, #0x18                  	// #24
  407888:	bl	404328 <ferror@plt+0x2968>
  40788c:	str	x0, [sp, #88]
  407890:	ldr	x1, [sp, #56]
  407894:	ldr	x0, [sp, #88]
  407898:	add	x1, x1, x0
  40789c:	mov	w0, #0x1                   	// #1
  4078a0:	sxtw	x0, w0
  4078a4:	lsl	x0, x0, #3
  4078a8:	add	x2, sp, #0xa8
  4078ac:	ldr	x0, [x2, x0]
  4078b0:	add	x0, x1, x0
  4078b4:	str	x0, [sp, #56]
  4078b8:	ldr	x1, [sp, #152]
  4078bc:	ldr	x0, [sp, #56]
  4078c0:	eor	x0, x1, x0
  4078c4:	mov	w1, #0x10                  	// #16
  4078c8:	bl	404328 <ferror@plt+0x2968>
  4078cc:	str	x0, [sp, #152]
  4078d0:	ldr	x1, [sp, #120]
  4078d4:	ldr	x0, [sp, #152]
  4078d8:	add	x0, x1, x0
  4078dc:	str	x0, [sp, #120]
  4078e0:	ldr	x1, [sp, #88]
  4078e4:	ldr	x0, [sp, #120]
  4078e8:	eor	x0, x1, x0
  4078ec:	mov	w1, #0x3f                  	// #63
  4078f0:	bl	404328 <ferror@plt+0x2968>
  4078f4:	str	x0, [sp, #88]
  4078f8:	ldr	x1, [sp, #64]
  4078fc:	ldr	x0, [sp, #96]
  407900:	add	x1, x1, x0
  407904:	mov	w0, #0x3                   	// #3
  407908:	sxtw	x0, w0
  40790c:	lsl	x0, x0, #3
  407910:	add	x2, sp, #0xa8
  407914:	ldr	x0, [x2, x0]
  407918:	add	x0, x1, x0
  40791c:	str	x0, [sp, #64]
  407920:	ldr	x1, [sp, #160]
  407924:	ldr	x0, [sp, #64]
  407928:	eor	x0, x1, x0
  40792c:	mov	w1, #0x20                  	// #32
  407930:	bl	404328 <ferror@plt+0x2968>
  407934:	str	x0, [sp, #160]
  407938:	ldr	x1, [sp, #128]
  40793c:	ldr	x0, [sp, #160]
  407940:	add	x0, x1, x0
  407944:	str	x0, [sp, #128]
  407948:	ldr	x1, [sp, #96]
  40794c:	ldr	x0, [sp, #128]
  407950:	eor	x0, x1, x0
  407954:	mov	w1, #0x18                  	// #24
  407958:	bl	404328 <ferror@plt+0x2968>
  40795c:	str	x0, [sp, #96]
  407960:	ldr	x1, [sp, #64]
  407964:	ldr	x0, [sp, #96]
  407968:	add	x1, x1, x0
  40796c:	mov	w0, #0x9                   	// #9
  407970:	sxtw	x0, w0
  407974:	lsl	x0, x0, #3
  407978:	add	x2, sp, #0xa8
  40797c:	ldr	x0, [x2, x0]
  407980:	add	x0, x1, x0
  407984:	str	x0, [sp, #64]
  407988:	ldr	x1, [sp, #160]
  40798c:	ldr	x0, [sp, #64]
  407990:	eor	x0, x1, x0
  407994:	mov	w1, #0x10                  	// #16
  407998:	bl	404328 <ferror@plt+0x2968>
  40799c:	str	x0, [sp, #160]
  4079a0:	ldr	x1, [sp, #128]
  4079a4:	ldr	x0, [sp, #160]
  4079a8:	add	x0, x1, x0
  4079ac:	str	x0, [sp, #128]
  4079b0:	ldr	x1, [sp, #96]
  4079b4:	ldr	x0, [sp, #128]
  4079b8:	eor	x0, x1, x0
  4079bc:	mov	w1, #0x3f                  	// #63
  4079c0:	bl	404328 <ferror@plt+0x2968>
  4079c4:	str	x0, [sp, #96]
  4079c8:	ldr	x1, [sp, #40]
  4079cc:	ldr	x0, [sp, #80]
  4079d0:	add	x1, x1, x0
  4079d4:	mov	w0, #0x5                   	// #5
  4079d8:	sxtw	x0, w0
  4079dc:	lsl	x0, x0, #3
  4079e0:	add	x2, sp, #0xa8
  4079e4:	ldr	x0, [x2, x0]
  4079e8:	add	x0, x1, x0
  4079ec:	str	x0, [sp, #40]
  4079f0:	ldr	x1, [sp, #160]
  4079f4:	ldr	x0, [sp, #40]
  4079f8:	eor	x0, x1, x0
  4079fc:	mov	w1, #0x20                  	// #32
  407a00:	bl	404328 <ferror@plt+0x2968>
  407a04:	str	x0, [sp, #160]
  407a08:	ldr	x1, [sp, #120]
  407a0c:	ldr	x0, [sp, #160]
  407a10:	add	x0, x1, x0
  407a14:	str	x0, [sp, #120]
  407a18:	ldr	x1, [sp, #80]
  407a1c:	ldr	x0, [sp, #120]
  407a20:	eor	x0, x1, x0
  407a24:	mov	w1, #0x18                  	// #24
  407a28:	bl	404328 <ferror@plt+0x2968>
  407a2c:	str	x0, [sp, #80]
  407a30:	ldr	x1, [sp, #40]
  407a34:	ldr	x0, [sp, #80]
  407a38:	add	x1, x1, x0
  407a3c:	mov	w0, #0x0                   	// #0
  407a40:	sxtw	x0, w0
  407a44:	lsl	x0, x0, #3
  407a48:	add	x2, sp, #0xa8
  407a4c:	ldr	x0, [x2, x0]
  407a50:	add	x0, x1, x0
  407a54:	str	x0, [sp, #40]
  407a58:	ldr	x1, [sp, #160]
  407a5c:	ldr	x0, [sp, #40]
  407a60:	eor	x0, x1, x0
  407a64:	mov	w1, #0x10                  	// #16
  407a68:	bl	404328 <ferror@plt+0x2968>
  407a6c:	str	x0, [sp, #160]
  407a70:	ldr	x1, [sp, #120]
  407a74:	ldr	x0, [sp, #160]
  407a78:	add	x0, x1, x0
  407a7c:	str	x0, [sp, #120]
  407a80:	ldr	x1, [sp, #80]
  407a84:	ldr	x0, [sp, #120]
  407a88:	eor	x0, x1, x0
  407a8c:	mov	w1, #0x3f                  	// #63
  407a90:	bl	404328 <ferror@plt+0x2968>
  407a94:	str	x0, [sp, #80]
  407a98:	ldr	x1, [sp, #48]
  407a9c:	ldr	x0, [sp, #88]
  407aa0:	add	x1, x1, x0
  407aa4:	mov	w0, #0xf                   	// #15
  407aa8:	sxtw	x0, w0
  407aac:	lsl	x0, x0, #3
  407ab0:	add	x2, sp, #0xa8
  407ab4:	ldr	x0, [x2, x0]
  407ab8:	add	x0, x1, x0
  407abc:	str	x0, [sp, #48]
  407ac0:	ldr	x1, [sp, #136]
  407ac4:	ldr	x0, [sp, #48]
  407ac8:	eor	x0, x1, x0
  407acc:	mov	w1, #0x20                  	// #32
  407ad0:	bl	404328 <ferror@plt+0x2968>
  407ad4:	str	x0, [sp, #136]
  407ad8:	ldr	x1, [sp, #128]
  407adc:	ldr	x0, [sp, #136]
  407ae0:	add	x0, x1, x0
  407ae4:	str	x0, [sp, #128]
  407ae8:	ldr	x1, [sp, #88]
  407aec:	ldr	x0, [sp, #128]
  407af0:	eor	x0, x1, x0
  407af4:	mov	w1, #0x18                  	// #24
  407af8:	bl	404328 <ferror@plt+0x2968>
  407afc:	str	x0, [sp, #88]
  407b00:	ldr	x1, [sp, #48]
  407b04:	ldr	x0, [sp, #88]
  407b08:	add	x1, x1, x0
  407b0c:	mov	w0, #0x4                   	// #4
  407b10:	sxtw	x0, w0
  407b14:	lsl	x0, x0, #3
  407b18:	add	x2, sp, #0xa8
  407b1c:	ldr	x0, [x2, x0]
  407b20:	add	x0, x1, x0
  407b24:	str	x0, [sp, #48]
  407b28:	ldr	x1, [sp, #136]
  407b2c:	ldr	x0, [sp, #48]
  407b30:	eor	x0, x1, x0
  407b34:	mov	w1, #0x10                  	// #16
  407b38:	bl	404328 <ferror@plt+0x2968>
  407b3c:	str	x0, [sp, #136]
  407b40:	ldr	x1, [sp, #128]
  407b44:	ldr	x0, [sp, #136]
  407b48:	add	x0, x1, x0
  407b4c:	str	x0, [sp, #128]
  407b50:	ldr	x1, [sp, #88]
  407b54:	ldr	x0, [sp, #128]
  407b58:	eor	x0, x1, x0
  407b5c:	mov	w1, #0x3f                  	// #63
  407b60:	bl	404328 <ferror@plt+0x2968>
  407b64:	str	x0, [sp, #88]
  407b68:	ldr	x1, [sp, #56]
  407b6c:	ldr	x0, [sp, #96]
  407b70:	add	x1, x1, x0
  407b74:	mov	w0, #0x8                   	// #8
  407b78:	sxtw	x0, w0
  407b7c:	lsl	x0, x0, #3
  407b80:	add	x2, sp, #0xa8
  407b84:	ldr	x0, [x2, x0]
  407b88:	add	x0, x1, x0
  407b8c:	str	x0, [sp, #56]
  407b90:	ldr	x1, [sp, #144]
  407b94:	ldr	x0, [sp, #56]
  407b98:	eor	x0, x1, x0
  407b9c:	mov	w1, #0x20                  	// #32
  407ba0:	bl	404328 <ferror@plt+0x2968>
  407ba4:	str	x0, [sp, #144]
  407ba8:	ldr	x1, [sp, #104]
  407bac:	ldr	x0, [sp, #144]
  407bb0:	add	x0, x1, x0
  407bb4:	str	x0, [sp, #104]
  407bb8:	ldr	x1, [sp, #96]
  407bbc:	ldr	x0, [sp, #104]
  407bc0:	eor	x0, x1, x0
  407bc4:	mov	w1, #0x18                  	// #24
  407bc8:	bl	404328 <ferror@plt+0x2968>
  407bcc:	str	x0, [sp, #96]
  407bd0:	ldr	x1, [sp, #56]
  407bd4:	ldr	x0, [sp, #96]
  407bd8:	add	x1, x1, x0
  407bdc:	mov	w0, #0x6                   	// #6
  407be0:	sxtw	x0, w0
  407be4:	lsl	x0, x0, #3
  407be8:	add	x2, sp, #0xa8
  407bec:	ldr	x0, [x2, x0]
  407bf0:	add	x0, x1, x0
  407bf4:	str	x0, [sp, #56]
  407bf8:	ldr	x1, [sp, #144]
  407bfc:	ldr	x0, [sp, #56]
  407c00:	eor	x0, x1, x0
  407c04:	mov	w1, #0x10                  	// #16
  407c08:	bl	404328 <ferror@plt+0x2968>
  407c0c:	str	x0, [sp, #144]
  407c10:	ldr	x1, [sp, #104]
  407c14:	ldr	x0, [sp, #144]
  407c18:	add	x0, x1, x0
  407c1c:	str	x0, [sp, #104]
  407c20:	ldr	x1, [sp, #96]
  407c24:	ldr	x0, [sp, #104]
  407c28:	eor	x0, x1, x0
  407c2c:	mov	w1, #0x3f                  	// #63
  407c30:	bl	404328 <ferror@plt+0x2968>
  407c34:	str	x0, [sp, #96]
  407c38:	ldr	x1, [sp, #64]
  407c3c:	ldr	x0, [sp, #72]
  407c40:	add	x1, x1, x0
  407c44:	mov	w0, #0x2                   	// #2
  407c48:	sxtw	x0, w0
  407c4c:	lsl	x0, x0, #3
  407c50:	add	x2, sp, #0xa8
  407c54:	ldr	x0, [x2, x0]
  407c58:	add	x0, x1, x0
  407c5c:	str	x0, [sp, #64]
  407c60:	ldr	x1, [sp, #152]
  407c64:	ldr	x0, [sp, #64]
  407c68:	eor	x0, x1, x0
  407c6c:	mov	w1, #0x20                  	// #32
  407c70:	bl	404328 <ferror@plt+0x2968>
  407c74:	str	x0, [sp, #152]
  407c78:	ldr	x1, [sp, #112]
  407c7c:	ldr	x0, [sp, #152]
  407c80:	add	x0, x1, x0
  407c84:	str	x0, [sp, #112]
  407c88:	ldr	x1, [sp, #72]
  407c8c:	ldr	x0, [sp, #112]
  407c90:	eor	x0, x1, x0
  407c94:	mov	w1, #0x18                  	// #24
  407c98:	bl	404328 <ferror@plt+0x2968>
  407c9c:	str	x0, [sp, #72]
  407ca0:	ldr	x1, [sp, #64]
  407ca4:	ldr	x0, [sp, #72]
  407ca8:	add	x1, x1, x0
  407cac:	mov	w0, #0xa                   	// #10
  407cb0:	sxtw	x0, w0
  407cb4:	lsl	x0, x0, #3
  407cb8:	add	x2, sp, #0xa8
  407cbc:	ldr	x0, [x2, x0]
  407cc0:	add	x0, x1, x0
  407cc4:	str	x0, [sp, #64]
  407cc8:	ldr	x1, [sp, #152]
  407ccc:	ldr	x0, [sp, #64]
  407cd0:	eor	x0, x1, x0
  407cd4:	mov	w1, #0x10                  	// #16
  407cd8:	bl	404328 <ferror@plt+0x2968>
  407cdc:	str	x0, [sp, #152]
  407ce0:	ldr	x1, [sp, #112]
  407ce4:	ldr	x0, [sp, #152]
  407ce8:	add	x0, x1, x0
  407cec:	str	x0, [sp, #112]
  407cf0:	ldr	x1, [sp, #72]
  407cf4:	ldr	x0, [sp, #112]
  407cf8:	eor	x0, x1, x0
  407cfc:	mov	w1, #0x3f                  	// #63
  407d00:	bl	404328 <ferror@plt+0x2968>
  407d04:	str	x0, [sp, #72]
  407d08:	ldr	x1, [sp, #40]
  407d0c:	ldr	x0, [sp, #72]
  407d10:	add	x1, x1, x0
  407d14:	mov	w0, #0x6                   	// #6
  407d18:	sxtw	x0, w0
  407d1c:	lsl	x0, x0, #3
  407d20:	add	x2, sp, #0xa8
  407d24:	ldr	x0, [x2, x0]
  407d28:	add	x0, x1, x0
  407d2c:	str	x0, [sp, #40]
  407d30:	ldr	x1, [sp, #136]
  407d34:	ldr	x0, [sp, #40]
  407d38:	eor	x0, x1, x0
  407d3c:	mov	w1, #0x20                  	// #32
  407d40:	bl	404328 <ferror@plt+0x2968>
  407d44:	str	x0, [sp, #136]
  407d48:	ldr	x1, [sp, #104]
  407d4c:	ldr	x0, [sp, #136]
  407d50:	add	x0, x1, x0
  407d54:	str	x0, [sp, #104]
  407d58:	ldr	x1, [sp, #72]
  407d5c:	ldr	x0, [sp, #104]
  407d60:	eor	x0, x1, x0
  407d64:	mov	w1, #0x18                  	// #24
  407d68:	bl	404328 <ferror@plt+0x2968>
  407d6c:	str	x0, [sp, #72]
  407d70:	ldr	x1, [sp, #40]
  407d74:	ldr	x0, [sp, #72]
  407d78:	add	x1, x1, x0
  407d7c:	mov	w0, #0xf                   	// #15
  407d80:	sxtw	x0, w0
  407d84:	lsl	x0, x0, #3
  407d88:	add	x2, sp, #0xa8
  407d8c:	ldr	x0, [x2, x0]
  407d90:	add	x0, x1, x0
  407d94:	str	x0, [sp, #40]
  407d98:	ldr	x1, [sp, #136]
  407d9c:	ldr	x0, [sp, #40]
  407da0:	eor	x0, x1, x0
  407da4:	mov	w1, #0x10                  	// #16
  407da8:	bl	404328 <ferror@plt+0x2968>
  407dac:	str	x0, [sp, #136]
  407db0:	ldr	x1, [sp, #104]
  407db4:	ldr	x0, [sp, #136]
  407db8:	add	x0, x1, x0
  407dbc:	str	x0, [sp, #104]
  407dc0:	ldr	x1, [sp, #72]
  407dc4:	ldr	x0, [sp, #104]
  407dc8:	eor	x0, x1, x0
  407dcc:	mov	w1, #0x3f                  	// #63
  407dd0:	bl	404328 <ferror@plt+0x2968>
  407dd4:	str	x0, [sp, #72]
  407dd8:	ldr	x1, [sp, #48]
  407ddc:	ldr	x0, [sp, #80]
  407de0:	add	x1, x1, x0
  407de4:	mov	w0, #0xe                   	// #14
  407de8:	sxtw	x0, w0
  407dec:	lsl	x0, x0, #3
  407df0:	add	x2, sp, #0xa8
  407df4:	ldr	x0, [x2, x0]
  407df8:	add	x0, x1, x0
  407dfc:	str	x0, [sp, #48]
  407e00:	ldr	x1, [sp, #144]
  407e04:	ldr	x0, [sp, #48]
  407e08:	eor	x0, x1, x0
  407e0c:	mov	w1, #0x20                  	// #32
  407e10:	bl	404328 <ferror@plt+0x2968>
  407e14:	str	x0, [sp, #144]
  407e18:	ldr	x1, [sp, #112]
  407e1c:	ldr	x0, [sp, #144]
  407e20:	add	x0, x1, x0
  407e24:	str	x0, [sp, #112]
  407e28:	ldr	x1, [sp, #80]
  407e2c:	ldr	x0, [sp, #112]
  407e30:	eor	x0, x1, x0
  407e34:	mov	w1, #0x18                  	// #24
  407e38:	bl	404328 <ferror@plt+0x2968>
  407e3c:	str	x0, [sp, #80]
  407e40:	ldr	x1, [sp, #48]
  407e44:	ldr	x0, [sp, #80]
  407e48:	add	x1, x1, x0
  407e4c:	mov	w0, #0x9                   	// #9
  407e50:	sxtw	x0, w0
  407e54:	lsl	x0, x0, #3
  407e58:	add	x2, sp, #0xa8
  407e5c:	ldr	x0, [x2, x0]
  407e60:	add	x0, x1, x0
  407e64:	str	x0, [sp, #48]
  407e68:	ldr	x1, [sp, #144]
  407e6c:	ldr	x0, [sp, #48]
  407e70:	eor	x0, x1, x0
  407e74:	mov	w1, #0x10                  	// #16
  407e78:	bl	404328 <ferror@plt+0x2968>
  407e7c:	str	x0, [sp, #144]
  407e80:	ldr	x1, [sp, #112]
  407e84:	ldr	x0, [sp, #144]
  407e88:	add	x0, x1, x0
  407e8c:	str	x0, [sp, #112]
  407e90:	ldr	x1, [sp, #80]
  407e94:	ldr	x0, [sp, #112]
  407e98:	eor	x0, x1, x0
  407e9c:	mov	w1, #0x3f                  	// #63
  407ea0:	bl	404328 <ferror@plt+0x2968>
  407ea4:	str	x0, [sp, #80]
  407ea8:	ldr	x1, [sp, #56]
  407eac:	ldr	x0, [sp, #88]
  407eb0:	add	x1, x1, x0
  407eb4:	mov	w0, #0xb                   	// #11
  407eb8:	sxtw	x0, w0
  407ebc:	lsl	x0, x0, #3
  407ec0:	add	x2, sp, #0xa8
  407ec4:	ldr	x0, [x2, x0]
  407ec8:	add	x0, x1, x0
  407ecc:	str	x0, [sp, #56]
  407ed0:	ldr	x1, [sp, #152]
  407ed4:	ldr	x0, [sp, #56]
  407ed8:	eor	x0, x1, x0
  407edc:	mov	w1, #0x20                  	// #32
  407ee0:	bl	404328 <ferror@plt+0x2968>
  407ee4:	str	x0, [sp, #152]
  407ee8:	ldr	x1, [sp, #120]
  407eec:	ldr	x0, [sp, #152]
  407ef0:	add	x0, x1, x0
  407ef4:	str	x0, [sp, #120]
  407ef8:	ldr	x1, [sp, #88]
  407efc:	ldr	x0, [sp, #120]
  407f00:	eor	x0, x1, x0
  407f04:	mov	w1, #0x18                  	// #24
  407f08:	bl	404328 <ferror@plt+0x2968>
  407f0c:	str	x0, [sp, #88]
  407f10:	ldr	x1, [sp, #56]
  407f14:	ldr	x0, [sp, #88]
  407f18:	add	x1, x1, x0
  407f1c:	mov	w0, #0x3                   	// #3
  407f20:	sxtw	x0, w0
  407f24:	lsl	x0, x0, #3
  407f28:	add	x2, sp, #0xa8
  407f2c:	ldr	x0, [x2, x0]
  407f30:	add	x0, x1, x0
  407f34:	str	x0, [sp, #56]
  407f38:	ldr	x1, [sp, #152]
  407f3c:	ldr	x0, [sp, #56]
  407f40:	eor	x0, x1, x0
  407f44:	mov	w1, #0x10                  	// #16
  407f48:	bl	404328 <ferror@plt+0x2968>
  407f4c:	str	x0, [sp, #152]
  407f50:	ldr	x1, [sp, #120]
  407f54:	ldr	x0, [sp, #152]
  407f58:	add	x0, x1, x0
  407f5c:	str	x0, [sp, #120]
  407f60:	ldr	x1, [sp, #88]
  407f64:	ldr	x0, [sp, #120]
  407f68:	eor	x0, x1, x0
  407f6c:	mov	w1, #0x3f                  	// #63
  407f70:	bl	404328 <ferror@plt+0x2968>
  407f74:	str	x0, [sp, #88]
  407f78:	ldr	x1, [sp, #64]
  407f7c:	ldr	x0, [sp, #96]
  407f80:	add	x1, x1, x0
  407f84:	mov	w0, #0x0                   	// #0
  407f88:	sxtw	x0, w0
  407f8c:	lsl	x0, x0, #3
  407f90:	add	x2, sp, #0xa8
  407f94:	ldr	x0, [x2, x0]
  407f98:	add	x0, x1, x0
  407f9c:	str	x0, [sp, #64]
  407fa0:	ldr	x1, [sp, #160]
  407fa4:	ldr	x0, [sp, #64]
  407fa8:	eor	x0, x1, x0
  407fac:	mov	w1, #0x20                  	// #32
  407fb0:	bl	404328 <ferror@plt+0x2968>
  407fb4:	str	x0, [sp, #160]
  407fb8:	ldr	x1, [sp, #128]
  407fbc:	ldr	x0, [sp, #160]
  407fc0:	add	x0, x1, x0
  407fc4:	str	x0, [sp, #128]
  407fc8:	ldr	x1, [sp, #96]
  407fcc:	ldr	x0, [sp, #128]
  407fd0:	eor	x0, x1, x0
  407fd4:	mov	w1, #0x18                  	// #24
  407fd8:	bl	404328 <ferror@plt+0x2968>
  407fdc:	str	x0, [sp, #96]
  407fe0:	ldr	x1, [sp, #64]
  407fe4:	ldr	x0, [sp, #96]
  407fe8:	add	x1, x1, x0
  407fec:	mov	w0, #0x8                   	// #8
  407ff0:	sxtw	x0, w0
  407ff4:	lsl	x0, x0, #3
  407ff8:	add	x2, sp, #0xa8
  407ffc:	ldr	x0, [x2, x0]
  408000:	add	x0, x1, x0
  408004:	str	x0, [sp, #64]
  408008:	ldr	x1, [sp, #160]
  40800c:	ldr	x0, [sp, #64]
  408010:	eor	x0, x1, x0
  408014:	mov	w1, #0x10                  	// #16
  408018:	bl	404328 <ferror@plt+0x2968>
  40801c:	str	x0, [sp, #160]
  408020:	ldr	x1, [sp, #128]
  408024:	ldr	x0, [sp, #160]
  408028:	add	x0, x1, x0
  40802c:	str	x0, [sp, #128]
  408030:	ldr	x1, [sp, #96]
  408034:	ldr	x0, [sp, #128]
  408038:	eor	x0, x1, x0
  40803c:	mov	w1, #0x3f                  	// #63
  408040:	bl	404328 <ferror@plt+0x2968>
  408044:	str	x0, [sp, #96]
  408048:	ldr	x1, [sp, #40]
  40804c:	ldr	x0, [sp, #80]
  408050:	add	x1, x1, x0
  408054:	mov	w0, #0xc                   	// #12
  408058:	sxtw	x0, w0
  40805c:	lsl	x0, x0, #3
  408060:	add	x2, sp, #0xa8
  408064:	ldr	x0, [x2, x0]
  408068:	add	x0, x1, x0
  40806c:	str	x0, [sp, #40]
  408070:	ldr	x1, [sp, #160]
  408074:	ldr	x0, [sp, #40]
  408078:	eor	x0, x1, x0
  40807c:	mov	w1, #0x20                  	// #32
  408080:	bl	404328 <ferror@plt+0x2968>
  408084:	str	x0, [sp, #160]
  408088:	ldr	x1, [sp, #120]
  40808c:	ldr	x0, [sp, #160]
  408090:	add	x0, x1, x0
  408094:	str	x0, [sp, #120]
  408098:	ldr	x1, [sp, #80]
  40809c:	ldr	x0, [sp, #120]
  4080a0:	eor	x0, x1, x0
  4080a4:	mov	w1, #0x18                  	// #24
  4080a8:	bl	404328 <ferror@plt+0x2968>
  4080ac:	str	x0, [sp, #80]
  4080b0:	ldr	x1, [sp, #40]
  4080b4:	ldr	x0, [sp, #80]
  4080b8:	add	x1, x1, x0
  4080bc:	mov	w0, #0x2                   	// #2
  4080c0:	sxtw	x0, w0
  4080c4:	lsl	x0, x0, #3
  4080c8:	add	x2, sp, #0xa8
  4080cc:	ldr	x0, [x2, x0]
  4080d0:	add	x0, x1, x0
  4080d4:	str	x0, [sp, #40]
  4080d8:	ldr	x1, [sp, #160]
  4080dc:	ldr	x0, [sp, #40]
  4080e0:	eor	x0, x1, x0
  4080e4:	mov	w1, #0x10                  	// #16
  4080e8:	bl	404328 <ferror@plt+0x2968>
  4080ec:	str	x0, [sp, #160]
  4080f0:	ldr	x1, [sp, #120]
  4080f4:	ldr	x0, [sp, #160]
  4080f8:	add	x0, x1, x0
  4080fc:	str	x0, [sp, #120]
  408100:	ldr	x1, [sp, #80]
  408104:	ldr	x0, [sp, #120]
  408108:	eor	x0, x1, x0
  40810c:	mov	w1, #0x3f                  	// #63
  408110:	bl	404328 <ferror@plt+0x2968>
  408114:	str	x0, [sp, #80]
  408118:	ldr	x1, [sp, #48]
  40811c:	ldr	x0, [sp, #88]
  408120:	add	x1, x1, x0
  408124:	mov	w0, #0xd                   	// #13
  408128:	sxtw	x0, w0
  40812c:	lsl	x0, x0, #3
  408130:	add	x2, sp, #0xa8
  408134:	ldr	x0, [x2, x0]
  408138:	add	x0, x1, x0
  40813c:	str	x0, [sp, #48]
  408140:	ldr	x1, [sp, #136]
  408144:	ldr	x0, [sp, #48]
  408148:	eor	x0, x1, x0
  40814c:	mov	w1, #0x20                  	// #32
  408150:	bl	404328 <ferror@plt+0x2968>
  408154:	str	x0, [sp, #136]
  408158:	ldr	x1, [sp, #128]
  40815c:	ldr	x0, [sp, #136]
  408160:	add	x0, x1, x0
  408164:	str	x0, [sp, #128]
  408168:	ldr	x1, [sp, #88]
  40816c:	ldr	x0, [sp, #128]
  408170:	eor	x0, x1, x0
  408174:	mov	w1, #0x18                  	// #24
  408178:	bl	404328 <ferror@plt+0x2968>
  40817c:	str	x0, [sp, #88]
  408180:	ldr	x1, [sp, #48]
  408184:	ldr	x0, [sp, #88]
  408188:	add	x1, x1, x0
  40818c:	mov	w0, #0x7                   	// #7
  408190:	sxtw	x0, w0
  408194:	lsl	x0, x0, #3
  408198:	add	x2, sp, #0xa8
  40819c:	ldr	x0, [x2, x0]
  4081a0:	add	x0, x1, x0
  4081a4:	str	x0, [sp, #48]
  4081a8:	ldr	x1, [sp, #136]
  4081ac:	ldr	x0, [sp, #48]
  4081b0:	eor	x0, x1, x0
  4081b4:	mov	w1, #0x10                  	// #16
  4081b8:	bl	404328 <ferror@plt+0x2968>
  4081bc:	str	x0, [sp, #136]
  4081c0:	ldr	x1, [sp, #128]
  4081c4:	ldr	x0, [sp, #136]
  4081c8:	add	x0, x1, x0
  4081cc:	str	x0, [sp, #128]
  4081d0:	ldr	x1, [sp, #88]
  4081d4:	ldr	x0, [sp, #128]
  4081d8:	eor	x0, x1, x0
  4081dc:	mov	w1, #0x3f                  	// #63
  4081e0:	bl	404328 <ferror@plt+0x2968>
  4081e4:	str	x0, [sp, #88]
  4081e8:	ldr	x1, [sp, #56]
  4081ec:	ldr	x0, [sp, #96]
  4081f0:	add	x1, x1, x0
  4081f4:	mov	w0, #0x1                   	// #1
  4081f8:	sxtw	x0, w0
  4081fc:	lsl	x0, x0, #3
  408200:	add	x2, sp, #0xa8
  408204:	ldr	x0, [x2, x0]
  408208:	add	x0, x1, x0
  40820c:	str	x0, [sp, #56]
  408210:	ldr	x1, [sp, #144]
  408214:	ldr	x0, [sp, #56]
  408218:	eor	x0, x1, x0
  40821c:	mov	w1, #0x20                  	// #32
  408220:	bl	404328 <ferror@plt+0x2968>
  408224:	str	x0, [sp, #144]
  408228:	ldr	x1, [sp, #104]
  40822c:	ldr	x0, [sp, #144]
  408230:	add	x0, x1, x0
  408234:	str	x0, [sp, #104]
  408238:	ldr	x1, [sp, #96]
  40823c:	ldr	x0, [sp, #104]
  408240:	eor	x0, x1, x0
  408244:	mov	w1, #0x18                  	// #24
  408248:	bl	404328 <ferror@plt+0x2968>
  40824c:	str	x0, [sp, #96]
  408250:	ldr	x1, [sp, #56]
  408254:	ldr	x0, [sp, #96]
  408258:	add	x1, x1, x0
  40825c:	mov	w0, #0x4                   	// #4
  408260:	sxtw	x0, w0
  408264:	lsl	x0, x0, #3
  408268:	add	x2, sp, #0xa8
  40826c:	ldr	x0, [x2, x0]
  408270:	add	x0, x1, x0
  408274:	str	x0, [sp, #56]
  408278:	ldr	x1, [sp, #144]
  40827c:	ldr	x0, [sp, #56]
  408280:	eor	x0, x1, x0
  408284:	mov	w1, #0x10                  	// #16
  408288:	bl	404328 <ferror@plt+0x2968>
  40828c:	str	x0, [sp, #144]
  408290:	ldr	x1, [sp, #104]
  408294:	ldr	x0, [sp, #144]
  408298:	add	x0, x1, x0
  40829c:	str	x0, [sp, #104]
  4082a0:	ldr	x1, [sp, #96]
  4082a4:	ldr	x0, [sp, #104]
  4082a8:	eor	x0, x1, x0
  4082ac:	mov	w1, #0x3f                  	// #63
  4082b0:	bl	404328 <ferror@plt+0x2968>
  4082b4:	str	x0, [sp, #96]
  4082b8:	ldr	x1, [sp, #64]
  4082bc:	ldr	x0, [sp, #72]
  4082c0:	add	x1, x1, x0
  4082c4:	mov	w0, #0xa                   	// #10
  4082c8:	sxtw	x0, w0
  4082cc:	lsl	x0, x0, #3
  4082d0:	add	x2, sp, #0xa8
  4082d4:	ldr	x0, [x2, x0]
  4082d8:	add	x0, x1, x0
  4082dc:	str	x0, [sp, #64]
  4082e0:	ldr	x1, [sp, #152]
  4082e4:	ldr	x0, [sp, #64]
  4082e8:	eor	x0, x1, x0
  4082ec:	mov	w1, #0x20                  	// #32
  4082f0:	bl	404328 <ferror@plt+0x2968>
  4082f4:	str	x0, [sp, #152]
  4082f8:	ldr	x1, [sp, #112]
  4082fc:	ldr	x0, [sp, #152]
  408300:	add	x0, x1, x0
  408304:	str	x0, [sp, #112]
  408308:	ldr	x1, [sp, #72]
  40830c:	ldr	x0, [sp, #112]
  408310:	eor	x0, x1, x0
  408314:	mov	w1, #0x18                  	// #24
  408318:	bl	404328 <ferror@plt+0x2968>
  40831c:	str	x0, [sp, #72]
  408320:	ldr	x1, [sp, #64]
  408324:	ldr	x0, [sp, #72]
  408328:	add	x1, x1, x0
  40832c:	mov	w0, #0x5                   	// #5
  408330:	sxtw	x0, w0
  408334:	lsl	x0, x0, #3
  408338:	add	x2, sp, #0xa8
  40833c:	ldr	x0, [x2, x0]
  408340:	add	x0, x1, x0
  408344:	str	x0, [sp, #64]
  408348:	ldr	x1, [sp, #152]
  40834c:	ldr	x0, [sp, #64]
  408350:	eor	x0, x1, x0
  408354:	mov	w1, #0x10                  	// #16
  408358:	bl	404328 <ferror@plt+0x2968>
  40835c:	str	x0, [sp, #152]
  408360:	ldr	x1, [sp, #112]
  408364:	ldr	x0, [sp, #152]
  408368:	add	x0, x1, x0
  40836c:	str	x0, [sp, #112]
  408370:	ldr	x1, [sp, #72]
  408374:	ldr	x0, [sp, #112]
  408378:	eor	x0, x1, x0
  40837c:	mov	w1, #0x3f                  	// #63
  408380:	bl	404328 <ferror@plt+0x2968>
  408384:	str	x0, [sp, #72]
  408388:	ldr	x1, [sp, #40]
  40838c:	ldr	x0, [sp, #72]
  408390:	add	x1, x1, x0
  408394:	mov	w0, #0xa                   	// #10
  408398:	sxtw	x0, w0
  40839c:	lsl	x0, x0, #3
  4083a0:	add	x2, sp, #0xa8
  4083a4:	ldr	x0, [x2, x0]
  4083a8:	add	x0, x1, x0
  4083ac:	str	x0, [sp, #40]
  4083b0:	ldr	x1, [sp, #136]
  4083b4:	ldr	x0, [sp, #40]
  4083b8:	eor	x0, x1, x0
  4083bc:	mov	w1, #0x20                  	// #32
  4083c0:	bl	404328 <ferror@plt+0x2968>
  4083c4:	str	x0, [sp, #136]
  4083c8:	ldr	x1, [sp, #104]
  4083cc:	ldr	x0, [sp, #136]
  4083d0:	add	x0, x1, x0
  4083d4:	str	x0, [sp, #104]
  4083d8:	ldr	x1, [sp, #72]
  4083dc:	ldr	x0, [sp, #104]
  4083e0:	eor	x0, x1, x0
  4083e4:	mov	w1, #0x18                  	// #24
  4083e8:	bl	404328 <ferror@plt+0x2968>
  4083ec:	str	x0, [sp, #72]
  4083f0:	ldr	x1, [sp, #40]
  4083f4:	ldr	x0, [sp, #72]
  4083f8:	add	x1, x1, x0
  4083fc:	mov	w0, #0x2                   	// #2
  408400:	sxtw	x0, w0
  408404:	lsl	x0, x0, #3
  408408:	add	x2, sp, #0xa8
  40840c:	ldr	x0, [x2, x0]
  408410:	add	x0, x1, x0
  408414:	str	x0, [sp, #40]
  408418:	ldr	x1, [sp, #136]
  40841c:	ldr	x0, [sp, #40]
  408420:	eor	x0, x1, x0
  408424:	mov	w1, #0x10                  	// #16
  408428:	bl	404328 <ferror@plt+0x2968>
  40842c:	str	x0, [sp, #136]
  408430:	ldr	x1, [sp, #104]
  408434:	ldr	x0, [sp, #136]
  408438:	add	x0, x1, x0
  40843c:	str	x0, [sp, #104]
  408440:	ldr	x1, [sp, #72]
  408444:	ldr	x0, [sp, #104]
  408448:	eor	x0, x1, x0
  40844c:	mov	w1, #0x3f                  	// #63
  408450:	bl	404328 <ferror@plt+0x2968>
  408454:	str	x0, [sp, #72]
  408458:	ldr	x1, [sp, #48]
  40845c:	ldr	x0, [sp, #80]
  408460:	add	x1, x1, x0
  408464:	mov	w0, #0x8                   	// #8
  408468:	sxtw	x0, w0
  40846c:	lsl	x0, x0, #3
  408470:	add	x2, sp, #0xa8
  408474:	ldr	x0, [x2, x0]
  408478:	add	x0, x1, x0
  40847c:	str	x0, [sp, #48]
  408480:	ldr	x1, [sp, #144]
  408484:	ldr	x0, [sp, #48]
  408488:	eor	x0, x1, x0
  40848c:	mov	w1, #0x20                  	// #32
  408490:	bl	404328 <ferror@plt+0x2968>
  408494:	str	x0, [sp, #144]
  408498:	ldr	x1, [sp, #112]
  40849c:	ldr	x0, [sp, #144]
  4084a0:	add	x0, x1, x0
  4084a4:	str	x0, [sp, #112]
  4084a8:	ldr	x1, [sp, #80]
  4084ac:	ldr	x0, [sp, #112]
  4084b0:	eor	x0, x1, x0
  4084b4:	mov	w1, #0x18                  	// #24
  4084b8:	bl	404328 <ferror@plt+0x2968>
  4084bc:	str	x0, [sp, #80]
  4084c0:	ldr	x1, [sp, #48]
  4084c4:	ldr	x0, [sp, #80]
  4084c8:	add	x1, x1, x0
  4084cc:	mov	w0, #0x4                   	// #4
  4084d0:	sxtw	x0, w0
  4084d4:	lsl	x0, x0, #3
  4084d8:	add	x2, sp, #0xa8
  4084dc:	ldr	x0, [x2, x0]
  4084e0:	add	x0, x1, x0
  4084e4:	str	x0, [sp, #48]
  4084e8:	ldr	x1, [sp, #144]
  4084ec:	ldr	x0, [sp, #48]
  4084f0:	eor	x0, x1, x0
  4084f4:	mov	w1, #0x10                  	// #16
  4084f8:	bl	404328 <ferror@plt+0x2968>
  4084fc:	str	x0, [sp, #144]
  408500:	ldr	x1, [sp, #112]
  408504:	ldr	x0, [sp, #144]
  408508:	add	x0, x1, x0
  40850c:	str	x0, [sp, #112]
  408510:	ldr	x1, [sp, #80]
  408514:	ldr	x0, [sp, #112]
  408518:	eor	x0, x1, x0
  40851c:	mov	w1, #0x3f                  	// #63
  408520:	bl	404328 <ferror@plt+0x2968>
  408524:	str	x0, [sp, #80]
  408528:	ldr	x1, [sp, #56]
  40852c:	ldr	x0, [sp, #88]
  408530:	add	x1, x1, x0
  408534:	mov	w0, #0x7                   	// #7
  408538:	sxtw	x0, w0
  40853c:	lsl	x0, x0, #3
  408540:	add	x2, sp, #0xa8
  408544:	ldr	x0, [x2, x0]
  408548:	add	x0, x1, x0
  40854c:	str	x0, [sp, #56]
  408550:	ldr	x1, [sp, #152]
  408554:	ldr	x0, [sp, #56]
  408558:	eor	x0, x1, x0
  40855c:	mov	w1, #0x20                  	// #32
  408560:	bl	404328 <ferror@plt+0x2968>
  408564:	str	x0, [sp, #152]
  408568:	ldr	x1, [sp, #120]
  40856c:	ldr	x0, [sp, #152]
  408570:	add	x0, x1, x0
  408574:	str	x0, [sp, #120]
  408578:	ldr	x1, [sp, #88]
  40857c:	ldr	x0, [sp, #120]
  408580:	eor	x0, x1, x0
  408584:	mov	w1, #0x18                  	// #24
  408588:	bl	404328 <ferror@plt+0x2968>
  40858c:	str	x0, [sp, #88]
  408590:	ldr	x1, [sp, #56]
  408594:	ldr	x0, [sp, #88]
  408598:	add	x1, x1, x0
  40859c:	mov	w0, #0x6                   	// #6
  4085a0:	sxtw	x0, w0
  4085a4:	lsl	x0, x0, #3
  4085a8:	add	x2, sp, #0xa8
  4085ac:	ldr	x0, [x2, x0]
  4085b0:	add	x0, x1, x0
  4085b4:	str	x0, [sp, #56]
  4085b8:	ldr	x1, [sp, #152]
  4085bc:	ldr	x0, [sp, #56]
  4085c0:	eor	x0, x1, x0
  4085c4:	mov	w1, #0x10                  	// #16
  4085c8:	bl	404328 <ferror@plt+0x2968>
  4085cc:	str	x0, [sp, #152]
  4085d0:	ldr	x1, [sp, #120]
  4085d4:	ldr	x0, [sp, #152]
  4085d8:	add	x0, x1, x0
  4085dc:	str	x0, [sp, #120]
  4085e0:	ldr	x1, [sp, #88]
  4085e4:	ldr	x0, [sp, #120]
  4085e8:	eor	x0, x1, x0
  4085ec:	mov	w1, #0x3f                  	// #63
  4085f0:	bl	404328 <ferror@plt+0x2968>
  4085f4:	str	x0, [sp, #88]
  4085f8:	ldr	x1, [sp, #64]
  4085fc:	ldr	x0, [sp, #96]
  408600:	add	x1, x1, x0
  408604:	mov	w0, #0x1                   	// #1
  408608:	sxtw	x0, w0
  40860c:	lsl	x0, x0, #3
  408610:	add	x2, sp, #0xa8
  408614:	ldr	x0, [x2, x0]
  408618:	add	x0, x1, x0
  40861c:	str	x0, [sp, #64]
  408620:	ldr	x1, [sp, #160]
  408624:	ldr	x0, [sp, #64]
  408628:	eor	x0, x1, x0
  40862c:	mov	w1, #0x20                  	// #32
  408630:	bl	404328 <ferror@plt+0x2968>
  408634:	str	x0, [sp, #160]
  408638:	ldr	x1, [sp, #128]
  40863c:	ldr	x0, [sp, #160]
  408640:	add	x0, x1, x0
  408644:	str	x0, [sp, #128]
  408648:	ldr	x1, [sp, #96]
  40864c:	ldr	x0, [sp, #128]
  408650:	eor	x0, x1, x0
  408654:	mov	w1, #0x18                  	// #24
  408658:	bl	404328 <ferror@plt+0x2968>
  40865c:	str	x0, [sp, #96]
  408660:	ldr	x1, [sp, #64]
  408664:	ldr	x0, [sp, #96]
  408668:	add	x1, x1, x0
  40866c:	mov	w0, #0x5                   	// #5
  408670:	sxtw	x0, w0
  408674:	lsl	x0, x0, #3
  408678:	add	x2, sp, #0xa8
  40867c:	ldr	x0, [x2, x0]
  408680:	add	x0, x1, x0
  408684:	str	x0, [sp, #64]
  408688:	ldr	x1, [sp, #160]
  40868c:	ldr	x0, [sp, #64]
  408690:	eor	x0, x1, x0
  408694:	mov	w1, #0x10                  	// #16
  408698:	bl	404328 <ferror@plt+0x2968>
  40869c:	str	x0, [sp, #160]
  4086a0:	ldr	x1, [sp, #128]
  4086a4:	ldr	x0, [sp, #160]
  4086a8:	add	x0, x1, x0
  4086ac:	str	x0, [sp, #128]
  4086b0:	ldr	x1, [sp, #96]
  4086b4:	ldr	x0, [sp, #128]
  4086b8:	eor	x0, x1, x0
  4086bc:	mov	w1, #0x3f                  	// #63
  4086c0:	bl	404328 <ferror@plt+0x2968>
  4086c4:	str	x0, [sp, #96]
  4086c8:	ldr	x1, [sp, #40]
  4086cc:	ldr	x0, [sp, #80]
  4086d0:	add	x1, x1, x0
  4086d4:	mov	w0, #0xf                   	// #15
  4086d8:	sxtw	x0, w0
  4086dc:	lsl	x0, x0, #3
  4086e0:	add	x2, sp, #0xa8
  4086e4:	ldr	x0, [x2, x0]
  4086e8:	add	x0, x1, x0
  4086ec:	str	x0, [sp, #40]
  4086f0:	ldr	x1, [sp, #160]
  4086f4:	ldr	x0, [sp, #40]
  4086f8:	eor	x0, x1, x0
  4086fc:	mov	w1, #0x20                  	// #32
  408700:	bl	404328 <ferror@plt+0x2968>
  408704:	str	x0, [sp, #160]
  408708:	ldr	x1, [sp, #120]
  40870c:	ldr	x0, [sp, #160]
  408710:	add	x0, x1, x0
  408714:	str	x0, [sp, #120]
  408718:	ldr	x1, [sp, #80]
  40871c:	ldr	x0, [sp, #120]
  408720:	eor	x0, x1, x0
  408724:	mov	w1, #0x18                  	// #24
  408728:	bl	404328 <ferror@plt+0x2968>
  40872c:	str	x0, [sp, #80]
  408730:	ldr	x1, [sp, #40]
  408734:	ldr	x0, [sp, #80]
  408738:	add	x1, x1, x0
  40873c:	mov	w0, #0xb                   	// #11
  408740:	sxtw	x0, w0
  408744:	lsl	x0, x0, #3
  408748:	add	x2, sp, #0xa8
  40874c:	ldr	x0, [x2, x0]
  408750:	add	x0, x1, x0
  408754:	str	x0, [sp, #40]
  408758:	ldr	x1, [sp, #160]
  40875c:	ldr	x0, [sp, #40]
  408760:	eor	x0, x1, x0
  408764:	mov	w1, #0x10                  	// #16
  408768:	bl	404328 <ferror@plt+0x2968>
  40876c:	str	x0, [sp, #160]
  408770:	ldr	x1, [sp, #120]
  408774:	ldr	x0, [sp, #160]
  408778:	add	x0, x1, x0
  40877c:	str	x0, [sp, #120]
  408780:	ldr	x1, [sp, #80]
  408784:	ldr	x0, [sp, #120]
  408788:	eor	x0, x1, x0
  40878c:	mov	w1, #0x3f                  	// #63
  408790:	bl	404328 <ferror@plt+0x2968>
  408794:	str	x0, [sp, #80]
  408798:	ldr	x1, [sp, #48]
  40879c:	ldr	x0, [sp, #88]
  4087a0:	add	x1, x1, x0
  4087a4:	mov	w0, #0x9                   	// #9
  4087a8:	sxtw	x0, w0
  4087ac:	lsl	x0, x0, #3
  4087b0:	add	x2, sp, #0xa8
  4087b4:	ldr	x0, [x2, x0]
  4087b8:	add	x0, x1, x0
  4087bc:	str	x0, [sp, #48]
  4087c0:	ldr	x1, [sp, #136]
  4087c4:	ldr	x0, [sp, #48]
  4087c8:	eor	x0, x1, x0
  4087cc:	mov	w1, #0x20                  	// #32
  4087d0:	bl	404328 <ferror@plt+0x2968>
  4087d4:	str	x0, [sp, #136]
  4087d8:	ldr	x1, [sp, #128]
  4087dc:	ldr	x0, [sp, #136]
  4087e0:	add	x0, x1, x0
  4087e4:	str	x0, [sp, #128]
  4087e8:	ldr	x1, [sp, #88]
  4087ec:	ldr	x0, [sp, #128]
  4087f0:	eor	x0, x1, x0
  4087f4:	mov	w1, #0x18                  	// #24
  4087f8:	bl	404328 <ferror@plt+0x2968>
  4087fc:	str	x0, [sp, #88]
  408800:	ldr	x1, [sp, #48]
  408804:	ldr	x0, [sp, #88]
  408808:	add	x1, x1, x0
  40880c:	mov	w0, #0xe                   	// #14
  408810:	sxtw	x0, w0
  408814:	lsl	x0, x0, #3
  408818:	add	x2, sp, #0xa8
  40881c:	ldr	x0, [x2, x0]
  408820:	add	x0, x1, x0
  408824:	str	x0, [sp, #48]
  408828:	ldr	x1, [sp, #136]
  40882c:	ldr	x0, [sp, #48]
  408830:	eor	x0, x1, x0
  408834:	mov	w1, #0x10                  	// #16
  408838:	bl	404328 <ferror@plt+0x2968>
  40883c:	str	x0, [sp, #136]
  408840:	ldr	x1, [sp, #128]
  408844:	ldr	x0, [sp, #136]
  408848:	add	x0, x1, x0
  40884c:	str	x0, [sp, #128]
  408850:	ldr	x1, [sp, #88]
  408854:	ldr	x0, [sp, #128]
  408858:	eor	x0, x1, x0
  40885c:	mov	w1, #0x3f                  	// #63
  408860:	bl	404328 <ferror@plt+0x2968>
  408864:	str	x0, [sp, #88]
  408868:	ldr	x1, [sp, #56]
  40886c:	ldr	x0, [sp, #96]
  408870:	add	x1, x1, x0
  408874:	mov	w0, #0x3                   	// #3
  408878:	sxtw	x0, w0
  40887c:	lsl	x0, x0, #3
  408880:	add	x2, sp, #0xa8
  408884:	ldr	x0, [x2, x0]
  408888:	add	x0, x1, x0
  40888c:	str	x0, [sp, #56]
  408890:	ldr	x1, [sp, #144]
  408894:	ldr	x0, [sp, #56]
  408898:	eor	x0, x1, x0
  40889c:	mov	w1, #0x20                  	// #32
  4088a0:	bl	404328 <ferror@plt+0x2968>
  4088a4:	str	x0, [sp, #144]
  4088a8:	ldr	x1, [sp, #104]
  4088ac:	ldr	x0, [sp, #144]
  4088b0:	add	x0, x1, x0
  4088b4:	str	x0, [sp, #104]
  4088b8:	ldr	x1, [sp, #96]
  4088bc:	ldr	x0, [sp, #104]
  4088c0:	eor	x0, x1, x0
  4088c4:	mov	w1, #0x18                  	// #24
  4088c8:	bl	404328 <ferror@plt+0x2968>
  4088cc:	str	x0, [sp, #96]
  4088d0:	ldr	x1, [sp, #56]
  4088d4:	ldr	x0, [sp, #96]
  4088d8:	add	x1, x1, x0
  4088dc:	mov	w0, #0xc                   	// #12
  4088e0:	sxtw	x0, w0
  4088e4:	lsl	x0, x0, #3
  4088e8:	add	x2, sp, #0xa8
  4088ec:	ldr	x0, [x2, x0]
  4088f0:	add	x0, x1, x0
  4088f4:	str	x0, [sp, #56]
  4088f8:	ldr	x1, [sp, #144]
  4088fc:	ldr	x0, [sp, #56]
  408900:	eor	x0, x1, x0
  408904:	mov	w1, #0x10                  	// #16
  408908:	bl	404328 <ferror@plt+0x2968>
  40890c:	str	x0, [sp, #144]
  408910:	ldr	x1, [sp, #104]
  408914:	ldr	x0, [sp, #144]
  408918:	add	x0, x1, x0
  40891c:	str	x0, [sp, #104]
  408920:	ldr	x1, [sp, #96]
  408924:	ldr	x0, [sp, #104]
  408928:	eor	x0, x1, x0
  40892c:	mov	w1, #0x3f                  	// #63
  408930:	bl	404328 <ferror@plt+0x2968>
  408934:	str	x0, [sp, #96]
  408938:	ldr	x1, [sp, #64]
  40893c:	ldr	x0, [sp, #72]
  408940:	add	x1, x1, x0
  408944:	mov	w0, #0xd                   	// #13
  408948:	sxtw	x0, w0
  40894c:	lsl	x0, x0, #3
  408950:	add	x2, sp, #0xa8
  408954:	ldr	x0, [x2, x0]
  408958:	add	x0, x1, x0
  40895c:	str	x0, [sp, #64]
  408960:	ldr	x1, [sp, #152]
  408964:	ldr	x0, [sp, #64]
  408968:	eor	x0, x1, x0
  40896c:	mov	w1, #0x20                  	// #32
  408970:	bl	404328 <ferror@plt+0x2968>
  408974:	str	x0, [sp, #152]
  408978:	ldr	x1, [sp, #112]
  40897c:	ldr	x0, [sp, #152]
  408980:	add	x0, x1, x0
  408984:	str	x0, [sp, #112]
  408988:	ldr	x1, [sp, #72]
  40898c:	ldr	x0, [sp, #112]
  408990:	eor	x0, x1, x0
  408994:	mov	w1, #0x18                  	// #24
  408998:	bl	404328 <ferror@plt+0x2968>
  40899c:	str	x0, [sp, #72]
  4089a0:	ldr	x1, [sp, #64]
  4089a4:	ldr	x0, [sp, #72]
  4089a8:	add	x1, x1, x0
  4089ac:	mov	w0, #0x0                   	// #0
  4089b0:	sxtw	x0, w0
  4089b4:	lsl	x0, x0, #3
  4089b8:	add	x2, sp, #0xa8
  4089bc:	ldr	x0, [x2, x0]
  4089c0:	add	x0, x1, x0
  4089c4:	str	x0, [sp, #64]
  4089c8:	ldr	x1, [sp, #152]
  4089cc:	ldr	x0, [sp, #64]
  4089d0:	eor	x0, x1, x0
  4089d4:	mov	w1, #0x10                  	// #16
  4089d8:	bl	404328 <ferror@plt+0x2968>
  4089dc:	str	x0, [sp, #152]
  4089e0:	ldr	x1, [sp, #112]
  4089e4:	ldr	x0, [sp, #152]
  4089e8:	add	x0, x1, x0
  4089ec:	str	x0, [sp, #112]
  4089f0:	ldr	x1, [sp, #72]
  4089f4:	ldr	x0, [sp, #112]
  4089f8:	eor	x0, x1, x0
  4089fc:	mov	w1, #0x3f                  	// #63
  408a00:	bl	404328 <ferror@plt+0x2968>
  408a04:	str	x0, [sp, #72]
  408a08:	ldr	x1, [sp, #40]
  408a0c:	ldr	x0, [sp, #72]
  408a10:	add	x1, x1, x0
  408a14:	mov	w0, #0x0                   	// #0
  408a18:	sxtw	x0, w0
  408a1c:	lsl	x0, x0, #3
  408a20:	add	x2, sp, #0xa8
  408a24:	ldr	x0, [x2, x0]
  408a28:	add	x0, x1, x0
  408a2c:	str	x0, [sp, #40]
  408a30:	ldr	x1, [sp, #136]
  408a34:	ldr	x0, [sp, #40]
  408a38:	eor	x0, x1, x0
  408a3c:	mov	w1, #0x20                  	// #32
  408a40:	bl	404328 <ferror@plt+0x2968>
  408a44:	str	x0, [sp, #136]
  408a48:	ldr	x1, [sp, #104]
  408a4c:	ldr	x0, [sp, #136]
  408a50:	add	x0, x1, x0
  408a54:	str	x0, [sp, #104]
  408a58:	ldr	x1, [sp, #72]
  408a5c:	ldr	x0, [sp, #104]
  408a60:	eor	x0, x1, x0
  408a64:	mov	w1, #0x18                  	// #24
  408a68:	bl	404328 <ferror@plt+0x2968>
  408a6c:	str	x0, [sp, #72]
  408a70:	ldr	x1, [sp, #40]
  408a74:	ldr	x0, [sp, #72]
  408a78:	add	x1, x1, x0
  408a7c:	mov	w0, #0x1                   	// #1
  408a80:	sxtw	x0, w0
  408a84:	lsl	x0, x0, #3
  408a88:	add	x2, sp, #0xa8
  408a8c:	ldr	x0, [x2, x0]
  408a90:	add	x0, x1, x0
  408a94:	str	x0, [sp, #40]
  408a98:	ldr	x1, [sp, #136]
  408a9c:	ldr	x0, [sp, #40]
  408aa0:	eor	x0, x1, x0
  408aa4:	mov	w1, #0x10                  	// #16
  408aa8:	bl	404328 <ferror@plt+0x2968>
  408aac:	str	x0, [sp, #136]
  408ab0:	ldr	x1, [sp, #104]
  408ab4:	ldr	x0, [sp, #136]
  408ab8:	add	x0, x1, x0
  408abc:	str	x0, [sp, #104]
  408ac0:	ldr	x1, [sp, #72]
  408ac4:	ldr	x0, [sp, #104]
  408ac8:	eor	x0, x1, x0
  408acc:	mov	w1, #0x3f                  	// #63
  408ad0:	bl	404328 <ferror@plt+0x2968>
  408ad4:	str	x0, [sp, #72]
  408ad8:	ldr	x1, [sp, #48]
  408adc:	ldr	x0, [sp, #80]
  408ae0:	add	x1, x1, x0
  408ae4:	mov	w0, #0x2                   	// #2
  408ae8:	sxtw	x0, w0
  408aec:	lsl	x0, x0, #3
  408af0:	add	x2, sp, #0xa8
  408af4:	ldr	x0, [x2, x0]
  408af8:	add	x0, x1, x0
  408afc:	str	x0, [sp, #48]
  408b00:	ldr	x1, [sp, #144]
  408b04:	ldr	x0, [sp, #48]
  408b08:	eor	x0, x1, x0
  408b0c:	mov	w1, #0x20                  	// #32
  408b10:	bl	404328 <ferror@plt+0x2968>
  408b14:	str	x0, [sp, #144]
  408b18:	ldr	x1, [sp, #112]
  408b1c:	ldr	x0, [sp, #144]
  408b20:	add	x0, x1, x0
  408b24:	str	x0, [sp, #112]
  408b28:	ldr	x1, [sp, #80]
  408b2c:	ldr	x0, [sp, #112]
  408b30:	eor	x0, x1, x0
  408b34:	mov	w1, #0x18                  	// #24
  408b38:	bl	404328 <ferror@plt+0x2968>
  408b3c:	str	x0, [sp, #80]
  408b40:	ldr	x1, [sp, #48]
  408b44:	ldr	x0, [sp, #80]
  408b48:	add	x1, x1, x0
  408b4c:	mov	w0, #0x3                   	// #3
  408b50:	sxtw	x0, w0
  408b54:	lsl	x0, x0, #3
  408b58:	add	x2, sp, #0xa8
  408b5c:	ldr	x0, [x2, x0]
  408b60:	add	x0, x1, x0
  408b64:	str	x0, [sp, #48]
  408b68:	ldr	x1, [sp, #144]
  408b6c:	ldr	x0, [sp, #48]
  408b70:	eor	x0, x1, x0
  408b74:	mov	w1, #0x10                  	// #16
  408b78:	bl	404328 <ferror@plt+0x2968>
  408b7c:	str	x0, [sp, #144]
  408b80:	ldr	x1, [sp, #112]
  408b84:	ldr	x0, [sp, #144]
  408b88:	add	x0, x1, x0
  408b8c:	str	x0, [sp, #112]
  408b90:	ldr	x1, [sp, #80]
  408b94:	ldr	x0, [sp, #112]
  408b98:	eor	x0, x1, x0
  408b9c:	mov	w1, #0x3f                  	// #63
  408ba0:	bl	404328 <ferror@plt+0x2968>
  408ba4:	str	x0, [sp, #80]
  408ba8:	ldr	x1, [sp, #56]
  408bac:	ldr	x0, [sp, #88]
  408bb0:	add	x1, x1, x0
  408bb4:	mov	w0, #0x4                   	// #4
  408bb8:	sxtw	x0, w0
  408bbc:	lsl	x0, x0, #3
  408bc0:	add	x2, sp, #0xa8
  408bc4:	ldr	x0, [x2, x0]
  408bc8:	add	x0, x1, x0
  408bcc:	str	x0, [sp, #56]
  408bd0:	ldr	x1, [sp, #152]
  408bd4:	ldr	x0, [sp, #56]
  408bd8:	eor	x0, x1, x0
  408bdc:	mov	w1, #0x20                  	// #32
  408be0:	bl	404328 <ferror@plt+0x2968>
  408be4:	str	x0, [sp, #152]
  408be8:	ldr	x1, [sp, #120]
  408bec:	ldr	x0, [sp, #152]
  408bf0:	add	x0, x1, x0
  408bf4:	str	x0, [sp, #120]
  408bf8:	ldr	x1, [sp, #88]
  408bfc:	ldr	x0, [sp, #120]
  408c00:	eor	x0, x1, x0
  408c04:	mov	w1, #0x18                  	// #24
  408c08:	bl	404328 <ferror@plt+0x2968>
  408c0c:	str	x0, [sp, #88]
  408c10:	ldr	x1, [sp, #56]
  408c14:	ldr	x0, [sp, #88]
  408c18:	add	x1, x1, x0
  408c1c:	mov	w0, #0x5                   	// #5
  408c20:	sxtw	x0, w0
  408c24:	lsl	x0, x0, #3
  408c28:	add	x2, sp, #0xa8
  408c2c:	ldr	x0, [x2, x0]
  408c30:	add	x0, x1, x0
  408c34:	str	x0, [sp, #56]
  408c38:	ldr	x1, [sp, #152]
  408c3c:	ldr	x0, [sp, #56]
  408c40:	eor	x0, x1, x0
  408c44:	mov	w1, #0x10                  	// #16
  408c48:	bl	404328 <ferror@plt+0x2968>
  408c4c:	str	x0, [sp, #152]
  408c50:	ldr	x1, [sp, #120]
  408c54:	ldr	x0, [sp, #152]
  408c58:	add	x0, x1, x0
  408c5c:	str	x0, [sp, #120]
  408c60:	ldr	x1, [sp, #88]
  408c64:	ldr	x0, [sp, #120]
  408c68:	eor	x0, x1, x0
  408c6c:	mov	w1, #0x3f                  	// #63
  408c70:	bl	404328 <ferror@plt+0x2968>
  408c74:	str	x0, [sp, #88]
  408c78:	ldr	x1, [sp, #64]
  408c7c:	ldr	x0, [sp, #96]
  408c80:	add	x1, x1, x0
  408c84:	mov	w0, #0x6                   	// #6
  408c88:	sxtw	x0, w0
  408c8c:	lsl	x0, x0, #3
  408c90:	add	x2, sp, #0xa8
  408c94:	ldr	x0, [x2, x0]
  408c98:	add	x0, x1, x0
  408c9c:	str	x0, [sp, #64]
  408ca0:	ldr	x1, [sp, #160]
  408ca4:	ldr	x0, [sp, #64]
  408ca8:	eor	x0, x1, x0
  408cac:	mov	w1, #0x20                  	// #32
  408cb0:	bl	404328 <ferror@plt+0x2968>
  408cb4:	str	x0, [sp, #160]
  408cb8:	ldr	x1, [sp, #128]
  408cbc:	ldr	x0, [sp, #160]
  408cc0:	add	x0, x1, x0
  408cc4:	str	x0, [sp, #128]
  408cc8:	ldr	x1, [sp, #96]
  408ccc:	ldr	x0, [sp, #128]
  408cd0:	eor	x0, x1, x0
  408cd4:	mov	w1, #0x18                  	// #24
  408cd8:	bl	404328 <ferror@plt+0x2968>
  408cdc:	str	x0, [sp, #96]
  408ce0:	ldr	x1, [sp, #64]
  408ce4:	ldr	x0, [sp, #96]
  408ce8:	add	x1, x1, x0
  408cec:	mov	w0, #0x7                   	// #7
  408cf0:	sxtw	x0, w0
  408cf4:	lsl	x0, x0, #3
  408cf8:	add	x2, sp, #0xa8
  408cfc:	ldr	x0, [x2, x0]
  408d00:	add	x0, x1, x0
  408d04:	str	x0, [sp, #64]
  408d08:	ldr	x1, [sp, #160]
  408d0c:	ldr	x0, [sp, #64]
  408d10:	eor	x0, x1, x0
  408d14:	mov	w1, #0x10                  	// #16
  408d18:	bl	404328 <ferror@plt+0x2968>
  408d1c:	str	x0, [sp, #160]
  408d20:	ldr	x1, [sp, #128]
  408d24:	ldr	x0, [sp, #160]
  408d28:	add	x0, x1, x0
  408d2c:	str	x0, [sp, #128]
  408d30:	ldr	x1, [sp, #96]
  408d34:	ldr	x0, [sp, #128]
  408d38:	eor	x0, x1, x0
  408d3c:	mov	w1, #0x3f                  	// #63
  408d40:	bl	404328 <ferror@plt+0x2968>
  408d44:	str	x0, [sp, #96]
  408d48:	ldr	x1, [sp, #40]
  408d4c:	ldr	x0, [sp, #80]
  408d50:	add	x1, x1, x0
  408d54:	mov	w0, #0x8                   	// #8
  408d58:	sxtw	x0, w0
  408d5c:	lsl	x0, x0, #3
  408d60:	add	x2, sp, #0xa8
  408d64:	ldr	x0, [x2, x0]
  408d68:	add	x0, x1, x0
  408d6c:	str	x0, [sp, #40]
  408d70:	ldr	x1, [sp, #160]
  408d74:	ldr	x0, [sp, #40]
  408d78:	eor	x0, x1, x0
  408d7c:	mov	w1, #0x20                  	// #32
  408d80:	bl	404328 <ferror@plt+0x2968>
  408d84:	str	x0, [sp, #160]
  408d88:	ldr	x1, [sp, #120]
  408d8c:	ldr	x0, [sp, #160]
  408d90:	add	x0, x1, x0
  408d94:	str	x0, [sp, #120]
  408d98:	ldr	x1, [sp, #80]
  408d9c:	ldr	x0, [sp, #120]
  408da0:	eor	x0, x1, x0
  408da4:	mov	w1, #0x18                  	// #24
  408da8:	bl	404328 <ferror@plt+0x2968>
  408dac:	str	x0, [sp, #80]
  408db0:	ldr	x1, [sp, #40]
  408db4:	ldr	x0, [sp, #80]
  408db8:	add	x1, x1, x0
  408dbc:	mov	w0, #0x9                   	// #9
  408dc0:	sxtw	x0, w0
  408dc4:	lsl	x0, x0, #3
  408dc8:	add	x2, sp, #0xa8
  408dcc:	ldr	x0, [x2, x0]
  408dd0:	add	x0, x1, x0
  408dd4:	str	x0, [sp, #40]
  408dd8:	ldr	x1, [sp, #160]
  408ddc:	ldr	x0, [sp, #40]
  408de0:	eor	x0, x1, x0
  408de4:	mov	w1, #0x10                  	// #16
  408de8:	bl	404328 <ferror@plt+0x2968>
  408dec:	str	x0, [sp, #160]
  408df0:	ldr	x1, [sp, #120]
  408df4:	ldr	x0, [sp, #160]
  408df8:	add	x0, x1, x0
  408dfc:	str	x0, [sp, #120]
  408e00:	ldr	x1, [sp, #80]
  408e04:	ldr	x0, [sp, #120]
  408e08:	eor	x0, x1, x0
  408e0c:	mov	w1, #0x3f                  	// #63
  408e10:	bl	404328 <ferror@plt+0x2968>
  408e14:	str	x0, [sp, #80]
  408e18:	ldr	x1, [sp, #48]
  408e1c:	ldr	x0, [sp, #88]
  408e20:	add	x1, x1, x0
  408e24:	mov	w0, #0xa                   	// #10
  408e28:	sxtw	x0, w0
  408e2c:	lsl	x0, x0, #3
  408e30:	add	x2, sp, #0xa8
  408e34:	ldr	x0, [x2, x0]
  408e38:	add	x0, x1, x0
  408e3c:	str	x0, [sp, #48]
  408e40:	ldr	x1, [sp, #136]
  408e44:	ldr	x0, [sp, #48]
  408e48:	eor	x0, x1, x0
  408e4c:	mov	w1, #0x20                  	// #32
  408e50:	bl	404328 <ferror@plt+0x2968>
  408e54:	str	x0, [sp, #136]
  408e58:	ldr	x1, [sp, #128]
  408e5c:	ldr	x0, [sp, #136]
  408e60:	add	x0, x1, x0
  408e64:	str	x0, [sp, #128]
  408e68:	ldr	x1, [sp, #88]
  408e6c:	ldr	x0, [sp, #128]
  408e70:	eor	x0, x1, x0
  408e74:	mov	w1, #0x18                  	// #24
  408e78:	bl	404328 <ferror@plt+0x2968>
  408e7c:	str	x0, [sp, #88]
  408e80:	ldr	x1, [sp, #48]
  408e84:	ldr	x0, [sp, #88]
  408e88:	add	x1, x1, x0
  408e8c:	mov	w0, #0xb                   	// #11
  408e90:	sxtw	x0, w0
  408e94:	lsl	x0, x0, #3
  408e98:	add	x2, sp, #0xa8
  408e9c:	ldr	x0, [x2, x0]
  408ea0:	add	x0, x1, x0
  408ea4:	str	x0, [sp, #48]
  408ea8:	ldr	x1, [sp, #136]
  408eac:	ldr	x0, [sp, #48]
  408eb0:	eor	x0, x1, x0
  408eb4:	mov	w1, #0x10                  	// #16
  408eb8:	bl	404328 <ferror@plt+0x2968>
  408ebc:	str	x0, [sp, #136]
  408ec0:	ldr	x1, [sp, #128]
  408ec4:	ldr	x0, [sp, #136]
  408ec8:	add	x0, x1, x0
  408ecc:	str	x0, [sp, #128]
  408ed0:	ldr	x1, [sp, #88]
  408ed4:	ldr	x0, [sp, #128]
  408ed8:	eor	x0, x1, x0
  408edc:	mov	w1, #0x3f                  	// #63
  408ee0:	bl	404328 <ferror@plt+0x2968>
  408ee4:	str	x0, [sp, #88]
  408ee8:	ldr	x1, [sp, #56]
  408eec:	ldr	x0, [sp, #96]
  408ef0:	add	x1, x1, x0
  408ef4:	mov	w0, #0xc                   	// #12
  408ef8:	sxtw	x0, w0
  408efc:	lsl	x0, x0, #3
  408f00:	add	x2, sp, #0xa8
  408f04:	ldr	x0, [x2, x0]
  408f08:	add	x0, x1, x0
  408f0c:	str	x0, [sp, #56]
  408f10:	ldr	x1, [sp, #144]
  408f14:	ldr	x0, [sp, #56]
  408f18:	eor	x0, x1, x0
  408f1c:	mov	w1, #0x20                  	// #32
  408f20:	bl	404328 <ferror@plt+0x2968>
  408f24:	str	x0, [sp, #144]
  408f28:	ldr	x1, [sp, #104]
  408f2c:	ldr	x0, [sp, #144]
  408f30:	add	x0, x1, x0
  408f34:	str	x0, [sp, #104]
  408f38:	ldr	x1, [sp, #96]
  408f3c:	ldr	x0, [sp, #104]
  408f40:	eor	x0, x1, x0
  408f44:	mov	w1, #0x18                  	// #24
  408f48:	bl	404328 <ferror@plt+0x2968>
  408f4c:	str	x0, [sp, #96]
  408f50:	ldr	x1, [sp, #56]
  408f54:	ldr	x0, [sp, #96]
  408f58:	add	x1, x1, x0
  408f5c:	mov	w0, #0xd                   	// #13
  408f60:	sxtw	x0, w0
  408f64:	lsl	x0, x0, #3
  408f68:	add	x2, sp, #0xa8
  408f6c:	ldr	x0, [x2, x0]
  408f70:	add	x0, x1, x0
  408f74:	str	x0, [sp, #56]
  408f78:	ldr	x1, [sp, #144]
  408f7c:	ldr	x0, [sp, #56]
  408f80:	eor	x0, x1, x0
  408f84:	mov	w1, #0x10                  	// #16
  408f88:	bl	404328 <ferror@plt+0x2968>
  408f8c:	str	x0, [sp, #144]
  408f90:	ldr	x1, [sp, #104]
  408f94:	ldr	x0, [sp, #144]
  408f98:	add	x0, x1, x0
  408f9c:	str	x0, [sp, #104]
  408fa0:	ldr	x1, [sp, #96]
  408fa4:	ldr	x0, [sp, #104]
  408fa8:	eor	x0, x1, x0
  408fac:	mov	w1, #0x3f                  	// #63
  408fb0:	bl	404328 <ferror@plt+0x2968>
  408fb4:	str	x0, [sp, #96]
  408fb8:	ldr	x1, [sp, #64]
  408fbc:	ldr	x0, [sp, #72]
  408fc0:	add	x1, x1, x0
  408fc4:	mov	w0, #0xe                   	// #14
  408fc8:	sxtw	x0, w0
  408fcc:	lsl	x0, x0, #3
  408fd0:	add	x2, sp, #0xa8
  408fd4:	ldr	x0, [x2, x0]
  408fd8:	add	x0, x1, x0
  408fdc:	str	x0, [sp, #64]
  408fe0:	ldr	x1, [sp, #152]
  408fe4:	ldr	x0, [sp, #64]
  408fe8:	eor	x0, x1, x0
  408fec:	mov	w1, #0x20                  	// #32
  408ff0:	bl	404328 <ferror@plt+0x2968>
  408ff4:	str	x0, [sp, #152]
  408ff8:	ldr	x1, [sp, #112]
  408ffc:	ldr	x0, [sp, #152]
  409000:	add	x0, x1, x0
  409004:	str	x0, [sp, #112]
  409008:	ldr	x1, [sp, #72]
  40900c:	ldr	x0, [sp, #112]
  409010:	eor	x0, x1, x0
  409014:	mov	w1, #0x18                  	// #24
  409018:	bl	404328 <ferror@plt+0x2968>
  40901c:	str	x0, [sp, #72]
  409020:	ldr	x1, [sp, #64]
  409024:	ldr	x0, [sp, #72]
  409028:	add	x1, x1, x0
  40902c:	mov	w0, #0xf                   	// #15
  409030:	sxtw	x0, w0
  409034:	lsl	x0, x0, #3
  409038:	add	x2, sp, #0xa8
  40903c:	ldr	x0, [x2, x0]
  409040:	add	x0, x1, x0
  409044:	str	x0, [sp, #64]
  409048:	ldr	x1, [sp, #152]
  40904c:	ldr	x0, [sp, #64]
  409050:	eor	x0, x1, x0
  409054:	mov	w1, #0x10                  	// #16
  409058:	bl	404328 <ferror@plt+0x2968>
  40905c:	str	x0, [sp, #152]
  409060:	ldr	x1, [sp, #112]
  409064:	ldr	x0, [sp, #152]
  409068:	add	x0, x1, x0
  40906c:	str	x0, [sp, #112]
  409070:	ldr	x1, [sp, #72]
  409074:	ldr	x0, [sp, #112]
  409078:	eor	x0, x1, x0
  40907c:	mov	w1, #0x3f                  	// #63
  409080:	bl	404328 <ferror@plt+0x2968>
  409084:	str	x0, [sp, #72]
  409088:	ldr	x1, [sp, #40]
  40908c:	ldr	x0, [sp, #72]
  409090:	add	x1, x1, x0
  409094:	mov	w0, #0xe                   	// #14
  409098:	sxtw	x0, w0
  40909c:	lsl	x0, x0, #3
  4090a0:	add	x2, sp, #0xa8
  4090a4:	ldr	x0, [x2, x0]
  4090a8:	add	x0, x1, x0
  4090ac:	str	x0, [sp, #40]
  4090b0:	ldr	x1, [sp, #136]
  4090b4:	ldr	x0, [sp, #40]
  4090b8:	eor	x0, x1, x0
  4090bc:	mov	w1, #0x20                  	// #32
  4090c0:	bl	404328 <ferror@plt+0x2968>
  4090c4:	str	x0, [sp, #136]
  4090c8:	ldr	x1, [sp, #104]
  4090cc:	ldr	x0, [sp, #136]
  4090d0:	add	x0, x1, x0
  4090d4:	str	x0, [sp, #104]
  4090d8:	ldr	x1, [sp, #72]
  4090dc:	ldr	x0, [sp, #104]
  4090e0:	eor	x0, x1, x0
  4090e4:	mov	w1, #0x18                  	// #24
  4090e8:	bl	404328 <ferror@plt+0x2968>
  4090ec:	str	x0, [sp, #72]
  4090f0:	ldr	x1, [sp, #40]
  4090f4:	ldr	x0, [sp, #72]
  4090f8:	add	x1, x1, x0
  4090fc:	mov	w0, #0xa                   	// #10
  409100:	sxtw	x0, w0
  409104:	lsl	x0, x0, #3
  409108:	add	x2, sp, #0xa8
  40910c:	ldr	x0, [x2, x0]
  409110:	add	x0, x1, x0
  409114:	str	x0, [sp, #40]
  409118:	ldr	x1, [sp, #136]
  40911c:	ldr	x0, [sp, #40]
  409120:	eor	x0, x1, x0
  409124:	mov	w1, #0x10                  	// #16
  409128:	bl	404328 <ferror@plt+0x2968>
  40912c:	str	x0, [sp, #136]
  409130:	ldr	x1, [sp, #104]
  409134:	ldr	x0, [sp, #136]
  409138:	add	x0, x1, x0
  40913c:	str	x0, [sp, #104]
  409140:	ldr	x1, [sp, #72]
  409144:	ldr	x0, [sp, #104]
  409148:	eor	x0, x1, x0
  40914c:	mov	w1, #0x3f                  	// #63
  409150:	bl	404328 <ferror@plt+0x2968>
  409154:	str	x0, [sp, #72]
  409158:	ldr	x1, [sp, #48]
  40915c:	ldr	x0, [sp, #80]
  409160:	add	x1, x1, x0
  409164:	mov	w0, #0x4                   	// #4
  409168:	sxtw	x0, w0
  40916c:	lsl	x0, x0, #3
  409170:	add	x2, sp, #0xa8
  409174:	ldr	x0, [x2, x0]
  409178:	add	x0, x1, x0
  40917c:	str	x0, [sp, #48]
  409180:	ldr	x1, [sp, #144]
  409184:	ldr	x0, [sp, #48]
  409188:	eor	x0, x1, x0
  40918c:	mov	w1, #0x20                  	// #32
  409190:	bl	404328 <ferror@plt+0x2968>
  409194:	str	x0, [sp, #144]
  409198:	ldr	x1, [sp, #112]
  40919c:	ldr	x0, [sp, #144]
  4091a0:	add	x0, x1, x0
  4091a4:	str	x0, [sp, #112]
  4091a8:	ldr	x1, [sp, #80]
  4091ac:	ldr	x0, [sp, #112]
  4091b0:	eor	x0, x1, x0
  4091b4:	mov	w1, #0x18                  	// #24
  4091b8:	bl	404328 <ferror@plt+0x2968>
  4091bc:	str	x0, [sp, #80]
  4091c0:	ldr	x1, [sp, #48]
  4091c4:	ldr	x0, [sp, #80]
  4091c8:	add	x1, x1, x0
  4091cc:	mov	w0, #0x8                   	// #8
  4091d0:	sxtw	x0, w0
  4091d4:	lsl	x0, x0, #3
  4091d8:	add	x2, sp, #0xa8
  4091dc:	ldr	x0, [x2, x0]
  4091e0:	add	x0, x1, x0
  4091e4:	str	x0, [sp, #48]
  4091e8:	ldr	x1, [sp, #144]
  4091ec:	ldr	x0, [sp, #48]
  4091f0:	eor	x0, x1, x0
  4091f4:	mov	w1, #0x10                  	// #16
  4091f8:	bl	404328 <ferror@plt+0x2968>
  4091fc:	str	x0, [sp, #144]
  409200:	ldr	x1, [sp, #112]
  409204:	ldr	x0, [sp, #144]
  409208:	add	x0, x1, x0
  40920c:	str	x0, [sp, #112]
  409210:	ldr	x1, [sp, #80]
  409214:	ldr	x0, [sp, #112]
  409218:	eor	x0, x1, x0
  40921c:	mov	w1, #0x3f                  	// #63
  409220:	bl	404328 <ferror@plt+0x2968>
  409224:	str	x0, [sp, #80]
  409228:	ldr	x1, [sp, #56]
  40922c:	ldr	x0, [sp, #88]
  409230:	add	x1, x1, x0
  409234:	mov	w0, #0x9                   	// #9
  409238:	sxtw	x0, w0
  40923c:	lsl	x0, x0, #3
  409240:	add	x2, sp, #0xa8
  409244:	ldr	x0, [x2, x0]
  409248:	add	x0, x1, x0
  40924c:	str	x0, [sp, #56]
  409250:	ldr	x1, [sp, #152]
  409254:	ldr	x0, [sp, #56]
  409258:	eor	x0, x1, x0
  40925c:	mov	w1, #0x20                  	// #32
  409260:	bl	404328 <ferror@plt+0x2968>
  409264:	str	x0, [sp, #152]
  409268:	ldr	x1, [sp, #120]
  40926c:	ldr	x0, [sp, #152]
  409270:	add	x0, x1, x0
  409274:	str	x0, [sp, #120]
  409278:	ldr	x1, [sp, #88]
  40927c:	ldr	x0, [sp, #120]
  409280:	eor	x0, x1, x0
  409284:	mov	w1, #0x18                  	// #24
  409288:	bl	404328 <ferror@plt+0x2968>
  40928c:	str	x0, [sp, #88]
  409290:	ldr	x1, [sp, #56]
  409294:	ldr	x0, [sp, #88]
  409298:	add	x1, x1, x0
  40929c:	mov	w0, #0xf                   	// #15
  4092a0:	sxtw	x0, w0
  4092a4:	lsl	x0, x0, #3
  4092a8:	add	x2, sp, #0xa8
  4092ac:	ldr	x0, [x2, x0]
  4092b0:	add	x0, x1, x0
  4092b4:	str	x0, [sp, #56]
  4092b8:	ldr	x1, [sp, #152]
  4092bc:	ldr	x0, [sp, #56]
  4092c0:	eor	x0, x1, x0
  4092c4:	mov	w1, #0x10                  	// #16
  4092c8:	bl	404328 <ferror@plt+0x2968>
  4092cc:	str	x0, [sp, #152]
  4092d0:	ldr	x1, [sp, #120]
  4092d4:	ldr	x0, [sp, #152]
  4092d8:	add	x0, x1, x0
  4092dc:	str	x0, [sp, #120]
  4092e0:	ldr	x1, [sp, #88]
  4092e4:	ldr	x0, [sp, #120]
  4092e8:	eor	x0, x1, x0
  4092ec:	mov	w1, #0x3f                  	// #63
  4092f0:	bl	404328 <ferror@plt+0x2968>
  4092f4:	str	x0, [sp, #88]
  4092f8:	ldr	x1, [sp, #64]
  4092fc:	ldr	x0, [sp, #96]
  409300:	add	x1, x1, x0
  409304:	mov	w0, #0xd                   	// #13
  409308:	sxtw	x0, w0
  40930c:	lsl	x0, x0, #3
  409310:	add	x2, sp, #0xa8
  409314:	ldr	x0, [x2, x0]
  409318:	add	x0, x1, x0
  40931c:	str	x0, [sp, #64]
  409320:	ldr	x1, [sp, #160]
  409324:	ldr	x0, [sp, #64]
  409328:	eor	x0, x1, x0
  40932c:	mov	w1, #0x20                  	// #32
  409330:	bl	404328 <ferror@plt+0x2968>
  409334:	str	x0, [sp, #160]
  409338:	ldr	x1, [sp, #128]
  40933c:	ldr	x0, [sp, #160]
  409340:	add	x0, x1, x0
  409344:	str	x0, [sp, #128]
  409348:	ldr	x1, [sp, #96]
  40934c:	ldr	x0, [sp, #128]
  409350:	eor	x0, x1, x0
  409354:	mov	w1, #0x18                  	// #24
  409358:	bl	404328 <ferror@plt+0x2968>
  40935c:	str	x0, [sp, #96]
  409360:	ldr	x1, [sp, #64]
  409364:	ldr	x0, [sp, #96]
  409368:	add	x1, x1, x0
  40936c:	mov	w0, #0x6                   	// #6
  409370:	sxtw	x0, w0
  409374:	lsl	x0, x0, #3
  409378:	add	x2, sp, #0xa8
  40937c:	ldr	x0, [x2, x0]
  409380:	add	x0, x1, x0
  409384:	str	x0, [sp, #64]
  409388:	ldr	x1, [sp, #160]
  40938c:	ldr	x0, [sp, #64]
  409390:	eor	x0, x1, x0
  409394:	mov	w1, #0x10                  	// #16
  409398:	bl	404328 <ferror@plt+0x2968>
  40939c:	str	x0, [sp, #160]
  4093a0:	ldr	x1, [sp, #128]
  4093a4:	ldr	x0, [sp, #160]
  4093a8:	add	x0, x1, x0
  4093ac:	str	x0, [sp, #128]
  4093b0:	ldr	x1, [sp, #96]
  4093b4:	ldr	x0, [sp, #128]
  4093b8:	eor	x0, x1, x0
  4093bc:	mov	w1, #0x3f                  	// #63
  4093c0:	bl	404328 <ferror@plt+0x2968>
  4093c4:	str	x0, [sp, #96]
  4093c8:	ldr	x1, [sp, #40]
  4093cc:	ldr	x0, [sp, #80]
  4093d0:	add	x1, x1, x0
  4093d4:	mov	w0, #0x1                   	// #1
  4093d8:	sxtw	x0, w0
  4093dc:	lsl	x0, x0, #3
  4093e0:	add	x2, sp, #0xa8
  4093e4:	ldr	x0, [x2, x0]
  4093e8:	add	x0, x1, x0
  4093ec:	str	x0, [sp, #40]
  4093f0:	ldr	x1, [sp, #160]
  4093f4:	ldr	x0, [sp, #40]
  4093f8:	eor	x0, x1, x0
  4093fc:	mov	w1, #0x20                  	// #32
  409400:	bl	404328 <ferror@plt+0x2968>
  409404:	str	x0, [sp, #160]
  409408:	ldr	x1, [sp, #120]
  40940c:	ldr	x0, [sp, #160]
  409410:	add	x0, x1, x0
  409414:	str	x0, [sp, #120]
  409418:	ldr	x1, [sp, #80]
  40941c:	ldr	x0, [sp, #120]
  409420:	eor	x0, x1, x0
  409424:	mov	w1, #0x18                  	// #24
  409428:	bl	404328 <ferror@plt+0x2968>
  40942c:	str	x0, [sp, #80]
  409430:	ldr	x1, [sp, #40]
  409434:	ldr	x0, [sp, #80]
  409438:	add	x1, x1, x0
  40943c:	mov	w0, #0xc                   	// #12
  409440:	sxtw	x0, w0
  409444:	lsl	x0, x0, #3
  409448:	add	x2, sp, #0xa8
  40944c:	ldr	x0, [x2, x0]
  409450:	add	x0, x1, x0
  409454:	str	x0, [sp, #40]
  409458:	ldr	x1, [sp, #160]
  40945c:	ldr	x0, [sp, #40]
  409460:	eor	x0, x1, x0
  409464:	mov	w1, #0x10                  	// #16
  409468:	bl	404328 <ferror@plt+0x2968>
  40946c:	str	x0, [sp, #160]
  409470:	ldr	x1, [sp, #120]
  409474:	ldr	x0, [sp, #160]
  409478:	add	x0, x1, x0
  40947c:	str	x0, [sp, #120]
  409480:	ldr	x1, [sp, #80]
  409484:	ldr	x0, [sp, #120]
  409488:	eor	x0, x1, x0
  40948c:	mov	w1, #0x3f                  	// #63
  409490:	bl	404328 <ferror@plt+0x2968>
  409494:	str	x0, [sp, #80]
  409498:	ldr	x1, [sp, #48]
  40949c:	ldr	x0, [sp, #88]
  4094a0:	add	x1, x1, x0
  4094a4:	mov	w0, #0x0                   	// #0
  4094a8:	sxtw	x0, w0
  4094ac:	lsl	x0, x0, #3
  4094b0:	add	x2, sp, #0xa8
  4094b4:	ldr	x0, [x2, x0]
  4094b8:	add	x0, x1, x0
  4094bc:	str	x0, [sp, #48]
  4094c0:	ldr	x1, [sp, #136]
  4094c4:	ldr	x0, [sp, #48]
  4094c8:	eor	x0, x1, x0
  4094cc:	mov	w1, #0x20                  	// #32
  4094d0:	bl	404328 <ferror@plt+0x2968>
  4094d4:	str	x0, [sp, #136]
  4094d8:	ldr	x1, [sp, #128]
  4094dc:	ldr	x0, [sp, #136]
  4094e0:	add	x0, x1, x0
  4094e4:	str	x0, [sp, #128]
  4094e8:	ldr	x1, [sp, #88]
  4094ec:	ldr	x0, [sp, #128]
  4094f0:	eor	x0, x1, x0
  4094f4:	mov	w1, #0x18                  	// #24
  4094f8:	bl	404328 <ferror@plt+0x2968>
  4094fc:	str	x0, [sp, #88]
  409500:	ldr	x1, [sp, #48]
  409504:	ldr	x0, [sp, #88]
  409508:	add	x1, x1, x0
  40950c:	mov	w0, #0x2                   	// #2
  409510:	sxtw	x0, w0
  409514:	lsl	x0, x0, #3
  409518:	add	x2, sp, #0xa8
  40951c:	ldr	x0, [x2, x0]
  409520:	add	x0, x1, x0
  409524:	str	x0, [sp, #48]
  409528:	ldr	x1, [sp, #136]
  40952c:	ldr	x0, [sp, #48]
  409530:	eor	x0, x1, x0
  409534:	mov	w1, #0x10                  	// #16
  409538:	bl	404328 <ferror@plt+0x2968>
  40953c:	str	x0, [sp, #136]
  409540:	ldr	x1, [sp, #128]
  409544:	ldr	x0, [sp, #136]
  409548:	add	x0, x1, x0
  40954c:	str	x0, [sp, #128]
  409550:	ldr	x1, [sp, #88]
  409554:	ldr	x0, [sp, #128]
  409558:	eor	x0, x1, x0
  40955c:	mov	w1, #0x3f                  	// #63
  409560:	bl	404328 <ferror@plt+0x2968>
  409564:	str	x0, [sp, #88]
  409568:	ldr	x1, [sp, #56]
  40956c:	ldr	x0, [sp, #96]
  409570:	add	x1, x1, x0
  409574:	mov	w0, #0xb                   	// #11
  409578:	sxtw	x0, w0
  40957c:	lsl	x0, x0, #3
  409580:	add	x2, sp, #0xa8
  409584:	ldr	x0, [x2, x0]
  409588:	add	x0, x1, x0
  40958c:	str	x0, [sp, #56]
  409590:	ldr	x1, [sp, #144]
  409594:	ldr	x0, [sp, #56]
  409598:	eor	x0, x1, x0
  40959c:	mov	w1, #0x20                  	// #32
  4095a0:	bl	404328 <ferror@plt+0x2968>
  4095a4:	str	x0, [sp, #144]
  4095a8:	ldr	x1, [sp, #104]
  4095ac:	ldr	x0, [sp, #144]
  4095b0:	add	x0, x1, x0
  4095b4:	str	x0, [sp, #104]
  4095b8:	ldr	x1, [sp, #96]
  4095bc:	ldr	x0, [sp, #104]
  4095c0:	eor	x0, x1, x0
  4095c4:	mov	w1, #0x18                  	// #24
  4095c8:	bl	404328 <ferror@plt+0x2968>
  4095cc:	str	x0, [sp, #96]
  4095d0:	ldr	x1, [sp, #56]
  4095d4:	ldr	x0, [sp, #96]
  4095d8:	add	x1, x1, x0
  4095dc:	mov	w0, #0x7                   	// #7
  4095e0:	sxtw	x0, w0
  4095e4:	lsl	x0, x0, #3
  4095e8:	add	x2, sp, #0xa8
  4095ec:	ldr	x0, [x2, x0]
  4095f0:	add	x0, x1, x0
  4095f4:	str	x0, [sp, #56]
  4095f8:	ldr	x1, [sp, #144]
  4095fc:	ldr	x0, [sp, #56]
  409600:	eor	x0, x1, x0
  409604:	mov	w1, #0x10                  	// #16
  409608:	bl	404328 <ferror@plt+0x2968>
  40960c:	str	x0, [sp, #144]
  409610:	ldr	x1, [sp, #104]
  409614:	ldr	x0, [sp, #144]
  409618:	add	x0, x1, x0
  40961c:	str	x0, [sp, #104]
  409620:	ldr	x1, [sp, #96]
  409624:	ldr	x0, [sp, #104]
  409628:	eor	x0, x1, x0
  40962c:	mov	w1, #0x3f                  	// #63
  409630:	bl	404328 <ferror@plt+0x2968>
  409634:	str	x0, [sp, #96]
  409638:	ldr	x1, [sp, #64]
  40963c:	ldr	x0, [sp, #72]
  409640:	add	x1, x1, x0
  409644:	mov	w0, #0x5                   	// #5
  409648:	sxtw	x0, w0
  40964c:	lsl	x0, x0, #3
  409650:	add	x2, sp, #0xa8
  409654:	ldr	x0, [x2, x0]
  409658:	add	x0, x1, x0
  40965c:	str	x0, [sp, #64]
  409660:	ldr	x1, [sp, #152]
  409664:	ldr	x0, [sp, #64]
  409668:	eor	x0, x1, x0
  40966c:	mov	w1, #0x20                  	// #32
  409670:	bl	404328 <ferror@plt+0x2968>
  409674:	str	x0, [sp, #152]
  409678:	ldr	x1, [sp, #112]
  40967c:	ldr	x0, [sp, #152]
  409680:	add	x0, x1, x0
  409684:	str	x0, [sp, #112]
  409688:	ldr	x1, [sp, #72]
  40968c:	ldr	x0, [sp, #112]
  409690:	eor	x0, x1, x0
  409694:	mov	w1, #0x18                  	// #24
  409698:	bl	404328 <ferror@plt+0x2968>
  40969c:	str	x0, [sp, #72]
  4096a0:	ldr	x1, [sp, #64]
  4096a4:	ldr	x0, [sp, #72]
  4096a8:	add	x1, x1, x0
  4096ac:	mov	w0, #0x3                   	// #3
  4096b0:	sxtw	x0, w0
  4096b4:	lsl	x0, x0, #3
  4096b8:	add	x2, sp, #0xa8
  4096bc:	ldr	x0, [x2, x0]
  4096c0:	add	x0, x1, x0
  4096c4:	str	x0, [sp, #64]
  4096c8:	ldr	x1, [sp, #152]
  4096cc:	ldr	x0, [sp, #64]
  4096d0:	eor	x0, x1, x0
  4096d4:	mov	w1, #0x10                  	// #16
  4096d8:	bl	404328 <ferror@plt+0x2968>
  4096dc:	str	x0, [sp, #152]
  4096e0:	ldr	x1, [sp, #112]
  4096e4:	ldr	x0, [sp, #152]
  4096e8:	add	x0, x1, x0
  4096ec:	str	x0, [sp, #112]
  4096f0:	ldr	x1, [sp, #72]
  4096f4:	ldr	x0, [sp, #112]
  4096f8:	eor	x0, x1, x0
  4096fc:	mov	w1, #0x3f                  	// #63
  409700:	bl	404328 <ferror@plt+0x2968>
  409704:	str	x0, [sp, #72]
  409708:	str	xzr, [sp, #296]
  40970c:	b	409760 <ferror@plt+0x7da0>
  409710:	ldr	x0, [sp, #24]
  409714:	ldr	x1, [sp, #296]
  409718:	ldr	x1, [x0, x1, lsl #3]
  40971c:	ldr	x0, [sp, #296]
  409720:	lsl	x0, x0, #3
  409724:	add	x2, sp, #0x28
  409728:	ldr	x0, [x2, x0]
  40972c:	eor	x1, x1, x0
  409730:	ldr	x0, [sp, #296]
  409734:	add	x0, x0, #0x8
  409738:	lsl	x0, x0, #3
  40973c:	add	x2, sp, #0x28
  409740:	ldr	x0, [x2, x0]
  409744:	eor	x2, x1, x0
  409748:	ldr	x0, [sp, #24]
  40974c:	ldr	x1, [sp, #296]
  409750:	str	x2, [x0, x1, lsl #3]
  409754:	ldr	x0, [sp, #296]
  409758:	add	x0, x0, #0x1
  40975c:	str	x0, [sp, #296]
  409760:	ldr	x0, [sp, #296]
  409764:	cmp	x0, #0x7
  409768:	b.ls	409710 <ferror@plt+0x7d50>  // b.plast
  40976c:	nop
  409770:	nop
  409774:	ldp	x29, x30, [sp], #304
  409778:	ret
  40977c:	stp	x29, x30, [sp, #-80]!
  409780:	mov	x29, sp
  409784:	str	x0, [sp, #40]
  409788:	str	x1, [sp, #32]
  40978c:	str	x2, [sp, #24]
  409790:	ldr	x0, [sp, #32]
  409794:	str	x0, [sp, #72]
  409798:	ldr	x0, [sp, #24]
  40979c:	cmp	x0, #0x0
  4097a0:	b.eq	4098ac <ferror@plt+0x7eec>  // b.none
  4097a4:	ldr	x0, [sp, #40]
  4097a8:	ldr	x0, [x0, #224]
  4097ac:	str	x0, [sp, #64]
  4097b0:	mov	x1, #0x80                  	// #128
  4097b4:	ldr	x0, [sp, #64]
  4097b8:	sub	x0, x1, x0
  4097bc:	str	x0, [sp, #56]
  4097c0:	ldr	x1, [sp, #24]
  4097c4:	ldr	x0, [sp, #56]
  4097c8:	cmp	x1, x0
  4097cc:	b.ls	409874 <ferror@plt+0x7eb4>  // b.plast
  4097d0:	ldr	x0, [sp, #40]
  4097d4:	str	xzr, [x0, #224]
  4097d8:	ldr	x0, [sp, #40]
  4097dc:	add	x1, x0, #0x60
  4097e0:	ldr	x0, [sp, #64]
  4097e4:	add	x0, x1, x0
  4097e8:	ldr	x2, [sp, #56]
  4097ec:	ldr	x1, [sp, #72]
  4097f0:	bl	401600 <memcpy@plt>
  4097f4:	mov	x1, #0x80                  	// #128
  4097f8:	ldr	x0, [sp, #40]
  4097fc:	bl	404400 <ferror@plt+0x2a40>
  409800:	ldr	x0, [sp, #40]
  409804:	add	x0, x0, #0x60
  409808:	mov	x1, x0
  40980c:	ldr	x0, [sp, #40]
  409810:	bl	4047a4 <ferror@plt+0x2de4>
  409814:	ldr	x1, [sp, #72]
  409818:	ldr	x0, [sp, #56]
  40981c:	add	x0, x1, x0
  409820:	str	x0, [sp, #72]
  409824:	ldr	x1, [sp, #24]
  409828:	ldr	x0, [sp, #56]
  40982c:	sub	x0, x1, x0
  409830:	str	x0, [sp, #24]
  409834:	b	409868 <ferror@plt+0x7ea8>
  409838:	mov	x1, #0x80                  	// #128
  40983c:	ldr	x0, [sp, #40]
  409840:	bl	404400 <ferror@plt+0x2a40>
  409844:	ldr	x1, [sp, #72]
  409848:	ldr	x0, [sp, #40]
  40984c:	bl	4047a4 <ferror@plt+0x2de4>
  409850:	ldr	x0, [sp, #72]
  409854:	add	x0, x0, #0x80
  409858:	str	x0, [sp, #72]
  40985c:	ldr	x0, [sp, #24]
  409860:	sub	x0, x0, #0x80
  409864:	str	x0, [sp, #24]
  409868:	ldr	x0, [sp, #24]
  40986c:	cmp	x0, #0x80
  409870:	b.hi	409838 <ferror@plt+0x7e78>  // b.pmore
  409874:	ldr	x0, [sp, #40]
  409878:	add	x1, x0, #0x60
  40987c:	ldr	x0, [sp, #40]
  409880:	ldr	x0, [x0, #224]
  409884:	add	x0, x1, x0
  409888:	ldr	x2, [sp, #24]
  40988c:	ldr	x1, [sp, #72]
  409890:	bl	401600 <memcpy@plt>
  409894:	ldr	x0, [sp, #40]
  409898:	ldr	x1, [x0, #224]
  40989c:	ldr	x0, [sp, #24]
  4098a0:	add	x1, x1, x0
  4098a4:	ldr	x0, [sp, #40]
  4098a8:	str	x1, [x0, #224]
  4098ac:	mov	w0, #0x0                   	// #0
  4098b0:	ldp	x29, x30, [sp], #80
  4098b4:	ret
  4098b8:	stp	x29, x30, [sp, #-128]!
  4098bc:	mov	x29, sp
  4098c0:	str	x0, [sp, #40]
  4098c4:	str	x1, [sp, #32]
  4098c8:	str	x2, [sp, #24]
  4098cc:	stp	xzr, xzr, [sp, #56]
  4098d0:	stp	xzr, xzr, [sp, #72]
  4098d4:	stp	xzr, xzr, [sp, #88]
  4098d8:	stp	xzr, xzr, [sp, #104]
  4098dc:	ldr	x0, [sp, #32]
  4098e0:	cmp	x0, #0x0
  4098e4:	b.eq	4098fc <ferror@plt+0x7f3c>  // b.none
  4098e8:	ldr	x0, [sp, #40]
  4098ec:	ldr	x0, [x0, #232]
  4098f0:	ldr	x1, [sp, #24]
  4098f4:	cmp	x1, x0
  4098f8:	b.cs	409904 <ferror@plt+0x7f44>  // b.hs, b.nlast
  4098fc:	mov	w0, #0xffffffff            	// #-1
  409900:	b	4099f4 <ferror@plt+0x8034>
  409904:	ldr	x0, [sp, #40]
  409908:	bl	4043a0 <ferror@plt+0x29e0>
  40990c:	cmp	w0, #0x0
  409910:	b.eq	40991c <ferror@plt+0x7f5c>  // b.none
  409914:	mov	w0, #0xffffffff            	// #-1
  409918:	b	4099f4 <ferror@plt+0x8034>
  40991c:	ldr	x0, [sp, #40]
  409920:	ldr	x0, [x0, #224]
  409924:	mov	x1, x0
  409928:	ldr	x0, [sp, #40]
  40992c:	bl	404400 <ferror@plt+0x2a40>
  409930:	ldr	x0, [sp, #40]
  409934:	bl	4043c4 <ferror@plt+0x2a04>
  409938:	ldr	x0, [sp, #40]
  40993c:	add	x1, x0, #0x60
  409940:	ldr	x0, [sp, #40]
  409944:	ldr	x0, [x0, #224]
  409948:	add	x3, x1, x0
  40994c:	ldr	x0, [sp, #40]
  409950:	ldr	x0, [x0, #224]
  409954:	mov	x1, #0x80                  	// #128
  409958:	sub	x0, x1, x0
  40995c:	mov	x2, x0
  409960:	mov	w1, #0x0                   	// #0
  409964:	mov	x0, x3
  409968:	bl	401760 <memset@plt>
  40996c:	ldr	x0, [sp, #40]
  409970:	add	x0, x0, #0x60
  409974:	mov	x1, x0
  409978:	ldr	x0, [sp, #40]
  40997c:	bl	4047a4 <ferror@plt+0x2de4>
  409980:	str	xzr, [sp, #120]
  409984:	b	4099bc <ferror@plt+0x7ffc>
  409988:	ldr	x0, [sp, #120]
  40998c:	lsl	x0, x0, #3
  409990:	add	x1, sp, #0x38
  409994:	add	x2, x1, x0
  409998:	ldr	x0, [sp, #40]
  40999c:	ldr	x1, [sp, #120]
  4099a0:	ldr	x0, [x0, x1, lsl #3]
  4099a4:	mov	x1, x0
  4099a8:	mov	x0, x2
  4099ac:	bl	404250 <ferror@plt+0x2890>
  4099b0:	ldr	x0, [sp, #120]
  4099b4:	add	x0, x0, #0x1
  4099b8:	str	x0, [sp, #120]
  4099bc:	ldr	x0, [sp, #120]
  4099c0:	cmp	x0, #0x7
  4099c4:	b.ls	409988 <ferror@plt+0x7fc8>  // b.plast
  4099c8:	ldr	x0, [sp, #40]
  4099cc:	ldr	x1, [x0, #232]
  4099d0:	add	x0, sp, #0x38
  4099d4:	mov	x2, x1
  4099d8:	mov	x1, x0
  4099dc:	ldr	x0, [sp, #32]
  4099e0:	bl	401600 <memcpy@plt>
  4099e4:	add	x0, sp, #0x38
  4099e8:	mov	x1, #0x40                  	// #64
  4099ec:	bl	404348 <ferror@plt+0x2988>
  4099f0:	mov	w0, #0x0                   	// #0
  4099f4:	ldp	x29, x30, [sp], #128
  4099f8:	ret
  4099fc:	stp	x29, x30, [sp, #-320]!
  409a00:	mov	x29, sp
  409a04:	str	x0, [sp, #56]
  409a08:	str	x1, [sp, #48]
  409a0c:	str	x2, [sp, #40]
  409a10:	str	x3, [sp, #32]
  409a14:	str	x4, [sp, #24]
  409a18:	str	x5, [sp, #16]
  409a1c:	ldr	x0, [sp, #40]
  409a20:	cmp	x0, #0x0
  409a24:	b.ne	409a3c <ferror@plt+0x807c>  // b.any
  409a28:	ldr	x0, [sp, #32]
  409a2c:	cmp	x0, #0x0
  409a30:	b.eq	409a3c <ferror@plt+0x807c>  // b.none
  409a34:	mov	w0, #0xffffffff            	// #-1
  409a38:	b	409b14 <ferror@plt+0x8154>
  409a3c:	ldr	x0, [sp, #56]
  409a40:	cmp	x0, #0x0
  409a44:	b.ne	409a50 <ferror@plt+0x8090>  // b.any
  409a48:	mov	w0, #0xffffffff            	// #-1
  409a4c:	b	409b14 <ferror@plt+0x8154>
  409a50:	ldr	x0, [sp, #24]
  409a54:	cmp	x0, #0x0
  409a58:	b.ne	409a70 <ferror@plt+0x80b0>  // b.any
  409a5c:	ldr	x0, [sp, #16]
  409a60:	cmp	x0, #0x0
  409a64:	b.eq	409a70 <ferror@plt+0x80b0>  // b.none
  409a68:	mov	w0, #0xffffffff            	// #-1
  409a6c:	b	409b14 <ferror@plt+0x8154>
  409a70:	ldr	x0, [sp, #48]
  409a74:	cmp	x0, #0x0
  409a78:	b.eq	409a88 <ferror@plt+0x80c8>  // b.none
  409a7c:	ldr	x0, [sp, #48]
  409a80:	cmp	x0, #0x40
  409a84:	b.ls	409a90 <ferror@plt+0x80d0>  // b.plast
  409a88:	mov	w0, #0xffffffff            	// #-1
  409a8c:	b	409b14 <ferror@plt+0x8154>
  409a90:	ldr	x0, [sp, #16]
  409a94:	cmp	x0, #0x40
  409a98:	b.ls	409aa4 <ferror@plt+0x80e4>  // b.plast
  409a9c:	mov	w0, #0xffffffff            	// #-1
  409aa0:	b	409b14 <ferror@plt+0x8154>
  409aa4:	ldr	x0, [sp, #16]
  409aa8:	cmp	x0, #0x0
  409aac:	b.eq	409ad4 <ferror@plt+0x8114>  // b.none
  409ab0:	add	x0, sp, #0x48
  409ab4:	ldr	x3, [sp, #16]
  409ab8:	ldr	x2, [sp, #24]
  409abc:	ldr	x1, [sp, #48]
  409ac0:	bl	404638 <ferror@plt+0x2c78>
  409ac4:	cmp	w0, #0x0
  409ac8:	b.ge	409af0 <ferror@plt+0x8130>  // b.tcont
  409acc:	mov	w0, #0xffffffff            	// #-1
  409ad0:	b	409b14 <ferror@plt+0x8154>
  409ad4:	add	x0, sp, #0x48
  409ad8:	ldr	x1, [sp, #48]
  409adc:	bl	40455c <ferror@plt+0x2b9c>
  409ae0:	cmp	w0, #0x0
  409ae4:	b.ge	409af0 <ferror@plt+0x8130>  // b.tcont
  409ae8:	mov	w0, #0xffffffff            	// #-1
  409aec:	b	409b14 <ferror@plt+0x8154>
  409af0:	add	x0, sp, #0x48
  409af4:	ldr	x2, [sp, #32]
  409af8:	ldr	x1, [sp, #40]
  409afc:	bl	40977c <ferror@plt+0x7dbc>
  409b00:	add	x0, sp, #0x48
  409b04:	ldr	x2, [sp, #48]
  409b08:	ldr	x1, [sp, #56]
  409b0c:	bl	4098b8 <ferror@plt+0x7ef8>
  409b10:	mov	w0, #0x0                   	// #0
  409b14:	ldp	x29, x30, [sp], #320
  409b18:	ret
  409b1c:	stp	x29, x30, [sp, #-64]!
  409b20:	mov	x29, sp
  409b24:	str	x0, [sp, #56]
  409b28:	str	x1, [sp, #48]
  409b2c:	str	x2, [sp, #40]
  409b30:	str	x3, [sp, #32]
  409b34:	str	x4, [sp, #24]
  409b38:	str	x5, [sp, #16]
  409b3c:	ldr	x5, [sp, #16]
  409b40:	ldr	x4, [sp, #24]
  409b44:	ldr	x3, [sp, #32]
  409b48:	ldr	x2, [sp, #40]
  409b4c:	ldr	x1, [sp, #48]
  409b50:	ldr	x0, [sp, #56]
  409b54:	bl	4099fc <ferror@plt+0x803c>
  409b58:	ldp	x29, x30, [sp], #64
  409b5c:	ret
  409b60:	stp	x29, x30, [sp, #-336]!
  409b64:	mov	x29, sp
  409b68:	str	x0, [sp, #40]
  409b6c:	str	x1, [sp, #32]
  409b70:	str	x2, [sp, #24]
  409b74:	mov	w0, #0xffffffff            	// #-1
  409b78:	str	w0, [sp, #332]
  409b7c:	adrp	x0, 410000 <ferror@plt+0xe640>
  409b80:	add	x0, x0, #0xa8
  409b84:	ldr	x0, [x0]
  409b88:	bl	401720 <malloc@plt>
  409b8c:	str	x0, [sp, #312]
  409b90:	ldr	x0, [sp, #312]
  409b94:	cmp	x0, #0x0
  409b98:	b.ne	409ba4 <ferror@plt+0x81e4>  // b.any
  409b9c:	mov	w0, #0xffffffff            	// #-1
  409ba0:	b	409cb4 <ferror@plt+0x82f4>
  409ba4:	add	x0, sp, #0x38
  409ba8:	ldr	x1, [sp, #24]
  409bac:	bl	40455c <ferror@plt+0x2b9c>
  409bb0:	str	xzr, [sp, #320]
  409bb4:	ldr	x1, [sp, #312]
  409bb8:	ldr	x0, [sp, #320]
  409bbc:	add	x4, x1, x0
  409bc0:	adrp	x0, 410000 <ferror@plt+0xe640>
  409bc4:	add	x0, x0, #0xa8
  409bc8:	ldr	x1, [x0]
  409bcc:	ldr	x0, [sp, #320]
  409bd0:	sub	x0, x1, x0
  409bd4:	ldr	x3, [sp, #40]
  409bd8:	mov	x2, x0
  409bdc:	mov	x1, #0x1                   	// #1
  409be0:	mov	x0, x4
  409be4:	bl	401890 <fread@plt>
  409be8:	str	x0, [sp, #304]
  409bec:	ldr	x1, [sp, #320]
  409bf0:	ldr	x0, [sp, #304]
  409bf4:	add	x0, x1, x0
  409bf8:	str	x0, [sp, #320]
  409bfc:	adrp	x0, 410000 <ferror@plt+0xe640>
  409c00:	add	x0, x0, #0xa8
  409c04:	ldr	x0, [x0]
  409c08:	ldr	x1, [sp, #320]
  409c0c:	cmp	x1, x0
  409c10:	b.eq	409c48 <ferror@plt+0x8288>  // b.none
  409c14:	ldr	x0, [sp, #304]
  409c18:	cmp	x0, #0x0
  409c1c:	b.ne	409c34 <ferror@plt+0x8274>  // b.any
  409c20:	ldr	x0, [sp, #40]
  409c24:	bl	4019c0 <ferror@plt>
  409c28:	cmp	w0, #0x0
  409c2c:	b.eq	409c6c <ferror@plt+0x82ac>  // b.none
  409c30:	b	409ca8 <ferror@plt+0x82e8>
  409c34:	ldr	x0, [sp, #40]
  409c38:	bl	401820 <feof@plt>
  409c3c:	cmp	w0, #0x0
  409c40:	b.ne	409c74 <ferror@plt+0x82b4>  // b.any
  409c44:	b	409bb4 <ferror@plt+0x81f4>
  409c48:	nop
  409c4c:	adrp	x0, 410000 <ferror@plt+0xe640>
  409c50:	add	x0, x0, #0xa8
  409c54:	ldr	x1, [x0]
  409c58:	add	x0, sp, #0x38
  409c5c:	mov	x2, x1
  409c60:	ldr	x1, [sp, #312]
  409c64:	bl	40977c <ferror@plt+0x7dbc>
  409c68:	b	409bb0 <ferror@plt+0x81f0>
  409c6c:	nop
  409c70:	b	409c78 <ferror@plt+0x82b8>
  409c74:	nop
  409c78:	ldr	x0, [sp, #320]
  409c7c:	cmp	x0, #0x0
  409c80:	b.eq	409c94 <ferror@plt+0x82d4>  // b.none
  409c84:	add	x0, sp, #0x38
  409c88:	ldr	x2, [sp, #320]
  409c8c:	ldr	x1, [sp, #312]
  409c90:	bl	40977c <ferror@plt+0x7dbc>
  409c94:	add	x0, sp, #0x38
  409c98:	ldr	x2, [sp, #24]
  409c9c:	ldr	x1, [sp, #32]
  409ca0:	bl	4098b8 <ferror@plt+0x7ef8>
  409ca4:	str	wzr, [sp, #332]
  409ca8:	ldr	x0, [sp, #312]
  409cac:	bl	4018b0 <free@plt>
  409cb0:	ldr	w0, [sp, #332]
  409cb4:	ldp	x29, x30, [sp], #336
  409cb8:	ret
  409cbc:	stp	x29, x30, [sp, #-16]!
  409cc0:	mov	x29, sp
  409cc4:	mov	w0, #0x1                   	// #1
  409cc8:	bl	401e04 <ferror@plt+0x444>
  409ccc:	nop
  409cd0:	ldp	x29, x30, [sp], #16
  409cd4:	ret
  409cd8:	stp	x29, x30, [sp, #-80]!
  409cdc:	mov	x29, sp
  409ce0:	str	x0, [sp, #40]
  409ce4:	str	x1, [sp, #32]
  409ce8:	str	x2, [sp, #24]
  409cec:	str	x3, [sp, #16]
  409cf0:	mov	x0, #0xffffffffffffffff    	// #-1
  409cf4:	str	x0, [sp, #64]
  409cf8:	strb	wzr, [sp, #63]
  409cfc:	ldr	x0, [sp, #40]
  409d00:	bl	401650 <strlen@plt>
  409d04:	str	x0, [sp, #48]
  409d08:	str	xzr, [sp, #72]
  409d0c:	b	409de0 <ferror@plt+0x8420>
  409d10:	ldr	x0, [sp, #72]
  409d14:	lsl	x0, x0, #3
  409d18:	ldr	x1, [sp, #32]
  409d1c:	add	x0, x1, x0
  409d20:	ldr	x0, [x0]
  409d24:	ldr	x2, [sp, #48]
  409d28:	ldr	x1, [sp, #40]
  409d2c:	bl	401730 <strncmp@plt>
  409d30:	cmp	w0, #0x0
  409d34:	b.ne	409dd4 <ferror@plt+0x8414>  // b.any
  409d38:	ldr	x0, [sp, #72]
  409d3c:	lsl	x0, x0, #3
  409d40:	ldr	x1, [sp, #32]
  409d44:	add	x0, x1, x0
  409d48:	ldr	x0, [x0]
  409d4c:	bl	401650 <strlen@plt>
  409d50:	mov	x1, x0
  409d54:	ldr	x0, [sp, #48]
  409d58:	cmp	x0, x1
  409d5c:	b.ne	409d68 <ferror@plt+0x83a8>  // b.any
  409d60:	ldr	x0, [sp, #72]
  409d64:	b	409e14 <ferror@plt+0x8454>
  409d68:	ldr	x0, [sp, #64]
  409d6c:	cmn	x0, #0x1
  409d70:	b.ne	409d80 <ferror@plt+0x83c0>  // b.any
  409d74:	ldr	x0, [sp, #72]
  409d78:	str	x0, [sp, #64]
  409d7c:	b	409dd4 <ferror@plt+0x8414>
  409d80:	ldr	x0, [sp, #24]
  409d84:	cmp	x0, #0x0
  409d88:	b.eq	409dcc <ferror@plt+0x840c>  // b.none
  409d8c:	ldr	x1, [sp, #64]
  409d90:	ldr	x0, [sp, #16]
  409d94:	mul	x0, x1, x0
  409d98:	ldr	x1, [sp, #24]
  409d9c:	add	x3, x1, x0
  409da0:	ldr	x1, [sp, #16]
  409da4:	ldr	x0, [sp, #72]
  409da8:	mul	x0, x1, x0
  409dac:	ldr	x1, [sp, #24]
  409db0:	add	x0, x1, x0
  409db4:	ldr	x2, [sp, #16]
  409db8:	mov	x1, x0
  409dbc:	mov	x0, x3
  409dc0:	bl	401830 <memcmp@plt>
  409dc4:	cmp	w0, #0x0
  409dc8:	b.eq	409dd4 <ferror@plt+0x8414>  // b.none
  409dcc:	mov	w0, #0x1                   	// #1
  409dd0:	strb	w0, [sp, #63]
  409dd4:	ldr	x0, [sp, #72]
  409dd8:	add	x0, x0, #0x1
  409ddc:	str	x0, [sp, #72]
  409de0:	ldr	x0, [sp, #72]
  409de4:	lsl	x0, x0, #3
  409de8:	ldr	x1, [sp, #32]
  409dec:	add	x0, x1, x0
  409df0:	ldr	x0, [x0]
  409df4:	cmp	x0, #0x0
  409df8:	b.ne	409d10 <ferror@plt+0x8350>  // b.any
  409dfc:	ldrb	w0, [sp, #63]
  409e00:	cmp	w0, #0x0
  409e04:	b.eq	409e10 <ferror@plt+0x8450>  // b.none
  409e08:	mov	x0, #0xfffffffffffffffe    	// #-2
  409e0c:	b	409e14 <ferror@plt+0x8454>
  409e10:	ldr	x0, [sp, #64]
  409e14:	ldp	x29, x30, [sp], #80
  409e18:	ret
  409e1c:	stp	x29, x30, [sp, #-80]!
  409e20:	mov	x29, sp
  409e24:	str	x19, [sp, #16]
  409e28:	str	x0, [sp, #56]
  409e2c:	str	x1, [sp, #48]
  409e30:	str	x2, [sp, #40]
  409e34:	ldr	x0, [sp, #40]
  409e38:	cmn	x0, #0x1
  409e3c:	b.ne	409e50 <ferror@plt+0x8490>  // b.any
  409e40:	adrp	x0, 410000 <ferror@plt+0xe640>
  409e44:	add	x0, x0, #0xb8
  409e48:	bl	401990 <gettext@plt>
  409e4c:	b	409e5c <ferror@plt+0x849c>
  409e50:	adrp	x0, 410000 <ferror@plt+0xe640>
  409e54:	add	x0, x0, #0xd8
  409e58:	bl	401990 <gettext@plt>
  409e5c:	str	x0, [sp, #72]
  409e60:	ldr	x2, [sp, #48]
  409e64:	mov	w1, #0x8                   	// #8
  409e68:	mov	w0, #0x0                   	// #0
  409e6c:	bl	40c32c <ferror@plt+0xa96c>
  409e70:	mov	x19, x0
  409e74:	ldr	x1, [sp, #56]
  409e78:	mov	w0, #0x1                   	// #1
  409e7c:	bl	40c6e0 <ferror@plt+0xad20>
  409e80:	mov	x4, x0
  409e84:	mov	x3, x19
  409e88:	ldr	x2, [sp, #72]
  409e8c:	mov	w1, #0x0                   	// #0
  409e90:	mov	w0, #0x0                   	// #0
  409e94:	bl	401670 <error@plt>
  409e98:	nop
  409e9c:	ldr	x19, [sp, #16]
  409ea0:	ldp	x29, x30, [sp], #80
  409ea4:	ret
  409ea8:	stp	x29, x30, [sp, #-80]!
  409eac:	mov	x29, sp
  409eb0:	str	x19, [sp, #16]
  409eb4:	str	x0, [sp, #56]
  409eb8:	str	x1, [sp, #48]
  409ebc:	str	x2, [sp, #40]
  409ec0:	str	xzr, [sp, #64]
  409ec4:	adrp	x0, 410000 <ferror@plt+0xe640>
  409ec8:	add	x0, x0, #0xf8
  409ecc:	bl	401990 <gettext@plt>
  409ed0:	mov	x2, x0
  409ed4:	adrp	x0, 423000 <ferror@plt+0x21640>
  409ed8:	add	x0, x0, #0x298
  409edc:	ldr	x0, [x0]
  409ee0:	mov	x1, x0
  409ee4:	mov	x0, x2
  409ee8:	bl	401920 <fputs_unlocked@plt>
  409eec:	str	xzr, [sp, #72]
  409ef0:	b	409fc4 <ferror@plt+0x8604>
  409ef4:	ldr	x0, [sp, #72]
  409ef8:	cmp	x0, #0x0
  409efc:	b.eq	409f2c <ferror@plt+0x856c>  // b.none
  409f00:	ldr	x1, [sp, #40]
  409f04:	ldr	x0, [sp, #72]
  409f08:	mul	x0, x1, x0
  409f0c:	ldr	x1, [sp, #48]
  409f10:	add	x0, x1, x0
  409f14:	ldr	x2, [sp, #40]
  409f18:	mov	x1, x0
  409f1c:	ldr	x0, [sp, #64]
  409f20:	bl	401830 <memcmp@plt>
  409f24:	cmp	w0, #0x0
  409f28:	b.eq	409f80 <ferror@plt+0x85c0>  // b.none
  409f2c:	adrp	x0, 423000 <ferror@plt+0x21640>
  409f30:	add	x0, x0, #0x298
  409f34:	ldr	x19, [x0]
  409f38:	ldr	x0, [sp, #72]
  409f3c:	lsl	x0, x0, #3
  409f40:	ldr	x1, [sp, #56]
  409f44:	add	x0, x1, x0
  409f48:	ldr	x0, [x0]
  409f4c:	bl	40c708 <ferror@plt+0xad48>
  409f50:	mov	x2, x0
  409f54:	adrp	x0, 410000 <ferror@plt+0xe640>
  409f58:	add	x1, x0, #0x110
  409f5c:	mov	x0, x19
  409f60:	bl	4019a0 <fprintf@plt>
  409f64:	ldr	x1, [sp, #40]
  409f68:	ldr	x0, [sp, #72]
  409f6c:	mul	x0, x1, x0
  409f70:	ldr	x1, [sp, #48]
  409f74:	add	x0, x1, x0
  409f78:	str	x0, [sp, #64]
  409f7c:	b	409fb8 <ferror@plt+0x85f8>
  409f80:	adrp	x0, 423000 <ferror@plt+0x21640>
  409f84:	add	x0, x0, #0x298
  409f88:	ldr	x19, [x0]
  409f8c:	ldr	x0, [sp, #72]
  409f90:	lsl	x0, x0, #3
  409f94:	ldr	x1, [sp, #56]
  409f98:	add	x0, x1, x0
  409f9c:	ldr	x0, [x0]
  409fa0:	bl	40c708 <ferror@plt+0xad48>
  409fa4:	mov	x2, x0
  409fa8:	adrp	x0, 410000 <ferror@plt+0xe640>
  409fac:	add	x1, x0, #0x118
  409fb0:	mov	x0, x19
  409fb4:	bl	4019a0 <fprintf@plt>
  409fb8:	ldr	x0, [sp, #72]
  409fbc:	add	x0, x0, #0x1
  409fc0:	str	x0, [sp, #72]
  409fc4:	ldr	x0, [sp, #72]
  409fc8:	lsl	x0, x0, #3
  409fcc:	ldr	x1, [sp, #56]
  409fd0:	add	x0, x1, x0
  409fd4:	ldr	x0, [x0]
  409fd8:	cmp	x0, #0x0
  409fdc:	b.ne	409ef4 <ferror@plt+0x8534>  // b.any
  409fe0:	adrp	x0, 423000 <ferror@plt+0x21640>
  409fe4:	add	x0, x0, #0x298
  409fe8:	ldr	x0, [x0]
  409fec:	mov	x1, x0
  409ff0:	mov	w0, #0xa                   	// #10
  409ff4:	bl	4016e0 <putc_unlocked@plt>
  409ff8:	nop
  409ffc:	ldr	x19, [sp, #16]
  40a000:	ldp	x29, x30, [sp], #80
  40a004:	ret
  40a008:	stp	x29, x30, [sp, #-80]!
  40a00c:	mov	x29, sp
  40a010:	str	x0, [sp, #56]
  40a014:	str	x1, [sp, #48]
  40a018:	str	x2, [sp, #40]
  40a01c:	str	x3, [sp, #32]
  40a020:	str	x4, [sp, #24]
  40a024:	str	x5, [sp, #16]
  40a028:	ldr	x3, [sp, #24]
  40a02c:	ldr	x2, [sp, #32]
  40a030:	ldr	x1, [sp, #40]
  40a034:	ldr	x0, [sp, #48]
  40a038:	bl	409cd8 <ferror@plt+0x8318>
  40a03c:	str	x0, [sp, #72]
  40a040:	ldr	x0, [sp, #72]
  40a044:	cmp	x0, #0x0
  40a048:	b.lt	40a054 <ferror@plt+0x8694>  // b.tstop
  40a04c:	ldr	x0, [sp, #72]
  40a050:	b	40a080 <ferror@plt+0x86c0>
  40a054:	ldr	x2, [sp, #72]
  40a058:	ldr	x1, [sp, #48]
  40a05c:	ldr	x0, [sp, #56]
  40a060:	bl	409e1c <ferror@plt+0x845c>
  40a064:	ldr	x2, [sp, #24]
  40a068:	ldr	x1, [sp, #32]
  40a06c:	ldr	x0, [sp, #40]
  40a070:	bl	409ea8 <ferror@plt+0x84e8>
  40a074:	ldr	x0, [sp, #16]
  40a078:	blr	x0
  40a07c:	mov	x0, #0xffffffffffffffff    	// #-1
  40a080:	ldp	x29, x30, [sp], #80
  40a084:	ret
  40a088:	stp	x29, x30, [sp, #-64]!
  40a08c:	mov	x29, sp
  40a090:	str	x0, [sp, #40]
  40a094:	str	x1, [sp, #32]
  40a098:	str	x2, [sp, #24]
  40a09c:	str	x3, [sp, #16]
  40a0a0:	str	xzr, [sp, #56]
  40a0a4:	b	40a0f8 <ferror@plt+0x8738>
  40a0a8:	ldr	x1, [sp, #16]
  40a0ac:	ldr	x0, [sp, #56]
  40a0b0:	mul	x0, x1, x0
  40a0b4:	ldr	x1, [sp, #24]
  40a0b8:	add	x0, x1, x0
  40a0bc:	ldr	x2, [sp, #16]
  40a0c0:	mov	x1, x0
  40a0c4:	ldr	x0, [sp, #40]
  40a0c8:	bl	401830 <memcmp@plt>
  40a0cc:	cmp	w0, #0x0
  40a0d0:	b.ne	40a0ec <ferror@plt+0x872c>  // b.any
  40a0d4:	ldr	x0, [sp, #56]
  40a0d8:	lsl	x0, x0, #3
  40a0dc:	ldr	x1, [sp, #32]
  40a0e0:	add	x0, x1, x0
  40a0e4:	ldr	x0, [x0]
  40a0e8:	b	40a118 <ferror@plt+0x8758>
  40a0ec:	ldr	x0, [sp, #56]
  40a0f0:	add	x0, x0, #0x1
  40a0f4:	str	x0, [sp, #56]
  40a0f8:	ldr	x0, [sp, #56]
  40a0fc:	lsl	x0, x0, #3
  40a100:	ldr	x1, [sp, #32]
  40a104:	add	x0, x1, x0
  40a108:	ldr	x0, [x0]
  40a10c:	cmp	x0, #0x0
  40a110:	b.ne	40a0a8 <ferror@plt+0x86e8>  // b.any
  40a114:	mov	x0, #0x0                   	// #0
  40a118:	ldp	x29, x30, [sp], #64
  40a11c:	ret
  40a120:	sub	sp, sp, #0x10
  40a124:	str	x0, [sp, #8]
  40a128:	adrp	x0, 423000 <ferror@plt+0x21640>
  40a12c:	add	x0, x0, #0x300
  40a130:	ldr	x1, [sp, #8]
  40a134:	str	x1, [x0]
  40a138:	nop
  40a13c:	add	sp, sp, #0x10
  40a140:	ret
  40a144:	sub	sp, sp, #0x10
  40a148:	strb	w0, [sp, #15]
  40a14c:	adrp	x0, 423000 <ferror@plt+0x21640>
  40a150:	add	x0, x0, #0x308
  40a154:	ldrb	w1, [sp, #15]
  40a158:	strb	w1, [x0]
  40a15c:	nop
  40a160:	add	sp, sp, #0x10
  40a164:	ret
  40a168:	stp	x29, x30, [sp, #-48]!
  40a16c:	mov	x29, sp
  40a170:	str	x19, [sp, #16]
  40a174:	adrp	x0, 423000 <ferror@plt+0x21640>
  40a178:	add	x0, x0, #0x2b0
  40a17c:	ldr	x0, [x0]
  40a180:	bl	40e9dc <ferror@plt+0xd01c>
  40a184:	cmp	w0, #0x0
  40a188:	b.eq	40a240 <ferror@plt+0x8880>  // b.none
  40a18c:	adrp	x0, 423000 <ferror@plt+0x21640>
  40a190:	add	x0, x0, #0x308
  40a194:	ldrb	w0, [x0]
  40a198:	eor	w0, w0, #0x1
  40a19c:	and	w0, w0, #0xff
  40a1a0:	cmp	w0, #0x0
  40a1a4:	b.ne	40a1b8 <ferror@plt+0x87f8>  // b.any
  40a1a8:	bl	401970 <__errno_location@plt>
  40a1ac:	ldr	w0, [x0]
  40a1b0:	cmp	w0, #0x20
  40a1b4:	b.eq	40a240 <ferror@plt+0x8880>  // b.none
  40a1b8:	adrp	x0, 410000 <ferror@plt+0xe640>
  40a1bc:	add	x0, x0, #0x120
  40a1c0:	bl	401990 <gettext@plt>
  40a1c4:	str	x0, [sp, #40]
  40a1c8:	adrp	x0, 423000 <ferror@plt+0x21640>
  40a1cc:	add	x0, x0, #0x300
  40a1d0:	ldr	x0, [x0]
  40a1d4:	cmp	x0, #0x0
  40a1d8:	b.eq	40a214 <ferror@plt+0x8854>  // b.none
  40a1dc:	bl	401970 <__errno_location@plt>
  40a1e0:	ldr	w19, [x0]
  40a1e4:	adrp	x0, 423000 <ferror@plt+0x21640>
  40a1e8:	add	x0, x0, #0x300
  40a1ec:	ldr	x0, [x0]
  40a1f0:	bl	40c4a8 <ferror@plt+0xaae8>
  40a1f4:	ldr	x4, [sp, #40]
  40a1f8:	mov	x3, x0
  40a1fc:	adrp	x0, 410000 <ferror@plt+0xe640>
  40a200:	add	x2, x0, #0x130
  40a204:	mov	w1, w19
  40a208:	mov	w0, #0x0                   	// #0
  40a20c:	bl	401670 <error@plt>
  40a210:	b	40a230 <ferror@plt+0x8870>
  40a214:	bl	401970 <__errno_location@plt>
  40a218:	ldr	w1, [x0]
  40a21c:	ldr	x3, [sp, #40]
  40a220:	adrp	x0, 410000 <ferror@plt+0xe640>
  40a224:	add	x2, x0, #0x138
  40a228:	mov	w0, #0x0                   	// #0
  40a22c:	bl	401670 <error@plt>
  40a230:	adrp	x0, 423000 <ferror@plt+0x21640>
  40a234:	add	x0, x0, #0x230
  40a238:	ldr	w0, [x0]
  40a23c:	bl	401620 <_exit@plt>
  40a240:	adrp	x0, 423000 <ferror@plt+0x21640>
  40a244:	add	x0, x0, #0x298
  40a248:	ldr	x0, [x0]
  40a24c:	bl	40e9dc <ferror@plt+0xd01c>
  40a250:	cmp	w0, #0x0
  40a254:	b.eq	40a268 <ferror@plt+0x88a8>  // b.none
  40a258:	adrp	x0, 423000 <ferror@plt+0x21640>
  40a25c:	add	x0, x0, #0x230
  40a260:	ldr	w0, [x0]
  40a264:	bl	401620 <_exit@plt>
  40a268:	nop
  40a26c:	ldr	x19, [sp, #16]
  40a270:	ldp	x29, x30, [sp], #48
  40a274:	ret
  40a278:	stp	x29, x30, [sp, #-64]!
  40a27c:	mov	x29, sp
  40a280:	str	w0, [sp, #44]
  40a284:	str	x1, [sp, #32]
  40a288:	str	x2, [sp, #24]
  40a28c:	str	w3, [sp, #40]
  40a290:	ldr	w0, [sp, #40]
  40a294:	mov	w3, w0
  40a298:	ldr	x2, [sp, #24]
  40a29c:	ldr	x1, [sp, #32]
  40a2a0:	ldr	w0, [sp, #44]
  40a2a4:	bl	401800 <posix_fadvise@plt>
  40a2a8:	str	w0, [sp, #60]
  40a2ac:	nop
  40a2b0:	ldp	x29, x30, [sp], #64
  40a2b4:	ret
  40a2b8:	stp	x29, x30, [sp, #-32]!
  40a2bc:	mov	x29, sp
  40a2c0:	str	x0, [sp, #24]
  40a2c4:	str	w1, [sp, #20]
  40a2c8:	ldr	x0, [sp, #24]
  40a2cc:	cmp	x0, #0x0
  40a2d0:	b.eq	40a2ec <ferror@plt+0x892c>  // b.none
  40a2d4:	ldr	x0, [sp, #24]
  40a2d8:	bl	4016d0 <fileno@plt>
  40a2dc:	ldr	w3, [sp, #20]
  40a2e0:	mov	x2, #0x0                   	// #0
  40a2e4:	mov	x1, #0x0                   	// #0
  40a2e8:	bl	40a278 <ferror@plt+0x88b8>
  40a2ec:	nop
  40a2f0:	ldp	x29, x30, [sp], #32
  40a2f4:	ret
  40a2f8:	stp	x29, x30, [sp, #-64]!
  40a2fc:	mov	x29, sp
  40a300:	str	x0, [sp, #24]
  40a304:	str	x1, [sp, #16]
  40a308:	ldr	x1, [sp, #16]
  40a30c:	ldr	x0, [sp, #24]
  40a310:	bl	401710 <fopen@plt>
  40a314:	str	x0, [sp, #56]
  40a318:	ldr	x0, [sp, #56]
  40a31c:	cmp	x0, #0x0
  40a320:	b.eq	40a3e4 <ferror@plt+0x8a24>  // b.none
  40a324:	ldr	x0, [sp, #56]
  40a328:	bl	4016d0 <fileno@plt>
  40a32c:	str	w0, [sp, #52]
  40a330:	ldr	w0, [sp, #52]
  40a334:	cmp	w0, #0x0
  40a338:	b.lt	40a3e4 <ferror@plt+0x8a24>  // b.tstop
  40a33c:	ldr	w0, [sp, #52]
  40a340:	cmp	w0, #0x2
  40a344:	b.gt	40a3e4 <ferror@plt+0x8a24>
  40a348:	ldr	w0, [sp, #52]
  40a34c:	bl	40c728 <ferror@plt+0xad68>
  40a350:	str	w0, [sp, #48]
  40a354:	ldr	w0, [sp, #48]
  40a358:	cmp	w0, #0x0
  40a35c:	b.ge	40a38c <ferror@plt+0x89cc>  // b.tcont
  40a360:	bl	401970 <__errno_location@plt>
  40a364:	ldr	w0, [x0]
  40a368:	str	w0, [sp, #40]
  40a36c:	ldr	x0, [sp, #56]
  40a370:	bl	40e204 <ferror@plt+0xc844>
  40a374:	bl	401970 <__errno_location@plt>
  40a378:	mov	x1, x0
  40a37c:	ldr	w0, [sp, #40]
  40a380:	str	w0, [x1]
  40a384:	mov	x0, #0x0                   	// #0
  40a388:	b	40a3e8 <ferror@plt+0x8a28>
  40a38c:	ldr	x0, [sp, #56]
  40a390:	bl	40e204 <ferror@plt+0xc844>
  40a394:	cmp	w0, #0x0
  40a398:	b.ne	40a3b8 <ferror@plt+0x89f8>  // b.any
  40a39c:	ldr	x1, [sp, #16]
  40a3a0:	ldr	w0, [sp, #48]
  40a3a4:	bl	401770 <fdopen@plt>
  40a3a8:	str	x0, [sp, #56]
  40a3ac:	ldr	x0, [sp, #56]
  40a3b0:	cmp	x0, #0x0
  40a3b4:	b.ne	40a3e4 <ferror@plt+0x8a24>  // b.any
  40a3b8:	bl	401970 <__errno_location@plt>
  40a3bc:	ldr	w0, [x0]
  40a3c0:	str	w0, [sp, #44]
  40a3c4:	ldr	w0, [sp, #48]
  40a3c8:	bl	4017b0 <close@plt>
  40a3cc:	bl	401970 <__errno_location@plt>
  40a3d0:	mov	x1, x0
  40a3d4:	ldr	w0, [sp, #44]
  40a3d8:	str	w0, [x1]
  40a3dc:	mov	x0, #0x0                   	// #0
  40a3e0:	b	40a3e8 <ferror@plt+0x8a28>
  40a3e4:	ldr	x0, [sp, #56]
  40a3e8:	ldp	x29, x30, [sp], #64
  40a3ec:	ret
  40a3f0:	stp	x29, x30, [sp, #-48]!
  40a3f4:	mov	x29, sp
  40a3f8:	str	x0, [sp, #24]
  40a3fc:	ldr	x0, [sp, #24]
  40a400:	cmp	x0, #0x0
  40a404:	b.ne	40a430 <ferror@plt+0x8a70>  // b.any
  40a408:	adrp	x0, 423000 <ferror@plt+0x21640>
  40a40c:	add	x0, x0, #0x298
  40a410:	ldr	x0, [x0]
  40a414:	mov	x3, x0
  40a418:	mov	x2, #0x37                  	// #55
  40a41c:	mov	x1, #0x1                   	// #1
  40a420:	adrp	x0, 410000 <ferror@plt+0xe640>
  40a424:	add	x0, x0, #0x140
  40a428:	bl	4018f0 <fwrite@plt>
  40a42c:	bl	4017f0 <abort@plt>
  40a430:	mov	w1, #0x2f                  	// #47
  40a434:	ldr	x0, [sp, #24]
  40a438:	bl	4017c0 <strrchr@plt>
  40a43c:	str	x0, [sp, #40]
  40a440:	ldr	x0, [sp, #40]
  40a444:	cmp	x0, #0x0
  40a448:	b.eq	40a458 <ferror@plt+0x8a98>  // b.none
  40a44c:	ldr	x0, [sp, #40]
  40a450:	add	x0, x0, #0x1
  40a454:	b	40a45c <ferror@plt+0x8a9c>
  40a458:	ldr	x0, [sp, #24]
  40a45c:	str	x0, [sp, #32]
  40a460:	ldr	x1, [sp, #32]
  40a464:	ldr	x0, [sp, #24]
  40a468:	sub	x0, x1, x0
  40a46c:	cmp	x0, #0x6
  40a470:	b.le	40a4d8 <ferror@plt+0x8b18>
  40a474:	ldr	x0, [sp, #32]
  40a478:	sub	x3, x0, #0x7
  40a47c:	mov	x2, #0x7                   	// #7
  40a480:	adrp	x0, 410000 <ferror@plt+0xe640>
  40a484:	add	x1, x0, #0x178
  40a488:	mov	x0, x3
  40a48c:	bl	401730 <strncmp@plt>
  40a490:	cmp	w0, #0x0
  40a494:	b.ne	40a4d8 <ferror@plt+0x8b18>  // b.any
  40a498:	ldr	x0, [sp, #32]
  40a49c:	str	x0, [sp, #24]
  40a4a0:	mov	x2, #0x3                   	// #3
  40a4a4:	adrp	x0, 410000 <ferror@plt+0xe640>
  40a4a8:	add	x1, x0, #0x180
  40a4ac:	ldr	x0, [sp, #32]
  40a4b0:	bl	401730 <strncmp@plt>
  40a4b4:	cmp	w0, #0x0
  40a4b8:	b.ne	40a4d8 <ferror@plt+0x8b18>  // b.any
  40a4bc:	ldr	x0, [sp, #32]
  40a4c0:	add	x0, x0, #0x3
  40a4c4:	str	x0, [sp, #24]
  40a4c8:	adrp	x0, 423000 <ferror@plt+0x21640>
  40a4cc:	add	x0, x0, #0x2c0
  40a4d0:	ldr	x1, [sp, #24]
  40a4d4:	str	x1, [x0]
  40a4d8:	adrp	x0, 423000 <ferror@plt+0x21640>
  40a4dc:	add	x0, x0, #0x310
  40a4e0:	ldr	x1, [sp, #24]
  40a4e4:	str	x1, [x0]
  40a4e8:	adrp	x0, 423000 <ferror@plt+0x21640>
  40a4ec:	add	x0, x0, #0x290
  40a4f0:	ldr	x1, [sp, #24]
  40a4f4:	str	x1, [x0]
  40a4f8:	nop
  40a4fc:	ldp	x29, x30, [sp], #48
  40a500:	ret
  40a504:	stp	x29, x30, [sp, #-48]!
  40a508:	mov	x29, sp
  40a50c:	str	x0, [sp, #24]
  40a510:	bl	401970 <__errno_location@plt>
  40a514:	ldr	w0, [x0]
  40a518:	str	w0, [sp, #44]
  40a51c:	ldr	x0, [sp, #24]
  40a520:	cmp	x0, #0x0
  40a524:	b.eq	40a530 <ferror@plt+0x8b70>  // b.none
  40a528:	ldr	x0, [sp, #24]
  40a52c:	b	40a538 <ferror@plt+0x8b78>
  40a530:	adrp	x0, 423000 <ferror@plt+0x21640>
  40a534:	add	x0, x0, #0x318
  40a538:	mov	x1, #0x38                  	// #56
  40a53c:	bl	40d35c <ferror@plt+0xb99c>
  40a540:	str	x0, [sp, #32]
  40a544:	bl	401970 <__errno_location@plt>
  40a548:	mov	x1, x0
  40a54c:	ldr	w0, [sp, #44]
  40a550:	str	w0, [x1]
  40a554:	ldr	x0, [sp, #32]
  40a558:	ldp	x29, x30, [sp], #48
  40a55c:	ret
  40a560:	sub	sp, sp, #0x10
  40a564:	str	x0, [sp, #8]
  40a568:	ldr	x0, [sp, #8]
  40a56c:	cmp	x0, #0x0
  40a570:	b.eq	40a57c <ferror@plt+0x8bbc>  // b.none
  40a574:	ldr	x0, [sp, #8]
  40a578:	b	40a584 <ferror@plt+0x8bc4>
  40a57c:	adrp	x0, 423000 <ferror@plt+0x21640>
  40a580:	add	x0, x0, #0x318
  40a584:	ldr	w0, [x0]
  40a588:	add	sp, sp, #0x10
  40a58c:	ret
  40a590:	sub	sp, sp, #0x10
  40a594:	str	x0, [sp, #8]
  40a598:	str	w1, [sp, #4]
  40a59c:	ldr	x0, [sp, #8]
  40a5a0:	cmp	x0, #0x0
  40a5a4:	b.eq	40a5b0 <ferror@plt+0x8bf0>  // b.none
  40a5a8:	ldr	x0, [sp, #8]
  40a5ac:	b	40a5b8 <ferror@plt+0x8bf8>
  40a5b0:	adrp	x0, 423000 <ferror@plt+0x21640>
  40a5b4:	add	x0, x0, #0x318
  40a5b8:	ldr	w1, [sp, #4]
  40a5bc:	str	w1, [x0]
  40a5c0:	nop
  40a5c4:	add	sp, sp, #0x10
  40a5c8:	ret
  40a5cc:	sub	sp, sp, #0x30
  40a5d0:	str	x0, [sp, #8]
  40a5d4:	strb	w1, [sp, #7]
  40a5d8:	str	w2, [sp]
  40a5dc:	ldrb	w0, [sp, #7]
  40a5e0:	strb	w0, [sp, #47]
  40a5e4:	ldr	x0, [sp, #8]
  40a5e8:	cmp	x0, #0x0
  40a5ec:	b.eq	40a5f8 <ferror@plt+0x8c38>  // b.none
  40a5f0:	ldr	x0, [sp, #8]
  40a5f4:	b	40a600 <ferror@plt+0x8c40>
  40a5f8:	adrp	x0, 423000 <ferror@plt+0x21640>
  40a5fc:	add	x0, x0, #0x318
  40a600:	add	x1, x0, #0x8
  40a604:	ldrb	w0, [sp, #47]
  40a608:	lsr	w0, w0, #5
  40a60c:	and	w0, w0, #0xff
  40a610:	and	x0, x0, #0xff
  40a614:	lsl	x0, x0, #2
  40a618:	add	x0, x1, x0
  40a61c:	str	x0, [sp, #32]
  40a620:	ldrb	w0, [sp, #47]
  40a624:	and	w0, w0, #0x1f
  40a628:	str	w0, [sp, #28]
  40a62c:	ldr	x0, [sp, #32]
  40a630:	ldr	w1, [x0]
  40a634:	ldr	w0, [sp, #28]
  40a638:	lsr	w0, w1, w0
  40a63c:	and	w0, w0, #0x1
  40a640:	str	w0, [sp, #24]
  40a644:	ldr	x0, [sp, #32]
  40a648:	ldr	w0, [x0]
  40a64c:	ldr	w1, [sp]
  40a650:	and	w2, w1, #0x1
  40a654:	ldr	w1, [sp, #24]
  40a658:	eor	w2, w2, w1
  40a65c:	ldr	w1, [sp, #28]
  40a660:	lsl	w1, w2, w1
  40a664:	eor	w1, w0, w1
  40a668:	ldr	x0, [sp, #32]
  40a66c:	str	w1, [x0]
  40a670:	ldr	w0, [sp, #24]
  40a674:	add	sp, sp, #0x30
  40a678:	ret
  40a67c:	sub	sp, sp, #0x20
  40a680:	str	x0, [sp, #8]
  40a684:	str	w1, [sp, #4]
  40a688:	ldr	x0, [sp, #8]
  40a68c:	cmp	x0, #0x0
  40a690:	b.ne	40a6a0 <ferror@plt+0x8ce0>  // b.any
  40a694:	adrp	x0, 423000 <ferror@plt+0x21640>
  40a698:	add	x0, x0, #0x318
  40a69c:	str	x0, [sp, #8]
  40a6a0:	ldr	x0, [sp, #8]
  40a6a4:	ldr	w0, [x0, #4]
  40a6a8:	str	w0, [sp, #28]
  40a6ac:	ldr	x0, [sp, #8]
  40a6b0:	ldr	w1, [sp, #4]
  40a6b4:	str	w1, [x0, #4]
  40a6b8:	ldr	w0, [sp, #28]
  40a6bc:	add	sp, sp, #0x20
  40a6c0:	ret
  40a6c4:	stp	x29, x30, [sp, #-48]!
  40a6c8:	mov	x29, sp
  40a6cc:	str	x0, [sp, #40]
  40a6d0:	str	x1, [sp, #32]
  40a6d4:	str	x2, [sp, #24]
  40a6d8:	ldr	x0, [sp, #40]
  40a6dc:	cmp	x0, #0x0
  40a6e0:	b.ne	40a6f0 <ferror@plt+0x8d30>  // b.any
  40a6e4:	adrp	x0, 423000 <ferror@plt+0x21640>
  40a6e8:	add	x0, x0, #0x318
  40a6ec:	str	x0, [sp, #40]
  40a6f0:	ldr	x0, [sp, #40]
  40a6f4:	mov	w1, #0xa                   	// #10
  40a6f8:	str	w1, [x0]
  40a6fc:	ldr	x0, [sp, #32]
  40a700:	cmp	x0, #0x0
  40a704:	b.eq	40a714 <ferror@plt+0x8d54>  // b.none
  40a708:	ldr	x0, [sp, #24]
  40a70c:	cmp	x0, #0x0
  40a710:	b.ne	40a718 <ferror@plt+0x8d58>  // b.any
  40a714:	bl	4017f0 <abort@plt>
  40a718:	ldr	x0, [sp, #40]
  40a71c:	ldr	x1, [sp, #32]
  40a720:	str	x1, [x0, #40]
  40a724:	ldr	x0, [sp, #40]
  40a728:	ldr	x1, [sp, #24]
  40a72c:	str	x1, [x0, #48]
  40a730:	nop
  40a734:	ldp	x29, x30, [sp], #48
  40a738:	ret
  40a73c:	stp	x29, x30, [sp, #-96]!
  40a740:	mov	x29, sp
  40a744:	mov	x1, x8
  40a748:	str	w0, [sp, #28]
  40a74c:	stp	xzr, xzr, [sp, #40]
  40a750:	stp	xzr, xzr, [sp, #56]
  40a754:	stp	xzr, xzr, [sp, #72]
  40a758:	str	xzr, [sp, #88]
  40a75c:	ldr	w0, [sp, #28]
  40a760:	cmp	w0, #0xa
  40a764:	b.ne	40a76c <ferror@plt+0x8dac>  // b.any
  40a768:	bl	4017f0 <abort@plt>
  40a76c:	ldr	w0, [sp, #28]
  40a770:	str	w0, [sp, #40]
  40a774:	add	x0, sp, #0x28
  40a778:	ldp	x2, x3, [x0]
  40a77c:	stp	x2, x3, [x1]
  40a780:	ldp	x2, x3, [x0, #16]
  40a784:	stp	x2, x3, [x1, #16]
  40a788:	ldp	x2, x3, [x0, #32]
  40a78c:	stp	x2, x3, [x1, #32]
  40a790:	ldr	x0, [x0, #48]
  40a794:	str	x0, [x1, #48]
  40a798:	ldp	x29, x30, [sp], #96
  40a79c:	ret
  40a7a0:	stp	x29, x30, [sp, #-48]!
  40a7a4:	mov	x29, sp
  40a7a8:	str	x0, [sp, #24]
  40a7ac:	str	w1, [sp, #20]
  40a7b0:	ldr	x0, [sp, #24]
  40a7b4:	bl	401990 <gettext@plt>
  40a7b8:	str	x0, [sp, #40]
  40a7bc:	ldr	x1, [sp, #40]
  40a7c0:	ldr	x0, [sp, #24]
  40a7c4:	cmp	x1, x0
  40a7c8:	b.eq	40a7d4 <ferror@plt+0x8e14>  // b.none
  40a7cc:	ldr	x0, [sp, #40]
  40a7d0:	b	40a87c <ferror@plt+0x8ebc>
  40a7d4:	bl	40eaf8 <ferror@plt+0xd138>
  40a7d8:	str	x0, [sp, #32]
  40a7dc:	adrp	x0, 410000 <ferror@plt+0xe640>
  40a7e0:	add	x1, x0, #0x278
  40a7e4:	ldr	x0, [sp, #32]
  40a7e8:	bl	40e954 <ferror@plt+0xcf94>
  40a7ec:	cmp	w0, #0x0
  40a7f0:	b.ne	40a81c <ferror@plt+0x8e5c>  // b.any
  40a7f4:	ldr	x0, [sp, #24]
  40a7f8:	ldrb	w0, [x0]
  40a7fc:	cmp	w0, #0x60
  40a800:	b.ne	40a810 <ferror@plt+0x8e50>  // b.any
  40a804:	adrp	x0, 410000 <ferror@plt+0xe640>
  40a808:	add	x0, x0, #0x280
  40a80c:	b	40a87c <ferror@plt+0x8ebc>
  40a810:	adrp	x0, 410000 <ferror@plt+0xe640>
  40a814:	add	x0, x0, #0x288
  40a818:	b	40a87c <ferror@plt+0x8ebc>
  40a81c:	adrp	x0, 410000 <ferror@plt+0xe640>
  40a820:	add	x1, x0, #0x290
  40a824:	ldr	x0, [sp, #32]
  40a828:	bl	40e954 <ferror@plt+0xcf94>
  40a82c:	cmp	w0, #0x0
  40a830:	b.ne	40a85c <ferror@plt+0x8e9c>  // b.any
  40a834:	ldr	x0, [sp, #24]
  40a838:	ldrb	w0, [x0]
  40a83c:	cmp	w0, #0x60
  40a840:	b.ne	40a850 <ferror@plt+0x8e90>  // b.any
  40a844:	adrp	x0, 410000 <ferror@plt+0xe640>
  40a848:	add	x0, x0, #0x298
  40a84c:	b	40a87c <ferror@plt+0x8ebc>
  40a850:	adrp	x0, 410000 <ferror@plt+0xe640>
  40a854:	add	x0, x0, #0x2a0
  40a858:	b	40a87c <ferror@plt+0x8ebc>
  40a85c:	ldr	w0, [sp, #20]
  40a860:	cmp	w0, #0x9
  40a864:	b.ne	40a874 <ferror@plt+0x8eb4>  // b.any
  40a868:	adrp	x0, 410000 <ferror@plt+0xe640>
  40a86c:	add	x0, x0, #0x2a8
  40a870:	b	40a87c <ferror@plt+0x8ebc>
  40a874:	adrp	x0, 410000 <ferror@plt+0xe640>
  40a878:	add	x0, x0, #0x2b0
  40a87c:	ldp	x29, x30, [sp], #48
  40a880:	ret
  40a884:	sub	sp, sp, #0xf0
  40a888:	stp	x29, x30, [sp, #16]
  40a88c:	add	x29, sp, #0x10
  40a890:	str	x19, [sp, #32]
  40a894:	str	x0, [sp, #104]
  40a898:	str	x1, [sp, #96]
  40a89c:	str	x2, [sp, #88]
  40a8a0:	str	x3, [sp, #80]
  40a8a4:	str	w4, [sp, #76]
  40a8a8:	str	w5, [sp, #72]
  40a8ac:	str	x6, [sp, #64]
  40a8b0:	str	x7, [sp, #56]
  40a8b4:	str	xzr, [sp, #224]
  40a8b8:	str	xzr, [sp, #216]
  40a8bc:	str	xzr, [sp, #208]
  40a8c0:	str	xzr, [sp, #200]
  40a8c4:	strb	wzr, [sp, #199]
  40a8c8:	bl	4018c0 <__ctype_get_mb_cur_max@plt>
  40a8cc:	cmp	x0, #0x1
  40a8d0:	cset	w0, eq  // eq = none
  40a8d4:	strb	w0, [sp, #159]
  40a8d8:	ldr	w0, [sp, #72]
  40a8dc:	and	w0, w0, #0x2
  40a8e0:	cmp	w0, #0x0
  40a8e4:	cset	w0, ne  // ne = any
  40a8e8:	strb	w0, [sp, #198]
  40a8ec:	strb	wzr, [sp, #197]
  40a8f0:	strb	wzr, [sp, #196]
  40a8f4:	mov	w0, #0x1                   	// #1
  40a8f8:	strb	w0, [sp, #195]
  40a8fc:	ldr	w0, [sp, #76]
  40a900:	cmp	w0, #0xa
  40a904:	b.hi	40aba0 <ferror@plt+0x91e0>  // b.pmore
  40a908:	ldr	w0, [sp, #76]
  40a90c:	cmp	w0, #0x8
  40a910:	b.cs	40aa44 <ferror@plt+0x9084>  // b.hs, b.nlast
  40a914:	ldr	w0, [sp, #76]
  40a918:	cmp	w0, #0x7
  40a91c:	b.eq	40aa34 <ferror@plt+0x9074>  // b.none
  40a920:	ldr	w0, [sp, #76]
  40a924:	cmp	w0, #0x7
  40a928:	b.hi	40aba0 <ferror@plt+0x91e0>  // b.pmore
  40a92c:	ldr	w0, [sp, #76]
  40a930:	cmp	w0, #0x6
  40a934:	b.eq	40a9c0 <ferror@plt+0x9000>  // b.none
  40a938:	ldr	w0, [sp, #76]
  40a93c:	cmp	w0, #0x6
  40a940:	b.hi	40aba0 <ferror@plt+0x91e0>  // b.pmore
  40a944:	ldr	w0, [sp, #76]
  40a948:	cmp	w0, #0x5
  40a94c:	b.eq	40a9d0 <ferror@plt+0x9010>  // b.none
  40a950:	ldr	w0, [sp, #76]
  40a954:	cmp	w0, #0x5
  40a958:	b.hi	40aba0 <ferror@plt+0x91e0>  // b.pmore
  40a95c:	ldr	w0, [sp, #76]
  40a960:	cmp	w0, #0x4
  40a964:	b.eq	40ab18 <ferror@plt+0x9158>  // b.none
  40a968:	ldr	w0, [sp, #76]
  40a96c:	cmp	w0, #0x4
  40a970:	b.hi	40aba0 <ferror@plt+0x91e0>  // b.pmore
  40a974:	ldr	w0, [sp, #76]
  40a978:	cmp	w0, #0x3
  40a97c:	b.eq	40ab08 <ferror@plt+0x9148>  // b.none
  40a980:	ldr	w0, [sp, #76]
  40a984:	cmp	w0, #0x3
  40a988:	b.hi	40aba0 <ferror@plt+0x91e0>  // b.pmore
  40a98c:	ldr	w0, [sp, #76]
  40a990:	cmp	w0, #0x2
  40a994:	b.eq	40ab34 <ferror@plt+0x9174>  // b.none
  40a998:	ldr	w0, [sp, #76]
  40a99c:	cmp	w0, #0x2
  40a9a0:	b.hi	40aba0 <ferror@plt+0x91e0>  // b.pmore
  40a9a4:	ldr	w0, [sp, #76]
  40a9a8:	cmp	w0, #0x0
  40a9ac:	b.eq	40ab98 <ferror@plt+0x91d8>  // b.none
  40a9b0:	ldr	w0, [sp, #76]
  40a9b4:	cmp	w0, #0x1
  40a9b8:	b.eq	40ab10 <ferror@plt+0x9150>  // b.none
  40a9bc:	b	40aba0 <ferror@plt+0x91e0>
  40a9c0:	mov	w0, #0x5                   	// #5
  40a9c4:	str	w0, [sp, #76]
  40a9c8:	mov	w0, #0x1                   	// #1
  40a9cc:	strb	w0, [sp, #198]
  40a9d0:	ldrb	w0, [sp, #198]
  40a9d4:	eor	w0, w0, #0x1
  40a9d8:	and	w0, w0, #0xff
  40a9dc:	cmp	w0, #0x0
  40a9e0:	b.eq	40aa14 <ferror@plt+0x9054>  // b.none
  40a9e4:	ldr	x1, [sp, #224]
  40a9e8:	ldr	x0, [sp, #96]
  40a9ec:	cmp	x1, x0
  40a9f0:	b.cs	40aa08 <ferror@plt+0x9048>  // b.hs, b.nlast
  40a9f4:	ldr	x1, [sp, #104]
  40a9f8:	ldr	x0, [sp, #224]
  40a9fc:	add	x0, x1, x0
  40aa00:	mov	w1, #0x22                  	// #34
  40aa04:	strb	w1, [x0]
  40aa08:	ldr	x0, [sp, #224]
  40aa0c:	add	x0, x0, #0x1
  40aa10:	str	x0, [sp, #224]
  40aa14:	mov	w0, #0x1                   	// #1
  40aa18:	strb	w0, [sp, #199]
  40aa1c:	adrp	x0, 410000 <ferror@plt+0xe640>
  40aa20:	add	x0, x0, #0x2a8
  40aa24:	str	x0, [sp, #208]
  40aa28:	mov	x0, #0x1                   	// #1
  40aa2c:	str	x0, [sp, #200]
  40aa30:	b	40aba4 <ferror@plt+0x91e4>
  40aa34:	mov	w0, #0x1                   	// #1
  40aa38:	strb	w0, [sp, #199]
  40aa3c:	strb	wzr, [sp, #198]
  40aa40:	b	40aba4 <ferror@plt+0x91e4>
  40aa44:	ldr	w0, [sp, #76]
  40aa48:	cmp	w0, #0xa
  40aa4c:	b.eq	40aa78 <ferror@plt+0x90b8>  // b.none
  40aa50:	ldr	w1, [sp, #76]
  40aa54:	adrp	x0, 410000 <ferror@plt+0xe640>
  40aa58:	add	x0, x0, #0x2b8
  40aa5c:	bl	40a7a0 <ferror@plt+0x8de0>
  40aa60:	str	x0, [sp, #56]
  40aa64:	ldr	w1, [sp, #76]
  40aa68:	adrp	x0, 410000 <ferror@plt+0xe640>
  40aa6c:	add	x0, x0, #0x2b0
  40aa70:	bl	40a7a0 <ferror@plt+0x8de0>
  40aa74:	str	x0, [sp, #240]
  40aa78:	ldrb	w0, [sp, #198]
  40aa7c:	eor	w0, w0, #0x1
  40aa80:	and	w0, w0, #0xff
  40aa84:	cmp	w0, #0x0
  40aa88:	b.eq	40aae8 <ferror@plt+0x9128>  // b.none
  40aa8c:	ldr	x0, [sp, #56]
  40aa90:	str	x0, [sp, #208]
  40aa94:	b	40aad8 <ferror@plt+0x9118>
  40aa98:	ldr	x1, [sp, #224]
  40aa9c:	ldr	x0, [sp, #96]
  40aaa0:	cmp	x1, x0
  40aaa4:	b.cs	40aac0 <ferror@plt+0x9100>  // b.hs, b.nlast
  40aaa8:	ldr	x1, [sp, #104]
  40aaac:	ldr	x0, [sp, #224]
  40aab0:	add	x0, x1, x0
  40aab4:	ldr	x1, [sp, #208]
  40aab8:	ldrb	w1, [x1]
  40aabc:	strb	w1, [x0]
  40aac0:	ldr	x0, [sp, #224]
  40aac4:	add	x0, x0, #0x1
  40aac8:	str	x0, [sp, #224]
  40aacc:	ldr	x0, [sp, #208]
  40aad0:	add	x0, x0, #0x1
  40aad4:	str	x0, [sp, #208]
  40aad8:	ldr	x0, [sp, #208]
  40aadc:	ldrb	w0, [x0]
  40aae0:	cmp	w0, #0x0
  40aae4:	b.ne	40aa98 <ferror@plt+0x90d8>  // b.any
  40aae8:	mov	w0, #0x1                   	// #1
  40aaec:	strb	w0, [sp, #199]
  40aaf0:	ldr	x0, [sp, #240]
  40aaf4:	str	x0, [sp, #208]
  40aaf8:	ldr	x0, [sp, #208]
  40aafc:	bl	401650 <strlen@plt>
  40ab00:	str	x0, [sp, #200]
  40ab04:	b	40aba4 <ferror@plt+0x91e4>
  40ab08:	mov	w0, #0x1                   	// #1
  40ab0c:	strb	w0, [sp, #199]
  40ab10:	mov	w0, #0x1                   	// #1
  40ab14:	strb	w0, [sp, #198]
  40ab18:	ldrb	w0, [sp, #198]
  40ab1c:	eor	w0, w0, #0x1
  40ab20:	and	w0, w0, #0xff
  40ab24:	cmp	w0, #0x0
  40ab28:	b.eq	40ab34 <ferror@plt+0x9174>  // b.none
  40ab2c:	mov	w0, #0x1                   	// #1
  40ab30:	strb	w0, [sp, #199]
  40ab34:	mov	w0, #0x2                   	// #2
  40ab38:	str	w0, [sp, #76]
  40ab3c:	ldrb	w0, [sp, #198]
  40ab40:	eor	w0, w0, #0x1
  40ab44:	and	w0, w0, #0xff
  40ab48:	cmp	w0, #0x0
  40ab4c:	b.eq	40ab80 <ferror@plt+0x91c0>  // b.none
  40ab50:	ldr	x1, [sp, #224]
  40ab54:	ldr	x0, [sp, #96]
  40ab58:	cmp	x1, x0
  40ab5c:	b.cs	40ab74 <ferror@plt+0x91b4>  // b.hs, b.nlast
  40ab60:	ldr	x1, [sp, #104]
  40ab64:	ldr	x0, [sp, #224]
  40ab68:	add	x0, x1, x0
  40ab6c:	mov	w1, #0x27                  	// #39
  40ab70:	strb	w1, [x0]
  40ab74:	ldr	x0, [sp, #224]
  40ab78:	add	x0, x0, #0x1
  40ab7c:	str	x0, [sp, #224]
  40ab80:	adrp	x0, 410000 <ferror@plt+0xe640>
  40ab84:	add	x0, x0, #0x2b0
  40ab88:	str	x0, [sp, #208]
  40ab8c:	mov	x0, #0x1                   	// #1
  40ab90:	str	x0, [sp, #200]
  40ab94:	b	40aba4 <ferror@plt+0x91e4>
  40ab98:	strb	wzr, [sp, #198]
  40ab9c:	b	40aba4 <ferror@plt+0x91e4>
  40aba0:	bl	4017f0 <abort@plt>
  40aba4:	str	xzr, [sp, #232]
  40aba8:	b	40ba60 <ferror@plt+0xa0a0>
  40abac:	strb	wzr, [sp, #192]
  40abb0:	strb	wzr, [sp, #191]
  40abb4:	strb	wzr, [sp, #190]
  40abb8:	ldrb	w0, [sp, #199]
  40abbc:	cmp	w0, #0x0
  40abc0:	b.eq	40ac54 <ferror@plt+0x9294>  // b.none
  40abc4:	ldr	w0, [sp, #76]
  40abc8:	cmp	w0, #0x2
  40abcc:	b.eq	40ac54 <ferror@plt+0x9294>  // b.none
  40abd0:	ldr	x0, [sp, #200]
  40abd4:	cmp	x0, #0x0
  40abd8:	b.eq	40ac54 <ferror@plt+0x9294>  // b.none
  40abdc:	ldr	x1, [sp, #232]
  40abe0:	ldr	x0, [sp, #200]
  40abe4:	add	x19, x1, x0
  40abe8:	ldr	x0, [sp, #80]
  40abec:	cmn	x0, #0x1
  40abf0:	b.ne	40ac14 <ferror@plt+0x9254>  // b.any
  40abf4:	ldr	x0, [sp, #200]
  40abf8:	cmp	x0, #0x1
  40abfc:	b.ls	40ac14 <ferror@plt+0x9254>  // b.plast
  40ac00:	ldr	x0, [sp, #88]
  40ac04:	bl	401650 <strlen@plt>
  40ac08:	str	x0, [sp, #80]
  40ac0c:	ldr	x0, [sp, #80]
  40ac10:	b	40ac18 <ferror@plt+0x9258>
  40ac14:	ldr	x0, [sp, #80]
  40ac18:	cmp	x0, x19
  40ac1c:	b.cc	40ac54 <ferror@plt+0x9294>  // b.lo, b.ul, b.last
  40ac20:	ldr	x1, [sp, #88]
  40ac24:	ldr	x0, [sp, #232]
  40ac28:	add	x0, x1, x0
  40ac2c:	ldr	x2, [sp, #200]
  40ac30:	ldr	x1, [sp, #208]
  40ac34:	bl	401830 <memcmp@plt>
  40ac38:	cmp	w0, #0x0
  40ac3c:	b.ne	40ac54 <ferror@plt+0x9294>  // b.any
  40ac40:	ldrb	w0, [sp, #198]
  40ac44:	cmp	w0, #0x0
  40ac48:	b.ne	40bbf8 <ferror@plt+0xa238>  // b.any
  40ac4c:	mov	w0, #0x1                   	// #1
  40ac50:	strb	w0, [sp, #192]
  40ac54:	ldr	x1, [sp, #88]
  40ac58:	ldr	x0, [sp, #232]
  40ac5c:	add	x0, x1, x0
  40ac60:	ldrb	w0, [x0]
  40ac64:	strb	w0, [sp, #194]
  40ac68:	ldrb	w0, [sp, #194]
  40ac6c:	cmp	w0, #0x7e
  40ac70:	b.hi	40b268 <ferror@plt+0x98a8>  // b.pmore
  40ac74:	adrp	x1, 410000 <ferror@plt+0xe640>
  40ac78:	add	x1, x1, #0x2bc
  40ac7c:	ldr	w0, [x1, w0, uxtw #2]
  40ac80:	adr	x1, 40ac8c <ferror@plt+0x92cc>
  40ac84:	add	x0, x1, w0, sxtw #2
  40ac88:	br	x0
  40ac8c:	ldrb	w0, [sp, #199]
  40ac90:	cmp	w0, #0x0
  40ac94:	b.eq	40ae58 <ferror@plt+0x9498>  // b.none
  40ac98:	ldrb	w0, [sp, #198]
  40ac9c:	cmp	w0, #0x0
  40aca0:	b.ne	40bc00 <ferror@plt+0xa240>  // b.any
  40aca4:	mov	w0, #0x1                   	// #1
  40aca8:	strb	w0, [sp, #191]
  40acac:	ldr	w0, [sp, #76]
  40acb0:	cmp	w0, #0x2
  40acb4:	b.ne	40ad64 <ferror@plt+0x93a4>  // b.any
  40acb8:	ldrb	w0, [sp, #197]
  40acbc:	eor	w0, w0, #0x1
  40acc0:	and	w0, w0, #0xff
  40acc4:	cmp	w0, #0x0
  40acc8:	b.eq	40ad64 <ferror@plt+0x93a4>  // b.none
  40accc:	ldr	x1, [sp, #224]
  40acd0:	ldr	x0, [sp, #96]
  40acd4:	cmp	x1, x0
  40acd8:	b.cs	40acf0 <ferror@plt+0x9330>  // b.hs, b.nlast
  40acdc:	ldr	x1, [sp, #104]
  40ace0:	ldr	x0, [sp, #224]
  40ace4:	add	x0, x1, x0
  40ace8:	mov	w1, #0x27                  	// #39
  40acec:	strb	w1, [x0]
  40acf0:	ldr	x0, [sp, #224]
  40acf4:	add	x0, x0, #0x1
  40acf8:	str	x0, [sp, #224]
  40acfc:	ldr	x1, [sp, #224]
  40ad00:	ldr	x0, [sp, #96]
  40ad04:	cmp	x1, x0
  40ad08:	b.cs	40ad20 <ferror@plt+0x9360>  // b.hs, b.nlast
  40ad0c:	ldr	x1, [sp, #104]
  40ad10:	ldr	x0, [sp, #224]
  40ad14:	add	x0, x1, x0
  40ad18:	mov	w1, #0x24                  	// #36
  40ad1c:	strb	w1, [x0]
  40ad20:	ldr	x0, [sp, #224]
  40ad24:	add	x0, x0, #0x1
  40ad28:	str	x0, [sp, #224]
  40ad2c:	ldr	x1, [sp, #224]
  40ad30:	ldr	x0, [sp, #96]
  40ad34:	cmp	x1, x0
  40ad38:	b.cs	40ad50 <ferror@plt+0x9390>  // b.hs, b.nlast
  40ad3c:	ldr	x1, [sp, #104]
  40ad40:	ldr	x0, [sp, #224]
  40ad44:	add	x0, x1, x0
  40ad48:	mov	w1, #0x27                  	// #39
  40ad4c:	strb	w1, [x0]
  40ad50:	ldr	x0, [sp, #224]
  40ad54:	add	x0, x0, #0x1
  40ad58:	str	x0, [sp, #224]
  40ad5c:	mov	w0, #0x1                   	// #1
  40ad60:	strb	w0, [sp, #197]
  40ad64:	ldr	x1, [sp, #224]
  40ad68:	ldr	x0, [sp, #96]
  40ad6c:	cmp	x1, x0
  40ad70:	b.cs	40ad88 <ferror@plt+0x93c8>  // b.hs, b.nlast
  40ad74:	ldr	x1, [sp, #104]
  40ad78:	ldr	x0, [sp, #224]
  40ad7c:	add	x0, x1, x0
  40ad80:	mov	w1, #0x5c                  	// #92
  40ad84:	strb	w1, [x0]
  40ad88:	ldr	x0, [sp, #224]
  40ad8c:	add	x0, x0, #0x1
  40ad90:	str	x0, [sp, #224]
  40ad94:	ldr	w0, [sp, #76]
  40ad98:	cmp	w0, #0x2
  40ad9c:	b.eq	40ae4c <ferror@plt+0x948c>  // b.none
  40ada0:	ldr	x0, [sp, #232]
  40ada4:	add	x0, x0, #0x1
  40ada8:	ldr	x1, [sp, #80]
  40adac:	cmp	x1, x0
  40adb0:	b.ls	40ae4c <ferror@plt+0x948c>  // b.plast
  40adb4:	ldr	x0, [sp, #232]
  40adb8:	add	x0, x0, #0x1
  40adbc:	ldr	x1, [sp, #88]
  40adc0:	add	x0, x1, x0
  40adc4:	ldrb	w0, [x0]
  40adc8:	cmp	w0, #0x2f
  40adcc:	b.ls	40ae4c <ferror@plt+0x948c>  // b.plast
  40add0:	ldr	x0, [sp, #232]
  40add4:	add	x0, x0, #0x1
  40add8:	ldr	x1, [sp, #88]
  40addc:	add	x0, x1, x0
  40ade0:	ldrb	w0, [x0]
  40ade4:	cmp	w0, #0x39
  40ade8:	b.hi	40ae4c <ferror@plt+0x948c>  // b.pmore
  40adec:	ldr	x1, [sp, #224]
  40adf0:	ldr	x0, [sp, #96]
  40adf4:	cmp	x1, x0
  40adf8:	b.cs	40ae10 <ferror@plt+0x9450>  // b.hs, b.nlast
  40adfc:	ldr	x1, [sp, #104]
  40ae00:	ldr	x0, [sp, #224]
  40ae04:	add	x0, x1, x0
  40ae08:	mov	w1, #0x30                  	// #48
  40ae0c:	strb	w1, [x0]
  40ae10:	ldr	x0, [sp, #224]
  40ae14:	add	x0, x0, #0x1
  40ae18:	str	x0, [sp, #224]
  40ae1c:	ldr	x1, [sp, #224]
  40ae20:	ldr	x0, [sp, #96]
  40ae24:	cmp	x1, x0
  40ae28:	b.cs	40ae40 <ferror@plt+0x9480>  // b.hs, b.nlast
  40ae2c:	ldr	x1, [sp, #104]
  40ae30:	ldr	x0, [sp, #224]
  40ae34:	add	x0, x1, x0
  40ae38:	mov	w1, #0x30                  	// #48
  40ae3c:	strb	w1, [x0]
  40ae40:	ldr	x0, [sp, #224]
  40ae44:	add	x0, x0, #0x1
  40ae48:	str	x0, [sp, #224]
  40ae4c:	mov	w0, #0x30                  	// #48
  40ae50:	strb	w0, [sp, #194]
  40ae54:	b	40b7b8 <ferror@plt+0x9df8>
  40ae58:	ldr	w0, [sp, #72]
  40ae5c:	and	w0, w0, #0x1
  40ae60:	cmp	w0, #0x0
  40ae64:	b.eq	40b7b8 <ferror@plt+0x9df8>  // b.none
  40ae68:	b	40ba54 <ferror@plt+0xa094>
  40ae6c:	ldr	w0, [sp, #76]
  40ae70:	cmp	w0, #0x2
  40ae74:	b.eq	40ae88 <ferror@plt+0x94c8>  // b.none
  40ae78:	ldr	w0, [sp, #76]
  40ae7c:	cmp	w0, #0x5
  40ae80:	b.eq	40ae98 <ferror@plt+0x94d8>  // b.none
  40ae84:	b	40b030 <ferror@plt+0x9670>
  40ae88:	ldrb	w0, [sp, #198]
  40ae8c:	cmp	w0, #0x0
  40ae90:	b.eq	40b024 <ferror@plt+0x9664>  // b.none
  40ae94:	b	40bc34 <ferror@plt+0xa274>
  40ae98:	ldr	w0, [sp, #72]
  40ae9c:	and	w0, w0, #0x4
  40aea0:	cmp	w0, #0x0
  40aea4:	b.eq	40b02c <ferror@plt+0x966c>  // b.none
  40aea8:	ldr	x0, [sp, #232]
  40aeac:	add	x0, x0, #0x2
  40aeb0:	ldr	x1, [sp, #80]
  40aeb4:	cmp	x1, x0
  40aeb8:	b.ls	40b02c <ferror@plt+0x966c>  // b.plast
  40aebc:	ldr	x0, [sp, #232]
  40aec0:	add	x0, x0, #0x1
  40aec4:	ldr	x1, [sp, #88]
  40aec8:	add	x0, x1, x0
  40aecc:	ldrb	w0, [x0]
  40aed0:	cmp	w0, #0x3f
  40aed4:	b.ne	40b02c <ferror@plt+0x966c>  // b.any
  40aed8:	ldr	x0, [sp, #232]
  40aedc:	add	x0, x0, #0x2
  40aee0:	ldr	x1, [sp, #88]
  40aee4:	add	x0, x1, x0
  40aee8:	ldrb	w0, [x0]
  40aeec:	cmp	w0, #0x3e
  40aef0:	cset	w1, hi  // hi = pmore
  40aef4:	and	w1, w1, #0xff
  40aef8:	cmp	w1, #0x0
  40aefc:	b.ne	40b01c <ferror@plt+0x965c>  // b.any
  40af00:	mov	x1, #0x1                   	// #1
  40af04:	lsl	x1, x1, x0
  40af08:	mov	x0, #0xa38200000000        	// #179778741075968
  40af0c:	movk	x0, #0x7000, lsl #48
  40af10:	and	x0, x1, x0
  40af14:	cmp	x0, #0x0
  40af18:	cset	w0, ne  // ne = any
  40af1c:	and	w0, w0, #0xff
  40af20:	cmp	w0, #0x0
  40af24:	b.eq	40b01c <ferror@plt+0x965c>  // b.none
  40af28:	ldrb	w0, [sp, #198]
  40af2c:	cmp	w0, #0x0
  40af30:	b.ne	40bc08 <ferror@plt+0xa248>  // b.any
  40af34:	ldr	x0, [sp, #232]
  40af38:	add	x0, x0, #0x2
  40af3c:	ldr	x1, [sp, #88]
  40af40:	add	x0, x1, x0
  40af44:	ldrb	w0, [x0]
  40af48:	strb	w0, [sp, #194]
  40af4c:	ldr	x0, [sp, #232]
  40af50:	add	x0, x0, #0x2
  40af54:	str	x0, [sp, #232]
  40af58:	ldr	x1, [sp, #224]
  40af5c:	ldr	x0, [sp, #96]
  40af60:	cmp	x1, x0
  40af64:	b.cs	40af7c <ferror@plt+0x95bc>  // b.hs, b.nlast
  40af68:	ldr	x1, [sp, #104]
  40af6c:	ldr	x0, [sp, #224]
  40af70:	add	x0, x1, x0
  40af74:	mov	w1, #0x3f                  	// #63
  40af78:	strb	w1, [x0]
  40af7c:	ldr	x0, [sp, #224]
  40af80:	add	x0, x0, #0x1
  40af84:	str	x0, [sp, #224]
  40af88:	ldr	x1, [sp, #224]
  40af8c:	ldr	x0, [sp, #96]
  40af90:	cmp	x1, x0
  40af94:	b.cs	40afac <ferror@plt+0x95ec>  // b.hs, b.nlast
  40af98:	ldr	x1, [sp, #104]
  40af9c:	ldr	x0, [sp, #224]
  40afa0:	add	x0, x1, x0
  40afa4:	mov	w1, #0x22                  	// #34
  40afa8:	strb	w1, [x0]
  40afac:	ldr	x0, [sp, #224]
  40afb0:	add	x0, x0, #0x1
  40afb4:	str	x0, [sp, #224]
  40afb8:	ldr	x1, [sp, #224]
  40afbc:	ldr	x0, [sp, #96]
  40afc0:	cmp	x1, x0
  40afc4:	b.cs	40afdc <ferror@plt+0x961c>  // b.hs, b.nlast
  40afc8:	ldr	x1, [sp, #104]
  40afcc:	ldr	x0, [sp, #224]
  40afd0:	add	x0, x1, x0
  40afd4:	mov	w1, #0x22                  	// #34
  40afd8:	strb	w1, [x0]
  40afdc:	ldr	x0, [sp, #224]
  40afe0:	add	x0, x0, #0x1
  40afe4:	str	x0, [sp, #224]
  40afe8:	ldr	x1, [sp, #224]
  40afec:	ldr	x0, [sp, #96]
  40aff0:	cmp	x1, x0
  40aff4:	b.cs	40b00c <ferror@plt+0x964c>  // b.hs, b.nlast
  40aff8:	ldr	x1, [sp, #104]
  40affc:	ldr	x0, [sp, #224]
  40b000:	add	x0, x1, x0
  40b004:	mov	w1, #0x3f                  	// #63
  40b008:	strb	w1, [x0]
  40b00c:	ldr	x0, [sp, #224]
  40b010:	add	x0, x0, #0x1
  40b014:	str	x0, [sp, #224]
  40b018:	b	40b020 <ferror@plt+0x9660>
  40b01c:	nop
  40b020:	b	40b02c <ferror@plt+0x966c>
  40b024:	nop
  40b028:	b	40b7e4 <ferror@plt+0x9e24>
  40b02c:	nop
  40b030:	b	40b7e4 <ferror@plt+0x9e24>
  40b034:	mov	w0, #0x61                  	// #97
  40b038:	strb	w0, [sp, #193]
  40b03c:	b	40b0f0 <ferror@plt+0x9730>
  40b040:	mov	w0, #0x62                  	// #98
  40b044:	strb	w0, [sp, #193]
  40b048:	b	40b0f0 <ferror@plt+0x9730>
  40b04c:	mov	w0, #0x66                  	// #102
  40b050:	strb	w0, [sp, #193]
  40b054:	b	40b0f0 <ferror@plt+0x9730>
  40b058:	mov	w0, #0x6e                  	// #110
  40b05c:	strb	w0, [sp, #193]
  40b060:	b	40b0d4 <ferror@plt+0x9714>
  40b064:	mov	w0, #0x72                  	// #114
  40b068:	strb	w0, [sp, #193]
  40b06c:	b	40b0d4 <ferror@plt+0x9714>
  40b070:	mov	w0, #0x74                  	// #116
  40b074:	strb	w0, [sp, #193]
  40b078:	b	40b0d4 <ferror@plt+0x9714>
  40b07c:	mov	w0, #0x76                  	// #118
  40b080:	strb	w0, [sp, #193]
  40b084:	b	40b0f0 <ferror@plt+0x9730>
  40b088:	ldrb	w0, [sp, #194]
  40b08c:	strb	w0, [sp, #193]
  40b090:	ldr	w0, [sp, #76]
  40b094:	cmp	w0, #0x2
  40b098:	b.ne	40b0ac <ferror@plt+0x96ec>  // b.any
  40b09c:	ldrb	w0, [sp, #198]
  40b0a0:	cmp	w0, #0x0
  40b0a4:	b.eq	40b974 <ferror@plt+0x9fb4>  // b.none
  40b0a8:	b	40bc34 <ferror@plt+0xa274>
  40b0ac:	ldrb	w0, [sp, #199]
  40b0b0:	cmp	w0, #0x0
  40b0b4:	b.eq	40b0d0 <ferror@plt+0x9710>  // b.none
  40b0b8:	ldrb	w0, [sp, #198]
  40b0bc:	cmp	w0, #0x0
  40b0c0:	b.eq	40b0d0 <ferror@plt+0x9710>  // b.none
  40b0c4:	ldr	x0, [sp, #200]
  40b0c8:	cmp	x0, #0x0
  40b0cc:	b.ne	40b97c <ferror@plt+0x9fbc>  // b.any
  40b0d0:	nop
  40b0d4:	ldr	w0, [sp, #76]
  40b0d8:	cmp	w0, #0x2
  40b0dc:	b.ne	40b0ec <ferror@plt+0x972c>  // b.any
  40b0e0:	ldrb	w0, [sp, #198]
  40b0e4:	cmp	w0, #0x0
  40b0e8:	b.ne	40bc10 <ferror@plt+0xa250>  // b.any
  40b0ec:	nop
  40b0f0:	ldrb	w0, [sp, #199]
  40b0f4:	cmp	w0, #0x0
  40b0f8:	b.eq	40b7c0 <ferror@plt+0x9e00>  // b.none
  40b0fc:	ldrb	w0, [sp, #193]
  40b100:	strb	w0, [sp, #194]
  40b104:	b	40b874 <ferror@plt+0x9eb4>
  40b108:	ldr	x0, [sp, #80]
  40b10c:	cmn	x0, #0x1
  40b110:	b.ne	40b130 <ferror@plt+0x9770>  // b.any
  40b114:	ldr	x0, [sp, #88]
  40b118:	add	x0, x0, #0x1
  40b11c:	ldrb	w0, [x0]
  40b120:	cmp	w0, #0x0
  40b124:	cset	w0, ne  // ne = any
  40b128:	and	w0, w0, #0xff
  40b12c:	b	40b140 <ferror@plt+0x9780>
  40b130:	ldr	x0, [sp, #80]
  40b134:	cmp	x0, #0x1
  40b138:	cset	w0, ne  // ne = any
  40b13c:	and	w0, w0, #0xff
  40b140:	cmp	w0, #0x0
  40b144:	b.ne	40b7c8 <ferror@plt+0x9e08>  // b.any
  40b148:	ldr	x0, [sp, #232]
  40b14c:	cmp	x0, #0x0
  40b150:	b.ne	40b7d0 <ferror@plt+0x9e10>  // b.any
  40b154:	mov	w0, #0x1                   	// #1
  40b158:	strb	w0, [sp, #190]
  40b15c:	ldr	w0, [sp, #76]
  40b160:	cmp	w0, #0x2
  40b164:	b.ne	40b7d8 <ferror@plt+0x9e18>  // b.any
  40b168:	ldrb	w0, [sp, #198]
  40b16c:	cmp	w0, #0x0
  40b170:	b.eq	40b7d8 <ferror@plt+0x9e18>  // b.none
  40b174:	b	40bc34 <ferror@plt+0xa274>
  40b178:	mov	w0, #0x1                   	// #1
  40b17c:	strb	w0, [sp, #196]
  40b180:	mov	w0, #0x1                   	// #1
  40b184:	strb	w0, [sp, #190]
  40b188:	ldr	w0, [sp, #76]
  40b18c:	cmp	w0, #0x2
  40b190:	b.ne	40b7e0 <ferror@plt+0x9e20>  // b.any
  40b194:	ldrb	w0, [sp, #198]
  40b198:	cmp	w0, #0x0
  40b19c:	b.ne	40bc18 <ferror@plt+0xa258>  // b.any
  40b1a0:	ldr	x0, [sp, #96]
  40b1a4:	cmp	x0, #0x0
  40b1a8:	b.eq	40b1c4 <ferror@plt+0x9804>  // b.none
  40b1ac:	ldr	x0, [sp, #216]
  40b1b0:	cmp	x0, #0x0
  40b1b4:	b.ne	40b1c4 <ferror@plt+0x9804>  // b.any
  40b1b8:	ldr	x0, [sp, #96]
  40b1bc:	str	x0, [sp, #216]
  40b1c0:	str	xzr, [sp, #96]
  40b1c4:	ldr	x1, [sp, #224]
  40b1c8:	ldr	x0, [sp, #96]
  40b1cc:	cmp	x1, x0
  40b1d0:	b.cs	40b1e8 <ferror@plt+0x9828>  // b.hs, b.nlast
  40b1d4:	ldr	x1, [sp, #104]
  40b1d8:	ldr	x0, [sp, #224]
  40b1dc:	add	x0, x1, x0
  40b1e0:	mov	w1, #0x27                  	// #39
  40b1e4:	strb	w1, [x0]
  40b1e8:	ldr	x0, [sp, #224]
  40b1ec:	add	x0, x0, #0x1
  40b1f0:	str	x0, [sp, #224]
  40b1f4:	ldr	x1, [sp, #224]
  40b1f8:	ldr	x0, [sp, #96]
  40b1fc:	cmp	x1, x0
  40b200:	b.cs	40b218 <ferror@plt+0x9858>  // b.hs, b.nlast
  40b204:	ldr	x1, [sp, #104]
  40b208:	ldr	x0, [sp, #224]
  40b20c:	add	x0, x1, x0
  40b210:	mov	w1, #0x5c                  	// #92
  40b214:	strb	w1, [x0]
  40b218:	ldr	x0, [sp, #224]
  40b21c:	add	x0, x0, #0x1
  40b220:	str	x0, [sp, #224]
  40b224:	ldr	x1, [sp, #224]
  40b228:	ldr	x0, [sp, #96]
  40b22c:	cmp	x1, x0
  40b230:	b.cs	40b248 <ferror@plt+0x9888>  // b.hs, b.nlast
  40b234:	ldr	x1, [sp, #104]
  40b238:	ldr	x0, [sp, #224]
  40b23c:	add	x0, x1, x0
  40b240:	mov	w1, #0x27                  	// #39
  40b244:	strb	w1, [x0]
  40b248:	ldr	x0, [sp, #224]
  40b24c:	add	x0, x0, #0x1
  40b250:	str	x0, [sp, #224]
  40b254:	strb	wzr, [sp, #197]
  40b258:	b	40b7e0 <ferror@plt+0x9e20>
  40b25c:	mov	w0, #0x1                   	// #1
  40b260:	strb	w0, [sp, #190]
  40b264:	b	40b7e4 <ferror@plt+0x9e24>
  40b268:	ldrb	w0, [sp, #159]
  40b26c:	cmp	w0, #0x0
  40b270:	b.eq	40b2a8 <ferror@plt+0x98e8>  // b.none
  40b274:	mov	x0, #0x1                   	// #1
  40b278:	str	x0, [sp, #176]
  40b27c:	bl	401870 <__ctype_b_loc@plt>
  40b280:	ldr	x1, [x0]
  40b284:	ldrb	w0, [sp, #194]
  40b288:	lsl	x0, x0, #1
  40b28c:	add	x0, x1, x0
  40b290:	ldrh	w0, [x0]
  40b294:	and	w0, w0, #0x4000
  40b298:	cmp	w0, #0x0
  40b29c:	cset	w0, ne  // ne = any
  40b2a0:	strb	w0, [sp, #175]
  40b2a4:	b	40b484 <ferror@plt+0x9ac4>
  40b2a8:	add	x0, sp, #0x80
  40b2ac:	mov	x2, #0x8                   	// #8
  40b2b0:	mov	w1, #0x0                   	// #0
  40b2b4:	bl	401760 <memset@plt>
  40b2b8:	str	xzr, [sp, #176]
  40b2bc:	mov	w0, #0x1                   	// #1
  40b2c0:	strb	w0, [sp, #175]
  40b2c4:	ldr	x0, [sp, #80]
  40b2c8:	cmn	x0, #0x1
  40b2cc:	b.ne	40b2dc <ferror@plt+0x991c>  // b.any
  40b2d0:	ldr	x0, [sp, #88]
  40b2d4:	bl	401650 <strlen@plt>
  40b2d8:	str	x0, [sp, #80]
  40b2dc:	ldr	x1, [sp, #232]
  40b2e0:	ldr	x0, [sp, #176]
  40b2e4:	add	x0, x1, x0
  40b2e8:	ldr	x1, [sp, #88]
  40b2ec:	add	x4, x1, x0
  40b2f0:	ldr	x1, [sp, #232]
  40b2f4:	ldr	x0, [sp, #176]
  40b2f8:	add	x0, x1, x0
  40b2fc:	ldr	x1, [sp, #80]
  40b300:	sub	x1, x1, x0
  40b304:	add	x2, sp, #0x80
  40b308:	add	x0, sp, #0x7c
  40b30c:	mov	x3, x2
  40b310:	mov	x2, x1
  40b314:	mov	x1, x4
  40b318:	bl	40e8b0 <ferror@plt+0xcef0>
  40b31c:	str	x0, [sp, #144]
  40b320:	ldr	x0, [sp, #144]
  40b324:	cmp	x0, #0x0
  40b328:	b.eq	40b478 <ferror@plt+0x9ab8>  // b.none
  40b32c:	ldr	x0, [sp, #144]
  40b330:	cmn	x0, #0x1
  40b334:	b.ne	40b340 <ferror@plt+0x9980>  // b.any
  40b338:	strb	wzr, [sp, #175]
  40b33c:	b	40b484 <ferror@plt+0x9ac4>
  40b340:	ldr	x0, [sp, #144]
  40b344:	cmn	x0, #0x2
  40b348:	b.ne	40b39c <ferror@plt+0x99dc>  // b.any
  40b34c:	strb	wzr, [sp, #175]
  40b350:	b	40b360 <ferror@plt+0x99a0>
  40b354:	ldr	x0, [sp, #176]
  40b358:	add	x0, x0, #0x1
  40b35c:	str	x0, [sp, #176]
  40b360:	ldr	x1, [sp, #232]
  40b364:	ldr	x0, [sp, #176]
  40b368:	add	x0, x1, x0
  40b36c:	ldr	x1, [sp, #80]
  40b370:	cmp	x1, x0
  40b374:	b.ls	40b480 <ferror@plt+0x9ac0>  // b.plast
  40b378:	ldr	x1, [sp, #232]
  40b37c:	ldr	x0, [sp, #176]
  40b380:	add	x0, x1, x0
  40b384:	ldr	x1, [sp, #88]
  40b388:	add	x0, x1, x0
  40b38c:	ldrb	w0, [x0]
  40b390:	cmp	w0, #0x0
  40b394:	b.ne	40b354 <ferror@plt+0x9994>  // b.any
  40b398:	b	40b480 <ferror@plt+0x9ac0>
  40b39c:	ldrb	w0, [sp, #198]
  40b3a0:	cmp	w0, #0x0
  40b3a4:	b.eq	40b440 <ferror@plt+0x9a80>  // b.none
  40b3a8:	ldr	w0, [sp, #76]
  40b3ac:	cmp	w0, #0x2
  40b3b0:	b.ne	40b440 <ferror@plt+0x9a80>  // b.any
  40b3b4:	mov	x0, #0x1                   	// #1
  40b3b8:	str	x0, [sp, #160]
  40b3bc:	b	40b430 <ferror@plt+0x9a70>
  40b3c0:	ldr	x1, [sp, #232]
  40b3c4:	ldr	x0, [sp, #176]
  40b3c8:	add	x1, x1, x0
  40b3cc:	ldr	x0, [sp, #160]
  40b3d0:	add	x0, x1, x0
  40b3d4:	ldr	x1, [sp, #88]
  40b3d8:	add	x0, x1, x0
  40b3dc:	ldrb	w0, [x0]
  40b3e0:	sub	w0, w0, #0x5b
  40b3e4:	cmp	w0, #0x21
  40b3e8:	cset	w1, hi  // hi = pmore
  40b3ec:	and	w1, w1, #0xff
  40b3f0:	cmp	w1, #0x0
  40b3f4:	b.ne	40b420 <ferror@plt+0x9a60>  // b.any
  40b3f8:	mov	x1, #0x1                   	// #1
  40b3fc:	lsl	x1, x1, x0
  40b400:	mov	x0, #0x2b                  	// #43
  40b404:	movk	x0, #0x2, lsl #32
  40b408:	and	x0, x1, x0
  40b40c:	cmp	x0, #0x0
  40b410:	cset	w0, ne  // ne = any
  40b414:	and	w0, w0, #0xff
  40b418:	cmp	w0, #0x0
  40b41c:	b.ne	40bc34 <ferror@plt+0xa274>  // b.any
  40b420:	nop
  40b424:	ldr	x0, [sp, #160]
  40b428:	add	x0, x0, #0x1
  40b42c:	str	x0, [sp, #160]
  40b430:	ldr	x1, [sp, #160]
  40b434:	ldr	x0, [sp, #144]
  40b438:	cmp	x1, x0
  40b43c:	b.cc	40b3c0 <ferror@plt+0x9a00>  // b.lo, b.ul, b.last
  40b440:	ldr	w0, [sp, #124]
  40b444:	bl	401940 <iswprint@plt>
  40b448:	cmp	w0, #0x0
  40b44c:	b.ne	40b454 <ferror@plt+0x9a94>  // b.any
  40b450:	strb	wzr, [sp, #175]
  40b454:	ldr	x1, [sp, #176]
  40b458:	ldr	x0, [sp, #144]
  40b45c:	add	x0, x1, x0
  40b460:	str	x0, [sp, #176]
  40b464:	add	x0, sp, #0x80
  40b468:	bl	401810 <mbsinit@plt>
  40b46c:	cmp	w0, #0x0
  40b470:	b.eq	40b2dc <ferror@plt+0x991c>  // b.none
  40b474:	b	40b484 <ferror@plt+0x9ac4>
  40b478:	nop
  40b47c:	b	40b484 <ferror@plt+0x9ac4>
  40b480:	nop
  40b484:	ldrb	w0, [sp, #175]
  40b488:	strb	w0, [sp, #190]
  40b48c:	ldr	x0, [sp, #176]
  40b490:	cmp	x0, #0x1
  40b494:	b.hi	40b4b8 <ferror@plt+0x9af8>  // b.pmore
  40b498:	ldrb	w0, [sp, #199]
  40b49c:	cmp	w0, #0x0
  40b4a0:	b.eq	40b7e4 <ferror@plt+0x9e24>  // b.none
  40b4a4:	ldrb	w0, [sp, #175]
  40b4a8:	eor	w0, w0, #0x1
  40b4ac:	and	w0, w0, #0xff
  40b4b0:	cmp	w0, #0x0
  40b4b4:	b.eq	40b7e4 <ferror@plt+0x9e24>  // b.none
  40b4b8:	ldr	x1, [sp, #232]
  40b4bc:	ldr	x0, [sp, #176]
  40b4c0:	add	x0, x1, x0
  40b4c4:	str	x0, [sp, #136]
  40b4c8:	ldrb	w0, [sp, #199]
  40b4cc:	cmp	w0, #0x0
  40b4d0:	b.eq	40b684 <ferror@plt+0x9cc4>  // b.none
  40b4d4:	ldrb	w0, [sp, #175]
  40b4d8:	eor	w0, w0, #0x1
  40b4dc:	and	w0, w0, #0xff
  40b4e0:	cmp	w0, #0x0
  40b4e4:	b.eq	40b684 <ferror@plt+0x9cc4>  // b.none
  40b4e8:	ldrb	w0, [sp, #198]
  40b4ec:	cmp	w0, #0x0
  40b4f0:	b.ne	40bc20 <ferror@plt+0xa260>  // b.any
  40b4f4:	mov	w0, #0x1                   	// #1
  40b4f8:	strb	w0, [sp, #191]
  40b4fc:	ldr	w0, [sp, #76]
  40b500:	cmp	w0, #0x2
  40b504:	b.ne	40b5b4 <ferror@plt+0x9bf4>  // b.any
  40b508:	ldrb	w0, [sp, #197]
  40b50c:	eor	w0, w0, #0x1
  40b510:	and	w0, w0, #0xff
  40b514:	cmp	w0, #0x0
  40b518:	b.eq	40b5b4 <ferror@plt+0x9bf4>  // b.none
  40b51c:	ldr	x1, [sp, #224]
  40b520:	ldr	x0, [sp, #96]
  40b524:	cmp	x1, x0
  40b528:	b.cs	40b540 <ferror@plt+0x9b80>  // b.hs, b.nlast
  40b52c:	ldr	x1, [sp, #104]
  40b530:	ldr	x0, [sp, #224]
  40b534:	add	x0, x1, x0
  40b538:	mov	w1, #0x27                  	// #39
  40b53c:	strb	w1, [x0]
  40b540:	ldr	x0, [sp, #224]
  40b544:	add	x0, x0, #0x1
  40b548:	str	x0, [sp, #224]
  40b54c:	ldr	x1, [sp, #224]
  40b550:	ldr	x0, [sp, #96]
  40b554:	cmp	x1, x0
  40b558:	b.cs	40b570 <ferror@plt+0x9bb0>  // b.hs, b.nlast
  40b55c:	ldr	x1, [sp, #104]
  40b560:	ldr	x0, [sp, #224]
  40b564:	add	x0, x1, x0
  40b568:	mov	w1, #0x24                  	// #36
  40b56c:	strb	w1, [x0]
  40b570:	ldr	x0, [sp, #224]
  40b574:	add	x0, x0, #0x1
  40b578:	str	x0, [sp, #224]
  40b57c:	ldr	x1, [sp, #224]
  40b580:	ldr	x0, [sp, #96]
  40b584:	cmp	x1, x0
  40b588:	b.cs	40b5a0 <ferror@plt+0x9be0>  // b.hs, b.nlast
  40b58c:	ldr	x1, [sp, #104]
  40b590:	ldr	x0, [sp, #224]
  40b594:	add	x0, x1, x0
  40b598:	mov	w1, #0x27                  	// #39
  40b59c:	strb	w1, [x0]
  40b5a0:	ldr	x0, [sp, #224]
  40b5a4:	add	x0, x0, #0x1
  40b5a8:	str	x0, [sp, #224]
  40b5ac:	mov	w0, #0x1                   	// #1
  40b5b0:	strb	w0, [sp, #197]
  40b5b4:	ldr	x1, [sp, #224]
  40b5b8:	ldr	x0, [sp, #96]
  40b5bc:	cmp	x1, x0
  40b5c0:	b.cs	40b5d8 <ferror@plt+0x9c18>  // b.hs, b.nlast
  40b5c4:	ldr	x1, [sp, #104]
  40b5c8:	ldr	x0, [sp, #224]
  40b5cc:	add	x0, x1, x0
  40b5d0:	mov	w1, #0x5c                  	// #92
  40b5d4:	strb	w1, [x0]
  40b5d8:	ldr	x0, [sp, #224]
  40b5dc:	add	x0, x0, #0x1
  40b5e0:	str	x0, [sp, #224]
  40b5e4:	ldr	x1, [sp, #224]
  40b5e8:	ldr	x0, [sp, #96]
  40b5ec:	cmp	x1, x0
  40b5f0:	b.cs	40b618 <ferror@plt+0x9c58>  // b.hs, b.nlast
  40b5f4:	ldrb	w0, [sp, #194]
  40b5f8:	lsr	w0, w0, #6
  40b5fc:	and	w1, w0, #0xff
  40b600:	ldr	x2, [sp, #104]
  40b604:	ldr	x0, [sp, #224]
  40b608:	add	x0, x2, x0
  40b60c:	add	w1, w1, #0x30
  40b610:	and	w1, w1, #0xff
  40b614:	strb	w1, [x0]
  40b618:	ldr	x0, [sp, #224]
  40b61c:	add	x0, x0, #0x1
  40b620:	str	x0, [sp, #224]
  40b624:	ldr	x1, [sp, #224]
  40b628:	ldr	x0, [sp, #96]
  40b62c:	cmp	x1, x0
  40b630:	b.cs	40b660 <ferror@plt+0x9ca0>  // b.hs, b.nlast
  40b634:	ldrb	w0, [sp, #194]
  40b638:	lsr	w0, w0, #3
  40b63c:	and	w0, w0, #0xff
  40b640:	and	w0, w0, #0x7
  40b644:	and	w1, w0, #0xff
  40b648:	ldr	x2, [sp, #104]
  40b64c:	ldr	x0, [sp, #224]
  40b650:	add	x0, x2, x0
  40b654:	add	w1, w1, #0x30
  40b658:	and	w1, w1, #0xff
  40b65c:	strb	w1, [x0]
  40b660:	ldr	x0, [sp, #224]
  40b664:	add	x0, x0, #0x1
  40b668:	str	x0, [sp, #224]
  40b66c:	ldrb	w0, [sp, #194]
  40b670:	and	w0, w0, #0x7
  40b674:	and	w0, w0, #0xff
  40b678:	add	w0, w0, #0x30
  40b67c:	strb	w0, [sp, #194]
  40b680:	b	40b6c4 <ferror@plt+0x9d04>
  40b684:	ldrb	w0, [sp, #192]
  40b688:	cmp	w0, #0x0
  40b68c:	b.eq	40b6c4 <ferror@plt+0x9d04>  // b.none
  40b690:	ldr	x1, [sp, #224]
  40b694:	ldr	x0, [sp, #96]
  40b698:	cmp	x1, x0
  40b69c:	b.cs	40b6b4 <ferror@plt+0x9cf4>  // b.hs, b.nlast
  40b6a0:	ldr	x1, [sp, #104]
  40b6a4:	ldr	x0, [sp, #224]
  40b6a8:	add	x0, x1, x0
  40b6ac:	mov	w1, #0x5c                  	// #92
  40b6b0:	strb	w1, [x0]
  40b6b4:	ldr	x0, [sp, #224]
  40b6b8:	add	x0, x0, #0x1
  40b6bc:	str	x0, [sp, #224]
  40b6c0:	strb	wzr, [sp, #192]
  40b6c4:	ldr	x0, [sp, #232]
  40b6c8:	add	x0, x0, #0x1
  40b6cc:	ldr	x1, [sp, #136]
  40b6d0:	cmp	x1, x0
  40b6d4:	b.ls	40b7b0 <ferror@plt+0x9df0>  // b.plast
  40b6d8:	ldrb	w0, [sp, #197]
  40b6dc:	cmp	w0, #0x0
  40b6e0:	b.eq	40b75c <ferror@plt+0x9d9c>  // b.none
  40b6e4:	ldrb	w0, [sp, #191]
  40b6e8:	eor	w0, w0, #0x1
  40b6ec:	and	w0, w0, #0xff
  40b6f0:	cmp	w0, #0x0
  40b6f4:	b.eq	40b75c <ferror@plt+0x9d9c>  // b.none
  40b6f8:	ldr	x1, [sp, #224]
  40b6fc:	ldr	x0, [sp, #96]
  40b700:	cmp	x1, x0
  40b704:	b.cs	40b71c <ferror@plt+0x9d5c>  // b.hs, b.nlast
  40b708:	ldr	x1, [sp, #104]
  40b70c:	ldr	x0, [sp, #224]
  40b710:	add	x0, x1, x0
  40b714:	mov	w1, #0x27                  	// #39
  40b718:	strb	w1, [x0]
  40b71c:	ldr	x0, [sp, #224]
  40b720:	add	x0, x0, #0x1
  40b724:	str	x0, [sp, #224]
  40b728:	ldr	x1, [sp, #224]
  40b72c:	ldr	x0, [sp, #96]
  40b730:	cmp	x1, x0
  40b734:	b.cs	40b74c <ferror@plt+0x9d8c>  // b.hs, b.nlast
  40b738:	ldr	x1, [sp, #104]
  40b73c:	ldr	x0, [sp, #224]
  40b740:	add	x0, x1, x0
  40b744:	mov	w1, #0x27                  	// #39
  40b748:	strb	w1, [x0]
  40b74c:	ldr	x0, [sp, #224]
  40b750:	add	x0, x0, #0x1
  40b754:	str	x0, [sp, #224]
  40b758:	strb	wzr, [sp, #197]
  40b75c:	ldr	x1, [sp, #224]
  40b760:	ldr	x0, [sp, #96]
  40b764:	cmp	x1, x0
  40b768:	b.cs	40b780 <ferror@plt+0x9dc0>  // b.hs, b.nlast
  40b76c:	ldr	x1, [sp, #104]
  40b770:	ldr	x0, [sp, #224]
  40b774:	add	x0, x1, x0
  40b778:	ldrb	w1, [sp, #194]
  40b77c:	strb	w1, [x0]
  40b780:	ldr	x0, [sp, #224]
  40b784:	add	x0, x0, #0x1
  40b788:	str	x0, [sp, #224]
  40b78c:	ldr	x0, [sp, #232]
  40b790:	add	x0, x0, #0x1
  40b794:	str	x0, [sp, #232]
  40b798:	ldr	x1, [sp, #88]
  40b79c:	ldr	x0, [sp, #232]
  40b7a0:	add	x0, x1, x0
  40b7a4:	ldrb	w0, [x0]
  40b7a8:	strb	w0, [sp, #194]
  40b7ac:	b	40b4c8 <ferror@plt+0x9b08>
  40b7b0:	nop
  40b7b4:	b	40b988 <ferror@plt+0x9fc8>
  40b7b8:	nop
  40b7bc:	b	40b7e4 <ferror@plt+0x9e24>
  40b7c0:	nop
  40b7c4:	b	40b7e4 <ferror@plt+0x9e24>
  40b7c8:	nop
  40b7cc:	b	40b7e4 <ferror@plt+0x9e24>
  40b7d0:	nop
  40b7d4:	b	40b7e4 <ferror@plt+0x9e24>
  40b7d8:	nop
  40b7dc:	b	40b7e4 <ferror@plt+0x9e24>
  40b7e0:	nop
  40b7e4:	ldrb	w0, [sp, #199]
  40b7e8:	eor	w0, w0, #0x1
  40b7ec:	and	w0, w0, #0xff
  40b7f0:	cmp	w0, #0x0
  40b7f4:	b.ne	40b804 <ferror@plt+0x9e44>  // b.any
  40b7f8:	ldr	w0, [sp, #76]
  40b7fc:	cmp	w0, #0x2
  40b800:	b.ne	40b818 <ferror@plt+0x9e58>  // b.any
  40b804:	ldrb	w0, [sp, #198]
  40b808:	eor	w0, w0, #0x1
  40b80c:	and	w0, w0, #0xff
  40b810:	cmp	w0, #0x0
  40b814:	b.ne	40b85c <ferror@plt+0x9e9c>  // b.any
  40b818:	ldr	x0, [sp, #64]
  40b81c:	cmp	x0, #0x0
  40b820:	b.eq	40b85c <ferror@plt+0x9e9c>  // b.none
  40b824:	ldrb	w0, [sp, #194]
  40b828:	lsr	w0, w0, #5
  40b82c:	and	w0, w0, #0xff
  40b830:	and	x0, x0, #0xff
  40b834:	lsl	x0, x0, #2
  40b838:	ldr	x1, [sp, #64]
  40b83c:	add	x0, x1, x0
  40b840:	ldr	w1, [x0]
  40b844:	ldrb	w0, [sp, #194]
  40b848:	and	w0, w0, #0x1f
  40b84c:	lsr	w0, w1, w0
  40b850:	and	w0, w0, #0x1
  40b854:	cmp	w0, #0x0
  40b858:	b.ne	40b870 <ferror@plt+0x9eb0>  // b.any
  40b85c:	ldrb	w0, [sp, #192]
  40b860:	eor	w0, w0, #0x1
  40b864:	and	w0, w0, #0xff
  40b868:	cmp	w0, #0x0
  40b86c:	b.ne	40b984 <ferror@plt+0x9fc4>  // b.any
  40b870:	nop
  40b874:	ldrb	w0, [sp, #198]
  40b878:	cmp	w0, #0x0
  40b87c:	b.ne	40bc28 <ferror@plt+0xa268>  // b.any
  40b880:	mov	w0, #0x1                   	// #1
  40b884:	strb	w0, [sp, #191]
  40b888:	ldr	w0, [sp, #76]
  40b88c:	cmp	w0, #0x2
  40b890:	b.ne	40b940 <ferror@plt+0x9f80>  // b.any
  40b894:	ldrb	w0, [sp, #197]
  40b898:	eor	w0, w0, #0x1
  40b89c:	and	w0, w0, #0xff
  40b8a0:	cmp	w0, #0x0
  40b8a4:	b.eq	40b940 <ferror@plt+0x9f80>  // b.none
  40b8a8:	ldr	x1, [sp, #224]
  40b8ac:	ldr	x0, [sp, #96]
  40b8b0:	cmp	x1, x0
  40b8b4:	b.cs	40b8cc <ferror@plt+0x9f0c>  // b.hs, b.nlast
  40b8b8:	ldr	x1, [sp, #104]
  40b8bc:	ldr	x0, [sp, #224]
  40b8c0:	add	x0, x1, x0
  40b8c4:	mov	w1, #0x27                  	// #39
  40b8c8:	strb	w1, [x0]
  40b8cc:	ldr	x0, [sp, #224]
  40b8d0:	add	x0, x0, #0x1
  40b8d4:	str	x0, [sp, #224]
  40b8d8:	ldr	x1, [sp, #224]
  40b8dc:	ldr	x0, [sp, #96]
  40b8e0:	cmp	x1, x0
  40b8e4:	b.cs	40b8fc <ferror@plt+0x9f3c>  // b.hs, b.nlast
  40b8e8:	ldr	x1, [sp, #104]
  40b8ec:	ldr	x0, [sp, #224]
  40b8f0:	add	x0, x1, x0
  40b8f4:	mov	w1, #0x24                  	// #36
  40b8f8:	strb	w1, [x0]
  40b8fc:	ldr	x0, [sp, #224]
  40b900:	add	x0, x0, #0x1
  40b904:	str	x0, [sp, #224]
  40b908:	ldr	x1, [sp, #224]
  40b90c:	ldr	x0, [sp, #96]
  40b910:	cmp	x1, x0
  40b914:	b.cs	40b92c <ferror@plt+0x9f6c>  // b.hs, b.nlast
  40b918:	ldr	x1, [sp, #104]
  40b91c:	ldr	x0, [sp, #224]
  40b920:	add	x0, x1, x0
  40b924:	mov	w1, #0x27                  	// #39
  40b928:	strb	w1, [x0]
  40b92c:	ldr	x0, [sp, #224]
  40b930:	add	x0, x0, #0x1
  40b934:	str	x0, [sp, #224]
  40b938:	mov	w0, #0x1                   	// #1
  40b93c:	strb	w0, [sp, #197]
  40b940:	ldr	x1, [sp, #224]
  40b944:	ldr	x0, [sp, #96]
  40b948:	cmp	x1, x0
  40b94c:	b.cs	40b964 <ferror@plt+0x9fa4>  // b.hs, b.nlast
  40b950:	ldr	x1, [sp, #104]
  40b954:	ldr	x0, [sp, #224]
  40b958:	add	x0, x1, x0
  40b95c:	mov	w1, #0x5c                  	// #92
  40b960:	strb	w1, [x0]
  40b964:	ldr	x0, [sp, #224]
  40b968:	add	x0, x0, #0x1
  40b96c:	str	x0, [sp, #224]
  40b970:	b	40b988 <ferror@plt+0x9fc8>
  40b974:	nop
  40b978:	b	40b988 <ferror@plt+0x9fc8>
  40b97c:	nop
  40b980:	b	40b988 <ferror@plt+0x9fc8>
  40b984:	nop
  40b988:	ldrb	w0, [sp, #197]
  40b98c:	cmp	w0, #0x0
  40b990:	b.eq	40ba0c <ferror@plt+0xa04c>  // b.none
  40b994:	ldrb	w0, [sp, #191]
  40b998:	eor	w0, w0, #0x1
  40b99c:	and	w0, w0, #0xff
  40b9a0:	cmp	w0, #0x0
  40b9a4:	b.eq	40ba0c <ferror@plt+0xa04c>  // b.none
  40b9a8:	ldr	x1, [sp, #224]
  40b9ac:	ldr	x0, [sp, #96]
  40b9b0:	cmp	x1, x0
  40b9b4:	b.cs	40b9cc <ferror@plt+0xa00c>  // b.hs, b.nlast
  40b9b8:	ldr	x1, [sp, #104]
  40b9bc:	ldr	x0, [sp, #224]
  40b9c0:	add	x0, x1, x0
  40b9c4:	mov	w1, #0x27                  	// #39
  40b9c8:	strb	w1, [x0]
  40b9cc:	ldr	x0, [sp, #224]
  40b9d0:	add	x0, x0, #0x1
  40b9d4:	str	x0, [sp, #224]
  40b9d8:	ldr	x1, [sp, #224]
  40b9dc:	ldr	x0, [sp, #96]
  40b9e0:	cmp	x1, x0
  40b9e4:	b.cs	40b9fc <ferror@plt+0xa03c>  // b.hs, b.nlast
  40b9e8:	ldr	x1, [sp, #104]
  40b9ec:	ldr	x0, [sp, #224]
  40b9f0:	add	x0, x1, x0
  40b9f4:	mov	w1, #0x27                  	// #39
  40b9f8:	strb	w1, [x0]
  40b9fc:	ldr	x0, [sp, #224]
  40ba00:	add	x0, x0, #0x1
  40ba04:	str	x0, [sp, #224]
  40ba08:	strb	wzr, [sp, #197]
  40ba0c:	ldr	x1, [sp, #224]
  40ba10:	ldr	x0, [sp, #96]
  40ba14:	cmp	x1, x0
  40ba18:	b.cs	40ba30 <ferror@plt+0xa070>  // b.hs, b.nlast
  40ba1c:	ldr	x1, [sp, #104]
  40ba20:	ldr	x0, [sp, #224]
  40ba24:	add	x0, x1, x0
  40ba28:	ldrb	w1, [sp, #194]
  40ba2c:	strb	w1, [x0]
  40ba30:	ldr	x0, [sp, #224]
  40ba34:	add	x0, x0, #0x1
  40ba38:	str	x0, [sp, #224]
  40ba3c:	ldrb	w0, [sp, #190]
  40ba40:	eor	w0, w0, #0x1
  40ba44:	and	w0, w0, #0xff
  40ba48:	cmp	w0, #0x0
  40ba4c:	b.eq	40ba54 <ferror@plt+0xa094>  // b.none
  40ba50:	strb	wzr, [sp, #195]
  40ba54:	ldr	x0, [sp, #232]
  40ba58:	add	x0, x0, #0x1
  40ba5c:	str	x0, [sp, #232]
  40ba60:	ldr	x0, [sp, #80]
  40ba64:	cmn	x0, #0x1
  40ba68:	b.ne	40ba8c <ferror@plt+0xa0cc>  // b.any
  40ba6c:	ldr	x1, [sp, #88]
  40ba70:	ldr	x0, [sp, #232]
  40ba74:	add	x0, x1, x0
  40ba78:	ldrb	w0, [x0]
  40ba7c:	cmp	w0, #0x0
  40ba80:	cset	w0, ne  // ne = any
  40ba84:	and	w0, w0, #0xff
  40ba88:	b	40baa0 <ferror@plt+0xa0e0>
  40ba8c:	ldr	x1, [sp, #232]
  40ba90:	ldr	x0, [sp, #80]
  40ba94:	cmp	x1, x0
  40ba98:	cset	w0, ne  // ne = any
  40ba9c:	and	w0, w0, #0xff
  40baa0:	cmp	w0, #0x0
  40baa4:	b.ne	40abac <ferror@plt+0x91ec>  // b.any
  40baa8:	ldr	x0, [sp, #224]
  40baac:	cmp	x0, #0x0
  40bab0:	b.ne	40bacc <ferror@plt+0xa10c>  // b.any
  40bab4:	ldr	w0, [sp, #76]
  40bab8:	cmp	w0, #0x2
  40babc:	b.ne	40bacc <ferror@plt+0xa10c>  // b.any
  40bac0:	ldrb	w0, [sp, #198]
  40bac4:	cmp	w0, #0x0
  40bac8:	b.ne	40bc30 <ferror@plt+0xa270>  // b.any
  40bacc:	ldr	w0, [sp, #76]
  40bad0:	cmp	w0, #0x2
  40bad4:	b.ne	40bb5c <ferror@plt+0xa19c>  // b.any
  40bad8:	ldrb	w0, [sp, #198]
  40badc:	eor	w0, w0, #0x1
  40bae0:	and	w0, w0, #0xff
  40bae4:	cmp	w0, #0x0
  40bae8:	b.eq	40bb5c <ferror@plt+0xa19c>  // b.none
  40baec:	ldrb	w0, [sp, #196]
  40baf0:	cmp	w0, #0x0
  40baf4:	b.eq	40bb5c <ferror@plt+0xa19c>  // b.none
  40baf8:	ldrb	w0, [sp, #195]
  40bafc:	cmp	w0, #0x0
  40bb00:	b.eq	40bb34 <ferror@plt+0xa174>  // b.none
  40bb04:	ldr	x0, [sp, #240]
  40bb08:	str	x0, [sp]
  40bb0c:	ldr	x7, [sp, #56]
  40bb10:	ldr	x6, [sp, #64]
  40bb14:	ldr	w5, [sp, #72]
  40bb18:	mov	w4, #0x5                   	// #5
  40bb1c:	ldr	x3, [sp, #80]
  40bb20:	ldr	x2, [sp, #88]
  40bb24:	ldr	x1, [sp, #216]
  40bb28:	ldr	x0, [sp, #104]
  40bb2c:	bl	40a884 <ferror@plt+0x8ec4>
  40bb30:	b	40bc88 <ferror@plt+0xa2c8>
  40bb34:	ldr	x0, [sp, #96]
  40bb38:	cmp	x0, #0x0
  40bb3c:	b.ne	40bb5c <ferror@plt+0xa19c>  // b.any
  40bb40:	ldr	x0, [sp, #216]
  40bb44:	cmp	x0, #0x0
  40bb48:	b.eq	40bb5c <ferror@plt+0xa19c>  // b.none
  40bb4c:	ldr	x0, [sp, #216]
  40bb50:	str	x0, [sp, #96]
  40bb54:	str	xzr, [sp, #224]
  40bb58:	b	40a8fc <ferror@plt+0x8f3c>
  40bb5c:	ldr	x0, [sp, #208]
  40bb60:	cmp	x0, #0x0
  40bb64:	b.eq	40bbd0 <ferror@plt+0xa210>  // b.none
  40bb68:	ldrb	w0, [sp, #198]
  40bb6c:	eor	w0, w0, #0x1
  40bb70:	and	w0, w0, #0xff
  40bb74:	cmp	w0, #0x0
  40bb78:	b.eq	40bbd0 <ferror@plt+0xa210>  // b.none
  40bb7c:	b	40bbc0 <ferror@plt+0xa200>
  40bb80:	ldr	x1, [sp, #224]
  40bb84:	ldr	x0, [sp, #96]
  40bb88:	cmp	x1, x0
  40bb8c:	b.cs	40bba8 <ferror@plt+0xa1e8>  // b.hs, b.nlast
  40bb90:	ldr	x1, [sp, #104]
  40bb94:	ldr	x0, [sp, #224]
  40bb98:	add	x0, x1, x0
  40bb9c:	ldr	x1, [sp, #208]
  40bba0:	ldrb	w1, [x1]
  40bba4:	strb	w1, [x0]
  40bba8:	ldr	x0, [sp, #224]
  40bbac:	add	x0, x0, #0x1
  40bbb0:	str	x0, [sp, #224]
  40bbb4:	ldr	x0, [sp, #208]
  40bbb8:	add	x0, x0, #0x1
  40bbbc:	str	x0, [sp, #208]
  40bbc0:	ldr	x0, [sp, #208]
  40bbc4:	ldrb	w0, [x0]
  40bbc8:	cmp	w0, #0x0
  40bbcc:	b.ne	40bb80 <ferror@plt+0xa1c0>  // b.any
  40bbd0:	ldr	x1, [sp, #224]
  40bbd4:	ldr	x0, [sp, #96]
  40bbd8:	cmp	x1, x0
  40bbdc:	b.cs	40bbf0 <ferror@plt+0xa230>  // b.hs, b.nlast
  40bbe0:	ldr	x1, [sp, #104]
  40bbe4:	ldr	x0, [sp, #224]
  40bbe8:	add	x0, x1, x0
  40bbec:	strb	wzr, [x0]
  40bbf0:	ldr	x0, [sp, #224]
  40bbf4:	b	40bc88 <ferror@plt+0xa2c8>
  40bbf8:	nop
  40bbfc:	b	40bc34 <ferror@plt+0xa274>
  40bc00:	nop
  40bc04:	b	40bc34 <ferror@plt+0xa274>
  40bc08:	nop
  40bc0c:	b	40bc34 <ferror@plt+0xa274>
  40bc10:	nop
  40bc14:	b	40bc34 <ferror@plt+0xa274>
  40bc18:	nop
  40bc1c:	b	40bc34 <ferror@plt+0xa274>
  40bc20:	nop
  40bc24:	b	40bc34 <ferror@plt+0xa274>
  40bc28:	nop
  40bc2c:	b	40bc34 <ferror@plt+0xa274>
  40bc30:	nop
  40bc34:	ldr	w0, [sp, #76]
  40bc38:	cmp	w0, #0x2
  40bc3c:	b.ne	40bc54 <ferror@plt+0xa294>  // b.any
  40bc40:	ldrb	w0, [sp, #199]
  40bc44:	cmp	w0, #0x0
  40bc48:	b.eq	40bc54 <ferror@plt+0xa294>  // b.none
  40bc4c:	mov	w0, #0x4                   	// #4
  40bc50:	str	w0, [sp, #76]
  40bc54:	ldr	w0, [sp, #72]
  40bc58:	and	w1, w0, #0xfffffffd
  40bc5c:	ldr	x0, [sp, #240]
  40bc60:	str	x0, [sp]
  40bc64:	ldr	x7, [sp, #56]
  40bc68:	mov	x6, #0x0                   	// #0
  40bc6c:	mov	w5, w1
  40bc70:	ldr	w4, [sp, #76]
  40bc74:	ldr	x3, [sp, #80]
  40bc78:	ldr	x2, [sp, #88]
  40bc7c:	ldr	x1, [sp, #96]
  40bc80:	ldr	x0, [sp, #104]
  40bc84:	bl	40a884 <ferror@plt+0x8ec4>
  40bc88:	ldr	x19, [sp, #32]
  40bc8c:	ldp	x29, x30, [sp, #16]
  40bc90:	add	sp, sp, #0xf0
  40bc94:	ret
  40bc98:	sub	sp, sp, #0x70
  40bc9c:	stp	x29, x30, [sp, #16]
  40bca0:	add	x29, sp, #0x10
  40bca4:	str	x0, [sp, #72]
  40bca8:	str	x1, [sp, #64]
  40bcac:	str	x2, [sp, #56]
  40bcb0:	str	x3, [sp, #48]
  40bcb4:	str	x4, [sp, #40]
  40bcb8:	ldr	x0, [sp, #40]
  40bcbc:	cmp	x0, #0x0
  40bcc0:	b.eq	40bccc <ferror@plt+0xa30c>  // b.none
  40bcc4:	ldr	x0, [sp, #40]
  40bcc8:	b	40bcd4 <ferror@plt+0xa314>
  40bccc:	adrp	x0, 423000 <ferror@plt+0x21640>
  40bcd0:	add	x0, x0, #0x318
  40bcd4:	str	x0, [sp, #104]
  40bcd8:	bl	401970 <__errno_location@plt>
  40bcdc:	ldr	w0, [x0]
  40bce0:	str	w0, [sp, #100]
  40bce4:	ldr	x0, [sp, #104]
  40bce8:	ldr	w1, [x0]
  40bcec:	ldr	x0, [sp, #104]
  40bcf0:	ldr	w2, [x0, #4]
  40bcf4:	ldr	x0, [sp, #104]
  40bcf8:	add	x3, x0, #0x8
  40bcfc:	ldr	x0, [sp, #104]
  40bd00:	ldr	x4, [x0, #40]
  40bd04:	ldr	x0, [sp, #104]
  40bd08:	ldr	x0, [x0, #48]
  40bd0c:	str	x0, [sp]
  40bd10:	mov	x7, x4
  40bd14:	mov	x6, x3
  40bd18:	mov	w5, w2
  40bd1c:	mov	w4, w1
  40bd20:	ldr	x3, [sp, #48]
  40bd24:	ldr	x2, [sp, #56]
  40bd28:	ldr	x1, [sp, #64]
  40bd2c:	ldr	x0, [sp, #72]
  40bd30:	bl	40a884 <ferror@plt+0x8ec4>
  40bd34:	str	x0, [sp, #88]
  40bd38:	bl	401970 <__errno_location@plt>
  40bd3c:	mov	x1, x0
  40bd40:	ldr	w0, [sp, #100]
  40bd44:	str	w0, [x1]
  40bd48:	ldr	x0, [sp, #88]
  40bd4c:	ldp	x29, x30, [sp, #16]
  40bd50:	add	sp, sp, #0x70
  40bd54:	ret
  40bd58:	stp	x29, x30, [sp, #-48]!
  40bd5c:	mov	x29, sp
  40bd60:	str	x0, [sp, #40]
  40bd64:	str	x1, [sp, #32]
  40bd68:	str	x2, [sp, #24]
  40bd6c:	ldr	x3, [sp, #24]
  40bd70:	mov	x2, #0x0                   	// #0
  40bd74:	ldr	x1, [sp, #32]
  40bd78:	ldr	x0, [sp, #40]
  40bd7c:	bl	40bd88 <ferror@plt+0xa3c8>
  40bd80:	ldp	x29, x30, [sp], #48
  40bd84:	ret
  40bd88:	sub	sp, sp, #0x60
  40bd8c:	stp	x29, x30, [sp, #16]
  40bd90:	add	x29, sp, #0x10
  40bd94:	str	x0, [sp, #56]
  40bd98:	str	x1, [sp, #48]
  40bd9c:	str	x2, [sp, #40]
  40bda0:	str	x3, [sp, #32]
  40bda4:	ldr	x0, [sp, #32]
  40bda8:	cmp	x0, #0x0
  40bdac:	b.eq	40bdb8 <ferror@plt+0xa3f8>  // b.none
  40bdb0:	ldr	x0, [sp, #32]
  40bdb4:	b	40bdc0 <ferror@plt+0xa400>
  40bdb8:	adrp	x0, 423000 <ferror@plt+0x21640>
  40bdbc:	add	x0, x0, #0x318
  40bdc0:	str	x0, [sp, #88]
  40bdc4:	bl	401970 <__errno_location@plt>
  40bdc8:	ldr	w0, [x0]
  40bdcc:	str	w0, [sp, #84]
  40bdd0:	ldr	x0, [sp, #88]
  40bdd4:	ldr	w0, [x0, #4]
  40bdd8:	ldr	x1, [sp, #40]
  40bddc:	cmp	x1, #0x0
  40bde0:	cset	w1, eq  // eq = none
  40bde4:	and	w1, w1, #0xff
  40bde8:	orr	w0, w0, w1
  40bdec:	str	w0, [sp, #80]
  40bdf0:	ldr	x0, [sp, #88]
  40bdf4:	ldr	w1, [x0]
  40bdf8:	ldr	x0, [sp, #88]
  40bdfc:	add	x2, x0, #0x8
  40be00:	ldr	x0, [sp, #88]
  40be04:	ldr	x3, [x0, #40]
  40be08:	ldr	x0, [sp, #88]
  40be0c:	ldr	x0, [x0, #48]
  40be10:	str	x0, [sp]
  40be14:	mov	x7, x3
  40be18:	mov	x6, x2
  40be1c:	ldr	w5, [sp, #80]
  40be20:	mov	w4, w1
  40be24:	ldr	x3, [sp, #48]
  40be28:	ldr	x2, [sp, #56]
  40be2c:	mov	x1, #0x0                   	// #0
  40be30:	mov	x0, #0x0                   	// #0
  40be34:	bl	40a884 <ferror@plt+0x8ec4>
  40be38:	add	x0, x0, #0x1
  40be3c:	str	x0, [sp, #72]
  40be40:	ldr	x0, [sp, #72]
  40be44:	bl	40d1b8 <ferror@plt+0xb7f8>
  40be48:	str	x0, [sp, #64]
  40be4c:	ldr	x0, [sp, #88]
  40be50:	ldr	w1, [x0]
  40be54:	ldr	x0, [sp, #88]
  40be58:	add	x2, x0, #0x8
  40be5c:	ldr	x0, [sp, #88]
  40be60:	ldr	x3, [x0, #40]
  40be64:	ldr	x0, [sp, #88]
  40be68:	ldr	x0, [x0, #48]
  40be6c:	str	x0, [sp]
  40be70:	mov	x7, x3
  40be74:	mov	x6, x2
  40be78:	ldr	w5, [sp, #80]
  40be7c:	mov	w4, w1
  40be80:	ldr	x3, [sp, #48]
  40be84:	ldr	x2, [sp, #56]
  40be88:	ldr	x1, [sp, #72]
  40be8c:	ldr	x0, [sp, #64]
  40be90:	bl	40a884 <ferror@plt+0x8ec4>
  40be94:	bl	401970 <__errno_location@plt>
  40be98:	mov	x1, x0
  40be9c:	ldr	w0, [sp, #84]
  40bea0:	str	w0, [x1]
  40bea4:	ldr	x0, [sp, #40]
  40bea8:	cmp	x0, #0x0
  40beac:	b.eq	40bec0 <ferror@plt+0xa500>  // b.none
  40beb0:	ldr	x0, [sp, #72]
  40beb4:	sub	x1, x0, #0x1
  40beb8:	ldr	x0, [sp, #40]
  40bebc:	str	x1, [x0]
  40bec0:	ldr	x0, [sp, #64]
  40bec4:	ldp	x29, x30, [sp, #16]
  40bec8:	add	sp, sp, #0x60
  40becc:	ret
  40bed0:	stp	x29, x30, [sp, #-32]!
  40bed4:	mov	x29, sp
  40bed8:	adrp	x0, 423000 <ferror@plt+0x21640>
  40bedc:	add	x0, x0, #0x250
  40bee0:	ldr	x0, [x0]
  40bee4:	str	x0, [sp, #16]
  40bee8:	mov	w0, #0x1                   	// #1
  40beec:	str	w0, [sp, #28]
  40bef0:	b	40bf18 <ferror@plt+0xa558>
  40bef4:	ldrsw	x0, [sp, #28]
  40bef8:	lsl	x0, x0, #4
  40befc:	ldr	x1, [sp, #16]
  40bf00:	add	x0, x1, x0
  40bf04:	ldr	x0, [x0, #8]
  40bf08:	bl	4018b0 <free@plt>
  40bf0c:	ldr	w0, [sp, #28]
  40bf10:	add	w0, w0, #0x1
  40bf14:	str	w0, [sp, #28]
  40bf18:	adrp	x0, 423000 <ferror@plt+0x21640>
  40bf1c:	add	x0, x0, #0x238
  40bf20:	ldr	w0, [x0]
  40bf24:	ldr	w1, [sp, #28]
  40bf28:	cmp	w1, w0
  40bf2c:	b.lt	40bef4 <ferror@plt+0xa534>  // b.tstop
  40bf30:	ldr	x0, [sp, #16]
  40bf34:	ldr	x1, [x0, #8]
  40bf38:	adrp	x0, 423000 <ferror@plt+0x21640>
  40bf3c:	add	x0, x0, #0x350
  40bf40:	cmp	x1, x0
  40bf44:	b.eq	40bf78 <ferror@plt+0xa5b8>  // b.none
  40bf48:	ldr	x0, [sp, #16]
  40bf4c:	ldr	x0, [x0, #8]
  40bf50:	bl	4018b0 <free@plt>
  40bf54:	adrp	x0, 423000 <ferror@plt+0x21640>
  40bf58:	add	x0, x0, #0x240
  40bf5c:	mov	x1, #0x100                 	// #256
  40bf60:	str	x1, [x0]
  40bf64:	adrp	x0, 423000 <ferror@plt+0x21640>
  40bf68:	add	x0, x0, #0x240
  40bf6c:	adrp	x1, 423000 <ferror@plt+0x21640>
  40bf70:	add	x1, x1, #0x350
  40bf74:	str	x1, [x0, #8]
  40bf78:	ldr	x1, [sp, #16]
  40bf7c:	adrp	x0, 423000 <ferror@plt+0x21640>
  40bf80:	add	x0, x0, #0x240
  40bf84:	cmp	x1, x0
  40bf88:	b.eq	40bfa8 <ferror@plt+0xa5e8>  // b.none
  40bf8c:	ldr	x0, [sp, #16]
  40bf90:	bl	4018b0 <free@plt>
  40bf94:	adrp	x0, 423000 <ferror@plt+0x21640>
  40bf98:	add	x0, x0, #0x250
  40bf9c:	adrp	x1, 423000 <ferror@plt+0x21640>
  40bfa0:	add	x1, x1, #0x240
  40bfa4:	str	x1, [x0]
  40bfa8:	adrp	x0, 423000 <ferror@plt+0x21640>
  40bfac:	add	x0, x0, #0x238
  40bfb0:	mov	w1, #0x1                   	// #1
  40bfb4:	str	w1, [x0]
  40bfb8:	nop
  40bfbc:	ldp	x29, x30, [sp], #32
  40bfc0:	ret
  40bfc4:	sub	sp, sp, #0x80
  40bfc8:	stp	x29, x30, [sp, #16]
  40bfcc:	add	x29, sp, #0x10
  40bfd0:	str	w0, [sp, #60]
  40bfd4:	str	x1, [sp, #48]
  40bfd8:	str	x2, [sp, #40]
  40bfdc:	str	x3, [sp, #32]
  40bfe0:	bl	401970 <__errno_location@plt>
  40bfe4:	ldr	w0, [x0]
  40bfe8:	str	w0, [sp, #108]
  40bfec:	adrp	x0, 423000 <ferror@plt+0x21640>
  40bff0:	add	x0, x0, #0x250
  40bff4:	ldr	x0, [x0]
  40bff8:	str	x0, [sp, #120]
  40bffc:	ldr	w0, [sp, #60]
  40c000:	cmp	w0, #0x0
  40c004:	b.ge	40c00c <ferror@plt+0xa64c>  // b.tcont
  40c008:	bl	4017f0 <abort@plt>
  40c00c:	adrp	x0, 423000 <ferror@plt+0x21640>
  40c010:	add	x0, x0, #0x238
  40c014:	ldr	w0, [x0]
  40c018:	ldr	w1, [sp, #60]
  40c01c:	cmp	w1, w0
  40c020:	b.lt	40c118 <ferror@plt+0xa758>  // b.tstop
  40c024:	ldr	x1, [sp, #120]
  40c028:	adrp	x0, 423000 <ferror@plt+0x21640>
  40c02c:	add	x0, x0, #0x240
  40c030:	cmp	x1, x0
  40c034:	cset	w0, eq  // eq = none
  40c038:	strb	w0, [sp, #107]
  40c03c:	mov	w0, #0x7ffffffe            	// #2147483646
  40c040:	str	w0, [sp, #100]
  40c044:	ldr	w1, [sp, #100]
  40c048:	ldr	w0, [sp, #60]
  40c04c:	cmp	w1, w0
  40c050:	b.ge	40c058 <ferror@plt+0xa698>  // b.tcont
  40c054:	bl	40d3b4 <ferror@plt+0xb9f4>
  40c058:	ldrb	w0, [sp, #107]
  40c05c:	cmp	w0, #0x0
  40c060:	b.eq	40c06c <ferror@plt+0xa6ac>  // b.none
  40c064:	mov	x0, #0x0                   	// #0
  40c068:	b	40c070 <ferror@plt+0xa6b0>
  40c06c:	ldr	x0, [sp, #120]
  40c070:	ldr	w1, [sp, #60]
  40c074:	add	w1, w1, #0x1
  40c078:	sxtw	x1, w1
  40c07c:	lsl	x1, x1, #4
  40c080:	bl	40d214 <ferror@plt+0xb854>
  40c084:	str	x0, [sp, #120]
  40c088:	adrp	x0, 423000 <ferror@plt+0x21640>
  40c08c:	add	x0, x0, #0x250
  40c090:	ldr	x1, [sp, #120]
  40c094:	str	x1, [x0]
  40c098:	ldrb	w0, [sp, #107]
  40c09c:	cmp	w0, #0x0
  40c0a0:	b.eq	40c0b8 <ferror@plt+0xa6f8>  // b.none
  40c0a4:	ldr	x2, [sp, #120]
  40c0a8:	adrp	x0, 423000 <ferror@plt+0x21640>
  40c0ac:	add	x0, x0, #0x240
  40c0b0:	ldp	x0, x1, [x0]
  40c0b4:	stp	x0, x1, [x2]
  40c0b8:	adrp	x0, 423000 <ferror@plt+0x21640>
  40c0bc:	add	x0, x0, #0x238
  40c0c0:	ldr	w0, [x0]
  40c0c4:	sxtw	x0, w0
  40c0c8:	lsl	x0, x0, #4
  40c0cc:	ldr	x1, [sp, #120]
  40c0d0:	add	x3, x1, x0
  40c0d4:	ldr	w0, [sp, #60]
  40c0d8:	add	w1, w0, #0x1
  40c0dc:	adrp	x0, 423000 <ferror@plt+0x21640>
  40c0e0:	add	x0, x0, #0x238
  40c0e4:	ldr	w0, [x0]
  40c0e8:	sub	w0, w1, w0
  40c0ec:	sxtw	x0, w0
  40c0f0:	lsl	x0, x0, #4
  40c0f4:	mov	x2, x0
  40c0f8:	mov	w1, #0x0                   	// #0
  40c0fc:	mov	x0, x3
  40c100:	bl	401760 <memset@plt>
  40c104:	ldr	w0, [sp, #60]
  40c108:	add	w1, w0, #0x1
  40c10c:	adrp	x0, 423000 <ferror@plt+0x21640>
  40c110:	add	x0, x0, #0x238
  40c114:	str	w1, [x0]
  40c118:	ldrsw	x0, [sp, #60]
  40c11c:	lsl	x0, x0, #4
  40c120:	ldr	x1, [sp, #120]
  40c124:	add	x0, x1, x0
  40c128:	ldr	x0, [x0]
  40c12c:	str	x0, [sp, #88]
  40c130:	ldrsw	x0, [sp, #60]
  40c134:	lsl	x0, x0, #4
  40c138:	ldr	x1, [sp, #120]
  40c13c:	add	x0, x1, x0
  40c140:	ldr	x0, [x0, #8]
  40c144:	str	x0, [sp, #112]
  40c148:	ldr	x0, [sp, #32]
  40c14c:	ldr	w0, [x0, #4]
  40c150:	orr	w0, w0, #0x1
  40c154:	str	w0, [sp, #84]
  40c158:	ldr	x0, [sp, #32]
  40c15c:	ldr	w1, [x0]
  40c160:	ldr	x0, [sp, #32]
  40c164:	add	x2, x0, #0x8
  40c168:	ldr	x0, [sp, #32]
  40c16c:	ldr	x3, [x0, #40]
  40c170:	ldr	x0, [sp, #32]
  40c174:	ldr	x0, [x0, #48]
  40c178:	str	x0, [sp]
  40c17c:	mov	x7, x3
  40c180:	mov	x6, x2
  40c184:	ldr	w5, [sp, #84]
  40c188:	mov	w4, w1
  40c18c:	ldr	x3, [sp, #40]
  40c190:	ldr	x2, [sp, #48]
  40c194:	ldr	x1, [sp, #88]
  40c198:	ldr	x0, [sp, #112]
  40c19c:	bl	40a884 <ferror@plt+0x8ec4>
  40c1a0:	str	x0, [sp, #72]
  40c1a4:	ldr	x1, [sp, #88]
  40c1a8:	ldr	x0, [sp, #72]
  40c1ac:	cmp	x1, x0
  40c1b0:	b.hi	40c260 <ferror@plt+0xa8a0>  // b.pmore
  40c1b4:	ldr	x0, [sp, #72]
  40c1b8:	add	x0, x0, #0x1
  40c1bc:	str	x0, [sp, #88]
  40c1c0:	ldrsw	x0, [sp, #60]
  40c1c4:	lsl	x0, x0, #4
  40c1c8:	ldr	x1, [sp, #120]
  40c1cc:	add	x0, x1, x0
  40c1d0:	ldr	x1, [sp, #88]
  40c1d4:	str	x1, [x0]
  40c1d8:	ldr	x1, [sp, #112]
  40c1dc:	adrp	x0, 423000 <ferror@plt+0x21640>
  40c1e0:	add	x0, x0, #0x350
  40c1e4:	cmp	x1, x0
  40c1e8:	b.eq	40c1f4 <ferror@plt+0xa834>  // b.none
  40c1ec:	ldr	x0, [sp, #112]
  40c1f0:	bl	4018b0 <free@plt>
  40c1f4:	ldr	x0, [sp, #88]
  40c1f8:	bl	40d1b8 <ferror@plt+0xb7f8>
  40c1fc:	str	x0, [sp, #112]
  40c200:	ldrsw	x0, [sp, #60]
  40c204:	lsl	x0, x0, #4
  40c208:	ldr	x1, [sp, #120]
  40c20c:	add	x0, x1, x0
  40c210:	ldr	x1, [sp, #112]
  40c214:	str	x1, [x0, #8]
  40c218:	ldr	x0, [sp, #32]
  40c21c:	ldr	w1, [x0]
  40c220:	ldr	x0, [sp, #32]
  40c224:	add	x2, x0, #0x8
  40c228:	ldr	x0, [sp, #32]
  40c22c:	ldr	x3, [x0, #40]
  40c230:	ldr	x0, [sp, #32]
  40c234:	ldr	x0, [x0, #48]
  40c238:	str	x0, [sp]
  40c23c:	mov	x7, x3
  40c240:	mov	x6, x2
  40c244:	ldr	w5, [sp, #84]
  40c248:	mov	w4, w1
  40c24c:	ldr	x3, [sp, #40]
  40c250:	ldr	x2, [sp, #48]
  40c254:	ldr	x1, [sp, #88]
  40c258:	ldr	x0, [sp, #112]
  40c25c:	bl	40a884 <ferror@plt+0x8ec4>
  40c260:	bl	401970 <__errno_location@plt>
  40c264:	mov	x1, x0
  40c268:	ldr	w0, [sp, #108]
  40c26c:	str	w0, [x1]
  40c270:	ldr	x0, [sp, #112]
  40c274:	ldp	x29, x30, [sp, #16]
  40c278:	add	sp, sp, #0x80
  40c27c:	ret
  40c280:	stp	x29, x30, [sp, #-32]!
  40c284:	mov	x29, sp
  40c288:	str	w0, [sp, #28]
  40c28c:	str	x1, [sp, #16]
  40c290:	adrp	x0, 423000 <ferror@plt+0x21640>
  40c294:	add	x3, x0, #0x318
  40c298:	mov	x2, #0xffffffffffffffff    	// #-1
  40c29c:	ldr	x1, [sp, #16]
  40c2a0:	ldr	w0, [sp, #28]
  40c2a4:	bl	40bfc4 <ferror@plt+0xa604>
  40c2a8:	ldp	x29, x30, [sp], #32
  40c2ac:	ret
  40c2b0:	stp	x29, x30, [sp, #-48]!
  40c2b4:	mov	x29, sp
  40c2b8:	str	w0, [sp, #44]
  40c2bc:	str	x1, [sp, #32]
  40c2c0:	str	x2, [sp, #24]
  40c2c4:	adrp	x0, 423000 <ferror@plt+0x21640>
  40c2c8:	add	x3, x0, #0x318
  40c2cc:	ldr	x2, [sp, #24]
  40c2d0:	ldr	x1, [sp, #32]
  40c2d4:	ldr	w0, [sp, #44]
  40c2d8:	bl	40bfc4 <ferror@plt+0xa604>
  40c2dc:	ldp	x29, x30, [sp], #48
  40c2e0:	ret
  40c2e4:	stp	x29, x30, [sp, #-32]!
  40c2e8:	mov	x29, sp
  40c2ec:	str	x0, [sp, #24]
  40c2f0:	ldr	x1, [sp, #24]
  40c2f4:	mov	w0, #0x0                   	// #0
  40c2f8:	bl	40c280 <ferror@plt+0xa8c0>
  40c2fc:	ldp	x29, x30, [sp], #32
  40c300:	ret
  40c304:	stp	x29, x30, [sp, #-32]!
  40c308:	mov	x29, sp
  40c30c:	str	x0, [sp, #24]
  40c310:	str	x1, [sp, #16]
  40c314:	ldr	x2, [sp, #16]
  40c318:	ldr	x1, [sp, #24]
  40c31c:	mov	w0, #0x0                   	// #0
  40c320:	bl	40c2b0 <ferror@plt+0xa8f0>
  40c324:	ldp	x29, x30, [sp], #32
  40c328:	ret
  40c32c:	stp	x29, x30, [sp, #-96]!
  40c330:	mov	x29, sp
  40c334:	str	w0, [sp, #28]
  40c338:	str	w1, [sp, #24]
  40c33c:	str	x2, [sp, #16]
  40c340:	add	x0, sp, #0x28
  40c344:	mov	x8, x0
  40c348:	ldr	w0, [sp, #24]
  40c34c:	bl	40a73c <ferror@plt+0x8d7c>
  40c350:	add	x0, sp, #0x28
  40c354:	mov	x3, x0
  40c358:	mov	x2, #0xffffffffffffffff    	// #-1
  40c35c:	ldr	x1, [sp, #16]
  40c360:	ldr	w0, [sp, #28]
  40c364:	bl	40bfc4 <ferror@plt+0xa604>
  40c368:	ldp	x29, x30, [sp], #96
  40c36c:	ret
  40c370:	stp	x29, x30, [sp, #-112]!
  40c374:	mov	x29, sp
  40c378:	str	w0, [sp, #44]
  40c37c:	str	w1, [sp, #40]
  40c380:	str	x2, [sp, #32]
  40c384:	str	x3, [sp, #24]
  40c388:	add	x0, sp, #0x38
  40c38c:	mov	x8, x0
  40c390:	ldr	w0, [sp, #40]
  40c394:	bl	40a73c <ferror@plt+0x8d7c>
  40c398:	add	x0, sp, #0x38
  40c39c:	mov	x3, x0
  40c3a0:	ldr	x2, [sp, #24]
  40c3a4:	ldr	x1, [sp, #32]
  40c3a8:	ldr	w0, [sp, #44]
  40c3ac:	bl	40bfc4 <ferror@plt+0xa604>
  40c3b0:	ldp	x29, x30, [sp], #112
  40c3b4:	ret
  40c3b8:	stp	x29, x30, [sp, #-32]!
  40c3bc:	mov	x29, sp
  40c3c0:	str	w0, [sp, #28]
  40c3c4:	str	x1, [sp, #16]
  40c3c8:	ldr	x2, [sp, #16]
  40c3cc:	ldr	w1, [sp, #28]
  40c3d0:	mov	w0, #0x0                   	// #0
  40c3d4:	bl	40c32c <ferror@plt+0xa96c>
  40c3d8:	ldp	x29, x30, [sp], #32
  40c3dc:	ret
  40c3e0:	stp	x29, x30, [sp, #-48]!
  40c3e4:	mov	x29, sp
  40c3e8:	str	w0, [sp, #44]
  40c3ec:	str	x1, [sp, #32]
  40c3f0:	str	x2, [sp, #24]
  40c3f4:	ldr	x3, [sp, #24]
  40c3f8:	ldr	x2, [sp, #32]
  40c3fc:	ldr	w1, [sp, #44]
  40c400:	mov	w0, #0x0                   	// #0
  40c404:	bl	40c370 <ferror@plt+0xa9b0>
  40c408:	ldp	x29, x30, [sp], #48
  40c40c:	ret
  40c410:	stp	x29, x30, [sp, #-112]!
  40c414:	mov	x29, sp
  40c418:	str	x0, [sp, #40]
  40c41c:	str	x1, [sp, #32]
  40c420:	strb	w2, [sp, #31]
  40c424:	adrp	x0, 423000 <ferror@plt+0x21640>
  40c428:	add	x1, x0, #0x318
  40c42c:	add	x0, sp, #0x38
  40c430:	ldp	x2, x3, [x1]
  40c434:	stp	x2, x3, [x0]
  40c438:	ldp	x2, x3, [x1, #16]
  40c43c:	stp	x2, x3, [x0, #16]
  40c440:	ldp	x2, x3, [x1, #32]
  40c444:	stp	x2, x3, [x0, #32]
  40c448:	ldr	x1, [x1, #48]
  40c44c:	str	x1, [x0, #48]
  40c450:	add	x0, sp, #0x38
  40c454:	mov	w2, #0x1                   	// #1
  40c458:	ldrb	w1, [sp, #31]
  40c45c:	bl	40a5cc <ferror@plt+0x8c0c>
  40c460:	add	x0, sp, #0x38
  40c464:	mov	x3, x0
  40c468:	ldr	x2, [sp, #32]
  40c46c:	ldr	x1, [sp, #40]
  40c470:	mov	w0, #0x0                   	// #0
  40c474:	bl	40bfc4 <ferror@plt+0xa604>
  40c478:	ldp	x29, x30, [sp], #112
  40c47c:	ret
  40c480:	stp	x29, x30, [sp, #-32]!
  40c484:	mov	x29, sp
  40c488:	str	x0, [sp, #24]
  40c48c:	strb	w1, [sp, #23]
  40c490:	ldrb	w2, [sp, #23]
  40c494:	mov	x1, #0xffffffffffffffff    	// #-1
  40c498:	ldr	x0, [sp, #24]
  40c49c:	bl	40c410 <ferror@plt+0xaa50>
  40c4a0:	ldp	x29, x30, [sp], #32
  40c4a4:	ret
  40c4a8:	stp	x29, x30, [sp, #-32]!
  40c4ac:	mov	x29, sp
  40c4b0:	str	x0, [sp, #24]
  40c4b4:	mov	w1, #0x3a                  	// #58
  40c4b8:	ldr	x0, [sp, #24]
  40c4bc:	bl	40c480 <ferror@plt+0xaac0>
  40c4c0:	ldp	x29, x30, [sp], #32
  40c4c4:	ret
  40c4c8:	stp	x29, x30, [sp, #-32]!
  40c4cc:	mov	x29, sp
  40c4d0:	str	x0, [sp, #24]
  40c4d4:	str	x1, [sp, #16]
  40c4d8:	mov	w2, #0x3a                  	// #58
  40c4dc:	ldr	x1, [sp, #16]
  40c4e0:	ldr	x0, [sp, #24]
  40c4e4:	bl	40c410 <ferror@plt+0xaa50>
  40c4e8:	ldp	x29, x30, [sp], #32
  40c4ec:	ret
  40c4f0:	stp	x29, x30, [sp, #-160]!
  40c4f4:	mov	x29, sp
  40c4f8:	str	w0, [sp, #92]
  40c4fc:	str	w1, [sp, #88]
  40c500:	str	x2, [sp, #80]
  40c504:	add	x0, sp, #0x10
  40c508:	mov	x8, x0
  40c50c:	ldr	w0, [sp, #88]
  40c510:	bl	40a73c <ferror@plt+0x8d7c>
  40c514:	add	x0, sp, #0x68
  40c518:	add	x1, sp, #0x10
  40c51c:	ldp	x2, x3, [x1]
  40c520:	stp	x2, x3, [x0]
  40c524:	ldp	x2, x3, [x1, #16]
  40c528:	stp	x2, x3, [x0, #16]
  40c52c:	ldp	x2, x3, [x1, #32]
  40c530:	stp	x2, x3, [x0, #32]
  40c534:	ldr	x1, [x1, #48]
  40c538:	str	x1, [x0, #48]
  40c53c:	add	x0, sp, #0x68
  40c540:	mov	w2, #0x1                   	// #1
  40c544:	mov	w1, #0x3a                  	// #58
  40c548:	bl	40a5cc <ferror@plt+0x8c0c>
  40c54c:	add	x0, sp, #0x68
  40c550:	mov	x3, x0
  40c554:	mov	x2, #0xffffffffffffffff    	// #-1
  40c558:	ldr	x1, [sp, #80]
  40c55c:	ldr	w0, [sp, #92]
  40c560:	bl	40bfc4 <ferror@plt+0xa604>
  40c564:	ldp	x29, x30, [sp], #160
  40c568:	ret
  40c56c:	stp	x29, x30, [sp, #-48]!
  40c570:	mov	x29, sp
  40c574:	str	w0, [sp, #44]
  40c578:	str	x1, [sp, #32]
  40c57c:	str	x2, [sp, #24]
  40c580:	str	x3, [sp, #16]
  40c584:	mov	x4, #0xffffffffffffffff    	// #-1
  40c588:	ldr	x3, [sp, #16]
  40c58c:	ldr	x2, [sp, #24]
  40c590:	ldr	x1, [sp, #32]
  40c594:	ldr	w0, [sp, #44]
  40c598:	bl	40c5a4 <ferror@plt+0xabe4>
  40c59c:	ldp	x29, x30, [sp], #48
  40c5a0:	ret
  40c5a4:	stp	x29, x30, [sp, #-128]!
  40c5a8:	mov	x29, sp
  40c5ac:	str	w0, [sp, #60]
  40c5b0:	str	x1, [sp, #48]
  40c5b4:	str	x2, [sp, #40]
  40c5b8:	str	x3, [sp, #32]
  40c5bc:	str	x4, [sp, #24]
  40c5c0:	adrp	x0, 423000 <ferror@plt+0x21640>
  40c5c4:	add	x1, x0, #0x318
  40c5c8:	add	x0, sp, #0x48
  40c5cc:	ldp	x2, x3, [x1]
  40c5d0:	stp	x2, x3, [x0]
  40c5d4:	ldp	x2, x3, [x1, #16]
  40c5d8:	stp	x2, x3, [x0, #16]
  40c5dc:	ldp	x2, x3, [x1, #32]
  40c5e0:	stp	x2, x3, [x0, #32]
  40c5e4:	ldr	x1, [x1, #48]
  40c5e8:	str	x1, [x0, #48]
  40c5ec:	add	x0, sp, #0x48
  40c5f0:	ldr	x2, [sp, #40]
  40c5f4:	ldr	x1, [sp, #48]
  40c5f8:	bl	40a6c4 <ferror@plt+0x8d04>
  40c5fc:	add	x0, sp, #0x48
  40c600:	mov	x3, x0
  40c604:	ldr	x2, [sp, #24]
  40c608:	ldr	x1, [sp, #32]
  40c60c:	ldr	w0, [sp, #60]
  40c610:	bl	40bfc4 <ferror@plt+0xa604>
  40c614:	ldp	x29, x30, [sp], #128
  40c618:	ret
  40c61c:	stp	x29, x30, [sp, #-48]!
  40c620:	mov	x29, sp
  40c624:	str	x0, [sp, #40]
  40c628:	str	x1, [sp, #32]
  40c62c:	str	x2, [sp, #24]
  40c630:	ldr	x3, [sp, #24]
  40c634:	ldr	x2, [sp, #32]
  40c638:	ldr	x1, [sp, #40]
  40c63c:	mov	w0, #0x0                   	// #0
  40c640:	bl	40c56c <ferror@plt+0xabac>
  40c644:	ldp	x29, x30, [sp], #48
  40c648:	ret
  40c64c:	stp	x29, x30, [sp, #-48]!
  40c650:	mov	x29, sp
  40c654:	str	x0, [sp, #40]
  40c658:	str	x1, [sp, #32]
  40c65c:	str	x2, [sp, #24]
  40c660:	str	x3, [sp, #16]
  40c664:	ldr	x4, [sp, #16]
  40c668:	ldr	x3, [sp, #24]
  40c66c:	ldr	x2, [sp, #32]
  40c670:	ldr	x1, [sp, #40]
  40c674:	mov	w0, #0x0                   	// #0
  40c678:	bl	40c5a4 <ferror@plt+0xabe4>
  40c67c:	ldp	x29, x30, [sp], #48
  40c680:	ret
  40c684:	stp	x29, x30, [sp, #-48]!
  40c688:	mov	x29, sp
  40c68c:	str	w0, [sp, #44]
  40c690:	str	x1, [sp, #32]
  40c694:	str	x2, [sp, #24]
  40c698:	adrp	x0, 423000 <ferror@plt+0x21640>
  40c69c:	add	x3, x0, #0x258
  40c6a0:	ldr	x2, [sp, #24]
  40c6a4:	ldr	x1, [sp, #32]
  40c6a8:	ldr	w0, [sp, #44]
  40c6ac:	bl	40bfc4 <ferror@plt+0xa604>
  40c6b0:	ldp	x29, x30, [sp], #48
  40c6b4:	ret
  40c6b8:	stp	x29, x30, [sp, #-32]!
  40c6bc:	mov	x29, sp
  40c6c0:	str	x0, [sp, #24]
  40c6c4:	str	x1, [sp, #16]
  40c6c8:	ldr	x2, [sp, #16]
  40c6cc:	ldr	x1, [sp, #24]
  40c6d0:	mov	w0, #0x0                   	// #0
  40c6d4:	bl	40c684 <ferror@plt+0xacc4>
  40c6d8:	ldp	x29, x30, [sp], #32
  40c6dc:	ret
  40c6e0:	stp	x29, x30, [sp, #-32]!
  40c6e4:	mov	x29, sp
  40c6e8:	str	w0, [sp, #28]
  40c6ec:	str	x1, [sp, #16]
  40c6f0:	mov	x2, #0xffffffffffffffff    	// #-1
  40c6f4:	ldr	x1, [sp, #16]
  40c6f8:	ldr	w0, [sp, #28]
  40c6fc:	bl	40c684 <ferror@plt+0xacc4>
  40c700:	ldp	x29, x30, [sp], #32
  40c704:	ret
  40c708:	stp	x29, x30, [sp, #-32]!
  40c70c:	mov	x29, sp
  40c710:	str	x0, [sp, #24]
  40c714:	ldr	x1, [sp, #24]
  40c718:	mov	w0, #0x0                   	// #0
  40c71c:	bl	40c6e0 <ferror@plt+0xad20>
  40c720:	ldp	x29, x30, [sp], #32
  40c724:	ret
  40c728:	stp	x29, x30, [sp, #-32]!
  40c72c:	mov	x29, sp
  40c730:	str	w0, [sp, #28]
  40c734:	mov	w2, #0x3                   	// #3
  40c738:	mov	w1, #0x0                   	// #0
  40c73c:	ldr	w0, [sp, #28]
  40c740:	bl	40e2c0 <ferror@plt+0xc900>
  40c744:	ldp	x29, x30, [sp], #32
  40c748:	ret
  40c74c:	sub	sp, sp, #0x60
  40c750:	stp	x29, x30, [sp, #32]
  40c754:	add	x29, sp, #0x20
  40c758:	str	x0, [sp, #88]
  40c75c:	str	x1, [sp, #80]
  40c760:	str	x2, [sp, #72]
  40c764:	str	x3, [sp, #64]
  40c768:	str	x4, [sp, #56]
  40c76c:	str	x5, [sp, #48]
  40c770:	ldr	x0, [sp, #80]
  40c774:	cmp	x0, #0x0
  40c778:	b.eq	40c79c <ferror@plt+0xaddc>  // b.none
  40c77c:	ldr	x4, [sp, #64]
  40c780:	ldr	x3, [sp, #72]
  40c784:	ldr	x2, [sp, #80]
  40c788:	adrp	x0, 410000 <ferror@plt+0xe640>
  40c78c:	add	x1, x0, #0x4b8
  40c790:	ldr	x0, [sp, #88]
  40c794:	bl	4019a0 <fprintf@plt>
  40c798:	b	40c7b4 <ferror@plt+0xadf4>
  40c79c:	ldr	x3, [sp, #64]
  40c7a0:	ldr	x2, [sp, #72]
  40c7a4:	adrp	x0, 410000 <ferror@plt+0xe640>
  40c7a8:	add	x1, x0, #0x4c8
  40c7ac:	ldr	x0, [sp, #88]
  40c7b0:	bl	4019a0 <fprintf@plt>
  40c7b4:	adrp	x0, 410000 <ferror@plt+0xe640>
  40c7b8:	add	x0, x0, #0x4d0
  40c7bc:	bl	401990 <gettext@plt>
  40c7c0:	mov	w3, #0x7e3                 	// #2019
  40c7c4:	mov	x2, x0
  40c7c8:	adrp	x0, 410000 <ferror@plt+0xe640>
  40c7cc:	add	x1, x0, #0x800
  40c7d0:	ldr	x0, [sp, #88]
  40c7d4:	bl	4019a0 <fprintf@plt>
  40c7d8:	adrp	x0, 410000 <ferror@plt+0xe640>
  40c7dc:	add	x0, x0, #0x4d8
  40c7e0:	bl	401990 <gettext@plt>
  40c7e4:	ldr	x1, [sp, #88]
  40c7e8:	bl	401920 <fputs_unlocked@plt>
  40c7ec:	ldr	x0, [sp, #48]
  40c7f0:	cmp	x0, #0x9
  40c7f4:	b.eq	40cbc8 <ferror@plt+0xb208>  // b.none
  40c7f8:	ldr	x0, [sp, #48]
  40c7fc:	cmp	x0, #0x9
  40c800:	b.hi	40cc60 <ferror@plt+0xb2a0>  // b.pmore
  40c804:	ldr	x0, [sp, #48]
  40c808:	cmp	x0, #0x8
  40c80c:	b.eq	40cb44 <ferror@plt+0xb184>  // b.none
  40c810:	ldr	x0, [sp, #48]
  40c814:	cmp	x0, #0x8
  40c818:	b.hi	40cc60 <ferror@plt+0xb2a0>  // b.pmore
  40c81c:	ldr	x0, [sp, #48]
  40c820:	cmp	x0, #0x7
  40c824:	b.eq	40cab8 <ferror@plt+0xb0f8>  // b.none
  40c828:	ldr	x0, [sp, #48]
  40c82c:	cmp	x0, #0x7
  40c830:	b.hi	40cc60 <ferror@plt+0xb2a0>  // b.pmore
  40c834:	ldr	x0, [sp, #48]
  40c838:	cmp	x0, #0x6
  40c83c:	b.eq	40ca3c <ferror@plt+0xb07c>  // b.none
  40c840:	ldr	x0, [sp, #48]
  40c844:	cmp	x0, #0x6
  40c848:	b.hi	40cc60 <ferror@plt+0xb2a0>  // b.pmore
  40c84c:	ldr	x0, [sp, #48]
  40c850:	cmp	x0, #0x5
  40c854:	b.eq	40c9d0 <ferror@plt+0xb010>  // b.none
  40c858:	ldr	x0, [sp, #48]
  40c85c:	cmp	x0, #0x5
  40c860:	b.hi	40cc60 <ferror@plt+0xb2a0>  // b.pmore
  40c864:	ldr	x0, [sp, #48]
  40c868:	cmp	x0, #0x4
  40c86c:	b.eq	40c974 <ferror@plt+0xafb4>  // b.none
  40c870:	ldr	x0, [sp, #48]
  40c874:	cmp	x0, #0x4
  40c878:	b.hi	40cc60 <ferror@plt+0xb2a0>  // b.pmore
  40c87c:	ldr	x0, [sp, #48]
  40c880:	cmp	x0, #0x3
  40c884:	b.eq	40c928 <ferror@plt+0xaf68>  // b.none
  40c888:	ldr	x0, [sp, #48]
  40c88c:	cmp	x0, #0x3
  40c890:	b.hi	40cc60 <ferror@plt+0xb2a0>  // b.pmore
  40c894:	ldr	x0, [sp, #48]
  40c898:	cmp	x0, #0x2
  40c89c:	b.eq	40c8ec <ferror@plt+0xaf2c>  // b.none
  40c8a0:	ldr	x0, [sp, #48]
  40c8a4:	cmp	x0, #0x2
  40c8a8:	b.hi	40cc60 <ferror@plt+0xb2a0>  // b.pmore
  40c8ac:	ldr	x0, [sp, #48]
  40c8b0:	cmp	x0, #0x0
  40c8b4:	b.eq	40ccf8 <ferror@plt+0xb338>  // b.none
  40c8b8:	ldr	x0, [sp, #48]
  40c8bc:	cmp	x0, #0x1
  40c8c0:	b.ne	40cc60 <ferror@plt+0xb2a0>  // b.any
  40c8c4:	adrp	x0, 410000 <ferror@plt+0xe640>
  40c8c8:	add	x0, x0, #0x5a8
  40c8cc:	bl	401990 <gettext@plt>
  40c8d0:	mov	x1, x0
  40c8d4:	ldr	x0, [sp, #56]
  40c8d8:	ldr	x0, [x0]
  40c8dc:	mov	x2, x0
  40c8e0:	ldr	x0, [sp, #88]
  40c8e4:	bl	4019a0 <fprintf@plt>
  40c8e8:	b	40ccfc <ferror@plt+0xb33c>
  40c8ec:	adrp	x0, 410000 <ferror@plt+0xe640>
  40c8f0:	add	x0, x0, #0x5b8
  40c8f4:	bl	401990 <gettext@plt>
  40c8f8:	mov	x4, x0
  40c8fc:	ldr	x0, [sp, #56]
  40c900:	ldr	x1, [x0]
  40c904:	ldr	x0, [sp, #56]
  40c908:	add	x0, x0, #0x8
  40c90c:	ldr	x0, [x0]
  40c910:	mov	x3, x0
  40c914:	mov	x2, x1
  40c918:	mov	x1, x4
  40c91c:	ldr	x0, [sp, #88]
  40c920:	bl	4019a0 <fprintf@plt>
  40c924:	b	40ccfc <ferror@plt+0xb33c>
  40c928:	adrp	x0, 410000 <ferror@plt+0xe640>
  40c92c:	add	x0, x0, #0x5d0
  40c930:	bl	401990 <gettext@plt>
  40c934:	mov	x5, x0
  40c938:	ldr	x0, [sp, #56]
  40c93c:	ldr	x1, [x0]
  40c940:	ldr	x0, [sp, #56]
  40c944:	add	x0, x0, #0x8
  40c948:	ldr	x2, [x0]
  40c94c:	ldr	x0, [sp, #56]
  40c950:	add	x0, x0, #0x10
  40c954:	ldr	x0, [x0]
  40c958:	mov	x4, x0
  40c95c:	mov	x3, x2
  40c960:	mov	x2, x1
  40c964:	mov	x1, x5
  40c968:	ldr	x0, [sp, #88]
  40c96c:	bl	4019a0 <fprintf@plt>
  40c970:	b	40ccfc <ferror@plt+0xb33c>
  40c974:	adrp	x0, 410000 <ferror@plt+0xe640>
  40c978:	add	x0, x0, #0x5f0
  40c97c:	bl	401990 <gettext@plt>
  40c980:	mov	x6, x0
  40c984:	ldr	x0, [sp, #56]
  40c988:	ldr	x1, [x0]
  40c98c:	ldr	x0, [sp, #56]
  40c990:	add	x0, x0, #0x8
  40c994:	ldr	x2, [x0]
  40c998:	ldr	x0, [sp, #56]
  40c99c:	add	x0, x0, #0x10
  40c9a0:	ldr	x3, [x0]
  40c9a4:	ldr	x0, [sp, #56]
  40c9a8:	add	x0, x0, #0x18
  40c9ac:	ldr	x0, [x0]
  40c9b0:	mov	x5, x0
  40c9b4:	mov	x4, x3
  40c9b8:	mov	x3, x2
  40c9bc:	mov	x2, x1
  40c9c0:	mov	x1, x6
  40c9c4:	ldr	x0, [sp, #88]
  40c9c8:	bl	4019a0 <fprintf@plt>
  40c9cc:	b	40ccfc <ferror@plt+0xb33c>
  40c9d0:	adrp	x0, 410000 <ferror@plt+0xe640>
  40c9d4:	add	x0, x0, #0x610
  40c9d8:	bl	401990 <gettext@plt>
  40c9dc:	mov	x7, x0
  40c9e0:	ldr	x0, [sp, #56]
  40c9e4:	ldr	x1, [x0]
  40c9e8:	ldr	x0, [sp, #56]
  40c9ec:	add	x0, x0, #0x8
  40c9f0:	ldr	x2, [x0]
  40c9f4:	ldr	x0, [sp, #56]
  40c9f8:	add	x0, x0, #0x10
  40c9fc:	ldr	x3, [x0]
  40ca00:	ldr	x0, [sp, #56]
  40ca04:	add	x0, x0, #0x18
  40ca08:	ldr	x4, [x0]
  40ca0c:	ldr	x0, [sp, #56]
  40ca10:	add	x0, x0, #0x20
  40ca14:	ldr	x0, [x0]
  40ca18:	mov	x6, x0
  40ca1c:	mov	x5, x4
  40ca20:	mov	x4, x3
  40ca24:	mov	x3, x2
  40ca28:	mov	x2, x1
  40ca2c:	mov	x1, x7
  40ca30:	ldr	x0, [sp, #88]
  40ca34:	bl	4019a0 <fprintf@plt>
  40ca38:	b	40ccfc <ferror@plt+0xb33c>
  40ca3c:	adrp	x0, 410000 <ferror@plt+0xe640>
  40ca40:	add	x0, x0, #0x638
  40ca44:	bl	401990 <gettext@plt>
  40ca48:	mov	x8, x0
  40ca4c:	ldr	x0, [sp, #56]
  40ca50:	ldr	x1, [x0]
  40ca54:	ldr	x0, [sp, #56]
  40ca58:	add	x0, x0, #0x8
  40ca5c:	ldr	x2, [x0]
  40ca60:	ldr	x0, [sp, #56]
  40ca64:	add	x0, x0, #0x10
  40ca68:	ldr	x3, [x0]
  40ca6c:	ldr	x0, [sp, #56]
  40ca70:	add	x0, x0, #0x18
  40ca74:	ldr	x4, [x0]
  40ca78:	ldr	x0, [sp, #56]
  40ca7c:	add	x0, x0, #0x20
  40ca80:	ldr	x5, [x0]
  40ca84:	ldr	x0, [sp, #56]
  40ca88:	add	x0, x0, #0x28
  40ca8c:	ldr	x0, [x0]
  40ca90:	mov	x7, x0
  40ca94:	mov	x6, x5
  40ca98:	mov	x5, x4
  40ca9c:	mov	x4, x3
  40caa0:	mov	x3, x2
  40caa4:	mov	x2, x1
  40caa8:	mov	x1, x8
  40caac:	ldr	x0, [sp, #88]
  40cab0:	bl	4019a0 <fprintf@plt>
  40cab4:	b	40ccfc <ferror@plt+0xb33c>
  40cab8:	adrp	x0, 410000 <ferror@plt+0xe640>
  40cabc:	add	x0, x0, #0x660
  40cac0:	bl	401990 <gettext@plt>
  40cac4:	mov	x8, x0
  40cac8:	ldr	x0, [sp, #56]
  40cacc:	ldr	x1, [x0]
  40cad0:	ldr	x0, [sp, #56]
  40cad4:	add	x0, x0, #0x8
  40cad8:	ldr	x2, [x0]
  40cadc:	ldr	x0, [sp, #56]
  40cae0:	add	x0, x0, #0x10
  40cae4:	ldr	x3, [x0]
  40cae8:	ldr	x0, [sp, #56]
  40caec:	add	x0, x0, #0x18
  40caf0:	ldr	x4, [x0]
  40caf4:	ldr	x0, [sp, #56]
  40caf8:	add	x0, x0, #0x20
  40cafc:	ldr	x5, [x0]
  40cb00:	ldr	x0, [sp, #56]
  40cb04:	add	x0, x0, #0x28
  40cb08:	ldr	x6, [x0]
  40cb0c:	ldr	x0, [sp, #56]
  40cb10:	add	x0, x0, #0x30
  40cb14:	ldr	x0, [x0]
  40cb18:	str	x0, [sp]
  40cb1c:	mov	x7, x6
  40cb20:	mov	x6, x5
  40cb24:	mov	x5, x4
  40cb28:	mov	x4, x3
  40cb2c:	mov	x3, x2
  40cb30:	mov	x2, x1
  40cb34:	mov	x1, x8
  40cb38:	ldr	x0, [sp, #88]
  40cb3c:	bl	4019a0 <fprintf@plt>
  40cb40:	b	40ccfc <ferror@plt+0xb33c>
  40cb44:	adrp	x0, 410000 <ferror@plt+0xe640>
  40cb48:	add	x0, x0, #0x690
  40cb4c:	bl	401990 <gettext@plt>
  40cb50:	mov	x8, x0
  40cb54:	ldr	x0, [sp, #56]
  40cb58:	ldr	x2, [x0]
  40cb5c:	ldr	x0, [sp, #56]
  40cb60:	add	x0, x0, #0x8
  40cb64:	ldr	x3, [x0]
  40cb68:	ldr	x0, [sp, #56]
  40cb6c:	add	x0, x0, #0x10
  40cb70:	ldr	x4, [x0]
  40cb74:	ldr	x0, [sp, #56]
  40cb78:	add	x0, x0, #0x18
  40cb7c:	ldr	x5, [x0]
  40cb80:	ldr	x0, [sp, #56]
  40cb84:	add	x0, x0, #0x20
  40cb88:	ldr	x6, [x0]
  40cb8c:	ldr	x0, [sp, #56]
  40cb90:	add	x0, x0, #0x28
  40cb94:	ldr	x7, [x0]
  40cb98:	ldr	x0, [sp, #56]
  40cb9c:	add	x0, x0, #0x30
  40cba0:	ldr	x0, [x0]
  40cba4:	ldr	x1, [sp, #56]
  40cba8:	add	x1, x1, #0x38
  40cbac:	ldr	x1, [x1]
  40cbb0:	str	x1, [sp, #8]
  40cbb4:	str	x0, [sp]
  40cbb8:	mov	x1, x8
  40cbbc:	ldr	x0, [sp, #88]
  40cbc0:	bl	4019a0 <fprintf@plt>
  40cbc4:	b	40ccfc <ferror@plt+0xb33c>
  40cbc8:	adrp	x0, 410000 <ferror@plt+0xe640>
  40cbcc:	add	x0, x0, #0x6c0
  40cbd0:	bl	401990 <gettext@plt>
  40cbd4:	mov	x9, x0
  40cbd8:	ldr	x0, [sp, #56]
  40cbdc:	ldr	x8, [x0]
  40cbe0:	ldr	x0, [sp, #56]
  40cbe4:	add	x0, x0, #0x8
  40cbe8:	ldr	x3, [x0]
  40cbec:	ldr	x0, [sp, #56]
  40cbf0:	add	x0, x0, #0x10
  40cbf4:	ldr	x4, [x0]
  40cbf8:	ldr	x0, [sp, #56]
  40cbfc:	add	x0, x0, #0x18
  40cc00:	ldr	x5, [x0]
  40cc04:	ldr	x0, [sp, #56]
  40cc08:	add	x0, x0, #0x20
  40cc0c:	ldr	x6, [x0]
  40cc10:	ldr	x0, [sp, #56]
  40cc14:	add	x0, x0, #0x28
  40cc18:	ldr	x7, [x0]
  40cc1c:	ldr	x0, [sp, #56]
  40cc20:	add	x0, x0, #0x30
  40cc24:	ldr	x0, [x0]
  40cc28:	ldr	x1, [sp, #56]
  40cc2c:	add	x1, x1, #0x38
  40cc30:	ldr	x1, [x1]
  40cc34:	ldr	x2, [sp, #56]
  40cc38:	add	x2, x2, #0x40
  40cc3c:	ldr	x2, [x2]
  40cc40:	str	x2, [sp, #16]
  40cc44:	str	x1, [sp, #8]
  40cc48:	str	x0, [sp]
  40cc4c:	mov	x2, x8
  40cc50:	mov	x1, x9
  40cc54:	ldr	x0, [sp, #88]
  40cc58:	bl	4019a0 <fprintf@plt>
  40cc5c:	b	40ccfc <ferror@plt+0xb33c>
  40cc60:	adrp	x0, 410000 <ferror@plt+0xe640>
  40cc64:	add	x0, x0, #0x6f8
  40cc68:	bl	401990 <gettext@plt>
  40cc6c:	mov	x9, x0
  40cc70:	ldr	x0, [sp, #56]
  40cc74:	ldr	x8, [x0]
  40cc78:	ldr	x0, [sp, #56]
  40cc7c:	add	x0, x0, #0x8
  40cc80:	ldr	x3, [x0]
  40cc84:	ldr	x0, [sp, #56]
  40cc88:	add	x0, x0, #0x10
  40cc8c:	ldr	x4, [x0]
  40cc90:	ldr	x0, [sp, #56]
  40cc94:	add	x0, x0, #0x18
  40cc98:	ldr	x5, [x0]
  40cc9c:	ldr	x0, [sp, #56]
  40cca0:	add	x0, x0, #0x20
  40cca4:	ldr	x6, [x0]
  40cca8:	ldr	x0, [sp, #56]
  40ccac:	add	x0, x0, #0x28
  40ccb0:	ldr	x7, [x0]
  40ccb4:	ldr	x0, [sp, #56]
  40ccb8:	add	x0, x0, #0x30
  40ccbc:	ldr	x0, [x0]
  40ccc0:	ldr	x1, [sp, #56]
  40ccc4:	add	x1, x1, #0x38
  40ccc8:	ldr	x1, [x1]
  40cccc:	ldr	x2, [sp, #56]
  40ccd0:	add	x2, x2, #0x40
  40ccd4:	ldr	x2, [x2]
  40ccd8:	str	x2, [sp, #16]
  40ccdc:	str	x1, [sp, #8]
  40cce0:	str	x0, [sp]
  40cce4:	mov	x2, x8
  40cce8:	mov	x1, x9
  40ccec:	ldr	x0, [sp, #88]
  40ccf0:	bl	4019a0 <fprintf@plt>
  40ccf4:	b	40ccfc <ferror@plt+0xb33c>
  40ccf8:	nop
  40ccfc:	nop
  40cd00:	ldp	x29, x30, [sp, #32]
  40cd04:	add	sp, sp, #0x60
  40cd08:	ret
  40cd0c:	stp	x29, x30, [sp, #-80]!
  40cd10:	mov	x29, sp
  40cd14:	str	x0, [sp, #56]
  40cd18:	str	x1, [sp, #48]
  40cd1c:	str	x2, [sp, #40]
  40cd20:	str	x3, [sp, #32]
  40cd24:	str	x4, [sp, #24]
  40cd28:	str	xzr, [sp, #72]
  40cd2c:	b	40cd3c <ferror@plt+0xb37c>
  40cd30:	ldr	x0, [sp, #72]
  40cd34:	add	x0, x0, #0x1
  40cd38:	str	x0, [sp, #72]
  40cd3c:	ldr	x0, [sp, #72]
  40cd40:	lsl	x0, x0, #3
  40cd44:	ldr	x1, [sp, #24]
  40cd48:	add	x0, x1, x0
  40cd4c:	ldr	x0, [x0]
  40cd50:	cmp	x0, #0x0
  40cd54:	b.ne	40cd30 <ferror@plt+0xb370>  // b.any
  40cd58:	ldr	x5, [sp, #72]
  40cd5c:	ldr	x4, [sp, #24]
  40cd60:	ldr	x3, [sp, #32]
  40cd64:	ldr	x2, [sp, #40]
  40cd68:	ldr	x1, [sp, #48]
  40cd6c:	ldr	x0, [sp, #56]
  40cd70:	bl	40c74c <ferror@plt+0xad8c>
  40cd74:	nop
  40cd78:	ldp	x29, x30, [sp], #80
  40cd7c:	ret
  40cd80:	stp	x29, x30, [sp, #-160]!
  40cd84:	mov	x29, sp
  40cd88:	str	x19, [sp, #16]
  40cd8c:	str	x0, [sp, #56]
  40cd90:	str	x1, [sp, #48]
  40cd94:	str	x2, [sp, #40]
  40cd98:	str	x3, [sp, #32]
  40cd9c:	mov	x19, x4
  40cda0:	str	xzr, [sp, #152]
  40cda4:	b	40cdb4 <ferror@plt+0xb3f4>
  40cda8:	ldr	x0, [sp, #152]
  40cdac:	add	x0, x0, #0x1
  40cdb0:	str	x0, [sp, #152]
  40cdb4:	ldr	x0, [sp, #152]
  40cdb8:	cmp	x0, #0x9
  40cdbc:	b.hi	40ce3c <ferror@plt+0xb47c>  // b.pmore
  40cdc0:	ldr	w1, [x19, #24]
  40cdc4:	ldr	x0, [x19]
  40cdc8:	cmp	w1, #0x0
  40cdcc:	b.lt	40cde0 <ferror@plt+0xb420>  // b.tstop
  40cdd0:	add	x1, x0, #0xf
  40cdd4:	and	x1, x1, #0xfffffffffffffff8
  40cdd8:	str	x1, [x19]
  40cddc:	b	40ce10 <ferror@plt+0xb450>
  40cde0:	add	w2, w1, #0x8
  40cde4:	str	w2, [x19, #24]
  40cde8:	ldr	w2, [x19, #24]
  40cdec:	cmp	w2, #0x0
  40cdf0:	b.le	40ce04 <ferror@plt+0xb444>
  40cdf4:	add	x1, x0, #0xf
  40cdf8:	and	x1, x1, #0xfffffffffffffff8
  40cdfc:	str	x1, [x19]
  40ce00:	b	40ce10 <ferror@plt+0xb450>
  40ce04:	ldr	x2, [x19, #8]
  40ce08:	sxtw	x0, w1
  40ce0c:	add	x0, x2, x0
  40ce10:	ldr	x2, [x0]
  40ce14:	ldr	x0, [sp, #152]
  40ce18:	lsl	x0, x0, #3
  40ce1c:	add	x1, sp, #0x48
  40ce20:	str	x2, [x1, x0]
  40ce24:	ldr	x0, [sp, #152]
  40ce28:	lsl	x0, x0, #3
  40ce2c:	add	x1, sp, #0x48
  40ce30:	ldr	x0, [x1, x0]
  40ce34:	cmp	x0, #0x0
  40ce38:	b.ne	40cda8 <ferror@plt+0xb3e8>  // b.any
  40ce3c:	add	x0, sp, #0x48
  40ce40:	ldr	x5, [sp, #152]
  40ce44:	mov	x4, x0
  40ce48:	ldr	x3, [sp, #32]
  40ce4c:	ldr	x2, [sp, #40]
  40ce50:	ldr	x1, [sp, #48]
  40ce54:	ldr	x0, [sp, #56]
  40ce58:	bl	40c74c <ferror@plt+0xad8c>
  40ce5c:	nop
  40ce60:	ldr	x19, [sp, #16]
  40ce64:	ldp	x29, x30, [sp], #160
  40ce68:	ret
  40ce6c:	stp	x29, x30, [sp, #-272]!
  40ce70:	mov	x29, sp
  40ce74:	str	x0, [sp, #72]
  40ce78:	str	x1, [sp, #64]
  40ce7c:	str	x2, [sp, #56]
  40ce80:	str	x3, [sp, #48]
  40ce84:	str	x4, [sp, #240]
  40ce88:	str	x5, [sp, #248]
  40ce8c:	str	x6, [sp, #256]
  40ce90:	str	x7, [sp, #264]
  40ce94:	str	q0, [sp, #112]
  40ce98:	str	q1, [sp, #128]
  40ce9c:	str	q2, [sp, #144]
  40cea0:	str	q3, [sp, #160]
  40cea4:	str	q4, [sp, #176]
  40cea8:	str	q5, [sp, #192]
  40ceac:	str	q6, [sp, #208]
  40ceb0:	str	q7, [sp, #224]
  40ceb4:	add	x0, sp, #0x110
  40ceb8:	str	x0, [sp, #80]
  40cebc:	add	x0, sp, #0x110
  40cec0:	str	x0, [sp, #88]
  40cec4:	add	x0, sp, #0xf0
  40cec8:	str	x0, [sp, #96]
  40cecc:	mov	w0, #0xffffffe0            	// #-32
  40ced0:	str	w0, [sp, #104]
  40ced4:	mov	w0, #0xffffff80            	// #-128
  40ced8:	str	w0, [sp, #108]
  40cedc:	add	x2, sp, #0x10
  40cee0:	add	x3, sp, #0x50
  40cee4:	ldp	x0, x1, [x3]
  40cee8:	stp	x0, x1, [x2]
  40ceec:	ldp	x0, x1, [x3, #16]
  40cef0:	stp	x0, x1, [x2, #16]
  40cef4:	add	x0, sp, #0x10
  40cef8:	mov	x4, x0
  40cefc:	ldr	x3, [sp, #48]
  40cf00:	ldr	x2, [sp, #56]
  40cf04:	ldr	x1, [sp, #64]
  40cf08:	ldr	x0, [sp, #72]
  40cf0c:	bl	40cd80 <ferror@plt+0xb3c0>
  40cf10:	nop
  40cf14:	ldp	x29, x30, [sp], #272
  40cf18:	ret
  40cf1c:	stp	x29, x30, [sp, #-16]!
  40cf20:	mov	x29, sp
  40cf24:	adrp	x0, 410000 <ferror@plt+0xe640>
  40cf28:	add	x0, x0, #0x738
  40cf2c:	bl	401990 <gettext@plt>
  40cf30:	mov	x2, x0
  40cf34:	adrp	x0, 410000 <ferror@plt+0xe640>
  40cf38:	add	x1, x0, #0x750
  40cf3c:	mov	x0, x2
  40cf40:	bl	401950 <printf@plt>
  40cf44:	adrp	x0, 410000 <ferror@plt+0xe640>
  40cf48:	add	x0, x0, #0x768
  40cf4c:	bl	401990 <gettext@plt>
  40cf50:	mov	x3, x0
  40cf54:	adrp	x0, 410000 <ferror@plt+0xe640>
  40cf58:	add	x2, x0, #0x780
  40cf5c:	adrp	x0, 410000 <ferror@plt+0xe640>
  40cf60:	add	x1, x0, #0x7a8
  40cf64:	mov	x0, x3
  40cf68:	bl	401950 <printf@plt>
  40cf6c:	adrp	x0, 410000 <ferror@plt+0xe640>
  40cf70:	add	x0, x0, #0x7b8
  40cf74:	bl	401990 <gettext@plt>
  40cf78:	mov	x2, x0
  40cf7c:	adrp	x0, 423000 <ferror@plt+0x21640>
  40cf80:	add	x0, x0, #0x2b0
  40cf84:	ldr	x0, [x0]
  40cf88:	mov	x1, x0
  40cf8c:	mov	x0, x2
  40cf90:	bl	401920 <fputs_unlocked@plt>
  40cf94:	nop
  40cf98:	ldp	x29, x30, [sp], #16
  40cf9c:	ret
  40cfa0:	stp	x29, x30, [sp, #-32]!
  40cfa4:	mov	x29, sp
  40cfa8:	str	x0, [sp, #24]
  40cfac:	str	x1, [sp, #16]
  40cfb0:	mov	x0, #0x0                   	// #0
  40cfb4:	ldr	x6, [sp, #24]
  40cfb8:	ldr	x1, [sp, #16]
  40cfbc:	mul	x7, x6, x1
  40cfc0:	umulh	x1, x6, x1
  40cfc4:	mov	x2, x7
  40cfc8:	mov	x3, x1
  40cfcc:	mov	x4, x3
  40cfd0:	mov	x5, #0x0                   	// #0
  40cfd4:	cmp	x4, #0x0
  40cfd8:	b.eq	40cfe0 <ferror@plt+0xb620>  // b.none
  40cfdc:	mov	x0, #0x1                   	// #1
  40cfe0:	cmp	x2, #0x0
  40cfe4:	b.ge	40cfec <ferror@plt+0xb62c>  // b.tcont
  40cfe8:	mov	x0, #0x1                   	// #1
  40cfec:	and	w0, w0, #0x1
  40cff0:	and	w0, w0, #0xff
  40cff4:	cmp	w0, #0x0
  40cff8:	b.eq	40d000 <ferror@plt+0xb640>  // b.none
  40cffc:	bl	40d3b4 <ferror@plt+0xb9f4>
  40d000:	ldr	x1, [sp, #24]
  40d004:	ldr	x0, [sp, #16]
  40d008:	mul	x0, x1, x0
  40d00c:	bl	40d1d4 <ferror@plt+0xb814>
  40d010:	ldp	x29, x30, [sp], #32
  40d014:	ret
  40d018:	stp	x29, x30, [sp, #-48]!
  40d01c:	mov	x29, sp
  40d020:	str	x0, [sp, #40]
  40d024:	str	x1, [sp, #32]
  40d028:	str	x2, [sp, #24]
  40d02c:	mov	x0, #0x0                   	// #0
  40d030:	ldr	x2, [sp, #32]
  40d034:	ldr	x1, [sp, #24]
  40d038:	mul	x3, x2, x1
  40d03c:	umulh	x1, x2, x1
  40d040:	mov	x4, x3
  40d044:	mov	x5, x1
  40d048:	mov	x6, x5
  40d04c:	mov	x7, #0x0                   	// #0
  40d050:	cmp	x6, #0x0
  40d054:	b.eq	40d05c <ferror@plt+0xb69c>  // b.none
  40d058:	mov	x0, #0x1                   	// #1
  40d05c:	cmp	x4, #0x0
  40d060:	b.ge	40d068 <ferror@plt+0xb6a8>  // b.tcont
  40d064:	mov	x0, #0x1                   	// #1
  40d068:	and	w0, w0, #0x1
  40d06c:	and	w0, w0, #0xff
  40d070:	cmp	w0, #0x0
  40d074:	b.eq	40d07c <ferror@plt+0xb6bc>  // b.none
  40d078:	bl	40d3b4 <ferror@plt+0xb9f4>
  40d07c:	ldr	x1, [sp, #32]
  40d080:	ldr	x0, [sp, #24]
  40d084:	mul	x0, x1, x0
  40d088:	mov	x1, x0
  40d08c:	ldr	x0, [sp, #40]
  40d090:	bl	40d214 <ferror@plt+0xb854>
  40d094:	ldp	x29, x30, [sp], #48
  40d098:	ret
  40d09c:	stp	x29, x30, [sp, #-64]!
  40d0a0:	mov	x29, sp
  40d0a4:	str	x0, [sp, #40]
  40d0a8:	str	x1, [sp, #32]
  40d0ac:	str	x2, [sp, #24]
  40d0b0:	ldr	x0, [sp, #32]
  40d0b4:	ldr	x0, [x0]
  40d0b8:	str	x0, [sp, #56]
  40d0bc:	ldr	x0, [sp, #40]
  40d0c0:	cmp	x0, #0x0
  40d0c4:	b.ne	40d154 <ferror@plt+0xb794>  // b.any
  40d0c8:	ldr	x0, [sp, #56]
  40d0cc:	cmp	x0, #0x0
  40d0d0:	b.ne	40d104 <ferror@plt+0xb744>  // b.any
  40d0d4:	mov	x1, #0x80                  	// #128
  40d0d8:	ldr	x0, [sp, #24]
  40d0dc:	udiv	x0, x1, x0
  40d0e0:	str	x0, [sp, #56]
  40d0e4:	ldr	x0, [sp, #56]
  40d0e8:	cmp	x0, #0x0
  40d0ec:	cset	w0, eq  // eq = none
  40d0f0:	and	w0, w0, #0xff
  40d0f4:	and	x0, x0, #0xff
  40d0f8:	ldr	x1, [sp, #56]
  40d0fc:	add	x0, x1, x0
  40d100:	str	x0, [sp, #56]
  40d104:	mov	x0, #0x0                   	// #0
  40d108:	ldr	x2, [sp, #56]
  40d10c:	ldr	x1, [sp, #24]
  40d110:	mul	x3, x2, x1
  40d114:	umulh	x1, x2, x1
  40d118:	mov	x4, x3
  40d11c:	mov	x5, x1
  40d120:	mov	x6, x5
  40d124:	mov	x7, #0x0                   	// #0
  40d128:	cmp	x6, #0x0
  40d12c:	b.eq	40d134 <ferror@plt+0xb774>  // b.none
  40d130:	mov	x0, #0x1                   	// #1
  40d134:	cmp	x4, #0x0
  40d138:	b.ge	40d140 <ferror@plt+0xb780>  // b.tcont
  40d13c:	mov	x0, #0x1                   	// #1
  40d140:	and	w0, w0, #0x1
  40d144:	and	w0, w0, #0xff
  40d148:	cmp	w0, #0x0
  40d14c:	b.eq	40d18c <ferror@plt+0xb7cc>  // b.none
  40d150:	bl	40d3b4 <ferror@plt+0xb9f4>
  40d154:	mov	x1, #0x5555555555555555    	// #6148914691236517205
  40d158:	movk	x1, #0x5554
  40d15c:	ldr	x0, [sp, #24]
  40d160:	udiv	x0, x1, x0
  40d164:	ldr	x1, [sp, #56]
  40d168:	cmp	x1, x0
  40d16c:	b.cc	40d174 <ferror@plt+0xb7b4>  // b.lo, b.ul, b.last
  40d170:	bl	40d3b4 <ferror@plt+0xb9f4>
  40d174:	ldr	x0, [sp, #56]
  40d178:	lsr	x1, x0, #1
  40d17c:	ldr	x0, [sp, #56]
  40d180:	add	x0, x1, x0
  40d184:	add	x0, x0, #0x1
  40d188:	str	x0, [sp, #56]
  40d18c:	ldr	x0, [sp, #32]
  40d190:	ldr	x1, [sp, #56]
  40d194:	str	x1, [x0]
  40d198:	ldr	x1, [sp, #56]
  40d19c:	ldr	x0, [sp, #24]
  40d1a0:	mul	x0, x1, x0
  40d1a4:	mov	x1, x0
  40d1a8:	ldr	x0, [sp, #40]
  40d1ac:	bl	40d214 <ferror@plt+0xb854>
  40d1b0:	ldp	x29, x30, [sp], #64
  40d1b4:	ret
  40d1b8:	stp	x29, x30, [sp, #-32]!
  40d1bc:	mov	x29, sp
  40d1c0:	str	x0, [sp, #24]
  40d1c4:	ldr	x0, [sp, #24]
  40d1c8:	bl	40d1d4 <ferror@plt+0xb814>
  40d1cc:	ldp	x29, x30, [sp], #32
  40d1d0:	ret
  40d1d4:	stp	x29, x30, [sp, #-48]!
  40d1d8:	mov	x29, sp
  40d1dc:	str	x0, [sp, #24]
  40d1e0:	ldr	x0, [sp, #24]
  40d1e4:	bl	401720 <malloc@plt>
  40d1e8:	str	x0, [sp, #40]
  40d1ec:	ldr	x0, [sp, #40]
  40d1f0:	cmp	x0, #0x0
  40d1f4:	b.ne	40d208 <ferror@plt+0xb848>  // b.any
  40d1f8:	ldr	x0, [sp, #24]
  40d1fc:	cmp	x0, #0x0
  40d200:	b.eq	40d208 <ferror@plt+0xb848>  // b.none
  40d204:	bl	40d3b4 <ferror@plt+0xb9f4>
  40d208:	ldr	x0, [sp, #40]
  40d20c:	ldp	x29, x30, [sp], #48
  40d210:	ret
  40d214:	stp	x29, x30, [sp, #-32]!
  40d218:	mov	x29, sp
  40d21c:	str	x0, [sp, #24]
  40d220:	str	x1, [sp, #16]
  40d224:	ldr	x0, [sp, #16]
  40d228:	cmp	x0, #0x0
  40d22c:	b.ne	40d24c <ferror@plt+0xb88c>  // b.any
  40d230:	ldr	x0, [sp, #24]
  40d234:	cmp	x0, #0x0
  40d238:	b.eq	40d24c <ferror@plt+0xb88c>  // b.none
  40d23c:	ldr	x0, [sp, #24]
  40d240:	bl	4018b0 <free@plt>
  40d244:	mov	x0, #0x0                   	// #0
  40d248:	b	40d27c <ferror@plt+0xb8bc>
  40d24c:	ldr	x1, [sp, #16]
  40d250:	ldr	x0, [sp, #24]
  40d254:	bl	4017a0 <realloc@plt>
  40d258:	str	x0, [sp, #24]
  40d25c:	ldr	x0, [sp, #24]
  40d260:	cmp	x0, #0x0
  40d264:	b.ne	40d278 <ferror@plt+0xb8b8>  // b.any
  40d268:	ldr	x0, [sp, #16]
  40d26c:	cmp	x0, #0x0
  40d270:	b.eq	40d278 <ferror@plt+0xb8b8>  // b.none
  40d274:	bl	40d3b4 <ferror@plt+0xb9f4>
  40d278:	ldr	x0, [sp, #24]
  40d27c:	ldp	x29, x30, [sp], #32
  40d280:	ret
  40d284:	stp	x29, x30, [sp, #-32]!
  40d288:	mov	x29, sp
  40d28c:	str	x0, [sp, #24]
  40d290:	str	x1, [sp, #16]
  40d294:	mov	x2, #0x1                   	// #1
  40d298:	ldr	x1, [sp, #16]
  40d29c:	ldr	x0, [sp, #24]
  40d2a0:	bl	40d09c <ferror@plt+0xb6dc>
  40d2a4:	ldp	x29, x30, [sp], #32
  40d2a8:	ret
  40d2ac:	stp	x29, x30, [sp, #-32]!
  40d2b0:	mov	x29, sp
  40d2b4:	str	x0, [sp, #24]
  40d2b8:	ldr	x0, [sp, #24]
  40d2bc:	bl	40d1d4 <ferror@plt+0xb814>
  40d2c0:	ldr	x2, [sp, #24]
  40d2c4:	mov	w1, #0x0                   	// #0
  40d2c8:	bl	401760 <memset@plt>
  40d2cc:	ldp	x29, x30, [sp], #32
  40d2d0:	ret
  40d2d4:	stp	x29, x30, [sp, #-48]!
  40d2d8:	mov	x29, sp
  40d2dc:	str	x0, [sp, #24]
  40d2e0:	str	x1, [sp, #16]
  40d2e4:	mov	x0, #0x0                   	// #0
  40d2e8:	ldr	x6, [sp, #24]
  40d2ec:	ldr	x1, [sp, #16]
  40d2f0:	mul	x7, x6, x1
  40d2f4:	umulh	x1, x6, x1
  40d2f8:	mov	x2, x7
  40d2fc:	mov	x3, x1
  40d300:	mov	x4, x3
  40d304:	mov	x5, #0x0                   	// #0
  40d308:	cmp	x4, #0x0
  40d30c:	b.eq	40d314 <ferror@plt+0xb954>  // b.none
  40d310:	mov	x0, #0x1                   	// #1
  40d314:	cmp	x2, #0x0
  40d318:	b.ge	40d320 <ferror@plt+0xb960>  // b.tcont
  40d31c:	mov	x0, #0x1                   	// #1
  40d320:	and	w0, w0, #0x1
  40d324:	and	w0, w0, #0xff
  40d328:	cmp	w0, #0x0
  40d32c:	b.ne	40d34c <ferror@plt+0xb98c>  // b.any
  40d330:	ldr	x1, [sp, #16]
  40d334:	ldr	x0, [sp, #24]
  40d338:	bl	401790 <calloc@plt>
  40d33c:	str	x0, [sp, #40]
  40d340:	ldr	x0, [sp, #40]
  40d344:	cmp	x0, #0x0
  40d348:	b.ne	40d350 <ferror@plt+0xb990>  // b.any
  40d34c:	bl	40d3b4 <ferror@plt+0xb9f4>
  40d350:	ldr	x0, [sp, #40]
  40d354:	ldp	x29, x30, [sp], #48
  40d358:	ret
  40d35c:	stp	x29, x30, [sp, #-32]!
  40d360:	mov	x29, sp
  40d364:	str	x0, [sp, #24]
  40d368:	str	x1, [sp, #16]
  40d36c:	ldr	x0, [sp, #16]
  40d370:	bl	40d1d4 <ferror@plt+0xb814>
  40d374:	ldr	x2, [sp, #16]
  40d378:	ldr	x1, [sp, #24]
  40d37c:	bl	401600 <memcpy@plt>
  40d380:	ldp	x29, x30, [sp], #32
  40d384:	ret
  40d388:	stp	x29, x30, [sp, #-32]!
  40d38c:	mov	x29, sp
  40d390:	str	x0, [sp, #24]
  40d394:	ldr	x0, [sp, #24]
  40d398:	bl	401650 <strlen@plt>
  40d39c:	add	x0, x0, #0x1
  40d3a0:	mov	x1, x0
  40d3a4:	ldr	x0, [sp, #24]
  40d3a8:	bl	40d35c <ferror@plt+0xb99c>
  40d3ac:	ldp	x29, x30, [sp], #32
  40d3b0:	ret
  40d3b4:	stp	x29, x30, [sp, #-32]!
  40d3b8:	mov	x29, sp
  40d3bc:	str	x19, [sp, #16]
  40d3c0:	adrp	x0, 423000 <ferror@plt+0x21640>
  40d3c4:	add	x0, x0, #0x230
  40d3c8:	ldr	w19, [x0]
  40d3cc:	adrp	x0, 410000 <ferror@plt+0xe640>
  40d3d0:	add	x0, x0, #0x830
  40d3d4:	bl	401990 <gettext@plt>
  40d3d8:	mov	x3, x0
  40d3dc:	adrp	x0, 410000 <ferror@plt+0xe640>
  40d3e0:	add	x2, x0, #0x848
  40d3e4:	mov	w1, #0x0                   	// #0
  40d3e8:	mov	w0, w19
  40d3ec:	bl	401670 <error@plt>
  40d3f0:	bl	4017f0 <abort@plt>
  40d3f4:	stp	x29, x30, [sp, #-96]!
  40d3f8:	mov	x29, sp
  40d3fc:	stp	x19, x20, [sp, #16]
  40d400:	str	x0, [sp, #72]
  40d404:	str	w1, [sp, #68]
  40d408:	str	x2, [sp, #56]
  40d40c:	str	x3, [sp, #48]
  40d410:	str	x4, [sp, #40]
  40d414:	str	x5, [sp, #32]
  40d418:	str	w6, [sp, #64]
  40d41c:	add	x0, sp, #0x50
  40d420:	ldr	x4, [sp, #40]
  40d424:	mov	x3, x0
  40d428:	ldr	w2, [sp, #68]
  40d42c:	mov	x1, #0x0                   	// #0
  40d430:	ldr	x0, [sp, #72]
  40d434:	bl	40dc98 <ferror@plt+0xc2d8>
  40d438:	str	w0, [sp, #92]
  40d43c:	ldr	w0, [sp, #92]
  40d440:	cmp	w0, #0x0
  40d444:	b.ne	40d4a8 <ferror@plt+0xbae8>  // b.any
  40d448:	ldr	x0, [sp, #80]
  40d44c:	ldr	x1, [sp, #56]
  40d450:	cmp	x1, x0
  40d454:	b.hi	40d468 <ferror@plt+0xbaa8>  // b.pmore
  40d458:	ldr	x0, [sp, #80]
  40d45c:	ldr	x1, [sp, #48]
  40d460:	cmp	x1, x0
  40d464:	b.cs	40d4dc <ferror@plt+0xbb1c>  // b.hs, b.nlast
  40d468:	mov	w0, #0x1                   	// #1
  40d46c:	str	w0, [sp, #92]
  40d470:	ldr	x1, [sp, #80]
  40d474:	mov	x0, #0x3fffffff            	// #1073741823
  40d478:	cmp	x1, x0
  40d47c:	b.ls	40d494 <ferror@plt+0xbad4>  // b.plast
  40d480:	bl	401970 <__errno_location@plt>
  40d484:	mov	x1, x0
  40d488:	mov	w0, #0x4b                  	// #75
  40d48c:	str	w0, [x1]
  40d490:	b	40d4dc <ferror@plt+0xbb1c>
  40d494:	bl	401970 <__errno_location@plt>
  40d498:	mov	x1, x0
  40d49c:	mov	w0, #0x22                  	// #34
  40d4a0:	str	w0, [x1]
  40d4a4:	b	40d4dc <ferror@plt+0xbb1c>
  40d4a8:	ldr	w0, [sp, #92]
  40d4ac:	cmp	w0, #0x1
  40d4b0:	b.ne	40d4c8 <ferror@plt+0xbb08>  // b.any
  40d4b4:	bl	401970 <__errno_location@plt>
  40d4b8:	mov	x1, x0
  40d4bc:	mov	w0, #0x4b                  	// #75
  40d4c0:	str	w0, [x1]
  40d4c4:	b	40d4dc <ferror@plt+0xbb1c>
  40d4c8:	ldr	w0, [sp, #92]
  40d4cc:	cmp	w0, #0x3
  40d4d0:	b.ne	40d4dc <ferror@plt+0xbb1c>  // b.any
  40d4d4:	bl	401970 <__errno_location@plt>
  40d4d8:	str	wzr, [x0]
  40d4dc:	ldr	w0, [sp, #92]
  40d4e0:	cmp	w0, #0x0
  40d4e4:	b.eq	40d544 <ferror@plt+0xbb84>  // b.none
  40d4e8:	ldr	w0, [sp, #64]
  40d4ec:	cmp	w0, #0x0
  40d4f0:	b.eq	40d4fc <ferror@plt+0xbb3c>  // b.none
  40d4f4:	ldr	w19, [sp, #64]
  40d4f8:	b	40d500 <ferror@plt+0xbb40>
  40d4fc:	mov	w19, #0x1                   	// #1
  40d500:	bl	401970 <__errno_location@plt>
  40d504:	ldr	w0, [x0]
  40d508:	cmp	w0, #0x16
  40d50c:	b.eq	40d51c <ferror@plt+0xbb5c>  // b.none
  40d510:	bl	401970 <__errno_location@plt>
  40d514:	ldr	w20, [x0]
  40d518:	b	40d520 <ferror@plt+0xbb60>
  40d51c:	mov	w20, #0x0                   	// #0
  40d520:	ldr	x0, [sp, #72]
  40d524:	bl	40c708 <ferror@plt+0xad48>
  40d528:	mov	x4, x0
  40d52c:	ldr	x3, [sp, #32]
  40d530:	adrp	x0, 410000 <ferror@plt+0xe640>
  40d534:	add	x2, x0, #0x850
  40d538:	mov	w1, w20
  40d53c:	mov	w0, w19
  40d540:	bl	401670 <error@plt>
  40d544:	ldr	x0, [sp, #80]
  40d548:	ldp	x19, x20, [sp, #16]
  40d54c:	ldp	x29, x30, [sp], #96
  40d550:	ret
  40d554:	stp	x29, x30, [sp, #-64]!
  40d558:	mov	x29, sp
  40d55c:	str	x0, [sp, #56]
  40d560:	str	x1, [sp, #48]
  40d564:	str	x2, [sp, #40]
  40d568:	str	x3, [sp, #32]
  40d56c:	str	x4, [sp, #24]
  40d570:	str	w5, [sp, #20]
  40d574:	ldr	w6, [sp, #20]
  40d578:	ldr	x5, [sp, #24]
  40d57c:	ldr	x4, [sp, #32]
  40d580:	ldr	x3, [sp, #40]
  40d584:	ldr	x2, [sp, #48]
  40d588:	mov	w1, #0xa                   	// #10
  40d58c:	ldr	x0, [sp, #56]
  40d590:	bl	40d3f4 <ferror@plt+0xba34>
  40d594:	ldp	x29, x30, [sp], #64
  40d598:	ret
  40d59c:	sub	sp, sp, #0x10
  40d5a0:	str	x0, [sp, #8]
  40d5a4:	str	w1, [sp, #4]
  40d5a8:	ldr	x0, [sp, #8]
  40d5ac:	ldr	x1, [x0]
  40d5b0:	ldrsw	x0, [sp, #4]
  40d5b4:	mov	x2, #0x0                   	// #0
  40d5b8:	umulh	x0, x1, x0
  40d5bc:	cmp	x0, #0x0
  40d5c0:	b.eq	40d5c8 <ferror@plt+0xbc08>  // b.none
  40d5c4:	mov	x2, #0x1                   	// #1
  40d5c8:	mov	x0, x2
  40d5cc:	cmp	x0, #0x0
  40d5d0:	b.eq	40d5e8 <ferror@plt+0xbc28>  // b.none
  40d5d4:	ldr	x0, [sp, #8]
  40d5d8:	mov	x1, #0xffffffffffffffff    	// #-1
  40d5dc:	str	x1, [x0]
  40d5e0:	mov	w0, #0x1                   	// #1
  40d5e4:	b	40d604 <ferror@plt+0xbc44>
  40d5e8:	ldr	x0, [sp, #8]
  40d5ec:	ldr	x1, [x0]
  40d5f0:	ldrsw	x0, [sp, #4]
  40d5f4:	mul	x1, x1, x0
  40d5f8:	ldr	x0, [sp, #8]
  40d5fc:	str	x1, [x0]
  40d600:	mov	w0, #0x0                   	// #0
  40d604:	add	sp, sp, #0x10
  40d608:	ret
  40d60c:	stp	x29, x30, [sp, #-48]!
  40d610:	mov	x29, sp
  40d614:	str	x0, [sp, #24]
  40d618:	str	w1, [sp, #20]
  40d61c:	str	w2, [sp, #16]
  40d620:	str	wzr, [sp, #44]
  40d624:	b	40d644 <ferror@plt+0xbc84>
  40d628:	ldr	w1, [sp, #20]
  40d62c:	ldr	x0, [sp, #24]
  40d630:	bl	40d59c <ferror@plt+0xbbdc>
  40d634:	mov	w1, w0
  40d638:	ldr	w0, [sp, #44]
  40d63c:	orr	w0, w0, w1
  40d640:	str	w0, [sp, #44]
  40d644:	ldr	w0, [sp, #16]
  40d648:	sub	w1, w0, #0x1
  40d64c:	str	w1, [sp, #16]
  40d650:	cmp	w0, #0x0
  40d654:	b.ne	40d628 <ferror@plt+0xbc68>  // b.any
  40d658:	ldr	w0, [sp, #44]
  40d65c:	ldp	x29, x30, [sp], #48
  40d660:	ret
  40d664:	stp	x29, x30, [sp, #-128]!
  40d668:	mov	x29, sp
  40d66c:	str	x0, [sp, #56]
  40d670:	str	x1, [sp, #48]
  40d674:	str	w2, [sp, #44]
  40d678:	str	x3, [sp, #32]
  40d67c:	str	x4, [sp, #24]
  40d680:	str	wzr, [sp, #124]
  40d684:	ldr	w0, [sp, #44]
  40d688:	cmp	w0, #0x0
  40d68c:	b.lt	40d69c <ferror@plt+0xbcdc>  // b.tstop
  40d690:	ldr	w0, [sp, #44]
  40d694:	cmp	w0, #0x24
  40d698:	b.le	40d6bc <ferror@plt+0xbcfc>
  40d69c:	adrp	x0, 410000 <ferror@plt+0xe640>
  40d6a0:	add	x3, x0, #0x890
  40d6a4:	mov	w2, #0x54                  	// #84
  40d6a8:	adrp	x0, 410000 <ferror@plt+0xe640>
  40d6ac:	add	x1, x0, #0x858
  40d6b0:	adrp	x0, 410000 <ferror@plt+0xe640>
  40d6b4:	add	x0, x0, #0x868
  40d6b8:	bl	401960 <__assert_fail@plt>
  40d6bc:	ldr	x0, [sp, #48]
  40d6c0:	cmp	x0, #0x0
  40d6c4:	b.ne	40d6d0 <ferror@plt+0xbd10>  // b.any
  40d6c8:	add	x0, sp, #0x50
  40d6cc:	b	40d6d4 <ferror@plt+0xbd14>
  40d6d0:	ldr	x0, [sp, #48]
  40d6d4:	str	x0, [sp, #88]
  40d6d8:	bl	401970 <__errno_location@plt>
  40d6dc:	str	wzr, [x0]
  40d6e0:	ldr	x0, [sp, #56]
  40d6e4:	str	x0, [sp, #112]
  40d6e8:	ldr	x0, [sp, #112]
  40d6ec:	ldrb	w0, [x0]
  40d6f0:	strb	w0, [sp, #111]
  40d6f4:	b	40d710 <ferror@plt+0xbd50>
  40d6f8:	ldr	x0, [sp, #112]
  40d6fc:	add	x0, x0, #0x1
  40d700:	str	x0, [sp, #112]
  40d704:	ldr	x0, [sp, #112]
  40d708:	ldrb	w0, [x0]
  40d70c:	strb	w0, [sp, #111]
  40d710:	bl	401870 <__ctype_b_loc@plt>
  40d714:	ldr	x1, [x0]
  40d718:	ldrb	w0, [sp, #111]
  40d71c:	lsl	x0, x0, #1
  40d720:	add	x0, x1, x0
  40d724:	ldrh	w0, [x0]
  40d728:	and	w0, w0, #0x2000
  40d72c:	cmp	w0, #0x0
  40d730:	b.ne	40d6f8 <ferror@plt+0xbd38>  // b.any
  40d734:	ldrb	w0, [sp, #111]
  40d738:	cmp	w0, #0x2d
  40d73c:	b.ne	40d748 <ferror@plt+0xbd88>  // b.any
  40d740:	mov	w0, #0x4                   	// #4
  40d744:	b	40dbc8 <ferror@plt+0xc208>
  40d748:	ldr	w2, [sp, #44]
  40d74c:	ldr	x1, [sp, #88]
  40d750:	ldr	x0, [sp, #56]
  40d754:	bl	401640 <strtoul@plt>
  40d758:	str	x0, [sp, #72]
  40d75c:	ldr	x0, [sp, #88]
  40d760:	ldr	x0, [x0]
  40d764:	ldr	x1, [sp, #56]
  40d768:	cmp	x1, x0
  40d76c:	b.ne	40d7c4 <ferror@plt+0xbe04>  // b.any
  40d770:	ldr	x0, [sp, #24]
  40d774:	cmp	x0, #0x0
  40d778:	b.eq	40d7bc <ferror@plt+0xbdfc>  // b.none
  40d77c:	ldr	x0, [sp, #88]
  40d780:	ldr	x0, [x0]
  40d784:	ldrb	w0, [x0]
  40d788:	cmp	w0, #0x0
  40d78c:	b.eq	40d7bc <ferror@plt+0xbdfc>  // b.none
  40d790:	ldr	x0, [sp, #88]
  40d794:	ldr	x0, [x0]
  40d798:	ldrb	w0, [x0]
  40d79c:	mov	w1, w0
  40d7a0:	ldr	x0, [sp, #24]
  40d7a4:	bl	4018d0 <strchr@plt>
  40d7a8:	cmp	x0, #0x0
  40d7ac:	b.eq	40d7bc <ferror@plt+0xbdfc>  // b.none
  40d7b0:	mov	x0, #0x1                   	// #1
  40d7b4:	str	x0, [sp, #72]
  40d7b8:	b	40d7f4 <ferror@plt+0xbe34>
  40d7bc:	mov	w0, #0x4                   	// #4
  40d7c0:	b	40dbc8 <ferror@plt+0xc208>
  40d7c4:	bl	401970 <__errno_location@plt>
  40d7c8:	ldr	w0, [x0]
  40d7cc:	cmp	w0, #0x0
  40d7d0:	b.eq	40d7f4 <ferror@plt+0xbe34>  // b.none
  40d7d4:	bl	401970 <__errno_location@plt>
  40d7d8:	ldr	w0, [x0]
  40d7dc:	cmp	w0, #0x22
  40d7e0:	b.eq	40d7ec <ferror@plt+0xbe2c>  // b.none
  40d7e4:	mov	w0, #0x4                   	// #4
  40d7e8:	b	40dbc8 <ferror@plt+0xc208>
  40d7ec:	mov	w0, #0x1                   	// #1
  40d7f0:	str	w0, [sp, #124]
  40d7f4:	ldr	x0, [sp, #24]
  40d7f8:	cmp	x0, #0x0
  40d7fc:	b.ne	40d814 <ferror@plt+0xbe54>  // b.any
  40d800:	ldr	x1, [sp, #72]
  40d804:	ldr	x0, [sp, #32]
  40d808:	str	x1, [x0]
  40d80c:	ldr	w0, [sp, #124]
  40d810:	b	40dbc8 <ferror@plt+0xc208>
  40d814:	ldr	x0, [sp, #88]
  40d818:	ldr	x0, [x0]
  40d81c:	ldrb	w0, [x0]
  40d820:	cmp	w0, #0x0
  40d824:	b.eq	40dbb8 <ferror@plt+0xc1f8>  // b.none
  40d828:	mov	w0, #0x400                 	// #1024
  40d82c:	str	w0, [sp, #104]
  40d830:	mov	w0, #0x1                   	// #1
  40d834:	str	w0, [sp, #100]
  40d838:	ldr	x0, [sp, #88]
  40d83c:	ldr	x0, [x0]
  40d840:	ldrb	w0, [x0]
  40d844:	mov	w1, w0
  40d848:	ldr	x0, [sp, #24]
  40d84c:	bl	4018d0 <strchr@plt>
  40d850:	cmp	x0, #0x0
  40d854:	b.ne	40d870 <ferror@plt+0xbeb0>  // b.any
  40d858:	ldr	x1, [sp, #72]
  40d85c:	ldr	x0, [sp, #32]
  40d860:	str	x1, [x0]
  40d864:	ldr	w0, [sp, #124]
  40d868:	orr	w0, w0, #0x2
  40d86c:	b	40dbc8 <ferror@plt+0xc208>
  40d870:	ldr	x0, [sp, #88]
  40d874:	ldr	x0, [x0]
  40d878:	ldrb	w0, [x0]
  40d87c:	sub	w0, w0, #0x45
  40d880:	cmp	w0, #0x2f
  40d884:	cset	w1, hi  // hi = pmore
  40d888:	and	w1, w1, #0xff
  40d88c:	cmp	w1, #0x0
  40d890:	b.ne	40d954 <ferror@plt+0xbf94>  // b.any
  40d894:	mov	x1, #0x1                   	// #1
  40d898:	lsl	x1, x1, x0
  40d89c:	mov	x0, #0x8945                	// #35141
  40d8a0:	movk	x0, #0x30, lsl #16
  40d8a4:	movk	x0, #0x8144, lsl #32
  40d8a8:	and	x0, x1, x0
  40d8ac:	cmp	x0, #0x0
  40d8b0:	cset	w0, ne  // ne = any
  40d8b4:	and	w0, w0, #0xff
  40d8b8:	cmp	w0, #0x0
  40d8bc:	b.eq	40d954 <ferror@plt+0xbf94>  // b.none
  40d8c0:	mov	w1, #0x30                  	// #48
  40d8c4:	ldr	x0, [sp, #24]
  40d8c8:	bl	4018d0 <strchr@plt>
  40d8cc:	cmp	x0, #0x0
  40d8d0:	b.eq	40d948 <ferror@plt+0xbf88>  // b.none
  40d8d4:	ldr	x0, [sp, #88]
  40d8d8:	ldr	x0, [x0]
  40d8dc:	add	x0, x0, #0x1
  40d8e0:	ldrb	w0, [x0]
  40d8e4:	cmp	w0, #0x69
  40d8e8:	b.eq	40d908 <ferror@plt+0xbf48>  // b.none
  40d8ec:	cmp	w0, #0x69
  40d8f0:	b.gt	40d954 <ferror@plt+0xbf94>
  40d8f4:	cmp	w0, #0x42
  40d8f8:	b.eq	40d930 <ferror@plt+0xbf70>  // b.none
  40d8fc:	cmp	w0, #0x44
  40d900:	b.eq	40d930 <ferror@plt+0xbf70>  // b.none
  40d904:	b	40d954 <ferror@plt+0xbf94>
  40d908:	ldr	x0, [sp, #88]
  40d90c:	ldr	x0, [x0]
  40d910:	add	x0, x0, #0x2
  40d914:	ldrb	w0, [x0]
  40d918:	cmp	w0, #0x42
  40d91c:	b.ne	40d950 <ferror@plt+0xbf90>  // b.any
  40d920:	ldr	w0, [sp, #100]
  40d924:	add	w0, w0, #0x2
  40d928:	str	w0, [sp, #100]
  40d92c:	b	40d950 <ferror@plt+0xbf90>
  40d930:	mov	w0, #0x3e8                 	// #1000
  40d934:	str	w0, [sp, #104]
  40d938:	ldr	w0, [sp, #100]
  40d93c:	add	w0, w0, #0x1
  40d940:	str	w0, [sp, #100]
  40d944:	b	40d954 <ferror@plt+0xbf94>
  40d948:	nop
  40d94c:	b	40d954 <ferror@plt+0xbf94>
  40d950:	nop
  40d954:	ldr	x0, [sp, #88]
  40d958:	ldr	x0, [x0]
  40d95c:	ldrb	w0, [x0]
  40d960:	cmp	w0, #0x77
  40d964:	b.eq	40db14 <ferror@plt+0xc154>  // b.none
  40d968:	cmp	w0, #0x77
  40d96c:	b.gt	40db58 <ferror@plt+0xc198>
  40d970:	cmp	w0, #0x74
  40d974:	b.eq	40dafc <ferror@plt+0xc13c>  // b.none
  40d978:	cmp	w0, #0x74
  40d97c:	b.gt	40db58 <ferror@plt+0xc198>
  40d980:	cmp	w0, #0x6d
  40d984:	b.eq	40dacc <ferror@plt+0xc10c>  // b.none
  40d988:	cmp	w0, #0x6d
  40d98c:	b.gt	40db58 <ferror@plt+0xc198>
  40d990:	cmp	w0, #0x6b
  40d994:	b.eq	40dab4 <ferror@plt+0xc0f4>  // b.none
  40d998:	cmp	w0, #0x6b
  40d99c:	b.gt	40db58 <ferror@plt+0xc198>
  40d9a0:	cmp	w0, #0x67
  40d9a4:	b.eq	40da9c <ferror@plt+0xc0dc>  // b.none
  40d9a8:	cmp	w0, #0x67
  40d9ac:	b.gt	40db58 <ferror@plt+0xc198>
  40d9b0:	cmp	w0, #0x63
  40d9b4:	b.eq	40da7c <ferror@plt+0xc0bc>  // b.none
  40d9b8:	cmp	w0, #0x63
  40d9bc:	b.gt	40db58 <ferror@plt+0xc198>
  40d9c0:	cmp	w0, #0x62
  40d9c4:	b.eq	40da54 <ferror@plt+0xc094>  // b.none
  40d9c8:	cmp	w0, #0x62
  40d9cc:	b.gt	40db58 <ferror@plt+0xc198>
  40d9d0:	cmp	w0, #0x5a
  40d9d4:	b.eq	40db40 <ferror@plt+0xc180>  // b.none
  40d9d8:	cmp	w0, #0x5a
  40d9dc:	b.gt	40db58 <ferror@plt+0xc198>
  40d9e0:	cmp	w0, #0x59
  40d9e4:	b.eq	40db28 <ferror@plt+0xc168>  // b.none
  40d9e8:	cmp	w0, #0x59
  40d9ec:	b.gt	40db58 <ferror@plt+0xc198>
  40d9f0:	cmp	w0, #0x54
  40d9f4:	b.eq	40dafc <ferror@plt+0xc13c>  // b.none
  40d9f8:	cmp	w0, #0x54
  40d9fc:	b.gt	40db58 <ferror@plt+0xc198>
  40da00:	cmp	w0, #0x50
  40da04:	b.eq	40dae4 <ferror@plt+0xc124>  // b.none
  40da08:	cmp	w0, #0x50
  40da0c:	b.gt	40db58 <ferror@plt+0xc198>
  40da10:	cmp	w0, #0x4d
  40da14:	b.eq	40dacc <ferror@plt+0xc10c>  // b.none
  40da18:	cmp	w0, #0x4d
  40da1c:	b.gt	40db58 <ferror@plt+0xc198>
  40da20:	cmp	w0, #0x4b
  40da24:	b.eq	40dab4 <ferror@plt+0xc0f4>  // b.none
  40da28:	cmp	w0, #0x4b
  40da2c:	b.gt	40db58 <ferror@plt+0xc198>
  40da30:	cmp	w0, #0x47
  40da34:	b.eq	40da9c <ferror@plt+0xc0dc>  // b.none
  40da38:	cmp	w0, #0x47
  40da3c:	b.gt	40db58 <ferror@plt+0xc198>
  40da40:	cmp	w0, #0x42
  40da44:	b.eq	40da68 <ferror@plt+0xc0a8>  // b.none
  40da48:	cmp	w0, #0x45
  40da4c:	b.eq	40da84 <ferror@plt+0xc0c4>  // b.none
  40da50:	b	40db58 <ferror@plt+0xc198>
  40da54:	add	x0, sp, #0x48
  40da58:	mov	w1, #0x200                 	// #512
  40da5c:	bl	40d59c <ferror@plt+0xbbdc>
  40da60:	str	w0, [sp, #96]
  40da64:	b	40db70 <ferror@plt+0xc1b0>
  40da68:	add	x0, sp, #0x48
  40da6c:	mov	w1, #0x400                 	// #1024
  40da70:	bl	40d59c <ferror@plt+0xbbdc>
  40da74:	str	w0, [sp, #96]
  40da78:	b	40db70 <ferror@plt+0xc1b0>
  40da7c:	str	wzr, [sp, #96]
  40da80:	b	40db70 <ferror@plt+0xc1b0>
  40da84:	add	x0, sp, #0x48
  40da88:	mov	w2, #0x6                   	// #6
  40da8c:	ldr	w1, [sp, #104]
  40da90:	bl	40d60c <ferror@plt+0xbc4c>
  40da94:	str	w0, [sp, #96]
  40da98:	b	40db70 <ferror@plt+0xc1b0>
  40da9c:	add	x0, sp, #0x48
  40daa0:	mov	w2, #0x3                   	// #3
  40daa4:	ldr	w1, [sp, #104]
  40daa8:	bl	40d60c <ferror@plt+0xbc4c>
  40daac:	str	w0, [sp, #96]
  40dab0:	b	40db70 <ferror@plt+0xc1b0>
  40dab4:	add	x0, sp, #0x48
  40dab8:	mov	w2, #0x1                   	// #1
  40dabc:	ldr	w1, [sp, #104]
  40dac0:	bl	40d60c <ferror@plt+0xbc4c>
  40dac4:	str	w0, [sp, #96]
  40dac8:	b	40db70 <ferror@plt+0xc1b0>
  40dacc:	add	x0, sp, #0x48
  40dad0:	mov	w2, #0x2                   	// #2
  40dad4:	ldr	w1, [sp, #104]
  40dad8:	bl	40d60c <ferror@plt+0xbc4c>
  40dadc:	str	w0, [sp, #96]
  40dae0:	b	40db70 <ferror@plt+0xc1b0>
  40dae4:	add	x0, sp, #0x48
  40dae8:	mov	w2, #0x5                   	// #5
  40daec:	ldr	w1, [sp, #104]
  40daf0:	bl	40d60c <ferror@plt+0xbc4c>
  40daf4:	str	w0, [sp, #96]
  40daf8:	b	40db70 <ferror@plt+0xc1b0>
  40dafc:	add	x0, sp, #0x48
  40db00:	mov	w2, #0x4                   	// #4
  40db04:	ldr	w1, [sp, #104]
  40db08:	bl	40d60c <ferror@plt+0xbc4c>
  40db0c:	str	w0, [sp, #96]
  40db10:	b	40db70 <ferror@plt+0xc1b0>
  40db14:	add	x0, sp, #0x48
  40db18:	mov	w1, #0x2                   	// #2
  40db1c:	bl	40d59c <ferror@plt+0xbbdc>
  40db20:	str	w0, [sp, #96]
  40db24:	b	40db70 <ferror@plt+0xc1b0>
  40db28:	add	x0, sp, #0x48
  40db2c:	mov	w2, #0x8                   	// #8
  40db30:	ldr	w1, [sp, #104]
  40db34:	bl	40d60c <ferror@plt+0xbc4c>
  40db38:	str	w0, [sp, #96]
  40db3c:	b	40db70 <ferror@plt+0xc1b0>
  40db40:	add	x0, sp, #0x48
  40db44:	mov	w2, #0x7                   	// #7
  40db48:	ldr	w1, [sp, #104]
  40db4c:	bl	40d60c <ferror@plt+0xbc4c>
  40db50:	str	w0, [sp, #96]
  40db54:	b	40db70 <ferror@plt+0xc1b0>
  40db58:	ldr	x1, [sp, #72]
  40db5c:	ldr	x0, [sp, #32]
  40db60:	str	x1, [x0]
  40db64:	ldr	w0, [sp, #124]
  40db68:	orr	w0, w0, #0x2
  40db6c:	b	40dbc8 <ferror@plt+0xc208>
  40db70:	ldr	w1, [sp, #124]
  40db74:	ldr	w0, [sp, #96]
  40db78:	orr	w0, w1, w0
  40db7c:	str	w0, [sp, #124]
  40db80:	ldr	x0, [sp, #88]
  40db84:	ldr	x1, [x0]
  40db88:	ldrsw	x0, [sp, #100]
  40db8c:	add	x1, x1, x0
  40db90:	ldr	x0, [sp, #88]
  40db94:	str	x1, [x0]
  40db98:	ldr	x0, [sp, #88]
  40db9c:	ldr	x0, [x0]
  40dba0:	ldrb	w0, [x0]
  40dba4:	cmp	w0, #0x0
  40dba8:	b.eq	40dbb8 <ferror@plt+0xc1f8>  // b.none
  40dbac:	ldr	w0, [sp, #124]
  40dbb0:	orr	w0, w0, #0x2
  40dbb4:	str	w0, [sp, #124]
  40dbb8:	ldr	x1, [sp, #72]
  40dbbc:	ldr	x0, [sp, #32]
  40dbc0:	str	x1, [x0]
  40dbc4:	ldr	w0, [sp, #124]
  40dbc8:	ldp	x29, x30, [sp], #128
  40dbcc:	ret
  40dbd0:	sub	sp, sp, #0x10
  40dbd4:	str	x0, [sp, #8]
  40dbd8:	str	w1, [sp, #4]
  40dbdc:	ldr	x0, [sp, #8]
  40dbe0:	ldr	x1, [x0]
  40dbe4:	ldrsw	x0, [sp, #4]
  40dbe8:	mov	x2, #0x0                   	// #0
  40dbec:	umulh	x0, x1, x0
  40dbf0:	cmp	x0, #0x0
  40dbf4:	b.eq	40dbfc <ferror@plt+0xc23c>  // b.none
  40dbf8:	mov	x2, #0x1                   	// #1
  40dbfc:	mov	x0, x2
  40dc00:	cmp	x0, #0x0
  40dc04:	b.eq	40dc1c <ferror@plt+0xc25c>  // b.none
  40dc08:	ldr	x0, [sp, #8]
  40dc0c:	mov	x1, #0xffffffffffffffff    	// #-1
  40dc10:	str	x1, [x0]
  40dc14:	mov	w0, #0x1                   	// #1
  40dc18:	b	40dc38 <ferror@plt+0xc278>
  40dc1c:	ldr	x0, [sp, #8]
  40dc20:	ldr	x1, [x0]
  40dc24:	ldrsw	x0, [sp, #4]
  40dc28:	mul	x1, x1, x0
  40dc2c:	ldr	x0, [sp, #8]
  40dc30:	str	x1, [x0]
  40dc34:	mov	w0, #0x0                   	// #0
  40dc38:	add	sp, sp, #0x10
  40dc3c:	ret
  40dc40:	stp	x29, x30, [sp, #-48]!
  40dc44:	mov	x29, sp
  40dc48:	str	x0, [sp, #24]
  40dc4c:	str	w1, [sp, #20]
  40dc50:	str	w2, [sp, #16]
  40dc54:	str	wzr, [sp, #44]
  40dc58:	b	40dc78 <ferror@plt+0xc2b8>
  40dc5c:	ldr	w1, [sp, #20]
  40dc60:	ldr	x0, [sp, #24]
  40dc64:	bl	40dbd0 <ferror@plt+0xc210>
  40dc68:	mov	w1, w0
  40dc6c:	ldr	w0, [sp, #44]
  40dc70:	orr	w0, w0, w1
  40dc74:	str	w0, [sp, #44]
  40dc78:	ldr	w0, [sp, #16]
  40dc7c:	sub	w1, w0, #0x1
  40dc80:	str	w1, [sp, #16]
  40dc84:	cmp	w0, #0x0
  40dc88:	b.ne	40dc5c <ferror@plt+0xc29c>  // b.any
  40dc8c:	ldr	w0, [sp, #44]
  40dc90:	ldp	x29, x30, [sp], #48
  40dc94:	ret
  40dc98:	stp	x29, x30, [sp, #-128]!
  40dc9c:	mov	x29, sp
  40dca0:	str	x0, [sp, #56]
  40dca4:	str	x1, [sp, #48]
  40dca8:	str	w2, [sp, #44]
  40dcac:	str	x3, [sp, #32]
  40dcb0:	str	x4, [sp, #24]
  40dcb4:	str	wzr, [sp, #124]
  40dcb8:	ldr	w0, [sp, #44]
  40dcbc:	cmp	w0, #0x0
  40dcc0:	b.lt	40dcd0 <ferror@plt+0xc310>  // b.tstop
  40dcc4:	ldr	w0, [sp, #44]
  40dcc8:	cmp	w0, #0x24
  40dccc:	b.le	40dcf0 <ferror@plt+0xc330>
  40dcd0:	adrp	x0, 410000 <ferror@plt+0xe640>
  40dcd4:	add	x3, x0, #0x8d8
  40dcd8:	mov	w2, #0x54                  	// #84
  40dcdc:	adrp	x0, 410000 <ferror@plt+0xe640>
  40dce0:	add	x1, x0, #0x8a0
  40dce4:	adrp	x0, 410000 <ferror@plt+0xe640>
  40dce8:	add	x0, x0, #0x8b0
  40dcec:	bl	401960 <__assert_fail@plt>
  40dcf0:	ldr	x0, [sp, #48]
  40dcf4:	cmp	x0, #0x0
  40dcf8:	b.ne	40dd04 <ferror@plt+0xc344>  // b.any
  40dcfc:	add	x0, sp, #0x50
  40dd00:	b	40dd08 <ferror@plt+0xc348>
  40dd04:	ldr	x0, [sp, #48]
  40dd08:	str	x0, [sp, #88]
  40dd0c:	bl	401970 <__errno_location@plt>
  40dd10:	str	wzr, [x0]
  40dd14:	ldr	x0, [sp, #56]
  40dd18:	str	x0, [sp, #112]
  40dd1c:	ldr	x0, [sp, #112]
  40dd20:	ldrb	w0, [x0]
  40dd24:	strb	w0, [sp, #111]
  40dd28:	b	40dd44 <ferror@plt+0xc384>
  40dd2c:	ldr	x0, [sp, #112]
  40dd30:	add	x0, x0, #0x1
  40dd34:	str	x0, [sp, #112]
  40dd38:	ldr	x0, [sp, #112]
  40dd3c:	ldrb	w0, [x0]
  40dd40:	strb	w0, [sp, #111]
  40dd44:	bl	401870 <__ctype_b_loc@plt>
  40dd48:	ldr	x1, [x0]
  40dd4c:	ldrb	w0, [sp, #111]
  40dd50:	lsl	x0, x0, #1
  40dd54:	add	x0, x1, x0
  40dd58:	ldrh	w0, [x0]
  40dd5c:	and	w0, w0, #0x2000
  40dd60:	cmp	w0, #0x0
  40dd64:	b.ne	40dd2c <ferror@plt+0xc36c>  // b.any
  40dd68:	ldrb	w0, [sp, #111]
  40dd6c:	cmp	w0, #0x2d
  40dd70:	b.ne	40dd7c <ferror@plt+0xc3bc>  // b.any
  40dd74:	mov	w0, #0x4                   	// #4
  40dd78:	b	40e1fc <ferror@plt+0xc83c>
  40dd7c:	ldr	w2, [sp, #44]
  40dd80:	ldr	x1, [sp, #88]
  40dd84:	ldr	x0, [sp, #56]
  40dd88:	bl	4017e0 <strtoumax@plt>
  40dd8c:	str	x0, [sp, #72]
  40dd90:	ldr	x0, [sp, #88]
  40dd94:	ldr	x0, [x0]
  40dd98:	ldr	x1, [sp, #56]
  40dd9c:	cmp	x1, x0
  40dda0:	b.ne	40ddf8 <ferror@plt+0xc438>  // b.any
  40dda4:	ldr	x0, [sp, #24]
  40dda8:	cmp	x0, #0x0
  40ddac:	b.eq	40ddf0 <ferror@plt+0xc430>  // b.none
  40ddb0:	ldr	x0, [sp, #88]
  40ddb4:	ldr	x0, [x0]
  40ddb8:	ldrb	w0, [x0]
  40ddbc:	cmp	w0, #0x0
  40ddc0:	b.eq	40ddf0 <ferror@plt+0xc430>  // b.none
  40ddc4:	ldr	x0, [sp, #88]
  40ddc8:	ldr	x0, [x0]
  40ddcc:	ldrb	w0, [x0]
  40ddd0:	mov	w1, w0
  40ddd4:	ldr	x0, [sp, #24]
  40ddd8:	bl	4018d0 <strchr@plt>
  40dddc:	cmp	x0, #0x0
  40dde0:	b.eq	40ddf0 <ferror@plt+0xc430>  // b.none
  40dde4:	mov	x0, #0x1                   	// #1
  40dde8:	str	x0, [sp, #72]
  40ddec:	b	40de28 <ferror@plt+0xc468>
  40ddf0:	mov	w0, #0x4                   	// #4
  40ddf4:	b	40e1fc <ferror@plt+0xc83c>
  40ddf8:	bl	401970 <__errno_location@plt>
  40ddfc:	ldr	w0, [x0]
  40de00:	cmp	w0, #0x0
  40de04:	b.eq	40de28 <ferror@plt+0xc468>  // b.none
  40de08:	bl	401970 <__errno_location@plt>
  40de0c:	ldr	w0, [x0]
  40de10:	cmp	w0, #0x22
  40de14:	b.eq	40de20 <ferror@plt+0xc460>  // b.none
  40de18:	mov	w0, #0x4                   	// #4
  40de1c:	b	40e1fc <ferror@plt+0xc83c>
  40de20:	mov	w0, #0x1                   	// #1
  40de24:	str	w0, [sp, #124]
  40de28:	ldr	x0, [sp, #24]
  40de2c:	cmp	x0, #0x0
  40de30:	b.ne	40de48 <ferror@plt+0xc488>  // b.any
  40de34:	ldr	x1, [sp, #72]
  40de38:	ldr	x0, [sp, #32]
  40de3c:	str	x1, [x0]
  40de40:	ldr	w0, [sp, #124]
  40de44:	b	40e1fc <ferror@plt+0xc83c>
  40de48:	ldr	x0, [sp, #88]
  40de4c:	ldr	x0, [x0]
  40de50:	ldrb	w0, [x0]
  40de54:	cmp	w0, #0x0
  40de58:	b.eq	40e1ec <ferror@plt+0xc82c>  // b.none
  40de5c:	mov	w0, #0x400                 	// #1024
  40de60:	str	w0, [sp, #104]
  40de64:	mov	w0, #0x1                   	// #1
  40de68:	str	w0, [sp, #100]
  40de6c:	ldr	x0, [sp, #88]
  40de70:	ldr	x0, [x0]
  40de74:	ldrb	w0, [x0]
  40de78:	mov	w1, w0
  40de7c:	ldr	x0, [sp, #24]
  40de80:	bl	4018d0 <strchr@plt>
  40de84:	cmp	x0, #0x0
  40de88:	b.ne	40dea4 <ferror@plt+0xc4e4>  // b.any
  40de8c:	ldr	x1, [sp, #72]
  40de90:	ldr	x0, [sp, #32]
  40de94:	str	x1, [x0]
  40de98:	ldr	w0, [sp, #124]
  40de9c:	orr	w0, w0, #0x2
  40dea0:	b	40e1fc <ferror@plt+0xc83c>
  40dea4:	ldr	x0, [sp, #88]
  40dea8:	ldr	x0, [x0]
  40deac:	ldrb	w0, [x0]
  40deb0:	sub	w0, w0, #0x45
  40deb4:	cmp	w0, #0x2f
  40deb8:	cset	w1, hi  // hi = pmore
  40debc:	and	w1, w1, #0xff
  40dec0:	cmp	w1, #0x0
  40dec4:	b.ne	40df88 <ferror@plt+0xc5c8>  // b.any
  40dec8:	mov	x1, #0x1                   	// #1
  40decc:	lsl	x1, x1, x0
  40ded0:	mov	x0, #0x8945                	// #35141
  40ded4:	movk	x0, #0x30, lsl #16
  40ded8:	movk	x0, #0x8144, lsl #32
  40dedc:	and	x0, x1, x0
  40dee0:	cmp	x0, #0x0
  40dee4:	cset	w0, ne  // ne = any
  40dee8:	and	w0, w0, #0xff
  40deec:	cmp	w0, #0x0
  40def0:	b.eq	40df88 <ferror@plt+0xc5c8>  // b.none
  40def4:	mov	w1, #0x30                  	// #48
  40def8:	ldr	x0, [sp, #24]
  40defc:	bl	4018d0 <strchr@plt>
  40df00:	cmp	x0, #0x0
  40df04:	b.eq	40df7c <ferror@plt+0xc5bc>  // b.none
  40df08:	ldr	x0, [sp, #88]
  40df0c:	ldr	x0, [x0]
  40df10:	add	x0, x0, #0x1
  40df14:	ldrb	w0, [x0]
  40df18:	cmp	w0, #0x69
  40df1c:	b.eq	40df3c <ferror@plt+0xc57c>  // b.none
  40df20:	cmp	w0, #0x69
  40df24:	b.gt	40df88 <ferror@plt+0xc5c8>
  40df28:	cmp	w0, #0x42
  40df2c:	b.eq	40df64 <ferror@plt+0xc5a4>  // b.none
  40df30:	cmp	w0, #0x44
  40df34:	b.eq	40df64 <ferror@plt+0xc5a4>  // b.none
  40df38:	b	40df88 <ferror@plt+0xc5c8>
  40df3c:	ldr	x0, [sp, #88]
  40df40:	ldr	x0, [x0]
  40df44:	add	x0, x0, #0x2
  40df48:	ldrb	w0, [x0]
  40df4c:	cmp	w0, #0x42
  40df50:	b.ne	40df84 <ferror@plt+0xc5c4>  // b.any
  40df54:	ldr	w0, [sp, #100]
  40df58:	add	w0, w0, #0x2
  40df5c:	str	w0, [sp, #100]
  40df60:	b	40df84 <ferror@plt+0xc5c4>
  40df64:	mov	w0, #0x3e8                 	// #1000
  40df68:	str	w0, [sp, #104]
  40df6c:	ldr	w0, [sp, #100]
  40df70:	add	w0, w0, #0x1
  40df74:	str	w0, [sp, #100]
  40df78:	b	40df88 <ferror@plt+0xc5c8>
  40df7c:	nop
  40df80:	b	40df88 <ferror@plt+0xc5c8>
  40df84:	nop
  40df88:	ldr	x0, [sp, #88]
  40df8c:	ldr	x0, [x0]
  40df90:	ldrb	w0, [x0]
  40df94:	cmp	w0, #0x77
  40df98:	b.eq	40e148 <ferror@plt+0xc788>  // b.none
  40df9c:	cmp	w0, #0x77
  40dfa0:	b.gt	40e18c <ferror@plt+0xc7cc>
  40dfa4:	cmp	w0, #0x74
  40dfa8:	b.eq	40e130 <ferror@plt+0xc770>  // b.none
  40dfac:	cmp	w0, #0x74
  40dfb0:	b.gt	40e18c <ferror@plt+0xc7cc>
  40dfb4:	cmp	w0, #0x6d
  40dfb8:	b.eq	40e100 <ferror@plt+0xc740>  // b.none
  40dfbc:	cmp	w0, #0x6d
  40dfc0:	b.gt	40e18c <ferror@plt+0xc7cc>
  40dfc4:	cmp	w0, #0x6b
  40dfc8:	b.eq	40e0e8 <ferror@plt+0xc728>  // b.none
  40dfcc:	cmp	w0, #0x6b
  40dfd0:	b.gt	40e18c <ferror@plt+0xc7cc>
  40dfd4:	cmp	w0, #0x67
  40dfd8:	b.eq	40e0d0 <ferror@plt+0xc710>  // b.none
  40dfdc:	cmp	w0, #0x67
  40dfe0:	b.gt	40e18c <ferror@plt+0xc7cc>
  40dfe4:	cmp	w0, #0x63
  40dfe8:	b.eq	40e0b0 <ferror@plt+0xc6f0>  // b.none
  40dfec:	cmp	w0, #0x63
  40dff0:	b.gt	40e18c <ferror@plt+0xc7cc>
  40dff4:	cmp	w0, #0x62
  40dff8:	b.eq	40e088 <ferror@plt+0xc6c8>  // b.none
  40dffc:	cmp	w0, #0x62
  40e000:	b.gt	40e18c <ferror@plt+0xc7cc>
  40e004:	cmp	w0, #0x5a
  40e008:	b.eq	40e174 <ferror@plt+0xc7b4>  // b.none
  40e00c:	cmp	w0, #0x5a
  40e010:	b.gt	40e18c <ferror@plt+0xc7cc>
  40e014:	cmp	w0, #0x59
  40e018:	b.eq	40e15c <ferror@plt+0xc79c>  // b.none
  40e01c:	cmp	w0, #0x59
  40e020:	b.gt	40e18c <ferror@plt+0xc7cc>
  40e024:	cmp	w0, #0x54
  40e028:	b.eq	40e130 <ferror@plt+0xc770>  // b.none
  40e02c:	cmp	w0, #0x54
  40e030:	b.gt	40e18c <ferror@plt+0xc7cc>
  40e034:	cmp	w0, #0x50
  40e038:	b.eq	40e118 <ferror@plt+0xc758>  // b.none
  40e03c:	cmp	w0, #0x50
  40e040:	b.gt	40e18c <ferror@plt+0xc7cc>
  40e044:	cmp	w0, #0x4d
  40e048:	b.eq	40e100 <ferror@plt+0xc740>  // b.none
  40e04c:	cmp	w0, #0x4d
  40e050:	b.gt	40e18c <ferror@plt+0xc7cc>
  40e054:	cmp	w0, #0x4b
  40e058:	b.eq	40e0e8 <ferror@plt+0xc728>  // b.none
  40e05c:	cmp	w0, #0x4b
  40e060:	b.gt	40e18c <ferror@plt+0xc7cc>
  40e064:	cmp	w0, #0x47
  40e068:	b.eq	40e0d0 <ferror@plt+0xc710>  // b.none
  40e06c:	cmp	w0, #0x47
  40e070:	b.gt	40e18c <ferror@plt+0xc7cc>
  40e074:	cmp	w0, #0x42
  40e078:	b.eq	40e09c <ferror@plt+0xc6dc>  // b.none
  40e07c:	cmp	w0, #0x45
  40e080:	b.eq	40e0b8 <ferror@plt+0xc6f8>  // b.none
  40e084:	b	40e18c <ferror@plt+0xc7cc>
  40e088:	add	x0, sp, #0x48
  40e08c:	mov	w1, #0x200                 	// #512
  40e090:	bl	40dbd0 <ferror@plt+0xc210>
  40e094:	str	w0, [sp, #96]
  40e098:	b	40e1a4 <ferror@plt+0xc7e4>
  40e09c:	add	x0, sp, #0x48
  40e0a0:	mov	w1, #0x400                 	// #1024
  40e0a4:	bl	40dbd0 <ferror@plt+0xc210>
  40e0a8:	str	w0, [sp, #96]
  40e0ac:	b	40e1a4 <ferror@plt+0xc7e4>
  40e0b0:	str	wzr, [sp, #96]
  40e0b4:	b	40e1a4 <ferror@plt+0xc7e4>
  40e0b8:	add	x0, sp, #0x48
  40e0bc:	mov	w2, #0x6                   	// #6
  40e0c0:	ldr	w1, [sp, #104]
  40e0c4:	bl	40dc40 <ferror@plt+0xc280>
  40e0c8:	str	w0, [sp, #96]
  40e0cc:	b	40e1a4 <ferror@plt+0xc7e4>
  40e0d0:	add	x0, sp, #0x48
  40e0d4:	mov	w2, #0x3                   	// #3
  40e0d8:	ldr	w1, [sp, #104]
  40e0dc:	bl	40dc40 <ferror@plt+0xc280>
  40e0e0:	str	w0, [sp, #96]
  40e0e4:	b	40e1a4 <ferror@plt+0xc7e4>
  40e0e8:	add	x0, sp, #0x48
  40e0ec:	mov	w2, #0x1                   	// #1
  40e0f0:	ldr	w1, [sp, #104]
  40e0f4:	bl	40dc40 <ferror@plt+0xc280>
  40e0f8:	str	w0, [sp, #96]
  40e0fc:	b	40e1a4 <ferror@plt+0xc7e4>
  40e100:	add	x0, sp, #0x48
  40e104:	mov	w2, #0x2                   	// #2
  40e108:	ldr	w1, [sp, #104]
  40e10c:	bl	40dc40 <ferror@plt+0xc280>
  40e110:	str	w0, [sp, #96]
  40e114:	b	40e1a4 <ferror@plt+0xc7e4>
  40e118:	add	x0, sp, #0x48
  40e11c:	mov	w2, #0x5                   	// #5
  40e120:	ldr	w1, [sp, #104]
  40e124:	bl	40dc40 <ferror@plt+0xc280>
  40e128:	str	w0, [sp, #96]
  40e12c:	b	40e1a4 <ferror@plt+0xc7e4>
  40e130:	add	x0, sp, #0x48
  40e134:	mov	w2, #0x4                   	// #4
  40e138:	ldr	w1, [sp, #104]
  40e13c:	bl	40dc40 <ferror@plt+0xc280>
  40e140:	str	w0, [sp, #96]
  40e144:	b	40e1a4 <ferror@plt+0xc7e4>
  40e148:	add	x0, sp, #0x48
  40e14c:	mov	w1, #0x2                   	// #2
  40e150:	bl	40dbd0 <ferror@plt+0xc210>
  40e154:	str	w0, [sp, #96]
  40e158:	b	40e1a4 <ferror@plt+0xc7e4>
  40e15c:	add	x0, sp, #0x48
  40e160:	mov	w2, #0x8                   	// #8
  40e164:	ldr	w1, [sp, #104]
  40e168:	bl	40dc40 <ferror@plt+0xc280>
  40e16c:	str	w0, [sp, #96]
  40e170:	b	40e1a4 <ferror@plt+0xc7e4>
  40e174:	add	x0, sp, #0x48
  40e178:	mov	w2, #0x7                   	// #7
  40e17c:	ldr	w1, [sp, #104]
  40e180:	bl	40dc40 <ferror@plt+0xc280>
  40e184:	str	w0, [sp, #96]
  40e188:	b	40e1a4 <ferror@plt+0xc7e4>
  40e18c:	ldr	x1, [sp, #72]
  40e190:	ldr	x0, [sp, #32]
  40e194:	str	x1, [x0]
  40e198:	ldr	w0, [sp, #124]
  40e19c:	orr	w0, w0, #0x2
  40e1a0:	b	40e1fc <ferror@plt+0xc83c>
  40e1a4:	ldr	w1, [sp, #124]
  40e1a8:	ldr	w0, [sp, #96]
  40e1ac:	orr	w0, w1, w0
  40e1b0:	str	w0, [sp, #124]
  40e1b4:	ldr	x0, [sp, #88]
  40e1b8:	ldr	x1, [x0]
  40e1bc:	ldrsw	x0, [sp, #100]
  40e1c0:	add	x1, x1, x0
  40e1c4:	ldr	x0, [sp, #88]
  40e1c8:	str	x1, [x0]
  40e1cc:	ldr	x0, [sp, #88]
  40e1d0:	ldr	x0, [x0]
  40e1d4:	ldrb	w0, [x0]
  40e1d8:	cmp	w0, #0x0
  40e1dc:	b.eq	40e1ec <ferror@plt+0xc82c>  // b.none
  40e1e0:	ldr	w0, [sp, #124]
  40e1e4:	orr	w0, w0, #0x2
  40e1e8:	str	w0, [sp, #124]
  40e1ec:	ldr	x1, [sp, #72]
  40e1f0:	ldr	x0, [sp, #32]
  40e1f4:	str	x1, [x0]
  40e1f8:	ldr	w0, [sp, #124]
  40e1fc:	ldp	x29, x30, [sp], #128
  40e200:	ret
  40e204:	stp	x29, x30, [sp, #-48]!
  40e208:	mov	x29, sp
  40e20c:	str	x0, [sp, #24]
  40e210:	str	wzr, [sp, #44]
  40e214:	str	wzr, [sp, #40]
  40e218:	ldr	x0, [sp, #24]
  40e21c:	bl	4016d0 <fileno@plt>
  40e220:	str	w0, [sp, #36]
  40e224:	ldr	w0, [sp, #36]
  40e228:	cmp	w0, #0x0
  40e22c:	b.ge	40e23c <ferror@plt+0xc87c>  // b.tcont
  40e230:	ldr	x0, [sp, #24]
  40e234:	bl	4016f0 <fclose@plt>
  40e238:	b	40e2b8 <ferror@plt+0xc8f8>
  40e23c:	ldr	x0, [sp, #24]
  40e240:	bl	401930 <__freading@plt>
  40e244:	cmp	w0, #0x0
  40e248:	b.eq	40e268 <ferror@plt+0xc8a8>  // b.none
  40e24c:	ldr	x0, [sp, #24]
  40e250:	bl	4016d0 <fileno@plt>
  40e254:	mov	w2, #0x1                   	// #1
  40e258:	mov	x1, #0x0                   	// #0
  40e25c:	bl	4016b0 <lseek@plt>
  40e260:	cmn	x0, #0x1
  40e264:	b.eq	40e284 <ferror@plt+0xc8c4>  // b.none
  40e268:	ldr	x0, [sp, #24]
  40e26c:	bl	40e7a4 <ferror@plt+0xcde4>
  40e270:	cmp	w0, #0x0
  40e274:	b.eq	40e284 <ferror@plt+0xc8c4>  // b.none
  40e278:	bl	401970 <__errno_location@plt>
  40e27c:	ldr	w0, [x0]
  40e280:	str	w0, [sp, #44]
  40e284:	ldr	x0, [sp, #24]
  40e288:	bl	4016f0 <fclose@plt>
  40e28c:	str	w0, [sp, #40]
  40e290:	ldr	w0, [sp, #44]
  40e294:	cmp	w0, #0x0
  40e298:	b.eq	40e2b4 <ferror@plt+0xc8f4>  // b.none
  40e29c:	bl	401970 <__errno_location@plt>
  40e2a0:	mov	x1, x0
  40e2a4:	ldr	w0, [sp, #44]
  40e2a8:	str	w0, [x1]
  40e2ac:	mov	w0, #0xffffffff            	// #-1
  40e2b0:	str	w0, [sp, #40]
  40e2b4:	ldr	w0, [sp, #40]
  40e2b8:	ldp	x29, x30, [sp], #48
  40e2bc:	ret
  40e2c0:	stp	x29, x30, [sp, #-272]!
  40e2c4:	mov	x29, sp
  40e2c8:	str	w0, [sp, #28]
  40e2cc:	str	w1, [sp, #24]
  40e2d0:	str	x2, [sp, #224]
  40e2d4:	str	x3, [sp, #232]
  40e2d8:	str	x4, [sp, #240]
  40e2dc:	str	x5, [sp, #248]
  40e2e0:	str	x6, [sp, #256]
  40e2e4:	str	x7, [sp, #264]
  40e2e8:	str	q0, [sp, #96]
  40e2ec:	str	q1, [sp, #112]
  40e2f0:	str	q2, [sp, #128]
  40e2f4:	str	q3, [sp, #144]
  40e2f8:	str	q4, [sp, #160]
  40e2fc:	str	q5, [sp, #176]
  40e300:	str	q6, [sp, #192]
  40e304:	str	q7, [sp, #208]
  40e308:	mov	w0, #0xffffffff            	// #-1
  40e30c:	str	w0, [sp, #92]
  40e310:	add	x0, sp, #0x110
  40e314:	str	x0, [sp, #40]
  40e318:	add	x0, sp, #0x110
  40e31c:	str	x0, [sp, #48]
  40e320:	add	x0, sp, #0xe0
  40e324:	str	x0, [sp, #56]
  40e328:	mov	w0, #0xffffffd0            	// #-48
  40e32c:	str	w0, [sp, #64]
  40e330:	mov	w0, #0xffffff80            	// #-128
  40e334:	str	w0, [sp, #68]
  40e338:	ldr	w0, [sp, #24]
  40e33c:	cmp	w0, #0x0
  40e340:	b.eq	40e354 <ferror@plt+0xc994>  // b.none
  40e344:	ldr	w0, [sp, #24]
  40e348:	cmp	w0, #0x406
  40e34c:	b.eq	40e3c0 <ferror@plt+0xca00>  // b.none
  40e350:	b	40e42c <ferror@plt+0xca6c>
  40e354:	ldr	w1, [sp, #64]
  40e358:	ldr	x0, [sp, #40]
  40e35c:	cmp	w1, #0x0
  40e360:	b.lt	40e374 <ferror@plt+0xc9b4>  // b.tstop
  40e364:	add	x1, x0, #0xb
  40e368:	and	x1, x1, #0xfffffffffffffff8
  40e36c:	str	x1, [sp, #40]
  40e370:	b	40e3a4 <ferror@plt+0xc9e4>
  40e374:	add	w2, w1, #0x8
  40e378:	str	w2, [sp, #64]
  40e37c:	ldr	w2, [sp, #64]
  40e380:	cmp	w2, #0x0
  40e384:	b.le	40e398 <ferror@plt+0xc9d8>
  40e388:	add	x1, x0, #0xb
  40e38c:	and	x1, x1, #0xfffffffffffffff8
  40e390:	str	x1, [sp, #40]
  40e394:	b	40e3a4 <ferror@plt+0xc9e4>
  40e398:	ldr	x2, [sp, #48]
  40e39c:	sxtw	x0, w1
  40e3a0:	add	x0, x2, x0
  40e3a4:	ldr	w0, [x0]
  40e3a8:	str	w0, [sp, #84]
  40e3ac:	ldr	w1, [sp, #84]
  40e3b0:	ldr	w0, [sp, #28]
  40e3b4:	bl	40e5fc <ferror@plt+0xcc3c>
  40e3b8:	str	w0, [sp, #92]
  40e3bc:	b	40e5f0 <ferror@plt+0xcc30>
  40e3c0:	ldr	w1, [sp, #64]
  40e3c4:	ldr	x0, [sp, #40]
  40e3c8:	cmp	w1, #0x0
  40e3cc:	b.lt	40e3e0 <ferror@plt+0xca20>  // b.tstop
  40e3d0:	add	x1, x0, #0xb
  40e3d4:	and	x1, x1, #0xfffffffffffffff8
  40e3d8:	str	x1, [sp, #40]
  40e3dc:	b	40e410 <ferror@plt+0xca50>
  40e3e0:	add	w2, w1, #0x8
  40e3e4:	str	w2, [sp, #64]
  40e3e8:	ldr	w2, [sp, #64]
  40e3ec:	cmp	w2, #0x0
  40e3f0:	b.le	40e404 <ferror@plt+0xca44>
  40e3f4:	add	x1, x0, #0xb
  40e3f8:	and	x1, x1, #0xfffffffffffffff8
  40e3fc:	str	x1, [sp, #40]
  40e400:	b	40e410 <ferror@plt+0xca50>
  40e404:	ldr	x2, [sp, #48]
  40e408:	sxtw	x0, w1
  40e40c:	add	x0, x2, x0
  40e410:	ldr	w0, [x0]
  40e414:	str	w0, [sp, #88]
  40e418:	ldr	w1, [sp, #88]
  40e41c:	ldr	w0, [sp, #28]
  40e420:	bl	40e62c <ferror@plt+0xcc6c>
  40e424:	str	w0, [sp, #92]
  40e428:	b	40e5f0 <ferror@plt+0xcc30>
  40e42c:	ldr	w0, [sp, #24]
  40e430:	cmp	w0, #0xb
  40e434:	b.gt	40e4dc <ferror@plt+0xcb1c>
  40e438:	ldr	w0, [sp, #24]
  40e43c:	cmp	w0, #0x0
  40e440:	b.ge	40e494 <ferror@plt+0xcad4>  // b.tcont
  40e444:	b	40e57c <ferror@plt+0xcbbc>
  40e448:	ldr	w0, [sp, #24]
  40e44c:	sub	w0, w0, #0x400
  40e450:	mov	x1, #0x1                   	// #1
  40e454:	lsl	x0, x1, x0
  40e458:	mov	x1, #0x2c5                 	// #709
  40e45c:	and	x1, x0, x1
  40e460:	cmp	x1, #0x0
  40e464:	cset	w1, ne  // ne = any
  40e468:	and	w1, w1, #0xff
  40e46c:	cmp	w1, #0x0
  40e470:	b.ne	40e50c <ferror@plt+0xcb4c>  // b.any
  40e474:	mov	x1, #0x502                 	// #1282
  40e478:	and	x0, x0, x1
  40e47c:	cmp	x0, #0x0
  40e480:	cset	w0, ne  // ne = any
  40e484:	and	w0, w0, #0xff
  40e488:	cmp	w0, #0x0
  40e48c:	b.ne	40e4f8 <ferror@plt+0xcb38>  // b.any
  40e490:	b	40e57c <ferror@plt+0xcbbc>
  40e494:	ldr	w0, [sp, #24]
  40e498:	mov	x1, #0x1                   	// #1
  40e49c:	lsl	x0, x1, x0
  40e4a0:	mov	x1, #0x515                 	// #1301
  40e4a4:	and	x1, x0, x1
  40e4a8:	cmp	x1, #0x0
  40e4ac:	cset	w1, ne  // ne = any
  40e4b0:	and	w1, w1, #0xff
  40e4b4:	cmp	w1, #0x0
  40e4b8:	b.ne	40e50c <ferror@plt+0xcb4c>  // b.any
  40e4bc:	mov	x1, #0xa0a                 	// #2570
  40e4c0:	and	x0, x0, x1
  40e4c4:	cmp	x0, #0x0
  40e4c8:	cset	w0, ne  // ne = any
  40e4cc:	and	w0, w0, #0xff
  40e4d0:	cmp	w0, #0x0
  40e4d4:	b.ne	40e4f8 <ferror@plt+0xcb38>  // b.any
  40e4d8:	b	40e57c <ferror@plt+0xcbbc>
  40e4dc:	ldr	w0, [sp, #24]
  40e4e0:	cmp	w0, #0x40a
  40e4e4:	b.gt	40e57c <ferror@plt+0xcbbc>
  40e4e8:	ldr	w0, [sp, #24]
  40e4ec:	cmp	w0, #0x400
  40e4f0:	b.ge	40e448 <ferror@plt+0xca88>  // b.tcont
  40e4f4:	b	40e57c <ferror@plt+0xcbbc>
  40e4f8:	ldr	w1, [sp, #24]
  40e4fc:	ldr	w0, [sp, #28]
  40e500:	bl	401900 <fcntl@plt>
  40e504:	str	w0, [sp, #92]
  40e508:	b	40e5ec <ferror@plt+0xcc2c>
  40e50c:	ldr	w1, [sp, #64]
  40e510:	ldr	x0, [sp, #40]
  40e514:	cmp	w1, #0x0
  40e518:	b.lt	40e52c <ferror@plt+0xcb6c>  // b.tstop
  40e51c:	add	x1, x0, #0xb
  40e520:	and	x1, x1, #0xfffffffffffffff8
  40e524:	str	x1, [sp, #40]
  40e528:	b	40e55c <ferror@plt+0xcb9c>
  40e52c:	add	w2, w1, #0x8
  40e530:	str	w2, [sp, #64]
  40e534:	ldr	w2, [sp, #64]
  40e538:	cmp	w2, #0x0
  40e53c:	b.le	40e550 <ferror@plt+0xcb90>
  40e540:	add	x1, x0, #0xb
  40e544:	and	x1, x1, #0xfffffffffffffff8
  40e548:	str	x1, [sp, #40]
  40e54c:	b	40e55c <ferror@plt+0xcb9c>
  40e550:	ldr	x2, [sp, #48]
  40e554:	sxtw	x0, w1
  40e558:	add	x0, x2, x0
  40e55c:	ldr	w0, [x0]
  40e560:	str	w0, [sp, #80]
  40e564:	ldr	w2, [sp, #80]
  40e568:	ldr	w1, [sp, #24]
  40e56c:	ldr	w0, [sp, #28]
  40e570:	bl	401900 <fcntl@plt>
  40e574:	str	w0, [sp, #92]
  40e578:	b	40e5ec <ferror@plt+0xcc2c>
  40e57c:	ldr	w1, [sp, #64]
  40e580:	ldr	x0, [sp, #40]
  40e584:	cmp	w1, #0x0
  40e588:	b.lt	40e59c <ferror@plt+0xcbdc>  // b.tstop
  40e58c:	add	x1, x0, #0xf
  40e590:	and	x1, x1, #0xfffffffffffffff8
  40e594:	str	x1, [sp, #40]
  40e598:	b	40e5cc <ferror@plt+0xcc0c>
  40e59c:	add	w2, w1, #0x8
  40e5a0:	str	w2, [sp, #64]
  40e5a4:	ldr	w2, [sp, #64]
  40e5a8:	cmp	w2, #0x0
  40e5ac:	b.le	40e5c0 <ferror@plt+0xcc00>
  40e5b0:	add	x1, x0, #0xf
  40e5b4:	and	x1, x1, #0xfffffffffffffff8
  40e5b8:	str	x1, [sp, #40]
  40e5bc:	b	40e5cc <ferror@plt+0xcc0c>
  40e5c0:	ldr	x2, [sp, #48]
  40e5c4:	sxtw	x0, w1
  40e5c8:	add	x0, x2, x0
  40e5cc:	ldr	x0, [x0]
  40e5d0:	str	x0, [sp, #72]
  40e5d4:	ldr	x2, [sp, #72]
  40e5d8:	ldr	w1, [sp, #24]
  40e5dc:	ldr	w0, [sp, #28]
  40e5e0:	bl	401900 <fcntl@plt>
  40e5e4:	str	w0, [sp, #92]
  40e5e8:	nop
  40e5ec:	nop
  40e5f0:	ldr	w0, [sp, #92]
  40e5f4:	ldp	x29, x30, [sp], #272
  40e5f8:	ret
  40e5fc:	stp	x29, x30, [sp, #-48]!
  40e600:	mov	x29, sp
  40e604:	str	w0, [sp, #28]
  40e608:	str	w1, [sp, #24]
  40e60c:	ldr	w2, [sp, #24]
  40e610:	mov	w1, #0x0                   	// #0
  40e614:	ldr	w0, [sp, #28]
  40e618:	bl	401900 <fcntl@plt>
  40e61c:	str	w0, [sp, #44]
  40e620:	ldr	w0, [sp, #44]
  40e624:	ldp	x29, x30, [sp], #48
  40e628:	ret
  40e62c:	stp	x29, x30, [sp, #-48]!
  40e630:	mov	x29, sp
  40e634:	str	w0, [sp, #28]
  40e638:	str	w1, [sp, #24]
  40e63c:	adrp	x0, 423000 <ferror@plt+0x21640>
  40e640:	add	x0, x0, #0x450
  40e644:	ldr	w0, [x0]
  40e648:	cmp	w0, #0x0
  40e64c:	b.lt	40e6c4 <ferror@plt+0xcd04>  // b.tstop
  40e650:	ldr	w2, [sp, #24]
  40e654:	mov	w1, #0x406                 	// #1030
  40e658:	ldr	w0, [sp, #28]
  40e65c:	bl	401900 <fcntl@plt>
  40e660:	str	w0, [sp, #44]
  40e664:	ldr	w0, [sp, #44]
  40e668:	cmp	w0, #0x0
  40e66c:	b.ge	40e680 <ferror@plt+0xccc0>  // b.tcont
  40e670:	bl	401970 <__errno_location@plt>
  40e674:	ldr	w0, [x0]
  40e678:	cmp	w0, #0x16
  40e67c:	b.eq	40e694 <ferror@plt+0xccd4>  // b.none
  40e680:	adrp	x0, 423000 <ferror@plt+0x21640>
  40e684:	add	x0, x0, #0x450
  40e688:	mov	w1, #0x1                   	// #1
  40e68c:	str	w1, [x0]
  40e690:	b	40e6d4 <ferror@plt+0xcd14>
  40e694:	ldr	w1, [sp, #24]
  40e698:	ldr	w0, [sp, #28]
  40e69c:	bl	40e5fc <ferror@plt+0xcc3c>
  40e6a0:	str	w0, [sp, #44]
  40e6a4:	ldr	w0, [sp, #44]
  40e6a8:	cmp	w0, #0x0
  40e6ac:	b.lt	40e6d4 <ferror@plt+0xcd14>  // b.tstop
  40e6b0:	adrp	x0, 423000 <ferror@plt+0x21640>
  40e6b4:	add	x0, x0, #0x450
  40e6b8:	mov	w1, #0xffffffff            	// #-1
  40e6bc:	str	w1, [x0]
  40e6c0:	b	40e6d4 <ferror@plt+0xcd14>
  40e6c4:	ldr	w1, [sp, #24]
  40e6c8:	ldr	w0, [sp, #28]
  40e6cc:	bl	40e5fc <ferror@plt+0xcc3c>
  40e6d0:	str	w0, [sp, #44]
  40e6d4:	ldr	w0, [sp, #44]
  40e6d8:	cmp	w0, #0x0
  40e6dc:	b.lt	40e75c <ferror@plt+0xcd9c>  // b.tstop
  40e6e0:	adrp	x0, 423000 <ferror@plt+0x21640>
  40e6e4:	add	x0, x0, #0x450
  40e6e8:	ldr	w0, [x0]
  40e6ec:	cmn	w0, #0x1
  40e6f0:	b.ne	40e75c <ferror@plt+0xcd9c>  // b.any
  40e6f4:	mov	w1, #0x1                   	// #1
  40e6f8:	ldr	w0, [sp, #44]
  40e6fc:	bl	401900 <fcntl@plt>
  40e700:	str	w0, [sp, #40]
  40e704:	ldr	w0, [sp, #40]
  40e708:	cmp	w0, #0x0
  40e70c:	b.lt	40e730 <ferror@plt+0xcd70>  // b.tstop
  40e710:	ldr	w0, [sp, #40]
  40e714:	orr	w0, w0, #0x1
  40e718:	mov	w2, w0
  40e71c:	mov	w1, #0x2                   	// #2
  40e720:	ldr	w0, [sp, #44]
  40e724:	bl	401900 <fcntl@plt>
  40e728:	cmn	w0, #0x1
  40e72c:	b.ne	40e75c <ferror@plt+0xcd9c>  // b.any
  40e730:	bl	401970 <__errno_location@plt>
  40e734:	ldr	w0, [x0]
  40e738:	str	w0, [sp, #36]
  40e73c:	ldr	w0, [sp, #44]
  40e740:	bl	4017b0 <close@plt>
  40e744:	bl	401970 <__errno_location@plt>
  40e748:	mov	x1, x0
  40e74c:	ldr	w0, [sp, #36]
  40e750:	str	w0, [x1]
  40e754:	mov	w0, #0xffffffff            	// #-1
  40e758:	str	w0, [sp, #44]
  40e75c:	ldr	w0, [sp, #44]
  40e760:	ldp	x29, x30, [sp], #48
  40e764:	ret
  40e768:	stp	x29, x30, [sp, #-32]!
  40e76c:	mov	x29, sp
  40e770:	str	x0, [sp, #24]
  40e774:	ldr	x0, [sp, #24]
  40e778:	ldr	w0, [x0]
  40e77c:	and	w0, w0, #0x100
  40e780:	cmp	w0, #0x0
  40e784:	b.eq	40e798 <ferror@plt+0xcdd8>  // b.none
  40e788:	mov	w2, #0x1                   	// #1
  40e78c:	mov	x1, #0x0                   	// #0
  40e790:	ldr	x0, [sp, #24]
  40e794:	bl	40e7f0 <ferror@plt+0xce30>
  40e798:	nop
  40e79c:	ldp	x29, x30, [sp], #32
  40e7a0:	ret
  40e7a4:	stp	x29, x30, [sp, #-32]!
  40e7a8:	mov	x29, sp
  40e7ac:	str	x0, [sp, #24]
  40e7b0:	ldr	x0, [sp, #24]
  40e7b4:	cmp	x0, #0x0
  40e7b8:	b.eq	40e7cc <ferror@plt+0xce0c>  // b.none
  40e7bc:	ldr	x0, [sp, #24]
  40e7c0:	bl	401930 <__freading@plt>
  40e7c4:	cmp	w0, #0x0
  40e7c8:	b.ne	40e7d8 <ferror@plt+0xce18>  // b.any
  40e7cc:	ldr	x0, [sp, #24]
  40e7d0:	bl	401910 <fflush@plt>
  40e7d4:	b	40e7e8 <ferror@plt+0xce28>
  40e7d8:	ldr	x0, [sp, #24]
  40e7dc:	bl	40e768 <ferror@plt+0xcda8>
  40e7e0:	ldr	x0, [sp, #24]
  40e7e4:	bl	401910 <fflush@plt>
  40e7e8:	ldp	x29, x30, [sp], #32
  40e7ec:	ret
  40e7f0:	stp	x29, x30, [sp, #-64]!
  40e7f4:	mov	x29, sp
  40e7f8:	str	x0, [sp, #40]
  40e7fc:	str	x1, [sp, #32]
  40e800:	str	w2, [sp, #28]
  40e804:	ldr	x0, [sp, #40]
  40e808:	ldr	x1, [x0, #16]
  40e80c:	ldr	x0, [sp, #40]
  40e810:	ldr	x0, [x0, #8]
  40e814:	cmp	x1, x0
  40e818:	b.ne	40e898 <ferror@plt+0xced8>  // b.any
  40e81c:	ldr	x0, [sp, #40]
  40e820:	ldr	x1, [x0, #40]
  40e824:	ldr	x0, [sp, #40]
  40e828:	ldr	x0, [x0, #32]
  40e82c:	cmp	x1, x0
  40e830:	b.ne	40e898 <ferror@plt+0xced8>  // b.any
  40e834:	ldr	x0, [sp, #40]
  40e838:	ldr	x0, [x0, #72]
  40e83c:	cmp	x0, #0x0
  40e840:	b.ne	40e898 <ferror@plt+0xced8>  // b.any
  40e844:	ldr	x0, [sp, #40]
  40e848:	bl	4016d0 <fileno@plt>
  40e84c:	ldr	w2, [sp, #28]
  40e850:	ldr	x1, [sp, #32]
  40e854:	bl	4016b0 <lseek@plt>
  40e858:	str	x0, [sp, #56]
  40e85c:	ldr	x0, [sp, #56]
  40e860:	cmn	x0, #0x1
  40e864:	b.ne	40e870 <ferror@plt+0xceb0>  // b.any
  40e868:	mov	w0, #0xffffffff            	// #-1
  40e86c:	b	40e8a8 <ferror@plt+0xcee8>
  40e870:	ldr	x0, [sp, #40]
  40e874:	ldr	w0, [x0]
  40e878:	and	w1, w0, #0xffffffef
  40e87c:	ldr	x0, [sp, #40]
  40e880:	str	w1, [x0]
  40e884:	ldr	x0, [sp, #40]
  40e888:	ldr	x1, [sp, #56]
  40e88c:	str	x1, [x0, #144]
  40e890:	mov	w0, #0x0                   	// #0
  40e894:	b	40e8a8 <ferror@plt+0xcee8>
  40e898:	ldr	w2, [sp, #28]
  40e89c:	ldr	x1, [sp, #32]
  40e8a0:	ldr	x0, [sp, #40]
  40e8a4:	bl	401880 <fseeko@plt>
  40e8a8:	ldp	x29, x30, [sp], #64
  40e8ac:	ret
  40e8b0:	stp	x29, x30, [sp, #-64]!
  40e8b4:	mov	x29, sp
  40e8b8:	str	x0, [sp, #40]
  40e8bc:	str	x1, [sp, #32]
  40e8c0:	str	x2, [sp, #24]
  40e8c4:	str	x3, [sp, #16]
  40e8c8:	ldr	x0, [sp, #40]
  40e8cc:	cmp	x0, #0x0
  40e8d0:	b.ne	40e8dc <ferror@plt+0xcf1c>  // b.any
  40e8d4:	add	x0, sp, #0x30
  40e8d8:	str	x0, [sp, #40]
  40e8dc:	ldr	x3, [sp, #16]
  40e8e0:	ldr	x2, [sp, #24]
  40e8e4:	ldr	x1, [sp, #32]
  40e8e8:	ldr	x0, [sp, #40]
  40e8ec:	bl	4015f0 <mbrtowc@plt>
  40e8f0:	str	x0, [sp, #56]
  40e8f4:	ldr	x0, [sp, #56]
  40e8f8:	cmn	x0, #0x3
  40e8fc:	b.ls	40e948 <ferror@plt+0xcf88>  // b.plast
  40e900:	ldr	x0, [sp, #24]
  40e904:	cmp	x0, #0x0
  40e908:	b.eq	40e948 <ferror@plt+0xcf88>  // b.none
  40e90c:	mov	w0, #0x0                   	// #0
  40e910:	bl	40ea88 <ferror@plt+0xd0c8>
  40e914:	and	w0, w0, #0xff
  40e918:	eor	w0, w0, #0x1
  40e91c:	and	w0, w0, #0xff
  40e920:	cmp	w0, #0x0
  40e924:	b.eq	40e948 <ferror@plt+0xcf88>  // b.none
  40e928:	ldr	x0, [sp, #32]
  40e92c:	ldrb	w0, [x0]
  40e930:	strb	w0, [sp, #55]
  40e934:	ldrb	w1, [sp, #55]
  40e938:	ldr	x0, [sp, #40]
  40e93c:	str	w1, [x0]
  40e940:	mov	x0, #0x1                   	// #1
  40e944:	b	40e94c <ferror@plt+0xcf8c>
  40e948:	ldr	x0, [sp, #56]
  40e94c:	ldp	x29, x30, [sp], #64
  40e950:	ret
  40e954:	stp	x29, x30, [sp, #-64]!
  40e958:	mov	x29, sp
  40e95c:	stp	x19, x20, [sp, #16]
  40e960:	str	x0, [sp, #40]
  40e964:	str	x1, [sp, #32]
  40e968:	ldr	x20, [sp, #40]
  40e96c:	ldr	x19, [sp, #32]
  40e970:	cmp	x20, x19
  40e974:	b.ne	40e980 <ferror@plt+0xcfc0>  // b.any
  40e978:	mov	w0, #0x0                   	// #0
  40e97c:	b	40e9d0 <ferror@plt+0xd010>
  40e980:	ldrb	w0, [x20]
  40e984:	bl	40ee94 <ferror@plt+0xd4d4>
  40e988:	strb	w0, [sp, #63]
  40e98c:	ldrb	w0, [x19]
  40e990:	bl	40ee94 <ferror@plt+0xd4d4>
  40e994:	strb	w0, [sp, #62]
  40e998:	ldrb	w0, [sp, #63]
  40e99c:	cmp	w0, #0x0
  40e9a0:	b.eq	40e9c0 <ferror@plt+0xd000>  // b.none
  40e9a4:	add	x20, x20, #0x1
  40e9a8:	add	x19, x19, #0x1
  40e9ac:	ldrb	w1, [sp, #63]
  40e9b0:	ldrb	w0, [sp, #62]
  40e9b4:	cmp	w1, w0
  40e9b8:	b.eq	40e980 <ferror@plt+0xcfc0>  // b.none
  40e9bc:	b	40e9c4 <ferror@plt+0xd004>
  40e9c0:	nop
  40e9c4:	ldrb	w1, [sp, #63]
  40e9c8:	ldrb	w0, [sp, #62]
  40e9cc:	sub	w0, w1, w0
  40e9d0:	ldp	x19, x20, [sp, #16]
  40e9d4:	ldp	x29, x30, [sp], #64
  40e9d8:	ret
  40e9dc:	stp	x29, x30, [sp, #-48]!
  40e9e0:	mov	x29, sp
  40e9e4:	str	x0, [sp, #24]
  40e9e8:	ldr	x0, [sp, #24]
  40e9ec:	bl	4016c0 <__fpending@plt>
  40e9f0:	cmp	x0, #0x0
  40e9f4:	cset	w0, ne  // ne = any
  40e9f8:	strb	w0, [sp, #47]
  40e9fc:	ldr	x0, [sp, #24]
  40ea00:	bl	401680 <ferror_unlocked@plt>
  40ea04:	cmp	w0, #0x0
  40ea08:	cset	w0, ne  // ne = any
  40ea0c:	strb	w0, [sp, #46]
  40ea10:	ldr	x0, [sp, #24]
  40ea14:	bl	40e204 <ferror@plt+0xc844>
  40ea18:	cmp	w0, #0x0
  40ea1c:	cset	w0, ne  // ne = any
  40ea20:	strb	w0, [sp, #45]
  40ea24:	ldrb	w0, [sp, #46]
  40ea28:	cmp	w0, #0x0
  40ea2c:	b.ne	40ea58 <ferror@plt+0xd098>  // b.any
  40ea30:	ldrb	w0, [sp, #45]
  40ea34:	cmp	w0, #0x0
  40ea38:	b.eq	40ea7c <ferror@plt+0xd0bc>  // b.none
  40ea3c:	ldrb	w0, [sp, #47]
  40ea40:	cmp	w0, #0x0
  40ea44:	b.ne	40ea58 <ferror@plt+0xd098>  // b.any
  40ea48:	bl	401970 <__errno_location@plt>
  40ea4c:	ldr	w0, [x0]
  40ea50:	cmp	w0, #0x9
  40ea54:	b.eq	40ea7c <ferror@plt+0xd0bc>  // b.none
  40ea58:	ldrb	w0, [sp, #45]
  40ea5c:	eor	w0, w0, #0x1
  40ea60:	and	w0, w0, #0xff
  40ea64:	cmp	w0, #0x0
  40ea68:	b.eq	40ea74 <ferror@plt+0xd0b4>  // b.none
  40ea6c:	bl	401970 <__errno_location@plt>
  40ea70:	str	wzr, [x0]
  40ea74:	mov	w0, #0xffffffff            	// #-1
  40ea78:	b	40ea80 <ferror@plt+0xd0c0>
  40ea7c:	mov	w0, #0x0                   	// #0
  40ea80:	ldp	x29, x30, [sp], #48
  40ea84:	ret
  40ea88:	stp	x29, x30, [sp, #-48]!
  40ea8c:	mov	x29, sp
  40ea90:	str	w0, [sp, #28]
  40ea94:	mov	w0, #0x1                   	// #1
  40ea98:	strb	w0, [sp, #47]
  40ea9c:	mov	x1, #0x0                   	// #0
  40eaa0:	ldr	w0, [sp, #28]
  40eaa4:	bl	4019b0 <setlocale@plt>
  40eaa8:	str	x0, [sp, #32]
  40eaac:	ldr	x0, [sp, #32]
  40eab0:	cmp	x0, #0x0
  40eab4:	b.eq	40eaec <ferror@plt+0xd12c>  // b.none
  40eab8:	adrp	x0, 410000 <ferror@plt+0xe640>
  40eabc:	add	x1, x0, #0x8e8
  40eac0:	ldr	x0, [sp, #32]
  40eac4:	bl	401860 <strcmp@plt>
  40eac8:	cmp	w0, #0x0
  40eacc:	b.eq	40eae8 <ferror@plt+0xd128>  // b.none
  40ead0:	adrp	x0, 410000 <ferror@plt+0xe640>
  40ead4:	add	x1, x0, #0x8f0
  40ead8:	ldr	x0, [sp, #32]
  40eadc:	bl	401860 <strcmp@plt>
  40eae0:	cmp	w0, #0x0
  40eae4:	b.ne	40eaec <ferror@plt+0xd12c>  // b.any
  40eae8:	strb	wzr, [sp, #47]
  40eaec:	ldrb	w0, [sp, #47]
  40eaf0:	ldp	x29, x30, [sp], #48
  40eaf4:	ret
  40eaf8:	stp	x29, x30, [sp, #-32]!
  40eafc:	mov	x29, sp
  40eb00:	mov	w0, #0xe                   	// #14
  40eb04:	bl	401700 <nl_langinfo@plt>
  40eb08:	str	x0, [sp, #24]
  40eb0c:	ldr	x0, [sp, #24]
  40eb10:	cmp	x0, #0x0
  40eb14:	b.ne	40eb24 <ferror@plt+0xd164>  // b.any
  40eb18:	adrp	x0, 410000 <ferror@plt+0xe640>
  40eb1c:	add	x0, x0, #0x8f8
  40eb20:	str	x0, [sp, #24]
  40eb24:	ldr	x0, [sp, #24]
  40eb28:	ldrb	w0, [x0]
  40eb2c:	cmp	w0, #0x0
  40eb30:	b.ne	40eb40 <ferror@plt+0xd180>  // b.any
  40eb34:	adrp	x0, 410000 <ferror@plt+0xe640>
  40eb38:	add	x0, x0, #0x900
  40eb3c:	str	x0, [sp, #24]
  40eb40:	ldr	x0, [sp, #24]
  40eb44:	ldp	x29, x30, [sp], #32
  40eb48:	ret
  40eb4c:	sub	sp, sp, #0x10
  40eb50:	str	w0, [sp, #12]
  40eb54:	ldr	w0, [sp, #12]
  40eb58:	cmp	w0, #0x7a
  40eb5c:	b.gt	40eba0 <ferror@plt+0xd1e0>
  40eb60:	ldr	w0, [sp, #12]
  40eb64:	cmp	w0, #0x61
  40eb68:	b.ge	40eb98 <ferror@plt+0xd1d8>  // b.tcont
  40eb6c:	ldr	w0, [sp, #12]
  40eb70:	cmp	w0, #0x39
  40eb74:	b.gt	40eb88 <ferror@plt+0xd1c8>
  40eb78:	ldr	w0, [sp, #12]
  40eb7c:	cmp	w0, #0x30
  40eb80:	b.ge	40eb98 <ferror@plt+0xd1d8>  // b.tcont
  40eb84:	b	40eba0 <ferror@plt+0xd1e0>
  40eb88:	ldr	w0, [sp, #12]
  40eb8c:	sub	w0, w0, #0x41
  40eb90:	cmp	w0, #0x19
  40eb94:	b.hi	40eba0 <ferror@plt+0xd1e0>  // b.pmore
  40eb98:	mov	w0, #0x1                   	// #1
  40eb9c:	b	40eba4 <ferror@plt+0xd1e4>
  40eba0:	mov	w0, #0x0                   	// #0
  40eba4:	add	sp, sp, #0x10
  40eba8:	ret
  40ebac:	sub	sp, sp, #0x10
  40ebb0:	str	w0, [sp, #12]
  40ebb4:	ldr	w0, [sp, #12]
  40ebb8:	cmp	w0, #0x5a
  40ebbc:	b.gt	40ebd0 <ferror@plt+0xd210>
  40ebc0:	ldr	w0, [sp, #12]
  40ebc4:	cmp	w0, #0x41
  40ebc8:	b.ge	40ebe0 <ferror@plt+0xd220>  // b.tcont
  40ebcc:	b	40ebe8 <ferror@plt+0xd228>
  40ebd0:	ldr	w0, [sp, #12]
  40ebd4:	sub	w0, w0, #0x61
  40ebd8:	cmp	w0, #0x19
  40ebdc:	b.hi	40ebe8 <ferror@plt+0xd228>  // b.pmore
  40ebe0:	mov	w0, #0x1                   	// #1
  40ebe4:	b	40ebec <ferror@plt+0xd22c>
  40ebe8:	mov	w0, #0x0                   	// #0
  40ebec:	add	sp, sp, #0x10
  40ebf0:	ret
  40ebf4:	sub	sp, sp, #0x10
  40ebf8:	str	w0, [sp, #12]
  40ebfc:	ldr	w0, [sp, #12]
  40ec00:	cmp	w0, #0x7f
  40ec04:	b.hi	40ec10 <ferror@plt+0xd250>  // b.pmore
  40ec08:	mov	w0, #0x1                   	// #1
  40ec0c:	b	40ec14 <ferror@plt+0xd254>
  40ec10:	mov	w0, #0x0                   	// #0
  40ec14:	add	sp, sp, #0x10
  40ec18:	ret
  40ec1c:	sub	sp, sp, #0x10
  40ec20:	str	w0, [sp, #12]
  40ec24:	ldr	w0, [sp, #12]
  40ec28:	cmp	w0, #0x20
  40ec2c:	b.eq	40ec3c <ferror@plt+0xd27c>  // b.none
  40ec30:	ldr	w0, [sp, #12]
  40ec34:	cmp	w0, #0x9
  40ec38:	b.ne	40ec44 <ferror@plt+0xd284>  // b.any
  40ec3c:	mov	w0, #0x1                   	// #1
  40ec40:	b	40ec48 <ferror@plt+0xd288>
  40ec44:	mov	w0, #0x0                   	// #0
  40ec48:	and	w0, w0, #0x1
  40ec4c:	and	w0, w0, #0xff
  40ec50:	add	sp, sp, #0x10
  40ec54:	ret
  40ec58:	sub	sp, sp, #0x10
  40ec5c:	str	w0, [sp, #12]
  40ec60:	ldr	w0, [sp, #12]
  40ec64:	cmp	w0, #0x1f
  40ec68:	b.gt	40ec7c <ferror@plt+0xd2bc>
  40ec6c:	ldr	w0, [sp, #12]
  40ec70:	cmp	w0, #0x0
  40ec74:	b.ge	40ec88 <ferror@plt+0xd2c8>  // b.tcont
  40ec78:	b	40ec90 <ferror@plt+0xd2d0>
  40ec7c:	ldr	w0, [sp, #12]
  40ec80:	cmp	w0, #0x7f
  40ec84:	b.ne	40ec90 <ferror@plt+0xd2d0>  // b.any
  40ec88:	mov	w0, #0x1                   	// #1
  40ec8c:	b	40ec94 <ferror@plt+0xd2d4>
  40ec90:	mov	w0, #0x0                   	// #0
  40ec94:	add	sp, sp, #0x10
  40ec98:	ret
  40ec9c:	sub	sp, sp, #0x10
  40eca0:	str	w0, [sp, #12]
  40eca4:	ldr	w0, [sp, #12]
  40eca8:	sub	w0, w0, #0x30
  40ecac:	cmp	w0, #0x9
  40ecb0:	b.hi	40ecbc <ferror@plt+0xd2fc>  // b.pmore
  40ecb4:	mov	w0, #0x1                   	// #1
  40ecb8:	b	40ecc0 <ferror@plt+0xd300>
  40ecbc:	mov	w0, #0x0                   	// #0
  40ecc0:	add	sp, sp, #0x10
  40ecc4:	ret
  40ecc8:	sub	sp, sp, #0x10
  40eccc:	str	w0, [sp, #12]
  40ecd0:	ldr	w0, [sp, #12]
  40ecd4:	sub	w0, w0, #0x21
  40ecd8:	cmp	w0, #0x5d
  40ecdc:	b.hi	40ece8 <ferror@plt+0xd328>  // b.pmore
  40ece0:	mov	w0, #0x1                   	// #1
  40ece4:	b	40ecec <ferror@plt+0xd32c>
  40ece8:	mov	w0, #0x0                   	// #0
  40ecec:	add	sp, sp, #0x10
  40ecf0:	ret
  40ecf4:	sub	sp, sp, #0x10
  40ecf8:	str	w0, [sp, #12]
  40ecfc:	ldr	w0, [sp, #12]
  40ed00:	sub	w0, w0, #0x61
  40ed04:	cmp	w0, #0x19
  40ed08:	b.hi	40ed14 <ferror@plt+0xd354>  // b.pmore
  40ed0c:	mov	w0, #0x1                   	// #1
  40ed10:	b	40ed18 <ferror@plt+0xd358>
  40ed14:	mov	w0, #0x0                   	// #0
  40ed18:	add	sp, sp, #0x10
  40ed1c:	ret
  40ed20:	sub	sp, sp, #0x10
  40ed24:	str	w0, [sp, #12]
  40ed28:	ldr	w0, [sp, #12]
  40ed2c:	sub	w0, w0, #0x20
  40ed30:	cmp	w0, #0x5e
  40ed34:	b.hi	40ed40 <ferror@plt+0xd380>  // b.pmore
  40ed38:	mov	w0, #0x1                   	// #1
  40ed3c:	b	40ed44 <ferror@plt+0xd384>
  40ed40:	mov	w0, #0x0                   	// #0
  40ed44:	add	sp, sp, #0x10
  40ed48:	ret
  40ed4c:	sub	sp, sp, #0x10
  40ed50:	str	w0, [sp, #12]
  40ed54:	ldr	w0, [sp, #12]
  40ed58:	cmp	w0, #0x7e
  40ed5c:	b.gt	40edb8 <ferror@plt+0xd3f8>
  40ed60:	ldr	w0, [sp, #12]
  40ed64:	cmp	w0, #0x7b
  40ed68:	b.ge	40edb0 <ferror@plt+0xd3f0>  // b.tcont
  40ed6c:	ldr	w0, [sp, #12]
  40ed70:	cmp	w0, #0x60
  40ed74:	b.gt	40edb8 <ferror@plt+0xd3f8>
  40ed78:	ldr	w0, [sp, #12]
  40ed7c:	cmp	w0, #0x5b
  40ed80:	b.ge	40edb0 <ferror@plt+0xd3f0>  // b.tcont
  40ed84:	ldr	w0, [sp, #12]
  40ed88:	cmp	w0, #0x2f
  40ed8c:	b.gt	40eda0 <ferror@plt+0xd3e0>
  40ed90:	ldr	w0, [sp, #12]
  40ed94:	cmp	w0, #0x21
  40ed98:	b.ge	40edb0 <ferror@plt+0xd3f0>  // b.tcont
  40ed9c:	b	40edb8 <ferror@plt+0xd3f8>
  40eda0:	ldr	w0, [sp, #12]
  40eda4:	sub	w0, w0, #0x3a
  40eda8:	cmp	w0, #0x6
  40edac:	b.hi	40edb8 <ferror@plt+0xd3f8>  // b.pmore
  40edb0:	mov	w0, #0x1                   	// #1
  40edb4:	b	40edbc <ferror@plt+0xd3fc>
  40edb8:	mov	w0, #0x0                   	// #0
  40edbc:	add	sp, sp, #0x10
  40edc0:	ret
  40edc4:	sub	sp, sp, #0x10
  40edc8:	str	w0, [sp, #12]
  40edcc:	ldr	w0, [sp, #12]
  40edd0:	cmp	w0, #0xd
  40edd4:	b.gt	40ede8 <ferror@plt+0xd428>
  40edd8:	ldr	w0, [sp, #12]
  40eddc:	cmp	w0, #0x9
  40ede0:	b.ge	40edf4 <ferror@plt+0xd434>  // b.tcont
  40ede4:	b	40edfc <ferror@plt+0xd43c>
  40ede8:	ldr	w0, [sp, #12]
  40edec:	cmp	w0, #0x20
  40edf0:	b.ne	40edfc <ferror@plt+0xd43c>  // b.any
  40edf4:	mov	w0, #0x1                   	// #1
  40edf8:	b	40ee00 <ferror@plt+0xd440>
  40edfc:	mov	w0, #0x0                   	// #0
  40ee00:	add	sp, sp, #0x10
  40ee04:	ret
  40ee08:	sub	sp, sp, #0x10
  40ee0c:	str	w0, [sp, #12]
  40ee10:	ldr	w0, [sp, #12]
  40ee14:	sub	w0, w0, #0x41
  40ee18:	cmp	w0, #0x19
  40ee1c:	b.hi	40ee28 <ferror@plt+0xd468>  // b.pmore
  40ee20:	mov	w0, #0x1                   	// #1
  40ee24:	b	40ee2c <ferror@plt+0xd46c>
  40ee28:	mov	w0, #0x0                   	// #0
  40ee2c:	add	sp, sp, #0x10
  40ee30:	ret
  40ee34:	sub	sp, sp, #0x10
  40ee38:	str	w0, [sp, #12]
  40ee3c:	ldr	w0, [sp, #12]
  40ee40:	sub	w0, w0, #0x30
  40ee44:	cmp	w0, #0x36
  40ee48:	cset	w1, hi  // hi = pmore
  40ee4c:	and	w1, w1, #0xff
  40ee50:	cmp	w1, #0x0
  40ee54:	b.ne	40ee88 <ferror@plt+0xd4c8>  // b.any
  40ee58:	mov	x1, #0x1                   	// #1
  40ee5c:	lsl	x1, x1, x0
  40ee60:	mov	x0, #0x7e0000007e0000      	// #35465847073800192
  40ee64:	movk	x0, #0x3ff
  40ee68:	and	x0, x1, x0
  40ee6c:	cmp	x0, #0x0
  40ee70:	cset	w0, ne  // ne = any
  40ee74:	and	w0, w0, #0xff
  40ee78:	cmp	w0, #0x0
  40ee7c:	b.eq	40ee88 <ferror@plt+0xd4c8>  // b.none
  40ee80:	mov	w0, #0x1                   	// #1
  40ee84:	b	40ee8c <ferror@plt+0xd4cc>
  40ee88:	mov	w0, #0x0                   	// #0
  40ee8c:	add	sp, sp, #0x10
  40ee90:	ret
  40ee94:	sub	sp, sp, #0x10
  40ee98:	str	w0, [sp, #12]
  40ee9c:	ldr	w0, [sp, #12]
  40eea0:	sub	w0, w0, #0x41
  40eea4:	cmp	w0, #0x19
  40eea8:	b.hi	40eeb8 <ferror@plt+0xd4f8>  // b.pmore
  40eeac:	ldr	w0, [sp, #12]
  40eeb0:	add	w0, w0, #0x20
  40eeb4:	b	40eebc <ferror@plt+0xd4fc>
  40eeb8:	ldr	w0, [sp, #12]
  40eebc:	add	sp, sp, #0x10
  40eec0:	ret
  40eec4:	sub	sp, sp, #0x10
  40eec8:	str	w0, [sp, #12]
  40eecc:	ldr	w0, [sp, #12]
  40eed0:	sub	w0, w0, #0x61
  40eed4:	cmp	w0, #0x19
  40eed8:	b.hi	40eee8 <ferror@plt+0xd528>  // b.pmore
  40eedc:	ldr	w0, [sp, #12]
  40eee0:	sub	w0, w0, #0x20
  40eee4:	b	40eeec <ferror@plt+0xd52c>
  40eee8:	ldr	w0, [sp, #12]
  40eeec:	add	sp, sp, #0x10
  40eef0:	ret
  40eef4:	nop
  40eef8:	stp	x29, x30, [sp, #-64]!
  40eefc:	mov	x29, sp
  40ef00:	stp	x19, x20, [sp, #16]
  40ef04:	adrp	x20, 422000 <ferror@plt+0x20640>
  40ef08:	add	x20, x20, #0xdf0
  40ef0c:	stp	x21, x22, [sp, #32]
  40ef10:	adrp	x21, 422000 <ferror@plt+0x20640>
  40ef14:	add	x21, x21, #0xde8
  40ef18:	sub	x20, x20, x21
  40ef1c:	mov	w22, w0
  40ef20:	stp	x23, x24, [sp, #48]
  40ef24:	mov	x23, x1
  40ef28:	mov	x24, x2
  40ef2c:	bl	4015b0 <mbrtowc@plt-0x40>
  40ef30:	cmp	xzr, x20, asr #3
  40ef34:	b.eq	40ef60 <ferror@plt+0xd5a0>  // b.none
  40ef38:	asr	x20, x20, #3
  40ef3c:	mov	x19, #0x0                   	// #0
  40ef40:	ldr	x3, [x21, x19, lsl #3]
  40ef44:	mov	x2, x24
  40ef48:	add	x19, x19, #0x1
  40ef4c:	mov	x1, x23
  40ef50:	mov	w0, w22
  40ef54:	blr	x3
  40ef58:	cmp	x20, x19
  40ef5c:	b.ne	40ef40 <ferror@plt+0xd580>  // b.any
  40ef60:	ldp	x19, x20, [sp, #16]
  40ef64:	ldp	x21, x22, [sp, #32]
  40ef68:	ldp	x23, x24, [sp, #48]
  40ef6c:	ldp	x29, x30, [sp], #64
  40ef70:	ret
  40ef74:	nop
  40ef78:	ret
  40ef7c:	nop
  40ef80:	adrp	x2, 423000 <ferror@plt+0x21640>
  40ef84:	mov	x1, #0x0                   	// #0
  40ef88:	ldr	x2, [x2, #504]
  40ef8c:	b	401690 <__cxa_atexit@plt>

Disassembly of section .fini:

000000000040ef90 <.fini>:
  40ef90:	stp	x29, x30, [sp, #-16]!
  40ef94:	mov	x29, sp
  40ef98:	ldp	x29, x30, [sp], #16
  40ef9c:	ret
