Info: Generated by version: 23.3 build 104
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Haas1S\Downloads\git\qts_qsfp_sdi\ip\sdi_xcvr_test\sdi_xcvr_test_xcvr_reset_control_s10_0.ip --block-symbol-file --output-directory=C:\Users\Haas1S\Downloads\git\qts_qsfp_sdi\ip\sdi_xcvr_test\sdi_xcvr_test_xcvr_reset_control_s10_0 --family="Stratix 10" --part=1SG280HU2F50E2VG
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Haas1S\Downloads\git\qts_qsfp_sdi\ip\sdi_xcvr_test\sdi_xcvr_test_xcvr_reset_control_s10_0.ip --synthesis=VERILOG --output-directory=C:\Users\Haas1S\Downloads\git\qts_qsfp_sdi\ip\sdi_xcvr_test\sdi_xcvr_test_xcvr_reset_control_s10_0 --family="Stratix 10" --part=1SG280HU2F50E2VG
Info: sdi_xcvr_test_xcvr_reset_control_s10_0: "Transforming system: sdi_xcvr_test_xcvr_reset_control_s10_0"
Info: sdi_xcvr_test_xcvr_reset_control_s10_0: "Naming system components in system: sdi_xcvr_test_xcvr_reset_control_s10_0"
Info: sdi_xcvr_test_xcvr_reset_control_s10_0: "Processing generation queue"
Info: sdi_xcvr_test_xcvr_reset_control_s10_0: "Generating: sdi_xcvr_test_xcvr_reset_control_s10_0"
Info: sdi_xcvr_test_xcvr_reset_control_s10_0: "Generating: altera_xcvr_reset_control_s10"
Info: sdi_xcvr_test_xcvr_reset_control_s10_0: add_fileset_file ./altera_std_synchronizer_nocut.v VERILOG PATH ../../../primitives/altera_std_synchronizer/altera_std_synchronizer_nocut.v
Info: sdi_xcvr_test_xcvr_reset_control_s10_0: add_fileset_file ./alt_xcvr_resync_std.sv SYSTEM_VERILOG PATH ../../alt_xcvr_generic/alt_xcvr_resync_std.sv
Info: sdi_xcvr_test_xcvr_reset_control_s10_0: add_fileset_file ./altera_xcvr_reset_control_s10.sv SYSTEM_VERILOG PATH ..//altera_xcvr_reset_control_s10.sv
Info: sdi_xcvr_test_xcvr_reset_control_s10_0: add_fileset_file ./alt_xcvr_reset_counter_s10.sv SYSTEM_VERILOG PATH ..//alt_xcvr_reset_counter_s10.sv
Info: sdi_xcvr_test_xcvr_reset_control_s10_0: Done "sdi_xcvr_test_xcvr_reset_control_s10_0" with 2 modules, 7 files
Info: Finished: Create HDL design files for synthesis
