vendor_name = ModelSim
source_file = 1, D:/ProjectCode/FPGA/SHUDIAN_PLUS/component/rom/test.v
source_file = 1, D:/ProjectCode/FPGA/SHUDIAN_PLUS/component/n_divider/n_divider.v
source_file = 1, D:/ProjectCode/FPGA/SHUDIAN_PLUS/component/rom/test_tb.v
source_file = 1, D:/ProjectCode/FPGA/SHUDIAN_PLUS/component/rom/romtatal.v
source_file = 1, D:/ProjectCode/FPGA/SHUDIAN_PLUS/component/rom/db/test.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, D:/ProjectCode/FPGA/SHUDIAN_PLUS/component/rom/db/altsyncram_bp61.tdf
source_file = 1, D:/ProjectCode/FPGA/SHUDIAN_PLUS/component/rom/db/test.ram0_romtatal_8447d579.hdl.mif
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_divide.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/abs_divider.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/sign_div_unsign.inc
source_file = 1, D:/ProjectCode/FPGA/SHUDIAN_PLUS/component/rom/db/lpm_divide_ccm.tdf
source_file = 1, D:/ProjectCode/FPGA/SHUDIAN_PLUS/component/rom/db/sign_div_unsign_1nh.tdf
source_file = 1, D:/ProjectCode/FPGA/SHUDIAN_PLUS/component/rom/db/alt_u_div_m9f.tdf
source_file = 1, D:/ProjectCode/FPGA/SHUDIAN_PLUS/component/rom/db/add_sub_7pc.tdf
source_file = 1, D:/ProjectCode/FPGA/SHUDIAN_PLUS/component/rom/db/add_sub_8pc.tdf
design_name = test
instance = comp, \cout~output , cout~output, test, 1
instance = comp, \o[0]~output , o[0]~output, test, 1
instance = comp, \o[1]~output , o[1]~output, test, 1
instance = comp, \o[2]~output , o[2]~output, test, 1
instance = comp, \o[3]~output , o[3]~output, test, 1
instance = comp, \o[4]~output , o[4]~output, test, 1
instance = comp, \o[5]~output , o[5]~output, test, 1
instance = comp, \o[6]~output , o[6]~output, test, 1
instance = comp, \o[7]~output , o[7]~output, test, 1
instance = comp, \Tclk~input , Tclk~input, test, 1
instance = comp, \Tclk~inputclkctrl , Tclk~inputclkctrl, test, 1
instance = comp, \b2v_inst3|Add1~0 , b2v_inst3|Add1~0, test, 1
instance = comp, \b2v_inst3|count[0] , b2v_inst3|count[0], test, 1
instance = comp, \b2v_inst3|Add1~2 , b2v_inst3|Add1~2, test, 1
instance = comp, \b2v_inst3|Add1~4 , b2v_inst3|Add1~4, test, 1
instance = comp, \b2v_inst3|Add1~6 , b2v_inst3|Add1~6, test, 1
instance = comp, \b2v_inst3|count[3] , b2v_inst3|count[3], test, 1
instance = comp, \b2v_inst3|Add1~8 , b2v_inst3|Add1~8, test, 1
instance = comp, \b2v_inst3|count[4] , b2v_inst3|count[4], test, 1
instance = comp, \b2v_inst3|Add1~10 , b2v_inst3|Add1~10, test, 1
instance = comp, \b2v_inst3|count[5] , b2v_inst3|count[5], test, 1
instance = comp, \b2v_inst3|Add1~12 , b2v_inst3|Add1~12, test, 1
instance = comp, \b2v_inst3|count[6] , b2v_inst3|count[6], test, 1
instance = comp, \b2v_inst3|Add1~14 , b2v_inst3|Add1~14, test, 1
instance = comp, \b2v_inst3|count[7] , b2v_inst3|count[7], test, 1
instance = comp, \b2v_inst3|Add1~16 , b2v_inst3|Add1~16, test, 1
instance = comp, \b2v_inst3|count[8] , b2v_inst3|count[8], test, 1
instance = comp, \b2v_inst3|Equal0~0 , b2v_inst3|Equal0~0, test, 1
instance = comp, \b2v_inst3|count~0 , b2v_inst3|count~0, test, 1
instance = comp, \b2v_inst3|count[1] , b2v_inst3|count[1], test, 1
instance = comp, \b2v_inst3|count[2] , b2v_inst3|count[2], test, 1
instance = comp, \b2v_inst3|Equal0~1 , b2v_inst3|Equal0~1, test, 1
instance = comp, \b2v_inst3|LessThan1~0 , b2v_inst3|LessThan1~0, test, 1
instance = comp, \b2v_inst3|opt , b2v_inst3|opt, test, 1
instance = comp, \b2v_inst3|opt~clkctrl , b2v_inst3|opt~clkctrl, test, 1
instance = comp, \b2v_inst|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~16 , b2v_inst|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~16, test, 1
instance = comp, \b2v_inst|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~0 , b2v_inst|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~0, test, 1
instance = comp, \b2v_inst|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~2 , b2v_inst|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~2, test, 1
instance = comp, \b2v_inst|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~4 , b2v_inst|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~4, test, 1
instance = comp, \b2v_inst|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~6 , b2v_inst|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~6, test, 1
instance = comp, \b2v_inst|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~8 , b2v_inst|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~8, test, 1
instance = comp, \b2v_inst|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~10 , b2v_inst|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~10, test, 1
instance = comp, \b2v_inst|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~12 , b2v_inst|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~12, test, 1
instance = comp, \b2v_inst|Mod0|auto_generated|divider|divider|StageOut[99]~7 , b2v_inst|Mod0|auto_generated|divider|divider|StageOut[99]~7, test, 1
instance = comp, \b2v_inst|count[9] , b2v_inst|count[9], test, 1
instance = comp, \b2v_inst|Add0~14 , b2v_inst|Add0~14, test, 1
instance = comp, \b2v_inst|Add0~16 , b2v_inst|Add0~16, test, 1
instance = comp, \b2v_inst|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14 , b2v_inst|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14, test, 1
instance = comp, \b2v_inst|Mod0|auto_generated|divider|divider|StageOut[90]~2 , b2v_inst|Mod0|auto_generated|divider|divider|StageOut[90]~2, test, 1
instance = comp, \b2v_inst|count[0] , b2v_inst|count[0], test, 1
instance = comp, \b2v_inst|Add0~0 , b2v_inst|Add0~0, test, 1
instance = comp, \b2v_inst|count[1] , b2v_inst|count[1], test, 1
instance = comp, \b2v_inst|Add0~2 , b2v_inst|Add0~2, test, 1
instance = comp, \b2v_inst|count[2] , b2v_inst|count[2], test, 1
instance = comp, \b2v_inst|Add0~4 , b2v_inst|Add0~4, test, 1
instance = comp, \b2v_inst|Mod0|auto_generated|divider|divider|StageOut[93]~1 , b2v_inst|Mod0|auto_generated|divider|divider|StageOut[93]~1, test, 1
instance = comp, \b2v_inst|count[3] , b2v_inst|count[3], test, 1
instance = comp, \b2v_inst|Add0~6 , b2v_inst|Add0~6, test, 1
instance = comp, \b2v_inst|Mod0|auto_generated|divider|divider|StageOut[94]~0 , b2v_inst|Mod0|auto_generated|divider|divider|StageOut[94]~0, test, 1
instance = comp, \b2v_inst|count[4] , b2v_inst|count[4], test, 1
instance = comp, \b2v_inst|Add0~8 , b2v_inst|Add0~8, test, 1
instance = comp, \b2v_inst|Mod0|auto_generated|divider|divider|StageOut[95]~3 , b2v_inst|Mod0|auto_generated|divider|divider|StageOut[95]~3, test, 1
instance = comp, \b2v_inst|count[5] , b2v_inst|count[5], test, 1
instance = comp, \b2v_inst|Add0~10 , b2v_inst|Add0~10, test, 1
instance = comp, \b2v_inst|Mod0|auto_generated|divider|divider|StageOut[96]~4 , b2v_inst|Mod0|auto_generated|divider|divider|StageOut[96]~4, test, 1
instance = comp, \b2v_inst|count[6] , b2v_inst|count[6], test, 1
instance = comp, \b2v_inst|Add0~12 , b2v_inst|Add0~12, test, 1
instance = comp, \b2v_inst|Mod0|auto_generated|divider|divider|StageOut[97]~5 , b2v_inst|Mod0|auto_generated|divider|divider|StageOut[97]~5, test, 1
instance = comp, \b2v_inst|count[7] , b2v_inst|count[7], test, 1
instance = comp, \b2v_inst|Mod0|auto_generated|divider|divider|StageOut[98]~6 , b2v_inst|Mod0|auto_generated|divider|divider|StageOut[98]~6, test, 1
instance = comp, \b2v_inst|count[8] , b2v_inst|count[8], test, 1
instance = comp, \b2v_inst|Equal0~1 , b2v_inst|Equal0~1, test, 1
instance = comp, \b2v_inst|Equal0~0 , b2v_inst|Equal0~0, test, 1
instance = comp, \b2v_inst|Equal0~2 , b2v_inst|Equal0~2, test, 1
instance = comp, \b2v_inst|cout , b2v_inst|cout, test, 1
instance = comp, \mode[0]~input , mode[0]~input, test, 1
instance = comp, \mode[1]~input , mode[1]~input, test, 1
instance = comp, \b2v_inst|data_rtl_0|auto_generated|ram_block1a0 , b2v_inst|data_rtl_0|auto_generated|ram_block1a0, test, 1
instance = comp, \b2v_inst|data_rtl_0|auto_generated|ram_block1a2 , b2v_inst|data_rtl_0|auto_generated|ram_block1a2, test, 1
instance = comp, \b2v_inst|data_rtl_0|auto_generated|ram_block1a4 , b2v_inst|data_rtl_0|auto_generated|ram_block1a4, test, 1
instance = comp, \b2v_inst|data_rtl_0|auto_generated|ram_block1a6 , b2v_inst|data_rtl_0|auto_generated|ram_block1a6, test, 1
