

================================================================
== Vitis HLS Report for 'Axi2AxiStream'
================================================================
* Date:           Sun Jul 21 20:36:48 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        xf_cv_subtract
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1555212|  1555212|  15.552 ms|  15.552 ms|  1555212|  1555212|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+------------------------------------------+---------+---------+-----------+-----------+---------+---------+-----------------------------------------------+
        |                                                    |                                          |  Latency (cycles) |   Latency (absolute)  |      Interval     |                    Pipeline                   |
        |                      Instance                      |                  Module                  |   min   |   max   |    min    |    max    |   min   |   max   |                      Type                     |
        +----------------------------------------------------+------------------------------------------+---------+---------+-----------+-----------+---------+---------+-----------------------------------------------+
        |grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_71  |Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1  |  1555203|  1555203|  15.552 ms|  15.552 ms|  1555201|  1555201|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +----------------------------------------------------+------------------------------------------+---------+---------+-----------+-----------+---------+---------+-----------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|      58|    114|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    227|    -|
|Register         |        -|    -|      75|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     133|    343|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+------------------------------------------+---------+----+----+-----+-----+
    |                      Instance                      |                  Module                  | BRAM_18K| DSP| FF | LUT | URAM|
    +----------------------------------------------------+------------------------------------------+---------+----+----+-----+-----+
    |grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_71  |Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1  |        0|   0|  58|  114|    0|
    +----------------------------------------------------+------------------------------------------+---------+----+----+-----+-----+
    |Total                                               |                                          |        0|   0|  58|  114|    0|
    +----------------------------------------------------+------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  59|         11|    1|         11|
    |ap_done               |   9|          2|    1|          2|
    |gmem0_blk_n_AR        |   9|          2|    1|          2|
    |ldata_write           |   9|          2|    1|          2|
    |m_axi_gmem0_ARADDR    |  14|          3|   64|        192|
    |m_axi_gmem0_ARBURST   |   9|          2|    2|          4|
    |m_axi_gmem0_ARCACHE   |   9|          2|    4|          8|
    |m_axi_gmem0_ARID      |   9|          2|    1|          2|
    |m_axi_gmem0_ARLEN     |  14|          3|   32|         96|
    |m_axi_gmem0_ARLOCK    |   9|          2|    2|          4|
    |m_axi_gmem0_ARPROT    |   9|          2|    3|          6|
    |m_axi_gmem0_ARQOS     |   9|          2|    4|          8|
    |m_axi_gmem0_ARREGION  |   9|          2|    4|          8|
    |m_axi_gmem0_ARSIZE    |   9|          2|    3|          6|
    |m_axi_gmem0_ARUSER    |   9|          2|    1|          2|
    |m_axi_gmem0_ARVALID   |  14|          3|    1|          3|
    |m_axi_gmem0_RREADY    |   9|          2|    1|          2|
    |real_start            |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 227|         48|  127|        360|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                              | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                        |  10|   0|   10|          0|
    |ap_done_reg                                                      |   1|   0|    1|          0|
    |grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_71_ap_start_reg  |   1|   0|    1|          0|
    |start_once_reg                                                   |   1|   0|    1|          0|
    |trunc_ln_reg_101                                                 |  62|   0|   62|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                            |  75|   0|   75|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------------+-----+-----+------------+---------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  Axi2AxiStream|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  Axi2AxiStream|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  Axi2AxiStream|  return value|
|start_full_n          |   in|    1|  ap_ctrl_hs|  Axi2AxiStream|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  Axi2AxiStream|  return value|
|ap_continue           |   in|    1|  ap_ctrl_hs|  Axi2AxiStream|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  Axi2AxiStream|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  Axi2AxiStream|  return value|
|start_out             |  out|    1|  ap_ctrl_hs|  Axi2AxiStream|  return value|
|start_write           |  out|    1|  ap_ctrl_hs|  Axi2AxiStream|  return value|
|m_axi_gmem0_AWVALID   |  out|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem0_AWREADY   |   in|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem0_AWADDR    |  out|   64|       m_axi|          gmem1|       pointer|
|m_axi_gmem0_AWID      |  out|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem0_AWLEN     |  out|   32|       m_axi|          gmem1|       pointer|
|m_axi_gmem0_AWSIZE    |  out|    3|       m_axi|          gmem1|       pointer|
|m_axi_gmem0_AWBURST   |  out|    2|       m_axi|          gmem1|       pointer|
|m_axi_gmem0_AWLOCK    |  out|    2|       m_axi|          gmem1|       pointer|
|m_axi_gmem0_AWCACHE   |  out|    4|       m_axi|          gmem1|       pointer|
|m_axi_gmem0_AWPROT    |  out|    3|       m_axi|          gmem1|       pointer|
|m_axi_gmem0_AWQOS     |  out|    4|       m_axi|          gmem1|       pointer|
|m_axi_gmem0_AWREGION  |  out|    4|       m_axi|          gmem1|       pointer|
|m_axi_gmem0_AWUSER    |  out|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem0_WVALID    |  out|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem0_WREADY    |   in|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem0_WDATA     |  out|   32|       m_axi|          gmem1|       pointer|
|m_axi_gmem0_WSTRB     |  out|    4|       m_axi|          gmem1|       pointer|
|m_axi_gmem0_WLAST     |  out|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem0_WID       |  out|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem0_WUSER     |  out|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem0_ARVALID   |  out|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem0_ARREADY   |   in|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem0_ARADDR    |  out|   64|       m_axi|          gmem1|       pointer|
|m_axi_gmem0_ARID      |  out|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem0_ARLEN     |  out|   32|       m_axi|          gmem1|       pointer|
|m_axi_gmem0_ARSIZE    |  out|    3|       m_axi|          gmem1|       pointer|
|m_axi_gmem0_ARBURST   |  out|    2|       m_axi|          gmem1|       pointer|
|m_axi_gmem0_ARLOCK    |  out|    2|       m_axi|          gmem1|       pointer|
|m_axi_gmem0_ARCACHE   |  out|    4|       m_axi|          gmem1|       pointer|
|m_axi_gmem0_ARPROT    |  out|    3|       m_axi|          gmem1|       pointer|
|m_axi_gmem0_ARQOS     |  out|    4|       m_axi|          gmem1|       pointer|
|m_axi_gmem0_ARREGION  |  out|    4|       m_axi|          gmem1|       pointer|
|m_axi_gmem0_ARUSER    |  out|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem0_RVALID    |   in|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem0_RREADY    |  out|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem0_RDATA     |   in|   32|       m_axi|          gmem1|       pointer|
|m_axi_gmem0_RLAST     |   in|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem0_RID       |   in|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem0_RFIFONUM  |   in|    9|       m_axi|          gmem1|       pointer|
|m_axi_gmem0_RUSER     |   in|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem0_RRESP     |   in|    2|       m_axi|          gmem1|       pointer|
|m_axi_gmem0_BVALID    |   in|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem0_BREADY    |  out|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem0_BRESP     |   in|    2|       m_axi|          gmem1|       pointer|
|m_axi_gmem0_BID       |   in|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem0_BUSER     |   in|    1|       m_axi|          gmem1|       pointer|
|din                   |   in|   64|     ap_none|            din|        scalar|
|ldata_din             |  out|   32|     ap_fifo|          ldata|       pointer|
|ldata_num_data_valid  |   in|    3|     ap_fifo|          ldata|       pointer|
|ldata_fifo_cap        |   in|    3|     ap_fifo|          ldata|       pointer|
|ldata_full_n          |   in|    1|     ap_fifo|          ldata|       pointer|
|ldata_write           |  out|    1|     ap_fifo|          ldata|       pointer|
+----------------------+-----+-----+------------+---------------+--------------+

