-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity hitproducerStream_hw is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    timestamp_in : IN STD_LOGIC_VECTOR (69 downto 0);
    timestamp_out : OUT STD_LOGIC_VECTOR (69 downto 0);
    dataReady_in : IN STD_LOGIC_VECTOR (0 downto 0);
    dataReady_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    FIFO_0 : IN STD_LOGIC_VECTOR (13 downto 0);
    FIFO_1 : IN STD_LOGIC_VECTOR (13 downto 0);
    FIFO_2 : IN STD_LOGIC_VECTOR (13 downto 0);
    FIFO_3 : IN STD_LOGIC_VECTOR (13 downto 0);
    FIFO_4 : IN STD_LOGIC_VECTOR (13 downto 0);
    FIFO_5 : IN STD_LOGIC_VECTOR (13 downto 0);
    FIFO_6 : IN STD_LOGIC_VECTOR (13 downto 0);
    FIFO_7 : IN STD_LOGIC_VECTOR (13 downto 0);
    FIFO_8 : IN STD_LOGIC_VECTOR (13 downto 0);
    FIFO_9 : IN STD_LOGIC_VECTOR (13 downto 0);
    FIFO_10 : IN STD_LOGIC_VECTOR (13 downto 0);
    FIFO_11 : IN STD_LOGIC_VECTOR (13 downto 0);
    onflag_0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    onflag_1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    onflag_2 : OUT STD_LOGIC_VECTOR (0 downto 0);
    onflag_3 : OUT STD_LOGIC_VECTOR (0 downto 0);
    onflag_4 : OUT STD_LOGIC_VECTOR (0 downto 0);
    onflag_5 : OUT STD_LOGIC_VECTOR (0 downto 0);
    onflag_6 : OUT STD_LOGIC_VECTOR (0 downto 0);
    onflag_7 : OUT STD_LOGIC_VECTOR (0 downto 0);
    onflag_8 : OUT STD_LOGIC_VECTOR (0 downto 0);
    onflag_9 : OUT STD_LOGIC_VECTOR (0 downto 0);
    onflag_10 : OUT STD_LOGIC_VECTOR (0 downto 0);
    onflag_11 : OUT STD_LOGIC_VECTOR (0 downto 0);
    amplitude_0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    amplitude_1 : OUT STD_LOGIC_VECTOR (16 downto 0);
    amplitude_2 : OUT STD_LOGIC_VECTOR (16 downto 0);
    amplitude_3 : OUT STD_LOGIC_VECTOR (16 downto 0);
    amplitude_4 : OUT STD_LOGIC_VECTOR (16 downto 0);
    amplitude_5 : OUT STD_LOGIC_VECTOR (16 downto 0);
    amplitude_6 : OUT STD_LOGIC_VECTOR (16 downto 0);
    amplitude_7 : OUT STD_LOGIC_VECTOR (16 downto 0);
    amplitude_8 : OUT STD_LOGIC_VECTOR (16 downto 0);
    amplitude_9 : OUT STD_LOGIC_VECTOR (16 downto 0);
    amplitude_10 : OUT STD_LOGIC_VECTOR (16 downto 0);
    amplitude_11 : OUT STD_LOGIC_VECTOR (16 downto 0) );
end;


architecture behav of hitproducerStream_hw is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "hitproducerStream_hw_hitproducerStream_hw,hls_ip_2022_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu9p-flga2577-1-e,HLS_INPUT_CLOCK=5.400000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=3.627854,HLS_SYN_LAT=16,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=14988,HLS_SYN_LUT=10587,HLS_VERSION=2022_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv64_3F7999999999999A : STD_LOGIC_VECTOR (63 downto 0) := "0011111101111001100110011001100110011001100110011001100110011010";
    constant ap_const_lv64_4024000000000000 : STD_LOGIC_VECTOR (63 downto 0) := "0100000000100100000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv6_10 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_const_lv6_24 : STD_LOGIC_VECTOR (5 downto 0) := "100100";
    constant ap_const_lv6_39 : STD_LOGIC_VECTOR (5 downto 0) := "111001";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv14_3FFF : STD_LOGIC_VECTOR (13 downto 0) := "11111111111111";
    constant ap_const_lv15_7FDC : STD_LOGIC_VECTOR (14 downto 0) := "111111111011100";
    constant ap_const_lv14_24 : STD_LOGIC_VECTOR (13 downto 0) := "00000000100100";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv11_7FF : STD_LOGIC_VECTOR (10 downto 0) := "11111111111";
    constant ap_const_lv52_0 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv63_0 : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv12_433 : STD_LOGIC_VECTOR (11 downto 0) := "010000110011";
    constant ap_const_lv11_433 : STD_LOGIC_VECTOR (10 downto 0) := "10000110011";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv12_36 : STD_LOGIC_VECTOR (11 downto 0) := "000000110110";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv12_11 : STD_LOGIC_VECTOR (11 downto 0) := "000000010001";
    constant ap_const_lv5_3 : STD_LOGIC_VECTOR (4 downto 0) := "00011";

    signal nbins_s_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce0 : STD_LOGIC;
    signal nbins_s_q0 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce1 : STD_LOGIC;
    signal nbins_s_q1 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address2 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce2 : STD_LOGIC;
    signal nbins_s_q2 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address3 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce3 : STD_LOGIC;
    signal nbins_s_q3 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address4 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce4 : STD_LOGIC;
    signal nbins_s_q4 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address5 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce5 : STD_LOGIC;
    signal nbins_s_q5 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address6 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce6 : STD_LOGIC;
    signal nbins_s_q6 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address7 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce7 : STD_LOGIC;
    signal nbins_s_q7 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address8 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce8 : STD_LOGIC;
    signal nbins_s_q8 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address9 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce9 : STD_LOGIC;
    signal nbins_s_q9 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address10 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce10 : STD_LOGIC;
    signal nbins_s_q10 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address11 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce11 : STD_LOGIC;
    signal nbins_s_q11 : STD_LOGIC_VECTOR (6 downto 0);
    signal sense_s_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce0 : STD_LOGIC;
    signal sense_s_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce1 : STD_LOGIC;
    signal sense_s_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address2 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce2 : STD_LOGIC;
    signal sense_s_q2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address3 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce3 : STD_LOGIC;
    signal sense_s_q3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address4 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce4 : STD_LOGIC;
    signal sense_s_q4 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address5 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce5 : STD_LOGIC;
    signal sense_s_q5 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address6 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce6 : STD_LOGIC;
    signal sense_s_q6 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address7 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce7 : STD_LOGIC;
    signal sense_s_q7 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address8 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce8 : STD_LOGIC;
    signal sense_s_q8 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address9 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce9 : STD_LOGIC;
    signal sense_s_q9 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address10 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce10 : STD_LOGIC;
    signal sense_s_q10 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address11 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce11 : STD_LOGIC;
    signal sense_s_q11 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce0 : STD_LOGIC;
    signal edges_s_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce1 : STD_LOGIC;
    signal edges_s_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address2 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce2 : STD_LOGIC;
    signal edges_s_q2 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address3 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce3 : STD_LOGIC;
    signal edges_s_q3 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address4 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce4 : STD_LOGIC;
    signal edges_s_q4 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address5 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce5 : STD_LOGIC;
    signal edges_s_q5 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address6 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce6 : STD_LOGIC;
    signal edges_s_q6 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address7 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce7 : STD_LOGIC;
    signal edges_s_q7 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address8 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce8 : STD_LOGIC;
    signal edges_s_q8 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address9 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce9 : STD_LOGIC;
    signal edges_s_q9 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address10 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce10 : STD_LOGIC;
    signal edges_s_q10 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address11 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce11 : STD_LOGIC;
    signal edges_s_q11 : STD_LOGIC_VECTOR (13 downto 0);
    signal ready_V_reg_6083 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal ready_V_reg_6083_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ready_V_reg_6083_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ready_V_reg_6083_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ready_V_reg_6083_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ready_V_reg_6083_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ready_V_reg_6083_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ready_V_reg_6083_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ready_V_reg_6083_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ready_V_reg_6083_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ready_V_reg_6083_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ready_V_reg_6083_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ready_V_reg_6083_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ready_V_reg_6083_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ready_V_reg_6083_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ready_V_reg_6083_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_48_fu_1139_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_48_reg_6112 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_49_fu_1220_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_49_reg_6132 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_50_fu_1301_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_50_reg_6152 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_51_fu_1382_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_51_reg_6172 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_52_fu_1463_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_52_reg_6192 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_53_fu_1544_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_53_reg_6212 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_54_fu_1625_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_54_reg_6232 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_55_fu_1706_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_55_reg_6252 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_56_fu_1787_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_56_reg_6272 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_57_fu_1868_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_57_reg_6292 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_58_fu_1949_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_58_reg_6312 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_59_fu_2030_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_59_reg_6332 : STD_LOGIC_VECTOR (5 downto 0);
    signal timestamp_in_read_reg_6352 : STD_LOGIC_VECTOR (69 downto 0);
    signal timestamp_in_read_reg_6352_pp0_iter1_reg : STD_LOGIC_VECTOR (69 downto 0);
    signal timestamp_in_read_reg_6352_pp0_iter2_reg : STD_LOGIC_VECTOR (69 downto 0);
    signal timestamp_in_read_reg_6352_pp0_iter3_reg : STD_LOGIC_VECTOR (69 downto 0);
    signal timestamp_in_read_reg_6352_pp0_iter4_reg : STD_LOGIC_VECTOR (69 downto 0);
    signal timestamp_in_read_reg_6352_pp0_iter5_reg : STD_LOGIC_VECTOR (69 downto 0);
    signal timestamp_in_read_reg_6352_pp0_iter6_reg : STD_LOGIC_VECTOR (69 downto 0);
    signal timestamp_in_read_reg_6352_pp0_iter7_reg : STD_LOGIC_VECTOR (69 downto 0);
    signal timestamp_in_read_reg_6352_pp0_iter8_reg : STD_LOGIC_VECTOR (69 downto 0);
    signal timestamp_in_read_reg_6352_pp0_iter9_reg : STD_LOGIC_VECTOR (69 downto 0);
    signal timestamp_in_read_reg_6352_pp0_iter10_reg : STD_LOGIC_VECTOR (69 downto 0);
    signal timestamp_in_read_reg_6352_pp0_iter11_reg : STD_LOGIC_VECTOR (69 downto 0);
    signal timestamp_in_read_reg_6352_pp0_iter12_reg : STD_LOGIC_VECTOR (69 downto 0);
    signal timestamp_in_read_reg_6352_pp0_iter13_reg : STD_LOGIC_VECTOR (69 downto 0);
    signal timestamp_in_read_reg_6352_pp0_iter14_reg : STD_LOGIC_VECTOR (69 downto 0);
    signal timestamp_in_read_reg_6352_pp0_iter15_reg : STD_LOGIC_VECTOR (69 downto 0);
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal edges_load_reg_6367 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_reg_6367_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln_reg_6372 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln_reg_6372_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln_reg_6372_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_1_reg_6387 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_1_reg_6387_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln186_2_reg_6392 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_2_reg_6392_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_2_reg_6392_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_2_reg_6407 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_2_reg_6407_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln186_4_reg_6412 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_4_reg_6412_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_4_reg_6412_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_3_reg_6427 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_3_reg_6427_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln186_6_reg_6432 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_6_reg_6432_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_6_reg_6432_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_4_reg_6447 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_4_reg_6447_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln186_8_reg_6452 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_8_reg_6452_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_8_reg_6452_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_5_reg_6467 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_5_reg_6467_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln186_s_reg_6472 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_s_reg_6472_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_s_reg_6472_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_6_reg_6487 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_6_reg_6487_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln186_1_reg_6492 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_1_reg_6492_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_1_reg_6492_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_7_reg_6507 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_7_reg_6507_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln186_3_reg_6512 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_3_reg_6512_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_3_reg_6512_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_8_reg_6527 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_8_reg_6527_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln186_5_reg_6532 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_5_reg_6532_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_5_reg_6532_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_9_reg_6547 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_9_reg_6547_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln186_7_reg_6552 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_7_reg_6552_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_7_reg_6552_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_10_reg_6567 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_10_reg_6567_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln186_9_reg_6572 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_9_reg_6572_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_9_reg_6572_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_11_reg_6587 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_11_reg_6587_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln186_10_reg_6592 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_10_reg_6592_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_10_reg_6592_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_2_fu_2405_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_2_reg_6597 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_3_fu_2422_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_3_reg_6602 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_6_fu_2446_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_6_reg_6607 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_7_fu_2463_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_7_reg_6612 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_10_fu_2487_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_10_reg_6617 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_11_fu_2504_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_11_reg_6622 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_14_fu_2528_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_14_reg_6627 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_15_fu_2545_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_15_reg_6632 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_18_fu_2569_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_18_reg_6637 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_19_fu_2586_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_19_reg_6642 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_22_fu_2610_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_22_reg_6647 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_23_fu_2627_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_23_reg_6652 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_26_fu_2651_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_26_reg_6657 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_27_fu_2668_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_27_reg_6662 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_30_fu_2692_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_30_reg_6667 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_31_fu_2709_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_31_reg_6672 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_34_fu_2733_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_34_reg_6677 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_35_fu_2750_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_35_reg_6682 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_38_fu_2774_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_38_reg_6687 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_39_fu_2791_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_39_reg_6692 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_42_fu_2815_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_42_reg_6697 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_43_fu_2832_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_43_reg_6702 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_46_fu_2856_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_46_reg_6707 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_47_fu_2873_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_47_reg_6712 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_1067_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i1_reg_6837 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1070_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i_reg_6842 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1073_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i61_1_reg_6847 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1076_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i_1_reg_6852 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1079_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i61_2_reg_6857 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1082_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i_2_reg_6862 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1085_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i61_3_reg_6867 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1088_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i_3_reg_6872 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1091_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i61_4_reg_6877 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1094_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i_4_reg_6882 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1097_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i61_5_reg_6887 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1100_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i_5_reg_6892 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1103_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i61_6_reg_6897 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1106_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i_6_reg_6902 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1109_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i61_7_reg_6907 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1112_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i_7_reg_6912 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1115_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i61_8_reg_6917 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1118_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i_8_reg_6922 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1121_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i61_9_reg_6927 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1124_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i_9_reg_6932 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1127_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i61_s_reg_6937 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1130_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i_s_reg_6942 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1133_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i61_10_reg_6947 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1136_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i_10_reg_6952 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_887_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_i1_reg_6957 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_892_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_reg_6963 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_897_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_i62_1_reg_6968 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_902_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_1_reg_6974 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_907_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_i62_2_reg_6979 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_912_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_2_reg_6985 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_917_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_i62_3_reg_6990 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_922_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_3_reg_6996 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_927_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_i62_4_reg_7001 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_932_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_4_reg_7007 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_937_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_i62_5_reg_7012 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_942_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_5_reg_7018 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_947_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_i62_6_reg_7023 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_952_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_6_reg_7029 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_957_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_i62_7_reg_7034 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_962_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_7_reg_7040 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_967_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_i62_8_reg_7045 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_972_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_8_reg_7051 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_977_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_i62_9_reg_7056 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_982_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_9_reg_7062 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_987_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_i62_s_reg_7067 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_992_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_10_reg_7073 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_997_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_i62_10_reg_7078 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1002_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_11_reg_7084 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln87_fu_2992_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_reg_7089 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_1_fu_2998_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_1_reg_7094 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_reg_7099 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln313_fu_3037_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln313_reg_7104 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln308_fu_3053_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln308_reg_7110 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_fu_3065_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_reg_7115 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_fu_3071_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_reg_7120 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_1_fu_3083_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_1_reg_7125 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln312_fu_3107_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_reg_7131 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln315_fu_3131_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln315_reg_7136 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln87_2_fu_3156_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_2_reg_7141 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_3_fu_3162_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_3_reg_7146 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_2_reg_7151 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln313_1_fu_3201_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln313_1_reg_7156 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln308_1_fu_3217_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln308_1_reg_7162 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_1_fu_3229_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_1_reg_7167 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_1_fu_3235_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_1_reg_7172 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_3_fu_3247_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_3_reg_7177 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln312_1_fu_3271_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_1_reg_7183 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln315_1_fu_3295_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln315_1_reg_7188 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln87_4_fu_3320_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_4_reg_7193 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_5_fu_3326_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_5_reg_7198 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_4_reg_7203 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln313_2_fu_3365_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln313_2_reg_7208 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln308_2_fu_3381_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln308_2_reg_7214 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_2_fu_3393_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_2_reg_7219 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_2_fu_3399_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_2_reg_7224 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_5_fu_3411_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_5_reg_7229 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln312_2_fu_3435_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_2_reg_7235 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln315_2_fu_3459_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln315_2_reg_7240 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln87_6_fu_3484_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_6_reg_7245 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_7_fu_3490_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_7_reg_7250 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_6_reg_7255 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln313_3_fu_3529_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln313_3_reg_7260 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln308_3_fu_3545_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln308_3_reg_7266 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_3_fu_3557_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_3_reg_7271 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_3_fu_3563_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_3_reg_7276 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_7_fu_3575_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_7_reg_7281 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln312_3_fu_3599_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_3_reg_7287 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln315_3_fu_3623_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln315_3_reg_7292 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln87_8_fu_3648_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_8_reg_7297 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_9_fu_3654_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_9_reg_7302 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_8_reg_7307 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln313_4_fu_3693_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln313_4_reg_7312 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln308_4_fu_3709_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln308_4_reg_7318 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_4_fu_3721_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_4_reg_7323 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_4_fu_3727_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_4_reg_7328 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_9_fu_3739_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_9_reg_7333 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln312_4_fu_3763_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_4_reg_7339 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln315_4_fu_3787_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln315_4_reg_7344 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln87_10_fu_3812_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_10_reg_7349 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_11_fu_3818_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_11_reg_7354 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_10_reg_7359 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln313_5_fu_3857_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln313_5_reg_7364 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln308_5_fu_3873_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln308_5_reg_7370 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_5_fu_3885_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_5_reg_7375 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_5_fu_3891_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_5_reg_7380 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_11_fu_3903_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_11_reg_7385 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln312_5_fu_3927_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_5_reg_7391 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln315_5_fu_3951_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln315_5_reg_7396 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln87_12_fu_3976_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_12_reg_7401 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_13_fu_3982_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_13_reg_7406 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_12_reg_7411 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln313_6_fu_4021_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln313_6_reg_7416 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln308_6_fu_4037_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln308_6_reg_7422 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_6_fu_4049_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_6_reg_7427 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_6_fu_4055_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_6_reg_7432 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_13_fu_4067_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_13_reg_7437 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln312_6_fu_4091_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_6_reg_7443 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln315_6_fu_4115_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln315_6_reg_7448 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln87_14_fu_4140_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_14_reg_7453 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_15_fu_4146_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_15_reg_7458 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_14_reg_7463 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln313_7_fu_4185_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln313_7_reg_7468 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln308_7_fu_4201_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln308_7_reg_7474 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_7_fu_4213_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_7_reg_7479 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_7_fu_4219_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_7_reg_7484 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_15_fu_4231_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_15_reg_7489 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln312_7_fu_4255_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_7_reg_7495 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln315_7_fu_4279_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln315_7_reg_7500 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln87_16_fu_4304_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_16_reg_7505 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_17_fu_4310_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_17_reg_7510 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_16_reg_7515 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln313_8_fu_4349_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln313_8_reg_7520 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln308_8_fu_4365_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln308_8_reg_7526 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_8_fu_4377_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_8_reg_7531 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_8_fu_4383_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_8_reg_7536 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_17_fu_4395_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_17_reg_7541 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln312_8_fu_4419_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_8_reg_7547 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln315_8_fu_4443_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln315_8_reg_7552 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln87_18_fu_4468_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_18_reg_7557 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_19_fu_4474_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_19_reg_7562 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_18_reg_7567 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln313_9_fu_4513_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln313_9_reg_7572 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln308_9_fu_4529_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln308_9_reg_7578 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_9_fu_4541_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_9_reg_7583 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_9_fu_4547_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_9_reg_7588 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_19_fu_4559_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_19_reg_7593 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln312_9_fu_4583_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_9_reg_7599 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln315_9_fu_4607_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln315_9_reg_7604 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln87_20_fu_4632_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_20_reg_7609 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_21_fu_4638_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_21_reg_7614 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_20_reg_7619 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln313_10_fu_4677_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln313_10_reg_7624 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln308_10_fu_4693_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln308_10_reg_7630 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_10_fu_4705_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_10_reg_7635 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_10_fu_4711_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_10_reg_7640 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_21_fu_4723_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_21_reg_7645 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln312_10_fu_4747_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_10_reg_7651 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln315_10_fu_4771_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln315_10_reg_7656 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln87_22_fu_4796_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_22_reg_7661 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_23_fu_4802_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_23_reg_7666 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_22_reg_7671 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln313_11_fu_4841_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln313_11_reg_7676 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln308_11_fu_4857_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln308_11_reg_7682 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_11_fu_4869_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_11_reg_7687 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_11_fu_4875_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_11_reg_7692 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_23_fu_4887_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_23_reg_7697 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln312_11_fu_4911_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_11_reg_7703 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln315_11_fu_4935_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln315_11_reg_7708 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal zext_ln541_fu_1215_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln541_12_fu_1209_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_1_fu_1296_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_13_fu_1290_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_2_fu_1377_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_14_fu_1371_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_3_fu_1458_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_15_fu_1452_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_4_fu_1539_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_16_fu_1533_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_5_fu_1620_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_17_fu_1614_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_6_fu_1701_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_18_fu_1695_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_7_fu_1782_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_19_fu_1776_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_8_fu_1863_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_20_fu_1857_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_9_fu_1944_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_21_fu_1938_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_10_fu_2025_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_22_fu_2019_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_11_fu_2106_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_23_fu_2100_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal grp_fu_1067_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1070_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1073_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1076_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1079_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1082_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1085_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1088_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1091_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1094_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1097_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1100_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1103_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1106_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1109_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1112_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1115_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1118_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1121_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1124_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1127_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1130_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1133_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1136_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1035_fu_1149_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_1_fu_1159_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_2_fu_1169_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1035_fu_1155_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1035_1_fu_1165_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_fu_1179_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_fu_1175_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln1_fu_1191_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_V_fu_1185_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_fu_1201_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln1035_3_fu_1230_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_4_fu_1240_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_5_fu_1250_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1035_2_fu_1236_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1035_3_fu_1246_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_2_fu_1260_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_1_fu_1256_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln1494_1_fu_1272_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_V_1_fu_1266_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_4_fu_1282_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln1035_6_fu_1311_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_7_fu_1321_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_8_fu_1331_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1035_4_fu_1317_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1035_5_fu_1327_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_4_fu_1341_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_2_fu_1337_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln1494_2_fu_1353_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_V_2_fu_1347_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_8_fu_1363_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln1035_9_fu_1392_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_10_fu_1402_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_11_fu_1412_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1035_6_fu_1398_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1035_7_fu_1408_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_6_fu_1422_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_3_fu_1418_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln1494_3_fu_1434_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_V_3_fu_1428_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_13_fu_1444_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln1035_12_fu_1473_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_13_fu_1483_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_14_fu_1493_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1035_8_fu_1479_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1035_9_fu_1489_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_8_fu_1503_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_4_fu_1499_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln1494_4_fu_1515_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_V_4_fu_1509_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_17_fu_1525_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln1035_15_fu_1554_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_16_fu_1564_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_17_fu_1574_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1035_10_fu_1560_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1035_11_fu_1570_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_10_fu_1584_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_5_fu_1580_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln1494_5_fu_1596_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_V_5_fu_1590_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_21_fu_1606_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln1035_18_fu_1635_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_19_fu_1645_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_20_fu_1655_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1035_12_fu_1641_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1035_13_fu_1651_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_12_fu_1665_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_6_fu_1661_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln1494_6_fu_1677_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_V_6_fu_1671_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_25_fu_1687_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln1035_21_fu_1716_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_22_fu_1726_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_23_fu_1736_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1035_14_fu_1722_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1035_15_fu_1732_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_14_fu_1746_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_7_fu_1742_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln1494_7_fu_1758_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_V_7_fu_1752_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_29_fu_1768_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln1035_24_fu_1797_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_25_fu_1807_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_26_fu_1817_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1035_16_fu_1803_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1035_17_fu_1813_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_16_fu_1827_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_8_fu_1823_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln1494_8_fu_1839_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_V_8_fu_1833_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_33_fu_1849_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln1035_27_fu_1878_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_28_fu_1888_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_29_fu_1898_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1035_18_fu_1884_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1035_19_fu_1894_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_18_fu_1908_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_9_fu_1904_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln1494_9_fu_1920_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_V_9_fu_1914_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_37_fu_1930_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln1035_30_fu_1959_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_31_fu_1969_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_32_fu_1979_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1035_20_fu_1965_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1035_21_fu_1975_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_20_fu_1989_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_10_fu_1985_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln1494_s_fu_2001_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_V_10_fu_1995_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_41_fu_2011_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln1035_33_fu_2040_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_34_fu_2050_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_35_fu_2060_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1035_22_fu_2046_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1035_23_fu_2056_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_22_fu_2070_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_11_fu_2066_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln1494_10_fu_2082_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_V_11_fu_2076_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_45_fu_2092_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln1514_fu_2111_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln186_fu_2114_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln_fu_2124_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1514_1_fu_2134_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln186_1_fu_2137_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln186_2_fu_2147_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1514_2_fu_2157_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln186_2_fu_2160_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln186_4_fu_2170_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1514_3_fu_2180_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln186_3_fu_2183_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln186_6_fu_2193_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1514_4_fu_2203_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln186_4_fu_2206_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln186_8_fu_2216_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1514_5_fu_2226_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln186_5_fu_2229_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln186_s_fu_2239_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1514_6_fu_2249_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln186_6_fu_2252_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln186_1_fu_2262_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1514_7_fu_2272_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln186_7_fu_2275_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln186_3_fu_2285_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1514_8_fu_2295_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln186_8_fu_2298_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln186_5_fu_2308_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1514_9_fu_2318_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln186_9_fu_2321_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln186_7_fu_2331_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1514_10_fu_2341_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln186_10_fu_2344_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln186_9_fu_2354_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1514_11_fu_2364_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln186_11_fu_2367_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln186_10_fu_2377_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln186_fu_2387_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln186_1_fu_2390_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_fu_2396_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5987_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_fu_2396_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of charge1_V_fu_2396_p2 : signal is "no";
    signal zext_ln1496_fu_2401_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal charge1_V_1_fu_2411_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1496_1_fu_2418_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln186_1_fu_2428_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln186_4_fu_2431_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_2_fu_2437_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5995_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_2_fu_2437_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_V_2_fu_2437_p2 : signal is "no";
    signal zext_ln1496_2_fu_2442_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal charge1_V_3_fu_2452_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1496_3_fu_2459_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln186_2_fu_2469_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln186_7_fu_2472_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_4_fu_2478_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_6003_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_4_fu_2478_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_V_4_fu_2478_p2 : signal is "no";
    signal zext_ln1496_4_fu_2483_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal charge1_V_5_fu_2493_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1496_5_fu_2500_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln186_3_fu_2510_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln186_10_fu_2513_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_6_fu_2519_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_6011_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_6_fu_2519_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_V_6_fu_2519_p2 : signal is "no";
    signal zext_ln1496_6_fu_2524_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal charge1_V_7_fu_2534_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1496_7_fu_2541_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln186_4_fu_2551_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln186_13_fu_2554_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_8_fu_2560_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_6019_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_8_fu_2560_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_V_8_fu_2560_p2 : signal is "no";
    signal zext_ln1496_8_fu_2565_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal charge1_V_9_fu_2575_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1496_9_fu_2582_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln186_5_fu_2592_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln186_16_fu_2595_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_10_fu_2601_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_6027_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_10_fu_2601_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_V_10_fu_2601_p2 : signal is "no";
    signal zext_ln1496_10_fu_2606_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal charge1_V_11_fu_2616_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1496_11_fu_2623_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln186_6_fu_2633_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln186_19_fu_2636_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_12_fu_2642_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_6035_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_12_fu_2642_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_V_12_fu_2642_p2 : signal is "no";
    signal zext_ln1496_12_fu_2647_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal charge1_V_13_fu_2657_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1496_13_fu_2664_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln186_7_fu_2674_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln186_22_fu_2677_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_14_fu_2683_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_6043_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_14_fu_2683_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_V_14_fu_2683_p2 : signal is "no";
    signal zext_ln1496_14_fu_2688_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal charge1_V_15_fu_2698_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1496_15_fu_2705_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln186_8_fu_2715_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln186_25_fu_2718_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_16_fu_2724_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_6051_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_16_fu_2724_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_V_16_fu_2724_p2 : signal is "no";
    signal zext_ln1496_16_fu_2729_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal charge1_V_17_fu_2739_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1496_17_fu_2746_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln186_9_fu_2756_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln186_28_fu_2759_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_18_fu_2765_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_6059_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_18_fu_2765_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_V_18_fu_2765_p2 : signal is "no";
    signal zext_ln1496_18_fu_2770_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal charge1_V_19_fu_2780_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1496_19_fu_2787_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln186_10_fu_2797_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln186_31_fu_2800_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_20_fu_2806_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_6067_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_20_fu_2806_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_V_20_fu_2806_p2 : signal is "no";
    signal zext_ln1496_20_fu_2811_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal charge1_V_21_fu_2821_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1496_21_fu_2828_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln186_11_fu_2838_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln186_34_fu_2841_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_22_fu_2847_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_6075_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_22_fu_2847_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_V_22_fu_2847_p2 : signal is "no";
    signal zext_ln1496_22_fu_2852_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal charge1_V_23_fu_2862_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1496_23_fu_2869_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal bitcast_ln87_fu_2975_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_3_fu_2978_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln87_fu_2988_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal reg_fu_3004_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_fu_3019_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln300_fu_3033_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_1_fu_3041_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln291_fu_3007_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln296_fu_3029_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_fu_3059_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln317_fu_3089_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln305_fu_3049_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln317_fu_3093_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln317_fu_3097_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln315_fu_3077_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln312_fu_3113_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_fu_3119_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_1_fu_3125_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln324_fu_3103_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal bitcast_ln87_1_fu_3139_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_fu_3142_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln87_1_fu_3152_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal reg_1_fu_3168_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_1_fu_3183_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln300_1_fu_3197_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_3_fu_3205_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln291_1_fu_3171_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln296_1_fu_3193_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_2_fu_3223_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln317_1_fu_3253_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln305_1_fu_3213_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln317_1_fu_3257_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln317_1_fu_3261_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln315_1_fu_3241_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln312_1_fu_3277_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_2_fu_3283_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_3_fu_3289_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln324_1_fu_3267_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal bitcast_ln87_2_fu_3303_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1_fu_3306_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln87_2_fu_3316_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal reg_2_fu_3332_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_2_fu_3347_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln300_2_fu_3361_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_5_fu_3369_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln291_2_fu_3335_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln296_2_fu_3357_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_4_fu_3387_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln317_2_fu_3417_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln305_2_fu_3377_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln317_2_fu_3421_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln317_2_fu_3425_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln315_2_fu_3405_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln312_2_fu_3441_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_4_fu_3447_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_5_fu_3453_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln324_2_fu_3431_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal bitcast_ln87_3_fu_3467_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_4_fu_3470_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln87_3_fu_3480_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal reg_3_fu_3496_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_3_fu_3511_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln300_3_fu_3525_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_7_fu_3533_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln291_3_fu_3499_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln296_3_fu_3521_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_6_fu_3551_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln317_3_fu_3581_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln305_3_fu_3541_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln317_3_fu_3585_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln317_3_fu_3589_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln315_3_fu_3569_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln312_3_fu_3605_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_6_fu_3611_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_7_fu_3617_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln324_3_fu_3595_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal bitcast_ln87_4_fu_3631_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_6_fu_3634_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln87_4_fu_3644_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal reg_4_fu_3660_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_4_fu_3675_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln300_4_fu_3689_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_9_fu_3697_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln291_4_fu_3663_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln296_4_fu_3685_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_8_fu_3715_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln317_4_fu_3745_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln305_4_fu_3705_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln317_4_fu_3749_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln317_4_fu_3753_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln315_4_fu_3733_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln312_4_fu_3769_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_8_fu_3775_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_9_fu_3781_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln324_4_fu_3759_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal bitcast_ln87_5_fu_3795_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_9_fu_3798_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln87_5_fu_3808_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal reg_5_fu_3824_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_5_fu_3839_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln300_5_fu_3853_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_11_fu_3861_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln291_5_fu_3827_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln296_5_fu_3849_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_10_fu_3879_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln317_5_fu_3909_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln305_5_fu_3869_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln317_5_fu_3913_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln317_5_fu_3917_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln315_5_fu_3897_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln312_5_fu_3933_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_10_fu_3939_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_11_fu_3945_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln324_5_fu_3923_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal bitcast_ln87_6_fu_3959_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_11_fu_3962_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln87_6_fu_3972_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal reg_6_fu_3988_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_6_fu_4003_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln300_6_fu_4017_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_13_fu_4025_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln291_6_fu_3991_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln296_6_fu_4013_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_12_fu_4043_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln317_6_fu_4073_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln305_6_fu_4033_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln317_6_fu_4077_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln317_6_fu_4081_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln315_6_fu_4061_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln312_6_fu_4097_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_12_fu_4103_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_13_fu_4109_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln324_6_fu_4087_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal bitcast_ln87_7_fu_4123_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_13_fu_4126_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln87_7_fu_4136_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal reg_7_fu_4152_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_7_fu_4167_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln300_7_fu_4181_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_15_fu_4189_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln291_7_fu_4155_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln296_7_fu_4177_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_14_fu_4207_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln317_7_fu_4237_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln305_7_fu_4197_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln317_7_fu_4241_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln317_7_fu_4245_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln315_7_fu_4225_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln312_7_fu_4261_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_14_fu_4267_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_15_fu_4273_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln324_7_fu_4251_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal bitcast_ln87_8_fu_4287_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_15_fu_4290_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln87_8_fu_4300_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal reg_8_fu_4316_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_8_fu_4331_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln300_8_fu_4345_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_17_fu_4353_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln291_8_fu_4319_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln296_8_fu_4341_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_16_fu_4371_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln317_8_fu_4401_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln305_8_fu_4361_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln317_8_fu_4405_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln317_8_fu_4409_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln315_8_fu_4389_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln312_8_fu_4425_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_16_fu_4431_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_17_fu_4437_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln324_8_fu_4415_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal bitcast_ln87_9_fu_4451_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_17_fu_4454_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln87_9_fu_4464_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal reg_9_fu_4480_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_9_fu_4495_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln300_9_fu_4509_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_19_fu_4517_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln291_9_fu_4483_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln296_9_fu_4505_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_18_fu_4535_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln317_9_fu_4565_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln305_9_fu_4525_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln317_9_fu_4569_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln317_9_fu_4573_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln315_9_fu_4553_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln312_9_fu_4589_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_18_fu_4595_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_19_fu_4601_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln324_9_fu_4579_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal bitcast_ln87_10_fu_4615_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_19_fu_4618_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln87_10_fu_4628_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal reg_10_fu_4644_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_10_fu_4659_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln300_10_fu_4673_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_21_fu_4681_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln291_10_fu_4647_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln296_10_fu_4669_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_20_fu_4699_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln317_10_fu_4729_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln305_10_fu_4689_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln317_10_fu_4733_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln317_10_fu_4737_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln315_10_fu_4717_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln312_10_fu_4753_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_20_fu_4759_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_21_fu_4765_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln324_10_fu_4743_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal bitcast_ln87_11_fu_4779_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_21_fu_4782_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln87_11_fu_4792_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal reg_11_fu_4808_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_11_fu_4823_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln300_11_fu_4837_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_23_fu_4845_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln291_11_fu_4811_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln296_11_fu_4833_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_22_fu_4863_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln317_11_fu_4893_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln305_11_fu_4853_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln317_11_fu_4897_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln317_11_fu_4901_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln315_11_fu_4881_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln312_11_fu_4917_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_22_fu_4923_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_23_fu_4929_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln324_11_fu_4907_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln87_fu_4943_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1007_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal helper_V_fu_4947_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln311_fu_4959_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln311cast_fu_4967_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln314_fu_4976_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln333_fu_4962_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln314_fu_4980_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln333_fu_4986_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln335_fu_4971_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln308_fu_4999_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln312_fu_5004_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln333_fu_4992_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln312_fu_5009_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln455_fu_5016_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln87_1_fu_5030_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1012_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal helper_V_2_fu_5034_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln311_1_fu_5046_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln311_1cast_fu_5054_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln314_1_fu_5063_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln333_1_fu_5049_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln314_1_fu_5067_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln333_1_fu_5073_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln335_1_fu_5058_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln308_1_fu_5086_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln312_1_fu_5091_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln333_1_fu_5079_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln312_1_fu_5096_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln455_1_fu_5103_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln87_2_fu_5117_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1017_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal helper_V_4_fu_5121_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln311_2_fu_5133_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln311_2cast_fu_5141_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln314_2_fu_5150_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln333_2_fu_5136_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln314_2_fu_5154_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln333_2_fu_5160_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln335_2_fu_5145_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln308_2_fu_5173_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln312_2_fu_5178_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln333_2_fu_5166_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln312_2_fu_5183_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln455_2_fu_5190_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln87_3_fu_5204_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1022_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal helper_V_6_fu_5208_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln311_3_fu_5220_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln311_3cast_fu_5228_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln314_3_fu_5237_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln333_3_fu_5223_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln314_3_fu_5241_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln333_3_fu_5247_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln335_3_fu_5232_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln308_3_fu_5260_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln312_3_fu_5265_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln333_3_fu_5253_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln312_3_fu_5270_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln455_3_fu_5277_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln87_4_fu_5291_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1027_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal helper_V_8_fu_5295_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln311_4_fu_5307_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln311_4cast_fu_5315_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln314_4_fu_5324_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln333_4_fu_5310_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln314_4_fu_5328_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln333_4_fu_5334_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln335_4_fu_5319_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln308_4_fu_5347_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln312_4_fu_5352_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln333_4_fu_5340_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln312_4_fu_5357_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln455_4_fu_5364_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln87_5_fu_5378_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1032_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal helper_V_10_fu_5382_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln311_5_fu_5394_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln311_5cast_fu_5402_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln314_5_fu_5411_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln333_5_fu_5397_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln314_5_fu_5415_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln333_5_fu_5421_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln335_5_fu_5406_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln308_5_fu_5434_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln312_5_fu_5439_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln333_5_fu_5427_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln312_5_fu_5444_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln455_5_fu_5451_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln87_6_fu_5465_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1037_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal helper_V_12_fu_5469_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln311_6_fu_5481_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln311_6cast_fu_5489_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln314_6_fu_5498_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln333_6_fu_5484_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln314_6_fu_5502_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln333_6_fu_5508_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln335_6_fu_5493_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln308_6_fu_5521_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln312_6_fu_5526_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln333_6_fu_5514_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln312_6_fu_5531_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln455_6_fu_5538_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln87_7_fu_5552_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1042_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal helper_V_14_fu_5556_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln311_7_fu_5568_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln311_7cast_fu_5576_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln314_7_fu_5585_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln333_7_fu_5571_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln314_7_fu_5589_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln333_7_fu_5595_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln335_7_fu_5580_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln308_7_fu_5608_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln312_7_fu_5613_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln333_7_fu_5601_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln312_7_fu_5618_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln455_7_fu_5625_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln87_8_fu_5639_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1047_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal helper_V_16_fu_5643_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln311_8_fu_5655_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln311_8cast_fu_5663_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln314_8_fu_5672_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln333_8_fu_5658_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln314_8_fu_5676_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln333_8_fu_5682_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln335_8_fu_5667_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln308_8_fu_5695_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln312_8_fu_5700_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln333_8_fu_5688_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln312_8_fu_5705_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln455_8_fu_5712_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln87_9_fu_5726_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1052_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal helper_V_18_fu_5730_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln311_9_fu_5742_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln311_9cast_fu_5750_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln314_9_fu_5759_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln333_9_fu_5745_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln314_9_fu_5763_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln333_9_fu_5769_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln335_9_fu_5754_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln308_9_fu_5782_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln312_9_fu_5787_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln333_9_fu_5775_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln312_9_fu_5792_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln455_9_fu_5799_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln87_10_fu_5813_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1057_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal helper_V_20_fu_5817_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln311_10_fu_5829_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln311_10cast_fu_5837_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln314_10_fu_5846_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln333_10_fu_5832_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln314_10_fu_5850_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln333_10_fu_5856_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln335_10_fu_5841_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln308_10_fu_5869_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln312_10_fu_5874_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln333_10_fu_5862_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln312_10_fu_5879_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln455_10_fu_5886_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln87_11_fu_5900_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1062_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal helper_V_22_fu_5904_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln311_11_fu_5916_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln311_11cast_fu_5924_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln314_11_fu_5933_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln333_11_fu_5919_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln314_11_fu_5937_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln333_11_fu_5943_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln335_11_fu_5928_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln308_11_fu_5956_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln312_11_fu_5961_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln333_11_fu_5949_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln312_11_fu_5966_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln455_11_fu_5973_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_block_pp0_stage0_00001 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component hitproducerStream_hw_dmul_64ns_64ns_64_6_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component hitproducerStream_hw_dcmp_64ns_64ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component hitproducerStream_hw_sitodp_32s_64_4_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component hitproducerStream_hw_mac_muladd_14s_7s_14ns_14_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (13 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        din2 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component hitproducerStream_hw_nbins_s_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address2 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address3 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce3 : IN STD_LOGIC;
        q3 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address4 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce4 : IN STD_LOGIC;
        q4 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address5 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce5 : IN STD_LOGIC;
        q5 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address6 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce6 : IN STD_LOGIC;
        q6 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address7 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce7 : IN STD_LOGIC;
        q7 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address8 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce8 : IN STD_LOGIC;
        q8 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address9 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce9 : IN STD_LOGIC;
        q9 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address10 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce10 : IN STD_LOGIC;
        q10 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address11 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce11 : IN STD_LOGIC;
        q11 : OUT STD_LOGIC_VECTOR (6 downto 0) );
    end component;


    component hitproducerStream_hw_sense_s_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address2 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address3 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce3 : IN STD_LOGIC;
        q3 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address4 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce4 : IN STD_LOGIC;
        q4 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address5 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce5 : IN STD_LOGIC;
        q5 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address6 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce6 : IN STD_LOGIC;
        q6 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address7 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce7 : IN STD_LOGIC;
        q7 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address8 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce8 : IN STD_LOGIC;
        q8 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address9 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce9 : IN STD_LOGIC;
        q9 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address10 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce10 : IN STD_LOGIC;
        q10 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address11 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce11 : IN STD_LOGIC;
        q11 : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component hitproducerStream_hw_edges_s_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address1 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address2 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address3 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce3 : IN STD_LOGIC;
        q3 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address4 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce4 : IN STD_LOGIC;
        q4 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address5 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce5 : IN STD_LOGIC;
        q5 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address6 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce6 : IN STD_LOGIC;
        q6 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address7 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce7 : IN STD_LOGIC;
        q7 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address8 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce8 : IN STD_LOGIC;
        q8 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address9 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce9 : IN STD_LOGIC;
        q9 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address10 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce10 : IN STD_LOGIC;
        q10 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address11 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce11 : IN STD_LOGIC;
        q11 : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;



begin
    nbins_s_U : component hitproducerStream_hw_nbins_s_ROM_AUTO_1R
    generic map (
        DataWidth => 7,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => nbins_s_address0,
        ce0 => nbins_s_ce0,
        q0 => nbins_s_q0,
        address1 => nbins_s_address1,
        ce1 => nbins_s_ce1,
        q1 => nbins_s_q1,
        address2 => nbins_s_address2,
        ce2 => nbins_s_ce2,
        q2 => nbins_s_q2,
        address3 => nbins_s_address3,
        ce3 => nbins_s_ce3,
        q3 => nbins_s_q3,
        address4 => nbins_s_address4,
        ce4 => nbins_s_ce4,
        q4 => nbins_s_q4,
        address5 => nbins_s_address5,
        ce5 => nbins_s_ce5,
        q5 => nbins_s_q5,
        address6 => nbins_s_address6,
        ce6 => nbins_s_ce6,
        q6 => nbins_s_q6,
        address7 => nbins_s_address7,
        ce7 => nbins_s_ce7,
        q7 => nbins_s_q7,
        address8 => nbins_s_address8,
        ce8 => nbins_s_ce8,
        q8 => nbins_s_q8,
        address9 => nbins_s_address9,
        ce9 => nbins_s_ce9,
        q9 => nbins_s_q9,
        address10 => nbins_s_address10,
        ce10 => nbins_s_ce10,
        q10 => nbins_s_q10,
        address11 => nbins_s_address11,
        ce11 => nbins_s_ce11,
        q11 => nbins_s_q11);

    sense_s_U : component hitproducerStream_hw_sense_s_ROM_AUTO_1R
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sense_s_address0,
        ce0 => sense_s_ce0,
        q0 => sense_s_q0,
        address1 => sense_s_address1,
        ce1 => sense_s_ce1,
        q1 => sense_s_q1,
        address2 => sense_s_address2,
        ce2 => sense_s_ce2,
        q2 => sense_s_q2,
        address3 => sense_s_address3,
        ce3 => sense_s_ce3,
        q3 => sense_s_q3,
        address4 => sense_s_address4,
        ce4 => sense_s_ce4,
        q4 => sense_s_q4,
        address5 => sense_s_address5,
        ce5 => sense_s_ce5,
        q5 => sense_s_q5,
        address6 => sense_s_address6,
        ce6 => sense_s_ce6,
        q6 => sense_s_q6,
        address7 => sense_s_address7,
        ce7 => sense_s_ce7,
        q7 => sense_s_q7,
        address8 => sense_s_address8,
        ce8 => sense_s_ce8,
        q8 => sense_s_q8,
        address9 => sense_s_address9,
        ce9 => sense_s_ce9,
        q9 => sense_s_q9,
        address10 => sense_s_address10,
        ce10 => sense_s_ce10,
        q10 => sense_s_q10,
        address11 => sense_s_address11,
        ce11 => sense_s_ce11,
        q11 => sense_s_q11);

    edges_s_U : component hitproducerStream_hw_edges_s_ROM_AUTO_1R
    generic map (
        DataWidth => 14,
        AddressRange => 17,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => edges_s_address0,
        ce0 => edges_s_ce0,
        q0 => edges_s_q0,
        address1 => edges_s_address1,
        ce1 => edges_s_ce1,
        q1 => edges_s_q1,
        address2 => edges_s_address2,
        ce2 => edges_s_ce2,
        q2 => edges_s_q2,
        address3 => edges_s_address3,
        ce3 => edges_s_ce3,
        q3 => edges_s_q3,
        address4 => edges_s_address4,
        ce4 => edges_s_ce4,
        q4 => edges_s_q4,
        address5 => edges_s_address5,
        ce5 => edges_s_ce5,
        q5 => edges_s_q5,
        address6 => edges_s_address6,
        ce6 => edges_s_ce6,
        q6 => edges_s_q6,
        address7 => edges_s_address7,
        ce7 => edges_s_ce7,
        q7 => edges_s_q7,
        address8 => edges_s_address8,
        ce8 => edges_s_ce8,
        q8 => edges_s_q8,
        address9 => edges_s_address9,
        ce9 => edges_s_ce9,
        q9 => edges_s_q9,
        address10 => edges_s_address10,
        ce10 => edges_s_ce10,
        q10 => edges_s_q10,
        address11 => edges_s_address11,
        ce11 => edges_s_ce11,
        q11 => edges_s_q11);

    dmul_64ns_64ns_64_6_max_dsp_1_U1 : component hitproducerStream_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i1_reg_6837,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_887_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U2 : component hitproducerStream_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i_reg_6842,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_892_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U3 : component hitproducerStream_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i61_1_reg_6847,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_897_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U4 : component hitproducerStream_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i_1_reg_6852,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_902_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U5 : component hitproducerStream_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i61_2_reg_6857,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_907_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U6 : component hitproducerStream_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i_2_reg_6862,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_912_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U7 : component hitproducerStream_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i61_3_reg_6867,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_917_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U8 : component hitproducerStream_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i_3_reg_6872,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_922_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U9 : component hitproducerStream_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i61_4_reg_6877,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_927_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U10 : component hitproducerStream_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i_4_reg_6882,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_932_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U11 : component hitproducerStream_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i61_5_reg_6887,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_937_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U12 : component hitproducerStream_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i_5_reg_6892,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_942_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U13 : component hitproducerStream_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i61_6_reg_6897,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_947_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U14 : component hitproducerStream_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i_6_reg_6902,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_952_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U15 : component hitproducerStream_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i61_7_reg_6907,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_957_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U16 : component hitproducerStream_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i_7_reg_6912,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_962_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U17 : component hitproducerStream_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i61_8_reg_6917,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_967_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U18 : component hitproducerStream_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i_8_reg_6922,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_972_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U19 : component hitproducerStream_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i61_9_reg_6927,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_977_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U20 : component hitproducerStream_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i_9_reg_6932,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_982_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U21 : component hitproducerStream_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i61_s_reg_6937,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_987_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U22 : component hitproducerStream_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i_s_reg_6942,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_992_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U23 : component hitproducerStream_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i61_10_reg_6947,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_997_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U24 : component hitproducerStream_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i_10_reg_6952,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_1002_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U25 : component hitproducerStream_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i1_reg_6957,
        din1 => ap_const_lv64_4024000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1007_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U26 : component hitproducerStream_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i62_1_reg_6968,
        din1 => ap_const_lv64_4024000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1012_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U27 : component hitproducerStream_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i62_2_reg_6979,
        din1 => ap_const_lv64_4024000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1017_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U28 : component hitproducerStream_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i62_3_reg_6990,
        din1 => ap_const_lv64_4024000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1022_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U29 : component hitproducerStream_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i62_4_reg_7001,
        din1 => ap_const_lv64_4024000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1027_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U30 : component hitproducerStream_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i62_5_reg_7012,
        din1 => ap_const_lv64_4024000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1032_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U31 : component hitproducerStream_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i62_6_reg_7023,
        din1 => ap_const_lv64_4024000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1037_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U32 : component hitproducerStream_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i62_7_reg_7034,
        din1 => ap_const_lv64_4024000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1042_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U33 : component hitproducerStream_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i62_8_reg_7045,
        din1 => ap_const_lv64_4024000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1047_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U34 : component hitproducerStream_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i62_9_reg_7056,
        din1 => ap_const_lv64_4024000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1052_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U35 : component hitproducerStream_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i62_s_reg_7067,
        din1 => ap_const_lv64_4024000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1057_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U36 : component hitproducerStream_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i62_10_reg_7078,
        din1 => ap_const_lv64_4024000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1062_p2);

    sitodp_32s_64_4_no_dsp_1_U37 : component hitproducerStream_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1067_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1067_p1);

    sitodp_32s_64_4_no_dsp_1_U38 : component hitproducerStream_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1070_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1070_p1);

    sitodp_32s_64_4_no_dsp_1_U39 : component hitproducerStream_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1073_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1073_p1);

    sitodp_32s_64_4_no_dsp_1_U40 : component hitproducerStream_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1076_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1076_p1);

    sitodp_32s_64_4_no_dsp_1_U41 : component hitproducerStream_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1079_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1079_p1);

    sitodp_32s_64_4_no_dsp_1_U42 : component hitproducerStream_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1082_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1082_p1);

    sitodp_32s_64_4_no_dsp_1_U43 : component hitproducerStream_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1085_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1085_p1);

    sitodp_32s_64_4_no_dsp_1_U44 : component hitproducerStream_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1088_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1088_p1);

    sitodp_32s_64_4_no_dsp_1_U45 : component hitproducerStream_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1091_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1091_p1);

    sitodp_32s_64_4_no_dsp_1_U46 : component hitproducerStream_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1094_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1094_p1);

    sitodp_32s_64_4_no_dsp_1_U47 : component hitproducerStream_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1097_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1097_p1);

    sitodp_32s_64_4_no_dsp_1_U48 : component hitproducerStream_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1100_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1100_p1);

    sitodp_32s_64_4_no_dsp_1_U49 : component hitproducerStream_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1103_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1103_p1);

    sitodp_32s_64_4_no_dsp_1_U50 : component hitproducerStream_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1106_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1106_p1);

    sitodp_32s_64_4_no_dsp_1_U51 : component hitproducerStream_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1109_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1109_p1);

    sitodp_32s_64_4_no_dsp_1_U52 : component hitproducerStream_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1112_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1112_p1);

    sitodp_32s_64_4_no_dsp_1_U53 : component hitproducerStream_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1115_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1115_p1);

    sitodp_32s_64_4_no_dsp_1_U54 : component hitproducerStream_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1118_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1118_p1);

    sitodp_32s_64_4_no_dsp_1_U55 : component hitproducerStream_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1121_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1121_p1);

    sitodp_32s_64_4_no_dsp_1_U56 : component hitproducerStream_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1124_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1124_p1);

    sitodp_32s_64_4_no_dsp_1_U57 : component hitproducerStream_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1127_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1127_p1);

    sitodp_32s_64_4_no_dsp_1_U58 : component hitproducerStream_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1130_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1130_p1);

    sitodp_32s_64_4_no_dsp_1_U59 : component hitproducerStream_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1133_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1133_p1);

    sitodp_32s_64_4_no_dsp_1_U60 : component hitproducerStream_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1136_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1136_p1);

    mac_muladd_14s_7s_14ns_14_4_1_U61 : component hitproducerStream_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q11,
        din1 => sub_ln186_fu_2114_p2,
        din2 => edges_load_reg_6367_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_5987_p3);

    mac_muladd_14s_7s_14ns_14_4_1_U62 : component hitproducerStream_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q10,
        din1 => sub_ln186_1_fu_2137_p2,
        din2 => edges_load_1_reg_6387_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_5995_p3);

    mac_muladd_14s_7s_14ns_14_4_1_U63 : component hitproducerStream_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q9,
        din1 => sub_ln186_2_fu_2160_p2,
        din2 => edges_load_2_reg_6407_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_6003_p3);

    mac_muladd_14s_7s_14ns_14_4_1_U64 : component hitproducerStream_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q8,
        din1 => sub_ln186_3_fu_2183_p2,
        din2 => edges_load_3_reg_6427_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_6011_p3);

    mac_muladd_14s_7s_14ns_14_4_1_U65 : component hitproducerStream_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q7,
        din1 => sub_ln186_4_fu_2206_p2,
        din2 => edges_load_4_reg_6447_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_6019_p3);

    mac_muladd_14s_7s_14ns_14_4_1_U66 : component hitproducerStream_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q6,
        din1 => sub_ln186_5_fu_2229_p2,
        din2 => edges_load_5_reg_6467_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_6027_p3);

    mac_muladd_14s_7s_14ns_14_4_1_U67 : component hitproducerStream_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q5,
        din1 => sub_ln186_6_fu_2252_p2,
        din2 => edges_load_6_reg_6487_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_6035_p3);

    mac_muladd_14s_7s_14ns_14_4_1_U68 : component hitproducerStream_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q4,
        din1 => sub_ln186_7_fu_2275_p2,
        din2 => edges_load_7_reg_6507_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_6043_p3);

    mac_muladd_14s_7s_14ns_14_4_1_U69 : component hitproducerStream_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q3,
        din1 => sub_ln186_8_fu_2298_p2,
        din2 => edges_load_8_reg_6527_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_6051_p3);

    mac_muladd_14s_7s_14ns_14_4_1_U70 : component hitproducerStream_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q2,
        din1 => sub_ln186_9_fu_2321_p2,
        din2 => edges_load_9_reg_6547_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_6059_p3);

    mac_muladd_14s_7s_14ns_14_4_1_U71 : component hitproducerStream_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q1,
        din1 => sub_ln186_10_fu_2344_p2,
        din2 => edges_load_10_reg_6567_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_6067_p3);

    mac_muladd_14s_7s_14ns_14_4_1_U72 : component hitproducerStream_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q0,
        din1 => sub_ln186_11_fu_2367_p2,
        din2 => edges_load_11_reg_6587_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_6075_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                conv_i1_reg_6837 <= grp_fu_1067_p1;
                conv_i61_10_reg_6947 <= grp_fu_1133_p1;
                conv_i61_1_reg_6847 <= grp_fu_1073_p1;
                conv_i61_2_reg_6857 <= grp_fu_1079_p1;
                conv_i61_3_reg_6867 <= grp_fu_1085_p1;
                conv_i61_4_reg_6877 <= grp_fu_1091_p1;
                conv_i61_5_reg_6887 <= grp_fu_1097_p1;
                conv_i61_6_reg_6897 <= grp_fu_1103_p1;
                conv_i61_7_reg_6907 <= grp_fu_1109_p1;
                conv_i61_8_reg_6917 <= grp_fu_1115_p1;
                conv_i61_9_reg_6927 <= grp_fu_1121_p1;
                conv_i61_s_reg_6937 <= grp_fu_1127_p1;
                conv_i_10_reg_6952 <= grp_fu_1136_p1;
                conv_i_1_reg_6852 <= grp_fu_1076_p1;
                conv_i_2_reg_6862 <= grp_fu_1082_p1;
                conv_i_3_reg_6872 <= grp_fu_1088_p1;
                conv_i_4_reg_6882 <= grp_fu_1094_p1;
                conv_i_5_reg_6892 <= grp_fu_1100_p1;
                conv_i_6_reg_6902 <= grp_fu_1106_p1;
                conv_i_7_reg_6912 <= grp_fu_1112_p1;
                conv_i_8_reg_6922 <= grp_fu_1118_p1;
                conv_i_9_reg_6932 <= grp_fu_1124_p1;
                conv_i_reg_6842 <= grp_fu_1070_p1;
                conv_i_s_reg_6942 <= grp_fu_1130_p1;
                edges_load_10_reg_6567_pp0_iter2_reg <= edges_load_10_reg_6567;
                edges_load_11_reg_6587_pp0_iter2_reg <= edges_load_11_reg_6587;
                edges_load_1_reg_6387_pp0_iter2_reg <= edges_load_1_reg_6387;
                edges_load_2_reg_6407_pp0_iter2_reg <= edges_load_2_reg_6407;
                edges_load_3_reg_6427_pp0_iter2_reg <= edges_load_3_reg_6427;
                edges_load_4_reg_6447_pp0_iter2_reg <= edges_load_4_reg_6447;
                edges_load_5_reg_6467_pp0_iter2_reg <= edges_load_5_reg_6467;
                edges_load_6_reg_6487_pp0_iter2_reg <= edges_load_6_reg_6487;
                edges_load_7_reg_6507_pp0_iter2_reg <= edges_load_7_reg_6507;
                edges_load_8_reg_6527_pp0_iter2_reg <= edges_load_8_reg_6527;
                edges_load_9_reg_6547_pp0_iter2_reg <= edges_load_9_reg_6547;
                edges_load_reg_6367_pp0_iter2_reg <= edges_load_reg_6367;
                icmp_ln308_10_reg_7630 <= icmp_ln308_10_fu_4693_p2;
                icmp_ln308_11_reg_7682 <= icmp_ln308_11_fu_4857_p2;
                icmp_ln308_1_reg_7162 <= icmp_ln308_1_fu_3217_p2;
                icmp_ln308_2_reg_7214 <= icmp_ln308_2_fu_3381_p2;
                icmp_ln308_3_reg_7266 <= icmp_ln308_3_fu_3545_p2;
                icmp_ln308_4_reg_7318 <= icmp_ln308_4_fu_3709_p2;
                icmp_ln308_5_reg_7370 <= icmp_ln308_5_fu_3873_p2;
                icmp_ln308_6_reg_7422 <= icmp_ln308_6_fu_4037_p2;
                icmp_ln308_7_reg_7474 <= icmp_ln308_7_fu_4201_p2;
                icmp_ln308_8_reg_7526 <= icmp_ln308_8_fu_4365_p2;
                icmp_ln308_9_reg_7578 <= icmp_ln308_9_fu_4529_p2;
                icmp_ln308_reg_7110 <= icmp_ln308_fu_3053_p2;
                icmp_ln312_10_reg_7635 <= icmp_ln312_10_fu_4705_p2;
                icmp_ln312_11_reg_7687 <= icmp_ln312_11_fu_4869_p2;
                icmp_ln312_1_reg_7167 <= icmp_ln312_1_fu_3229_p2;
                icmp_ln312_2_reg_7219 <= icmp_ln312_2_fu_3393_p2;
                icmp_ln312_3_reg_7271 <= icmp_ln312_3_fu_3557_p2;
                icmp_ln312_4_reg_7323 <= icmp_ln312_4_fu_3721_p2;
                icmp_ln312_5_reg_7375 <= icmp_ln312_5_fu_3885_p2;
                icmp_ln312_6_reg_7427 <= icmp_ln312_6_fu_4049_p2;
                icmp_ln312_7_reg_7479 <= icmp_ln312_7_fu_4213_p2;
                icmp_ln312_8_reg_7531 <= icmp_ln312_8_fu_4377_p2;
                icmp_ln312_9_reg_7583 <= icmp_ln312_9_fu_4541_p2;
                icmp_ln312_reg_7115 <= icmp_ln312_fu_3065_p2;
                icmp_ln314_10_reg_7640 <= icmp_ln314_10_fu_4711_p2;
                icmp_ln314_11_reg_7692 <= icmp_ln314_11_fu_4875_p2;
                icmp_ln314_1_reg_7172 <= icmp_ln314_1_fu_3235_p2;
                icmp_ln314_2_reg_7224 <= icmp_ln314_2_fu_3399_p2;
                icmp_ln314_3_reg_7276 <= icmp_ln314_3_fu_3563_p2;
                icmp_ln314_4_reg_7328 <= icmp_ln314_4_fu_3727_p2;
                icmp_ln314_5_reg_7380 <= icmp_ln314_5_fu_3891_p2;
                icmp_ln314_6_reg_7432 <= icmp_ln314_6_fu_4055_p2;
                icmp_ln314_7_reg_7484 <= icmp_ln314_7_fu_4219_p2;
                icmp_ln314_8_reg_7536 <= icmp_ln314_8_fu_4383_p2;
                icmp_ln314_9_reg_7588 <= icmp_ln314_9_fu_4547_p2;
                icmp_ln314_reg_7120 <= icmp_ln314_fu_3071_p2;
                icmp_ln87_10_reg_7349 <= icmp_ln87_10_fu_3812_p2;
                icmp_ln87_11_reg_7354 <= icmp_ln87_11_fu_3818_p2;
                icmp_ln87_12_reg_7401 <= icmp_ln87_12_fu_3976_p2;
                icmp_ln87_13_reg_7406 <= icmp_ln87_13_fu_3982_p2;
                icmp_ln87_14_reg_7453 <= icmp_ln87_14_fu_4140_p2;
                icmp_ln87_15_reg_7458 <= icmp_ln87_15_fu_4146_p2;
                icmp_ln87_16_reg_7505 <= icmp_ln87_16_fu_4304_p2;
                icmp_ln87_17_reg_7510 <= icmp_ln87_17_fu_4310_p2;
                icmp_ln87_18_reg_7557 <= icmp_ln87_18_fu_4468_p2;
                icmp_ln87_19_reg_7562 <= icmp_ln87_19_fu_4474_p2;
                icmp_ln87_1_reg_7094 <= icmp_ln87_1_fu_2998_p2;
                icmp_ln87_20_reg_7609 <= icmp_ln87_20_fu_4632_p2;
                icmp_ln87_21_reg_7614 <= icmp_ln87_21_fu_4638_p2;
                icmp_ln87_22_reg_7661 <= icmp_ln87_22_fu_4796_p2;
                icmp_ln87_23_reg_7666 <= icmp_ln87_23_fu_4802_p2;
                icmp_ln87_2_reg_7141 <= icmp_ln87_2_fu_3156_p2;
                icmp_ln87_3_reg_7146 <= icmp_ln87_3_fu_3162_p2;
                icmp_ln87_4_reg_7193 <= icmp_ln87_4_fu_3320_p2;
                icmp_ln87_5_reg_7198 <= icmp_ln87_5_fu_3326_p2;
                icmp_ln87_6_reg_7245 <= icmp_ln87_6_fu_3484_p2;
                icmp_ln87_7_reg_7250 <= icmp_ln87_7_fu_3490_p2;
                icmp_ln87_8_reg_7297 <= icmp_ln87_8_fu_3648_p2;
                icmp_ln87_9_reg_7302 <= icmp_ln87_9_fu_3654_p2;
                icmp_ln87_reg_7089 <= icmp_ln87_fu_2992_p2;
                lshr_ln186_10_reg_6592_pp0_iter2_reg <= lshr_ln186_10_reg_6592;
                lshr_ln186_10_reg_6592_pp0_iter3_reg <= lshr_ln186_10_reg_6592_pp0_iter2_reg;
                lshr_ln186_1_reg_6492_pp0_iter2_reg <= lshr_ln186_1_reg_6492;
                lshr_ln186_1_reg_6492_pp0_iter3_reg <= lshr_ln186_1_reg_6492_pp0_iter2_reg;
                lshr_ln186_2_reg_6392_pp0_iter2_reg <= lshr_ln186_2_reg_6392;
                lshr_ln186_2_reg_6392_pp0_iter3_reg <= lshr_ln186_2_reg_6392_pp0_iter2_reg;
                lshr_ln186_3_reg_6512_pp0_iter2_reg <= lshr_ln186_3_reg_6512;
                lshr_ln186_3_reg_6512_pp0_iter3_reg <= lshr_ln186_3_reg_6512_pp0_iter2_reg;
                lshr_ln186_4_reg_6412_pp0_iter2_reg <= lshr_ln186_4_reg_6412;
                lshr_ln186_4_reg_6412_pp0_iter3_reg <= lshr_ln186_4_reg_6412_pp0_iter2_reg;
                lshr_ln186_5_reg_6532_pp0_iter2_reg <= lshr_ln186_5_reg_6532;
                lshr_ln186_5_reg_6532_pp0_iter3_reg <= lshr_ln186_5_reg_6532_pp0_iter2_reg;
                lshr_ln186_6_reg_6432_pp0_iter2_reg <= lshr_ln186_6_reg_6432;
                lshr_ln186_6_reg_6432_pp0_iter3_reg <= lshr_ln186_6_reg_6432_pp0_iter2_reg;
                lshr_ln186_7_reg_6552_pp0_iter2_reg <= lshr_ln186_7_reg_6552;
                lshr_ln186_7_reg_6552_pp0_iter3_reg <= lshr_ln186_7_reg_6552_pp0_iter2_reg;
                lshr_ln186_8_reg_6452_pp0_iter2_reg <= lshr_ln186_8_reg_6452;
                lshr_ln186_8_reg_6452_pp0_iter3_reg <= lshr_ln186_8_reg_6452_pp0_iter2_reg;
                lshr_ln186_9_reg_6572_pp0_iter2_reg <= lshr_ln186_9_reg_6572;
                lshr_ln186_9_reg_6572_pp0_iter3_reg <= lshr_ln186_9_reg_6572_pp0_iter2_reg;
                lshr_ln186_s_reg_6472_pp0_iter2_reg <= lshr_ln186_s_reg_6472;
                lshr_ln186_s_reg_6472_pp0_iter3_reg <= lshr_ln186_s_reg_6472_pp0_iter2_reg;
                lshr_ln_reg_6372_pp0_iter2_reg <= lshr_ln_reg_6372;
                lshr_ln_reg_6372_pp0_iter3_reg <= lshr_ln_reg_6372_pp0_iter2_reg;
                mul_i1_reg_6957 <= grp_fu_887_p2;
                mul_i62_10_reg_7078 <= grp_fu_997_p2;
                mul_i62_1_reg_6968 <= grp_fu_897_p2;
                mul_i62_2_reg_6979 <= grp_fu_907_p2;
                mul_i62_3_reg_6990 <= grp_fu_917_p2;
                mul_i62_4_reg_7001 <= grp_fu_927_p2;
                mul_i62_5_reg_7012 <= grp_fu_937_p2;
                mul_i62_6_reg_7023 <= grp_fu_947_p2;
                mul_i62_7_reg_7034 <= grp_fu_957_p2;
                mul_i62_8_reg_7045 <= grp_fu_967_p2;
                mul_i62_9_reg_7056 <= grp_fu_977_p2;
                mul_i62_s_reg_7067 <= grp_fu_987_p2;
                or_ln312_10_reg_7651 <= or_ln312_10_fu_4747_p2;
                or_ln312_11_reg_7703 <= or_ln312_11_fu_4911_p2;
                or_ln312_1_reg_7183 <= or_ln312_1_fu_3271_p2;
                or_ln312_2_reg_7235 <= or_ln312_2_fu_3435_p2;
                or_ln312_3_reg_7287 <= or_ln312_3_fu_3599_p2;
                or_ln312_4_reg_7339 <= or_ln312_4_fu_3763_p2;
                or_ln312_5_reg_7391 <= or_ln312_5_fu_3927_p2;
                or_ln312_6_reg_7443 <= or_ln312_6_fu_4091_p2;
                or_ln312_7_reg_7495 <= or_ln312_7_fu_4255_p2;
                or_ln312_8_reg_7547 <= or_ln312_8_fu_4419_p2;
                or_ln312_9_reg_7599 <= or_ln312_9_fu_4583_p2;
                or_ln312_reg_7131 <= or_ln312_fu_3107_p2;
                p_Result_10_reg_7359 <= reg_5_fu_3824_p1(63 downto 63);
                p_Result_12_reg_7411 <= reg_6_fu_3988_p1(63 downto 63);
                p_Result_14_reg_7463 <= reg_7_fu_4152_p1(63 downto 63);
                p_Result_16_reg_7515 <= reg_8_fu_4316_p1(63 downto 63);
                p_Result_18_reg_7567 <= reg_9_fu_4480_p1(63 downto 63);
                p_Result_20_reg_7619 <= reg_10_fu_4644_p1(63 downto 63);
                p_Result_22_reg_7671 <= reg_11_fu_4808_p1(63 downto 63);
                p_Result_2_reg_7151 <= reg_1_fu_3168_p1(63 downto 63);
                p_Result_4_reg_7203 <= reg_2_fu_3332_p1(63 downto 63);
                p_Result_6_reg_7255 <= reg_3_fu_3496_p1(63 downto 63);
                p_Result_8_reg_7307 <= reg_4_fu_3660_p1(63 downto 63);
                p_Result_s_reg_7099 <= reg_fu_3004_p1(63 downto 63);
                ready_V_reg_6083_pp0_iter10_reg <= ready_V_reg_6083_pp0_iter9_reg;
                ready_V_reg_6083_pp0_iter11_reg <= ready_V_reg_6083_pp0_iter10_reg;
                ready_V_reg_6083_pp0_iter12_reg <= ready_V_reg_6083_pp0_iter11_reg;
                ready_V_reg_6083_pp0_iter13_reg <= ready_V_reg_6083_pp0_iter12_reg;
                ready_V_reg_6083_pp0_iter14_reg <= ready_V_reg_6083_pp0_iter13_reg;
                ready_V_reg_6083_pp0_iter15_reg <= ready_V_reg_6083_pp0_iter14_reg;
                ready_V_reg_6083_pp0_iter2_reg <= ready_V_reg_6083_pp0_iter1_reg;
                ready_V_reg_6083_pp0_iter3_reg <= ready_V_reg_6083_pp0_iter2_reg;
                ready_V_reg_6083_pp0_iter4_reg <= ready_V_reg_6083_pp0_iter3_reg;
                ready_V_reg_6083_pp0_iter5_reg <= ready_V_reg_6083_pp0_iter4_reg;
                ready_V_reg_6083_pp0_iter6_reg <= ready_V_reg_6083_pp0_iter5_reg;
                ready_V_reg_6083_pp0_iter7_reg <= ready_V_reg_6083_pp0_iter6_reg;
                ready_V_reg_6083_pp0_iter8_reg <= ready_V_reg_6083_pp0_iter7_reg;
                ready_V_reg_6083_pp0_iter9_reg <= ready_V_reg_6083_pp0_iter8_reg;
                ret_V_10_reg_6617 <= ret_V_10_fu_2487_p2;
                ret_V_11_reg_6622 <= ret_V_11_fu_2504_p2;
                ret_V_14_reg_6627 <= ret_V_14_fu_2528_p2;
                ret_V_15_reg_6632 <= ret_V_15_fu_2545_p2;
                ret_V_18_reg_6637 <= ret_V_18_fu_2569_p2;
                ret_V_19_reg_6642 <= ret_V_19_fu_2586_p2;
                ret_V_22_reg_6647 <= ret_V_22_fu_2610_p2;
                ret_V_23_reg_6652 <= ret_V_23_fu_2627_p2;
                ret_V_26_reg_6657 <= ret_V_26_fu_2651_p2;
                ret_V_27_reg_6662 <= ret_V_27_fu_2668_p2;
                ret_V_2_reg_6597 <= ret_V_2_fu_2405_p2;
                ret_V_30_reg_6667 <= ret_V_30_fu_2692_p2;
                ret_V_31_reg_6672 <= ret_V_31_fu_2709_p2;
                ret_V_34_reg_6677 <= ret_V_34_fu_2733_p2;
                ret_V_35_reg_6682 <= ret_V_35_fu_2750_p2;
                ret_V_38_reg_6687 <= ret_V_38_fu_2774_p2;
                ret_V_39_reg_6692 <= ret_V_39_fu_2791_p2;
                ret_V_3_reg_6602 <= ret_V_3_fu_2422_p2;
                ret_V_42_reg_6697 <= ret_V_42_fu_2815_p2;
                ret_V_43_reg_6702 <= ret_V_43_fu_2832_p2;
                ret_V_46_reg_6707 <= ret_V_46_fu_2856_p2;
                ret_V_47_reg_6712 <= ret_V_47_fu_2873_p2;
                ret_V_6_reg_6607 <= ret_V_6_fu_2446_p2;
                ret_V_7_reg_6612 <= ret_V_7_fu_2463_p2;
                select_ln315_10_reg_7656 <= select_ln315_10_fu_4771_p3;
                select_ln315_11_reg_7708 <= select_ln315_11_fu_4935_p3;
                select_ln315_1_reg_7188 <= select_ln315_1_fu_3295_p3;
                select_ln315_2_reg_7240 <= select_ln315_2_fu_3459_p3;
                select_ln315_3_reg_7292 <= select_ln315_3_fu_3623_p3;
                select_ln315_4_reg_7344 <= select_ln315_4_fu_3787_p3;
                select_ln315_5_reg_7396 <= select_ln315_5_fu_3951_p3;
                select_ln315_6_reg_7448 <= select_ln315_6_fu_4115_p3;
                select_ln315_7_reg_7500 <= select_ln315_7_fu_4279_p3;
                select_ln315_8_reg_7552 <= select_ln315_8_fu_4443_p3;
                select_ln315_9_reg_7604 <= select_ln315_9_fu_4607_p3;
                select_ln315_reg_7136 <= select_ln315_fu_3131_p3;
                sh_amt_11_reg_7385 <= sh_amt_11_fu_3903_p2;
                sh_amt_13_reg_7437 <= sh_amt_13_fu_4067_p2;
                sh_amt_15_reg_7489 <= sh_amt_15_fu_4231_p2;
                sh_amt_17_reg_7541 <= sh_amt_17_fu_4395_p2;
                sh_amt_19_reg_7593 <= sh_amt_19_fu_4559_p2;
                sh_amt_1_reg_7125 <= sh_amt_1_fu_3083_p2;
                sh_amt_21_reg_7645 <= sh_amt_21_fu_4723_p2;
                sh_amt_23_reg_7697 <= sh_amt_23_fu_4887_p2;
                sh_amt_3_reg_7177 <= sh_amt_3_fu_3247_p2;
                sh_amt_5_reg_7229 <= sh_amt_5_fu_3411_p2;
                sh_amt_7_reg_7281 <= sh_amt_7_fu_3575_p2;
                sh_amt_9_reg_7333 <= sh_amt_9_fu_3739_p2;
                timestamp_in_read_reg_6352_pp0_iter10_reg <= timestamp_in_read_reg_6352_pp0_iter9_reg;
                timestamp_in_read_reg_6352_pp0_iter11_reg <= timestamp_in_read_reg_6352_pp0_iter10_reg;
                timestamp_in_read_reg_6352_pp0_iter12_reg <= timestamp_in_read_reg_6352_pp0_iter11_reg;
                timestamp_in_read_reg_6352_pp0_iter13_reg <= timestamp_in_read_reg_6352_pp0_iter12_reg;
                timestamp_in_read_reg_6352_pp0_iter14_reg <= timestamp_in_read_reg_6352_pp0_iter13_reg;
                timestamp_in_read_reg_6352_pp0_iter15_reg <= timestamp_in_read_reg_6352_pp0_iter14_reg;
                timestamp_in_read_reg_6352_pp0_iter2_reg <= timestamp_in_read_reg_6352_pp0_iter1_reg;
                timestamp_in_read_reg_6352_pp0_iter3_reg <= timestamp_in_read_reg_6352_pp0_iter2_reg;
                timestamp_in_read_reg_6352_pp0_iter4_reg <= timestamp_in_read_reg_6352_pp0_iter3_reg;
                timestamp_in_read_reg_6352_pp0_iter5_reg <= timestamp_in_read_reg_6352_pp0_iter4_reg;
                timestamp_in_read_reg_6352_pp0_iter6_reg <= timestamp_in_read_reg_6352_pp0_iter5_reg;
                timestamp_in_read_reg_6352_pp0_iter7_reg <= timestamp_in_read_reg_6352_pp0_iter6_reg;
                timestamp_in_read_reg_6352_pp0_iter8_reg <= timestamp_in_read_reg_6352_pp0_iter7_reg;
                timestamp_in_read_reg_6352_pp0_iter9_reg <= timestamp_in_read_reg_6352_pp0_iter8_reg;
                trunc_ln313_10_reg_7624 <= trunc_ln313_10_fu_4677_p1;
                trunc_ln313_11_reg_7676 <= trunc_ln313_11_fu_4841_p1;
                trunc_ln313_1_reg_7156 <= trunc_ln313_1_fu_3201_p1;
                trunc_ln313_2_reg_7208 <= trunc_ln313_2_fu_3365_p1;
                trunc_ln313_3_reg_7260 <= trunc_ln313_3_fu_3529_p1;
                trunc_ln313_4_reg_7312 <= trunc_ln313_4_fu_3693_p1;
                trunc_ln313_5_reg_7364 <= trunc_ln313_5_fu_3857_p1;
                trunc_ln313_6_reg_7416 <= trunc_ln313_6_fu_4021_p1;
                trunc_ln313_7_reg_7468 <= trunc_ln313_7_fu_4185_p1;
                trunc_ln313_8_reg_7520 <= trunc_ln313_8_fu_4349_p1;
                trunc_ln313_9_reg_7572 <= trunc_ln313_9_fu_4513_p1;
                trunc_ln313_reg_7104 <= trunc_ln313_fu_3037_p1;
                val_10_reg_7073 <= grp_fu_992_p2;
                val_11_reg_7084 <= grp_fu_1002_p2;
                val_1_reg_6974 <= grp_fu_902_p2;
                val_2_reg_6985 <= grp_fu_912_p2;
                val_3_reg_6996 <= grp_fu_922_p2;
                val_4_reg_7007 <= grp_fu_932_p2;
                val_5_reg_7018 <= grp_fu_942_p2;
                val_6_reg_7029 <= grp_fu_952_p2;
                val_7_reg_7040 <= grp_fu_962_p2;
                val_8_reg_7051 <= grp_fu_972_p2;
                val_9_reg_7062 <= grp_fu_982_p2;
                val_reg_6963 <= grp_fu_892_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                edges_load_10_reg_6567 <= edges_s_q1;
                edges_load_11_reg_6587 <= edges_s_q0;
                edges_load_1_reg_6387 <= edges_s_q10;
                edges_load_2_reg_6407 <= edges_s_q9;
                edges_load_3_reg_6427 <= edges_s_q8;
                edges_load_4_reg_6447 <= edges_s_q7;
                edges_load_5_reg_6467 <= edges_s_q6;
                edges_load_6_reg_6487 <= edges_s_q5;
                edges_load_7_reg_6507 <= edges_s_q4;
                edges_load_8_reg_6527 <= edges_s_q3;
                edges_load_9_reg_6547 <= edges_s_q2;
                edges_load_reg_6367 <= edges_s_q11;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                lshr_ln186_10_reg_6592 <= lshr_ln186_10_fu_2377_p1(13 downto 1);
                lshr_ln186_1_reg_6492 <= lshr_ln186_1_fu_2262_p1(13 downto 1);
                lshr_ln186_2_reg_6392 <= lshr_ln186_2_fu_2147_p1(13 downto 1);
                lshr_ln186_3_reg_6512 <= lshr_ln186_3_fu_2285_p1(13 downto 1);
                lshr_ln186_4_reg_6412 <= lshr_ln186_4_fu_2170_p1(13 downto 1);
                lshr_ln186_5_reg_6532 <= lshr_ln186_5_fu_2308_p1(13 downto 1);
                lshr_ln186_6_reg_6432 <= lshr_ln186_6_fu_2193_p1(13 downto 1);
                lshr_ln186_7_reg_6552 <= lshr_ln186_7_fu_2331_p1(13 downto 1);
                lshr_ln186_8_reg_6452 <= lshr_ln186_8_fu_2216_p1(13 downto 1);
                lshr_ln186_9_reg_6572 <= lshr_ln186_9_fu_2354_p1(13 downto 1);
                lshr_ln186_s_reg_6472 <= lshr_ln186_s_fu_2239_p1(13 downto 1);
                lshr_ln_reg_6372 <= lshr_ln_fu_2124_p1(13 downto 1);
                ready_V_reg_6083 <= dataReady_in;
                ready_V_reg_6083_pp0_iter1_reg <= ready_V_reg_6083;
                ret_V_48_reg_6112 <= FIFO_0(11 downto 6);
                ret_V_49_reg_6132 <= FIFO_1(11 downto 6);
                ret_V_50_reg_6152 <= FIFO_2(11 downto 6);
                ret_V_51_reg_6172 <= FIFO_3(11 downto 6);
                ret_V_52_reg_6192 <= FIFO_4(11 downto 6);
                ret_V_53_reg_6212 <= FIFO_5(11 downto 6);
                ret_V_54_reg_6232 <= FIFO_6(11 downto 6);
                ret_V_55_reg_6252 <= FIFO_7(11 downto 6);
                ret_V_56_reg_6272 <= FIFO_8(11 downto 6);
                ret_V_57_reg_6292 <= FIFO_9(11 downto 6);
                ret_V_58_reg_6312 <= FIFO_10(11 downto 6);
                ret_V_59_reg_6332 <= FIFO_11(11 downto 6);
                timestamp_in_read_reg_6352 <= timestamp_in;
                timestamp_in_read_reg_6352_pp0_iter1_reg <= timestamp_in_read_reg_6352;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln186_10_fu_2513_p2 <= std_logic_vector(unsigned(zext_ln186_3_fu_2510_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln186_13_fu_2554_p2 <= std_logic_vector(unsigned(zext_ln186_4_fu_2551_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln186_16_fu_2595_p2 <= std_logic_vector(unsigned(zext_ln186_5_fu_2592_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln186_19_fu_2636_p2 <= std_logic_vector(unsigned(zext_ln186_6_fu_2633_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln186_1_fu_2390_p2 <= std_logic_vector(unsigned(zext_ln186_fu_2387_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln186_22_fu_2677_p2 <= std_logic_vector(unsigned(zext_ln186_7_fu_2674_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln186_25_fu_2718_p2 <= std_logic_vector(unsigned(zext_ln186_8_fu_2715_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln186_28_fu_2759_p2 <= std_logic_vector(unsigned(zext_ln186_9_fu_2756_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln186_31_fu_2800_p2 <= std_logic_vector(unsigned(zext_ln186_10_fu_2797_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln186_34_fu_2841_p2 <= std_logic_vector(unsigned(zext_ln186_11_fu_2838_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln186_4_fu_2431_p2 <= std_logic_vector(unsigned(zext_ln186_1_fu_2428_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln186_7_fu_2472_p2 <= std_logic_vector(unsigned(zext_ln186_2_fu_2469_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln214_10_fu_1584_p2 <= std_logic_vector(unsigned(zext_ln1035_10_fu_1560_p1) + unsigned(zext_ln1035_11_fu_1570_p1));
    add_ln214_12_fu_1665_p2 <= std_logic_vector(unsigned(zext_ln1035_12_fu_1641_p1) + unsigned(zext_ln1035_13_fu_1651_p1));
    add_ln214_14_fu_1746_p2 <= std_logic_vector(unsigned(zext_ln1035_14_fu_1722_p1) + unsigned(zext_ln1035_15_fu_1732_p1));
    add_ln214_16_fu_1827_p2 <= std_logic_vector(unsigned(zext_ln1035_16_fu_1803_p1) + unsigned(zext_ln1035_17_fu_1813_p1));
    add_ln214_18_fu_1908_p2 <= std_logic_vector(unsigned(zext_ln1035_18_fu_1884_p1) + unsigned(zext_ln1035_19_fu_1894_p1));
    add_ln214_20_fu_1989_p2 <= std_logic_vector(unsigned(zext_ln1035_20_fu_1965_p1) + unsigned(zext_ln1035_21_fu_1975_p1));
    add_ln214_22_fu_2070_p2 <= std_logic_vector(unsigned(zext_ln1035_22_fu_2046_p1) + unsigned(zext_ln1035_23_fu_2056_p1));
    add_ln214_2_fu_1260_p2 <= std_logic_vector(unsigned(zext_ln1035_2_fu_1236_p1) + unsigned(zext_ln1035_3_fu_1246_p1));
    add_ln214_4_fu_1341_p2 <= std_logic_vector(unsigned(zext_ln1035_4_fu_1317_p1) + unsigned(zext_ln1035_5_fu_1327_p1));
    add_ln214_6_fu_1422_p2 <= std_logic_vector(unsigned(zext_ln1035_6_fu_1398_p1) + unsigned(zext_ln1035_7_fu_1408_p1));
    add_ln214_8_fu_1503_p2 <= std_logic_vector(unsigned(zext_ln1035_8_fu_1479_p1) + unsigned(zext_ln1035_9_fu_1489_p1));
    add_ln214_fu_1179_p2 <= std_logic_vector(unsigned(zext_ln1035_fu_1155_p1) + unsigned(zext_ln1035_1_fu_1165_p1));
    amplitude_0 <= 
        sub_ln455_fu_5016_p2 when (p_Result_s_reg_7099(0) = '1') else 
        select_ln312_fu_5009_p3;
    amplitude_1 <= 
        sub_ln455_1_fu_5103_p2 when (p_Result_2_reg_7151(0) = '1') else 
        select_ln312_1_fu_5096_p3;
    amplitude_10 <= 
        sub_ln455_10_fu_5886_p2 when (p_Result_20_reg_7619(0) = '1') else 
        select_ln312_10_fu_5879_p3;
    amplitude_11 <= 
        sub_ln455_11_fu_5973_p2 when (p_Result_22_reg_7671(0) = '1') else 
        select_ln312_11_fu_5966_p3;
    amplitude_2 <= 
        sub_ln455_2_fu_5190_p2 when (p_Result_4_reg_7203(0) = '1') else 
        select_ln312_2_fu_5183_p3;
    amplitude_3 <= 
        sub_ln455_3_fu_5277_p2 when (p_Result_6_reg_7255(0) = '1') else 
        select_ln312_3_fu_5270_p3;
    amplitude_4 <= 
        sub_ln455_4_fu_5364_p2 when (p_Result_8_reg_7307(0) = '1') else 
        select_ln312_4_fu_5357_p3;
    amplitude_5 <= 
        sub_ln455_5_fu_5451_p2 when (p_Result_10_reg_7359(0) = '1') else 
        select_ln312_5_fu_5444_p3;
    amplitude_6 <= 
        sub_ln455_6_fu_5538_p2 when (p_Result_12_reg_7411(0) = '1') else 
        select_ln312_6_fu_5531_p3;
    amplitude_7 <= 
        sub_ln455_7_fu_5625_p2 when (p_Result_14_reg_7463(0) = '1') else 
        select_ln312_7_fu_5618_p3;
    amplitude_8 <= 
        sub_ln455_8_fu_5712_p2 when (p_Result_16_reg_7515(0) = '1') else 
        select_ln312_8_fu_5705_p3;
    amplitude_9 <= 
        sub_ln455_9_fu_5799_p2 when (p_Result_18_reg_7567(0) = '1') else 
        select_ln312_9_fu_5792_p3;
    and_ln312_10_fu_5874_p2 <= (xor_ln308_10_fu_5869_p2 and icmp_ln312_10_reg_7635);
    and_ln312_11_fu_5961_p2 <= (xor_ln308_11_fu_5956_p2 and icmp_ln312_11_reg_7687);
    and_ln312_1_fu_5091_p2 <= (xor_ln308_1_fu_5086_p2 and icmp_ln312_1_reg_7167);
    and_ln312_2_fu_5178_p2 <= (xor_ln308_2_fu_5173_p2 and icmp_ln312_2_reg_7219);
    and_ln312_3_fu_5265_p2 <= (xor_ln308_3_fu_5260_p2 and icmp_ln312_3_reg_7271);
    and_ln312_4_fu_5352_p2 <= (xor_ln308_4_fu_5347_p2 and icmp_ln312_4_reg_7323);
    and_ln312_5_fu_5439_p2 <= (xor_ln308_5_fu_5434_p2 and icmp_ln312_5_reg_7375);
    and_ln312_6_fu_5526_p2 <= (xor_ln308_6_fu_5521_p2 and icmp_ln312_6_reg_7427);
    and_ln312_7_fu_5613_p2 <= (xor_ln308_7_fu_5608_p2 and icmp_ln312_7_reg_7479);
    and_ln312_8_fu_5700_p2 <= (xor_ln308_8_fu_5695_p2 and icmp_ln312_8_reg_7531);
    and_ln312_9_fu_5787_p2 <= (xor_ln308_9_fu_5782_p2 and icmp_ln312_9_reg_7583);
    and_ln312_fu_5004_p2 <= (xor_ln308_fu_4999_p2 and icmp_ln312_reg_7115);
    and_ln315_10_fu_3939_p2 <= (xor_ln312_5_fu_3933_p2 and icmp_ln315_5_fu_3897_p2);
    and_ln315_11_fu_3945_p2 <= (icmp_ln314_5_fu_3891_p2 and and_ln315_10_fu_3939_p2);
    and_ln315_12_fu_4103_p2 <= (xor_ln312_6_fu_4097_p2 and icmp_ln315_6_fu_4061_p2);
    and_ln315_13_fu_4109_p2 <= (icmp_ln314_6_fu_4055_p2 and and_ln315_12_fu_4103_p2);
    and_ln315_14_fu_4267_p2 <= (xor_ln312_7_fu_4261_p2 and icmp_ln315_7_fu_4225_p2);
    and_ln315_15_fu_4273_p2 <= (icmp_ln314_7_fu_4219_p2 and and_ln315_14_fu_4267_p2);
    and_ln315_16_fu_4431_p2 <= (xor_ln312_8_fu_4425_p2 and icmp_ln315_8_fu_4389_p2);
    and_ln315_17_fu_4437_p2 <= (icmp_ln314_8_fu_4383_p2 and and_ln315_16_fu_4431_p2);
    and_ln315_18_fu_4595_p2 <= (xor_ln312_9_fu_4589_p2 and icmp_ln315_9_fu_4553_p2);
    and_ln315_19_fu_4601_p2 <= (icmp_ln314_9_fu_4547_p2 and and_ln315_18_fu_4595_p2);
    and_ln315_1_fu_3125_p2 <= (icmp_ln314_fu_3071_p2 and and_ln315_fu_3119_p2);
    and_ln315_20_fu_4759_p2 <= (xor_ln312_10_fu_4753_p2 and icmp_ln315_10_fu_4717_p2);
    and_ln315_21_fu_4765_p2 <= (icmp_ln314_10_fu_4711_p2 and and_ln315_20_fu_4759_p2);
    and_ln315_22_fu_4923_p2 <= (xor_ln312_11_fu_4917_p2 and icmp_ln315_11_fu_4881_p2);
    and_ln315_23_fu_4929_p2 <= (icmp_ln314_11_fu_4875_p2 and and_ln315_22_fu_4923_p2);
    and_ln315_2_fu_3283_p2 <= (xor_ln312_1_fu_3277_p2 and icmp_ln315_1_fu_3241_p2);
    and_ln315_3_fu_3289_p2 <= (icmp_ln314_1_fu_3235_p2 and and_ln315_2_fu_3283_p2);
    and_ln315_4_fu_3447_p2 <= (xor_ln312_2_fu_3441_p2 and icmp_ln315_2_fu_3405_p2);
    and_ln315_5_fu_3453_p2 <= (icmp_ln314_2_fu_3399_p2 and and_ln315_4_fu_3447_p2);
    and_ln315_6_fu_3611_p2 <= (xor_ln312_3_fu_3605_p2 and icmp_ln315_3_fu_3569_p2);
    and_ln315_7_fu_3617_p2 <= (icmp_ln314_3_fu_3563_p2 and and_ln315_6_fu_3611_p2);
    and_ln315_8_fu_3775_p2 <= (xor_ln312_4_fu_3769_p2 and icmp_ln315_4_fu_3733_p2);
    and_ln315_9_fu_3781_p2 <= (icmp_ln314_4_fu_3727_p2 and and_ln315_8_fu_3775_p2);
    and_ln315_fu_3119_p2 <= (xor_ln312_fu_3113_p2 and icmp_ln315_fu_3077_p2);
    and_ln333_10_fu_5856_p2 <= (xor_ln314_10_fu_5850_p2 and icmp_ln333_10_fu_5832_p2);
    and_ln333_11_fu_5943_p2 <= (xor_ln314_11_fu_5937_p2 and icmp_ln333_11_fu_5919_p2);
    and_ln333_1_fu_5073_p2 <= (xor_ln314_1_fu_5067_p2 and icmp_ln333_1_fu_5049_p2);
    and_ln333_2_fu_5160_p2 <= (xor_ln314_2_fu_5154_p2 and icmp_ln333_2_fu_5136_p2);
    and_ln333_3_fu_5247_p2 <= (xor_ln314_3_fu_5241_p2 and icmp_ln333_3_fu_5223_p2);
    and_ln333_4_fu_5334_p2 <= (xor_ln314_4_fu_5328_p2 and icmp_ln333_4_fu_5310_p2);
    and_ln333_5_fu_5421_p2 <= (xor_ln314_5_fu_5415_p2 and icmp_ln333_5_fu_5397_p2);
    and_ln333_6_fu_5508_p2 <= (xor_ln314_6_fu_5502_p2 and icmp_ln333_6_fu_5484_p2);
    and_ln333_7_fu_5595_p2 <= (xor_ln314_7_fu_5589_p2 and icmp_ln333_7_fu_5571_p2);
    and_ln333_8_fu_5682_p2 <= (xor_ln314_8_fu_5676_p2 and icmp_ln333_8_fu_5658_p2);
    and_ln333_9_fu_5769_p2 <= (xor_ln314_9_fu_5763_p2 and icmp_ln333_9_fu_5745_p2);
    and_ln333_fu_4986_p2 <= (xor_ln314_fu_4980_p2 and icmp_ln333_fu_4962_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_reset_idle_pp0 <= ap_const_logic_0;
    bitcast_ln87_10_fu_4615_p1 <= mul_i62_s_reg_7067;
    bitcast_ln87_11_fu_4779_p1 <= mul_i62_10_reg_7078;
    bitcast_ln87_1_fu_3139_p1 <= mul_i62_1_reg_6968;
    bitcast_ln87_2_fu_3303_p1 <= mul_i62_2_reg_6979;
    bitcast_ln87_3_fu_3467_p1 <= mul_i62_3_reg_6990;
    bitcast_ln87_4_fu_3631_p1 <= mul_i62_4_reg_7001;
    bitcast_ln87_5_fu_3795_p1 <= mul_i62_5_reg_7012;
    bitcast_ln87_6_fu_3959_p1 <= mul_i62_6_reg_7023;
    bitcast_ln87_7_fu_4123_p1 <= mul_i62_7_reg_7034;
    bitcast_ln87_8_fu_4287_p1 <= mul_i62_8_reg_7045;
    bitcast_ln87_9_fu_4451_p1 <= mul_i62_9_reg_7056;
    bitcast_ln87_fu_2975_p1 <= mul_i1_reg_6957;
    charge1_V_10_fu_2601_p1 <= grp_fu_6027_p3;
    charge1_V_10_fu_2601_p2 <= std_logic_vector(unsigned(add_ln186_16_fu_2595_p2) + unsigned(charge1_V_10_fu_2601_p1));
    charge1_V_11_fu_2616_p3 <= 
        charge1_V_10_fu_2601_p2 when (ready_V_reg_6083_pp0_iter3_reg(0) = '1') else 
        ap_const_lv14_24;
    charge1_V_12_fu_2642_p1 <= grp_fu_6035_p3;
    charge1_V_12_fu_2642_p2 <= std_logic_vector(unsigned(add_ln186_19_fu_2636_p2) + unsigned(charge1_V_12_fu_2642_p1));
    charge1_V_13_fu_2657_p3 <= 
        charge1_V_12_fu_2642_p2 when (ready_V_reg_6083_pp0_iter3_reg(0) = '1') else 
        ap_const_lv14_24;
    charge1_V_14_fu_2683_p1 <= grp_fu_6043_p3;
    charge1_V_14_fu_2683_p2 <= std_logic_vector(unsigned(add_ln186_22_fu_2677_p2) + unsigned(charge1_V_14_fu_2683_p1));
    charge1_V_15_fu_2698_p3 <= 
        charge1_V_14_fu_2683_p2 when (ready_V_reg_6083_pp0_iter3_reg(0) = '1') else 
        ap_const_lv14_24;
    charge1_V_16_fu_2724_p1 <= grp_fu_6051_p3;
    charge1_V_16_fu_2724_p2 <= std_logic_vector(unsigned(add_ln186_25_fu_2718_p2) + unsigned(charge1_V_16_fu_2724_p1));
    charge1_V_17_fu_2739_p3 <= 
        charge1_V_16_fu_2724_p2 when (ready_V_reg_6083_pp0_iter3_reg(0) = '1') else 
        ap_const_lv14_24;
    charge1_V_18_fu_2765_p1 <= grp_fu_6059_p3;
    charge1_V_18_fu_2765_p2 <= std_logic_vector(unsigned(add_ln186_28_fu_2759_p2) + unsigned(charge1_V_18_fu_2765_p1));
    charge1_V_19_fu_2780_p3 <= 
        charge1_V_18_fu_2765_p2 when (ready_V_reg_6083_pp0_iter3_reg(0) = '1') else 
        ap_const_lv14_24;
    charge1_V_1_fu_2411_p3 <= 
        charge1_V_fu_2396_p2 when (ready_V_reg_6083_pp0_iter3_reg(0) = '1') else 
        ap_const_lv14_24;
    charge1_V_20_fu_2806_p1 <= grp_fu_6067_p3;
    charge1_V_20_fu_2806_p2 <= std_logic_vector(unsigned(add_ln186_31_fu_2800_p2) + unsigned(charge1_V_20_fu_2806_p1));
    charge1_V_21_fu_2821_p3 <= 
        charge1_V_20_fu_2806_p2 when (ready_V_reg_6083_pp0_iter3_reg(0) = '1') else 
        ap_const_lv14_24;
    charge1_V_22_fu_2847_p1 <= grp_fu_6075_p3;
    charge1_V_22_fu_2847_p2 <= std_logic_vector(unsigned(add_ln186_34_fu_2841_p2) + unsigned(charge1_V_22_fu_2847_p1));
    charge1_V_23_fu_2862_p3 <= 
        charge1_V_22_fu_2847_p2 when (ready_V_reg_6083_pp0_iter3_reg(0) = '1') else 
        ap_const_lv14_24;
    charge1_V_2_fu_2437_p1 <= grp_fu_5995_p3;
    charge1_V_2_fu_2437_p2 <= std_logic_vector(unsigned(add_ln186_4_fu_2431_p2) + unsigned(charge1_V_2_fu_2437_p1));
    charge1_V_3_fu_2452_p3 <= 
        charge1_V_2_fu_2437_p2 when (ready_V_reg_6083_pp0_iter3_reg(0) = '1') else 
        ap_const_lv14_24;
    charge1_V_4_fu_2478_p1 <= grp_fu_6003_p3;
    charge1_V_4_fu_2478_p2 <= std_logic_vector(unsigned(add_ln186_7_fu_2472_p2) + unsigned(charge1_V_4_fu_2478_p1));
    charge1_V_5_fu_2493_p3 <= 
        charge1_V_4_fu_2478_p2 when (ready_V_reg_6083_pp0_iter3_reg(0) = '1') else 
        ap_const_lv14_24;
    charge1_V_6_fu_2519_p1 <= grp_fu_6011_p3;
    charge1_V_6_fu_2519_p2 <= std_logic_vector(unsigned(add_ln186_10_fu_2513_p2) + unsigned(charge1_V_6_fu_2519_p1));
    charge1_V_7_fu_2534_p3 <= 
        charge1_V_6_fu_2519_p2 when (ready_V_reg_6083_pp0_iter3_reg(0) = '1') else 
        ap_const_lv14_24;
    charge1_V_8_fu_2560_p1 <= grp_fu_6019_p3;
    charge1_V_8_fu_2560_p2 <= std_logic_vector(unsigned(add_ln186_13_fu_2554_p2) + unsigned(charge1_V_8_fu_2560_p1));
    charge1_V_9_fu_2575_p3 <= 
        charge1_V_8_fu_2560_p2 when (ready_V_reg_6083_pp0_iter3_reg(0) = '1') else 
        ap_const_lv14_24;
    charge1_V_fu_2396_p1 <= grp_fu_5987_p3;
    charge1_V_fu_2396_p2 <= std_logic_vector(unsigned(add_ln186_1_fu_2390_p2) + unsigned(charge1_V_fu_2396_p1));
    dataReady_out <= ready_V_reg_6083_pp0_iter15_reg;
    edges_s_address0 <= zext_ln541_23_fu_2100_p1(5 - 1 downto 0);
    edges_s_address1 <= zext_ln541_22_fu_2019_p1(5 - 1 downto 0);
    edges_s_address10 <= zext_ln541_13_fu_1290_p1(5 - 1 downto 0);
    edges_s_address11 <= zext_ln541_12_fu_1209_p1(5 - 1 downto 0);
    edges_s_address2 <= zext_ln541_21_fu_1938_p1(5 - 1 downto 0);
    edges_s_address3 <= zext_ln541_20_fu_1857_p1(5 - 1 downto 0);
    edges_s_address4 <= zext_ln541_19_fu_1776_p1(5 - 1 downto 0);
    edges_s_address5 <= zext_ln541_18_fu_1695_p1(5 - 1 downto 0);
    edges_s_address6 <= zext_ln541_17_fu_1614_p1(5 - 1 downto 0);
    edges_s_address7 <= zext_ln541_16_fu_1533_p1(5 - 1 downto 0);
    edges_s_address8 <= zext_ln541_15_fu_1452_p1(5 - 1 downto 0);
    edges_s_address9 <= zext_ln541_14_fu_1371_p1(5 - 1 downto 0);

    edges_s_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            edges_s_ce0 <= ap_const_logic_1;
        else 
            edges_s_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            edges_s_ce1 <= ap_const_logic_1;
        else 
            edges_s_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce10_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            edges_s_ce10 <= ap_const_logic_1;
        else 
            edges_s_ce10 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce11_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            edges_s_ce11 <= ap_const_logic_1;
        else 
            edges_s_ce11 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            edges_s_ce2 <= ap_const_logic_1;
        else 
            edges_s_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce3_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            edges_s_ce3 <= ap_const_logic_1;
        else 
            edges_s_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            edges_s_ce4 <= ap_const_logic_1;
        else 
            edges_s_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce5_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            edges_s_ce5 <= ap_const_logic_1;
        else 
            edges_s_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce6_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            edges_s_ce6 <= ap_const_logic_1;
        else 
            edges_s_ce6 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce7_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            edges_s_ce7 <= ap_const_logic_1;
        else 
            edges_s_ce7 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce8_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            edges_s_ce8 <= ap_const_logic_1;
        else 
            edges_s_ce8 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce9_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            edges_s_ce9 <= ap_const_logic_1;
        else 
            edges_s_ce9 <= ap_const_logic_0;
        end if; 
    end process;

    exp_10_fu_4659_p4 <= reg_10_fu_4644_p1(62 downto 52);
    exp_11_fu_4823_p4 <= reg_11_fu_4808_p1(62 downto 52);
    exp_1_fu_3183_p4 <= reg_1_fu_3168_p1(62 downto 52);
    exp_2_fu_3347_p4 <= reg_2_fu_3332_p1(62 downto 52);
    exp_3_fu_3511_p4 <= reg_3_fu_3496_p1(62 downto 52);
    exp_4_fu_3675_p4 <= reg_4_fu_3660_p1(62 downto 52);
    exp_5_fu_3839_p4 <= reg_5_fu_3824_p1(62 downto 52);
    exp_6_fu_4003_p4 <= reg_6_fu_3988_p1(62 downto 52);
    exp_7_fu_4167_p4 <= reg_7_fu_4152_p1(62 downto 52);
    exp_8_fu_4331_p4 <= reg_8_fu_4316_p1(62 downto 52);
    exp_9_fu_4495_p4 <= reg_9_fu_4480_p1(62 downto 52);
    exp_fu_3019_p4 <= reg_fu_3004_p1(62 downto 52);
        grp_fu_1067_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_2_reg_6597),32));

        grp_fu_1070_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_3_reg_6602),32));

        grp_fu_1073_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_6_reg_6607),32));

        grp_fu_1076_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_7_reg_6612),32));

        grp_fu_1079_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_10_reg_6617),32));

        grp_fu_1082_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_11_reg_6622),32));

        grp_fu_1085_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_14_reg_6627),32));

        grp_fu_1088_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_15_reg_6632),32));

        grp_fu_1091_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_18_reg_6637),32));

        grp_fu_1094_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_19_reg_6642),32));

        grp_fu_1097_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_22_reg_6647),32));

        grp_fu_1100_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_23_reg_6652),32));

        grp_fu_1103_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_26_reg_6657),32));

        grp_fu_1106_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_27_reg_6662),32));

        grp_fu_1109_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_30_reg_6667),32));

        grp_fu_1112_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_31_reg_6672),32));

        grp_fu_1115_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_34_reg_6677),32));

        grp_fu_1118_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_35_reg_6682),32));

        grp_fu_1121_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_38_reg_6687),32));

        grp_fu_1124_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_39_reg_6692),32));

        grp_fu_1127_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_42_reg_6697),32));

        grp_fu_1130_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_43_reg_6702),32));

        grp_fu_1133_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_46_reg_6707),32));

        grp_fu_1136_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_47_reg_6712),32));

    helper_V_10_fu_5382_p2 <= (or_ln87_5_fu_5378_p2 and grp_fu_1032_p2);
    helper_V_12_fu_5469_p2 <= (or_ln87_6_fu_5465_p2 and grp_fu_1037_p2);
    helper_V_14_fu_5556_p2 <= (or_ln87_7_fu_5552_p2 and grp_fu_1042_p2);
    helper_V_16_fu_5643_p2 <= (or_ln87_8_fu_5639_p2 and grp_fu_1047_p2);
    helper_V_18_fu_5730_p2 <= (or_ln87_9_fu_5726_p2 and grp_fu_1052_p2);
    helper_V_20_fu_5817_p2 <= (or_ln87_10_fu_5813_p2 and grp_fu_1057_p2);
    helper_V_22_fu_5904_p2 <= (or_ln87_11_fu_5900_p2 and grp_fu_1062_p2);
    helper_V_2_fu_5034_p2 <= (or_ln87_1_fu_5030_p2 and grp_fu_1012_p2);
    helper_V_4_fu_5121_p2 <= (or_ln87_2_fu_5117_p2 and grp_fu_1017_p2);
    helper_V_6_fu_5208_p2 <= (or_ln87_3_fu_5204_p2 and grp_fu_1022_p2);
    helper_V_8_fu_5295_p2 <= (or_ln87_4_fu_5291_p2 and grp_fu_1027_p2);
    helper_V_fu_4947_p2 <= (or_ln87_fu_4943_p2 and grp_fu_1007_p2);
    icmp_ln1035_10_fu_1402_p2 <= "1" when (unsigned(ret_V_51_fu_1382_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln1035_11_fu_1412_p2 <= "1" when (unsigned(ret_V_51_fu_1382_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln1035_12_fu_1473_p2 <= "1" when (unsigned(ret_V_52_fu_1463_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln1035_13_fu_1483_p2 <= "1" when (unsigned(ret_V_52_fu_1463_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln1035_14_fu_1493_p2 <= "1" when (unsigned(ret_V_52_fu_1463_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln1035_15_fu_1554_p2 <= "1" when (unsigned(ret_V_53_fu_1544_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln1035_16_fu_1564_p2 <= "1" when (unsigned(ret_V_53_fu_1544_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln1035_17_fu_1574_p2 <= "1" when (unsigned(ret_V_53_fu_1544_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln1035_18_fu_1635_p2 <= "1" when (unsigned(ret_V_54_fu_1625_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln1035_19_fu_1645_p2 <= "1" when (unsigned(ret_V_54_fu_1625_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln1035_1_fu_1159_p2 <= "1" when (unsigned(ret_V_48_fu_1139_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln1035_20_fu_1655_p2 <= "1" when (unsigned(ret_V_54_fu_1625_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln1035_21_fu_1716_p2 <= "1" when (unsigned(ret_V_55_fu_1706_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln1035_22_fu_1726_p2 <= "1" when (unsigned(ret_V_55_fu_1706_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln1035_23_fu_1736_p2 <= "1" when (unsigned(ret_V_55_fu_1706_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln1035_24_fu_1797_p2 <= "1" when (unsigned(ret_V_56_fu_1787_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln1035_25_fu_1807_p2 <= "1" when (unsigned(ret_V_56_fu_1787_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln1035_26_fu_1817_p2 <= "1" when (unsigned(ret_V_56_fu_1787_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln1035_27_fu_1878_p2 <= "1" when (unsigned(ret_V_57_fu_1868_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln1035_28_fu_1888_p2 <= "1" when (unsigned(ret_V_57_fu_1868_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln1035_29_fu_1898_p2 <= "1" when (unsigned(ret_V_57_fu_1868_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln1035_2_fu_1169_p2 <= "1" when (unsigned(ret_V_48_fu_1139_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln1035_30_fu_1959_p2 <= "1" when (unsigned(ret_V_58_fu_1949_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln1035_31_fu_1969_p2 <= "1" when (unsigned(ret_V_58_fu_1949_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln1035_32_fu_1979_p2 <= "1" when (unsigned(ret_V_58_fu_1949_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln1035_33_fu_2040_p2 <= "1" when (unsigned(ret_V_59_fu_2030_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln1035_34_fu_2050_p2 <= "1" when (unsigned(ret_V_59_fu_2030_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln1035_35_fu_2060_p2 <= "1" when (unsigned(ret_V_59_fu_2030_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln1035_3_fu_1230_p2 <= "1" when (unsigned(ret_V_49_fu_1220_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln1035_4_fu_1240_p2 <= "1" when (unsigned(ret_V_49_fu_1220_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln1035_5_fu_1250_p2 <= "1" when (unsigned(ret_V_49_fu_1220_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln1035_6_fu_1311_p2 <= "1" when (unsigned(ret_V_50_fu_1301_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln1035_7_fu_1321_p2 <= "1" when (unsigned(ret_V_50_fu_1301_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln1035_8_fu_1331_p2 <= "1" when (unsigned(ret_V_50_fu_1301_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln1035_9_fu_1392_p2 <= "1" when (unsigned(ret_V_51_fu_1382_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln1035_fu_1149_p2 <= "1" when (unsigned(ret_V_48_fu_1139_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln308_10_fu_4693_p2 <= "1" when (trunc_ln291_10_fu_4647_p1 = ap_const_lv63_0) else "0";
    icmp_ln308_11_fu_4857_p2 <= "1" when (trunc_ln291_11_fu_4811_p1 = ap_const_lv63_0) else "0";
    icmp_ln308_1_fu_3217_p2 <= "1" when (trunc_ln291_1_fu_3171_p1 = ap_const_lv63_0) else "0";
    icmp_ln308_2_fu_3381_p2 <= "1" when (trunc_ln291_2_fu_3335_p1 = ap_const_lv63_0) else "0";
    icmp_ln308_3_fu_3545_p2 <= "1" when (trunc_ln291_3_fu_3499_p1 = ap_const_lv63_0) else "0";
    icmp_ln308_4_fu_3709_p2 <= "1" when (trunc_ln291_4_fu_3663_p1 = ap_const_lv63_0) else "0";
    icmp_ln308_5_fu_3873_p2 <= "1" when (trunc_ln291_5_fu_3827_p1 = ap_const_lv63_0) else "0";
    icmp_ln308_6_fu_4037_p2 <= "1" when (trunc_ln291_6_fu_3991_p1 = ap_const_lv63_0) else "0";
    icmp_ln308_7_fu_4201_p2 <= "1" when (trunc_ln291_7_fu_4155_p1 = ap_const_lv63_0) else "0";
    icmp_ln308_8_fu_4365_p2 <= "1" when (trunc_ln291_8_fu_4319_p1 = ap_const_lv63_0) else "0";
    icmp_ln308_9_fu_4529_p2 <= "1" when (trunc_ln291_9_fu_4483_p1 = ap_const_lv63_0) else "0";
    icmp_ln308_fu_3053_p2 <= "1" when (trunc_ln291_fu_3007_p1 = ap_const_lv63_0) else "0";
    icmp_ln312_10_fu_4705_p2 <= "1" when (exp_10_fu_4659_p4 = ap_const_lv11_433) else "0";
    icmp_ln312_11_fu_4869_p2 <= "1" when (exp_11_fu_4823_p4 = ap_const_lv11_433) else "0";
    icmp_ln312_1_fu_3229_p2 <= "1" when (exp_1_fu_3183_p4 = ap_const_lv11_433) else "0";
    icmp_ln312_2_fu_3393_p2 <= "1" when (exp_2_fu_3347_p4 = ap_const_lv11_433) else "0";
    icmp_ln312_3_fu_3557_p2 <= "1" when (exp_3_fu_3511_p4 = ap_const_lv11_433) else "0";
    icmp_ln312_4_fu_3721_p2 <= "1" when (exp_4_fu_3675_p4 = ap_const_lv11_433) else "0";
    icmp_ln312_5_fu_3885_p2 <= "1" when (exp_5_fu_3839_p4 = ap_const_lv11_433) else "0";
    icmp_ln312_6_fu_4049_p2 <= "1" when (exp_6_fu_4003_p4 = ap_const_lv11_433) else "0";
    icmp_ln312_7_fu_4213_p2 <= "1" when (exp_7_fu_4167_p4 = ap_const_lv11_433) else "0";
    icmp_ln312_8_fu_4377_p2 <= "1" when (exp_8_fu_4331_p4 = ap_const_lv11_433) else "0";
    icmp_ln312_9_fu_4541_p2 <= "1" when (exp_9_fu_4495_p4 = ap_const_lv11_433) else "0";
    icmp_ln312_fu_3065_p2 <= "1" when (exp_fu_3019_p4 = ap_const_lv11_433) else "0";
    icmp_ln314_10_fu_4711_p2 <= "1" when (signed(sh_amt_20_fu_4699_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln314_11_fu_4875_p2 <= "1" when (signed(sh_amt_22_fu_4863_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln314_1_fu_3235_p2 <= "1" when (signed(sh_amt_2_fu_3223_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln314_2_fu_3399_p2 <= "1" when (signed(sh_amt_4_fu_3387_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln314_3_fu_3563_p2 <= "1" when (signed(sh_amt_6_fu_3551_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln314_4_fu_3727_p2 <= "1" when (signed(sh_amt_8_fu_3715_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln314_5_fu_3891_p2 <= "1" when (signed(sh_amt_10_fu_3879_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln314_6_fu_4055_p2 <= "1" when (signed(sh_amt_12_fu_4043_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln314_7_fu_4219_p2 <= "1" when (signed(sh_amt_14_fu_4207_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln314_8_fu_4383_p2 <= "1" when (signed(sh_amt_16_fu_4371_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln314_9_fu_4547_p2 <= "1" when (signed(sh_amt_18_fu_4535_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln314_fu_3071_p2 <= "1" when (signed(sh_amt_fu_3059_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln315_10_fu_4717_p2 <= "1" when (signed(sh_amt_20_fu_4699_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln315_11_fu_4881_p2 <= "1" when (signed(sh_amt_22_fu_4863_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln315_1_fu_3241_p2 <= "1" when (signed(sh_amt_2_fu_3223_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln315_2_fu_3405_p2 <= "1" when (signed(sh_amt_4_fu_3387_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln315_3_fu_3569_p2 <= "1" when (signed(sh_amt_6_fu_3551_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln315_4_fu_3733_p2 <= "1" when (signed(sh_amt_8_fu_3715_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln315_5_fu_3897_p2 <= "1" when (signed(sh_amt_10_fu_3879_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln315_6_fu_4061_p2 <= "1" when (signed(sh_amt_12_fu_4043_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln315_7_fu_4225_p2 <= "1" when (signed(sh_amt_14_fu_4207_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln315_8_fu_4389_p2 <= "1" when (signed(sh_amt_16_fu_4371_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln315_9_fu_4553_p2 <= "1" when (signed(sh_amt_18_fu_4535_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln315_fu_3077_p2 <= "1" when (signed(sh_amt_fu_3059_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln333_10_fu_5832_p2 <= "1" when (signed(sh_amt_21_reg_7645) < signed(ap_const_lv12_11)) else "0";
    icmp_ln333_11_fu_5919_p2 <= "1" when (signed(sh_amt_23_reg_7697) < signed(ap_const_lv12_11)) else "0";
    icmp_ln333_1_fu_5049_p2 <= "1" when (signed(sh_amt_3_reg_7177) < signed(ap_const_lv12_11)) else "0";
    icmp_ln333_2_fu_5136_p2 <= "1" when (signed(sh_amt_5_reg_7229) < signed(ap_const_lv12_11)) else "0";
    icmp_ln333_3_fu_5223_p2 <= "1" when (signed(sh_amt_7_reg_7281) < signed(ap_const_lv12_11)) else "0";
    icmp_ln333_4_fu_5310_p2 <= "1" when (signed(sh_amt_9_reg_7333) < signed(ap_const_lv12_11)) else "0";
    icmp_ln333_5_fu_5397_p2 <= "1" when (signed(sh_amt_11_reg_7385) < signed(ap_const_lv12_11)) else "0";
    icmp_ln333_6_fu_5484_p2 <= "1" when (signed(sh_amt_13_reg_7437) < signed(ap_const_lv12_11)) else "0";
    icmp_ln333_7_fu_5571_p2 <= "1" when (signed(sh_amt_15_reg_7489) < signed(ap_const_lv12_11)) else "0";
    icmp_ln333_8_fu_5658_p2 <= "1" when (signed(sh_amt_17_reg_7541) < signed(ap_const_lv12_11)) else "0";
    icmp_ln333_9_fu_5745_p2 <= "1" when (signed(sh_amt_19_reg_7593) < signed(ap_const_lv12_11)) else "0";
    icmp_ln333_fu_4962_p2 <= "1" when (signed(sh_amt_1_reg_7125) < signed(ap_const_lv12_11)) else "0";
    icmp_ln87_10_fu_3812_p2 <= "0" when (tmp_9_fu_3798_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln87_11_fu_3818_p2 <= "1" when (trunc_ln87_5_fu_3808_p1 = ap_const_lv52_0) else "0";
    icmp_ln87_12_fu_3976_p2 <= "0" when (tmp_11_fu_3962_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln87_13_fu_3982_p2 <= "1" when (trunc_ln87_6_fu_3972_p1 = ap_const_lv52_0) else "0";
    icmp_ln87_14_fu_4140_p2 <= "0" when (tmp_13_fu_4126_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln87_15_fu_4146_p2 <= "1" when (trunc_ln87_7_fu_4136_p1 = ap_const_lv52_0) else "0";
    icmp_ln87_16_fu_4304_p2 <= "0" when (tmp_15_fu_4290_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln87_17_fu_4310_p2 <= "1" when (trunc_ln87_8_fu_4300_p1 = ap_const_lv52_0) else "0";
    icmp_ln87_18_fu_4468_p2 <= "0" when (tmp_17_fu_4454_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln87_19_fu_4474_p2 <= "1" when (trunc_ln87_9_fu_4464_p1 = ap_const_lv52_0) else "0";
    icmp_ln87_1_fu_2998_p2 <= "1" when (trunc_ln87_fu_2988_p1 = ap_const_lv52_0) else "0";
    icmp_ln87_20_fu_4632_p2 <= "0" when (tmp_19_fu_4618_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln87_21_fu_4638_p2 <= "1" when (trunc_ln87_10_fu_4628_p1 = ap_const_lv52_0) else "0";
    icmp_ln87_22_fu_4796_p2 <= "0" when (tmp_21_fu_4782_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln87_23_fu_4802_p2 <= "1" when (trunc_ln87_11_fu_4792_p1 = ap_const_lv52_0) else "0";
    icmp_ln87_2_fu_3156_p2 <= "0" when (tmp_fu_3142_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln87_3_fu_3162_p2 <= "1" when (trunc_ln87_1_fu_3152_p1 = ap_const_lv52_0) else "0";
    icmp_ln87_4_fu_3320_p2 <= "0" when (tmp_1_fu_3306_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln87_5_fu_3326_p2 <= "1" when (trunc_ln87_2_fu_3316_p1 = ap_const_lv52_0) else "0";
    icmp_ln87_6_fu_3484_p2 <= "0" when (tmp_4_fu_3470_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln87_7_fu_3490_p2 <= "1" when (trunc_ln87_3_fu_3480_p1 = ap_const_lv52_0) else "0";
    icmp_ln87_8_fu_3648_p2 <= "0" when (tmp_6_fu_3634_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln87_9_fu_3654_p2 <= "1" when (trunc_ln87_4_fu_3644_p1 = ap_const_lv52_0) else "0";
    icmp_ln87_fu_2992_p2 <= "0" when (tmp_3_fu_2978_p4 = ap_const_lv11_7FF) else "1";
    lshr_ln186_10_fu_2377_p1 <= sense_s_q0;
    lshr_ln186_1_fu_2262_p1 <= sense_s_q5;
    lshr_ln186_2_fu_2147_p1 <= sense_s_q10;
    lshr_ln186_3_fu_2285_p1 <= sense_s_q4;
    lshr_ln186_4_fu_2170_p1 <= sense_s_q9;
    lshr_ln186_5_fu_2308_p1 <= sense_s_q3;
    lshr_ln186_6_fu_2193_p1 <= sense_s_q8;
    lshr_ln186_7_fu_2331_p1 <= sense_s_q2;
    lshr_ln186_8_fu_2216_p1 <= sense_s_q7;
    lshr_ln186_9_fu_2354_p1 <= sense_s_q1;
    lshr_ln186_s_fu_2239_p1 <= sense_s_q6;
    lshr_ln317_10_fu_4737_p2 <= std_logic_vector(shift_right(unsigned(zext_ln305_10_fu_4689_p1),to_integer(unsigned('0' & zext_ln317_10_fu_4733_p1(31-1 downto 0)))));
    lshr_ln317_11_fu_4901_p2 <= std_logic_vector(shift_right(unsigned(zext_ln305_11_fu_4853_p1),to_integer(unsigned('0' & zext_ln317_11_fu_4897_p1(31-1 downto 0)))));
    lshr_ln317_1_fu_3261_p2 <= std_logic_vector(shift_right(unsigned(zext_ln305_1_fu_3213_p1),to_integer(unsigned('0' & zext_ln317_1_fu_3257_p1(31-1 downto 0)))));
    lshr_ln317_2_fu_3425_p2 <= std_logic_vector(shift_right(unsigned(zext_ln305_2_fu_3377_p1),to_integer(unsigned('0' & zext_ln317_2_fu_3421_p1(31-1 downto 0)))));
    lshr_ln317_3_fu_3589_p2 <= std_logic_vector(shift_right(unsigned(zext_ln305_3_fu_3541_p1),to_integer(unsigned('0' & zext_ln317_3_fu_3585_p1(31-1 downto 0)))));
    lshr_ln317_4_fu_3753_p2 <= std_logic_vector(shift_right(unsigned(zext_ln305_4_fu_3705_p1),to_integer(unsigned('0' & zext_ln317_4_fu_3749_p1(31-1 downto 0)))));
    lshr_ln317_5_fu_3917_p2 <= std_logic_vector(shift_right(unsigned(zext_ln305_5_fu_3869_p1),to_integer(unsigned('0' & zext_ln317_5_fu_3913_p1(31-1 downto 0)))));
    lshr_ln317_6_fu_4081_p2 <= std_logic_vector(shift_right(unsigned(zext_ln305_6_fu_4033_p1),to_integer(unsigned('0' & zext_ln317_6_fu_4077_p1(31-1 downto 0)))));
    lshr_ln317_7_fu_4245_p2 <= std_logic_vector(shift_right(unsigned(zext_ln305_7_fu_4197_p1),to_integer(unsigned('0' & zext_ln317_7_fu_4241_p1(31-1 downto 0)))));
    lshr_ln317_8_fu_4409_p2 <= std_logic_vector(shift_right(unsigned(zext_ln305_8_fu_4361_p1),to_integer(unsigned('0' & zext_ln317_8_fu_4405_p1(31-1 downto 0)))));
    lshr_ln317_9_fu_4573_p2 <= std_logic_vector(shift_right(unsigned(zext_ln305_9_fu_4525_p1),to_integer(unsigned('0' & zext_ln317_9_fu_4569_p1(31-1 downto 0)))));
    lshr_ln317_fu_3097_p2 <= std_logic_vector(shift_right(unsigned(zext_ln305_fu_3049_p1),to_integer(unsigned('0' & zext_ln317_fu_3093_p1(31-1 downto 0)))));
    lshr_ln_fu_2124_p1 <= sense_s_q11;
    nbins_s_address0 <= zext_ln541_11_fu_2106_p1(3 - 1 downto 0);
    nbins_s_address1 <= zext_ln541_10_fu_2025_p1(3 - 1 downto 0);
    nbins_s_address10 <= zext_ln541_1_fu_1296_p1(3 - 1 downto 0);
    nbins_s_address11 <= zext_ln541_fu_1215_p1(3 - 1 downto 0);
    nbins_s_address2 <= zext_ln541_9_fu_1944_p1(3 - 1 downto 0);
    nbins_s_address3 <= zext_ln541_8_fu_1863_p1(3 - 1 downto 0);
    nbins_s_address4 <= zext_ln541_7_fu_1782_p1(3 - 1 downto 0);
    nbins_s_address5 <= zext_ln541_6_fu_1701_p1(3 - 1 downto 0);
    nbins_s_address6 <= zext_ln541_5_fu_1620_p1(3 - 1 downto 0);
    nbins_s_address7 <= zext_ln541_4_fu_1539_p1(3 - 1 downto 0);
    nbins_s_address8 <= zext_ln541_3_fu_1458_p1(3 - 1 downto 0);
    nbins_s_address9 <= zext_ln541_2_fu_1377_p1(3 - 1 downto 0);

    nbins_s_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            nbins_s_ce0 <= ap_const_logic_1;
        else 
            nbins_s_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            nbins_s_ce1 <= ap_const_logic_1;
        else 
            nbins_s_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce10_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            nbins_s_ce10 <= ap_const_logic_1;
        else 
            nbins_s_ce10 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce11_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            nbins_s_ce11 <= ap_const_logic_1;
        else 
            nbins_s_ce11 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            nbins_s_ce2 <= ap_const_logic_1;
        else 
            nbins_s_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce3_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            nbins_s_ce3 <= ap_const_logic_1;
        else 
            nbins_s_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            nbins_s_ce4 <= ap_const_logic_1;
        else 
            nbins_s_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce5_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            nbins_s_ce5 <= ap_const_logic_1;
        else 
            nbins_s_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce6_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            nbins_s_ce6 <= ap_const_logic_1;
        else 
            nbins_s_ce6 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce7_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            nbins_s_ce7 <= ap_const_logic_1;
        else 
            nbins_s_ce7 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce8_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            nbins_s_ce8 <= ap_const_logic_1;
        else 
            nbins_s_ce8 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce9_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            nbins_s_ce9 <= ap_const_logic_1;
        else 
            nbins_s_ce9 <= ap_const_logic_0;
        end if; 
    end process;

    onflag_0 <= (ready_V_reg_6083_pp0_iter15_reg and helper_V_fu_4947_p2);
    onflag_1 <= (ready_V_reg_6083_pp0_iter15_reg and helper_V_2_fu_5034_p2);
    onflag_10 <= (ready_V_reg_6083_pp0_iter15_reg and helper_V_20_fu_5817_p2);
    onflag_11 <= (ready_V_reg_6083_pp0_iter15_reg and helper_V_22_fu_5904_p2);
    onflag_2 <= (ready_V_reg_6083_pp0_iter15_reg and helper_V_4_fu_5121_p2);
    onflag_3 <= (ready_V_reg_6083_pp0_iter15_reg and helper_V_6_fu_5208_p2);
    onflag_4 <= (ready_V_reg_6083_pp0_iter15_reg and helper_V_8_fu_5295_p2);
    onflag_5 <= (ready_V_reg_6083_pp0_iter15_reg and helper_V_10_fu_5382_p2);
    onflag_6 <= (ready_V_reg_6083_pp0_iter15_reg and helper_V_12_fu_5469_p2);
    onflag_7 <= (ready_V_reg_6083_pp0_iter15_reg and helper_V_14_fu_5556_p2);
    onflag_8 <= (ready_V_reg_6083_pp0_iter15_reg and helper_V_16_fu_5643_p2);
    onflag_9 <= (ready_V_reg_6083_pp0_iter15_reg and helper_V_18_fu_5730_p2);
    or_ln312_10_fu_4747_p2 <= (icmp_ln312_10_fu_4705_p2 or icmp_ln308_10_fu_4693_p2);
    or_ln312_11_fu_4911_p2 <= (icmp_ln312_11_fu_4869_p2 or icmp_ln308_11_fu_4857_p2);
    or_ln312_1_fu_3271_p2 <= (icmp_ln312_1_fu_3229_p2 or icmp_ln308_1_fu_3217_p2);
    or_ln312_2_fu_3435_p2 <= (icmp_ln312_2_fu_3393_p2 or icmp_ln308_2_fu_3381_p2);
    or_ln312_3_fu_3599_p2 <= (icmp_ln312_3_fu_3557_p2 or icmp_ln308_3_fu_3545_p2);
    or_ln312_4_fu_3763_p2 <= (icmp_ln312_4_fu_3721_p2 or icmp_ln308_4_fu_3709_p2);
    or_ln312_5_fu_3927_p2 <= (icmp_ln312_5_fu_3885_p2 or icmp_ln308_5_fu_3873_p2);
    or_ln312_6_fu_4091_p2 <= (icmp_ln312_6_fu_4049_p2 or icmp_ln308_6_fu_4037_p2);
    or_ln312_7_fu_4255_p2 <= (icmp_ln312_7_fu_4213_p2 or icmp_ln308_7_fu_4201_p2);
    or_ln312_8_fu_4419_p2 <= (icmp_ln312_8_fu_4377_p2 or icmp_ln308_8_fu_4365_p2);
    or_ln312_9_fu_4583_p2 <= (icmp_ln312_9_fu_4541_p2 or icmp_ln308_9_fu_4529_p2);
    or_ln312_fu_3107_p2 <= (icmp_ln312_fu_3065_p2 or icmp_ln308_fu_3053_p2);
    or_ln314_10_fu_5846_p2 <= (or_ln312_10_reg_7651 or icmp_ln314_10_reg_7640);
    or_ln314_11_fu_5933_p2 <= (or_ln312_11_reg_7703 or icmp_ln314_11_reg_7692);
    or_ln314_1_fu_5063_p2 <= (or_ln312_1_reg_7183 or icmp_ln314_1_reg_7172);
    or_ln314_2_fu_5150_p2 <= (or_ln312_2_reg_7235 or icmp_ln314_2_reg_7224);
    or_ln314_3_fu_5237_p2 <= (or_ln312_3_reg_7287 or icmp_ln314_3_reg_7276);
    or_ln314_4_fu_5324_p2 <= (or_ln312_4_reg_7339 or icmp_ln314_4_reg_7328);
    or_ln314_5_fu_5411_p2 <= (or_ln312_5_reg_7391 or icmp_ln314_5_reg_7380);
    or_ln314_6_fu_5498_p2 <= (or_ln312_6_reg_7443 or icmp_ln314_6_reg_7432);
    or_ln314_7_fu_5585_p2 <= (or_ln312_7_reg_7495 or icmp_ln314_7_reg_7484);
    or_ln314_8_fu_5672_p2 <= (or_ln312_8_reg_7547 or icmp_ln314_8_reg_7536);
    or_ln314_9_fu_5759_p2 <= (or_ln312_9_reg_7599 or icmp_ln314_9_reg_7588);
    or_ln314_fu_4976_p2 <= (or_ln312_reg_7131 or icmp_ln314_reg_7120);
    or_ln87_10_fu_5813_p2 <= (icmp_ln87_21_reg_7614 or icmp_ln87_20_reg_7609);
    or_ln87_11_fu_5900_p2 <= (icmp_ln87_23_reg_7666 or icmp_ln87_22_reg_7661);
    or_ln87_1_fu_5030_p2 <= (icmp_ln87_3_reg_7146 or icmp_ln87_2_reg_7141);
    or_ln87_2_fu_5117_p2 <= (icmp_ln87_5_reg_7198 or icmp_ln87_4_reg_7193);
    or_ln87_3_fu_5204_p2 <= (icmp_ln87_7_reg_7250 or icmp_ln87_6_reg_7245);
    or_ln87_4_fu_5291_p2 <= (icmp_ln87_9_reg_7302 or icmp_ln87_8_reg_7297);
    or_ln87_5_fu_5378_p2 <= (icmp_ln87_11_reg_7354 or icmp_ln87_10_reg_7349);
    or_ln87_6_fu_5465_p2 <= (icmp_ln87_13_reg_7406 or icmp_ln87_12_reg_7401);
    or_ln87_7_fu_5552_p2 <= (icmp_ln87_15_reg_7458 or icmp_ln87_14_reg_7453);
    or_ln87_8_fu_5639_p2 <= (icmp_ln87_17_reg_7510 or icmp_ln87_16_reg_7505);
    or_ln87_9_fu_5726_p2 <= (icmp_ln87_19_reg_7562 or icmp_ln87_18_reg_7557);
    or_ln87_fu_4943_p2 <= (icmp_ln87_reg_7089 or icmp_ln87_1_reg_7094);
    p_Result_11_fu_3861_p3 <= (ap_const_lv1_1 & trunc_ln300_5_fu_3853_p1);
    p_Result_13_fu_4025_p3 <= (ap_const_lv1_1 & trunc_ln300_6_fu_4017_p1);
    p_Result_15_fu_4189_p3 <= (ap_const_lv1_1 & trunc_ln300_7_fu_4181_p1);
    p_Result_17_fu_4353_p3 <= (ap_const_lv1_1 & trunc_ln300_8_fu_4345_p1);
    p_Result_19_fu_4517_p3 <= (ap_const_lv1_1 & trunc_ln300_9_fu_4509_p1);
    p_Result_1_fu_3041_p3 <= (ap_const_lv1_1 & trunc_ln300_fu_3033_p1);
    p_Result_21_fu_4681_p3 <= (ap_const_lv1_1 & trunc_ln300_10_fu_4673_p1);
    p_Result_23_fu_4845_p3 <= (ap_const_lv1_1 & trunc_ln300_11_fu_4837_p1);
    p_Result_3_fu_3205_p3 <= (ap_const_lv1_1 & trunc_ln300_1_fu_3197_p1);
    p_Result_5_fu_3369_p3 <= (ap_const_lv1_1 & trunc_ln300_2_fu_3361_p1);
    p_Result_7_fu_3533_p3 <= (ap_const_lv1_1 & trunc_ln300_3_fu_3525_p1);
    p_Result_9_fu_3697_p3 <= (ap_const_lv1_1 & trunc_ln300_4_fu_3689_p1);
    reg_10_fu_4644_p1 <= val_10_reg_7073;
    reg_11_fu_4808_p1 <= val_11_reg_7084;
    reg_1_fu_3168_p1 <= val_1_reg_6974;
    reg_2_fu_3332_p1 <= val_2_reg_6985;
    reg_3_fu_3496_p1 <= val_3_reg_6996;
    reg_4_fu_3660_p1 <= val_4_reg_7007;
    reg_5_fu_3824_p1 <= val_5_reg_7018;
    reg_6_fu_3988_p1 <= val_6_reg_7029;
    reg_7_fu_4152_p1 <= val_7_reg_7040;
    reg_8_fu_4316_p1 <= val_8_reg_7051;
    reg_9_fu_4480_p1 <= val_9_reg_7062;
    reg_fu_3004_p1 <= val_reg_6963;
    ret_V_10_fu_2487_p2 <= std_logic_vector(unsigned(zext_ln1496_4_fu_2483_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_11_fu_2504_p2 <= std_logic_vector(unsigned(zext_ln1496_5_fu_2500_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_13_fu_1444_p3 <= (trunc_ln1494_3_fu_1434_p4 & ss_V_3_fu_1428_p2);
    ret_V_14_fu_2528_p2 <= std_logic_vector(unsigned(zext_ln1496_6_fu_2524_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_15_fu_2545_p2 <= std_logic_vector(unsigned(zext_ln1496_7_fu_2541_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_17_fu_1525_p3 <= (trunc_ln1494_4_fu_1515_p4 & ss_V_4_fu_1509_p2);
    ret_V_18_fu_2569_p2 <= std_logic_vector(unsigned(zext_ln1496_8_fu_2565_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_19_fu_2586_p2 <= std_logic_vector(unsigned(zext_ln1496_9_fu_2582_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_21_fu_1606_p3 <= (trunc_ln1494_5_fu_1596_p4 & ss_V_5_fu_1590_p2);
    ret_V_22_fu_2610_p2 <= std_logic_vector(unsigned(zext_ln1496_10_fu_2606_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_23_fu_2627_p2 <= std_logic_vector(unsigned(zext_ln1496_11_fu_2623_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_25_fu_1687_p3 <= (trunc_ln1494_6_fu_1677_p4 & ss_V_6_fu_1671_p2);
    ret_V_26_fu_2651_p2 <= std_logic_vector(unsigned(zext_ln1496_12_fu_2647_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_27_fu_2668_p2 <= std_logic_vector(unsigned(zext_ln1496_13_fu_2664_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_29_fu_1768_p3 <= (trunc_ln1494_7_fu_1758_p4 & ss_V_7_fu_1752_p2);
    ret_V_2_fu_2405_p2 <= std_logic_vector(unsigned(zext_ln1496_fu_2401_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_30_fu_2692_p2 <= std_logic_vector(unsigned(zext_ln1496_14_fu_2688_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_31_fu_2709_p2 <= std_logic_vector(unsigned(zext_ln1496_15_fu_2705_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_33_fu_1849_p3 <= (trunc_ln1494_8_fu_1839_p4 & ss_V_8_fu_1833_p2);
    ret_V_34_fu_2733_p2 <= std_logic_vector(unsigned(zext_ln1496_16_fu_2729_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_35_fu_2750_p2 <= std_logic_vector(unsigned(zext_ln1496_17_fu_2746_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_37_fu_1930_p3 <= (trunc_ln1494_9_fu_1920_p4 & ss_V_9_fu_1914_p2);
    ret_V_38_fu_2774_p2 <= std_logic_vector(unsigned(zext_ln1496_18_fu_2770_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_39_fu_2791_p2 <= std_logic_vector(unsigned(zext_ln1496_19_fu_2787_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_3_fu_2422_p2 <= std_logic_vector(unsigned(zext_ln1496_1_fu_2418_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_41_fu_2011_p3 <= (trunc_ln1494_s_fu_2001_p4 & ss_V_10_fu_1995_p2);
    ret_V_42_fu_2815_p2 <= std_logic_vector(unsigned(zext_ln1496_20_fu_2811_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_43_fu_2832_p2 <= std_logic_vector(unsigned(zext_ln1496_21_fu_2828_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_45_fu_2092_p3 <= (trunc_ln1494_10_fu_2082_p4 & ss_V_11_fu_2076_p2);
    ret_V_46_fu_2856_p2 <= std_logic_vector(unsigned(zext_ln1496_22_fu_2852_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_47_fu_2873_p2 <= std_logic_vector(unsigned(zext_ln1496_23_fu_2869_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_48_fu_1139_p4 <= FIFO_0(11 downto 6);
    ret_V_49_fu_1220_p4 <= FIFO_1(11 downto 6);
    ret_V_4_fu_1282_p3 <= (trunc_ln1494_1_fu_1272_p4 & ss_V_1_fu_1266_p2);
    ret_V_50_fu_1301_p4 <= FIFO_2(11 downto 6);
    ret_V_51_fu_1382_p4 <= FIFO_3(11 downto 6);
    ret_V_52_fu_1463_p4 <= FIFO_4(11 downto 6);
    ret_V_53_fu_1544_p4 <= FIFO_5(11 downto 6);
    ret_V_54_fu_1625_p4 <= FIFO_6(11 downto 6);
    ret_V_55_fu_1706_p4 <= FIFO_7(11 downto 6);
    ret_V_56_fu_1787_p4 <= FIFO_8(11 downto 6);
    ret_V_57_fu_1868_p4 <= FIFO_9(11 downto 6);
    ret_V_58_fu_1949_p4 <= FIFO_10(11 downto 6);
    ret_V_59_fu_2030_p4 <= FIFO_11(11 downto 6);
    ret_V_6_fu_2446_p2 <= std_logic_vector(unsigned(zext_ln1496_2_fu_2442_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_7_fu_2463_p2 <= std_logic_vector(unsigned(zext_ln1496_3_fu_2459_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_8_fu_1363_p3 <= (trunc_ln1494_2_fu_1353_p4 & ss_V_2_fu_1347_p2);
    ret_V_fu_1201_p3 <= (trunc_ln1_fu_1191_p4 & ss_V_fu_1185_p2);
    select_ln312_10_fu_5879_p3 <= 
        trunc_ln313_10_reg_7624 when (and_ln312_10_fu_5874_p2(0) = '1') else 
        select_ln333_10_fu_5862_p3;
    select_ln312_11_fu_5966_p3 <= 
        trunc_ln313_11_reg_7676 when (and_ln312_11_fu_5961_p2(0) = '1') else 
        select_ln333_11_fu_5949_p3;
    select_ln312_1_fu_5096_p3 <= 
        trunc_ln313_1_reg_7156 when (and_ln312_1_fu_5091_p2(0) = '1') else 
        select_ln333_1_fu_5079_p3;
    select_ln312_2_fu_5183_p3 <= 
        trunc_ln313_2_reg_7208 when (and_ln312_2_fu_5178_p2(0) = '1') else 
        select_ln333_2_fu_5166_p3;
    select_ln312_3_fu_5270_p3 <= 
        trunc_ln313_3_reg_7260 when (and_ln312_3_fu_5265_p2(0) = '1') else 
        select_ln333_3_fu_5253_p3;
    select_ln312_4_fu_5357_p3 <= 
        trunc_ln313_4_reg_7312 when (and_ln312_4_fu_5352_p2(0) = '1') else 
        select_ln333_4_fu_5340_p3;
    select_ln312_5_fu_5444_p3 <= 
        trunc_ln313_5_reg_7364 when (and_ln312_5_fu_5439_p2(0) = '1') else 
        select_ln333_5_fu_5427_p3;
    select_ln312_6_fu_5531_p3 <= 
        trunc_ln313_6_reg_7416 when (and_ln312_6_fu_5526_p2(0) = '1') else 
        select_ln333_6_fu_5514_p3;
    select_ln312_7_fu_5618_p3 <= 
        trunc_ln313_7_reg_7468 when (and_ln312_7_fu_5613_p2(0) = '1') else 
        select_ln333_7_fu_5601_p3;
    select_ln312_8_fu_5705_p3 <= 
        trunc_ln313_8_reg_7520 when (and_ln312_8_fu_5700_p2(0) = '1') else 
        select_ln333_8_fu_5688_p3;
    select_ln312_9_fu_5792_p3 <= 
        trunc_ln313_9_reg_7572 when (and_ln312_9_fu_5787_p2(0) = '1') else 
        select_ln333_9_fu_5775_p3;
    select_ln312_fu_5009_p3 <= 
        trunc_ln313_reg_7104 when (and_ln312_fu_5004_p2(0) = '1') else 
        select_ln333_fu_4992_p3;
    select_ln315_10_fu_4771_p3 <= 
        trunc_ln324_10_fu_4743_p1 when (and_ln315_21_fu_4765_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln315_11_fu_4935_p3 <= 
        trunc_ln324_11_fu_4907_p1 when (and_ln315_23_fu_4929_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln315_1_fu_3295_p3 <= 
        trunc_ln324_1_fu_3267_p1 when (and_ln315_3_fu_3289_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln315_2_fu_3459_p3 <= 
        trunc_ln324_2_fu_3431_p1 when (and_ln315_5_fu_3453_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln315_3_fu_3623_p3 <= 
        trunc_ln324_3_fu_3595_p1 when (and_ln315_7_fu_3617_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln315_4_fu_3787_p3 <= 
        trunc_ln324_4_fu_3759_p1 when (and_ln315_9_fu_3781_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln315_5_fu_3951_p3 <= 
        trunc_ln324_5_fu_3923_p1 when (and_ln315_11_fu_3945_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln315_6_fu_4115_p3 <= 
        trunc_ln324_6_fu_4087_p1 when (and_ln315_13_fu_4109_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln315_7_fu_4279_p3 <= 
        trunc_ln324_7_fu_4251_p1 when (and_ln315_15_fu_4273_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln315_8_fu_4443_p3 <= 
        trunc_ln324_8_fu_4415_p1 when (and_ln315_17_fu_4437_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln315_9_fu_4607_p3 <= 
        trunc_ln324_9_fu_4579_p1 when (and_ln315_19_fu_4601_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln315_fu_3131_p3 <= 
        trunc_ln324_fu_3103_p1 when (and_ln315_1_fu_3125_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln333_10_fu_5862_p3 <= 
        shl_ln335_10_fu_5841_p2 when (and_ln333_10_fu_5856_p2(0) = '1') else 
        select_ln315_10_reg_7656;
    select_ln333_11_fu_5949_p3 <= 
        shl_ln335_11_fu_5928_p2 when (and_ln333_11_fu_5943_p2(0) = '1') else 
        select_ln315_11_reg_7708;
    select_ln333_1_fu_5079_p3 <= 
        shl_ln335_1_fu_5058_p2 when (and_ln333_1_fu_5073_p2(0) = '1') else 
        select_ln315_1_reg_7188;
    select_ln333_2_fu_5166_p3 <= 
        shl_ln335_2_fu_5145_p2 when (and_ln333_2_fu_5160_p2(0) = '1') else 
        select_ln315_2_reg_7240;
    select_ln333_3_fu_5253_p3 <= 
        shl_ln335_3_fu_5232_p2 when (and_ln333_3_fu_5247_p2(0) = '1') else 
        select_ln315_3_reg_7292;
    select_ln333_4_fu_5340_p3 <= 
        shl_ln335_4_fu_5319_p2 when (and_ln333_4_fu_5334_p2(0) = '1') else 
        select_ln315_4_reg_7344;
    select_ln333_5_fu_5427_p3 <= 
        shl_ln335_5_fu_5406_p2 when (and_ln333_5_fu_5421_p2(0) = '1') else 
        select_ln315_5_reg_7396;
    select_ln333_6_fu_5514_p3 <= 
        shl_ln335_6_fu_5493_p2 when (and_ln333_6_fu_5508_p2(0) = '1') else 
        select_ln315_6_reg_7448;
    select_ln333_7_fu_5601_p3 <= 
        shl_ln335_7_fu_5580_p2 when (and_ln333_7_fu_5595_p2(0) = '1') else 
        select_ln315_7_reg_7500;
    select_ln333_8_fu_5688_p3 <= 
        shl_ln335_8_fu_5667_p2 when (and_ln333_8_fu_5682_p2(0) = '1') else 
        select_ln315_8_reg_7552;
    select_ln333_9_fu_5775_p3 <= 
        shl_ln335_9_fu_5754_p2 when (and_ln333_9_fu_5769_p2(0) = '1') else 
        select_ln315_9_reg_7604;
    select_ln333_fu_4992_p3 <= 
        shl_ln335_fu_4971_p2 when (and_ln333_fu_4986_p2(0) = '1') else 
        select_ln315_reg_7136;
    sense_s_address0 <= zext_ln541_23_fu_2100_p1(4 - 1 downto 0);
    sense_s_address1 <= zext_ln541_22_fu_2019_p1(4 - 1 downto 0);
    sense_s_address10 <= zext_ln541_13_fu_1290_p1(4 - 1 downto 0);
    sense_s_address11 <= zext_ln541_12_fu_1209_p1(4 - 1 downto 0);
    sense_s_address2 <= zext_ln541_21_fu_1938_p1(4 - 1 downto 0);
    sense_s_address3 <= zext_ln541_20_fu_1857_p1(4 - 1 downto 0);
    sense_s_address4 <= zext_ln541_19_fu_1776_p1(4 - 1 downto 0);
    sense_s_address5 <= zext_ln541_18_fu_1695_p1(4 - 1 downto 0);
    sense_s_address6 <= zext_ln541_17_fu_1614_p1(4 - 1 downto 0);
    sense_s_address7 <= zext_ln541_16_fu_1533_p1(4 - 1 downto 0);
    sense_s_address8 <= zext_ln541_15_fu_1452_p1(4 - 1 downto 0);
    sense_s_address9 <= zext_ln541_14_fu_1371_p1(4 - 1 downto 0);

    sense_s_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            sense_s_ce0 <= ap_const_logic_1;
        else 
            sense_s_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            sense_s_ce1 <= ap_const_logic_1;
        else 
            sense_s_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce10_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            sense_s_ce10 <= ap_const_logic_1;
        else 
            sense_s_ce10 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce11_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            sense_s_ce11 <= ap_const_logic_1;
        else 
            sense_s_ce11 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            sense_s_ce2 <= ap_const_logic_1;
        else 
            sense_s_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce3_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            sense_s_ce3 <= ap_const_logic_1;
        else 
            sense_s_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            sense_s_ce4 <= ap_const_logic_1;
        else 
            sense_s_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce5_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            sense_s_ce5 <= ap_const_logic_1;
        else 
            sense_s_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce6_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            sense_s_ce6 <= ap_const_logic_1;
        else 
            sense_s_ce6 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce7_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            sense_s_ce7 <= ap_const_logic_1;
        else 
            sense_s_ce7 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce8_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            sense_s_ce8 <= ap_const_logic_1;
        else 
            sense_s_ce8 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce9_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            sense_s_ce9 <= ap_const_logic_1;
        else 
            sense_s_ce9 <= ap_const_logic_0;
        end if; 
    end process;

        sext_ln311_10_fu_5829_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_21_reg_7645),32));

    sext_ln311_10cast_fu_5837_p1 <= sext_ln311_10_fu_5829_p1(17 - 1 downto 0);
        sext_ln311_11_fu_5916_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_23_reg_7697),32));

    sext_ln311_11cast_fu_5924_p1 <= sext_ln311_11_fu_5916_p1(17 - 1 downto 0);
        sext_ln311_1_fu_5046_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_3_reg_7177),32));

    sext_ln311_1cast_fu_5054_p1 <= sext_ln311_1_fu_5046_p1(17 - 1 downto 0);
        sext_ln311_2_fu_5133_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_5_reg_7229),32));

    sext_ln311_2cast_fu_5141_p1 <= sext_ln311_2_fu_5133_p1(17 - 1 downto 0);
        sext_ln311_3_fu_5220_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_7_reg_7281),32));

    sext_ln311_3cast_fu_5228_p1 <= sext_ln311_3_fu_5220_p1(17 - 1 downto 0);
        sext_ln311_4_fu_5307_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_9_reg_7333),32));

    sext_ln311_4cast_fu_5315_p1 <= sext_ln311_4_fu_5307_p1(17 - 1 downto 0);
        sext_ln311_5_fu_5394_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_11_reg_7385),32));

    sext_ln311_5cast_fu_5402_p1 <= sext_ln311_5_fu_5394_p1(17 - 1 downto 0);
        sext_ln311_6_fu_5481_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_13_reg_7437),32));

    sext_ln311_6cast_fu_5489_p1 <= sext_ln311_6_fu_5481_p1(17 - 1 downto 0);
        sext_ln311_7_fu_5568_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_15_reg_7489),32));

    sext_ln311_7cast_fu_5576_p1 <= sext_ln311_7_fu_5568_p1(17 - 1 downto 0);
        sext_ln311_8_fu_5655_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_17_reg_7541),32));

    sext_ln311_8cast_fu_5663_p1 <= sext_ln311_8_fu_5655_p1(17 - 1 downto 0);
        sext_ln311_9_fu_5742_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_19_reg_7593),32));

    sext_ln311_9cast_fu_5750_p1 <= sext_ln311_9_fu_5742_p1(17 - 1 downto 0);
        sext_ln311_fu_4959_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_1_reg_7125),32));

    sext_ln311cast_fu_4967_p1 <= sext_ln311_fu_4959_p1(17 - 1 downto 0);
        sext_ln317_10_fu_4729_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_20_fu_4699_p2),32));

        sext_ln317_11_fu_4893_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_22_fu_4863_p2),32));

        sext_ln317_1_fu_3253_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_2_fu_3223_p2),32));

        sext_ln317_2_fu_3417_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_4_fu_3387_p2),32));

        sext_ln317_3_fu_3581_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_6_fu_3551_p2),32));

        sext_ln317_4_fu_3745_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_8_fu_3715_p2),32));

        sext_ln317_5_fu_3909_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_10_fu_3879_p2),32));

        sext_ln317_6_fu_4073_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_12_fu_4043_p2),32));

        sext_ln317_7_fu_4237_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_14_fu_4207_p2),32));

        sext_ln317_8_fu_4401_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_16_fu_4371_p2),32));

        sext_ln317_9_fu_4565_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_18_fu_4535_p2),32));

        sext_ln317_fu_3089_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_fu_3059_p2),32));

    sh_amt_10_fu_3879_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln296_5_fu_3849_p1));
    sh_amt_11_fu_3903_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sh_amt_10_fu_3879_p2));
    sh_amt_12_fu_4043_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln296_6_fu_4013_p1));
    sh_amt_13_fu_4067_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sh_amt_12_fu_4043_p2));
    sh_amt_14_fu_4207_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln296_7_fu_4177_p1));
    sh_amt_15_fu_4231_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sh_amt_14_fu_4207_p2));
    sh_amt_16_fu_4371_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln296_8_fu_4341_p1));
    sh_amt_17_fu_4395_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sh_amt_16_fu_4371_p2));
    sh_amt_18_fu_4535_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln296_9_fu_4505_p1));
    sh_amt_19_fu_4559_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sh_amt_18_fu_4535_p2));
    sh_amt_1_fu_3083_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sh_amt_fu_3059_p2));
    sh_amt_20_fu_4699_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln296_10_fu_4669_p1));
    sh_amt_21_fu_4723_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sh_amt_20_fu_4699_p2));
    sh_amt_22_fu_4863_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln296_11_fu_4833_p1));
    sh_amt_23_fu_4887_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sh_amt_22_fu_4863_p2));
    sh_amt_2_fu_3223_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln296_1_fu_3193_p1));
    sh_amt_3_fu_3247_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sh_amt_2_fu_3223_p2));
    sh_amt_4_fu_3387_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln296_2_fu_3357_p1));
    sh_amt_5_fu_3411_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sh_amt_4_fu_3387_p2));
    sh_amt_6_fu_3551_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln296_3_fu_3521_p1));
    sh_amt_7_fu_3575_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sh_amt_6_fu_3551_p2));
    sh_amt_8_fu_3715_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln296_4_fu_3685_p1));
    sh_amt_9_fu_3739_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sh_amt_8_fu_3715_p2));
    sh_amt_fu_3059_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln296_fu_3029_p1));
    shl_ln335_10_fu_5841_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln313_10_reg_7624),to_integer(unsigned('0' & sext_ln311_10cast_fu_5837_p1(17-1 downto 0)))));
    shl_ln335_11_fu_5928_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln313_11_reg_7676),to_integer(unsigned('0' & sext_ln311_11cast_fu_5924_p1(17-1 downto 0)))));
    shl_ln335_1_fu_5058_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln313_1_reg_7156),to_integer(unsigned('0' & sext_ln311_1cast_fu_5054_p1(17-1 downto 0)))));
    shl_ln335_2_fu_5145_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln313_2_reg_7208),to_integer(unsigned('0' & sext_ln311_2cast_fu_5141_p1(17-1 downto 0)))));
    shl_ln335_3_fu_5232_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln313_3_reg_7260),to_integer(unsigned('0' & sext_ln311_3cast_fu_5228_p1(17-1 downto 0)))));
    shl_ln335_4_fu_5319_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln313_4_reg_7312),to_integer(unsigned('0' & sext_ln311_4cast_fu_5315_p1(17-1 downto 0)))));
    shl_ln335_5_fu_5406_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln313_5_reg_7364),to_integer(unsigned('0' & sext_ln311_5cast_fu_5402_p1(17-1 downto 0)))));
    shl_ln335_6_fu_5493_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln313_6_reg_7416),to_integer(unsigned('0' & sext_ln311_6cast_fu_5489_p1(17-1 downto 0)))));
    shl_ln335_7_fu_5580_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln313_7_reg_7468),to_integer(unsigned('0' & sext_ln311_7cast_fu_5576_p1(17-1 downto 0)))));
    shl_ln335_8_fu_5667_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln313_8_reg_7520),to_integer(unsigned('0' & sext_ln311_8cast_fu_5663_p1(17-1 downto 0)))));
    shl_ln335_9_fu_5754_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln313_9_reg_7572),to_integer(unsigned('0' & sext_ln311_9cast_fu_5750_p1(17-1 downto 0)))));
    shl_ln335_fu_4971_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln313_reg_7104),to_integer(unsigned('0' & sext_ln311cast_fu_4967_p1(17-1 downto 0)))));
    ss_V_10_fu_1995_p2 <= std_logic_vector(unsigned(add_ln214_20_fu_1989_p2) + unsigned(zext_ln214_10_fu_1985_p1));
    ss_V_11_fu_2076_p2 <= std_logic_vector(unsigned(add_ln214_22_fu_2070_p2) + unsigned(zext_ln214_11_fu_2066_p1));
    ss_V_1_fu_1266_p2 <= std_logic_vector(unsigned(add_ln214_2_fu_1260_p2) + unsigned(zext_ln214_1_fu_1256_p1));
    ss_V_2_fu_1347_p2 <= std_logic_vector(unsigned(add_ln214_4_fu_1341_p2) + unsigned(zext_ln214_2_fu_1337_p1));
    ss_V_3_fu_1428_p2 <= std_logic_vector(unsigned(add_ln214_6_fu_1422_p2) + unsigned(zext_ln214_3_fu_1418_p1));
    ss_V_4_fu_1509_p2 <= std_logic_vector(unsigned(add_ln214_8_fu_1503_p2) + unsigned(zext_ln214_4_fu_1499_p1));
    ss_V_5_fu_1590_p2 <= std_logic_vector(unsigned(add_ln214_10_fu_1584_p2) + unsigned(zext_ln214_5_fu_1580_p1));
    ss_V_6_fu_1671_p2 <= std_logic_vector(unsigned(add_ln214_12_fu_1665_p2) + unsigned(zext_ln214_6_fu_1661_p1));
    ss_V_7_fu_1752_p2 <= std_logic_vector(unsigned(add_ln214_14_fu_1746_p2) + unsigned(zext_ln214_7_fu_1742_p1));
    ss_V_8_fu_1833_p2 <= std_logic_vector(unsigned(add_ln214_16_fu_1827_p2) + unsigned(zext_ln214_8_fu_1823_p1));
    ss_V_9_fu_1914_p2 <= std_logic_vector(unsigned(add_ln214_18_fu_1908_p2) + unsigned(zext_ln214_9_fu_1904_p1));
    ss_V_fu_1185_p2 <= std_logic_vector(unsigned(add_ln214_fu_1179_p2) + unsigned(zext_ln214_fu_1175_p1));
    sub_ln186_10_fu_2344_p2 <= std_logic_vector(unsigned(zext_ln1514_10_fu_2341_p1) - unsigned(nbins_s_q1));
    sub_ln186_11_fu_2367_p2 <= std_logic_vector(unsigned(zext_ln1514_11_fu_2364_p1) - unsigned(nbins_s_q0));
    sub_ln186_1_fu_2137_p2 <= std_logic_vector(unsigned(zext_ln1514_1_fu_2134_p1) - unsigned(nbins_s_q10));
    sub_ln186_2_fu_2160_p2 <= std_logic_vector(unsigned(zext_ln1514_2_fu_2157_p1) - unsigned(nbins_s_q9));
    sub_ln186_3_fu_2183_p2 <= std_logic_vector(unsigned(zext_ln1514_3_fu_2180_p1) - unsigned(nbins_s_q8));
    sub_ln186_4_fu_2206_p2 <= std_logic_vector(unsigned(zext_ln1514_4_fu_2203_p1) - unsigned(nbins_s_q7));
    sub_ln186_5_fu_2229_p2 <= std_logic_vector(unsigned(zext_ln1514_5_fu_2226_p1) - unsigned(nbins_s_q6));
    sub_ln186_6_fu_2252_p2 <= std_logic_vector(unsigned(zext_ln1514_6_fu_2249_p1) - unsigned(nbins_s_q5));
    sub_ln186_7_fu_2275_p2 <= std_logic_vector(unsigned(zext_ln1514_7_fu_2272_p1) - unsigned(nbins_s_q4));
    sub_ln186_8_fu_2298_p2 <= std_logic_vector(unsigned(zext_ln1514_8_fu_2295_p1) - unsigned(nbins_s_q3));
    sub_ln186_9_fu_2321_p2 <= std_logic_vector(unsigned(zext_ln1514_9_fu_2318_p1) - unsigned(nbins_s_q2));
    sub_ln186_fu_2114_p2 <= std_logic_vector(unsigned(zext_ln1514_fu_2111_p1) - unsigned(nbins_s_q11));
    sub_ln455_10_fu_5886_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln312_10_fu_5879_p3));
    sub_ln455_11_fu_5973_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln312_11_fu_5966_p3));
    sub_ln455_1_fu_5103_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln312_1_fu_5096_p3));
    sub_ln455_2_fu_5190_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln312_2_fu_5183_p3));
    sub_ln455_3_fu_5277_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln312_3_fu_5270_p3));
    sub_ln455_4_fu_5364_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln312_4_fu_5357_p3));
    sub_ln455_5_fu_5451_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln312_5_fu_5444_p3));
    sub_ln455_6_fu_5538_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln312_6_fu_5531_p3));
    sub_ln455_7_fu_5625_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln312_7_fu_5618_p3));
    sub_ln455_8_fu_5712_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln312_8_fu_5705_p3));
    sub_ln455_9_fu_5799_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln312_9_fu_5792_p3));
    sub_ln455_fu_5016_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln312_fu_5009_p3));
    timestamp_out <= timestamp_in_read_reg_6352_pp0_iter15_reg;
    tmp_11_fu_3962_p4 <= bitcast_ln87_6_fu_3959_p1(62 downto 52);
    tmp_13_fu_4126_p4 <= bitcast_ln87_7_fu_4123_p1(62 downto 52);
    tmp_15_fu_4290_p4 <= bitcast_ln87_8_fu_4287_p1(62 downto 52);
    tmp_17_fu_4454_p4 <= bitcast_ln87_9_fu_4451_p1(62 downto 52);
    tmp_19_fu_4618_p4 <= bitcast_ln87_10_fu_4615_p1(62 downto 52);
    tmp_1_fu_3306_p4 <= bitcast_ln87_2_fu_3303_p1(62 downto 52);
    tmp_21_fu_4782_p4 <= bitcast_ln87_11_fu_4779_p1(62 downto 52);
    tmp_3_fu_2978_p4 <= bitcast_ln87_fu_2975_p1(62 downto 52);
    tmp_4_fu_3470_p4 <= bitcast_ln87_3_fu_3467_p1(62 downto 52);
    tmp_6_fu_3634_p4 <= bitcast_ln87_4_fu_3631_p1(62 downto 52);
    tmp_9_fu_3798_p4 <= bitcast_ln87_5_fu_3795_p1(62 downto 52);
    tmp_fu_3142_p4 <= bitcast_ln87_1_fu_3139_p1(62 downto 52);
    trunc_ln1494_10_fu_2082_p4 <= FIFO_11(13 downto 12);
    trunc_ln1494_1_fu_1272_p4 <= FIFO_1(13 downto 12);
    trunc_ln1494_2_fu_1353_p4 <= FIFO_2(13 downto 12);
    trunc_ln1494_3_fu_1434_p4 <= FIFO_3(13 downto 12);
    trunc_ln1494_4_fu_1515_p4 <= FIFO_4(13 downto 12);
    trunc_ln1494_5_fu_1596_p4 <= FIFO_5(13 downto 12);
    trunc_ln1494_6_fu_1677_p4 <= FIFO_6(13 downto 12);
    trunc_ln1494_7_fu_1758_p4 <= FIFO_7(13 downto 12);
    trunc_ln1494_8_fu_1839_p4 <= FIFO_8(13 downto 12);
    trunc_ln1494_9_fu_1920_p4 <= FIFO_9(13 downto 12);
    trunc_ln1494_s_fu_2001_p4 <= FIFO_10(13 downto 12);
    trunc_ln1_fu_1191_p4 <= FIFO_0(13 downto 12);
    trunc_ln291_10_fu_4647_p1 <= reg_10_fu_4644_p1(63 - 1 downto 0);
    trunc_ln291_11_fu_4811_p1 <= reg_11_fu_4808_p1(63 - 1 downto 0);
    trunc_ln291_1_fu_3171_p1 <= reg_1_fu_3168_p1(63 - 1 downto 0);
    trunc_ln291_2_fu_3335_p1 <= reg_2_fu_3332_p1(63 - 1 downto 0);
    trunc_ln291_3_fu_3499_p1 <= reg_3_fu_3496_p1(63 - 1 downto 0);
    trunc_ln291_4_fu_3663_p1 <= reg_4_fu_3660_p1(63 - 1 downto 0);
    trunc_ln291_5_fu_3827_p1 <= reg_5_fu_3824_p1(63 - 1 downto 0);
    trunc_ln291_6_fu_3991_p1 <= reg_6_fu_3988_p1(63 - 1 downto 0);
    trunc_ln291_7_fu_4155_p1 <= reg_7_fu_4152_p1(63 - 1 downto 0);
    trunc_ln291_8_fu_4319_p1 <= reg_8_fu_4316_p1(63 - 1 downto 0);
    trunc_ln291_9_fu_4483_p1 <= reg_9_fu_4480_p1(63 - 1 downto 0);
    trunc_ln291_fu_3007_p1 <= reg_fu_3004_p1(63 - 1 downto 0);
    trunc_ln300_10_fu_4673_p1 <= reg_10_fu_4644_p1(52 - 1 downto 0);
    trunc_ln300_11_fu_4837_p1 <= reg_11_fu_4808_p1(52 - 1 downto 0);
    trunc_ln300_1_fu_3197_p1 <= reg_1_fu_3168_p1(52 - 1 downto 0);
    trunc_ln300_2_fu_3361_p1 <= reg_2_fu_3332_p1(52 - 1 downto 0);
    trunc_ln300_3_fu_3525_p1 <= reg_3_fu_3496_p1(52 - 1 downto 0);
    trunc_ln300_4_fu_3689_p1 <= reg_4_fu_3660_p1(52 - 1 downto 0);
    trunc_ln300_5_fu_3853_p1 <= reg_5_fu_3824_p1(52 - 1 downto 0);
    trunc_ln300_6_fu_4017_p1 <= reg_6_fu_3988_p1(52 - 1 downto 0);
    trunc_ln300_7_fu_4181_p1 <= reg_7_fu_4152_p1(52 - 1 downto 0);
    trunc_ln300_8_fu_4345_p1 <= reg_8_fu_4316_p1(52 - 1 downto 0);
    trunc_ln300_9_fu_4509_p1 <= reg_9_fu_4480_p1(52 - 1 downto 0);
    trunc_ln300_fu_3033_p1 <= reg_fu_3004_p1(52 - 1 downto 0);
    trunc_ln313_10_fu_4677_p1 <= reg_10_fu_4644_p1(17 - 1 downto 0);
    trunc_ln313_11_fu_4841_p1 <= reg_11_fu_4808_p1(17 - 1 downto 0);
    trunc_ln313_1_fu_3201_p1 <= reg_1_fu_3168_p1(17 - 1 downto 0);
    trunc_ln313_2_fu_3365_p1 <= reg_2_fu_3332_p1(17 - 1 downto 0);
    trunc_ln313_3_fu_3529_p1 <= reg_3_fu_3496_p1(17 - 1 downto 0);
    trunc_ln313_4_fu_3693_p1 <= reg_4_fu_3660_p1(17 - 1 downto 0);
    trunc_ln313_5_fu_3857_p1 <= reg_5_fu_3824_p1(17 - 1 downto 0);
    trunc_ln313_6_fu_4021_p1 <= reg_6_fu_3988_p1(17 - 1 downto 0);
    trunc_ln313_7_fu_4185_p1 <= reg_7_fu_4152_p1(17 - 1 downto 0);
    trunc_ln313_8_fu_4349_p1 <= reg_8_fu_4316_p1(17 - 1 downto 0);
    trunc_ln313_9_fu_4513_p1 <= reg_9_fu_4480_p1(17 - 1 downto 0);
    trunc_ln313_fu_3037_p1 <= reg_fu_3004_p1(17 - 1 downto 0);
    trunc_ln324_10_fu_4743_p1 <= lshr_ln317_10_fu_4737_p2(17 - 1 downto 0);
    trunc_ln324_11_fu_4907_p1 <= lshr_ln317_11_fu_4901_p2(17 - 1 downto 0);
    trunc_ln324_1_fu_3267_p1 <= lshr_ln317_1_fu_3261_p2(17 - 1 downto 0);
    trunc_ln324_2_fu_3431_p1 <= lshr_ln317_2_fu_3425_p2(17 - 1 downto 0);
    trunc_ln324_3_fu_3595_p1 <= lshr_ln317_3_fu_3589_p2(17 - 1 downto 0);
    trunc_ln324_4_fu_3759_p1 <= lshr_ln317_4_fu_3753_p2(17 - 1 downto 0);
    trunc_ln324_5_fu_3923_p1 <= lshr_ln317_5_fu_3917_p2(17 - 1 downto 0);
    trunc_ln324_6_fu_4087_p1 <= lshr_ln317_6_fu_4081_p2(17 - 1 downto 0);
    trunc_ln324_7_fu_4251_p1 <= lshr_ln317_7_fu_4245_p2(17 - 1 downto 0);
    trunc_ln324_8_fu_4415_p1 <= lshr_ln317_8_fu_4409_p2(17 - 1 downto 0);
    trunc_ln324_9_fu_4579_p1 <= lshr_ln317_9_fu_4573_p2(17 - 1 downto 0);
    trunc_ln324_fu_3103_p1 <= lshr_ln317_fu_3097_p2(17 - 1 downto 0);
    trunc_ln87_10_fu_4628_p1 <= bitcast_ln87_10_fu_4615_p1(52 - 1 downto 0);
    trunc_ln87_11_fu_4792_p1 <= bitcast_ln87_11_fu_4779_p1(52 - 1 downto 0);
    trunc_ln87_1_fu_3152_p1 <= bitcast_ln87_1_fu_3139_p1(52 - 1 downto 0);
    trunc_ln87_2_fu_3316_p1 <= bitcast_ln87_2_fu_3303_p1(52 - 1 downto 0);
    trunc_ln87_3_fu_3480_p1 <= bitcast_ln87_3_fu_3467_p1(52 - 1 downto 0);
    trunc_ln87_4_fu_3644_p1 <= bitcast_ln87_4_fu_3631_p1(52 - 1 downto 0);
    trunc_ln87_5_fu_3808_p1 <= bitcast_ln87_5_fu_3795_p1(52 - 1 downto 0);
    trunc_ln87_6_fu_3972_p1 <= bitcast_ln87_6_fu_3959_p1(52 - 1 downto 0);
    trunc_ln87_7_fu_4136_p1 <= bitcast_ln87_7_fu_4123_p1(52 - 1 downto 0);
    trunc_ln87_8_fu_4300_p1 <= bitcast_ln87_8_fu_4287_p1(52 - 1 downto 0);
    trunc_ln87_9_fu_4464_p1 <= bitcast_ln87_9_fu_4451_p1(52 - 1 downto 0);
    trunc_ln87_fu_2988_p1 <= bitcast_ln87_fu_2975_p1(52 - 1 downto 0);
    xor_ln308_10_fu_5869_p2 <= (icmp_ln308_10_reg_7630 xor ap_const_lv1_1);
    xor_ln308_11_fu_5956_p2 <= (icmp_ln308_11_reg_7682 xor ap_const_lv1_1);
    xor_ln308_1_fu_5086_p2 <= (icmp_ln308_1_reg_7162 xor ap_const_lv1_1);
    xor_ln308_2_fu_5173_p2 <= (icmp_ln308_2_reg_7214 xor ap_const_lv1_1);
    xor_ln308_3_fu_5260_p2 <= (icmp_ln308_3_reg_7266 xor ap_const_lv1_1);
    xor_ln308_4_fu_5347_p2 <= (icmp_ln308_4_reg_7318 xor ap_const_lv1_1);
    xor_ln308_5_fu_5434_p2 <= (icmp_ln308_5_reg_7370 xor ap_const_lv1_1);
    xor_ln308_6_fu_5521_p2 <= (icmp_ln308_6_reg_7422 xor ap_const_lv1_1);
    xor_ln308_7_fu_5608_p2 <= (icmp_ln308_7_reg_7474 xor ap_const_lv1_1);
    xor_ln308_8_fu_5695_p2 <= (icmp_ln308_8_reg_7526 xor ap_const_lv1_1);
    xor_ln308_9_fu_5782_p2 <= (icmp_ln308_9_reg_7578 xor ap_const_lv1_1);
    xor_ln308_fu_4999_p2 <= (icmp_ln308_reg_7110 xor ap_const_lv1_1);
    xor_ln312_10_fu_4753_p2 <= (or_ln312_10_fu_4747_p2 xor ap_const_lv1_1);
    xor_ln312_11_fu_4917_p2 <= (or_ln312_11_fu_4911_p2 xor ap_const_lv1_1);
    xor_ln312_1_fu_3277_p2 <= (or_ln312_1_fu_3271_p2 xor ap_const_lv1_1);
    xor_ln312_2_fu_3441_p2 <= (or_ln312_2_fu_3435_p2 xor ap_const_lv1_1);
    xor_ln312_3_fu_3605_p2 <= (or_ln312_3_fu_3599_p2 xor ap_const_lv1_1);
    xor_ln312_4_fu_3769_p2 <= (or_ln312_4_fu_3763_p2 xor ap_const_lv1_1);
    xor_ln312_5_fu_3933_p2 <= (or_ln312_5_fu_3927_p2 xor ap_const_lv1_1);
    xor_ln312_6_fu_4097_p2 <= (or_ln312_6_fu_4091_p2 xor ap_const_lv1_1);
    xor_ln312_7_fu_4261_p2 <= (or_ln312_7_fu_4255_p2 xor ap_const_lv1_1);
    xor_ln312_8_fu_4425_p2 <= (or_ln312_8_fu_4419_p2 xor ap_const_lv1_1);
    xor_ln312_9_fu_4589_p2 <= (or_ln312_9_fu_4583_p2 xor ap_const_lv1_1);
    xor_ln312_fu_3113_p2 <= (or_ln312_fu_3107_p2 xor ap_const_lv1_1);
    xor_ln314_10_fu_5850_p2 <= (or_ln314_10_fu_5846_p2 xor ap_const_lv1_1);
    xor_ln314_11_fu_5937_p2 <= (or_ln314_11_fu_5933_p2 xor ap_const_lv1_1);
    xor_ln314_1_fu_5067_p2 <= (or_ln314_1_fu_5063_p2 xor ap_const_lv1_1);
    xor_ln314_2_fu_5154_p2 <= (or_ln314_2_fu_5150_p2 xor ap_const_lv1_1);
    xor_ln314_3_fu_5241_p2 <= (or_ln314_3_fu_5237_p2 xor ap_const_lv1_1);
    xor_ln314_4_fu_5328_p2 <= (or_ln314_4_fu_5324_p2 xor ap_const_lv1_1);
    xor_ln314_5_fu_5415_p2 <= (or_ln314_5_fu_5411_p2 xor ap_const_lv1_1);
    xor_ln314_6_fu_5502_p2 <= (or_ln314_6_fu_5498_p2 xor ap_const_lv1_1);
    xor_ln314_7_fu_5589_p2 <= (or_ln314_7_fu_5585_p2 xor ap_const_lv1_1);
    xor_ln314_8_fu_5676_p2 <= (or_ln314_8_fu_5672_p2 xor ap_const_lv1_1);
    xor_ln314_9_fu_5763_p2 <= (or_ln314_9_fu_5759_p2 xor ap_const_lv1_1);
    xor_ln314_fu_4980_p2 <= (or_ln314_fu_4976_p2 xor ap_const_lv1_1);
    zext_ln1035_10_fu_1560_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_15_fu_1554_p2),2));
    zext_ln1035_11_fu_1570_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_16_fu_1564_p2),2));
    zext_ln1035_12_fu_1641_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_18_fu_1635_p2),2));
    zext_ln1035_13_fu_1651_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_19_fu_1645_p2),2));
    zext_ln1035_14_fu_1722_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_21_fu_1716_p2),2));
    zext_ln1035_15_fu_1732_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_22_fu_1726_p2),2));
    zext_ln1035_16_fu_1803_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_24_fu_1797_p2),2));
    zext_ln1035_17_fu_1813_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_25_fu_1807_p2),2));
    zext_ln1035_18_fu_1884_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_27_fu_1878_p2),2));
    zext_ln1035_19_fu_1894_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_28_fu_1888_p2),2));
    zext_ln1035_1_fu_1165_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_1_fu_1159_p2),2));
    zext_ln1035_20_fu_1965_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_30_fu_1959_p2),2));
    zext_ln1035_21_fu_1975_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_31_fu_1969_p2),2));
    zext_ln1035_22_fu_2046_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_33_fu_2040_p2),2));
    zext_ln1035_23_fu_2056_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_34_fu_2050_p2),2));
    zext_ln1035_2_fu_1236_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_3_fu_1230_p2),2));
    zext_ln1035_3_fu_1246_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_4_fu_1240_p2),2));
    zext_ln1035_4_fu_1317_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_6_fu_1311_p2),2));
    zext_ln1035_5_fu_1327_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_7_fu_1321_p2),2));
    zext_ln1035_6_fu_1398_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_9_fu_1392_p2),2));
    zext_ln1035_7_fu_1408_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_10_fu_1402_p2),2));
    zext_ln1035_8_fu_1479_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_12_fu_1473_p2),2));
    zext_ln1035_9_fu_1489_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_13_fu_1483_p2),2));
    zext_ln1035_fu_1155_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_fu_1149_p2),2));
    zext_ln1496_10_fu_2606_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_10_fu_2601_p2),15));
    zext_ln1496_11_fu_2623_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_11_fu_2616_p3),15));
    zext_ln1496_12_fu_2647_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_12_fu_2642_p2),15));
    zext_ln1496_13_fu_2664_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_13_fu_2657_p3),15));
    zext_ln1496_14_fu_2688_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_14_fu_2683_p2),15));
    zext_ln1496_15_fu_2705_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_15_fu_2698_p3),15));
    zext_ln1496_16_fu_2729_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_16_fu_2724_p2),15));
    zext_ln1496_17_fu_2746_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_17_fu_2739_p3),15));
    zext_ln1496_18_fu_2770_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_18_fu_2765_p2),15));
    zext_ln1496_19_fu_2787_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_19_fu_2780_p3),15));
    zext_ln1496_1_fu_2418_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_1_fu_2411_p3),15));
    zext_ln1496_20_fu_2811_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_20_fu_2806_p2),15));
    zext_ln1496_21_fu_2828_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_21_fu_2821_p3),15));
    zext_ln1496_22_fu_2852_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_22_fu_2847_p2),15));
    zext_ln1496_23_fu_2869_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_23_fu_2862_p3),15));
    zext_ln1496_2_fu_2442_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_2_fu_2437_p2),15));
    zext_ln1496_3_fu_2459_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_3_fu_2452_p3),15));
    zext_ln1496_4_fu_2483_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_4_fu_2478_p2),15));
    zext_ln1496_5_fu_2500_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_5_fu_2493_p3),15));
    zext_ln1496_6_fu_2524_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_6_fu_2519_p2),15));
    zext_ln1496_7_fu_2541_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_7_fu_2534_p3),15));
    zext_ln1496_8_fu_2565_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_8_fu_2560_p2),15));
    zext_ln1496_9_fu_2582_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_9_fu_2575_p3),15));
    zext_ln1496_fu_2401_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_fu_2396_p2),15));
    zext_ln1514_10_fu_2341_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_58_reg_6312),7));
    zext_ln1514_11_fu_2364_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_59_reg_6332),7));
    zext_ln1514_1_fu_2134_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_49_reg_6132),7));
    zext_ln1514_2_fu_2157_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_50_reg_6152),7));
    zext_ln1514_3_fu_2180_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_51_reg_6172),7));
    zext_ln1514_4_fu_2203_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_52_reg_6192),7));
    zext_ln1514_5_fu_2226_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_53_reg_6212),7));
    zext_ln1514_6_fu_2249_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_54_reg_6232),7));
    zext_ln1514_7_fu_2272_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_55_reg_6252),7));
    zext_ln1514_8_fu_2295_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_56_reg_6272),7));
    zext_ln1514_9_fu_2318_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_57_reg_6292),7));
    zext_ln1514_fu_2111_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_48_reg_6112),7));
    zext_ln186_10_fu_2797_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln186_9_reg_6572_pp0_iter3_reg),14));
    zext_ln186_11_fu_2838_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln186_10_reg_6592_pp0_iter3_reg),14));
    zext_ln186_1_fu_2428_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln186_2_reg_6392_pp0_iter3_reg),14));
    zext_ln186_2_fu_2469_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln186_4_reg_6412_pp0_iter3_reg),14));
    zext_ln186_3_fu_2510_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln186_6_reg_6432_pp0_iter3_reg),14));
    zext_ln186_4_fu_2551_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln186_8_reg_6452_pp0_iter3_reg),14));
    zext_ln186_5_fu_2592_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln186_s_reg_6472_pp0_iter3_reg),14));
    zext_ln186_6_fu_2633_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln186_1_reg_6492_pp0_iter3_reg),14));
    zext_ln186_7_fu_2674_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln186_3_reg_6512_pp0_iter3_reg),14));
    zext_ln186_8_fu_2715_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln186_5_reg_6532_pp0_iter3_reg),14));
    zext_ln186_9_fu_2756_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln186_7_reg_6552_pp0_iter3_reg),14));
    zext_ln186_fu_2387_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_reg_6372_pp0_iter3_reg),14));
    zext_ln214_10_fu_1985_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_32_fu_1979_p2),2));
    zext_ln214_11_fu_2066_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_35_fu_2060_p2),2));
    zext_ln214_1_fu_1256_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_5_fu_1250_p2),2));
    zext_ln214_2_fu_1337_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_8_fu_1331_p2),2));
    zext_ln214_3_fu_1418_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_11_fu_1412_p2),2));
    zext_ln214_4_fu_1499_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_14_fu_1493_p2),2));
    zext_ln214_5_fu_1580_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_17_fu_1574_p2),2));
    zext_ln214_6_fu_1661_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_20_fu_1655_p2),2));
    zext_ln214_7_fu_1742_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_23_fu_1736_p2),2));
    zext_ln214_8_fu_1823_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_26_fu_1817_p2),2));
    zext_ln214_9_fu_1904_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_29_fu_1898_p2),2));
    zext_ln214_fu_1175_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_2_fu_1169_p2),2));
    zext_ln296_10_fu_4669_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_10_fu_4659_p4),12));
    zext_ln296_11_fu_4833_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_11_fu_4823_p4),12));
    zext_ln296_1_fu_3193_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_1_fu_3183_p4),12));
    zext_ln296_2_fu_3357_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_2_fu_3347_p4),12));
    zext_ln296_3_fu_3521_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_3_fu_3511_p4),12));
    zext_ln296_4_fu_3685_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_4_fu_3675_p4),12));
    zext_ln296_5_fu_3849_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_5_fu_3839_p4),12));
    zext_ln296_6_fu_4013_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_6_fu_4003_p4),12));
    zext_ln296_7_fu_4177_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_7_fu_4167_p4),12));
    zext_ln296_8_fu_4341_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_8_fu_4331_p4),12));
    zext_ln296_9_fu_4505_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_9_fu_4495_p4),12));
    zext_ln296_fu_3029_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_fu_3019_p4),12));
    zext_ln305_10_fu_4689_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_21_fu_4681_p3),54));
    zext_ln305_11_fu_4853_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_23_fu_4845_p3),54));
    zext_ln305_1_fu_3213_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_3_fu_3205_p3),54));
    zext_ln305_2_fu_3377_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_5_fu_3369_p3),54));
    zext_ln305_3_fu_3541_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_7_fu_3533_p3),54));
    zext_ln305_4_fu_3705_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_9_fu_3697_p3),54));
    zext_ln305_5_fu_3869_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_11_fu_3861_p3),54));
    zext_ln305_6_fu_4033_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_13_fu_4025_p3),54));
    zext_ln305_7_fu_4197_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_15_fu_4189_p3),54));
    zext_ln305_8_fu_4361_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_17_fu_4353_p3),54));
    zext_ln305_9_fu_4525_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_19_fu_4517_p3),54));
    zext_ln305_fu_3049_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_1_fu_3041_p3),54));
    zext_ln317_10_fu_4733_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln317_10_fu_4729_p1),54));
    zext_ln317_11_fu_4897_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln317_11_fu_4893_p1),54));
    zext_ln317_1_fu_3257_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln317_1_fu_3253_p1),54));
    zext_ln317_2_fu_3421_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln317_2_fu_3417_p1),54));
    zext_ln317_3_fu_3585_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln317_3_fu_3581_p1),54));
    zext_ln317_4_fu_3749_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln317_4_fu_3745_p1),54));
    zext_ln317_5_fu_3913_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln317_5_fu_3909_p1),54));
    zext_ln317_6_fu_4077_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln317_6_fu_4073_p1),54));
    zext_ln317_7_fu_4241_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln317_7_fu_4237_p1),54));
    zext_ln317_8_fu_4405_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln317_8_fu_4401_p1),54));
    zext_ln317_9_fu_4569_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln317_9_fu_4565_p1),54));
    zext_ln317_fu_3093_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln317_fu_3089_p1),54));
    zext_ln541_10_fu_2025_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_V_10_fu_1995_p2),64));
    zext_ln541_11_fu_2106_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_V_11_fu_2076_p2),64));
    zext_ln541_12_fu_1209_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_fu_1201_p3),64));
    zext_ln541_13_fu_1290_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_4_fu_1282_p3),64));
    zext_ln541_14_fu_1371_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_8_fu_1363_p3),64));
    zext_ln541_15_fu_1452_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_13_fu_1444_p3),64));
    zext_ln541_16_fu_1533_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_17_fu_1525_p3),64));
    zext_ln541_17_fu_1614_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_21_fu_1606_p3),64));
    zext_ln541_18_fu_1695_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_25_fu_1687_p3),64));
    zext_ln541_19_fu_1776_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_29_fu_1768_p3),64));
    zext_ln541_1_fu_1296_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_V_1_fu_1266_p2),64));
    zext_ln541_20_fu_1857_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_33_fu_1849_p3),64));
    zext_ln541_21_fu_1938_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_37_fu_1930_p3),64));
    zext_ln541_22_fu_2019_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_41_fu_2011_p3),64));
    zext_ln541_23_fu_2100_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_45_fu_2092_p3),64));
    zext_ln541_2_fu_1377_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_V_2_fu_1347_p2),64));
    zext_ln541_3_fu_1458_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_V_3_fu_1428_p2),64));
    zext_ln541_4_fu_1539_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_V_4_fu_1509_p2),64));
    zext_ln541_5_fu_1620_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_V_5_fu_1590_p2),64));
    zext_ln541_6_fu_1701_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_V_6_fu_1671_p2),64));
    zext_ln541_7_fu_1782_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_V_7_fu_1752_p2),64));
    zext_ln541_8_fu_1863_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_V_8_fu_1833_p2),64));
    zext_ln541_9_fu_1944_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_V_9_fu_1914_p2),64));
    zext_ln541_fu_1215_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_V_fu_1185_p2),64));
end behav;
