Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,15
design__inferred_latch__count,0
design__instance__count,1303
design__instance__area,11780
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,15
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0005857541691511869
power__switching__total,0.00017006021516863257
power__leakage__total,1.277283789846706E-8
power__total,0.0007558271172456443
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.2633075221275782
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.26159739004323096
timing__hold__ws__corner:nom_tt_025C_1v80,0.32876724495595133
timing__setup__ws__corner:nom_tt_025C_1v80,13.978943731564053
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.328767
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,16.498404
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,10
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,15
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.2673447927596581
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.266165236273785
timing__hold__ws__corner:nom_ss_100C_1v60,0.8960495932198234
timing__setup__ws__corner:nom_ss_100C_1v60,12.313774348718175
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.896050
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,12.853487
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,15
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.2601165190199528
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.25865454954420347
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11536028014924507
timing__setup__ws__corner:nom_ff_n40C_1v95,14.59996254107409
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.115360
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,17.773998
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,10
design__max_fanout_violation__count,15
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.25852495875798903
clock__skew__worst_setup,0.25745600824407233
timing__hold__ws,0.11254919537139126
timing__setup__ws,12.230940162418971
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.112549
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,12.721330
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 111.52
design__core__bbox,2.76 2.72 158.24 108.8
design__io,45
design__die__area,17954.7
design__core__area,16493.3
design__instance__count__stdcell,1303
design__instance__area__stdcell,11780
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.714232
design__instance__utilization__stdcell,0.714232
design__instance__count__class:buffer,8
design__instance__count__class:inverter,42
design__instance__count__class:sequential_cell,188
design__instance__count__class:multi_input_combinational_cell,651
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,860
design__instance__count__class:tap_cell,225
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,23049
design__violations,0
design__instance__count__class:timing_repair_buffer,156
design__instance__count__class:clock_buffer,21
design__instance__count__class:clock_inverter,11
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,91
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,1
design__instance__count__class:antenna_cell,1
route__net,1081
route__net__special,2
route__drc_errors__iter:1,728
route__wirelength__iter:1,26942
route__drc_errors__iter:2,374
route__wirelength__iter:2,26572
route__drc_errors__iter:3,329
route__wirelength__iter:3,26393
route__drc_errors__iter:4,58
route__wirelength__iter:4,26359
route__drc_errors__iter:5,0
route__wirelength__iter:5,26337
route__drc_errors,0
route__wirelength,26337
route__vias,8150
route__vias__singlecut,8150
route__vias__multicut,0
design__disconnected_pin__count,13
design__critical_disconnected_pin__count,0
route__wirelength__max,297.82
timing__unannotated_net__count__corner:nom_tt_025C_1v80,38
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,38
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,38
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,15
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.26143252191941135
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.2601197941779681
timing__hold__ws__corner:min_tt_025C_1v80,0.3234276826791547
timing__setup__ws__corner:min_tt_025C_1v80,14.023611113732471
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.323428
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,16.537300
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,38
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,0
design__max_fanout_violation__count__corner:min_ss_100C_1v60,15
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.2649328331704451
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.2640860105344625
timing__hold__ws__corner:min_ss_100C_1v60,0.8869957241979444
timing__setup__ws__corner:min_ss_100C_1v60,12.39371751417949
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.886996
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,12.996055
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,38
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,15
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.25852495875798903
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.25745600824407233
timing__hold__ws__corner:min_ff_n40C_1v95,0.11254919537139126
timing__setup__ws__corner:min_ff_n40C_1v95,14.628797254285155
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.112549
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,17.799173
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,38
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,15
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.2661426987457477
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.26382621833935277
timing__hold__ws__corner:max_tt_025C_1v80,0.3332361703122136
timing__setup__ws__corner:max_tt_025C_1v80,13.931872938523952
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.333236
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,16.461042
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,38
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,10
design__max_fanout_violation__count__corner:max_ss_100C_1v60,15
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.2705302447520034
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.26899086497367275
timing__hold__ws__corner:max_ss_100C_1v60,0.9015063395401833
timing__setup__ws__corner:max_ss_100C_1v60,12.230940162418971
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.901506
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,12.721330
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,38
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,15
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.2627810821099878
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.261242312954338
timing__hold__ws__corner:max_ff_n40C_1v95,0.11858075967900787
timing__setup__ws__corner:max_ff_n40C_1v95,14.569006857736795
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.118581
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,17.747627
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,38
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,38
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79994
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000618596
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000687063
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000119063
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000687063
design_powergrid__voltage__worst,0.0000687063
design_powergrid__voltage__worst__net:VPWR,1.79994
design_powergrid__drop__worst,0.0000687063
design_powergrid__drop__worst__net:VPWR,0.0000618596
design_powergrid__voltage__worst__net:VGND,0.0000687063
design_powergrid__drop__worst__net:VGND,0.0000687063
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000012500000000000000599021700298241199789117672480642795562744140625
ir__drop__worst,0.000061900000000000000269402555819198141762171871960163116455078125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
