initSidebarItems({"mod":[["hifcr","high interrupt flag clear register"],["hisr","high interrupt status register"],["lifcr","low interrupt flag clear register"],["lisr","low interrupt status register"],["s0cr","stream x configuration register"],["s0fcr","stream x FIFO control register"],["s0m0ar","stream x memory 0 address register"],["s0m1ar","stream x memory 1 address register"],["s0ndtr","stream x number of data register"],["s0par","stream x peripheral address register"],["s1cr","stream x configuration register"],["s1fcr","stream x FIFO control register"],["s1m0ar","stream x memory 0 address register"],["s1m1ar","stream x memory 1 address register"],["s1ndtr","stream x number of data register"],["s1par","stream x peripheral address register"],["s2cr","stream x configuration register"],["s2fcr","stream x FIFO control register"],["s2m0ar","stream x memory 0 address register"],["s2m1ar","stream x memory 1 address register"],["s2ndtr","stream x number of data register"],["s2par","stream x peripheral address register"],["s3cr","stream x configuration register"],["s3fcr","stream x FIFO control register"],["s3m0ar","stream x memory 0 address register"],["s3m1ar","stream x memory 1 address register"],["s3ndtr","stream x number of data register"],["s3par","stream x peripheral address register"],["s4cr","stream x configuration register"],["s4fcr","stream x FIFO control register"],["s4m0ar","stream x memory 0 address register"],["s4m1ar","stream x memory 1 address register"],["s4ndtr","stream x number of data register"],["s4par","stream x peripheral address register"],["s5cr","stream x configuration register"],["s5fcr","stream x FIFO control register"],["s5m0ar","stream x memory 0 address register"],["s5m1ar","stream x memory 1 address register"],["s5ndtr","stream x number of data register"],["s5par","stream x peripheral address register"],["s6cr","stream x configuration register"],["s6fcr","stream x FIFO control register"],["s6m0ar","stream x memory 0 address register"],["s6m1ar","stream x memory 1 address register"],["s6ndtr","stream x number of data register"],["s6par","stream x peripheral address register"],["s7cr","stream x configuration register"],["s7fcr","stream x FIFO control register"],["s7m0ar","stream x memory 0 address register"],["s7m1ar","stream x memory 1 address register"],["s7ndtr","stream x number of data register"],["s7par","stream x peripheral address register"]],"struct":[["HIFCR","high interrupt flag clear register"],["HISR","high interrupt status register"],["LIFCR","low interrupt flag clear register"],["LISR","low interrupt status register"],["RegisterBlock","Register block"],["S0CR","stream x configuration register"],["S0FCR","stream x FIFO control register"],["S0M0AR","stream x memory 0 address register"],["S0M1AR","stream x memory 1 address register"],["S0NDTR","stream x number of data register"],["S0PAR","stream x peripheral address register"],["S1CR","stream x configuration register"],["S1FCR","stream x FIFO control register"],["S1M0AR","stream x memory 0 address register"],["S1M1AR","stream x memory 1 address register"],["S1NDTR","stream x number of data register"],["S1PAR","stream x peripheral address register"],["S2CR","stream x configuration register"],["S2FCR","stream x FIFO control register"],["S2M0AR","stream x memory 0 address register"],["S2M1AR","stream x memory 1 address register"],["S2NDTR","stream x number of data register"],["S2PAR","stream x peripheral address register"],["S3CR","stream x configuration register"],["S3FCR","stream x FIFO control register"],["S3M0AR","stream x memory 0 address register"],["S3M1AR","stream x memory 1 address register"],["S3NDTR","stream x number of data register"],["S3PAR","stream x peripheral address register"],["S4CR","stream x configuration register"],["S4FCR","stream x FIFO control register"],["S4M0AR","stream x memory 0 address register"],["S4M1AR","stream x memory 1 address register"],["S4NDTR","stream x number of data register"],["S4PAR","stream x peripheral address register"],["S5CR","stream x configuration register"],["S5FCR","stream x FIFO control register"],["S5M0AR","stream x memory 0 address register"],["S5M1AR","stream x memory 1 address register"],["S5NDTR","stream x number of data register"],["S5PAR","stream x peripheral address register"],["S6CR","stream x configuration register"],["S6FCR","stream x FIFO control register"],["S6M0AR","stream x memory 0 address register"],["S6M1AR","stream x memory 1 address register"],["S6NDTR","stream x number of data register"],["S6PAR","stream x peripheral address register"],["S7CR","stream x configuration register"],["S7FCR","stream x FIFO control register"],["S7M0AR","stream x memory 0 address register"],["S7M1AR","stream x memory 1 address register"],["S7NDTR","stream x number of data register"],["S7PAR","stream x peripheral address register"]]});