

================================================================
== Vitis HLS Report for 'exp_32_10_s'
================================================================
* Date:           Wed Jul 31 17:00:48 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Deit_cpp
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.156 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  50.000 ns|  50.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.34>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:287]   --->   Operation 7 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x_l_int = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %x_read, i32 22, i32 26"   --->   Operation 8 'partselect' 'x_l_int' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln594 = trunc i32 %x_read"   --->   Operation 9 'trunc' 'trunc_ln594' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_l_fract = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i22.i1, i22 %trunc_ln594, i1 0"   --->   Operation 10 'bitconcatenate' 'x_l_fract' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %x_read, i32 31" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:287]   --->   Operation 11 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node or_ln300_1)   --->   "%p_Result_82 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %x_read, i32 26"   --->   Operation 12 'bitselect' 'p_Result_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node or_ln300_1)   --->   "%overf = xor i1 %p_Result_s, i1 %p_Result_82"   --->   Operation 13 'xor' 'overf' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node or_ln300_1)   --->   "%p_Result_83 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %x_read, i32 27"   --->   Operation 14 'bitselect' 'p_Result_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node or_ln300_1)   --->   "%xor_ln176 = xor i1 %p_Result_s, i1 %p_Result_83"   --->   Operation 15 'xor' 'xor_ln176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node or_ln300_1)   --->   "%p_Result_84 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %x_read, i32 28"   --->   Operation 16 'bitselect' 'p_Result_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node or_ln300_1)   --->   "%xor_ln176_1 = xor i1 %p_Result_s, i1 %p_Result_84"   --->   Operation 17 'xor' 'xor_ln176_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node or_ln300_3)   --->   "%p_Result_85 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %x_read, i32 29"   --->   Operation 18 'bitselect' 'p_Result_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node or_ln300_3)   --->   "%xor_ln176_2 = xor i1 %p_Result_s, i1 %p_Result_85"   --->   Operation 19 'xor' 'xor_ln176_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node or_ln300_3)   --->   "%p_Result_86 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %x_read, i32 30"   --->   Operation 20 'bitselect' 'p_Result_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node or_ln300_3)   --->   "%xor_ln176_3 = xor i1 %p_Result_s, i1 %p_Result_86"   --->   Operation 21 'xor' 'xor_ln176_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.75ns)   --->   "%icmp_ln1653 = icmp_eq  i5 %x_l_int, i5 15"   --->   Operation 22 'icmp' 'icmp_ln1653' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.05ns)   --->   "%icmp_ln1651 = icmp_ugt  i23 %x_l_fract, i23 7905299"   --->   Operation 23 'icmp' 'icmp_ln1651' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node or_ln300_3)   --->   "%and_ln300 = and i1 %icmp_ln1653, i1 %icmp_ln1651" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:300]   --->   Operation 24 'and' 'and_ln300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %x_read, i32 19, i32 25"   --->   Operation 25 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_470 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %x_read, i32 11, i32 18"   --->   Operation 26 'partselect' 'tmp_470' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%x_msb_ind_3_V = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %x_read, i32 6, i32 10"   --->   Operation 27 'partselect' 'x_msb_ind_3_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%x_msb_ind_4_V = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %x_read, i32 3, i32 5"   --->   Operation 28 'partselect' 'x_msb_ind_4_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln594_1 = trunc i32 %x_read"   --->   Operation 29 'trunc' 'trunc_ln594_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%x_lsb_ind_V = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln594_1, i1 0"   --->   Operation 30 'bitconcatenate' 'x_lsb_ind_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln1271 = zext i3 %x_msb_ind_4_V"   --->   Operation 31 'zext' 'zext_ln1271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln1273 = zext i4 %x_lsb_ind_V"   --->   Operation 32 'zext' 'zext_ln1273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [3/3] (0.99ns) (grouped into DSP with root node exp_x_msb_4_lsb_m_1_m_V)   --->   "%r_V_552 = mul i7 %zext_ln1271, i7 %zext_ln1273"   --->   Operation 33 'mul' 'r_V_552' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln594_2 = trunc i32 %x_read"   --->   Operation 34 'trunc' 'trunc_ln594_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node or_ln300_1)   --->   "%or_ln300 = or i1 %overf, i1 %xor_ln176_1" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:300]   --->   Operation 35 'or' 'or_ln300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln300_1 = or i1 %or_ln300, i1 %xor_ln176" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:300]   --->   Operation 36 'or' 'or_ln300_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node or_ln300_3)   --->   "%or_ln300_2 = or i1 %xor_ln176_3, i1 %and_ln300" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:300]   --->   Operation 37 'or' 'or_ln300_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln300_3 = or i1 %or_ln300_2, i1 %xor_ln176_2" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:300]   --->   Operation 38 'or' 'or_ln300_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 0.99>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln541 = zext i3 %x_msb_ind_4_V"   --->   Operation 39 'zext' 'zext_ln541' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%f_x_msb_4_h_table_V_addr = getelementptr i6 %f_x_msb_4_h_table_V, i64 0, i64 %zext_ln541" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:333]   --->   Operation 40 'getelementptr' 'f_x_msb_4_h_table_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (0.67ns)   --->   "%f_x_msb_4_h_V = load i3 %f_x_msb_4_h_table_V_addr" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:333]   --->   Operation 41 'load' 'f_x_msb_4_h_V' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 8> <ROM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%f_x_msb_4_l_table_V_addr = getelementptr i7 %f_x_msb_4_l_table_V, i64 0, i64 %zext_ln541" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:334]   --->   Operation 42 'getelementptr' 'f_x_msb_4_l_table_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [2/2] (0.67ns)   --->   "%f_x_msb_4_l_V = load i3 %f_x_msb_4_l_table_V_addr" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:334]   --->   Operation 43 'load' 'f_x_msb_4_l_V' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 8> <ROM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln541_2 = zext i4 %x_lsb_ind_V"   --->   Operation 44 'zext' 'zext_ln541_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%f_x_lsb_table_V_addr = getelementptr i8 %f_x_lsb_table_V, i64 0, i64 %zext_ln541_2" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:342]   --->   Operation 45 'getelementptr' 'f_x_lsb_table_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [2/2] (0.67ns)   --->   "%f_x_lsb_V = load i4 %f_x_lsb_table_V_addr" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:342]   --->   Operation 46 'load' 'f_x_lsb_V' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 47 [2/3] (0.99ns) (grouped into DSP with root node exp_x_msb_4_lsb_m_1_m_V)   --->   "%r_V_552 = mul i7 %zext_ln1271, i7 %zext_ln1273"   --->   Operation 47 'mul' 'r_V_552' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 1.32>
ST_3 : Operation 48 [1/2] (0.67ns)   --->   "%f_x_msb_4_h_V = load i3 %f_x_msb_4_h_table_V_addr" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:333]   --->   Operation 48 'load' 'f_x_msb_4_h_V' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 8> <ROM>
ST_3 : Operation 49 [1/2] (0.67ns)   --->   "%f_x_msb_4_l_V = load i3 %f_x_msb_4_l_table_V_addr" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:334]   --->   Operation 49 'load' 'f_x_msb_4_l_V' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 8> <ROM>
ST_3 : Operation 50 [1/2] (0.67ns)   --->   "%f_x_lsb_V = load i4 %f_x_lsb_table_V_addr" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:342]   --->   Operation 50 'load' 'f_x_lsb_V' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 51 [1/3] (0.00ns) (grouped into DSP with root node exp_x_msb_4_lsb_m_1_m_V)   --->   "%r_V_552 = mul i7 %zext_ln1271, i7 %zext_ln1273"   --->   Operation 51 'mul' 'r_V_552' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %f_x_lsb_V, i32 5, i32 7"   --->   Operation 52 'partselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%p_Result_112 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %f_x_msb_4_h_V, i3 %tmp_45"   --->   Operation 53 'bitconcatenate' 'p_Result_112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln294 = zext i9 %p_Result_112"   --->   Operation 54 'zext' 'zext_ln294' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into DSP with root node exp_x_msb_4_lsb_m_1_m_V)   --->   "%zext_ln813 = zext i7 %r_V_552"   --->   Operation 55 'zext' 'zext_ln813' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [2/2] (0.64ns) (root node of the DSP)   --->   "%exp_x_msb_4_lsb_m_1_m_V = add i10 %zext_ln294, i10 %zext_ln813"   --->   Operation 56 'add' 'exp_x_msb_4_lsb_m_1_m_V' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln594_3 = trunc i8 %f_x_lsb_V"   --->   Operation 57 'trunc' 'trunc_ln594_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln541_3 = zext i5 %x_msb_ind_3_V"   --->   Operation 58 'zext' 'zext_ln541_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%f_x_msb_3_table_V_addr = getelementptr i32 %f_x_msb_3_table_V, i64 0, i64 %zext_ln541_3" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:369]   --->   Operation 59 'getelementptr' 'f_x_msb_3_table_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [2/2] (1.23ns)   --->   "%f_x_msb_3_V = load i5 %f_x_msb_3_table_V_addr" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:369]   --->   Operation 60 'load' 'f_x_msb_3_V' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln541_4 = zext i8 %tmp_470"   --->   Operation 61 'zext' 'zext_ln541_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%f_x_msb_2_table_V_addr = getelementptr i46 %f_x_msb_2_table_V, i64 0, i64 %zext_ln541_4" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:445]   --->   Operation 62 'getelementptr' 'f_x_msb_2_table_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [2/2] (1.23ns)   --->   "%f_x_msb_2_V = load i8 %f_x_msb_2_table_V_addr" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:445]   --->   Operation 63 'load' 'f_x_msb_2_V' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 46> <Depth = 256> <ROM>

State 4 <SV = 3> <Delay = 7.15>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%p_Result_111 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %p_Result_s, i7 %tmp"   --->   Operation 64 'bitconcatenate' 'p_Result_111' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/2] (0.64ns) (root node of the DSP)   --->   "%exp_x_msb_4_lsb_m_1_m_V = add i10 %zext_ln294, i10 %zext_ln813"   --->   Operation 65 'add' 'exp_x_msb_4_lsb_m_1_m_V' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%p_Result_113 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i6.i10.i10.i5.i4.i7, i6 %trunc_ln594_2, i10 0, i10 %exp_x_msb_4_lsb_m_1_m_V, i5 %trunc_ln594_3, i4 0, i7 %f_x_msb_4_l_V"   --->   Operation 66 'bitconcatenate' 'p_Result_113' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/2] (1.23ns)   --->   "%f_x_msb_3_V = load i5 %f_x_msb_3_table_V_addr" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:369]   --->   Operation 67 'load' 'f_x_msb_3_V' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%p_Result_114 = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i5.i7.i32, i5 %x_msb_ind_3_V, i7 0, i32 %f_x_msb_3_V"   --->   Operation 68 'bitconcatenate' 'p_Result_114' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln1271_1 = zext i44 %p_Result_114"   --->   Operation 69 'zext' 'zext_ln1271_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln1273_3 = zext i42 %p_Result_113"   --->   Operation 70 'zext' 'zext_ln1273_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (3.78ns)   --->   "%r_V_553 = mul i86 %zext_ln1271_1, i86 %zext_ln1273_3"   --->   Operation 71 'mul' 'r_V_553' <Predicate = true> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i31 @_ssdm_op_PartSelect.i31.i86.i32.i32, i86 %r_V_553, i32 55, i32 85"   --->   Operation 72 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln1347 = zext i31 %trunc_ln"   --->   Operation 73 'zext' 'zext_ln1347' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%rhs_256 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i5.i7.i32.i3, i5 %x_msb_ind_3_V, i7 0, i32 %f_x_msb_3_V, i3 0"   --->   Operation 74 'bitconcatenate' 'rhs_256' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln1347_1 = zext i47 %rhs_256"   --->   Operation 75 'zext' 'zext_ln1347_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln813_15 = zext i42 %p_Result_113"   --->   Operation 76 'zext' 'zext_ln813_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (1.04ns)   --->   "%add_ln813 = add i43 %zext_ln813_15, i43 %zext_ln1347"   --->   Operation 77 'add' 'add_ln813' <Predicate = true> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln813_16 = zext i43 %add_ln813"   --->   Operation 78 'zext' 'zext_ln813_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (1.08ns)   --->   "%exp_x_msb_3_4_lsb_m_1_V = add i48 %zext_ln813_16, i48 %zext_ln1347_1"   --->   Operation 79 'add' 'exp_x_msb_3_4_lsb_m_1_V' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/2] (1.23ns)   --->   "%f_x_msb_2_V = load i8 %f_x_msb_2_table_V_addr" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:445]   --->   Operation 80 'load' 'f_x_msb_2_V' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 46> <Depth = 256> <ROM>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%f_x_msb_2_h_V = partselect i5 @_ssdm_op_PartSelect.i5.i46.i32.i32, i46 %f_x_msb_2_V, i32 41, i32 45"   --->   Operation 81 'partselect' 'f_x_msb_2_h_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln813_17 = zext i5 %f_x_msb_2_h_V"   --->   Operation 82 'zext' 'zext_ln813_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln813_18 = zext i8 %tmp_470"   --->   Operation 83 'zext' 'zext_ln813_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.76ns)   --->   "%ret_V_254 = add i9 %zext_ln813_18, i9 %zext_ln813_17"   --->   Operation 84 'add' 'ret_V_254' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln594_4 = trunc i46 %f_x_msb_2_V"   --->   Operation 85 'trunc' 'trunc_ln594_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln541_5 = zext i8 %p_Result_111"   --->   Operation 86 'zext' 'zext_ln541_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%exp_x_msb_1_table_V_addr = getelementptr i50 %exp_x_msb_1_table_V, i64 0, i64 %zext_ln541_5" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:523]   --->   Operation 87 'getelementptr' 'exp_x_msb_1_table_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [2/2] (1.23ns)   --->   "%exp_x_msb_1_V = load i8 %exp_x_msb_1_table_V_addr" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:523]   --->   Operation 88 'load' 'exp_x_msb_1_V' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 256> <ROM>

State 5 <SV = 4> <Delay = 6.08>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%p_Result_115 = bitconcatenate i50 @_ssdm_op_BitConcatenate.i50.i9.i41, i9 %ret_V_254, i41 %trunc_ln594_4"   --->   Operation 89 'bitconcatenate' 'p_Result_115' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln1271_2 = zext i50 %p_Result_115"   --->   Operation 90 'zext' 'zext_ln1271_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln1273_4 = zext i48 %exp_x_msb_3_4_lsb_m_1_V"   --->   Operation 91 'zext' 'zext_ln1273_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (3.90ns)   --->   "%r_V_554 = mul i98 %zext_ln1271_2, i98 %zext_ln1273_4"   --->   Operation 92 'mul' 'r_V_554' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln1347_1 = partselect i46 @_ssdm_op_PartSelect.i46.i98.i32.i32, i98 %r_V_554, i32 52, i32 97"   --->   Operation 93 'partselect' 'trunc_ln1347_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln1347_2 = zext i46 %trunc_ln1347_1"   --->   Operation 94 'zext' 'zext_ln1347_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%rhs_258 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i9.i41.i6, i9 %ret_V_254, i41 %trunc_ln594_4, i6 0"   --->   Operation 95 'bitconcatenate' 'rhs_258' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (1.09ns)   --->   "%add_ln1347 = add i48 %exp_x_msb_3_4_lsb_m_1_V, i48 %zext_ln1347_2"   --->   Operation 96 'add' 'add_ln1347' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln1347_3 = zext i48 %add_ln1347"   --->   Operation 97 'zext' 'zext_ln1347_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (1.09ns)   --->   "%ret_V = add i56 %zext_ln1347_3, i56 %rhs_258"   --->   Operation 98 'add' 'ret_V' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%exp_x_msb_2_3_4_lsb_m_1_V = partselect i50 @_ssdm_op_PartSelect.i50.i56.i32.i32, i56 %ret_V, i32 6, i32 55"   --->   Operation 99 'partselect' 'exp_x_msb_2_3_4_lsb_m_1_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/2] (1.23ns)   --->   "%exp_x_msb_1_V = load i8 %exp_x_msb_1_table_V_addr" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:523]   --->   Operation 100 'load' 'exp_x_msb_1_V' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 256> <ROM>

State 6 <SV = 5> <Delay = 6.91>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%specpipeline_ln41 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_24" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:41]   --->   Operation 101 'specpipeline' 'specpipeline_ln41' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_144)   --->   "%y_V = xor i1 %p_Result_s, i1 1" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:301]   --->   Operation 102 'xor' 'y_V' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_144)   --->   "%select_ln288 = select i1 %y_V, i46 70368744177663, i46 0" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:288]   --->   Operation 103 'select' 'select_ln288' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln1271_3 = zext i50 %exp_x_msb_1_V"   --->   Operation 104 'zext' 'zext_ln1271_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln1273_5 = zext i50 %exp_x_msb_2_3_4_lsb_m_1_V"   --->   Operation 105 'zext' 'zext_ln1273_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (3.90ns)   --->   "%r_V = mul i100 %zext_ln1273_5, i100 %zext_ln1271_3"   --->   Operation 106 'mul' 'r_V' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln813_s = partselect i48 @_ssdm_op_PartSelect.i48.i100.i32.i32, i100 %r_V, i32 52, i32 99"   --->   Operation 107 'partselect' 'trunc_ln813_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln813_19 = zext i48 %trunc_ln813_s"   --->   Operation 108 'zext' 'zext_ln813_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (1.10ns)   --->   "%y_l_V = add i50 %exp_x_msb_1_V, i50 %zext_ln813_19"   --->   Operation 109 'add' 'y_l_V' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_144)   --->   "%y_V_1 = partselect i46 @_ssdm_op_PartSelect.i46.i50.i32.i32, i50 %y_l_V, i32 4, i32 49"   --->   Operation 110 'partselect' 'y_V_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_144)   --->   "%or_ln300_4 = or i1 %or_ln300_3, i1 %or_ln300_1" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:300]   --->   Operation 111 'or' 'or_ln300_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 112 [1/1] (0.47ns) (out node of the LUT)   --->   "%p_Val2_144 = select i1 %or_ln300_4, i46 %select_ln288, i46 %y_V_1" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:300]   --->   Operation 112 'select' 'p_Val2_144' <Predicate = true> <Delay = 0.47> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_457 = partselect i2 @_ssdm_op_PartSelect.i2.i46.i32.i32, i46 %p_Val2_144, i32 44, i32 45" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:533]   --->   Operation 113 'partselect' 'tmp_457' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.44ns)   --->   "%overf_1 = icmp_ne  i2 %tmp_457, i2 0" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:533]   --->   Operation 114 'icmp' 'overf_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node or_ln533_4)   --->   "%p_Result_99 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %p_Val2_144, i32 43"   --->   Operation 115 'bitselect' 'p_Result_99' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node or_ln533_4)   --->   "%p_Result_100 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %p_Val2_144, i32 42"   --->   Operation 116 'bitselect' 'p_Result_100' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node or_ln533_4)   --->   "%p_Result_101 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %p_Val2_144, i32 41"   --->   Operation 117 'bitselect' 'p_Result_101' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node or_ln533_4)   --->   "%p_Result_102 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %p_Val2_144, i32 40"   --->   Operation 118 'bitselect' 'p_Result_102' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node or_ln533_4)   --->   "%p_Result_103 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %p_Val2_144, i32 39"   --->   Operation 119 'bitselect' 'p_Result_103' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node or_ln533_6)   --->   "%p_Result_104 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %p_Val2_144, i32 38"   --->   Operation 120 'bitselect' 'p_Result_104' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node or_ln533_6)   --->   "%p_Result_105 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %p_Val2_144, i32 37"   --->   Operation 121 'bitselect' 'p_Result_105' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node or_ln533_6)   --->   "%p_Result_106 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %p_Val2_144, i32 36"   --->   Operation 122 'bitselect' 'p_Result_106' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node overf_2)   --->   "%p_Result_107 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %p_Val2_144, i32 35"   --->   Operation 123 'bitselect' 'p_Result_107' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node overf_2)   --->   "%p_Result_108 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %p_Val2_144, i32 34"   --->   Operation 124 'bitselect' 'p_Result_108' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node overf_2)   --->   "%p_Result_109 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %p_Val2_144, i32 33"   --->   Operation 125 'bitselect' 'p_Result_109' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node overf_2)   --->   "%p_Result_110 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %p_Val2_144, i32 32"   --->   Operation 126 'bitselect' 'p_Result_110' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node or_ln533_4)   --->   "%or_ln533 = or i1 %overf_1, i1 %p_Result_100" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:533]   --->   Operation 127 'or' 'or_ln533' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node or_ln533_4)   --->   "%or_ln533_1 = or i1 %or_ln533, i1 %p_Result_99" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:533]   --->   Operation 128 'or' 'or_ln533_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node or_ln533_4)   --->   "%or_ln533_2 = or i1 %p_Result_102, i1 %p_Result_103" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:533]   --->   Operation 129 'or' 'or_ln533_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node or_ln533_4)   --->   "%or_ln533_3 = or i1 %or_ln533_2, i1 %p_Result_101" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:533]   --->   Operation 130 'or' 'or_ln533_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 131 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln533_4 = or i1 %or_ln533_3, i1 %or_ln533_1" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:533]   --->   Operation 131 'or' 'or_ln533_4' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node or_ln533_6)   --->   "%or_ln533_5 = or i1 %p_Result_105, i1 %p_Result_106" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:533]   --->   Operation 132 'or' 'or_ln533_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 133 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln533_6 = or i1 %or_ln533_5, i1 %p_Result_104" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:533]   --->   Operation 133 'or' 'or_ln533_6' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node overf_2)   --->   "%or_ln533_7 = or i1 %p_Result_107, i1 %p_Result_108" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:533]   --->   Operation 134 'or' 'or_ln533_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node overf_2)   --->   "%or_ln533_8 = or i1 %p_Result_109, i1 %p_Result_110" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:533]   --->   Operation 135 'or' 'or_ln533_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node overf_2)   --->   "%or_ln533_9 = or i1 %or_ln533_8, i1 %or_ln533_7" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:533]   --->   Operation 136 'or' 'or_ln533_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node overf_2)   --->   "%or_ln533_10 = or i1 %or_ln533_9, i1 %or_ln533_6" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:533]   --->   Operation 137 'or' 'or_ln533_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (0.28ns) (out node of the LUT)   --->   "%overf_2 = or i1 %or_ln533_10, i1 %or_ln533_4" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:533]   --->   Operation 138 'or' 'overf_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln536)   --->   "%tmp_s = partselect i31 @_ssdm_op_PartSelect.i31.i46.i32.i32, i46 %p_Val2_144, i32 1, i32 31"   --->   Operation 139 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln536 = select i1 %overf_2, i31 2147483647, i31 %tmp_s" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:536]   --->   Operation 140 'select' 'select_ln536' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%ret_ln953 = ret i31 %select_ln536" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:953]   --->   Operation 141 'ret' 'ret_ln953' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.34ns
The critical path consists of the following:
	wire read operation ('x_read', E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:287) on port 'x' (E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:287) [9]  (0 ns)
	'icmp' operation ('icmp_ln1651') [25]  (1.05 ns)
	'and' operation ('and_ln300', E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:300) [26]  (0 ns)
	'or' operation ('or_ln300_2', E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:300) [101]  (0 ns)
	'or' operation ('or_ln300_3', E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:300) [102]  (0.287 ns)

 <State 2>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[51] ('r.V') [46]  (0.996 ns)

 <State 3>: 1.32ns
The critical path consists of the following:
	'load' operation ('f_x_msb_4_h.V', E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:333) on array 'f_x_msb_4_h_table_V' [38]  (0.677 ns)
	'add' operation of DSP[51] ('exp_x_msb_4_lsb_m_1_m.V') [51]  (0.645 ns)

 <State 4>: 7.16ns
The critical path consists of the following:
	'load' operation ('f_x_msb_3.V', E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:369) on array 'f_x_msb_3_table_V' [57]  (1.24 ns)
	'mul' operation ('r.V') [61]  (3.79 ns)
	'add' operation ('add_ln813') [67]  (1.05 ns)
	'add' operation ('exp_x_msb_3_4_lsb_m_1.V') [69]  (1.08 ns)

 <State 5>: 6.09ns
The critical path consists of the following:
	'mul' operation ('r.V') [81]  (3.9 ns)
	'add' operation ('add_ln1347') [85]  (1.09 ns)
	'add' operation ('ret.V') [87]  (1.1 ns)

 <State 6>: 6.92ns
The critical path consists of the following:
	'mul' operation ('r.V') [94]  (3.9 ns)
	'add' operation ('y_l.V') [97]  (1.1 ns)
	'select' operation ('__Val2__', E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:300) [104]  (0.474 ns)
	'icmp' operation ('overf', E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:533) [106]  (0.446 ns)
	'or' operation ('or_ln533', E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:533) [119]  (0 ns)
	'or' operation ('or_ln533_1', E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:533) [120]  (0 ns)
	'or' operation ('or_ln533_4', E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:533) [123]  (0.287 ns)
	'or' operation ('overf', E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:533) [130]  (0.287 ns)
	'select' operation ('select_ln536', E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:536) [132]  (0.418 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
