{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1417575728952 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1417575728954 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 02 22:02:08 2014 " "Processing started: Tue Dec 02 22:02:08 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1417575728954 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1417575728954 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project5 -c Debug " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project5 -c Debug" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1417575728954 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1417575731414 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Project5.v(154) " "Verilog HDL warning at Project5.v(154): extended using \"x\" or \"z\"" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 154 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1417575731688 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "msclk msClk Project5.v(183) " "Verilog HDL Declaration information at Project5.v(183): object \"msclk\" differs only in case from object \"msClk\" in the same scope" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 183 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1417575731689 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "KEY key Project5.v(172) " "Verilog HDL Declaration information at Project5.v(172): object \"KEY\" differs only in case from object \"key\" in the same scope" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 172 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1417575731689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project5.v 4 4 " "Found 4 design units, including 4 entities, in source file project5.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClkDivider " "Found entity 1: ClkDivider" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417575731694 ""} { "Info" "ISGN_ENTITY_NAME" "2 Project5 " "Found entity 2: Project5" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417575731694 ""} { "Info" "ISGN_ENTITY_NAME" "3 IO_controller " "Found entity 3: IO_controller" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417575731694 ""} { "Info" "ISGN_ENTITY_NAME" "4 dec2_7seg " "Found entity 4: dec2_7seg" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 197 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417575731694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417575731694 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "TimerDevice.v(55) " "Verilog HDL warning at TimerDevice.v(55): extended using \"x\" or \"z\"" {  } { { "TimerDevice.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/TimerDevice.v" 55 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1417575731706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timerdevice.v 1 1 " "Found 1 design units, including 1 entities, in source file timerdevice.v" { { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "TimerDevice.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/TimerDevice.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417575731708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417575731708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negregister.v 1 1 " "Found 1 design units, including 1 entities, in source file negregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 negRegister " "Found entity 1: negRegister" {  } { { "negRegister.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/negRegister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417575731720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417575731720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pclogic.v 1 1 " "Found 1 design units, including 1 entities, in source file pclogic.v" { { "Info" "ISGN_ENTITY_NAME" "1 PcLogic " "Found entity 1: PcLogic" {  } { { "PcLogic.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/PcLogic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417575731734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417575731734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Alu " "Found entity 1: Alu" {  } { { "Alu.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417575731751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417575731751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstMemory " "Found entity 1: InstMemory" {  } { { "InstMemory.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/InstMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417575731764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417575731764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417575731776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417575731776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSeg " "Found entity 1: SevenSeg" {  } { { "SevenSeg.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/SevenSeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417575731788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417575731788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextension.v 1 1 " "Found 1 design units, including 1 entities, in source file signextension.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtension " "Found entity 1: SignExtension" {  } { { "SignExtension.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/SignExtension.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417575731801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417575731801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417575731815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417575731815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417575731828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417575731828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2to1 " "Found entity 1: Mux2to1" {  } { { "Mux2to1.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Mux2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417575731840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417575731840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417575731858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417575731858 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DataMemory.v(19) " "Verilog HDL warning at DataMemory.v(19): extended using \"x\" or \"z\"" {  } { { "DataMemory.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/DataMemory.v" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1417575731870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/DataMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417575731872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417575731872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchaddrcalculator.v 1 1 " "Found 1 design units, including 1 entities, in source file branchaddrcalculator.v" { { "Info" "ISGN_ENTITY_NAME" "1 BranchAddrCalculator " "Found entity 1: BranchAddrCalculator" {  } { { "BranchAddrCalculator.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/BranchAddrCalculator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417575731889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417575731889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/comparator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417575731908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417575731908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4to1 " "Found entity 1: Mux4to1" {  } { { "Mux4to1.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Mux4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417575731920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417575731920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelinereg.v 1 1 " "Found 1 design units, including 1 entities, in source file pipelinereg.v" { { "Info" "ISGN_ENTITY_NAME" "1 PipeLineReg " "Found entity 1: PipeLineReg" {  } { { "PipeLineReg.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/PipeLineReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417575731934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417575731934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bubbler.v 1 1 " "Found 1 design units, including 1 entities, in source file bubbler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bubbler " "Found entity 1: Bubbler" {  } { { "Bubbler.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Bubbler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417575731948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417575731948 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "KeyDevices.v(65) " "Verilog HDL warning at KeyDevices.v(65): extended using \"x\" or \"z\"" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/KeyDevices.v" 65 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1417575731964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keydevices.v 1 1 " "Found 1 design units, including 1 entities, in source file keydevices.v" { { "Info" "ISGN_ENTITY_NAME" "1 KeyDevices " "Found entity 1: KeyDevices" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/KeyDevices.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417575731966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417575731966 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "LEDandHEXDevices.v(30) " "Verilog HDL warning at LEDandHEXDevices.v(30): extended using \"x\" or \"z\"" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/LEDandHEXDevices.v" 30 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1417575731977 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "LEDandHEXDevices.v(65) " "Verilog HDL warning at LEDandHEXDevices.v(65): extended using \"x\" or \"z\"" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/LEDandHEXDevices.v" 65 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1417575731978 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LEDandHEXDevices.v(94) " "Verilog HDL information at LEDandHEXDevices.v(94): always construct contains both blocking and non-blocking assignments" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/LEDandHEXDevices.v" 94 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1417575731978 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "LEDandHEXDevices.v(105) " "Verilog HDL warning at LEDandHEXDevices.v(105): extended using \"x\" or \"z\"" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/LEDandHEXDevices.v" 105 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1417575731978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledandhexdevices.v 3 3 " "Found 3 design units, including 3 entities, in source file ledandhexdevices.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ledr " "Found entity 1: Ledr" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/LEDandHEXDevices.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417575731980 ""} { "Info" "ISGN_ENTITY_NAME" "2 Ledg " "Found entity 2: Ledg" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/LEDandHEXDevices.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417575731980 ""} { "Info" "ISGN_ENTITY_NAME" "3 Hex " "Found entity 3: Hex" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/LEDandHEXDevices.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417575731980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417575731980 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SwitchDevices.v(89) " "Verilog HDL warning at SwitchDevices.v(89): extended using \"x\" or \"z\"" {  } { { "SwitchDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/SwitchDevices.v" 89 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1417575731991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switchdevices.v 1 1 " "Found 1 design units, including 1 entities, in source file switchdevices.v" { { "Info" "ISGN_ENTITY_NAME" "1 SwitchDevices " "Found entity 1: SwitchDevices" {  } { { "SwitchDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/SwitchDevices.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417575731992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417575731992 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "KEY key MemoryBus.v(11) " "Verilog HDL Declaration information at MemoryBus.v(11): object \"KEY\" differs only in case from object \"key\" in the same scope" {  } { { "MemoryBus.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/MemoryBus.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1417575732003 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LEDR ledR MemoryBus.v(12) " "Verilog HDL Declaration information at MemoryBus.v(12): object \"LEDR\" differs only in case from object \"ledR\" in the same scope" {  } { { "MemoryBus.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/MemoryBus.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1417575732004 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LEDG ledG MemoryBus.v(13) " "Verilog HDL Declaration information at MemoryBus.v(13): object \"LEDG\" differs only in case from object \"ledG\" in the same scope" {  } { { "MemoryBus.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/MemoryBus.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1417575732004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorybus.v 1 1 " "Found 1 design units, including 1 entities, in source file memorybus.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryBus " "Found entity 1: MemoryBus" {  } { { "MemoryBus.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/MemoryBus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417575732005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417575732005 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IDN idn SystemRegisterFile.v(10) " "Verilog HDL Declaration information at SystemRegisterFile.v(10): object \"IDN\" differs only in case from object \"idn\" in the same scope" {  } { { "SystemRegisterFile.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/SystemRegisterFile.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1417575732017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "systemregisterfile.v 1 1 " "Found 1 design units, including 1 entities, in source file systemregisterfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 SystemRegisterFile " "Found entity 1: SystemRegisterFile" {  } { { "SystemRegisterFile.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/SystemRegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417575732019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417575732019 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Project5.v(102) " "Verilog HDL Instantiation warning at Project5.v(102): instance has no name" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 102 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1417575732021 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Project5.v(103) " "Verilog HDL Instantiation warning at Project5.v(103): instance has no name" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 103 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1417575732021 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Project5.v(104) " "Verilog HDL Instantiation warning at Project5.v(104): instance has no name" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 104 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1417575732021 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Project5.v(105) " "Verilog HDL Instantiation warning at Project5.v(105): instance has no name" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 105 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1417575732021 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Project5 " "Elaborating entity \"Project5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1417575732416 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..4\] Project5.v(23) " "Output port \"LEDR\[9..4\]\" at Project5.v(23) has no driver" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1417575732427 "|Project5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[7..6\] Project5.v(24) " "Output port \"LEDG\[7..6\]\" at Project5.v(24) has no driver" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1417575732428 "|Project5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClkDivider ClkDivider:clkdi " "Elaborating entity \"ClkDivider\" for hierarchy \"ClkDivider:clkdi\"" {  } { { "Project5.v" "clkdi" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575732437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:pc " "Elaborating entity \"Register\" for hierarchy \"Register:pc\"" {  } { { "Project5.v" "pc" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575732445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PcLogic PcLogic:pcLogic " "Elaborating entity \"PcLogic\" for hierarchy \"PcLogic:pcLogic\"" {  } { { "Project5.v" "pcLogic" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575732456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4to1 Mux4to1:muxPcOut " "Elaborating entity \"Mux4to1\" for hierarchy \"Mux4to1:muxPcOut\"" {  } { { "Project5.v" "muxPcOut" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575732482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1 Mux2to1:muxIntrPc " "Elaborating entity \"Mux2to1\" for hierarchy \"Mux2to1:muxIntrPc\"" {  } { { "Project5.v" "muxIntrPc" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575732492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec2_7seg dec2_7seg:comb_5 " "Elaborating entity \"dec2_7seg\" for hierarchy \"dec2_7seg:comb_5\"" {  } { { "Project5.v" "comb_5" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575732509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BranchAddrCalculator BranchAddrCalculator:bac " "Elaborating entity \"BranchAddrCalculator\" for hierarchy \"BranchAddrCalculator:bac\"" {  } { { "Project5.v" "bac" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575732543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstMemory InstMemory:instMem " "Elaborating entity \"InstMemory\" for hierarchy \"InstMemory:instMem\"" {  } { { "Project5.v" "instMem" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575732553 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "data InstMemory.v(11) " "Verilog HDL warning at InstMemory.v(11): object data used but never assigned" {  } { { "InstMemory.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/InstMemory.v" 11 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1417575732556 "|Project5|InstMemory:instMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:cont " "Elaborating entity \"Controller\" for hierarchy \"Controller:cont\"" {  } { { "Project5.v" "cont" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575732564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtension SignExtension:se " "Elaborating entity \"SignExtension\" for hierarchy \"SignExtension:se\"" {  } { { "Project5.v" "se" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575732574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:regFile " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:regFile\"" {  } { { "Project5.v" "regFile" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575732584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alu Alu:alu1 " "Elaborating entity \"Alu\" for hierarchy \"Alu:alu1\"" {  } { { "Project5.v" "alu1" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575732600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bubbler Bubbler:bubbler " "Elaborating entity \"Bubbler\" for hierarchy \"Bubbler:bubbler\"" {  } { { "Project5.v" "bubbler" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575732614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipeLineReg PipeLineReg:pipelineregister " "Elaborating entity \"PipeLineReg\" for hierarchy \"PipeLineReg:pipelineregister\"" {  } { { "Project5.v" "pipelineregister" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575732626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SystemRegisterFile SystemRegisterFile:systemReg " "Elaborating entity \"SystemRegisterFile\" for hierarchy \"SystemRegisterFile:systemReg\"" {  } { { "Project5.v" "systemReg" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575732641 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "data SystemRegisterFile.v(26) " "Verilog HDL warning at SystemRegisterFile.v(26): initial value for variable data should be constant" {  } { { "SystemRegisterFile.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/SystemRegisterFile.v" 26 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1417575732644 "|Project5|SystemRegisterFile:systemReg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:dataMem " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:dataMem\"" {  } { { "Project5.v" "dataMem" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575732824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_controller IO_controller:ioCtrl " "Elaborating entity \"IO_controller\" for hierarchy \"IO_controller:ioCtrl\"" {  } { { "Project5.v" "ioCtrl" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575732844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClkDivider IO_controller:ioCtrl\|ClkDivider:msClk " "Elaborating entity \"ClkDivider\" for hierarchy \"IO_controller:ioCtrl\|ClkDivider:msClk\"" {  } { { "Project5.v" "msClk" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575732855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyDevices IO_controller:ioCtrl\|KeyDevices:key " "Elaborating entity \"KeyDevices\" for hierarchy \"IO_controller:ioCtrl\|KeyDevices:key\"" {  } { { "Project5.v" "key" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575732863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SwitchDevices IO_controller:ioCtrl\|SwitchDevices:switches " "Elaborating entity \"SwitchDevices\" for hierarchy \"IO_controller:ioCtrl\|SwitchDevices:switches\"" {  } { { "Project5.v" "switches" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575732873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer IO_controller:ioCtrl\|Timer:timer " "Elaborating entity \"Timer\" for hierarchy \"IO_controller:ioCtrl\|Timer:timer\"" {  } { { "Project5.v" "timer" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575732885 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "intrAddr\[15\] " "Net \"intrAddr\[15\]\" is missing source, defaulting to GND" {  } { { "Project5.v" "intrAddr\[15\]" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417575733168 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "intrAddr\[14\] " "Net \"intrAddr\[14\]\" is missing source, defaulting to GND" {  } { { "Project5.v" "intrAddr\[14\]" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417575733168 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "intrAddr\[13\] " "Net \"intrAddr\[13\]\" is missing source, defaulting to GND" {  } { { "Project5.v" "intrAddr\[13\]" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417575733168 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "intrAddr\[12\] " "Net \"intrAddr\[12\]\" is missing source, defaulting to GND" {  } { { "Project5.v" "intrAddr\[12\]" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417575733168 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "intrAddr\[11\] " "Net \"intrAddr\[11\]\" is missing source, defaulting to GND" {  } { { "Project5.v" "intrAddr\[11\]" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417575733168 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "intrAddr\[10\] " "Net \"intrAddr\[10\]\" is missing source, defaulting to GND" {  } { { "Project5.v" "intrAddr\[10\]" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417575733168 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "intrAddr\[9\] " "Net \"intrAddr\[9\]\" is missing source, defaulting to GND" {  } { { "Project5.v" "intrAddr\[9\]" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417575733168 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "intrAddr\[8\] " "Net \"intrAddr\[8\]\" is missing source, defaulting to GND" {  } { { "Project5.v" "intrAddr\[8\]" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417575733168 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "intrAddr\[7\] " "Net \"intrAddr\[7\]\" is missing source, defaulting to GND" {  } { { "Project5.v" "intrAddr\[7\]" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417575733168 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "intrAddr\[6\] " "Net \"intrAddr\[6\]\" is missing source, defaulting to GND" {  } { { "Project5.v" "intrAddr\[6\]" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417575733168 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "intrAddr\[5\] " "Net \"intrAddr\[5\]\" is missing source, defaulting to GND" {  } { { "Project5.v" "intrAddr\[5\]" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417575733168 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "intrAddr\[4\] " "Net \"intrAddr\[4\]\" is missing source, defaulting to GND" {  } { { "Project5.v" "intrAddr\[4\]" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417575733168 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "intrAddr\[3\] " "Net \"intrAddr\[3\]\" is missing source, defaulting to GND" {  } { { "Project5.v" "intrAddr\[3\]" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417575733168 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "intrAddr\[2\] " "Net \"intrAddr\[2\]\" is missing source, defaulting to GND" {  } { { "Project5.v" "intrAddr\[2\]" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417575733168 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "intrAddr\[1\] " "Net \"intrAddr\[1\]\" is missing source, defaulting to GND" {  } { { "Project5.v" "intrAddr\[1\]" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417575733168 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "intrAddr\[0\] " "Net \"intrAddr\[0\]\" is missing source, defaulting to GND" {  } { { "Project5.v" "intrAddr\[0\]" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417575733168 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417575733168 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "intrAddr\[15\] " "Net \"intrAddr\[15\]\" is missing source, defaulting to GND" {  } { { "Project5.v" "intrAddr\[15\]" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417575733172 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "intrAddr\[14\] " "Net \"intrAddr\[14\]\" is missing source, defaulting to GND" {  } { { "Project5.v" "intrAddr\[14\]" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417575733172 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "intrAddr\[13\] " "Net \"intrAddr\[13\]\" is missing source, defaulting to GND" {  } { { "Project5.v" "intrAddr\[13\]" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417575733172 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "intrAddr\[12\] " "Net \"intrAddr\[12\]\" is missing source, defaulting to GND" {  } { { "Project5.v" "intrAddr\[12\]" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417575733172 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "intrAddr\[11\] " "Net \"intrAddr\[11\]\" is missing source, defaulting to GND" {  } { { "Project5.v" "intrAddr\[11\]" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417575733172 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "intrAddr\[10\] " "Net \"intrAddr\[10\]\" is missing source, defaulting to GND" {  } { { "Project5.v" "intrAddr\[10\]" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417575733172 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "intrAddr\[9\] " "Net \"intrAddr\[9\]\" is missing source, defaulting to GND" {  } { { "Project5.v" "intrAddr\[9\]" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417575733172 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "intrAddr\[8\] " "Net \"intrAddr\[8\]\" is missing source, defaulting to GND" {  } { { "Project5.v" "intrAddr\[8\]" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417575733172 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "intrAddr\[7\] " "Net \"intrAddr\[7\]\" is missing source, defaulting to GND" {  } { { "Project5.v" "intrAddr\[7\]" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417575733172 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "intrAddr\[6\] " "Net \"intrAddr\[6\]\" is missing source, defaulting to GND" {  } { { "Project5.v" "intrAddr\[6\]" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417575733172 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "intrAddr\[5\] " "Net \"intrAddr\[5\]\" is missing source, defaulting to GND" {  } { { "Project5.v" "intrAddr\[5\]" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417575733172 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "intrAddr\[4\] " "Net \"intrAddr\[4\]\" is missing source, defaulting to GND" {  } { { "Project5.v" "intrAddr\[4\]" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417575733172 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "intrAddr\[3\] " "Net \"intrAddr\[3\]\" is missing source, defaulting to GND" {  } { { "Project5.v" "intrAddr\[3\]" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417575733172 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "intrAddr\[2\] " "Net \"intrAddr\[2\]\" is missing source, defaulting to GND" {  } { { "Project5.v" "intrAddr\[2\]" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417575733172 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "intrAddr\[1\] " "Net \"intrAddr\[1\]\" is missing source, defaulting to GND" {  } { { "Project5.v" "intrAddr\[1\]" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417575733172 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "intrAddr\[0\] " "Net \"intrAddr\[0\]\" is missing source, defaulting to GND" {  } { { "Project5.v" "intrAddr\[0\]" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417575733172 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417575733172 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "intrAddr\[15\] " "Net \"intrAddr\[15\]\" is missing source, defaulting to GND" {  } { { "Project5.v" "intrAddr\[15\]" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417575733175 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "intrAddr\[14\] " "Net \"intrAddr\[14\]\" is missing source, defaulting to GND" {  } { { "Project5.v" "intrAddr\[14\]" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417575733175 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "intrAddr\[13\] " "Net \"intrAddr\[13\]\" is missing source, defaulting to GND" {  } { { "Project5.v" "intrAddr\[13\]" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417575733175 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "intrAddr\[12\] " "Net \"intrAddr\[12\]\" is missing source, defaulting to GND" {  } { { "Project5.v" "intrAddr\[12\]" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417575733175 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "intrAddr\[11\] " "Net \"intrAddr\[11\]\" is missing source, defaulting to GND" {  } { { "Project5.v" "intrAddr\[11\]" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417575733175 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "intrAddr\[10\] " "Net \"intrAddr\[10\]\" is missing source, defaulting to GND" {  } { { "Project5.v" "intrAddr\[10\]" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417575733175 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "intrAddr\[9\] " "Net \"intrAddr\[9\]\" is missing source, defaulting to GND" {  } { { "Project5.v" "intrAddr\[9\]" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417575733175 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "intrAddr\[8\] " "Net \"intrAddr\[8\]\" is missing source, defaulting to GND" {  } { { "Project5.v" "intrAddr\[8\]" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417575733175 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "intrAddr\[7\] " "Net \"intrAddr\[7\]\" is missing source, defaulting to GND" {  } { { "Project5.v" "intrAddr\[7\]" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417575733175 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "intrAddr\[6\] " "Net \"intrAddr\[6\]\" is missing source, defaulting to GND" {  } { { "Project5.v" "intrAddr\[6\]" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417575733175 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "intrAddr\[5\] " "Net \"intrAddr\[5\]\" is missing source, defaulting to GND" {  } { { "Project5.v" "intrAddr\[5\]" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417575733175 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "intrAddr\[4\] " "Net \"intrAddr\[4\]\" is missing source, defaulting to GND" {  } { { "Project5.v" "intrAddr\[4\]" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417575733175 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "intrAddr\[3\] " "Net \"intrAddr\[3\]\" is missing source, defaulting to GND" {  } { { "Project5.v" "intrAddr\[3\]" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417575733175 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "intrAddr\[2\] " "Net \"intrAddr\[2\]\" is missing source, defaulting to GND" {  } { { "Project5.v" "intrAddr\[2\]" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417575733175 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "intrAddr\[1\] " "Net \"intrAddr\[1\]\" is missing source, defaulting to GND" {  } { { "Project5.v" "intrAddr\[1\]" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417575733175 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "intrAddr\[0\] " "Net \"intrAddr\[0\]\" is missing source, defaulting to GND" {  } { { "Project5.v" "intrAddr\[0\]" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417575733175 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417575733175 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "intrAddr\[15\] " "Net \"intrAddr\[15\]\" is missing source, defaulting to GND" {  } { { "Project5.v" "intrAddr\[15\]" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417575733178 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "intrAddr\[14\] " "Net \"intrAddr\[14\]\" is missing source, defaulting to GND" {  } { { "Project5.v" "intrAddr\[14\]" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417575733178 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "intrAddr\[13\] " "Net \"intrAddr\[13\]\" is missing source, defaulting to GND" {  } { { "Project5.v" "intrAddr\[13\]" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417575733178 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "intrAddr\[12\] " "Net \"intrAddr\[12\]\" is missing source, defaulting to GND" {  } { { "Project5.v" "intrAddr\[12\]" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417575733178 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "intrAddr\[11\] " "Net \"intrAddr\[11\]\" is missing source, defaulting to GND" {  } { { "Project5.v" "intrAddr\[11\]" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417575733178 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "intrAddr\[10\] " "Net \"intrAddr\[10\]\" is missing source, defaulting to GND" {  } { { "Project5.v" "intrAddr\[10\]" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417575733178 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "intrAddr\[9\] " "Net \"intrAddr\[9\]\" is missing source, defaulting to GND" {  } { { "Project5.v" "intrAddr\[9\]" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417575733178 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "intrAddr\[8\] " "Net \"intrAddr\[8\]\" is missing source, defaulting to GND" {  } { { "Project5.v" "intrAddr\[8\]" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417575733178 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "intrAddr\[7\] " "Net \"intrAddr\[7\]\" is missing source, defaulting to GND" {  } { { "Project5.v" "intrAddr\[7\]" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417575733178 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "intrAddr\[6\] " "Net \"intrAddr\[6\]\" is missing source, defaulting to GND" {  } { { "Project5.v" "intrAddr\[6\]" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417575733178 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "intrAddr\[5\] " "Net \"intrAddr\[5\]\" is missing source, defaulting to GND" {  } { { "Project5.v" "intrAddr\[5\]" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417575733178 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "intrAddr\[4\] " "Net \"intrAddr\[4\]\" is missing source, defaulting to GND" {  } { { "Project5.v" "intrAddr\[4\]" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417575733178 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "intrAddr\[3\] " "Net \"intrAddr\[3\]\" is missing source, defaulting to GND" {  } { { "Project5.v" "intrAddr\[3\]" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417575733178 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "intrAddr\[2\] " "Net \"intrAddr\[2\]\" is missing source, defaulting to GND" {  } { { "Project5.v" "intrAddr\[2\]" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417575733178 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "intrAddr\[1\] " "Net \"intrAddr\[1\]\" is missing source, defaulting to GND" {  } { { "Project5.v" "intrAddr\[1\]" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417575733178 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "intrAddr\[0\] " "Net \"intrAddr\[0\]\" is missing source, defaulting to GND" {  } { { "Project5.v" "intrAddr\[0\]" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417575733178 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417575733178 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "intrAddr\[15\] " "Net \"intrAddr\[15\]\" is missing source, defaulting to GND" {  } { { "Project5.v" "intrAddr\[15\]" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417575733180 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "intrAddr\[14\] " "Net \"intrAddr\[14\]\" is missing source, defaulting to GND" {  } { { "Project5.v" "intrAddr\[14\]" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417575733180 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "intrAddr\[13\] " "Net \"intrAddr\[13\]\" is missing source, defaulting to GND" {  } { { "Project5.v" "intrAddr\[13\]" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417575733180 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "intrAddr\[12\] " "Net \"intrAddr\[12\]\" is missing source, defaulting to GND" {  } { { "Project5.v" "intrAddr\[12\]" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417575733180 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "intrAddr\[11\] " "Net \"intrAddr\[11\]\" is missing source, defaulting to GND" {  } { { "Project5.v" "intrAddr\[11\]" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417575733180 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "intrAddr\[10\] " "Net \"intrAddr\[10\]\" is missing source, defaulting to GND" {  } { { "Project5.v" "intrAddr\[10\]" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417575733180 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "intrAddr\[9\] " "Net \"intrAddr\[9\]\" is missing source, defaulting to GND" {  } { { "Project5.v" "intrAddr\[9\]" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417575733180 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "intrAddr\[8\] " "Net \"intrAddr\[8\]\" is missing source, defaulting to GND" {  } { { "Project5.v" "intrAddr\[8\]" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417575733180 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "intrAddr\[7\] " "Net \"intrAddr\[7\]\" is missing source, defaulting to GND" {  } { { "Project5.v" "intrAddr\[7\]" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417575733180 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "intrAddr\[6\] " "Net \"intrAddr\[6\]\" is missing source, defaulting to GND" {  } { { "Project5.v" "intrAddr\[6\]" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417575733180 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "intrAddr\[5\] " "Net \"intrAddr\[5\]\" is missing source, defaulting to GND" {  } { { "Project5.v" "intrAddr\[5\]" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417575733180 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "intrAddr\[4\] " "Net \"intrAddr\[4\]\" is missing source, defaulting to GND" {  } { { "Project5.v" "intrAddr\[4\]" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417575733180 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "intrAddr\[3\] " "Net \"intrAddr\[3\]\" is missing source, defaulting to GND" {  } { { "Project5.v" "intrAddr\[3\]" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417575733180 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "intrAddr\[2\] " "Net \"intrAddr\[2\]\" is missing source, defaulting to GND" {  } { { "Project5.v" "intrAddr\[2\]" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417575733180 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "intrAddr\[1\] " "Net \"intrAddr\[1\]\" is missing source, defaulting to GND" {  } { { "Project5.v" "intrAddr\[1\]" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417575733180 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "intrAddr\[0\] " "Net \"intrAddr\[0\]\" is missing source, defaulting to GND" {  } { { "Project5.v" "intrAddr\[0\]" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417575733180 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1417575733180 ""}
{ "Info" "IINFER_RAM_PASS_THROUGH_LOGIC_NOT_CREATED" "DataMemory:dataMem\|data_rtl_0 " "Pass-through logic not created for RAM node \"DataMemory:dataMem\|data_rtl_0\"" {  } {  } 0 276024 "Pass-through logic not created for RAM node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417575734217 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "InstMemory:instMem\|data " "RAM logic \"InstMemory:instMem\|data\" is uninferred due to asynchronous read logic" {  } { { "InstMemory.v" "data" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/InstMemory.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1417575734219 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RegisterFile:regFile\|data " "RAM logic \"RegisterFile:regFile\|data\" is uninferred due to asynchronous read logic" {  } { { "RegisterFile.v" "data" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/RegisterFile.v" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1417575734219 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1417575734219 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "10 2048 0 1 1 " "10 out of 2048 addresses are uninitialized. The Quartus II software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "6 15 " "Addresses ranging from 6 to 15 are not initialized" {  } { { "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Hello.mif" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Hello.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1417575734228 ""}  } { { "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Hello.mif" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Hello.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus II software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Quartus II" 0 -1 1417575734228 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DataMemory:dataMem\|data_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DataMemory:dataMem\|data_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1417575737766 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1417575737766 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1417575737766 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1417575737766 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1417575737766 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1417575737766 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1417575737766 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1417575737766 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1417575737766 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1417575737766 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1417575737766 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1417575737766 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1417575737766 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1417575737766 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1417575737766 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1417575737766 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DataMemory:dataMem\|altsyncram:data_rtl_0 " "Elaborated megafunction instantiation \"DataMemory:dataMem\|altsyncram:data_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417575738181 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataMemory:dataMem\|altsyncram:data_rtl_0 " "Instantiated megafunction \"DataMemory:dataMem\|altsyncram:data_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575738183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575738183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575738183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575738183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575738183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575738183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575738183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575738183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575738183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575738183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575738183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575738183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575738183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575738183 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1417575738183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ksb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ksb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ksb1 " "Found entity 1: altsyncram_ksb1" {  } { { "db/altsyncram_ksb1.tdf" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/db/altsyncram_ksb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417575738378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417575738378 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1417575739421 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DBUS\[0\] Mux4to1:muxMemOut\|Mux31 " "Removed fan-out from the always-disabled I/O buffer \"DBUS\[0\]\" to the node \"Mux4to1:muxMemOut\|Mux31\"" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 153 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575739551 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DBUS\[1\] Mux4to1:muxMemOut\|Mux30 " "Removed fan-out from the always-disabled I/O buffer \"DBUS\[1\]\" to the node \"Mux4to1:muxMemOut\|Mux30\"" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 153 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575739551 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DBUS\[2\] Mux4to1:muxMemOut\|Mux29 " "Removed fan-out from the always-disabled I/O buffer \"DBUS\[2\]\" to the node \"Mux4to1:muxMemOut\|Mux29\"" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 153 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575739551 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DBUS\[3\] Mux4to1:muxMemOut\|Mux28 " "Removed fan-out from the always-disabled I/O buffer \"DBUS\[3\]\" to the node \"Mux4to1:muxMemOut\|Mux28\"" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 153 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575739551 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DBUS\[4\] Mux4to1:muxMemOut\|Mux27 " "Removed fan-out from the always-disabled I/O buffer \"DBUS\[4\]\" to the node \"Mux4to1:muxMemOut\|Mux27\"" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 153 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575739551 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DBUS\[5\] Mux4to1:muxMemOut\|Mux26 " "Removed fan-out from the always-disabled I/O buffer \"DBUS\[5\]\" to the node \"Mux4to1:muxMemOut\|Mux26\"" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 153 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575739551 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DBUS\[6\] Mux4to1:muxMemOut\|Mux25 " "Removed fan-out from the always-disabled I/O buffer \"DBUS\[6\]\" to the node \"Mux4to1:muxMemOut\|Mux25\"" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 153 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575739551 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DBUS\[7\] Mux4to1:muxMemOut\|Mux24 " "Removed fan-out from the always-disabled I/O buffer \"DBUS\[7\]\" to the node \"Mux4to1:muxMemOut\|Mux24\"" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 153 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575739551 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DBUS\[8\] Mux4to1:muxMemOut\|Mux23 " "Removed fan-out from the always-disabled I/O buffer \"DBUS\[8\]\" to the node \"Mux4to1:muxMemOut\|Mux23\"" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 153 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575739551 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DBUS\[9\] Mux4to1:muxMemOut\|Mux22 " "Removed fan-out from the always-disabled I/O buffer \"DBUS\[9\]\" to the node \"Mux4to1:muxMemOut\|Mux22\"" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 153 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575739551 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DBUS\[10\] Mux4to1:muxMemOut\|Mux21 " "Removed fan-out from the always-disabled I/O buffer \"DBUS\[10\]\" to the node \"Mux4to1:muxMemOut\|Mux21\"" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 153 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575739551 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DBUS\[11\] Mux4to1:muxMemOut\|Mux20 " "Removed fan-out from the always-disabled I/O buffer \"DBUS\[11\]\" to the node \"Mux4to1:muxMemOut\|Mux20\"" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 153 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575739551 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DBUS\[12\] Mux4to1:muxMemOut\|Mux19 " "Removed fan-out from the always-disabled I/O buffer \"DBUS\[12\]\" to the node \"Mux4to1:muxMemOut\|Mux19\"" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 153 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575739551 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DBUS\[13\] Mux4to1:muxMemOut\|Mux18 " "Removed fan-out from the always-disabled I/O buffer \"DBUS\[13\]\" to the node \"Mux4to1:muxMemOut\|Mux18\"" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 153 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575739551 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DBUS\[14\] Mux4to1:muxMemOut\|Mux17 " "Removed fan-out from the always-disabled I/O buffer \"DBUS\[14\]\" to the node \"Mux4to1:muxMemOut\|Mux17\"" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 153 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575739551 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DBUS\[15\] Mux4to1:muxMemOut\|Mux16 " "Removed fan-out from the always-disabled I/O buffer \"DBUS\[15\]\" to the node \"Mux4to1:muxMemOut\|Mux16\"" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 153 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575739551 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DBUS\[16\] Mux4to1:muxMemOut\|Mux15 " "Removed fan-out from the always-disabled I/O buffer \"DBUS\[16\]\" to the node \"Mux4to1:muxMemOut\|Mux15\"" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 153 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575739551 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DBUS\[17\] Mux4to1:muxMemOut\|Mux14 " "Removed fan-out from the always-disabled I/O buffer \"DBUS\[17\]\" to the node \"Mux4to1:muxMemOut\|Mux14\"" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 153 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575739551 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DBUS\[18\] Mux4to1:muxMemOut\|Mux13 " "Removed fan-out from the always-disabled I/O buffer \"DBUS\[18\]\" to the node \"Mux4to1:muxMemOut\|Mux13\"" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 153 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575739551 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DBUS\[19\] Mux4to1:muxMemOut\|Mux12 " "Removed fan-out from the always-disabled I/O buffer \"DBUS\[19\]\" to the node \"Mux4to1:muxMemOut\|Mux12\"" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 153 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575739551 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DBUS\[20\] Mux4to1:muxMemOut\|Mux11 " "Removed fan-out from the always-disabled I/O buffer \"DBUS\[20\]\" to the node \"Mux4to1:muxMemOut\|Mux11\"" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 153 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575739551 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DBUS\[21\] Mux4to1:muxMemOut\|Mux10 " "Removed fan-out from the always-disabled I/O buffer \"DBUS\[21\]\" to the node \"Mux4to1:muxMemOut\|Mux10\"" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 153 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575739551 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DBUS\[22\] Mux4to1:muxMemOut\|Mux9 " "Removed fan-out from the always-disabled I/O buffer \"DBUS\[22\]\" to the node \"Mux4to1:muxMemOut\|Mux9\"" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 153 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575739551 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DBUS\[23\] Mux4to1:muxMemOut\|Mux8 " "Removed fan-out from the always-disabled I/O buffer \"DBUS\[23\]\" to the node \"Mux4to1:muxMemOut\|Mux8\"" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 153 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575739551 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DBUS\[24\] Mux4to1:muxMemOut\|Mux7 " "Removed fan-out from the always-disabled I/O buffer \"DBUS\[24\]\" to the node \"Mux4to1:muxMemOut\|Mux7\"" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 153 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575739551 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DBUS\[25\] Mux4to1:muxMemOut\|Mux6 " "Removed fan-out from the always-disabled I/O buffer \"DBUS\[25\]\" to the node \"Mux4to1:muxMemOut\|Mux6\"" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 153 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575739551 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DBUS\[26\] Mux4to1:muxMemOut\|Mux5 " "Removed fan-out from the always-disabled I/O buffer \"DBUS\[26\]\" to the node \"Mux4to1:muxMemOut\|Mux5\"" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 153 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575739551 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DBUS\[27\] Mux4to1:muxMemOut\|Mux4 " "Removed fan-out from the always-disabled I/O buffer \"DBUS\[27\]\" to the node \"Mux4to1:muxMemOut\|Mux4\"" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 153 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575739551 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DBUS\[28\] Mux4to1:muxMemOut\|Mux3 " "Removed fan-out from the always-disabled I/O buffer \"DBUS\[28\]\" to the node \"Mux4to1:muxMemOut\|Mux3\"" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 153 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575739551 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DBUS\[29\] Mux4to1:muxMemOut\|Mux2 " "Removed fan-out from the always-disabled I/O buffer \"DBUS\[29\]\" to the node \"Mux4to1:muxMemOut\|Mux2\"" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 153 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575739551 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DBUS\[30\] Mux4to1:muxMemOut\|Mux1 " "Removed fan-out from the always-disabled I/O buffer \"DBUS\[30\]\" to the node \"Mux4to1:muxMemOut\|Mux1\"" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 153 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575739551 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DBUS\[31\] Mux4to1:muxMemOut\|Mux0 " "Removed fan-out from the always-disabled I/O buffer \"DBUS\[31\]\" to the node \"Mux4to1:muxMemOut\|Mux0\"" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 153 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417575739551 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Quartus II" 0 -1 1417575739551 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DataMemory:dataMem\|DBUS\[0\] Mux4to1:muxMemOut\|Mux31 " "Converted the fan-out from the tri-state buffer \"DataMemory:dataMem\|DBUS\[0\]\" to the node \"Mux4to1:muxMemOut\|Mux31\" into an OR gate" {  } { { "DataMemory.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/DataMemory.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417575739597 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DataMemory:dataMem\|DBUS\[1\] Mux4to1:muxMemOut\|Mux30 " "Converted the fan-out from the tri-state buffer \"DataMemory:dataMem\|DBUS\[1\]\" to the node \"Mux4to1:muxMemOut\|Mux30\" into an OR gate" {  } { { "DataMemory.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/DataMemory.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417575739597 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DataMemory:dataMem\|DBUS\[2\] Mux4to1:muxMemOut\|Mux29 " "Converted the fan-out from the tri-state buffer \"DataMemory:dataMem\|DBUS\[2\]\" to the node \"Mux4to1:muxMemOut\|Mux29\" into an OR gate" {  } { { "DataMemory.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/DataMemory.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417575739597 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DataMemory:dataMem\|DBUS\[3\] Mux4to1:muxMemOut\|Mux28 " "Converted the fan-out from the tri-state buffer \"DataMemory:dataMem\|DBUS\[3\]\" to the node \"Mux4to1:muxMemOut\|Mux28\" into an OR gate" {  } { { "DataMemory.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/DataMemory.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417575739597 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_controller:ioCtrl\|KeyDevices:key\|dBus\[4\] Mux4to1:muxMemOut\|Mux27 " "Converted the fan-out from the tri-state buffer \"IO_controller:ioCtrl\|KeyDevices:key\|dBus\[4\]\" to the node \"Mux4to1:muxMemOut\|Mux27\" into an OR gate" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/KeyDevices.v" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417575739597 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_controller:ioCtrl\|KeyDevices:key\|dBus\[5\] Mux4to1:muxMemOut\|Mux26 " "Converted the fan-out from the tri-state buffer \"IO_controller:ioCtrl\|KeyDevices:key\|dBus\[5\]\" to the node \"Mux4to1:muxMemOut\|Mux26\" into an OR gate" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/KeyDevices.v" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417575739597 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_controller:ioCtrl\|KeyDevices:key\|dBus\[6\] Mux4to1:muxMemOut\|Mux25 " "Converted the fan-out from the tri-state buffer \"IO_controller:ioCtrl\|KeyDevices:key\|dBus\[6\]\" to the node \"Mux4to1:muxMemOut\|Mux25\" into an OR gate" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/KeyDevices.v" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417575739597 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_controller:ioCtrl\|KeyDevices:key\|dBus\[7\] Mux4to1:muxMemOut\|Mux24 " "Converted the fan-out from the tri-state buffer \"IO_controller:ioCtrl\|KeyDevices:key\|dBus\[7\]\" to the node \"Mux4to1:muxMemOut\|Mux24\" into an OR gate" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/KeyDevices.v" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417575739597 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_controller:ioCtrl\|KeyDevices:key\|dBus\[8\] Mux4to1:muxMemOut\|Mux23 " "Converted the fan-out from the tri-state buffer \"IO_controller:ioCtrl\|KeyDevices:key\|dBus\[8\]\" to the node \"Mux4to1:muxMemOut\|Mux23\" into an OR gate" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/KeyDevices.v" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417575739597 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_controller:ioCtrl\|KeyDevices:key\|dBus\[9\] Mux4to1:muxMemOut\|Mux22 " "Converted the fan-out from the tri-state buffer \"IO_controller:ioCtrl\|KeyDevices:key\|dBus\[9\]\" to the node \"Mux4to1:muxMemOut\|Mux22\" into an OR gate" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/KeyDevices.v" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417575739597 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_controller:ioCtrl\|KeyDevices:key\|dBus\[10\] Mux4to1:muxMemOut\|Mux21 " "Converted the fan-out from the tri-state buffer \"IO_controller:ioCtrl\|KeyDevices:key\|dBus\[10\]\" to the node \"Mux4to1:muxMemOut\|Mux21\" into an OR gate" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/KeyDevices.v" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417575739597 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_controller:ioCtrl\|KeyDevices:key\|dBus\[11\] Mux4to1:muxMemOut\|Mux20 " "Converted the fan-out from the tri-state buffer \"IO_controller:ioCtrl\|KeyDevices:key\|dBus\[11\]\" to the node \"Mux4to1:muxMemOut\|Mux20\" into an OR gate" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/KeyDevices.v" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417575739597 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_controller:ioCtrl\|KeyDevices:key\|dBus\[12\] Mux4to1:muxMemOut\|Mux19 " "Converted the fan-out from the tri-state buffer \"IO_controller:ioCtrl\|KeyDevices:key\|dBus\[12\]\" to the node \"Mux4to1:muxMemOut\|Mux19\" into an OR gate" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/KeyDevices.v" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417575739597 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_controller:ioCtrl\|KeyDevices:key\|dBus\[13\] Mux4to1:muxMemOut\|Mux18 " "Converted the fan-out from the tri-state buffer \"IO_controller:ioCtrl\|KeyDevices:key\|dBus\[13\]\" to the node \"Mux4to1:muxMemOut\|Mux18\" into an OR gate" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/KeyDevices.v" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417575739597 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_controller:ioCtrl\|KeyDevices:key\|dBus\[14\] Mux4to1:muxMemOut\|Mux17 " "Converted the fan-out from the tri-state buffer \"IO_controller:ioCtrl\|KeyDevices:key\|dBus\[14\]\" to the node \"Mux4to1:muxMemOut\|Mux17\" into an OR gate" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/KeyDevices.v" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417575739597 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_controller:ioCtrl\|KeyDevices:key\|dBus\[15\] Mux4to1:muxMemOut\|Mux16 " "Converted the fan-out from the tri-state buffer \"IO_controller:ioCtrl\|KeyDevices:key\|dBus\[15\]\" to the node \"Mux4to1:muxMemOut\|Mux16\" into an OR gate" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/KeyDevices.v" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417575739597 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_controller:ioCtrl\|KeyDevices:key\|dBus\[16\] Mux4to1:muxMemOut\|Mux15 " "Converted the fan-out from the tri-state buffer \"IO_controller:ioCtrl\|KeyDevices:key\|dBus\[16\]\" to the node \"Mux4to1:muxMemOut\|Mux15\" into an OR gate" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/KeyDevices.v" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417575739597 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_controller:ioCtrl\|KeyDevices:key\|dBus\[17\] Mux4to1:muxMemOut\|Mux14 " "Converted the fan-out from the tri-state buffer \"IO_controller:ioCtrl\|KeyDevices:key\|dBus\[17\]\" to the node \"Mux4to1:muxMemOut\|Mux14\" into an OR gate" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/KeyDevices.v" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417575739597 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_controller:ioCtrl\|KeyDevices:key\|dBus\[18\] Mux4to1:muxMemOut\|Mux13 " "Converted the fan-out from the tri-state buffer \"IO_controller:ioCtrl\|KeyDevices:key\|dBus\[18\]\" to the node \"Mux4to1:muxMemOut\|Mux13\" into an OR gate" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/KeyDevices.v" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417575739597 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_controller:ioCtrl\|KeyDevices:key\|dBus\[19\] Mux4to1:muxMemOut\|Mux12 " "Converted the fan-out from the tri-state buffer \"IO_controller:ioCtrl\|KeyDevices:key\|dBus\[19\]\" to the node \"Mux4to1:muxMemOut\|Mux12\" into an OR gate" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/KeyDevices.v" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417575739597 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_controller:ioCtrl\|KeyDevices:key\|dBus\[20\] Mux4to1:muxMemOut\|Mux11 " "Converted the fan-out from the tri-state buffer \"IO_controller:ioCtrl\|KeyDevices:key\|dBus\[20\]\" to the node \"Mux4to1:muxMemOut\|Mux11\" into an OR gate" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/KeyDevices.v" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417575739597 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_controller:ioCtrl\|KeyDevices:key\|dBus\[21\] Mux4to1:muxMemOut\|Mux10 " "Converted the fan-out from the tri-state buffer \"IO_controller:ioCtrl\|KeyDevices:key\|dBus\[21\]\" to the node \"Mux4to1:muxMemOut\|Mux10\" into an OR gate" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/KeyDevices.v" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417575739597 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_controller:ioCtrl\|KeyDevices:key\|dBus\[22\] Mux4to1:muxMemOut\|Mux9 " "Converted the fan-out from the tri-state buffer \"IO_controller:ioCtrl\|KeyDevices:key\|dBus\[22\]\" to the node \"Mux4to1:muxMemOut\|Mux9\" into an OR gate" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/KeyDevices.v" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417575739597 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_controller:ioCtrl\|KeyDevices:key\|dBus\[23\] Mux4to1:muxMemOut\|Mux8 " "Converted the fan-out from the tri-state buffer \"IO_controller:ioCtrl\|KeyDevices:key\|dBus\[23\]\" to the node \"Mux4to1:muxMemOut\|Mux8\" into an OR gate" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/KeyDevices.v" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417575739597 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_controller:ioCtrl\|KeyDevices:key\|dBus\[24\] Mux4to1:muxMemOut\|Mux7 " "Converted the fan-out from the tri-state buffer \"IO_controller:ioCtrl\|KeyDevices:key\|dBus\[24\]\" to the node \"Mux4to1:muxMemOut\|Mux7\" into an OR gate" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/KeyDevices.v" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417575739597 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_controller:ioCtrl\|KeyDevices:key\|dBus\[25\] Mux4to1:muxMemOut\|Mux6 " "Converted the fan-out from the tri-state buffer \"IO_controller:ioCtrl\|KeyDevices:key\|dBus\[25\]\" to the node \"Mux4to1:muxMemOut\|Mux6\" into an OR gate" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/KeyDevices.v" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417575739597 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_controller:ioCtrl\|KeyDevices:key\|dBus\[26\] Mux4to1:muxMemOut\|Mux5 " "Converted the fan-out from the tri-state buffer \"IO_controller:ioCtrl\|KeyDevices:key\|dBus\[26\]\" to the node \"Mux4to1:muxMemOut\|Mux5\" into an OR gate" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/KeyDevices.v" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417575739597 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_controller:ioCtrl\|KeyDevices:key\|dBus\[27\] Mux4to1:muxMemOut\|Mux4 " "Converted the fan-out from the tri-state buffer \"IO_controller:ioCtrl\|KeyDevices:key\|dBus\[27\]\" to the node \"Mux4to1:muxMemOut\|Mux4\" into an OR gate" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/KeyDevices.v" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417575739597 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_controller:ioCtrl\|KeyDevices:key\|dBus\[28\] Mux4to1:muxMemOut\|Mux3 " "Converted the fan-out from the tri-state buffer \"IO_controller:ioCtrl\|KeyDevices:key\|dBus\[28\]\" to the node \"Mux4to1:muxMemOut\|Mux3\" into an OR gate" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/KeyDevices.v" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417575739597 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_controller:ioCtrl\|KeyDevices:key\|dBus\[29\] Mux4to1:muxMemOut\|Mux2 " "Converted the fan-out from the tri-state buffer \"IO_controller:ioCtrl\|KeyDevices:key\|dBus\[29\]\" to the node \"Mux4to1:muxMemOut\|Mux2\" into an OR gate" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/KeyDevices.v" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417575739597 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_controller:ioCtrl\|KeyDevices:key\|dBus\[30\] Mux4to1:muxMemOut\|Mux1 " "Converted the fan-out from the tri-state buffer \"IO_controller:ioCtrl\|KeyDevices:key\|dBus\[30\]\" to the node \"Mux4to1:muxMemOut\|Mux1\" into an OR gate" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/KeyDevices.v" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417575739597 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_controller:ioCtrl\|KeyDevices:key\|dBus\[31\] Mux4to1:muxMemOut\|Mux0 " "Converted the fan-out from the tri-state buffer \"IO_controller:ioCtrl\|KeyDevices:key\|dBus\[31\]\" to the node \"Mux4to1:muxMemOut\|Mux0\" into an OR gate" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/KeyDevices.v" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417575739597 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1417575739597 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] VCC " "Pin \"LEDR\[1\]\" is stuck at VCC" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417575741975 "|Project5|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417575741975 "|Project5|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417575741975 "|Project5|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417575741975 "|Project5|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417575741975 "|Project5|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417575741975 "|Project5|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417575741975 "|Project5|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417575741975 "|Project5|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417575741975 "|Project5|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417575741975 "|Project5|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417575741975 "|Project5|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417575741975 "|Project5|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417575741975 "|Project5|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417575741975 "|Project5|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417575741975 "|Project5|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417575741975 "|Project5|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417575741975 "|Project5|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417575741975 "|Project5|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417575741975 "|Project5|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417575741975 "|Project5|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417575741975 "|Project5|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417575741975 "|Project5|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417575741975 "|Project5|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417575741975 "|Project5|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417575741975 "|Project5|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417575741975 "|Project5|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417575741975 "|Project5|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417575741975 "|Project5|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417575741975 "|Project5|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417575741975 "|Project5|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417575741975 "|Project5|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417575741975 "|Project5|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417575741975 "|Project5|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417575741975 "|Project5|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417575741975 "|Project5|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417575741975 "|Project5|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "Project5.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417575741975 "|Project5|HEX3[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1417575741975 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "544 " "544 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1417575745345 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Debug.map.smsg " "Generated suppressed messages file C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Debug.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1417575745775 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1417575746568 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417575746568 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2242 " "Implemented 2242 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1417575747343 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1417575747343 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2149 " "Implemented 2149 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1417575747343 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1417575747343 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1417575747343 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 201 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 201 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "484 " "Peak virtual memory: 484 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1417575747464 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 02 22:02:27 2014 " "Processing ended: Tue Dec 02 22:02:27 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1417575747464 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1417575747464 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1417575747464 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1417575747464 ""}
