#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:08:52 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Fri May 27 19:03:10 2016
# Process ID: 13786
# Log file: /media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.runs/axis_interconnect_0_synth_1/axis_interconnect_0.vds
# Journal file: /media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.runs/axis_interconnect_0_synth_1/vivado.jou
#-----------------------------------------------------------
source axis_interconnect_0.tcl
# set_param gui.test TreeTableDev
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7k325tffg900-2
# set_property target_language Verilog [current_project]
# set_property board_part xilinx.com:kc705:part0:1.0 [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property default_lib xil_defaultlib [current_project]
# read_ip /media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_0.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'axis_interconnect_0' generated file not found '/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axis_interconnect_0' generated file not found '/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axis_interconnect_0' generated file not found '/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axis_interconnect_0' generated file not found '/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_0_funcsim.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axis_interconnect_0' generated file not found '/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_0_funcsim.vhdl'. Please regenerate to continue.
read_ip: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 814.027 ; gain = 14.996
# set_property used_in_implementation false [get_files /media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_0.dcp]
# set_property used_in_implementation false [get_files -all /media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_0.dcp]
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property is_locked true [get_files /media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_0.xci]
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir /media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.cache/wt [current_project]
# set_property parent.project_dir /media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig [current_project]
# catch { write_hwdef -file axis_interconnect_0.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top axis_interconnect_0 -part xc7k325tffg900-2 -mode out_of_context
Command: synth_design -top axis_interconnect_0 -part xc7k325tffg900-2 -mode out_of_context

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:24 ; elapsed = 00:01:43 . Memory (MB): peak = 867.031 ; gain = 173.129
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_0' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/synth/axis_interconnect_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_axis_interconnect_16x16_top' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:53]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_NUM_MI_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_SI_SLOTS bound to: 2 - type: integer 
	Parameter C_SWITCH_MI_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_SWITCH_SI_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_SWITCH_MODE bound to: 1 - type: integer 
	Parameter C_SWITCH_MAX_XFERS_PER_ARB bound to: 1 - type: integer 
	Parameter C_SWITCH_NUM_CYCLES_TIMEOUT bound to: 0 - type: integer 
	Parameter C_SWITCH_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_SWITCH_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SWITCH_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SWITCH_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SWITCH_SIGNAL_SET bound to: 255 - type: integer 
	Parameter C_SWITCH_ACLK_RATIO bound to: 12 - type: integer 
	Parameter C_SWITCH_USE_ACLKEN bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_M00_AXIS_CONNECTIVITY bound to: 16'b0000000000000011 
	Parameter C_M01_AXIS_CONNECTIVITY bound to: 16'b0000000000000000 
	Parameter C_M02_AXIS_CONNECTIVITY bound to: 16'b0000000000000000 
	Parameter C_M03_AXIS_CONNECTIVITY bound to: 16'b0000000000000000 
	Parameter C_M04_AXIS_CONNECTIVITY bound to: 16'b0000000000000000 
	Parameter C_M05_AXIS_CONNECTIVITY bound to: 16'b0000000000000000 
	Parameter C_M06_AXIS_CONNECTIVITY bound to: 16'b0000000000000000 
	Parameter C_M07_AXIS_CONNECTIVITY bound to: 16'b0000000000000000 
	Parameter C_M08_AXIS_CONNECTIVITY bound to: 16'b0000000000000000 
	Parameter C_M09_AXIS_CONNECTIVITY bound to: 16'b0000000000000000 
	Parameter C_M10_AXIS_CONNECTIVITY bound to: 16'b0000000000000000 
	Parameter C_M11_AXIS_CONNECTIVITY bound to: 16'b0000000000000000 
	Parameter C_M12_AXIS_CONNECTIVITY bound to: 16'b0000000000000000 
	Parameter C_M13_AXIS_CONNECTIVITY bound to: 16'b0000000000000000 
	Parameter C_M14_AXIS_CONNECTIVITY bound to: 16'b0000000000000000 
	Parameter C_M15_AXIS_CONNECTIVITY bound to: 16'b0000000000000000 
	Parameter C_M00_AXIS_BASETDEST bound to: 0 - type: integer 
	Parameter C_M01_AXIS_BASETDEST bound to: 1 - type: integer 
	Parameter C_M02_AXIS_BASETDEST bound to: 2 - type: integer 
	Parameter C_M03_AXIS_BASETDEST bound to: 3 - type: integer 
	Parameter C_M04_AXIS_BASETDEST bound to: 4 - type: integer 
	Parameter C_M05_AXIS_BASETDEST bound to: 5 - type: integer 
	Parameter C_M06_AXIS_BASETDEST bound to: 6 - type: integer 
	Parameter C_M07_AXIS_BASETDEST bound to: 7 - type: integer 
	Parameter C_M08_AXIS_BASETDEST bound to: 8 - type: integer 
	Parameter C_M09_AXIS_BASETDEST bound to: 9 - type: integer 
	Parameter C_M10_AXIS_BASETDEST bound to: 10 - type: integer 
	Parameter C_M11_AXIS_BASETDEST bound to: 11 - type: integer 
	Parameter C_M12_AXIS_BASETDEST bound to: 12 - type: integer 
	Parameter C_M13_AXIS_BASETDEST bound to: 13 - type: integer 
	Parameter C_M14_AXIS_BASETDEST bound to: 14 - type: integer 
	Parameter C_M15_AXIS_BASETDEST bound to: 15 - type: integer 
	Parameter C_M00_AXIS_HIGHTDEST bound to: 0 - type: integer 
	Parameter C_M01_AXIS_HIGHTDEST bound to: 1 - type: integer 
	Parameter C_M02_AXIS_HIGHTDEST bound to: 2 - type: integer 
	Parameter C_M03_AXIS_HIGHTDEST bound to: 3 - type: integer 
	Parameter C_M04_AXIS_HIGHTDEST bound to: 4 - type: integer 
	Parameter C_M05_AXIS_HIGHTDEST bound to: 5 - type: integer 
	Parameter C_M06_AXIS_HIGHTDEST bound to: 6 - type: integer 
	Parameter C_M07_AXIS_HIGHTDEST bound to: 7 - type: integer 
	Parameter C_M08_AXIS_HIGHTDEST bound to: 8 - type: integer 
	Parameter C_M09_AXIS_HIGHTDEST bound to: 9 - type: integer 
	Parameter C_M10_AXIS_HIGHTDEST bound to: 10 - type: integer 
	Parameter C_M11_AXIS_HIGHTDEST bound to: 11 - type: integer 
	Parameter C_M12_AXIS_HIGHTDEST bound to: 12 - type: integer 
	Parameter C_M13_AXIS_HIGHTDEST bound to: 13 - type: integer 
	Parameter C_M14_AXIS_HIGHTDEST bound to: 14 - type: integer 
	Parameter C_M15_AXIS_HIGHTDEST bound to: 15 - type: integer 
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 512 - type: integer 
	Parameter C_S01_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S02_AXIS_TDATA_WIDTH bound to: 256 - type: integer 
	Parameter C_S03_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S04_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_S05_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_S06_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_S07_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_S08_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_S09_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_S10_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_S11_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_S12_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_S13_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_S14_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_S15_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_S00_AXIS_TUSER_WIDTH bound to: 64 - type: integer 
	Parameter C_S01_AXIS_TUSER_WIDTH bound to: 8 - type: integer 
	Parameter C_S02_AXIS_TUSER_WIDTH bound to: 32 - type: integer 
	Parameter C_S03_AXIS_TUSER_WIDTH bound to: 8 - type: integer 
	Parameter C_S04_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S05_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S06_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S07_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S08_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S09_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S10_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S11_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S12_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S13_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S14_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S15_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S00_AXIS_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_S01_AXIS_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_S02_AXIS_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_S03_AXIS_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_S04_AXIS_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_S05_AXIS_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_S06_AXIS_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_S07_AXIS_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_S08_AXIS_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_S09_AXIS_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_S10_AXIS_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_S11_AXIS_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_S12_AXIS_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_S13_AXIS_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_S14_AXIS_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_S15_AXIS_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_S00_AXIS_ACLK_RATIO bound to: 12 - type: integer 
	Parameter C_S01_AXIS_ACLK_RATIO bound to: 12 - type: integer 
	Parameter C_S02_AXIS_ACLK_RATIO bound to: 12 - type: integer 
	Parameter C_S03_AXIS_ACLK_RATIO bound to: 12 - type: integer 
	Parameter C_S04_AXIS_ACLK_RATIO bound to: 12 - type: integer 
	Parameter C_S05_AXIS_ACLK_RATIO bound to: 12 - type: integer 
	Parameter C_S06_AXIS_ACLK_RATIO bound to: 12 - type: integer 
	Parameter C_S07_AXIS_ACLK_RATIO bound to: 12 - type: integer 
	Parameter C_S08_AXIS_ACLK_RATIO bound to: 12 - type: integer 
	Parameter C_S09_AXIS_ACLK_RATIO bound to: 12 - type: integer 
	Parameter C_S10_AXIS_ACLK_RATIO bound to: 12 - type: integer 
	Parameter C_S11_AXIS_ACLK_RATIO bound to: 12 - type: integer 
	Parameter C_S12_AXIS_ACLK_RATIO bound to: 12 - type: integer 
	Parameter C_S13_AXIS_ACLK_RATIO bound to: 12 - type: integer 
	Parameter C_S14_AXIS_ACLK_RATIO bound to: 12 - type: integer 
	Parameter C_S15_AXIS_ACLK_RATIO bound to: 12 - type: integer 
	Parameter C_S00_AXIS_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_S01_AXIS_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_S02_AXIS_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_S03_AXIS_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_S04_AXIS_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_S05_AXIS_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_S06_AXIS_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_S07_AXIS_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_S08_AXIS_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_S09_AXIS_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_S10_AXIS_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_S11_AXIS_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_S12_AXIS_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_S13_AXIS_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_S14_AXIS_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_S15_AXIS_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_S00_AXIS_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter C_S01_AXIS_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter C_S02_AXIS_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter C_S03_AXIS_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter C_S04_AXIS_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter C_S05_AXIS_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter C_S06_AXIS_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter C_S07_AXIS_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter C_S08_AXIS_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter C_S09_AXIS_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter C_S00_AXIS_FIFO_MODE bound to: 1 - type: integer 
	Parameter C_S01_AXIS_FIFO_MODE bound to: 2 - type: integer 
	Parameter C_S02_AXIS_FIFO_MODE bound to: 2 - type: integer 
	Parameter C_S03_AXIS_FIFO_MODE bound to: 2 - type: integer 
	Parameter C_S04_AXIS_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S05_AXIS_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S06_AXIS_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S07_AXIS_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S08_AXIS_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S09_AXIS_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S10_AXIS_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S11_AXIS_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S12_AXIS_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S13_AXIS_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S14_AXIS_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S15_AXIS_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 2048 - type: integer 
	Parameter C_M01_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_M02_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_M03_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_M04_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_M05_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_M06_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_M07_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_M08_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_M09_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_M10_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_M11_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_M12_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_M13_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_M14_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_M15_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_M00_AXIS_TUSER_WIDTH bound to: 256 - type: integer 
	Parameter C_M01_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M02_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M03_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M04_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M05_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M06_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M07_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M08_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M09_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M10_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M11_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M12_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M13_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M14_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M15_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M00_AXIS_ACLK_RATIO bound to: 12 - type: integer 
	Parameter C_M01_AXIS_ACLK_RATIO bound to: 12 - type: integer 
	Parameter C_M02_AXIS_ACLK_RATIO bound to: 12 - type: integer 
	Parameter C_M03_AXIS_ACLK_RATIO bound to: 12 - type: integer 
	Parameter C_M04_AXIS_ACLK_RATIO bound to: 12 - type: integer 
	Parameter C_M05_AXIS_ACLK_RATIO bound to: 12 - type: integer 
	Parameter C_M06_AXIS_ACLK_RATIO bound to: 12 - type: integer 
	Parameter C_M07_AXIS_ACLK_RATIO bound to: 12 - type: integer 
	Parameter C_M08_AXIS_ACLK_RATIO bound to: 12 - type: integer 
	Parameter C_M09_AXIS_ACLK_RATIO bound to: 12 - type: integer 
	Parameter C_M10_AXIS_ACLK_RATIO bound to: 12 - type: integer 
	Parameter C_M11_AXIS_ACLK_RATIO bound to: 12 - type: integer 
	Parameter C_M12_AXIS_ACLK_RATIO bound to: 12 - type: integer 
	Parameter C_M13_AXIS_ACLK_RATIO bound to: 12 - type: integer 
	Parameter C_M14_AXIS_ACLK_RATIO bound to: 12 - type: integer 
	Parameter C_M15_AXIS_ACLK_RATIO bound to: 12 - type: integer 
	Parameter C_M00_AXIS_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_M01_AXIS_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_M02_AXIS_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_M03_AXIS_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_M04_AXIS_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_M05_AXIS_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_M06_AXIS_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_M07_AXIS_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_M08_AXIS_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_M09_AXIS_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_M10_AXIS_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_M11_AXIS_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_M12_AXIS_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_M13_AXIS_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_M14_AXIS_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_M15_AXIS_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_M00_AXIS_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_M01_AXIS_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_M02_AXIS_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_M03_AXIS_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_M04_AXIS_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_M05_AXIS_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_M06_AXIS_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_M07_AXIS_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_M08_AXIS_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_M09_AXIS_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_M10_AXIS_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_M11_AXIS_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_M12_AXIS_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_M13_AXIS_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_M14_AXIS_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_M15_AXIS_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_M00_AXIS_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter C_M01_AXIS_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter C_M02_AXIS_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter C_M03_AXIS_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter C_M04_AXIS_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter C_M05_AXIS_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter C_M06_AXIS_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter C_M07_AXIS_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter C_M08_AXIS_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter C_M09_AXIS_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_M01_AXIS_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_M02_AXIS_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_M03_AXIS_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_M04_AXIS_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_M05_AXIS_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_M06_AXIS_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_M07_AXIS_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_M08_AXIS_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_M09_AXIS_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_M10_AXIS_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_M11_AXIS_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_M12_AXIS_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_M13_AXIS_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_M14_AXIS_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_M15_AXIS_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_MAX_WIDTH bound to: 2048 - type: integer 
	Parameter C_AXIS_TUSER_MAX_WIDTH bound to: 256 - type: integer 
	Parameter P_M_AXIS_CONNECTIVITY_ARRAY bound to: 32'b00000000000000000000000000000011 
	Parameter P_M_AXIS_BASETDEST_ARRAY bound to: 16'b1010101010101010 
	Parameter P_M_AXIS_HIGHTDEST_ARRAY bound to: 16'b1010101010101010 
	Parameter P_S_AXIS_TDATA_WIDTH_ARRAY bound to: 512'b00000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000001000000000000000000000000000001000000000000000000000000000000000100000000000000000000000000001000000000 
	Parameter P_S_AXIS_TUSER_WIDTH_ARRAY bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000001000000000000000000000000000001000000000000000000000000000000000100000000000000000000000000001000000 
	Parameter P_S_AXIS_IS_ACLK_ASYNC_ARRAY bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXIS_ACLK_RATIO_ARRAY bound to: 512'b00000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100 
	Parameter P_S_AXIS_REG_CONFIG_ARRAY bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXIS_FIFO_DEPTH_ARRAY bound to: 512'b00000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000 
	Parameter P_S_AXIS_FIFO_MODE_ARRAY bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001 
	Parameter P_M_AXIS_TDATA_WIDTH_ARRAY bound to: 512'b00000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000100000000000 
	Parameter P_M_AXIS_TUSER_WIDTH_ARRAY bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000100000000 
	Parameter P_M_AXIS_ACLK_RATIO_ARRAY bound to: 512'b00000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100 
	Parameter P_M_AXIS_REG_CONFIG_ARRAY bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_M_AXIS_IS_ACLK_ASYNC_ARRAY bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_M_AXIS_FIFO_DEPTH_ARRAY bound to: 512'b00000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000 
	Parameter P_M_AXIS_FIFO_MODE_ARRAY bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_axis_interconnect' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect.v:59]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_NUM_MI_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_SI_SLOTS bound to: 2 - type: integer 
	Parameter C_AXIS_TDATA_MAX_WIDTH bound to: 2048 - type: integer 
	Parameter C_AXIS_TUSER_MAX_WIDTH bound to: 256 - type: integer 
	Parameter C_SWITCH_MI_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_SWITCH_SI_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_SWITCH_MODE bound to: 1 - type: integer 
	Parameter C_SWITCH_MAX_XFERS_PER_ARB bound to: 1 - type: integer 
	Parameter C_SWITCH_NUM_CYCLES_TIMEOUT bound to: 0 - type: integer 
	Parameter C_SWITCH_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_SWITCH_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SWITCH_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SWITCH_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SWITCH_SIGNAL_SET bound to: 32'b00000000000000000000000011111111 
	Parameter C_SWITCH_ACLK_RATIO bound to: 12 - type: integer 
	Parameter C_SWITCH_USE_ACLKEN bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_M_AXIS_CONNECTIVITY_ARRAY bound to: 2'b11 
	Parameter C_M_AXIS_BASETDEST_ARRAY bound to: 1'b0 
	Parameter C_M_AXIS_HIGHTDEST_ARRAY bound to: 1'b0 
	Parameter C_S_AXIS_TDATA_WIDTH_ARRAY bound to: 64'b0000000000000000000000000100000000000000000000000000001000000000 
	Parameter C_S_AXIS_TUSER_WIDTH_ARRAY bound to: 64'b0000000000000000000000000000100000000000000000000000000001000000 
	Parameter C_S_AXIS_IS_ACLK_ASYNC_ARRAY bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXIS_ACLK_RATIO_ARRAY bound to: 64'b0000000000000000000000000000110000000000000000000000000000001100 
	Parameter C_S_AXIS_REG_CONFIG_ARRAY bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXIS_FIFO_DEPTH_ARRAY bound to: 64'b0000000000000000000000000010000000000000000000000000000000100000 
	Parameter C_S_AXIS_FIFO_MODE_ARRAY bound to: 64'b0000000000000000000000000000001000000000000000000000000000000001 
	Parameter C_M_AXIS_TDATA_WIDTH_ARRAY bound to: 32'b00000000000000000000100000000000 
	Parameter C_M_AXIS_TUSER_WIDTH_ARRAY bound to: 32'b00000000000000000000000100000000 
	Parameter C_M_AXIS_ACLK_RATIO_ARRAY bound to: 32'b00000000000000000000000000001100 
	Parameter C_M_AXIS_REG_CONFIG_ARRAY bound to: 32'b00000000000000000000000000000000 
	Parameter C_M_AXIS_IS_ACLK_ASYNC_ARRAY bound to: 32'b00000000000000000000000000000000 
	Parameter C_M_AXIS_FIFO_DEPTH_ARRAY bound to: 32'b00000000000000000000000000100000 
	Parameter C_M_AXIS_FIFO_MODE_ARRAY bound to: 32'b00000000000000000000000000000000 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERROR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_INDX_DP_PASS_THRU bound to: 0 - type: integer 
	Parameter P_INDX_DP_REG_SLICE bound to: 1 - type: integer 
	Parameter P_INDX_DP_SS_CONV bound to: 2 - type: integer 
	Parameter P_INDX_DP_DW_CONV bound to: 3 - type: integer 
	Parameter P_INDX_DP_DW_CONV_U bound to: 4 - type: integer 
	Parameter P_INDX_DP_DW_CONV_D bound to: 5 - type: integer 
	Parameter P_INDX_DP_CK_CONV bound to: 6 - type: integer 
	Parameter P_INDX_DP_DATA_FIFO bound to: 7 - type: integer 
	Parameter P_INDX_DP_PACKER bound to: 8 - type: integer 
	Parameter P_LOG_SI_SLOTS bound to: 1 - type: integer 
	Parameter P_GEN_SWITCH bound to: 1 - type: integer 
	Parameter P_SS_TKEEP_REQUIRED bound to: 8 - type: integer 
	Parameter P_SWITCH_SIGNAL_SET bound to: 32'b00000000000000000000000011111111 
	Parameter P_SI_SIGNAL_SET bound to: 32'b00000000000000000000000011111111 
	Parameter P_MI_SIGNAL_SET bound to: 32'b00000000000000000000000011111111 
	Parameter P_ACLKEN_CONV_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter P_SI_MODULE_ORDER bound to: 224'b00000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000010000000000000000000000000000000110000000000000000000000000000001010000000000000000000000000000100000000000000000000000000000000111 
	Parameter P_MI_MODULE_ORDER bound to: 224'b00000000000000000000000000000111000000000000000000000000000001000000000000000000000000000000011000000000000000000000000000000101000000000000000000000000000010000000000000000000000000000000001000000000000000000000000000000001 
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_axis_switch' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_switch.v:59]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000011111111 
	Parameter C_MI_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_SI_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_NUM_SI_SLOTS bound to: 2 - type: integer 
	Parameter C_LOG_SI_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MI_SLOTS bound to: 1 - type: integer 
	Parameter C_SWITCH_MODE bound to: 1 - type: integer 
	Parameter C_MAX_XFERS_PER_ARB bound to: 1 - type: integer 
	Parameter C_NUM_CYCLES_TIMEOUT bound to: 0 - type: integer 
	Parameter C_M_AXIS_CONNECTIVITY_ARRAY bound to: 2'b11 
	Parameter C_M_AXIS_BASETDEST_ARRAY bound to: 1'b0 
	Parameter C_M_AXIS_HIGHTDEST_ARRAY bound to: 1'b0 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERROR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_DECODER_CONNECTIVITY_ARRAY bound to: 2'b11 
	Parameter P_TPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter P_USE_PACKET_MODE bound to: 0 - type: integer 
	Parameter P_INTERNAL_ARBITER bound to: 1 - type: integer 
	Parameter P_ARB_ALGORITHM bound to: ROUND_ROBIN - type: string 
	Parameter P_SINGLE_SLAVE_CONNECTIVITY_ARRAY bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_util_axis2vector' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_util_axis2vector.v:63]
	Parameter C_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_SIGNAL_SET bound to: 32'b00000000000000000000000011111111 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERROR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 8 - type: integer 
	Parameter P_TKEEP_INDX bound to: 9 - type: integer 
	Parameter P_TLAST_INDX bound to: 10 - type: integer 
	Parameter P_TID_INDX bound to: 11 - type: integer 
	Parameter P_TDEST_INDX bound to: 12 - type: integer 
	Parameter P_TUSER_INDX bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_util_axis2vector' (1#1) [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_util_axis2vector.v:63]
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_axisc_decoder' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axisc_decoder.v:60]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000011111111 
	Parameter C_TPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_NUM_MI_SLOTS bound to: 1 - type: integer 
	Parameter C_USE_PACKET_MODE bound to: 0 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_CONNECTIVITY bound to: 1'b1 
	Parameter C_BASETDEST bound to: 1'b0 
	Parameter C_HIGHTDEST bound to: 1'b0 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERROR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter TDW bound to: 1 - type: integer 
	Parameter P_TDEST_PRESENT bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_axisc_register_slice' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axisc_register_slice.v:61]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axisc_register_slice.v:188]
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_axisc_register_slice' (2#1) [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axisc_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_axisc_register_slice__parameterized0' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axisc_register_slice.v:61]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axisc_register_slice.v:188]
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_axisc_register_slice__parameterized0' (2#1) [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axisc_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_util_vector2axis' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_util_vector2axis.v:63]
	Parameter C_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_SIGNAL_SET bound to: 32'b00000000000000000000000011111111 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERROR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 8 - type: integer 
	Parameter P_TKEEP_INDX bound to: 9 - type: integer 
	Parameter P_TLAST_INDX bound to: 10 - type: integer 
	Parameter P_TID_INDX bound to: 11 - type: integer 
	Parameter P_TDEST_INDX bound to: 12 - type: integer 
	Parameter P_TUSER_INDX bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_util_vector2axis' (3#1) [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_util_vector2axis.v:63]
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_axisc_decoder' (4#1) [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axisc_decoder.v:60]
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_axisc_transfer_mux' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axisc_transfer_mux.v:60]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_TPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000011111111 
	Parameter C_NUM_SI_SLOTS bound to: 2 - type: integer 
	Parameter C_LOG_SI_SLOTS bound to: 1 - type: integer 
	Parameter C_USE_PACKET_MODE bound to: 0 - type: integer 
	Parameter C_MAX_XFERS_PER_ARB bound to: 1 - type: integer 
	Parameter C_NUM_CYCLES_TIMEOUT bound to: 0 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_CONNECTIVITY bound to: 2'b11 
	Parameter C_SINGLE_SLAVE_CONNECTIVITY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERROR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_LOG_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter P_FIXED_MUX_VALUE bound to: 2'b00 
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_axisc_arb_responder' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axisc_arb_responder.v:60]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_ARB_GNT_WIDTH bound to: 2 - type: integer 
	Parameter C_USE_PACKET_MODE bound to: 0 - type: integer 
	Parameter C_MAX_XFERS_PER_ARB bound to: 1 - type: integer 
	Parameter C_NUM_CYCLES_TIMEOUT bound to: 0 - type: integer 
	Parameter C_SINGLE_SLAVE_CONNECTIVITY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERROR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_XFER_CNT_WIDTH bound to: 1 - type: integer 
	Parameter P_TIMEOUT_CNT_WIDTH bound to: 1 - type: integer 
	Parameter P_FORCE_MAX_XFERS_PER_ARB_ONE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_axisc_arb_responder' (5#1) [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axisc_arb_responder.v:60]
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_mux_enc' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_mux_enc.v:62]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_mux_enc' (6#1) [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_mux_enc.v:62]
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_mux_enc__parameterized0' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_mux_enc.v:62]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_mux_enc__parameterized0' (6#1) [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_mux_enc.v:62]
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_axisc_transfer_mux' (7#1) [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axisc_transfer_mux.v:60]
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_axis_switch_arbiter' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_switch_arbiter.v:60]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_NUM_SI_SLOTS bound to: 2 - type: integer 
	Parameter C_LOG_SI_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MI_SLOTS bound to: 1 - type: integer 
	Parameter C_ARB_ALGORITHM bound to: ROUND_ROBIN - type: string 
	Parameter C_SINGLE_SLAVE_CONNECTIVITY_ARRAY bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_arb_rr' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_arb_rr.v:60]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_NUM_SI_SLOTS bound to: 2 - type: integer 
	Parameter C_LOG_SI_SLOTS bound to: 1 - type: integer 
	Parameter C_ARB_ALGORITHM bound to: ROUND_ROBIN - type: string 
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_dynamic_priority_encoder' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_priority_encoder.v:60]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_REQ_WIDTH bound to: 2 - type: integer 
	Parameter C_ENC_WIDTH bound to: 1 - type: integer 
	Parameter P_NATIVE bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_dynamic_priority_encoder__parameterized0' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_priority_encoder.v:60]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_REQ_WIDTH bound to: 4 - type: integer 
	Parameter C_ENC_WIDTH bound to: 1 - type: integer 
	Parameter P_NATIVE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_dynamic_priority_encoder__parameterized0' (8#1) [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_priority_encoder.v:60]
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_dynamic_priority_encoder' (8#1) [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_priority_encoder.v:60]
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_arb_rr' (9#1) [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_arb_rr.v:60]
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_axis_switch_arbiter' (10#1) [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_switch_arbiter.v:60]
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_axis_switch' (11#1) [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_switch.v:59]
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_dynamic_datapath' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32'b00000000000000000000001000000000 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter C_S_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000011111111 
	Parameter C_S_AXIS_ACLK_RATIO bound to: 32'b00000000000000000000000000001100 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_M_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000011111111 
	Parameter C_M_AXIS_ACLK_RATIO bound to: 12 - type: integer 
	Parameter C_REG_CONFIG bound to: 32'b00000000000000000000000000000000 
	Parameter C_IS_ACLK_ASYNC bound to: 32'b00000000000000000000000000000000 
	Parameter C_ACLKEN_CONV_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_FIFO_DEPTH bound to: 32'b00000000000000000000000000100000 
	Parameter C_FIFO_MODE bound to: 32'b00000000000000000000000000000001 
	Parameter C_MODULE_ORDER bound to: 256'b0000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000010000000000000000000000000000000110000000000000000000000000000001010000000000000000000000000000100000000000000000000000000000000111 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter P_CK_CONV_IN_DATA_FIFO bound to: 1'b0 
	Parameter P_DEFAULT_TLAST bound to: 0 - type: integer 
	Parameter P_INDX_DP_PASS_THRU bound to: 0 - type: integer 
	Parameter P_INDX_DP_REG_SLICE bound to: 1 - type: integer 
	Parameter P_INDX_DP_SS_CONV bound to: 2 - type: integer 
	Parameter P_INDX_DP_DW_CONV bound to: 3 - type: integer 
	Parameter P_INDX_DP_DW_CONV_U bound to: 4 - type: integer 
	Parameter P_INDX_DP_DW_CONV_D bound to: 5 - type: integer 
	Parameter P_INDX_DP_CK_CONV bound to: 6 - type: integer 
	Parameter P_INDX_DP_DATA_FIFO bound to: 7 - type: integer 
	Parameter P_INDX_DP_PACKER bound to: 8 - type: integer 
	Parameter P_GEN_PASS_THRU bound to: 1'b0 
	Parameter P_GEN_REG_SLICE bound to: 1'b0 
	Parameter P_GEN_SS_CONV bound to: 1'b0 
	Parameter P_GEN_DW_CONV bound to: 1'b0 
	Parameter P_GEN_DW_CONV_U bound to: 1'b0 
	Parameter P_GEN_DW_CONV_D bound to: 1'b0 
	Parameter P_GEN_CK_CONV bound to: 1'b0 
	Parameter P_GEN_DATA_FIFO bound to: 1'b1 
	Parameter P_GEN_PACKER bound to: 1'b0 
	Parameter P_INT_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter P_INT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_INT_TID_WIDTH bound to: 1 - type: integer 
	Parameter P_INT_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter P_INT_SIGNAL_SET bound to: 255 - type: integer 
	Parameter P_INT_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter P_DF_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter P_INT_ACLK_RATIO bound to: 12 - type: integer 
	Parameter P_INT_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter P_INT_FIFO_MODE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_axis_data_fifo' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_data_fifo.v:61]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000011111111 
	Parameter C_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter C_FIFO_MODE bound to: 1 - type: integer 
	Parameter C_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ACLKEN_CONV_MODE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERROR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TREADY_EXISTS bound to: 1 - type: integer 
	Parameter P_TDATA_EXISTS bound to: 1 - type: integer 
	Parameter P_TSTRB_EXISTS bound to: 1 - type: integer 
	Parameter P_TKEEP_EXISTS bound to: 1 - type: integer 
	Parameter P_TLAST_EXISTS bound to: 1 - type: integer 
	Parameter P_TID_EXISTS bound to: 1 - type: integer 
	Parameter P_TDEST_EXISTS bound to: 1 - type: integer 
	Parameter P_TUSER_EXISTS bound to: 1 - type: integer 
	Parameter P_AXIS_PAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter P_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter P_FIFO_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter P_FIFO_TYPE bound to: 2 - type: integer 
	Parameter P_IMPLEMENTATION_TYPE_AXIS bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_MSGON_VAL bound to: 1 - type: integer 
	Parameter P_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter LP_S_ACLKEN_CAN_TOGGLE bound to: 0 - type: integer 
	Parameter LP_M_ACLKEN_CAN_TOGGLE bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 18 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 18 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_RD_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_RD_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_RD_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_RD_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_RD_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 5 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_data_fifo.v:179]
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_util_aclken_converter_wrapper' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_util_aclken_converter_wrapper.v:62]
	Parameter C_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SIGNAL_SET bound to: 255 - type: integer 
	Parameter C_S_ACLKEN_CAN_TOGGLE bound to: 0 - type: integer 
	Parameter C_M_ACLKEN_CAN_TOGGLE bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERROR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TPAYLOAD_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_util_aclken_converter_wrapper' (12#1) [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_util_aclken_converter_wrapper.v:62]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0.vhd:664]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 18 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 18 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 4kx4 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 1022 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 1021 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_RD_DEPTH bound to: 1024 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_DEPTH bound to: 1024 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 1 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 2 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x36 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 14 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 32 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 5 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 1 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 31 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 14 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 14 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 14 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 30 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_synth.vhd:681]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 18 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 18 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 4kx4 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 1022 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 1021 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_RD_DEPTH bound to: 1024 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_DEPTH bound to: 1024 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 1 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 2 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x36 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 14 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 32 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 5 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 1 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 31 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 14 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 14 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 14 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 30 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/fifo_generator_v12_0/hdl/fifo_generator_top.vhd:275]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 14 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 14 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 30 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 1 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/fifo_generator_v12_0/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 14 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 14 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 30 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 1 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/fifo_generator_v12_0/hdl/ramfifo/reset_blk_ramfifo.vhd:222]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_WR_RST_MAXFAN bound to: 2 - type: integer 
	Parameter C_RD_RST_MAXFAN bound to: 3 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/fifo_generator_v12_0/hdl/ramfifo/reset_blk_ramfifo.vhd:228]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/fifo_generator_v12_0/hdl/ramfifo/reset_blk_ramfifo.vhd:229]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/fifo_generator_v12_0/hdl/ramfifo/reset_blk_ramfifo.vhd:231]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/fifo_generator_v12_0/hdl/ramfifo/reset_blk_ramfifo.vhd:232]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/fifo_generator_v12_0/hdl/ramfifo/reset_blk_ramfifo.vhd:234]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/fifo_generator_v12_0/hdl/ramfifo/reset_blk_ramfifo.vhd:235]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/fifo_generator_v12_0/hdl/ramfifo/reset_blk_ramfifo.vhd:598]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/fifo_generator_v12_0/hdl/ramfifo/reset_blk_ramfifo.vhd:599]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/fifo_generator_v12_0/hdl/ramfifo/reset_blk_ramfifo.vhd:600]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo' (13#1) [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/fifo_generator_v12_0/hdl/ramfifo/reset_blk_ramfifo.vhd:222]
INFO: [Synth 8-638] synthesizing module 'input_blk' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/fifo_generator_v12_0/hdl/common/input_blk.vhd:278]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 14 - type: integer 
	Parameter C_PKTFIFO_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 14 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 1 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'input_blk' (14#1) [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/fifo_generator_v12_0/hdl/common/input_blk.vhd:278]
INFO: [Synth 8-638] synthesizing module 'memory' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/fifo_generator_v12_0/hdl/ramfifo/memory.vhd:217]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 14 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 14 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_LARGER_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_SMALLER_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dmem' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/fifo_generator_v12_0/hdl/ramfifo/dmem.vhd:165]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH bound to: 14 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_DOUT_WIDTH bound to: 14 - type: integer 
	Parameter C_LARGER_DEPTH bound to: 32 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_SMALLER_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute ram_style = distributed [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/fifo_generator_v12_0/hdl/ramfifo/dmem.vhd:179]
INFO: [Synth 8-256] done synthesizing module 'dmem' (15#1) [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/fifo_generator_v12_0/hdl/ramfifo/dmem.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'memory' (16#1) [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/fifo_generator_v12_0/hdl/ramfifo/memory.vhd:217]
INFO: [Synth 8-638] synthesizing module 'rd_logic' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/fifo_generator_v12_0/hdl/ramfifo/rd_logic.vhd:235]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 30 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/fifo_generator_v12_0/hdl/ramfifo/rd_bin_cntr.vhd:151]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_PNTR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr' (17#1) [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/fifo_generator_v12_0/hdl/ramfifo/rd_bin_cntr.vhd:151]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/fifo_generator_v12_0/hdl/ramfifo/rd_status_flags_ss.vhd:175]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'compare' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/fifo_generator_v12_0/hdl/ramfifo/compare.vhd:138]
	Parameter C_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'compare' (18#1) [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/fifo_generator_v12_0/hdl/ramfifo/compare.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss' (19#1) [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/fifo_generator_v12_0/hdl/ramfifo/rd_status_flags_ss.vhd:175]
INFO: [Synth 8-638] synthesizing module 'rd_fwft' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/fifo_generator_v12_0/hdl/ramfifo/rd_fwft.vhd:154]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/fifo_generator_v12_0/hdl/ramfifo/rd_fwft.vhd:255]
INFO: [Synth 8-226] default block is never used [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/fifo_generator_v12_0/hdl/ramfifo/rd_fwft.vhd:579]
INFO: [Synth 8-226] default block is never used [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/fifo_generator_v12_0/hdl/ramfifo/rd_fwft.vhd:664]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft' (20#1) [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/fifo_generator_v12_0/hdl/ramfifo/rd_fwft.vhd:154]
INFO: [Synth 8-638] synthesizing module 'dc_ss_fwft' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/fifo_generator_v12_0/hdl/ramfifo/dc_ss_fwft.vhd:145]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'updn_cntr' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/fifo_generator_v12_0/hdl/ramfifo/updn_cntr.vhd:148]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_COUNTER_RESET_VAL bound to: 0 - type: integer 
	Parameter C_PNTR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'updn_cntr' (21#1) [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/fifo_generator_v12_0/hdl/ramfifo/updn_cntr.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'dc_ss_fwft' (22#1) [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/fifo_generator_v12_0/hdl/ramfifo/dc_ss_fwft.vhd:145]
INFO: [Synth 8-256] done synthesizing module 'rd_logic' (23#1) [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/fifo_generator_v12_0/hdl/ramfifo/rd_logic.vhd:235]
INFO: [Synth 8-638] synthesizing module 'wr_logic' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/fifo_generator_v12_0/hdl/ramfifo/wr_logic.vhd:228]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 0 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/fifo_generator_v12_0/hdl/ramfifo/wr_bin_cntr.vhd:156]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_WR_RD_RATIO bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr' (24#1) [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/fifo_generator_v12_0/hdl/ramfifo/wr_bin_cntr.vhd:156]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/fifo_generator_v12_0/hdl/ramfifo/wr_status_flags_ss.vhd:178]
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss' (25#1) [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/fifo_generator_v12_0/hdl/ramfifo/wr_status_flags_ss.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'wr_logic' (26#1) [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/fifo_generator_v12_0/hdl/ramfifo/wr_logic.vhd:228]
INFO: [Synth 8-638] synthesizing module 'output_blk' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/fifo_generator_v12_0/hdl/common/output_blk.vhd:268]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DIN_WIDTH bound to: 14 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 14 - type: integer 
	Parameter C_PKTFIFO_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'output_blk' (27#1) [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/fifo_generator_v12_0/hdl/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo' (28#1) [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/fifo_generator_v12_0/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top' (29#1) [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/fifo_generator_v12_0/hdl/fifo_generator_top.vhd:275]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth' (30#1) [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_synth.vhd:681]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0' (31#1) [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0.vhd:664]
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_axis_data_fifo' (32#1) [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_data_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized0' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32'b00000000000000000000001000000000 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter C_S_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000011111111 
	Parameter C_S_AXIS_ACLK_RATIO bound to: 32'b00000000000000000000000000001100 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_M_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_SIGNAL_SET bound to: 255 - type: integer 
	Parameter C_M_AXIS_ACLK_RATIO bound to: 12 - type: integer 
	Parameter C_REG_CONFIG bound to: 32'b00000000000000000000000000000000 
	Parameter C_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ACLKEN_CONV_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_MODULE_ORDER bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000100000000000000000000000000000001100000000000000000000000000000010100000000000000000000000000001000 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter P_CK_CONV_IN_DATA_FIFO bound to: 1'b0 
	Parameter P_DEFAULT_TLAST bound to: 0 - type: integer 
	Parameter P_INDX_DP_PASS_THRU bound to: 0 - type: integer 
	Parameter P_INDX_DP_REG_SLICE bound to: 1 - type: integer 
	Parameter P_INDX_DP_SS_CONV bound to: 2 - type: integer 
	Parameter P_INDX_DP_DW_CONV bound to: 3 - type: integer 
	Parameter P_INDX_DP_DW_CONV_U bound to: 4 - type: integer 
	Parameter P_INDX_DP_DW_CONV_D bound to: 5 - type: integer 
	Parameter P_INDX_DP_CK_CONV bound to: 6 - type: integer 
	Parameter P_INDX_DP_DATA_FIFO bound to: 7 - type: integer 
	Parameter P_INDX_DP_PACKER bound to: 8 - type: integer 
	Parameter P_GEN_PASS_THRU bound to: 1'b0 
	Parameter P_GEN_REG_SLICE bound to: 1'b0 
	Parameter P_GEN_SS_CONV bound to: 1'b0 
	Parameter P_GEN_DW_CONV bound to: 1'b0 
	Parameter P_GEN_DW_CONV_U bound to: 1'b0 
	Parameter P_GEN_DW_CONV_D bound to: 1'b0 
	Parameter P_GEN_CK_CONV bound to: 1'b0 
	Parameter P_GEN_DATA_FIFO bound to: 1'b0 
	Parameter P_GEN_PACKER bound to: 1'b0 
	Parameter P_INT_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter P_INT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_INT_TID_WIDTH bound to: 1 - type: integer 
	Parameter P_INT_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter P_INT_SIGNAL_SET bound to: 255 - type: integer 
	Parameter P_INT_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter P_DF_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter P_INT_ACLK_RATIO bound to: 12 - type: integer 
	Parameter P_INT_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter P_INT_FIFO_MODE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized1' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32'b00000000000000000000001000000000 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter C_S_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000011111111 
	Parameter C_S_AXIS_ACLK_RATIO bound to: 32'b00000000000000000000000000001100 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_M_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_SIGNAL_SET bound to: 255 - type: integer 
	Parameter C_M_AXIS_ACLK_RATIO bound to: 12 - type: integer 
	Parameter C_REG_CONFIG bound to: 32'b00000000000000000000000000000000 
	Parameter C_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ACLKEN_CONV_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_MODULE_ORDER bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000001000000000000000000000000000000011000000000000000000000000000000101 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter P_CK_CONV_IN_DATA_FIFO bound to: 1'b0 
	Parameter P_DEFAULT_TLAST bound to: 0 - type: integer 
	Parameter P_INDX_DP_PASS_THRU bound to: 0 - type: integer 
	Parameter P_INDX_DP_REG_SLICE bound to: 1 - type: integer 
	Parameter P_INDX_DP_SS_CONV bound to: 2 - type: integer 
	Parameter P_INDX_DP_DW_CONV bound to: 3 - type: integer 
	Parameter P_INDX_DP_DW_CONV_U bound to: 4 - type: integer 
	Parameter P_INDX_DP_DW_CONV_D bound to: 5 - type: integer 
	Parameter P_INDX_DP_CK_CONV bound to: 6 - type: integer 
	Parameter P_INDX_DP_DATA_FIFO bound to: 7 - type: integer 
	Parameter P_INDX_DP_PACKER bound to: 8 - type: integer 
	Parameter P_GEN_PASS_THRU bound to: 1'b0 
	Parameter P_GEN_REG_SLICE bound to: 1'b0 
	Parameter P_GEN_SS_CONV bound to: 1'b0 
	Parameter P_GEN_DW_CONV bound to: 1'b0 
	Parameter P_GEN_DW_CONV_U bound to: 1'b0 
	Parameter P_GEN_DW_CONV_D bound to: 1'b1 
	Parameter P_GEN_CK_CONV bound to: 1'b0 
	Parameter P_GEN_DATA_FIFO bound to: 1'b0 
	Parameter P_GEN_PACKER bound to: 1'b0 
	Parameter P_INT_TDATA_WIDTH bound to: 512 - type: integer 
	Parameter P_INT_TUSER_WIDTH bound to: 64 - type: integer 
	Parameter P_INT_TID_WIDTH bound to: 1 - type: integer 
	Parameter P_INT_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter P_INT_SIGNAL_SET bound to: 255 - type: integer 
	Parameter P_INT_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter P_DF_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter P_INT_ACLK_RATIO bound to: 12 - type: integer 
	Parameter P_INT_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter P_INT_FIFO_MODE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_axis_dwidth_converter' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_dwidth_converter.v:66]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 255 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERROR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_SS_TKEEP_REQUIRED bound to: 8 - type: integer 
	Parameter P_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000011111111 
	Parameter P_S_RATIO bound to: 1 - type: integer 
	Parameter P_M_RATIO bound to: 64 - type: integer 
	Parameter P_D2_TDATA_WIDTH bound to: 512 - type: integer 
	Parameter P_D1_TUSER_WIDTH bound to: 64 - type: integer 
	Parameter P_D2_TUSER_WIDTH bound to: 64 - type: integer 
	Parameter P_D3_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_D1_REG_CONFIG bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_axis_register_slice' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_register_slice.v:65]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_AXIS_TDATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000011111111 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERROR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TPAYLOAD_WIDTH bound to: 707 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_util_axis2vector__parameterized0' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_util_axis2vector.v:63]
	Parameter C_TDATA_WIDTH bound to: 512 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 64 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 707 - type: integer 
	Parameter C_SIGNAL_SET bound to: 32'b00000000000000000000000011111111 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERROR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 512 - type: integer 
	Parameter P_TKEEP_INDX bound to: 576 - type: integer 
	Parameter P_TLAST_INDX bound to: 640 - type: integer 
	Parameter P_TID_INDX bound to: 641 - type: integer 
	Parameter P_TDEST_INDX bound to: 642 - type: integer 
	Parameter P_TUSER_INDX bound to: 643 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_util_axis2vector__parameterized0' (32#1) [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_util_axis2vector.v:63]
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_axisc_register_slice__parameterized1' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axisc_register_slice.v:61]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 707 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_axisc_register_slice__parameterized1' (32#1) [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axisc_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_util_vector2axis__parameterized0' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_util_vector2axis.v:63]
	Parameter C_TDATA_WIDTH bound to: 512 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 64 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 707 - type: integer 
	Parameter C_SIGNAL_SET bound to: 32'b00000000000000000000000011111111 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERROR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 512 - type: integer 
	Parameter P_TKEEP_INDX bound to: 576 - type: integer 
	Parameter P_TLAST_INDX bound to: 640 - type: integer 
	Parameter P_TID_INDX bound to: 641 - type: integer 
	Parameter P_TDEST_INDX bound to: 642 - type: integer 
	Parameter P_TUSER_INDX bound to: 643 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_util_vector2axis__parameterized0' (32#1) [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_util_vector2axis.v:63]
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_axis_register_slice' (33#1) [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_register_slice.v:65]
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_axisc_downsizer' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axisc_downsizer.v:61]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000011111111 
	Parameter C_RATIO bound to: 64 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERROR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_S_AXIS_TSTRB_WIDTH bound to: 64 - type: integer 
	Parameter P_M_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter P_RATIO_WIDTH bound to: 6 - type: integer 
	Parameter SM_RESET bound to: 3'b000 
	Parameter SM_IDLE bound to: 3'b001 
	Parameter SM_ACTIVE bound to: 3'b010 
	Parameter SM_END bound to: 3'b011 
	Parameter SM_END_TO_ACTIVE bound to: 3'b110 
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_axisc_downsizer' (34#1) [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axisc_downsizer.v:61]
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_axis_register_slice__parameterized0' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_register_slice.v:65]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000011111111 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERROR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TPAYLOAD_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_axisc_register_slice__parameterized2' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axisc_register_slice.v:61]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_axisc_register_slice__parameterized2' (34#1) [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axisc_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_axis_register_slice__parameterized0' (34#1) [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_register_slice.v:65]
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_axis_dwidth_converter' (35#1) [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_dwidth_converter.v:66]
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized2' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32'b00000000000000000000001000000000 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter C_S_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000011111111 
	Parameter C_S_AXIS_ACLK_RATIO bound to: 32'b00000000000000000000000000001100 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_SIGNAL_SET bound to: 255 - type: integer 
	Parameter C_M_AXIS_ACLK_RATIO bound to: 12 - type: integer 
	Parameter C_REG_CONFIG bound to: 32'b00000000000000000000000000000000 
	Parameter C_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ACLKEN_CONV_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_MODULE_ORDER bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000010000000000000000000000000000000110 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter P_CK_CONV_IN_DATA_FIFO bound to: 1'b0 
	Parameter P_DEFAULT_TLAST bound to: 0 - type: integer 
	Parameter P_INDX_DP_PASS_THRU bound to: 0 - type: integer 
	Parameter P_INDX_DP_REG_SLICE bound to: 1 - type: integer 
	Parameter P_INDX_DP_SS_CONV bound to: 2 - type: integer 
	Parameter P_INDX_DP_DW_CONV bound to: 3 - type: integer 
	Parameter P_INDX_DP_DW_CONV_U bound to: 4 - type: integer 
	Parameter P_INDX_DP_DW_CONV_D bound to: 5 - type: integer 
	Parameter P_INDX_DP_CK_CONV bound to: 6 - type: integer 
	Parameter P_INDX_DP_DATA_FIFO bound to: 7 - type: integer 
	Parameter P_INDX_DP_PACKER bound to: 8 - type: integer 
	Parameter P_GEN_PASS_THRU bound to: 1'b0 
	Parameter P_GEN_REG_SLICE bound to: 1'b0 
	Parameter P_GEN_SS_CONV bound to: 1'b0 
	Parameter P_GEN_DW_CONV bound to: 1'b0 
	Parameter P_GEN_DW_CONV_U bound to: 1'b0 
	Parameter P_GEN_DW_CONV_D bound to: 1'b0 
	Parameter P_GEN_CK_CONV bound to: 1'b0 
	Parameter P_GEN_DATA_FIFO bound to: 1'b0 
	Parameter P_GEN_PACKER bound to: 1'b0 
	Parameter P_INT_TDATA_WIDTH bound to: 512 - type: integer 
	Parameter P_INT_TUSER_WIDTH bound to: 64 - type: integer 
	Parameter P_INT_TID_WIDTH bound to: 1 - type: integer 
	Parameter P_INT_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter P_INT_SIGNAL_SET bound to: 255 - type: integer 
	Parameter P_INT_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter P_DF_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter P_INT_ACLK_RATIO bound to: 12 - type: integer 
	Parameter P_INT_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter P_INT_FIFO_MODE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized3' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32'b00000000000000000000001000000000 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter C_S_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000011111111 
	Parameter C_S_AXIS_ACLK_RATIO bound to: 32'b00000000000000000000000000001100 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_SIGNAL_SET bound to: 255 - type: integer 
	Parameter C_M_AXIS_ACLK_RATIO bound to: 12 - type: integer 
	Parameter C_REG_CONFIG bound to: 32'b00000000000000000000000000000000 
	Parameter C_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ACLKEN_CONV_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_MODULE_ORDER bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000100 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter P_CK_CONV_IN_DATA_FIFO bound to: 1'b0 
	Parameter P_DEFAULT_TLAST bound to: 0 - type: integer 
	Parameter P_INDX_DP_PASS_THRU bound to: 0 - type: integer 
	Parameter P_INDX_DP_REG_SLICE bound to: 1 - type: integer 
	Parameter P_INDX_DP_SS_CONV bound to: 2 - type: integer 
	Parameter P_INDX_DP_DW_CONV bound to: 3 - type: integer 
	Parameter P_INDX_DP_DW_CONV_U bound to: 4 - type: integer 
	Parameter P_INDX_DP_DW_CONV_D bound to: 5 - type: integer 
	Parameter P_INDX_DP_CK_CONV bound to: 6 - type: integer 
	Parameter P_INDX_DP_DATA_FIFO bound to: 7 - type: integer 
	Parameter P_INDX_DP_PACKER bound to: 8 - type: integer 
	Parameter P_GEN_PASS_THRU bound to: 1'b0 
	Parameter P_GEN_REG_SLICE bound to: 1'b0 
	Parameter P_GEN_SS_CONV bound to: 1'b0 
	Parameter P_GEN_DW_CONV bound to: 1'b0 
	Parameter P_GEN_DW_CONV_U bound to: 1'b0 
	Parameter P_GEN_DW_CONV_D bound to: 1'b0 
	Parameter P_GEN_CK_CONV bound to: 1'b0 
	Parameter P_GEN_DATA_FIFO bound to: 1'b0 
	Parameter P_GEN_PACKER bound to: 1'b0 
	Parameter P_INT_TDATA_WIDTH bound to: 512 - type: integer 
	Parameter P_INT_TUSER_WIDTH bound to: 64 - type: integer 
	Parameter P_INT_TID_WIDTH bound to: 1 - type: integer 
	Parameter P_INT_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter P_INT_SIGNAL_SET bound to: 255 - type: integer 
	Parameter P_INT_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter P_DF_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter P_INT_ACLK_RATIO bound to: 12 - type: integer 
	Parameter P_INT_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter P_INT_FIFO_MODE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized4' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32'b00000000000000000000001000000000 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter C_S_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000011111111 
	Parameter C_S_AXIS_ACLK_RATIO bound to: 32'b00000000000000000000000000001100 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_SIGNAL_SET bound to: 255 - type: integer 
	Parameter C_M_AXIS_ACLK_RATIO bound to: 12 - type: integer 
	Parameter C_REG_CONFIG bound to: 32'b00000000000000000000000000000000 
	Parameter C_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ACLKEN_CONV_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_MODULE_ORDER bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000001 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter P_CK_CONV_IN_DATA_FIFO bound to: 1'b0 
	Parameter P_DEFAULT_TLAST bound to: 0 - type: integer 
	Parameter P_INDX_DP_PASS_THRU bound to: 0 - type: integer 
	Parameter P_INDX_DP_REG_SLICE bound to: 1 - type: integer 
	Parameter P_INDX_DP_SS_CONV bound to: 2 - type: integer 
	Parameter P_INDX_DP_DW_CONV bound to: 3 - type: integer 
	Parameter P_INDX_DP_DW_CONV_U bound to: 4 - type: integer 
	Parameter P_INDX_DP_DW_CONV_D bound to: 5 - type: integer 
	Parameter P_INDX_DP_CK_CONV bound to: 6 - type: integer 
	Parameter P_INDX_DP_DATA_FIFO bound to: 7 - type: integer 
	Parameter P_INDX_DP_PACKER bound to: 8 - type: integer 
	Parameter P_GEN_PASS_THRU bound to: 1'b0 
	Parameter P_GEN_REG_SLICE bound to: 1'b0 
	Parameter P_GEN_SS_CONV bound to: 1'b0 
	Parameter P_GEN_DW_CONV bound to: 1'b0 
	Parameter P_GEN_DW_CONV_U bound to: 1'b0 
	Parameter P_GEN_DW_CONV_D bound to: 1'b0 
	Parameter P_GEN_CK_CONV bound to: 1'b0 
	Parameter P_GEN_DATA_FIFO bound to: 1'b0 
	Parameter P_GEN_PACKER bound to: 1'b0 
	Parameter P_INT_TDATA_WIDTH bound to: 512 - type: integer 
	Parameter P_INT_TUSER_WIDTH bound to: 64 - type: integer 
	Parameter P_INT_TID_WIDTH bound to: 1 - type: integer 
	Parameter P_INT_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter P_INT_SIGNAL_SET bound to: 255 - type: integer 
	Parameter P_INT_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter P_DF_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter P_INT_ACLK_RATIO bound to: 12 - type: integer 
	Parameter P_INT_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter P_INT_FIFO_MODE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized5' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32'b00000000000000000000001000000000 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter C_S_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000011111111 
	Parameter C_S_AXIS_ACLK_RATIO bound to: 32'b00000000000000000000000000001100 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_SIGNAL_SET bound to: 255 - type: integer 
	Parameter C_M_AXIS_ACLK_RATIO bound to: 12 - type: integer 
	Parameter C_REG_CONFIG bound to: 32'b00000000000000000000000000000000 
	Parameter C_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ACLKEN_CONV_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_MODULE_ORDER bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter P_CK_CONV_IN_DATA_FIFO bound to: 1'b0 
	Parameter P_DEFAULT_TLAST bound to: 0 - type: integer 
	Parameter P_INDX_DP_PASS_THRU bound to: 0 - type: integer 
	Parameter P_INDX_DP_REG_SLICE bound to: 1 - type: integer 
	Parameter P_INDX_DP_SS_CONV bound to: 2 - type: integer 
	Parameter P_INDX_DP_DW_CONV bound to: 3 - type: integer 
	Parameter P_INDX_DP_DW_CONV_U bound to: 4 - type: integer 
	Parameter P_INDX_DP_DW_CONV_D bound to: 5 - type: integer 
	Parameter P_INDX_DP_CK_CONV bound to: 6 - type: integer 
	Parameter P_INDX_DP_DATA_FIFO bound to: 7 - type: integer 
	Parameter P_INDX_DP_PACKER bound to: 8 - type: integer 
	Parameter P_GEN_PASS_THRU bound to: 1'b0 
	Parameter P_GEN_REG_SLICE bound to: 1'b0 
	Parameter P_GEN_SS_CONV bound to: 1'b0 
	Parameter P_GEN_DW_CONV bound to: 1'b0 
	Parameter P_GEN_DW_CONV_U bound to: 1'b0 
	Parameter P_GEN_DW_CONV_D bound to: 1'b0 
	Parameter P_GEN_CK_CONV bound to: 1'b0 
	Parameter P_GEN_DATA_FIFO bound to: 1'b0 
	Parameter P_GEN_PACKER bound to: 1'b0 
	Parameter P_INT_TDATA_WIDTH bound to: 512 - type: integer 
	Parameter P_INT_TUSER_WIDTH bound to: 64 - type: integer 
	Parameter P_INT_TID_WIDTH bound to: 1 - type: integer 
	Parameter P_INT_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter P_INT_SIGNAL_SET bound to: 255 - type: integer 
	Parameter P_INT_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter P_DF_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter P_INT_ACLK_RATIO bound to: 12 - type: integer 
	Parameter P_INT_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter P_INT_FIFO_MODE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized5' (36#1) [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized4' (36#1) [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized3' (36#1) [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized2' (36#1) [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized1' (36#1) [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized0' (36#1) [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_dynamic_datapath' (36#1) [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized6' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter C_S_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000011111111 
	Parameter C_S_AXIS_ACLK_RATIO bound to: 32'b00000000000000000000000000001100 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_M_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000011111111 
	Parameter C_M_AXIS_ACLK_RATIO bound to: 12 - type: integer 
	Parameter C_REG_CONFIG bound to: 32'b00000000000000000000000000000000 
	Parameter C_IS_ACLK_ASYNC bound to: 32'b00000000000000000000000000000000 
	Parameter C_ACLKEN_CONV_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_FIFO_DEPTH bound to: 32'b00000000000000000000000000100000 
	Parameter C_FIFO_MODE bound to: 32'b00000000000000000000000000000010 
	Parameter C_MODULE_ORDER bound to: 256'b0000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000010000000000000000000000000000000110000000000000000000000000000001010000000000000000000000000000100000000000000000000000000000000111 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter P_CK_CONV_IN_DATA_FIFO bound to: 1'b0 
	Parameter P_DEFAULT_TLAST bound to: 0 - type: integer 
	Parameter P_INDX_DP_PASS_THRU bound to: 0 - type: integer 
	Parameter P_INDX_DP_REG_SLICE bound to: 1 - type: integer 
	Parameter P_INDX_DP_SS_CONV bound to: 2 - type: integer 
	Parameter P_INDX_DP_DW_CONV bound to: 3 - type: integer 
	Parameter P_INDX_DP_DW_CONV_U bound to: 4 - type: integer 
	Parameter P_INDX_DP_DW_CONV_D bound to: 5 - type: integer 
	Parameter P_INDX_DP_CK_CONV bound to: 6 - type: integer 
	Parameter P_INDX_DP_DATA_FIFO bound to: 7 - type: integer 
	Parameter P_INDX_DP_PACKER bound to: 8 - type: integer 
	Parameter P_GEN_PASS_THRU bound to: 1'b0 
	Parameter P_GEN_REG_SLICE bound to: 1'b0 
	Parameter P_GEN_SS_CONV bound to: 1'b0 
	Parameter P_GEN_DW_CONV bound to: 1'b0 
	Parameter P_GEN_DW_CONV_U bound to: 1'b0 
	Parameter P_GEN_DW_CONV_D bound to: 1'b0 
	Parameter P_GEN_CK_CONV bound to: 1'b0 
	Parameter P_GEN_DATA_FIFO bound to: 1'b1 
	Parameter P_GEN_PACKER bound to: 1'b0 
	Parameter P_INT_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter P_INT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_INT_TID_WIDTH bound to: 1 - type: integer 
	Parameter P_INT_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter P_INT_SIGNAL_SET bound to: 255 - type: integer 
	Parameter P_INT_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter P_DF_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter P_INT_ACLK_RATIO bound to: 12 - type: integer 
	Parameter P_INT_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter P_INT_FIFO_MODE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_axis_data_fifo__parameterized0' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_data_fifo.v:61]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000011111111 
	Parameter C_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter C_FIFO_MODE bound to: 2 - type: integer 
	Parameter C_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ACLKEN_CONV_MODE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERROR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TREADY_EXISTS bound to: 1 - type: integer 
	Parameter P_TDATA_EXISTS bound to: 1 - type: integer 
	Parameter P_TSTRB_EXISTS bound to: 1 - type: integer 
	Parameter P_TKEEP_EXISTS bound to: 1 - type: integer 
	Parameter P_TLAST_EXISTS bound to: 1 - type: integer 
	Parameter P_TID_EXISTS bound to: 1 - type: integer 
	Parameter P_TDEST_EXISTS bound to: 1 - type: integer 
	Parameter P_TUSER_EXISTS bound to: 1 - type: integer 
	Parameter P_AXIS_PAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter P_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter P_FIFO_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter P_FIFO_TYPE bound to: 2 - type: integer 
	Parameter P_IMPLEMENTATION_TYPE_AXIS bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_MSGON_VAL bound to: 1 - type: integer 
	Parameter P_APPLICATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter LP_S_ACLKEN_CAN_TOGGLE bound to: 0 - type: integer 
	Parameter LP_M_ACLKEN_CAN_TOGGLE bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 18 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 18 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_RD_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_RD_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_RD_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_RD_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_RD_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized0' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0.vhd:664]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 18 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 18 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 4kx4 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 1022 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 1021 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_RD_DEPTH bound to: 1024 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_DEPTH bound to: 1024 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 1 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 2 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x36 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 14 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 32 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 5 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 1 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 31 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 14 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 14 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 14 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 30 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized0' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_synth.vhd:681]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 18 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 18 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 4kx4 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 1022 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 1021 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_RD_DEPTH bound to: 1024 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_DEPTH bound to: 1024 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 1 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 2 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x36 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 14 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 32 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 5 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 1 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 31 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 14 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 14 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 14 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 30 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized0' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/fifo_generator_v12_0/hdl/fifo_generator_top.vhd:275]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 14 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 14 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 30 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 1 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized0' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/fifo_generator_v12_0/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 14 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 14 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 30 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 1 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 1 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized0' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/fifo_generator_v12_0/hdl/ramfifo/wr_logic.vhd:228]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 1 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 0 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized0' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/fifo_generator_v12_0/hdl/ramfifo/wr_bin_cntr.vhd:156]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 1 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_WR_RD_RATIO bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized0' (36#1) [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/fifo_generator_v12_0/hdl/ramfifo/wr_bin_cntr.vhd:156]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized0' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/fifo_generator_v12_0/hdl/ramfifo/wr_status_flags_ss.vhd:178]
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 1 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized0' (36#1) [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/fifo_generator_v12_0/hdl/ramfifo/wr_status_flags_ss.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized0' (36#1) [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/fifo_generator_v12_0/hdl/ramfifo/wr_logic.vhd:228]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized0' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/fifo_generator_v12_0/hdl/common/output_blk.vhd:268]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DIN_WIDTH bound to: 14 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 14 - type: integer 
	Parameter C_PKTFIFO_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 1 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized0' (36#1) [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/fifo_generator_v12_0/hdl/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized0' (36#1) [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/fifo_generator_v12_0/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized0' (36#1) [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/fifo_generator_v12_0/hdl/fifo_generator_top.vhd:275]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized0' (36#1) [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_synth.vhd:681]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized0' (36#1) [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0.vhd:664]
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_axis_data_fifo__parameterized0' (36#1) [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_data_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized7' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter C_S_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000011111111 
	Parameter C_S_AXIS_ACLK_RATIO bound to: 32'b00000000000000000000000000001100 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_M_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_SIGNAL_SET bound to: 255 - type: integer 
	Parameter C_M_AXIS_ACLK_RATIO bound to: 12 - type: integer 
	Parameter C_REG_CONFIG bound to: 32'b00000000000000000000000000000000 
	Parameter C_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ACLKEN_CONV_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_MODULE_ORDER bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000100000000000000000000000000000001100000000000000000000000000000010100000000000000000000000000001000 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter P_CK_CONV_IN_DATA_FIFO bound to: 1'b0 
	Parameter P_DEFAULT_TLAST bound to: 0 - type: integer 
	Parameter P_INDX_DP_PASS_THRU bound to: 0 - type: integer 
	Parameter P_INDX_DP_REG_SLICE bound to: 1 - type: integer 
	Parameter P_INDX_DP_SS_CONV bound to: 2 - type: integer 
	Parameter P_INDX_DP_DW_CONV bound to: 3 - type: integer 
	Parameter P_INDX_DP_DW_CONV_U bound to: 4 - type: integer 
	Parameter P_INDX_DP_DW_CONV_D bound to: 5 - type: integer 
	Parameter P_INDX_DP_CK_CONV bound to: 6 - type: integer 
	Parameter P_INDX_DP_DATA_FIFO bound to: 7 - type: integer 
	Parameter P_INDX_DP_PACKER bound to: 8 - type: integer 
	Parameter P_GEN_PASS_THRU bound to: 1'b0 
	Parameter P_GEN_REG_SLICE bound to: 1'b0 
	Parameter P_GEN_SS_CONV bound to: 1'b0 
	Parameter P_GEN_DW_CONV bound to: 1'b0 
	Parameter P_GEN_DW_CONV_U bound to: 1'b0 
	Parameter P_GEN_DW_CONV_D bound to: 1'b0 
	Parameter P_GEN_CK_CONV bound to: 1'b0 
	Parameter P_GEN_DATA_FIFO bound to: 1'b0 
	Parameter P_GEN_PACKER bound to: 1'b0 
	Parameter P_INT_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter P_INT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_INT_TID_WIDTH bound to: 1 - type: integer 
	Parameter P_INT_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter P_INT_SIGNAL_SET bound to: 255 - type: integer 
	Parameter P_INT_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter P_DF_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter P_INT_ACLK_RATIO bound to: 12 - type: integer 
	Parameter P_INT_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter P_INT_FIFO_MODE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized8' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter C_S_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000011111111 
	Parameter C_S_AXIS_ACLK_RATIO bound to: 32'b00000000000000000000000000001100 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_M_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_SIGNAL_SET bound to: 255 - type: integer 
	Parameter C_M_AXIS_ACLK_RATIO bound to: 12 - type: integer 
	Parameter C_REG_CONFIG bound to: 32'b00000000000000000000000000000000 
	Parameter C_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ACLKEN_CONV_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_MODULE_ORDER bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000001000000000000000000000000000000011000000000000000000000000000000101 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter P_CK_CONV_IN_DATA_FIFO bound to: 1'b0 
	Parameter P_DEFAULT_TLAST bound to: 0 - type: integer 
	Parameter P_INDX_DP_PASS_THRU bound to: 0 - type: integer 
	Parameter P_INDX_DP_REG_SLICE bound to: 1 - type: integer 
	Parameter P_INDX_DP_SS_CONV bound to: 2 - type: integer 
	Parameter P_INDX_DP_DW_CONV bound to: 3 - type: integer 
	Parameter P_INDX_DP_DW_CONV_U bound to: 4 - type: integer 
	Parameter P_INDX_DP_DW_CONV_D bound to: 5 - type: integer 
	Parameter P_INDX_DP_CK_CONV bound to: 6 - type: integer 
	Parameter P_INDX_DP_DATA_FIFO bound to: 7 - type: integer 
	Parameter P_INDX_DP_PACKER bound to: 8 - type: integer 
	Parameter P_GEN_PASS_THRU bound to: 1'b0 
	Parameter P_GEN_REG_SLICE bound to: 1'b0 
	Parameter P_GEN_SS_CONV bound to: 1'b0 
	Parameter P_GEN_DW_CONV bound to: 1'b0 
	Parameter P_GEN_DW_CONV_U bound to: 1'b0 
	Parameter P_GEN_DW_CONV_D bound to: 1'b1 
	Parameter P_GEN_CK_CONV bound to: 1'b0 
	Parameter P_GEN_DATA_FIFO bound to: 1'b0 
	Parameter P_GEN_PACKER bound to: 1'b0 
	Parameter P_INT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter P_INT_TUSER_WIDTH bound to: 8 - type: integer 
	Parameter P_INT_TID_WIDTH bound to: 1 - type: integer 
	Parameter P_INT_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter P_INT_SIGNAL_SET bound to: 255 - type: integer 
	Parameter P_INT_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter P_DF_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter P_INT_ACLK_RATIO bound to: 12 - type: integer 
	Parameter P_INT_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter P_INT_FIFO_MODE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_axis_dwidth_converter__parameterized0' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_dwidth_converter.v:66]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 8 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 255 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERROR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_SS_TKEEP_REQUIRED bound to: 8 - type: integer 
	Parameter P_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000011111111 
	Parameter P_S_RATIO bound to: 1 - type: integer 
	Parameter P_M_RATIO bound to: 8 - type: integer 
	Parameter P_D2_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter P_D1_TUSER_WIDTH bound to: 8 - type: integer 
	Parameter P_D2_TUSER_WIDTH bound to: 8 - type: integer 
	Parameter P_D3_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_D1_REG_CONFIG bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_axis_register_slice__parameterized1' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_register_slice.v:65]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000011111111 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERROR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TPAYLOAD_WIDTH bound to: 91 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_util_axis2vector__parameterized1' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_util_axis2vector.v:63]
	Parameter C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 8 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 91 - type: integer 
	Parameter C_SIGNAL_SET bound to: 32'b00000000000000000000000011111111 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERROR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 64 - type: integer 
	Parameter P_TKEEP_INDX bound to: 72 - type: integer 
	Parameter P_TLAST_INDX bound to: 80 - type: integer 
	Parameter P_TID_INDX bound to: 81 - type: integer 
	Parameter P_TDEST_INDX bound to: 82 - type: integer 
	Parameter P_TUSER_INDX bound to: 83 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_util_axis2vector__parameterized1' (36#1) [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_util_axis2vector.v:63]
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_axisc_register_slice__parameterized3' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axisc_register_slice.v:61]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 91 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_axisc_register_slice__parameterized3' (36#1) [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axisc_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_util_vector2axis__parameterized1' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_util_vector2axis.v:63]
	Parameter C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 8 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 91 - type: integer 
	Parameter C_SIGNAL_SET bound to: 32'b00000000000000000000000011111111 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERROR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 64 - type: integer 
	Parameter P_TKEEP_INDX bound to: 72 - type: integer 
	Parameter P_TLAST_INDX bound to: 80 - type: integer 
	Parameter P_TID_INDX bound to: 81 - type: integer 
	Parameter P_TDEST_INDX bound to: 82 - type: integer 
	Parameter P_TUSER_INDX bound to: 83 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_util_vector2axis__parameterized1' (36#1) [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_util_vector2axis.v:63]
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_axis_register_slice__parameterized1' (36#1) [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_register_slice.v:65]
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_axisc_downsizer__parameterized0' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axisc_downsizer.v:61]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 8 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000011111111 
	Parameter C_RATIO bound to: 8 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERROR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_S_AXIS_TSTRB_WIDTH bound to: 8 - type: integer 
	Parameter P_M_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter P_RATIO_WIDTH bound to: 3 - type: integer 
	Parameter SM_RESET bound to: 3'b000 
	Parameter SM_IDLE bound to: 3'b001 
	Parameter SM_ACTIVE bound to: 3'b010 
	Parameter SM_END bound to: 3'b011 
	Parameter SM_END_TO_ACTIVE bound to: 3'b110 
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_axisc_downsizer__parameterized0' (36#1) [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axisc_downsizer.v:61]
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_axis_dwidth_converter__parameterized0' (36#1) [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_dwidth_converter.v:66]
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized9' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter C_S_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000011111111 
	Parameter C_S_AXIS_ACLK_RATIO bound to: 32'b00000000000000000000000000001100 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 8 - type: integer 
	Parameter C_M_AXIS_SIGNAL_SET bound to: 255 - type: integer 
	Parameter C_M_AXIS_ACLK_RATIO bound to: 12 - type: integer 
	Parameter C_REG_CONFIG bound to: 32'b00000000000000000000000000000000 
	Parameter C_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ACLKEN_CONV_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_MODULE_ORDER bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000010000000000000000000000000000000110 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter P_CK_CONV_IN_DATA_FIFO bound to: 1'b0 
	Parameter P_DEFAULT_TLAST bound to: 0 - type: integer 
	Parameter P_INDX_DP_PASS_THRU bound to: 0 - type: integer 
	Parameter P_INDX_DP_REG_SLICE bound to: 1 - type: integer 
	Parameter P_INDX_DP_SS_CONV bound to: 2 - type: integer 
	Parameter P_INDX_DP_DW_CONV bound to: 3 - type: integer 
	Parameter P_INDX_DP_DW_CONV_U bound to: 4 - type: integer 
	Parameter P_INDX_DP_DW_CONV_D bound to: 5 - type: integer 
	Parameter P_INDX_DP_CK_CONV bound to: 6 - type: integer 
	Parameter P_INDX_DP_DATA_FIFO bound to: 7 - type: integer 
	Parameter P_INDX_DP_PACKER bound to: 8 - type: integer 
	Parameter P_GEN_PASS_THRU bound to: 1'b0 
	Parameter P_GEN_REG_SLICE bound to: 1'b0 
	Parameter P_GEN_SS_CONV bound to: 1'b0 
	Parameter P_GEN_DW_CONV bound to: 1'b0 
	Parameter P_GEN_DW_CONV_U bound to: 1'b0 
	Parameter P_GEN_DW_CONV_D bound to: 1'b0 
	Parameter P_GEN_CK_CONV bound to: 1'b0 
	Parameter P_GEN_DATA_FIFO bound to: 1'b0 
	Parameter P_GEN_PACKER bound to: 1'b0 
	Parameter P_INT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter P_INT_TUSER_WIDTH bound to: 8 - type: integer 
	Parameter P_INT_TID_WIDTH bound to: 1 - type: integer 
	Parameter P_INT_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter P_INT_SIGNAL_SET bound to: 255 - type: integer 
	Parameter P_INT_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter P_DF_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter P_INT_ACLK_RATIO bound to: 12 - type: integer 
	Parameter P_INT_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter P_INT_FIFO_MODE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized10' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter C_S_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000011111111 
	Parameter C_S_AXIS_ACLK_RATIO bound to: 32'b00000000000000000000000000001100 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 8 - type: integer 
	Parameter C_M_AXIS_SIGNAL_SET bound to: 255 - type: integer 
	Parameter C_M_AXIS_ACLK_RATIO bound to: 12 - type: integer 
	Parameter C_REG_CONFIG bound to: 32'b00000000000000000000000000000000 
	Parameter C_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ACLKEN_CONV_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_MODULE_ORDER bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000100 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter P_CK_CONV_IN_DATA_FIFO bound to: 1'b0 
	Parameter P_DEFAULT_TLAST bound to: 0 - type: integer 
	Parameter P_INDX_DP_PASS_THRU bound to: 0 - type: integer 
	Parameter P_INDX_DP_REG_SLICE bound to: 1 - type: integer 
	Parameter P_INDX_DP_SS_CONV bound to: 2 - type: integer 
	Parameter P_INDX_DP_DW_CONV bound to: 3 - type: integer 
	Parameter P_INDX_DP_DW_CONV_U bound to: 4 - type: integer 
	Parameter P_INDX_DP_DW_CONV_D bound to: 5 - type: integer 
	Parameter P_INDX_DP_CK_CONV bound to: 6 - type: integer 
	Parameter P_INDX_DP_DATA_FIFO bound to: 7 - type: integer 
	Parameter P_INDX_DP_PACKER bound to: 8 - type: integer 
	Parameter P_GEN_PASS_THRU bound to: 1'b0 
	Parameter P_GEN_REG_SLICE bound to: 1'b0 
	Parameter P_GEN_SS_CONV bound to: 1'b0 
	Parameter P_GEN_DW_CONV bound to: 1'b0 
	Parameter P_GEN_DW_CONV_U bound to: 1'b0 
	Parameter P_GEN_DW_CONV_D bound to: 1'b0 
	Parameter P_GEN_CK_CONV bound to: 1'b0 
	Parameter P_GEN_DATA_FIFO bound to: 1'b0 
	Parameter P_GEN_PACKER bound to: 1'b0 
	Parameter P_INT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter P_INT_TUSER_WIDTH bound to: 8 - type: integer 
	Parameter P_INT_TID_WIDTH bound to: 1 - type: integer 
	Parameter P_INT_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter P_INT_SIGNAL_SET bound to: 255 - type: integer 
	Parameter P_INT_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter P_DF_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter P_INT_ACLK_RATIO bound to: 12 - type: integer 
	Parameter P_INT_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter P_INT_FIFO_MODE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized11' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter C_S_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000011111111 
	Parameter C_S_AXIS_ACLK_RATIO bound to: 32'b00000000000000000000000000001100 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 8 - type: integer 
	Parameter C_M_AXIS_SIGNAL_SET bound to: 255 - type: integer 
	Parameter C_M_AXIS_ACLK_RATIO bound to: 12 - type: integer 
	Parameter C_REG_CONFIG bound to: 32'b00000000000000000000000000000000 
	Parameter C_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ACLKEN_CONV_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_MODULE_ORDER bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000001 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter P_CK_CONV_IN_DATA_FIFO bound to: 1'b0 
	Parameter P_DEFAULT_TLAST bound to: 0 - type: integer 
	Parameter P_INDX_DP_PASS_THRU bound to: 0 - type: integer 
	Parameter P_INDX_DP_REG_SLICE bound to: 1 - type: integer 
	Parameter P_INDX_DP_SS_CONV bound to: 2 - type: integer 
	Parameter P_INDX_DP_DW_CONV bound to: 3 - type: integer 
	Parameter P_INDX_DP_DW_CONV_U bound to: 4 - type: integer 
	Parameter P_INDX_DP_DW_CONV_D bound to: 5 - type: integer 
	Parameter P_INDX_DP_CK_CONV bound to: 6 - type: integer 
	Parameter P_INDX_DP_DATA_FIFO bound to: 7 - type: integer 
	Parameter P_INDX_DP_PACKER bound to: 8 - type: integer 
	Parameter P_GEN_PASS_THRU bound to: 1'b0 
	Parameter P_GEN_REG_SLICE bound to: 1'b0 
	Parameter P_GEN_SS_CONV bound to: 1'b0 
	Parameter P_GEN_DW_CONV bound to: 1'b0 
	Parameter P_GEN_DW_CONV_U bound to: 1'b0 
	Parameter P_GEN_DW_CONV_D bound to: 1'b0 
	Parameter P_GEN_CK_CONV bound to: 1'b0 
	Parameter P_GEN_DATA_FIFO bound to: 1'b0 
	Parameter P_GEN_PACKER bound to: 1'b0 
	Parameter P_INT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter P_INT_TUSER_WIDTH bound to: 8 - type: integer 
	Parameter P_INT_TID_WIDTH bound to: 1 - type: integer 
	Parameter P_INT_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter P_INT_SIGNAL_SET bound to: 255 - type: integer 
	Parameter P_INT_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter P_DF_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter P_INT_ACLK_RATIO bound to: 12 - type: integer 
	Parameter P_INT_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter P_INT_FIFO_MODE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized12' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter C_S_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000011111111 
	Parameter C_S_AXIS_ACLK_RATIO bound to: 32'b00000000000000000000000000001100 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 8 - type: integer 
	Parameter C_M_AXIS_SIGNAL_SET bound to: 255 - type: integer 
	Parameter C_M_AXIS_ACLK_RATIO bound to: 12 - type: integer 
	Parameter C_REG_CONFIG bound to: 32'b00000000000000000000000000000000 
	Parameter C_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ACLKEN_CONV_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_MODULE_ORDER bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter P_CK_CONV_IN_DATA_FIFO bound to: 1'b0 
	Parameter P_DEFAULT_TLAST bound to: 0 - type: integer 
	Parameter P_INDX_DP_PASS_THRU bound to: 0 - type: integer 
	Parameter P_INDX_DP_REG_SLICE bound to: 1 - type: integer 
	Parameter P_INDX_DP_SS_CONV bound to: 2 - type: integer 
	Parameter P_INDX_DP_DW_CONV bound to: 3 - type: integer 
	Parameter P_INDX_DP_DW_CONV_U bound to: 4 - type: integer 
	Parameter P_INDX_DP_DW_CONV_D bound to: 5 - type: integer 
	Parameter P_INDX_DP_CK_CONV bound to: 6 - type: integer 
	Parameter P_INDX_DP_DATA_FIFO bound to: 7 - type: integer 
	Parameter P_INDX_DP_PACKER bound to: 8 - type: integer 
	Parameter P_GEN_PASS_THRU bound to: 1'b0 
	Parameter P_GEN_REG_SLICE bound to: 1'b0 
	Parameter P_GEN_SS_CONV bound to: 1'b0 
	Parameter P_GEN_DW_CONV bound to: 1'b0 
	Parameter P_GEN_DW_CONV_U bound to: 1'b0 
	Parameter P_GEN_DW_CONV_D bound to: 1'b0 
	Parameter P_GEN_CK_CONV bound to: 1'b0 
	Parameter P_GEN_DATA_FIFO bound to: 1'b0 
	Parameter P_GEN_PACKER bound to: 1'b0 
	Parameter P_INT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter P_INT_TUSER_WIDTH bound to: 8 - type: integer 
	Parameter P_INT_TID_WIDTH bound to: 1 - type: integer 
	Parameter P_INT_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter P_INT_SIGNAL_SET bound to: 255 - type: integer 
	Parameter P_INT_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter P_DF_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter P_INT_ACLK_RATIO bound to: 12 - type: integer 
	Parameter P_INT_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter P_INT_FIFO_MODE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized12' (36#1) [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized11' (36#1) [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized10' (36#1) [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized9' (36#1) [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized8' (36#1) [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized7' (36#1) [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized6' (36#1) [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized13' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000011111111 
	Parameter C_S_AXIS_ACLK_RATIO bound to: 12 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32'b00000000000000000000100000000000 
	Parameter C_M_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 32'b00000000000000000000000100000000 
	Parameter C_M_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000011111111 
	Parameter C_M_AXIS_ACLK_RATIO bound to: 32'b00000000000000000000000000001100 
	Parameter C_REG_CONFIG bound to: 32'b00000000000000000000000000000000 
	Parameter C_IS_ACLK_ASYNC bound to: 32'b00000000000000000000000000000000 
	Parameter C_ACLKEN_CONV_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_FIFO_DEPTH bound to: 32'b00000000000000000000000000100000 
	Parameter C_FIFO_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_MODULE_ORDER bound to: 256'b0000000000000000000000000000000000000000000000000000000000000111000000000000000000000000000001000000000000000000000000000000011000000000000000000000000000000101000000000000000000000000000010000000000000000000000000000000001000000000000000000000000000000001 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter P_CK_CONV_IN_DATA_FIFO bound to: 1'b0 
	Parameter P_DEFAULT_TLAST bound to: 0 - type: integer 
	Parameter P_INDX_DP_PASS_THRU bound to: 0 - type: integer 
	Parameter P_INDX_DP_REG_SLICE bound to: 1 - type: integer 
	Parameter P_INDX_DP_SS_CONV bound to: 2 - type: integer 
	Parameter P_INDX_DP_DW_CONV bound to: 3 - type: integer 
	Parameter P_INDX_DP_DW_CONV_U bound to: 4 - type: integer 
	Parameter P_INDX_DP_DW_CONV_D bound to: 5 - type: integer 
	Parameter P_INDX_DP_CK_CONV bound to: 6 - type: integer 
	Parameter P_INDX_DP_DATA_FIFO bound to: 7 - type: integer 
	Parameter P_INDX_DP_PACKER bound to: 8 - type: integer 
	Parameter P_GEN_PASS_THRU bound to: 1'b0 
	Parameter P_GEN_REG_SLICE bound to: 1'b0 
	Parameter P_GEN_SS_CONV bound to: 1'b0 
	Parameter P_GEN_DW_CONV bound to: 1'b0 
	Parameter P_GEN_DW_CONV_U bound to: 1'b0 
	Parameter P_GEN_DW_CONV_D bound to: 1'b0 
	Parameter P_GEN_CK_CONV bound to: 1'b0 
	Parameter P_GEN_DATA_FIFO bound to: 1'b0 
	Parameter P_GEN_PACKER bound to: 1'b0 
	Parameter P_INT_TDATA_WIDTH bound to: 2048 - type: integer 
	Parameter P_INT_TUSER_WIDTH bound to: 256 - type: integer 
	Parameter P_INT_TID_WIDTH bound to: 1 - type: integer 
	Parameter P_INT_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter P_INT_SIGNAL_SET bound to: 255 - type: integer 
	Parameter P_INT_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter P_DF_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter P_INT_ACLK_RATIO bound to: 12 - type: integer 
	Parameter P_INT_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter P_INT_FIFO_MODE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized14' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000011111111 
	Parameter C_S_AXIS_ACLK_RATIO bound to: 12 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 2048 - type: integer 
	Parameter C_M_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 256 - type: integer 
	Parameter C_M_AXIS_SIGNAL_SET bound to: 255 - type: integer 
	Parameter C_M_AXIS_ACLK_RATIO bound to: 12 - type: integer 
	Parameter C_REG_CONFIG bound to: 32'b00000000000000000000000000000000 
	Parameter C_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ACLKEN_CONV_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_MODULE_ORDER bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001110000000000000000000000000000010000000000000000000000000000000110000000000000000000000000000001010000000000000000000000000000100000000000000000000000000000000010 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter P_CK_CONV_IN_DATA_FIFO bound to: 1'b0 
	Parameter P_DEFAULT_TLAST bound to: 0 - type: integer 
	Parameter P_INDX_DP_PASS_THRU bound to: 0 - type: integer 
	Parameter P_INDX_DP_REG_SLICE bound to: 1 - type: integer 
	Parameter P_INDX_DP_SS_CONV bound to: 2 - type: integer 
	Parameter P_INDX_DP_DW_CONV bound to: 3 - type: integer 
	Parameter P_INDX_DP_DW_CONV_U bound to: 4 - type: integer 
	Parameter P_INDX_DP_DW_CONV_D bound to: 5 - type: integer 
	Parameter P_INDX_DP_CK_CONV bound to: 6 - type: integer 
	Parameter P_INDX_DP_DATA_FIFO bound to: 7 - type: integer 
	Parameter P_INDX_DP_PACKER bound to: 8 - type: integer 
	Parameter P_GEN_PASS_THRU bound to: 1'b0 
	Parameter P_GEN_REG_SLICE bound to: 1'b0 
	Parameter P_GEN_SS_CONV bound to: 1'b0 
	Parameter P_GEN_DW_CONV bound to: 1'b0 
	Parameter P_GEN_DW_CONV_U bound to: 1'b0 
	Parameter P_GEN_DW_CONV_D bound to: 1'b0 
	Parameter P_GEN_CK_CONV bound to: 1'b0 
	Parameter P_GEN_DATA_FIFO bound to: 1'b0 
	Parameter P_GEN_PACKER bound to: 1'b0 
	Parameter P_INT_TDATA_WIDTH bound to: 2048 - type: integer 
	Parameter P_INT_TUSER_WIDTH bound to: 256 - type: integer 
	Parameter P_INT_TID_WIDTH bound to: 1 - type: integer 
	Parameter P_INT_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter P_INT_SIGNAL_SET bound to: 255 - type: integer 
	Parameter P_INT_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter P_DF_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter P_INT_ACLK_RATIO bound to: 12 - type: integer 
	Parameter P_INT_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter P_INT_FIFO_MODE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized15' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000011111111 
	Parameter C_S_AXIS_ACLK_RATIO bound to: 12 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 2048 - type: integer 
	Parameter C_M_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 256 - type: integer 
	Parameter C_M_AXIS_SIGNAL_SET bound to: 255 - type: integer 
	Parameter C_M_AXIS_ACLK_RATIO bound to: 12 - type: integer 
	Parameter C_REG_CONFIG bound to: 32'b00000000000000000000000000000000 
	Parameter C_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ACLKEN_CONV_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_MODULE_ORDER bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100000000000000000000000000000100000000000000000000000000000001100000000000000000000000000000010100000000000000000000000000001000 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter P_CK_CONV_IN_DATA_FIFO bound to: 1'b0 
	Parameter P_DEFAULT_TLAST bound to: 0 - type: integer 
	Parameter P_INDX_DP_PASS_THRU bound to: 0 - type: integer 
	Parameter P_INDX_DP_REG_SLICE bound to: 1 - type: integer 
	Parameter P_INDX_DP_SS_CONV bound to: 2 - type: integer 
	Parameter P_INDX_DP_DW_CONV bound to: 3 - type: integer 
	Parameter P_INDX_DP_DW_CONV_U bound to: 4 - type: integer 
	Parameter P_INDX_DP_DW_CONV_D bound to: 5 - type: integer 
	Parameter P_INDX_DP_CK_CONV bound to: 6 - type: integer 
	Parameter P_INDX_DP_DATA_FIFO bound to: 7 - type: integer 
	Parameter P_INDX_DP_PACKER bound to: 8 - type: integer 
	Parameter P_GEN_PASS_THRU bound to: 1'b0 
	Parameter P_GEN_REG_SLICE bound to: 1'b0 
	Parameter P_GEN_SS_CONV bound to: 1'b0 
	Parameter P_GEN_DW_CONV bound to: 1'b0 
	Parameter P_GEN_DW_CONV_U bound to: 1'b0 
	Parameter P_GEN_DW_CONV_D bound to: 1'b0 
	Parameter P_GEN_CK_CONV bound to: 1'b0 
	Parameter P_GEN_DATA_FIFO bound to: 1'b0 
	Parameter P_GEN_PACKER bound to: 1'b0 
	Parameter P_INT_TDATA_WIDTH bound to: 2048 - type: integer 
	Parameter P_INT_TUSER_WIDTH bound to: 256 - type: integer 
	Parameter P_INT_TID_WIDTH bound to: 1 - type: integer 
	Parameter P_INT_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter P_INT_SIGNAL_SET bound to: 255 - type: integer 
	Parameter P_INT_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter P_DF_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter P_INT_ACLK_RATIO bound to: 12 - type: integer 
	Parameter P_INT_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter P_INT_FIFO_MODE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized16' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000011111111 
	Parameter C_S_AXIS_ACLK_RATIO bound to: 12 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 2048 - type: integer 
	Parameter C_M_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 256 - type: integer 
	Parameter C_M_AXIS_SIGNAL_SET bound to: 255 - type: integer 
	Parameter C_M_AXIS_ACLK_RATIO bound to: 12 - type: integer 
	Parameter C_REG_CONFIG bound to: 32'b00000000000000000000000000000000 
	Parameter C_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ACLKEN_CONV_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_MODULE_ORDER bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000000000000000000000000000001000000000000000000000000000000011000000000000000000000000000000101 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter P_CK_CONV_IN_DATA_FIFO bound to: 1'b0 
	Parameter P_DEFAULT_TLAST bound to: 0 - type: integer 
	Parameter P_INDX_DP_PASS_THRU bound to: 0 - type: integer 
	Parameter P_INDX_DP_REG_SLICE bound to: 1 - type: integer 
	Parameter P_INDX_DP_SS_CONV bound to: 2 - type: integer 
	Parameter P_INDX_DP_DW_CONV bound to: 3 - type: integer 
	Parameter P_INDX_DP_DW_CONV_U bound to: 4 - type: integer 
	Parameter P_INDX_DP_DW_CONV_D bound to: 5 - type: integer 
	Parameter P_INDX_DP_CK_CONV bound to: 6 - type: integer 
	Parameter P_INDX_DP_DATA_FIFO bound to: 7 - type: integer 
	Parameter P_INDX_DP_PACKER bound to: 8 - type: integer 
	Parameter P_GEN_PASS_THRU bound to: 1'b0 
	Parameter P_GEN_REG_SLICE bound to: 1'b0 
	Parameter P_GEN_SS_CONV bound to: 1'b0 
	Parameter P_GEN_DW_CONV bound to: 1'b0 
	Parameter P_GEN_DW_CONV_U bound to: 1'b0 
	Parameter P_GEN_DW_CONV_D bound to: 1'b0 
	Parameter P_GEN_CK_CONV bound to: 1'b0 
	Parameter P_GEN_DATA_FIFO bound to: 1'b0 
	Parameter P_GEN_PACKER bound to: 1'b0 
	Parameter P_INT_TDATA_WIDTH bound to: 2048 - type: integer 
	Parameter P_INT_TUSER_WIDTH bound to: 256 - type: integer 
	Parameter P_INT_TID_WIDTH bound to: 1 - type: integer 
	Parameter P_INT_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter P_INT_SIGNAL_SET bound to: 255 - type: integer 
	Parameter P_INT_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter P_DF_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter P_INT_ACLK_RATIO bound to: 12 - type: integer 
	Parameter P_INT_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter P_INT_FIFO_MODE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized17' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000011111111 
	Parameter C_S_AXIS_ACLK_RATIO bound to: 12 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 2048 - type: integer 
	Parameter C_M_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 256 - type: integer 
	Parameter C_M_AXIS_SIGNAL_SET bound to: 255 - type: integer 
	Parameter C_M_AXIS_ACLK_RATIO bound to: 12 - type: integer 
	Parameter C_REG_CONFIG bound to: 32'b00000000000000000000000000000000 
	Parameter C_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ACLKEN_CONV_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_MODULE_ORDER bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001110000000000000000000000000000010000000000000000000000000000000110 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter P_CK_CONV_IN_DATA_FIFO bound to: 1'b0 
	Parameter P_DEFAULT_TLAST bound to: 0 - type: integer 
	Parameter P_INDX_DP_PASS_THRU bound to: 0 - type: integer 
	Parameter P_INDX_DP_REG_SLICE bound to: 1 - type: integer 
	Parameter P_INDX_DP_SS_CONV bound to: 2 - type: integer 
	Parameter P_INDX_DP_DW_CONV bound to: 3 - type: integer 
	Parameter P_INDX_DP_DW_CONV_U bound to: 4 - type: integer 
	Parameter P_INDX_DP_DW_CONV_D bound to: 5 - type: integer 
	Parameter P_INDX_DP_CK_CONV bound to: 6 - type: integer 
	Parameter P_INDX_DP_DATA_FIFO bound to: 7 - type: integer 
	Parameter P_INDX_DP_PACKER bound to: 8 - type: integer 
	Parameter P_GEN_PASS_THRU bound to: 1'b0 
	Parameter P_GEN_REG_SLICE bound to: 1'b0 
	Parameter P_GEN_SS_CONV bound to: 1'b0 
	Parameter P_GEN_DW_CONV bound to: 1'b0 
	Parameter P_GEN_DW_CONV_U bound to: 1'b0 
	Parameter P_GEN_DW_CONV_D bound to: 1'b0 
	Parameter P_GEN_CK_CONV bound to: 1'b0 
	Parameter P_GEN_DATA_FIFO bound to: 1'b0 
	Parameter P_GEN_PACKER bound to: 1'b0 
	Parameter P_INT_TDATA_WIDTH bound to: 2048 - type: integer 
	Parameter P_INT_TUSER_WIDTH bound to: 256 - type: integer 
	Parameter P_INT_TID_WIDTH bound to: 1 - type: integer 
	Parameter P_INT_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter P_INT_SIGNAL_SET bound to: 255 - type: integer 
	Parameter P_INT_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter P_DF_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter P_INT_ACLK_RATIO bound to: 12 - type: integer 
	Parameter P_INT_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter P_INT_FIFO_MODE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized18' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000011111111 
	Parameter C_S_AXIS_ACLK_RATIO bound to: 12 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 2048 - type: integer 
	Parameter C_M_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 256 - type: integer 
	Parameter C_M_AXIS_SIGNAL_SET bound to: 255 - type: integer 
	Parameter C_M_AXIS_ACLK_RATIO bound to: 12 - type: integer 
	Parameter C_REG_CONFIG bound to: 32'b00000000000000000000000000000000 
	Parameter C_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ACLKEN_CONV_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_MODULE_ORDER bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100000000000000000000000000000100 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter P_CK_CONV_IN_DATA_FIFO bound to: 1'b0 
	Parameter P_DEFAULT_TLAST bound to: 0 - type: integer 
	Parameter P_INDX_DP_PASS_THRU bound to: 0 - type: integer 
	Parameter P_INDX_DP_REG_SLICE bound to: 1 - type: integer 
	Parameter P_INDX_DP_SS_CONV bound to: 2 - type: integer 
	Parameter P_INDX_DP_DW_CONV bound to: 3 - type: integer 
	Parameter P_INDX_DP_DW_CONV_U bound to: 4 - type: integer 
	Parameter P_INDX_DP_DW_CONV_D bound to: 5 - type: integer 
	Parameter P_INDX_DP_CK_CONV bound to: 6 - type: integer 
	Parameter P_INDX_DP_DATA_FIFO bound to: 7 - type: integer 
	Parameter P_INDX_DP_PACKER bound to: 8 - type: integer 
	Parameter P_GEN_PASS_THRU bound to: 1'b0 
	Parameter P_GEN_REG_SLICE bound to: 1'b0 
	Parameter P_GEN_SS_CONV bound to: 1'b0 
	Parameter P_GEN_DW_CONV bound to: 1'b0 
	Parameter P_GEN_DW_CONV_U bound to: 1'b1 
	Parameter P_GEN_DW_CONV_D bound to: 1'b0 
	Parameter P_GEN_CK_CONV bound to: 1'b0 
	Parameter P_GEN_DATA_FIFO bound to: 1'b0 
	Parameter P_GEN_PACKER bound to: 1'b0 
	Parameter P_INT_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter P_INT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_INT_TID_WIDTH bound to: 1 - type: integer 
	Parameter P_INT_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter P_INT_SIGNAL_SET bound to: 255 - type: integer 
	Parameter P_INT_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter P_DF_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter P_INT_ACLK_RATIO bound to: 12 - type: integer 
	Parameter P_INT_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter P_INT_FIFO_MODE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_axis_dwidth_converter__parameterized1' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_dwidth_converter.v:66]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 2048 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 256 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 255 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERROR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_SS_TKEEP_REQUIRED bound to: 8 - type: integer 
	Parameter P_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000011111111 
	Parameter P_S_RATIO bound to: 256 - type: integer 
	Parameter P_M_RATIO bound to: 1 - type: integer 
	Parameter P_D2_TDATA_WIDTH bound to: 2048 - type: integer 
	Parameter P_D1_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_D2_TUSER_WIDTH bound to: 256 - type: integer 
	Parameter P_D3_TUSER_WIDTH bound to: 256 - type: integer 
	Parameter P_D1_REG_CONFIG bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_axisc_upsizer' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axisc_upsizer.v:61]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 2048 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 256 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000011111111 
	Parameter C_RATIO bound to: 256 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERROR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_READY_EXIST bound to: 1'b1 
	Parameter P_DATA_EXIST bound to: 1'b1 
	Parameter P_STRB_EXIST bound to: 1'b1 
	Parameter P_KEEP_EXIST bound to: 1'b1 
	Parameter P_LAST_EXIST bound to: 1'b1 
	Parameter P_ID_EXIST bound to: 1'b1 
	Parameter P_DEST_EXIST bound to: 1'b1 
	Parameter P_USER_EXIST bound to: 1'b1 
	Parameter P_S_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter P_M_AXIS_TSTRB_WIDTH bound to: 256 - type: integer 
	Parameter SM_RESET bound to: 3'b000 
	Parameter SM_IDLE bound to: 3'b001 
	Parameter SM_ACTIVE bound to: 3'b101 
	Parameter SM_END bound to: 3'b011 
	Parameter SM_END_TO_ACTIVE bound to: 3'b010 
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_axisc_upsizer' (37#1) [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axisc_upsizer.v:61]
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_axis_register_slice__parameterized2' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_register_slice.v:65]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_AXIS_TDATA_WIDTH bound to: 2048 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 256 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000011111111 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERROR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TPAYLOAD_WIDTH bound to: 2819 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_util_axis2vector__parameterized2' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_util_axis2vector.v:63]
	Parameter C_TDATA_WIDTH bound to: 2048 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 256 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 2819 - type: integer 
	Parameter C_SIGNAL_SET bound to: 32'b00000000000000000000000011111111 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERROR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 2048 - type: integer 
	Parameter P_TKEEP_INDX bound to: 2304 - type: integer 
	Parameter P_TLAST_INDX bound to: 2560 - type: integer 
	Parameter P_TID_INDX bound to: 2561 - type: integer 
	Parameter P_TDEST_INDX bound to: 2562 - type: integer 
	Parameter P_TUSER_INDX bound to: 2563 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_util_axis2vector__parameterized2' (37#1) [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_util_axis2vector.v:63]
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_axisc_register_slice__parameterized4' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axisc_register_slice.v:61]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 2819 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_axisc_register_slice__parameterized4' (37#1) [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axisc_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_util_vector2axis__parameterized2' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_util_vector2axis.v:63]
	Parameter C_TDATA_WIDTH bound to: 2048 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 256 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 2819 - type: integer 
	Parameter C_SIGNAL_SET bound to: 32'b00000000000000000000000011111111 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERROR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 2048 - type: integer 
	Parameter P_TKEEP_INDX bound to: 2304 - type: integer 
	Parameter P_TLAST_INDX bound to: 2560 - type: integer 
	Parameter P_TID_INDX bound to: 2561 - type: integer 
	Parameter P_TDEST_INDX bound to: 2562 - type: integer 
	Parameter P_TUSER_INDX bound to: 2563 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_util_vector2axis__parameterized2' (37#1) [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_util_vector2axis.v:63]
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_axis_register_slice__parameterized2' (37#1) [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_register_slice.v:65]
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_axis_dwidth_converter__parameterized1' (37#1) [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_dwidth_converter.v:66]
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized19' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000011111111 
	Parameter C_S_AXIS_ACLK_RATIO bound to: 12 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_M_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_SIGNAL_SET bound to: 255 - type: integer 
	Parameter C_M_AXIS_ACLK_RATIO bound to: 12 - type: integer 
	Parameter C_REG_CONFIG bound to: 32'b00000000000000000000000000000000 
	Parameter C_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ACLKEN_CONV_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_MODULE_ORDER bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter P_CK_CONV_IN_DATA_FIFO bound to: 1'b0 
	Parameter P_DEFAULT_TLAST bound to: 0 - type: integer 
	Parameter P_INDX_DP_PASS_THRU bound to: 0 - type: integer 
	Parameter P_INDX_DP_REG_SLICE bound to: 1 - type: integer 
	Parameter P_INDX_DP_SS_CONV bound to: 2 - type: integer 
	Parameter P_INDX_DP_DW_CONV bound to: 3 - type: integer 
	Parameter P_INDX_DP_DW_CONV_U bound to: 4 - type: integer 
	Parameter P_INDX_DP_DW_CONV_D bound to: 5 - type: integer 
	Parameter P_INDX_DP_CK_CONV bound to: 6 - type: integer 
	Parameter P_INDX_DP_DATA_FIFO bound to: 7 - type: integer 
	Parameter P_INDX_DP_PACKER bound to: 8 - type: integer 
	Parameter P_GEN_PASS_THRU bound to: 1'b0 
	Parameter P_GEN_REG_SLICE bound to: 1'b0 
	Parameter P_GEN_SS_CONV bound to: 1'b0 
	Parameter P_GEN_DW_CONV bound to: 1'b0 
	Parameter P_GEN_DW_CONV_U bound to: 1'b0 
	Parameter P_GEN_DW_CONV_D bound to: 1'b0 
	Parameter P_GEN_CK_CONV bound to: 1'b0 
	Parameter P_GEN_DATA_FIFO bound to: 1'b0 
	Parameter P_GEN_PACKER bound to: 1'b0 
	Parameter P_INT_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter P_INT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_INT_TID_WIDTH bound to: 1 - type: integer 
	Parameter P_INT_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter P_INT_SIGNAL_SET bound to: 255 - type: integer 
	Parameter P_INT_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter P_DF_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter P_INT_ACLK_RATIO bound to: 12 - type: integer 
	Parameter P_INT_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter P_INT_FIFO_MODE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized19' (37#1) [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized18' (37#1) [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized17' (37#1) [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized16' (37#1) [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized15' (37#1) [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized14' (37#1) [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized13' (37#1) [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_axis_interconnect' (38#1) [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect.v:59]
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_axis_interconnect_16x16_top' (39#1) [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:53]
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_0' (40#1) [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/synth/axis_interconnect_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:20 ; elapsed = 00:03:40 . Memory (MB): peak = 1087.910 ; gain = 394.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin \gen_switch.axis_switch_0 :ARB_GNT[1] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect.v:287]
WARNING: [Synth 8-3295] tying undriven pin \gen_switch.axis_switch_0 :ARB_GNT[0] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect.v:287]
WARNING: [Synth 8-3295] tying undriven pin \gen_switch.axis_switch_0 :ARB_BUSY[0] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect.v:287]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4095] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4094] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4093] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4092] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4091] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4090] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4089] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4088] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4087] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4086] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4085] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4084] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4083] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4082] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4081] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4080] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4079] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4078] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4077] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4076] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4075] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4074] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4073] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4072] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4071] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4070] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4069] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4068] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4067] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4066] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4065] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4064] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4063] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4062] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4061] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4060] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4059] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4058] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4057] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4056] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4055] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4054] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4053] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4052] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4051] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4050] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4049] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4048] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4047] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4046] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4045] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4044] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4043] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4042] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4041] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4040] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4039] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4038] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4037] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4036] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4035] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4034] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4033] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4032] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4031] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4030] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4029] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4028] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4027] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4026] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4025] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4024] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4023] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4022] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4021] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4020] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4019] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4018] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4017] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4016] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4015] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4014] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4013] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4012] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4011] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4010] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4009] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4008] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4007] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4006] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4005] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4004] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4003] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4002] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4001] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[4000] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
WARNING: [Synth 8-3295] tying undriven pin axis_interconnect_0:S_AXIS_TDATA[3999] to constant 0 [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:1511]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Loading clock regions from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/kintex7/kintex7/xc7k325t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/kintex7/kintex7/xc7k325t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/kintex7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/kintex7/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/kintex7/kintex7/xc7k325t/ffg900/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.2/data/./parts/xilinx/kintex7/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/kintex7/ConfigModes.xml

Processing XDC Constraints
Parsing XDC File [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.runs/axis_interconnect_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.runs/axis_interconnect_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:43 ; elapsed = 00:04:10 . Memory (MB): peak = 1263.438 ; gain = 569.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.runs/axis_interconnect_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:43 ; elapsed = 00:04:10 . Memory (MB): peak = 1263.438 ; gain = 569.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:01:43 ; elapsed = 00:04:10 . Memory (MB): peak = 1263.438 ; gain = 569.535
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axis_interconnect_v1_1_axisc_register_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axis_interconnect_v1_1_axisc_register_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axis_interconnect_v1_1_axisc_upsizer'
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axis_interconnect_v1_1_axisc_register_slice'
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axis_interconnect_v1_1_axisc_register_slice__parameterized0'
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axis_interconnect_v1_1_axisc_upsizer'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 5     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 47    
+---Registers : 
	              512 Bit    Registers := 1     
	              256 Bit    Registers := 1     
	               64 Bit    Registers := 5     
	               14 Bit    Registers := 8     
	                8 Bit    Registers := 262   
	                6 Bit    Registers := 6     
	                5 Bit    Registers := 9     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 12    
	                1 Bit    Registers := 860   
+---Muxes : 
	   2 Input    256 Bit        Muxes := 3     
	   2 Input    255 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 3     
	  15 Input      6 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 8     
	   5 Input      2 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 20    
	   4 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 19    
	   2 Input      1 Bit        Muxes := 38    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axis_interconnect_0 
Detailed RTL Component Info : 
Module axis_interconnect_v1_1_dynamic_priority_encoder__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axis_interconnect_v1_1_dynamic_priority_encoder 
Detailed RTL Component Info : 
Module axis_interconnect_v1_1_arb_rr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axis_interconnect_v1_1_axis_switch_arbiter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axis_interconnect_v1_1_util_axis2vector 
Detailed RTL Component Info : 
Module axis_interconnect_v1_1_axisc_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axis_interconnect_v1_1_axisc_register_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module axis_interconnect_v1_1_util_vector2axis 
Detailed RTL Component Info : 
Module axis_interconnect_v1_1_axisc_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axis_interconnect_v1_1_axisc_arb_responder 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axis_interconnect_v1_1_mux_enc 
Detailed RTL Component Info : 
Module axis_interconnect_v1_1_mux_enc__parameterized0 
Detailed RTL Component Info : 
Module axis_interconnect_v1_1_axisc_transfer_mux 
Detailed RTL Component Info : 
Module axis_interconnect_v1_1_axis_switch 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axis_interconnect_v1_1_util_aclken_converter_wrapper 
Detailed RTL Component Info : 
Module reset_blk_ramfifo 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
Module input_blk 
Detailed RTL Component Info : 
Module output_blk 
Detailed RTL Component Info : 
Module dmem 
Detailed RTL Component Info : 
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module rd_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module updn_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
Module dc_ss_fwft 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module rd_logic 
Detailed RTL Component Info : 
Module wr_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module wr_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module wr_logic 
Detailed RTL Component Info : 
Module fifo_generator_ramfifo 
Detailed RTL Component Info : 
Module fifo_generator_top 
Detailed RTL Component Info : 
Module fifo_generator_v12_0_synth 
Detailed RTL Component Info : 
Module fifo_generator_v12_0 
Detailed RTL Component Info : 
Module axis_interconnect_v1_1_axis_data_fifo 
Detailed RTL Component Info : 
Module axis_interconnect_v1_1_util_axis2vector__parameterized0 
Detailed RTL Component Info : 
Module axis_interconnect_v1_1_axisc_register_slice__parameterized1 
Detailed RTL Component Info : 
Module axis_interconnect_v1_1_util_vector2axis__parameterized0 
Detailed RTL Component Info : 
Module axis_interconnect_v1_1_axis_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axis_interconnect_v1_1_axisc_downsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               64 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module axis_interconnect_v1_1_axisc_register_slice__parameterized2 
Detailed RTL Component Info : 
Module axis_interconnect_v1_1_axis_register_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axis_interconnect_v1_1_axis_dwidth_converter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axis_interconnect_v1_1_dynamic_datapath__parameterized5 
Detailed RTL Component Info : 
Module axis_interconnect_v1_1_dynamic_datapath__parameterized4 
Detailed RTL Component Info : 
Module axis_interconnect_v1_1_dynamic_datapath__parameterized3 
Detailed RTL Component Info : 
Module axis_interconnect_v1_1_dynamic_datapath__parameterized2 
Detailed RTL Component Info : 
Module axis_interconnect_v1_1_dynamic_datapath__parameterized1 
Detailed RTL Component Info : 
Module axis_interconnect_v1_1_dynamic_datapath__parameterized0 
Detailed RTL Component Info : 
Module axis_interconnect_v1_1_dynamic_datapath 
Detailed RTL Component Info : 
Module output_blk__parameterized0 
Detailed RTL Component Info : 
Module wr_bin_cntr__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 3     
Module wr_status_flags_ss__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module wr_logic__parameterized0 
Detailed RTL Component Info : 
Module fifo_generator_ramfifo__parameterized0 
Detailed RTL Component Info : 
Module fifo_generator_top__parameterized0 
Detailed RTL Component Info : 
Module fifo_generator_v12_0_synth__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_generator_v12_0__parameterized0 
Detailed RTL Component Info : 
Module axis_interconnect_v1_1_axis_data_fifo__parameterized0 
Detailed RTL Component Info : 
Module axis_interconnect_v1_1_util_axis2vector__parameterized1 
Detailed RTL Component Info : 
Module axis_interconnect_v1_1_axisc_register_slice__parameterized3 
Detailed RTL Component Info : 
Module axis_interconnect_v1_1_util_vector2axis__parameterized1 
Detailed RTL Component Info : 
Module axis_interconnect_v1_1_axis_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axis_interconnect_v1_1_axisc_downsizer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module axis_interconnect_v1_1_axis_dwidth_converter__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axis_interconnect_v1_1_dynamic_datapath__parameterized12 
Detailed RTL Component Info : 
Module axis_interconnect_v1_1_dynamic_datapath__parameterized11 
Detailed RTL Component Info : 
Module axis_interconnect_v1_1_dynamic_datapath__parameterized10 
Detailed RTL Component Info : 
Module axis_interconnect_v1_1_dynamic_datapath__parameterized9 
Detailed RTL Component Info : 
Module axis_interconnect_v1_1_dynamic_datapath__parameterized8 
Detailed RTL Component Info : 
Module axis_interconnect_v1_1_dynamic_datapath__parameterized7 
Detailed RTL Component Info : 
Module axis_interconnect_v1_1_dynamic_datapath__parameterized6 
Detailed RTL Component Info : 
Module axis_interconnect_v1_1_axisc_upsizer 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
	                8 Bit    Registers := 256   
	                1 Bit    Registers := 774   
+---Muxes : 
	   2 Input    256 Bit        Muxes := 3     
	   2 Input    255 Bit        Muxes := 2     
	  15 Input      6 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axis_interconnect_v1_1_util_axis2vector__parameterized2 
Detailed RTL Component Info : 
Module axis_interconnect_v1_1_axisc_register_slice__parameterized4 
Detailed RTL Component Info : 
Module axis_interconnect_v1_1_util_vector2axis__parameterized2 
Detailed RTL Component Info : 
Module axis_interconnect_v1_1_axis_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axis_interconnect_v1_1_axis_dwidth_converter__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axis_interconnect_v1_1_dynamic_datapath__parameterized19 
Detailed RTL Component Info : 
Module axis_interconnect_v1_1_dynamic_datapath__parameterized18 
Detailed RTL Component Info : 
Module axis_interconnect_v1_1_dynamic_datapath__parameterized17 
Detailed RTL Component Info : 
Module axis_interconnect_v1_1_dynamic_datapath__parameterized16 
Detailed RTL Component Info : 
Module axis_interconnect_v1_1_dynamic_datapath__parameterized15 
Detailed RTL Component Info : 
Module axis_interconnect_v1_1_dynamic_datapath__parameterized14 
Detailed RTL Component Info : 
Module axis_interconnect_v1_1_dynamic_datapath__parameterized13 
Detailed RTL Component Info : 
Module axis_interconnect_v1_1_axis_interconnect 
Detailed RTL Component Info : 
Module axis_interconnect_v1_1_axis_interconnect_16x16_top 
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Workers Ready, Starting Parallel Section  : Time (s): cpu = 00:01:53 ; elapsed = 00:04:21 . Memory (MB): peak = 1279.453 ; gain = 585.551
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'axis_interconnect_0/gen_switch.axis_switch_0/gen_arbiter.gen_int_arbiter.axis_interconnect_v1_1_axis_switch_arbiter/areset_reg' into 'axis_interconnect_0/gen_switch.axis_switch_0/areset_r_reg' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_switch_arbiter.v:105]
INFO: [Synth 8-4471] merging register 'axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_dwidth_converter.axis_dwidth_converter_0/areset_r_reg' into 'axis_interconnect_0/gen_switch.axis_switch_0/areset_r_reg' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_dwidth_converter.v:227]
INFO: [Synth 8-4471] merging register 'axis_interconnect_0/inst_si_datapath[1].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_dwidth_converter.axis_dwidth_converter_0/areset_r_reg' into 'axis_interconnect_0/gen_switch.axis_switch_0/areset_r_reg' [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_dwidth_converter.v:227]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:01:56 ; elapsed = 00:04:26 . Memory (MB): peak = 1279.453 ; gain = 585.551
---------------------------------------------------------------------------------
Finished Parallel Reinfer  : Time (s): cpu = 00:01:56 ; elapsed = 00:04:26 . Memory (MB): peak = 1279.453 ; gain = 585.551
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: 
+---------------------+-----------------------------------------------------------------------------------+--------------------+----------------------+--------------+----------------------------------------------------------------------------------------------------+
|Module Name          | RTL Object                                                                        | Inference Criteria | Size (depth X width) | Primitives   | Hierarchical Name                                                                                  | 
+---------------------+-----------------------------------------------------------------------------------+--------------------+----------------------+--------------+----------------------------------------------------------------------------------------------------+
|fifo_generator_v12_0 | inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg | User Attribute     | 32 X 14              | RAM32M x 3   | axis_interconnect_0/axis_interconnect_v1_1_axis_interconnect_16x16_top/fifo_generator_v12_0/ram__4 | 
|fifo_generator_v12_0 | inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg | User Attribute     | 32 X 14              | RAM32M x 3   | axis_interconnect_0/axis_interconnect_v1_1_axis_interconnect_16x16_top/fifo_generator_v12_0/ram__6 | 
+---------------------+-----------------------------------------------------------------------------------+--------------------+----------------------+--------------+----------------------------------------------------------------------------------------------------+

Note: The table shows RAMs generated at current stage. Some RAM generation could be reversed due to later optimizations. Mutiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the hierarchical modules names of the RAM and only part of it is displayed.
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\axis_interconnect_0/inst_si_datapath[1].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_dwidth_converter.axis_dwidth_converter_0/gen_downsizer_conversion.axisc_downsizer_0/r0_is_null_r_reg[0] ) is unused and will be removed from module axis_interconnect_v1_1_axis_interconnect_16x16_top.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:02:04 ; elapsed = 00:04:34 . Memory (MB): peak = 1295.473 ; gain = 601.570
---------------------------------------------------------------------------------
Finished Parallel Area Opt  : Time (s): cpu = 00:02:04 ; elapsed = 00:04:34 . Memory (MB): peak = 1295.473 ; gain = 601.570
Finished Parallel Section  : Time (s): cpu = 00:02:04 ; elapsed = 00:04:34 . Memory (MB): peak = 1295.473 ; gain = 601.570
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:18 ; elapsed = 00:04:50 . Memory (MB): peak = 1295.473 ; gain = 601.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:19 ; elapsed = 00:04:52 . Memory (MB): peak = 1295.473 ; gain = 601.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb_reg ) is unused and will be removed from module fifo_generator_v12_0.
WARNING: [Synth 8-3332] Sequential element (\inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb_reg ) is unused and will be removed from module fifo_generator_v12_0__parameterized0.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:26 ; elapsed = 00:05:00 . Memory (MB): peak = 1326.176 ; gain = 632.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:28 ; elapsed = 00:05:02 . Memory (MB): peak = 1326.176 ; gain = 632.273
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:28 ; elapsed = 00:05:02 . Memory (MB): peak = 1326.176 ; gain = 632.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:30 ; elapsed = 00:05:04 . Memory (MB): peak = 1326.176 ; gain = 632.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     3|
|2     |LUT1   |    85|
|3     |LUT2   |    63|
|4     |LUT3   |   326|
|5     |LUT4   |   135|
|6     |LUT5   |   607|
|7     |LUT6   |   934|
|8     |MUXF7  |   220|
|9     |MUXF8  |    73|
|10    |RAM32M |     6|
|11    |FDCE   |    67|
|12    |FDPE   |    32|
|13    |FDRE   |  4208|
|14    |FDSE   |     4|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------------------------+---------------------------------------------------------------+------+
|      |Instance                                                                         |Module                                                         |Cells |
+------+---------------------------------------------------------------------------------+---------------------------------------------------------------+------+
|1     |top                                                                              |                                                               |  6763|
|2     |  inst                                                                           |axis_interconnect_v1_1_axis_interconnect_16x16_top             |  6763|
|3     |    axis_interconnect_0                                                          |axis_interconnect_v1_1_axis_interconnect                       |  6763|
|4     |      \gen_switch.axis_switch_0                                                  |axis_interconnect_v1_1_axis_switch                             |   269|
|5     |        \gen_arbiter.gen_int_arbiter.axis_interconnect_v1_1_axis_switch_arbiter  |axis_interconnect_v1_1_axis_switch_arbiter                     |    19|
|6     |          \gen_mi_arb[0].gen_rr.arb_rr_0                                         |axis_interconnect_v1_1_arb_rr                                  |    19|
|7     |        \gen_decoder[0].axisc_decoder_0                                          |axis_interconnect_v1_1_axisc_decoder                           |    84|
|8     |          \gen_tdest_decoder.axisc_register_slice_0                              |axis_interconnect_v1_1_axisc_register_slice_9                  |    58|
|9     |          \gen_tdest_decoder.axisc_register_slice_1                              |axis_interconnect_v1_1_axisc_register_slice__parameterized0_10 |    24|
|10    |        \gen_decoder[1].axisc_decoder_0                                          |axis_interconnect_v1_1_axisc_decoder_7                         |    99|
|11    |          \gen_tdest_decoder.axisc_register_slice_0                              |axis_interconnect_v1_1_axisc_register_slice_8                  |    72|
|12    |          \gen_tdest_decoder.axisc_register_slice_1                              |axis_interconnect_v1_1_axisc_register_slice__parameterized0    |    25|
|13    |        \gen_transfer_mux[0].axisc_transfer_mux_0                                |axis_interconnect_v1_1_axisc_transfer_mux                      |    65|
|14    |          axisc_arb_responder                                                    |axis_interconnect_v1_1_axisc_arb_responder                     |     3|
|15    |          axisc_register_slice_0                                                 |axis_interconnect_v1_1_axisc_register_slice                    |    62|
|16    |      \inst_mi_datapath[0].dynamic_datapath_mi                                   |axis_interconnect_v1_1_dynamic_datapath__parameterized13       |  4169|
|17    |        \gen_nested.dynamic_datapath_0                                           |axis_interconnect_v1_1_dynamic_datapath__parameterized14       |  4169|
|18    |          \gen_nested.dynamic_datapath_0                                         |axis_interconnect_v1_1_dynamic_datapath__parameterized15       |  4169|
|19    |            \gen_nested.dynamic_datapath_0                                       |axis_interconnect_v1_1_dynamic_datapath__parameterized16       |  4169|
|20    |              \gen_nested.dynamic_datapath_0                                     |axis_interconnect_v1_1_dynamic_datapath__parameterized17       |  4169|
|21    |                \gen_nested.dynamic_datapath_0                                   |axis_interconnect_v1_1_dynamic_datapath__parameterized18       |  4169|
|22    |                  \gen_dwidth_converter.axis_dwidth_converter_0                  |axis_interconnect_v1_1_axis_dwidth_converter__parameterized1   |  4169|
|23    |                    \gen_upsizer_conversion.axisc_upsizer_0                      |axis_interconnect_v1_1_axisc_upsizer                           |  4167|
|24    |      \inst_si_datapath[0].dynamic_datapath_si                                   |axis_interconnect_v1_1_dynamic_datapath                        |  1939|
|25    |        \gen_data_fifo.axis_data_fifo_0                                          |axis_interconnect_v1_1_axis_data_fifo                          |   123|
|26    |          \gen_fifo_generator.fifo_generator_inst                                |fifo_generator_v12_0                                           |   120|
|27    |            inst_fifo_gen                                                        |fifo_generator_v12_0_synth                                     |   120|
|28    |              \gaxis_fifo.gaxisf.axisf                                           |fifo_generator_top                                             |   120|
|29    |                \grf.rf                                                          |fifo_generator_ramfifo                                         |   120|
|30    |                  \gntv_or_sync_fifo.gl0.rd                                      |rd_logic_0                                                     |    48|
|31    |                    \gr1.gdcf.dc                                                 |dc_ss_fwft                                                     |    14|
|32    |                      dc                                                         |updn_cntr                                                      |    14|
|33    |                    \gr1.rfwft                                                   |rd_fwft_4                                                      |    13|
|34    |                    \grss.rsts                                                   |rd_status_flags_ss_5                                           |     1|
|35    |                    rpntr                                                        |rd_bin_cntr_6                                                  |    20|
|36    |                  \gntv_or_sync_fifo.gl0.wr                                      |wr_logic                                                       |    25|
|37    |                    \gwss.wsts                                                   |wr_status_flags_ss                                             |     5|
|38    |                    wpntr                                                        |wr_bin_cntr                                                    |    20|
|39    |                  \gntv_or_sync_fifo.mem                                         |memory_1                                                       |    31|
|40    |                    \gdm.dm                                                      |dmem_3                                                         |    17|
|41    |                  rstblk                                                         |reset_blk_ramfifo_2                                            |    16|
|42    |        \gen_nested.dynamic_datapath_0                                           |axis_interconnect_v1_1_dynamic_datapath__parameterized0        |  1816|
|43    |          \gen_nested.dynamic_datapath_0                                         |axis_interconnect_v1_1_dynamic_datapath__parameterized1        |  1816|
|44    |            \gen_dwidth_converter.axis_dwidth_converter_0                        |axis_interconnect_v1_1_axis_dwidth_converter                   |  1816|
|45    |              \gen_downsizer_conversion.axisc_downsizer_0                        |axis_interconnect_v1_1_axisc_downsizer                         |  1813|
|46    |      \inst_si_datapath[1].dynamic_datapath_si                                   |axis_interconnect_v1_1_dynamic_datapath__parameterized6        |   386|
|47    |        \gen_data_fifo.axis_data_fifo_0                                          |axis_interconnect_v1_1_axis_data_fifo__parameterized0          |   165|
|48    |          \gen_fifo_generator.fifo_generator_inst                                |fifo_generator_v12_0__parameterized0                           |   162|
|49    |            inst_fifo_gen                                                        |fifo_generator_v12_0_synth__parameterized0                     |   162|
|50    |              \gaxis_fifo.gaxisf.axisf                                           |fifo_generator_top__parameterized0                             |   139|
|51    |                \grf.rf                                                          |fifo_generator_ramfifo__parameterized0                         |   139|
|52    |                  \gntv_or_sync_fifo.gl0.rd                                      |rd_logic                                                       |    43|
|53    |                    \gr1.rfwft                                                   |rd_fwft                                                        |    20|
|54    |                    \grss.rsts                                                   |rd_status_flags_ss                                             |     3|
|55    |                    rpntr                                                        |rd_bin_cntr                                                    |    20|
|56    |                  \gntv_or_sync_fifo.gl0.wr                                      |wr_logic__parameterized0                                       |    42|
|57    |                    \gwss.wsts                                                   |wr_status_flags_ss__parameterized0                             |    17|
|58    |                    wpntr                                                        |wr_bin_cntr__parameterized0                                    |    25|
|59    |                  \gntv_or_sync_fifo.mem                                         |memory                                                         |    38|
|60    |                    \gdm.dm                                                      |dmem                                                           |    17|
|61    |                  rstblk                                                         |reset_blk_ramfifo                                              |    16|
|62    |        \gen_nested.dynamic_datapath_0                                           |axis_interconnect_v1_1_dynamic_datapath__parameterized7        |   221|
|63    |          \gen_nested.dynamic_datapath_0                                         |axis_interconnect_v1_1_dynamic_datapath__parameterized8        |   221|
|64    |            \gen_dwidth_converter.axis_dwidth_converter_0                        |axis_interconnect_v1_1_axis_dwidth_converter__parameterized0   |   221|
|65    |              \gen_downsizer_conversion.axisc_downsizer_0                        |axis_interconnect_v1_1_axisc_downsizer__parameterized0         |   221|
+------+---------------------------------------------------------------------------------+---------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:31 ; elapsed = 00:05:06 . Memory (MB): peak = 1326.176 ; gain = 632.273
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:02:31 ; elapsed = 00:05:06 . Memory (MB): peak = 1326.176 ; gain = 632.273
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Parsing XDC File [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_0_ooc.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
208 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:34 ; elapsed = 00:04:57 . Memory (MB): peak = 1346.176 ; gain = 532.148
# rename_ref -prefix_all axis_interconnect_0_
INFO: [Coretcl 2-1174] Renamed 64 cell refs.
# write_checkpoint -noxdef axis_interconnect_0.dcp
# report_utilization -file axis_interconnect_0_utilization_synth.rpt -pb axis_interconnect_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.60 . Memory (MB): peak = 1346.180 ; gain = 0.000
# if { [catch {
#   file copy -force /media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.runs/axis_interconnect_0_synth_1/axis_interconnect_0.dcp /media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_0.dcp
#   write_verilog -force -mode synth_stub /media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_0_stub.v
#   write_vhdl -force -mode synth_stub /media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_0_stub.vhdl
#   write_verilog -force -mode funcsim /media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_0_funcsim.v
#   write_vhdl -force -mode funcsim /media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_0/axis_interconnect_0_funcsim.vhdl
# } _RESULT ] } { 
#   send_msg_id runtcl-3 error "Unable to successfully create or copy supporting IP files."
#   return -code error
# }
write_vhdl: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1346.180 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri May 27 19:08:49 2016...
