{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1507570699322 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1507570699349 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct  9 14:38:19 2017 " "Processing started: Mon Oct  9 14:38:19 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1507570699349 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507570699349 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exercise43 -c exercise43 " "Command: quartus_map --read_settings_files=on --write_settings_files=off exercise43 -c exercise43" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507570699349 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1507570699562 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1507570699562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exercise43.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exercise43.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exercise43-synth " "Found design unit 1: exercise43-synth" {  } { { "exercise43.vhd" "" { Text "/home/roni/Documents/UFU/AOC2/Livro/Pronto/Exercicios/exercise4.3/exercise43.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507570713839 ""} { "Info" "ISGN_ENTITY_NAME" "1 exercise43 " "Found entity 1: exercise43" {  } { { "exercise43.vhd" "" { Text "/home/roni/Documents/UFU/AOC2/Livro/Pronto/Exercicios/exercise4.3/exercise43.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507570713839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507570713839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exercise43tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exercise43tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exercise43tb-synth " "Found design unit 1: exercise43tb-synth" {  } { { "exercise43tb.vhd" "" { Text "/home/roni/Documents/UFU/AOC2/Livro/Pronto/Exercicios/exercise4.3/exercise43tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507570713840 ""} { "Info" "ISGN_ENTITY_NAME" "1 exercise43tb " "Found entity 1: exercise43tb" {  } { { "exercise43tb.vhd" "" { Text "/home/roni/Documents/UFU/AOC2/Livro/Pronto/Exercicios/exercise4.3/exercise43tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507570713840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507570713840 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "S1 exercise43tb.vhd(17) " "VHDL error at exercise43tb.vhd(17): object \"S1\" is used but not declared" {  } { { "exercise43tb.vhd" "" { Text "/home/roni/Documents/UFU/AOC2/Livro/Pronto/Exercicios/exercise4.3/exercise43tb.vhd" 17 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1507570713841 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "S2 exercise43tb.vhd(17) " "VHDL error at exercise43tb.vhd(17): object \"S2\" is used but not declared" {  } { { "exercise43tb.vhd" "" { Text "/home/roni/Documents/UFU/AOC2/Livro/Pronto/Exercicios/exercise4.3/exercise43tb.vhd" 17 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1507570713841 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out LEDR exercise43tb.vhd(17) " "VHDL error at exercise43tb.vhd(17): cannot associate formal port \"LEDR\" of mode \"out\" with an expression" {  } { { "exercise43tb.vhd" "" { Text "/home/roni/Documents/UFU/AOC2/Livro/Pronto/Exercicios/exercise4.3/exercise43tb.vhd" 17 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Analysis & Synthesis" 0 -1 1507570713841 ""}
{ "Error" "EVRFX_VHDL_HAS_ONLY_SO_MUCH_PORTS" "exercise43 2 exercise43tb.vhd(17) " "VHDL Port Map Aspect error at exercise43tb.vhd(17): too many actuals for block \"exercise43\" with only 2 formals" {  } { { "exercise43tb.vhd" "" { Text "/home/roni/Documents/UFU/AOC2/Livro/Pronto/Exercicios/exercise4.3/exercise43tb.vhd" 17 0 0 } }  } 0 10589 "VHDL Port Map Aspect error at %3!s!: too many actuals for block \"%1!s!\" with only %2!d! formals" 0 0 "Analysis & Synthesis" 0 -1 1507570713841 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "exercise43 exercise43tb.vhd(10) " "HDL error at exercise43tb.vhd(10): see declaration for object \"exercise43\"" {  } { { "exercise43tb.vhd" "" { Text "/home/roni/Documents/UFU/AOC2/Livro/Pronto/Exercicios/exercise4.3/exercise43tb.vhd" 10 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507570713841 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1064 " "Peak virtual memory: 1064 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1507570713929 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct  9 14:38:33 2017 " "Processing ended: Mon Oct  9 14:38:33 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1507570713929 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1507570713929 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1507570713929 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1507570713929 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 1  " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1507570714064 ""}
