v 3
file . "part_d.vhdl" "20201229165508.000" "20201229223323.628":
  entity part_d at 9( 304) + 0 on 23;
  architecture part_d_arch of part_d at 27( 1015) + 0 on 24;
file . "overall_design.vhdl" "20201229165336.000" "20201229223324.820":
  entity overall_design at 1( 0) + 0 on 25;
  architecture overall_design_arch of overall_design at 12( 264) + 0 on 26;
