<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Sdiff src/hotspot/cpu/arm/macroAssembler_arm.hpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
<body>
<center><a href="macroAssembler_arm.cpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="nativeInst_arm_32.hpp.sdiff.html" target="_top">next &gt;</a></center>    <h2>src/hotspot/cpu/arm/macroAssembler_arm.hpp</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<table>
<tr valign="top">
<td>
<hr />
<pre>
   1 /*
<span class="line-modified">   2  * Copyright (c) 2008, 2019, Oracle and/or its affiliates. All rights reserved.</span>
   3  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
   4  *
   5  * This code is free software; you can redistribute it and/or modify it
   6  * under the terms of the GNU General Public License version 2 only, as
   7  * published by the Free Software Foundation.
   8  *
   9  * This code is distributed in the hope that it will be useful, but WITHOUT
  10  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  11  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
  12  * version 2 for more details (a copy is included in the LICENSE file that
  13  * accompanied this code).
  14  *
  15  * You should have received a copy of the GNU General Public License version
  16  * 2 along with this work; if not, write to the Free Software Foundation,
  17  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
  18  *
  19  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
  20  * or visit www.oracle.com if you need additional information or have any
  21  * questions.
  22  *
  23  */
  24 
  25 #ifndef CPU_ARM_MACROASSEMBLER_ARM_HPP
  26 #define CPU_ARM_MACROASSEMBLER_ARM_HPP
  27 
  28 #include &quot;code/relocInfo.hpp&quot;

  29 
  30 class BiasedLockingCounters;
  31 
  32 // Introduced AddressLiteral and its subclasses to ease portability from
  33 // x86 and avoid relocation issues
  34 class AddressLiteral {
  35   RelocationHolder _rspec;
  36   // Typically we use AddressLiterals we want to use their rval
  37   // However in some situations we want the lval (effect address) of the item.
  38   // We provide a special factory for making those lvals.
  39   bool _is_lval;
  40 
  41   address          _target;
  42 
  43  private:
  44   static relocInfo::relocType reloc_for_target(address target) {
  45     // Used for ExternalAddress or when the type is not specified
  46     // Sometimes ExternalAddress is used for values which aren&#39;t
  47     // exactly addresses, like the card table base.
  48     // external_word_type can&#39;t be used for values in the first page
</pre>
<hr />
<pre>
 418     assert(!reg_set.contains(SP), &quot;unpredictable instruction&quot;);
 419     ldmia(SP, reg_set, writeback, cond);
 420   }
 421 
 422   void fpushd(FloatRegister fd, AsmCondition cond = al) {
 423     fstmdbd(SP, FloatRegisterSet(fd), writeback, cond);
 424   }
 425 
 426   void fpushs(FloatRegister fd, AsmCondition cond = al) {
 427     fstmdbs(SP, FloatRegisterSet(fd), writeback, cond);
 428   }
 429 
 430   void fpopd(FloatRegister fd, AsmCondition cond = al) {
 431     fldmiad(SP, FloatRegisterSet(fd), writeback, cond);
 432   }
 433 
 434   void fpops(FloatRegister fd, AsmCondition cond = al) {
 435     fldmias(SP, FloatRegisterSet(fd), writeback, cond);
 436   }
 437 




















 438   // Order access primitives
 439   enum Membar_mask_bits {
 440     StoreStore = 1 &lt;&lt; 3,
 441     LoadStore  = 1 &lt;&lt; 2,
 442     StoreLoad  = 1 &lt;&lt; 1,
 443     LoadLoad   = 1 &lt;&lt; 0
 444   };
 445 
 446   void membar(Membar_mask_bits mask,
 447               Register tmp,
 448               bool preserve_flags = true,
 449               Register load_tgt = noreg);
 450 
 451   void breakpoint(AsmCondition cond = al);
 452   void stop(const char* msg);
 453   // prints msg and continues
 454   void warn(const char* msg);
 455   void unimplemented(const char* what = &quot;&quot;);
 456   void should_not_reach_here()                   { stop(&quot;should not reach here&quot;); }
 457   static void debug(const char* msg, const intx* registers);
</pre>
<hr />
<pre>
1057 
1058   // improved x86 portability (minimizing source code changes)
1059 
1060   void ldr_literal(Register rd, AddressLiteral addr) {
1061     relocate(addr.rspec());
1062     ldr(rd, Address(PC, addr.target() - pc() - 8));
1063   }
1064 
1065   void lea(Register Rd, AddressLiteral addr) {
1066     // Never dereferenced, as on x86 (lval status ignored)
1067     mov_address(Rd, addr.target(), addr.rspec());
1068   }
1069 
1070   void restore_default_fp_mode();
1071 
1072 #ifdef COMPILER2
1073   void fast_lock(Register obj, Register box, Register scratch, Register scratch2, Register scratch3 = noreg);
1074   void fast_unlock(Register obj, Register box, Register scratch, Register scratch2);
1075 #endif
1076 
<span class="line-modified">1077 </span>


1078 };
1079 
1080 
1081 // The purpose of this class is to build several code fragments of the same size
1082 // in order to allow fast table branch.
1083 
1084 class FixedSizeCodeBlock {
1085 public:
1086   FixedSizeCodeBlock(MacroAssembler* masm, int size_in_instrs, bool enabled);
1087   ~FixedSizeCodeBlock();
1088 
1089 private:
1090   MacroAssembler* _masm;
1091   address _start;
1092   int _size_in_instrs;
1093   bool _enabled;
1094 };
1095 
1096 
1097 #endif // CPU_ARM_MACROASSEMBLER_ARM_HPP
</pre>
</td>
<td>
<hr />
<pre>
   1 /*
<span class="line-modified">   2  * Copyright (c) 2008, 2020, Oracle and/or its affiliates. All rights reserved.</span>
   3  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
   4  *
   5  * This code is free software; you can redistribute it and/or modify it
   6  * under the terms of the GNU General Public License version 2 only, as
   7  * published by the Free Software Foundation.
   8  *
   9  * This code is distributed in the hope that it will be useful, but WITHOUT
  10  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  11  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
  12  * version 2 for more details (a copy is included in the LICENSE file that
  13  * accompanied this code).
  14  *
  15  * You should have received a copy of the GNU General Public License version
  16  * 2 along with this work; if not, write to the Free Software Foundation,
  17  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
  18  *
  19  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
  20  * or visit www.oracle.com if you need additional information or have any
  21  * questions.
  22  *
  23  */
  24 
  25 #ifndef CPU_ARM_MACROASSEMBLER_ARM_HPP
  26 #define CPU_ARM_MACROASSEMBLER_ARM_HPP
  27 
  28 #include &quot;code/relocInfo.hpp&quot;
<span class="line-added">  29 #include &quot;utilities/powerOfTwo.hpp&quot;</span>
  30 
  31 class BiasedLockingCounters;
  32 
  33 // Introduced AddressLiteral and its subclasses to ease portability from
  34 // x86 and avoid relocation issues
  35 class AddressLiteral {
  36   RelocationHolder _rspec;
  37   // Typically we use AddressLiterals we want to use their rval
  38   // However in some situations we want the lval (effect address) of the item.
  39   // We provide a special factory for making those lvals.
  40   bool _is_lval;
  41 
  42   address          _target;
  43 
  44  private:
  45   static relocInfo::relocType reloc_for_target(address target) {
  46     // Used for ExternalAddress or when the type is not specified
  47     // Sometimes ExternalAddress is used for values which aren&#39;t
  48     // exactly addresses, like the card table base.
  49     // external_word_type can&#39;t be used for values in the first page
</pre>
<hr />
<pre>
 419     assert(!reg_set.contains(SP), &quot;unpredictable instruction&quot;);
 420     ldmia(SP, reg_set, writeback, cond);
 421   }
 422 
 423   void fpushd(FloatRegister fd, AsmCondition cond = al) {
 424     fstmdbd(SP, FloatRegisterSet(fd), writeback, cond);
 425   }
 426 
 427   void fpushs(FloatRegister fd, AsmCondition cond = al) {
 428     fstmdbs(SP, FloatRegisterSet(fd), writeback, cond);
 429   }
 430 
 431   void fpopd(FloatRegister fd, AsmCondition cond = al) {
 432     fldmiad(SP, FloatRegisterSet(fd), writeback, cond);
 433   }
 434 
 435   void fpops(FloatRegister fd, AsmCondition cond = al) {
 436     fldmias(SP, FloatRegisterSet(fd), writeback, cond);
 437   }
 438 
<span class="line-added"> 439   void fpush(FloatRegisterSet reg_set) {</span>
<span class="line-added"> 440     fstmdbd(SP, reg_set, writeback);</span>
<span class="line-added"> 441   }</span>
<span class="line-added"> 442 </span>
<span class="line-added"> 443   void fpop(FloatRegisterSet reg_set) {</span>
<span class="line-added"> 444     fldmiad(SP, reg_set, writeback);</span>
<span class="line-added"> 445   }</span>
<span class="line-added"> 446 </span>
<span class="line-added"> 447   void fpush_hardfp(FloatRegisterSet reg_set) {</span>
<span class="line-added"> 448 #ifndef __SOFTFP__</span>
<span class="line-added"> 449     fpush(reg_set);</span>
<span class="line-added"> 450 #endif</span>
<span class="line-added"> 451   }</span>
<span class="line-added"> 452 </span>
<span class="line-added"> 453   void fpop_hardfp(FloatRegisterSet reg_set) {</span>
<span class="line-added"> 454 #ifndef __SOFTFP__</span>
<span class="line-added"> 455     fpop(reg_set);</span>
<span class="line-added"> 456 #endif</span>
<span class="line-added"> 457   }</span>
<span class="line-added"> 458 </span>
 459   // Order access primitives
 460   enum Membar_mask_bits {
 461     StoreStore = 1 &lt;&lt; 3,
 462     LoadStore  = 1 &lt;&lt; 2,
 463     StoreLoad  = 1 &lt;&lt; 1,
 464     LoadLoad   = 1 &lt;&lt; 0
 465   };
 466 
 467   void membar(Membar_mask_bits mask,
 468               Register tmp,
 469               bool preserve_flags = true,
 470               Register load_tgt = noreg);
 471 
 472   void breakpoint(AsmCondition cond = al);
 473   void stop(const char* msg);
 474   // prints msg and continues
 475   void warn(const char* msg);
 476   void unimplemented(const char* what = &quot;&quot;);
 477   void should_not_reach_here()                   { stop(&quot;should not reach here&quot;); }
 478   static void debug(const char* msg, const intx* registers);
</pre>
<hr />
<pre>
1078 
1079   // improved x86 portability (minimizing source code changes)
1080 
1081   void ldr_literal(Register rd, AddressLiteral addr) {
1082     relocate(addr.rspec());
1083     ldr(rd, Address(PC, addr.target() - pc() - 8));
1084   }
1085 
1086   void lea(Register Rd, AddressLiteral addr) {
1087     // Never dereferenced, as on x86 (lval status ignored)
1088     mov_address(Rd, addr.target(), addr.rspec());
1089   }
1090 
1091   void restore_default_fp_mode();
1092 
1093 #ifdef COMPILER2
1094   void fast_lock(Register obj, Register box, Register scratch, Register scratch2, Register scratch3 = noreg);
1095   void fast_unlock(Register obj, Register box, Register scratch, Register scratch2);
1096 #endif
1097 
<span class="line-modified">1098   void safepoint_poll(Register tmp1, Label&amp; slow_path);</span>
<span class="line-added">1099   void get_polling_page(Register dest);</span>
<span class="line-added">1100   void read_polling_page(Register dest, relocInfo::relocType rtype);</span>
1101 };
1102 
1103 
1104 // The purpose of this class is to build several code fragments of the same size
1105 // in order to allow fast table branch.
1106 
1107 class FixedSizeCodeBlock {
1108 public:
1109   FixedSizeCodeBlock(MacroAssembler* masm, int size_in_instrs, bool enabled);
1110   ~FixedSizeCodeBlock();
1111 
1112 private:
1113   MacroAssembler* _masm;
1114   address _start;
1115   int _size_in_instrs;
1116   bool _enabled;
1117 };
1118 
1119 
1120 #endif // CPU_ARM_MACROASSEMBLER_ARM_HPP
</pre>
</td>
</tr>
</table>
<center><a href="macroAssembler_arm.cpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="nativeInst_arm_32.hpp.sdiff.html" target="_top">next &gt;</a></center>  </body>
</html>