Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/software/xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_LINEAR_top glbl -Oenable_linking_all_libraries -prj LINEAR.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_19 -L floating_point_v7_1_12 --lib ieee_proposed=./ieee_proposed -s LINEAR 
Multi-threading is on. Using 110 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zchen752/Linear/fc_layer/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zchen752/Linear/fc_layer/solution1/sim/verilog/LINEAR.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_LINEAR_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zchen752/Linear/fc_layer/solution1/sim/verilog/AESL_axi_master_ifc1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_ifc1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zchen752/Linear/fc_layer/solution1/sim/verilog/AESL_axi_master_ifc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_ifc2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zchen752/Linear/fc_layer/solution1/sim/verilog/AESL_axi_master_ifc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_ifc3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zchen752/Linear/fc_layer/solution1/sim/verilog/AESL_axi_master_ifc4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_ifc4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zchen752/Linear/fc_layer/solution1/sim/verilog/AESL_axi_master_ifc5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_ifc5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zchen752/Linear/fc_layer/solution1/sim/verilog/AESL_axi_master_ifc6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_ifc6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zchen752/Linear/fc_layer/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zchen752/Linear/fc_layer/solution1/sim/verilog/LINEAR_entry_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LINEAR_entry_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zchen752/Linear/fc_layer/solution1/sim/verilog/LINEAR_Block_split10_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LINEAR_Block_split10_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zchen752/Linear/fc_layer/solution1/sim/verilog/LINEAR_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LINEAR_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zchen752/Linear/fc_layer/solution1/sim/verilog/LINEAR_ReadFromMem_Pipeline_VITIS_LOOP_153_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LINEAR_ReadFromMem_Pipeline_VITIS_LOOP_153_8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zchen752/Linear/fc_layer/solution1/sim/verilog/LINEAR_ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LINEAR_ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zchen752/Linear/fc_layer/solution1/sim/verilog/LINEAR_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LINEAR_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zchen752/Linear/fc_layer/solution1/sim/verilog/LINEAR_ReadFromMem_Pipeline_VITIS_LOOP_216_18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LINEAR_ReadFromMem_Pipeline_VITIS_LOOP_216_18
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zchen752/Linear/fc_layer/solution1/sim/verilog/LINEAR_ReadFromMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LINEAR_ReadFromMem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zchen752/Linear/fc_layer/solution1/sim/verilog/LINEAR_CreateBitMask_Pipeline_VITIS_LOOP_230_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LINEAR_CreateBitMask_Pipeline_VITIS_LOOP_230_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zchen752/Linear/fc_layer/solution1/sim/verilog/LINEAR_CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LINEAR_CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zchen752/Linear/fc_layer/solution1/sim/verilog/LINEAR_CreateBitMask.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LINEAR_CreateBitMask
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zchen752/Linear/fc_layer/solution1/sim/verilog/LINEAR_RunDataFlow_Pipeline_VITIS_LOOP_341_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LINEAR_RunDataFlow_Pipeline_VITIS_LOOP_341_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zchen752/Linear/fc_layer/solution1/sim/verilog/LINEAR_DPEComputation_Pipeline_VITIS_LOOP_291_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LINEAR_DPEComputation_Pipeline_VITIS_LOOP_291_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zchen752/Linear/fc_layer/solution1/sim/verilog/LINEAR_DPEComputation_Pipeline_VITIS_LOOP_287_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LINEAR_DPEComputation_Pipeline_VITIS_LOOP_287_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zchen752/Linear/fc_layer/solution1/sim/verilog/LINEAR_DPEUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LINEAR_DPEUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zchen752/Linear/fc_layer/solution1/sim/verilog/LINEAR_DPEComputation_Pipeline_VITIS_LOOP_296_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LINEAR_DPEComputation_Pipeline_VITIS_LOOP_296_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zchen752/Linear/fc_layer/solution1/sim/verilog/LINEAR_DPEComputation_Pipeline_VITIS_LOOP_303_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LINEAR_DPEComputation_Pipeline_VITIS_LOOP_303_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zchen752/Linear/fc_layer/solution1/sim/verilog/LINEAR_DPEComputation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LINEAR_DPEComputation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zchen752/Linear/fc_layer/solution1/sim/verilog/LINEAR_RunDataFlow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LINEAR_RunDataFlow
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zchen752/Linear/fc_layer/solution1/sim/verilog/LINEAR_OutputBuffer_Pipeline_VITIS_LOOP_329_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LINEAR_OutputBuffer_Pipeline_VITIS_LOOP_329_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zchen752/Linear/fc_layer/solution1/sim/verilog/LINEAR_OutputBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LINEAR_OutputBuffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zchen752/Linear/fc_layer/solution1/sim/verilog/LINEAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LINEAR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zchen752/Linear/fc_layer/solution1/sim/verilog/LINEAR_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LINEAR_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zchen752/Linear/fc_layer/solution1/sim/verilog/LINEAR_mul_32s_34ns_65_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LINEAR_mul_32s_34ns_65_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zchen752/Linear/fc_layer/solution1/sim/verilog/LINEAR_urem_32ns_8ns_7_36_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LINEAR_urem_32ns_8ns_7_36_1_divider
INFO: [VRFC 10-311] analyzing module LINEAR_urem_32ns_8ns_7_36_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zchen752/Linear/fc_layer/solution1/sim/verilog/LINEAR_mul_32ns_34ns_65_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LINEAR_mul_32ns_34ns_65_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zchen752/Linear/fc_layer/solution1/sim/verilog/LINEAR_mul_64ns_66ns_129_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LINEAR_mul_64ns_66ns_129_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zchen752/Linear/fc_layer/solution1/sim/verilog/LINEAR_mul_29s_27ns_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LINEAR_mul_29s_27ns_29_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zchen752/Linear/fc_layer/solution1/sim/verilog/LINEAR_urem_10ns_5ns_4_14_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LINEAR_urem_10ns_5ns_4_14_1_divider
INFO: [VRFC 10-311] analyzing module LINEAR_urem_10ns_5ns_4_14_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zchen752/Linear/fc_layer/solution1/sim/verilog/LINEAR_mul_32s_32s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LINEAR_mul_32s_32s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zchen752/Linear/fc_layer/solution1/sim/verilog/LINEAR_mul_64ns_5ns_68_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LINEAR_mul_64ns_5ns_68_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zchen752/Linear/fc_layer/solution1/sim/verilog/LINEAR_mul_32ns_32ns_64_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LINEAR_mul_32ns_32ns_64_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zchen752/Linear/fc_layer/solution1/sim/verilog/LINEAR_mul_28ns_33ns_61_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LINEAR_mul_28ns_33ns_61_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zchen752/Linear/fc_layer/solution1/sim/verilog/LINEAR_mul_32s_32s_56_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LINEAR_mul_32s_32s_56_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zchen752/Linear/fc_layer/solution1/sim/verilog/LINEAR_mul_28s_28s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LINEAR_mul_28s_28s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zchen752/Linear/fc_layer/solution1/sim/verilog/LINEAR_mul_mul_10ns_11ns_21_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LINEAR_mul_mul_10ns_11ns_21_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module LINEAR_mul_mul_10ns_11ns_21_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zchen752/Linear/fc_layer/solution1/sim/verilog/LINEAR_DPEComputation_local_output_buf_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LINEAR_DPEComputation_local_output_buf_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zchen752/Linear/fc_layer/solution1/sim/verilog/LINEAR_RunDataFlow_IACT_TEMP_BUFFER_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LINEAR_RunDataFlow_IACT_TEMP_BUFFER_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zchen752/Linear/fc_layer/solution1/sim/verilog/LINEAR_RunDataFlow_first_processing_buffer_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LINEAR_RunDataFlow_first_processing_buffer_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zchen752/Linear/fc_layer/solution1/sim/verilog/LINEAR_RunDataFlow_first_bit_buffer_weights_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LINEAR_RunDataFlow_first_bit_buffer_weights_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zchen752/Linear/fc_layer/solution1/sim/verilog/LINEAR_weight_buffer_V_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LINEAR_weight_buffer_V_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zchen752/Linear/fc_layer/solution1/sim/verilog/LINEAR_weight_buffer_V_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LINEAR_weight_buffer_V_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zchen752/Linear/fc_layer/solution1/sim/verilog/LINEAR_iact_buffer_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LINEAR_iact_buffer_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zchen752/Linear/fc_layer/solution1/sim/verilog/LINEAR_output_buf_V_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LINEAR_output_buf_V_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zchen752/Linear/fc_layer/solution1/sim/verilog/LINEAR_output_buf_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LINEAR_output_buf_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zchen752/Linear/fc_layer/solution1/sim/verilog/LINEAR_fifo_w64_d3_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LINEAR_fifo_w64_d3_S_shiftReg
INFO: [VRFC 10-311] analyzing module LINEAR_fifo_w64_d3_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zchen752/Linear/fc_layer/solution1/sim/verilog/LINEAR_fifo_w28_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LINEAR_fifo_w28_d2_S_shiftReg
INFO: [VRFC 10-311] analyzing module LINEAR_fifo_w28_d2_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zchen752/Linear/fc_layer/solution1/sim/verilog/LINEAR_fifo_w32_d100_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LINEAR_fifo_w32_d100_A_ram
INFO: [VRFC 10-311] analyzing module LINEAR_fifo_w32_d100_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zchen752/Linear/fc_layer/solution1/sim/verilog/LINEAR_fifo_w32_d32_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LINEAR_fifo_w32_d32_S_shiftReg
INFO: [VRFC 10-311] analyzing module LINEAR_fifo_w32_d32_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zchen752/Linear/fc_layer/solution1/sim/verilog/LINEAR_fifo_w32_d3_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LINEAR_fifo_w32_d3_S_shiftReg
INFO: [VRFC 10-311] analyzing module LINEAR_fifo_w32_d3_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zchen752/Linear/fc_layer/solution1/sim/verilog/LINEAR_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LINEAR_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zchen752/Linear/fc_layer/solution1/sim/verilog/LINEAR_ifc1_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LINEAR_ifc1_m_axi
INFO: [VRFC 10-311] analyzing module LINEAR_ifc1_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module LINEAR_ifc1_m_axi_fifo
INFO: [VRFC 10-311] analyzing module LINEAR_ifc1_m_axi_buffer
INFO: [VRFC 10-311] analyzing module LINEAR_ifc1_m_axi_decoder
INFO: [VRFC 10-311] analyzing module LINEAR_ifc1_m_axi_throttle
INFO: [VRFC 10-311] analyzing module LINEAR_ifc1_m_axi_read
INFO: [VRFC 10-311] analyzing module LINEAR_ifc1_m_axi_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zchen752/Linear/fc_layer/solution1/sim/verilog/LINEAR_ifc2_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LINEAR_ifc2_m_axi
INFO: [VRFC 10-311] analyzing module LINEAR_ifc2_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module LINEAR_ifc2_m_axi_fifo
INFO: [VRFC 10-311] analyzing module LINEAR_ifc2_m_axi_buffer
INFO: [VRFC 10-311] analyzing module LINEAR_ifc2_m_axi_decoder
INFO: [VRFC 10-311] analyzing module LINEAR_ifc2_m_axi_throttle
INFO: [VRFC 10-311] analyzing module LINEAR_ifc2_m_axi_read
INFO: [VRFC 10-311] analyzing module LINEAR_ifc2_m_axi_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zchen752/Linear/fc_layer/solution1/sim/verilog/LINEAR_ifc3_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LINEAR_ifc3_m_axi
INFO: [VRFC 10-311] analyzing module LINEAR_ifc3_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module LINEAR_ifc3_m_axi_fifo
INFO: [VRFC 10-311] analyzing module LINEAR_ifc3_m_axi_buffer
INFO: [VRFC 10-311] analyzing module LINEAR_ifc3_m_axi_decoder
INFO: [VRFC 10-311] analyzing module LINEAR_ifc3_m_axi_throttle
INFO: [VRFC 10-311] analyzing module LINEAR_ifc3_m_axi_read
INFO: [VRFC 10-311] analyzing module LINEAR_ifc3_m_axi_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zchen752/Linear/fc_layer/solution1/sim/verilog/LINEAR_ifc4_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LINEAR_ifc4_m_axi
INFO: [VRFC 10-311] analyzing module LINEAR_ifc4_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module LINEAR_ifc4_m_axi_fifo
INFO: [VRFC 10-311] analyzing module LINEAR_ifc4_m_axi_buffer
INFO: [VRFC 10-311] analyzing module LINEAR_ifc4_m_axi_decoder
INFO: [VRFC 10-311] analyzing module LINEAR_ifc4_m_axi_throttle
INFO: [VRFC 10-311] analyzing module LINEAR_ifc4_m_axi_read
INFO: [VRFC 10-311] analyzing module LINEAR_ifc4_m_axi_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zchen752/Linear/fc_layer/solution1/sim/verilog/LINEAR_ifc5_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LINEAR_ifc5_m_axi
INFO: [VRFC 10-311] analyzing module LINEAR_ifc5_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module LINEAR_ifc5_m_axi_fifo
INFO: [VRFC 10-311] analyzing module LINEAR_ifc5_m_axi_buffer
INFO: [VRFC 10-311] analyzing module LINEAR_ifc5_m_axi_decoder
INFO: [VRFC 10-311] analyzing module LINEAR_ifc5_m_axi_throttle
INFO: [VRFC 10-311] analyzing module LINEAR_ifc5_m_axi_read
INFO: [VRFC 10-311] analyzing module LINEAR_ifc5_m_axi_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zchen752/Linear/fc_layer/solution1/sim/verilog/LINEAR_ifc6_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LINEAR_ifc6_m_axi
INFO: [VRFC 10-311] analyzing module LINEAR_ifc6_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module LINEAR_ifc6_m_axi_fifo
INFO: [VRFC 10-311] analyzing module LINEAR_ifc6_m_axi_buffer
INFO: [VRFC 10-311] analyzing module LINEAR_ifc6_m_axi_decoder
INFO: [VRFC 10-311] analyzing module LINEAR_ifc6_m_axi_throttle
INFO: [VRFC 10-311] analyzing module LINEAR_ifc6_m_axi_read
INFO: [VRFC 10-311] analyzing module LINEAR_ifc6_m_axi_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zchen752/Linear/fc_layer/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.LINEAR_weight_buffer_V_0
Compiling module xil_defaultlib.LINEAR_weight_buffer_V_5
Compiling module xil_defaultlib.LINEAR_iact_buffer_V
Compiling module xil_defaultlib.LINEAR_output_buf_V_memcore
Compiling module xil_defaultlib.LINEAR_output_buf_V(AddressRange...
Compiling module xil_defaultlib.LINEAR_control_s_axi
Compiling module xil_defaultlib.LINEAR_ifc1_m_axi_reg_slice(N=96...
Compiling module xil_defaultlib.LINEAR_ifc1_m_axi_fifo(DATA_BITS...
Compiling module xil_defaultlib.LINEAR_ifc1_m_axi_buffer(DATA_WI...
Compiling module xil_defaultlib.LINEAR_ifc1_m_axi_fifo(DEPTH=5,D...
Compiling module xil_defaultlib.LINEAR_ifc1_m_axi_fifo(DATA_BITS...
Compiling module xil_defaultlib.LINEAR_ifc1_m_axi_fifo(DATA_BITS...
Compiling module xil_defaultlib.LINEAR_ifc1_m_axi_write(NUM_WRIT...
Compiling module xil_defaultlib.LINEAR_ifc1_m_axi_buffer(DATA_WI...
Compiling module xil_defaultlib.LINEAR_ifc1_m_axi_reg_slice(N=13...
Compiling module xil_defaultlib.LINEAR_ifc1_m_axi_read(NUM_READ_...
Compiling module xil_defaultlib.LINEAR_ifc1_m_axi_throttle(ADDR_...
Compiling module xil_defaultlib.LINEAR_ifc1_m_axi(NUM_READ_OUTST...
Compiling module xil_defaultlib.LINEAR_ifc2_m_axi_reg_slice(N=96...
Compiling module xil_defaultlib.LINEAR_ifc2_m_axi_fifo(DATA_BITS...
Compiling module xil_defaultlib.LINEAR_ifc2_m_axi_buffer(DATA_WI...
Compiling module xil_defaultlib.LINEAR_ifc2_m_axi_fifo(DEPTH=5,D...
Compiling module xil_defaultlib.LINEAR_ifc2_m_axi_fifo(DATA_BITS...
Compiling module xil_defaultlib.LINEAR_ifc2_m_axi_fifo(DATA_BITS...
Compiling module xil_defaultlib.LINEAR_ifc2_m_axi_write(NUM_WRIT...
Compiling module xil_defaultlib.LINEAR_ifc2_m_axi_buffer(DATA_WI...
Compiling module xil_defaultlib.LINEAR_ifc2_m_axi_reg_slice(N=13...
Compiling module xil_defaultlib.LINEAR_ifc2_m_axi_read(NUM_READ_...
Compiling module xil_defaultlib.LINEAR_ifc2_m_axi_throttle(ADDR_...
Compiling module xil_defaultlib.LINEAR_ifc2_m_axi(NUM_READ_OUTST...
Compiling module xil_defaultlib.LINEAR_ifc3_m_axi_reg_slice(N=96...
Compiling module xil_defaultlib.LINEAR_ifc3_m_axi_fifo(DATA_BITS...
Compiling module xil_defaultlib.LINEAR_ifc3_m_axi_buffer(DATA_WI...
Compiling module xil_defaultlib.LINEAR_ifc3_m_axi_fifo(DEPTH=5,D...
Compiling module xil_defaultlib.LINEAR_ifc3_m_axi_fifo(DATA_BITS...
Compiling module xil_defaultlib.LINEAR_ifc3_m_axi_fifo(DATA_BITS...
Compiling module xil_defaultlib.LINEAR_ifc3_m_axi_write(NUM_WRIT...
Compiling module xil_defaultlib.LINEAR_ifc3_m_axi_buffer(DATA_WI...
Compiling module xil_defaultlib.LINEAR_ifc3_m_axi_reg_slice(N=13...
Compiling module xil_defaultlib.LINEAR_ifc3_m_axi_read(NUM_READ_...
Compiling module xil_defaultlib.LINEAR_ifc3_m_axi_throttle(ADDR_...
Compiling module xil_defaultlib.LINEAR_ifc3_m_axi(NUM_READ_OUTST...
Compiling module xil_defaultlib.LINEAR_ifc4_m_axi_reg_slice(N=96...
Compiling module xil_defaultlib.LINEAR_ifc4_m_axi_fifo(DATA_BITS...
Compiling module xil_defaultlib.LINEAR_ifc4_m_axi_buffer(DATA_WI...
Compiling module xil_defaultlib.LINEAR_ifc4_m_axi_fifo(DEPTH=5,D...
Compiling module xil_defaultlib.LINEAR_ifc4_m_axi_fifo(DATA_BITS...
Compiling module xil_defaultlib.LINEAR_ifc4_m_axi_fifo(DATA_BITS...
Compiling module xil_defaultlib.LINEAR_ifc4_m_axi_write(NUM_WRIT...
Compiling module xil_defaultlib.LINEAR_ifc4_m_axi_buffer(DATA_WI...
Compiling module xil_defaultlib.LINEAR_ifc4_m_axi_reg_slice(N=13...
Compiling module xil_defaultlib.LINEAR_ifc4_m_axi_read(NUM_READ_...
Compiling module xil_defaultlib.LINEAR_ifc4_m_axi_throttle(ADDR_...
Compiling module xil_defaultlib.LINEAR_ifc4_m_axi(NUM_READ_OUTST...
Compiling module xil_defaultlib.LINEAR_ifc5_m_axi_reg_slice(N=96...
Compiling module xil_defaultlib.LINEAR_ifc5_m_axi_fifo(DATA_BITS...
Compiling module xil_defaultlib.LINEAR_ifc5_m_axi_buffer(DATA_WI...
Compiling module xil_defaultlib.LINEAR_ifc5_m_axi_fifo(DEPTH=5,D...
Compiling module xil_defaultlib.LINEAR_ifc5_m_axi_fifo(DATA_BITS...
Compiling module xil_defaultlib.LINEAR_ifc5_m_axi_fifo(DATA_BITS...
Compiling module xil_defaultlib.LINEAR_ifc5_m_axi_write(NUM_WRIT...
Compiling module xil_defaultlib.LINEAR_ifc5_m_axi_buffer(DATA_WI...
Compiling module xil_defaultlib.LINEAR_ifc5_m_axi_reg_slice(N=13...
Compiling module xil_defaultlib.LINEAR_ifc5_m_axi_read(NUM_READ_...
Compiling module xil_defaultlib.LINEAR_ifc5_m_axi_throttle(ADDR_...
Compiling module xil_defaultlib.LINEAR_ifc5_m_axi(NUM_READ_OUTST...
Compiling module xil_defaultlib.LINEAR_ifc6_m_axi_reg_slice(N=96...
Compiling module xil_defaultlib.LINEAR_ifc6_m_axi_fifo(DATA_BITS...
Compiling module xil_defaultlib.LINEAR_ifc6_m_axi_buffer(DATA_WI...
Compiling module xil_defaultlib.LINEAR_ifc6_m_axi_fifo(DEPTH=5,D...
Compiling module xil_defaultlib.LINEAR_ifc6_m_axi_fifo(DATA_BITS...
Compiling module xil_defaultlib.LINEAR_ifc6_m_axi_fifo(DATA_BITS...
Compiling module xil_defaultlib.LINEAR_ifc6_m_axi_write(NUM_WRIT...
Compiling module xil_defaultlib.LINEAR_ifc6_m_axi_buffer(DATA_WI...
Compiling module xil_defaultlib.LINEAR_ifc6_m_axi_reg_slice(N=13...
Compiling module xil_defaultlib.LINEAR_ifc6_m_axi_read(NUM_READ_...
Compiling module xil_defaultlib.LINEAR_ifc6_m_axi_throttle(ADDR_...
Compiling module xil_defaultlib.LINEAR_ifc6_m_axi(NUM_READ_OUTST...
Compiling module xil_defaultlib.LINEAR_entry_proc
Compiling module xil_defaultlib.LINEAR_mul_32s_34ns_65_1_1(NUM_S...
Compiling module xil_defaultlib.LINEAR_Block_split10_proc
Compiling module xil_defaultlib.LINEAR_urem_32ns_8ns_7_36_1_divi...
Compiling module xil_defaultlib.LINEAR_urem_32ns_8ns_7_36_1(NUM_...
Compiling module xil_defaultlib.LINEAR_mul_32ns_34ns_65_1_1(NUM_...
Compiling module xil_defaultlib.LINEAR_mul_64ns_66ns_129_1_1(NUM...
Compiling module xil_defaultlib.LINEAR_flow_control_loop_pipe_se...
Compiling module xil_defaultlib.LINEAR_ReadFromMem_Pipeline_VITI...
Compiling module xil_defaultlib.LINEAR_ReadFromMem_Pipeline_VITI...
Compiling module xil_defaultlib.LINEAR_ReadFromMem_Pipeline_VITI...
Compiling module xil_defaultlib.LINEAR_mul_29s_27ns_29_1_1(NUM_S...
Compiling module xil_defaultlib.LINEAR_urem_10ns_5ns_4_14_1_divi...
Compiling module xil_defaultlib.LINEAR_urem_10ns_5ns_4_14_1(NUM_...
Compiling module xil_defaultlib.LINEAR_mul_mul_10ns_11ns_21_4_1_...
Compiling module xil_defaultlib.LINEAR_mul_mul_10ns_11ns_21_4_1(...
Compiling module xil_defaultlib.LINEAR_ReadFromMem_Pipeline_VITI...
Compiling module xil_defaultlib.LINEAR_ReadFromMem_Pipeline_VITI...
Compiling module xil_defaultlib.LINEAR_mul_32s_32s_32_1_1(NUM_ST...
Compiling module xil_defaultlib.LINEAR_mul_64ns_5ns_68_1_1(NUM_S...
Compiling module xil_defaultlib.LINEAR_mul_32ns_32ns_64_1_1(NUM_...
Compiling module xil_defaultlib.LINEAR_mul_28ns_33ns_61_1_1(NUM_...
Compiling module xil_defaultlib.LINEAR_ReadFromMem
Compiling module xil_defaultlib.LINEAR_RunDataFlow_IACT_TEMP_BUF...
Compiling module xil_defaultlib.LINEAR_RunDataFlow_first_process...
Compiling module xil_defaultlib.LINEAR_RunDataFlow_first_bit_buf...
Compiling module xil_defaultlib.LINEAR_CreateBitMask_Pipeline_VI...
Compiling module xil_defaultlib.LINEAR_CreateBitMask_Pipeline_VI...
Compiling module xil_defaultlib.LINEAR_CreateBitMask
Compiling module xil_defaultlib.LINEAR_RunDataFlow_Pipeline_VITI...
Compiling module xil_defaultlib.LINEAR_DPEComputation_local_outp...
Compiling module xil_defaultlib.LINEAR_DPEComputation_Pipeline_V...
Compiling module xil_defaultlib.LINEAR_DPEComputation_Pipeline_V...
Compiling module xil_defaultlib.LINEAR_mul_32s_32s_56_1_1(NUM_ST...
Compiling module xil_defaultlib.LINEAR_DPEUnit
Compiling module xil_defaultlib.LINEAR_DPEComputation_Pipeline_V...
Compiling module xil_defaultlib.LINEAR_DPEComputation_Pipeline_V...
Compiling module xil_defaultlib.LINEAR_DPEComputation
Compiling module xil_defaultlib.LINEAR_mul_28s_28s_32_1_1(NUM_ST...
Compiling module xil_defaultlib.LINEAR_RunDataFlow
Compiling module xil_defaultlib.LINEAR_OutputBuffer_Pipeline_VIT...
Compiling module xil_defaultlib.LINEAR_OutputBuffer
Compiling module xil_defaultlib.LINEAR_fifo_w64_d3_S_shiftReg
Compiling module xil_defaultlib.LINEAR_fifo_w64_d3_S
Compiling module xil_defaultlib.LINEAR_fifo_w28_d2_S_shiftReg
Compiling module xil_defaultlib.LINEAR_fifo_w28_d2_S
Compiling module xil_defaultlib.LINEAR_fifo_w32_d100_A_ram
Compiling module xil_defaultlib.LINEAR_fifo_w32_d100_A
Compiling module xil_defaultlib.LINEAR_fifo_w32_d32_S_shiftReg
Compiling module xil_defaultlib.LINEAR_fifo_w32_d32_S
Compiling module xil_defaultlib.LINEAR_fifo_w32_d3_S_shiftReg
Compiling module xil_defaultlib.LINEAR_fifo_w32_d3_S
Compiling module xil_defaultlib.LINEAR
Compiling module xil_defaultlib.AESL_axi_master_ifc1
Compiling module xil_defaultlib.AESL_axi_master_ifc2
Compiling module xil_defaultlib.AESL_axi_master_ifc3
Compiling module xil_defaultlib.AESL_axi_master_ifc4
Compiling module xil_defaultlib.AESL_axi_master_ifc5
Compiling module xil_defaultlib.AESL_axi_master_ifc6
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.df_fifo_intf
Compiling module xil_defaultlib.df_process_intf
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=29)
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=6)
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=4)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=4)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=12)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=20)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=40)
Compiling module xil_defaultlib.upc_loop_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_LINEAR_top
Compiling module work.glbl
Built simulation snapshot LINEAR
