<?xml version="1.0" ?>
<LATC_XML latteInputFile="/nfs/home/philiph/gen/LICOS_Config/latc/snapshot_e2e_LAT-22x_0.01hr_0.xml" convertUser="UNKNOWN" latteCfgName="" convertDate="Sun Nov 19, 2006 09:14:10 GMT" convertPC="UNKNOWN" latteInputType="Schema File" latteCfgVersion="">
  <AEM>
    <aem_configuration>0x0</aem_configuration>
    <trgseq>0x0</trgseq>
    <ARC ID="BCAST">
      <pha_threshold_13>0x2bb</pha_threshold_13>
      <pha_threshold_12>0xad</pha_threshold_12>
      <veto_en_0>0xffff</veto_en_0>
      <veto_en_1>0x3</veto_en_1>
      <pha_threshold_17>0xb2</pha_threshold_17>
      <pha_threshold_16>0xfa0</pha_threshold_16>
      <pha_threshold_15>0xe3</pha_threshold_15>
      <pha_threshold_14>0xbf</pha_threshold_14>
      <hitmap_deadtime>0x0</hitmap_deadtime>
      <pha_threshold_11>0x242</pha_threshold_11>
      <pha_threshold_10>0x1d8</pha_threshold_10>
      <pha_en_1>0x3</pha_en_1>
      <pha_en_0>0xffff</pha_en_0>
      <hold_delay>0x18</hold_delay>
      <hitmap_width>0xf</hitmap_width>
      <hitmap_delay>0x1a</hitmap_delay>
      <veto_delay>0x10</veto_delay>
      <pha_threshold_9>0x146</pha_threshold_9>
      <pha_threshold_8>0xe5</pha_threshold_8>
      <pha_threshold_7>0x94</pha_threshold_7>
      <pha_threshold_6>0x140</pha_threshold_6>
      <pha_threshold_5>0x2c0</pha_threshold_5>
      <pha_threshold_4>0x25e</pha_threshold_4>
      <pha_threshold_3>0x185</pha_threshold_3>
      <pha_threshold_2>0xdc</pha_threshold_2>
      <pha_threshold_1>0x8e</pha_threshold_1>
      <pha_threshold_0>0xc0</pha_threshold_0>
      <adc_tacq>0x0</adc_tacq>
      <veto_width>0x5</veto_width>
      <max_pha>0x12</max_pha>
      <AFE ID="BCAST">
        <veto_dac>0x0</veto_dac>
        <hld_dac>0x33</hld_dac>
        <bias_dac>0x4</bias_dac>
        <tci_dac>0x0</tci_dac>
        <config_reg>0x30</config_reg>
        <veto_vernier>0x0</veto_vernier>
      </AFE>
    </ARC>
  </AEM>
  <TEM ID="BCAST">
    <data_masks>0x0</data_masks>
    <tkr_trgseq>0x0</tkr_trgseq>
    <cal_trgseq>0x2d</cal_trgseq>
    <SPT ID="BCAST">
      <low>11</low>
      <high>12</high>
      <TFE ID="BCAST">
        <trig_enable>0xffffffffffffffff</trig_enable>
        <data_mask>0xffffffffffffffff</data_mask>
        <calib_mask>0x0</calib_mask>
        <TDC>
          <tfe_dac>
            <threshold>0x1f</threshold>
            <injection>0x0</injection>
          </tfe_dac>
        </TDC>
      </TFE>
    </SPT>
    <TCC ID="BCAST">
      <tcc_trg_align>0xf0005</tcc_trg_align>
      <tcc_configuration>0x8007467c</tcc_configuration>
      <input_mask>0x0</input_mask>
      <TRC ID="BCAST">
        <trc_csr>0xa021f00d</trc_csr>
      </TRC>
    </TCC>
    <CCC ID="BCAST">
      <ccc_trg_alignment>0x90f00</ccc_trg_alignment>
      <ccc_configuration>0x80090961</ccc_configuration>
      <layer_mask_1>0x0</layer_mask_1>
      <layer_mask_0>0x0</layer_mask_0>
      <CRC ID="BCAST">
        <delay_3>0x85</delay_3>
        <delay_2>0x35</delay_2>
        <delay_1>0x1f</delay_1>
        <crc_dac>0x0</crc_dac>
        <config>0xa500</config>
        <CFE ID="BCAST">
          <fle_dac>0x5a</fle_dac>
          <config_1>0xf</config_1>
          <config_0>0x1fd</config_0>
          <ref_dac>0x0</ref_dac>
          <log_acpt>0x35</log_acpt>
          <rng_uld_dac>0x6f</rng_uld_dac>
          <fhe_dac>0x16</fhe_dac>
        </CFE>
      </CRC>
    </CCC>
    <TIC ID="BCAST">
      <cal_in_mask>0x0</cal_in_mask>
      <tkr_out_mask>0x0</tkr_out_mask>
      <tkr_layer_enable_0>0x0</tkr_layer_enable_0>
      <tkr_layer_enable_1>0x0</tkr_layer_enable_1>
    </TIC>
  </TEM>
  <GEM>
    <ROI>
      <r_024_030>0x11000880</r_024_030>
      <r_022_023>0xcc00660</r_022_023>
      <r_020_021>0x3300110</r_020_021>
      <r_013_014>0x8800cc</r_013_014>
      <r_011_012>0x660033</r_011_012>
      <r_004_010>0x110008</r_004_010>
      <r_002_003>0xc0006</r_002_003>
      <r_000_001>0x30001</r_000_001>
      <r_410_411>0x30001000</r_410_411>
      <r_403_404>0x8000c000</r_403_404>
      <r_401_402>0x60003000</r_401_402>
      <r_400>0x10000000</r_400>
      <r_423_424>0x0</r_423_424>
      <r_421_422>0x0</r_421_422>
      <r_033_034>0x8800cc00</r_033_034>
      <r_031_032>0x66003300</r_031_032>
      <r_040_041>0x30001000</r_040_041>
      <r_430>0x0</r_430>
      <r_223_224>0x0</r_223_224>
      <r_221_222>0x0</r_221_222>
      <r_500>0x0</r_500>
      <r_321_322>0x0</r_321_322>
      <r_210_211>0x30001</r_210_211>
      <r_203_204>0x8000c</r_203_204>
      <r_214_220>0x8</r_214_220>
      <r_212_213>0xc0006</r_212_213>
      <r_130>0x0</r_130>
      <r_123_124>0x0</r_123_124>
      <r_201_202>0x60003</r_201_202>
      <r_200>0x10000</r_200>
      <r_100>0x10000</r_100>
      <r_101_102>0x1100011</r_101_102>
      <r_103_104>0x10001100</r_103_104>
      <r_412_413>0xc0006000</r_412_413>
      <r_110_111>0x110001</r_110_111>
      <r_112_113>0x11000110</r_112_113>
      <r_501_502>0x0</r_501_502>
      <r_503_600>0x0</r_503_600>
      <r_601_602>0x0</r_601_602>
      <r_603>0x0</r_603>
      <r_114_120>0x1000</r_114_120>
      <r_121_122>0x0</r_121_122>
      <r_414_420>0x8000</r_414_420>
      <r_323_324>0x0</r_323_324>
      <r_330>0x0</r_330>
      <r_314_320>0x8000</r_314_320>
      <r_044>0x8000</r_044>
      <r_312_313>0x88000880</r_312_313>
      <r_301_302>0x8800088</r_301_302>
      <r_303_304>0x80008800</r_303_304>
      <r_230>0x0</r_230>
      <r_300>0x80000</r_300>
      <r_310_311>0x880008</r_310_311>
      <r_042_043>0xc0006000</r_042_043>
    </ROI>
    <AOC>
      <periodic_limit>0x0</periodic_limit>
      <window_open_mask>0xfe</window_open_mask>
    </AOC>
    <SCH>
      <conditions_18_1F>0x45155515</conditions_18_1F>
      <conditions_68_6F>0x22122212</conditions_68_6F>
      <conditions_48_4F>0x22122212</conditions_48_4F>
      <conditions_60_67>0x22122212</conditions_60_67>
      <conditions_B8_BF>0x0</conditions_B8_BF>
      <conditions_C0_C7>0x0</conditions_C0_C7>
      <conditions_20_27>0x33133313</conditions_20_27>
      <conditions_40_47>0x22122212</conditions_40_47>
      <conditions_A8_AF>0x0</conditions_A8_AF>
      <conditions_50_57>0x22122212</conditions_50_57>
      <conditions_10_17>0x45155515</conditions_10_17>
      <conditions_80_87>0x0</conditions_80_87>
      <conditions_98_9F>0x0</conditions_98_9F>
      <conditions_30_37>0x33133313</conditions_30_37>
      <conditions_C8_CF>0x0</conditions_C8_CF>
      <conditions_D0_D7>0x0</conditions_D0_D7>
      <conditions_88_8F>0x0</conditions_88_8F>
      <conditions_78_7F>0x22122212</conditions_78_7F>
      <conditions_00_07>0x9718a71b</conditions_00_07>
      <conditions_A0_A7>0x0</conditions_A0_A7>
      <conditions_F0_F7>0x0</conditions_F0_F7>
      <conditions_28_2F>0x33133313</conditions_28_2F>
      <conditions_38_3F>0x33133313</conditions_38_3F>
      <conditions_E0_E7>0x0</conditions_E0_E7>
      <conditions_E8_EF>0x0</conditions_E8_EF>
      <conditions_08_0F>0x66166616</conditions_08_0F>
      <conditions_F8_FF>0x0</conditions_F8_FF>
      <conditions_D8_DF>0x0</conditions_D8_DF>
      <conditions_70_77>0x22122212</conditions_70_77>
      <conditions_58_5F>0x22122212</conditions_58_5F>
      <conditions_90_97>0x0</conditions_90_97>
      <conditions_B0_B7>0x0</conditions_B0_B7>
    </SCH>
    <WIN>
      <window_width>0xc</window_width>
    </WIN>
    <TIE>
      <tiles_500_NA10>0x3ffff</tiles_500_NA10>
      <towers_c_f>0xfff</towers_c_f>
      <tiles_100_113>0x3ffff</tiles_100_113>
      <tiles_214_NA7>0x3ffff</tiles_214_NA7>
      <towers_0_3>0xfff</towers_0_3>
      <tiles_114_NA5>0x3ffff</tiles_114_NA5>
      <tiles_400_413>0x3ffff</tiles_400_413>
      <external>0x0</external>
      <towers_8_b>0xfff</towers_8_b>
      <tiles_000_013>0x3ffff</tiles_000_013>
      <tiles_033_NA3>0x3ffff</tiles_033_NA3>
      <tiles_014_032>0x3ffff</tiles_014_032>
      <tiles_300_313>0x3ffff</tiles_300_313>
      <towers_4_7>0xfff</towers_4_7>
      <acd_cno>0xfff</acd_cno>
      <tiles_314_NA9>0x3ffff</tiles_314_NA9>
      <tiles_200_213>0x3ffff</tiles_200_213>
      <tiles_414_NA1>0x3ffff</tiles_414_NA1>
      <tower_busy>0xffff</tower_busy>
    </TIE>
    <TAM>
      <engine_f>0x1680000</engine_f>
      <engine_e>0x288000</engine_e>
      <engine_d>0x288000</engine_d>
      <engine_c>0x288000</engine_c>
      <engine_b>0x288000</engine_b>
      <engine_a>0x280000</engine_a>
      <engine_9>0x280000</engine_9>
      <engine_8>0x280000</engine_8>
      <engine_7>0x280000</engine_7>
      <engine_6>0x280000</engine_6>
      <engine_5>0x280000</engine_5>
      <engine_4>0x380000</engine_4>
      <engine_3>0x180000</engine_3>
      <engine_2>0x280000</engine_2>
      <engine_1>0x280000</engine_1>
      <engine_0>0x280000</engine_0>
    </TAM>
    <configuration>0x0</configuration>
    <periodic_rate>0x1e8480</periodic_rate>
  </GEM>
</LATC_XML>
