- 👋 Hi, I’m @KanikeThulasi
- 👀 I’m interested in VLSI Design and Verification.
- 🌱 I’m currently learning Universal Verification Methodology
- 💞️ I’m looking to collaborate on Semiconductor industry
- 📫 How to reach me kanikethulasi05@gmail.com or https://www.linkedin.com/in/kanike-thulasi-6ab488256/
  

<!---
KanikeThulasi/KanikeThulasi is a ✨ special ✨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
