Effective Hardware-Based Two-Way Loop Cache for High Performance Low Power Processors, Proceedings of the 2000 IEEE International Conference on Computer Design: VLSI in Computers & Processors, p.403, September 17-20, 2000
Nikolaos Bellas , Ibrahim Hajj , Constantine Polychronopoulos, Using dynamic cache management techniques to reduce energy in a high-performance processor, Proceedings of the 1999 international symposium on Low power electronics and design, p.64-69, August 16-17, 1999, San Diego, California, USA[doi>10.1145/313817.313856]
Kanad Ghose , Milind B. Kamble, Reducing power in superscalar processor caches using subbanking, multiple line buffers and bit-line segmentation, Proceedings of the 1999 international symposium on Low power electronics and design, p.70-75, August 16-17, 1999, San Diego, California, USA[doi>10.1145/313817.313860]
Dirk Grunwald , Artur Klauser , Srilatha Manne , Andrew Pleszkun, Confidence estimation for speculation control, Proceedings of the 25th annual international symposium on Computer architecture, p.122-131, June 27-July 02, 1998, Barcelona, Spain[doi>10.1145/279358.279376]
R. E. Kessler, The Alpha 21264 Microprocessor, IEEE Micro, v.19 n.2, p.24-36, March 1999[doi>10.1109/40.755465]
Johnson Kin , Munish Gupta , William H. Mangione-Smith, The filter cache: an energy efficient memory structure, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.184-193, December 01-03, 1997, Research Triangle Park, North Carolina, USA
Chunho Lee , Miodrag Potkonjak , William H. Mangione-Smith, MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.330-335, December 01-03, 1997, Research Triangle Park, North Carolina, USA
Srilatha Manne , Artur Klauser , Dirk Grunwald, Pipeline gating: speculation control for energy reduction, Proceedings of the 25th annual international symposium on Computer architecture, p.132-141, June 27-July 02, 1998, Barcelona, Spain[doi>10.1145/279358.279377]
Montanaro, J., Witek, R. T., Anne, K., Black, A. J., Cooper, E. M., Dobberpuhl, D. W., Donahue, P. M., Eno, J., Hoeppner, G. W., Kruckemyer, D., Lee, T. H., Lin, P. C. M., Madden, L., Murray, D., Pearce, M. H., Santhanam, S., Snyder, K. J., Stephany, R., and Thierauf, S. C. 1996. A 160-MHz, 32-b, 0.5-W CMOS RISC microprocessor. IEEE J. Solid-State Circ. 32, 11, 1703--1714.
Kevin B. Normoyle , Michael A. Csoppenszky , Allan Tzeng , Timothy P. Johnson , Christopher D. Furman , Jamshid Mostoufi, UltraSPARC-IIi: Expanding the Boundaries of a System on a Chip, IEEE Micro, v.18 n.2, p.14-24, March 1998[doi>10.1109/40.671399]
Roni Rosner , Avi Mendelson , Ronny Ronen, Filtering Techniques to Improve Trace-Cache Efficiency, Proceedings of the 2001 International Conference on Parallel Architectures and Compilation Techniques, p.37-48, September 08-12, 2001
Eric Rotenberg , Steve Bennett , James E. Smith, Trace cache: a low latency approach to high bandwidth instruction fetching, Proceedings of the 29th annual ACM/IEEE international symposium on Microarchitecture, p.24-35, December 02-04, 1996, Paris, France
A. Seznec, Decoupled sectored caches: conciliating low tag implementation cost, Proceedings of the 21st annual international symposium on Computer architecture, p.384-393, April 18-21, 1994, Chicago, Illinois, USA[doi>10.1145/191995.192072]
Baruch Solomon , Avi Mendelson , Doron Orenstein , Yoav Almog , Ronny Ronen, Micro-operation cache: a power aware frontend for the variable instruction length ISA, Proceedings of the 2001 international symposium on Low power electronics and design, p.4-9, August 2001, Huntington Beach, California, USA[doi>10.1145/383082.383085]
SimpleScalar. The SimpleScalar tool set. http://simplescalar.com/.
Emil Talpes , Diana Marculescu, Power reduction through work reuse, Proceedings of the 2001 international symposium on Low power electronics and design, p.340-345, August 2001, Huntington Beach, California, USA[doi>10.1145/383082.383180]
Vivekanandarajah, K., Srikanthan, T., Bhattacharyya, S., and Kannan, P. V. 2003. Incorporating pattern prediction technique for energy efficient filter cache design. In Proceedings of the 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications (Calgary, Alberta, Canada). 44--47.
Wilton, S. and Jouppi, N. 1994. An enhanced access and cycle time model for on-chip caches. Tech. Rep. 93/5, Digital Western Research Laboratory.
