{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1457532790923 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1457532790926 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 09 14:13:10 2016 " "Processing started: Wed Mar 09 14:13:10 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1457532790926 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1457532790926 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off stopwatch -c stopwatch " "Command: quartus_map --read_settings_files=on --write_settings_files=off stopwatch -c stopwatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1457532790926 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "output_files/output_files/lpm_counter0.qip " "Tcl Script File output_files/output_files/lpm_counter0.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE output_files/output_files/lpm_counter0.qip " "set_global_assignment -name QIP_FILE output_files/output_files/lpm_counter0.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1457532791204 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1457532791204 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "lpm_compare0.qip " "Tcl Script File lpm_compare0.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE lpm_compare0.qip " "set_global_assignment -name QIP_FILE lpm_compare0.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1457532791204 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1457532791204 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1457532792889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//icnas2.cc.ic.ac.uk/gsp14/desktop/fpga lab/clockdivider2-20/clockdivider2-20.bdf 1 1 " "Found 1 design units, including 1 entities, in source file //icnas2.cc.ic.ac.uk/gsp14/desktop/fpga lab/clockdivider2-20/clockdivider2-20.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 clockdivider2-20 " "Found entity 1: clockdivider2-20" {  } { { "../clockdivider2-20/clockdivider2-20.bdf" "" { Schematic "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/clockdivider2-20/clockdivider2-20.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457532793515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457532793515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module decode_7segment.v 1 1 " "Found 1 design units, including 1 entities, in source file module decode_7segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7segment " "Found entity 1: decode_7segment" {  } { { "module decode_7segment.v" "" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/module decode_7segment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457532793538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457532793538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//icnas2.cc.ic.ac.uk/gsp14/desktop/fpga lab/dflipflop/dflipflop.bdf 1 1 " "Found 1 design units, including 1 entities, in source file //icnas2.cc.ic.ac.uk/gsp14/desktop/fpga lab/dflipflop/dflipflop.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dflipflop " "Found entity 1: dflipflop" {  } { { "../Dflipflop/dflipflop.bdf" "" { Schematic "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/Dflipflop/dflipflop.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457532793562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457532793562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//icnas2.cc.ic.ac.uk/gsp14/desktop/fpga lab/fulladd/fulladd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file //icnas2.cc.ic.ac.uk/gsp14/desktop/fpga lab/fulladd/fulladd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fulladd " "Found entity 1: fulladd" {  } { { "../fulladd/fulladd.bdf" "" { Schematic "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/fulladd/fulladd.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457532793587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457532793587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//icnas2.cc.ic.ac.uk/gsp14/desktop/fpga lab/halfadd/halfadd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file //icnas2.cc.ic.ac.uk/gsp14/desktop/fpga lab/halfadd/halfadd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 halfadd " "Found entity 1: halfadd" {  } { { "../halfadd/halfadd.bdf" "" { Schematic "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/halfadd/halfadd.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457532793610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457532793610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stopwatch.bdf 1 1 " "Found 1 design units, including 1 entities, in source file stopwatch.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 stopwatch " "Found entity 1: stopwatch" {  } { { "stopwatch.bdf" "" { Schematic "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/stopwatch.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457532793633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457532793633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tick_generator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tick_generator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 tick_generator " "Found entity 1: tick_generator" {  } { { "tick_generator.bdf" "" { Schematic "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/tick_generator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457532793655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457532793655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b-bcd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file b-bcd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 B-BCD " "Found entity 1: B-BCD" {  } { { "B-BCD.bdf" "" { Schematic "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/B-BCD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457532793677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457532793677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-SYN " "Found design unit 1: counter-SYN" {  } { { "counter.vhd" "" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/counter.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457532794660 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/counter.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457532794660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457532794660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counters.bdf 1 1 " "Found 1 design units, including 1 entities, in source file counters.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 counters " "Found entity 1: counters" {  } { { "counters.bdf" "" { Schematic "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/counters.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457532794689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457532794689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bigcounter1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bigcounter1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bigcounter1-SYN " "Found design unit 1: bigcounter1-SYN" {  } { { "bigcounter1.vhd" "" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/bigcounter1.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457532794721 ""} { "Info" "ISGN_ENTITY_NAME" "1 bigcounter1 " "Found entity 1: bigcounter1" {  } { { "bigcounter1.vhd" "" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/bigcounter1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457532794721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457532794721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "specialdff.bdf 1 1 " "Found 1 design units, including 1 entities, in source file specialdff.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 specialdff " "Found entity 1: specialdff" {  } { { "specialdff.bdf" "" { Schematic "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/specialdff.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457532794754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457532794754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counters2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file counters2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 counters2 " "Found entity 1: counters2" {  } { { "counters2.bdf" "" { Schematic "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/counters2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457532794783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457532794783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter0-SYN " "Found design unit 1: lpm_counter0-SYN" {  } { { "lpm_counter0.vhd" "" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/lpm_counter0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457532794813 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Found entity 1: lpm_counter0" {  } { { "lpm_counter0.vhd" "" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/lpm_counter0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457532794813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457532794813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter3-SYN " "Found design unit 1: lpm_counter3-SYN" {  } { { "lpm_counter3.vhd" "" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/lpm_counter3.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457532794837 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter3 " "Found entity 1: lpm_counter3" {  } { { "lpm_counter3.vhd" "" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/lpm_counter3.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457532794837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457532794837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter4-SYN " "Found design unit 1: lpm_counter4-SYN" {  } { { "lpm_counter4.vhd" "" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/lpm_counter4.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457532794866 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter4 " "Found entity 1: lpm_counter4" {  } { { "lpm_counter4.vhd" "" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/lpm_counter4.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457532794866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457532794866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/lpm_counter5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/lpm_counter5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter5-SYN " "Found design unit 1: lpm_counter5-SYN" {  } { { "output_files/lpm_counter5.vhd" "" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/output_files/lpm_counter5.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457532794897 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter5 " "Found entity 1: lpm_counter5" {  } { { "output_files/lpm_counter5.vhd" "" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/output_files/lpm_counter5.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457532794897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457532794897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/lpm_compare0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/lpm_compare0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare0-SYN " "Found design unit 1: lpm_compare0-SYN" {  } { { "output_files/lpm_compare0.vhd" "" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/output_files/lpm_compare0.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457532794929 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare0 " "Found entity 1: lpm_compare0" {  } { { "output_files/lpm_compare0.vhd" "" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/output_files/lpm_compare0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457532794929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457532794929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_compare1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare1-SYN " "Found design unit 1: lpm_compare1-SYN" {  } { { "lpm_compare1.vhd" "" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/lpm_compare1.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457532794953 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare1 " "Found entity 1: lpm_compare1" {  } { { "lpm_compare1.vhd" "" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/lpm_compare1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457532794953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457532794953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_compare2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare2-SYN " "Found design unit 1: lpm_compare2-SYN" {  } { { "lpm_compare2.vhd" "" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/lpm_compare2.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457532794978 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare2 " "Found entity 1: lpm_compare2" {  } { { "lpm_compare2.vhd" "" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/lpm_compare2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457532794978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457532794978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4bitregisterrw.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 4bitregisterrw.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4bitregisterrw " "Found entity 1: 4bitregisterrw" {  } { { "4bitregisterrw.bdf" "" { Schematic "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/4bitregisterrw.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457532795013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457532795013 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "stopwatch " "Elaborating entity \"stopwatch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1457532797042 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "decimalpt " "Pin \"decimalpt\" is missing source" {  } { { "stopwatch.bdf" "" { Schematic "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/stopwatch.bdf" { { 560 224 400 576 "decimalpt" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1457532797063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7segment decode_7segment:inst4 " "Elaborating entity \"decode_7segment\" for hierarchy \"decode_7segment:inst4\"" {  } { { "stopwatch.bdf" "inst4" { Schematic "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/stopwatch.bdf" { { 200 1040 1240 280 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457532797198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4bitregisterrw 4bitregisterrw:inst11 " "Elaborating entity \"4bitregisterrw\" for hierarchy \"4bitregisterrw:inst11\"" {  } { { "stopwatch.bdf" "inst11" { Schematic "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/stopwatch.bdf" { { 224 816 944 320 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457532797361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counters2 counters2:inst2 " "Elaborating entity \"counters2\" for hierarchy \"counters2:inst2\"" {  } { { "stopwatch.bdf" "inst2" { Schematic "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/stopwatch.bdf" { { 312 480 648 472 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457532797483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counters2:inst2\|counter:10mscounter " "Elaborating entity \"counter\" for hierarchy \"counters2:inst2\|counter:10mscounter\"" {  } { { "counters2.bdf" "10mscounter" { Schematic "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/counters2.bdf" { { 72 72 216 216 "10mscounter" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457532797808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter counters2:inst2\|counter:10mscounter\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"counters2:inst2\|counter:10mscounter\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter.vhd" "LPM_COUNTER_component" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/counter.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457532798011 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "counters2:inst2\|counter:10mscounter\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"counters2:inst2\|counter:10mscounter\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter.vhd" "" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/counter.vhd" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457532798063 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counters2:inst2\|counter:10mscounter\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"counters2:inst2\|counter:10mscounter\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_avalue 0 " "Parameter \"lpm_avalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457532798116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457532798116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 10 " "Parameter \"lpm_modulus\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457532798116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457532798116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457532798116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457532798116 ""}  } { { "counter.vhd" "" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/counter.vhd" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1457532798116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rql.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rql.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rql " "Found entity 1: cntr_rql" {  } { { "db/cntr_rql.tdf" "" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/db/cntr_rql.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457532798272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457532798272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rql counters2:inst2\|counter:10mscounter\|lpm_counter:LPM_COUNTER_component\|cntr_rql:auto_generated " "Elaborating entity \"cntr_rql\" for hierarchy \"counters2:inst2\|counter:10mscounter\|lpm_counter:LPM_COUNTER_component\|cntr_rql:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457532798380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hfc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hfc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hfc " "Found entity 1: cmpr_hfc" {  } { { "db/cmpr_hfc.tdf" "" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/db/cmpr_hfc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457532798539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457532798539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_hfc counters2:inst2\|counter:10mscounter\|lpm_counter:LPM_COUNTER_component\|cntr_rql:auto_generated\|cmpr_hfc:cmpr1 " "Elaborating entity \"cmpr_hfc\" for hierarchy \"counters2:inst2\|counter:10mscounter\|lpm_counter:LPM_COUNTER_component\|cntr_rql:auto_generated\|cmpr_hfc:cmpr1\"" {  } { { "db/cntr_rql.tdf" "cmpr1" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/db/cntr_rql.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457532798602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tick_generator tick_generator:inst " "Elaborating entity \"tick_generator\" for hierarchy \"tick_generator:inst\"" {  } { { "stopwatch.bdf" "inst" { Schematic "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/stopwatch.bdf" { { 328 48 240 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457532800612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare1 tick_generator:inst\|lpm_compare1:inst1 " "Elaborating entity \"lpm_compare1\" for hierarchy \"tick_generator:inst\|lpm_compare1:inst1\"" {  } { { "tick_generator.bdf" "inst1" { Schematic "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/tick_generator.bdf" { { 336 480 608 432 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457532800914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare tick_generator:inst\|lpm_compare1:inst1\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"tick_generator:inst\|lpm_compare1:inst1\|lpm_compare:LPM_COMPARE_component\"" {  } { { "lpm_compare1.vhd" "LPM_COMPARE_component" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/lpm_compare1.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457532801066 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tick_generator:inst\|lpm_compare1:inst1\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"tick_generator:inst\|lpm_compare1:inst1\|lpm_compare:LPM_COMPARE_component\"" {  } { { "lpm_compare1.vhd" "" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/lpm_compare1.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457532801074 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tick_generator:inst\|lpm_compare1:inst1\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"tick_generator:inst\|lpm_compare1:inst1\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457532801074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457532801074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457532801074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 19 " "Parameter \"lpm_width\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457532801074 ""}  } { { "lpm_compare1.vhd" "" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/lpm_compare1.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1457532801074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_fcj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_fcj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_fcj " "Found entity 1: cmpr_fcj" {  } { { "db/cmpr_fcj.tdf" "" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/db/cmpr_fcj.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457532801179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457532801179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_fcj tick_generator:inst\|lpm_compare1:inst1\|lpm_compare:LPM_COMPARE_component\|cmpr_fcj:auto_generated " "Elaborating entity \"cmpr_fcj\" for hierarchy \"tick_generator:inst\|lpm_compare1:inst1\|lpm_compare:LPM_COMPARE_component\|cmpr_fcj:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457532801255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bigcounter1 tick_generator:inst\|bigcounter1:inst3 " "Elaborating entity \"bigcounter1\" for hierarchy \"tick_generator:inst\|bigcounter1:inst3\"" {  } { { "tick_generator.bdf" "inst3" { Schematic "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/tick_generator.bdf" { { 352 248 392 432 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457532801553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter tick_generator:inst\|bigcounter1:inst3\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"tick_generator:inst\|bigcounter1:inst3\|lpm_counter:LPM_COUNTER_component\"" {  } { { "bigcounter1.vhd" "LPM_COUNTER_component" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/bigcounter1.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457532801601 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tick_generator:inst\|bigcounter1:inst3\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"tick_generator:inst\|bigcounter1:inst3\|lpm_counter:LPM_COUNTER_component\"" {  } { { "bigcounter1.vhd" "" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/bigcounter1.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457532801629 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tick_generator:inst\|bigcounter1:inst3\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"tick_generator:inst\|bigcounter1:inst3\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457532801629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457532801629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457532801629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 19 " "Parameter \"lpm_width\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457532801629 ""}  } { { "bigcounter1.vhd" "" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/bigcounter1.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1457532801629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_5si.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_5si.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_5si " "Found entity 1: cntr_5si" {  } { { "db/cntr_5si.tdf" "" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/db/cntr_5si.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457532801747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457532801747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_5si tick_generator:inst\|bigcounter1:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_5si:auto_generated " "Elaborating entity \"cntr_5si\" for hierarchy \"tick_generator:inst\|bigcounter1:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_5si:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457532801816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare2 tick_generator:inst\|lpm_compare2:inst2 " "Elaborating entity \"lpm_compare2\" for hierarchy \"tick_generator:inst\|lpm_compare2:inst2\"" {  } { { "tick_generator.bdf" "inst2" { Schematic "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/tick_generator.bdf" { { 528 496 624 624 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457532802104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare tick_generator:inst\|lpm_compare2:inst2\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"tick_generator:inst\|lpm_compare2:inst2\|lpm_compare:LPM_COMPARE_component\"" {  } { { "lpm_compare2.vhd" "LPM_COMPARE_component" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/lpm_compare2.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457532802133 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tick_generator:inst\|lpm_compare2:inst2\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"tick_generator:inst\|lpm_compare2:inst2\|lpm_compare:LPM_COMPARE_component\"" {  } { { "lpm_compare2.vhd" "" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/lpm_compare2.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457532802146 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tick_generator:inst\|lpm_compare2:inst2\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"tick_generator:inst\|lpm_compare2:inst2\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457532802146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457532802146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457532802146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457532802146 ""}  } { { "lpm_compare2.vhd" "" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/lpm_compare2.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1457532802146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tpi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tpi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tpi " "Found entity 1: cmpr_tpi" {  } { { "db/cmpr_tpi.tdf" "" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/db/cmpr_tpi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457532802284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457532802284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_tpi tick_generator:inst\|lpm_compare2:inst2\|lpm_compare:LPM_COMPARE_component\|cmpr_tpi:auto_generated " "Elaborating entity \"cmpr_tpi\" for hierarchy \"tick_generator:inst\|lpm_compare2:inst2\|lpm_compare:LPM_COMPARE_component\|cmpr_tpi:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457532802358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter0 tick_generator:inst\|lpm_counter0:inst5 " "Elaborating entity \"lpm_counter0\" for hierarchy \"tick_generator:inst\|lpm_counter0:inst5\"" {  } { { "tick_generator.bdf" "inst5" { Schematic "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/tick_generator.bdf" { { 536 240 384 616 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457532802607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter tick_generator:inst\|lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"tick_generator:inst\|lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter0.vhd" "LPM_COUNTER_component" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/lpm_counter0.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457532802701 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tick_generator:inst\|lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"tick_generator:inst\|lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter0.vhd" "" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/lpm_counter0.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457532802760 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tick_generator:inst\|lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"tick_generator:inst\|lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457532802761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 10 " "Parameter \"lpm_modulus\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457532802761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457532802761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457532802761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457532802761 ""}  } { { "lpm_counter0.vhd" "" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/lpm_counter0.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1457532802761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u5k.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u5k.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u5k " "Found entity 1: cntr_u5k" {  } { { "db/cntr_u5k.tdf" "" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/db/cntr_u5k.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457532802946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457532802946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u5k tick_generator:inst\|lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated " "Elaborating entity \"cntr_u5k\" for hierarchy \"tick_generator:inst\|lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457532803031 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "decimalpt GND " "Pin \"decimalpt\" is stuck at GND" {  } { { "stopwatch.bdf" "" { Schematic "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/stopwatch.bdf" { { 560 224 400 576 "decimalpt" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1457532809030 "|stopwatch|decimalpt"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1457532809030 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1457532809206 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1457532815242 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457532815242 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "161 " "Implemented 161 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1457532815757 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1457532815757 ""} { "Info" "ICUT_CUT_TM_LCELLS" "124 " "Implemented 124 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1457532815757 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1457532815757 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "513 " "Peak virtual memory: 513 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1457532816054 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 09 14:13:35 2016 " "Processing ended: Wed Mar 09 14:13:35 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1457532816054 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1457532816054 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1457532816054 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1457532816054 ""}
