Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sat May  1 16:02:53 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -file ./report/fn1_timing_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (67)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (67)
--------------------------------
 There are 67 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.464        0.000                      0                 1419        0.148        0.000                      0                 1419        4.500        0.000                       0                   776  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.464        0.000                      0                 1419        0.148        0.000                      0                 1419        4.500        0.000                       0                   776  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.464ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.464ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U1/fn1_mul_64ns_66ns_129_5_1_Multiplier_0_U/buff1_reg__3/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U1/fn1_mul_64ns_66ns_129_5_1_Multiplier_0_U/buff2_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.514ns  (logic 4.929ns (57.894%)  route 3.585ns (42.106%))
  Logic Levels:           24  (CARRY4=20 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=775, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U1/fn1_mul_64ns_66ns_129_5_1_Multiplier_0_U/ap_clk
    DSP48_X1Y15          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U1/fn1_mul_64ns_66ns_129_5_1_Multiplier_0_U/buff1_reg__3/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_CLK_P[19])
                                                      0.434     1.407 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U1/fn1_mul_64ns_66ns_129_5_1_Multiplier_0_U/buff1_reg__3/P[19]
                         net (fo=2, routed)           1.360     2.767    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U1/fn1_mul_64ns_66ns_129_5_1_Multiplier_0_U/buff1_reg__3_n_86
    SLICE_X14Y35         LUT3 (Prop_lut3_I1_O)        0.150     2.917 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U1/fn1_mul_64ns_66ns_129_5_1_Multiplier_0_U/buff2[73]_i_81/O
                         net (fo=2, routed)           0.490     3.407    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U1/fn1_mul_64ns_66ns_129_5_1_Multiplier_0_U/buff2[73]_i_81_n_0
    SLICE_X14Y35         LUT4 (Prop_lut4_I3_O)        0.328     3.735 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U1/fn1_mul_64ns_66ns_129_5_1_Multiplier_0_U/buff2[73]_i_85/O
                         net (fo=1, routed)           0.000     3.735    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U1/fn1_mul_64ns_66ns_129_5_1_Multiplier_0_U/buff2[73]_i_85_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.268 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U1/fn1_mul_64ns_66ns_129_5_1_Multiplier_0_U/buff2_reg[73]_i_64/CO[3]
                         net (fo=1, routed)           0.000     4.268    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U1/fn1_mul_64ns_66ns_129_5_1_Multiplier_0_U/buff2_reg[73]_i_64_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.385 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U1/fn1_mul_64ns_66ns_129_5_1_Multiplier_0_U/buff2_reg[73]_i_51/CO[3]
                         net (fo=1, routed)           0.000     4.385    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U1/fn1_mul_64ns_66ns_129_5_1_Multiplier_0_U/buff2_reg[73]_i_51_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.502 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U1/fn1_mul_64ns_66ns_129_5_1_Multiplier_0_U/buff2_reg[73]_i_37/CO[3]
                         net (fo=1, routed)           0.000     4.502    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U1/fn1_mul_64ns_66ns_129_5_1_Multiplier_0_U/buff2_reg[73]_i_37_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.619 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U1/fn1_mul_64ns_66ns_129_5_1_Multiplier_0_U/buff2_reg[73]_i_23/CO[3]
                         net (fo=1, routed)           0.000     4.619    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U1/fn1_mul_64ns_66ns_129_5_1_Multiplier_0_U/buff2_reg[73]_i_23_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.736 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U1/fn1_mul_64ns_66ns_129_5_1_Multiplier_0_U/buff2_reg[73]_i_17/CO[3]
                         net (fo=1, routed)           0.000     4.736    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U1/fn1_mul_64ns_66ns_129_5_1_Multiplier_0_U/buff2_reg[73]_i_17_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.853 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U1/fn1_mul_64ns_66ns_129_5_1_Multiplier_0_U/buff2_reg[77]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.853    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U1/fn1_mul_64ns_66ns_129_5_1_Multiplier_0_U/buff2_reg[77]_i_10_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.970 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U1/fn1_mul_64ns_66ns_129_5_1_Multiplier_0_U/buff2_reg[81]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.970    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U1/fn1_mul_64ns_66ns_129_5_1_Multiplier_0_U/buff2_reg[81]_i_10_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.087 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U1/fn1_mul_64ns_66ns_129_5_1_Multiplier_0_U/buff2_reg[85]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.087    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U1/fn1_mul_64ns_66ns_129_5_1_Multiplier_0_U/buff2_reg[85]_i_10_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.204 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U1/fn1_mul_64ns_66ns_129_5_1_Multiplier_0_U/buff2_reg[89]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.204    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U1/fn1_mul_64ns_66ns_129_5_1_Multiplier_0_U/buff2_reg[89]_i_10_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.321 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U1/fn1_mul_64ns_66ns_129_5_1_Multiplier_0_U/buff2_reg[93]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.321    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U1/fn1_mul_64ns_66ns_129_5_1_Multiplier_0_U/buff2_reg[93]_i_10_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.438 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U1/fn1_mul_64ns_66ns_129_5_1_Multiplier_0_U/buff2_reg[97]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.438    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U1/fn1_mul_64ns_66ns_129_5_1_Multiplier_0_U/buff2_reg[97]_i_10_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.667 f  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U1/fn1_mul_64ns_66ns_129_5_1_Multiplier_0_U/buff2_reg[128]_i_7/CO[2]
                         net (fo=84, routed)          1.045     6.712    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U1/fn1_mul_64ns_66ns_129_5_1_Multiplier_0_U/buff2_reg[128]_i_7_n_1
    SLICE_X19Y42         LUT3 (Prop_lut3_I0_O)        0.339     7.051 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U1/fn1_mul_64ns_66ns_129_5_1_Multiplier_0_U/buff2[101]_i_2/O
                         net (fo=2, routed)           0.690     7.741    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U1/fn1_mul_64ns_66ns_129_5_1_Multiplier_0_U/buff2[101]_i_2_n_0
    SLICE_X19Y42         LUT4 (Prop_lut4_I0_O)        0.327     8.068 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U1/fn1_mul_64ns_66ns_129_5_1_Multiplier_0_U/buff2[101]_i_6/O
                         net (fo=1, routed)           0.000     8.068    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U1/fn1_mul_64ns_66ns_129_5_1_Multiplier_0_U/buff2[101]_i_6_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.469 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U1/fn1_mul_64ns_66ns_129_5_1_Multiplier_0_U/buff2_reg[101]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.469    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U1/fn1_mul_64ns_66ns_129_5_1_Multiplier_0_U/buff2_reg[101]_i_1_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.583 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U1/fn1_mul_64ns_66ns_129_5_1_Multiplier_0_U/buff2_reg[105]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.583    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U1/fn1_mul_64ns_66ns_129_5_1_Multiplier_0_U/buff2_reg[105]_i_1_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.697 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U1/fn1_mul_64ns_66ns_129_5_1_Multiplier_0_U/buff2_reg[109]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.697    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U1/fn1_mul_64ns_66ns_129_5_1_Multiplier_0_U/buff2_reg[109]_i_1_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.811 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U1/fn1_mul_64ns_66ns_129_5_1_Multiplier_0_U/buff2_reg[113]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.811    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U1/fn1_mul_64ns_66ns_129_5_1_Multiplier_0_U/buff2_reg[113]_i_1_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.925 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U1/fn1_mul_64ns_66ns_129_5_1_Multiplier_0_U/buff2_reg[117]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.925    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U1/fn1_mul_64ns_66ns_129_5_1_Multiplier_0_U/buff2_reg[117]_i_1_n_0
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.039 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U1/fn1_mul_64ns_66ns_129_5_1_Multiplier_0_U/buff2_reg[121]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.039    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U1/fn1_mul_64ns_66ns_129_5_1_Multiplier_0_U/buff2_reg[121]_i_1_n_0
    SLICE_X19Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.153 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U1/fn1_mul_64ns_66ns_129_5_1_Multiplier_0_U/buff2_reg[125]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.153    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U1/fn1_mul_64ns_66ns_129_5_1_Multiplier_0_U/buff2_reg[125]_i_1_n_0
    SLICE_X19Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.487 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U1/fn1_mul_64ns_66ns_129_5_1_Multiplier_0_U/buff2_reg[128]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.487    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U1/fn1_mul_64ns_66ns_129_5_1_Multiplier_0_U/buff1_reg__5[127]
    SLICE_X19Y49         FDRE                                         r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U1/fn1_mul_64ns_66ns_129_5_1_Multiplier_0_U/buff2_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=775, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U1/fn1_mul_64ns_66ns_129_5_1_Multiplier_0_U/ap_clk
    SLICE_X19Y49         FDRE                                         r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U1/fn1_mul_64ns_66ns_129_5_1_Multiplier_0_U/buff2_reg[127]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X19Y49         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U1/fn1_mul_64ns_66ns_129_5_1_Multiplier_0_U/buff2_reg[127]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -9.487    
  -------------------------------------------------------------------
                         slack                                  1.464    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/mul_59ns_16ns_64_5_1_U3/fn1_mul_59ns_16ns_64_5_1_Multiplier_1_U/buff2_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln26_reg_128_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.164ns (76.242%)  route 0.051ns (23.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=775, unset)          0.410     0.410    bd_0_i/hls_inst/inst/mul_59ns_16ns_64_5_1_U3/fn1_mul_59ns_16ns_64_5_1_Multiplier_1_U/ap_clk
    SLICE_X36Y53         FDRE                                         r  bd_0_i/hls_inst/inst/mul_59ns_16ns_64_5_1_U3/fn1_mul_59ns_16ns_64_5_1_Multiplier_1_U/buff2_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/mul_59ns_16ns_64_5_1_U3/fn1_mul_59ns_16ns_64_5_1_Multiplier_1_U/buff2_reg[4]__0/Q
                         net (fo=1, routed)           0.051     0.625    bd_0_i/hls_inst/inst/fn1_mul_59ns_16ns_64_5_1_Multiplier_1_U/buff2_reg__0[21]
    SLICE_X37Y53         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln26_reg_128_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=775, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X37Y53         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln26_reg_128_reg[21]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y53         FDRE (Hold_fdre_C_D)         0.046     0.478    bd_0_i/hls_inst/inst/mul_ln26_reg_128_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.478    
                         arrival time                           0.625    
  -------------------------------------------------------------------
                         slack                                  0.148    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y14   bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U1/fn1_mul_64ns_66ns_129_5_1_Multiplier_0_U/buff0_reg__1/CLK
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X35Y50  bd_0_i/hls_inst/inst/mul_59ns_16ns_64_5_1_U3/fn1_mul_59ns_16ns_64_5_1_Multiplier_1_U/buff1_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X35Y50  bd_0_i/hls_inst/inst/mul_59ns_16ns_64_5_1_U3/fn1_mul_59ns_16ns_64_5_1_Multiplier_1_U/buff1_reg[0]/C



