<stg><name>fir</name>


<trans_list>

<trans id="125" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="2" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="3" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="4" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="5" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="6" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="7" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
<literal name="icmp_ln17_1" val="1"/>
<literal name="icmp_ln17_2" val="1"/>
<literal name="icmp_ln17_3" val="1"/>
<literal name="icmp_ln17_4" val="1"/>
<literal name="icmp_ln17_5" val="1"/>
<literal name="icmp_ln17_6" val="1"/>
<literal name="icmp_ln17_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="9" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_7" val="0"/>
</and_exp><and_exp><literal name="icmp_ln17_6" val="0"/>
</and_exp><and_exp><literal name="icmp_ln17_5" val="0"/>
</and_exp><and_exp><literal name="icmp_ln17_4" val="0"/>
</and_exp><and_exp><literal name="icmp_ln17_3" val="0"/>
</and_exp><and_exp><literal name="icmp_ln17_2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln17_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="10" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="13" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %y) nounwind, !map !7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 %x) nounwind, !map !13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @fir_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %x_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x) nounwind

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %1

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %i_0_0 = phi i5 [ 10, %0 ], [ %add_ln18_7, %9 ]

]]></Node>
<StgValue><ssdm name="i_0_0"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="5">
<![CDATA[
:1  %i_0_0_cast = sext i5 %i_0_0 to i32

]]></Node>
<StgValue><ssdm name="i_0_0_cast"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %icmp_ln17 = icmp sgt i5 %i_0_0, 0

]]></Node>
<StgValue><ssdm name="icmp_ln17"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln17, label %2, label %10

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %add_ln18 = add i5 %i_0_0, -1

]]></Node>
<StgValue><ssdm name="add_ln18"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="5">
<![CDATA[
:2  %zext_ln18 = zext i5 %add_ln18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln18"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %shift_reg_addr = getelementptr inbounds [11 x i32]* @shift_reg, i64 0, i64 %zext_ln18

]]></Node>
<StgValue><ssdm name="shift_reg_addr"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="4">
<![CDATA[
:4  %shift_reg_load = load i32* %shift_reg_addr, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_load"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:8  %icmp_ln17_1 = icmp sgt i5 %add_ln18, 0

]]></Node>
<StgValue><ssdm name="icmp_ln17_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln17"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="4">
<![CDATA[
:4  %shift_reg_load = load i32* %shift_reg_addr, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_load"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="32">
<![CDATA[
:5  %zext_ln18_1 = zext i32 %i_0_0_cast to i64

]]></Node>
<StgValue><ssdm name="zext_ln18_1"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %shift_reg_addr_1 = getelementptr inbounds [11 x i32]* @shift_reg, i64 0, i64 %zext_ln18_1

]]></Node>
<StgValue><ssdm name="shift_reg_addr_1"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:7  store i32 %shift_reg_load, i32* %shift_reg_addr_1, align 8

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln17_1, label %3, label %10

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %add_ln18_1 = add i5 %i_0_0, -2

]]></Node>
<StgValue><ssdm name="add_ln18_1"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="5">
<![CDATA[
:1  %sext_ln18 = sext i5 %add_ln18_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln18"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="32">
<![CDATA[
:2  %zext_ln18_2 = zext i32 %sext_ln18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln18_2"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %shift_reg_addr_8 = getelementptr inbounds [11 x i32]* @shift_reg, i64 0, i64 %zext_ln18_2

]]></Node>
<StgValue><ssdm name="shift_reg_addr_8"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="4">
<![CDATA[
:4  %shift_reg_load_8 = load i32* %shift_reg_addr_8, align 8

]]></Node>
<StgValue><ssdm name="shift_reg_load_8"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:6  %icmp_ln17_2 = icmp sgt i5 %add_ln18_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln17_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="41" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="4">
<![CDATA[
:4  %shift_reg_load_8 = load i32* %shift_reg_addr_8, align 8

]]></Node>
<StgValue><ssdm name="shift_reg_load_8"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
:5  store i32 %shift_reg_load_8, i32* %shift_reg_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %icmp_ln17_2, label %4, label %10

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %add_ln18_2 = add i5 -3, %i_0_0

]]></Node>
<StgValue><ssdm name="add_ln18_2"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="5">
<![CDATA[
:3  %sext_ln18_1 = sext i5 %add_ln18_2 to i32

]]></Node>
<StgValue><ssdm name="sext_ln18_1"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="32">
<![CDATA[
:4  %zext_ln18_3 = zext i32 %sext_ln18_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln18_3"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %shift_reg_addr_9 = getelementptr inbounds [11 x i32]* @shift_reg, i64 0, i64 %zext_ln18_3

]]></Node>
<StgValue><ssdm name="shift_reg_addr_9"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="4">
<![CDATA[
:6  %shift_reg_load_2 = load i32* %shift_reg_addr_9, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_load_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="5">
<![CDATA[
:0  %trunc_ln18 = trunc i5 %i_0_0 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln18"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %add_ln18_8 = add i4 -3, %trunc_ln18

]]></Node>
<StgValue><ssdm name="add_ln18_8"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="4">
<![CDATA[
:6  %shift_reg_load_2 = load i32* %shift_reg_addr_9, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_load_2"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
:7  store i32 %shift_reg_load_2, i32* %shift_reg_addr_8, align 8

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:8  %icmp_ln17_3 = icmp sgt i4 %add_ln18_8, 0

]]></Node>
<StgValue><ssdm name="icmp_ln17_3"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln17_3, label %5, label %10

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %add_ln18_3 = add i5 %i_0_0, -4

]]></Node>
<StgValue><ssdm name="add_ln18_3"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="5">
<![CDATA[
:2  %sext_ln18_2 = sext i5 %add_ln18_3 to i32

]]></Node>
<StgValue><ssdm name="sext_ln18_2"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="32">
<![CDATA[
:3  %zext_ln18_4 = zext i32 %sext_ln18_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln18_4"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %shift_reg_addr_3 = getelementptr inbounds [11 x i32]* @shift_reg, i64 0, i64 %zext_ln18_4

]]></Node>
<StgValue><ssdm name="shift_reg_addr_3"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="4">
<![CDATA[
:5  %shift_reg_load_3 = load i32* %shift_reg_addr_3, align 8

]]></Node>
<StgValue><ssdm name="shift_reg_load_3"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="60" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %add_ln18_9 = add i4 %trunc_ln18, -4

]]></Node>
<StgValue><ssdm name="add_ln18_9"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="4">
<![CDATA[
:5  %shift_reg_load_3 = load i32* %shift_reg_addr_3, align 8

]]></Node>
<StgValue><ssdm name="shift_reg_load_3"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
:6  store i32 %shift_reg_load_3, i32* %shift_reg_addr_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:7  %icmp_ln17_4 = icmp sgt i4 %add_ln18_9, 0

]]></Node>
<StgValue><ssdm name="icmp_ln17_4"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %icmp_ln17_4, label %6, label %10

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %add_ln18_4 = add i5 %i_0_0, -5

]]></Node>
<StgValue><ssdm name="add_ln18_4"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="5">
<![CDATA[
:2  %sext_ln18_3 = sext i5 %add_ln18_4 to i32

]]></Node>
<StgValue><ssdm name="sext_ln18_3"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="32">
<![CDATA[
:3  %zext_ln18_5 = zext i32 %sext_ln18_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln18_5"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %shift_reg_addr_4 = getelementptr inbounds [11 x i32]* @shift_reg, i64 0, i64 %zext_ln18_5

]]></Node>
<StgValue><ssdm name="shift_reg_addr_4"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="4">
<![CDATA[
:5  %shift_reg_load_4 = load i32* %shift_reg_addr_4, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_load_4"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="70" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %add_ln18_10 = add i4 %trunc_ln18, -5

]]></Node>
<StgValue><ssdm name="add_ln18_10"/></StgValue>
</operation>

<operation id="71" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="4">
<![CDATA[
:5  %shift_reg_load_4 = load i32* %shift_reg_addr_4, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_load_4"/></StgValue>
</operation>

<operation id="72" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
:6  store i32 %shift_reg_load_4, i32* %shift_reg_addr_3, align 8

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:7  %icmp_ln17_5 = icmp sgt i4 %add_ln18_10, 0

]]></Node>
<StgValue><ssdm name="icmp_ln17_5"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %icmp_ln17_5, label %7, label %10

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %add_ln18_5 = add i5 %i_0_0, -6

]]></Node>
<StgValue><ssdm name="add_ln18_5"/></StgValue>
</operation>

<operation id="76" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="5">
<![CDATA[
:2  %sext_ln18_4 = sext i5 %add_ln18_5 to i32

]]></Node>
<StgValue><ssdm name="sext_ln18_4"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="32">
<![CDATA[
:3  %zext_ln18_6 = zext i32 %sext_ln18_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln18_6"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %shift_reg_addr_5 = getelementptr inbounds [11 x i32]* @shift_reg, i64 0, i64 %zext_ln18_6

]]></Node>
<StgValue><ssdm name="shift_reg_addr_5"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="4">
<![CDATA[
:5  %shift_reg_load_5 = load i32* %shift_reg_addr_5, align 8

]]></Node>
<StgValue><ssdm name="shift_reg_load_5"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="80" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %add_ln18_11 = add i4 %trunc_ln18, -6

]]></Node>
<StgValue><ssdm name="add_ln18_11"/></StgValue>
</operation>

<operation id="81" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="4">
<![CDATA[
:5  %shift_reg_load_5 = load i32* %shift_reg_addr_5, align 8

]]></Node>
<StgValue><ssdm name="shift_reg_load_5"/></StgValue>
</operation>

<operation id="82" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
:6  store i32 %shift_reg_load_5, i32* %shift_reg_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="83" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:7  %icmp_ln17_6 = icmp sgt i4 %add_ln18_11, 0

]]></Node>
<StgValue><ssdm name="icmp_ln17_6"/></StgValue>
</operation>

<operation id="84" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %icmp_ln17_6, label %8, label %10

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %add_ln18_6 = add i5 %i_0_0, -7

]]></Node>
<StgValue><ssdm name="add_ln18_6"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="5">
<![CDATA[
:1  %sext_ln18_5 = sext i5 %add_ln18_6 to i32

]]></Node>
<StgValue><ssdm name="sext_ln18_5"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="32">
<![CDATA[
:2  %zext_ln18_7 = zext i32 %sext_ln18_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln18_7"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %shift_reg_addr_6 = getelementptr inbounds [11 x i32]* @shift_reg, i64 0, i64 %zext_ln18_7

]]></Node>
<StgValue><ssdm name="shift_reg_addr_6"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="4">
<![CDATA[
:4  %shift_reg_load_6 = load i32* %shift_reg_addr_6, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_load_6"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:6  %icmp_ln17_7 = icmp slt i4 %trunc_ln18, -1

]]></Node>
<StgValue><ssdm name="icmp_ln17_7"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="91" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
<literal name="icmp_ln17_1" val="1"/>
<literal name="icmp_ln17_2" val="1"/>
<literal name="icmp_ln17_3" val="1"/>
<literal name="icmp_ln17_4" val="1"/>
<literal name="icmp_ln17_5" val="1"/>
<literal name="icmp_ln17_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="4">
<![CDATA[
:4  %shift_reg_load_6 = load i32* %shift_reg_addr_6, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_load_6"/></StgValue>
</operation>

<operation id="92" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
<literal name="icmp_ln17_1" val="1"/>
<literal name="icmp_ln17_2" val="1"/>
<literal name="icmp_ln17_3" val="1"/>
<literal name="icmp_ln17_4" val="1"/>
<literal name="icmp_ln17_5" val="1"/>
<literal name="icmp_ln17_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
:5  store i32 %shift_reg_load_6, i32* %shift_reg_addr_5, align 8

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="93" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
<literal name="icmp_ln17_1" val="1"/>
<literal name="icmp_ln17_2" val="1"/>
<literal name="icmp_ln17_3" val="1"/>
<literal name="icmp_ln17_4" val="1"/>
<literal name="icmp_ln17_5" val="1"/>
<literal name="icmp_ln17_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %icmp_ln17_7, label %9, label %10

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="94" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
<literal name="icmp_ln17_1" val="1"/>
<literal name="icmp_ln17_2" val="1"/>
<literal name="icmp_ln17_3" val="1"/>
<literal name="icmp_ln17_4" val="1"/>
<literal name="icmp_ln17_5" val="1"/>
<literal name="icmp_ln17_6" val="1"/>
<literal name="icmp_ln17_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %add_ln18_7 = add i5 %i_0_0, -8

]]></Node>
<StgValue><ssdm name="add_ln18_7"/></StgValue>
</operation>

<operation id="95" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
<literal name="icmp_ln17_1" val="1"/>
<literal name="icmp_ln17_2" val="1"/>
<literal name="icmp_ln17_3" val="1"/>
<literal name="icmp_ln17_4" val="1"/>
<literal name="icmp_ln17_5" val="1"/>
<literal name="icmp_ln17_6" val="1"/>
<literal name="icmp_ln17_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="5">
<![CDATA[
:1  %sext_ln18_6 = sext i5 %add_ln18_7 to i32

]]></Node>
<StgValue><ssdm name="sext_ln18_6"/></StgValue>
</operation>

<operation id="96" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
<literal name="icmp_ln17_1" val="1"/>
<literal name="icmp_ln17_2" val="1"/>
<literal name="icmp_ln17_3" val="1"/>
<literal name="icmp_ln17_4" val="1"/>
<literal name="icmp_ln17_5" val="1"/>
<literal name="icmp_ln17_6" val="1"/>
<literal name="icmp_ln17_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="32">
<![CDATA[
:2  %zext_ln18_8 = zext i32 %sext_ln18_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln18_8"/></StgValue>
</operation>

<operation id="97" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
<literal name="icmp_ln17_1" val="1"/>
<literal name="icmp_ln17_2" val="1"/>
<literal name="icmp_ln17_3" val="1"/>
<literal name="icmp_ln17_4" val="1"/>
<literal name="icmp_ln17_5" val="1"/>
<literal name="icmp_ln17_6" val="1"/>
<literal name="icmp_ln17_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %shift_reg_addr_7 = getelementptr inbounds [11 x i32]* @shift_reg, i64 0, i64 %zext_ln18_8

]]></Node>
<StgValue><ssdm name="shift_reg_addr_7"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
<literal name="icmp_ln17_1" val="1"/>
<literal name="icmp_ln17_2" val="1"/>
<literal name="icmp_ln17_3" val="1"/>
<literal name="icmp_ln17_4" val="1"/>
<literal name="icmp_ln17_5" val="1"/>
<literal name="icmp_ln17_6" val="1"/>
<literal name="icmp_ln17_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="4">
<![CDATA[
:4  %shift_reg_load_7 = load i32* %shift_reg_addr_7, align 8

]]></Node>
<StgValue><ssdm name="shift_reg_load_7"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="99" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="4">
<![CDATA[
:4  %shift_reg_load_7 = load i32* %shift_reg_addr_7, align 8

]]></Node>
<StgValue><ssdm name="shift_reg_load_7"/></StgValue>
</operation>

<operation id="100" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
:5  store i32 %shift_reg_load_7, i32* %shift_reg_addr_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="101" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %1

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="102" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0">
<![CDATA[
:0  store i32 %x_read, i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="103" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %11

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="104" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %acc_0 = phi i32 [ 0, %10 ], [ %acc, %12 ]

]]></Node>
<StgValue><ssdm name="acc_0"/></StgValue>
</operation>

<operation id="105" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:1  %i_1 = phi i5 [ 10, %10 ], [ %i, %12 ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="106" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="5">
<![CDATA[
:2  %sext_ln24 = sext i5 %i_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln24"/></StgValue>
</operation>

<operation id="107" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
:3  %tmp = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %i_1, i32 4)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="108" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11) nounwind

]]></Node>
<StgValue><ssdm name="empty_2"/></StgValue>
</operation>

<operation id="109" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp, label %13, label %12

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="110" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="32">
<![CDATA[
:1  %zext_ln25 = zext i32 %sext_ln24 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25"/></StgValue>
</operation>

<operation id="111" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %shift_reg_addr_2 = getelementptr inbounds [11 x i32]* @shift_reg, i64 0, i64 %zext_ln25

]]></Node>
<StgValue><ssdm name="shift_reg_addr_2"/></StgValue>
</operation>

<operation id="112" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="4">
<![CDATA[
:3  %shift_reg_load_1 = load i32* %shift_reg_addr_2, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_load_1"/></StgValue>
</operation>

<operation id="113" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %c1_addr = getelementptr [11 x i10]* @c1, i64 0, i64 %zext_ln25

]]></Node>
<StgValue><ssdm name="c1_addr"/></StgValue>
</operation>

<operation id="114" st_id="12" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="10" op_0_bw="4">
<![CDATA[
:5  %c1_load = load i10* %c1_addr, align 2

]]></Node>
<StgValue><ssdm name="c1_load"/></StgValue>
</operation>

<operation id="115" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:9  %i = add i5 %i_1, -1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="116" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.i32P(i32* %y, i32 %acc_0) nounwind

]]></Node>
<StgValue><ssdm name="write_ln27"/></StgValue>
</operation>

<operation id="117" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0">
<![CDATA[
:1  ret void

]]></Node>
<StgValue><ssdm name="ret_ln29"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="118" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln24"/></StgValue>
</operation>

<operation id="119" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="4">
<![CDATA[
:3  %shift_reg_load_1 = load i32* %shift_reg_addr_2, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_load_1"/></StgValue>
</operation>

<operation id="120" st_id="13" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="10" op_0_bw="4">
<![CDATA[
:5  %c1_load = load i10* %c1_addr, align 2

]]></Node>
<StgValue><ssdm name="c1_load"/></StgValue>
</operation>

<operation id="121" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="10">
<![CDATA[
:6  %sext_ln25 = sext i10 %c1_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln25"/></StgValue>
</operation>

<operation id="122" st_id="13" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %mul_ln25 = mul nsw i32 %shift_reg_load_1, %sext_ln25

]]></Node>
<StgValue><ssdm name="mul_ln25"/></StgValue>
</operation>

<operation id="123" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %acc = add nsw i32 %mul_ln25, %acc_0

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>

<operation id="124" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %11

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="155" name="y" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="y"/></StgValue>
</port>
<port id="156" name="x" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="x"/></StgValue>
</port>
<port id="157" name="shift_reg" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="shift_reg"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</port>
<port id="158" name="c1" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="c1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="160" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="159" toId="14">
</dataflow>
<dataflow id="161" from="y" to="specbitsmap_ln0" fromId="155" toId="14">
</dataflow>
<dataflow id="162" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="159" toId="15">
</dataflow>
<dataflow id="163" from="x" to="specbitsmap_ln0" fromId="156" toId="15">
</dataflow>
<dataflow id="165" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="164" toId="16">
</dataflow>
<dataflow id="167" from="fir_str" to="spectopmodule_ln0" fromId="166" toId="16">
</dataflow>
<dataflow id="169" from="_ssdm_op_Read.ap_auto.i32" to="x_read" fromId="168" toId="17">
</dataflow>
<dataflow id="170" from="x" to="x_read" fromId="156" toId="17">
</dataflow>
<dataflow id="172" from="StgValue_171" to="i_0_0" fromId="171" toId="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="173" from="br_ln17" to="i_0_0" fromId="18" toId="19">
</dataflow>
<dataflow id="174" from="add_ln18_7" to="i_0_0" fromId="94" toId="19">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="175" from="br_ln17" to="i_0_0" fromId="101" toId="19">
<BackEdge/>
</dataflow>
<dataflow id="176" from="i_0_0" to="i_0_0_cast" fromId="19" toId="20">
</dataflow>
<dataflow id="178" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="177" toId="21">
</dataflow>
<dataflow id="180" from="StgValue_179" to="empty" fromId="179" toId="21">
</dataflow>
<dataflow id="181" from="StgValue_179" to="empty" fromId="179" toId="21">
</dataflow>
<dataflow id="182" from="StgValue_179" to="empty" fromId="179" toId="21">
</dataflow>
<dataflow id="183" from="i_0_0" to="icmp_ln17" fromId="19" toId="22">
</dataflow>
<dataflow id="185" from="StgValue_184" to="icmp_ln17" fromId="184" toId="22">
</dataflow>
<dataflow id="186" from="icmp_ln17" to="br_ln17" fromId="22" toId="23">
</dataflow>
<dataflow id="187" from="i_0_0" to="add_ln18" fromId="19" toId="24">
</dataflow>
<dataflow id="189" from="StgValue_188" to="add_ln18" fromId="188" toId="24">
</dataflow>
<dataflow id="190" from="add_ln18" to="zext_ln18" fromId="24" toId="25">
</dataflow>
<dataflow id="191" from="shift_reg" to="shift_reg_addr" fromId="157" toId="26">
</dataflow>
<dataflow id="193" from="StgValue_192" to="shift_reg_addr" fromId="192" toId="26">
</dataflow>
<dataflow id="194" from="zext_ln18" to="shift_reg_addr" fromId="25" toId="26">
</dataflow>
<dataflow id="195" from="shift_reg_addr" to="shift_reg_load" fromId="26" toId="27">
</dataflow>
<dataflow id="196" from="add_ln18" to="icmp_ln17_1" fromId="24" toId="28">
</dataflow>
<dataflow id="197" from="StgValue_184" to="icmp_ln17_1" fromId="184" toId="28">
</dataflow>
<dataflow id="199" from="_ssdm_op_SpecLoopName" to="specloopname_ln17" fromId="198" toId="29">
</dataflow>
<dataflow id="201" from="p_str" to="specloopname_ln17" fromId="200" toId="29">
</dataflow>
<dataflow id="202" from="shift_reg_addr" to="shift_reg_load" fromId="26" toId="30">
</dataflow>
<dataflow id="203" from="i_0_0_cast" to="zext_ln18_1" fromId="20" toId="31">
</dataflow>
<dataflow id="204" from="shift_reg" to="shift_reg_addr_1" fromId="157" toId="32">
</dataflow>
<dataflow id="205" from="StgValue_192" to="shift_reg_addr_1" fromId="192" toId="32">
</dataflow>
<dataflow id="206" from="zext_ln18_1" to="shift_reg_addr_1" fromId="31" toId="32">
</dataflow>
<dataflow id="207" from="shift_reg_load" to="store_ln18" fromId="30" toId="33">
</dataflow>
<dataflow id="208" from="shift_reg_addr_1" to="store_ln18" fromId="32" toId="33">
</dataflow>
<dataflow id="209" from="icmp_ln17_1" to="br_ln17" fromId="28" toId="34">
</dataflow>
<dataflow id="210" from="i_0_0" to="add_ln18_1" fromId="19" toId="35">
</dataflow>
<dataflow id="212" from="StgValue_211" to="add_ln18_1" fromId="211" toId="35">
</dataflow>
<dataflow id="213" from="add_ln18_1" to="sext_ln18" fromId="35" toId="36">
</dataflow>
<dataflow id="214" from="sext_ln18" to="zext_ln18_2" fromId="36" toId="37">
</dataflow>
<dataflow id="215" from="shift_reg" to="shift_reg_addr_8" fromId="157" toId="38">
</dataflow>
<dataflow id="216" from="StgValue_192" to="shift_reg_addr_8" fromId="192" toId="38">
</dataflow>
<dataflow id="217" from="zext_ln18_2" to="shift_reg_addr_8" fromId="37" toId="38">
</dataflow>
<dataflow id="218" from="shift_reg_addr_8" to="shift_reg_load_8" fromId="38" toId="39">
</dataflow>
<dataflow id="219" from="add_ln18_1" to="icmp_ln17_2" fromId="35" toId="40">
</dataflow>
<dataflow id="220" from="StgValue_184" to="icmp_ln17_2" fromId="184" toId="40">
</dataflow>
<dataflow id="221" from="shift_reg_addr_8" to="shift_reg_load_8" fromId="38" toId="41">
</dataflow>
<dataflow id="222" from="shift_reg_load_8" to="store_ln18" fromId="41" toId="42">
</dataflow>
<dataflow id="223" from="shift_reg_addr" to="store_ln18" fromId="26" toId="42">
</dataflow>
<dataflow id="224" from="icmp_ln17_2" to="br_ln17" fromId="40" toId="43">
</dataflow>
<dataflow id="226" from="StgValue_225" to="add_ln18_2" fromId="225" toId="44">
</dataflow>
<dataflow id="227" from="i_0_0" to="add_ln18_2" fromId="19" toId="44">
</dataflow>
<dataflow id="228" from="add_ln18_2" to="sext_ln18_1" fromId="44" toId="45">
</dataflow>
<dataflow id="229" from="sext_ln18_1" to="zext_ln18_3" fromId="45" toId="46">
</dataflow>
<dataflow id="230" from="shift_reg" to="shift_reg_addr_9" fromId="157" toId="47">
</dataflow>
<dataflow id="231" from="StgValue_192" to="shift_reg_addr_9" fromId="192" toId="47">
</dataflow>
<dataflow id="232" from="zext_ln18_3" to="shift_reg_addr_9" fromId="46" toId="47">
</dataflow>
<dataflow id="233" from="shift_reg_addr_9" to="shift_reg_load_2" fromId="47" toId="48">
</dataflow>
<dataflow id="234" from="i_0_0" to="trunc_ln18" fromId="19" toId="49">
</dataflow>
<dataflow id="236" from="StgValue_235" to="add_ln18_8" fromId="235" toId="50">
</dataflow>
<dataflow id="237" from="trunc_ln18" to="add_ln18_8" fromId="49" toId="50">
</dataflow>
<dataflow id="238" from="shift_reg_addr_9" to="shift_reg_load_2" fromId="47" toId="51">
</dataflow>
<dataflow id="239" from="shift_reg_load_2" to="store_ln18" fromId="51" toId="52">
</dataflow>
<dataflow id="240" from="shift_reg_addr_8" to="store_ln18" fromId="38" toId="52">
</dataflow>
<dataflow id="241" from="add_ln18_8" to="icmp_ln17_3" fromId="50" toId="53">
</dataflow>
<dataflow id="243" from="StgValue_242" to="icmp_ln17_3" fromId="242" toId="53">
</dataflow>
<dataflow id="244" from="icmp_ln17_3" to="br_ln17" fromId="53" toId="54">
</dataflow>
<dataflow id="245" from="i_0_0" to="add_ln18_3" fromId="19" toId="55">
</dataflow>
<dataflow id="247" from="StgValue_246" to="add_ln18_3" fromId="246" toId="55">
</dataflow>
<dataflow id="248" from="add_ln18_3" to="sext_ln18_2" fromId="55" toId="56">
</dataflow>
<dataflow id="249" from="sext_ln18_2" to="zext_ln18_4" fromId="56" toId="57">
</dataflow>
<dataflow id="250" from="shift_reg" to="shift_reg_addr_3" fromId="157" toId="58">
</dataflow>
<dataflow id="251" from="StgValue_192" to="shift_reg_addr_3" fromId="192" toId="58">
</dataflow>
<dataflow id="252" from="zext_ln18_4" to="shift_reg_addr_3" fromId="57" toId="58">
</dataflow>
<dataflow id="253" from="shift_reg_addr_3" to="shift_reg_load_3" fromId="58" toId="59">
</dataflow>
<dataflow id="254" from="trunc_ln18" to="add_ln18_9" fromId="49" toId="60">
</dataflow>
<dataflow id="256" from="StgValue_255" to="add_ln18_9" fromId="255" toId="60">
</dataflow>
<dataflow id="257" from="shift_reg_addr_3" to="shift_reg_load_3" fromId="58" toId="61">
</dataflow>
<dataflow id="258" from="shift_reg_load_3" to="store_ln18" fromId="61" toId="62">
</dataflow>
<dataflow id="259" from="shift_reg_addr_9" to="store_ln18" fromId="47" toId="62">
</dataflow>
<dataflow id="260" from="add_ln18_9" to="icmp_ln17_4" fromId="60" toId="63">
</dataflow>
<dataflow id="261" from="StgValue_242" to="icmp_ln17_4" fromId="242" toId="63">
</dataflow>
<dataflow id="262" from="icmp_ln17_4" to="br_ln17" fromId="63" toId="64">
</dataflow>
<dataflow id="263" from="i_0_0" to="add_ln18_4" fromId="19" toId="65">
</dataflow>
<dataflow id="265" from="StgValue_264" to="add_ln18_4" fromId="264" toId="65">
</dataflow>
<dataflow id="266" from="add_ln18_4" to="sext_ln18_3" fromId="65" toId="66">
</dataflow>
<dataflow id="267" from="sext_ln18_3" to="zext_ln18_5" fromId="66" toId="67">
</dataflow>
<dataflow id="268" from="shift_reg" to="shift_reg_addr_4" fromId="157" toId="68">
</dataflow>
<dataflow id="269" from="StgValue_192" to="shift_reg_addr_4" fromId="192" toId="68">
</dataflow>
<dataflow id="270" from="zext_ln18_5" to="shift_reg_addr_4" fromId="67" toId="68">
</dataflow>
<dataflow id="271" from="shift_reg_addr_4" to="shift_reg_load_4" fromId="68" toId="69">
</dataflow>
<dataflow id="272" from="trunc_ln18" to="add_ln18_10" fromId="49" toId="70">
</dataflow>
<dataflow id="274" from="StgValue_273" to="add_ln18_10" fromId="273" toId="70">
</dataflow>
<dataflow id="275" from="shift_reg_addr_4" to="shift_reg_load_4" fromId="68" toId="71">
</dataflow>
<dataflow id="276" from="shift_reg_load_4" to="store_ln18" fromId="71" toId="72">
</dataflow>
<dataflow id="277" from="shift_reg_addr_3" to="store_ln18" fromId="58" toId="72">
</dataflow>
<dataflow id="278" from="add_ln18_10" to="icmp_ln17_5" fromId="70" toId="73">
</dataflow>
<dataflow id="279" from="StgValue_242" to="icmp_ln17_5" fromId="242" toId="73">
</dataflow>
<dataflow id="280" from="icmp_ln17_5" to="br_ln17" fromId="73" toId="74">
</dataflow>
<dataflow id="281" from="i_0_0" to="add_ln18_5" fromId="19" toId="75">
</dataflow>
<dataflow id="283" from="StgValue_282" to="add_ln18_5" fromId="282" toId="75">
</dataflow>
<dataflow id="284" from="add_ln18_5" to="sext_ln18_4" fromId="75" toId="76">
</dataflow>
<dataflow id="285" from="sext_ln18_4" to="zext_ln18_6" fromId="76" toId="77">
</dataflow>
<dataflow id="286" from="shift_reg" to="shift_reg_addr_5" fromId="157" toId="78">
</dataflow>
<dataflow id="287" from="StgValue_192" to="shift_reg_addr_5" fromId="192" toId="78">
</dataflow>
<dataflow id="288" from="zext_ln18_6" to="shift_reg_addr_5" fromId="77" toId="78">
</dataflow>
<dataflow id="289" from="shift_reg_addr_5" to="shift_reg_load_5" fromId="78" toId="79">
</dataflow>
<dataflow id="290" from="trunc_ln18" to="add_ln18_11" fromId="49" toId="80">
</dataflow>
<dataflow id="292" from="StgValue_291" to="add_ln18_11" fromId="291" toId="80">
</dataflow>
<dataflow id="293" from="shift_reg_addr_5" to="shift_reg_load_5" fromId="78" toId="81">
</dataflow>
<dataflow id="294" from="shift_reg_load_5" to="store_ln18" fromId="81" toId="82">
</dataflow>
<dataflow id="295" from="shift_reg_addr_4" to="store_ln18" fromId="68" toId="82">
</dataflow>
<dataflow id="296" from="add_ln18_11" to="icmp_ln17_6" fromId="80" toId="83">
</dataflow>
<dataflow id="297" from="StgValue_242" to="icmp_ln17_6" fromId="242" toId="83">
</dataflow>
<dataflow id="298" from="icmp_ln17_6" to="br_ln17" fromId="83" toId="84">
</dataflow>
<dataflow id="299" from="i_0_0" to="add_ln18_6" fromId="19" toId="85">
</dataflow>
<dataflow id="301" from="StgValue_300" to="add_ln18_6" fromId="300" toId="85">
</dataflow>
<dataflow id="302" from="add_ln18_6" to="sext_ln18_5" fromId="85" toId="86">
</dataflow>
<dataflow id="303" from="sext_ln18_5" to="zext_ln18_7" fromId="86" toId="87">
</dataflow>
<dataflow id="304" from="shift_reg" to="shift_reg_addr_6" fromId="157" toId="88">
</dataflow>
<dataflow id="305" from="StgValue_192" to="shift_reg_addr_6" fromId="192" toId="88">
</dataflow>
<dataflow id="306" from="zext_ln18_7" to="shift_reg_addr_6" fromId="87" toId="88">
</dataflow>
<dataflow id="307" from="shift_reg_addr_6" to="shift_reg_load_6" fromId="88" toId="89">
</dataflow>
<dataflow id="308" from="trunc_ln18" to="icmp_ln17_7" fromId="49" toId="90">
</dataflow>
<dataflow id="310" from="StgValue_309" to="icmp_ln17_7" fromId="309" toId="90">
</dataflow>
<dataflow id="311" from="shift_reg_addr_6" to="shift_reg_load_6" fromId="88" toId="91">
</dataflow>
<dataflow id="312" from="shift_reg_load_6" to="store_ln18" fromId="91" toId="92">
</dataflow>
<dataflow id="313" from="shift_reg_addr_5" to="store_ln18" fromId="78" toId="92">
</dataflow>
<dataflow id="314" from="icmp_ln17_7" to="br_ln17" fromId="90" toId="93">
</dataflow>
<dataflow id="315" from="i_0_0" to="add_ln18_7" fromId="19" toId="94">
</dataflow>
<dataflow id="317" from="StgValue_316" to="add_ln18_7" fromId="316" toId="94">
</dataflow>
<dataflow id="318" from="add_ln18_7" to="sext_ln18_6" fromId="94" toId="95">
</dataflow>
<dataflow id="319" from="sext_ln18_6" to="zext_ln18_8" fromId="95" toId="96">
</dataflow>
<dataflow id="320" from="shift_reg" to="shift_reg_addr_7" fromId="157" toId="97">
</dataflow>
<dataflow id="321" from="StgValue_192" to="shift_reg_addr_7" fromId="192" toId="97">
</dataflow>
<dataflow id="322" from="zext_ln18_8" to="shift_reg_addr_7" fromId="96" toId="97">
</dataflow>
<dataflow id="323" from="shift_reg_addr_7" to="shift_reg_load_7" fromId="97" toId="98">
</dataflow>
<dataflow id="324" from="shift_reg_addr_7" to="shift_reg_load_7" fromId="97" toId="99">
</dataflow>
<dataflow id="325" from="shift_reg_load_7" to="store_ln18" fromId="99" toId="100">
</dataflow>
<dataflow id="326" from="shift_reg_addr_6" to="store_ln18" fromId="88" toId="100">
</dataflow>
<dataflow id="327" from="x_read" to="store_ln20" fromId="17" toId="102">
</dataflow>
<dataflow id="329" from="StgValue_328" to="store_ln20" fromId="328" toId="102">
</dataflow>
<dataflow id="331" from="StgValue_330" to="acc_0" fromId="330" toId="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="332" from="br_ln24" to="acc_0" fromId="103" toId="104">
</dataflow>
<dataflow id="333" from="acc" to="acc_0" fromId="123" toId="104">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="334" from="br_ln24" to="acc_0" fromId="124" toId="104">
<BackEdge/>
</dataflow>
<dataflow id="335" from="StgValue_171" to="i_1" fromId="171" toId="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="336" from="br_ln24" to="i_1" fromId="103" toId="105">
</dataflow>
<dataflow id="337" from="i" to="i_1" fromId="115" toId="105">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="338" from="br_ln24" to="i_1" fromId="124" toId="105">
<BackEdge/>
</dataflow>
<dataflow id="339" from="i_1" to="sext_ln24" fromId="105" toId="106">
</dataflow>
<dataflow id="341" from="_ssdm_op_BitSelect.i1.i5.i32" to="tmp" fromId="340" toId="107">
</dataflow>
<dataflow id="342" from="i_1" to="tmp" fromId="105" toId="107">
</dataflow>
<dataflow id="344" from="StgValue_343" to="tmp" fromId="343" toId="107">
</dataflow>
<dataflow id="345" from="_ssdm_op_SpecLoopTripCount" to="empty_2" fromId="177" toId="108">
</dataflow>
<dataflow id="347" from="StgValue_346" to="empty_2" fromId="346" toId="108">
</dataflow>
<dataflow id="348" from="StgValue_346" to="empty_2" fromId="346" toId="108">
</dataflow>
<dataflow id="349" from="StgValue_346" to="empty_2" fromId="346" toId="108">
</dataflow>
<dataflow id="350" from="tmp" to="br_ln24" fromId="107" toId="109">
</dataflow>
<dataflow id="351" from="sext_ln24" to="zext_ln25" fromId="106" toId="110">
</dataflow>
<dataflow id="352" from="shift_reg" to="shift_reg_addr_2" fromId="157" toId="111">
</dataflow>
<dataflow id="353" from="StgValue_192" to="shift_reg_addr_2" fromId="192" toId="111">
</dataflow>
<dataflow id="354" from="zext_ln25" to="shift_reg_addr_2" fromId="110" toId="111">
</dataflow>
<dataflow id="355" from="shift_reg_addr_2" to="shift_reg_load_1" fromId="111" toId="112">
</dataflow>
<dataflow id="356" from="c1" to="c1_addr" fromId="158" toId="113">
</dataflow>
<dataflow id="357" from="StgValue_192" to="c1_addr" fromId="192" toId="113">
</dataflow>
<dataflow id="358" from="zext_ln25" to="c1_addr" fromId="110" toId="113">
</dataflow>
<dataflow id="359" from="c1_addr" to="c1_load" fromId="113" toId="114">
</dataflow>
<dataflow id="360" from="i_1" to="i" fromId="105" toId="115">
</dataflow>
<dataflow id="361" from="StgValue_188" to="i" fromId="188" toId="115">
</dataflow>
<dataflow id="363" from="_ssdm_op_Write.ap_auto.i32P" to="write_ln27" fromId="362" toId="116">
</dataflow>
<dataflow id="364" from="y" to="write_ln27" fromId="155" toId="116">
</dataflow>
<dataflow id="365" from="acc_0" to="write_ln27" fromId="104" toId="116">
</dataflow>
<dataflow id="366" from="_ssdm_op_SpecLoopName" to="specloopname_ln24" fromId="198" toId="118">
</dataflow>
<dataflow id="368" from="p_str2" to="specloopname_ln24" fromId="367" toId="118">
</dataflow>
<dataflow id="369" from="shift_reg_addr_2" to="shift_reg_load_1" fromId="111" toId="119">
</dataflow>
<dataflow id="370" from="c1_addr" to="c1_load" fromId="113" toId="120">
</dataflow>
<dataflow id="371" from="c1_load" to="sext_ln25" fromId="120" toId="121">
</dataflow>
<dataflow id="372" from="shift_reg_load_1" to="mul_ln25" fromId="119" toId="122">
</dataflow>
<dataflow id="373" from="sext_ln25" to="mul_ln25" fromId="121" toId="122">
</dataflow>
<dataflow id="374" from="mul_ln25" to="acc" fromId="122" toId="123">
</dataflow>
<dataflow id="375" from="acc_0" to="acc" fromId="104" toId="123">
</dataflow>
<dataflow id="376" from="icmp_ln17" to="StgValue_2" fromId="22" toId="2">
</dataflow>
<dataflow id="377" from="icmp_ln17_1" to="StgValue_3" fromId="28" toId="3">
</dataflow>
<dataflow id="378" from="icmp_ln17_2" to="StgValue_4" fromId="40" toId="4">
</dataflow>
<dataflow id="379" from="icmp_ln17_3" to="StgValue_5" fromId="53" toId="5">
</dataflow>
<dataflow id="380" from="icmp_ln17_4" to="StgValue_6" fromId="63" toId="6">
</dataflow>
<dataflow id="381" from="icmp_ln17_5" to="StgValue_7" fromId="73" toId="7">
</dataflow>
<dataflow id="382" from="icmp_ln17_6" to="StgValue_8" fromId="83" toId="8">
</dataflow>
<dataflow id="383" from="icmp_ln17" to="StgValue_9" fromId="22" toId="9">
</dataflow>
<dataflow id="384" from="icmp_ln17_1" to="StgValue_9" fromId="28" toId="9">
</dataflow>
<dataflow id="385" from="icmp_ln17_2" to="StgValue_9" fromId="40" toId="9">
</dataflow>
<dataflow id="386" from="icmp_ln17_3" to="StgValue_9" fromId="53" toId="9">
</dataflow>
<dataflow id="387" from="icmp_ln17_4" to="StgValue_9" fromId="63" toId="9">
</dataflow>
<dataflow id="388" from="icmp_ln17_5" to="StgValue_9" fromId="73" toId="9">
</dataflow>
<dataflow id="389" from="icmp_ln17_6" to="StgValue_9" fromId="83" toId="9">
</dataflow>
<dataflow id="390" from="icmp_ln17_7" to="StgValue_9" fromId="90" toId="9">
</dataflow>
<dataflow id="391" from="tmp" to="StgValue_12" fromId="107" toId="12">
</dataflow>
</dataflows>


</stg>
