##
## This file is part of the coreboot project.
##
## Copyright (C) 2007-2008 coresystems GmbH
## Copyright (C) 2014 Vladimir Serbinenko
##
## This program is free software; you can redistribute it and/or modify
## it under the terms of the GNU General Public License as published by
## the Free Software Foundation; version 2 of the License.
##
## This program is distributed in the hope that it will be useful,
## but WITHOUT ANY WARRANTY; without even the implied warranty of
## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
## GNU General Public License for more details.
##

# -----------------------------------------------------------------
entries

# -----------------------------------------------------------------
# Status Register A
# -----------------------------------------------------------------
# Status Register B
# -----------------------------------------------------------------
# Status Register C
#96           4       r       0        status_c_rsvd
#100          1       r       0        uf_flag
#101          1       r       0        af_flag
#102          1       r       0        pf_flag
#103          1       r       0        irqf_flag
# -----------------------------------------------------------------
# Status Register D
#104          7       r       0        status_d_rsvd
#111          1       r       0        valid_cmos_ram
# -----------------------------------------------------------------
# Diagnostic Status Register
#112          8       r       0        diag_rsvd1

# -----------------------------------------------------------------
0            120     r       0        reserved_memory
#120          264     r       0        unused

# -----------------------------------------------------------------
# RTC_BOOT_BYTE (coreboot hardcoded)
384          1       e       3        boot_option
388          4       h       0        reboot_counter

# -----------------------------------------------------------------
# coreboot config options: console
#392          3       r       0        unused
395          4       e       4        debug_level
#399          1       r       0        unused

#400         8       r       0        reserved for century byte

# coreboot config options: southbridge
408          1       e       1        nmi
409          2       e       5        power_on_after_fail
411          1       e       6        sata_mode

# coreboot config options: northbridge
412          3       e       7        gfx_uma_size

# SandyBridge MRC Scrambler Seed values
896          32      r       0        mrc_scrambler_seed
928          32      r       0        mrc_scrambler_seed_s3
960          16      r       0        mrc_scrambler_seed_chk

# coreboot config options: check sums
984          16      h       0        check_sum

# -----------------------------------------------------------------

enumerations

#ID value   text
1     0     Disable
1     1     Enable

2     0     Enable
2     1     Disable

3     0     Fallback
3     1     Normal

4     0     Emergency
4     1     Alert
4     2     Critical
4     3     Error
4     4     Warning
4     5     Notice
4     6     Info
4     7     Debug
4     8     Spew

5     0     Disable
5     1     Enable
5     2     Keep

6     0     AHCI
6     1     Compatible

7     0     32M
7     1     64M
7     2     96M
7     3     128M
7     4     160M
7     5     192M
7     6     224M

# -----------------------------------------------------------------
checksums

checksum 392 415 984
