#######################################################################################
# log primitive debug message of FSDB dumping                                         #
# This is for R&D to analyze when there are issues happening when FSDB dump           #
#######################################################################################
ANF: vcsd_get_serial_mode_status('simv: undefined symbol: vcsd_get_serial_mode_status')
ANF: vcsd_enable_sva_success_callback('simv: undefined symbol: vcsd_enable_sva_success_callback')
ANF: vcsd_disable_sva_success_callback('simv: undefined symbol: vcsd_disable_sva_success_callback')
ANF: vcsd_get_power_scope_name('simv: undefined symbol: vcsd_get_power_scope_name')
ANF: vcsd_begin_no_value_var_info('simv: undefined symbol: vcsd_begin_no_value_var_info')
ANF: vcsd_end_no_value_var_info('simv: undefined symbol: vcsd_end_no_value_var_info')
ANF: vcsd_remove_xprop_merge_mode_callback('simv: undefined symbol: vcsd_remove_xprop_merge_mode_callback')
ANF: vhpi_get_cb_info('simv: undefined symbol: vhpi_get_cb_info')
ANF: vhpi_free_handle('simv: undefined symbol: vhpi_free_handle')
ANF: vhpi_fetch_vcsd_handle('simv: undefined symbol: vhpi_fetch_vcsd_handle')
ANF: vhpi_fetch_vpi_handle('simv: undefined symbol: vhpi_fetch_vpi_handle')
ANF: vhpi_has_verilog_parent('simv: undefined symbol: vhpi_has_verilog_parent')
ANF: vhpi_is_verilog_scope('simv: undefined symbol: vhpi_is_verilog_scope')
ANF: scsd_xprop_is_enabled('simv: undefined symbol: scsd_xprop_is_enabled')
ANF: scsd_xprop_sig_is_promoted('simv: undefined symbol: scsd_xprop_sig_is_promoted')
ANF: scsd_xprop_int_xvalue('simv: undefined symbol: scsd_xprop_int_xvalue')
ANF: scsd_xprop_bool_xvalue('simv: undefined symbol: scsd_xprop_bool_xvalue')
ANF: scsd_xprop_enum_xvalue('simv: undefined symbol: scsd_xprop_enum_xvalue')
ANF: scsd_xprop_register_merge_mode_cb('simv: undefined symbol: scsd_xprop_register_merge_mode_cb')
ANF: scsd_xprop_delete_merge_mode_cb('simv: undefined symbol: scsd_xprop_delete_merge_mode_cb')
ANF: scsd_xprop_get_merge_mode('simv: undefined symbol: scsd_xprop_get_merge_mode')
ANF: scsd_thread_get_info('simv: undefined symbol: scsd_thread_get_info')
ANF: scsd_thread_vc_init('simv: undefined symbol: scsd_thread_vc_init')
ANF: scsd_master_set_delta_sync_cbk('simv: undefined symbol: scsd_master_set_delta_sync_cbk')
ANF: scsd_fgp_get_fsdb_cores('simv: undefined symbol: scsd_fgp_get_fsdb_cores')
ANF: msvEnableDumpingMode('simv: undefined symbol: msvEnableDumpingMode')
ANF: msvGetVersion('simv: undefined symbol: msvGetVersion')
ANF: msvGetInstProp('simv: undefined symbol: msvGetInstProp')
ANF: msvIsSpiceEngineReady('simv: undefined symbol: msvIsSpiceEngineReady')
ANF: msvSetAddProbeCallback('simv: undefined symbol: msvSetAddProbeCallback')
ANF: msvGetInstHandle('simv: undefined symbol: msvGetInstHandle')
ANF: msvGetProbeByInst('simv: undefined symbol: msvGetProbeByInst')
ANF: msvGetSigHandle('simv: undefined symbol: msvGetSigHandle')
ANF: msvGetProbeBySig('simv: undefined symbol: msvGetProbeBySig')
ANF: msvGetProbeInfo('simv: undefined symbol: msvGetProbeInfo')
ANF: msvRelease('simv: undefined symbol: msvRelease')
ANF: msvSetVcCallbackFunc('simv: undefined symbol: msvSetVcCallbackFunc')
ANF: msvCheckVcCallback('simv: undefined symbol: msvCheckVcCallback')
ANF: msvAddVcCallback('simv: undefined symbol: msvAddVcCallback')
ANF: msvRemoveVcCallback('simv: undefined symbol: msvRemoveVcCallback')
ANF: msvGetLatestValue('simv: undefined symbol: msvGetLatestValue')
ANF: msvSetEndofSimCallback('simv: undefined symbol: msvSetEndofSimCallback')
ANF: msvIgnoredProbe('simv: undefined symbol: msvIgnoredProbe')
ANF: msvGetThruNetInfo('simv: undefined symbol: msvGetThruNetInfo')
ANF: msvFreeThruNetInfo('simv: undefined symbol: msvFreeThruNetInfo')
ANF: PI_ace_get_output_time_unit('simv: undefined symbol: PI_ace_get_output_time_unit')
ANF: PI_ace_sim_sync('simv: undefined symbol: PI_ace_sim_sync')
ANF: msvGetRereadInitFile('simv: undefined symbol: msvGetRereadInitFile')
ANF: msvSetBeforeRereadCallback('simv: undefined symbol: msvSetBeforeRereadCallback')
ANF: msvSetAfterRereadCallback('simv: undefined symbol: msvSetAfterRereadCallback')
ANF: msvSetForceCallback('simv: undefined symbol: msvSetForceCallback')
ANF: msvSetReleaseCallback('simv: undefined symbol: msvSetReleaseCallback')
ANF: msvGetForceStatus('simv: undefined symbol: msvGetForceStatus')
ANF: vhdi_dt_get_type('simv: undefined symbol: vhdi_dt_get_type')
ANF: vhdi_dt_get_key('simv: undefined symbol: vhdi_dt_get_key')
ANF: vhdi_dt_get_vhdl_enum_info('simv: undefined symbol: vhdi_dt_get_vhdl_enum_info')
ANF: vhdi_dt_get_vhdl_physical_info('simv: undefined symbol: vhdi_dt_get_vhdl_physical_info')
ANF: vhdi_dt_get_vhdl_array_info('simv: undefined symbol: vhdi_dt_get_vhdl_array_info')
ANF: vhdi_dt_get_vhdl_record_info('simv: undefined symbol: vhdi_dt_get_vhdl_record_info')
ANF: vhdi_def_traverse_module('simv: undefined symbol: vhdi_def_traverse_module')
ANF: vhdi_def_traverse_scope('simv: undefined symbol: vhdi_def_traverse_scope')
ANF: vhdi_def_traverse_variable('simv: undefined symbol: vhdi_def_traverse_variable')
ANF: vhdi_def_get_module_id_by_vhpi('simv: undefined symbol: vhdi_def_get_module_id_by_vhpi')
ANF: vhdi_def_get_handle_by_module_id('simv: undefined symbol: vhdi_def_get_handle_by_module_id')
ANF: vhdi_def_get_variable_info_by_vhpi('simv: undefined symbol: vhdi_def_get_variable_info_by_vhpi')
ANF: vhdi_def_free('simv: undefined symbol: vhdi_def_free')
ANF: vhdi_ist_traverse_scope('simv: undefined symbol: vhdi_ist_traverse_scope')
ANF: vhdi_ist_traverse_variable('simv: undefined symbol: vhdi_ist_traverse_variable')
ANF: vhdi_ist_convert_by_vhpi('simv: undefined symbol: vhdi_ist_convert_by_vhpi')
ANF: vhdi_ist_clone('simv: undefined symbol: vhdi_ist_clone')
ANF: vhdi_ist_free('simv: undefined symbol: vhdi_ist_free')
ANF: vhdi_ist_hash_key('simv: undefined symbol: vhdi_ist_hash_key')
ANF: vhdi_ist_compare('simv: undefined symbol: vhdi_ist_compare')
ANF: vhdi_ist_get_value_addr('simv: undefined symbol: vhdi_ist_get_value_addr')
ANF: vhdi_set_scsd_callback('simv: undefined symbol: vhdi_set_scsd_callback')
ANF: vhdi_cbk_set_force_callback('simv: undefined symbol: vhdi_cbk_set_force_callback')
ANF: vhdi_trigger_init_force('simv: undefined symbol: vhdi_trigger_init_force')
ANF: vhdi_ist_check_scsd_callback('simv: undefined symbol: vhdi_ist_check_scsd_callback')
ANF: vhdi_ist_add_scsd_callback('simv: undefined symbol: vhdi_ist_add_scsd_callback')
ANF: vhdi_ist_remove_scsd_callback('simv: undefined symbol: vhdi_ist_remove_scsd_callback')
ANF: vhdi_ist_get_scsd_user_data('simv: undefined symbol: vhdi_ist_get_scsd_user_data')
ANF: vhdi_add_time_change_callback('simv: undefined symbol: vhdi_add_time_change_callback')
ANF: vhdi_get_real_value_by_value_addr('simv: undefined symbol: vhdi_get_real_value_by_value_addr')
ANF: vhdi_get_64_value_by_value_addr('simv: undefined symbol: vhdi_get_64_value_by_value_addr')
ANF: vhdi_xprop_inst_is_promoted('simv: undefined symbol: vhdi_xprop_inst_is_promoted')
ANF: vdi_ist_convert_by_vhdi('simv: undefined symbol: vdi_ist_convert_by_vhdi')
ANF: vhdi_ist_get_module_id('simv: undefined symbol: vhdi_ist_get_module_id')
ANF: vhdi_refine_foreign_scope_type('simv: undefined symbol: vhdi_refine_foreign_scope_type')
ANF: vhdi_flush_callback('simv: undefined symbol: vhdi_flush_callback')
ANF: vhdi_set_orig_name('simv: undefined symbol: vhdi_set_orig_name')
ANF: vhdi_set_dump_pt('simv: undefined symbol: vhdi_set_dump_pt')
ANF: vhdi_get_fsdb_option('simv: undefined symbol: vhdi_get_fsdb_option')
ANF: vhdi_fgp_get_mode('simv: undefined symbol: vhdi_fgp_get_mode')
ANF: vhdi_node_register_composite_var('simv: undefined symbol: vhdi_node_register_composite_var')
ANF: vhdi_node_analysis('simv: undefined symbol: vhdi_node_analysis')
ANF: vhdi_node_id('simv: undefined symbol: vhdi_node_id')
ANF: vhdi_node_ist_check_scsd_callback('simv: undefined symbol: vhdi_node_ist_check_scsd_callback')
ANF: vhdi_node_ist_add_scsd_callback('simv: undefined symbol: vhdi_node_ist_add_scsd_callback')
ANF: vhdi_node_ist_get_value_addr('simv: undefined symbol: vhdi_node_ist_get_value_addr')
VCS compile option:
 option[0]: simv
 option[1]: +v2k
 option[2]: +evalorder
 option[3]: +no_notifier
 option[4]: +vc
 option[5]: +ntb_random_seed_automatic
 option[6]: +define+DUMP
 option[7]: +FSDB=fsdb/RTL.fsdb
 option[8]: +DUMP
 option[9]: +args=
 option[10]: -cm_runsilent
 option[11]: -cm_name
 option[12]: RTL
 option[13]: -cm
 option[14]: line+cond+fsm
 option[15]: +notimingcheck
 option[16]: /app/EDA/vcs_O-2018.09-SP2/linux64/bin/vcs1
 option[17]: -Mcc=gcc
 option[18]: -Mcplusplus=g++
 option[19]: -Masflags=
 option[20]: -Mcfl= -pipe -fPIC -O -I/app/EDA/vcs_O-2018.09-SP2/include 
 option[21]: -Mxcflags= -pipe -fPIC -I/app/EDA/vcs_O-2018.09-SP2/include
 option[22]: -Mldflags= -rdynamic 
 option[23]: -Mout=simv
 option[24]: -Mamsrun=
 option[25]: -Mvcsaceobjs=
 option[26]: -Mobjects= /app/EDA/vcs_O-2018.09-SP2/linux64/lib/libvirsim.so /app/EDA/vcs_O-2018.09-SP2/linux64/lib/liberrorinf.so /app/EDA/vcs_O-2018.09-SP2/linux64/lib/libsnpsmalloc.so /app/EDA/vcs_O-2018.09-SP2/linux64/lib/libvfs.so /app/EDA/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/pli.a 
 option[27]: -Mexternalobj=
 option[28]: -Msaverestoreobj=/app/EDA/vcs_O-2018.09-SP2/linux64/lib/vcs_save_restore_new.o
 option[29]: -Mcrt0=
 option[30]: -Mcrtn=
 option[31]: -Mcsrc=
 option[32]: -Msyslibs=-ldl -lm 
 option[33]: -Xvcs_run_simv=1
 option[34]: -Xcbug=0x1
 option[35]: -full64
 option[36]: +plusarg_save
 option[37]: +v2k
 option[38]: +evalorder
 option[39]: +no_notifier
 option[40]: +vc
 option[41]: +ntb_random_seed_automatic
 option[42]: +define+DUMP
 option[43]: +FSDB=fsdb/RTL.fsdb
 option[44]: +DUMP
 option[45]: -P
 option[46]: /app/EDA/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/novas.tab
 option[47]: +args=
 option[48]: -cm_name
 option[49]: RTL
 option[50]: -cm
 option[51]: line+cond+fsm
 option[52]: +notimingcheck
 option[53]: -picarchive
 option[54]: +vcsd
 option[55]: +itf+/app/EDA/vcs_O-2018.09-SP2/linux64/lib/vcsdp.tab
 option[56]: +cli+1
 option[57]: -debug=1
 option[58]: +memcbk
 option[59]: -sverilog
 option[60]: +vpi
 option[61]: -gen_obj
 option[62]: +incdir+rtl/
 option[63]: +incdir+testbench/
 option[64]: ./tsk/timescale.v
 option[65]: -f
 option[66]: simfile/simfile_rtl.f
 option[67]: +no_notifier
Chronologic Simulation VCS Release O-2018.09-SP2_Full64
Linux 4.15.0-142-generic #146~16.04.1-Ubuntu SMP Tue Apr 13 09:27:15 UTC 2021 x86_64
CPU cores: 128
Limit information:
======================================
cputime		unlimited
filesize		unlimited
datasize		unlimited
stacksize		8192 kbytes
coredumpsize		unlimited
memoryuse		unlimited
vmemoryuse		unlimited
descriptors		1048576
memorylocked		64 kbytes
maxproc		unlimited
======================================
(Special)Runtime environment variables:

Runtime environment variables:
QRC_HOME=/app/cadence/EXT151
HOSTNAME=docker
UNAME=/bin/uname
CDSROOT=/app/cadence/IC617
XKEYSYMDB=/app/cadence/IC617/tools/plot/etc/XKeysymDB
SCRNAME=vcs
NOVAS_HOME=/app/EDA/Verdi_O-2018.09-SP2
VCS_DEPTH=0
KIT_SETUP_SAVE=/app/cadence/INCISIVE151/kits/VerificationKit
TERM=xterm
MAKEFLAGS=
CADENCE_VIP_LIC_ORDER=newrev:soc:portfolio:alacarte
VMANAGER_PATH=/app/cadence/INCISIVE151/kits/VerificationKit/soc_verification_lib:/app/cadence/INCISIVE151/kits/VerificationKit/soc_verification_lib/e_ex_lib/cdn_vm_ext/e
CDS_LOAD_ENV=CWD
dgid=1057
K2_MC_DATA=/home/ygl/Projects
LC_ALL=C
USE_CALIBRE_64=YES
CDK_DIR=/opt/PDKs/ncsu-cdk-1.6.0.beta
duid=1051
LD_LIBRARY_PATH=/app/EDA/vcs_O-2018.09-SP2/linux64/lib:/app/cadence/INCISIVE151/tools/lib/64bit:/app/cadence/INCISIVE151/tools/lib:/app/EDA/Verdi_O-2018.09-SP2/share/PLI/lib/LINUX64:/app/EDA/Verdi_O-2018.09-SP2/share/PLI/IUS/LINUX64/boot::/app/EDA/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64
CDS=/app/cadence/IC617
SCRIPT_NAME=vcs
SYNOPSYS_ROOT=/app/EDA/syn_vO-2018.06-SP1
CalibrePath=/app/mentor/calibre2016/aoi_calibre2016/aoi_cal_2016.3_28.17/bin
SPECMAN_PATH=/app/EDA/wv/O-2018.09-SP2/bin:/app/EDA/identify_O-2018.09-SP1/bin:/app/EDA/fpga_O-2018.09-SP1/bin:/app/EDA/finesim_O-2018.09-SP2/bin:/app/EDA/waveviewer_O-2018.09-SP2/bin:/app/EDA/hspice_O-2018.09-SP2/hspice/bin:/app/EDA/fm_vO-2018.06-SP1/bin:/app/EDA/nlint1412/bin:/app/EDA/Verdi_O-2018.09-SP2/bin:/app/EDA/vcs_O-2018.09-SP2/bin:/app/EDA/starrc_vO-2018.06-SP1/bin:/app/EDA/pts_vO-2018.06-SP1/bin:/app/EDA/syn_vO-2018.06-SP1/bin:/app/EDA/icc2_O-2018.06-SP1/bin:/app/EDA/icc_vO-2018.06-SP5/bin:/app/EDA/scl_2018.06-SP1/linux64/bin/:/usr/local/sbin:/usr/local/bin:/usr/sbin:/usr/bin:/sbin:/bin:/app/mentor/calibre2016/aoi_calibre2016/aoi_cal_2016.3_28.17/bin:/app/mentor/tessent_2015_4/bin:/app/cadence/IC617/tools/dfII/bin:/app/cadence/IC617/tools/plot/bin:/app/cadence/MMSIM151/bin:/app/cadence/MMSIM151/tools/relxpert/bin:/app/cadence/EXT151/bin:/app/cadence/PVS151/bin:/app/cadence/PVS151/tools/bin:/app/cadence/PVS151/tools/K2/MaskCompose/bin:/app/cadence/GENUS152/tools/bin:/app/cadence/JLS151/bin:/app/cadence/INNOVUS201/bin:/app/cadence/CTOS142/bin:/app/cadence/CONFRML171/bin:/app/cadence/STRATUS2202/bin:/app/cadence/SSV152/tools/bin:/app/cadence/INCISIVE151/bin:/app/cadence/INCISIVE151/tools/bin:/app/cadence/INCISIVE151/tools/vtools/vfault/bin:/app/cadence/INCISIVE151/kits/VerificationKit/bin:/app/cadence/VIPCAT113/utils:/app/cadence/VIPCAT113/packages:/app/cadence/VIPCAT113/vips/enet/vr_enet
SNPSLMD_LICENSE_FILE=27000@docker
username=ygl
MAKELEVEL=1
TSMC_ASU_DFM_PATH=/opt/PDKs/tsmc/CRNxxG/Assura/lvs_rcx/DFM
OVA_UUM=0
K2_VIEWER_HOME=/app/cadence/PVS151/tools/K2/Viewer
MGC_PDF_READER=evince
MFLAGS=
MMSIMHOME=/app/cadence/MMSIM151
VCS_MODE_FLAG=64
ml_seq_dir=/app/cadence/INCISIVE151/specman/src
PATH=.:/app/EDA/wv/O-2018.09-SP2/bin:/app/EDA/identify_O-2018.09-SP1/bin:/app/EDA/fpga_O-2018.09-SP1/bin:/app/EDA/finesim_O-2018.09-SP2/bin:/app/EDA/waveviewer_O-2018.09-SP2/bin:/app/EDA/hspice_O-2018.09-SP2/hspice/bin:/app/EDA/fm_vO-2018.06-SP1/bin:/app/EDA/nlint1412/bin:/app/EDA/Verdi_O-2018.09-SP2/bin:/app/EDA/vcs_O-2018.09-SP2/bin:/app/EDA/starrc_vO-2018.06-SP1/bin:/app/EDA/pts_vO-2018.06-SP1/bin:/app/EDA/syn_vO-2018.06-SP1/bin:/app/EDA/icc2_O-2018.06-SP1/bin:/app/EDA/icc_vO-2018.06-SP5/bin:/app/EDA/scl_2018.06-SP1/linux64/bin/:/usr/local/sbin:/usr/local/bin:/usr/sbin:/usr/bin:/sbin:/bin:/app/mentor/calibre2016/aoi_calibre2016/aoi_cal_2016.3_28.17/bin:/app/mentor/tessent_2015_4/bin:/app/cadence/IC617/tools/dfII/bin:/app/cadence/IC617/tools/plot/bin:/app/cadence/MMSIM151/bin:/app/cadence/MMSIM151/tools/relxpert/bin:/app/cadence/EXT151/bin:/app/cadence/PVS151/bin:/app/cadence/PVS151/tools/bin:/app/cadence/PVS151/tools/K2/MaskCompose/bin:/app/cadence/GENUS152/tools/bin:/app/cadence/JLS151/bin:/app/cadence/INNOVUS201/bin:/app/cadence/CTOS142/bin:/app/cadence/CONFRML171/bin:/app/cadence/STRATUS2202/bin:/app/cadence/SSV152/tools/bin:/app/cadence/INCISIVE151/bin:/app/cadence/INCISIVE151/tools/bin:/app/cadence/INCISIVE151/tools/vtools/vfault/bin:/app/cadence/INCISIVE151/kits/VerificationKit/bin:/app/cadence/VIPCAT113/tools/denali_64bit/bin:/app/cadence/MVS152/tools/bin:/app/cadence/XCELIUMMAIN22.09/tools/bin:/app/cadence/XCELIUMMAIN22.09/bin:/app/cadence/XCELIUMMAIN22.09/tools.lnx86/bin:/app/cadence/XCELIUMMAIN22.09/tools.lnx86/dfII/bin
QT_X11_NO_MITSHM=1
CALIBRE_HOME=/app/mentor/calibre2016/aoi_calibre2016/aoi_cal_2016.3_28.17
VERDI_HOME=/app/EDA/Verdi_O-2018.09-SP2
CDSDIR=/app/cadence/IC617
PWD=/home/ygl/code/ic2
syn_inst=/app/EDA
CADENCE_DIR=/app/cadence/IC617
VCS_HOME=/app/EDA/vcs_O-2018.09-SP2
K2_MASKCOMPOSE_HOME=/app/cadence/PVS151/tools/K2/MaskCompose
uvm_home=/app/cadence/INCISIVE151/tools/uvm
SNS_HOME=/app/EDA/nlint1412
LANG=C
VCS_ARCH_OVERRIDE=linux
VMR_MODE_FLAG=64
CDN_VIP_ROOT=/app/cadence/VIPCAT113
CDSHOME=/app/cadence/IC617
LM_LICENSE_FILE=/app/EDA/license_synopsys.dat:/app/mentor/calibre2016/license.dat:/app/cadence/license/license.dat
CDS_Netlisting_Mode=Analog
QRC_MOS_LW_PRECISION=Y
DENALI=/app/cadence/VIPCAT113/tools/denali_64bit
VCS_ARG_ADDED_FOR_TMP=1
SNPS_VCS_TMPDIR=/tmp/vcs_20241122093421_30
NCPROTECT_KEYDB=/app/cadence/INCISIVE151/kits/VerificationKit/misc/ip_keys
DMS_DESIGN=/app/cadence/INCISIVE151/kits/VerificationKit/designs/socv/ams
HOME=/home/ygl
SHLVL=4
MGC_HOME=/app/mentor/calibre2016/aoi_calibre2016/aoi_cal_2016.3_28.17
CDS_AUTO_64BIT=ALL
cur_path=/home/ygl/code/ic2
CADHOME=/app/cadence
VCS_COM=/app/EDA/vcs_O-2018.09-SP2/linux64/bin/vcs1
MGC_LIB_PATH=/app/mentor/calibre2016/aoi_calibre2016/aoi_cal_2016.3_28.17/lib
MGLS_LICENSE_FILE=/app/EDA/license_synopsys.dat:/app/mentor/calibre2016/license.dat:/app/mentor/calibre2016/license.dat
MOZILLA_HOME=/usr/bin/firefox
CDS_LIC_FILE=5280@docker
SOCV_KIT_HOME=/app/cadence/INCISIVE151/kits/VerificationKit
GOSU_VERSION=1.10
ABVIP_ISNT_DIR=/app/cadence/VIPCAT113/tools/abvip
OA_UNSUPPORTED_PLAT=linux_rhel50_gcc44x
ARCH=amd64
sysc_uni_pwd=/home/ygl/code/ic2
CDS_ENABLE_VMS=1
CDS_LIC_ONLY=1
DISPLAY=
VCS_ARCH=linux64
CDS_ROOT=/app/cadence/IC617
TOOL_HOME=/app/EDA/vcs_O-2018.09-SP2/linux64
ml_uvm=/app/cadence/INCISIVE151/tools/uvm/uvm_lib/uvm_ml/sc/ml_uvm
K2_HOME=/app/cadence/PVS151/tools/K2
CDS_INST_DIR=/app/cadence/IC617
_=./simv
VCS_HEAP_EXEC=true
VCS_PATHMAP_PRELOAD_DONE=1
VCS_EXEC_DONE=1
DVE=/app/EDA/vcs_O-2018.09-SP2/gui/dve
SPECMAN_OUTPUT_TO_TTY=1
Runtime command line arguments:
argv[0]=simv
argv[1]=+v2k
argv[2]=+evalorder
argv[3]=+no_notifier
argv[4]=+vc
argv[5]=+ntb_random_seed_automatic
argv[6]=+define+DUMP
argv[7]=+FSDB=fsdb/RTL.fsdb
argv[8]=+DUMP
argv[9]=+args=
argv[10]=-cm_runsilent
argv[11]=-cm_name
argv[12]=RTL
argv[13]=-cm
argv[14]=line+cond+fsm
argv[15]=+notimingcheck
302 profile - 100
          CPU/Mem usage: 0.280 sys,  0.260 user,  252.74M mem
303 Fri Nov 22 17:34:27 2024
304 pliAppInit
305 FSDB_GATE is set.
306 FSDB_RTL is set.
307 Enable Parallel Dumping.
308 pliAppMiscSet: New Sim Round
309 pliEntryInit
310 LIBSSCORE=found /app/EDA/Verdi_O-2018.09-SP2/share/PLI/lib/LINUXAMD64/libsscore_vcs201809.so through $NOVAS_HOME setting.
311 FSDB Dumper for VCS, Release Verdi_O-2018.09-SP2, Linux x86_64/64bit, 02/21/2019
312 (C) 1996 - 2019 by Synopsys, Inc.
313 sps_call_fsdbDumpfile_main at 0 : ./testbench/conv_tb.v(50)
314 argv[0]: (handle) conv_tb.dump_file
315 *Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
316 *Verdi* : Create FSDB file 'fsdb/RTL.fsdb'
317 compile option from '/home/ygl/code/ic2/simv.daidir/vcs_rebuild'.
318   "vcs '-debug_pp' '-full64' '+plusarg_save' '+v2k' '-sverilog' '+evalorder' '+no_notifier' '+vc' '+incdir+rtl/' '+incdir+testbench/' '+ntb_random_seed_automatic' '+define+DUMP' '+FSDB=fsdb/RTL.fsdb' '+DUMP' '-P' '/app/EDA/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/novas.tab' '/app/EDA/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/pli.a' '+args=' '-cm_name' 'RTL' '-cm' 'line+cond+fsm' '+notimingcheck' './tsk/timescale.v' '-f' 'simfile/simfile_rtl.f' '-R' 2>&1"
319 FSDB_VCS_ENABLE_FAST_VC is enable
320 sps_call_fsdbDumpvars_vd_main at 0 : ./testbench/conv_tb.v(51)
321 argv[0]: (0)
322 argv[1]: (handle) conv_tb
323 [spi_vcs_vd_ppi_create_root]: no upf option
324 FSDB dumper cannot dump UPF related power signal ($power_tree): no ppiPowerNetwork.
325 *Verdi* : Begin traversing the scope (conv_tb), layer (0).
326 *Verdi* : End of traversing.
327 pliAppHDL_DumpVarComplete traverse var: profile - 
          CPU/Mem usage: 0.290 sys,  0.260 user,  347.69M mem
                   incr: 0.000 sys,  0.000 user,  7.20M mem
                   accu: 0.000 sys,  0.000 user,  7.20M mem
              accu incr: 0.000 sys,  0.000 user,  7.20M mem

          Count usage: 153 var,  149 idcode,  128 callback
                 incr: 153 var,  149 idcode,  128 callback
                 accu: 153 var,  149 idcode,  128 callback
            accu incr: 153 var,  149 idcode,  128 callback
328 Fri Nov 22 17:34:28 2024
329 pliAppHDL_DumpVarComplete: profile - 
          CPU/Mem usage: 0.290 sys,  0.260 user,  348.75M mem
                   incr: 0.000 sys,  0.000 user,  1.05M mem
                   accu: 0.000 sys,  0.000 user,  8.25M mem
              accu incr: 0.000 sys,  0.000 user,  1.05M mem

          Count usage: 153 var,  149 idcode,  128 callback
                 incr: 0 var,  0 idcode,  0 callback
                 accu: 153 var,  149 idcode,  128 callback
            accu incr: 0 var,  0 idcode,  0 callback
330 Fri Nov 22 17:34:28 2024
331 sps_call_fsdbDumpMDA_vd_main at 0 : ./testbench/conv_tb.v(52)
332 *Verdi* : Begin traversing the MDAs, layer (0).
333 *Verdi* : Enable +mda and +packedmda dumping.
334 *Verdi* : End of traversing the MDAs.
335 pliAppHDL_DumpVarComplete traverse var: profile - 
          CPU/Mem usage: 0.290 sys,  0.260 user,  348.75M mem
                   incr: 0.000 sys,  0.000 user,  0.00M mem
                   accu: 0.000 sys,  0.000 user,  0.00M mem
              accu incr: 0.000 sys,  0.000 user,  0.00M mem

          Count usage: 893 var,  889 idcode,  130 callback
                 incr: 740 var,  740 idcode,  2 callback
                 accu: 740 var,  740 idcode,  2 callback
            accu incr: 740 var,  740 idcode,  2 callback
336 Fri Nov 22 17:34:28 2024
337 pliAppHDL_DumpVarComplete: profile - 
          CPU/Mem usage: 0.290 sys,  0.260 user,  348.75M mem
                   incr: 0.000 sys,  0.000 user,  0.00M mem
                   accu: 0.000 sys,  0.000 user,  0.00M mem
              accu incr: 0.000 sys,  0.000 user,  0.00M mem

          Count usage: 893 var,  889 idcode,  130 callback
                 incr: 0 var,  0 idcode,  0 callback
                 accu: 740 var,  740 idcode,  2 callback
            accu incr: 0 var,  0 idcode,  0 callback
338 Fri Nov 22 17:34:28 2024
339 End of simulation at 16600000
340 Fri Nov 22 17:34:28 2024
341 Begin FSDB profile info:
342 FSDB Writer : bc1(1730) bcn(135310) mtf/stf(0/0)
FSDB Writer elapsed time : flush(0.262234) io wait(0.000000) theadpool wait(0.000000) target functin(0.000000)
FSDB Writer cpu time : MT Compression : 0
343 End FSDB profile info
344 Parallel profile    -  Flush:4 Expand:0 ProduceWait:0 ConsumerWait:0 BlockUsed:1
345                        ProduceTime:0.593955066 ConsumerTime:0.010748645 Buffer:64MB
346 SimExit
347 Sim process exit
