 
****************************************
Report : area
Design : CEN598_HW2
Version: L-2016.03
Date   : Sat Feb 24 20:45:47 2018
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'CEN598_HW2' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    saed32hvt_ss0p7v125c (File: /usr/local/synopsys/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p7v125c.db)
    saed32rvt_ss0p7v125c (File: /usr/local/synopsys/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p7v125c.db)
    saed32lvt_ss0p7v125c (File: /usr/local/synopsys/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p7v125c.db)

Number of ports:                        22802
Number of nets:                        244005
Number of cells:                       196277
Number of combinational cells:         166054
Number of sequential cells:             30175
Number of macros/black boxes:               0
Number of buf/inv:                      16272
Number of references:                      44

Combinational area:             497578.365947
Buf/Inv area:                    24082.431441
Noncombinational area:          214458.655656
Macro/Black Box area:                0.000000
Net Interconnect area:          348743.239996

Total cell area:                712037.021604
Total area:                    1060780.261599
1
