$date
	Sun Oct 02 00:30:48 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux81_tb $end
$var event 1 ! watchdog $end
$var event 1 " tb_cycle_update $end
$var event 1 # randomize_inputs $end
$var event 1 $ error $end
$var event 1 % cycle_select $end
$var wire 1 & out $end
$var reg 1 ' D0 $end
$var reg 1 ( D1 $end
$var reg 1 ) D2 $end
$var reg 1 * D3 $end
$var reg 1 + D4 $end
$var reg 1 , D5 $end
$var reg 1 - D6 $end
$var reg 1 . D7 $end
$var reg 3 / Sel_Baud_Rate [2:0] $end
$var integer 32 0 tb_cycle_number [31:0] $end
$var integer 32 1 total_errors [31:0] $end
$scope module mux_for_clocks $end
$var wire 1 ' D0 $end
$var wire 1 ( D1 $end
$var wire 1 ) D2 $end
$var wire 1 * D3 $end
$var wire 1 + D4 $end
$var wire 1 , D5 $end
$var wire 1 - D6 $end
$var wire 1 . D7 $end
$var wire 3 2 Sel_Baud_Rate [2:0] $end
$var reg 1 & out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 2
b0 1
b10 0
b0 /
0.
1-
1,
1+
1*
1)
1(
0'
0&
1%
1$
1#
1"
1!
$end
#5
1&
b1 /
b1 2
#15
b10 /
b10 2
#25
b11 /
b11 2
#35
b100 /
b100 2
#45
b101 /
b101 2
#55
b110 /
b110 2
#65
0&
b111 /
b111 2
#70
1!
b11 0
1"
#80
