

================================================================
== Vitis HLS Report for 'solveCooling'
================================================================
* Date:           Mon Feb 26 21:34:42 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-sbv484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.860 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  60.000 ns|  60.000 ns|    7|    7|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.70>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%temperature_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %temperature" [/home/soham/Downloads/newton_law_of_cooling/hls_component/newton_hls.cpp:5->/home/soham/Downloads/newton_law_of_cooling/hls_component/newton_hls.cpp:11]   --->   Operation 8 'read' 'temperature_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln5 = sext i32 %temperature_read" [/home/soham/Downloads/newton_law_of_cooling/hls_component/newton_hls.cpp:5->/home/soham/Downloads/newton_law_of_cooling/hls_component/newton_hls.cpp:11]   --->   Operation 9 'sext' 'sext_ln5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%mediumTemperature_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %mediumTemperature" [/home/soham/Downloads/newton_law_of_cooling/hls_component/newton_hls.cpp:5->/home/soham/Downloads/newton_law_of_cooling/hls_component/newton_hls.cpp:11]   --->   Operation 10 'read' 'mediumTemperature_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln5_1 = sext i32 %mediumTemperature_read" [/home/soham/Downloads/newton_law_of_cooling/hls_component/newton_hls.cpp:5->/home/soham/Downloads/newton_law_of_cooling/hls_component/newton_hls.cpp:11]   --->   Operation 11 'sext' 'sext_ln5_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (2.70ns)   --->   "%sub_ln5 = sub i33 %sext_ln5, i33 %sext_ln5_1" [/home/soham/Downloads/newton_law_of_cooling/hls_component/newton_hls.cpp:5->/home/soham/Downloads/newton_law_of_cooling/hls_component/newton_hls.cpp:11]   --->   Operation 12 'sub' 'sub_ln5' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.86>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%coolingConstant_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coolingConstant" [/home/soham/Downloads/newton_law_of_cooling/hls_component/newton_hls.cpp:5->/home/soham/Downloads/newton_law_of_cooling/hls_component/newton_hls.cpp:11]   --->   Operation 13 'read' 'coolingConstant_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln5_2 = sext i32 %coolingConstant_read" [/home/soham/Downloads/newton_law_of_cooling/hls_component/newton_hls.cpp:5->/home/soham/Downloads/newton_law_of_cooling/hls_component/newton_hls.cpp:11]   --->   Operation 14 'sext' 'sext_ln5_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln5_3 = sext i33 %sub_ln5" [/home/soham/Downloads/newton_law_of_cooling/hls_component/newton_hls.cpp:5->/home/soham/Downloads/newton_law_of_cooling/hls_component/newton_hls.cpp:11]   --->   Operation 15 'sext' 'sext_ln5_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [2/2] (6.86ns)   --->   "%mul_ln5 = mul i48 %sext_ln5_3, i48 %sext_ln5_2" [/home/soham/Downloads/newton_law_of_cooling/hls_component/newton_hls.cpp:5->/home/soham/Downloads/newton_law_of_cooling/hls_component/newton_hls.cpp:11]   --->   Operation 16 'mul' 'mul_ln5' <Predicate = true> <Delay = 6.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.86>
ST_3 : Operation 17 [1/2] (6.86ns)   --->   "%mul_ln5 = mul i48 %sext_ln5_3, i48 %sext_ln5_2" [/home/soham/Downloads/newton_law_of_cooling/hls_component/newton_hls.cpp:5->/home/soham/Downloads/newton_law_of_cooling/hls_component/newton_hls.cpp:11]   --->   Operation 17 'mul' 'mul_ln5' <Predicate = true> <Delay = 6.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.13>
ST_4 : Operation 18 [1/1] (3.13ns)   --->   "%sub_ln5_1 = sub i48 0, i48 %mul_ln5" [/home/soham/Downloads/newton_law_of_cooling/hls_component/newton_hls.cpp:5->/home/soham/Downloads/newton_law_of_cooling/hls_component/newton_hls.cpp:11]   --->   Operation 18 'sub' 'sub_ln5_1' <Predicate = true> <Delay = 3.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%derivative = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %sub_ln5_1, i32 16, i32 47" [/home/soham/Downloads/newton_law_of_cooling/hls_component/newton_hls.cpp:5->/home/soham/Downloads/newton_law_of_cooling/hls_component/newton_hls.cpp:11]   --->   Operation 19 'partselect' 'derivative' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.86>
ST_5 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln14 = sext i32 %derivative" [/home/soham/Downloads/newton_law_of_cooling/hls_component/newton_hls.cpp:14]   --->   Operation 20 'sext' 'sext_ln14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 21 [1/1] (0.00ns)   --->   "%timeStep_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %timeStep" [/home/soham/Downloads/newton_law_of_cooling/hls_component/newton_hls.cpp:14]   --->   Operation 21 'read' 'timeStep_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln14_1 = sext i32 %timeStep_read" [/home/soham/Downloads/newton_law_of_cooling/hls_component/newton_hls.cpp:14]   --->   Operation 22 'sext' 'sext_ln14_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 23 [2/2] (6.86ns)   --->   "%mul_ln14 = mul i48 %sext_ln14, i48 %sext_ln14_1" [/home/soham/Downloads/newton_law_of_cooling/hls_component/newton_hls.cpp:14]   --->   Operation 23 'mul' 'mul_ln14' <Predicate = true> <Delay = 6.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.86>
ST_6 : Operation 24 [1/2] (6.86ns)   --->   "%mul_ln14 = mul i48 %sext_ln14, i48 %sext_ln14_1" [/home/soham/Downloads/newton_law_of_cooling/hls_component/newton_hls.cpp:14]   --->   Operation 24 'mul' 'mul_ln14' <Predicate = true> <Delay = 6.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.13>
ST_7 : Operation 25 [1/1] (0.00ns)   --->   "%spectopmodule_ln9 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [/home/soham/Downloads/newton_law_of_cooling/hls_component/newton_hls.cpp:9]   --->   Operation 25 'spectopmodule' 'spectopmodule_ln9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %temperature"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %temperature, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mediumTemperature"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mediumTemperature, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %coolingConstant"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coolingConstant, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %timeStep"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %timeStep, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %temperature_read, i16 0" [/home/soham/Downloads/newton_law_of_cooling/hls_component/newton_hls.cpp:14]   --->   Operation 34 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 35 [1/1] (3.13ns)   --->   "%add_ln14 = add i48 %shl_ln, i48 %mul_ln14" [/home/soham/Downloads/newton_law_of_cooling/hls_component/newton_hls.cpp:14]   --->   Operation 35 'add' 'add_ln14' <Predicate = true> <Delay = 3.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %add_ln14, i32 16, i32 47" [/home/soham/Downloads/newton_law_of_cooling/hls_component/newton_hls.cpp:14]   --->   Operation 36 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %temperature, i32 %trunc_ln" [/home/soham/Downloads/newton_law_of_cooling/hls_component/newton_hls.cpp:14]   --->   Operation 37 'write' 'write_ln14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "%ret_ln15 = ret" [/home/soham/Downloads/newton_law_of_cooling/hls_component/newton_hls.cpp:15]   --->   Operation 38 'ret' 'ret_ln15' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.702ns
The critical path consists of the following:
	wire read operation ('temperature_read', /home/soham/Downloads/newton_law_of_cooling/hls_component/newton_hls.cpp:5->/home/soham/Downloads/newton_law_of_cooling/hls_component/newton_hls.cpp:11) on port 'temperature' (/home/soham/Downloads/newton_law_of_cooling/hls_component/newton_hls.cpp:5->/home/soham/Downloads/newton_law_of_cooling/hls_component/newton_hls.cpp:11) [15]  (0.000 ns)
	'sub' operation 33 bit ('sub_ln5', /home/soham/Downloads/newton_law_of_cooling/hls_component/newton_hls.cpp:5->/home/soham/Downloads/newton_law_of_cooling/hls_component/newton_hls.cpp:11) [19]  (2.702 ns)

 <State 2>: 6.860ns
The critical path consists of the following:
	wire read operation ('coolingConstant_read', /home/soham/Downloads/newton_law_of_cooling/hls_component/newton_hls.cpp:5->/home/soham/Downloads/newton_law_of_cooling/hls_component/newton_hls.cpp:11) on port 'coolingConstant' (/home/soham/Downloads/newton_law_of_cooling/hls_component/newton_hls.cpp:5->/home/soham/Downloads/newton_law_of_cooling/hls_component/newton_hls.cpp:11) [14]  (0.000 ns)
	'mul' operation 48 bit ('mul_ln5', /home/soham/Downloads/newton_law_of_cooling/hls_component/newton_hls.cpp:5->/home/soham/Downloads/newton_law_of_cooling/hls_component/newton_hls.cpp:11) [22]  (6.860 ns)

 <State 3>: 6.860ns
The critical path consists of the following:
	'mul' operation 48 bit ('mul_ln5', /home/soham/Downloads/newton_law_of_cooling/hls_component/newton_hls.cpp:5->/home/soham/Downloads/newton_law_of_cooling/hls_component/newton_hls.cpp:11) [22]  (6.860 ns)

 <State 4>: 3.132ns
The critical path consists of the following:
	'sub' operation 48 bit ('sub_ln5_1', /home/soham/Downloads/newton_law_of_cooling/hls_component/newton_hls.cpp:5->/home/soham/Downloads/newton_law_of_cooling/hls_component/newton_hls.cpp:11) [23]  (3.132 ns)

 <State 5>: 6.860ns
The critical path consists of the following:
	'mul' operation 48 bit ('mul_ln14', /home/soham/Downloads/newton_law_of_cooling/hls_component/newton_hls.cpp:14) [28]  (6.860 ns)

 <State 6>: 6.860ns
The critical path consists of the following:
	'mul' operation 48 bit ('mul_ln14', /home/soham/Downloads/newton_law_of_cooling/hls_component/newton_hls.cpp:14) [28]  (6.860 ns)

 <State 7>: 3.132ns
The critical path consists of the following:
	'add' operation 48 bit ('add_ln14', /home/soham/Downloads/newton_law_of_cooling/hls_component/newton_hls.cpp:14) [30]  (3.132 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
