# compile vhdl design source files
vhdl xil_defaultlib  "../../../lab1.srcs/sources_1/new/main_mod.vhd"
vhdl xil_defaultlib  "../../../lab1.srcs/sources_1/new/main.vhd"
vhdl xil_defaultlib  "../../../lab1.srcs/sim_1/new/main_tb.vhd"

# Do not sort compile order
nosort
