// Seed: 2370474779
module module_0;
  wire id_2;
  assign id_1 = "";
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  always_comb #id_4
    @(*)
      @(~1) begin : LABEL_0
        id_1 = new;
      end
  module_0 modCall_1 ();
  id_5(
      id_4, -1'b0, id_3
  );
  logic [7:0][1 : 1 'd0] id_6;
endmodule
program module_2 (
    output tri  id_0,
    input  tri0 id_1,
    input  wire id_2,
    output wor  id_3,
    output wire id_4,
    input  wor  id_5
);
  wire id_7;
  module_0 modCall_1 ();
  wire id_8;
endmodule
