// Seed: 2673861128
module module_0 (
    input  wire id_0,
    output tri1 id_1
);
  logic [1 : -1 'h0] id_3;
endmodule
module module_1 (
    output tri id_0,
    input tri id_1,
    input supply0 id_2,
    input wor id_3,
    output uwire id_4
);
  module_0 modCall_1 (
      id_3,
      id_0
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 #(
    parameter id_22 = 32'd28,
    parameter id_8  = 32'd54
) (
    input supply1 id_0,
    input uwire id_1
    , id_25,
    input tri0 id_2,
    output supply1 id_3,
    output supply0 id_4,
    input wand id_5,
    output supply1 id_6,
    input wor id_7,
    input wand _id_8,
    input supply0 id_9,
    output supply0 id_10,
    input wor id_11,
    input uwire id_12,
    output uwire id_13,
    input tri id_14
    , id_26,
    output wire id_15,
    output wand id_16,
    output wor id_17,
    input supply0 id_18,
    input tri id_19,
    output wire id_20,
    input wand id_21,
    output tri0 _id_22,
    output supply1 id_23
);
  supply0 id_27 = -1'h0;
  xor primCall (
      id_20, id_14, id_21, id_12, id_18, id_2, id_11, id_25, id_0, id_27, id_7, id_19, id_26
  );
  module_0 modCall_1 (
      id_0,
      id_20
  );
  assign modCall_1.type_4 = 0;
  logic [id_22 : id_8] id_28;
  ;
endmodule
