{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1496469866463 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Symbol File Quartus Prime " "Running Quartus Prime Create Symbol File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1496469866463 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 02 23:04:26 2017 " "Processing started: Fri Jun 02 23:04:26 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1496469866463 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1496469866463 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 141LProj -c TopLevel --generate_symbol=D:/School_Work/CSE141LProjects/TopLevel.sv " "Command: quartus_map --read_settings_files=on --write_settings_files=off 141LProj -c TopLevel --generate_symbol=D:/School_Work/CSE141LProjects/TopLevel.sv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1496469866463 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DataRAM.sv(33) " "Verilog HDL warning at DataRAM.sv(33): extended using \"x\" or \"z\"" {  } { { "DataRAM.sv" "" { Text "D:/School_Work/CSE141LProjects/DataRAM.sv" 33 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1496469866651 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "halt HALT toplevel.sv(16) " "Verilog HDL Declaration information at toplevel.sv(16): object \"halt\" differs only in case from object \"HALT\" in the same scope" {  } { { "toplevel.sv" "" { Text "D:/School_Work/CSE141LProjects/toplevel.sv" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1496469866654 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "instrOut instrROM.sv(10) " "Verilog HDL Implicit Net warning at instrROM.sv(10): created implicit net for \"instrOut\"" {  } { { "instrROM.sv" "" { Text "D:/School_Work/CSE141LProjects/instrROM.sv" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1496469866654 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "memWriteValue toplevel.sv(62) " "Verilog HDL Implicit Net warning at toplevel.sv(62): created implicit net for \"memWriteValue\"" {  } { { "toplevel.sv" "" { Text "D:/School_Work/CSE141LProjects/toplevel.sv" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1496469866654 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BRANCH toplevel.sv(66) " "Verilog HDL Implicit Net warning at toplevel.sv(66): created implicit net for \"BRANCH\"" {  } { { "toplevel.sv" "" { Text "D:/School_Work/CSE141LProjects/toplevel.sv" 66 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1496469866654 ""}
{ "Error" "EVRFX_SV_ILLEGAL_IMPLICIT_PORT_CONNECT" "OPCODE uut Control matching object in present scope does not have an equivalent data type Control_tb.sv(42) " "SystemVerilog error at Control_tb.sv(42): can't implicitly connect port \"OPCODE\" on instance \"uut\" of module \"Control\" - matching object in present scope does not have an equivalent data type" {  } { { "Control_tb.sv" "" { Text "D:/School_Work/CSE141LProjects/Control_tb.sv" 42 0 0 } }  } 0 10897 "SystemVerilog error at %5!s!: can't implicitly connect port \"%1!s!\" on instance \"%2!s!\" of module \"%3!s!\" - %4!s!" 0 0 "Design Software" 0 -1 1496469866683 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "OPCODE Control.sv(15) " "HDL error at Control.sv(15): see declaration for object \"OPCODE\"" {  } { { "Control.sv" "" { Text "D:/School_Work/CSE141LProjects/Control.sv" 15 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Design Software" 0 -1 1496469866683 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "OPCODE Control_tb.sv(27) " "HDL error at Control_tb.sv(27): see declaration for object \"OPCODE\"" {  } { { "Control_tb.sv" "" { Text "D:/School_Work/CSE141LProjects/Control_tb.sv" 27 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Design Software" 0 -1 1496469866683 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Create Symbol File 3 s 3 s Quartus Prime " "Quartus Prime Create Symbol File was unsuccessful. 3 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "550 " "Peak virtual memory: 550 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1496469866684 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jun 02 23:04:26 2017 " "Processing ended: Fri Jun 02 23:04:26 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1496469866684 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1496469866684 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1496469866684 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1496469866684 ""}
