{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1739275899816 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Symbol File Quartus II 64-Bit " "Running Quartus II 64-Bit Create Symbol File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1739275899817 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 11 09:11:39 2025 " "Processing started: Tue Feb 11 09:11:39 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1739275899817 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1739275899817 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off timer -c timer --generate_symbol=C:/Users/aluno/Desktop/LCL-C1-2024.2-main/LCL-C1-2024.2-main/projeto_final_C1/PF/blow.sv " "Command: quartus_map --read_settings_files=on --write_settings_files=off timer -c timer --generate_symbol=C:/Users/aluno/Desktop/LCL-C1-2024.2-main/LCL-C1-2024.2-main/projeto_final_C1/PF/blow.sv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1739275899817 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LFSRop.sv(5) " "Verilog HDL information at LFSRop.sv(5): always construct contains both blocking and non-blocking assignments" {  } { { "LFSRop.sv" "" { Text "C:/Users/aluno/Desktop/LCL-C1-2024.2-main/LCL-C1-2024.2-main/projeto_final_C1/PF/LFSRop.sv" 5 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1739275900466 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LFSRpass.sv(5) " "Verilog HDL information at LFSRpass.sv(5): always construct contains both blocking and non-blocking assignments" {  } { { "LFSRpass.sv" "" { Text "C:/Users/aluno/Desktop/LCL-C1-2024.2-main/LCL-C1-2024.2-main/projeto_final_C1/PF/LFSRpass.sv" 5 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1739275900483 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Create Symbol File 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Create Symbol File was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4551 " "Peak virtual memory: 4551 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1739275900589 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 11 09:11:40 2025 " "Processing ended: Tue Feb 11 09:11:40 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1739275900589 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1739275900589 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1739275900589 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1739275900589 ""}
