Protel Design System Design Rule Check
PCB File : C:\Users\Thales\Desktop\M1 Mécat\Conception Électronique\Cours\Eval 1\Evaluation-2-M1-2024\Eval_2_M1\PCB1.PcbDoc
Date     : 16/12/2024
Time     : 12:21:17

Processing Rule : Clearance Constraint (Gap=0.254mm) (All),(All)
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad B3-A1(24.003mm,26.766mm) on Multi-Layer And Pad B3-A2(24.003mm,24.766mm) on Multi-Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad B3-A1(24.003mm,26.766mm) on Multi-Layer And Pad B3-B1(24.003mm,28.766mm) on Multi-Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad B3-A3(24.003mm,34.766mm) on Multi-Layer And Pad B3-B3(24.003mm,32.766mm) on Multi-Layer 
Rule Violations :3

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Un-Routed Net Constraint: Track (0mm,0mm)(0mm,40mm) on Top Layer Dead Copper - Net Not Assigned.
   Violation between Un-Routed Net Constraint: Track (0mm,0mm)(50mm,0mm) on Top Layer Dead Copper - Net Not Assigned.
   Violation between Un-Routed Net Constraint: Track (0mm,40mm)(50mm,40mm) on Top Layer Dead Copper - Net Not Assigned.
   Violation between Un-Routed Net Constraint: Net GND Between Track (37.29mm,26.035mm)(37.294mm,26.031mm) on Top Layer And Track (37.979mm,14.224mm)(38.042mm,14.161mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Via (27.432mm,37.084mm) from Top Layer to Bottom Layer And Track (37.29mm,26.035mm)(37.294mm,26.031mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Track (50mm,0mm)(50mm,40mm) on Top Layer Dead Copper - Net Not Assigned.
Rule Violations :6

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.254mm) (Max=0.254mm) (Preferred=0.254mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
   Violation between Hole Size Constraint: (2.97mm > 2.54mm) Pad B3-MH1(13.003mm,23.966mm) on Multi-Layer Actual Hole Size = 2.97mm
   Violation between Hole Size Constraint: (2.97mm > 2.54mm) Pad B3-MH2(13.003mm,35.566mm) on Multi-Layer Actual Hole Size = 2.97mm
Rule Violations :2

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad 10k-1(36.507mm,28.321mm) on Top Layer And Pad 10k-2(37.407mm,28.321mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad 10uc-1(31.654mm,22.987mm) on Top Layer And Pad 10uc-2(30.734mm,22.987mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad C1-1(36.37mm,26.035mm) on Top Layer And Pad C1-2(37.29mm,26.035mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad R1-1(37.465mm,31.554mm) on Top Layer And Pad R1-2(37.465mm,32.454mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad R2-1(39.936mm,32.385mm) on Top Layer And Pad R2-2(40.836mm,32.385mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad R3-1(29.104mm,31.496mm) on Top Layer And Pad R3-2(28.204mm,31.496mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad R4-1(28.977mm,34.671mm) on Top Layer And Pad R4-2(28.077mm,34.671mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
Rule Violations :7

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (4.71mm,4.566mm) on Top Overlay And Pad J1-1(4.86mm,5.816mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (4.71mm,4.566mm) on Top Overlay And Pad J1-1(4.86mm,5.816mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (4.71mm,4.566mm) on Top Overlay And Pad J1-1(4.86mm,5.816mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad B2-1(30.855mm,18.034mm) on Top Layer And Track (29.942mm,18.734mm)(31.767mm,18.734mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad B2-1(30.855mm,18.034mm) on Top Layer And Track (32.117mm,9.124mm)(32.117mm,19.324mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad B2-10(37.979mm,12.954mm) on Top Layer And Track (36.717mm,9.124mm)(36.717mm,19.324mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad B2-11(37.979mm,14.224mm) on Top Layer And Track (36.717mm,9.124mm)(36.717mm,19.324mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad B2-12(37.979mm,15.494mm) on Top Layer And Track (36.717mm,9.124mm)(36.717mm,19.324mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad B2-13(37.979mm,16.764mm) on Top Layer And Track (36.717mm,9.124mm)(36.717mm,19.324mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad B2-14(37.979mm,18.034mm) on Top Layer And Track (36.717mm,9.124mm)(36.717mm,19.324mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad B2-2(30.855mm,16.764mm) on Top Layer And Track (32.117mm,9.124mm)(32.117mm,19.324mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad B2-3(30.855mm,15.494mm) on Top Layer And Track (32.117mm,9.124mm)(32.117mm,19.324mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad B2-4(30.855mm,14.224mm) on Top Layer And Track (32.117mm,9.124mm)(32.117mm,19.324mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad B2-5(30.855mm,12.954mm) on Top Layer And Track (32.117mm,9.124mm)(32.117mm,19.324mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad B2-6(30.855mm,11.684mm) on Top Layer And Track (32.117mm,9.124mm)(32.117mm,19.324mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad B2-7(30.855mm,10.414mm) on Top Layer And Track (32.117mm,9.124mm)(32.117mm,19.324mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad B2-8(37.979mm,10.414mm) on Top Layer And Track (36.717mm,9.124mm)(36.717mm,19.324mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad B2-9(37.979mm,11.684mm) on Top Layer And Track (36.717mm,9.124mm)(36.717mm,19.324mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.046mm < 0.254mm) Between Pad R1-1(37.465mm,31.554mm) on Top Layer And Text "10k" (36.271mm,29.591mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.046mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R4-1(28.977mm,34.671mm) on Top Layer And Text "R3" (27.965mm,32.766mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R4-2(28.077mm,34.671mm) on Top Layer And Text "R3" (27.965mm,32.766mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
Rule Violations :21

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "10uc" (30.455mm,24.308mm) on Top Overlay And Text "C1" (35.56mm,23.241mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "10uc" (30.455mm,24.308mm) on Top Overlay And Track (30.236mm,25.997mm)(32.912mm,25.997mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.204mm < 0.254mm) Between Text "R1" (37.211mm,33.706mm) on Top Overlay And Text "R2" (39.7mm,33.655mm) on Top Overlay Silk Text to Silk Clearance [0.204mm]
Rule Violations :3

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 42
Waived Violations : 0
Time Elapsed        : 00:00:00