INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelinedcpu
INFO: [VRFC 10-311] analyzing module pipepc
INFO: [VRFC 10-311] analyzing module program_counter_cal
INFO: [VRFC 10-311] analyzing module pipeif
INFO: [VRFC 10-311] analyzing module mux4x32
INFO: [VRFC 10-311] analyzing module mux2x5
INFO: [VRFC 10-311] analyzing module mux2x32
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-311] analyzing module cla_32
INFO: [VRFC 10-311] analyzing module cla_16
INFO: [VRFC 10-311] analyzing module cla_8
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-311] analyzing module cla_2
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-311] analyzing module gp
INFO: [VRFC 10-311] analyzing module pl_inst_mem
INFO: [VRFC 10-311] analyzing module pipeif_id
INFO: [VRFC 10-311] analyzing module pipeid
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module pipeidcu
INFO: [VRFC 10-311] analyzing module pipeid_exe
INFO: [VRFC 10-311] analyzing module pipeexe
INFO: [VRFC 10-311] analyzing module alu
WARNING: [VRFC 10-3380] identifier 'd_lui' is used before its declaration [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:466]
INFO: [VRFC 10-311] analyzing module addsub32
INFO: [VRFC 10-311] analyzing module shift
INFO: [VRFC 10-311] analyzing module pipeexe_mem
INFO: [VRFC 10-311] analyzing module pipemem
INFO: [VRFC 10-311] analyzing module pl_data_mem
INFO: [VRFC 10-311] analyzing module pipemem_wb
INFO: [VRFC 10-311] analyzing module pipewb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sim_1/new/final_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_tb
