/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] _00_;
  reg [6:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [24:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [5:0] celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire [5:0] celloutsig_0_2z;
  wire celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [11:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [21:0] celloutsig_0_8z;
  wire [14:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [33:0] celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  wire [13:0] celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  wire [5:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = celloutsig_1_0z ? celloutsig_1_1z[1] : celloutsig_1_6z[3];
  assign celloutsig_1_17z = ~(celloutsig_1_5z[24] & celloutsig_1_4z);
  assign celloutsig_0_37z = ~celloutsig_0_34z;
  assign celloutsig_0_12z = celloutsig_0_8z[12] ^ celloutsig_0_5z;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _00_ <= 6'h00;
    else _00_ <= { in_data[58:54], celloutsig_0_0z };
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _01_ <= 7'h00;
    else _01_ <= { celloutsig_0_15z, celloutsig_0_2z };
  assign celloutsig_0_2z = { in_data[67:64], celloutsig_0_1z, celloutsig_0_1z } & { in_data[71:69], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_5z = { in_data[188:172], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_3z } / { 1'h1, in_data[187:155] };
  assign celloutsig_0_0z = in_data[32:11] >= in_data[25:4];
  assign celloutsig_0_34z = { celloutsig_0_6z[9:3], celloutsig_0_22z, celloutsig_0_17z, celloutsig_0_0z } >= { celloutsig_0_2z[5:3], celloutsig_0_6z };
  assign celloutsig_0_7z = celloutsig_0_2z[2:0] <= { celloutsig_0_6z[2:1], celloutsig_0_1z };
  assign celloutsig_0_15z = celloutsig_0_8z[12:10] <= { celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_12z };
  assign celloutsig_0_4z = { celloutsig_0_2z, celloutsig_0_1z } && { celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_5z = ! { _00_[5:1], celloutsig_0_4z };
  assign celloutsig_0_10z = ! _00_[4:0];
  assign celloutsig_0_13z = ! celloutsig_0_2z;
  assign celloutsig_1_0z = in_data[140:128] < in_data[175:163];
  assign celloutsig_1_4z = { celloutsig_1_1z, celloutsig_1_2z } < { celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_1z = in_data[53:44] < { in_data[79:71], celloutsig_0_0z };
  assign celloutsig_1_6z = { celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_4z } % { 1'h1, in_data[144:141], in_data[96] };
  assign celloutsig_1_7z = { celloutsig_1_5z[23:14], celloutsig_1_3z } % { 1'h1, celloutsig_1_5z[3:0], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_6z };
  assign celloutsig_0_8z = { in_data[47:35], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_1z, _00_ } % { 1'h1, celloutsig_0_2z[4:2], _00_, _00_, _00_[5:1], in_data[0] };
  assign celloutsig_1_19z = { celloutsig_1_5z[8:3], celloutsig_1_0z } !== { celloutsig_1_17z, celloutsig_1_9z };
  assign celloutsig_1_2z = in_data[105] & in_data[155];
  assign celloutsig_0_22z = ~^ celloutsig_0_8z[12:6];
  assign celloutsig_1_3z = celloutsig_1_1z[3:0] >> { celloutsig_1_1z[2:0], celloutsig_1_2z };
  assign celloutsig_0_6z = { in_data[36:31], _00_ } >> { in_data[70:61], celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_17z = { celloutsig_0_11z[5:1], celloutsig_0_15z } >> celloutsig_0_6z[7:2];
  assign celloutsig_0_11z = { in_data[71], celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_0z } <<< { celloutsig_0_2z[1:0], celloutsig_0_10z, celloutsig_0_8z };
  assign celloutsig_1_1z = in_data[150:146] >>> in_data[166:162];
  assign celloutsig_1_8z = celloutsig_1_7z[8:4] >>> celloutsig_1_1z;
  assign celloutsig_1_9z = { celloutsig_1_8z[4], celloutsig_1_1z } >>> { celloutsig_1_4z, celloutsig_1_8z };
  assign celloutsig_0_9z = in_data[73:59] >>> { _00_, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_0_14z = { celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_0z } >>> { celloutsig_0_9z[13:12], celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_7z };
  assign celloutsig_0_36z = ~((in_data[20] & celloutsig_0_14z[0]) | _01_[6]);
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_36z, celloutsig_0_37z };
endmodule
