<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4541" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4541{left:789px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_4541{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_4541{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4541{left:190px;bottom:998px;}
#t5_4541{left:425px;bottom:998px;letter-spacing:-0.11px;}
#t6_4541{left:690px;bottom:998px;letter-spacing:-0.12px;}
#t7_4541{left:190px;bottom:973px;}
#t8_4541{left:425px;bottom:973px;letter-spacing:-0.12px;}
#t9_4541{left:690px;bottom:973px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ta_4541{left:190px;bottom:949px;}
#tb_4541{left:425px;bottom:949px;letter-spacing:-0.12px;}
#tc_4541{left:690px;bottom:949px;letter-spacing:-0.11px;}
#td_4541{left:190px;bottom:924px;}
#te_4541{left:425px;bottom:924px;letter-spacing:-0.12px;}
#tf_4541{left:690px;bottom:924px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tg_4541{left:190px;bottom:900px;}
#th_4541{left:425px;bottom:900px;letter-spacing:-0.12px;}
#ti_4541{left:690px;bottom:900px;letter-spacing:-0.11px;}
#tj_4541{left:190px;bottom:875px;letter-spacing:-0.17px;}
#tk_4541{left:425px;bottom:875px;letter-spacing:-0.12px;}
#tl_4541{left:690px;bottom:875px;letter-spacing:-0.12px;}
#tm_4541{left:190px;bottom:851px;letter-spacing:-0.17px;}
#tn_4541{left:425px;bottom:851px;letter-spacing:-0.12px;}
#to_4541{left:690px;bottom:851px;letter-spacing:-0.12px;}
#tp_4541{left:190px;bottom:826px;letter-spacing:-0.21px;}
#tq_4541{left:425px;bottom:826px;letter-spacing:-0.11px;}
#tr_4541{left:690px;bottom:826px;letter-spacing:-0.11px;}
#ts_4541{left:190px;bottom:802px;letter-spacing:-0.21px;}
#tt_4541{left:425px;bottom:802px;letter-spacing:-0.12px;}
#tu_4541{left:690px;bottom:802px;letter-spacing:-0.11px;}
#tv_4541{left:190px;bottom:778px;letter-spacing:-0.21px;}
#tw_4541{left:425px;bottom:778px;letter-spacing:-0.12px;}
#tx_4541{left:690px;bottom:778px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#ty_4541{left:190px;bottom:753px;letter-spacing:-0.21px;}
#tz_4541{left:425px;bottom:753px;letter-spacing:-0.12px;}
#t10_4541{left:690px;bottom:753px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t11_4541{left:190px;bottom:729px;letter-spacing:-0.13px;}
#t12_4541{left:425px;bottom:729px;letter-spacing:-0.11px;}
#t13_4541{left:690px;bottom:729px;letter-spacing:-0.12px;}
#t14_4541{left:190px;bottom:704px;letter-spacing:-0.14px;}
#t15_4541{left:425px;bottom:704px;letter-spacing:-0.14px;}
#t16_4541{left:190px;bottom:680px;letter-spacing:-0.13px;}
#t17_4541{left:425px;bottom:680px;letter-spacing:-0.12px;}
#t18_4541{left:690px;bottom:680px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t19_4541{left:190px;bottom:655px;letter-spacing:-0.21px;}
#t1a_4541{left:425px;bottom:655px;letter-spacing:-0.11px;}
#t1b_4541{left:690px;bottom:655px;letter-spacing:-0.12px;}
#t1c_4541{left:190px;bottom:631px;letter-spacing:-0.14px;}
#t1d_4541{left:425px;bottom:631px;letter-spacing:-0.14px;}
#t1e_4541{left:79px;bottom:606px;letter-spacing:-0.14px;}
#t1f_4541{left:141px;bottom:606px;letter-spacing:-0.18px;}
#t1g_4541{left:190px;bottom:606px;letter-spacing:-0.14px;}
#t1h_4541{left:425px;bottom:606px;letter-spacing:-0.11px;}
#t1i_4541{left:425px;bottom:585px;letter-spacing:-0.11px;}
#t1j_4541{left:425px;bottom:568px;letter-spacing:-0.12px;}
#t1k_4541{left:190px;bottom:544px;}
#t1l_4541{left:425px;bottom:544px;letter-spacing:-0.11px;}
#t1m_4541{left:425px;bottom:522px;letter-spacing:-0.11px;word-spacing:-0.09px;}
#t1n_4541{left:425px;bottom:506px;letter-spacing:-0.13px;word-spacing:-0.08px;}
#t1o_4541{left:425px;bottom:489px;letter-spacing:-0.11px;}
#t1p_4541{left:690px;bottom:544px;letter-spacing:-0.14px;}
#t1q_4541{left:190px;bottom:464px;letter-spacing:-0.11px;}
#t1r_4541{left:425px;bottom:464px;letter-spacing:-0.14px;}
#t1s_4541{left:190px;bottom:440px;}
#t1t_4541{left:425px;bottom:440px;letter-spacing:-0.11px;}
#t1u_4541{left:425px;bottom:423px;letter-spacing:-0.11px;}
#t1v_4541{left:425px;bottom:402px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t1w_4541{left:458px;bottom:402px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1x_4541{left:458px;bottom:385px;letter-spacing:-0.11px;}
#t1y_4541{left:458px;bottom:368px;letter-spacing:-0.11px;}
#t1z_4541{left:458px;bottom:351px;letter-spacing:-0.12px;word-spacing:-0.11px;}
#t20_4541{left:458px;bottom:334px;letter-spacing:-0.12px;}
#t21_4541{left:458px;bottom:318px;letter-spacing:-0.12px;}
#t22_4541{left:425px;bottom:298px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#t23_4541{left:458px;bottom:298px;letter-spacing:-0.11px;}
#t24_4541{left:425px;bottom:278px;letter-spacing:-0.11px;}
#t25_4541{left:425px;bottom:261px;letter-spacing:-0.11px;}
#t26_4541{left:425px;bottom:244px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t27_4541{left:425px;bottom:228px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t28_4541{left:425px;bottom:206px;letter-spacing:-0.1px;}
#t29_4541{left:425px;bottom:189px;letter-spacing:-0.12px;}
#t2a_4541{left:425px;bottom:173px;letter-spacing:-0.1px;}
#t2b_4541{left:690px;bottom:440px;letter-spacing:-0.14px;}
#t2c_4541{left:190px;bottom:148px;letter-spacing:-0.11px;}
#t2d_4541{left:425px;bottom:148px;letter-spacing:-0.14px;}
#t2e_4541{left:309px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.02px;}
#t2f_4541{left:385px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.04px;}
#t2g_4541{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t2h_4541{left:101px;bottom:1046px;letter-spacing:-0.13px;}
#t2i_4541{left:192px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.27px;}
#t2j_4541{left:240px;bottom:1046px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2k_4541{left:489px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t2l_4541{left:740px;bottom:1046px;letter-spacing:-0.18px;}
#t2m_4541{left:83px;bottom:1022px;letter-spacing:-0.13px;}
#t2n_4541{left:129px;bottom:1022px;letter-spacing:-0.13px;}

.s1_4541{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4541{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4541{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4541{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4541{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4541" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4541Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4541" style="-webkit-user-select: none;"><object width="935" height="1210" data="4541/4541.svg" type="image/svg+xml" id="pdf4541" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4541" class="t s1_4541">Vol. 4 </span><span id="t2_4541" class="t s1_4541">2-19 </span>
<span id="t3_4541" class="t s2_4541">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4541" class="t s3_4541">5 </span><span id="t5_4541" class="t s3_4541">Critical Temperature Status log (R/WC0) </span><span id="t6_4541" class="t s3_4541">If CPUID.01H:EDX[22] = 1 </span>
<span id="t7_4541" class="t s3_4541">6 </span><span id="t8_4541" class="t s3_4541">Thermal Threshold #1 Status (R/O) </span><span id="t9_4541" class="t s3_4541">If CPUID.01H:ECX[8] = 1 </span>
<span id="ta_4541" class="t s3_4541">7 </span><span id="tb_4541" class="t s3_4541">Thermal Threshold #1 log (R/WC0) </span><span id="tc_4541" class="t s3_4541">If CPUID.01H:ECX[8] = 1 </span>
<span id="td_4541" class="t s3_4541">8 </span><span id="te_4541" class="t s3_4541">Thermal Threshold #2 Status (R/O) </span><span id="tf_4541" class="t s3_4541">If CPUID.01H:ECX[8] = 1 </span>
<span id="tg_4541" class="t s3_4541">9 </span><span id="th_4541" class="t s3_4541">Thermal Threshold #2 log (R/WC0) </span><span id="ti_4541" class="t s3_4541">If CPUID.01H:ECX[8] = 1 </span>
<span id="tj_4541" class="t s3_4541">10 </span><span id="tk_4541" class="t s3_4541">Power Limitation Status (R/O) </span><span id="tl_4541" class="t s3_4541">If CPUID.06H:EAX[4] = 1 </span>
<span id="tm_4541" class="t s3_4541">11 </span><span id="tn_4541" class="t s3_4541">Power Limitation log (R/WC0) </span><span id="to_4541" class="t s3_4541">If CPUID.06H:EAX[4] = 1 </span>
<span id="tp_4541" class="t s3_4541">12 </span><span id="tq_4541" class="t s3_4541">Current Limit Status (R/O) </span><span id="tr_4541" class="t s3_4541">If CPUID.06H:EAX[7] = 1 </span>
<span id="ts_4541" class="t s3_4541">13 </span><span id="tt_4541" class="t s3_4541">Current Limit log (R/WC0) </span><span id="tu_4541" class="t s3_4541">If CPUID.06H:EAX[7] = 1 </span>
<span id="tv_4541" class="t s3_4541">14 </span><span id="tw_4541" class="t s3_4541">Cross Domain Limit Status (R/O) </span><span id="tx_4541" class="t s3_4541">If CPUID.06H:EAX[7] = 1 </span>
<span id="ty_4541" class="t s3_4541">15 </span><span id="tz_4541" class="t s3_4541">Cross Domain Limit log (R/WC0) </span><span id="t10_4541" class="t s3_4541">If CPUID.06H:EAX[7] = 1 </span>
<span id="t11_4541" class="t s3_4541">22:16 </span><span id="t12_4541" class="t s3_4541">Digital Readout (R/O) </span><span id="t13_4541" class="t s3_4541">If CPUID.06H:EAX[0] = 1 </span>
<span id="t14_4541" class="t s3_4541">26:23 </span><span id="t15_4541" class="t s3_4541">Reserved </span>
<span id="t16_4541" class="t s3_4541">30:27 </span><span id="t17_4541" class="t s3_4541">Resolution in Degrees Celsius (R/O) </span><span id="t18_4541" class="t s3_4541">If CPUID.06H:EAX[0] = 1 </span>
<span id="t19_4541" class="t s3_4541">31 </span><span id="t1a_4541" class="t s3_4541">Reading Valid (R/O) </span><span id="t1b_4541" class="t s3_4541">If CPUID.06H:EAX[0] = 1 </span>
<span id="t1c_4541" class="t s3_4541">63:32 </span><span id="t1d_4541" class="t s3_4541">Reserved </span>
<span id="t1e_4541" class="t s3_4541">1A0H </span><span id="t1f_4541" class="t s3_4541">416 </span><span id="t1g_4541" class="t s3_4541">IA32_MISC_ENABLE </span><span id="t1h_4541" class="t s3_4541">Enable Misc. Processor Features (R/W) </span>
<span id="t1i_4541" class="t s3_4541">Allows a variety of processor functions to </span>
<span id="t1j_4541" class="t s3_4541">be enabled and disabled. </span>
<span id="t1k_4541" class="t s3_4541">0 </span><span id="t1l_4541" class="t s3_4541">Fast-Strings Enable </span>
<span id="t1m_4541" class="t s3_4541">When set, the fast-strings feature (for REP </span>
<span id="t1n_4541" class="t s3_4541">MOVS and REP STORS) is enabled (default). </span>
<span id="t1o_4541" class="t s3_4541">When clear, fast-strings are disabled. </span>
<span id="t1p_4541" class="t s3_4541">0F_0H </span>
<span id="t1q_4541" class="t s3_4541">2:1 </span><span id="t1r_4541" class="t s3_4541">Reserved </span>
<span id="t1s_4541" class="t s3_4541">3 </span><span id="t1t_4541" class="t s3_4541">Automatic Thermal Control Circuit Enable </span>
<span id="t1u_4541" class="t s3_4541">(R/W) </span>
<span id="t1v_4541" class="t s3_4541">1 = </span><span id="t1w_4541" class="t s3_4541">Setting this bit enables the thermal </span>
<span id="t1x_4541" class="t s3_4541">control circuit (TCC) portion of the </span>
<span id="t1y_4541" class="t s3_4541">Intel Thermal Monitor feature. This </span>
<span id="t1z_4541" class="t s3_4541">allows the processor to automatically </span>
<span id="t20_4541" class="t s3_4541">reduce power consumption in </span>
<span id="t21_4541" class="t s3_4541">response to TCC activation. </span>
<span id="t22_4541" class="t s3_4541">0 = </span><span id="t23_4541" class="t s3_4541">Disabled. </span>
<span id="t24_4541" class="t s3_4541">Note: In some products clearing this bit </span>
<span id="t25_4541" class="t s3_4541">might be ignored in critical thermal </span>
<span id="t26_4541" class="t s3_4541">conditions, and TM1, TM2, and adaptive </span>
<span id="t27_4541" class="t s3_4541">thermal throttling will still be activated. </span>
<span id="t28_4541" class="t s3_4541">The default value of this field varies with </span>
<span id="t29_4541" class="t s3_4541">product. See respective tables where </span>
<span id="t2a_4541" class="t s3_4541">default value is listed. </span>
<span id="t2b_4541" class="t s3_4541">0F_0H </span>
<span id="t2c_4541" class="t s3_4541">6:4 </span><span id="t2d_4541" class="t s3_4541">Reserved </span>
<span id="t2e_4541" class="t s4_4541">Table 2-2. </span><span id="t2f_4541" class="t s4_4541">IA-32 Architectural MSRs (Contd.) </span>
<span id="t2g_4541" class="t s5_4541">Register </span>
<span id="t2h_4541" class="t s5_4541">Address </span>
<span id="t2i_4541" class="t s5_4541">Architectural MSR Name / Bit Fields </span>
<span id="t2j_4541" class="t s5_4541">(Former MSR Name) </span><span id="t2k_4541" class="t s5_4541">MSR/Bit Description </span><span id="t2l_4541" class="t s5_4541">Comment </span>
<span id="t2m_4541" class="t s5_4541">Hex </span><span id="t2n_4541" class="t s5_4541">Decimal </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
