Loading db file '/usr/local/eda/synLibs/asap7/7nm/db/asap7.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : rca_w_regs
Version: T-2022.03-SP5
Date   : Wed May 17 14:04:38 2023
****************************************


Library(s) Used:

    asap7 (File: /usr/local/eda/synLibs/asap7/7nm/db/asap7.db)


Operating Conditions: PVT_0P7V_25C   Library: asap7
Wire Load Model Mode: top


Global Operating Voltage = 0.7  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ps
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
rca_w_regs                             2.81e-02    0.377 6.83e+03    0.405 100.0
  adder (rca_width4)                   1.32e-02 1.22e-02 2.36e+03 2.54e-02   6.3
    fas[3].fa (fulladder_1)            2.70e-03 2.61e-03  483.896 5.31e-03   1.3
    fas[2].fa (fulladder_2)            4.26e-03 3.72e-03  684.078 7.98e-03   2.0
    fas[1].fa (fulladder_3)            3.92e-03 3.73e-03  729.376 7.65e-03   1.9
    fas[0].fa (fulladder_0)            2.32e-03 2.12e-03  459.901 4.44e-03   1.1
1
