{
  "Top": "LSTM_Top",
  "RtlTop": "LSTM_Top",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1"
  },
  "HlsSolution": {"Config": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ]},
  "Args": {
    "in": {
      "index": "0",
      "type": {
        "kinds": [
          "struct",
          "array"
        ],
        "dataType": "ap_axiu<32, 1, 1, 1>",
        "arraySizes": ["784"],
        "structImpl": "flat-interface",
        "fields": {
          "data": {
            "order": "0",
            "dataType": "ap_uint",
            "dataWidth": "32",
            "portRef": "TDATA",
            "structImpl": "interface"
          },
          "keep": {
            "order": "1",
            "dataType": "ap_uint",
            "dataWidth": "4",
            "portRef": "TDATA",
            "structImpl": "interface"
          },
          "strb": {
            "order": "2",
            "dataType": "ap_uint",
            "dataWidth": "4",
            "portRef": "TDATA",
            "structImpl": "interface"
          },
          "user": {
            "order": "3",
            "dataType": "ap_uint",
            "dataWidth": "1",
            "portRef": "TDATA",
            "structImpl": "interface"
          },
          "last": {
            "order": "4",
            "dataType": "ap_uint",
            "dataWidth": "1",
            "portRef": "TDATA",
            "structImpl": "interface"
          },
          "id": {
            "order": "5",
            "dataType": "ap_uint",
            "dataWidth": "1",
            "portRef": "TDATA",
            "structImpl": "interface"
          },
          "dest": {
            "order": "6",
            "dataType": "ap_uint",
            "dataWidth": "1",
            "portRef": "TDATA",
            "structImpl": "interface"
          }
        }
      }
    },
    "out": {
      "index": "1",
      "type": {
        "kinds": [
          "struct",
          "array"
        ],
        "dataType": "ap_axiu<32, 1, 1, 1>",
        "arraySizes": ["5"],
        "structImpl": "flat-interface",
        "fields": {
          "data": {
            "order": "0",
            "dataType": "ap_uint",
            "dataWidth": "32",
            "portRef": "TDATA",
            "structImpl": "interface"
          },
          "keep": {
            "order": "1",
            "dataType": "ap_uint",
            "dataWidth": "4",
            "portRef": "TDATA",
            "structImpl": "interface"
          },
          "strb": {
            "order": "2",
            "dataType": "ap_uint",
            "dataWidth": "4",
            "portRef": "TDATA",
            "structImpl": "interface"
          },
          "user": {
            "order": "3",
            "dataType": "ap_uint",
            "dataWidth": "1",
            "portRef": "TDATA",
            "structImpl": "interface"
          },
          "last": {
            "order": "4",
            "dataType": "ap_uint",
            "dataWidth": "1",
            "portRef": "TDATA",
            "structImpl": "interface"
          },
          "id": {
            "order": "5",
            "dataType": "ap_uint",
            "dataWidth": "1",
            "portRef": "TDATA",
            "structImpl": "interface"
          },
          "dest": {
            "order": "6",
            "dataType": "ap_uint",
            "dataWidth": "1",
            "portRef": "TDATA",
            "structImpl": "interface"
          }
        }
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "413741",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "LSTM_Top",
    "Version": "1.0",
    "DisplayName": "Lstm_top",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": [
      "..\/rnn_top.cpp",
      "..\/rnn.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/gemvm.vhd",
      "impl\/vhdl\/gemvm1.vhd",
      "impl\/vhdl\/gemvm1_Weight_lc_0.vhd",
      "impl\/vhdl\/gemvm1_Weight_lc_1.vhd",
      "impl\/vhdl\/gemvm1_Weight_lc_2.vhd",
      "impl\/vhdl\/gemvm1_Weight_lc_3.vhd",
      "impl\/vhdl\/gemvm1_Weight_lc_4.vhd",
      "impl\/vhdl\/gemvm1_Weight_lc_5.vhd",
      "impl\/vhdl\/gemvm1_Weight_lc_6.vhd",
      "impl\/vhdl\/gemvm1_Weight_lc_7.vhd",
      "impl\/vhdl\/gemvm1_Weight_lc_8.vhd",
      "impl\/vhdl\/gemvm1_Weight_lc_9.vhd",
      "impl\/vhdl\/gemvm1_Weight_lc_10.vhd",
      "impl\/vhdl\/gemvm1_Weight_lc_11.vhd",
      "impl\/vhdl\/gemvm1_Weight_lc_12.vhd",
      "impl\/vhdl\/gemvm1_Weight_lc_13.vhd",
      "impl\/vhdl\/gemvm1_Weight_lc_14.vhd",
      "impl\/vhdl\/gemvm1_Weight_lc_15.vhd",
      "impl\/vhdl\/gemvm1_Weight_lc_16.vhd",
      "impl\/vhdl\/gemvm1_Weight_lc_17.vhd",
      "impl\/vhdl\/gemvm1_Weight_lc_18.vhd",
      "impl\/vhdl\/gemvm1_Weight_lc_19.vhd",
      "impl\/vhdl\/gemvm1_Weight_lc_20.vhd",
      "impl\/vhdl\/gemvm1_Weight_lc_21.vhd",
      "impl\/vhdl\/gemvm1_Weight_lc_22.vhd",
      "impl\/vhdl\/gemvm1_Weight_lc_23.vhd",
      "impl\/vhdl\/gemvm1_Weight_lc_24.vhd",
      "impl\/vhdl\/gemvm1_Weight_lc_25.vhd",
      "impl\/vhdl\/gemvm1_Weight_lc_26.vhd",
      "impl\/vhdl\/gemvm1_Weight_lc_27.vhd",
      "impl\/vhdl\/gemvm1_Weight_lc_28.vhd",
      "impl\/vhdl\/gemvm1_Weight_lc_29.vhd",
      "impl\/vhdl\/gemvm1_Weight_lc_30.vhd",
      "impl\/vhdl\/gemvm1_Weight_lc_31.vhd",
      "impl\/vhdl\/gemvm1_Weight_lc_32.vhd",
      "impl\/vhdl\/gemvm1_Weight_lc_33.vhd",
      "impl\/vhdl\/gemvm1_Weight_lc_34.vhd",
      "impl\/vhdl\/gemvm1_Weight_lc_35.vhd",
      "impl\/vhdl\/gemvm1_Weight_lc_36.vhd",
      "impl\/vhdl\/gemvm1_Weight_lc_37.vhd",
      "impl\/vhdl\/gemvm1_Weight_lc_38.vhd",
      "impl\/vhdl\/gemvm1_Weight_lc_39.vhd",
      "impl\/vhdl\/gemvm1_Weight_lc_40.vhd",
      "impl\/vhdl\/gemvm1_Weight_lc_41.vhd",
      "impl\/vhdl\/gemvm1_Weight_lc_42.vhd",
      "impl\/vhdl\/gemvm1_Weight_lc_43.vhd",
      "impl\/vhdl\/gemvm1_Weight_lc_44.vhd",
      "impl\/vhdl\/gemvm1_Weight_lc_45.vhd",
      "impl\/vhdl\/gemvm1_Weight_lc_46.vhd",
      "impl\/vhdl\/gemvm1_Weight_lc_47.vhd",
      "impl\/vhdl\/gemvm1_Weight_lc_48.vhd",
      "impl\/vhdl\/gemvm1_Weight_lc_49.vhd",
      "impl\/vhdl\/gemvm1_Weight_lc_50.vhd",
      "impl\/vhdl\/gemvm1_Weight_lc_51.vhd",
      "impl\/vhdl\/gemvm1_Weight_lc_52.vhd",
      "impl\/vhdl\/gemvm1_Weight_lc_53.vhd",
      "impl\/vhdl\/gemvm1_Weight_lc_54.vhd",
      "impl\/vhdl\/gemvm1_Weight_lc_55.vhd",
      "impl\/vhdl\/gemvm1_Weight_lc_56.vhd",
      "impl\/vhdl\/gemvm1_Weight_lc_57.vhd",
      "impl\/vhdl\/gemvm1_Weight_lc_58.vhd",
      "impl\/vhdl\/gemvm1_Weight_lc_59.vhd",
      "impl\/vhdl\/gemvm1_Weight_lc_60.vhd",
      "impl\/vhdl\/gemvm1_Weight_lc_61.vhd",
      "impl\/vhdl\/gemvm1_Weight_lc_62.vhd",
      "impl\/vhdl\/gemvm1_Weight_lc_63.vhd",
      "impl\/vhdl\/geva_1.vhd",
      "impl\/vhdl\/hprod.vhd",
      "impl\/vhdl\/infer.vhd",
      "impl\/vhdl\/infer_Bias0_c.vhd",
      "impl\/vhdl\/infer_Bias0_f.vhd",
      "impl\/vhdl\/infer_Bias0_i.vhd",
      "impl\/vhdl\/infer_Bias0_o.vhd",
      "impl\/vhdl\/infer_Bias_lc.vhd",
      "impl\/vhdl\/infer_gate_f.vhd",
      "impl\/vhdl\/infer_stat_C.vhd",
      "impl\/vhdl\/infer_vec_i.vhd",
      "impl\/vhdl\/infer_Weight0_c.vhd",
      "impl\/vhdl\/infer_Weight0_f.vhd",
      "impl\/vhdl\/infer_Weight0_i.vhd",
      "impl\/vhdl\/infer_Weight0_o.vhd",
      "impl\/vhdl\/lipnet_lstm.vhd",
      "impl\/vhdl\/lipnet_lstm_img_dat.vhd",
      "impl\/vhdl\/lipnet_lstm_res.vhd",
      "impl\/vhdl\/LSTM_Top_dadd_64nfYi.vhd",
      "impl\/vhdl\/LSTM_Top_ddiv_64ng8j.vhd",
      "impl\/vhdl\/LSTM_Top_dexp_64nhbi.vhd",
      "impl\/vhdl\/LSTM_Top_dsub_64nibs.vhd",
      "impl\/vhdl\/LSTM_Top_fadd_32nbkb.vhd",
      "impl\/vhdl\/LSTM_Top_fdiv_32njbC.vhd",
      "impl\/vhdl\/LSTM_Top_fmul_32ncud.vhd",
      "impl\/vhdl\/LSTM_Top_fpext_32eOg.vhd",
      "impl\/vhdl\/LSTM_Top_fptrunc_dEe.vhd",
      "impl\/vhdl\/regslice_core.vhd",
      "impl\/vhdl\/sigmoid.vhd",
      "impl\/vhdl\/tanh.vhd",
      "impl\/vhdl\/LSTM_Top.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/gemvm.v",
      "impl\/verilog\/gemvm1.v",
      "impl\/verilog\/gemvm1_Weight_lc_0.v",
      "impl\/verilog\/gemvm1_Weight_lc_0_rom.dat",
      "impl\/verilog\/gemvm1_Weight_lc_1.v",
      "impl\/verilog\/gemvm1_Weight_lc_1_rom.dat",
      "impl\/verilog\/gemvm1_Weight_lc_2.v",
      "impl\/verilog\/gemvm1_Weight_lc_2_rom.dat",
      "impl\/verilog\/gemvm1_Weight_lc_3.v",
      "impl\/verilog\/gemvm1_Weight_lc_3_rom.dat",
      "impl\/verilog\/gemvm1_Weight_lc_4.v",
      "impl\/verilog\/gemvm1_Weight_lc_4_rom.dat",
      "impl\/verilog\/gemvm1_Weight_lc_5.v",
      "impl\/verilog\/gemvm1_Weight_lc_5_rom.dat",
      "impl\/verilog\/gemvm1_Weight_lc_6.v",
      "impl\/verilog\/gemvm1_Weight_lc_6_rom.dat",
      "impl\/verilog\/gemvm1_Weight_lc_7.v",
      "impl\/verilog\/gemvm1_Weight_lc_7_rom.dat",
      "impl\/verilog\/gemvm1_Weight_lc_8.v",
      "impl\/verilog\/gemvm1_Weight_lc_8_rom.dat",
      "impl\/verilog\/gemvm1_Weight_lc_9.v",
      "impl\/verilog\/gemvm1_Weight_lc_9_rom.dat",
      "impl\/verilog\/gemvm1_Weight_lc_10.v",
      "impl\/verilog\/gemvm1_Weight_lc_10_rom.dat",
      "impl\/verilog\/gemvm1_Weight_lc_11.v",
      "impl\/verilog\/gemvm1_Weight_lc_11_rom.dat",
      "impl\/verilog\/gemvm1_Weight_lc_12.v",
      "impl\/verilog\/gemvm1_Weight_lc_12_rom.dat",
      "impl\/verilog\/gemvm1_Weight_lc_13.v",
      "impl\/verilog\/gemvm1_Weight_lc_13_rom.dat",
      "impl\/verilog\/gemvm1_Weight_lc_14.v",
      "impl\/verilog\/gemvm1_Weight_lc_14_rom.dat",
      "impl\/verilog\/gemvm1_Weight_lc_15.v",
      "impl\/verilog\/gemvm1_Weight_lc_15_rom.dat",
      "impl\/verilog\/gemvm1_Weight_lc_16.v",
      "impl\/verilog\/gemvm1_Weight_lc_16_rom.dat",
      "impl\/verilog\/gemvm1_Weight_lc_17.v",
      "impl\/verilog\/gemvm1_Weight_lc_17_rom.dat",
      "impl\/verilog\/gemvm1_Weight_lc_18.v",
      "impl\/verilog\/gemvm1_Weight_lc_18_rom.dat",
      "impl\/verilog\/gemvm1_Weight_lc_19.v",
      "impl\/verilog\/gemvm1_Weight_lc_19_rom.dat",
      "impl\/verilog\/gemvm1_Weight_lc_20.v",
      "impl\/verilog\/gemvm1_Weight_lc_20_rom.dat",
      "impl\/verilog\/gemvm1_Weight_lc_21.v",
      "impl\/verilog\/gemvm1_Weight_lc_21_rom.dat",
      "impl\/verilog\/gemvm1_Weight_lc_22.v",
      "impl\/verilog\/gemvm1_Weight_lc_22_rom.dat",
      "impl\/verilog\/gemvm1_Weight_lc_23.v",
      "impl\/verilog\/gemvm1_Weight_lc_23_rom.dat",
      "impl\/verilog\/gemvm1_Weight_lc_24.v",
      "impl\/verilog\/gemvm1_Weight_lc_24_rom.dat",
      "impl\/verilog\/gemvm1_Weight_lc_25.v",
      "impl\/verilog\/gemvm1_Weight_lc_25_rom.dat",
      "impl\/verilog\/gemvm1_Weight_lc_26.v",
      "impl\/verilog\/gemvm1_Weight_lc_26_rom.dat",
      "impl\/verilog\/gemvm1_Weight_lc_27.v",
      "impl\/verilog\/gemvm1_Weight_lc_27_rom.dat",
      "impl\/verilog\/gemvm1_Weight_lc_28.v",
      "impl\/verilog\/gemvm1_Weight_lc_28_rom.dat",
      "impl\/verilog\/gemvm1_Weight_lc_29.v",
      "impl\/verilog\/gemvm1_Weight_lc_29_rom.dat",
      "impl\/verilog\/gemvm1_Weight_lc_30.v",
      "impl\/verilog\/gemvm1_Weight_lc_30_rom.dat",
      "impl\/verilog\/gemvm1_Weight_lc_31.v",
      "impl\/verilog\/gemvm1_Weight_lc_31_rom.dat",
      "impl\/verilog\/gemvm1_Weight_lc_32.v",
      "impl\/verilog\/gemvm1_Weight_lc_32_rom.dat",
      "impl\/verilog\/gemvm1_Weight_lc_33.v",
      "impl\/verilog\/gemvm1_Weight_lc_33_rom.dat",
      "impl\/verilog\/gemvm1_Weight_lc_34.v",
      "impl\/verilog\/gemvm1_Weight_lc_34_rom.dat",
      "impl\/verilog\/gemvm1_Weight_lc_35.v",
      "impl\/verilog\/gemvm1_Weight_lc_35_rom.dat",
      "impl\/verilog\/gemvm1_Weight_lc_36.v",
      "impl\/verilog\/gemvm1_Weight_lc_36_rom.dat",
      "impl\/verilog\/gemvm1_Weight_lc_37.v",
      "impl\/verilog\/gemvm1_Weight_lc_37_rom.dat",
      "impl\/verilog\/gemvm1_Weight_lc_38.v",
      "impl\/verilog\/gemvm1_Weight_lc_38_rom.dat",
      "impl\/verilog\/gemvm1_Weight_lc_39.v",
      "impl\/verilog\/gemvm1_Weight_lc_39_rom.dat",
      "impl\/verilog\/gemvm1_Weight_lc_40.v",
      "impl\/verilog\/gemvm1_Weight_lc_40_rom.dat",
      "impl\/verilog\/gemvm1_Weight_lc_41.v",
      "impl\/verilog\/gemvm1_Weight_lc_41_rom.dat",
      "impl\/verilog\/gemvm1_Weight_lc_42.v",
      "impl\/verilog\/gemvm1_Weight_lc_42_rom.dat",
      "impl\/verilog\/gemvm1_Weight_lc_43.v",
      "impl\/verilog\/gemvm1_Weight_lc_43_rom.dat",
      "impl\/verilog\/gemvm1_Weight_lc_44.v",
      "impl\/verilog\/gemvm1_Weight_lc_44_rom.dat",
      "impl\/verilog\/gemvm1_Weight_lc_45.v",
      "impl\/verilog\/gemvm1_Weight_lc_45_rom.dat",
      "impl\/verilog\/gemvm1_Weight_lc_46.v",
      "impl\/verilog\/gemvm1_Weight_lc_46_rom.dat",
      "impl\/verilog\/gemvm1_Weight_lc_47.v",
      "impl\/verilog\/gemvm1_Weight_lc_47_rom.dat",
      "impl\/verilog\/gemvm1_Weight_lc_48.v",
      "impl\/verilog\/gemvm1_Weight_lc_48_rom.dat",
      "impl\/verilog\/gemvm1_Weight_lc_49.v",
      "impl\/verilog\/gemvm1_Weight_lc_49_rom.dat",
      "impl\/verilog\/gemvm1_Weight_lc_50.v",
      "impl\/verilog\/gemvm1_Weight_lc_50_rom.dat",
      "impl\/verilog\/gemvm1_Weight_lc_51.v",
      "impl\/verilog\/gemvm1_Weight_lc_51_rom.dat",
      "impl\/verilog\/gemvm1_Weight_lc_52.v",
      "impl\/verilog\/gemvm1_Weight_lc_52_rom.dat",
      "impl\/verilog\/gemvm1_Weight_lc_53.v",
      "impl\/verilog\/gemvm1_Weight_lc_53_rom.dat",
      "impl\/verilog\/gemvm1_Weight_lc_54.v",
      "impl\/verilog\/gemvm1_Weight_lc_54_rom.dat",
      "impl\/verilog\/gemvm1_Weight_lc_55.v",
      "impl\/verilog\/gemvm1_Weight_lc_55_rom.dat",
      "impl\/verilog\/gemvm1_Weight_lc_56.v",
      "impl\/verilog\/gemvm1_Weight_lc_56_rom.dat",
      "impl\/verilog\/gemvm1_Weight_lc_57.v",
      "impl\/verilog\/gemvm1_Weight_lc_57_rom.dat",
      "impl\/verilog\/gemvm1_Weight_lc_58.v",
      "impl\/verilog\/gemvm1_Weight_lc_58_rom.dat",
      "impl\/verilog\/gemvm1_Weight_lc_59.v",
      "impl\/verilog\/gemvm1_Weight_lc_59_rom.dat",
      "impl\/verilog\/gemvm1_Weight_lc_60.v",
      "impl\/verilog\/gemvm1_Weight_lc_60_rom.dat",
      "impl\/verilog\/gemvm1_Weight_lc_61.v",
      "impl\/verilog\/gemvm1_Weight_lc_61_rom.dat",
      "impl\/verilog\/gemvm1_Weight_lc_62.v",
      "impl\/verilog\/gemvm1_Weight_lc_62_rom.dat",
      "impl\/verilog\/gemvm1_Weight_lc_63.v",
      "impl\/verilog\/gemvm1_Weight_lc_63_rom.dat",
      "impl\/verilog\/geva_1.v",
      "impl\/verilog\/hprod.v",
      "impl\/verilog\/infer.v",
      "impl\/verilog\/infer_Bias0_c.v",
      "impl\/verilog\/infer_Bias0_c_rom.dat",
      "impl\/verilog\/infer_Bias0_f.v",
      "impl\/verilog\/infer_Bias0_f_rom.dat",
      "impl\/verilog\/infer_Bias0_i.v",
      "impl\/verilog\/infer_Bias0_i_rom.dat",
      "impl\/verilog\/infer_Bias0_o.v",
      "impl\/verilog\/infer_Bias0_o_rom.dat",
      "impl\/verilog\/infer_Bias_lc.v",
      "impl\/verilog\/infer_Bias_lc_rom.dat",
      "impl\/verilog\/infer_gate_f.v",
      "impl\/verilog\/infer_stat_C.v",
      "impl\/verilog\/infer_vec_i.v",
      "impl\/verilog\/infer_Weight0_c.v",
      "impl\/verilog\/infer_Weight0_c_rom.dat",
      "impl\/verilog\/infer_Weight0_f.v",
      "impl\/verilog\/infer_Weight0_f_rom.dat",
      "impl\/verilog\/infer_Weight0_i.v",
      "impl\/verilog\/infer_Weight0_i_rom.dat",
      "impl\/verilog\/infer_Weight0_o.v",
      "impl\/verilog\/infer_Weight0_o_rom.dat",
      "impl\/verilog\/lipnet_lstm.v",
      "impl\/verilog\/lipnet_lstm_img_dat.v",
      "impl\/verilog\/lipnet_lstm_res.v",
      "impl\/verilog\/LSTM_Top_dadd_64nfYi.v",
      "impl\/verilog\/LSTM_Top_ddiv_64ng8j.v",
      "impl\/verilog\/LSTM_Top_dexp_64nhbi.v",
      "impl\/verilog\/LSTM_Top_dsub_64nibs.v",
      "impl\/verilog\/LSTM_Top_fadd_32nbkb.v",
      "impl\/verilog\/LSTM_Top_fdiv_32njbC.v",
      "impl\/verilog\/LSTM_Top_fmul_32ncud.v",
      "impl\/verilog\/LSTM_Top_fpext_32eOg.v",
      "impl\/verilog\/LSTM_Top_fptrunc_dEe.v",
      "impl\/verilog\/regslice_core.v",
      "impl\/verilog\/sigmoid.v",
      "impl\/verilog\/tanh.v",
      "impl\/verilog\/LSTM_Top.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/LSTM_Top_ap_dadd_3_full_dsp_64_ip.tcl",
      "impl\/misc\/LSTM_Top_ap_ddiv_29_no_dsp_64_ip.tcl",
      "impl\/misc\/LSTM_Top_ap_dexp_16_full_dsp_64_ip.tcl",
      "impl\/misc\/LSTM_Top_ap_dsub_3_full_dsp_64_ip.tcl",
      "impl\/misc\/LSTM_Top_ap_fadd_3_full_dsp_32_ip.tcl",
      "impl\/misc\/LSTM_Top_ap_fdiv_14_no_dsp_32_ip.tcl",
      "impl\/misc\/LSTM_Top_ap_fmul_2_max_dsp_32_ip.tcl",
      "impl\/misc\/LSTM_Top_ap_fpext_0_no_dsp_32_ip.tcl",
      "impl\/misc\/LSTM_Top_ap_fptrunc_0_no_dsp_64_ip.tcl"
    ],
    "DesignXml": "C:\/Users\/fd_reality\/AppData\/Roaming\/Xilinx\/Vivado\/LSTM\/solution1\/.autopilot\/db\/LSTM_Top.design.xml",
    "DebugDir": "C:\/Users\/fd_reality\/AppData\/Roaming\/Xilinx\/Vivado\/LSTM\/solution1\/.debug",
    "ProtoInst": ["C:\/Users\/fd_reality\/AppData\/Roaming\/Xilinx\/Vivado\/LSTM\/solution1\/.debug\/LSTM_Top.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [
      {
        "name": "LSTM_Top_ap_dadd_3_full_dsp_64",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name LSTM_Top_ap_dadd_3_full_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "name": "LSTM_Top_ap_ddiv_29_no_dsp_64",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 29 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name LSTM_Top_ap_ddiv_29_no_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "name": "LSTM_Top_ap_dexp_16_full_dsp_64",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 16 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name LSTM_Top_ap_dexp_16_full_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Exponential CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "name": "LSTM_Top_ap_dsub_3_full_dsp_64",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Subtract CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name LSTM_Top_ap_dsub_3_full_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "name": "LSTM_Top_ap_fadd_3_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name LSTM_Top_ap_fadd_3_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "LSTM_Top_ap_fdiv_14_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 14 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name LSTM_Top_ap_fdiv_14_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "LSTM_Top_ap_fmul_2_max_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name LSTM_Top_ap_fmul_2_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "LSTM_Top_ap_fpext_0_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name LSTM_Top_ap_fpext_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "name": "LSTM_Top_ap_fptrunc_0_no_dsp_64",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name LSTM_Top_ap_fptrunc_0_no_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "in_r out_r",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "in_r": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "in_r",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "port_width": {
        "TDATA": "32",
        "TDEST": "1",
        "TID": "1",
        "TKEEP": "4",
        "TLAST": "1",
        "TSTRB": "4",
        "TUSER": "1"
      }
    },
    "out_r": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "out_r",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "port_width": {
        "TDATA": "32",
        "TDEST": "1",
        "TID": "1",
        "TKEEP": "4",
        "TLAST": "1",
        "TSTRB": "4",
        "TUSER": "1"
      }
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "in_r_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "in_r_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in_r_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "in_r_TDEST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_r_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "in_r_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "in_r_TUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_r_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_r_TID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "out_r_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "out_r_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "out_r_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "out_r_TDEST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out_r_TKEEP": {
      "dir": "out",
      "width": "4"
    },
    "out_r_TSTRB": {
      "dir": "out",
      "width": "4"
    },
    "out_r_TUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out_r_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out_r_TID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "LSTM_Top",
      "Instances": [{
          "ModuleName": "lipnet_lstm",
          "InstanceName": "grp_lipnet_lstm_fu_196",
          "Instances": [{
              "ModuleName": "infer",
              "InstanceName": "grp_infer_fu_335",
              "Instances": [
                {
                  "ModuleName": "tanh",
                  "InstanceName": "grp_tanh_fu_550"
                },
                {
                  "ModuleName": "sigmoid",
                  "InstanceName": "grp_sigmoid_fu_556"
                },
                {
                  "ModuleName": "gemvm",
                  "InstanceName": "grp_gemvm_fu_562"
                },
                {
                  "ModuleName": "gemvm1",
                  "InstanceName": "grp_gemvm1_fu_573"
                },
                {
                  "ModuleName": "hprod",
                  "InstanceName": "grp_hprod_fu_708"
                },
                {
                  "ModuleName": "geva_1",
                  "InstanceName": "grp_geva_1_fu_715"
                }
              ]
            }]
        }]
    },
    "Info": {
      "gemvm": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "geva_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sigmoid": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "tanh": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "hprod": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "gemvm1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "infer": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "lipnet_lstm": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "LSTM_Top": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "gemvm": {
        "Latency": {
          "LatencyBest": "3366",
          "LatencyAvg": "3366",
          "LatencyWorst": "3366",
          "PipelineII": "3366",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "9.571"
        },
        "Loops": [{
            "Name": "loop_outer",
            "TripCount": "64",
            "Latency": "3364",
            "PipelineII": "46",
            "PipelineDepth": "467"
          }],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "10",
          "FF": "9922",
          "LUT": "7101",
          "URAM": "0"
        }
      },
      "geva_1": {
        "Latency": {
          "LatencyBest": "73",
          "LatencyAvg": "73",
          "LatencyWorst": "73",
          "PipelineII": "73",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "i_loop",
            "TripCount": "32",
            "Latency": "71",
            "PipelineII": "2",
            "PipelineDepth": "10"
          }],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "2",
          "FF": "624",
          "LUT": "623",
          "URAM": "0"
        }
      },
      "sigmoid": {
        "Latency": {
          "LatencyBest": "123",
          "LatencyAvg": "123",
          "LatencyWorst": "123",
          "PipelineII": "123",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.683"
        },
        "Loops": [{
            "Name": "i_loop",
            "TripCount": "64",
            "Latency": "121",
            "PipelineII": "1",
            "PipelineDepth": "59"
          }],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "29",
          "FF": "5894",
          "LUT": "8060",
          "URAM": "0"
        }
      },
      "tanh": {
        "Latency": {
          "LatencyBest": "91",
          "LatencyAvg": "91",
          "LatencyWorst": "91",
          "PipelineII": "91",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.683"
        },
        "Loops": [{
            "Name": "i_loop",
            "TripCount": "32",
            "Latency": "89",
            "PipelineII": "1",
            "PipelineDepth": "59"
          }],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "116",
          "FF": "16224",
          "LUT": "23756",
          "URAM": "0"
        }
      },
      "hprod": {
        "Latency": {
          "LatencyBest": "39",
          "LatencyAvg": "39",
          "LatencyWorst": "39",
          "PipelineII": "39",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "5.702"
        },
        "Loops": [{
            "Name": "i_loop",
            "TripCount": "32",
            "Latency": "37",
            "PipelineII": "1",
            "PipelineDepth": "7"
          }],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "6",
          "FF": "700",
          "LUT": "822",
          "URAM": "0"
        }
      },
      "gemvm1": {
        "Latency": {
          "LatencyBest": "456",
          "LatencyAvg": "456",
          "LatencyWorst": "456",
          "PipelineII": "456",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.372"
        },
        "Loops": [{
            "Name": "loop_outer",
            "TripCount": "5",
            "Latency": "454",
            "PipelineII": "32",
            "PipelineDepth": "327"
          }],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "10",
          "FF": "11119",
          "LUT": "4530",
          "URAM": "0"
        }
      },
      "infer": {
        "Latency": {
          "LatencyBest": "412929",
          "LatencyAvg": "412931",
          "LatencyWorst": "412933",
          "PipelineIIMin": "412929",
          "PipelineIIMax": "412933",
          "PipelineII": "412929 ~ 412933",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "9.571"
        },
        "Loops": [
          {
            "Name": "memset_gate_f",
            "TripCount": "64",
            "Latency": "63",
            "PipelineII": "",
            "PipelineDepth": "1"
          },
          {
            "Name": "memset_gate_i",
            "TripCount": "64",
            "Latency": "63",
            "PipelineII": "",
            "PipelineDepth": "1"
          },
          {
            "Name": "memset_stat_C",
            "TripCount": "64",
            "Latency": "63",
            "PipelineII": "",
            "PipelineDepth": "1"
          },
          {
            "Name": "memset_C_t",
            "TripCount": "64",
            "Latency": "63",
            "PipelineII": "",
            "PipelineDepth": "1"
          },
          {
            "Name": "memset_gate_o",
            "TripCount": "64",
            "Latency": "63",
            "PipelineII": "",
            "PipelineDepth": "1"
          },
          {
            "Name": "memset_h_t",
            "TripCount": "64",
            "Latency": "63",
            "PipelineII": "",
            "PipelineDepth": "1"
          },
          {
            "Name": "Loop 7",
            "TripCount": "28",
            "Latency": "412076",
            "PipelineII": "",
            "PipelineDepth": "14717",
            "Loops": [
              {
                "Name": "Loop 7.1",
                "TripCount": "28",
                "Latency": "56",
                "PipelineII": "",
                "PipelineDepth": "2"
              },
              {
                "Name": "Loop 7.2",
                "TripCount": "64",
                "Latency": "128",
                "PipelineII": "",
                "PipelineDepth": "2"
              }
            ]
          },
          {
            "Name": "i_loop",
            "TripCount": "",
            "LatencyMin": "9",
            "LatencyMax": "13",
            "Latency": "9 ~ 13",
            "PipelineII": "2",
            "PipelineDepth": "10"
          }
        ],
        "Area": {
          "BRAM_18K": "84",
          "DSP48E": "175",
          "FF": "45322",
          "LUT": "47582",
          "URAM": "0"
        }
      },
      "lipnet_lstm": {
        "Latency": {
          "LatencyBest": "413738",
          "LatencyAvg": "413740",
          "LatencyWorst": "413742",
          "PipelineIIMin": "413738",
          "PipelineIIMax": "413742",
          "PipelineII": "413738 ~ 413742",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "9.571"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "784",
            "Latency": "799",
            "PipelineII": "1",
            "PipelineDepth": "17"
          },
          {
            "Name": "Loop 2",
            "TripCount": "5",
            "Latency": "5",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }
        ],
        "Area": {
          "BRAM_18K": "88",
          "DSP48E": "175",
          "FF": "46295",
          "LUT": "48916",
          "URAM": "0"
        }
      },
      "LSTM_Top": {
        "Latency": {
          "LatencyBest": "413741",
          "LatencyAvg": "413743",
          "LatencyWorst": "413745",
          "PipelineIIMin": "413742",
          "PipelineIIMax": "413746",
          "PipelineII": "413742 ~ 413746",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "9.571"
        },
        "Area": {
          "BRAM_18K": "88",
          "DSP48E": "175",
          "FF": "46300",
          "LUT": "48954",
          "URAM": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "LSTM_Top",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-11-25 11:49:49 +0800",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.2"
  }
}
