INFO: [VRFC 10-2263] Analyzing Verilog file "/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/ALU6bitSelector/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU6bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/Comparator/EqualTo1bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EqualTo1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/Comparator/EqualTo2bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EqualTo2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/Comparator/EqualTo6bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EqualTo6bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/Adder/FullAdder1bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/Adder/FullAdder6bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder6bit
WARNING: [VRFC 10-3676] redeclaration of ansi port 'overflow' is not allowed [/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/Adder/FullAdder6bit.v:24]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/Subtractor/FullRippleSubtractor6bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullRippleSubtractor6bit
WARNING: [VRFC 10-3676] redeclaration of ansi port 'overflow' is not allowed [/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/Subtractor/FullRippleSubtractor6bit.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/Comparator/GreaterThan1bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GreaterThan1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/Comparator/GreaterThan2bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GreaterThan2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/Comparator/GreaterThan5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GreaterThan5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/Comparator/GreaterThan6bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GreaterThan6bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/Comparator/LessThan6bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LessThan6bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/TwosComplement/TwosComplementConversion6bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TwosComplementConversion6bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/XNOR/XNOR1bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XNOR1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/XNOR/XNOR6bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XNOR6bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sim_1/ALU.v/ALU6bitTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU6bitTB
