

================================================================
== Vitis HLS Report for 'dot_prod_Pipeline_compute'
================================================================
* Date:           Fri Oct 11 17:28:52 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        dot_prod
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.291 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       21|       21|  84.000 ns|  84.000 ns|   21|   21|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- compute  |       19|       19|         5|          1|          1|    16|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%vout_buffer = alloca i32 1"   --->   Operation 8 'alloca' 'vout_buffer' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 9 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 0, i5 %i_1"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %vout_buffer"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = load i5 %i_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/src/dot_prod.cpp:43]   --->   Operation 13 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 14 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.63ns)   --->   "%icmp_ln43 = icmp_eq  i5 %i, i5 16" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/src/dot_prod.cpp:43]   --->   Operation 15 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.70ns)   --->   "%add_ln43 = add i5 %i, i5 1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/src/dot_prod.cpp:43]   --->   Operation 17 'add' 'add_ln43' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43, void %.split, void %.exitStub" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/src/dot_prod.cpp:43]   --->   Operation 18 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_1_cast = zext i5 %i" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/src/dot_prod.cpp:43]   --->   Operation 19 'zext' 'i_1_cast' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%va_buffer_addr = getelementptr i32 %va_buffer, i64 0, i64 %i_1_cast" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/src/dot_prod.cpp:44]   --->   Operation 20 'getelementptr' 'va_buffer_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (0.69ns)   --->   "%va_buffer_load = load i4 %va_buffer_addr" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/src/dot_prod.cpp:44]   --->   Operation 21 'load' 'va_buffer_load' <Predicate = (!icmp_ln43)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%vb_buffer_addr = getelementptr i32 %vb_buffer, i64 0, i64 %i_1_cast" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/src/dot_prod.cpp:44]   --->   Operation 22 'getelementptr' 'vb_buffer_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (0.69ns)   --->   "%vb_buffer_load = load i4 %vb_buffer_addr" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/src/dot_prod.cpp:44]   --->   Operation 23 'load' 'vb_buffer_load' <Predicate = (!icmp_ln43)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 24 [1/1] (0.38ns)   --->   "%store_ln43 = store i5 %add_ln43, i5 %i_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/src/dot_prod.cpp:43]   --->   Operation 24 'store' 'store_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.69>
ST_2 : Operation 25 [1/2] (0.69ns)   --->   "%va_buffer_load = load i4 %va_buffer_addr" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/src/dot_prod.cpp:44]   --->   Operation 25 'load' 'va_buffer_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 26 [1/2] (0.69ns)   --->   "%vb_buffer_load = load i4 %vb_buffer_addr" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/src/dot_prod.cpp:44]   --->   Operation 26 'load' 'vb_buffer_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 2.29>
ST_3 : Operation 27 [2/2] (2.29ns)   --->   "%mul_ln44 = mul i32 %vb_buffer_load, i32 %va_buffer_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/src/dot_prod.cpp:44]   --->   Operation 27 'mul' 'mul_ln44' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.29>
ST_4 : Operation 28 [1/2] (2.29ns)   --->   "%mul_ln44 = mul i32 %vb_buffer_load, i32 %va_buffer_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/src/dot_prod.cpp:44]   --->   Operation 28 'mul' 'mul_ln44' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%vout_buffer_load_1 = load i32 %vout_buffer"   --->   Operation 34 'load' 'vout_buffer_load_1' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %vout_buffer_out, i32 %vout_buffer_load_1"   --->   Operation 35 'write' 'write_ln0' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 36 'ret' 'ret_ln0' <Predicate = (icmp_ln43)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.26>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%vout_buffer_load = load i32 %vout_buffer" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/src/dot_prod.cpp:44]   --->   Operation 29 'load' 'vout_buffer_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/src/dot_prod.cpp:30]   --->   Operation 30 'specloopname' 'specloopname_ln30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.88ns)   --->   "%vout_buffer_1 = add i32 %mul_ln44, i32 %vout_buffer_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/src/dot_prod.cpp:44]   --->   Operation 31 'add' 'vout_buffer_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 32 [1/1] (0.38ns)   --->   "%store_ln44 = store i32 %vout_buffer_1, i32 %vout_buffer" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/src/dot_prod.cpp:44]   --->   Operation 32 'store' 'store_ln44' <Predicate = true> <Delay = 0.38>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 33 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ va_buffer]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ vb_buffer]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ vout_buffer_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
vout_buffer        (alloca           ) [ 011111]
i_1                (alloca           ) [ 010000]
store_ln0          (store            ) [ 000000]
store_ln0          (store            ) [ 000000]
br_ln0             (br               ) [ 000000]
i                  (load             ) [ 000000]
specpipeline_ln0   (specpipeline     ) [ 000000]
icmp_ln43          (icmp             ) [ 011110]
empty              (speclooptripcount) [ 000000]
add_ln43           (add              ) [ 000000]
br_ln43            (br               ) [ 000000]
i_1_cast           (zext             ) [ 000000]
va_buffer_addr     (getelementptr    ) [ 011000]
vb_buffer_addr     (getelementptr    ) [ 011000]
store_ln43         (store            ) [ 000000]
va_buffer_load     (load             ) [ 010110]
vb_buffer_load     (load             ) [ 010110]
mul_ln44           (mul              ) [ 010001]
vout_buffer_load   (load             ) [ 000000]
specloopname_ln30  (specloopname     ) [ 000000]
vout_buffer_1      (add              ) [ 000000]
store_ln44         (store            ) [ 000000]
br_ln0             (br               ) [ 000000]
vout_buffer_load_1 (load             ) [ 000000]
write_ln0          (write            ) [ 000000]
ret_ln0            (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="va_buffer">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="va_buffer"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="vb_buffer">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vb_buffer"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="vout_buffer_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vout_buffer_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="vout_buffer_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="vout_buffer/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="i_1_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="write_ln0_write_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="0" slack="0"/>
<pin id="44" dir="0" index="1" bw="32" slack="0"/>
<pin id="45" dir="0" index="2" bw="32" slack="0"/>
<pin id="46" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 "/>
</bind>
</comp>

<comp id="49" class="1004" name="va_buffer_addr_gep_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="32" slack="0"/>
<pin id="51" dir="0" index="1" bw="1" slack="0"/>
<pin id="52" dir="0" index="2" bw="5" slack="0"/>
<pin id="53" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="va_buffer_addr/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="grp_access_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="4" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="59" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="60" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="va_buffer_load/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="vb_buffer_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="5" slack="0"/>
<pin id="66" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vb_buffer_addr/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="grp_access_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="4" slack="0"/>
<pin id="71" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="72" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="73" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="vb_buffer_load/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="store_ln0_store_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="1" slack="0"/>
<pin id="77" dir="0" index="1" bw="5" slack="0"/>
<pin id="78" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="store_ln0_store_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="i_load_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="5" slack="0"/>
<pin id="87" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="icmp_ln43_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="5" slack="0"/>
<pin id="90" dir="0" index="1" bw="5" slack="0"/>
<pin id="91" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="add_ln43_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="5" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="i_1_cast_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="5" slack="0"/>
<pin id="102" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_1_cast/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="store_ln43_store_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="5" slack="0"/>
<pin id="108" dir="0" index="1" bw="5" slack="0"/>
<pin id="109" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="1"/>
<pin id="113" dir="0" index="1" bw="32" slack="1"/>
<pin id="114" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln44/3 "/>
</bind>
</comp>

<comp id="115" class="1004" name="vout_buffer_load_load_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="4"/>
<pin id="117" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="vout_buffer_load/5 "/>
</bind>
</comp>

<comp id="118" class="1004" name="vout_buffer_1_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="1"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="vout_buffer_1/5 "/>
</bind>
</comp>

<comp id="123" class="1004" name="store_ln44_store_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="4"/>
<pin id="126" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/5 "/>
</bind>
</comp>

<comp id="128" class="1004" name="vout_buffer_load_1_load_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="3"/>
<pin id="130" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="vout_buffer_load_1/4 "/>
</bind>
</comp>

<comp id="132" class="1005" name="vout_buffer_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="vout_buffer "/>
</bind>
</comp>

<comp id="140" class="1005" name="i_1_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="5" slack="0"/>
<pin id="142" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="147" class="1005" name="icmp_ln43_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="3"/>
<pin id="149" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln43 "/>
</bind>
</comp>

<comp id="151" class="1005" name="va_buffer_addr_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="4" slack="1"/>
<pin id="153" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="va_buffer_addr "/>
</bind>
</comp>

<comp id="156" class="1005" name="vb_buffer_addr_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="4" slack="1"/>
<pin id="158" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="vb_buffer_addr "/>
</bind>
</comp>

<comp id="161" class="1005" name="va_buffer_load_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="1"/>
<pin id="163" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="va_buffer_load "/>
</bind>
</comp>

<comp id="166" class="1005" name="vb_buffer_load_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="1"/>
<pin id="168" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="vb_buffer_load "/>
</bind>
</comp>

<comp id="171" class="1005" name="mul_ln44_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="1"/>
<pin id="173" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln44 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="37"><net_src comp="6" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="41"><net_src comp="6" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="47"><net_src comp="32" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="4" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="54"><net_src comp="0" pin="0"/><net_sink comp="49" pin=0"/></net>

<net id="55"><net_src comp="26" pin="0"/><net_sink comp="49" pin=1"/></net>

<net id="61"><net_src comp="49" pin="3"/><net_sink comp="56" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="26" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="62" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="79"><net_src comp="8" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="84"><net_src comp="10" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="92"><net_src comp="85" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="18" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="85" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="24" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="103"><net_src comp="85" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="104"><net_src comp="100" pin="1"/><net_sink comp="49" pin=2"/></net>

<net id="105"><net_src comp="100" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="110"><net_src comp="94" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="122"><net_src comp="115" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="127"><net_src comp="118" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="131"><net_src comp="128" pin="1"/><net_sink comp="42" pin=2"/></net>

<net id="135"><net_src comp="34" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="137"><net_src comp="132" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="138"><net_src comp="132" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="139"><net_src comp="132" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="143"><net_src comp="38" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="75" pin=1"/></net>

<net id="145"><net_src comp="140" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="146"><net_src comp="140" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="150"><net_src comp="88" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="154"><net_src comp="49" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="56" pin=0"/></net>

<net id="159"><net_src comp="62" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="164"><net_src comp="56" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="169"><net_src comp="69" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="174"><net_src comp="111" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="118" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: vout_buffer_out | {4 }
 - Input state : 
	Port: dot_prod_Pipeline_compute : va_buffer | {1 2 }
	Port: dot_prod_Pipeline_compute : vb_buffer | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		i : 1
		icmp_ln43 : 2
		add_ln43 : 2
		br_ln43 : 3
		i_1_cast : 2
		va_buffer_addr : 3
		va_buffer_load : 4
		vb_buffer_addr : 3
		vb_buffer_load : 4
		store_ln43 : 3
	State 2
	State 3
	State 4
		write_ln0 : 1
	State 5
		vout_buffer_1 : 1
		store_ln44 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|    mul   |       grp_fu_111      |    3    |   165   |    49   |
|----------|-----------------------|---------|---------|---------|
|    add   |     add_ln43_fu_94    |    0    |    0    |    12   |
|          |  vout_buffer_1_fu_118 |    0    |    0    |    39   |
|----------|-----------------------|---------|---------|---------|
|   icmp   |    icmp_ln43_fu_88    |    0    |    0    |    9    |
|----------|-----------------------|---------|---------|---------|
|   write  | write_ln0_write_fu_42 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   zext   |    i_1_cast_fu_100    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    3    |   165   |   109   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|      i_1_reg_140     |    5   |
|   icmp_ln43_reg_147  |    1   |
|   mul_ln44_reg_171   |   32   |
|va_buffer_addr_reg_151|    4   |
|va_buffer_load_reg_161|   32   |
|vb_buffer_addr_reg_156|    4   |
|vb_buffer_load_reg_166|   32   |
|  vout_buffer_reg_132 |   32   |
+----------------------+--------+
|         Total        |   142  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_56 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_69 |  p0  |   2  |   4  |    8   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   16   ||  0.774  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   165  |   109  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |   142  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    0   |   307  |   127  |
+-----------+--------+--------+--------+--------+
