$date
	Thu Jul 31 12:11:24 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 8 ! sum [7:0] $end
$var reg 8 " a [7:0] $end
$var reg 8 # b [7:0] $end
$scope module dut $end
$var wire 8 $ a [7:0] $end
$var wire 8 % b [7:0] $end
$var wire 8 & sum [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b11110 &
b10100 %
b1010 $
b10100 #
b1010 "
b11110 !
$end
#10000
b11011 #
b11011 %
b1111111 !
b1111111 &
b1100100 "
b1100100 $
#20000
