--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml MBO_53_top.twx MBO_53_top.ncd -o MBO_53_top.twr
MBO_53_top.pcf -ucf MBO_53_top.ucf

Design file:              MBO_53_top.ncd
Physical constraint file: MBO_53_top.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.
7 logic loops found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! ipsum11/blk00000001/sig0000003f   LICE_X45Y86.COUT  SLICE_X45Y87.CIN !
 ! ipsum12/blk00000001/sig0000003f   LICE_X51Y87.COUT  SLICE_X51Y88.CIN !
 ! ipsum21/blk00000001/sig0000003f   LICE_X49Y86.COUT  SLICE_X49Y87.CIN !
 ! ipsum13/blk00000001/sig0000003f   LICE_X51Y77.COUT  SLICE_X51Y78.CIN !
 ! ipsum14/blk00000001/sig0000003f   LICE_X47Y74.COUT  SLICE_X47Y75.CIN !
 ! ipsum22/blk00000001/sig0000003f   LICE_X49Y78.COUT  SLICE_X49Y79.CIN !
 ! ipsum31/blk00000001/sig0000003f   LICE_X48Y84.COUT  SLICE_X48Y85.CIN !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: NET "e_tx_clk_bf" PERIOD = 40 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 421146 paths analyzed, 5973 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  29.198ns.
--------------------------------------------------------------------------------

Paths for end point ethernet/mpr/Shift(24)_1 (SLICE_X50Y84.F4), 50607 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift(24)_1 (FF)
  Requirement:          24.000ns
  Data Path Delay:      17.511ns (Levels of Logic = 27)
  Clock Path Skew:      -0.008ns (0.073 - 0.081)
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift(24)_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y70.YQ      Tcko                  0.567   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X45Y80.F2      net (fanout=10)       1.037   ethernet/mpr/anti_loop
    SLICE_X45Y80.X       Tilo                  0.612   ethernet/mpr/ipp4_anti_loop_AND_68_o
                                                       ethernet/mpr/ipp4_anti_loop_AND_68_o1
    SLICE_X47Y71.BX      net (fanout=1)        0.907   ethernet/mpr/ipp4_anti_loop_AND_68_o
    SLICE_X47Y71.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum4r(0)
                                                       ethernet/mpr/ipsum14/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum14/blk00000001/blk0000001d
    SLICE_X47Y72.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum14/blk00000001/sig00000039
    SLICE_X47Y72.COUT    Tbyp                  0.103   ethernet/mpr/ipsum4r(2)
                                                       ethernet/mpr/ipsum14/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum14/blk00000001/blk00000019
    SLICE_X47Y73.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum14/blk00000001/sig0000003b
    SLICE_X47Y73.COUT    Tbyp                  0.103   ethernet/mpr/ipsum4r(4)
                                                       ethernet/mpr/ipsum14/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum14/blk00000001/blk00000015
    SLICE_X47Y74.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum14/blk00000001/sig0000003d
    SLICE_X47Y74.COUT    Tbyp                  0.103   ethernet/mpr/ipsum4r(6)
                                                       ethernet/mpr/ipsum14/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum14/blk00000001/blk00000011
    SLICE_X47Y75.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum14/blk00000001/sig0000003f
    SLICE_X47Y75.Y       Tciny                 0.756   ethernet/mpr/ipsum4r(8)
                                                       ethernet/mpr/ipsum14/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum14/blk00000001/blk0000000c
    SLICE_X49Y79.G4      net (fanout=1)        0.491   ethernet/mpr/ipsum4r(9)
    SLICE_X49Y79.COUT    Topcyg                0.871   ethernet/mpr/ipsum6r(8)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000d
    SLICE_X49Y80.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000041
    SLICE_X49Y80.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(10)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000009
    SLICE_X49Y81.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000035
    SLICE_X49Y81.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(12)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000005
    SLICE_X49Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000037
    SLICE_X49Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(14)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001e
    SLICE_X46Y83.G2      net (fanout=1)        0.542   ethernet/mpr/ipp6
    SLICE_X46Y83.Y       Tilo                  0.660   ethernet/mpr/ipp5_anti_loop_AND_69_o
                                                       ethernet/mpr/ipp6_anti_loop_AND_70_o1
    SLICE_X49Y75.BX      net (fanout=1)        0.813   ethernet/mpr/ipp6_anti_loop_AND_70_o
    SLICE_X49Y75.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum6r(0)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001d
    SLICE_X49Y76.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000039
    SLICE_X49Y76.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(2)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000019
    SLICE_X49Y77.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003b
    SLICE_X49Y77.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(4)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000015
    SLICE_X49Y78.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003d
    SLICE_X49Y78.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(6)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000011
    SLICE_X49Y79.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003f
    SLICE_X49Y79.Y       Tciny                 0.756   ethernet/mpr/ipsum6r(8)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000c
    SLICE_X48Y85.G4      net (fanout=1)        0.568   ethernet/mpr/ipsum6r(9)
    SLICE_X48Y85.COUT    Topcyg                0.984   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X48Y86.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X48Y86.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(10)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X48Y87.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X48Y87.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(12)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X48Y88.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X48Y88.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(14)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X46Y84.F1      net (fanout=1)        0.867   ethernet/mpr/ipp7
    SLICE_X46Y84.X       Tilo                  0.660   ethernet/mpr/ipp7_anti_loop_AND_71_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_71_o1
    SLICE_X48Y81.BX      net (fanout=1)        0.837   ethernet/mpr/ipp7_anti_loop_AND_71_o
    SLICE_X48Y81.COUT    Tbxcy                 0.798   ethernet/mpr/ipsum7r(0)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X48Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X48Y82.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(2)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X48Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X48Y83.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(4)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000015
    SLICE_X48Y84.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003d
    SLICE_X48Y84.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(6)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000011
    SLICE_X48Y85.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003f
    SLICE_X48Y85.Y       Tciny                 0.768   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000c
    SLICE_X50Y84.F4      net (fanout=1)        0.298   ethernet/mpr/ipsum7r(9)
    SLICE_X50Y84.CLK     Tfck                  0.776   ethernet/mpr/Shift(24)_1
                                                       ethernet/mpr/Mmux_Shift[24][1]_ipsum7r[15]_MUX_5755_o11
                                                       ethernet/mpr/Shift(24)_1
    -------------------------------------------------  ---------------------------
    Total                                     17.511ns (11.151ns logic, 6.360ns route)
                                                       (63.7% logic, 36.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.675ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift(24)_1 (FF)
  Requirement:          24.000ns
  Data Path Delay:      17.317ns (Levels of Logic = 27)
  Clock Path Skew:      -0.008ns (0.073 - 0.081)
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift(24)_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y70.YQ      Tcko                  0.567   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X45Y80.F2      net (fanout=10)       1.037   ethernet/mpr/anti_loop
    SLICE_X45Y80.X       Tilo                  0.612   ethernet/mpr/ipp4_anti_loop_AND_68_o
                                                       ethernet/mpr/ipp4_anti_loop_AND_68_o1
    SLICE_X47Y71.BX      net (fanout=1)        0.907   ethernet/mpr/ipp4_anti_loop_AND_68_o
    SLICE_X47Y71.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum4r(0)
                                                       ethernet/mpr/ipsum14/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum14/blk00000001/blk0000001d
    SLICE_X47Y72.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum14/blk00000001/sig00000039
    SLICE_X47Y72.COUT    Tbyp                  0.103   ethernet/mpr/ipsum4r(2)
                                                       ethernet/mpr/ipsum14/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum14/blk00000001/blk00000019
    SLICE_X47Y73.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum14/blk00000001/sig0000003b
    SLICE_X47Y73.COUT    Tbyp                  0.103   ethernet/mpr/ipsum4r(4)
                                                       ethernet/mpr/ipsum14/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum14/blk00000001/blk00000015
    SLICE_X47Y74.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum14/blk00000001/sig0000003d
    SLICE_X47Y74.COUT    Tbyp                  0.103   ethernet/mpr/ipsum4r(6)
                                                       ethernet/mpr/ipsum14/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum14/blk00000001/blk00000011
    SLICE_X47Y75.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum14/blk00000001/sig0000003f
    SLICE_X47Y75.X       Tcinx                 0.402   ethernet/mpr/ipsum4r(8)
                                                       ethernet/mpr/ipsum14/blk00000001/blk0000000e
    SLICE_X49Y79.F3      net (fanout=1)        0.511   ethernet/mpr/ipsum4r(8)
    SLICE_X49Y79.COUT    Topcyf                1.011   ethernet/mpr/ipsum6r(8)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000029
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000d
    SLICE_X49Y80.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000041
    SLICE_X49Y80.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(10)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000009
    SLICE_X49Y81.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000035
    SLICE_X49Y81.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(12)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000005
    SLICE_X49Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000037
    SLICE_X49Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(14)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001e
    SLICE_X46Y83.G2      net (fanout=1)        0.542   ethernet/mpr/ipp6
    SLICE_X46Y83.Y       Tilo                  0.660   ethernet/mpr/ipp5_anti_loop_AND_69_o
                                                       ethernet/mpr/ipp6_anti_loop_AND_70_o1
    SLICE_X49Y75.BX      net (fanout=1)        0.813   ethernet/mpr/ipp6_anti_loop_AND_70_o
    SLICE_X49Y75.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum6r(0)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001d
    SLICE_X49Y76.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000039
    SLICE_X49Y76.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(2)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000019
    SLICE_X49Y77.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003b
    SLICE_X49Y77.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(4)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000015
    SLICE_X49Y78.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003d
    SLICE_X49Y78.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(6)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000011
    SLICE_X49Y79.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003f
    SLICE_X49Y79.Y       Tciny                 0.756   ethernet/mpr/ipsum6r(8)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000c
    SLICE_X48Y85.G4      net (fanout=1)        0.568   ethernet/mpr/ipsum6r(9)
    SLICE_X48Y85.COUT    Topcyg                0.984   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X48Y86.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X48Y86.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(10)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X48Y87.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X48Y87.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(12)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X48Y88.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X48Y88.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(14)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X46Y84.F1      net (fanout=1)        0.867   ethernet/mpr/ipp7
    SLICE_X46Y84.X       Tilo                  0.660   ethernet/mpr/ipp7_anti_loop_AND_71_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_71_o1
    SLICE_X48Y81.BX      net (fanout=1)        0.837   ethernet/mpr/ipp7_anti_loop_AND_71_o
    SLICE_X48Y81.COUT    Tbxcy                 0.798   ethernet/mpr/ipsum7r(0)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X48Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X48Y82.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(2)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X48Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X48Y83.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(4)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000015
    SLICE_X48Y84.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003d
    SLICE_X48Y84.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(6)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000011
    SLICE_X48Y85.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003f
    SLICE_X48Y85.Y       Tciny                 0.768   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000c
    SLICE_X50Y84.F4      net (fanout=1)        0.298   ethernet/mpr/ipsum7r(9)
    SLICE_X50Y84.CLK     Tfck                  0.776   ethernet/mpr/Shift(24)_1
                                                       ethernet/mpr/Mmux_Shift[24][1]_ipsum7r[15]_MUX_5755_o11
                                                       ethernet/mpr/Shift(24)_1
    -------------------------------------------------  ---------------------------
    Total                                     17.317ns (10.937ns logic, 6.380ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.900ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift(24)_1 (FF)
  Requirement:          24.000ns
  Data Path Delay:      17.092ns (Levels of Logic = 27)
  Clock Path Skew:      -0.008ns (0.073 - 0.081)
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift(24)_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y70.YQ      Tcko                  0.567   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X46Y84.G1      net (fanout=10)       1.356   ethernet/mpr/anti_loop
    SLICE_X46Y84.Y       Tilo                  0.660   ethernet/mpr/ipp7_anti_loop_AND_71_o
                                                       ethernet/mpr/ipp2_anti_loop_AND_66_o1
    SLICE_X51Y84.BX      net (fanout=1)        0.595   ethernet/mpr/ipp2_anti_loop_AND_66_o
    SLICE_X51Y84.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum2r(0)
                                                       ethernet/mpr/ipsum12/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum12/blk00000001/blk0000001d
    SLICE_X51Y85.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum12/blk00000001/sig00000039
    SLICE_X51Y85.COUT    Tbyp                  0.103   ethernet/mpr/ipsum2r(2)
                                                       ethernet/mpr/ipsum12/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum12/blk00000001/blk00000019
    SLICE_X51Y86.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum12/blk00000001/sig0000003b
    SLICE_X51Y86.COUT    Tbyp                  0.103   ethernet/mpr/ipsum2r(4)
                                                       ethernet/mpr/ipsum12/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum12/blk00000001/blk00000015
    SLICE_X51Y87.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum12/blk00000001/sig0000003d
    SLICE_X51Y87.COUT    Tbyp                  0.103   ethernet/mpr/ipsum2r(6)
                                                       ethernet/mpr/ipsum12/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum12/blk00000001/blk00000011
    SLICE_X51Y88.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum12/blk00000001/sig0000003f
    SLICE_X51Y88.Y       Tciny                 0.756   ethernet/mpr/ipsum2r(8)
                                                       ethernet/mpr/ipsum12/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum12/blk00000001/blk0000000c
    SLICE_X49Y87.G2      net (fanout=1)        0.348   ethernet/mpr/ipsum2r(9)
    SLICE_X49Y87.COUT    Topcyg                0.871   ethernet/mpr/ipsum5r(8)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000d
    SLICE_X49Y88.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000041
    SLICE_X49Y88.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(10)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000009
    SLICE_X49Y89.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000035
    SLICE_X49Y89.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(12)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000005
    SLICE_X49Y90.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000037
    SLICE_X49Y90.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(14)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001e
    SLICE_X46Y83.F3      net (fanout=1)        0.893   ethernet/mpr/ipp5
    SLICE_X46Y83.X       Tilo                  0.660   ethernet/mpr/ipp5_anti_loop_AND_69_o
                                                       ethernet/mpr/ipp5_anti_loop_AND_69_o1
    SLICE_X49Y83.BX      net (fanout=1)        0.377   ethernet/mpr/ipp5_anti_loop_AND_69_o
    SLICE_X49Y83.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum5r(0)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001d
    SLICE_X49Y84.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000039
    SLICE_X49Y84.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(2)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000019
    SLICE_X49Y85.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003b
    SLICE_X49Y85.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(4)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000015
    SLICE_X49Y86.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003d
    SLICE_X49Y86.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(6)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000011
    SLICE_X49Y87.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003f
    SLICE_X49Y87.Y       Tciny                 0.756   ethernet/mpr/ipsum5r(8)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000c
    SLICE_X48Y85.G1      net (fanout=1)        0.322   ethernet/mpr/ipsum5r(9)
    SLICE_X48Y85.COUT    Topcyg                0.984   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X48Y86.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X48Y86.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(10)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X48Y87.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X48Y87.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(12)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X48Y88.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X48Y88.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(14)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X46Y84.F1      net (fanout=1)        0.867   ethernet/mpr/ipp7
    SLICE_X46Y84.X       Tilo                  0.660   ethernet/mpr/ipp7_anti_loop_AND_71_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_71_o1
    SLICE_X48Y81.BX      net (fanout=1)        0.837   ethernet/mpr/ipp7_anti_loop_AND_71_o
    SLICE_X48Y81.COUT    Tbxcy                 0.798   ethernet/mpr/ipsum7r(0)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X48Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X48Y82.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(2)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X48Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X48Y83.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(4)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000015
    SLICE_X48Y84.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003d
    SLICE_X48Y84.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(6)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000011
    SLICE_X48Y85.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003f
    SLICE_X48Y85.Y       Tciny                 0.768   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000c
    SLICE_X50Y84.F4      net (fanout=1)        0.298   ethernet/mpr/ipsum7r(9)
    SLICE_X50Y84.CLK     Tfck                  0.776   ethernet/mpr/Shift(24)_1
                                                       ethernet/mpr/Mmux_Shift[24][1]_ipsum7r[15]_MUX_5755_o11
                                                       ethernet/mpr/Shift(24)_1
    -------------------------------------------------  ---------------------------
    Total                                     17.092ns (11.199ns logic, 5.893ns route)
                                                       (65.5% logic, 34.5% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/mpr/Shift(25)_7 (SLICE_X50Y85.F4), 40857 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift(25)_7 (FF)
  Requirement:          24.000ns
  Data Path Delay:      17.369ns (Levels of Logic = 26)
  Clock Path Skew:      -0.008ns (0.073 - 0.081)
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift(25)_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y70.YQ      Tcko                  0.567   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X45Y80.F2      net (fanout=10)       1.037   ethernet/mpr/anti_loop
    SLICE_X45Y80.X       Tilo                  0.612   ethernet/mpr/ipp4_anti_loop_AND_68_o
                                                       ethernet/mpr/ipp4_anti_loop_AND_68_o1
    SLICE_X47Y71.BX      net (fanout=1)        0.907   ethernet/mpr/ipp4_anti_loop_AND_68_o
    SLICE_X47Y71.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum4r(0)
                                                       ethernet/mpr/ipsum14/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum14/blk00000001/blk0000001d
    SLICE_X47Y72.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum14/blk00000001/sig00000039
    SLICE_X47Y72.COUT    Tbyp                  0.103   ethernet/mpr/ipsum4r(2)
                                                       ethernet/mpr/ipsum14/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum14/blk00000001/blk00000019
    SLICE_X47Y73.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum14/blk00000001/sig0000003b
    SLICE_X47Y73.COUT    Tbyp                  0.103   ethernet/mpr/ipsum4r(4)
                                                       ethernet/mpr/ipsum14/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum14/blk00000001/blk00000015
    SLICE_X47Y74.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum14/blk00000001/sig0000003d
    SLICE_X47Y74.COUT    Tbyp                  0.103   ethernet/mpr/ipsum4r(6)
                                                       ethernet/mpr/ipsum14/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum14/blk00000001/blk00000011
    SLICE_X47Y75.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum14/blk00000001/sig0000003f
    SLICE_X47Y75.Y       Tciny                 0.756   ethernet/mpr/ipsum4r(8)
                                                       ethernet/mpr/ipsum14/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum14/blk00000001/blk0000000c
    SLICE_X49Y79.G4      net (fanout=1)        0.491   ethernet/mpr/ipsum4r(9)
    SLICE_X49Y79.COUT    Topcyg                0.871   ethernet/mpr/ipsum6r(8)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000d
    SLICE_X49Y80.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000041
    SLICE_X49Y80.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(10)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000009
    SLICE_X49Y81.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000035
    SLICE_X49Y81.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(12)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000005
    SLICE_X49Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000037
    SLICE_X49Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(14)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001e
    SLICE_X46Y83.G2      net (fanout=1)        0.542   ethernet/mpr/ipp6
    SLICE_X46Y83.Y       Tilo                  0.660   ethernet/mpr/ipp5_anti_loop_AND_69_o
                                                       ethernet/mpr/ipp6_anti_loop_AND_70_o1
    SLICE_X49Y75.BX      net (fanout=1)        0.813   ethernet/mpr/ipp6_anti_loop_AND_70_o
    SLICE_X49Y75.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum6r(0)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001d
    SLICE_X49Y76.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000039
    SLICE_X49Y76.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(2)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000019
    SLICE_X49Y77.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003b
    SLICE_X49Y77.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(4)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000015
    SLICE_X49Y78.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003d
    SLICE_X49Y78.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(6)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000011
    SLICE_X49Y79.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003f
    SLICE_X49Y79.Y       Tciny                 0.756   ethernet/mpr/ipsum6r(8)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000c
    SLICE_X48Y85.G4      net (fanout=1)        0.568   ethernet/mpr/ipsum6r(9)
    SLICE_X48Y85.COUT    Topcyg                0.984   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X48Y86.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X48Y86.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(10)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X48Y87.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X48Y87.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(12)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X48Y88.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X48Y88.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(14)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X46Y84.F1      net (fanout=1)        0.867   ethernet/mpr/ipp7
    SLICE_X46Y84.X       Tilo                  0.660   ethernet/mpr/ipp7_anti_loop_AND_71_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_71_o1
    SLICE_X48Y81.BX      net (fanout=1)        0.837   ethernet/mpr/ipp7_anti_loop_AND_71_o
    SLICE_X48Y81.COUT    Tbxcy                 0.798   ethernet/mpr/ipsum7r(0)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X48Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X48Y82.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(2)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X48Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X48Y83.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(4)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000015
    SLICE_X48Y84.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003d
    SLICE_X48Y84.Y       Tciny                 0.768   ethernet/mpr/ipsum7r(6)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000010
    SLICE_X50Y85.F4      net (fanout=1)        0.269   ethernet/mpr/ipsum7r(7)
    SLICE_X50Y85.CLK     Tfck                  0.776   ethernet/mpr/Shift(25)_7
                                                       ethernet/mpr/Mmux_Shift[25][7]_ipsum7r[7]_MUX_5741_o11
                                                       ethernet/mpr/Shift(25)_7
    -------------------------------------------------  ---------------------------
    Total                                     17.369ns (11.038ns logic, 6.331ns route)
                                                       (63.6% logic, 36.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift(25)_7 (FF)
  Requirement:          24.000ns
  Data Path Delay:      17.175ns (Levels of Logic = 26)
  Clock Path Skew:      -0.008ns (0.073 - 0.081)
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift(25)_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y70.YQ      Tcko                  0.567   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X45Y80.F2      net (fanout=10)       1.037   ethernet/mpr/anti_loop
    SLICE_X45Y80.X       Tilo                  0.612   ethernet/mpr/ipp4_anti_loop_AND_68_o
                                                       ethernet/mpr/ipp4_anti_loop_AND_68_o1
    SLICE_X47Y71.BX      net (fanout=1)        0.907   ethernet/mpr/ipp4_anti_loop_AND_68_o
    SLICE_X47Y71.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum4r(0)
                                                       ethernet/mpr/ipsum14/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum14/blk00000001/blk0000001d
    SLICE_X47Y72.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum14/blk00000001/sig00000039
    SLICE_X47Y72.COUT    Tbyp                  0.103   ethernet/mpr/ipsum4r(2)
                                                       ethernet/mpr/ipsum14/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum14/blk00000001/blk00000019
    SLICE_X47Y73.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum14/blk00000001/sig0000003b
    SLICE_X47Y73.COUT    Tbyp                  0.103   ethernet/mpr/ipsum4r(4)
                                                       ethernet/mpr/ipsum14/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum14/blk00000001/blk00000015
    SLICE_X47Y74.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum14/blk00000001/sig0000003d
    SLICE_X47Y74.COUT    Tbyp                  0.103   ethernet/mpr/ipsum4r(6)
                                                       ethernet/mpr/ipsum14/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum14/blk00000001/blk00000011
    SLICE_X47Y75.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum14/blk00000001/sig0000003f
    SLICE_X47Y75.X       Tcinx                 0.402   ethernet/mpr/ipsum4r(8)
                                                       ethernet/mpr/ipsum14/blk00000001/blk0000000e
    SLICE_X49Y79.F3      net (fanout=1)        0.511   ethernet/mpr/ipsum4r(8)
    SLICE_X49Y79.COUT    Topcyf                1.011   ethernet/mpr/ipsum6r(8)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000029
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000d
    SLICE_X49Y80.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000041
    SLICE_X49Y80.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(10)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000009
    SLICE_X49Y81.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000035
    SLICE_X49Y81.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(12)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000005
    SLICE_X49Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000037
    SLICE_X49Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(14)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001e
    SLICE_X46Y83.G2      net (fanout=1)        0.542   ethernet/mpr/ipp6
    SLICE_X46Y83.Y       Tilo                  0.660   ethernet/mpr/ipp5_anti_loop_AND_69_o
                                                       ethernet/mpr/ipp6_anti_loop_AND_70_o1
    SLICE_X49Y75.BX      net (fanout=1)        0.813   ethernet/mpr/ipp6_anti_loop_AND_70_o
    SLICE_X49Y75.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum6r(0)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001d
    SLICE_X49Y76.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000039
    SLICE_X49Y76.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(2)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000019
    SLICE_X49Y77.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003b
    SLICE_X49Y77.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(4)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000015
    SLICE_X49Y78.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003d
    SLICE_X49Y78.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(6)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000011
    SLICE_X49Y79.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003f
    SLICE_X49Y79.Y       Tciny                 0.756   ethernet/mpr/ipsum6r(8)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000c
    SLICE_X48Y85.G4      net (fanout=1)        0.568   ethernet/mpr/ipsum6r(9)
    SLICE_X48Y85.COUT    Topcyg                0.984   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X48Y86.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X48Y86.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(10)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X48Y87.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X48Y87.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(12)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X48Y88.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X48Y88.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(14)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X46Y84.F1      net (fanout=1)        0.867   ethernet/mpr/ipp7
    SLICE_X46Y84.X       Tilo                  0.660   ethernet/mpr/ipp7_anti_loop_AND_71_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_71_o1
    SLICE_X48Y81.BX      net (fanout=1)        0.837   ethernet/mpr/ipp7_anti_loop_AND_71_o
    SLICE_X48Y81.COUT    Tbxcy                 0.798   ethernet/mpr/ipsum7r(0)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X48Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X48Y82.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(2)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X48Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X48Y83.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(4)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000015
    SLICE_X48Y84.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003d
    SLICE_X48Y84.Y       Tciny                 0.768   ethernet/mpr/ipsum7r(6)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000010
    SLICE_X50Y85.F4      net (fanout=1)        0.269   ethernet/mpr/ipsum7r(7)
    SLICE_X50Y85.CLK     Tfck                  0.776   ethernet/mpr/Shift(25)_7
                                                       ethernet/mpr/Mmux_Shift[25][7]_ipsum7r[7]_MUX_5741_o11
                                                       ethernet/mpr/Shift(25)_7
    -------------------------------------------------  ---------------------------
    Total                                     17.175ns (10.824ns logic, 6.351ns route)
                                                       (63.0% logic, 37.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift(25)_7 (FF)
  Requirement:          24.000ns
  Data Path Delay:      16.950ns (Levels of Logic = 26)
  Clock Path Skew:      -0.008ns (0.073 - 0.081)
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift(25)_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y70.YQ      Tcko                  0.567   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X46Y84.G1      net (fanout=10)       1.356   ethernet/mpr/anti_loop
    SLICE_X46Y84.Y       Tilo                  0.660   ethernet/mpr/ipp7_anti_loop_AND_71_o
                                                       ethernet/mpr/ipp2_anti_loop_AND_66_o1
    SLICE_X51Y84.BX      net (fanout=1)        0.595   ethernet/mpr/ipp2_anti_loop_AND_66_o
    SLICE_X51Y84.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum2r(0)
                                                       ethernet/mpr/ipsum12/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum12/blk00000001/blk0000001d
    SLICE_X51Y85.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum12/blk00000001/sig00000039
    SLICE_X51Y85.COUT    Tbyp                  0.103   ethernet/mpr/ipsum2r(2)
                                                       ethernet/mpr/ipsum12/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum12/blk00000001/blk00000019
    SLICE_X51Y86.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum12/blk00000001/sig0000003b
    SLICE_X51Y86.COUT    Tbyp                  0.103   ethernet/mpr/ipsum2r(4)
                                                       ethernet/mpr/ipsum12/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum12/blk00000001/blk00000015
    SLICE_X51Y87.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum12/blk00000001/sig0000003d
    SLICE_X51Y87.COUT    Tbyp                  0.103   ethernet/mpr/ipsum2r(6)
                                                       ethernet/mpr/ipsum12/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum12/blk00000001/blk00000011
    SLICE_X51Y88.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum12/blk00000001/sig0000003f
    SLICE_X51Y88.Y       Tciny                 0.756   ethernet/mpr/ipsum2r(8)
                                                       ethernet/mpr/ipsum12/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum12/blk00000001/blk0000000c
    SLICE_X49Y87.G2      net (fanout=1)        0.348   ethernet/mpr/ipsum2r(9)
    SLICE_X49Y87.COUT    Topcyg                0.871   ethernet/mpr/ipsum5r(8)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000d
    SLICE_X49Y88.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000041
    SLICE_X49Y88.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(10)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000009
    SLICE_X49Y89.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000035
    SLICE_X49Y89.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(12)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000005
    SLICE_X49Y90.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000037
    SLICE_X49Y90.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(14)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001e
    SLICE_X46Y83.F3      net (fanout=1)        0.893   ethernet/mpr/ipp5
    SLICE_X46Y83.X       Tilo                  0.660   ethernet/mpr/ipp5_anti_loop_AND_69_o
                                                       ethernet/mpr/ipp5_anti_loop_AND_69_o1
    SLICE_X49Y83.BX      net (fanout=1)        0.377   ethernet/mpr/ipp5_anti_loop_AND_69_o
    SLICE_X49Y83.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum5r(0)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001d
    SLICE_X49Y84.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000039
    SLICE_X49Y84.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(2)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000019
    SLICE_X49Y85.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003b
    SLICE_X49Y85.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(4)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000015
    SLICE_X49Y86.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003d
    SLICE_X49Y86.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(6)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000011
    SLICE_X49Y87.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003f
    SLICE_X49Y87.Y       Tciny                 0.756   ethernet/mpr/ipsum5r(8)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000c
    SLICE_X48Y85.G1      net (fanout=1)        0.322   ethernet/mpr/ipsum5r(9)
    SLICE_X48Y85.COUT    Topcyg                0.984   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X48Y86.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X48Y86.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(10)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X48Y87.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X48Y87.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(12)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X48Y88.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X48Y88.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(14)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X46Y84.F1      net (fanout=1)        0.867   ethernet/mpr/ipp7
    SLICE_X46Y84.X       Tilo                  0.660   ethernet/mpr/ipp7_anti_loop_AND_71_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_71_o1
    SLICE_X48Y81.BX      net (fanout=1)        0.837   ethernet/mpr/ipp7_anti_loop_AND_71_o
    SLICE_X48Y81.COUT    Tbxcy                 0.798   ethernet/mpr/ipsum7r(0)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X48Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X48Y82.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(2)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X48Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X48Y83.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(4)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000015
    SLICE_X48Y84.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003d
    SLICE_X48Y84.Y       Tciny                 0.768   ethernet/mpr/ipsum7r(6)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000010
    SLICE_X50Y85.F4      net (fanout=1)        0.269   ethernet/mpr/ipsum7r(7)
    SLICE_X50Y85.CLK     Tfck                  0.776   ethernet/mpr/Shift(25)_7
                                                       ethernet/mpr/Mmux_Shift[25][7]_ipsum7r[7]_MUX_5741_o11
                                                       ethernet/mpr/Shift(25)_7
    -------------------------------------------------  ---------------------------
    Total                                     16.950ns (11.086ns logic, 5.864ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/mpr/Shift(25)_5 (SLICE_X51Y83.F2), 32871 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.678ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift(25)_5 (FF)
  Requirement:          24.000ns
  Data Path Delay:      17.311ns (Levels of Logic = 25)
  Clock Path Skew:      -0.011ns (0.070 - 0.081)
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift(25)_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y70.YQ      Tcko                  0.567   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X45Y80.F2      net (fanout=10)       1.037   ethernet/mpr/anti_loop
    SLICE_X45Y80.X       Tilo                  0.612   ethernet/mpr/ipp4_anti_loop_AND_68_o
                                                       ethernet/mpr/ipp4_anti_loop_AND_68_o1
    SLICE_X47Y71.BX      net (fanout=1)        0.907   ethernet/mpr/ipp4_anti_loop_AND_68_o
    SLICE_X47Y71.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum4r(0)
                                                       ethernet/mpr/ipsum14/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum14/blk00000001/blk0000001d
    SLICE_X47Y72.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum14/blk00000001/sig00000039
    SLICE_X47Y72.COUT    Tbyp                  0.103   ethernet/mpr/ipsum4r(2)
                                                       ethernet/mpr/ipsum14/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum14/blk00000001/blk00000019
    SLICE_X47Y73.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum14/blk00000001/sig0000003b
    SLICE_X47Y73.COUT    Tbyp                  0.103   ethernet/mpr/ipsum4r(4)
                                                       ethernet/mpr/ipsum14/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum14/blk00000001/blk00000015
    SLICE_X47Y74.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum14/blk00000001/sig0000003d
    SLICE_X47Y74.COUT    Tbyp                  0.103   ethernet/mpr/ipsum4r(6)
                                                       ethernet/mpr/ipsum14/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum14/blk00000001/blk00000011
    SLICE_X47Y75.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum14/blk00000001/sig0000003f
    SLICE_X47Y75.Y       Tciny                 0.756   ethernet/mpr/ipsum4r(8)
                                                       ethernet/mpr/ipsum14/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum14/blk00000001/blk0000000c
    SLICE_X49Y79.G4      net (fanout=1)        0.491   ethernet/mpr/ipsum4r(9)
    SLICE_X49Y79.COUT    Topcyg                0.871   ethernet/mpr/ipsum6r(8)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000d
    SLICE_X49Y80.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000041
    SLICE_X49Y80.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(10)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000009
    SLICE_X49Y81.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000035
    SLICE_X49Y81.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(12)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000005
    SLICE_X49Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000037
    SLICE_X49Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(14)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001e
    SLICE_X46Y83.G2      net (fanout=1)        0.542   ethernet/mpr/ipp6
    SLICE_X46Y83.Y       Tilo                  0.660   ethernet/mpr/ipp5_anti_loop_AND_69_o
                                                       ethernet/mpr/ipp6_anti_loop_AND_70_o1
    SLICE_X49Y75.BX      net (fanout=1)        0.813   ethernet/mpr/ipp6_anti_loop_AND_70_o
    SLICE_X49Y75.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum6r(0)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001d
    SLICE_X49Y76.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000039
    SLICE_X49Y76.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(2)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000019
    SLICE_X49Y77.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003b
    SLICE_X49Y77.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(4)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000015
    SLICE_X49Y78.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003d
    SLICE_X49Y78.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(6)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000011
    SLICE_X49Y79.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003f
    SLICE_X49Y79.Y       Tciny                 0.756   ethernet/mpr/ipsum6r(8)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000c
    SLICE_X48Y85.G4      net (fanout=1)        0.568   ethernet/mpr/ipsum6r(9)
    SLICE_X48Y85.COUT    Topcyg                0.984   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X48Y86.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X48Y86.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(10)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X48Y87.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X48Y87.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(12)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X48Y88.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X48Y88.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(14)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X46Y84.F1      net (fanout=1)        0.867   ethernet/mpr/ipp7
    SLICE_X46Y84.X       Tilo                  0.660   ethernet/mpr/ipp7_anti_loop_AND_71_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_71_o1
    SLICE_X48Y81.BX      net (fanout=1)        0.837   ethernet/mpr/ipp7_anti_loop_AND_71_o
    SLICE_X48Y81.COUT    Tbxcy                 0.798   ethernet/mpr/ipsum7r(0)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X48Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X48Y82.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(2)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X48Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X48Y83.Y       Tciny                 0.768   ethernet/mpr/ipsum7r(4)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000014
    SLICE_X51Y83.F2      net (fanout=1)        0.372   ethernet/mpr/ipsum7r(5)
    SLICE_X51Y83.CLK     Tfck                  0.728   ethernet/mpr/Shift(25)_5
                                                       ethernet/mpr/Mmux_Shift[25][5]_ipsum7r[7]_MUX_5743_o11
                                                       ethernet/mpr/Shift(25)_5
    -------------------------------------------------  ---------------------------
    Total                                     17.311ns (10.877ns logic, 6.434ns route)
                                                       (62.8% logic, 37.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.872ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift(25)_5 (FF)
  Requirement:          24.000ns
  Data Path Delay:      17.117ns (Levels of Logic = 25)
  Clock Path Skew:      -0.011ns (0.070 - 0.081)
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift(25)_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y70.YQ      Tcko                  0.567   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X45Y80.F2      net (fanout=10)       1.037   ethernet/mpr/anti_loop
    SLICE_X45Y80.X       Tilo                  0.612   ethernet/mpr/ipp4_anti_loop_AND_68_o
                                                       ethernet/mpr/ipp4_anti_loop_AND_68_o1
    SLICE_X47Y71.BX      net (fanout=1)        0.907   ethernet/mpr/ipp4_anti_loop_AND_68_o
    SLICE_X47Y71.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum4r(0)
                                                       ethernet/mpr/ipsum14/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum14/blk00000001/blk0000001d
    SLICE_X47Y72.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum14/blk00000001/sig00000039
    SLICE_X47Y72.COUT    Tbyp                  0.103   ethernet/mpr/ipsum4r(2)
                                                       ethernet/mpr/ipsum14/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum14/blk00000001/blk00000019
    SLICE_X47Y73.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum14/blk00000001/sig0000003b
    SLICE_X47Y73.COUT    Tbyp                  0.103   ethernet/mpr/ipsum4r(4)
                                                       ethernet/mpr/ipsum14/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum14/blk00000001/blk00000015
    SLICE_X47Y74.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum14/blk00000001/sig0000003d
    SLICE_X47Y74.COUT    Tbyp                  0.103   ethernet/mpr/ipsum4r(6)
                                                       ethernet/mpr/ipsum14/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum14/blk00000001/blk00000011
    SLICE_X47Y75.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum14/blk00000001/sig0000003f
    SLICE_X47Y75.X       Tcinx                 0.402   ethernet/mpr/ipsum4r(8)
                                                       ethernet/mpr/ipsum14/blk00000001/blk0000000e
    SLICE_X49Y79.F3      net (fanout=1)        0.511   ethernet/mpr/ipsum4r(8)
    SLICE_X49Y79.COUT    Topcyf                1.011   ethernet/mpr/ipsum6r(8)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000029
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000d
    SLICE_X49Y80.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000041
    SLICE_X49Y80.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(10)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000009
    SLICE_X49Y81.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000035
    SLICE_X49Y81.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(12)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000005
    SLICE_X49Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000037
    SLICE_X49Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(14)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001e
    SLICE_X46Y83.G2      net (fanout=1)        0.542   ethernet/mpr/ipp6
    SLICE_X46Y83.Y       Tilo                  0.660   ethernet/mpr/ipp5_anti_loop_AND_69_o
                                                       ethernet/mpr/ipp6_anti_loop_AND_70_o1
    SLICE_X49Y75.BX      net (fanout=1)        0.813   ethernet/mpr/ipp6_anti_loop_AND_70_o
    SLICE_X49Y75.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum6r(0)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001d
    SLICE_X49Y76.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000039
    SLICE_X49Y76.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(2)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000019
    SLICE_X49Y77.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003b
    SLICE_X49Y77.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(4)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000015
    SLICE_X49Y78.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003d
    SLICE_X49Y78.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(6)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000011
    SLICE_X49Y79.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003f
    SLICE_X49Y79.Y       Tciny                 0.756   ethernet/mpr/ipsum6r(8)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000c
    SLICE_X48Y85.G4      net (fanout=1)        0.568   ethernet/mpr/ipsum6r(9)
    SLICE_X48Y85.COUT    Topcyg                0.984   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X48Y86.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X48Y86.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(10)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X48Y87.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X48Y87.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(12)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X48Y88.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X48Y88.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(14)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X46Y84.F1      net (fanout=1)        0.867   ethernet/mpr/ipp7
    SLICE_X46Y84.X       Tilo                  0.660   ethernet/mpr/ipp7_anti_loop_AND_71_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_71_o1
    SLICE_X48Y81.BX      net (fanout=1)        0.837   ethernet/mpr/ipp7_anti_loop_AND_71_o
    SLICE_X48Y81.COUT    Tbxcy                 0.798   ethernet/mpr/ipsum7r(0)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X48Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X48Y82.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(2)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X48Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X48Y83.Y       Tciny                 0.768   ethernet/mpr/ipsum7r(4)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000014
    SLICE_X51Y83.F2      net (fanout=1)        0.372   ethernet/mpr/ipsum7r(5)
    SLICE_X51Y83.CLK     Tfck                  0.728   ethernet/mpr/Shift(25)_5
                                                       ethernet/mpr/Mmux_Shift[25][5]_ipsum7r[7]_MUX_5743_o11
                                                       ethernet/mpr/Shift(25)_5
    -------------------------------------------------  ---------------------------
    Total                                     17.117ns (10.663ns logic, 6.454ns route)
                                                       (62.3% logic, 37.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.097ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift(25)_5 (FF)
  Requirement:          24.000ns
  Data Path Delay:      16.892ns (Levels of Logic = 25)
  Clock Path Skew:      -0.011ns (0.070 - 0.081)
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift(25)_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y70.YQ      Tcko                  0.567   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X46Y84.G1      net (fanout=10)       1.356   ethernet/mpr/anti_loop
    SLICE_X46Y84.Y       Tilo                  0.660   ethernet/mpr/ipp7_anti_loop_AND_71_o
                                                       ethernet/mpr/ipp2_anti_loop_AND_66_o1
    SLICE_X51Y84.BX      net (fanout=1)        0.595   ethernet/mpr/ipp2_anti_loop_AND_66_o
    SLICE_X51Y84.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum2r(0)
                                                       ethernet/mpr/ipsum12/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum12/blk00000001/blk0000001d
    SLICE_X51Y85.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum12/blk00000001/sig00000039
    SLICE_X51Y85.COUT    Tbyp                  0.103   ethernet/mpr/ipsum2r(2)
                                                       ethernet/mpr/ipsum12/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum12/blk00000001/blk00000019
    SLICE_X51Y86.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum12/blk00000001/sig0000003b
    SLICE_X51Y86.COUT    Tbyp                  0.103   ethernet/mpr/ipsum2r(4)
                                                       ethernet/mpr/ipsum12/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum12/blk00000001/blk00000015
    SLICE_X51Y87.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum12/blk00000001/sig0000003d
    SLICE_X51Y87.COUT    Tbyp                  0.103   ethernet/mpr/ipsum2r(6)
                                                       ethernet/mpr/ipsum12/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum12/blk00000001/blk00000011
    SLICE_X51Y88.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum12/blk00000001/sig0000003f
    SLICE_X51Y88.Y       Tciny                 0.756   ethernet/mpr/ipsum2r(8)
                                                       ethernet/mpr/ipsum12/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum12/blk00000001/blk0000000c
    SLICE_X49Y87.G2      net (fanout=1)        0.348   ethernet/mpr/ipsum2r(9)
    SLICE_X49Y87.COUT    Topcyg                0.871   ethernet/mpr/ipsum5r(8)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000d
    SLICE_X49Y88.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000041
    SLICE_X49Y88.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(10)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000009
    SLICE_X49Y89.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000035
    SLICE_X49Y89.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(12)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000005
    SLICE_X49Y90.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000037
    SLICE_X49Y90.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(14)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001e
    SLICE_X46Y83.F3      net (fanout=1)        0.893   ethernet/mpr/ipp5
    SLICE_X46Y83.X       Tilo                  0.660   ethernet/mpr/ipp5_anti_loop_AND_69_o
                                                       ethernet/mpr/ipp5_anti_loop_AND_69_o1
    SLICE_X49Y83.BX      net (fanout=1)        0.377   ethernet/mpr/ipp5_anti_loop_AND_69_o
    SLICE_X49Y83.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum5r(0)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001d
    SLICE_X49Y84.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000039
    SLICE_X49Y84.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(2)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000019
    SLICE_X49Y85.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003b
    SLICE_X49Y85.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(4)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000015
    SLICE_X49Y86.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003d
    SLICE_X49Y86.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r(6)
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000011
    SLICE_X49Y87.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003f
    SLICE_X49Y87.Y       Tciny                 0.756   ethernet/mpr/ipsum5r(8)
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000c
    SLICE_X48Y85.G1      net (fanout=1)        0.322   ethernet/mpr/ipsum5r(9)
    SLICE_X48Y85.COUT    Topcyg                0.984   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X48Y86.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X48Y86.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(10)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X48Y87.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X48Y87.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(12)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X48Y88.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X48Y88.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(14)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X46Y84.F1      net (fanout=1)        0.867   ethernet/mpr/ipp7
    SLICE_X46Y84.X       Tilo                  0.660   ethernet/mpr/ipp7_anti_loop_AND_71_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_71_o1
    SLICE_X48Y81.BX      net (fanout=1)        0.837   ethernet/mpr/ipp7_anti_loop_AND_71_o
    SLICE_X48Y81.COUT    Tbxcy                 0.798   ethernet/mpr/ipsum7r(0)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X48Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X48Y82.COUT    Tbyp                  0.113   ethernet/mpr/ipsum7r(2)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X48Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X48Y83.Y       Tciny                 0.768   ethernet/mpr/ipsum7r(4)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000014
    SLICE_X51Y83.F2      net (fanout=1)        0.372   ethernet/mpr/ipsum7r(5)
    SLICE_X51Y83.CLK     Tfck                  0.728   ethernet/mpr/Shift(25)_5
                                                       ethernet/mpr/Mmux_Shift[25][5]_ipsum7r[7]_MUX_5743_o11
                                                       ethernet/mpr/Shift(25)_5
    -------------------------------------------------  ---------------------------
    Total                                     16.892ns (10.925ns logic, 5.967ns route)
                                                       (64.7% logic, 35.3% route)

--------------------------------------------------------------------------------

Hold Paths: NET "e_tx_clk_bf" PERIOD = 40 ns HIGH 40%;
--------------------------------------------------------------------------------

Paths for end point ethernet/aa/Mshreg_Shift_121 (SLICE_X34Y66.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.596ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/aa/Shift(22)_4 (FF)
  Destination:          ethernet/aa/Mshreg_Shift_121 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.596ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         e_tx_clk_bf_BUFG rising at 40.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/aa/Shift(22)_4 to ethernet/aa/Mshreg_Shift_121
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y67.YQ      Tcko                  0.409   ethernet/aa/Shift(22)_5
                                                       ethernet/aa/Shift(22)_4
    SLICE_X34Y66.BX      net (fanout=1)        0.317   ethernet/aa/Shift(22)_4
    SLICE_X34Y66.CLK     Tdh         (-Th)     0.130   ethernet/aa/Shift_1211
                                                       ethernet/aa/Mshreg_Shift_121
    -------------------------------------------------  ---------------------------
    Total                                      0.596ns (0.279ns logic, 0.317ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/aa/Mshreg_Shift_141 (SLICE_X28Y71.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.606ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/aa/Shift(18)_1 (FF)
  Destination:          ethernet/aa/Mshreg_Shift_141 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.005 - 0.004)
  Source Clock:         e_tx_clk_bf_BUFG rising at 40.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/aa/Shift(18)_1 to ethernet/aa/Mshreg_Shift_141
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y73.YQ      Tcko                  0.409   ethernet/aa/Shift(18)_2
                                                       ethernet/aa/Shift(18)_1
    SLICE_X28Y71.BY      net (fanout=1)        0.308   ethernet/aa/Shift(18)_1
    SLICE_X28Y71.CLK     Tdh         (-Th)     0.110   ethernet/aa/Mshreg_Shift_141
                                                       ethernet/aa/Mshreg_Shift_141
    -------------------------------------------------  ---------------------------
    Total                                      0.607ns (0.299ns logic, 0.308ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/aa/Mshreg_Shift_123 (SLICE_X34Y68.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.609ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/aa/Shift(22)_5 (FF)
  Destination:          ethernet/aa/Mshreg_Shift_123 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.610ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.006 - 0.005)
  Source Clock:         e_tx_clk_bf_BUFG rising at 40.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/aa/Shift(22)_5 to ethernet/aa/Mshreg_Shift_123
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y67.XQ      Tcko                  0.411   ethernet/aa/Shift(22)_5
                                                       ethernet/aa/Shift(22)_5
    SLICE_X34Y68.BX      net (fanout=1)        0.329   ethernet/aa/Shift(22)_5
    SLICE_X34Y68.CLK     Tdh         (-Th)     0.130   ethernet/aa/Shift_1213
                                                       ethernet/aa/Mshreg_Shift_123
    -------------------------------------------------  ---------------------------
    Total                                      0.610ns (0.281ns logic, 0.329ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "e_tx_clk_bf" PERIOD = 40 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 36.545ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 16.000ns
  High pulse limit: 1.382ns (Tbpwh)
  Physical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKB
  Logical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B/CLKB
  Location pin: RAMB16_X0Y0.CLKB
  Clock network: e_tx_clk_bf_BUFG
--------------------------------------------------------------------------------
Slack: 36.545ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 16.000ns
  High pulse limit: 1.382ns (Tbpwh)
  Physical resource: fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKB
  Logical resource: fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B/CLKB
  Location pin: RAMB16_X0Y1.CLKB
  Clock network: e_tx_clk_bf_BUFG
--------------------------------------------------------------------------------
Slack: 37.237ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.763ns (361.925MHz) (Tbp)
  Physical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKB
  Logical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B/CLKB
  Location pin: RAMB16_X0Y0.CLKB
  Clock network: e_tx_clk_bf_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clk" PERIOD = 20 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   7.500ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 12.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: pll_1/DCM_SP_INST/CLKIN
  Logical resource: pll_1/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: pll_1/CLKIN_IBUFG_OUT
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 12.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: pll_1/DCM_SP_INST/CLKIN
  Logical resource: pll_1/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: pll_1/CLKIN_IBUFG_OUT
--------------------------------------------------------------------------------
Slack: 16.365ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.635ns (275.103MHz) (Tdcmpc)
  Physical resource: pll_1/DCM_SP_INST/CLKIN
  Logical resource: pll_1/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: pll_1/CLKIN_IBUFG_OUT
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "pll_1/CLK0_BUF" derived from  NET 
"pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;  duty cycle corrected to 20 nS 
 HIGH 10 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   6.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "pll_1/CLK0_BUF" derived from
 NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 duty cycle corrected to 20 nS  HIGH 10 nS 

--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: pll_2/DCM_SP_INST/CLKIN
  Logical resource: pll_2/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: clk_50
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: pll_2/DCM_SP_INST/CLKIN
  Logical resource: pll_2/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: clk_50
--------------------------------------------------------------------------------
Slack: 16.365ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.635ns (275.103MHz) (Tdcmpco)
  Physical resource: pll_1/DCM_SP_INST/CLK0
  Logical resource: pll_1/DCM_SP_INST/CLK0
  Location pin: DCM_X0Y1.CLK0
  Clock network: pll_1/CLK0_BUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "pll_2/CLKDV_BUF" derived from  NET 
"pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;  multiplied by 4.00 to 80 nS 
and duty cycle corrected to HIGH 40 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6769 paths analyzed, 1290 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  78.496ns.
--------------------------------------------------------------------------------

Paths for end point ethernet/ih/sumReg_3 (SLICE_X66Y11.SR), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_NORTH_strob (FF)
  Destination:          ethernet/ih/sumReg_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.812ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_2x rising at 70.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BTN_NORTH_strob to ethernet/ih/sumReg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y56.YQ      Tcko                  0.567   BTN_NORTH_strob
                                                       BTN_NORTH_strob
    SLICE_X46Y32.G3      net (fanout=20)       2.679   BTN_NORTH_strob
    SLICE_X46Y32.Y       Tilo                  0.660   ethernet/local_reset_summary
                                                       ethernet/local_reset_summary_SW1
    SLICE_X46Y32.F4      net (fanout=1)        0.020   ethernet/N15
    SLICE_X46Y32.X       Tilo                  0.660   ethernet/local_reset_summary
                                                       ethernet/local_reset_summary
    SLICE_X54Y25.F2      net (fanout=107)      1.510   ethernet/local_reset_summary
    SLICE_X54Y25.X       Tilo                  0.660   ethernet/ih/Mcount_counter_val
                                                       ethernet/ih/Mcount_counter_val1
    SLICE_X66Y11.SR      net (fanout=21)       2.262   ethernet/ih/Mcount_counter_val
    SLICE_X66Y11.CLK     Tsrck                 0.794   ethernet/ih/sumReg_3
                                                       ethernet/ih/sumReg_3
    -------------------------------------------------  ---------------------------
    Total                                      9.812ns (3.341ns logic, 6.471ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     67.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/dh/input_in_process_negedge (FF)
  Destination:          ethernet/ih/sumReg_3 (FF)
  Requirement:          80.000ns
  Data Path Delay:      12.863ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_12 rising at 0.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/dh/input_in_process_negedge to ethernet/ih/sumReg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y44.YQ      Tcko                  0.567   ethernet/dh/input_in_process_negedge
                                                       ethernet/dh/input_in_process_negedge
    SLICE_X51Y54.G1      net (fanout=6)        1.560   ethernet/dh/input_in_process_negedge
    SLICE_X51Y54.Y       Tilo                  0.612   ethernet/dh/_n0266_inv
                                                       ethernet/dh/isNotAValidPacket0
    SLICE_X55Y53.F2      net (fanout=1)        0.598   ethernet/dh/isNotAValidPacket0
    SLICE_X55Y53.X       Tilo                  0.612   ethernet/dh/isNotAValidPacket110
                                                       ethernet/dh/isNotAValidPacket110
    SLICE_X47Y45.G4      net (fanout=1)        1.022   ethernet/dh/isNotAValidPacket110
    SLICE_X47Y45.Y       Tilo                  0.612   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket134
    SLICE_X47Y45.F4      net (fanout=1)        0.020   ethernet/dh/isNotAValidPacket134
    SLICE_X47Y45.X       Tilo                  0.612   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket179
    SLICE_X46Y32.F1      net (fanout=1)        0.762   ethernet/local_reset_signal_3
    SLICE_X46Y32.X       Tilo                  0.660   ethernet/local_reset_summary
                                                       ethernet/local_reset_summary
    SLICE_X54Y25.F2      net (fanout=107)      1.510   ethernet/local_reset_summary
    SLICE_X54Y25.X       Tilo                  0.660   ethernet/ih/Mcount_counter_val
                                                       ethernet/ih/Mcount_counter_val1
    SLICE_X66Y11.SR      net (fanout=21)       2.262   ethernet/ih/Mcount_counter_val
    SLICE_X66Y11.CLK     Tsrck                 0.794   ethernet/ih/sumReg_3
                                                       ethernet/ih/sumReg_3
    -------------------------------------------------  ---------------------------
    Total                                     12.863ns (5.129ns logic, 7.734ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     67.913ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/ap/dataen (FF)
  Destination:          ethernet/ih/sumReg_3 (FF)
  Requirement:          80.000ns
  Data Path Delay:      12.087ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_12 rising at 0.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/ap/dataen to ethernet/ih/sumReg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y49.XQ      Tcko                  0.515   ethernet/flag_is_input_IP_valid
                                                       ethernet/ap/dataen
    SLICE_X51Y54.G2      net (fanout=1)        0.836   ethernet/flag_is_input_IP_valid
    SLICE_X51Y54.Y       Tilo                  0.612   ethernet/dh/_n0266_inv
                                                       ethernet/dh/isNotAValidPacket0
    SLICE_X55Y53.F2      net (fanout=1)        0.598   ethernet/dh/isNotAValidPacket0
    SLICE_X55Y53.X       Tilo                  0.612   ethernet/dh/isNotAValidPacket110
                                                       ethernet/dh/isNotAValidPacket110
    SLICE_X47Y45.G4      net (fanout=1)        1.022   ethernet/dh/isNotAValidPacket110
    SLICE_X47Y45.Y       Tilo                  0.612   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket134
    SLICE_X47Y45.F4      net (fanout=1)        0.020   ethernet/dh/isNotAValidPacket134
    SLICE_X47Y45.X       Tilo                  0.612   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket179
    SLICE_X46Y32.F1      net (fanout=1)        0.762   ethernet/local_reset_signal_3
    SLICE_X46Y32.X       Tilo                  0.660   ethernet/local_reset_summary
                                                       ethernet/local_reset_summary
    SLICE_X54Y25.F2      net (fanout=107)      1.510   ethernet/local_reset_summary
    SLICE_X54Y25.X       Tilo                  0.660   ethernet/ih/Mcount_counter_val
                                                       ethernet/ih/Mcount_counter_val1
    SLICE_X66Y11.SR      net (fanout=21)       2.262   ethernet/ih/Mcount_counter_val
    SLICE_X66Y11.CLK     Tsrck                 0.794   ethernet/ih/sumReg_3
                                                       ethernet/ih/sumReg_3
    -------------------------------------------------  ---------------------------
    Total                                     12.087ns (5.077ns logic, 7.010ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/ih/sumReg_2 (SLICE_X66Y11.SR), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_NORTH_strob (FF)
  Destination:          ethernet/ih/sumReg_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.812ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_2x rising at 70.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BTN_NORTH_strob to ethernet/ih/sumReg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y56.YQ      Tcko                  0.567   BTN_NORTH_strob
                                                       BTN_NORTH_strob
    SLICE_X46Y32.G3      net (fanout=20)       2.679   BTN_NORTH_strob
    SLICE_X46Y32.Y       Tilo                  0.660   ethernet/local_reset_summary
                                                       ethernet/local_reset_summary_SW1
    SLICE_X46Y32.F4      net (fanout=1)        0.020   ethernet/N15
    SLICE_X46Y32.X       Tilo                  0.660   ethernet/local_reset_summary
                                                       ethernet/local_reset_summary
    SLICE_X54Y25.F2      net (fanout=107)      1.510   ethernet/local_reset_summary
    SLICE_X54Y25.X       Tilo                  0.660   ethernet/ih/Mcount_counter_val
                                                       ethernet/ih/Mcount_counter_val1
    SLICE_X66Y11.SR      net (fanout=21)       2.262   ethernet/ih/Mcount_counter_val
    SLICE_X66Y11.CLK     Tsrck                 0.794   ethernet/ih/sumReg_3
                                                       ethernet/ih/sumReg_2
    -------------------------------------------------  ---------------------------
    Total                                      9.812ns (3.341ns logic, 6.471ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     67.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/dh/input_in_process_negedge (FF)
  Destination:          ethernet/ih/sumReg_2 (FF)
  Requirement:          80.000ns
  Data Path Delay:      12.863ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_12 rising at 0.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/dh/input_in_process_negedge to ethernet/ih/sumReg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y44.YQ      Tcko                  0.567   ethernet/dh/input_in_process_negedge
                                                       ethernet/dh/input_in_process_negedge
    SLICE_X51Y54.G1      net (fanout=6)        1.560   ethernet/dh/input_in_process_negedge
    SLICE_X51Y54.Y       Tilo                  0.612   ethernet/dh/_n0266_inv
                                                       ethernet/dh/isNotAValidPacket0
    SLICE_X55Y53.F2      net (fanout=1)        0.598   ethernet/dh/isNotAValidPacket0
    SLICE_X55Y53.X       Tilo                  0.612   ethernet/dh/isNotAValidPacket110
                                                       ethernet/dh/isNotAValidPacket110
    SLICE_X47Y45.G4      net (fanout=1)        1.022   ethernet/dh/isNotAValidPacket110
    SLICE_X47Y45.Y       Tilo                  0.612   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket134
    SLICE_X47Y45.F4      net (fanout=1)        0.020   ethernet/dh/isNotAValidPacket134
    SLICE_X47Y45.X       Tilo                  0.612   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket179
    SLICE_X46Y32.F1      net (fanout=1)        0.762   ethernet/local_reset_signal_3
    SLICE_X46Y32.X       Tilo                  0.660   ethernet/local_reset_summary
                                                       ethernet/local_reset_summary
    SLICE_X54Y25.F2      net (fanout=107)      1.510   ethernet/local_reset_summary
    SLICE_X54Y25.X       Tilo                  0.660   ethernet/ih/Mcount_counter_val
                                                       ethernet/ih/Mcount_counter_val1
    SLICE_X66Y11.SR      net (fanout=21)       2.262   ethernet/ih/Mcount_counter_val
    SLICE_X66Y11.CLK     Tsrck                 0.794   ethernet/ih/sumReg_3
                                                       ethernet/ih/sumReg_2
    -------------------------------------------------  ---------------------------
    Total                                     12.863ns (5.129ns logic, 7.734ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     67.913ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/ap/dataen (FF)
  Destination:          ethernet/ih/sumReg_2 (FF)
  Requirement:          80.000ns
  Data Path Delay:      12.087ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_12 rising at 0.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/ap/dataen to ethernet/ih/sumReg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y49.XQ      Tcko                  0.515   ethernet/flag_is_input_IP_valid
                                                       ethernet/ap/dataen
    SLICE_X51Y54.G2      net (fanout=1)        0.836   ethernet/flag_is_input_IP_valid
    SLICE_X51Y54.Y       Tilo                  0.612   ethernet/dh/_n0266_inv
                                                       ethernet/dh/isNotAValidPacket0
    SLICE_X55Y53.F2      net (fanout=1)        0.598   ethernet/dh/isNotAValidPacket0
    SLICE_X55Y53.X       Tilo                  0.612   ethernet/dh/isNotAValidPacket110
                                                       ethernet/dh/isNotAValidPacket110
    SLICE_X47Y45.G4      net (fanout=1)        1.022   ethernet/dh/isNotAValidPacket110
    SLICE_X47Y45.Y       Tilo                  0.612   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket134
    SLICE_X47Y45.F4      net (fanout=1)        0.020   ethernet/dh/isNotAValidPacket134
    SLICE_X47Y45.X       Tilo                  0.612   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket179
    SLICE_X46Y32.F1      net (fanout=1)        0.762   ethernet/local_reset_signal_3
    SLICE_X46Y32.X       Tilo                  0.660   ethernet/local_reset_summary
                                                       ethernet/local_reset_summary
    SLICE_X54Y25.F2      net (fanout=107)      1.510   ethernet/local_reset_summary
    SLICE_X54Y25.X       Tilo                  0.660   ethernet/ih/Mcount_counter_val
                                                       ethernet/ih/Mcount_counter_val1
    SLICE_X66Y11.SR      net (fanout=21)       2.262   ethernet/ih/Mcount_counter_val
    SLICE_X66Y11.CLK     Tsrck                 0.794   ethernet/ih/sumReg_3
                                                       ethernet/ih/sumReg_2
    -------------------------------------------------  ---------------------------
    Total                                     12.087ns (5.077ns logic, 7.010ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/ih/sumReg_5 (SLICE_X66Y10.SR), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_NORTH_strob (FF)
  Destination:          ethernet/ih/sumReg_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.812ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_2x rising at 70.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BTN_NORTH_strob to ethernet/ih/sumReg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y56.YQ      Tcko                  0.567   BTN_NORTH_strob
                                                       BTN_NORTH_strob
    SLICE_X46Y32.G3      net (fanout=20)       2.679   BTN_NORTH_strob
    SLICE_X46Y32.Y       Tilo                  0.660   ethernet/local_reset_summary
                                                       ethernet/local_reset_summary_SW1
    SLICE_X46Y32.F4      net (fanout=1)        0.020   ethernet/N15
    SLICE_X46Y32.X       Tilo                  0.660   ethernet/local_reset_summary
                                                       ethernet/local_reset_summary
    SLICE_X54Y25.F2      net (fanout=107)      1.510   ethernet/local_reset_summary
    SLICE_X54Y25.X       Tilo                  0.660   ethernet/ih/Mcount_counter_val
                                                       ethernet/ih/Mcount_counter_val1
    SLICE_X66Y10.SR      net (fanout=21)       2.262   ethernet/ih/Mcount_counter_val
    SLICE_X66Y10.CLK     Tsrck                 0.794   ethernet/ih/sumReg_5
                                                       ethernet/ih/sumReg_5
    -------------------------------------------------  ---------------------------
    Total                                      9.812ns (3.341ns logic, 6.471ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     67.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/dh/input_in_process_negedge (FF)
  Destination:          ethernet/ih/sumReg_5 (FF)
  Requirement:          80.000ns
  Data Path Delay:      12.863ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_12 rising at 0.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/dh/input_in_process_negedge to ethernet/ih/sumReg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y44.YQ      Tcko                  0.567   ethernet/dh/input_in_process_negedge
                                                       ethernet/dh/input_in_process_negedge
    SLICE_X51Y54.G1      net (fanout=6)        1.560   ethernet/dh/input_in_process_negedge
    SLICE_X51Y54.Y       Tilo                  0.612   ethernet/dh/_n0266_inv
                                                       ethernet/dh/isNotAValidPacket0
    SLICE_X55Y53.F2      net (fanout=1)        0.598   ethernet/dh/isNotAValidPacket0
    SLICE_X55Y53.X       Tilo                  0.612   ethernet/dh/isNotAValidPacket110
                                                       ethernet/dh/isNotAValidPacket110
    SLICE_X47Y45.G4      net (fanout=1)        1.022   ethernet/dh/isNotAValidPacket110
    SLICE_X47Y45.Y       Tilo                  0.612   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket134
    SLICE_X47Y45.F4      net (fanout=1)        0.020   ethernet/dh/isNotAValidPacket134
    SLICE_X47Y45.X       Tilo                  0.612   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket179
    SLICE_X46Y32.F1      net (fanout=1)        0.762   ethernet/local_reset_signal_3
    SLICE_X46Y32.X       Tilo                  0.660   ethernet/local_reset_summary
                                                       ethernet/local_reset_summary
    SLICE_X54Y25.F2      net (fanout=107)      1.510   ethernet/local_reset_summary
    SLICE_X54Y25.X       Tilo                  0.660   ethernet/ih/Mcount_counter_val
                                                       ethernet/ih/Mcount_counter_val1
    SLICE_X66Y10.SR      net (fanout=21)       2.262   ethernet/ih/Mcount_counter_val
    SLICE_X66Y10.CLK     Tsrck                 0.794   ethernet/ih/sumReg_5
                                                       ethernet/ih/sumReg_5
    -------------------------------------------------  ---------------------------
    Total                                     12.863ns (5.129ns logic, 7.734ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     67.913ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/ap/dataen (FF)
  Destination:          ethernet/ih/sumReg_5 (FF)
  Requirement:          80.000ns
  Data Path Delay:      12.087ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_12 rising at 0.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/ap/dataen to ethernet/ih/sumReg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y49.XQ      Tcko                  0.515   ethernet/flag_is_input_IP_valid
                                                       ethernet/ap/dataen
    SLICE_X51Y54.G2      net (fanout=1)        0.836   ethernet/flag_is_input_IP_valid
    SLICE_X51Y54.Y       Tilo                  0.612   ethernet/dh/_n0266_inv
                                                       ethernet/dh/isNotAValidPacket0
    SLICE_X55Y53.F2      net (fanout=1)        0.598   ethernet/dh/isNotAValidPacket0
    SLICE_X55Y53.X       Tilo                  0.612   ethernet/dh/isNotAValidPacket110
                                                       ethernet/dh/isNotAValidPacket110
    SLICE_X47Y45.G4      net (fanout=1)        1.022   ethernet/dh/isNotAValidPacket110
    SLICE_X47Y45.Y       Tilo                  0.612   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket134
    SLICE_X47Y45.F4      net (fanout=1)        0.020   ethernet/dh/isNotAValidPacket134
    SLICE_X47Y45.X       Tilo                  0.612   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket179
    SLICE_X46Y32.F1      net (fanout=1)        0.762   ethernet/local_reset_signal_3
    SLICE_X46Y32.X       Tilo                  0.660   ethernet/local_reset_summary
                                                       ethernet/local_reset_summary
    SLICE_X54Y25.F2      net (fanout=107)      1.510   ethernet/local_reset_summary
    SLICE_X54Y25.X       Tilo                  0.660   ethernet/ih/Mcount_counter_val
                                                       ethernet/ih/Mcount_counter_val1
    SLICE_X66Y10.SR      net (fanout=21)       2.262   ethernet/ih/Mcount_counter_val
    SLICE_X66Y10.CLK     Tsrck                 0.794   ethernet/ih/sumReg_5
                                                       ethernet/ih/sumReg_5
    -------------------------------------------------  ---------------------------
    Total                                     12.087ns (5.077ns logic, 7.010ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "pll_2/CLKDV_BUF" derived from
 NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 multiplied by 4.00 to 80 nS and duty cycle corrected to HIGH 40 nS 

--------------------------------------------------------------------------------

Paths for end point ethernet/Mshreg_input_fifo_rdempty_delay_15/SRL16E (SLICE_X54Y13.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.713ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/input_fifo_rdempty_delay_0 (FF)
  Destination:          ethernet/Mshreg_input_fifo_rdempty_delay_15/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.713ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_12 falling at 120.000ns
  Destination Clock:    clk_12 falling at 120.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/input_fifo_rdempty_delay_0 to ethernet/Mshreg_input_fifo_rdempty_delay_15/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y13.XQ      Tcko                  0.412   ethernet/input_fifo_rdempty_delay(0)
                                                       ethernet/input_fifo_rdempty_delay_0
    SLICE_X54Y13.BY      net (fanout=6)        0.411   ethernet/input_fifo_rdempty_delay(0)
    SLICE_X54Y13.CLK     Tdh         (-Th)     0.110   ethernet/input_fifo_rdempty_delay(0)
                                                       ethernet/Mshreg_input_fifo_rdempty_delay_15/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.713ns (0.302ns logic, 0.411ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1 (SLICE_X57Y3.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.808ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1 (FF)
  Destination:          ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.808ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_12 rising at 80.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1 to ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y2.XQ       Tcko                  0.411   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg<1>
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1
    SLICE_X57Y3.BX       net (fanout=1)        0.317   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg<1>
    SLICE_X57Y3.CLK      Tckdi       (-Th)    -0.080   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg<1>
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.808ns (0.491ns logic, 0.317ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B (RAMB16_X1Y0.ADDRB5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.808ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_0 (FF)
  Destination:          ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.813ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.034 - 0.029)
  Source Clock:         clk_12 rising at 80.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_0 to ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y7.YQ       Tcko                  0.409   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1<1>
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_0
    RAMB16_X1Y0.ADDRB5   net (fanout=3)        0.518   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1<0>
    RAMB16_X1Y0.CLKB     Tbcka       (-Th)     0.114   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B
    -------------------------------------------------  ---------------------------
    Total                                      0.813ns (0.295ns logic, 0.518ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "pll_2/CLKDV_BUF" derived from
 NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 multiplied by 4.00 to 80 nS and duty cycle corrected to HIGH 40 nS 

--------------------------------------------------------------------------------
Slack: 74.546ns (period - min period limit)
  Period: 80.000ns
  Min period limit: 5.454ns (183.352MHz) (Tdcmpdv)
  Physical resource: pll_2/DCM_SP_INST/CLKDV
  Logical resource: pll_2/DCM_SP_INST/CLKDV
  Location pin: DCM_X1Y0.CLKDV
  Clock network: pll_2/CLKDV_BUF
--------------------------------------------------------------------------------
Slack: 77.236ns (period - (min low pulse limit / (low pulse / period)))
  Period: 80.000ns
  Low pulse: 40.000ns
  Low pulse limit: 1.382ns (Tbpwl)
  Physical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKB
  Logical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B/CLKB
  Location pin: RAMB16_X1Y0.CLKB
  Clock network: clk_12
--------------------------------------------------------------------------------
Slack: 77.236ns (period - (min high pulse limit / (high pulse / period)))
  Period: 80.000ns
  High pulse: 40.000ns
  High pulse limit: 1.382ns (Tbpwh)
  Physical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKB
  Logical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B/CLKB
  Location pin: RAMB16_X1Y0.CLKB
  Clock network: clk_12
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "pll_1/CLK2X_BUF" derived from  NET 
"pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;  divided by 2.00 to 10 nS and 
duty cycle corrected to HIGH 5 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 630 paths analyzed, 113 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.870ns.
--------------------------------------------------------------------------------

Paths for end point BTN_NORTH_strob (SLICE_X28Y56.CE), 36 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_NORTH_counter_8 (FF)
  Destination:          BTN_NORTH_strob (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.870ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_2x rising at 0.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BTN_NORTH_counter_8 to BTN_NORTH_strob
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y63.XQ      Tcko                  0.514   BTN_NORTH_counter(8)
                                                       BTN_NORTH_counter_8
    SLICE_X29Y68.F2      net (fanout=2)        1.389   BTN_NORTH_counter(8)
    SLICE_X29Y68.COUT    Topcyf                1.011   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(7)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_lut(6)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(6)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(7)
    SLICE_X29Y69.CIN     net (fanout=1)        0.000   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(7)
    SLICE_X29Y69.XB      Tcinxb                0.352   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(8)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(8)
    SLICE_X26Y56.G1      net (fanout=2)        0.954   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(8)
    SLICE_X26Y56.Y       Tilo                  0.660   _n0105_inv
                                                       _n0105_inv1
    SLICE_X28Y56.CE      net (fanout=1)        0.507   _n0105_inv
    SLICE_X28Y56.CLK     Tceck                 0.483   BTN_NORTH_strob
                                                       BTN_NORTH_strob
    -------------------------------------------------  ---------------------------
    Total                                      5.870ns (3.020ns logic, 2.850ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_NORTH_counter_26 (FF)
  Destination:          BTN_NORTH_strob (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.782ns (Levels of Logic = 5)
  Clock Path Skew:      -0.009ns (0.076 - 0.085)
  Source Clock:         clk_2x rising at 0.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BTN_NORTH_counter_26 to BTN_NORTH_strob
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y72.XQ      Tcko                  0.514   BTN_NORTH_counter(26)
                                                       BTN_NORTH_counter_26
    SLICE_X29Y66.F4      net (fanout=2)        1.095   BTN_NORTH_counter(26)
    SLICE_X29Y66.COUT    Topcyf                1.011   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(3)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_lut(2)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(2)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(3)
    SLICE_X29Y67.CIN     net (fanout=1)        0.000   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(3)
    SLICE_X29Y67.COUT    Tbyp                  0.103   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(5)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(4)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(5)
    SLICE_X29Y68.CIN     net (fanout=1)        0.000   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(5)
    SLICE_X29Y68.COUT    Tbyp                  0.103   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(7)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(6)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(7)
    SLICE_X29Y69.CIN     net (fanout=1)        0.000   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(7)
    SLICE_X29Y69.XB      Tcinxb                0.352   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(8)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(8)
    SLICE_X26Y56.G1      net (fanout=2)        0.954   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(8)
    SLICE_X26Y56.Y       Tilo                  0.660   _n0105_inv
                                                       _n0105_inv1
    SLICE_X28Y56.CE      net (fanout=1)        0.507   _n0105_inv
    SLICE_X28Y56.CLK     Tceck                 0.483   BTN_NORTH_strob
                                                       BTN_NORTH_strob
    -------------------------------------------------  ---------------------------
    Total                                      5.782ns (3.226ns logic, 2.556ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_NORTH_counter_20 (FF)
  Destination:          BTN_NORTH_strob (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.743ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_2x rising at 0.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BTN_NORTH_counter_20 to BTN_NORTH_strob
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y69.XQ      Tcko                  0.514   BTN_NORTH_counter(20)
                                                       BTN_NORTH_counter_20
    SLICE_X29Y66.F3      net (fanout=2)        1.056   BTN_NORTH_counter(20)
    SLICE_X29Y66.COUT    Topcyf                1.011   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(3)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_lut(2)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(2)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(3)
    SLICE_X29Y67.CIN     net (fanout=1)        0.000   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(3)
    SLICE_X29Y67.COUT    Tbyp                  0.103   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(5)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(4)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(5)
    SLICE_X29Y68.CIN     net (fanout=1)        0.000   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(5)
    SLICE_X29Y68.COUT    Tbyp                  0.103   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(7)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(6)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(7)
    SLICE_X29Y69.CIN     net (fanout=1)        0.000   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(7)
    SLICE_X29Y69.XB      Tcinxb                0.352   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(8)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(8)
    SLICE_X26Y56.G1      net (fanout=2)        0.954   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(8)
    SLICE_X26Y56.Y       Tilo                  0.660   _n0105_inv
                                                       _n0105_inv1
    SLICE_X28Y56.CE      net (fanout=1)        0.507   _n0105_inv
    SLICE_X28Y56.CLK     Tceck                 0.483   BTN_NORTH_strob
                                                       BTN_NORTH_strob
    -------------------------------------------------  ---------------------------
    Total                                      5.743ns (3.226ns logic, 2.517ns route)
                                                       (56.2% logic, 43.8% route)

--------------------------------------------------------------------------------

Paths for end point BTN_NORTH_strob (SLICE_X28Y56.BY), 33 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_NORTH_counter_8 (FF)
  Destination:          BTN_NORTH_strob (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.286ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_2x rising at 0.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BTN_NORTH_counter_8 to BTN_NORTH_strob
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y63.XQ      Tcko                  0.514   BTN_NORTH_counter(8)
                                                       BTN_NORTH_counter_8
    SLICE_X29Y68.F2      net (fanout=2)        1.389   BTN_NORTH_counter(8)
    SLICE_X29Y68.COUT    Topcyf                1.011   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(7)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_lut(6)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(6)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(7)
    SLICE_X29Y69.CIN     net (fanout=1)        0.000   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(7)
    SLICE_X29Y69.XB      Tcinxb                0.352   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(8)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(8)
    SLICE_X28Y56.BY      net (fanout=2)        1.687   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(8)
    SLICE_X28Y56.CLK     Tdick                 0.333   BTN_NORTH_strob
                                                       BTN_NORTH_strob
    -------------------------------------------------  ---------------------------
    Total                                      5.286ns (2.210ns logic, 3.076ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.793ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_NORTH_counter_26 (FF)
  Destination:          BTN_NORTH_strob (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.198ns (Levels of Logic = 4)
  Clock Path Skew:      -0.009ns (0.076 - 0.085)
  Source Clock:         clk_2x rising at 0.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BTN_NORTH_counter_26 to BTN_NORTH_strob
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y72.XQ      Tcko                  0.514   BTN_NORTH_counter(26)
                                                       BTN_NORTH_counter_26
    SLICE_X29Y66.F4      net (fanout=2)        1.095   BTN_NORTH_counter(26)
    SLICE_X29Y66.COUT    Topcyf                1.011   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(3)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_lut(2)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(2)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(3)
    SLICE_X29Y67.CIN     net (fanout=1)        0.000   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(3)
    SLICE_X29Y67.COUT    Tbyp                  0.103   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(5)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(4)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(5)
    SLICE_X29Y68.CIN     net (fanout=1)        0.000   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(5)
    SLICE_X29Y68.COUT    Tbyp                  0.103   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(7)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(6)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(7)
    SLICE_X29Y69.CIN     net (fanout=1)        0.000   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(7)
    SLICE_X29Y69.XB      Tcinxb                0.352   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(8)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(8)
    SLICE_X28Y56.BY      net (fanout=2)        1.687   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(8)
    SLICE_X28Y56.CLK     Tdick                 0.333   BTN_NORTH_strob
                                                       BTN_NORTH_strob
    -------------------------------------------------  ---------------------------
    Total                                      5.198ns (2.416ns logic, 2.782ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.841ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_NORTH_counter_20 (FF)
  Destination:          BTN_NORTH_strob (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.159ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_2x rising at 0.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BTN_NORTH_counter_20 to BTN_NORTH_strob
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y69.XQ      Tcko                  0.514   BTN_NORTH_counter(20)
                                                       BTN_NORTH_counter_20
    SLICE_X29Y66.F3      net (fanout=2)        1.056   BTN_NORTH_counter(20)
    SLICE_X29Y66.COUT    Topcyf                1.011   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(3)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_lut(2)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(2)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(3)
    SLICE_X29Y67.CIN     net (fanout=1)        0.000   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(3)
    SLICE_X29Y67.COUT    Tbyp                  0.103   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(5)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(4)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(5)
    SLICE_X29Y68.CIN     net (fanout=1)        0.000   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(5)
    SLICE_X29Y68.COUT    Tbyp                  0.103   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(7)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(6)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(7)
    SLICE_X29Y69.CIN     net (fanout=1)        0.000   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(7)
    SLICE_X29Y69.XB      Tcinxb                0.352   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(8)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(8)
    SLICE_X28Y56.BY      net (fanout=2)        1.687   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(8)
    SLICE_X28Y56.CLK     Tdick                 0.333   BTN_NORTH_strob
                                                       BTN_NORTH_strob
    -------------------------------------------------  ---------------------------
    Total                                      5.159ns (2.416ns logic, 2.743ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------

Paths for end point BTN_NORTH_counter_31 (SLICE_X27Y74.CIN), 30 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.786ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_NORTH_counter_2 (FF)
  Destination:          BTN_NORTH_counter_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.214ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_2x rising at 0.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BTN_NORTH_counter_2 to BTN_NORTH_counter_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y60.XQ      Tcko                  0.514   BTN_NORTH_counter(2)
                                                       BTN_NORTH_counter_2
    SLICE_X27Y60.F1      net (fanout=2)        0.478   BTN_NORTH_counter(2)
    SLICE_X27Y60.COUT    Topcyf                1.011   BTN_NORTH_counter(2)
                                                       BTN_NORTH_counter(2)_rt
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(2)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(3)
    SLICE_X27Y61.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(3)
    SLICE_X27Y61.COUT    Tbyp                  0.103   BTN_NORTH_counter(4)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(4)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(5)
    SLICE_X27Y62.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(5)
    SLICE_X27Y62.COUT    Tbyp                  0.103   BTN_NORTH_counter(6)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(6)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(7)
    SLICE_X27Y63.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(7)
    SLICE_X27Y63.COUT    Tbyp                  0.103   BTN_NORTH_counter(8)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(8)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(9)
    SLICE_X27Y64.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(9)
    SLICE_X27Y64.COUT    Tbyp                  0.103   BTN_NORTH_counter(10)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(10)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(11)
    SLICE_X27Y65.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(11)
    SLICE_X27Y65.COUT    Tbyp                  0.103   BTN_NORTH_counter(12)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(12)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(13)
    SLICE_X27Y66.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(13)
    SLICE_X27Y66.COUT    Tbyp                  0.103   BTN_NORTH_counter(14)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(14)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(15)
    SLICE_X27Y67.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(15)
    SLICE_X27Y67.COUT    Tbyp                  0.103   BTN_NORTH_counter(16)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(16)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(17)
    SLICE_X27Y68.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(17)
    SLICE_X27Y68.COUT    Tbyp                  0.103   BTN_NORTH_counter(18)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(18)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(19)
    SLICE_X27Y69.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(19)
    SLICE_X27Y69.COUT    Tbyp                  0.103   BTN_NORTH_counter(20)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(20)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(21)
    SLICE_X27Y70.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(21)
    SLICE_X27Y70.COUT    Tbyp                  0.103   BTN_NORTH_counter(22)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(22)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(23)
    SLICE_X27Y71.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(23)
    SLICE_X27Y71.COUT    Tbyp                  0.103   BTN_NORTH_counter(24)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(24)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(25)
    SLICE_X27Y72.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(25)
    SLICE_X27Y72.COUT    Tbyp                  0.103   BTN_NORTH_counter(26)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(26)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(27)
    SLICE_X27Y73.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(27)
    SLICE_X27Y73.COUT    Tbyp                  0.103   BTN_NORTH_counter(28)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(28)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(29)
    SLICE_X27Y74.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(29)
    SLICE_X27Y74.CLK     Tcinck                0.872   BTN_NORTH_counter(30)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(30)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_xor(31)
                                                       BTN_NORTH_counter_31
    -------------------------------------------------  ---------------------------
    Total                                      4.214ns (3.736ns logic, 0.478ns route)
                                                       (88.7% logic, 11.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.796ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_NORTH_counter_1 (FF)
  Destination:          BTN_NORTH_counter_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.204ns (Levels of Logic = 16)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_2x rising at 0.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BTN_NORTH_counter_1 to BTN_NORTH_counter_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y59.YQ      Tcko                  0.511   BTN_NORTH_counter(0)
                                                       BTN_NORTH_counter_1
    SLICE_X27Y59.G1      net (fanout=2)        0.508   BTN_NORTH_counter(1)
    SLICE_X27Y59.COUT    Topcyg                0.871   BTN_NORTH_counter(0)
                                                       BTN_NORTH_counter(1)_rt
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(1)
    SLICE_X27Y60.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(1)
    SLICE_X27Y60.COUT    Tbyp                  0.103   BTN_NORTH_counter(2)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(2)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(3)
    SLICE_X27Y61.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(3)
    SLICE_X27Y61.COUT    Tbyp                  0.103   BTN_NORTH_counter(4)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(4)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(5)
    SLICE_X27Y62.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(5)
    SLICE_X27Y62.COUT    Tbyp                  0.103   BTN_NORTH_counter(6)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(6)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(7)
    SLICE_X27Y63.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(7)
    SLICE_X27Y63.COUT    Tbyp                  0.103   BTN_NORTH_counter(8)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(8)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(9)
    SLICE_X27Y64.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(9)
    SLICE_X27Y64.COUT    Tbyp                  0.103   BTN_NORTH_counter(10)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(10)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(11)
    SLICE_X27Y65.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(11)
    SLICE_X27Y65.COUT    Tbyp                  0.103   BTN_NORTH_counter(12)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(12)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(13)
    SLICE_X27Y66.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(13)
    SLICE_X27Y66.COUT    Tbyp                  0.103   BTN_NORTH_counter(14)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(14)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(15)
    SLICE_X27Y67.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(15)
    SLICE_X27Y67.COUT    Tbyp                  0.103   BTN_NORTH_counter(16)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(16)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(17)
    SLICE_X27Y68.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(17)
    SLICE_X27Y68.COUT    Tbyp                  0.103   BTN_NORTH_counter(18)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(18)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(19)
    SLICE_X27Y69.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(19)
    SLICE_X27Y69.COUT    Tbyp                  0.103   BTN_NORTH_counter(20)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(20)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(21)
    SLICE_X27Y70.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(21)
    SLICE_X27Y70.COUT    Tbyp                  0.103   BTN_NORTH_counter(22)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(22)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(23)
    SLICE_X27Y71.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(23)
    SLICE_X27Y71.COUT    Tbyp                  0.103   BTN_NORTH_counter(24)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(24)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(25)
    SLICE_X27Y72.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(25)
    SLICE_X27Y72.COUT    Tbyp                  0.103   BTN_NORTH_counter(26)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(26)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(27)
    SLICE_X27Y73.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(27)
    SLICE_X27Y73.COUT    Tbyp                  0.103   BTN_NORTH_counter(28)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(28)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(29)
    SLICE_X27Y74.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(29)
    SLICE_X27Y74.CLK     Tcinck                0.872   BTN_NORTH_counter(30)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(30)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_xor(31)
                                                       BTN_NORTH_counter_31
    -------------------------------------------------  ---------------------------
    Total                                      4.204ns (3.696ns logic, 0.508ns route)
                                                       (87.9% logic, 12.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.799ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_NORTH_counter_0 (FF)
  Destination:          BTN_NORTH_counter_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.201ns (Levels of Logic = 16)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_2x rising at 0.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BTN_NORTH_counter_0 to BTN_NORTH_counter_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y59.XQ      Tcko                  0.514   BTN_NORTH_counter(0)
                                                       BTN_NORTH_counter_0
    SLICE_X27Y59.F4      net (fanout=2)        0.362   BTN_NORTH_counter(0)
    SLICE_X27Y59.COUT    Topcyf                1.011   BTN_NORTH_counter(0)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_lut(0)_INV_0
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(0)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(1)
    SLICE_X27Y60.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(1)
    SLICE_X27Y60.COUT    Tbyp                  0.103   BTN_NORTH_counter(2)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(2)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(3)
    SLICE_X27Y61.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(3)
    SLICE_X27Y61.COUT    Tbyp                  0.103   BTN_NORTH_counter(4)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(4)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(5)
    SLICE_X27Y62.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(5)
    SLICE_X27Y62.COUT    Tbyp                  0.103   BTN_NORTH_counter(6)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(6)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(7)
    SLICE_X27Y63.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(7)
    SLICE_X27Y63.COUT    Tbyp                  0.103   BTN_NORTH_counter(8)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(8)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(9)
    SLICE_X27Y64.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(9)
    SLICE_X27Y64.COUT    Tbyp                  0.103   BTN_NORTH_counter(10)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(10)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(11)
    SLICE_X27Y65.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(11)
    SLICE_X27Y65.COUT    Tbyp                  0.103   BTN_NORTH_counter(12)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(12)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(13)
    SLICE_X27Y66.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(13)
    SLICE_X27Y66.COUT    Tbyp                  0.103   BTN_NORTH_counter(14)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(14)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(15)
    SLICE_X27Y67.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(15)
    SLICE_X27Y67.COUT    Tbyp                  0.103   BTN_NORTH_counter(16)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(16)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(17)
    SLICE_X27Y68.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(17)
    SLICE_X27Y68.COUT    Tbyp                  0.103   BTN_NORTH_counter(18)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(18)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(19)
    SLICE_X27Y69.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(19)
    SLICE_X27Y69.COUT    Tbyp                  0.103   BTN_NORTH_counter(20)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(20)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(21)
    SLICE_X27Y70.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(21)
    SLICE_X27Y70.COUT    Tbyp                  0.103   BTN_NORTH_counter(22)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(22)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(23)
    SLICE_X27Y71.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(23)
    SLICE_X27Y71.COUT    Tbyp                  0.103   BTN_NORTH_counter(24)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(24)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(25)
    SLICE_X27Y72.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(25)
    SLICE_X27Y72.COUT    Tbyp                  0.103   BTN_NORTH_counter(26)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(26)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(27)
    SLICE_X27Y73.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(27)
    SLICE_X27Y73.COUT    Tbyp                  0.103   BTN_NORTH_counter(28)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(28)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(29)
    SLICE_X27Y74.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(29)
    SLICE_X27Y74.CLK     Tcinck                0.872   BTN_NORTH_counter(30)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(30)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_xor(31)
                                                       BTN_NORTH_counter_31
    -------------------------------------------------  ---------------------------
    Total                                      4.201ns (3.839ns logic, 0.362ns route)
                                                       (91.4% logic, 8.6% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "pll_1/CLK2X_BUF" derived from
 NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 divided by 2.00 to 10 nS and duty cycle corrected to HIGH 5 nS 

--------------------------------------------------------------------------------

Paths for end point BTN_NORTH_counter_0 (SLICE_X27Y59.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               BTN_NORTH_counter_0 (FF)
  Destination:          BTN_NORTH_counter_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.397ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_2x rising at 10.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: BTN_NORTH_counter_0 to BTN_NORTH_counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y59.XQ      Tcko                  0.411   BTN_NORTH_counter(0)
                                                       BTN_NORTH_counter_0
    SLICE_X27Y59.F4      net (fanout=2)        0.290   BTN_NORTH_counter(0)
    SLICE_X27Y59.CLK     Tckf        (-Th)    -0.696   BTN_NORTH_counter(0)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_lut(0)_INV_0
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_xor(0)
                                                       BTN_NORTH_counter_0
    -------------------------------------------------  ---------------------------
    Total                                      1.397ns (1.107ns logic, 0.290ns route)
                                                       (79.2% logic, 20.8% route)

--------------------------------------------------------------------------------

Paths for end point BTN_NORTH_counter_8 (SLICE_X27Y63.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               BTN_NORTH_counter_8 (FF)
  Destination:          BTN_NORTH_counter_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.397ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_2x rising at 10.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: BTN_NORTH_counter_8 to BTN_NORTH_counter_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y63.XQ      Tcko                  0.411   BTN_NORTH_counter(8)
                                                       BTN_NORTH_counter_8
    SLICE_X27Y63.F4      net (fanout=2)        0.290   BTN_NORTH_counter(8)
    SLICE_X27Y63.CLK     Tckf        (-Th)    -0.696   BTN_NORTH_counter(8)
                                                       BTN_NORTH_counter(8)_rt
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_xor(8)
                                                       BTN_NORTH_counter_8
    -------------------------------------------------  ---------------------------
    Total                                      1.397ns (1.107ns logic, 0.290ns route)
                                                       (79.2% logic, 20.8% route)

--------------------------------------------------------------------------------

Paths for end point BTN_NORTH_counter_16 (SLICE_X27Y67.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               BTN_NORTH_counter_16 (FF)
  Destination:          BTN_NORTH_counter_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.397ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_2x rising at 10.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: BTN_NORTH_counter_16 to BTN_NORTH_counter_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y67.XQ      Tcko                  0.411   BTN_NORTH_counter(16)
                                                       BTN_NORTH_counter_16
    SLICE_X27Y67.F4      net (fanout=2)        0.290   BTN_NORTH_counter(16)
    SLICE_X27Y67.CLK     Tckf        (-Th)    -0.696   BTN_NORTH_counter(16)
                                                       BTN_NORTH_counter(16)_rt
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_xor(16)
                                                       BTN_NORTH_counter_16
    -------------------------------------------------  ---------------------------
    Total                                      1.397ns (1.107ns logic, 0.290ns route)
                                                       (79.2% logic, 20.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "pll_1/CLK2X_BUF" derived from
 NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 divided by 2.00 to 10 nS and duty cycle corrected to HIGH 5 nS 

--------------------------------------------------------------------------------
Slack: 6.998ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.002ns (333.111MHz) (Tdcmpco)
  Physical resource: pll_1/DCM_SP_INST/CLK2X
  Logical resource: pll_1/DCM_SP_INST/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: pll_1/CLK2X_BUF
--------------------------------------------------------------------------------
Slack: 8.562ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.719ns (Tcl)
  Physical resource: BTN_NORTH_strob/CLK
  Logical resource: BTN_NORTH_strob/CK
  Location pin: SLICE_X28Y56.CLK
  Clock network: clk_2x
--------------------------------------------------------------------------------
Slack: 8.562ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.719ns (Tch)
  Physical resource: BTN_NORTH_strob/CLK
  Logical resource: BTN_NORTH_strob/CK
  Location pin: SLICE_X28Y56.CLK
  Clock network: clk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "pll_1/CLKDV_BUF" derived from  NET 
"pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;  multiplied by 2.00 to 40 nS 
and duty cycle corrected to HIGH 20 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1752 paths analyzed, 552 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.325ns.
--------------------------------------------------------------------------------

Paths for end point adc_01_cs_ft (SLICE_X23Y30.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     17.931ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_01/CS_reg (FF)
  Destination:          adc_01_cs_ft (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.045ns (Levels of Logic = 0)
  Clock Path Skew:      -0.024ns (0.018 - 0.042)
  Source Clock:         clk_dv rising at 0.000ns
  Destination Clock:    clk_dv falling at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_01/CS_reg to adc_01_cs_ft
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y38.XQ      Tcko                  0.514   adc_01_cs_OBUF
                                                       adc_01/CS_reg
    SLICE_X23Y30.BY      net (fanout=2)        1.217   adc_01_cs_OBUF
    SLICE_X23Y30.CLK     Tdick                 0.314   adc_01_cs_ft
                                                       adc_01_cs_ft
    -------------------------------------------------  ---------------------------
    Total                                      2.045ns (0.828ns logic, 1.217ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------

Paths for end point adc_02_cs_ft (SLICE_X23Y49.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     18.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_02/CS_reg (FF)
  Destination:          adc_02_cs_ft (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.758ns (Levels of Logic = 0)
  Clock Path Skew:      -0.017ns (0.030 - 0.047)
  Source Clock:         clk_dv rising at 0.000ns
  Destination Clock:    clk_dv falling at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_02/CS_reg to adc_02_cs_ft
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y46.XQ      Tcko                  0.514   adc_02_cs_OBUF
                                                       adc_02/CS_reg
    SLICE_X23Y49.BY      net (fanout=2)        0.930   adc_02_cs_OBUF
    SLICE_X23Y49.CLK     Tdick                 0.314   adc_02_cs_ft
                                                       adc_02_cs_ft
    -------------------------------------------------  ---------------------------
    Total                                      1.758ns (0.828ns logic, 0.930ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------

Paths for end point fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAMB16_X0Y0.DIA1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     18.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_01/adc_data_reg_1 (FF)
  Destination:          fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAM)
  Requirement:          20.000ns
  Data Path Delay:      1.756ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dv rising at 0.000ns
  Destination Clock:    clk_dv falling at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_01/adc_data_reg_1 to fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y2.YQ       Tcko                  0.511   adc_01_data(0)
                                                       adc_01/adc_data_reg_1
    RAMB16_X0Y0.DIA1     net (fanout=3)        1.018   adc_01_data(1)
    RAMB16_X0Y0.CLKA     Tbdck                 0.227   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram
                                                       fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      1.756ns (0.738ns logic, 1.018ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "pll_1/CLKDV_BUF" derived from
 NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 multiplied by 2.00 to 40 nS and duty cycle corrected to HIGH 20 nS 

--------------------------------------------------------------------------------

Paths for end point fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_7 (SLICE_X25Y13.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.804ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_7 (FF)
  Destination:          fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.802ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.002 - 0.004)
  Source Clock:         clk_dv falling at 60.000ns
  Destination Clock:    clk_dv falling at 60.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_7 to fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y10.XQ      Tcko                  0.412   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg<7>
                                                       fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_7
    SLICE_X25Y13.BX      net (fanout=1)        0.310   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg<7>
    SLICE_X25Y13.CLK     Tckdi       (-Th)    -0.080   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<7>
                                                       fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      0.802ns (0.492ns logic, 0.310ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------

Paths for end point fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1 (SLICE_X25Y9.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.809ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1 (FF)
  Destination:          fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.809ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dv falling at 60.000ns
  Destination Clock:    clk_dv falling at 60.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1 to fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y8.XQ       Tcko                  0.412   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg<1>
                                                       fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1
    SLICE_X25Y9.BX       net (fanout=1)        0.317   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg<1>
    SLICE_X25Y9.CLK      Tckdi       (-Th)    -0.080   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<1>
                                                       fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.809ns (0.492ns logic, 0.317ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Paths for end point fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5 (SLICE_X26Y11.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.840ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5 (FF)
  Destination:          fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.844ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.031 - 0.027)
  Source Clock:         clk_dv falling at 60.000ns
  Destination Clock:    clk_dv falling at 60.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5 to fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y10.XQ      Tcko                  0.411   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg<5>
                                                       fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5
    SLICE_X26Y11.BX      net (fanout=1)        0.317   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg<5>
    SLICE_X26Y11.CLK     Tckdi       (-Th)    -0.116   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<5>
                                                       fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      0.844ns (0.527ns logic, 0.317ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "pll_1/CLKDV_BUF" derived from
 NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 multiplied by 2.00 to 40 nS and duty cycle corrected to HIGH 20 nS 

--------------------------------------------------------------------------------
Slack: 34.546ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 5.454ns (183.352MHz) (Tdcmpdv)
  Physical resource: pll_1/DCM_SP_INST/CLKDV
  Logical resource: pll_1/DCM_SP_INST/CLKDV
  Location pin: DCM_X0Y1.CLKDV
  Clock network: pll_1/CLKDV_BUF
--------------------------------------------------------------------------------
Slack: 37.236ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.382ns (Tbpwl)
  Physical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKA
  Logical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A/CLKA
  Location pin: RAMB16_X0Y0.CLKA
  Clock network: clk_dv
--------------------------------------------------------------------------------
Slack: 37.236ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.382ns (Tbpwh)
  Physical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKA
  Logical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A/CLKA
  Location pin: RAMB16_X0Y0.CLKA
  Clock network: clk_dv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "e_rx_clk_BUFGP/IBUFG" PERIOD = 40 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 343 paths analyzed, 182 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.877ns.
--------------------------------------------------------------------------------

Paths for end point ethernet/fte/datastorage_1 (SLICE_X42Y0.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     12.849ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/fte/ena_posedge (FF)
  Destination:          ethernet/fte/datastorage_1 (FF)
  Requirement:          16.000ns
  Data Path Delay:      3.151ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         e_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    e_rx_clk_BUFGP falling at 16.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/fte/ena_posedge to ethernet/fte/datastorage_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y0.YQ       Tcko                  0.511   ethernet/fte/ena_posedge
                                                       ethernet/fte/ena_posedge
    SLICE_X42Y0.SR       net (fanout=7)        1.846   ethernet/fte/ena_posedge
    SLICE_X42Y0.CLK      Tsrck                 0.794   ethernet/fte/datastorage(1)
                                                       ethernet/fte/datastorage_1
    -------------------------------------------------  ---------------------------
    Total                                      3.151ns (1.305ns logic, 1.846ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/fte/datastorage_0 (SLICE_X42Y0.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     12.849ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/fte/ena_posedge (FF)
  Destination:          ethernet/fte/datastorage_0 (FF)
  Requirement:          16.000ns
  Data Path Delay:      3.151ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         e_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    e_rx_clk_BUFGP falling at 16.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/fte/ena_posedge to ethernet/fte/datastorage_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y0.YQ       Tcko                  0.511   ethernet/fte/ena_posedge
                                                       ethernet/fte/ena_posedge
    SLICE_X42Y0.SR       net (fanout=7)        1.846   ethernet/fte/ena_posedge
    SLICE_X42Y0.CLK      Tsrck                 0.794   ethernet/fte/datastorage(1)
                                                       ethernet/fte/datastorage_0
    -------------------------------------------------  ---------------------------
    Total                                      3.151ns (1.305ns logic, 1.846ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/fte/state (SLICE_X42Y9.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     13.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/fte/ena_posedge (FF)
  Destination:          ethernet/fte/state (FF)
  Requirement:          16.000ns
  Data Path Delay:      2.710ns (Levels of Logic = 0)
  Clock Path Skew:      -0.006ns (0.104 - 0.110)
  Source Clock:         e_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    e_rx_clk_BUFGP falling at 16.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/fte/ena_posedge to ethernet/fte/state
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y0.YQ       Tcko                  0.511   ethernet/fte/ena_posedge
                                                       ethernet/fte/ena_posedge
    SLICE_X42Y9.SR       net (fanout=7)        1.405   ethernet/fte/ena_posedge
    SLICE_X42Y9.CLK      Tsrck                 0.794   ethernet/fte/state
                                                       ethernet/fte/state
    -------------------------------------------------  ---------------------------
    Total                                      2.710ns (1.305ns logic, 1.405ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

Hold Paths: NET "e_rx_clk_BUFGP/IBUFG" PERIOD = 40 ns HIGH 40%;
--------------------------------------------------------------------------------

Paths for end point ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2 (SLICE_X47Y5.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.806ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d1 (FF)
  Destination:          ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.806ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         e_rx_clk_BUFGP falling at 56.000ns
  Destination Clock:    e_rx_clk_BUFGP falling at 56.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d1 to ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y5.YQ       Tcko                  0.409   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X47Y5.BX       net (fanout=1)        0.317   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X47Y5.CLK      Tckdi       (-Th)    -0.080   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2
    -------------------------------------------------  ---------------------------
    Total                                      0.806ns (0.489ns logic, 0.317ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1 (SLICE_X51Y5.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.827ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1 (FF)
  Destination:          ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.821ns (Levels of Logic = 0)
  Clock Path Skew:      -0.006ns (0.018 - 0.024)
  Source Clock:         e_rx_clk_BUFGP falling at 56.000ns
  Destination Clock:    e_rx_clk_BUFGP falling at 56.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1 to ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y4.XQ       Tcko                  0.412   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg<1>
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1
    SLICE_X51Y5.BX       net (fanout=1)        0.329   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg<1>
    SLICE_X51Y5.CLK      Tckdi       (-Th)    -0.080   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<1>
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.821ns (0.492ns logic, 0.329ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5 (SLICE_X50Y2.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.833ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5 (FF)
  Destination:          ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.835ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.014 - 0.012)
  Source Clock:         e_rx_clk_BUFGP falling at 56.000ns
  Destination Clock:    e_rx_clk_BUFGP falling at 56.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5 to ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y4.XQ       Tcko                  0.411   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg<5>
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5
    SLICE_X50Y2.BX       net (fanout=1)        0.308   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg<5>
    SLICE_X50Y2.CLK      Tckdi       (-Th)    -0.116   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<5>
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      0.835ns (0.527ns logic, 0.308ns route)
                                                       (63.1% logic, 36.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "e_rx_clk_BUFGP/IBUFG" PERIOD = 40 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 36.545ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 16.000ns
  High pulse limit: 1.382ns (Tbpwh)
  Physical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKA
  Logical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A/CLKA
  Location pin: RAMB16_X1Y0.CLKA
  Clock network: e_rx_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 37.237ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.763ns (361.925MHz) (Tbp)
  Physical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKA
  Logical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A/CLKA
  Location pin: RAMB16_X1Y0.CLKA
  Clock network: e_rx_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 37.697ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 24.000ns
  Low pulse limit: 1.382ns (Tbpwl)
  Physical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKA
  Logical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A/CLKA
  Location pin: RAMB16_X1Y0.CLKA
  Clock network: e_rx_clk_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_RD_CLK = PERIOD TIMEGRP "RD_CLK" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.776ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_RD_CLK = PERIOD TIMEGRP "RD_CLK" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg/SR
  Logical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg/SR
  Location pin: SLICE_X36Y9.SR
  Clock network: locked_2_INV_106_o
--------------------------------------------------------------------------------
Slack: 17.224ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.388ns (Trpw)
  Physical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg/SR
  Logical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg/SR
  Location pin: SLICE_X36Y9.SR
  Clock network: locked_2_INV_106_o
--------------------------------------------------------------------------------
Slack: 17.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg/SR
  Logical resource: fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg/SR
  Location pin: SLICE_X21Y30.SR
  Clock network: locked_2_INV_106_o
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_WR_CLK = PERIOD TIMEGRP "WR_CLK" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.776ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_WR_CLK = PERIOD TIMEGRP "WR_CLK" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<8>/SR
  Logical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8/SR
  Location pin: SLICE_X25Y2.SR
  Clock network: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<0>
--------------------------------------------------------------------------------
Slack: 17.224ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.388ns (Trpw)
  Physical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<8>/SR
  Logical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8/SR
  Location pin: SLICE_X25Y2.SR
  Clock network: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<0>
--------------------------------------------------------------------------------
Slack: 17.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<8>/SR
  Logical resource: fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8/SR
  Location pin: SLICE_X12Y38.SR
  Clock network: fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<0>
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for pll_1/CLKIN_IBUFG_OUT
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|pll_1/CLKIN_IBUFG_OUT          |     20.000ns|      7.500ns|     19.624ns|            0|            0|            0|         9151|
| pll_1/CLK0_BUF                |     20.000ns|      6.000ns|     19.624ns|            0|            0|            0|         6769|
|  pll_2/CLKDV_BUF              |     80.000ns|     78.496ns|          N/A|            0|            0|         6769|            0|
| pll_1/CLK2X_BUF               |     10.000ns|      5.870ns|          N/A|            0|            0|          630|            0|
| pll_1/CLKDV_BUF               |     40.000ns|      9.325ns|          N/A|            0|            0|         1752|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   12.863|   10.748|    3.960|    6.886|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock e_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
e_rx_clk       |         |         |    3.151|    5.564|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock e_tx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
e_tx_clk       |   19.182|   17.519|    6.526|    5.842|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 430640 paths, 0 nets, and 10172 connections

Design statistics:
   Minimum period:  78.496ns{1}   (Maximum frequency:  12.740MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec 21 08:03:22 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 228 MB



