*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/harshraj/EE/Courses/CS683/PA2-race-of-the-prefetcher/traces/bc-0.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L2C Stream Prefetcher  3 64
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000002 cycles: 3203422 heartbeat IPC: 3.12166 cumulative IPC: 3.12166 (Simulation time: 0 hr 0 min 42 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 5712247 heartbeat IPC: 3.98593 cumulative IPC: 3.50125 (Simulation time: 0 hr 1 min 9 sec) 

Warmup complete CPU 0 instructions: 25000001 cycles: 6963680 (Simulation time: 0 hr 1 min 22 sec) 

Heartbeat CPU 0 instructions: 30000001 cycles: 44830301 heartbeat IPC: 0.255636 cumulative IPC: 0.132042 (Simulation time: 0 hr 2 min 13 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 122365786 heartbeat IPC: 0.128973 cumulative IPC: 0.12998 (Simulation time: 0 hr 3 min 35 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 199909344 heartbeat IPC: 0.12896 cumulative IPC: 0.12957 (Simulation time: 0 hr 4 min 50 sec) 
Finished CPU 0 instructions: 25000001 cycles: 192945664 cumulative IPC: 0.12957 (Simulation time: 0 hr 4 min 50 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.12957 instructions: 25000001 cycles: 192945664
cpu0_DTLB TOTAL     ACCESS:    5782602  HIT:    5048820  MISS:     733782
cpu0_DTLB LOAD      ACCESS:    4554977  HIT:    4077004  MISS:     477973
cpu0_DTLB RFO       ACCESS:    1227625  HIT:     971816  MISS:     255809
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 13.857 cycles
cpu0_ITLB TOTAL     ACCESS:    3107160  HIT:    3107160  MISS:          0
cpu0_ITLB LOAD      ACCESS:    3107160  HIT:    3107160  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:         86  HIT:         86  MISS:          0
cpu0_L1I LOAD      ACCESS:         86  HIT:         86  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:     733782  HIT:     397124  MISS:     336658
cpu0_STLB LOAD      ACCESS:     477973  HIT:     310193  MISS:     167780
cpu0_STLB RFO       ACCESS:     255809  HIT:      86931  MISS:     168878
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 10.4012 cycles
cpu0_L1D TOTAL     ACCESS:    6850399  HIT:    4763702  MISS:    2086697
cpu0_L1D LOAD      ACCESS:    5223989  HIT:    3149718  MISS:    2074271
cpu0_L1D RFO       ACCESS:    1299324  HIT:    1288292  MISS:      11032
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:     327086  HIT:     325692  MISS:       1394
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 176.718 cycles
cpu0_L2C TOTAL     ACCESS:    4132641  HIT:    1899089  MISS:    2233552
cpu0_L2C LOAD      ACCESS:    2074271  HIT:     191469  MISS:    1882802
cpu0_L2C RFO       ACCESS:      11032  HIT:        101  MISS:      10931
cpu0_L2C PREFETCH  ACCESS:    1397123  HIT:    1057363  MISS:     339760
cpu0_L2C WRITEBACK ACCESS:     648821  HIT:     648808  MISS:         13
cpu0_L2C TRANSLATION ACCESS:       1394  HIT:       1348  MISS:         46
cpu0_L2C PREFETCH  REQUESTED:    1699568  ISSUED:    1439101  USEFUL:     212638  USELESS:     127162
cpu0_L2C AVERAGE MISS LATENCY: 175.642 cycles
LLC TOTAL     ACCESS:    2870453  HIT:    1444470  MISS:    1425983
LLC LOAD      ACCESS:    1882802  HIT:     593668  MISS:    1289134
LLC RFO       ACCESS:      10931  HIT:        469  MISS:      10462
LLC PREFETCH  ACCESS:     339850  HIT:     213544  MISS:     126306
LLC WRITEBACK ACCESS:     636824  HIT:     636778  MISS:         46
LLC TRANSLATION ACCESS:         46  HIT:         11  MISS:         35
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 242.268 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      60750  ROW_BUFFER_MISS:    1364569
 DBUS AVG_CONGESTED_CYCLE:    3.95761
 WQ ROW_BUFFER_HIT:       1021  ROW_BUFFER_MISS:     552401  FULL:          0


CPU 0 Branch Prediction Accuracy: 81.1279% MPKI: 35.6282 Average ROB Occupancy at Mispredict: 21.8246
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 35.6282
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0
