# full-adder-EDA
A Full Adder is implemented in Verilog with complete testbench and waveform simulation using EDA Playground, demonstrating fundamental digital logic design and verification skills.
