
---------- Begin Simulation Statistics ----------
final_tick                                77243749907                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 347551                       # Simulator instruction rate (inst/s)
host_mem_usage                                 677556                       # Number of bytes of host memory used
host_op_rate                                   380301                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   287.73                       # Real time elapsed on the host
host_tick_rate                              268461197                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109423148                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.077244                       # Number of seconds simulated
sim_ticks                                 77243749907                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109423148                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.158077                       # CPI: cycles per instruction
system.cpu.discardedOps                        460368                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         5240239                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.863500                       # IPC: instructions per cycle
system.cpu.numCycles                        115807721                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72978378     66.69%     66.69% # Class of committed instruction
system.cpu.op_class_0::IntMult                 567877      0.52%     67.21% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241132      0.22%     67.43% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.43% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154494      0.14%     67.57% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120566      0.11%     67.68% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.68% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44506      0.04%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166276      0.15%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::MemRead               20628136     18.85%     86.73% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14521783     13.27%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109423148                       # Class of committed instruction
system.cpu.tickCycles                       110567482                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    87                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6690                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         46542                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          332                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            4                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       189194                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          396                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       379793                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            400                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                20399729                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16341019                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80969                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8731974                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8730671                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.985078                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1049788                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                324                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          433712                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             299763                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           133949                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1039                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     35578811                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35578811                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35582114                       # number of overall hits
system.cpu.dcache.overall_hits::total        35582114                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        75708                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          75708                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        75748                       # number of overall misses
system.cpu.dcache.overall_misses::total         75748                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   4924943241                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4924943241                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4924943241                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4924943241                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35654519                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35654519                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35657862                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35657862                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002123                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002123                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002124                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002124                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65051.820693                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65051.820693                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65017.468989                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65017.468989                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        51235                       # number of writebacks
system.cpu.dcache.writebacks::total             51235                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        19628                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        19628                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        19628                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        19628                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        56080                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        56080                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        56116                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        56116                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3718437623                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3718437623                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3719856999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3719856999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001573                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001573                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001574                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001574                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66305.949055                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66305.949055                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66288.705521                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66288.705521                       # average overall mshr miss latency
system.cpu.dcache.replacements                  55092                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21392474                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21392474                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        20076                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         20076                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    405267199                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    405267199                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21412550                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21412550                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000938                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000938                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 20186.650677                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 20186.650677                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2960                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2960                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        17116                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        17116                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    318373774                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    318373774                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000799                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000799                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18600.944964                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18600.944964                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14186337                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14186337                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        55632                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        55632                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4519676042                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4519676042                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14241969                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14241969                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003906                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003906                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 81242.379242                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81242.379242                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16668                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16668                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        38964                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        38964                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3400063849                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3400063849                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002736                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002736                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 87261.673570                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 87261.673570                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3303                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3303                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           40                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           40                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3343                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3343                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.011965                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.011965                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           36                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           36                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1419376                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1419376                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.010769                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.010769                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 39427.111111                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 39427.111111                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89006                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89006                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89006                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89006                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89006                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89006                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89006                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89006                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  77243749907                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1020.669048                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35816242                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             56116                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            638.253653                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            192096                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1020.669048                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996747                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996747                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          407                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          536                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           43                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          71727864                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         71727864                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  77243749907                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  77243749907                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  77243749907                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49406203                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17098709                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           9762416                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     27627921                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         27627921                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     27627921                       # number of overall hits
system.cpu.icache.overall_hits::total        27627921                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       134488                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         134488                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       134488                       # number of overall misses
system.cpu.icache.overall_misses::total        134488                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   2368156820                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2368156820                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   2368156820                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2368156820                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     27762409                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     27762409                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     27762409                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     27762409                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004844                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004844                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004844                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004844                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 17608.684938                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 17608.684938                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 17608.684938                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 17608.684938                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       134097                       # number of writebacks
system.cpu.icache.writebacks::total            134097                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       134488                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       134488                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       134488                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       134488                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   2188749828                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2188749828                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   2188749828                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2188749828                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004844                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004844                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004844                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004844                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 16274.684938                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 16274.684938                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 16274.684938                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 16274.684938                       # average overall mshr miss latency
system.cpu.icache.replacements                 134097                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     27627921                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        27627921                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       134488                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        134488                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2368156820                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2368156820                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     27762409                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     27762409                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004844                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004844                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 17608.684938                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 17608.684938                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       134488                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       134488                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   2188749828                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2188749828                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004844                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004844                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 16274.684938                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 16274.684938                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  77243749907                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           390.519808                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            27762409                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            134488                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            206.430380                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             94047                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   390.519808                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.762734                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.762734                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          391                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          385                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.763672                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          55659306                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         55659306                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  77243749907                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  77243749907                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  77243749907                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  77243749907                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  109423148                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       667                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               133973                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                16774                       # number of demand (read+write) hits
system.l2.demand_hits::total                   150747                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              133973                       # number of overall hits
system.l2.overall_hits::.cpu.data               16774                       # number of overall hits
system.l2.overall_hits::total                  150747                       # number of overall hits
system.l2.demand_misses::.cpu.inst                515                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              39342                       # number of demand (read+write) misses
system.l2.demand_misses::total                  39857                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               515                       # number of overall misses
system.l2.overall_misses::.cpu.data             39342                       # number of overall misses
system.l2.overall_misses::total                 39857                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     43060853                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3372072527                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3415133380                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     43060853                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3372072527                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3415133380                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           134488                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            56116                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               190604                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          134488                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           56116                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              190604                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.003829                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.701083                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.209109                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.003829                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.701083                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.209109                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 83613.306796                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 85711.771821                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85684.657149                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 83613.306796                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 85711.771821                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85684.657149                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                6503                       # number of writebacks
system.l2.writebacks::total                      6503                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           515                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         39338                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             39853                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          515                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        39338                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            39853                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     36037739                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2835754145                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2871791884                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     36037739                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2835754145                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2871791884                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.003829                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.701012                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.209088                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.003829                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.701012                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.209088                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69976.192233                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72086.891682                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72059.616189                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69976.192233                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72086.891682                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72059.616189                       # average overall mshr miss latency
system.l2.replacements                           7088                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        51235                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            51235                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        51235                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        51235                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       134086                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           134086                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       134086                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       134086                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data               172                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   172                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38792                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38792                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3319614978                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3319614978                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         38964                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             38964                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.995586                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.995586                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 85574.731336                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85574.731336                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38792                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38792                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2791026924                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2791026924                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.995586                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.995586                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 71948.518354                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71948.518354                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         133973                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             133973                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          515                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              515                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     43060853                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     43060853                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       134488                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         134488                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.003829                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003829                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 83613.306796                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83613.306796                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          515                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          515                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     36037739                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     36037739                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.003829                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003829                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69976.192233                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69976.192233                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         16602                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             16602                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          550                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             550                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     52457549                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     52457549                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        17152                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         17152                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.032066                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.032066                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 95377.361818                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 95377.361818                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          546                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          546                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     44727221                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     44727221                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.031833                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.031833                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 81917.987179                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81917.987179                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  77243749907                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 26256.402588                       # Cycle average of tags in use
system.l2.tags.total_refs                      379456                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     39856                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.520674                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     80000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.334189                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       261.821751                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     25994.246648                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.007990                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.793281                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.801282                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          298                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2810                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        29631                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1557700                       # Number of tag accesses
system.l2.tags.data_accesses                  1557700                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  77243749907                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      6503.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       515.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     39334.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.038860443662                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          360                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          360                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              106020                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               6134                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       39853                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       6503                       # Number of write requests accepted
system.mem_ctrls.readBursts                     39853                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6503                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      4                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      13.77                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 39853                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6503                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   39644                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     200                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          360                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     110.686111                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.263638                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1642.025196                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023          358     99.44%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.28%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-31743            1      0.28%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           360                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          360                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.016667                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.016227                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.128197                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              354     98.33%     98.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                6      1.67%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           360                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2550592                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               416192                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     33.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      5.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   77243039552                       # Total gap between requests
system.mem_ctrls.avgGap                    1666300.79                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        32960                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2517376                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       415104                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 426701.189930359542                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 32590028.358681090176                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 5373949.355122935958                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          515                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        39338                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         6503                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     12907170                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1070984789                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1021102611124                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25062.47                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     27225.20                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 157020238.52                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        32960                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2517632                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2550592                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        32960                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        32960                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       416192                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       416192                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          515                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        39338                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          39853                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         6503                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          6503                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       426701                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     32593343                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         33020044                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       426701                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       426701                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      5388035                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         5388035                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      5388035                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       426701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     32593343                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        38408078                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                39849                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                6486                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2522                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2508                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2472                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2537                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2481                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2461                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2385                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2456                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2485                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2499                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2488                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2527                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2498                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2482                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2513                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2535                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          431                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          419                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          414                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          412                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          390                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          412                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          337                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          382                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          412                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          404                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          404                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          412                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          401                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          411                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          405                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          440                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               336723209                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             199245000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1083891959                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 8449.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           27199.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               27470                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               5467                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            68.94                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           84.29                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        13397                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   221.346272                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   171.508093                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   197.348199                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1382     10.32%     10.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         8935     66.69%     77.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          854      6.37%     83.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          631      4.71%     88.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          617      4.61%     92.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          460      3.43%     96.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          247      1.84%     97.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           62      0.46%     98.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          209      1.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        13397                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2550336                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             415104                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               33.016730                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                5.373949                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.30                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.26                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               71.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  77243749907                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        48580560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        25817385                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      141529080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      16688340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6097228800.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  15663980760                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  16470879360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   38464704285                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   497.965264                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  42677418354                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2579200000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  31987131553                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        47081160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        25024230                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      142992780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      17168580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6097228800.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  15435820590                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  16663014240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   38428330380                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   497.494366                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  43179030869                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2579200000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  31485519038                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  77243749907                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1061                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         6503                       # Transaction distribution
system.membus.trans_dist::CleanEvict              186                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38792                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38792                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1061                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        86395                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  86395                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2966784                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2966784                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             39853                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   39853    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               39853                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  77243749907                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            96116366                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          212389758                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            151640                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        57738                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       134097                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            4442                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            38964                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           38964                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        134488                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        17152                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       403073                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       167324                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                570397                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     17189440                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      6870464                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               24059904                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            7088                       # Total snoops (count)
system.tol2bus.snoopTraffic                    416192                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           197692                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003748                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.061439                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 196955     99.63%     99.63% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    733      0.37%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      4      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             197692                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  77243749907                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          500554819                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         269110488                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         112290780                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
