{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 09 07:03:47 2011 " "Info: Processing started: Sat Apr 09 07:03:47 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vdc_top -c vdc_top " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vdc_top -c vdc_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/_data/fpga/pce/src/vdc_top.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /_data/fpga/pce/src/vdc_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vdc_top-rtl " "Info: Found design unit 1: vdc_top-rtl" {  } { { "../src/vdc_top.vhd" "" { Text "C:/_data/FPGA/PCE/src/vdc_top.vhd" 49 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 vdc_top " "Info: Found entity 1: vdc_top" {  } { { "../src/vdc_top.vhd" "" { Text "C:/_data/FPGA/PCE/src/vdc_top.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/_data/fpga/pce/src/colram.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /_data/fpga/pce/src/colram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 colram-SYN " "Info: Found design unit 1: colram-SYN" {  } { { "../src/colram.vhd" "" { Text "C:/_data/FPGA/PCE/src/colram.vhd" 58 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 colram " "Info: Found entity 1: colram" {  } { { "../src/colram.vhd" "" { Text "C:/_data/FPGA/PCE/src/colram.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/_data/fpga/pce/src/hex.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /_data/fpga/pce/src/hex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex-rtl " "Info: Found design unit 1: hex-rtl" {  } { { "../src/hex.vhd" "" { Text "C:/_data/FPGA/PCE/src/hex.vhd" 47 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 hex " "Info: Found entity 1: hex" {  } { { "../src/hex.vhd" "" { Text "C:/_data/FPGA/PCE/src/hex.vhd" 40 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/_data/fpga/pce/src/huc6260.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /_data/fpga/pce/src/huc6260.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 huc6260-rtl " "Info: Found design unit 1: huc6260-rtl" {  } { { "../src/huc6260.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6260.vhd" 42 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 huc6260 " "Info: Found entity 1: huc6260" {  } { { "../src/huc6260.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6260.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/_data/fpga/pce/src/huc6270.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /_data/fpga/pce/src/huc6270.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 huc6270-rtl " "Info: Found design unit 1: huc6270-rtl" {  } { { "../src/huc6270.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6270.vhd" 45 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 huc6270 " "Info: Found entity 1: huc6270" {  } { { "../src/huc6270.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6270.vhd" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/_data/fpga/pce/src/linebuf.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /_data/fpga/pce/src/linebuf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 linebuf-SYN " "Info: Found design unit 1: linebuf-SYN" {  } { { "../src/linebuf.vhd" "" { Text "C:/_data/FPGA/PCE/src/linebuf.vhd" 58 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 linebuf " "Info: Found entity 1: linebuf" {  } { { "../src/linebuf.vhd" "" { Text "C:/_data/FPGA/PCE/src/linebuf.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/_data/fpga/pce/src/pll.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /_data/fpga/pce/src/pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Info: Found design unit 1: pll-SYN" {  } { { "../src/pll.vhd" "" { Text "C:/_data/FPGA/PCE/src/pll.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Info: Found entity 1: pll" {  } { { "../src/pll.vhd" "" { Text "C:/_data/FPGA/PCE/src/pll.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/_data/fpga/pce/src/scanline.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /_data/fpga/pce/src/scanline.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 scanline-SYN " "Info: Found design unit 1: scanline-SYN" {  } { { "../src/scanline.vhd" "" { Text "C:/_data/FPGA/PCE/src/scanline.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 scanline " "Info: Found entity 1: scanline" {  } { { "../src/scanline.vhd" "" { Text "C:/_data/FPGA/PCE/src/scanline.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/_data/fpga/pce/src/satram.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /_data/fpga/pce/src/satram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 satram-SYN " "Info: Found design unit 1: satram-SYN" {  } { { "../src/satram.vhd" "" { Text "C:/_data/FPGA/PCE/src/satram.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 satram " "Info: Found entity 1: satram" {  } { { "../src/satram.vhd" "" { Text "C:/_data/FPGA/PCE/src/satram.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "MC_PSP huc6270.vhd(1660) " "Error (10482): VHDL error at huc6270.vhd(1660): object \"MC_PSP\" is used but not declared" {  } { { "../src/huc6270.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6270.vhd" 1660 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "MC_PSP huc6270.vhd(1695) " "Error (10482): VHDL error at huc6270.vhd(1695): object \"MC_PSP\" is used but not declared" {  } { { "../src/huc6270.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6270.vhd" 1695 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "182 " "Error: Peak virtual memory: 182 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Sat Apr 09 07:03:49 2011 " "Error: Processing ended: Sat Apr 09 07:03:49 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Error: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Error: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
