// Seed: 3891838325
module module_0 (
    input  tri   id_0,
    input  uwire id_1,
    output wand  id_2,
    output tri0  id_3,
    input  uwire id_4,
    input  tri1  id_5
);
  wire id_7;
  tri  id_8 = 1;
  wire id_9;
  wire id_10;
  wire id_11;
endmodule
module module_1 (
    input supply1 id_0,
    output tri1 id_1,
    input supply1 id_2,
    input wand id_3,
    input wire id_4,
    output supply0 id_5
);
  uwire id_7;
  module_0(
      id_3, id_2, id_5, id_1, id_3, id_0
  );
  assign id_7 = 1 == id_4;
  wire id_8;
endmodule
