#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Jun  9 10:28:39 2022
# Process ID: 11045
# Current directory: /home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.runs/impl_1
# Command line: vivado -log system_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace
# Log file: /home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.runs/impl_1/system_wrapper.vdi
# Journal file: /home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/taylor/Documents/new_spgd/tmp/cores'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
Command: link_design -top system_wrapper -part xc7z020clg400-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-3
INFO: [Project 1-454] Reading design checkpoint '/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.srcs/sources_1/bd/system/ip/system_GPIO_BOX_0/system_GPIO_BOX_0.dcp' for cell 'system_i/GPIO_BOX'
INFO: [Project 1-454] Reading design checkpoint '/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.srcs/sources_1/bd/system/ip/system_my_timer_0/system_my_timer_0.dcp' for cell 'system_i/my_timer'
INFO: [Project 1-454] Reading design checkpoint '/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.srcs/sources_1/bd/system/ip/system_ADC_REG_0/system_ADC_REG_0.dcp' for cell 'system_i/ADC_BLOCK/ADC_REG'
INFO: [Project 1-454] Reading design checkpoint '/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.srcs/sources_1/bd/system/ip/system_util_ds_buf_0_0/system_util_ds_buf_0_0.dcp' for cell 'system_i/ADC_BLOCK/util_ds_buf_0'
INFO: [Project 1-454] Reading design checkpoint '/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.srcs/sources_1/bd/system/ip/system_util_ds_buf_1_0/system_util_ds_buf_1_0.dcp' for cell 'system_i/ADC_BLOCK/util_ds_buf_1'
INFO: [Project 1-454] Reading design checkpoint '/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.dcp' for cell 'system_i/PS7/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_i/PS7/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.srcs/sources_1/bd/system/ip/system_rst_ps7_0_50M_0/system_rst_ps7_0_50M_0.dcp' for cell 'system_i/PS7/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp' for cell 'system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2273.426 ; gain = 0.000 ; free physical = 6371 ; free virtual = 18751
INFO: [Netlist 29-17] Analyzing 67 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/ADC_BLOCK/util_ds_buf_0/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/ADC_BLOCK/util_ds_buf_0/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/ADC_BLOCK/util_ds_buf_0/IBUF_OUT[1]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/ADC_BLOCK/util_ds_buf_0/IBUF_OUT[1]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/ADC_BLOCK/util_ds_buf_0/IBUF_OUT[2]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/ADC_BLOCK/util_ds_buf_0/IBUF_OUT[2]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/ADC_BLOCK/util_ds_buf_0/IBUF_OUT[3]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/ADC_BLOCK/util_ds_buf_0/IBUF_OUT[3]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/ADC_BLOCK/util_ds_buf_0/IBUF_OUT[4]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/ADC_BLOCK/util_ds_buf_0/IBUF_OUT[4]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/ADC_BLOCK/util_ds_buf_0/IBUF_OUT[5]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/ADC_BLOCK/util_ds_buf_0/IBUF_OUT[5]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/ADC_BLOCK/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/ADC_BLOCK/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/ADC_BLOCK/util_ds_buf_1/IBUF_OUT[1]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/ADC_BLOCK/util_ds_buf_1/IBUF_OUT[1]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/ADC_BLOCK/util_ds_buf_1/IBUF_OUT[2]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/ADC_BLOCK/util_ds_buf_1/IBUF_OUT[2]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/ADC_BLOCK/util_ds_buf_1/IBUF_OUT[3]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/ADC_BLOCK/util_ds_buf_1/IBUF_OUT[3]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/ADC_BLOCK/util_ds_buf_1/IBUF_OUT[4]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/ADC_BLOCK/util_ds_buf_1/IBUF_OUT[4]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/ADC_BLOCK/util_ds_buf_1/IBUF_OUT[5]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/ADC_BLOCK/util_ds_buf_1/IBUF_OUT[5]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/PS7/processing_system7_0/inst'
Finished Parsing XDC File [/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/PS7/processing_system7_0/inst'
Parsing XDC File [/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/PS7/axi_gpio_0/U0'
Finished Parsing XDC File [/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/PS7/axi_gpio_0/U0'
Parsing XDC File [/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/PS7/axi_gpio_0/U0'
Finished Parsing XDC File [/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/PS7/axi_gpio_0/U0'
Parsing XDC File [/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.srcs/sources_1/bd/system/ip/system_rst_ps7_0_50M_0/system_rst_ps7_0_50M_0_board.xdc] for cell 'system_i/PS7/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.srcs/sources_1/bd/system/ip/system_rst_ps7_0_50M_0/system_rst_ps7_0_50M_0_board.xdc] for cell 'system_i/PS7/rst_ps7_0_50M/U0'
Parsing XDC File [/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.srcs/sources_1/bd/system/ip/system_rst_ps7_0_50M_0/system_rst_ps7_0_50M_0.xdc] for cell 'system_i/PS7/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.srcs/sources_1/bd/system/ip/system_rst_ps7_0_50M_0/system_rst_ps7_0_50M_0.xdc] for cell 'system_i/PS7/rst_ps7_0_50M/U0'
Parsing XDC File [/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.srcs/sources_1/bd/system/ip/system_util_ds_buf_0_0/system_util_ds_buf_0_0_board.xdc] for cell 'system_i/ADC_BLOCK/util_ds_buf_0/U0'
Finished Parsing XDC File [/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.srcs/sources_1/bd/system/ip/system_util_ds_buf_0_0/system_util_ds_buf_0_0_board.xdc] for cell 'system_i/ADC_BLOCK/util_ds_buf_0/U0'
Parsing XDC File [/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.srcs/sources_1/bd/system/ip/system_util_ds_buf_1_0/system_util_ds_buf_1_0_board.xdc] for cell 'system_i/ADC_BLOCK/util_ds_buf_1/U0'
Finished Parsing XDC File [/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.srcs/sources_1/bd/system/ip/system_util_ds_buf_1_0/system_util_ds_buf_1_0_board.xdc] for cell 'system_i/ADC_BLOCK/util_ds_buf_1/U0'
Parsing XDC File [/home/taylor/Documents/new_spgd/cfg/ports.xdc]
Finished Parsing XDC File [/home/taylor/Documents/new_spgd/cfg/ports.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2329.465 ; gain = 0.000 ; free physical = 6434 ; free virtual = 18779
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

18 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2329.465 ; gain = 56.039 ; free physical = 6434 ; free virtual = 18779
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port dac_spi_sdio_o expects both input and output buffering but the buffers are incomplete.
INFO: [Project 1-461] DRC finished with 0 Errors, 1 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2329.465 ; gain = 0.000 ; free physical = 6410 ; free virtual = 18758

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1eea7169e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2475.363 ; gain = 145.898 ; free physical = 6002 ; free virtual = 18364

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 24 cell(s).
Phase 1 Retarget | Checksum: 171df83c8

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2640.301 ; gain = 0.000 ; free physical = 5869 ; free virtual = 18231
INFO: [Opt 31-389] Phase Retarget created 17 cells and removed 54 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1dee8c70a

Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2640.301 ; gain = 0.000 ; free physical = 5869 ; free virtual = 18231
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 262 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 10a8e47a7

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2640.301 ; gain = 0.000 ; free physical = 5875 ; free virtual = 18237
INFO: [Opt 31-389] Phase Sweep created 28 cells and removed 315 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 10a8e47a7

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2640.301 ; gain = 0.000 ; free physical = 5875 ; free virtual = 18237
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 10a8e47a7

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2640.301 ; gain = 0.000 ; free physical = 5875 ; free virtual = 18237
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 14fe0e5ac

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2640.301 ; gain = 0.000 ; free physical = 5874 ; free virtual = 18237
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              17  |              54  |                                              0  |
|  Constant propagation         |               0  |             262  |                                              0  |
|  Sweep                        |              28  |             315  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00 . Memory (MB): peak = 2640.301 ; gain = 0.000 ; free physical = 5874 ; free virtual = 18237
Ending Logic Optimization Task | Checksum: 194d63ce2

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2640.301 ; gain = 0.000 ; free physical = 5874 ; free virtual = 18237

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 194d63ce2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2640.301 ; gain = 0.000 ; free physical = 5874 ; free virtual = 18236

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 194d63ce2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2640.301 ; gain = 0.000 ; free physical = 5874 ; free virtual = 18236

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2640.301 ; gain = 0.000 ; free physical = 5874 ; free virtual = 18236
Ending Netlist Obfuscation Task | Checksum: 194d63ce2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2640.301 ; gain = 0.000 ; free physical = 5874 ; free virtual = 18236
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 26 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2640.301 ; gain = 310.836 ; free physical = 5874 ; free virtual = 18236
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2680.320 ; gain = 0.000 ; free physical = 5867 ; free virtual = 18232
INFO: [Common 17-1381] The checkpoint '/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.runs/impl_1/system_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
Command: report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.runs/impl_1/system_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design -directive ExtraNetDelay_high
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port dac_spi_sdio_o expects both input and output buffering but the buffers are incomplete.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraNetDelay_high' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2783.141 ; gain = 0.000 ; free physical = 5855 ; free virtual = 18218
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 13027fb58

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2783.141 ; gain = 0.000 ; free physical = 5855 ; free virtual = 18218
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2783.141 ; gain = 0.000 ; free physical = 5855 ; free virtual = 18218

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 17494029e

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2783.141 ; gain = 0.000 ; free physical = 5833 ; free virtual = 18201

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 147f4f5f1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2783.141 ; gain = 0.000 ; free physical = 5844 ; free virtual = 18213

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 147f4f5f1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2783.141 ; gain = 0.000 ; free physical = 5844 ; free virtual = 18213
Phase 1 Placer Initialization | Checksum: 147f4f5f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2783.141 ; gain = 0.000 ; free physical = 5844 ; free virtual = 18214

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1a5dea498

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2783.141 ; gain = 0.000 ; free physical = 5832 ; free virtual = 18201

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 20 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 10 nets or cells. Created 0 new cell, deleted 10 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2783.141 ; gain = 0.000 ; free physical = 5819 ; free virtual = 18192

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             10  |                    10  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             10  |                    10  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1f364d791

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2783.141 ; gain = 0.000 ; free physical = 5819 ; free virtual = 18191
Phase 2.2 Global Placement Core | Checksum: 20fcc3945

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2783.141 ; gain = 0.000 ; free physical = 5817 ; free virtual = 18191
Phase 2 Global Placement | Checksum: 20fcc3945

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2783.141 ; gain = 0.000 ; free physical = 5818 ; free virtual = 18192

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d36bbf0d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2783.141 ; gain = 0.000 ; free physical = 5818 ; free virtual = 18192

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 104e26a14

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2783.141 ; gain = 0.000 ; free physical = 5818 ; free virtual = 18191

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d4c49e50

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2783.141 ; gain = 0.000 ; free physical = 5818 ; free virtual = 18191

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18cd478ed

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2783.141 ; gain = 0.000 ; free physical = 5818 ; free virtual = 18191

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1675db90b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2783.141 ; gain = 0.000 ; free physical = 5812 ; free virtual = 18186

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 19b1e8072

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2783.141 ; gain = 0.000 ; free physical = 5812 ; free virtual = 18186

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1e30e05d5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2783.141 ; gain = 0.000 ; free physical = 5812 ; free virtual = 18186
Phase 3 Detail Placement | Checksum: 1e30e05d5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2783.141 ; gain = 0.000 ; free physical = 5812 ; free virtual = 18186

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Place 46-20] Placer is running with the ExtraNetDelay_high directive. Post Placement Optimization may take longer to complete with ExtraNetDelay_high compared to other directives.
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: c723f127

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=15.363 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: e904566e

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2783.141 ; gain = 0.000 ; free physical = 5810 ; free virtual = 18185
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 10e94ec28

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2783.141 ; gain = 0.000 ; free physical = 5810 ; free virtual = 18185
Phase 4.1.1.1 BUFG Insertion | Checksum: c723f127

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2783.141 ; gain = 0.000 ; free physical = 5810 ; free virtual = 18185
INFO: [Place 30-746] Post Placement Timing Summary WNS=15.363. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 12cde56b4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2783.141 ; gain = 0.000 ; free physical = 5810 ; free virtual = 18185
Phase 4.1 Post Commit Optimization | Checksum: 12cde56b4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2783.141 ; gain = 0.000 ; free physical = 5810 ; free virtual = 18185

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 12cde56b4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2783.141 ; gain = 0.000 ; free physical = 5811 ; free virtual = 18185

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 12cde56b4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2783.141 ; gain = 0.000 ; free physical = 5811 ; free virtual = 18185

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2783.141 ; gain = 0.000 ; free physical = 5811 ; free virtual = 18185
Phase 4.4 Final Placement Cleanup | Checksum: dd035bd8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2783.141 ; gain = 0.000 ; free physical = 5811 ; free virtual = 18185
Phase 4 Post Placement Optimization and Clean-Up | Checksum: dd035bd8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2783.141 ; gain = 0.000 ; free physical = 5811 ; free virtual = 18185
Ending Placer Task | Checksum: 5a0bafc2

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2783.141 ; gain = 0.000 ; free physical = 5811 ; free virtual = 18185
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2783.141 ; gain = 0.000 ; free physical = 5815 ; free virtual = 18194
INFO: [Common 17-1381] The checkpoint '/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.runs/impl_1/system_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file system_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2783.141 ; gain = 0.000 ; free physical = 5814 ; free virtual = 18190
INFO: [runtcl-4] Executing : report_utilization -file system_wrapper_utilization_placed.rpt -pb system_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2783.141 ; gain = 0.000 ; free physical = 5823 ; free virtual = 18199
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
81 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2783.141 ; gain = 0.000 ; free physical = 5784 ; free virtual = 18165
INFO: [Common 17-1381] The checkpoint '/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.runs/impl_1/system_wrapper_physopt.dcp' has been generated.
Command: route_design -directive NoTimingRelaxation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 42cddc43 ConstDB: 0 ShapeSum: 173dd37f RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 14a141804

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2853.242 ; gain = 16.008 ; free physical = 5662 ; free virtual = 18038
Post Restoration Checksum: NetGraph: 9be82410 NumContArr: ae2bf3f4 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 14a141804

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2853.242 ; gain = 16.008 ; free physical = 5663 ; free virtual = 18039

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 14a141804

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2853.242 ; gain = 16.008 ; free physical = 5628 ; free virtual = 18005

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 14a141804

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2853.242 ; gain = 16.008 ; free physical = 5628 ; free virtual = 18005
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 20eb96b45

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2877.234 ; gain = 40.000 ; free physical = 5617 ; free virtual = 17994
INFO: [Route 35-416] Intermediate Timing Summary | WNS=15.398 | TNS=0.000  | WHS=-0.264 | THS=-66.377|

Phase 2 Router Initialization | Checksum: 198f8fa98

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2877.234 ; gain = 40.000 ; free physical = 5616 ; free virtual = 17993

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1730
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1730
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 14dccede6

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2878.238 ; gain = 41.004 ; free physical = 5617 ; free virtual = 17994

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 70
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=15.304 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1f75a9428

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2878.238 ; gain = 41.004 ; free physical = 5617 ; free virtual = 17994
Phase 4 Rip-up And Reroute | Checksum: 1f75a9428

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2878.238 ; gain = 41.004 ; free physical = 5617 ; free virtual = 17994

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1f75a9428

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2878.238 ; gain = 41.004 ; free physical = 5617 ; free virtual = 17994

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1f75a9428

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2878.238 ; gain = 41.004 ; free physical = 5617 ; free virtual = 17994
Phase 5 Delay and Skew Optimization | Checksum: 1f75a9428

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2878.238 ; gain = 41.004 ; free physical = 5617 ; free virtual = 17994

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2bd8844ff

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2878.238 ; gain = 41.004 ; free physical = 5617 ; free virtual = 17994
INFO: [Route 35-416] Intermediate Timing Summary | WNS=15.389 | TNS=0.000  | WHS=0.063  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2bd8844ff

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2878.238 ; gain = 41.004 ; free physical = 5617 ; free virtual = 17994
Phase 6 Post Hold Fix | Checksum: 2bd8844ff

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2878.238 ; gain = 41.004 ; free physical = 5617 ; free virtual = 17994

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.226675 %
  Global Horizontal Routing Utilization  = 0.412103 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1f0c15c26

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2878.238 ; gain = 41.004 ; free physical = 5617 ; free virtual = 17994

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1f0c15c26

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2878.238 ; gain = 41.004 ; free physical = 5615 ; free virtual = 17992

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1b36887ff

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2878.238 ; gain = 41.004 ; free physical = 5615 ; free virtual = 17992

Phase 10 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=15.389 | TNS=0.000  | WHS=0.064  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 10 Post Router Timing | Checksum: 1fbca1998

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2878.238 ; gain = 41.004 ; free physical = 5616 ; free virtual = 17993
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2878.238 ; gain = 41.004 ; free physical = 5728 ; free virtual = 18105

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
96 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2878.238 ; gain = 95.098 ; free physical = 5728 ; free virtual = 18105
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2886.242 ; gain = 0.000 ; free physical = 5717 ; free virtual = 18098
INFO: [Common 17-1381] The checkpoint '/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.runs/impl_1/system_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
Command: report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.runs/impl_1/system_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.runs/impl_1/system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
Command: report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
108 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file system_wrapper_route_status.rpt -pb system_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file system_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file system_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file system_wrapper_bus_skew_routed.rpt -pb system_wrapper_bus_skew_routed.pb -rpx system_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force system_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 25381920 bits.
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Jun  9 10:29:42 2022. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
128 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 3137.430 ; gain = 129.691 ; free physical = 5671 ; free virtual = 18043
INFO: [Common 17-206] Exiting Vivado at Thu Jun  9 10:29:42 2022...
