    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; Envelope_timer_TimerUDB
Envelope_timer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Envelope_timer_TimerUDB_rstSts_stsreg__0__POS EQU 0
Envelope_timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Envelope_timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
Envelope_timer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Envelope_timer_TimerUDB_rstSts_stsreg__2__POS EQU 2
Envelope_timer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Envelope_timer_TimerUDB_rstSts_stsreg__3__POS EQU 3
Envelope_timer_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Envelope_timer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB05_MSK
Envelope_timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Envelope_timer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB05_ST
Envelope_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
Envelope_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
Envelope_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
Envelope_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
Envelope_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
Envelope_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
Envelope_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
Envelope_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
Envelope_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
Envelope_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Envelope_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Envelope_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
Envelope_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
Envelope_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
Envelope_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB02_CTL
Envelope_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
Envelope_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Envelope_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Envelope_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB02_MSK
Envelope_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Envelope_timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
Envelope_timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
Envelope_timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
Envelope_timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
Envelope_timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
Envelope_timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
Envelope_timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
Envelope_timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
Envelope_timer_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B0_UDB03_A0
Envelope_timer_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B0_UDB03_A1
Envelope_timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
Envelope_timer_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B0_UDB03_D0
Envelope_timer_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B0_UDB03_D1
Envelope_timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
Envelope_timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
Envelope_timer_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B0_UDB03_F0
Envelope_timer_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B0_UDB03_F1
Envelope_timer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
Envelope_timer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
Envelope_timer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
Envelope_timer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
Envelope_timer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
Envelope_timer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
Envelope_timer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
Envelope_timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
Envelope_timer_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B0_UDB04_A0
Envelope_timer_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B0_UDB04_A1
Envelope_timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
Envelope_timer_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B0_UDB04_D0
Envelope_timer_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B0_UDB04_D1
Envelope_timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
Envelope_timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
Envelope_timer_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B0_UDB04_F0
Envelope_timer_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B0_UDB04_F1
Envelope_timer_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Envelope_timer_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL

; RefreshInterval_isr
RefreshInterval_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
RefreshInterval_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
RefreshInterval_isr__INTC_MASK EQU 0x01
RefreshInterval_isr__INTC_NUMBER EQU 0
RefreshInterval_isr__INTC_PRIOR_NUM EQU 7
RefreshInterval_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
RefreshInterval_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
RefreshInterval_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; emFile_SPI0_BSPIM
emFile_SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
emFile_SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
emFile_SPI0_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB04_MSK
emFile_SPI0_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
emFile_SPI0_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
emFile_SPI0_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
emFile_SPI0_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB04_ST_CTL
emFile_SPI0_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB04_ST_CTL
emFile_SPI0_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB04_ST
emFile_SPI0_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
emFile_SPI0_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
emFile_SPI0_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
emFile_SPI0_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
emFile_SPI0_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
emFile_SPI0_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
emFile_SPI0_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
emFile_SPI0_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
emFile_SPI0_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
emFile_SPI0_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
emFile_SPI0_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B0_UDB04_CTL
emFile_SPI0_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
emFile_SPI0_BSPIM_BitCounter__COUNT_REG EQU CYREG_B0_UDB04_CTL
emFile_SPI0_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
emFile_SPI0_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
emFile_SPI0_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B0_UDB04_MSK
emFile_SPI0_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
emFile_SPI0_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
emFile_SPI0_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
emFile_SPI0_BSPIM_RxStsReg__4__MASK EQU 0x10
emFile_SPI0_BSPIM_RxStsReg__4__POS EQU 4
emFile_SPI0_BSPIM_RxStsReg__5__MASK EQU 0x20
emFile_SPI0_BSPIM_RxStsReg__5__POS EQU 5
emFile_SPI0_BSPIM_RxStsReg__6__MASK EQU 0x40
emFile_SPI0_BSPIM_RxStsReg__6__POS EQU 6
emFile_SPI0_BSPIM_RxStsReg__MASK EQU 0x70
emFile_SPI0_BSPIM_RxStsReg__MASK_REG EQU CYREG_B1_UDB07_MSK
emFile_SPI0_BSPIM_RxStsReg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
emFile_SPI0_BSPIM_RxStsReg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
emFile_SPI0_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
emFile_SPI0_BSPIM_RxStsReg__STATUS_CNT_REG EQU CYREG_B1_UDB07_ST_CTL
emFile_SPI0_BSPIM_RxStsReg__STATUS_CONTROL_REG EQU CYREG_B1_UDB07_ST_CTL
emFile_SPI0_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B1_UDB07_ST
emFile_SPI0_BSPIM_TxStsReg__0__MASK EQU 0x01
emFile_SPI0_BSPIM_TxStsReg__0__POS EQU 0
emFile_SPI0_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
emFile_SPI0_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
emFile_SPI0_BSPIM_TxStsReg__1__MASK EQU 0x02
emFile_SPI0_BSPIM_TxStsReg__1__POS EQU 1
emFile_SPI0_BSPIM_TxStsReg__2__MASK EQU 0x04
emFile_SPI0_BSPIM_TxStsReg__2__POS EQU 2
emFile_SPI0_BSPIM_TxStsReg__3__MASK EQU 0x08
emFile_SPI0_BSPIM_TxStsReg__3__POS EQU 3
emFile_SPI0_BSPIM_TxStsReg__4__MASK EQU 0x10
emFile_SPI0_BSPIM_TxStsReg__4__POS EQU 4
emFile_SPI0_BSPIM_TxStsReg__MASK EQU 0x1F
emFile_SPI0_BSPIM_TxStsReg__MASK_REG EQU CYREG_B1_UDB04_MSK
emFile_SPI0_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
emFile_SPI0_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B1_UDB04_ST
emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
emFile_SPI0_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
emFile_SPI0_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B1_UDB04_A0
emFile_SPI0_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B1_UDB04_A1
emFile_SPI0_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
emFile_SPI0_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B1_UDB04_D0
emFile_SPI0_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B1_UDB04_D1
emFile_SPI0_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
emFile_SPI0_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
emFile_SPI0_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B1_UDB04_F0
emFile_SPI0_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B1_UDB04_F1

; VoiceA_DAC_viDAC8
VoiceA_DAC_viDAC8__CR0 EQU CYREG_DAC0_CR0
VoiceA_DAC_viDAC8__CR1 EQU CYREG_DAC0_CR1
VoiceA_DAC_viDAC8__D EQU CYREG_DAC0_D
VoiceA_DAC_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VoiceA_DAC_viDAC8__PM_ACT_MSK EQU 0x01
VoiceA_DAC_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VoiceA_DAC_viDAC8__PM_STBY_MSK EQU 0x01
VoiceA_DAC_viDAC8__STROBE EQU CYREG_DAC0_STROBE
VoiceA_DAC_viDAC8__SW0 EQU CYREG_DAC0_SW0
VoiceA_DAC_viDAC8__SW2 EQU CYREG_DAC0_SW2
VoiceA_DAC_viDAC8__SW3 EQU CYREG_DAC0_SW3
VoiceA_DAC_viDAC8__SW4 EQU CYREG_DAC0_SW4
VoiceA_DAC_viDAC8__TR EQU CYREG_DAC0_TR
VoiceA_DAC_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M1
VoiceA_DAC_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M2
VoiceA_DAC_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M3
VoiceA_DAC_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M4
VoiceA_DAC_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M5
VoiceA_DAC_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M6
VoiceA_DAC_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M7
VoiceA_DAC_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M8
VoiceA_DAC_viDAC8__TST EQU CYREG_DAC0_TST

; VoiceB_DAC_viDAC8
VoiceB_DAC_viDAC8__CR0 EQU CYREG_DAC3_CR0
VoiceB_DAC_viDAC8__CR1 EQU CYREG_DAC3_CR1
VoiceB_DAC_viDAC8__D EQU CYREG_DAC3_D
VoiceB_DAC_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VoiceB_DAC_viDAC8__PM_ACT_MSK EQU 0x08
VoiceB_DAC_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VoiceB_DAC_viDAC8__PM_STBY_MSK EQU 0x08
VoiceB_DAC_viDAC8__STROBE EQU CYREG_DAC3_STROBE
VoiceB_DAC_viDAC8__SW0 EQU CYREG_DAC3_SW0
VoiceB_DAC_viDAC8__SW2 EQU CYREG_DAC3_SW2
VoiceB_DAC_viDAC8__SW3 EQU CYREG_DAC3_SW3
VoiceB_DAC_viDAC8__SW4 EQU CYREG_DAC3_SW4
VoiceB_DAC_viDAC8__TR EQU CYREG_DAC3_TR
VoiceB_DAC_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M1
VoiceB_DAC_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M2
VoiceB_DAC_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M3
VoiceB_DAC_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M4
VoiceB_DAC_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M5
VoiceB_DAC_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M6
VoiceB_DAC_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M7
VoiceB_DAC_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M8
VoiceB_DAC_viDAC8__TST EQU CYREG_DAC3_TST

; VoiceC_DAC_viDAC8
VoiceC_DAC_viDAC8__CR0 EQU CYREG_DAC2_CR0
VoiceC_DAC_viDAC8__CR1 EQU CYREG_DAC2_CR1
VoiceC_DAC_viDAC8__D EQU CYREG_DAC2_D
VoiceC_DAC_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VoiceC_DAC_viDAC8__PM_ACT_MSK EQU 0x04
VoiceC_DAC_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VoiceC_DAC_viDAC8__PM_STBY_MSK EQU 0x04
VoiceC_DAC_viDAC8__STROBE EQU CYREG_DAC2_STROBE
VoiceC_DAC_viDAC8__SW0 EQU CYREG_DAC2_SW0
VoiceC_DAC_viDAC8__SW2 EQU CYREG_DAC2_SW2
VoiceC_DAC_viDAC8__SW3 EQU CYREG_DAC2_SW3
VoiceC_DAC_viDAC8__SW4 EQU CYREG_DAC2_SW4
VoiceC_DAC_viDAC8__TR EQU CYREG_DAC2_TR
VoiceC_DAC_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M1
VoiceC_DAC_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M2
VoiceC_DAC_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M3
VoiceC_DAC_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M4
VoiceC_DAC_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M5
VoiceC_DAC_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M6
VoiceC_DAC_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M7
VoiceC_DAC_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M8
VoiceC_DAC_viDAC8__TST EQU CYREG_DAC2_TST

; Audio_opamp_ABuf
Audio_opamp_ABuf__CR EQU CYREG_OPAMP1_CR
Audio_opamp_ABuf__MX EQU CYREG_OPAMP1_MX
Audio_opamp_ABuf__NPUMP_OPAMP_TR0 EQU CYREG_NPUMP_OPAMP_TR0
Audio_opamp_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
Audio_opamp_ABuf__PM_ACT_MSK EQU 0x02
Audio_opamp_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
Audio_opamp_ABuf__PM_STBY_MSK EQU 0x02
Audio_opamp_ABuf__RSVD EQU CYREG_OPAMP1_RSVD
Audio_opamp_ABuf__SW EQU CYREG_OPAMP1_SW
Audio_opamp_ABuf__TR0 EQU CYREG_OPAMP1_TR0
Audio_opamp_ABuf__TR1 EQU CYREG_OPAMP1_TR1

; VoiceA_Amplitude
VoiceA_Amplitude_Sync_ctrl_reg__0__MASK EQU 0x01
VoiceA_Amplitude_Sync_ctrl_reg__0__POS EQU 0
VoiceA_Amplitude_Sync_ctrl_reg__1__MASK EQU 0x02
VoiceA_Amplitude_Sync_ctrl_reg__1__POS EQU 1
VoiceA_Amplitude_Sync_ctrl_reg__2__MASK EQU 0x04
VoiceA_Amplitude_Sync_ctrl_reg__2__POS EQU 2
VoiceA_Amplitude_Sync_ctrl_reg__3__MASK EQU 0x08
VoiceA_Amplitude_Sync_ctrl_reg__3__POS EQU 3
VoiceA_Amplitude_Sync_ctrl_reg__4__MASK EQU 0x10
VoiceA_Amplitude_Sync_ctrl_reg__4__POS EQU 4
VoiceA_Amplitude_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
VoiceA_Amplitude_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB15_CTL
VoiceA_Amplitude_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB15_ST_CTL
VoiceA_Amplitude_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB15_CTL
VoiceA_Amplitude_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB15_ST_CTL
VoiceA_Amplitude_Sync_ctrl_reg__MASK EQU 0x1F
VoiceA_Amplitude_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
VoiceA_Amplitude_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB15_MSK
VoiceA_Amplitude_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL

; VoiceB_Amplitude
VoiceB_Amplitude_Sync_ctrl_reg__0__MASK EQU 0x01
VoiceB_Amplitude_Sync_ctrl_reg__0__POS EQU 0
VoiceB_Amplitude_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
VoiceB_Amplitude_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
VoiceB_Amplitude_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
VoiceB_Amplitude_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
VoiceB_Amplitude_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
VoiceB_Amplitude_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
VoiceB_Amplitude_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
VoiceB_Amplitude_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
VoiceB_Amplitude_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
VoiceB_Amplitude_Sync_ctrl_reg__1__MASK EQU 0x02
VoiceB_Amplitude_Sync_ctrl_reg__1__POS EQU 1
VoiceB_Amplitude_Sync_ctrl_reg__2__MASK EQU 0x04
VoiceB_Amplitude_Sync_ctrl_reg__2__POS EQU 2
VoiceB_Amplitude_Sync_ctrl_reg__3__MASK EQU 0x08
VoiceB_Amplitude_Sync_ctrl_reg__3__POS EQU 3
VoiceB_Amplitude_Sync_ctrl_reg__4__MASK EQU 0x10
VoiceB_Amplitude_Sync_ctrl_reg__4__POS EQU 4
VoiceB_Amplitude_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
VoiceB_Amplitude_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB11_CTL
VoiceB_Amplitude_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
VoiceB_Amplitude_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB11_CTL
VoiceB_Amplitude_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
VoiceB_Amplitude_Sync_ctrl_reg__MASK EQU 0x1F
VoiceB_Amplitude_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
VoiceB_Amplitude_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB11_MSK
VoiceB_Amplitude_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL

; VoiceC_Amplitude
VoiceC_Amplitude_Sync_ctrl_reg__0__MASK EQU 0x01
VoiceC_Amplitude_Sync_ctrl_reg__0__POS EQU 0
VoiceC_Amplitude_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
VoiceC_Amplitude_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
VoiceC_Amplitude_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
VoiceC_Amplitude_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
VoiceC_Amplitude_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
VoiceC_Amplitude_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB12_13_MSK
VoiceC_Amplitude_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
VoiceC_Amplitude_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB12_13_MSK
VoiceC_Amplitude_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
VoiceC_Amplitude_Sync_ctrl_reg__1__MASK EQU 0x02
VoiceC_Amplitude_Sync_ctrl_reg__1__POS EQU 1
VoiceC_Amplitude_Sync_ctrl_reg__2__MASK EQU 0x04
VoiceC_Amplitude_Sync_ctrl_reg__2__POS EQU 2
VoiceC_Amplitude_Sync_ctrl_reg__3__MASK EQU 0x08
VoiceC_Amplitude_Sync_ctrl_reg__3__POS EQU 3
VoiceC_Amplitude_Sync_ctrl_reg__4__MASK EQU 0x10
VoiceC_Amplitude_Sync_ctrl_reg__4__POS EQU 4
VoiceC_Amplitude_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
VoiceC_Amplitude_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB12_CTL
VoiceC_Amplitude_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB12_ST_CTL
VoiceC_Amplitude_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB12_CTL
VoiceC_Amplitude_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB12_ST_CTL
VoiceC_Amplitude_Sync_ctrl_reg__MASK EQU 0x1F
VoiceC_Amplitude_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
VoiceC_Amplitude_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB12_MSK
VoiceC_Amplitude_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL

; Display_LCDPort
Display_LCDPort__0__MASK EQU 0x01
Display_LCDPort__0__PC EQU CYREG_PRT2_PC0
Display_LCDPort__0__PORT EQU 2
Display_LCDPort__0__SHIFT EQU 0
Display_LCDPort__1__MASK EQU 0x02
Display_LCDPort__1__PC EQU CYREG_PRT2_PC1
Display_LCDPort__1__PORT EQU 2
Display_LCDPort__1__SHIFT EQU 1
Display_LCDPort__2__MASK EQU 0x04
Display_LCDPort__2__PC EQU CYREG_PRT2_PC2
Display_LCDPort__2__PORT EQU 2
Display_LCDPort__2__SHIFT EQU 2
Display_LCDPort__3__MASK EQU 0x08
Display_LCDPort__3__PC EQU CYREG_PRT2_PC3
Display_LCDPort__3__PORT EQU 2
Display_LCDPort__3__SHIFT EQU 3
Display_LCDPort__4__MASK EQU 0x10
Display_LCDPort__4__PC EQU CYREG_PRT2_PC4
Display_LCDPort__4__PORT EQU 2
Display_LCDPort__4__SHIFT EQU 4
Display_LCDPort__5__MASK EQU 0x20
Display_LCDPort__5__PC EQU CYREG_PRT2_PC5
Display_LCDPort__5__PORT EQU 2
Display_LCDPort__5__SHIFT EQU 5
Display_LCDPort__6__MASK EQU 0x40
Display_LCDPort__6__PC EQU CYREG_PRT2_PC6
Display_LCDPort__6__PORT EQU 2
Display_LCDPort__6__SHIFT EQU 6
Display_LCDPort__AG EQU CYREG_PRT2_AG
Display_LCDPort__AMUX EQU CYREG_PRT2_AMUX
Display_LCDPort__BIE EQU CYREG_PRT2_BIE
Display_LCDPort__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Display_LCDPort__BYP EQU CYREG_PRT2_BYP
Display_LCDPort__CTL EQU CYREG_PRT2_CTL
Display_LCDPort__DM0 EQU CYREG_PRT2_DM0
Display_LCDPort__DM1 EQU CYREG_PRT2_DM1
Display_LCDPort__DM2 EQU CYREG_PRT2_DM2
Display_LCDPort__DR EQU CYREG_PRT2_DR
Display_LCDPort__INP_DIS EQU CYREG_PRT2_INP_DIS
Display_LCDPort__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Display_LCDPort__LCD_EN EQU CYREG_PRT2_LCD_EN
Display_LCDPort__MASK EQU 0x7F
Display_LCDPort__PORT EQU 2
Display_LCDPort__PRT EQU CYREG_PRT2_PRT
Display_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Display_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Display_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Display_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Display_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Display_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Display_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Display_LCDPort__PS EQU CYREG_PRT2_PS
Display_LCDPort__SHIFT EQU 0
Display_LCDPort__SLW EQU CYREG_PRT2_SLW

; EnvelopeControl
EnvelopeControl_Sync_ctrl_reg__0__MASK EQU 0x01
EnvelopeControl_Sync_ctrl_reg__0__POS EQU 0
EnvelopeControl_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
EnvelopeControl_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
EnvelopeControl_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
EnvelopeControl_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
EnvelopeControl_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
EnvelopeControl_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
EnvelopeControl_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
EnvelopeControl_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
EnvelopeControl_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
EnvelopeControl_Sync_ctrl_reg__1__MASK EQU 0x02
EnvelopeControl_Sync_ctrl_reg__1__POS EQU 1
EnvelopeControl_Sync_ctrl_reg__2__MASK EQU 0x04
EnvelopeControl_Sync_ctrl_reg__2__POS EQU 2
EnvelopeControl_Sync_ctrl_reg__3__MASK EQU 0x08
EnvelopeControl_Sync_ctrl_reg__3__POS EQU 3
EnvelopeControl_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
EnvelopeControl_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB06_CTL
EnvelopeControl_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
EnvelopeControl_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB06_CTL
EnvelopeControl_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
EnvelopeControl_Sync_ctrl_reg__MASK EQU 0x0F
EnvelopeControl_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
EnvelopeControl_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB06_MSK
EnvelopeControl_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL

; emFile_Clock_1
emFile_Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG7_CFG0
emFile_Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG7_CFG1
emFile_Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG7_CFG2
emFile_Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
emFile_Clock_1__INDEX EQU 0x07
emFile_Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
emFile_Clock_1__PM_ACT_MSK EQU 0x80
emFile_Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
emFile_Clock_1__PM_STBY_MSK EQU 0x80

; emFile_SPI0_CS
emFile_SPI0_CS__0__MASK EQU 0x01
emFile_SPI0_CS__0__PC EQU CYREG_PRT0_PC0
emFile_SPI0_CS__0__PORT EQU 0
emFile_SPI0_CS__0__SHIFT EQU 0
emFile_SPI0_CS__AG EQU CYREG_PRT0_AG
emFile_SPI0_CS__AMUX EQU CYREG_PRT0_AMUX
emFile_SPI0_CS__BIE EQU CYREG_PRT0_BIE
emFile_SPI0_CS__BIT_MASK EQU CYREG_PRT0_BIT_MASK
emFile_SPI0_CS__BYP EQU CYREG_PRT0_BYP
emFile_SPI0_CS__CTL EQU CYREG_PRT0_CTL
emFile_SPI0_CS__DM0 EQU CYREG_PRT0_DM0
emFile_SPI0_CS__DM1 EQU CYREG_PRT0_DM1
emFile_SPI0_CS__DM2 EQU CYREG_PRT0_DM2
emFile_SPI0_CS__DR EQU CYREG_PRT0_DR
emFile_SPI0_CS__INP_DIS EQU CYREG_PRT0_INP_DIS
emFile_SPI0_CS__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
emFile_SPI0_CS__LCD_EN EQU CYREG_PRT0_LCD_EN
emFile_SPI0_CS__MASK EQU 0x01
emFile_SPI0_CS__PORT EQU 0
emFile_SPI0_CS__PRT EQU CYREG_PRT0_PRT
emFile_SPI0_CS__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
emFile_SPI0_CS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
emFile_SPI0_CS__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
emFile_SPI0_CS__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
emFile_SPI0_CS__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
emFile_SPI0_CS__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
emFile_SPI0_CS__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
emFile_SPI0_CS__PS EQU CYREG_PRT0_PS
emFile_SPI0_CS__SHIFT EQU 0
emFile_SPI0_CS__SLW EQU CYREG_PRT0_SLW

; NoiseGenerator
NoiseGenerator_ClkSp_CtrlReg__0__MASK EQU 0x01
NoiseGenerator_ClkSp_CtrlReg__0__POS EQU 0
NoiseGenerator_ClkSp_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
NoiseGenerator_ClkSp_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
NoiseGenerator_ClkSp_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
NoiseGenerator_ClkSp_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
NoiseGenerator_ClkSp_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
NoiseGenerator_ClkSp_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
NoiseGenerator_ClkSp_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
NoiseGenerator_ClkSp_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
NoiseGenerator_ClkSp_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
NoiseGenerator_ClkSp_CtrlReg__2__MASK EQU 0x04
NoiseGenerator_ClkSp_CtrlReg__2__POS EQU 2
NoiseGenerator_ClkSp_CtrlReg__3__MASK EQU 0x08
NoiseGenerator_ClkSp_CtrlReg__3__POS EQU 3
NoiseGenerator_ClkSp_CtrlReg__4__MASK EQU 0x10
NoiseGenerator_ClkSp_CtrlReg__4__POS EQU 4
NoiseGenerator_ClkSp_CtrlReg__5__MASK EQU 0x20
NoiseGenerator_ClkSp_CtrlReg__5__POS EQU 5
NoiseGenerator_ClkSp_CtrlReg__6__MASK EQU 0x40
NoiseGenerator_ClkSp_CtrlReg__6__POS EQU 6
NoiseGenerator_ClkSp_CtrlReg__7__MASK EQU 0x80
NoiseGenerator_ClkSp_CtrlReg__7__POS EQU 7
NoiseGenerator_ClkSp_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
NoiseGenerator_ClkSp_CtrlReg__CONTROL_REG EQU CYREG_B1_UDB09_CTL
NoiseGenerator_ClkSp_CtrlReg__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
NoiseGenerator_ClkSp_CtrlReg__COUNT_REG EQU CYREG_B1_UDB09_CTL
NoiseGenerator_ClkSp_CtrlReg__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
NoiseGenerator_ClkSp_CtrlReg__MASK EQU 0xFD
NoiseGenerator_ClkSp_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
NoiseGenerator_ClkSp_CtrlReg__PERIOD_REG EQU CYREG_B1_UDB09_MSK
NoiseGenerator_ClkSp_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
NoiseGenerator_b0_PRSdp_a__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
NoiseGenerator_b0_PRSdp_a__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
NoiseGenerator_b0_PRSdp_a__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
NoiseGenerator_b0_PRSdp_a__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
NoiseGenerator_b0_PRSdp_a__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
NoiseGenerator_b0_PRSdp_a__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
NoiseGenerator_b0_PRSdp_a__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
NoiseGenerator_b0_PRSdp_a__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
NoiseGenerator_b0_PRSdp_a__A0_REG EQU CYREG_B0_UDB08_A0
NoiseGenerator_b0_PRSdp_a__A1_REG EQU CYREG_B0_UDB08_A1
NoiseGenerator_b0_PRSdp_a__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
NoiseGenerator_b0_PRSdp_a__D0_REG EQU CYREG_B0_UDB08_D0
NoiseGenerator_b0_PRSdp_a__D1_REG EQU CYREG_B0_UDB08_D1
NoiseGenerator_b0_PRSdp_a__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
NoiseGenerator_b0_PRSdp_a__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
NoiseGenerator_b0_PRSdp_a__F0_REG EQU CYREG_B0_UDB08_F0
NoiseGenerator_b0_PRSdp_a__F1_REG EQU CYREG_B0_UDB08_F1
NoiseGenerator_b0_PRSdp_a__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
NoiseGenerator_b0_PRSdp_a__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
NoiseGenerator_b1_PRSdp_b__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
NoiseGenerator_b1_PRSdp_b__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
NoiseGenerator_b1_PRSdp_b__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
NoiseGenerator_b1_PRSdp_b__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
NoiseGenerator_b1_PRSdp_b__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
NoiseGenerator_b1_PRSdp_b__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
NoiseGenerator_b1_PRSdp_b__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
NoiseGenerator_b1_PRSdp_b__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
NoiseGenerator_b1_PRSdp_b__A0_REG EQU CYREG_B0_UDB11_A0
NoiseGenerator_b1_PRSdp_b__A1_REG EQU CYREG_B0_UDB11_A1
NoiseGenerator_b1_PRSdp_b__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
NoiseGenerator_b1_PRSdp_b__D0_REG EQU CYREG_B0_UDB11_D0
NoiseGenerator_b1_PRSdp_b__D1_REG EQU CYREG_B0_UDB11_D1
NoiseGenerator_b1_PRSdp_b__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
NoiseGenerator_b1_PRSdp_b__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
NoiseGenerator_b1_PRSdp_b__F0_REG EQU CYREG_B0_UDB11_F0
NoiseGenerator_b1_PRSdp_b__F1_REG EQU CYREG_B0_UDB11_F1
NoiseGenerator_b1_PRSdp_b__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
NoiseGenerator_b1_PRSdp_b__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
NoiseGenerator_b2_PRSdp_c__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
NoiseGenerator_b2_PRSdp_c__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
NoiseGenerator_b2_PRSdp_c__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
NoiseGenerator_b2_PRSdp_c__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
NoiseGenerator_b2_PRSdp_c__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
NoiseGenerator_b2_PRSdp_c__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
NoiseGenerator_b2_PRSdp_c__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
NoiseGenerator_b2_PRSdp_c__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
NoiseGenerator_b2_PRSdp_c__A0_REG EQU CYREG_B0_UDB05_A0
NoiseGenerator_b2_PRSdp_c__A1_REG EQU CYREG_B0_UDB05_A1
NoiseGenerator_b2_PRSdp_c__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
NoiseGenerator_b2_PRSdp_c__D0_REG EQU CYREG_B0_UDB05_D0
NoiseGenerator_b2_PRSdp_c__D1_REG EQU CYREG_B0_UDB05_D1
NoiseGenerator_b2_PRSdp_c__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
NoiseGenerator_b2_PRSdp_c__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
NoiseGenerator_b2_PRSdp_c__F0_REG EQU CYREG_B0_UDB05_F0
NoiseGenerator_b2_PRSdp_c__F1_REG EQU CYREG_B0_UDB05_F1
NoiseGenerator_b3_PRSdp_d_PO__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
NoiseGenerator_b3_PRSdp_d_PO__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
NoiseGenerator_b3_PRSdp_d_PO__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
NoiseGenerator_b3_PRSdp_d_PO__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
NoiseGenerator_b3_PRSdp_d_PO__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
NoiseGenerator_b3_PRSdp_d_PO__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
NoiseGenerator_b3_PRSdp_d_PO__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
NoiseGenerator_b3_PRSdp_d_PO__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
NoiseGenerator_b3_PRSdp_d_PO__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
NoiseGenerator_b3_PRSdp_d_PO__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
NoiseGenerator_b3_PRSdp_d_PO__CONTROL_REG EQU CYREG_B1_UDB07_CTL
NoiseGenerator_b3_PRSdp_d_PO__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
NoiseGenerator_b3_PRSdp_d_PO__COUNT_REG EQU CYREG_B1_UDB07_CTL
NoiseGenerator_b3_PRSdp_d_PO__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
NoiseGenerator_b3_PRSdp_d_PO__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
NoiseGenerator_b3_PRSdp_d_PO__PERIOD_REG EQU CYREG_B1_UDB07_MSK
NoiseGenerator_b3_PRSdp_d_PO__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
NoiseGenerator_b3_PRSdp_d__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
NoiseGenerator_b3_PRSdp_d__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
NoiseGenerator_b3_PRSdp_d__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
NoiseGenerator_b3_PRSdp_d__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
NoiseGenerator_b3_PRSdp_d__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
NoiseGenerator_b3_PRSdp_d__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
NoiseGenerator_b3_PRSdp_d__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
NoiseGenerator_b3_PRSdp_d__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
NoiseGenerator_b3_PRSdp_d__A0_REG EQU CYREG_B1_UDB07_A0
NoiseGenerator_b3_PRSdp_d__A1_REG EQU CYREG_B1_UDB07_A1
NoiseGenerator_b3_PRSdp_d__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
NoiseGenerator_b3_PRSdp_d__D0_REG EQU CYREG_B1_UDB07_D0
NoiseGenerator_b3_PRSdp_d__D1_REG EQU CYREG_B1_UDB07_D1
NoiseGenerator_b3_PRSdp_d__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
NoiseGenerator_b3_PRSdp_d__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
NoiseGenerator_b3_PRSdp_d__F0_REG EQU CYREG_B1_UDB07_F0
NoiseGenerator_b3_PRSdp_d__F1_REG EQU CYREG_B1_UDB07_F1
NoiseGenerator_b3_PRSdp_d__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
NoiseGenerator_b3_PRSdp_d__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL

; EnvelopeReset
EnvelopeReset_Sync_ctrl_reg__0__MASK EQU 0x01
EnvelopeReset_Sync_ctrl_reg__0__POS EQU 0
EnvelopeReset_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
EnvelopeReset_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
EnvelopeReset_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
EnvelopeReset_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
EnvelopeReset_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
EnvelopeReset_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
EnvelopeReset_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
EnvelopeReset_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
EnvelopeReset_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
EnvelopeReset_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
EnvelopeReset_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB09_CTL
EnvelopeReset_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
EnvelopeReset_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB09_CTL
EnvelopeReset_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
EnvelopeReset_Sync_ctrl_reg__MASK EQU 0x01
EnvelopeReset_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
EnvelopeReset_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB09_MSK
EnvelopeReset_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL

; Mixer_Control
Mixer_Control_Sync_ctrl_reg__0__MASK EQU 0x01
Mixer_Control_Sync_ctrl_reg__0__POS EQU 0
Mixer_Control_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
Mixer_Control_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
Mixer_Control_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
Mixer_Control_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
Mixer_Control_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
Mixer_Control_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
Mixer_Control_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
Mixer_Control_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
Mixer_Control_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
Mixer_Control_Sync_ctrl_reg__1__MASK EQU 0x02
Mixer_Control_Sync_ctrl_reg__1__POS EQU 1
Mixer_Control_Sync_ctrl_reg__2__MASK EQU 0x04
Mixer_Control_Sync_ctrl_reg__2__POS EQU 2
Mixer_Control_Sync_ctrl_reg__3__MASK EQU 0x08
Mixer_Control_Sync_ctrl_reg__3__POS EQU 3
Mixer_Control_Sync_ctrl_reg__4__MASK EQU 0x10
Mixer_Control_Sync_ctrl_reg__4__POS EQU 4
Mixer_Control_Sync_ctrl_reg__5__MASK EQU 0x20
Mixer_Control_Sync_ctrl_reg__5__POS EQU 5
Mixer_Control_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
Mixer_Control_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB08_CTL
Mixer_Control_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
Mixer_Control_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB08_CTL
Mixer_Control_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
Mixer_Control_Sync_ctrl_reg__MASK EQU 0x3F
Mixer_Control_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
Mixer_Control_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB08_MSK
Mixer_Control_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL

; emFile_miso0
emFile_miso0__0__MASK EQU 0x20
emFile_miso0__0__PC EQU CYREG_PRT0_PC5
emFile_miso0__0__PORT EQU 0
emFile_miso0__0__SHIFT EQU 5
emFile_miso0__AG EQU CYREG_PRT0_AG
emFile_miso0__AMUX EQU CYREG_PRT0_AMUX
emFile_miso0__BIE EQU CYREG_PRT0_BIE
emFile_miso0__BIT_MASK EQU CYREG_PRT0_BIT_MASK
emFile_miso0__BYP EQU CYREG_PRT0_BYP
emFile_miso0__CTL EQU CYREG_PRT0_CTL
emFile_miso0__DM0 EQU CYREG_PRT0_DM0
emFile_miso0__DM1 EQU CYREG_PRT0_DM1
emFile_miso0__DM2 EQU CYREG_PRT0_DM2
emFile_miso0__DR EQU CYREG_PRT0_DR
emFile_miso0__INP_DIS EQU CYREG_PRT0_INP_DIS
emFile_miso0__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
emFile_miso0__LCD_EN EQU CYREG_PRT0_LCD_EN
emFile_miso0__MASK EQU 0x20
emFile_miso0__PORT EQU 0
emFile_miso0__PRT EQU CYREG_PRT0_PRT
emFile_miso0__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
emFile_miso0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
emFile_miso0__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
emFile_miso0__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
emFile_miso0__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
emFile_miso0__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
emFile_miso0__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
emFile_miso0__PS EQU CYREG_PRT0_PS
emFile_miso0__SHIFT EQU 5
emFile_miso0__SLW EQU CYREG_PRT0_SLW

; emFile_mosi0
emFile_mosi0__0__MASK EQU 0x02
emFile_mosi0__0__PC EQU CYREG_PRT0_PC1
emFile_mosi0__0__PORT EQU 0
emFile_mosi0__0__SHIFT EQU 1
emFile_mosi0__AG EQU CYREG_PRT0_AG
emFile_mosi0__AMUX EQU CYREG_PRT0_AMUX
emFile_mosi0__BIE EQU CYREG_PRT0_BIE
emFile_mosi0__BIT_MASK EQU CYREG_PRT0_BIT_MASK
emFile_mosi0__BYP EQU CYREG_PRT0_BYP
emFile_mosi0__CTL EQU CYREG_PRT0_CTL
emFile_mosi0__DM0 EQU CYREG_PRT0_DM0
emFile_mosi0__DM1 EQU CYREG_PRT0_DM1
emFile_mosi0__DM2 EQU CYREG_PRT0_DM2
emFile_mosi0__DR EQU CYREG_PRT0_DR
emFile_mosi0__INP_DIS EQU CYREG_PRT0_INP_DIS
emFile_mosi0__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
emFile_mosi0__LCD_EN EQU CYREG_PRT0_LCD_EN
emFile_mosi0__MASK EQU 0x02
emFile_mosi0__PORT EQU 0
emFile_mosi0__PRT EQU CYREG_PRT0_PRT
emFile_mosi0__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
emFile_mosi0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
emFile_mosi0__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
emFile_mosi0__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
emFile_mosi0__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
emFile_mosi0__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
emFile_mosi0__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
emFile_mosi0__PS EQU CYREG_PRT0_PS
emFile_mosi0__SHIFT EQU 1
emFile_mosi0__SLW EQU CYREG_PRT0_SLW

; emFile_sclk0
emFile_sclk0__0__MASK EQU 0x08
emFile_sclk0__0__PC EQU CYREG_PRT0_PC3
emFile_sclk0__0__PORT EQU 0
emFile_sclk0__0__SHIFT EQU 3
emFile_sclk0__AG EQU CYREG_PRT0_AG
emFile_sclk0__AMUX EQU CYREG_PRT0_AMUX
emFile_sclk0__BIE EQU CYREG_PRT0_BIE
emFile_sclk0__BIT_MASK EQU CYREG_PRT0_BIT_MASK
emFile_sclk0__BYP EQU CYREG_PRT0_BYP
emFile_sclk0__CTL EQU CYREG_PRT0_CTL
emFile_sclk0__DM0 EQU CYREG_PRT0_DM0
emFile_sclk0__DM1 EQU CYREG_PRT0_DM1
emFile_sclk0__DM2 EQU CYREG_PRT0_DM2
emFile_sclk0__DR EQU CYREG_PRT0_DR
emFile_sclk0__INP_DIS EQU CYREG_PRT0_INP_DIS
emFile_sclk0__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
emFile_sclk0__LCD_EN EQU CYREG_PRT0_LCD_EN
emFile_sclk0__MASK EQU 0x08
emFile_sclk0__PORT EQU 0
emFile_sclk0__PRT EQU CYREG_PRT0_PRT
emFile_sclk0__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
emFile_sclk0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
emFile_sclk0__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
emFile_sclk0__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
emFile_sclk0__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
emFile_sclk0__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
emFile_sclk0__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
emFile_sclk0__PS EQU CYREG_PRT0_PS
emFile_sclk0__SHIFT EQU 3
emFile_sclk0__SLW EQU CYREG_PRT0_SLW

; VoiceA_clock
VoiceA_clock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
VoiceA_clock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
VoiceA_clock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
VoiceA_clock__CFG2_SRC_SEL_MASK EQU 0x07
VoiceA_clock__INDEX EQU 0x03
VoiceA_clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
VoiceA_clock__PM_ACT_MSK EQU 0x08
VoiceA_clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
VoiceA_clock__PM_STBY_MSK EQU 0x08

; VoiceB_clock
VoiceB_clock__CFG0 EQU CYREG_CLKDIST_DCFG6_CFG0
VoiceB_clock__CFG1 EQU CYREG_CLKDIST_DCFG6_CFG1
VoiceB_clock__CFG2 EQU CYREG_CLKDIST_DCFG6_CFG2
VoiceB_clock__CFG2_SRC_SEL_MASK EQU 0x07
VoiceB_clock__INDEX EQU 0x06
VoiceB_clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
VoiceB_clock__PM_ACT_MSK EQU 0x40
VoiceB_clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
VoiceB_clock__PM_STBY_MSK EQU 0x40

; VoiceC_clock
VoiceC_clock__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
VoiceC_clock__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
VoiceC_clock__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
VoiceC_clock__CFG2_SRC_SEL_MASK EQU 0x07
VoiceC_clock__INDEX EQU 0x04
VoiceC_clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
VoiceC_clock__PM_ACT_MSK EQU 0x10
VoiceC_clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
VoiceC_clock__PM_STBY_MSK EQU 0x10

; Noise_clock
Noise_clock__CFG0 EQU CYREG_CLKDIST_DCFG5_CFG0
Noise_clock__CFG1 EQU CYREG_CLKDIST_DCFG5_CFG1
Noise_clock__CFG2 EQU CYREG_CLKDIST_DCFG5_CFG2
Noise_clock__CFG2_SRC_SEL_MASK EQU 0x07
Noise_clock__INDEX EQU 0x05
Noise_clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Noise_clock__PM_ACT_MSK EQU 0x20
Noise_clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Noise_clock__PM_STBY_MSK EQU 0x20

; Pushbuttons
Pushbuttons_sts_sts_reg__0__MASK EQU 0x01
Pushbuttons_sts_sts_reg__0__POS EQU 0
Pushbuttons_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
Pushbuttons_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
Pushbuttons_sts_sts_reg__1__MASK EQU 0x02
Pushbuttons_sts_sts_reg__1__POS EQU 1
Pushbuttons_sts_sts_reg__MASK EQU 0x03
Pushbuttons_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB13_MSK
Pushbuttons_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
Pushbuttons_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB13_ST

; Reset_clock
Reset_clock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Reset_clock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Reset_clock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Reset_clock__CFG2_SRC_SEL_MASK EQU 0x07
Reset_clock__INDEX EQU 0x02
Reset_clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Reset_clock__PM_ACT_MSK EQU 0x04
Reset_clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Reset_clock__PM_STBY_MSK EQU 0x04

; Audio_Pin
Audio_Pin__0__MASK EQU 0x40
Audio_Pin__0__PC EQU CYREG_PRT3_PC6
Audio_Pin__0__PORT EQU 3
Audio_Pin__0__SHIFT EQU 6
Audio_Pin__AG EQU CYREG_PRT3_AG
Audio_Pin__AMUX EQU CYREG_PRT3_AMUX
Audio_Pin__BIE EQU CYREG_PRT3_BIE
Audio_Pin__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Audio_Pin__BYP EQU CYREG_PRT3_BYP
Audio_Pin__CTL EQU CYREG_PRT3_CTL
Audio_Pin__DM0 EQU CYREG_PRT3_DM0
Audio_Pin__DM1 EQU CYREG_PRT3_DM1
Audio_Pin__DM2 EQU CYREG_PRT3_DM2
Audio_Pin__DR EQU CYREG_PRT3_DR
Audio_Pin__INP_DIS EQU CYREG_PRT3_INP_DIS
Audio_Pin__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Audio_Pin__LCD_EN EQU CYREG_PRT3_LCD_EN
Audio_Pin__MASK EQU 0x40
Audio_Pin__PORT EQU 3
Audio_Pin__PRT EQU CYREG_PRT3_PRT
Audio_Pin__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Audio_Pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Audio_Pin__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Audio_Pin__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Audio_Pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Audio_Pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Audio_Pin__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Audio_Pin__PS EQU CYREG_PRT3_PS
Audio_Pin__SHIFT EQU 6
Audio_Pin__SLW EQU CYREG_PRT3_SLW

; SW2
SW2__0__MASK EQU 0x02
SW2__0__PC EQU CYREG_PRT6_PC1
SW2__0__PORT EQU 6
SW2__0__SHIFT EQU 1
SW2__AG EQU CYREG_PRT6_AG
SW2__AMUX EQU CYREG_PRT6_AMUX
SW2__BIE EQU CYREG_PRT6_BIE
SW2__BIT_MASK EQU CYREG_PRT6_BIT_MASK
SW2__BYP EQU CYREG_PRT6_BYP
SW2__CTL EQU CYREG_PRT6_CTL
SW2__DM0 EQU CYREG_PRT6_DM0
SW2__DM1 EQU CYREG_PRT6_DM1
SW2__DM2 EQU CYREG_PRT6_DM2
SW2__DR EQU CYREG_PRT6_DR
SW2__INP_DIS EQU CYREG_PRT6_INP_DIS
SW2__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
SW2__LCD_EN EQU CYREG_PRT6_LCD_EN
SW2__MASK EQU 0x02
SW2__PORT EQU 6
SW2__PRT EQU CYREG_PRT6_PRT
SW2__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
SW2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
SW2__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
SW2__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
SW2__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
SW2__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
SW2__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
SW2__PS EQU CYREG_PRT6_PS
SW2__SHIFT EQU 1
SW2__SLW EQU CYREG_PRT6_SLW

; SW3
SW3__0__MASK EQU 0x20
SW3__0__PC EQU CYREG_IO_PC_PRT15_PC5
SW3__0__PORT EQU 15
SW3__0__SHIFT EQU 5
SW3__AG EQU CYREG_PRT15_AG
SW3__AMUX EQU CYREG_PRT15_AMUX
SW3__BIE EQU CYREG_PRT15_BIE
SW3__BIT_MASK EQU CYREG_PRT15_BIT_MASK
SW3__BYP EQU CYREG_PRT15_BYP
SW3__CTL EQU CYREG_PRT15_CTL
SW3__DM0 EQU CYREG_PRT15_DM0
SW3__DM1 EQU CYREG_PRT15_DM1
SW3__DM2 EQU CYREG_PRT15_DM2
SW3__DR EQU CYREG_PRT15_DR
SW3__INP_DIS EQU CYREG_PRT15_INP_DIS
SW3__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
SW3__LCD_EN EQU CYREG_PRT15_LCD_EN
SW3__MASK EQU 0x20
SW3__PORT EQU 15
SW3__PRT EQU CYREG_PRT15_PRT
SW3__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
SW3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
SW3__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
SW3__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
SW3__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
SW3__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
SW3__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
SW3__PS EQU CYREG_PRT15_PS
SW3__SHIFT EQU 5
SW3__SLW EQU CYREG_PRT15_SLW

; Miscellaneous
; -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_MEMBER_5B EQU 4
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_DIE_PSOC5LP EQU 4
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_DIE_PSOC5LP
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 3
CYDEV_CHIP_DIE_PSOC4A EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 2
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REV_PSOC5LP_PRODUCTION
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x1000
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000001
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x4000
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0 EQU 5
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1 EQU 5
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2 EQU 5
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3 EQU 5
CYDEV_VIO3_MV EQU 5000
CyRefreshInterval_clock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
CyRefreshInterval_clock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
CyRefreshInterval_clock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
CyRefreshInterval_clock__CFG2_SRC_SEL_MASK EQU 0x07
CyRefreshInterval_clock__INDEX EQU 0x01
CyRefreshInterval_clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
CyRefreshInterval_clock__PM_ACT_MSK EQU 0x02
CyRefreshInterval_clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
CyRefreshInterval_clock__PM_STBY_MSK EQU 0x02
CySYNTH_MASTER_CLK__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
CySYNTH_MASTER_CLK__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
CySYNTH_MASTER_CLK__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
CySYNTH_MASTER_CLK__CFG2_SRC_SEL_MASK EQU 0x07
CySYNTH_MASTER_CLK__INDEX EQU 0x00
CySYNTH_MASTER_CLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
CySYNTH_MASTER_CLK__PM_ACT_MSK EQU 0x01
CySYNTH_MASTER_CLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
CySYNTH_MASTER_CLK__PM_STBY_MSK EQU 0x01
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
