<interfaceDefinition version='1.2' language='vhdl' kind='component' name='FIFO'>
  <useClause path='work.mes_composants.all' />
  <useClause path='work.CHECK_PKG.all' />
  <useClause path='ieee.STD_LOGIC_UNSIGNED.all' />
  <useClause path='ieee.std_logic_1164.all' />
    <macroList>

      <macro name='N' type='NATURAL' kind='' baseType='integer' initializer='8' />

    </macroList>
    <portList>

      <port name='CLK' direction='in' type='STD_LOGIC' kind='' />
      <port name='Reset' direction='in' type='STD_LOGIC' kind='' />
      <port name='req' direction='in' type='STD_LOGIC' kind='' />
      <port name='Din' direction='in' type='std_logic_vector (N - 1 downto 0)' kind='array' library='work' package='FIFO' packedDimension=' (N - 1 downto 0)' />
      <port name='Ack' direction='out' type='STD_LOGIC' kind='' />
      <port name='Data_out' direction='out' type='std_logic_vector (N - 1 downto 0)' kind='array' library='work' package='FIFO' packedDimension=' (N - 1 downto 0)' />
      <port name='HL' direction='out' type='STD_LOGIC' kind='' />
      <port name='fast' direction='out' type='STD_LOGIC' kind='' />
      <port name='slow' direction='out' type='STD_LOGIC' kind='' />

    </portList>
</interfaceDefinition>
