<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/delay2.v.html" target="file-frame">third_party/tests/ivtest/ivltests/delay2.v</a>
defines: 
time_elapsed: 1.240s
ram usage: 36512 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpqnh9d4hn/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/delay2.v.html" target="file-frame">third_party/tests/ivtest/ivltests/delay2.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/delay2.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/delay2.v:7</a>: Compile module &#34;work@verilog_test&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/delay2.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/delay2.v:7</a>: Top level module &#34;work@verilog_test&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpqnh9d4hn/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_verilog_test
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpqnh9d4hn/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpqnh9d4hn/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@verilog_test)
 |vpiName:work@verilog_test
 |uhdmallPackages:
 \_package: builtin, parent:work@verilog_test
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@verilog_test, file:<a href="../../../../third_party/tests/ivtest/ivltests/delay2.v.html" target="file-frame">third_party/tests/ivtest/ivltests/delay2.v</a>, line:7, parent:work@verilog_test
   |vpiDefName:work@verilog_test
   |vpiFullName:work@verilog_test
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:12
       |vpiFullName:work@verilog_test
       |vpiStmt:
       \_assignment: , line:16
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (APAD), line:16
           |vpiName:APAD
           |vpiFullName:work@verilog_test.APAD
         |vpiRhs:
         \_constant: , line:16
           |vpiConstType:5
           |vpiDecompile:25&#39;h1ffffff
           |vpiSize:25
           |HEX:25&#39;h1ffffff
       |vpiStmt:
       \_delay_control: , line:17
         |#21
         |vpiStmt:
         \_if_stmt: , line:17
           |vpiCondition:
           \_operation: , line:17
             |vpiOpType:17
             |vpiOperand:
             \_ref_obj: (AIN), line:17
               |vpiName:AIN
               |vpiFullName:work@verilog_test.AIN
             |vpiOperand:
             \_ref_obj: (APAD), line:17
               |vpiName:APAD
               |vpiFullName:work@verilog_test.APAD
           |vpiStmt:
           \_begin: , line:17
             |vpiFullName:work@verilog_test
             |vpiStmt:
             \_sys_func_call: ($display), line:18
               |vpiName:$display
               |vpiArgument:
               \_constant: , line:18
                 |vpiConstType:6
                 |vpiDecompile:&#34;FAILED -- APAD=%b, AIN=%b, time=%0t&#34;
                 |vpiSize:37
                 |STRING:&#34;FAILED -- APAD=%b, AIN=%b, time=%0t&#34;
               |vpiArgument:
               \_ref_obj: (APAD), line:18
                 |vpiName:APAD
               |vpiArgument:
               \_ref_obj: (AIN), line:18
                 |vpiName:AIN
               |vpiArgument:
               \_sys_func_call: ($time), line:18
                 |vpiName:$time
             |vpiStmt:
             \_sys_func_call: ($finish), line:19
               |vpiName:$finish
       |vpiStmt:
       \_delay_control: , line:22
         |#79
         |vpiStmt:
         \_assignment: , line:23
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (APAD), line:23
             |vpiName:APAD
             |vpiFullName:work@verilog_test.APAD
           |vpiRhs:
           \_constant: , line:23
             |vpiConstType:5
             |vpiDecompile:25&#39;h1555555
             |vpiSize:25
             |HEX:25&#39;h1555555
       |vpiStmt:
       \_delay_control: , line:25
         |#19
         |vpiStmt:
         \_if_stmt: , line:25
           |vpiCondition:
           \_operation: , line:25
             |vpiOpType:17
             |vpiOperand:
             \_ref_obj: (AIN), line:25
               |vpiName:AIN
               |vpiFullName:work@verilog_test.AIN
             |vpiOperand:
             \_constant: , line:25
               |vpiConstType:5
               |vpiDecompile:25&#39;h1ffffff
               |vpiSize:25
               |HEX:25&#39;h1ffffff
           |vpiStmt:
           \_begin: , line:25
             |vpiFullName:work@verilog_test
             |vpiStmt:
             \_sys_func_call: ($display), line:26
               |vpiName:$display
               |vpiArgument:
               \_constant: , line:26
                 |vpiConstType:6
                 |vpiDecompile:&#34;FAILED --  APAD=%b, AIN=%b, time=%0t&#34;
                 |vpiSize:38
                 |STRING:&#34;FAILED --  APAD=%b, AIN=%b, time=%0t&#34;
               |vpiArgument:
               \_ref_obj: (APAD), line:26
                 |vpiName:APAD
               |vpiArgument:
               \_ref_obj: (AIN), line:26
                 |vpiName:AIN
               |vpiArgument:
               \_sys_func_call: ($time), line:26
                 |vpiName:$time
             |vpiStmt:
             \_sys_func_call: ($finish), line:27
               |vpiName:$finish
       |vpiStmt:
       \_delay_control: , line:29
         |#2
         |vpiStmt:
         \_if_stmt: , line:29
           |vpiCondition:
           \_operation: , line:29
             |vpiOpType:17
             |vpiOperand:
             \_ref_obj: (AIN), line:29
               |vpiName:AIN
               |vpiFullName:work@verilog_test.AIN
             |vpiOperand:
             \_constant: , line:29
               |vpiConstType:5
               |vpiDecompile:25&#39;h1555555
               |vpiSize:25
               |HEX:25&#39;h1555555
           |vpiStmt:
           \_begin: , line:29
             |vpiFullName:work@verilog_test
             |vpiStmt:
             \_sys_func_call: ($display), line:30
               |vpiName:$display
               |vpiArgument:
               \_constant: , line:30
                 |vpiConstType:6
                 |vpiDecompile:&#34;FAILED --  APAD=%b, AIN=%b, time=%0t&#34;
                 |vpiSize:38
                 |STRING:&#34;FAILED --  APAD=%b, AIN=%b, time=%0t&#34;
               |vpiArgument:
               \_ref_obj: (APAD), line:30
                 |vpiName:APAD
               |vpiArgument:
               \_ref_obj: (AIN), line:30
                 |vpiName:AIN
               |vpiArgument:
               \_sys_func_call: ($time), line:30
                 |vpiName:$time
             |vpiStmt:
             \_sys_func_call: ($finish), line:31
               |vpiName:$finish
       |vpiStmt:
       \_delay_control: , line:34
         |#79
         |vpiStmt:
         \_assignment: , line:35
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (APAD), line:35
             |vpiName:APAD
             |vpiFullName:work@verilog_test.APAD
           |vpiRhs:
           \_constant: , line:35
             |vpiConstType:5
             |vpiDecompile:25&#39;h0aaaaaa
             |vpiSize:25
             |HEX:25&#39;h0aaaaaa
       |vpiStmt:
       \_delay_control: , line:37
         |#19
         |vpiStmt:
         \_if_stmt: , line:37
           |vpiCondition:
           \_operation: , line:37
             |vpiOpType:17
             |vpiOperand:
             \_ref_obj: (AIN), line:37
               |vpiName:AIN
               |vpiFullName:work@verilog_test.AIN
             |vpiOperand:
             \_constant: , line:37
               |vpiConstType:5
               |vpiDecompile:25&#39;h1555555
               |vpiSize:25
               |HEX:25&#39;h1555555
           |vpiStmt:
           \_begin: , line:37
             |vpiFullName:work@verilog_test
             |vpiStmt:
             \_sys_func_call: ($display), line:38
               |vpiName:$display
               |vpiArgument:
               \_constant: , line:38
                 |vpiConstType:6
                 |vpiDecompile:&#34;FAILED --  APAD=%b, AIN=%b, time=%0t&#34;
                 |vpiSize:38
                 |STRING:&#34;FAILED --  APAD=%b, AIN=%b, time=%0t&#34;
               |vpiArgument:
               \_ref_obj: (APAD), line:38
                 |vpiName:APAD
               |vpiArgument:
               \_ref_obj: (AIN), line:38
                 |vpiName:AIN
               |vpiArgument:
               \_sys_func_call: ($time), line:38
                 |vpiName:$time
             |vpiStmt:
             \_sys_func_call: ($finish), line:39
               |vpiName:$finish
       |vpiStmt:
       \_delay_control: , line:41
         |#2
         |vpiStmt:
         \_if_stmt: , line:41
           |vpiCondition:
           \_operation: , line:41
             |vpiOpType:17
             |vpiOperand:
             \_ref_obj: (AIN), line:41
               |vpiName:AIN
               |vpiFullName:work@verilog_test.AIN
             |vpiOperand:
             \_constant: , line:41
               |vpiConstType:5
               |vpiDecompile:25&#39;h0aaaaaa
               |vpiSize:25
               |HEX:25&#39;h0aaaaaa
           |vpiStmt:
           \_begin: , line:41
             |vpiFullName:work@verilog_test
             |vpiStmt:
             \_sys_func_call: ($display), line:42
               |vpiName:$display
               |vpiArgument:
               \_constant: , line:42
                 |vpiConstType:6
                 |vpiDecompile:&#34;FAILED --  APAD=%b, AIN=%b, time=%0t&#34;
                 |vpiSize:38
                 |STRING:&#34;FAILED --  APAD=%b, AIN=%b, time=%0t&#34;
               |vpiArgument:
               \_ref_obj: (APAD), line:42
                 |vpiName:APAD
               |vpiArgument:
               \_ref_obj: (AIN), line:42
                 |vpiName:AIN
               |vpiArgument:
               \_sys_func_call: ($time), line:42
                 |vpiName:$time
             |vpiStmt:
             \_sys_func_call: ($finish), line:43
               |vpiName:$finish
       |vpiStmt:
       \_delay_control: , line:46
         |#79
         |vpiStmt:
         \_assignment: , line:47
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (APAD), line:47
             |vpiName:APAD
             |vpiFullName:work@verilog_test.APAD
           |vpiRhs:
           \_constant: , line:47
             |vpiConstType:5
             |vpiDecompile:25&#39;h1555555
             |vpiSize:25
             |HEX:25&#39;h1555555
       |vpiStmt:
       \_delay_control: , line:49
         |#19
         |vpiStmt:
         \_if_stmt: , line:49
           |vpiCondition:
           \_operation: , line:49
             |vpiOpType:17
             |vpiOperand:
             \_ref_obj: (AIN), line:49
               |vpiName:AIN
               |vpiFullName:work@verilog_test.AIN
             |vpiOperand:
             \_constant: , line:49
               |vpiConstType:5
               |vpiDecompile:25&#39;h0aaaaaa
               |vpiSize:25
               |HEX:25&#39;h0aaaaaa
           |vpiStmt:
           \_begin: , line:49
             |vpiFullName:work@verilog_test
             |vpiStmt:
             \_sys_func_call: ($display), line:50
               |vpiName:$display
               |vpiArgument:
               \_constant: , line:50
                 |vpiConstType:6
                 |vpiDecompile:&#34;FAILED --  APAD=%b, AIN=%b, time=%0t&#34;
                 |vpiSize:38
                 |STRING:&#34;FAILED --  APAD=%b, AIN=%b, time=%0t&#34;
               |vpiArgument:
               \_ref_obj: (APAD), line:50
                 |vpiName:APAD
               |vpiArgument:
               \_ref_obj: (AIN), line:50
                 |vpiName:AIN
               |vpiArgument:
               \_sys_func_call: ($time), line:50
                 |vpiName:$time
             |vpiStmt:
             \_sys_func_call: ($finish), line:51
               |vpiName:$finish
       |vpiStmt:
       \_delay_control: , line:53
         |#2
         |vpiStmt:
         \_if_stmt: , line:53
           |vpiCondition:
           \_operation: , line:53
             |vpiOpType:17
             |vpiOperand:
             \_ref_obj: (AIN), line:53
               |vpiName:AIN
               |vpiFullName:work@verilog_test.AIN
             |vpiOperand:
             \_constant: , line:53
               |vpiConstType:5
               |vpiDecompile:25&#39;h1555555
               |vpiSize:25
               |HEX:25&#39;h1555555
           |vpiStmt:
           \_begin: , line:53
             |vpiFullName:work@verilog_test
             |vpiStmt:
             \_sys_func_call: ($display), line:54
               |vpiName:$display
               |vpiArgument:
               \_constant: , line:54
                 |vpiConstType:6
                 |vpiDecompile:&#34;FAILED --  APAD=%b, AIN=%b, time=%0t&#34;
                 |vpiSize:38
                 |STRING:&#34;FAILED --  APAD=%b, AIN=%b, time=%0t&#34;
               |vpiArgument:
               \_ref_obj: (APAD), line:54
                 |vpiName:APAD
               |vpiArgument:
               \_ref_obj: (AIN), line:54
                 |vpiName:AIN
               |vpiArgument:
               \_sys_func_call: ($time), line:54
                 |vpiName:$time
             |vpiStmt:
             \_sys_func_call: ($finish), line:55
               |vpiName:$finish
       |vpiStmt:
       \_delay_control: , line:58
         |#79
         |vpiStmt:
         \_assignment: , line:59
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (APAD), line:59
             |vpiName:APAD
             |vpiFullName:work@verilog_test.APAD
           |vpiRhs:
           \_constant: , line:59
             |vpiConstType:5
             |vpiDecompile:25&#39;h0aaaaaa
             |vpiSize:25
             |HEX:25&#39;h0aaaaaa
       |vpiStmt:
       \_delay_control: , line:61
         |#19
         |vpiStmt:
         \_if_stmt: , line:61
           |vpiCondition:
           \_operation: , line:61
             |vpiOpType:17
             |vpiOperand:
             \_ref_obj: (AIN), line:61
               |vpiName:AIN
               |vpiFullName:work@verilog_test.AIN
             |vpiOperand:
             \_constant: , line:61
               |vpiConstType:5
               |vpiDecompile:25&#39;h1555555
               |vpiSize:25
               |HEX:25&#39;h1555555
           |vpiStmt:
           \_begin: , line:61
             |vpiFullName:work@verilog_test
             |vpiStmt:
             \_sys_func_call: ($display), line:62
               |vpiName:$display
               |vpiArgument:
               \_constant: , line:62
                 |vpiConstType:6
                 |vpiDecompile:&#34;FAILED --  APAD=%b, AIN=%b, time=%0t&#34;
                 |vpiSize:38
                 |STRING:&#34;FAILED --  APAD=%b, AIN=%b, time=%0t&#34;
               |vpiArgument:
               \_ref_obj: (APAD), line:62
                 |vpiName:APAD
               |vpiArgument:
               \_ref_obj: (AIN), line:62
                 |vpiName:AIN
               |vpiArgument:
               \_sys_func_call: ($time), line:62
                 |vpiName:$time
             |vpiStmt:
             \_sys_func_call: ($finish), line:63
               |vpiName:$finish
       |vpiStmt:
       \_delay_control: , line:65
         |#2
         |vpiStmt:
         \_if_stmt: , line:65
           |vpiCondition:
           \_operation: , line:65
             |vpiOpType:17
             |vpiOperand:
             \_ref_obj: (AIN), line:65
               |vpiName:AIN
               |vpiFullName:work@verilog_test.AIN
             |vpiOperand:
             \_constant: , line:65
               |vpiConstType:5
               |vpiDecompile:25&#39;h0aaaaaa
               |vpiSize:25
               |HEX:25&#39;h0aaaaaa
           |vpiStmt:
           \_begin: , line:65
             |vpiFullName:work@verilog_test
             |vpiStmt:
             \_sys_func_call: ($display), line:66
               |vpiName:$display
               |vpiArgument:
               \_constant: , line:66
                 |vpiConstType:6
                 |vpiDecompile:&#34;FAILED --  APAD=%b, AIN=%b, time=%0t&#34;
                 |vpiSize:38
                 |STRING:&#34;FAILED --  APAD=%b, AIN=%b, time=%0t&#34;
               |vpiArgument:
               \_ref_obj: (APAD), line:66
                 |vpiName:APAD
               |vpiArgument:
               \_ref_obj: (AIN), line:66
                 |vpiName:AIN
               |vpiArgument:
               \_sys_func_call: ($time), line:66
                 |vpiName:$time
             |vpiStmt:
             \_sys_func_call: ($finish), line:67
               |vpiName:$finish
       |vpiStmt:
       \_sys_func_call: ($display), line:70
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:70
           |vpiConstType:6
           |vpiDecompile:&#34;PASSED&#34;
           |vpiSize:8
           |STRING:&#34;PASSED&#34;
   |vpiContAssign:
   \_cont_assign: , line:73
     |vpiRhs:
     \_unsupported_expr: , line:5
       |STRING:`timescale 1ns/1ns

     |vpiLhs:
     \_unsupported_expr: , line:5
       |STRING:`timescale 1ns/1ns

   |vpiNet:
   \_logic_net: (APAD), line:9
     |vpiName:APAD
     |vpiFullName:work@verilog_test.APAD
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (AIN), line:10
     |vpiName:AIN
     |vpiFullName:work@verilog_test.AIN
     |vpiNetType:1
 |uhdmtopModules:
 \_module: work@verilog_test (work@verilog_test), file:<a href="../../../../third_party/tests/ivtest/ivltests/delay2.v.html" target="file-frame">third_party/tests/ivtest/ivltests/delay2.v</a>, line:7
   |vpiDefName:work@verilog_test
   |vpiName:work@verilog_test
   |vpiNet:
   \_logic_net: (APAD), line:9, parent:work@verilog_test
     |vpiName:APAD
     |vpiFullName:work@verilog_test.APAD
     |vpiNetType:48
     |vpiRange:
     \_range: , line:9
       |vpiLeftRange:
       \_constant: , line:9
         |vpiConstType:7
         |vpiDecompile:24
         |vpiSize:32
         |INT:24
       |vpiRightRange:
       \_constant: , line:9
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (AIN), line:10, parent:work@verilog_test
     |vpiName:AIN
     |vpiFullName:work@verilog_test.AIN
     |vpiNetType:1
     |vpiRange:
     \_range: , line:10
       |vpiLeftRange:
       \_constant: , line:10
         |vpiConstType:7
         |vpiDecompile:24
         |vpiSize:32
         |INT:24
       |vpiRightRange:
       \_constant: , line:10
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
Object: \work_verilog_test of type 3000
Object: \work_verilog_test of type 32
Object: \APAD of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \AIN of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_verilog_test of type 32
Object:  of type 8
Object:  of type 4001
ERROR: Encountered unhandled object type: 4001

</pre>
</body>