
STM_ESP_BMW_GAUGE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000254  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c5b0  08000258  08000258  00001258  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000011c  0800c808  0800c808  0000d808  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c924  0800c924  0000e0ec  2**0
                  CONTENTS
  4 .ARM          00000008  0800c924  0800c924  0000d924  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c92c  0800c92c  0000e0ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c92c  0800c92c  0000d92c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c930  0800c930  0000d930  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000ec  20000000  0800c934  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004c4  200000ec  0800ca20  0000e0ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200005b0  0800ca20  0000e5b0  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  0000e0ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c212  00000000  00000000  0000e122  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000033bc  00000000  00000000  0002a334  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000016c0  00000000  00000000  0002d6f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000011a7  00000000  00000000  0002edb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002d6f2  00000000  00000000  0002ff57  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001e687  00000000  00000000  0005d649  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011d6f4  00000000  00000000  0007bcd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001993c4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000069e8  00000000  00000000  00199408  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005c  00000000  00000000  0019fdf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000258 <__do_global_dtors_aux>:
 8000258:	b510      	push	{r4, lr}
 800025a:	4c05      	ldr	r4, [pc, #20]	@ (8000270 <__do_global_dtors_aux+0x18>)
 800025c:	7823      	ldrb	r3, [r4, #0]
 800025e:	b933      	cbnz	r3, 800026e <__do_global_dtors_aux+0x16>
 8000260:	4b04      	ldr	r3, [pc, #16]	@ (8000274 <__do_global_dtors_aux+0x1c>)
 8000262:	b113      	cbz	r3, 800026a <__do_global_dtors_aux+0x12>
 8000264:	4804      	ldr	r0, [pc, #16]	@ (8000278 <__do_global_dtors_aux+0x20>)
 8000266:	f3af 8000 	nop.w
 800026a:	2301      	movs	r3, #1
 800026c:	7023      	strb	r3, [r4, #0]
 800026e:	bd10      	pop	{r4, pc}
 8000270:	200000ec 	.word	0x200000ec
 8000274:	00000000 	.word	0x00000000
 8000278:	0800c7f0 	.word	0x0800c7f0

0800027c <frame_dummy>:
 800027c:	b508      	push	{r3, lr}
 800027e:	4b03      	ldr	r3, [pc, #12]	@ (800028c <frame_dummy+0x10>)
 8000280:	b11b      	cbz	r3, 800028a <frame_dummy+0xe>
 8000282:	4903      	ldr	r1, [pc, #12]	@ (8000290 <frame_dummy+0x14>)
 8000284:	4803      	ldr	r0, [pc, #12]	@ (8000294 <frame_dummy+0x18>)
 8000286:	f3af 8000 	nop.w
 800028a:	bd08      	pop	{r3, pc}
 800028c:	00000000 	.word	0x00000000
 8000290:	200000f0 	.word	0x200000f0
 8000294:	0800c7f0 	.word	0x0800c7f0

08000298 <strlen>:
 8000298:	4603      	mov	r3, r0
 800029a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800029e:	2a00      	cmp	r2, #0
 80002a0:	d1fb      	bne.n	800029a <strlen+0x2>
 80002a2:	1a18      	subs	r0, r3, r0
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr

080002a8 <__aeabi_drsub>:
 80002a8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002ac:	e002      	b.n	80002b4 <__adddf3>
 80002ae:	bf00      	nop

080002b0 <__aeabi_dsub>:
 80002b0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002b4 <__adddf3>:
 80002b4:	b530      	push	{r4, r5, lr}
 80002b6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002ba:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002be:	ea94 0f05 	teq	r4, r5
 80002c2:	bf08      	it	eq
 80002c4:	ea90 0f02 	teqeq	r0, r2
 80002c8:	bf1f      	itttt	ne
 80002ca:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002ce:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002d2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002d6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002da:	f000 80e2 	beq.w	80004a2 <__adddf3+0x1ee>
 80002de:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002e2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002e6:	bfb8      	it	lt
 80002e8:	426d      	neglt	r5, r5
 80002ea:	dd0c      	ble.n	8000306 <__adddf3+0x52>
 80002ec:	442c      	add	r4, r5
 80002ee:	ea80 0202 	eor.w	r2, r0, r2
 80002f2:	ea81 0303 	eor.w	r3, r1, r3
 80002f6:	ea82 0000 	eor.w	r0, r2, r0
 80002fa:	ea83 0101 	eor.w	r1, r3, r1
 80002fe:	ea80 0202 	eor.w	r2, r0, r2
 8000302:	ea81 0303 	eor.w	r3, r1, r3
 8000306:	2d36      	cmp	r5, #54	@ 0x36
 8000308:	bf88      	it	hi
 800030a:	bd30      	pophi	{r4, r5, pc}
 800030c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000310:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000314:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000318:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800031c:	d002      	beq.n	8000324 <__adddf3+0x70>
 800031e:	4240      	negs	r0, r0
 8000320:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000324:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000328:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800032c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000330:	d002      	beq.n	8000338 <__adddf3+0x84>
 8000332:	4252      	negs	r2, r2
 8000334:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000338:	ea94 0f05 	teq	r4, r5
 800033c:	f000 80a7 	beq.w	800048e <__adddf3+0x1da>
 8000340:	f1a4 0401 	sub.w	r4, r4, #1
 8000344:	f1d5 0e20 	rsbs	lr, r5, #32
 8000348:	db0d      	blt.n	8000366 <__adddf3+0xb2>
 800034a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800034e:	fa22 f205 	lsr.w	r2, r2, r5
 8000352:	1880      	adds	r0, r0, r2
 8000354:	f141 0100 	adc.w	r1, r1, #0
 8000358:	fa03 f20e 	lsl.w	r2, r3, lr
 800035c:	1880      	adds	r0, r0, r2
 800035e:	fa43 f305 	asr.w	r3, r3, r5
 8000362:	4159      	adcs	r1, r3
 8000364:	e00e      	b.n	8000384 <__adddf3+0xd0>
 8000366:	f1a5 0520 	sub.w	r5, r5, #32
 800036a:	f10e 0e20 	add.w	lr, lr, #32
 800036e:	2a01      	cmp	r2, #1
 8000370:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000374:	bf28      	it	cs
 8000376:	f04c 0c02 	orrcs.w	ip, ip, #2
 800037a:	fa43 f305 	asr.w	r3, r3, r5
 800037e:	18c0      	adds	r0, r0, r3
 8000380:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000384:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000388:	d507      	bpl.n	800039a <__adddf3+0xe6>
 800038a:	f04f 0e00 	mov.w	lr, #0
 800038e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000392:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000396:	eb6e 0101 	sbc.w	r1, lr, r1
 800039a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800039e:	d31b      	bcc.n	80003d8 <__adddf3+0x124>
 80003a0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003a4:	d30c      	bcc.n	80003c0 <__adddf3+0x10c>
 80003a6:	0849      	lsrs	r1, r1, #1
 80003a8:	ea5f 0030 	movs.w	r0, r0, rrx
 80003ac:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b0:	f104 0401 	add.w	r4, r4, #1
 80003b4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003bc:	f080 809a 	bcs.w	80004f4 <__adddf3+0x240>
 80003c0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003c4:	bf08      	it	eq
 80003c6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003ca:	f150 0000 	adcs.w	r0, r0, #0
 80003ce:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003d2:	ea41 0105 	orr.w	r1, r1, r5
 80003d6:	bd30      	pop	{r4, r5, pc}
 80003d8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003dc:	4140      	adcs	r0, r0
 80003de:	eb41 0101 	adc.w	r1, r1, r1
 80003e2:	3c01      	subs	r4, #1
 80003e4:	bf28      	it	cs
 80003e6:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003ea:	d2e9      	bcs.n	80003c0 <__adddf3+0x10c>
 80003ec:	f091 0f00 	teq	r1, #0
 80003f0:	bf04      	itt	eq
 80003f2:	4601      	moveq	r1, r0
 80003f4:	2000      	moveq	r0, #0
 80003f6:	fab1 f381 	clz	r3, r1
 80003fa:	bf08      	it	eq
 80003fc:	3320      	addeq	r3, #32
 80003fe:	f1a3 030b 	sub.w	r3, r3, #11
 8000402:	f1b3 0220 	subs.w	r2, r3, #32
 8000406:	da0c      	bge.n	8000422 <__adddf3+0x16e>
 8000408:	320c      	adds	r2, #12
 800040a:	dd08      	ble.n	800041e <__adddf3+0x16a>
 800040c:	f102 0c14 	add.w	ip, r2, #20
 8000410:	f1c2 020c 	rsb	r2, r2, #12
 8000414:	fa01 f00c 	lsl.w	r0, r1, ip
 8000418:	fa21 f102 	lsr.w	r1, r1, r2
 800041c:	e00c      	b.n	8000438 <__adddf3+0x184>
 800041e:	f102 0214 	add.w	r2, r2, #20
 8000422:	bfd8      	it	le
 8000424:	f1c2 0c20 	rsble	ip, r2, #32
 8000428:	fa01 f102 	lsl.w	r1, r1, r2
 800042c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000430:	bfdc      	itt	le
 8000432:	ea41 010c 	orrle.w	r1, r1, ip
 8000436:	4090      	lslle	r0, r2
 8000438:	1ae4      	subs	r4, r4, r3
 800043a:	bfa2      	ittt	ge
 800043c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000440:	4329      	orrge	r1, r5
 8000442:	bd30      	popge	{r4, r5, pc}
 8000444:	ea6f 0404 	mvn.w	r4, r4
 8000448:	3c1f      	subs	r4, #31
 800044a:	da1c      	bge.n	8000486 <__adddf3+0x1d2>
 800044c:	340c      	adds	r4, #12
 800044e:	dc0e      	bgt.n	800046e <__adddf3+0x1ba>
 8000450:	f104 0414 	add.w	r4, r4, #20
 8000454:	f1c4 0220 	rsb	r2, r4, #32
 8000458:	fa20 f004 	lsr.w	r0, r0, r4
 800045c:	fa01 f302 	lsl.w	r3, r1, r2
 8000460:	ea40 0003 	orr.w	r0, r0, r3
 8000464:	fa21 f304 	lsr.w	r3, r1, r4
 8000468:	ea45 0103 	orr.w	r1, r5, r3
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	f1c4 040c 	rsb	r4, r4, #12
 8000472:	f1c4 0220 	rsb	r2, r4, #32
 8000476:	fa20 f002 	lsr.w	r0, r0, r2
 800047a:	fa01 f304 	lsl.w	r3, r1, r4
 800047e:	ea40 0003 	orr.w	r0, r0, r3
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	fa21 f004 	lsr.w	r0, r1, r4
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	f094 0f00 	teq	r4, #0
 8000492:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000496:	bf06      	itte	eq
 8000498:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800049c:	3401      	addeq	r4, #1
 800049e:	3d01      	subne	r5, #1
 80004a0:	e74e      	b.n	8000340 <__adddf3+0x8c>
 80004a2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004a6:	bf18      	it	ne
 80004a8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004ac:	d029      	beq.n	8000502 <__adddf3+0x24e>
 80004ae:	ea94 0f05 	teq	r4, r5
 80004b2:	bf08      	it	eq
 80004b4:	ea90 0f02 	teqeq	r0, r2
 80004b8:	d005      	beq.n	80004c6 <__adddf3+0x212>
 80004ba:	ea54 0c00 	orrs.w	ip, r4, r0
 80004be:	bf04      	itt	eq
 80004c0:	4619      	moveq	r1, r3
 80004c2:	4610      	moveq	r0, r2
 80004c4:	bd30      	pop	{r4, r5, pc}
 80004c6:	ea91 0f03 	teq	r1, r3
 80004ca:	bf1e      	ittt	ne
 80004cc:	2100      	movne	r1, #0
 80004ce:	2000      	movne	r0, #0
 80004d0:	bd30      	popne	{r4, r5, pc}
 80004d2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004d6:	d105      	bne.n	80004e4 <__adddf3+0x230>
 80004d8:	0040      	lsls	r0, r0, #1
 80004da:	4149      	adcs	r1, r1
 80004dc:	bf28      	it	cs
 80004de:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004e2:	bd30      	pop	{r4, r5, pc}
 80004e4:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e8:	bf3c      	itt	cc
 80004ea:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004ee:	bd30      	popcc	{r4, r5, pc}
 80004f0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004f4:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004fc:	f04f 0000 	mov.w	r0, #0
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000506:	bf1a      	itte	ne
 8000508:	4619      	movne	r1, r3
 800050a:	4610      	movne	r0, r2
 800050c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000510:	bf1c      	itt	ne
 8000512:	460b      	movne	r3, r1
 8000514:	4602      	movne	r2, r0
 8000516:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800051a:	bf06      	itte	eq
 800051c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000520:	ea91 0f03 	teqeq	r1, r3
 8000524:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	bf00      	nop

0800052c <__aeabi_ui2d>:
 800052c:	f090 0f00 	teq	r0, #0
 8000530:	bf04      	itt	eq
 8000532:	2100      	moveq	r1, #0
 8000534:	4770      	bxeq	lr
 8000536:	b530      	push	{r4, r5, lr}
 8000538:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800053c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000540:	f04f 0500 	mov.w	r5, #0
 8000544:	f04f 0100 	mov.w	r1, #0
 8000548:	e750      	b.n	80003ec <__adddf3+0x138>
 800054a:	bf00      	nop

0800054c <__aeabi_i2d>:
 800054c:	f090 0f00 	teq	r0, #0
 8000550:	bf04      	itt	eq
 8000552:	2100      	moveq	r1, #0
 8000554:	4770      	bxeq	lr
 8000556:	b530      	push	{r4, r5, lr}
 8000558:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800055c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000560:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000564:	bf48      	it	mi
 8000566:	4240      	negmi	r0, r0
 8000568:	f04f 0100 	mov.w	r1, #0
 800056c:	e73e      	b.n	80003ec <__adddf3+0x138>
 800056e:	bf00      	nop

08000570 <__aeabi_f2d>:
 8000570:	0042      	lsls	r2, r0, #1
 8000572:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000576:	ea4f 0131 	mov.w	r1, r1, rrx
 800057a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800057e:	bf1f      	itttt	ne
 8000580:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000584:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000588:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800058c:	4770      	bxne	lr
 800058e:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000592:	bf08      	it	eq
 8000594:	4770      	bxeq	lr
 8000596:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800059a:	bf04      	itt	eq
 800059c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a0:	4770      	bxeq	lr
 80005a2:	b530      	push	{r4, r5, lr}
 80005a4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005ac:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b0:	e71c      	b.n	80003ec <__adddf3+0x138>
 80005b2:	bf00      	nop

080005b4 <__aeabi_ul2d>:
 80005b4:	ea50 0201 	orrs.w	r2, r0, r1
 80005b8:	bf08      	it	eq
 80005ba:	4770      	bxeq	lr
 80005bc:	b530      	push	{r4, r5, lr}
 80005be:	f04f 0500 	mov.w	r5, #0
 80005c2:	e00a      	b.n	80005da <__aeabi_l2d+0x16>

080005c4 <__aeabi_l2d>:
 80005c4:	ea50 0201 	orrs.w	r2, r0, r1
 80005c8:	bf08      	it	eq
 80005ca:	4770      	bxeq	lr
 80005cc:	b530      	push	{r4, r5, lr}
 80005ce:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005d2:	d502      	bpl.n	80005da <__aeabi_l2d+0x16>
 80005d4:	4240      	negs	r0, r0
 80005d6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005da:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005de:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005e2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005e6:	f43f aed8 	beq.w	800039a <__adddf3+0xe6>
 80005ea:	f04f 0203 	mov.w	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000602:	f1c2 0320 	rsb	r3, r2, #32
 8000606:	fa00 fc03 	lsl.w	ip, r0, r3
 800060a:	fa20 f002 	lsr.w	r0, r0, r2
 800060e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000612:	ea40 000e 	orr.w	r0, r0, lr
 8000616:	fa21 f102 	lsr.w	r1, r1, r2
 800061a:	4414      	add	r4, r2
 800061c:	e6bd      	b.n	800039a <__adddf3+0xe6>
 800061e:	bf00      	nop

08000620 <__aeabi_dmul>:
 8000620:	b570      	push	{r4, r5, r6, lr}
 8000622:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000626:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800062a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800062e:	bf1d      	ittte	ne
 8000630:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000634:	ea94 0f0c 	teqne	r4, ip
 8000638:	ea95 0f0c 	teqne	r5, ip
 800063c:	f000 f8de 	bleq	80007fc <__aeabi_dmul+0x1dc>
 8000640:	442c      	add	r4, r5
 8000642:	ea81 0603 	eor.w	r6, r1, r3
 8000646:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800064a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800064e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000652:	bf18      	it	ne
 8000654:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000658:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800065c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000660:	d038      	beq.n	80006d4 <__aeabi_dmul+0xb4>
 8000662:	fba0 ce02 	umull	ip, lr, r0, r2
 8000666:	f04f 0500 	mov.w	r5, #0
 800066a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800066e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000672:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000676:	f04f 0600 	mov.w	r6, #0
 800067a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800067e:	f09c 0f00 	teq	ip, #0
 8000682:	bf18      	it	ne
 8000684:	f04e 0e01 	orrne.w	lr, lr, #1
 8000688:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800068c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000690:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000694:	d204      	bcs.n	80006a0 <__aeabi_dmul+0x80>
 8000696:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800069a:	416d      	adcs	r5, r5
 800069c:	eb46 0606 	adc.w	r6, r6, r6
 80006a0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006a4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006ac:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006b4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b8:	bf88      	it	hi
 80006ba:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006be:	d81e      	bhi.n	80006fe <__aeabi_dmul+0xde>
 80006c0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006c4:	bf08      	it	eq
 80006c6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006ca:	f150 0000 	adcs.w	r0, r0, #0
 80006ce:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006d2:	bd70      	pop	{r4, r5, r6, pc}
 80006d4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d8:	ea46 0101 	orr.w	r1, r6, r1
 80006dc:	ea40 0002 	orr.w	r0, r0, r2
 80006e0:	ea81 0103 	eor.w	r1, r1, r3
 80006e4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e8:	bfc2      	ittt	gt
 80006ea:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006ee:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006f2:	bd70      	popgt	{r4, r5, r6, pc}
 80006f4:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f8:	f04f 0e00 	mov.w	lr, #0
 80006fc:	3c01      	subs	r4, #1
 80006fe:	f300 80ab 	bgt.w	8000858 <__aeabi_dmul+0x238>
 8000702:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000706:	bfde      	ittt	le
 8000708:	2000      	movle	r0, #0
 800070a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800070e:	bd70      	pople	{r4, r5, r6, pc}
 8000710:	f1c4 0400 	rsb	r4, r4, #0
 8000714:	3c20      	subs	r4, #32
 8000716:	da35      	bge.n	8000784 <__aeabi_dmul+0x164>
 8000718:	340c      	adds	r4, #12
 800071a:	dc1b      	bgt.n	8000754 <__aeabi_dmul+0x134>
 800071c:	f104 0414 	add.w	r4, r4, #20
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f305 	lsl.w	r3, r0, r5
 8000728:	fa20 f004 	lsr.w	r0, r0, r4
 800072c:	fa01 f205 	lsl.w	r2, r1, r5
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000738:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800073c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000740:	fa21 f604 	lsr.w	r6, r1, r4
 8000744:	eb42 0106 	adc.w	r1, r2, r6
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f1c4 040c 	rsb	r4, r4, #12
 8000758:	f1c4 0520 	rsb	r5, r4, #32
 800075c:	fa00 f304 	lsl.w	r3, r0, r4
 8000760:	fa20 f005 	lsr.w	r0, r0, r5
 8000764:	fa01 f204 	lsl.w	r2, r1, r4
 8000768:	ea40 0002 	orr.w	r0, r0, r2
 800076c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000770:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000774:	f141 0100 	adc.w	r1, r1, #0
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f1c4 0520 	rsb	r5, r4, #32
 8000788:	fa00 f205 	lsl.w	r2, r0, r5
 800078c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000790:	fa20 f304 	lsr.w	r3, r0, r4
 8000794:	fa01 f205 	lsl.w	r2, r1, r5
 8000798:	ea43 0302 	orr.w	r3, r3, r2
 800079c:	fa21 f004 	lsr.w	r0, r1, r4
 80007a0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a4:	fa21 f204 	lsr.w	r2, r1, r4
 80007a8:	ea20 0002 	bic.w	r0, r0, r2
 80007ac:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007b4:	bf08      	it	eq
 80007b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ba:	bd70      	pop	{r4, r5, r6, pc}
 80007bc:	f094 0f00 	teq	r4, #0
 80007c0:	d10f      	bne.n	80007e2 <__aeabi_dmul+0x1c2>
 80007c2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007c6:	0040      	lsls	r0, r0, #1
 80007c8:	eb41 0101 	adc.w	r1, r1, r1
 80007cc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d0:	bf08      	it	eq
 80007d2:	3c01      	subeq	r4, #1
 80007d4:	d0f7      	beq.n	80007c6 <__aeabi_dmul+0x1a6>
 80007d6:	ea41 0106 	orr.w	r1, r1, r6
 80007da:	f095 0f00 	teq	r5, #0
 80007de:	bf18      	it	ne
 80007e0:	4770      	bxne	lr
 80007e2:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007e6:	0052      	lsls	r2, r2, #1
 80007e8:	eb43 0303 	adc.w	r3, r3, r3
 80007ec:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f0:	bf08      	it	eq
 80007f2:	3d01      	subeq	r5, #1
 80007f4:	d0f7      	beq.n	80007e6 <__aeabi_dmul+0x1c6>
 80007f6:	ea43 0306 	orr.w	r3, r3, r6
 80007fa:	4770      	bx	lr
 80007fc:	ea94 0f0c 	teq	r4, ip
 8000800:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000804:	bf18      	it	ne
 8000806:	ea95 0f0c 	teqne	r5, ip
 800080a:	d00c      	beq.n	8000826 <__aeabi_dmul+0x206>
 800080c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000810:	bf18      	it	ne
 8000812:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000816:	d1d1      	bne.n	80007bc <__aeabi_dmul+0x19c>
 8000818:	ea81 0103 	eor.w	r1, r1, r3
 800081c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000820:	f04f 0000 	mov.w	r0, #0
 8000824:	bd70      	pop	{r4, r5, r6, pc}
 8000826:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800082a:	bf06      	itte	eq
 800082c:	4610      	moveq	r0, r2
 800082e:	4619      	moveq	r1, r3
 8000830:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000834:	d019      	beq.n	800086a <__aeabi_dmul+0x24a>
 8000836:	ea94 0f0c 	teq	r4, ip
 800083a:	d102      	bne.n	8000842 <__aeabi_dmul+0x222>
 800083c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000840:	d113      	bne.n	800086a <__aeabi_dmul+0x24a>
 8000842:	ea95 0f0c 	teq	r5, ip
 8000846:	d105      	bne.n	8000854 <__aeabi_dmul+0x234>
 8000848:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800084c:	bf1c      	itt	ne
 800084e:	4610      	movne	r0, r2
 8000850:	4619      	movne	r1, r3
 8000852:	d10a      	bne.n	800086a <__aeabi_dmul+0x24a>
 8000854:	ea81 0103 	eor.w	r1, r1, r3
 8000858:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800085c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000860:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000864:	f04f 0000 	mov.w	r0, #0
 8000868:	bd70      	pop	{r4, r5, r6, pc}
 800086a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800086e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000872:	bd70      	pop	{r4, r5, r6, pc}

08000874 <__aeabi_ddiv>:
 8000874:	b570      	push	{r4, r5, r6, lr}
 8000876:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800087a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800087e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000882:	bf1d      	ittte	ne
 8000884:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000888:	ea94 0f0c 	teqne	r4, ip
 800088c:	ea95 0f0c 	teqne	r5, ip
 8000890:	f000 f8a7 	bleq	80009e2 <__aeabi_ddiv+0x16e>
 8000894:	eba4 0405 	sub.w	r4, r4, r5
 8000898:	ea81 0e03 	eor.w	lr, r1, r3
 800089c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008a4:	f000 8088 	beq.w	80009b8 <__aeabi_ddiv+0x144>
 80008a8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008ac:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008b4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008bc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008c4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008cc:	429d      	cmp	r5, r3
 80008ce:	bf08      	it	eq
 80008d0:	4296      	cmpeq	r6, r2
 80008d2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008d6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008da:	d202      	bcs.n	80008e2 <__aeabi_ddiv+0x6e>
 80008dc:	085b      	lsrs	r3, r3, #1
 80008de:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e2:	1ab6      	subs	r6, r6, r2
 80008e4:	eb65 0503 	sbc.w	r5, r5, r3
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008f2:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 000c 	orrcs.w	r0, r0, ip
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000950:	ea55 0e06 	orrs.w	lr, r5, r6
 8000954:	d018      	beq.n	8000988 <__aeabi_ddiv+0x114>
 8000956:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800095a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800095e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000962:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000966:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800096a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800096e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000972:	d1c0      	bne.n	80008f6 <__aeabi_ddiv+0x82>
 8000974:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000978:	d10b      	bne.n	8000992 <__aeabi_ddiv+0x11e>
 800097a:	ea41 0100 	orr.w	r1, r1, r0
 800097e:	f04f 0000 	mov.w	r0, #0
 8000982:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000986:	e7b6      	b.n	80008f6 <__aeabi_ddiv+0x82>
 8000988:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800098c:	bf04      	itt	eq
 800098e:	4301      	orreq	r1, r0
 8000990:	2000      	moveq	r0, #0
 8000992:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000996:	bf88      	it	hi
 8000998:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800099c:	f63f aeaf 	bhi.w	80006fe <__aeabi_dmul+0xde>
 80009a0:	ebb5 0c03 	subs.w	ip, r5, r3
 80009a4:	bf04      	itt	eq
 80009a6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009aa:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009ae:	f150 0000 	adcs.w	r0, r0, #0
 80009b2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	pop	{r4, r5, r6, pc}
 80009b8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009bc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009c4:	bfc2      	ittt	gt
 80009c6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009ca:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	popgt	{r4, r5, r6, pc}
 80009d0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009d4:	f04f 0e00 	mov.w	lr, #0
 80009d8:	3c01      	subs	r4, #1
 80009da:	e690      	b.n	80006fe <__aeabi_dmul+0xde>
 80009dc:	ea45 0e06 	orr.w	lr, r5, r6
 80009e0:	e68d      	b.n	80006fe <__aeabi_dmul+0xde>
 80009e2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009e6:	ea94 0f0c 	teq	r4, ip
 80009ea:	bf08      	it	eq
 80009ec:	ea95 0f0c 	teqeq	r5, ip
 80009f0:	f43f af3b 	beq.w	800086a <__aeabi_dmul+0x24a>
 80009f4:	ea94 0f0c 	teq	r4, ip
 80009f8:	d10a      	bne.n	8000a10 <__aeabi_ddiv+0x19c>
 80009fa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009fe:	f47f af34 	bne.w	800086a <__aeabi_dmul+0x24a>
 8000a02:	ea95 0f0c 	teq	r5, ip
 8000a06:	f47f af25 	bne.w	8000854 <__aeabi_dmul+0x234>
 8000a0a:	4610      	mov	r0, r2
 8000a0c:	4619      	mov	r1, r3
 8000a0e:	e72c      	b.n	800086a <__aeabi_dmul+0x24a>
 8000a10:	ea95 0f0c 	teq	r5, ip
 8000a14:	d106      	bne.n	8000a24 <__aeabi_ddiv+0x1b0>
 8000a16:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a1a:	f43f aefd 	beq.w	8000818 <__aeabi_dmul+0x1f8>
 8000a1e:	4610      	mov	r0, r2
 8000a20:	4619      	mov	r1, r3
 8000a22:	e722      	b.n	800086a <__aeabi_dmul+0x24a>
 8000a24:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a28:	bf18      	it	ne
 8000a2a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a2e:	f47f aec5 	bne.w	80007bc <__aeabi_dmul+0x19c>
 8000a32:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a36:	f47f af0d 	bne.w	8000854 <__aeabi_dmul+0x234>
 8000a3a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a3e:	f47f aeeb 	bne.w	8000818 <__aeabi_dmul+0x1f8>
 8000a42:	e712      	b.n	800086a <__aeabi_dmul+0x24a>

08000a44 <__aeabi_d2uiz>:
 8000a44:	004a      	lsls	r2, r1, #1
 8000a46:	d211      	bcs.n	8000a6c <__aeabi_d2uiz+0x28>
 8000a48:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a4c:	d211      	bcs.n	8000a72 <__aeabi_d2uiz+0x2e>
 8000a4e:	d50d      	bpl.n	8000a6c <__aeabi_d2uiz+0x28>
 8000a50:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a54:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a58:	d40e      	bmi.n	8000a78 <__aeabi_d2uiz+0x34>
 8000a5a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a5e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a62:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a66:	fa23 f002 	lsr.w	r0, r3, r2
 8000a6a:	4770      	bx	lr
 8000a6c:	f04f 0000 	mov.w	r0, #0
 8000a70:	4770      	bx	lr
 8000a72:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a76:	d102      	bne.n	8000a7e <__aeabi_d2uiz+0x3a>
 8000a78:	f04f 30ff 	mov.w	r0, #4294967295
 8000a7c:	4770      	bx	lr
 8000a7e:	f04f 0000 	mov.w	r0, #0
 8000a82:	4770      	bx	lr

08000a84 <__aeabi_d2f>:
 8000a84:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a88:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a8c:	bf24      	itt	cs
 8000a8e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a92:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a96:	d90d      	bls.n	8000ab4 <__aeabi_d2f+0x30>
 8000a98:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a9c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa4:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aa8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000aac:	bf08      	it	eq
 8000aae:	f020 0001 	biceq.w	r0, r0, #1
 8000ab2:	4770      	bx	lr
 8000ab4:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000ab8:	d121      	bne.n	8000afe <__aeabi_d2f+0x7a>
 8000aba:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000abe:	bfbc      	itt	lt
 8000ac0:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000ac4:	4770      	bxlt	lr
 8000ac6:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000aca:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ace:	f1c2 0218 	rsb	r2, r2, #24
 8000ad2:	f1c2 0c20 	rsb	ip, r2, #32
 8000ad6:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ada:	fa20 f002 	lsr.w	r0, r0, r2
 8000ade:	bf18      	it	ne
 8000ae0:	f040 0001 	orrne.w	r0, r0, #1
 8000ae4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ae8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000aec:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af0:	ea40 000c 	orr.w	r0, r0, ip
 8000af4:	fa23 f302 	lsr.w	r3, r3, r2
 8000af8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000afc:	e7cc      	b.n	8000a98 <__aeabi_d2f+0x14>
 8000afe:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b02:	d107      	bne.n	8000b14 <__aeabi_d2f+0x90>
 8000b04:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b08:	bf1e      	ittt	ne
 8000b0a:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b0e:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b12:	4770      	bxne	lr
 8000b14:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b18:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b1c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b20:	4770      	bx	lr
 8000b22:	bf00      	nop

08000b24 <__aeabi_uldivmod>:
 8000b24:	b953      	cbnz	r3, 8000b3c <__aeabi_uldivmod+0x18>
 8000b26:	b94a      	cbnz	r2, 8000b3c <__aeabi_uldivmod+0x18>
 8000b28:	2900      	cmp	r1, #0
 8000b2a:	bf08      	it	eq
 8000b2c:	2800      	cmpeq	r0, #0
 8000b2e:	bf1c      	itt	ne
 8000b30:	f04f 31ff 	movne.w	r1, #4294967295
 8000b34:	f04f 30ff 	movne.w	r0, #4294967295
 8000b38:	f000 b97e 	b.w	8000e38 <__aeabi_idiv0>
 8000b3c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b40:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b44:	f000 f806 	bl	8000b54 <__udivmoddi4>
 8000b48:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b4c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b50:	b004      	add	sp, #16
 8000b52:	4770      	bx	lr

08000b54 <__udivmoddi4>:
 8000b54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000b58:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8000b5a:	460c      	mov	r4, r1
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	d14d      	bne.n	8000bfc <__udivmoddi4+0xa8>
 8000b60:	428a      	cmp	r2, r1
 8000b62:	460f      	mov	r7, r1
 8000b64:	4684      	mov	ip, r0
 8000b66:	4696      	mov	lr, r2
 8000b68:	fab2 f382 	clz	r3, r2
 8000b6c:	d960      	bls.n	8000c30 <__udivmoddi4+0xdc>
 8000b6e:	b14b      	cbz	r3, 8000b84 <__udivmoddi4+0x30>
 8000b70:	fa02 fe03 	lsl.w	lr, r2, r3
 8000b74:	f1c3 0220 	rsb	r2, r3, #32
 8000b78:	409f      	lsls	r7, r3
 8000b7a:	fa00 fc03 	lsl.w	ip, r0, r3
 8000b7e:	fa20 f202 	lsr.w	r2, r0, r2
 8000b82:	4317      	orrs	r7, r2
 8000b84:	ea4f 461e 	mov.w	r6, lr, lsr #16
 8000b88:	fa1f f48e 	uxth.w	r4, lr
 8000b8c:	ea4f 421c 	mov.w	r2, ip, lsr #16
 8000b90:	fbb7 f1f6 	udiv	r1, r7, r6
 8000b94:	fb06 7711 	mls	r7, r6, r1, r7
 8000b98:	fb01 f004 	mul.w	r0, r1, r4
 8000b9c:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000ba0:	4290      	cmp	r0, r2
 8000ba2:	d908      	bls.n	8000bb6 <__udivmoddi4+0x62>
 8000ba4:	eb1e 0202 	adds.w	r2, lr, r2
 8000ba8:	f101 37ff 	add.w	r7, r1, #4294967295
 8000bac:	d202      	bcs.n	8000bb4 <__udivmoddi4+0x60>
 8000bae:	4290      	cmp	r0, r2
 8000bb0:	f200 812d 	bhi.w	8000e0e <__udivmoddi4+0x2ba>
 8000bb4:	4639      	mov	r1, r7
 8000bb6:	1a12      	subs	r2, r2, r0
 8000bb8:	fa1f fc8c 	uxth.w	ip, ip
 8000bbc:	fbb2 f0f6 	udiv	r0, r2, r6
 8000bc0:	fb06 2210 	mls	r2, r6, r0, r2
 8000bc4:	fb00 f404 	mul.w	r4, r0, r4
 8000bc8:	ea4c 4c02 	orr.w	ip, ip, r2, lsl #16
 8000bcc:	4564      	cmp	r4, ip
 8000bce:	d908      	bls.n	8000be2 <__udivmoddi4+0x8e>
 8000bd0:	eb1e 0c0c 	adds.w	ip, lr, ip
 8000bd4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000bd8:	d202      	bcs.n	8000be0 <__udivmoddi4+0x8c>
 8000bda:	4564      	cmp	r4, ip
 8000bdc:	f200 811a 	bhi.w	8000e14 <__udivmoddi4+0x2c0>
 8000be0:	4610      	mov	r0, r2
 8000be2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000be6:	ebac 0c04 	sub.w	ip, ip, r4
 8000bea:	2100      	movs	r1, #0
 8000bec:	b125      	cbz	r5, 8000bf8 <__udivmoddi4+0xa4>
 8000bee:	fa2c f303 	lsr.w	r3, ip, r3
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	e9c5 3200 	strd	r3, r2, [r5]
 8000bf8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000bfc:	428b      	cmp	r3, r1
 8000bfe:	d905      	bls.n	8000c0c <__udivmoddi4+0xb8>
 8000c00:	b10d      	cbz	r5, 8000c06 <__udivmoddi4+0xb2>
 8000c02:	e9c5 0100 	strd	r0, r1, [r5]
 8000c06:	2100      	movs	r1, #0
 8000c08:	4608      	mov	r0, r1
 8000c0a:	e7f5      	b.n	8000bf8 <__udivmoddi4+0xa4>
 8000c0c:	fab3 f183 	clz	r1, r3
 8000c10:	2900      	cmp	r1, #0
 8000c12:	d14d      	bne.n	8000cb0 <__udivmoddi4+0x15c>
 8000c14:	42a3      	cmp	r3, r4
 8000c16:	f0c0 80f2 	bcc.w	8000dfe <__udivmoddi4+0x2aa>
 8000c1a:	4290      	cmp	r0, r2
 8000c1c:	f080 80ef 	bcs.w	8000dfe <__udivmoddi4+0x2aa>
 8000c20:	4606      	mov	r6, r0
 8000c22:	4623      	mov	r3, r4
 8000c24:	4608      	mov	r0, r1
 8000c26:	2d00      	cmp	r5, #0
 8000c28:	d0e6      	beq.n	8000bf8 <__udivmoddi4+0xa4>
 8000c2a:	e9c5 6300 	strd	r6, r3, [r5]
 8000c2e:	e7e3      	b.n	8000bf8 <__udivmoddi4+0xa4>
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	f040 80a2 	bne.w	8000d7a <__udivmoddi4+0x226>
 8000c36:	1a8a      	subs	r2, r1, r2
 8000c38:	ea4f 471e 	mov.w	r7, lr, lsr #16
 8000c3c:	fa1f f68e 	uxth.w	r6, lr
 8000c40:	2101      	movs	r1, #1
 8000c42:	fbb2 f4f7 	udiv	r4, r2, r7
 8000c46:	fb07 2014 	mls	r0, r7, r4, r2
 8000c4a:	ea4f 421c 	mov.w	r2, ip, lsr #16
 8000c4e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000c52:	fb06 f004 	mul.w	r0, r6, r4
 8000c56:	4290      	cmp	r0, r2
 8000c58:	d90f      	bls.n	8000c7a <__udivmoddi4+0x126>
 8000c5a:	eb1e 0202 	adds.w	r2, lr, r2
 8000c5e:	f104 38ff 	add.w	r8, r4, #4294967295
 8000c62:	bf2c      	ite	cs
 8000c64:	f04f 0901 	movcs.w	r9, #1
 8000c68:	f04f 0900 	movcc.w	r9, #0
 8000c6c:	4290      	cmp	r0, r2
 8000c6e:	d903      	bls.n	8000c78 <__udivmoddi4+0x124>
 8000c70:	f1b9 0f00 	cmp.w	r9, #0
 8000c74:	f000 80c8 	beq.w	8000e08 <__udivmoddi4+0x2b4>
 8000c78:	4644      	mov	r4, r8
 8000c7a:	1a12      	subs	r2, r2, r0
 8000c7c:	fa1f fc8c 	uxth.w	ip, ip
 8000c80:	fbb2 f0f7 	udiv	r0, r2, r7
 8000c84:	fb07 2210 	mls	r2, r7, r0, r2
 8000c88:	fb00 f606 	mul.w	r6, r0, r6
 8000c8c:	ea4c 4c02 	orr.w	ip, ip, r2, lsl #16
 8000c90:	4566      	cmp	r6, ip
 8000c92:	d908      	bls.n	8000ca6 <__udivmoddi4+0x152>
 8000c94:	eb1e 0c0c 	adds.w	ip, lr, ip
 8000c98:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c9c:	d202      	bcs.n	8000ca4 <__udivmoddi4+0x150>
 8000c9e:	4566      	cmp	r6, ip
 8000ca0:	f200 80bb 	bhi.w	8000e1a <__udivmoddi4+0x2c6>
 8000ca4:	4610      	mov	r0, r2
 8000ca6:	ebac 0c06 	sub.w	ip, ip, r6
 8000caa:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000cae:	e79d      	b.n	8000bec <__udivmoddi4+0x98>
 8000cb0:	f1c1 0620 	rsb	r6, r1, #32
 8000cb4:	408b      	lsls	r3, r1
 8000cb6:	fa04 fe01 	lsl.w	lr, r4, r1
 8000cba:	fa22 f706 	lsr.w	r7, r2, r6
 8000cbe:	fa20 fc06 	lsr.w	ip, r0, r6
 8000cc2:	40f4      	lsrs	r4, r6
 8000cc4:	408a      	lsls	r2, r1
 8000cc6:	431f      	orrs	r7, r3
 8000cc8:	ea4e 030c 	orr.w	r3, lr, ip
 8000ccc:	fa00 fe01 	lsl.w	lr, r0, r1
 8000cd0:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000cd4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000cd8:	fa1f fc87 	uxth.w	ip, r7
 8000cdc:	fbb4 f0f8 	udiv	r0, r4, r8
 8000ce0:	fb08 4410 	mls	r4, r8, r0, r4
 8000ce4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ce8:	fb00 f90c 	mul.w	r9, r0, ip
 8000cec:	45a1      	cmp	r9, r4
 8000cee:	d90e      	bls.n	8000d0e <__udivmoddi4+0x1ba>
 8000cf0:	193c      	adds	r4, r7, r4
 8000cf2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000cf6:	bf2c      	ite	cs
 8000cf8:	f04f 0b01 	movcs.w	fp, #1
 8000cfc:	f04f 0b00 	movcc.w	fp, #0
 8000d00:	45a1      	cmp	r9, r4
 8000d02:	d903      	bls.n	8000d0c <__udivmoddi4+0x1b8>
 8000d04:	f1bb 0f00 	cmp.w	fp, #0
 8000d08:	f000 8093 	beq.w	8000e32 <__udivmoddi4+0x2de>
 8000d0c:	4650      	mov	r0, sl
 8000d0e:	eba4 0409 	sub.w	r4, r4, r9
 8000d12:	fa1f f983 	uxth.w	r9, r3
 8000d16:	fbb4 f3f8 	udiv	r3, r4, r8
 8000d1a:	fb08 4413 	mls	r4, r8, r3, r4
 8000d1e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d22:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d26:	45a4      	cmp	ip, r4
 8000d28:	d906      	bls.n	8000d38 <__udivmoddi4+0x1e4>
 8000d2a:	193c      	adds	r4, r7, r4
 8000d2c:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d30:	d201      	bcs.n	8000d36 <__udivmoddi4+0x1e2>
 8000d32:	45a4      	cmp	ip, r4
 8000d34:	d87a      	bhi.n	8000e2c <__udivmoddi4+0x2d8>
 8000d36:	4643      	mov	r3, r8
 8000d38:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000d3c:	eba4 040c 	sub.w	r4, r4, ip
 8000d40:	fba0 9802 	umull	r9, r8, r0, r2
 8000d44:	4544      	cmp	r4, r8
 8000d46:	46cc      	mov	ip, r9
 8000d48:	4643      	mov	r3, r8
 8000d4a:	d302      	bcc.n	8000d52 <__udivmoddi4+0x1fe>
 8000d4c:	d106      	bne.n	8000d5c <__udivmoddi4+0x208>
 8000d4e:	45ce      	cmp	lr, r9
 8000d50:	d204      	bcs.n	8000d5c <__udivmoddi4+0x208>
 8000d52:	3801      	subs	r0, #1
 8000d54:	ebb9 0c02 	subs.w	ip, r9, r2
 8000d58:	eb68 0307 	sbc.w	r3, r8, r7
 8000d5c:	b15d      	cbz	r5, 8000d76 <__udivmoddi4+0x222>
 8000d5e:	ebbe 020c 	subs.w	r2, lr, ip
 8000d62:	eb64 0403 	sbc.w	r4, r4, r3
 8000d66:	fa04 f606 	lsl.w	r6, r4, r6
 8000d6a:	fa22 f301 	lsr.w	r3, r2, r1
 8000d6e:	40cc      	lsrs	r4, r1
 8000d70:	431e      	orrs	r6, r3
 8000d72:	e9c5 6400 	strd	r6, r4, [r5]
 8000d76:	2100      	movs	r1, #0
 8000d78:	e73e      	b.n	8000bf8 <__udivmoddi4+0xa4>
 8000d7a:	fa02 fe03 	lsl.w	lr, r2, r3
 8000d7e:	f1c3 0120 	rsb	r1, r3, #32
 8000d82:	fa04 f203 	lsl.w	r2, r4, r3
 8000d86:	fa00 fc03 	lsl.w	ip, r0, r3
 8000d8a:	40cc      	lsrs	r4, r1
 8000d8c:	ea4f 471e 	mov.w	r7, lr, lsr #16
 8000d90:	fa20 f101 	lsr.w	r1, r0, r1
 8000d94:	fa1f f68e 	uxth.w	r6, lr
 8000d98:	fbb4 f0f7 	udiv	r0, r4, r7
 8000d9c:	430a      	orrs	r2, r1
 8000d9e:	fb07 4410 	mls	r4, r7, r0, r4
 8000da2:	0c11      	lsrs	r1, r2, #16
 8000da4:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8000da8:	fb00 f406 	mul.w	r4, r0, r6
 8000dac:	428c      	cmp	r4, r1
 8000dae:	d90e      	bls.n	8000dce <__udivmoddi4+0x27a>
 8000db0:	eb1e 0101 	adds.w	r1, lr, r1
 8000db4:	f100 38ff 	add.w	r8, r0, #4294967295
 8000db8:	bf2c      	ite	cs
 8000dba:	f04f 0901 	movcs.w	r9, #1
 8000dbe:	f04f 0900 	movcc.w	r9, #0
 8000dc2:	428c      	cmp	r4, r1
 8000dc4:	d902      	bls.n	8000dcc <__udivmoddi4+0x278>
 8000dc6:	f1b9 0f00 	cmp.w	r9, #0
 8000dca:	d02c      	beq.n	8000e26 <__udivmoddi4+0x2d2>
 8000dcc:	4640      	mov	r0, r8
 8000dce:	1b09      	subs	r1, r1, r4
 8000dd0:	b292      	uxth	r2, r2
 8000dd2:	fbb1 f4f7 	udiv	r4, r1, r7
 8000dd6:	fb07 1114 	mls	r1, r7, r4, r1
 8000dda:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000dde:	fb04 f106 	mul.w	r1, r4, r6
 8000de2:	4291      	cmp	r1, r2
 8000de4:	d907      	bls.n	8000df6 <__udivmoddi4+0x2a2>
 8000de6:	eb1e 0202 	adds.w	r2, lr, r2
 8000dea:	f104 38ff 	add.w	r8, r4, #4294967295
 8000dee:	d201      	bcs.n	8000df4 <__udivmoddi4+0x2a0>
 8000df0:	4291      	cmp	r1, r2
 8000df2:	d815      	bhi.n	8000e20 <__udivmoddi4+0x2cc>
 8000df4:	4644      	mov	r4, r8
 8000df6:	1a52      	subs	r2, r2, r1
 8000df8:	ea44 4100 	orr.w	r1, r4, r0, lsl #16
 8000dfc:	e721      	b.n	8000c42 <__udivmoddi4+0xee>
 8000dfe:	1a86      	subs	r6, r0, r2
 8000e00:	eb64 0303 	sbc.w	r3, r4, r3
 8000e04:	2001      	movs	r0, #1
 8000e06:	e70e      	b.n	8000c26 <__udivmoddi4+0xd2>
 8000e08:	3c02      	subs	r4, #2
 8000e0a:	4472      	add	r2, lr
 8000e0c:	e735      	b.n	8000c7a <__udivmoddi4+0x126>
 8000e0e:	3902      	subs	r1, #2
 8000e10:	4472      	add	r2, lr
 8000e12:	e6d0      	b.n	8000bb6 <__udivmoddi4+0x62>
 8000e14:	44f4      	add	ip, lr
 8000e16:	3802      	subs	r0, #2
 8000e18:	e6e3      	b.n	8000be2 <__udivmoddi4+0x8e>
 8000e1a:	44f4      	add	ip, lr
 8000e1c:	3802      	subs	r0, #2
 8000e1e:	e742      	b.n	8000ca6 <__udivmoddi4+0x152>
 8000e20:	3c02      	subs	r4, #2
 8000e22:	4472      	add	r2, lr
 8000e24:	e7e7      	b.n	8000df6 <__udivmoddi4+0x2a2>
 8000e26:	3802      	subs	r0, #2
 8000e28:	4471      	add	r1, lr
 8000e2a:	e7d0      	b.n	8000dce <__udivmoddi4+0x27a>
 8000e2c:	3b02      	subs	r3, #2
 8000e2e:	443c      	add	r4, r7
 8000e30:	e782      	b.n	8000d38 <__udivmoddi4+0x1e4>
 8000e32:	3802      	subs	r0, #2
 8000e34:	443c      	add	r4, r7
 8000e36:	e76a      	b.n	8000d0e <__udivmoddi4+0x1ba>

08000e38 <__aeabi_idiv0>:
 8000e38:	4770      	bx	lr
 8000e3a:	bf00      	nop

08000e3c <MX_FDCAN1_Init>:

FDCAN_HandleTypeDef hfdcan1;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b086      	sub	sp, #24
 8000e40:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8000e42:	4b30      	ldr	r3, [pc, #192]	@ (8000f04 <MX_FDCAN1_Init+0xc8>)
 8000e44:	4a30      	ldr	r2, [pc, #192]	@ (8000f08 <MX_FDCAN1_Init+0xcc>)
 8000e46:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8000e48:	4b2e      	ldr	r3, [pc, #184]	@ (8000f04 <MX_FDCAN1_Init+0xc8>)
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000e4e:	4b2d      	ldr	r3, [pc, #180]	@ (8000f04 <MX_FDCAN1_Init+0xc8>)
 8000e50:	2200      	movs	r2, #0
 8000e52:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000e54:	4b2b      	ldr	r3, [pc, #172]	@ (8000f04 <MX_FDCAN1_Init+0xc8>)
 8000e56:	2200      	movs	r2, #0
 8000e58:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8000e5a:	4b2a      	ldr	r3, [pc, #168]	@ (8000f04 <MX_FDCAN1_Init+0xc8>)
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8000e60:	4b28      	ldr	r3, [pc, #160]	@ (8000f04 <MX_FDCAN1_Init+0xc8>)
 8000e62:	2200      	movs	r2, #0
 8000e64:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8000e66:	4b27      	ldr	r3, [pc, #156]	@ (8000f04 <MX_FDCAN1_Init+0xc8>)
 8000e68:	2200      	movs	r2, #0
 8000e6a:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 1;
 8000e6c:	4b25      	ldr	r3, [pc, #148]	@ (8000f04 <MX_FDCAN1_Init+0xc8>)
 8000e6e:	2201      	movs	r2, #1
 8000e70:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8000e72:	4b24      	ldr	r3, [pc, #144]	@ (8000f04 <MX_FDCAN1_Init+0xc8>)
 8000e74:	2201      	movs	r2, #1
 8000e76:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 11;
 8000e78:	4b22      	ldr	r3, [pc, #136]	@ (8000f04 <MX_FDCAN1_Init+0xc8>)
 8000e7a:	220b      	movs	r2, #11
 8000e7c:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 4;
 8000e7e:	4b21      	ldr	r3, [pc, #132]	@ (8000f04 <MX_FDCAN1_Init+0xc8>)
 8000e80:	2204      	movs	r2, #4
 8000e82:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8000e84:	4b1f      	ldr	r3, [pc, #124]	@ (8000f04 <MX_FDCAN1_Init+0xc8>)
 8000e86:	2201      	movs	r2, #1
 8000e88:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8000e8a:	4b1e      	ldr	r3, [pc, #120]	@ (8000f04 <MX_FDCAN1_Init+0xc8>)
 8000e8c:	2201      	movs	r2, #1
 8000e8e:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8000e90:	4b1c      	ldr	r3, [pc, #112]	@ (8000f04 <MX_FDCAN1_Init+0xc8>)
 8000e92:	2201      	movs	r2, #1
 8000e94:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8000e96:	4b1b      	ldr	r3, [pc, #108]	@ (8000f04 <MX_FDCAN1_Init+0xc8>)
 8000e98:	2201      	movs	r2, #1
 8000e9a:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr = 0;
 8000e9c:	4b19      	ldr	r3, [pc, #100]	@ (8000f04 <MX_FDCAN1_Init+0xc8>)
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 8000ea2:	4b18      	ldr	r3, [pc, #96]	@ (8000f04 <MX_FDCAN1_Init+0xc8>)
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000ea8:	4b16      	ldr	r3, [pc, #88]	@ (8000f04 <MX_FDCAN1_Init+0xc8>)
 8000eaa:	2200      	movs	r2, #0
 8000eac:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000eae:	4815      	ldr	r0, [pc, #84]	@ (8000f04 <MX_FDCAN1_Init+0xc8>)
 8000eb0:	f002 fb5c 	bl	800356c <HAL_FDCAN_Init>
 8000eb4:	4603      	mov	r3, r0
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d001      	beq.n	8000ebe <MX_FDCAN1_Init+0x82>
  {
    Error_Handler();
 8000eba:	f000 fd05 	bl	80018c8 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */
  FDCAN_FilterTypeDef sFilterConfig;
  sFilterConfig.FilterIndex = 0;
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	607b      	str	r3, [r7, #4]
  sFilterConfig.FilterType = FDCAN_FILTER_RANGE;
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	60bb      	str	r3, [r7, #8]
  sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8000ec6:	2301      	movs	r3, #1
 8000ec8:	60fb      	str	r3, [r7, #12]
  sFilterConfig.FilterID1 = 0x316;
 8000eca:	f240 3316 	movw	r3, #790	@ 0x316
 8000ece:	613b      	str	r3, [r7, #16]
  sFilterConfig.FilterID2 = 0x1FFFFFFF;
 8000ed0:	f06f 4360 	mvn.w	r3, #3758096384	@ 0xe0000000
 8000ed4:	617b      	str	r3, [r7, #20]

	if (HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig) != HAL_OK) {
 8000ed6:	463b      	mov	r3, r7
 8000ed8:	4619      	mov	r1, r3
 8000eda:	480a      	ldr	r0, [pc, #40]	@ (8000f04 <MX_FDCAN1_Init+0xc8>)
 8000edc:	f002 fca0 	bl	8003820 <HAL_FDCAN_ConfigFilter>
 8000ee0:	4603      	mov	r3, r0
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d002      	beq.n	8000eec <MX_FDCAN1_Init+0xb0>
	/* Filter configuration Error */
		printf("[CAN] Unable to configure!\n");
 8000ee6:	4809      	ldr	r0, [pc, #36]	@ (8000f0c <MX_FDCAN1_Init+0xd0>)
 8000ee8:	f00a fe0c 	bl	800bb04 <puts>
	}
	if(HAL_FDCAN_Start(&hfdcan1)!= HAL_OK)
 8000eec:	4805      	ldr	r0, [pc, #20]	@ (8000f04 <MX_FDCAN1_Init+0xc8>)
 8000eee:	f002 fcf1 	bl	80038d4 <HAL_FDCAN_Start>
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d001      	beq.n	8000efc <MX_FDCAN1_Init+0xc0>
	{
		Error_Handler();
 8000ef8:	f000 fce6 	bl	80018c8 <Error_Handler>
	}
  /* USER CODE END FDCAN1_Init 2 */

}
 8000efc:	bf00      	nop
 8000efe:	3718      	adds	r7, #24
 8000f00:	46bd      	mov	sp, r7
 8000f02:	bd80      	pop	{r7, pc}
 8000f04:	20000108 	.word	0x20000108
 8000f08:	4000a400 	.word	0x4000a400
 8000f0c:	0800c808 	.word	0x0800c808

08000f10 <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b0be      	sub	sp, #248	@ 0xf8
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f18:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	601a      	str	r2, [r3, #0]
 8000f20:	605a      	str	r2, [r3, #4]
 8000f22:	609a      	str	r2, [r3, #8]
 8000f24:	60da      	str	r2, [r3, #12]
 8000f26:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000f28:	f107 0310 	add.w	r3, r7, #16
 8000f2c:	22d0      	movs	r2, #208	@ 0xd0
 8000f2e:	2100      	movs	r1, #0
 8000f30:	4618      	mov	r0, r3
 8000f32:	f00a fec7 	bl	800bcc4 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	4a2f      	ldr	r2, [pc, #188]	@ (8000ff8 <HAL_FDCAN_MspInit+0xe8>)
 8000f3c:	4293      	cmp	r3, r2
 8000f3e:	d156      	bne.n	8000fee <HAL_FDCAN_MspInit+0xde>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8000f40:	f04f 0200 	mov.w	r2, #0
 8000f44:	f04f 0304 	mov.w	r3, #4
 8000f48:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_HSE;
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000f52:	f107 0310 	add.w	r3, r7, #16
 8000f56:	4618      	mov	r0, r3
 8000f58:	f004 f8ce 	bl	80050f8 <HAL_RCCEx_PeriphCLKConfig>
 8000f5c:	4603      	mov	r3, r0
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d001      	beq.n	8000f66 <HAL_FDCAN_MspInit+0x56>
    {
      Error_Handler();
 8000f62:	f000 fcb1 	bl	80018c8 <Error_Handler>
    }

    /* FDCAN1 clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8000f66:	4b25      	ldr	r3, [pc, #148]	@ (8000ffc <HAL_FDCAN_MspInit+0xec>)
 8000f68:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8000f6c:	4a23      	ldr	r2, [pc, #140]	@ (8000ffc <HAL_FDCAN_MspInit+0xec>)
 8000f6e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000f72:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
 8000f76:	4b21      	ldr	r3, [pc, #132]	@ (8000ffc <HAL_FDCAN_MspInit+0xec>)
 8000f78:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8000f7c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000f80:	60fb      	str	r3, [r7, #12]
 8000f82:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f84:	4b1d      	ldr	r3, [pc, #116]	@ (8000ffc <HAL_FDCAN_MspInit+0xec>)
 8000f86:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000f8a:	4a1c      	ldr	r2, [pc, #112]	@ (8000ffc <HAL_FDCAN_MspInit+0xec>)
 8000f8c:	f043 0301 	orr.w	r3, r3, #1
 8000f90:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000f94:	4b19      	ldr	r3, [pc, #100]	@ (8000ffc <HAL_FDCAN_MspInit+0xec>)
 8000f96:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000f9a:	f003 0301 	and.w	r3, r3, #1
 8000f9e:	60bb      	str	r3, [r7, #8]
 8000fa0:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000fa2:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8000fa6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000faa:	2302      	movs	r3, #2
 8000fac:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8000fbc:	2309      	movs	r3, #9
 8000fbe:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fc2:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8000fc6:	4619      	mov	r1, r3
 8000fc8:	480d      	ldr	r0, [pc, #52]	@ (8001000 <HAL_FDCAN_MspInit+0xf0>)
 8000fca:	f002 ff67 	bl	8003e9c <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 8000fce:	2200      	movs	r2, #0
 8000fd0:	2100      	movs	r1, #0
 8000fd2:	2027      	movs	r0, #39	@ 0x27
 8000fd4:	f001 fab6 	bl	8002544 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8000fd8:	2027      	movs	r0, #39	@ 0x27
 8000fda:	f001 facd 	bl	8002578 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(FDCAN1_IT1_IRQn, 0, 0);
 8000fde:	2200      	movs	r2, #0
 8000fe0:	2100      	movs	r1, #0
 8000fe2:	2028      	movs	r0, #40	@ 0x28
 8000fe4:	f001 faae 	bl	8002544 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT1_IRQn);
 8000fe8:	2028      	movs	r0, #40	@ 0x28
 8000fea:	f001 fac5 	bl	8002578 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }
}
 8000fee:	bf00      	nop
 8000ff0:	37f8      	adds	r7, #248	@ 0xf8
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	bd80      	pop	{r7, pc}
 8000ff6:	bf00      	nop
 8000ff8:	4000a400 	.word	0x4000a400
 8000ffc:	44020c00 	.word	0x44020c00
 8001000:	42020000 	.word	0x42020000

08001004 <InitCANFrames>:
  /* USER CODE END FDCAN1_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
void InitCANFrames() {
 8001004:	b480      	push	{r7}
 8001006:	b083      	sub	sp, #12
 8001008:	af00      	add	r7, sp, #0
    for (int i = 0; i < FRAME_COUNT; i++) {
 800100a:	2300      	movs	r3, #0
 800100c:	607b      	str	r3, [r7, #4]
 800100e:	e041      	b.n	8001094 <InitCANFrames+0x90>
        frames[i].header.IdType = FDCAN_STANDARD_ID;
 8001010:	4a25      	ldr	r2, [pc, #148]	@ (80010a8 <InitCANFrames+0xa4>)
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	212c      	movs	r1, #44	@ 0x2c
 8001016:	fb01 f303 	mul.w	r3, r1, r3
 800101a:	4413      	add	r3, r2
 800101c:	3304      	adds	r3, #4
 800101e:	2200      	movs	r2, #0
 8001020:	601a      	str	r2, [r3, #0]
        frames[i].header.TxFrameType = FDCAN_DATA_FRAME;
 8001022:	4a21      	ldr	r2, [pc, #132]	@ (80010a8 <InitCANFrames+0xa4>)
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	212c      	movs	r1, #44	@ 0x2c
 8001028:	fb01 f303 	mul.w	r3, r1, r3
 800102c:	4413      	add	r3, r2
 800102e:	3308      	adds	r3, #8
 8001030:	2200      	movs	r2, #0
 8001032:	601a      	str	r2, [r3, #0]
        frames[i].header.DataLength = FDCAN_DLC_BYTES_8;
 8001034:	4a1c      	ldr	r2, [pc, #112]	@ (80010a8 <InitCANFrames+0xa4>)
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	212c      	movs	r1, #44	@ 0x2c
 800103a:	fb01 f303 	mul.w	r3, r1, r3
 800103e:	4413      	add	r3, r2
 8001040:	330c      	adds	r3, #12
 8001042:	2208      	movs	r2, #8
 8001044:	601a      	str	r2, [r3, #0]
        frames[i].header.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 8001046:	4a18      	ldr	r2, [pc, #96]	@ (80010a8 <InitCANFrames+0xa4>)
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	212c      	movs	r1, #44	@ 0x2c
 800104c:	fb01 f303 	mul.w	r3, r1, r3
 8001050:	4413      	add	r3, r2
 8001052:	3310      	adds	r3, #16
 8001054:	2200      	movs	r2, #0
 8001056:	601a      	str	r2, [r3, #0]
        frames[i].header.BitRateSwitch = FDCAN_BRS_OFF;
 8001058:	4a13      	ldr	r2, [pc, #76]	@ (80010a8 <InitCANFrames+0xa4>)
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	212c      	movs	r1, #44	@ 0x2c
 800105e:	fb01 f303 	mul.w	r3, r1, r3
 8001062:	4413      	add	r3, r2
 8001064:	3314      	adds	r3, #20
 8001066:	2200      	movs	r2, #0
 8001068:	601a      	str	r2, [r3, #0]
        frames[i].header.FDFormat = FDCAN_CLASSIC_CAN;
 800106a:	4a0f      	ldr	r2, [pc, #60]	@ (80010a8 <InitCANFrames+0xa4>)
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	212c      	movs	r1, #44	@ 0x2c
 8001070:	fb01 f303 	mul.w	r3, r1, r3
 8001074:	4413      	add	r3, r2
 8001076:	3318      	adds	r3, #24
 8001078:	2200      	movs	r2, #0
 800107a:	601a      	str	r2, [r3, #0]
        frames[i].header.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 800107c:	4a0a      	ldr	r2, [pc, #40]	@ (80010a8 <InitCANFrames+0xa4>)
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	212c      	movs	r1, #44	@ 0x2c
 8001082:	fb01 f303 	mul.w	r3, r1, r3
 8001086:	4413      	add	r3, r2
 8001088:	331c      	adds	r3, #28
 800108a:	2200      	movs	r2, #0
 800108c:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < FRAME_COUNT; i++) {
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	3301      	adds	r3, #1
 8001092:	607b      	str	r3, [r7, #4]
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	2b02      	cmp	r3, #2
 8001098:	ddba      	ble.n	8001010 <InitCANFrames+0xc>
    }
}
 800109a:	bf00      	nop
 800109c:	bf00      	nop
 800109e:	370c      	adds	r7, #12
 80010a0:	46bd      	mov	sp, r7
 80010a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a6:	4770      	bx	lr
 80010a8:	20000000 	.word	0x20000000

080010ac <SendCANFrame>:

void SendCANFrame(CAN_FrameIndex frameIndex) {
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b082      	sub	sp, #8
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	4603      	mov	r3, r0
 80010b4:	71fb      	strb	r3, [r7, #7]
    if (frameIndex >= FRAME_COUNT) {
 80010b6:	79fb      	ldrb	r3, [r7, #7]
 80010b8:	2b02      	cmp	r3, #2
 80010ba:	d903      	bls.n	80010c4 <SendCANFrame+0x18>
    	printf("Over can frames index");
 80010bc:	480c      	ldr	r0, [pc, #48]	@ (80010f0 <SendCANFrame+0x44>)
 80010be:	f00a fcb9 	bl	800ba34 <iprintf>
        return; // todo add error
 80010c2:	e011      	b.n	80010e8 <SendCANFrame+0x3c>

    }
    HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &frames[frameIndex].header, frames[frameIndex].data);
 80010c4:	79fb      	ldrb	r3, [r7, #7]
 80010c6:	222c      	movs	r2, #44	@ 0x2c
 80010c8:	fb02 f303 	mul.w	r3, r2, r3
 80010cc:	4a09      	ldr	r2, [pc, #36]	@ (80010f4 <SendCANFrame+0x48>)
 80010ce:	1899      	adds	r1, r3, r2
 80010d0:	79fb      	ldrb	r3, [r7, #7]
 80010d2:	222c      	movs	r2, #44	@ 0x2c
 80010d4:	fb02 f303 	mul.w	r3, r2, r3
 80010d8:	3320      	adds	r3, #32
 80010da:	4a06      	ldr	r2, [pc, #24]	@ (80010f4 <SendCANFrame+0x48>)
 80010dc:	4413      	add	r3, r2
 80010de:	3304      	adds	r3, #4
 80010e0:	461a      	mov	r2, r3
 80010e2:	4805      	ldr	r0, [pc, #20]	@ (80010f8 <SendCANFrame+0x4c>)
 80010e4:	f002 fc1e 	bl	8003924 <HAL_FDCAN_AddMessageToTxFifoQ>
}
 80010e8:	3708      	adds	r7, #8
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	bf00      	nop
 80010f0:	0800c824 	.word	0x0800c824
 80010f4:	20000000 	.word	0x20000000
 80010f8:	20000108 	.word	0x20000108

080010fc <modify_can_frame_byte>:

void modify_can_frame_byte(uint8_t frameIndex,uint8_t byte_num, uint8_t value)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b082      	sub	sp, #8
 8001100:	af00      	add	r7, sp, #0
 8001102:	4603      	mov	r3, r0
 8001104:	71fb      	strb	r3, [r7, #7]
 8001106:	460b      	mov	r3, r1
 8001108:	71bb      	strb	r3, [r7, #6]
 800110a:	4613      	mov	r3, r2
 800110c:	717b      	strb	r3, [r7, #5]
	//todo add wrong index error
   if (frameIndex >= FRAME_COUNT) {
 800110e:	79fb      	ldrb	r3, [r7, #7]
 8001110:	2b02      	cmp	r3, #2
 8001112:	d903      	bls.n	800111c <modify_can_frame_byte+0x20>
		printf("Over can frames index");
 8001114:	480c      	ldr	r0, [pc, #48]	@ (8001148 <modify_can_frame_byte+0x4c>)
 8001116:	f00a fc8d 	bl	800ba34 <iprintf>
		return; // todo add error
 800111a:	e011      	b.n	8001140 <modify_can_frame_byte+0x44>
   }

   if (byte_num > 8) {
 800111c:	79bb      	ldrb	r3, [r7, #6]
 800111e:	2b08      	cmp	r3, #8
 8001120:	d903      	bls.n	800112a <modify_can_frame_byte+0x2e>
	   printf("Wrong byte index");
 8001122:	480a      	ldr	r0, [pc, #40]	@ (800114c <modify_can_frame_byte+0x50>)
 8001124:	f00a fc86 	bl	800ba34 <iprintf>
       return;
 8001128:	e00a      	b.n	8001140 <modify_can_frame_byte+0x44>
   }
	frames[frameIndex].data[byte_num] = value;
 800112a:	79fa      	ldrb	r2, [r7, #7]
 800112c:	79bb      	ldrb	r3, [r7, #6]
 800112e:	4908      	ldr	r1, [pc, #32]	@ (8001150 <modify_can_frame_byte+0x54>)
 8001130:	202c      	movs	r0, #44	@ 0x2c
 8001132:	fb00 f202 	mul.w	r2, r0, r2
 8001136:	440a      	add	r2, r1
 8001138:	4413      	add	r3, r2
 800113a:	3324      	adds	r3, #36	@ 0x24
 800113c:	797a      	ldrb	r2, [r7, #5]
 800113e:	701a      	strb	r2, [r3, #0]
}
 8001140:	3708      	adds	r7, #8
 8001142:	46bd      	mov	sp, r7
 8001144:	bd80      	pop	{r7, pc}
 8001146:	bf00      	nop
 8001148:	0800c824 	.word	0x0800c824
 800114c:	0800c83c 	.word	0x0800c83c
 8001150:	20000000 	.word	0x20000000

08001154 <MX_GPDMA1_Init>:

/* USER CODE END 0 */

/* GPDMA1 init function */
void MX_GPDMA1_Init(void)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b082      	sub	sp, #8
 8001158:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GPDMA1_Init 0 */

  /* USER CODE END GPDMA1_Init 0 */

  /* Peripheral clock enable */
  __HAL_RCC_GPDMA1_CLK_ENABLE();
 800115a:	4b0d      	ldr	r3, [pc, #52]	@ (8001190 <MX_GPDMA1_Init+0x3c>)
 800115c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001160:	4a0b      	ldr	r2, [pc, #44]	@ (8001190 <MX_GPDMA1_Init+0x3c>)
 8001162:	f043 0301 	orr.w	r3, r3, #1
 8001166:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
 800116a:	4b09      	ldr	r3, [pc, #36]	@ (8001190 <MX_GPDMA1_Init+0x3c>)
 800116c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001170:	f003 0301 	and.w	r3, r3, #1
 8001174:	607b      	str	r3, [r7, #4]
 8001176:	687b      	ldr	r3, [r7, #4]

  /* GPDMA1 interrupt Init */
    HAL_NVIC_SetPriority(GPDMA1_Channel0_IRQn, 1, 0);
 8001178:	2200      	movs	r2, #0
 800117a:	2101      	movs	r1, #1
 800117c:	201b      	movs	r0, #27
 800117e:	f001 f9e1 	bl	8002544 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(GPDMA1_Channel0_IRQn);
 8001182:	201b      	movs	r0, #27
 8001184:	f001 f9f8 	bl	8002578 <HAL_NVIC_EnableIRQ>
  /* USER CODE END GPDMA1_Init 1 */
  /* USER CODE BEGIN GPDMA1_Init 2 */

  /* USER CODE END GPDMA1_Init 2 */

}
 8001188:	bf00      	nop
 800118a:	3708      	adds	r7, #8
 800118c:	46bd      	mov	sp, r7
 800118e:	bd80      	pop	{r7, pc}
 8001190:	44020c00 	.word	0x44020c00

08001194 <MX_GPIO_Init>:
     PH1-OSC_OUT(PH1)   ------> RCC_OSC_OUT
     PA13(JTMS/SWDIO)   ------> DEBUG_JTMS-SWDIO
     PA14(JTCK/SWCLK)   ------> DEBUG_JTCK-SWCLK
*/
void MX_GPIO_Init(void)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b088      	sub	sp, #32
 8001198:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800119a:	f107 030c 	add.w	r3, r7, #12
 800119e:	2200      	movs	r2, #0
 80011a0:	601a      	str	r2, [r3, #0]
 80011a2:	605a      	str	r2, [r3, #4]
 80011a4:	609a      	str	r2, [r3, #8]
 80011a6:	60da      	str	r2, [r3, #12]
 80011a8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80011aa:	4b2c      	ldr	r3, [pc, #176]	@ (800125c <MX_GPIO_Init+0xc8>)
 80011ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80011b0:	4a2a      	ldr	r2, [pc, #168]	@ (800125c <MX_GPIO_Init+0xc8>)
 80011b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80011b6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80011ba:	4b28      	ldr	r3, [pc, #160]	@ (800125c <MX_GPIO_Init+0xc8>)
 80011bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80011c0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80011c4:	60bb      	str	r3, [r7, #8]
 80011c6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011c8:	4b24      	ldr	r3, [pc, #144]	@ (800125c <MX_GPIO_Init+0xc8>)
 80011ca:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80011ce:	4a23      	ldr	r2, [pc, #140]	@ (800125c <MX_GPIO_Init+0xc8>)
 80011d0:	f043 0302 	orr.w	r3, r3, #2
 80011d4:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80011d8:	4b20      	ldr	r3, [pc, #128]	@ (800125c <MX_GPIO_Init+0xc8>)
 80011da:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80011de:	f003 0302 	and.w	r3, r3, #2
 80011e2:	607b      	str	r3, [r7, #4]
 80011e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011e6:	4b1d      	ldr	r3, [pc, #116]	@ (800125c <MX_GPIO_Init+0xc8>)
 80011e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80011ec:	4a1b      	ldr	r2, [pc, #108]	@ (800125c <MX_GPIO_Init+0xc8>)
 80011ee:	f043 0301 	orr.w	r3, r3, #1
 80011f2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80011f6:	4b19      	ldr	r3, [pc, #100]	@ (800125c <MX_GPIO_Init+0xc8>)
 80011f8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80011fc:	f003 0301 	and.w	r3, r3, #1
 8001200:	603b      	str	r3, [r7, #0]
 8001202:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, GPIO_PIN_RESET);
 8001204:	2200      	movs	r2, #0
 8001206:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800120a:	4815      	ldr	r0, [pc, #84]	@ (8001260 <MX_GPIO_Init+0xcc>)
 800120c:	f002 ff98 	bl	8004140 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, D2_Pin|D1_Pin, GPIO_PIN_RESET);
 8001210:	2200      	movs	r2, #0
 8001212:	2118      	movs	r1, #24
 8001214:	4813      	ldr	r0, [pc, #76]	@ (8001264 <MX_GPIO_Init+0xd0>)
 8001216:	f002 ff93 	bl	8004140 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : D3_Pin */
  GPIO_InitStruct.Pin = D3_Pin;
 800121a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800121e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001220:	2301      	movs	r3, #1
 8001222:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001224:	2300      	movs	r3, #0
 8001226:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001228:	2300      	movs	r3, #0
 800122a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(D3_GPIO_Port, &GPIO_InitStruct);
 800122c:	f107 030c 	add.w	r3, r7, #12
 8001230:	4619      	mov	r1, r3
 8001232:	480b      	ldr	r0, [pc, #44]	@ (8001260 <MX_GPIO_Init+0xcc>)
 8001234:	f002 fe32 	bl	8003e9c <HAL_GPIO_Init>

  /*Configure GPIO pins : D2_Pin D1_Pin */
  GPIO_InitStruct.Pin = D2_Pin|D1_Pin;
 8001238:	2318      	movs	r3, #24
 800123a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800123c:	2301      	movs	r3, #1
 800123e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001240:	2300      	movs	r3, #0
 8001242:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001244:	2300      	movs	r3, #0
 8001246:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001248:	f107 030c 	add.w	r3, r7, #12
 800124c:	4619      	mov	r1, r3
 800124e:	4805      	ldr	r0, [pc, #20]	@ (8001264 <MX_GPIO_Init+0xd0>)
 8001250:	f002 fe24 	bl	8003e9c <HAL_GPIO_Init>

}
 8001254:	bf00      	nop
 8001256:	3720      	adds	r7, #32
 8001258:	46bd      	mov	sp, r7
 800125a:	bd80      	pop	{r7, pc}
 800125c:	44020c00 	.word	0x44020c00
 8001260:	42020000 	.word	0x42020000
 8001264:	42020400 	.word	0x42020400

08001268 <MX_ICACHE_Init>:

/* USER CODE END 0 */

/* ICACHE init function */
void MX_ICACHE_Init(void)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache in 1-way (direct mapped cache)
  */
  if (HAL_ICACHE_ConfigAssociativityMode(ICACHE_1WAY) != HAL_OK)
 800126c:	2000      	movs	r0, #0
 800126e:	f002 ff99 	bl	80041a4 <HAL_ICACHE_ConfigAssociativityMode>
 8001272:	4603      	mov	r3, r0
 8001274:	2b00      	cmp	r3, #0
 8001276:	d001      	beq.n	800127c <MX_ICACHE_Init+0x14>
  {
    Error_Handler();
 8001278:	f000 fb26 	bl	80018c8 <Error_Handler>
  }
  if (HAL_ICACHE_Enable() != HAL_OK)
 800127c:	f002 ffb2 	bl	80041e4 <HAL_ICACHE_Enable>
 8001280:	4603      	mov	r3, r0
 8001282:	2b00      	cmp	r3, #0
 8001284:	d001      	beq.n	800128a <MX_ICACHE_Init+0x22>
  {
    Error_Handler();
 8001286:	f000 fb1f 	bl	80018c8 <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 800128a:	bf00      	nop
 800128c:	bd80      	pop	{r7, pc}
	...

08001290 <ESP32_SendCommand>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void ESP32_SendCommand(const char* command) {
 8001290:	b580      	push	{r7, lr}
 8001292:	b082      	sub	sp, #8
 8001294:	af00      	add	r7, sp, #0
 8001296:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t*)command, strlen(command), HAL_MAX_DELAY);
 8001298:	6878      	ldr	r0, [r7, #4]
 800129a:	f7fe fffd 	bl	8000298 <strlen>
 800129e:	4603      	mov	r3, r0
 80012a0:	b29a      	uxth	r2, r3
 80012a2:	f04f 33ff 	mov.w	r3, #4294967295
 80012a6:	6879      	ldr	r1, [r7, #4]
 80012a8:	4808      	ldr	r0, [pc, #32]	@ (80012cc <ESP32_SendCommand+0x3c>)
 80012aa:	f008 ffbb 	bl	800a224 <HAL_UART_Transmit>
    HAL_UART_Transmit(&huart1, (uint8_t*)"\r\n", 2, HAL_MAX_DELAY);  // Końcówka komendy AT
 80012ae:	f04f 33ff 	mov.w	r3, #4294967295
 80012b2:	2202      	movs	r2, #2
 80012b4:	4906      	ldr	r1, [pc, #24]	@ (80012d0 <ESP32_SendCommand+0x40>)
 80012b6:	4805      	ldr	r0, [pc, #20]	@ (80012cc <ESP32_SendCommand+0x3c>)
 80012b8:	f008 ffb4 	bl	800a224 <HAL_UART_Transmit>
    HAL_Delay(100);  // Czekaj na odpowiedź
 80012bc:	2064      	movs	r0, #100	@ 0x64
 80012be:	f001 f865 	bl	800238c <HAL_Delay>
}
 80012c2:	bf00      	nop
 80012c4:	3708      	adds	r7, #8
 80012c6:	46bd      	mov	sp, r7
 80012c8:	bd80      	pop	{r7, pc}
 80012ca:	bf00      	nop
 80012cc:	20000354 	.word	0x20000354
 80012d0:	0800c860 	.word	0x0800c860

080012d4 <parse_frame>:

void parse_frame(uint8_t *buffer) {
 80012d4:	b590      	push	{r4, r7, lr}
 80012d6:	b085      	sub	sp, #20
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]

    HAL_GPIO_TogglePin(D3_GPIO_Port, D3_Pin);  // Diagnostyka
 80012dc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80012e0:	488d      	ldr	r0, [pc, #564]	@ (8001518 <parse_frame+0x244>)
 80012e2:	f002 ff45 	bl	8004170 <HAL_GPIO_TogglePin>

    // Parsowanie danych z FrameBuffer do struktury FrameData
    uint8_t offset = 0;
 80012e6:	2300      	movs	r3, #0
 80012e8:	73fb      	strb	r3, [r7, #15]

    memcpy(&frame.time, &buffer[offset], sizeof(frame.time));
 80012ea:	7bfb      	ldrb	r3, [r7, #15]
 80012ec:	687a      	ldr	r2, [r7, #4]
 80012ee:	4413      	add	r3, r2
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	461a      	mov	r2, r3
 80012f4:	4b89      	ldr	r3, [pc, #548]	@ (800151c <parse_frame+0x248>)
 80012f6:	601a      	str	r2, [r3, #0]
    offset += sizeof(frame.time);
 80012f8:	7bfb      	ldrb	r3, [r7, #15]
 80012fa:	3304      	adds	r3, #4
 80012fc:	73fb      	strb	r3, [r7, #15]

    memcpy(&frame.car, &buffer[offset], sizeof(frame.car));
 80012fe:	7bfb      	ldrb	r3, [r7, #15]
 8001300:	687a      	ldr	r2, [r7, #4]
 8001302:	4413      	add	r3, r2
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	461a      	mov	r2, r3
 8001308:	4b84      	ldr	r3, [pc, #528]	@ (800151c <parse_frame+0x248>)
 800130a:	605a      	str	r2, [r3, #4]
    offset += sizeof(frame.car);
 800130c:	7bfb      	ldrb	r3, [r7, #15]
 800130e:	3304      	adds	r3, #4
 8001310:	73fb      	strb	r3, [r7, #15]

    memcpy(&frame.flags, &buffer[offset], sizeof(frame.flags));
 8001312:	7bfb      	ldrb	r3, [r7, #15]
 8001314:	687a      	ldr	r2, [r7, #4]
 8001316:	4413      	add	r3, r2
 8001318:	881b      	ldrh	r3, [r3, #0]
 800131a:	b29a      	uxth	r2, r3
 800131c:	4b7f      	ldr	r3, [pc, #508]	@ (800151c <parse_frame+0x248>)
 800131e:	811a      	strh	r2, [r3, #8]
    offset += sizeof(frame.flags);
 8001320:	7bfb      	ldrb	r3, [r7, #15]
 8001322:	3302      	adds	r3, #2
 8001324:	73fb      	strb	r3, [r7, #15]

    memcpy(&frame.gear, &buffer[offset], sizeof(frame.gear));
 8001326:	7bfb      	ldrb	r3, [r7, #15]
 8001328:	687a      	ldr	r2, [r7, #4]
 800132a:	4413      	add	r3, r2
 800132c:	781a      	ldrb	r2, [r3, #0]
 800132e:	4b7b      	ldr	r3, [pc, #492]	@ (800151c <parse_frame+0x248>)
 8001330:	729a      	strb	r2, [r3, #10]
    offset += sizeof(frame.gear);
 8001332:	7bfb      	ldrb	r3, [r7, #15]
 8001334:	3301      	adds	r3, #1
 8001336:	73fb      	strb	r3, [r7, #15]

    memcpy(&frame.plid, &buffer[offset], sizeof(frame.plid));
 8001338:	7bfb      	ldrb	r3, [r7, #15]
 800133a:	687a      	ldr	r2, [r7, #4]
 800133c:	4413      	add	r3, r2
 800133e:	781a      	ldrb	r2, [r3, #0]
 8001340:	4b76      	ldr	r3, [pc, #472]	@ (800151c <parse_frame+0x248>)
 8001342:	72da      	strb	r2, [r3, #11]
    offset += sizeof(frame.plid);
 8001344:	7bfb      	ldrb	r3, [r7, #15]
 8001346:	3301      	adds	r3, #1
 8001348:	73fb      	strb	r3, [r7, #15]

    memcpy(&frame.speed, &buffer[offset], sizeof(frame.speed));
 800134a:	7bfb      	ldrb	r3, [r7, #15]
 800134c:	687a      	ldr	r2, [r7, #4]
 800134e:	4413      	add	r3, r2
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	461a      	mov	r2, r3
 8001354:	4b71      	ldr	r3, [pc, #452]	@ (800151c <parse_frame+0x248>)
 8001356:	60da      	str	r2, [r3, #12]
    offset += sizeof(frame.speed);
 8001358:	7bfb      	ldrb	r3, [r7, #15]
 800135a:	3304      	adds	r3, #4
 800135c:	73fb      	strb	r3, [r7, #15]

    memcpy(&frame.rpm, &buffer[offset], sizeof(frame.rpm));
 800135e:	7bfb      	ldrb	r3, [r7, #15]
 8001360:	687a      	ldr	r2, [r7, #4]
 8001362:	4413      	add	r3, r2
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	461a      	mov	r2, r3
 8001368:	4b6c      	ldr	r3, [pc, #432]	@ (800151c <parse_frame+0x248>)
 800136a:	611a      	str	r2, [r3, #16]
    offset += sizeof(frame.rpm);
 800136c:	7bfb      	ldrb	r3, [r7, #15]
 800136e:	3304      	adds	r3, #4
 8001370:	73fb      	strb	r3, [r7, #15]

    memcpy(&frame.turbo, &buffer[offset], sizeof(frame.turbo));
 8001372:	7bfb      	ldrb	r3, [r7, #15]
 8001374:	687a      	ldr	r2, [r7, #4]
 8001376:	4413      	add	r3, r2
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	461a      	mov	r2, r3
 800137c:	4b67      	ldr	r3, [pc, #412]	@ (800151c <parse_frame+0x248>)
 800137e:	615a      	str	r2, [r3, #20]
    offset += sizeof(frame.turbo);
 8001380:	7bfb      	ldrb	r3, [r7, #15]
 8001382:	3304      	adds	r3, #4
 8001384:	73fb      	strb	r3, [r7, #15]

    memcpy(&frame.engTemp, &buffer[offset], sizeof(frame.engTemp));
 8001386:	7bfb      	ldrb	r3, [r7, #15]
 8001388:	687a      	ldr	r2, [r7, #4]
 800138a:	4413      	add	r3, r2
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	461a      	mov	r2, r3
 8001390:	4b62      	ldr	r3, [pc, #392]	@ (800151c <parse_frame+0x248>)
 8001392:	619a      	str	r2, [r3, #24]
    offset += sizeof(frame.engTemp);
 8001394:	7bfb      	ldrb	r3, [r7, #15]
 8001396:	3304      	adds	r3, #4
 8001398:	73fb      	strb	r3, [r7, #15]

    memcpy(&frame.fuel, &buffer[offset], sizeof(frame.fuel));
 800139a:	7bfb      	ldrb	r3, [r7, #15]
 800139c:	687a      	ldr	r2, [r7, #4]
 800139e:	4413      	add	r3, r2
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	461a      	mov	r2, r3
 80013a4:	4b5d      	ldr	r3, [pc, #372]	@ (800151c <parse_frame+0x248>)
 80013a6:	61da      	str	r2, [r3, #28]
    offset += sizeof(frame.fuel);
 80013a8:	7bfb      	ldrb	r3, [r7, #15]
 80013aa:	3304      	adds	r3, #4
 80013ac:	73fb      	strb	r3, [r7, #15]

    memcpy(&frame.oilPressure, &buffer[offset], sizeof(frame.oilPressure));
 80013ae:	7bfb      	ldrb	r3, [r7, #15]
 80013b0:	687a      	ldr	r2, [r7, #4]
 80013b2:	4413      	add	r3, r2
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	461a      	mov	r2, r3
 80013b8:	4b58      	ldr	r3, [pc, #352]	@ (800151c <parse_frame+0x248>)
 80013ba:	621a      	str	r2, [r3, #32]
    offset += sizeof(frame.oilPressure);
 80013bc:	7bfb      	ldrb	r3, [r7, #15]
 80013be:	3304      	adds	r3, #4
 80013c0:	73fb      	strb	r3, [r7, #15]

    memcpy(&frame.oilTemp, &buffer[offset], sizeof(frame.oilTemp));
 80013c2:	7bfb      	ldrb	r3, [r7, #15]
 80013c4:	687a      	ldr	r2, [r7, #4]
 80013c6:	4413      	add	r3, r2
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	461a      	mov	r2, r3
 80013cc:	4b53      	ldr	r3, [pc, #332]	@ (800151c <parse_frame+0x248>)
 80013ce:	625a      	str	r2, [r3, #36]	@ 0x24
    offset += sizeof(frame.oilTemp);
 80013d0:	7bfb      	ldrb	r3, [r7, #15]
 80013d2:	3304      	adds	r3, #4
 80013d4:	73fb      	strb	r3, [r7, #15]

    memcpy(&frame.dashLights, &buffer[offset], sizeof(frame.dashLights));
 80013d6:	7bfb      	ldrb	r3, [r7, #15]
 80013d8:	687a      	ldr	r2, [r7, #4]
 80013da:	4413      	add	r3, r2
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	461a      	mov	r2, r3
 80013e0:	4b4e      	ldr	r3, [pc, #312]	@ (800151c <parse_frame+0x248>)
 80013e2:	629a      	str	r2, [r3, #40]	@ 0x28
    offset += sizeof(frame.dashLights);
 80013e4:	7bfb      	ldrb	r3, [r7, #15]
 80013e6:	3304      	adds	r3, #4
 80013e8:	73fb      	strb	r3, [r7, #15]

    memcpy(&frame.showLights, &buffer[offset], sizeof(frame.showLights));
 80013ea:	7bfb      	ldrb	r3, [r7, #15]
 80013ec:	687a      	ldr	r2, [r7, #4]
 80013ee:	4413      	add	r3, r2
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	461a      	mov	r2, r3
 80013f4:	4b49      	ldr	r3, [pc, #292]	@ (800151c <parse_frame+0x248>)
 80013f6:	62da      	str	r2, [r3, #44]	@ 0x2c
    offset += sizeof(frame.showLights);
 80013f8:	7bfb      	ldrb	r3, [r7, #15]
 80013fa:	3304      	adds	r3, #4
 80013fc:	73fb      	strb	r3, [r7, #15]

    memcpy(&frame.throttle, &buffer[offset], sizeof(frame.throttle));
 80013fe:	7bfb      	ldrb	r3, [r7, #15]
 8001400:	687a      	ldr	r2, [r7, #4]
 8001402:	4413      	add	r3, r2
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	461a      	mov	r2, r3
 8001408:	4b44      	ldr	r3, [pc, #272]	@ (800151c <parse_frame+0x248>)
 800140a:	631a      	str	r2, [r3, #48]	@ 0x30
    offset += sizeof(frame.throttle);
 800140c:	7bfb      	ldrb	r3, [r7, #15]
 800140e:	3304      	adds	r3, #4
 8001410:	73fb      	strb	r3, [r7, #15]

    memcpy(&frame.brake, &buffer[offset], sizeof(frame.brake));
 8001412:	7bfb      	ldrb	r3, [r7, #15]
 8001414:	687a      	ldr	r2, [r7, #4]
 8001416:	4413      	add	r3, r2
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	461a      	mov	r2, r3
 800141c:	4b3f      	ldr	r3, [pc, #252]	@ (800151c <parse_frame+0x248>)
 800141e:	635a      	str	r2, [r3, #52]	@ 0x34
    offset += sizeof(frame.brake);
 8001420:	7bfb      	ldrb	r3, [r7, #15]
 8001422:	3304      	adds	r3, #4
 8001424:	73fb      	strb	r3, [r7, #15]

    memcpy(&frame.clutch, &buffer[offset], sizeof(frame.clutch));
 8001426:	7bfb      	ldrb	r3, [r7, #15]
 8001428:	687a      	ldr	r2, [r7, #4]
 800142a:	4413      	add	r3, r2
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	461a      	mov	r2, r3
 8001430:	4b3a      	ldr	r3, [pc, #232]	@ (800151c <parse_frame+0x248>)
 8001432:	639a      	str	r2, [r3, #56]	@ 0x38
    offset += sizeof(frame.clutch);
 8001434:	7bfb      	ldrb	r3, [r7, #15]
 8001436:	3304      	adds	r3, #4
 8001438:	73fb      	strb	r3, [r7, #15]

    memcpy(&frame.display1, &buffer[offset], sizeof(frame.display1));
 800143a:	7bfb      	ldrb	r3, [r7, #15]
 800143c:	687a      	ldr	r2, [r7, #4]
 800143e:	441a      	add	r2, r3
 8001440:	4b36      	ldr	r3, [pc, #216]	@ (800151c <parse_frame+0x248>)
 8001442:	f103 043c 	add.w	r4, r3, #60	@ 0x3c
 8001446:	4613      	mov	r3, r2
 8001448:	6818      	ldr	r0, [r3, #0]
 800144a:	6859      	ldr	r1, [r3, #4]
 800144c:	689a      	ldr	r2, [r3, #8]
 800144e:	68db      	ldr	r3, [r3, #12]
 8001450:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    offset += sizeof(frame.display1);
 8001452:	7bfb      	ldrb	r3, [r7, #15]
 8001454:	3310      	adds	r3, #16
 8001456:	73fb      	strb	r3, [r7, #15]

    memcpy(&frame.display2, &buffer[offset], sizeof(frame.display2));
 8001458:	7bfb      	ldrb	r3, [r7, #15]
 800145a:	687a      	ldr	r2, [r7, #4]
 800145c:	441a      	add	r2, r3
 800145e:	4b2f      	ldr	r3, [pc, #188]	@ (800151c <parse_frame+0x248>)
 8001460:	f103 044c 	add.w	r4, r3, #76	@ 0x4c
 8001464:	4613      	mov	r3, r2
 8001466:	6818      	ldr	r0, [r3, #0]
 8001468:	6859      	ldr	r1, [r3, #4]
 800146a:	689a      	ldr	r2, [r3, #8]
 800146c:	68db      	ldr	r3, [r3, #12]
 800146e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    offset += sizeof(frame.display2);
 8001470:	7bfb      	ldrb	r3, [r7, #15]
 8001472:	3310      	adds	r3, #16
 8001474:	73fb      	strb	r3, [r7, #15]

    memcpy(&frame.id, &buffer[offset], sizeof(frame.id));
 8001476:	7bfb      	ldrb	r3, [r7, #15]
 8001478:	687a      	ldr	r2, [r7, #4]
 800147a:	4413      	add	r3, r2
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	461a      	mov	r2, r3
 8001480:	4b26      	ldr	r3, [pc, #152]	@ (800151c <parse_frame+0x248>)
 8001482:	65da      	str	r2, [r3, #92]	@ 0x5c

    uint16_t hexValue_RPM = (uint16_t)(frame.rpm / 0.15625);  // Rzutowanie na uint16_t
 8001484:	4b25      	ldr	r3, [pc, #148]	@ (800151c <parse_frame+0x248>)
 8001486:	691b      	ldr	r3, [r3, #16]
 8001488:	4618      	mov	r0, r3
 800148a:	f7ff f871 	bl	8000570 <__aeabi_f2d>
 800148e:	f04f 0200 	mov.w	r2, #0
 8001492:	4b23      	ldr	r3, [pc, #140]	@ (8001520 <parse_frame+0x24c>)
 8001494:	f7ff f9ee 	bl	8000874 <__aeabi_ddiv>
 8001498:	4602      	mov	r2, r0
 800149a:	460b      	mov	r3, r1
 800149c:	4610      	mov	r0, r2
 800149e:	4619      	mov	r1, r3
 80014a0:	f7ff fad0 	bl	8000a44 <__aeabi_d2uiz>
 80014a4:	4603      	mov	r3, r0
 80014a6:	81bb      	strh	r3, [r7, #12]
    uint8_t lsb = hexValue_RPM & 0xFF;  // Pobranie 8 najmłodszych bitów
 80014a8:	89bb      	ldrh	r3, [r7, #12]
 80014aa:	72fb      	strb	r3, [r7, #11]
    uint8_t msb = (hexValue_RPM >> 8) & 0xFF;  // Pobranie 8 najbardziej znaczących bitów
 80014ac:	89bb      	ldrh	r3, [r7, #12]
 80014ae:	0a1b      	lsrs	r3, r3, #8
 80014b0:	b29b      	uxth	r3, r3
 80014b2:	72bb      	strb	r3, [r7, #10]


    uint8_t hexValue_temperature = ((frame.engTemp + 48.0) / 0.75) ;
 80014b4:	4b19      	ldr	r3, [pc, #100]	@ (800151c <parse_frame+0x248>)
 80014b6:	699b      	ldr	r3, [r3, #24]
 80014b8:	4618      	mov	r0, r3
 80014ba:	f7ff f859 	bl	8000570 <__aeabi_f2d>
 80014be:	f04f 0200 	mov.w	r2, #0
 80014c2:	4b18      	ldr	r3, [pc, #96]	@ (8001524 <parse_frame+0x250>)
 80014c4:	f7fe fef6 	bl	80002b4 <__adddf3>
 80014c8:	4602      	mov	r2, r0
 80014ca:	460b      	mov	r3, r1
 80014cc:	4610      	mov	r0, r2
 80014ce:	4619      	mov	r1, r3
 80014d0:	f04f 0200 	mov.w	r2, #0
 80014d4:	4b14      	ldr	r3, [pc, #80]	@ (8001528 <parse_frame+0x254>)
 80014d6:	f7ff f9cd 	bl	8000874 <__aeabi_ddiv>
 80014da:	4602      	mov	r2, r0
 80014dc:	460b      	mov	r3, r1
 80014de:	4610      	mov	r0, r2
 80014e0:	4619      	mov	r1, r3
 80014e2:	f7ff faaf 	bl	8000a44 <__aeabi_d2uiz>
 80014e6:	4603      	mov	r3, r0
 80014e8:	727b      	strb	r3, [r7, #9]

    modify_can_frame_byte(FRAME_316, 2, lsb);  // Modyfikacja bajtu w ramce CAN
 80014ea:	7afb      	ldrb	r3, [r7, #11]
 80014ec:	461a      	mov	r2, r3
 80014ee:	2102      	movs	r1, #2
 80014f0:	2000      	movs	r0, #0
 80014f2:	f7ff fe03 	bl	80010fc <modify_can_frame_byte>
    modify_can_frame_byte(FRAME_316, 3, msb);  // Modyfikacja bajtu w ramce CAN
 80014f6:	7abb      	ldrb	r3, [r7, #10]
 80014f8:	461a      	mov	r2, r3
 80014fa:	2103      	movs	r1, #3
 80014fc:	2000      	movs	r0, #0
 80014fe:	f7ff fdfd 	bl	80010fc <modify_can_frame_byte>
    modify_can_frame_byte(FRAME_329, 1, hexValue_temperature);
 8001502:	7a7b      	ldrb	r3, [r7, #9]
 8001504:	461a      	mov	r2, r3
 8001506:	2101      	movs	r1, #1
 8001508:	2001      	movs	r0, #1
 800150a:	f7ff fdf7 	bl	80010fc <modify_can_frame_byte>


    // W tym miejscu masz już poprawnie wypełnioną strukturę `frame`
}
 800150e:	bf00      	nop
 8001510:	3714      	adds	r7, #20
 8001512:	46bd      	mov	sp, r7
 8001514:	bd90      	pop	{r4, r7, pc}
 8001516:	bf00      	nop
 8001518:	42020000 	.word	0x42020000
 800151c:	20000250 	.word	0x20000250
 8001520:	3fc40000 	.word	0x3fc40000
 8001524:	40480000 	.word	0x40480000
 8001528:	3fe80000 	.word	0x3fe80000

0800152c <process_frame>:
void process_frame(void) {
 800152c:	b580      	push	{r7, lr}
 800152e:	af00      	add	r7, sp, #0
    if (frameReady) {
 8001530:	4b05      	ldr	r3, [pc, #20]	@ (8001548 <process_frame+0x1c>)
 8001532:	781b      	ldrb	r3, [r3, #0]
 8001534:	2b00      	cmp	r3, #0
 8001536:	d005      	beq.n	8001544 <process_frame+0x18>
        parse_frame(FrameBuffer);
 8001538:	4804      	ldr	r0, [pc, #16]	@ (800154c <process_frame+0x20>)
 800153a:	f7ff fecb 	bl	80012d4 <parse_frame>
        frameReady = false;
 800153e:	4b02      	ldr	r3, [pc, #8]	@ (8001548 <process_frame+0x1c>)
 8001540:	2200      	movs	r2, #0
 8001542:	701a      	strb	r2, [r3, #0]
    }
}
 8001544:	bf00      	nop
 8001546:	bd80      	pop	{r7, pc}
 8001548:	2000024e 	.word	0x2000024e
 800154c:	200001ec 	.word	0x200001ec

08001550 <Set_PWM_Frequency>:
void Set_PWM_Frequency(uint16_t speed_kmh) {
 8001550:	b480      	push	{r7}
 8001552:	b087      	sub	sp, #28
 8001554:	af00      	add	r7, sp, #0
 8001556:	4603      	mov	r3, r0
 8001558:	80fb      	strh	r3, [r7, #6]
    uint32_t freq = MIN_FREQ + ((MAX_FREQ - MIN_FREQ) * speed_kmh) / MAX_SPEED;
 800155a:	88fb      	ldrh	r3, [r7, #6]
 800155c:	f44f 62d7 	mov.w	r2, #1720	@ 0x6b8
 8001560:	fb02 f303 	mul.w	r3, r2, r3
 8001564:	4a22      	ldr	r2, [pc, #136]	@ (80015f0 <Set_PWM_Frequency+0xa0>)
 8001566:	fb82 1203 	smull	r1, r2, r2, r3
 800156a:	441a      	add	r2, r3
 800156c:	1212      	asrs	r2, r2, #8
 800156e:	17db      	asrs	r3, r3, #31
 8001570:	1ad3      	subs	r3, r2, r3
 8001572:	3332      	adds	r3, #50	@ 0x32
 8001574:	60fb      	str	r3, [r7, #12]

    uint32_t arr_value, psc_value;

    if (freq < 3800) {
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	f640 62d7 	movw	r2, #3799	@ 0xed7
 800157c:	4293      	cmp	r3, r2
 800157e:	d817      	bhi.n	80015b0 <Set_PWM_Frequency+0x60>
        psc_value = (250000000 / (65536 * freq));
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	041b      	lsls	r3, r3, #16
 8001584:	4a1b      	ldr	r2, [pc, #108]	@ (80015f4 <Set_PWM_Frequency+0xa4>)
 8001586:	fbb2 f3f3 	udiv	r3, r2, r3
 800158a:	613b      	str	r3, [r7, #16]
        if (psc_value > 65535) psc_value = 65535;  // PSC nie może przekroczyć 16 bitów
 800158c:	693b      	ldr	r3, [r7, #16]
 800158e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001592:	d302      	bcc.n	800159a <Set_PWM_Frequency+0x4a>
 8001594:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001598:	613b      	str	r3, [r7, #16]
        arr_value = (250000000 / ((psc_value + 1) * freq)) - 1;
 800159a:	693b      	ldr	r3, [r7, #16]
 800159c:	3301      	adds	r3, #1
 800159e:	68fa      	ldr	r2, [r7, #12]
 80015a0:	fb02 f303 	mul.w	r3, r2, r3
 80015a4:	4a13      	ldr	r2, [pc, #76]	@ (80015f4 <Set_PWM_Frequency+0xa4>)
 80015a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80015aa:	3b01      	subs	r3, #1
 80015ac:	617b      	str	r3, [r7, #20]
 80015ae:	e007      	b.n	80015c0 <Set_PWM_Frequency+0x70>
    } else {
        psc_value = 0;
 80015b0:	2300      	movs	r3, #0
 80015b2:	613b      	str	r3, [r7, #16]
        arr_value = (250000000 / freq) - 1;
 80015b4:	4a0f      	ldr	r2, [pc, #60]	@ (80015f4 <Set_PWM_Frequency+0xa4>)
 80015b6:	68fb      	ldr	r3, [r7, #12]
 80015b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80015bc:	3b01      	subs	r3, #1
 80015be:	617b      	str	r3, [r7, #20]
    }

    if (arr_value > 65535) arr_value = 65535;  // Ograniczenie ARR do 16 bitów
 80015c0:	697b      	ldr	r3, [r7, #20]
 80015c2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80015c6:	d302      	bcc.n	80015ce <Set_PWM_Frequency+0x7e>
 80015c8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80015cc:	617b      	str	r3, [r7, #20]
    //printf("Speed: %d km/h, Freq: %lu Hz, PSC: %lu, ARR: %lu\n", speed_kmh, freq, psc_value, arr_value);

    __HAL_TIM_SET_PRESCALER(&htim1, psc_value);
 80015ce:	4b0a      	ldr	r3, [pc, #40]	@ (80015f8 <Set_PWM_Frequency+0xa8>)
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	693a      	ldr	r2, [r7, #16]
 80015d4:	629a      	str	r2, [r3, #40]	@ 0x28
    __HAL_TIM_SET_AUTORELOAD(&htim1, arr_value);
 80015d6:	4b08      	ldr	r3, [pc, #32]	@ (80015f8 <Set_PWM_Frequency+0xa8>)
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	697a      	ldr	r2, [r7, #20]
 80015dc:	62da      	str	r2, [r3, #44]	@ 0x2c
 80015de:	4a06      	ldr	r2, [pc, #24]	@ (80015f8 <Set_PWM_Frequency+0xa8>)
 80015e0:	697b      	ldr	r3, [r7, #20]
 80015e2:	60d3      	str	r3, [r2, #12]
    //__HAL_TIM_SET_COUNTER(&htim1, 0);

}
 80015e4:	bf00      	nop
 80015e6:	371c      	adds	r7, #28
 80015e8:	46bd      	mov	sp, r7
 80015ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ee:	4770      	bx	lr
 80015f0:	f2b9d649 	.word	0xf2b9d649
 80015f4:	0ee6b280 	.word	0x0ee6b280
 80015f8:	200002bc 	.word	0x200002bc
 80015fc:	00000000 	.word	0x00000000

08001600 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001604:	f000 fe04 	bl	8002210 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001608:	f000 f85e 	bl	80016c8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800160c:	f7ff fdc2 	bl	8001194 <MX_GPIO_Init>
  MX_GPDMA1_Init();
 8001610:	f7ff fda0 	bl	8001154 <MX_GPDMA1_Init>
  MX_USART1_UART_Init();
 8001614:	f000 fcce 	bl	8001fb4 <MX_USART1_UART_Init>
  MX_TIM1_Init();
 8001618:	f000 fb0c 	bl	8001c34 <MX_TIM1_Init>
  MX_ICACHE_Init();
 800161c:	f7ff fe24 	bl	8001268 <MX_ICACHE_Init>
  MX_FDCAN1_Init();
 8001620:	f7ff fc0c 	bl	8000e3c <MX_FDCAN1_Init>
  MX_TIM2_Init();
 8001624:	f000 fbb8 	bl	8001d98 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8001628:	2104      	movs	r1, #4
 800162a:	481f      	ldr	r0, [pc, #124]	@ (80016a8 <main+0xa8>)
 800162c:	f007 f9b0 	bl	8008990 <HAL_TIM_PWM_Start>
  ESP32_SendCommand("AT+RST");  // Resetuj ESP32
 8001630:	481e      	ldr	r0, [pc, #120]	@ (80016ac <main+0xac>)
 8001632:	f7ff fe2d 	bl	8001290 <ESP32_SendCommand>
 // HAL_Delay(1000);
 // ESP32_SendCommand("AT+CWMODE=1");  // Ustaw tryb stacji (klient Wi-Fi)
 // HAL_Delay(1000);
 // ESP32_SendCommand("AT+CWJAP=\"PLAY_Swiatlowod_19A1\",\"t8Xv9auf7Z#D\"");  // Połącz z Wi-Fi
  HAL_Delay(5000);
 8001636:	f241 3088 	movw	r0, #5000	@ 0x1388
 800163a:	f000 fea7 	bl	800238c <HAL_Delay>
  ESP32_SendCommand("AT+CIPSTART=\"UDP\",\"0.0.0.0\",12345,12345,2");  // Ustaw tryb UDP
 800163e:	481c      	ldr	r0, [pc, #112]	@ (80016b0 <main+0xb0>)
 8001640:	f7ff fe26 	bl	8001290 <ESP32_SendCommand>
  HAL_Delay(1000);
 8001644:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001648:	f000 fea0 	bl	800238c <HAL_Delay>
  HAL_UART_Receive_DMA(&huart1, UartBuffer, 1);
 800164c:	2201      	movs	r2, #1
 800164e:	4919      	ldr	r1, [pc, #100]	@ (80016b4 <main+0xb4>)
 8001650:	4819      	ldr	r0, [pc, #100]	@ (80016b8 <main+0xb8>)
 8001652:	f008 fe85 	bl	800a360 <HAL_UART_Receive_DMA>
  HAL_TIM_Base_Start_IT(&htim2);
 8001656:	4819      	ldr	r0, [pc, #100]	@ (80016bc <main+0xbc>)
 8001658:	f007 f82a 	bl	80086b0 <HAL_TIM_Base_Start_IT>
  InitCANFrames();
 800165c:	f7ff fcd2 	bl	8001004 <InitCANFrames>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	 // process_frame();
	 speed = frame.speed * 3.6;
 8001660:	4b17      	ldr	r3, [pc, #92]	@ (80016c0 <main+0xc0>)
 8001662:	68db      	ldr	r3, [r3, #12]
 8001664:	4618      	mov	r0, r3
 8001666:	f7fe ff83 	bl	8000570 <__aeabi_f2d>
 800166a:	a30d      	add	r3, pc, #52	@ (adr r3, 80016a0 <main+0xa0>)
 800166c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001670:	f7fe ffd6 	bl	8000620 <__aeabi_dmul>
 8001674:	4602      	mov	r2, r0
 8001676:	460b      	mov	r3, r1
 8001678:	4610      	mov	r0, r2
 800167a:	4619      	mov	r1, r3
 800167c:	f7ff fa02 	bl	8000a84 <__aeabi_d2f>
 8001680:	4603      	mov	r3, r0
 8001682:	4a10      	ldr	r2, [pc, #64]	@ (80016c4 <main+0xc4>)
 8001684:	6013      	str	r3, [r2, #0]
     Set_PWM_Frequency(speed);
 8001686:	4b0f      	ldr	r3, [pc, #60]	@ (80016c4 <main+0xc4>)
 8001688:	edd3 7a00 	vldr	s15, [r3]
 800168c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001690:	ee17 3a90 	vmov	r3, s15
 8001694:	b29b      	uxth	r3, r3
 8001696:	4618      	mov	r0, r3
 8001698:	f7ff ff5a 	bl	8001550 <Set_PWM_Frequency>
	 speed = frame.speed * 3.6;
 800169c:	bf00      	nop
 800169e:	e7df      	b.n	8001660 <main+0x60>
 80016a0:	cccccccd 	.word	0xcccccccd
 80016a4:	400ccccc 	.word	0x400ccccc
 80016a8:	200002bc 	.word	0x200002bc
 80016ac:	0800c864 	.word	0x0800c864
 80016b0:	0800c86c 	.word	0x0800c86c
 80016b4:	2000016c 	.word	0x2000016c
 80016b8:	20000354 	.word	0x20000354
 80016bc:	20000308 	.word	0x20000308
 80016c0:	20000250 	.word	0x20000250
 80016c4:	200002b0 	.word	0x200002b0

080016c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b09c      	sub	sp, #112	@ 0x70
 80016cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80016ce:	f107 0320 	add.w	r3, r7, #32
 80016d2:	2250      	movs	r2, #80	@ 0x50
 80016d4:	2100      	movs	r1, #0
 80016d6:	4618      	mov	r0, r3
 80016d8:	f00a faf4 	bl	800bcc4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80016dc:	f107 0308 	add.w	r3, r7, #8
 80016e0:	2200      	movs	r2, #0
 80016e2:	601a      	str	r2, [r3, #0]
 80016e4:	605a      	str	r2, [r3, #4]
 80016e6:	609a      	str	r2, [r3, #8]
 80016e8:	60da      	str	r2, [r3, #12]
 80016ea:	611a      	str	r2, [r3, #16]
 80016ec:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 80016ee:	4b2d      	ldr	r3, [pc, #180]	@ (80017a4 <SystemClock_Config+0xdc>)
 80016f0:	691b      	ldr	r3, [r3, #16]
 80016f2:	4a2c      	ldr	r2, [pc, #176]	@ (80017a4 <SystemClock_Config+0xdc>)
 80016f4:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 80016f8:	6113      	str	r3, [r2, #16]
 80016fa:	4b2a      	ldr	r3, [pc, #168]	@ (80017a4 <SystemClock_Config+0xdc>)
 80016fc:	691b      	ldr	r3, [r3, #16]
 80016fe:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8001702:	607b      	str	r3, [r7, #4]
 8001704:	687b      	ldr	r3, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001706:	bf00      	nop
 8001708:	4b26      	ldr	r3, [pc, #152]	@ (80017a4 <SystemClock_Config+0xdc>)
 800170a:	695b      	ldr	r3, [r3, #20]
 800170c:	f003 0308 	and.w	r3, r3, #8
 8001710:	2b08      	cmp	r3, #8
 8001712:	d1f9      	bne.n	8001708 <SystemClock_Config+0x40>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001714:	2301      	movs	r3, #1
 8001716:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001718:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800171c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800171e:	2302      	movs	r3, #2
 8001720:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLL1_SOURCE_HSE;
 8001722:	2303      	movs	r3, #3
 8001724:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001726:	2301      	movs	r3, #1
 8001728:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 62;
 800172a:	233e      	movs	r3, #62	@ 0x3e
 800172c:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 800172e:	2302      	movs	r3, #2
 8001730:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001732:	2302      	movs	r3, #2
 8001734:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001736:	2302      	movs	r3, #2
 8001738:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1_VCIRANGE_3;
 800173a:	230c      	movs	r3, #12
 800173c:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1_VCORANGE_WIDE;
 800173e:	2300      	movs	r3, #0
 8001740:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 4096;
 8001742:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001746:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001748:	f107 0320 	add.w	r3, r7, #32
 800174c:	4618      	mov	r0, r3
 800174e:	f002 fd59 	bl	8004204 <HAL_RCC_OscConfig>
 8001752:	4603      	mov	r3, r0
 8001754:	2b00      	cmp	r3, #0
 8001756:	d001      	beq.n	800175c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001758:	f000 f8b6 	bl	80018c8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800175c:	231f      	movs	r3, #31
 800175e:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001760:	2303      	movs	r3, #3
 8001762:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001764:	2300      	movs	r3, #0
 8001766:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001768:	2300      	movs	r3, #0
 800176a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800176c:	2300      	movs	r3, #0
 800176e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 8001770:	2300      	movs	r3, #0
 8001772:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001774:	f107 0308 	add.w	r3, r7, #8
 8001778:	2105      	movs	r1, #5
 800177a:	4618      	mov	r0, r3
 800177c:	f003 f97a 	bl	8004a74 <HAL_RCC_ClockConfig>
 8001780:	4603      	mov	r3, r0
 8001782:	2b00      	cmp	r3, #0
 8001784:	d001      	beq.n	800178a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001786:	f000 f89f 	bl	80018c8 <Error_Handler>
  }

  /** Configure the programming delay
  */
  __HAL_FLASH_SET_PROGRAM_DELAY(FLASH_PROGRAMMING_DELAY_2);
 800178a:	4b07      	ldr	r3, [pc, #28]	@ (80017a8 <SystemClock_Config+0xe0>)
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8001792:	4a05      	ldr	r2, [pc, #20]	@ (80017a8 <SystemClock_Config+0xe0>)
 8001794:	f043 0320 	orr.w	r3, r3, #32
 8001798:	6013      	str	r3, [r2, #0]
}
 800179a:	bf00      	nop
 800179c:	3770      	adds	r7, #112	@ 0x70
 800179e:	46bd      	mov	sp, r7
 80017a0:	bd80      	pop	{r7, pc}
 80017a2:	bf00      	nop
 80017a4:	44020800 	.word	0x44020800
 80017a8:	40022000 	.word	0x40022000

080017ac <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b082      	sub	sp, #8
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
    static uint8_t byte; // Przechowywany bajt
    HAL_GPIO_TogglePin(D2_GPIO_Port, D2_Pin);
 80017b4:	2108      	movs	r1, #8
 80017b6:	482e      	ldr	r0, [pc, #184]	@ (8001870 <HAL_UART_RxCpltCallback+0xc4>)
 80017b8:	f002 fcda 	bl	8004170 <HAL_GPIO_TogglePin>
    if (huart->Instance == USART1) {
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	4a2c      	ldr	r2, [pc, #176]	@ (8001874 <HAL_UART_RxCpltCallback+0xc8>)
 80017c2:	4293      	cmp	r3, r2
 80017c4:	d150      	bne.n	8001868 <HAL_UART_RxCpltCallback+0xbc>
        byte = UartBuffer[0]; // Odbieramy bajt po bajcie
 80017c6:	4b2c      	ldr	r3, [pc, #176]	@ (8001878 <HAL_UART_RxCpltCallback+0xcc>)
 80017c8:	781a      	ldrb	r2, [r3, #0]
 80017ca:	4b2c      	ldr	r3, [pc, #176]	@ (800187c <HAL_UART_RxCpltCallback+0xd0>)
 80017cc:	701a      	strb	r2, [r3, #0]

        // Sprawdzamy nagłówek "+IPD"
        if (headerMatch < 4) {
 80017ce:	4b2c      	ldr	r3, [pc, #176]	@ (8001880 <HAL_UART_RxCpltCallback+0xd4>)
 80017d0:	781b      	ldrb	r3, [r3, #0]
 80017d2:	2b03      	cmp	r3, #3
 80017d4:	d813      	bhi.n	80017fe <HAL_UART_RxCpltCallback+0x52>
            if (byte == HEADER[headerMatch]) {
 80017d6:	4b2a      	ldr	r3, [pc, #168]	@ (8001880 <HAL_UART_RxCpltCallback+0xd4>)
 80017d8:	781b      	ldrb	r3, [r3, #0]
 80017da:	461a      	mov	r2, r3
 80017dc:	4b29      	ldr	r3, [pc, #164]	@ (8001884 <HAL_UART_RxCpltCallback+0xd8>)
 80017de:	5c9a      	ldrb	r2, [r3, r2]
 80017e0:	4b26      	ldr	r3, [pc, #152]	@ (800187c <HAL_UART_RxCpltCallback+0xd0>)
 80017e2:	781b      	ldrb	r3, [r3, #0]
 80017e4:	429a      	cmp	r2, r3
 80017e6:	d106      	bne.n	80017f6 <HAL_UART_RxCpltCallback+0x4a>
                headerMatch++;
 80017e8:	4b25      	ldr	r3, [pc, #148]	@ (8001880 <HAL_UART_RxCpltCallback+0xd4>)
 80017ea:	781b      	ldrb	r3, [r3, #0]
 80017ec:	3301      	adds	r3, #1
 80017ee:	b2da      	uxtb	r2, r3
 80017f0:	4b23      	ldr	r3, [pc, #140]	@ (8001880 <HAL_UART_RxCpltCallback+0xd4>)
 80017f2:	701a      	strb	r2, [r3, #0]
 80017f4:	e033      	b.n	800185e <HAL_UART_RxCpltCallback+0xb2>
            } else {
                headerMatch = 0; // Reset, jeśli się nie zgadza
 80017f6:	4b22      	ldr	r3, [pc, #136]	@ (8001880 <HAL_UART_RxCpltCallback+0xd4>)
 80017f8:	2200      	movs	r2, #0
 80017fa:	701a      	strb	r2, [r3, #0]
 80017fc:	e02f      	b.n	800185e <HAL_UART_RxCpltCallback+0xb2>
            }
        } else if (headerMatch == 4) {
 80017fe:	4b20      	ldr	r3, [pc, #128]	@ (8001880 <HAL_UART_RxCpltCallback+0xd4>)
 8001800:	781b      	ldrb	r3, [r3, #0]
 8001802:	2b04      	cmp	r3, #4
 8001804:	d10d      	bne.n	8001822 <HAL_UART_RxCpltCallback+0x76>
            // Oczekujemy na długość ramki, pomijamy "xx:"
            if (byte == ':') {
 8001806:	4b1d      	ldr	r3, [pc, #116]	@ (800187c <HAL_UART_RxCpltCallback+0xd0>)
 8001808:	781b      	ldrb	r3, [r3, #0]
 800180a:	2b3a      	cmp	r3, #58	@ 0x3a
 800180c:	d127      	bne.n	800185e <HAL_UART_RxCpltCallback+0xb2>
                headerMatch++; // Przechodzimy do odbioru danych
 800180e:	4b1c      	ldr	r3, [pc, #112]	@ (8001880 <HAL_UART_RxCpltCallback+0xd4>)
 8001810:	781b      	ldrb	r3, [r3, #0]
 8001812:	3301      	adds	r3, #1
 8001814:	b2da      	uxtb	r2, r3
 8001816:	4b1a      	ldr	r3, [pc, #104]	@ (8001880 <HAL_UART_RxCpltCallback+0xd4>)
 8001818:	701a      	strb	r2, [r3, #0]
                frameIndex = 0;
 800181a:	4b1b      	ldr	r3, [pc, #108]	@ (8001888 <HAL_UART_RxCpltCallback+0xdc>)
 800181c:	2200      	movs	r2, #0
 800181e:	701a      	strb	r2, [r3, #0]
 8001820:	e01d      	b.n	800185e <HAL_UART_RxCpltCallback+0xb2>
            }
        } else {
            // Odbiór danych ramki
            if (frameIndex < 96 ) {
 8001822:	4b19      	ldr	r3, [pc, #100]	@ (8001888 <HAL_UART_RxCpltCallback+0xdc>)
 8001824:	781b      	ldrb	r3, [r3, #0]
 8001826:	2b5f      	cmp	r3, #95	@ 0x5f
 8001828:	d80a      	bhi.n	8001840 <HAL_UART_RxCpltCallback+0x94>
                FrameBuffer[frameIndex++] = byte;
 800182a:	4b17      	ldr	r3, [pc, #92]	@ (8001888 <HAL_UART_RxCpltCallback+0xdc>)
 800182c:	781b      	ldrb	r3, [r3, #0]
 800182e:	1c5a      	adds	r2, r3, #1
 8001830:	b2d1      	uxtb	r1, r2
 8001832:	4a15      	ldr	r2, [pc, #84]	@ (8001888 <HAL_UART_RxCpltCallback+0xdc>)
 8001834:	7011      	strb	r1, [r2, #0]
 8001836:	461a      	mov	r2, r3
 8001838:	4b10      	ldr	r3, [pc, #64]	@ (800187c <HAL_UART_RxCpltCallback+0xd0>)
 800183a:	7819      	ldrb	r1, [r3, #0]
 800183c:	4b13      	ldr	r3, [pc, #76]	@ (800188c <HAL_UART_RxCpltCallback+0xe0>)
 800183e:	5499      	strb	r1, [r3, r2]
            }

            if (frameIndex >= 96 ) {
 8001840:	4b11      	ldr	r3, [pc, #68]	@ (8001888 <HAL_UART_RxCpltCallback+0xdc>)
 8001842:	781b      	ldrb	r3, [r3, #0]
 8001844:	2b5f      	cmp	r3, #95	@ 0x5f
 8001846:	d90a      	bls.n	800185e <HAL_UART_RxCpltCallback+0xb2>
                frameReady = true;  // Pełna ramka odebrana
 8001848:	4b11      	ldr	r3, [pc, #68]	@ (8001890 <HAL_UART_RxCpltCallback+0xe4>)
 800184a:	2201      	movs	r2, #1
 800184c:	701a      	strb	r2, [r3, #0]
                process_frame();
 800184e:	f7ff fe6d 	bl	800152c <process_frame>
                headerMatch = 0;    // Reset detekcji nagłówka
 8001852:	4b0b      	ldr	r3, [pc, #44]	@ (8001880 <HAL_UART_RxCpltCallback+0xd4>)
 8001854:	2200      	movs	r2, #0
 8001856:	701a      	strb	r2, [r3, #0]
                frameIndex = 0;     // Reset indeksu bufora ramki
 8001858:	4b0b      	ldr	r3, [pc, #44]	@ (8001888 <HAL_UART_RxCpltCallback+0xdc>)
 800185a:	2200      	movs	r2, #0
 800185c:	701a      	strb	r2, [r3, #0]
            }}
        HAL_UART_Receive_DMA(&huart1, UartBuffer, 1);
 800185e:	2201      	movs	r2, #1
 8001860:	4905      	ldr	r1, [pc, #20]	@ (8001878 <HAL_UART_RxCpltCallback+0xcc>)
 8001862:	480c      	ldr	r0, [pc, #48]	@ (8001894 <HAL_UART_RxCpltCallback+0xe8>)
 8001864:	f008 fd7c 	bl	800a360 <HAL_UART_Receive_DMA>
    }
}
 8001868:	bf00      	nop
 800186a:	3708      	adds	r7, #8
 800186c:	46bd      	mov	sp, r7
 800186e:	bd80      	pop	{r7, pc}
 8001870:	42020400 	.word	0x42020400
 8001874:	40013800 	.word	0x40013800
 8001878:	2000016c 	.word	0x2000016c
 800187c:	200002b4 	.word	0x200002b4
 8001880:	2000024c 	.word	0x2000024c
 8001884:	0800c898 	.word	0x0800c898
 8001888:	2000024d 	.word	0x2000024d
 800188c:	200001ec 	.word	0x200001ec
 8001890:	2000024e 	.word	0x2000024e
 8001894:	20000354 	.word	0x20000354

08001898 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001898:	b580      	push	{r7, lr}
 800189a:	b082      	sub	sp, #8
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
	 if (htim == &htim2)
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	4a08      	ldr	r2, [pc, #32]	@ (80018c4 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 80018a4:	4293      	cmp	r3, r2
 80018a6:	d108      	bne.n	80018ba <HAL_TIM_PeriodElapsedCallback+0x22>
	 {
	     SendCANFrame(FRAME_316);  // Wysyła ramkę o ID 0x316
 80018a8:	2000      	movs	r0, #0
 80018aa:	f7ff fbff 	bl	80010ac <SendCANFrame>
	     SendCANFrame(FRAME_329);  // Wysyła ramkę o ID 0x329
 80018ae:	2001      	movs	r0, #1
 80018b0:	f7ff fbfc 	bl	80010ac <SendCANFrame>
	     SendCANFrame(FRAME_545);  // Wysyła ramkę o ID 0x545
 80018b4:	2002      	movs	r0, #2
 80018b6:	f7ff fbf9 	bl	80010ac <SendCANFrame>
	 }
}
 80018ba:	bf00      	nop
 80018bc:	3708      	adds	r7, #8
 80018be:	46bd      	mov	sp, r7
 80018c0:	bd80      	pop	{r7, pc}
 80018c2:	bf00      	nop
 80018c4:	20000308 	.word	0x20000308

080018c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80018c8:	b480      	push	{r7}
 80018ca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80018cc:	b672      	cpsid	i
}
 80018ce:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80018d0:	bf00      	nop
 80018d2:	e7fd      	b.n	80018d0 <Error_Handler+0x8>

080018d4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018d4:	b480      	push	{r7}
 80018d6:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018d8:	bf00      	nop
 80018da:	46bd      	mov	sp, r7
 80018dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e0:	4770      	bx	lr

080018e2 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80018e2:	b480      	push	{r7}
 80018e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80018e6:	bf00      	nop
 80018e8:	e7fd      	b.n	80018e6 <NMI_Handler+0x4>

080018ea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80018ea:	b480      	push	{r7}
 80018ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018ee:	bf00      	nop
 80018f0:	e7fd      	b.n	80018ee <HardFault_Handler+0x4>

080018f2 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80018f2:	b480      	push	{r7}
 80018f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80018f6:	bf00      	nop
 80018f8:	e7fd      	b.n	80018f6 <MemManage_Handler+0x4>

080018fa <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80018fa:	b480      	push	{r7}
 80018fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80018fe:	bf00      	nop
 8001900:	e7fd      	b.n	80018fe <BusFault_Handler+0x4>

08001902 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001902:	b480      	push	{r7}
 8001904:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001906:	bf00      	nop
 8001908:	e7fd      	b.n	8001906 <UsageFault_Handler+0x4>

0800190a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800190a:	b480      	push	{r7}
 800190c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800190e:	bf00      	nop
 8001910:	46bd      	mov	sp, r7
 8001912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001916:	4770      	bx	lr

08001918 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001918:	b480      	push	{r7}
 800191a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800191c:	bf00      	nop
 800191e:	46bd      	mov	sp, r7
 8001920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001924:	4770      	bx	lr

08001926 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001926:	b480      	push	{r7}
 8001928:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800192a:	bf00      	nop
 800192c:	46bd      	mov	sp, r7
 800192e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001932:	4770      	bx	lr

08001934 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001938:	f000 fd08 	bl	800234c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800193c:	bf00      	nop
 800193e:	bd80      	pop	{r7, pc}

08001940 <GPDMA1_Channel0_IRQHandler>:

/**
  * @brief This function handles GPDMA1 Channel 0 global interrupt.
  */
void GPDMA1_Channel0_IRQHandler(void)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GPDMA1_Channel0_IRQn 0 */

  /* USER CODE END GPDMA1_Channel0_IRQn 0 */
  HAL_DMA_IRQHandler(&handle_GPDMA1_Channel0);
 8001944:	4802      	ldr	r0, [pc, #8]	@ (8001950 <GPDMA1_Channel0_IRQHandler+0x10>)
 8001946:	f001 f906 	bl	8002b56 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN GPDMA1_Channel0_IRQn 1 */

  /* USER CODE END GPDMA1_Channel0_IRQn 1 */
}
 800194a:	bf00      	nop
 800194c:	bd80      	pop	{r7, pc}
 800194e:	bf00      	nop
 8001950:	200003e8 	.word	0x200003e8

08001954 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8001958:	4802      	ldr	r0, [pc, #8]	@ (8001964 <FDCAN1_IT0_IRQHandler+0x10>)
 800195a:	f002 f827 	bl	80039ac <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 800195e:	bf00      	nop
 8001960:	bd80      	pop	{r7, pc}
 8001962:	bf00      	nop
 8001964:	20000108 	.word	0x20000108

08001968 <FDCAN1_IT1_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 1.
  */
void FDCAN1_IT1_IRQHandler(void)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 0 */

  /* USER CODE END FDCAN1_IT1_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 800196c:	4802      	ldr	r0, [pc, #8]	@ (8001978 <FDCAN1_IT1_IRQHandler+0x10>)
 800196e:	f002 f81d 	bl	80039ac <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 1 */

  /* USER CODE END FDCAN1_IT1_IRQn 1 */
}
 8001972:	bf00      	nop
 8001974:	bd80      	pop	{r7, pc}
 8001976:	bf00      	nop
 8001978:	20000108 	.word	0x20000108

0800197c <TIM1_BRK_IRQHandler>:

/**
  * @brief This function handles TIM1 Break interrupt.
  */
void TIM1_BRK_IRQHandler(void)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_IRQn 0 */

  /* USER CODE END TIM1_BRK_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001980:	4802      	ldr	r0, [pc, #8]	@ (800198c <TIM1_BRK_IRQHandler+0x10>)
 8001982:	f007 f949 	bl	8008c18 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_IRQn 1 */

  /* USER CODE END TIM1_BRK_IRQn 1 */
}
 8001986:	bf00      	nop
 8001988:	bd80      	pop	{r7, pc}
 800198a:	bf00      	nop
 800198c:	200002bc 	.word	0x200002bc

08001990 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 Update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001994:	4802      	ldr	r0, [pc, #8]	@ (80019a0 <TIM1_UP_IRQHandler+0x10>)
 8001996:	f007 f93f 	bl	8008c18 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 800199a:	bf00      	nop
 800199c:	bd80      	pop	{r7, pc}
 800199e:	bf00      	nop
 80019a0:	200002bc 	.word	0x200002bc

080019a4 <TIM1_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 Trigger and Commutation interrupts.
  */
void TIM1_TRG_COM_IRQHandler(void)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80019a8:	4802      	ldr	r0, [pc, #8]	@ (80019b4 <TIM1_TRG_COM_IRQHandler+0x10>)
 80019aa:	f007 f935 	bl	8008c18 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_IRQn 1 */
}
 80019ae:	bf00      	nop
 80019b0:	bd80      	pop	{r7, pc}
 80019b2:	bf00      	nop
 80019b4:	200002bc 	.word	0x200002bc

080019b8 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 Capture Compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80019bc:	4802      	ldr	r0, [pc, #8]	@ (80019c8 <TIM1_CC_IRQHandler+0x10>)
 80019be:	f007 f92b 	bl	8008c18 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 80019c2:	bf00      	nop
 80019c4:	bd80      	pop	{r7, pc}
 80019c6:	bf00      	nop
 80019c8:	200002bc 	.word	0x200002bc

080019cc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80019d0:	4802      	ldr	r0, [pc, #8]	@ (80019dc <TIM2_IRQHandler+0x10>)
 80019d2:	f007 f921 	bl	8008c18 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80019d6:	bf00      	nop
 80019d8:	bd80      	pop	{r7, pc}
 80019da:	bf00      	nop
 80019dc:	20000308 	.word	0x20000308

080019e0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80019e4:	4802      	ldr	r0, [pc, #8]	@ (80019f0 <USART1_IRQHandler+0x10>)
 80019e6:	f008 fd0d 	bl	800a404 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80019ea:	bf00      	nop
 80019ec:	bd80      	pop	{r7, pc}
 80019ee:	bf00      	nop
 80019f0:	20000354 	.word	0x20000354

080019f4 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b086      	sub	sp, #24
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	60f8      	str	r0, [r7, #12]
 80019fc:	60b9      	str	r1, [r7, #8]
 80019fe:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a00:	2300      	movs	r3, #0
 8001a02:	617b      	str	r3, [r7, #20]
 8001a04:	e00a      	b.n	8001a1c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001a06:	f3af 8000 	nop.w
 8001a0a:	4601      	mov	r1, r0
 8001a0c:	68bb      	ldr	r3, [r7, #8]
 8001a0e:	1c5a      	adds	r2, r3, #1
 8001a10:	60ba      	str	r2, [r7, #8]
 8001a12:	b2ca      	uxtb	r2, r1
 8001a14:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a16:	697b      	ldr	r3, [r7, #20]
 8001a18:	3301      	adds	r3, #1
 8001a1a:	617b      	str	r3, [r7, #20]
 8001a1c:	697a      	ldr	r2, [r7, #20]
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	429a      	cmp	r2, r3
 8001a22:	dbf0      	blt.n	8001a06 <_read+0x12>
  }

  return len;
 8001a24:	687b      	ldr	r3, [r7, #4]
}
 8001a26:	4618      	mov	r0, r3
 8001a28:	3718      	adds	r7, #24
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	bd80      	pop	{r7, pc}

08001a2e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001a2e:	b580      	push	{r7, lr}
 8001a30:	b086      	sub	sp, #24
 8001a32:	af00      	add	r7, sp, #0
 8001a34:	60f8      	str	r0, [r7, #12]
 8001a36:	60b9      	str	r1, [r7, #8]
 8001a38:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	617b      	str	r3, [r7, #20]
 8001a3e:	e009      	b.n	8001a54 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001a40:	68bb      	ldr	r3, [r7, #8]
 8001a42:	1c5a      	adds	r2, r3, #1
 8001a44:	60ba      	str	r2, [r7, #8]
 8001a46:	781b      	ldrb	r3, [r3, #0]
 8001a48:	4618      	mov	r0, r3
 8001a4a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a4e:	697b      	ldr	r3, [r7, #20]
 8001a50:	3301      	adds	r3, #1
 8001a52:	617b      	str	r3, [r7, #20]
 8001a54:	697a      	ldr	r2, [r7, #20]
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	429a      	cmp	r2, r3
 8001a5a:	dbf1      	blt.n	8001a40 <_write+0x12>
  }
  return len;
 8001a5c:	687b      	ldr	r3, [r7, #4]
}
 8001a5e:	4618      	mov	r0, r3
 8001a60:	3718      	adds	r7, #24
 8001a62:	46bd      	mov	sp, r7
 8001a64:	bd80      	pop	{r7, pc}

08001a66 <_close>:

int _close(int file)
{
 8001a66:	b480      	push	{r7}
 8001a68:	b083      	sub	sp, #12
 8001a6a:	af00      	add	r7, sp, #0
 8001a6c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001a6e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a72:	4618      	mov	r0, r3
 8001a74:	370c      	adds	r7, #12
 8001a76:	46bd      	mov	sp, r7
 8001a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7c:	4770      	bx	lr

08001a7e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001a7e:	b480      	push	{r7}
 8001a80:	b083      	sub	sp, #12
 8001a82:	af00      	add	r7, sp, #0
 8001a84:	6078      	str	r0, [r7, #4]
 8001a86:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001a88:	683b      	ldr	r3, [r7, #0]
 8001a8a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001a8e:	605a      	str	r2, [r3, #4]
  return 0;
 8001a90:	2300      	movs	r3, #0
}
 8001a92:	4618      	mov	r0, r3
 8001a94:	370c      	adds	r7, #12
 8001a96:	46bd      	mov	sp, r7
 8001a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9c:	4770      	bx	lr

08001a9e <_isatty>:

int _isatty(int file)
{
 8001a9e:	b480      	push	{r7}
 8001aa0:	b083      	sub	sp, #12
 8001aa2:	af00      	add	r7, sp, #0
 8001aa4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001aa6:	2301      	movs	r3, #1
}
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	370c      	adds	r7, #12
 8001aac:	46bd      	mov	sp, r7
 8001aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab2:	4770      	bx	lr

08001ab4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001ab4:	b480      	push	{r7}
 8001ab6:	b085      	sub	sp, #20
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	60f8      	str	r0, [r7, #12]
 8001abc:	60b9      	str	r1, [r7, #8]
 8001abe:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001ac0:	2300      	movs	r3, #0
}
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	3714      	adds	r7, #20
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001acc:	4770      	bx	lr
	...

08001ad0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b086      	sub	sp, #24
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ad8:	4a14      	ldr	r2, [pc, #80]	@ (8001b2c <_sbrk+0x5c>)
 8001ada:	4b15      	ldr	r3, [pc, #84]	@ (8001b30 <_sbrk+0x60>)
 8001adc:	1ad3      	subs	r3, r2, r3
 8001ade:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ae0:	697b      	ldr	r3, [r7, #20]
 8001ae2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ae4:	4b13      	ldr	r3, [pc, #76]	@ (8001b34 <_sbrk+0x64>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d102      	bne.n	8001af2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001aec:	4b11      	ldr	r3, [pc, #68]	@ (8001b34 <_sbrk+0x64>)
 8001aee:	4a12      	ldr	r2, [pc, #72]	@ (8001b38 <_sbrk+0x68>)
 8001af0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001af2:	4b10      	ldr	r3, [pc, #64]	@ (8001b34 <_sbrk+0x64>)
 8001af4:	681a      	ldr	r2, [r3, #0]
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	4413      	add	r3, r2
 8001afa:	693a      	ldr	r2, [r7, #16]
 8001afc:	429a      	cmp	r2, r3
 8001afe:	d207      	bcs.n	8001b10 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b00:	f00a f92e 	bl	800bd60 <__errno>
 8001b04:	4603      	mov	r3, r0
 8001b06:	220c      	movs	r2, #12
 8001b08:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b0a:	f04f 33ff 	mov.w	r3, #4294967295
 8001b0e:	e009      	b.n	8001b24 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b10:	4b08      	ldr	r3, [pc, #32]	@ (8001b34 <_sbrk+0x64>)
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b16:	4b07      	ldr	r3, [pc, #28]	@ (8001b34 <_sbrk+0x64>)
 8001b18:	681a      	ldr	r2, [r3, #0]
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	4413      	add	r3, r2
 8001b1e:	4a05      	ldr	r2, [pc, #20]	@ (8001b34 <_sbrk+0x64>)
 8001b20:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b22:	68fb      	ldr	r3, [r7, #12]
}
 8001b24:	4618      	mov	r0, r3
 8001b26:	3718      	adds	r7, #24
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	bd80      	pop	{r7, pc}
 8001b2c:	20044000 	.word	0x20044000
 8001b30:	00000400 	.word	0x00000400
 8001b34:	200002b8 	.word	0x200002b8
 8001b38:	200005b0 	.word	0x200005b0

08001b3c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001b3c:	b480      	push	{r7}
 8001b3e:	b083      	sub	sp, #12
 8001b40:	af00      	add	r7, sp, #0
  uint32_t reg_opsr;

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001b42:	4b35      	ldr	r3, [pc, #212]	@ (8001c18 <SystemInit+0xdc>)
 8001b44:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001b48:	4a33      	ldr	r2, [pc, #204]	@ (8001c18 <SystemInit+0xdc>)
 8001b4a:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001b4e:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR = RCC_CR_HSION;
 8001b52:	4b32      	ldr	r3, [pc, #200]	@ (8001c1c <SystemInit+0xe0>)
 8001b54:	2201      	movs	r2, #1
 8001b56:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 8001b58:	4b30      	ldr	r3, [pc, #192]	@ (8001c1c <SystemInit+0xe0>)
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 8001b5e:	4b2f      	ldr	r3, [pc, #188]	@ (8001c1c <SystemInit+0xe0>)
 8001b60:	2200      	movs	r2, #0
 8001b62:	621a      	str	r2, [r3, #32]

  /* Reset HSEON, HSECSSON, HSEBYP, HSEEXT, HSIDIV, HSIKERON, CSION, CSIKERON, HSI48 and PLLxON bits */
#if defined(RCC_CR_PLL3ON)
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 8001b64:	4b2d      	ldr	r3, [pc, #180]	@ (8001c1c <SystemInit+0xe0>)
 8001b66:	681a      	ldr	r2, [r3, #0]
 8001b68:	492c      	ldr	r1, [pc, #176]	@ (8001c1c <SystemInit+0xe0>)
 8001b6a:	4b2d      	ldr	r3, [pc, #180]	@ (8001c20 <SystemInit+0xe4>)
 8001b6c:	4013      	ands	r3, r2
 8001b6e:	600b      	str	r3, [r1, #0]
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON);
#endif

  /* Reset PLLxCFGR register */
  RCC->PLL1CFGR = 0U;
 8001b70:	4b2a      	ldr	r3, [pc, #168]	@ (8001c1c <SystemInit+0xe0>)
 8001b72:	2200      	movs	r2, #0
 8001b74:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC->PLL2CFGR = 0U;
 8001b76:	4b29      	ldr	r3, [pc, #164]	@ (8001c1c <SystemInit+0xe0>)
 8001b78:	2200      	movs	r2, #0
 8001b7a:	62da      	str	r2, [r3, #44]	@ 0x2c
#if defined(RCC_CR_PLL3ON)
  RCC->PLL3CFGR = 0U;
 8001b7c:	4b27      	ldr	r3, [pc, #156]	@ (8001c1c <SystemInit+0xe0>)
 8001b7e:	2200      	movs	r2, #0
 8001b80:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* RCC_CR_PLL3ON */

  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280U;
 8001b82:	4b26      	ldr	r3, [pc, #152]	@ (8001c1c <SystemInit+0xe0>)
 8001b84:	4a27      	ldr	r2, [pc, #156]	@ (8001c24 <SystemInit+0xe8>)
 8001b86:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000U;
 8001b88:	4b24      	ldr	r3, [pc, #144]	@ (8001c1c <SystemInit+0xe0>)
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280U;
 8001b8e:	4b23      	ldr	r3, [pc, #140]	@ (8001c1c <SystemInit+0xe0>)
 8001b90:	4a24      	ldr	r2, [pc, #144]	@ (8001c24 <SystemInit+0xe8>)
 8001b92:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL2FRACR register */
  RCC->PLL2FRACR = 0x00000000U;
 8001b94:	4b21      	ldr	r3, [pc, #132]	@ (8001c1c <SystemInit+0xe0>)
 8001b96:	2200      	movs	r2, #0
 8001b98:	641a      	str	r2, [r3, #64]	@ 0x40
#if defined(RCC_CR_PLL3ON)
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280U;
 8001b9a:	4b20      	ldr	r3, [pc, #128]	@ (8001c1c <SystemInit+0xe0>)
 8001b9c:	4a21      	ldr	r2, [pc, #132]	@ (8001c24 <SystemInit+0xe8>)
 8001b9e:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000U;
 8001ba0:	4b1e      	ldr	r3, [pc, #120]	@ (8001c1c <SystemInit+0xe0>)
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	649a      	str	r2, [r3, #72]	@ 0x48
#endif /* RCC_CR_PLL3ON */

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 8001ba6:	4b1d      	ldr	r3, [pc, #116]	@ (8001c1c <SystemInit+0xe0>)
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	4a1c      	ldr	r2, [pc, #112]	@ (8001c1c <SystemInit+0xe0>)
 8001bac:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001bb0:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 8001bb2:	4b1a      	ldr	r3, [pc, #104]	@ (8001c1c <SystemInit+0xe0>)
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001bb8:	4b17      	ldr	r3, [pc, #92]	@ (8001c18 <SystemInit+0xdc>)
 8001bba:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001bbe:	609a      	str	r2, [r3, #8]
  #endif /* VECT_TAB_SRAM */

  /* Check OPSR register to verify if there is an ongoing swap or option bytes update interrupted by a reset */
  reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
 8001bc0:	4b19      	ldr	r3, [pc, #100]	@ (8001c28 <SystemInit+0xec>)
 8001bc2:	699b      	ldr	r3, [r3, #24]
 8001bc4:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
 8001bc8:	607b      	str	r3, [r7, #4]
  if ((reg_opsr == FLASH_OPSR_CODE_OP) || (reg_opsr == (FLASH_OPSR_CODE_OP_2 | FLASH_OPSR_CODE_OP_1)))
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 8001bd0:	d003      	beq.n	8001bda <SystemInit+0x9e>
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8001bd8:	d117      	bne.n	8001c0a <SystemInit+0xce>
  {
    /* Check FLASH Option Control Register access */
    if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != 0U)
 8001bda:	4b13      	ldr	r3, [pc, #76]	@ (8001c28 <SystemInit+0xec>)
 8001bdc:	69db      	ldr	r3, [r3, #28]
 8001bde:	f003 0301 	and.w	r3, r3, #1
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d005      	beq.n	8001bf2 <SystemInit+0xb6>
    {
      /* Authorizes the Option Byte registers programming */
      FLASH->OPTKEYR = 0x08192A3BU;
 8001be6:	4b10      	ldr	r3, [pc, #64]	@ (8001c28 <SystemInit+0xec>)
 8001be8:	4a10      	ldr	r2, [pc, #64]	@ (8001c2c <SystemInit+0xf0>)
 8001bea:	60da      	str	r2, [r3, #12]
      FLASH->OPTKEYR = 0x4C5D6E7FU;
 8001bec:	4b0e      	ldr	r3, [pc, #56]	@ (8001c28 <SystemInit+0xec>)
 8001bee:	4a10      	ldr	r2, [pc, #64]	@ (8001c30 <SystemInit+0xf4>)
 8001bf0:	60da      	str	r2, [r3, #12]
    }
    /* Launch the option bytes change operation */
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 8001bf2:	4b0d      	ldr	r3, [pc, #52]	@ (8001c28 <SystemInit+0xec>)
 8001bf4:	69db      	ldr	r3, [r3, #28]
 8001bf6:	4a0c      	ldr	r2, [pc, #48]	@ (8001c28 <SystemInit+0xec>)
 8001bf8:	f043 0302 	orr.w	r3, r3, #2
 8001bfc:	61d3      	str	r3, [r2, #28]

    /* Lock the FLASH Option Control Register access */
    FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 8001bfe:	4b0a      	ldr	r3, [pc, #40]	@ (8001c28 <SystemInit+0xec>)
 8001c00:	69db      	ldr	r3, [r3, #28]
 8001c02:	4a09      	ldr	r2, [pc, #36]	@ (8001c28 <SystemInit+0xec>)
 8001c04:	f043 0301 	orr.w	r3, r3, #1
 8001c08:	61d3      	str	r3, [r2, #28]
  }
}
 8001c0a:	bf00      	nop
 8001c0c:	370c      	adds	r7, #12
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c14:	4770      	bx	lr
 8001c16:	bf00      	nop
 8001c18:	e000ed00 	.word	0xe000ed00
 8001c1c:	44020c00 	.word	0x44020c00
 8001c20:	eae2eae3 	.word	0xeae2eae3
 8001c24:	01010280 	.word	0x01010280
 8001c28:	40022000 	.word	0x40022000
 8001c2c:	08192a3b 	.word	0x08192a3b
 8001c30:	4c5d6e7f 	.word	0x4c5d6e7f

08001c34 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim2;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b09c      	sub	sp, #112	@ 0x70
 8001c38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c3a:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8001c3e:	2200      	movs	r2, #0
 8001c40:	601a      	str	r2, [r3, #0]
 8001c42:	605a      	str	r2, [r3, #4]
 8001c44:	609a      	str	r2, [r3, #8]
 8001c46:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c48:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	601a      	str	r2, [r3, #0]
 8001c50:	605a      	str	r2, [r3, #4]
 8001c52:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c54:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001c58:	2200      	movs	r2, #0
 8001c5a:	601a      	str	r2, [r3, #0]
 8001c5c:	605a      	str	r2, [r3, #4]
 8001c5e:	609a      	str	r2, [r3, #8]
 8001c60:	60da      	str	r2, [r3, #12]
 8001c62:	611a      	str	r2, [r3, #16]
 8001c64:	615a      	str	r2, [r3, #20]
 8001c66:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001c68:	1d3b      	adds	r3, r7, #4
 8001c6a:	2234      	movs	r2, #52	@ 0x34
 8001c6c:	2100      	movs	r1, #0
 8001c6e:	4618      	mov	r0, r3
 8001c70:	f00a f828 	bl	800bcc4 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001c74:	4b46      	ldr	r3, [pc, #280]	@ (8001d90 <MX_TIM1_Init+0x15c>)
 8001c76:	4a47      	ldr	r2, [pc, #284]	@ (8001d94 <MX_TIM1_Init+0x160>)
 8001c78:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 49;
 8001c7a:	4b45      	ldr	r3, [pc, #276]	@ (8001d90 <MX_TIM1_Init+0x15c>)
 8001c7c:	2231      	movs	r2, #49	@ 0x31
 8001c7e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c80:	4b43      	ldr	r3, [pc, #268]	@ (8001d90 <MX_TIM1_Init+0x15c>)
 8001c82:	2200      	movs	r2, #0
 8001c84:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001c86:	4b42      	ldr	r3, [pc, #264]	@ (8001d90 <MX_TIM1_Init+0x15c>)
 8001c88:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001c8c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c8e:	4b40      	ldr	r3, [pc, #256]	@ (8001d90 <MX_TIM1_Init+0x15c>)
 8001c90:	2200      	movs	r2, #0
 8001c92:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001c94:	4b3e      	ldr	r3, [pc, #248]	@ (8001d90 <MX_TIM1_Init+0x15c>)
 8001c96:	2200      	movs	r2, #0
 8001c98:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001c9a:	4b3d      	ldr	r3, [pc, #244]	@ (8001d90 <MX_TIM1_Init+0x15c>)
 8001c9c:	2280      	movs	r2, #128	@ 0x80
 8001c9e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001ca0:	483b      	ldr	r0, [pc, #236]	@ (8001d90 <MX_TIM1_Init+0x15c>)
 8001ca2:	f006 fcad 	bl	8008600 <HAL_TIM_Base_Init>
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d001      	beq.n	8001cb0 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8001cac:	f7ff fe0c 	bl	80018c8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001cb0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001cb4:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001cb6:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8001cba:	4619      	mov	r1, r3
 8001cbc:	4834      	ldr	r0, [pc, #208]	@ (8001d90 <MX_TIM1_Init+0x15c>)
 8001cbe:	f007 fa89 	bl	80091d4 <HAL_TIM_ConfigClockSource>
 8001cc2:	4603      	mov	r3, r0
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d001      	beq.n	8001ccc <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8001cc8:	f7ff fdfe 	bl	80018c8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001ccc:	4830      	ldr	r0, [pc, #192]	@ (8001d90 <MX_TIM1_Init+0x15c>)
 8001cce:	f006 fdfe 	bl	80088ce <HAL_TIM_PWM_Init>
 8001cd2:	4603      	mov	r3, r0
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d001      	beq.n	8001cdc <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8001cd8:	f7ff fdf6 	bl	80018c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001ce8:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001cec:	4619      	mov	r1, r3
 8001cee:	4828      	ldr	r0, [pc, #160]	@ (8001d90 <MX_TIM1_Init+0x15c>)
 8001cf0:	f008 f898 	bl	8009e24 <HAL_TIMEx_MasterConfigSynchronization>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d001      	beq.n	8001cfe <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8001cfa:	f7ff fde5 	bl	80018c8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001cfe:	2360      	movs	r3, #96	@ 0x60
 8001d00:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 5000;
 8001d02:	f241 3388 	movw	r3, #5000	@ 0x1388
 8001d06:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001d08:	2300      	movs	r3, #0
 8001d0a:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001d10:	2300      	movs	r3, #0
 8001d12:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001d14:	2300      	movs	r3, #0
 8001d16:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001d18:	2300      	movs	r3, #0
 8001d1a:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001d1c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001d20:	2204      	movs	r2, #4
 8001d22:	4619      	mov	r1, r3
 8001d24:	481a      	ldr	r0, [pc, #104]	@ (8001d90 <MX_TIM1_Init+0x15c>)
 8001d26:	f007 f941 	bl	8008fac <HAL_TIM_PWM_ConfigChannel>
 8001d2a:	4603      	mov	r3, r0
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d001      	beq.n	8001d34 <MX_TIM1_Init+0x100>
  {
    Error_Handler();
 8001d30:	f7ff fdca 	bl	80018c8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001d34:	2300      	movs	r3, #0
 8001d36:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001d38:	2300      	movs	r3, #0
 8001d3a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001d40:	2300      	movs	r3, #0
 8001d42:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001d44:	2300      	movs	r3, #0
 8001d46:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001d48:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001d4c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001d4e:	2300      	movs	r3, #0
 8001d50:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8001d52:	2300      	movs	r3, #0
 8001d54:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001d56:	2300      	movs	r3, #0
 8001d58:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001d5a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001d5e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001d60:	2300      	movs	r3, #0
 8001d62:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8001d64:	2300      	movs	r3, #0
 8001d66:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001d68:	2300      	movs	r3, #0
 8001d6a:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001d6c:	1d3b      	adds	r3, r7, #4
 8001d6e:	4619      	mov	r1, r3
 8001d70:	4807      	ldr	r0, [pc, #28]	@ (8001d90 <MX_TIM1_Init+0x15c>)
 8001d72:	f008 f927 	bl	8009fc4 <HAL_TIMEx_ConfigBreakDeadTime>
 8001d76:	4603      	mov	r3, r0
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d001      	beq.n	8001d80 <MX_TIM1_Init+0x14c>
  {
    Error_Handler();
 8001d7c:	f7ff fda4 	bl	80018c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001d80:	4803      	ldr	r0, [pc, #12]	@ (8001d90 <MX_TIM1_Init+0x15c>)
 8001d82:	f000 f8db 	bl	8001f3c <HAL_TIM_MspPostInit>

}
 8001d86:	bf00      	nop
 8001d88:	3770      	adds	r7, #112	@ 0x70
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	bd80      	pop	{r7, pc}
 8001d8e:	bf00      	nop
 8001d90:	200002bc 	.word	0x200002bc
 8001d94:	40012c00 	.word	0x40012c00

08001d98 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b08e      	sub	sp, #56	@ 0x38
 8001d9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d9e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001da2:	2200      	movs	r2, #0
 8001da4:	601a      	str	r2, [r3, #0]
 8001da6:	605a      	str	r2, [r3, #4]
 8001da8:	609a      	str	r2, [r3, #8]
 8001daa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001dac:	f107 031c 	add.w	r3, r7, #28
 8001db0:	2200      	movs	r2, #0
 8001db2:	601a      	str	r2, [r3, #0]
 8001db4:	605a      	str	r2, [r3, #4]
 8001db6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001db8:	463b      	mov	r3, r7
 8001dba:	2200      	movs	r2, #0
 8001dbc:	601a      	str	r2, [r3, #0]
 8001dbe:	605a      	str	r2, [r3, #4]
 8001dc0:	609a      	str	r2, [r3, #8]
 8001dc2:	60da      	str	r2, [r3, #12]
 8001dc4:	611a      	str	r2, [r3, #16]
 8001dc6:	615a      	str	r2, [r3, #20]
 8001dc8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001dca:	4b2c      	ldr	r3, [pc, #176]	@ (8001e7c <MX_TIM2_Init+0xe4>)
 8001dcc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001dd0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 49;
 8001dd2:	4b2a      	ldr	r3, [pc, #168]	@ (8001e7c <MX_TIM2_Init+0xe4>)
 8001dd4:	2231      	movs	r2, #49	@ 0x31
 8001dd6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001dd8:	4b28      	ldr	r3, [pc, #160]	@ (8001e7c <MX_TIM2_Init+0xe4>)
 8001dda:	2200      	movs	r2, #0
 8001ddc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 49999;
 8001dde:	4b27      	ldr	r3, [pc, #156]	@ (8001e7c <MX_TIM2_Init+0xe4>)
 8001de0:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 8001de4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001de6:	4b25      	ldr	r3, [pc, #148]	@ (8001e7c <MX_TIM2_Init+0xe4>)
 8001de8:	2200      	movs	r2, #0
 8001dea:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001dec:	4b23      	ldr	r3, [pc, #140]	@ (8001e7c <MX_TIM2_Init+0xe4>)
 8001dee:	2200      	movs	r2, #0
 8001df0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001df2:	4822      	ldr	r0, [pc, #136]	@ (8001e7c <MX_TIM2_Init+0xe4>)
 8001df4:	f006 fc04 	bl	8008600 <HAL_TIM_Base_Init>
 8001df8:	4603      	mov	r3, r0
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d001      	beq.n	8001e02 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8001dfe:	f7ff fd63 	bl	80018c8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e02:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e06:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001e08:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001e0c:	4619      	mov	r1, r3
 8001e0e:	481b      	ldr	r0, [pc, #108]	@ (8001e7c <MX_TIM2_Init+0xe4>)
 8001e10:	f007 f9e0 	bl	80091d4 <HAL_TIM_ConfigClockSource>
 8001e14:	4603      	mov	r3, r0
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d001      	beq.n	8001e1e <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8001e1a:	f7ff fd55 	bl	80018c8 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 8001e1e:	4817      	ldr	r0, [pc, #92]	@ (8001e7c <MX_TIM2_Init+0xe4>)
 8001e20:	f006 fcf4 	bl	800880c <HAL_TIM_OC_Init>
 8001e24:	4603      	mov	r3, r0
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d001      	beq.n	8001e2e <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8001e2a:	f7ff fd4d 	bl	80018c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e2e:	2300      	movs	r3, #0
 8001e30:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e32:	2300      	movs	r3, #0
 8001e34:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001e36:	f107 031c 	add.w	r3, r7, #28
 8001e3a:	4619      	mov	r1, r3
 8001e3c:	480f      	ldr	r0, [pc, #60]	@ (8001e7c <MX_TIM2_Init+0xe4>)
 8001e3e:	f007 fff1 	bl	8009e24 <HAL_TIMEx_MasterConfigSynchronization>
 8001e42:	4603      	mov	r3, r0
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d001      	beq.n	8001e4c <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8001e48:	f7ff fd3e 	bl	80018c8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001e50:	2300      	movs	r3, #0
 8001e52:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e54:	2300      	movs	r3, #0
 8001e56:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e58:	2300      	movs	r3, #0
 8001e5a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001e5c:	463b      	mov	r3, r7
 8001e5e:	2204      	movs	r2, #4
 8001e60:	4619      	mov	r1, r3
 8001e62:	4806      	ldr	r0, [pc, #24]	@ (8001e7c <MX_TIM2_Init+0xe4>)
 8001e64:	f007 f828 	bl	8008eb8 <HAL_TIM_OC_ConfigChannel>
 8001e68:	4603      	mov	r3, r0
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d001      	beq.n	8001e72 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8001e6e:	f7ff fd2b 	bl	80018c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001e72:	bf00      	nop
 8001e74:	3738      	adds	r7, #56	@ 0x38
 8001e76:	46bd      	mov	sp, r7
 8001e78:	bd80      	pop	{r7, pc}
 8001e7a:	bf00      	nop
 8001e7c:	20000308 	.word	0x20000308

08001e80 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b084      	sub	sp, #16
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	4a29      	ldr	r2, [pc, #164]	@ (8001f34 <HAL_TIM_Base_MspInit+0xb4>)
 8001e8e:	4293      	cmp	r3, r2
 8001e90:	d12f      	bne.n	8001ef2 <HAL_TIM_Base_MspInit+0x72>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001e92:	4b29      	ldr	r3, [pc, #164]	@ (8001f38 <HAL_TIM_Base_MspInit+0xb8>)
 8001e94:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8001e98:	4a27      	ldr	r2, [pc, #156]	@ (8001f38 <HAL_TIM_Base_MspInit+0xb8>)
 8001e9a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001e9e:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8001ea2:	4b25      	ldr	r3, [pc, #148]	@ (8001f38 <HAL_TIM_Base_MspInit+0xb8>)
 8001ea4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8001ea8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001eac:	60fb      	str	r3, [r7, #12]
 8001eae:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_IRQn, 0, 0);
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	2100      	movs	r1, #0
 8001eb4:	2029      	movs	r0, #41	@ 0x29
 8001eb6:	f000 fb45 	bl	8002544 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_IRQn);
 8001eba:	2029      	movs	r0, #41	@ 0x29
 8001ebc:	f000 fb5c 	bl	8002578 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 2, 0);
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	2102      	movs	r1, #2
 8001ec4:	202a      	movs	r0, #42	@ 0x2a
 8001ec6:	f000 fb3d 	bl	8002544 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8001eca:	202a      	movs	r0, #42	@ 0x2a
 8001ecc:	f000 fb54 	bl	8002578 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_IRQn, 2, 0);
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	2102      	movs	r1, #2
 8001ed4:	202b      	movs	r0, #43	@ 0x2b
 8001ed6:	f000 fb35 	bl	8002544 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_IRQn);
 8001eda:	202b      	movs	r0, #43	@ 0x2b
 8001edc:	f000 fb4c 	bl	8002578 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 2, 0);
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	2102      	movs	r1, #2
 8001ee4:	202c      	movs	r0, #44	@ 0x2c
 8001ee6:	f000 fb2d 	bl	8002544 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8001eea:	202c      	movs	r0, #44	@ 0x2c
 8001eec:	f000 fb44 	bl	8002578 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001ef0:	e01b      	b.n	8001f2a <HAL_TIM_Base_MspInit+0xaa>
  else if(tim_baseHandle->Instance==TIM2)
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001efa:	d116      	bne.n	8001f2a <HAL_TIM_Base_MspInit+0xaa>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001efc:	4b0e      	ldr	r3, [pc, #56]	@ (8001f38 <HAL_TIM_Base_MspInit+0xb8>)
 8001efe:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001f02:	4a0d      	ldr	r2, [pc, #52]	@ (8001f38 <HAL_TIM_Base_MspInit+0xb8>)
 8001f04:	f043 0301 	orr.w	r3, r3, #1
 8001f08:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8001f0c:	4b0a      	ldr	r3, [pc, #40]	@ (8001f38 <HAL_TIM_Base_MspInit+0xb8>)
 8001f0e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001f12:	f003 0301 	and.w	r3, r3, #1
 8001f16:	60bb      	str	r3, [r7, #8]
 8001f18:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 3, 0);
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	2103      	movs	r1, #3
 8001f1e:	202d      	movs	r0, #45	@ 0x2d
 8001f20:	f000 fb10 	bl	8002544 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001f24:	202d      	movs	r0, #45	@ 0x2d
 8001f26:	f000 fb27 	bl	8002578 <HAL_NVIC_EnableIRQ>
}
 8001f2a:	bf00      	nop
 8001f2c:	3710      	adds	r7, #16
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	bd80      	pop	{r7, pc}
 8001f32:	bf00      	nop
 8001f34:	40012c00 	.word	0x40012c00
 8001f38:	44020c00 	.word	0x44020c00

08001f3c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b088      	sub	sp, #32
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f44:	f107 030c 	add.w	r3, r7, #12
 8001f48:	2200      	movs	r2, #0
 8001f4a:	601a      	str	r2, [r3, #0]
 8001f4c:	605a      	str	r2, [r3, #4]
 8001f4e:	609a      	str	r2, [r3, #8]
 8001f50:	60da      	str	r2, [r3, #12]
 8001f52:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	4a13      	ldr	r2, [pc, #76]	@ (8001fa8 <HAL_TIM_MspPostInit+0x6c>)
 8001f5a:	4293      	cmp	r3, r2
 8001f5c:	d11f      	bne.n	8001f9e <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f5e:	4b13      	ldr	r3, [pc, #76]	@ (8001fac <HAL_TIM_MspPostInit+0x70>)
 8001f60:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001f64:	4a11      	ldr	r2, [pc, #68]	@ (8001fac <HAL_TIM_MspPostInit+0x70>)
 8001f66:	f043 0301 	orr.w	r3, r3, #1
 8001f6a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001f6e:	4b0f      	ldr	r3, [pc, #60]	@ (8001fac <HAL_TIM_MspPostInit+0x70>)
 8001f70:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001f74:	f003 0301 	and.w	r3, r3, #1
 8001f78:	60bb      	str	r3, [r7, #8]
 8001f7a:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001f7c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001f80:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f82:	2302      	movs	r3, #2
 8001f84:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f86:	2300      	movs	r3, #0
 8001f88:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001f8e:	2301      	movs	r3, #1
 8001f90:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f92:	f107 030c 	add.w	r3, r7, #12
 8001f96:	4619      	mov	r1, r3
 8001f98:	4805      	ldr	r0, [pc, #20]	@ (8001fb0 <HAL_TIM_MspPostInit+0x74>)
 8001f9a:	f001 ff7f 	bl	8003e9c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001f9e:	bf00      	nop
 8001fa0:	3720      	adds	r7, #32
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	bd80      	pop	{r7, pc}
 8001fa6:	bf00      	nop
 8001fa8:	40012c00 	.word	0x40012c00
 8001fac:	44020c00 	.word	0x44020c00
 8001fb0:	42020000 	.word	0x42020000

08001fb4 <MX_USART1_UART_Init>:
DMA_HandleTypeDef handle_GPDMA1_Channel0;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001fb8:	4b22      	ldr	r3, [pc, #136]	@ (8002044 <MX_USART1_UART_Init+0x90>)
 8001fba:	4a23      	ldr	r2, [pc, #140]	@ (8002048 <MX_USART1_UART_Init+0x94>)
 8001fbc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001fbe:	4b21      	ldr	r3, [pc, #132]	@ (8002044 <MX_USART1_UART_Init+0x90>)
 8001fc0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001fc4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001fc6:	4b1f      	ldr	r3, [pc, #124]	@ (8002044 <MX_USART1_UART_Init+0x90>)
 8001fc8:	2200      	movs	r2, #0
 8001fca:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001fcc:	4b1d      	ldr	r3, [pc, #116]	@ (8002044 <MX_USART1_UART_Init+0x90>)
 8001fce:	2200      	movs	r2, #0
 8001fd0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001fd2:	4b1c      	ldr	r3, [pc, #112]	@ (8002044 <MX_USART1_UART_Init+0x90>)
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001fd8:	4b1a      	ldr	r3, [pc, #104]	@ (8002044 <MX_USART1_UART_Init+0x90>)
 8001fda:	220c      	movs	r2, #12
 8001fdc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001fde:	4b19      	ldr	r3, [pc, #100]	@ (8002044 <MX_USART1_UART_Init+0x90>)
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001fe4:	4b17      	ldr	r3, [pc, #92]	@ (8002044 <MX_USART1_UART_Init+0x90>)
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001fea:	4b16      	ldr	r3, [pc, #88]	@ (8002044 <MX_USART1_UART_Init+0x90>)
 8001fec:	2200      	movs	r2, #0
 8001fee:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001ff0:	4b14      	ldr	r3, [pc, #80]	@ (8002044 <MX_USART1_UART_Init+0x90>)
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001ff6:	4b13      	ldr	r3, [pc, #76]	@ (8002044 <MX_USART1_UART_Init+0x90>)
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001ffc:	4811      	ldr	r0, [pc, #68]	@ (8002044 <MX_USART1_UART_Init+0x90>)
 8001ffe:	f008 f8c1 	bl	800a184 <HAL_UART_Init>
 8002002:	4603      	mov	r3, r0
 8002004:	2b00      	cmp	r3, #0
 8002006:	d001      	beq.n	800200c <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8002008:	f7ff fc5e 	bl	80018c8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800200c:	2100      	movs	r1, #0
 800200e:	480d      	ldr	r0, [pc, #52]	@ (8002044 <MX_USART1_UART_Init+0x90>)
 8002010:	f009 fb83 	bl	800b71a <HAL_UARTEx_SetTxFifoThreshold>
 8002014:	4603      	mov	r3, r0
 8002016:	2b00      	cmp	r3, #0
 8002018:	d001      	beq.n	800201e <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 800201a:	f7ff fc55 	bl	80018c8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800201e:	2100      	movs	r1, #0
 8002020:	4808      	ldr	r0, [pc, #32]	@ (8002044 <MX_USART1_UART_Init+0x90>)
 8002022:	f009 fbb8 	bl	800b796 <HAL_UARTEx_SetRxFifoThreshold>
 8002026:	4603      	mov	r3, r0
 8002028:	2b00      	cmp	r3, #0
 800202a:	d001      	beq.n	8002030 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 800202c:	f7ff fc4c 	bl	80018c8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8002030:	4804      	ldr	r0, [pc, #16]	@ (8002044 <MX_USART1_UART_Init+0x90>)
 8002032:	f009 fb39 	bl	800b6a8 <HAL_UARTEx_DisableFifoMode>
 8002036:	4603      	mov	r3, r0
 8002038:	2b00      	cmp	r3, #0
 800203a:	d001      	beq.n	8002040 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 800203c:	f7ff fc44 	bl	80018c8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002040:	bf00      	nop
 8002042:	bd80      	pop	{r7, pc}
 8002044:	20000354 	.word	0x20000354
 8002048:	40013800 	.word	0x40013800

0800204c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b0be      	sub	sp, #248	@ 0xf8
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002054:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8002058:	2200      	movs	r2, #0
 800205a:	601a      	str	r2, [r3, #0]
 800205c:	605a      	str	r2, [r3, #4]
 800205e:	609a      	str	r2, [r3, #8]
 8002060:	60da      	str	r2, [r3, #12]
 8002062:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002064:	f107 0310 	add.w	r3, r7, #16
 8002068:	22d0      	movs	r2, #208	@ 0xd0
 800206a:	2100      	movs	r1, #0
 800206c:	4618      	mov	r0, r3
 800206e:	f009 fe29 	bl	800bcc4 <memset>
  if(uartHandle->Instance==USART1)
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	4a4c      	ldr	r2, [pc, #304]	@ (80021a8 <HAL_UART_MspInit+0x15c>)
 8002078:	4293      	cmp	r3, r2
 800207a:	f040 8090 	bne.w	800219e <HAL_UART_MspInit+0x152>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800207e:	f04f 0201 	mov.w	r2, #1
 8002082:	f04f 0300 	mov.w	r3, #0
 8002086:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800208a:	2300      	movs	r3, #0
 800208c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800208e:	f107 0310 	add.w	r3, r7, #16
 8002092:	4618      	mov	r0, r3
 8002094:	f003 f830 	bl	80050f8 <HAL_RCCEx_PeriphCLKConfig>
 8002098:	4603      	mov	r3, r0
 800209a:	2b00      	cmp	r3, #0
 800209c:	d001      	beq.n	80020a2 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 800209e:	f7ff fc13 	bl	80018c8 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80020a2:	4b42      	ldr	r3, [pc, #264]	@ (80021ac <HAL_UART_MspInit+0x160>)
 80020a4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80020a8:	4a40      	ldr	r2, [pc, #256]	@ (80021ac <HAL_UART_MspInit+0x160>)
 80020aa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80020ae:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 80020b2:	4b3e      	ldr	r3, [pc, #248]	@ (80021ac <HAL_UART_MspInit+0x160>)
 80020b4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80020b8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80020bc:	60fb      	str	r3, [r7, #12]
 80020be:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020c0:	4b3a      	ldr	r3, [pc, #232]	@ (80021ac <HAL_UART_MspInit+0x160>)
 80020c2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80020c6:	4a39      	ldr	r2, [pc, #228]	@ (80021ac <HAL_UART_MspInit+0x160>)
 80020c8:	f043 0302 	orr.w	r3, r3, #2
 80020cc:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80020d0:	4b36      	ldr	r3, [pc, #216]	@ (80021ac <HAL_UART_MspInit+0x160>)
 80020d2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80020d6:	f003 0302 	and.w	r3, r3, #2
 80020da:	60bb      	str	r3, [r7, #8]
 80020dc:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB14     ------> USART1_TX
    PB15     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80020de:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 80020e2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020e6:	2302      	movs	r3, #2
 80020e8:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ec:	2300      	movs	r3, #0
 80020ee:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020f2:	2300      	movs	r3, #0
 80020f4:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 80020f8:	2304      	movs	r3, #4
 80020fa:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020fe:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8002102:	4619      	mov	r1, r3
 8002104:	482a      	ldr	r0, [pc, #168]	@ (80021b0 <HAL_UART_MspInit+0x164>)
 8002106:	f001 fec9 	bl	8003e9c <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* GPDMA1_REQUEST_USART1_RX Init */
    handle_GPDMA1_Channel0.Instance = GPDMA1_Channel0;
 800210a:	4b2a      	ldr	r3, [pc, #168]	@ (80021b4 <HAL_UART_MspInit+0x168>)
 800210c:	4a2a      	ldr	r2, [pc, #168]	@ (80021b8 <HAL_UART_MspInit+0x16c>)
 800210e:	601a      	str	r2, [r3, #0]
    handle_GPDMA1_Channel0.Init.Request = GPDMA1_REQUEST_USART1_RX;
 8002110:	4b28      	ldr	r3, [pc, #160]	@ (80021b4 <HAL_UART_MspInit+0x168>)
 8002112:	2215      	movs	r2, #21
 8002114:	605a      	str	r2, [r3, #4]
    handle_GPDMA1_Channel0.Init.BlkHWRequest = DMA_BREQ_SINGLE_BURST;
 8002116:	4b27      	ldr	r3, [pc, #156]	@ (80021b4 <HAL_UART_MspInit+0x168>)
 8002118:	2200      	movs	r2, #0
 800211a:	609a      	str	r2, [r3, #8]
    handle_GPDMA1_Channel0.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800211c:	4b25      	ldr	r3, [pc, #148]	@ (80021b4 <HAL_UART_MspInit+0x168>)
 800211e:	2200      	movs	r2, #0
 8002120:	60da      	str	r2, [r3, #12]
    handle_GPDMA1_Channel0.Init.SrcInc = DMA_SINC_FIXED;
 8002122:	4b24      	ldr	r3, [pc, #144]	@ (80021b4 <HAL_UART_MspInit+0x168>)
 8002124:	2200      	movs	r2, #0
 8002126:	611a      	str	r2, [r3, #16]
    handle_GPDMA1_Channel0.Init.DestInc = DMA_DINC_FIXED;
 8002128:	4b22      	ldr	r3, [pc, #136]	@ (80021b4 <HAL_UART_MspInit+0x168>)
 800212a:	2200      	movs	r2, #0
 800212c:	615a      	str	r2, [r3, #20]
    handle_GPDMA1_Channel0.Init.SrcDataWidth = DMA_SRC_DATAWIDTH_BYTE;
 800212e:	4b21      	ldr	r3, [pc, #132]	@ (80021b4 <HAL_UART_MspInit+0x168>)
 8002130:	2200      	movs	r2, #0
 8002132:	619a      	str	r2, [r3, #24]
    handle_GPDMA1_Channel0.Init.DestDataWidth = DMA_DEST_DATAWIDTH_BYTE;
 8002134:	4b1f      	ldr	r3, [pc, #124]	@ (80021b4 <HAL_UART_MspInit+0x168>)
 8002136:	2200      	movs	r2, #0
 8002138:	61da      	str	r2, [r3, #28]
    handle_GPDMA1_Channel0.Init.Priority = DMA_LOW_PRIORITY_LOW_WEIGHT;
 800213a:	4b1e      	ldr	r3, [pc, #120]	@ (80021b4 <HAL_UART_MspInit+0x168>)
 800213c:	2200      	movs	r2, #0
 800213e:	621a      	str	r2, [r3, #32]
    handle_GPDMA1_Channel0.Init.SrcBurstLength = 1;
 8002140:	4b1c      	ldr	r3, [pc, #112]	@ (80021b4 <HAL_UART_MspInit+0x168>)
 8002142:	2201      	movs	r2, #1
 8002144:	625a      	str	r2, [r3, #36]	@ 0x24
    handle_GPDMA1_Channel0.Init.DestBurstLength = 1;
 8002146:	4b1b      	ldr	r3, [pc, #108]	@ (80021b4 <HAL_UART_MspInit+0x168>)
 8002148:	2201      	movs	r2, #1
 800214a:	629a      	str	r2, [r3, #40]	@ 0x28
    handle_GPDMA1_Channel0.Init.TransferAllocatedPort = DMA_SRC_ALLOCATED_PORT0|DMA_DEST_ALLOCATED_PORT0;
 800214c:	4b19      	ldr	r3, [pc, #100]	@ (80021b4 <HAL_UART_MspInit+0x168>)
 800214e:	2200      	movs	r2, #0
 8002150:	62da      	str	r2, [r3, #44]	@ 0x2c
    handle_GPDMA1_Channel0.Init.TransferEventMode = DMA_TCEM_BLOCK_TRANSFER;
 8002152:	4b18      	ldr	r3, [pc, #96]	@ (80021b4 <HAL_UART_MspInit+0x168>)
 8002154:	2200      	movs	r2, #0
 8002156:	631a      	str	r2, [r3, #48]	@ 0x30
    handle_GPDMA1_Channel0.Init.Mode = DMA_NORMAL;
 8002158:	4b16      	ldr	r3, [pc, #88]	@ (80021b4 <HAL_UART_MspInit+0x168>)
 800215a:	2200      	movs	r2, #0
 800215c:	635a      	str	r2, [r3, #52]	@ 0x34
    if (HAL_DMA_Init(&handle_GPDMA1_Channel0) != HAL_OK)
 800215e:	4815      	ldr	r0, [pc, #84]	@ (80021b4 <HAL_UART_MspInit+0x168>)
 8002160:	f000 fac8 	bl	80026f4 <HAL_DMA_Init>
 8002164:	4603      	mov	r3, r0
 8002166:	2b00      	cmp	r3, #0
 8002168:	d001      	beq.n	800216e <HAL_UART_MspInit+0x122>
    {
      Error_Handler();
 800216a:	f7ff fbad 	bl	80018c8 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle, hdmarx, handle_GPDMA1_Channel0);
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	4a10      	ldr	r2, [pc, #64]	@ (80021b4 <HAL_UART_MspInit+0x168>)
 8002172:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8002176:	4a0f      	ldr	r2, [pc, #60]	@ (80021b4 <HAL_UART_MspInit+0x168>)
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	65d3      	str	r3, [r2, #92]	@ 0x5c

    if (HAL_DMA_ConfigChannelAttributes(&handle_GPDMA1_Channel0, DMA_CHANNEL_NPRIV) != HAL_OK)
 800217c:	2110      	movs	r1, #16
 800217e:	480d      	ldr	r0, [pc, #52]	@ (80021b4 <HAL_UART_MspInit+0x168>)
 8002180:	f000 fe4a 	bl	8002e18 <HAL_DMA_ConfigChannelAttributes>
 8002184:	4603      	mov	r3, r0
 8002186:	2b00      	cmp	r3, #0
 8002188:	d001      	beq.n	800218e <HAL_UART_MspInit+0x142>
    {
      Error_Handler();
 800218a:	f7ff fb9d 	bl	80018c8 <Error_Handler>
    }

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 800218e:	2200      	movs	r2, #0
 8002190:	2101      	movs	r1, #1
 8002192:	203a      	movs	r0, #58	@ 0x3a
 8002194:	f000 f9d6 	bl	8002544 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002198:	203a      	movs	r0, #58	@ 0x3a
 800219a:	f000 f9ed 	bl	8002578 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800219e:	bf00      	nop
 80021a0:	37f8      	adds	r7, #248	@ 0xf8
 80021a2:	46bd      	mov	sp, r7
 80021a4:	bd80      	pop	{r7, pc}
 80021a6:	bf00      	nop
 80021a8:	40013800 	.word	0x40013800
 80021ac:	44020c00 	.word	0x44020c00
 80021b0:	42020400 	.word	0x42020400
 80021b4:	200003e8 	.word	0x200003e8
 80021b8:	40020050 	.word	0x40020050

080021bc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80021bc:	480d      	ldr	r0, [pc, #52]	@ (80021f4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80021be:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80021c0:	f7ff fcbc 	bl	8001b3c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80021c4:	480c      	ldr	r0, [pc, #48]	@ (80021f8 <LoopForever+0x6>)
  ldr r1, =_edata
 80021c6:	490d      	ldr	r1, [pc, #52]	@ (80021fc <LoopForever+0xa>)
  ldr r2, =_sidata
 80021c8:	4a0d      	ldr	r2, [pc, #52]	@ (8002200 <LoopForever+0xe>)
  movs r3, #0
 80021ca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80021cc:	e002      	b.n	80021d4 <LoopCopyDataInit>

080021ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80021ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80021d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80021d2:	3304      	adds	r3, #4

080021d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80021d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80021d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80021d8:	d3f9      	bcc.n	80021ce <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80021da:	4a0a      	ldr	r2, [pc, #40]	@ (8002204 <LoopForever+0x12>)
  ldr r4, =_ebss
 80021dc:	4c0a      	ldr	r4, [pc, #40]	@ (8002208 <LoopForever+0x16>)
  movs r3, #0
 80021de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80021e0:	e001      	b.n	80021e6 <LoopFillZerobss>

080021e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80021e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80021e4:	3204      	adds	r2, #4

080021e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80021e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80021e8:	d3fb      	bcc.n	80021e2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80021ea:	f009 fdbf 	bl	800bd6c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80021ee:	f7ff fa07 	bl	8001600 <main>

080021f2 <LoopForever>:

LoopForever:
    b LoopForever
 80021f2:	e7fe      	b.n	80021f2 <LoopForever>
  ldr   r0, =_estack
 80021f4:	20044000 	.word	0x20044000
  ldr r0, =_sdata
 80021f8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80021fc:	200000ec 	.word	0x200000ec
  ldr r2, =_sidata
 8002200:	0800c934 	.word	0x0800c934
  ldr r2, =_sbss
 8002204:	200000ec 	.word	0x200000ec
  ldr r4, =_ebss
 8002208:	200005b0 	.word	0x200005b0

0800220c <ADC1_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800220c:	e7fe      	b.n	800220c <ADC1_IRQHandler>
	...

08002210 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002214:	2003      	movs	r0, #3
 8002216:	f000 f98a 	bl	800252e <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 800221a:	f002 fde3 	bl	8004de4 <HAL_RCC_GetSysClockFreq>
 800221e:	4602      	mov	r2, r0
 8002220:	4b0c      	ldr	r3, [pc, #48]	@ (8002254 <HAL_Init+0x44>)
 8002222:	6a1b      	ldr	r3, [r3, #32]
 8002224:	f003 030f 	and.w	r3, r3, #15
 8002228:	490b      	ldr	r1, [pc, #44]	@ (8002258 <HAL_Init+0x48>)
 800222a:	5ccb      	ldrb	r3, [r1, r3]
 800222c:	fa22 f303 	lsr.w	r3, r2, r3
 8002230:	4a0a      	ldr	r2, [pc, #40]	@ (800225c <HAL_Init+0x4c>)
 8002232:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8002234:	2004      	movs	r0, #4
 8002236:	f000 f9cf 	bl	80025d8 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800223a:	2000      	movs	r0, #0
 800223c:	f000 f810 	bl	8002260 <HAL_InitTick>
 8002240:	4603      	mov	r3, r0
 8002242:	2b00      	cmp	r3, #0
 8002244:	d001      	beq.n	800224a <HAL_Init+0x3a>
  {
    return HAL_ERROR;
 8002246:	2301      	movs	r3, #1
 8002248:	e002      	b.n	8002250 <HAL_Init+0x40>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800224a:	f7ff fb43 	bl	80018d4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800224e:	2300      	movs	r3, #0
}
 8002250:	4618      	mov	r0, r3
 8002252:	bd80      	pop	{r7, pc}
 8002254:	44020c00 	.word	0x44020c00
 8002258:	0800c8a0 	.word	0x0800c8a0
 800225c:	20000084 	.word	0x20000084

08002260 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	b084      	sub	sp, #16
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8002268:	2300      	movs	r3, #0
 800226a:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 800226c:	4b33      	ldr	r3, [pc, #204]	@ (800233c <HAL_InitTick+0xdc>)
 800226e:	781b      	ldrb	r3, [r3, #0]
 8002270:	2b00      	cmp	r3, #0
 8002272:	d101      	bne.n	8002278 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 8002274:	2301      	movs	r3, #1
 8002276:	e05c      	b.n	8002332 <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8002278:	4b31      	ldr	r3, [pc, #196]	@ (8002340 <HAL_InitTick+0xe0>)
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	f003 0304 	and.w	r3, r3, #4
 8002280:	2b04      	cmp	r3, #4
 8002282:	d10c      	bne.n	800229e <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8002284:	4b2f      	ldr	r3, [pc, #188]	@ (8002344 <HAL_InitTick+0xe4>)
 8002286:	681a      	ldr	r2, [r3, #0]
 8002288:	4b2c      	ldr	r3, [pc, #176]	@ (800233c <HAL_InitTick+0xdc>)
 800228a:	781b      	ldrb	r3, [r3, #0]
 800228c:	4619      	mov	r1, r3
 800228e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002292:	fbb3 f3f1 	udiv	r3, r3, r1
 8002296:	fbb2 f3f3 	udiv	r3, r2, r3
 800229a:	60fb      	str	r3, [r7, #12]
 800229c:	e037      	b.n	800230e <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 800229e:	f000 f9f3 	bl	8002688 <HAL_SYSTICK_GetCLKSourceConfig>
 80022a2:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 80022a4:	68bb      	ldr	r3, [r7, #8]
 80022a6:	2b02      	cmp	r3, #2
 80022a8:	d023      	beq.n	80022f2 <HAL_InitTick+0x92>
 80022aa:	68bb      	ldr	r3, [r7, #8]
 80022ac:	2b02      	cmp	r3, #2
 80022ae:	d82d      	bhi.n	800230c <HAL_InitTick+0xac>
 80022b0:	68bb      	ldr	r3, [r7, #8]
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d003      	beq.n	80022be <HAL_InitTick+0x5e>
 80022b6:	68bb      	ldr	r3, [r7, #8]
 80022b8:	2b01      	cmp	r3, #1
 80022ba:	d00d      	beq.n	80022d8 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 80022bc:	e026      	b.n	800230c <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 80022be:	4b21      	ldr	r3, [pc, #132]	@ (8002344 <HAL_InitTick+0xe4>)
 80022c0:	681a      	ldr	r2, [r3, #0]
 80022c2:	4b1e      	ldr	r3, [pc, #120]	@ (800233c <HAL_InitTick+0xdc>)
 80022c4:	781b      	ldrb	r3, [r3, #0]
 80022c6:	4619      	mov	r1, r3
 80022c8:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 80022cc:	fbb3 f3f1 	udiv	r3, r3, r1
 80022d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80022d4:	60fb      	str	r3, [r7, #12]
        break;
 80022d6:	e01a      	b.n	800230e <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 80022d8:	4b18      	ldr	r3, [pc, #96]	@ (800233c <HAL_InitTick+0xdc>)
 80022da:	781b      	ldrb	r3, [r3, #0]
 80022dc:	461a      	mov	r2, r3
 80022de:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80022e2:	fbb3 f3f2 	udiv	r3, r3, r2
 80022e6:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 80022ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80022ee:	60fb      	str	r3, [r7, #12]
        break;
 80022f0:	e00d      	b.n	800230e <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 80022f2:	4b12      	ldr	r3, [pc, #72]	@ (800233c <HAL_InitTick+0xdc>)
 80022f4:	781b      	ldrb	r3, [r3, #0]
 80022f6:	461a      	mov	r2, r3
 80022f8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80022fc:	fbb3 f3f2 	udiv	r3, r3, r2
 8002300:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002304:	fbb2 f3f3 	udiv	r3, r2, r3
 8002308:	60fb      	str	r3, [r7, #12]
        break;
 800230a:	e000      	b.n	800230e <HAL_InitTick+0xae>
        break;
 800230c:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 800230e:	68f8      	ldr	r0, [r7, #12]
 8002310:	f000 f940 	bl	8002594 <HAL_SYSTICK_Config>
 8002314:	4603      	mov	r3, r0
 8002316:	2b00      	cmp	r3, #0
 8002318:	d001      	beq.n	800231e <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 800231a:	2301      	movs	r3, #1
 800231c:	e009      	b.n	8002332 <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800231e:	2200      	movs	r2, #0
 8002320:	6879      	ldr	r1, [r7, #4]
 8002322:	f04f 30ff 	mov.w	r0, #4294967295
 8002326:	f000 f90d 	bl	8002544 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 800232a:	4a07      	ldr	r2, [pc, #28]	@ (8002348 <HAL_InitTick+0xe8>)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8002330:	2300      	movs	r3, #0
}
 8002332:	4618      	mov	r0, r3
 8002334:	3710      	adds	r7, #16
 8002336:	46bd      	mov	sp, r7
 8002338:	bd80      	pop	{r7, pc}
 800233a:	bf00      	nop
 800233c:	2000008c 	.word	0x2000008c
 8002340:	e000e010 	.word	0xe000e010
 8002344:	20000084 	.word	0x20000084
 8002348:	20000088 	.word	0x20000088

0800234c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800234c:	b480      	push	{r7}
 800234e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002350:	4b06      	ldr	r3, [pc, #24]	@ (800236c <HAL_IncTick+0x20>)
 8002352:	781b      	ldrb	r3, [r3, #0]
 8002354:	461a      	mov	r2, r3
 8002356:	4b06      	ldr	r3, [pc, #24]	@ (8002370 <HAL_IncTick+0x24>)
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	4413      	add	r3, r2
 800235c:	4a04      	ldr	r2, [pc, #16]	@ (8002370 <HAL_IncTick+0x24>)
 800235e:	6013      	str	r3, [r2, #0]
}
 8002360:	bf00      	nop
 8002362:	46bd      	mov	sp, r7
 8002364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002368:	4770      	bx	lr
 800236a:	bf00      	nop
 800236c:	2000008c 	.word	0x2000008c
 8002370:	20000460 	.word	0x20000460

08002374 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002374:	b480      	push	{r7}
 8002376:	af00      	add	r7, sp, #0
  return uwTick;
 8002378:	4b03      	ldr	r3, [pc, #12]	@ (8002388 <HAL_GetTick+0x14>)
 800237a:	681b      	ldr	r3, [r3, #0]
}
 800237c:	4618      	mov	r0, r3
 800237e:	46bd      	mov	sp, r7
 8002380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002384:	4770      	bx	lr
 8002386:	bf00      	nop
 8002388:	20000460 	.word	0x20000460

0800238c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	b084      	sub	sp, #16
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002394:	f7ff ffee 	bl	8002374 <HAL_GetTick>
 8002398:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023a4:	d005      	beq.n	80023b2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80023a6:	4b0a      	ldr	r3, [pc, #40]	@ (80023d0 <HAL_Delay+0x44>)
 80023a8:	781b      	ldrb	r3, [r3, #0]
 80023aa:	461a      	mov	r2, r3
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	4413      	add	r3, r2
 80023b0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80023b2:	bf00      	nop
 80023b4:	f7ff ffde 	bl	8002374 <HAL_GetTick>
 80023b8:	4602      	mov	r2, r0
 80023ba:	68bb      	ldr	r3, [r7, #8]
 80023bc:	1ad3      	subs	r3, r2, r3
 80023be:	68fa      	ldr	r2, [r7, #12]
 80023c0:	429a      	cmp	r2, r3
 80023c2:	d8f7      	bhi.n	80023b4 <HAL_Delay+0x28>
  {
  }
}
 80023c4:	bf00      	nop
 80023c6:	bf00      	nop
 80023c8:	3710      	adds	r7, #16
 80023ca:	46bd      	mov	sp, r7
 80023cc:	bd80      	pop	{r7, pc}
 80023ce:	bf00      	nop
 80023d0:	2000008c 	.word	0x2000008c

080023d4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023d4:	b480      	push	{r7}
 80023d6:	b085      	sub	sp, #20
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	f003 0307 	and.w	r3, r3, #7
 80023e2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80023e4:	4b0c      	ldr	r3, [pc, #48]	@ (8002418 <__NVIC_SetPriorityGrouping+0x44>)
 80023e6:	68db      	ldr	r3, [r3, #12]
 80023e8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80023ea:	68ba      	ldr	r2, [r7, #8]
 80023ec:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80023f0:	4013      	ands	r3, r2
 80023f2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80023f8:	68bb      	ldr	r3, [r7, #8]
 80023fa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80023fc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002400:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002404:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002406:	4a04      	ldr	r2, [pc, #16]	@ (8002418 <__NVIC_SetPriorityGrouping+0x44>)
 8002408:	68bb      	ldr	r3, [r7, #8]
 800240a:	60d3      	str	r3, [r2, #12]
}
 800240c:	bf00      	nop
 800240e:	3714      	adds	r7, #20
 8002410:	46bd      	mov	sp, r7
 8002412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002416:	4770      	bx	lr
 8002418:	e000ed00 	.word	0xe000ed00

0800241c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800241c:	b480      	push	{r7}
 800241e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002420:	4b04      	ldr	r3, [pc, #16]	@ (8002434 <__NVIC_GetPriorityGrouping+0x18>)
 8002422:	68db      	ldr	r3, [r3, #12]
 8002424:	0a1b      	lsrs	r3, r3, #8
 8002426:	f003 0307 	and.w	r3, r3, #7
}
 800242a:	4618      	mov	r0, r3
 800242c:	46bd      	mov	sp, r7
 800242e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002432:	4770      	bx	lr
 8002434:	e000ed00 	.word	0xe000ed00

08002438 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002438:	b480      	push	{r7}
 800243a:	b083      	sub	sp, #12
 800243c:	af00      	add	r7, sp, #0
 800243e:	4603      	mov	r3, r0
 8002440:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002442:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002446:	2b00      	cmp	r3, #0
 8002448:	db0b      	blt.n	8002462 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800244a:	88fb      	ldrh	r3, [r7, #6]
 800244c:	f003 021f 	and.w	r2, r3, #31
 8002450:	4907      	ldr	r1, [pc, #28]	@ (8002470 <__NVIC_EnableIRQ+0x38>)
 8002452:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002456:	095b      	lsrs	r3, r3, #5
 8002458:	2001      	movs	r0, #1
 800245a:	fa00 f202 	lsl.w	r2, r0, r2
 800245e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002462:	bf00      	nop
 8002464:	370c      	adds	r7, #12
 8002466:	46bd      	mov	sp, r7
 8002468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246c:	4770      	bx	lr
 800246e:	bf00      	nop
 8002470:	e000e100 	.word	0xe000e100

08002474 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002474:	b480      	push	{r7}
 8002476:	b083      	sub	sp, #12
 8002478:	af00      	add	r7, sp, #0
 800247a:	4603      	mov	r3, r0
 800247c:	6039      	str	r1, [r7, #0]
 800247e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002480:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002484:	2b00      	cmp	r3, #0
 8002486:	db0a      	blt.n	800249e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002488:	683b      	ldr	r3, [r7, #0]
 800248a:	b2da      	uxtb	r2, r3
 800248c:	490c      	ldr	r1, [pc, #48]	@ (80024c0 <__NVIC_SetPriority+0x4c>)
 800248e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002492:	0112      	lsls	r2, r2, #4
 8002494:	b2d2      	uxtb	r2, r2
 8002496:	440b      	add	r3, r1
 8002498:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800249c:	e00a      	b.n	80024b4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800249e:	683b      	ldr	r3, [r7, #0]
 80024a0:	b2da      	uxtb	r2, r3
 80024a2:	4908      	ldr	r1, [pc, #32]	@ (80024c4 <__NVIC_SetPriority+0x50>)
 80024a4:	88fb      	ldrh	r3, [r7, #6]
 80024a6:	f003 030f 	and.w	r3, r3, #15
 80024aa:	3b04      	subs	r3, #4
 80024ac:	0112      	lsls	r2, r2, #4
 80024ae:	b2d2      	uxtb	r2, r2
 80024b0:	440b      	add	r3, r1
 80024b2:	761a      	strb	r2, [r3, #24]
}
 80024b4:	bf00      	nop
 80024b6:	370c      	adds	r7, #12
 80024b8:	46bd      	mov	sp, r7
 80024ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024be:	4770      	bx	lr
 80024c0:	e000e100 	.word	0xe000e100
 80024c4:	e000ed00 	.word	0xe000ed00

080024c8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80024c8:	b480      	push	{r7}
 80024ca:	b089      	sub	sp, #36	@ 0x24
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	60f8      	str	r0, [r7, #12]
 80024d0:	60b9      	str	r1, [r7, #8]
 80024d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	f003 0307 	and.w	r3, r3, #7
 80024da:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80024dc:	69fb      	ldr	r3, [r7, #28]
 80024de:	f1c3 0307 	rsb	r3, r3, #7
 80024e2:	2b04      	cmp	r3, #4
 80024e4:	bf28      	it	cs
 80024e6:	2304      	movcs	r3, #4
 80024e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80024ea:	69fb      	ldr	r3, [r7, #28]
 80024ec:	3304      	adds	r3, #4
 80024ee:	2b06      	cmp	r3, #6
 80024f0:	d902      	bls.n	80024f8 <NVIC_EncodePriority+0x30>
 80024f2:	69fb      	ldr	r3, [r7, #28]
 80024f4:	3b03      	subs	r3, #3
 80024f6:	e000      	b.n	80024fa <NVIC_EncodePriority+0x32>
 80024f8:	2300      	movs	r3, #0
 80024fa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024fc:	f04f 32ff 	mov.w	r2, #4294967295
 8002500:	69bb      	ldr	r3, [r7, #24]
 8002502:	fa02 f303 	lsl.w	r3, r2, r3
 8002506:	43da      	mvns	r2, r3
 8002508:	68bb      	ldr	r3, [r7, #8]
 800250a:	401a      	ands	r2, r3
 800250c:	697b      	ldr	r3, [r7, #20]
 800250e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002510:	f04f 31ff 	mov.w	r1, #4294967295
 8002514:	697b      	ldr	r3, [r7, #20]
 8002516:	fa01 f303 	lsl.w	r3, r1, r3
 800251a:	43d9      	mvns	r1, r3
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002520:	4313      	orrs	r3, r2
         );
}
 8002522:	4618      	mov	r0, r3
 8002524:	3724      	adds	r7, #36	@ 0x24
 8002526:	46bd      	mov	sp, r7
 8002528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252c:	4770      	bx	lr

0800252e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800252e:	b580      	push	{r7, lr}
 8002530:	b082      	sub	sp, #8
 8002532:	af00      	add	r7, sp, #0
 8002534:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002536:	6878      	ldr	r0, [r7, #4]
 8002538:	f7ff ff4c 	bl	80023d4 <__NVIC_SetPriorityGrouping>
}
 800253c:	bf00      	nop
 800253e:	3708      	adds	r7, #8
 8002540:	46bd      	mov	sp, r7
 8002542:	bd80      	pop	{r7, pc}

08002544 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	b086      	sub	sp, #24
 8002548:	af00      	add	r7, sp, #0
 800254a:	4603      	mov	r3, r0
 800254c:	60b9      	str	r1, [r7, #8]
 800254e:	607a      	str	r2, [r7, #4]
 8002550:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002552:	f7ff ff63 	bl	800241c <__NVIC_GetPriorityGrouping>
 8002556:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002558:	687a      	ldr	r2, [r7, #4]
 800255a:	68b9      	ldr	r1, [r7, #8]
 800255c:	6978      	ldr	r0, [r7, #20]
 800255e:	f7ff ffb3 	bl	80024c8 <NVIC_EncodePriority>
 8002562:	4602      	mov	r2, r0
 8002564:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002568:	4611      	mov	r1, r2
 800256a:	4618      	mov	r0, r3
 800256c:	f7ff ff82 	bl	8002474 <__NVIC_SetPriority>
}
 8002570:	bf00      	nop
 8002572:	3718      	adds	r7, #24
 8002574:	46bd      	mov	sp, r7
 8002576:	bd80      	pop	{r7, pc}

08002578 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32h5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	b082      	sub	sp, #8
 800257c:	af00      	add	r7, sp, #0
 800257e:	4603      	mov	r3, r0
 8002580:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002582:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002586:	4618      	mov	r0, r3
 8002588:	f7ff ff56 	bl	8002438 <__NVIC_EnableIRQ>
}
 800258c:	bf00      	nop
 800258e:	3708      	adds	r7, #8
 8002590:	46bd      	mov	sp, r7
 8002592:	bd80      	pop	{r7, pc}

08002594 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002594:	b480      	push	{r7}
 8002596:	b083      	sub	sp, #12
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	3b01      	subs	r3, #1
 80025a0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80025a4:	d301      	bcc.n	80025aa <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 80025a6:	2301      	movs	r3, #1
 80025a8:	e00d      	b.n	80025c6 <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 80025aa:	4a0a      	ldr	r2, [pc, #40]	@ (80025d4 <HAL_SYSTICK_Config+0x40>)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	3b01      	subs	r3, #1
 80025b0:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 80025b2:	4b08      	ldr	r3, [pc, #32]	@ (80025d4 <HAL_SYSTICK_Config+0x40>)
 80025b4:	2200      	movs	r2, #0
 80025b6:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 80025b8:	4b06      	ldr	r3, [pc, #24]	@ (80025d4 <HAL_SYSTICK_Config+0x40>)
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	4a05      	ldr	r2, [pc, #20]	@ (80025d4 <HAL_SYSTICK_Config+0x40>)
 80025be:	f043 0303 	orr.w	r3, r3, #3
 80025c2:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 80025c4:	2300      	movs	r3, #0
}
 80025c6:	4618      	mov	r0, r3
 80025c8:	370c      	adds	r7, #12
 80025ca:	46bd      	mov	sp, r7
 80025cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d0:	4770      	bx	lr
 80025d2:	bf00      	nop
 80025d4:	e000e010 	.word	0xe000e010

080025d8 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80025d8:	b480      	push	{r7}
 80025da:	b083      	sub	sp, #12
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	2b04      	cmp	r3, #4
 80025e4:	d844      	bhi.n	8002670 <HAL_SYSTICK_CLKSourceConfig+0x98>
 80025e6:	a201      	add	r2, pc, #4	@ (adr r2, 80025ec <HAL_SYSTICK_CLKSourceConfig+0x14>)
 80025e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80025ec:	0800260f 	.word	0x0800260f
 80025f0:	0800262d 	.word	0x0800262d
 80025f4:	0800264f 	.word	0x0800264f
 80025f8:	08002671 	.word	0x08002671
 80025fc:	08002601 	.word	0x08002601
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8002600:	4b1f      	ldr	r3, [pc, #124]	@ (8002680 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	4a1e      	ldr	r2, [pc, #120]	@ (8002680 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002606:	f043 0304 	orr.w	r3, r3, #4
 800260a:	6013      	str	r3, [r2, #0]
      break;
 800260c:	e031      	b.n	8002672 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 800260e:	4b1c      	ldr	r3, [pc, #112]	@ (8002680 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	4a1b      	ldr	r2, [pc, #108]	@ (8002680 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002614:	f023 0304 	bic.w	r3, r3, #4
 8002618:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, (0x00000000U));
 800261a:	4b1a      	ldr	r3, [pc, #104]	@ (8002684 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800261c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8002620:	4a18      	ldr	r2, [pc, #96]	@ (8002684 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002622:	f023 030c 	bic.w	r3, r3, #12
 8002626:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 800262a:	e022      	b.n	8002672 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 800262c:	4b14      	ldr	r3, [pc, #80]	@ (8002680 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	4a13      	ldr	r2, [pc, #76]	@ (8002680 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002632:	f023 0304 	bic.w	r3, r3, #4
 8002636:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
 8002638:	4b12      	ldr	r3, [pc, #72]	@ (8002684 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800263a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800263e:	f023 030c 	bic.w	r3, r3, #12
 8002642:	4a10      	ldr	r2, [pc, #64]	@ (8002684 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002644:	f043 0304 	orr.w	r3, r3, #4
 8002648:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 800264c:	e011      	b.n	8002672 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 800264e:	4b0c      	ldr	r3, [pc, #48]	@ (8002680 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	4a0b      	ldr	r2, [pc, #44]	@ (8002680 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002654:	f023 0304 	bic.w	r3, r3, #4
 8002658:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_1);
 800265a:	4b0a      	ldr	r3, [pc, #40]	@ (8002684 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800265c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8002660:	f023 030c 	bic.w	r3, r3, #12
 8002664:	4a07      	ldr	r2, [pc, #28]	@ (8002684 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002666:	f043 0308 	orr.w	r3, r3, #8
 800266a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 800266e:	e000      	b.n	8002672 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 8002670:	bf00      	nop
  }
}
 8002672:	bf00      	nop
 8002674:	370c      	adds	r7, #12
 8002676:	46bd      	mov	sp, r7
 8002678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267c:	4770      	bx	lr
 800267e:	bf00      	nop
 8002680:	e000e010 	.word	0xe000e010
 8002684:	44020c00 	.word	0x44020c00

08002688 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 8002688:	b480      	push	{r7}
 800268a:	b083      	sub	sp, #12
 800268c:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 800268e:	4b17      	ldr	r3, [pc, #92]	@ (80026ec <HAL_SYSTICK_GetCLKSourceConfig+0x64>)
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f003 0304 	and.w	r3, r3, #4
 8002696:	2b00      	cmp	r3, #0
 8002698:	d002      	beq.n	80026a0 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 800269a:	2304      	movs	r3, #4
 800269c:	607b      	str	r3, [r7, #4]
 800269e:	e01e      	b.n	80026de <HAL_SYSTICK_GetCLKSourceConfig+0x56>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL);
 80026a0:	4b13      	ldr	r3, [pc, #76]	@ (80026f0 <HAL_SYSTICK_GetCLKSourceConfig+0x68>)
 80026a2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80026a6:	f003 030c 	and.w	r3, r3, #12
 80026aa:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 80026ac:	683b      	ldr	r3, [r7, #0]
 80026ae:	2b08      	cmp	r3, #8
 80026b0:	d00f      	beq.n	80026d2 <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 80026b2:	683b      	ldr	r3, [r7, #0]
 80026b4:	2b08      	cmp	r3, #8
 80026b6:	d80f      	bhi.n	80026d8 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 80026b8:	683b      	ldr	r3, [r7, #0]
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d003      	beq.n	80026c6 <HAL_SYSTICK_GetCLKSourceConfig+0x3e>
 80026be:	683b      	ldr	r3, [r7, #0]
 80026c0:	2b04      	cmp	r3, #4
 80026c2:	d003      	beq.n	80026cc <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 80026c4:	e008      	b.n	80026d8 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 80026c6:	2300      	movs	r3, #0
 80026c8:	607b      	str	r3, [r7, #4]
        break;
 80026ca:	e008      	b.n	80026de <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 80026cc:	2301      	movs	r3, #1
 80026ce:	607b      	str	r3, [r7, #4]
        break;
 80026d0:	e005      	b.n	80026de <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 80026d2:	2302      	movs	r3, #2
 80026d4:	607b      	str	r3, [r7, #4]
        break;
 80026d6:	e002      	b.n	80026de <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 80026d8:	2300      	movs	r3, #0
 80026da:	607b      	str	r3, [r7, #4]
        break;
 80026dc:	bf00      	nop
    }
  }
  return systick_source;
 80026de:	687b      	ldr	r3, [r7, #4]
}
 80026e0:	4618      	mov	r0, r3
 80026e2:	370c      	adds	r7, #12
 80026e4:	46bd      	mov	sp, r7
 80026e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ea:	4770      	bx	lr
 80026ec:	e000e010 	.word	0xe000e010
 80026f0:	44020c00 	.word	0x44020c00

080026f4 <HAL_DMA_Init>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *const hdma)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b084      	sub	sp, #16
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart = HAL_GetTick();
 80026fc:	f7ff fe3a 	bl	8002374 <HAL_GetTick>
 8002700:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	2b00      	cmp	r3, #0
 8002706:	d101      	bne.n	800270c <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8002708:	2301      	movs	r3, #1
 800270a:	e0db      	b.n	80028c4 <HAL_DMA_Init+0x1d0>
  if (hdma->Init.Mode == DMA_PFCTRL)
  {
    assert_param(IS_DMA_PFREQ_INSTANCE(hdma->Instance));
  }
  /* Check DMA channel instance */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	4a6e      	ldr	r2, [pc, #440]	@ (80028cc <HAL_DMA_Init+0x1d8>)
 8002712:	4293      	cmp	r3, r2
 8002714:	f000 809f 	beq.w	8002856 <HAL_DMA_Init+0x162>
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	4a6c      	ldr	r2, [pc, #432]	@ (80028d0 <HAL_DMA_Init+0x1dc>)
 800271e:	4293      	cmp	r3, r2
 8002720:	f000 8099 	beq.w	8002856 <HAL_DMA_Init+0x162>
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	4a6a      	ldr	r2, [pc, #424]	@ (80028d4 <HAL_DMA_Init+0x1e0>)
 800272a:	4293      	cmp	r3, r2
 800272c:	f000 8093 	beq.w	8002856 <HAL_DMA_Init+0x162>
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	4a68      	ldr	r2, [pc, #416]	@ (80028d8 <HAL_DMA_Init+0x1e4>)
 8002736:	4293      	cmp	r3, r2
 8002738:	f000 808d 	beq.w	8002856 <HAL_DMA_Init+0x162>
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	4a66      	ldr	r2, [pc, #408]	@ (80028dc <HAL_DMA_Init+0x1e8>)
 8002742:	4293      	cmp	r3, r2
 8002744:	f000 8087 	beq.w	8002856 <HAL_DMA_Init+0x162>
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	4a64      	ldr	r2, [pc, #400]	@ (80028e0 <HAL_DMA_Init+0x1ec>)
 800274e:	4293      	cmp	r3, r2
 8002750:	f000 8081 	beq.w	8002856 <HAL_DMA_Init+0x162>
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	4a62      	ldr	r2, [pc, #392]	@ (80028e4 <HAL_DMA_Init+0x1f0>)
 800275a:	4293      	cmp	r3, r2
 800275c:	d07b      	beq.n	8002856 <HAL_DMA_Init+0x162>
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	4a61      	ldr	r2, [pc, #388]	@ (80028e8 <HAL_DMA_Init+0x1f4>)
 8002764:	4293      	cmp	r3, r2
 8002766:	d076      	beq.n	8002856 <HAL_DMA_Init+0x162>
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	4a5f      	ldr	r2, [pc, #380]	@ (80028ec <HAL_DMA_Init+0x1f8>)
 800276e:	4293      	cmp	r3, r2
 8002770:	d071      	beq.n	8002856 <HAL_DMA_Init+0x162>
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	4a5e      	ldr	r2, [pc, #376]	@ (80028f0 <HAL_DMA_Init+0x1fc>)
 8002778:	4293      	cmp	r3, r2
 800277a:	d06c      	beq.n	8002856 <HAL_DMA_Init+0x162>
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	4a5c      	ldr	r2, [pc, #368]	@ (80028f4 <HAL_DMA_Init+0x200>)
 8002782:	4293      	cmp	r3, r2
 8002784:	d067      	beq.n	8002856 <HAL_DMA_Init+0x162>
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	4a5b      	ldr	r2, [pc, #364]	@ (80028f8 <HAL_DMA_Init+0x204>)
 800278c:	4293      	cmp	r3, r2
 800278e:	d062      	beq.n	8002856 <HAL_DMA_Init+0x162>
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	4a59      	ldr	r2, [pc, #356]	@ (80028fc <HAL_DMA_Init+0x208>)
 8002796:	4293      	cmp	r3, r2
 8002798:	d05d      	beq.n	8002856 <HAL_DMA_Init+0x162>
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	4a58      	ldr	r2, [pc, #352]	@ (8002900 <HAL_DMA_Init+0x20c>)
 80027a0:	4293      	cmp	r3, r2
 80027a2:	d058      	beq.n	8002856 <HAL_DMA_Init+0x162>
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	4a56      	ldr	r2, [pc, #344]	@ (8002904 <HAL_DMA_Init+0x210>)
 80027aa:	4293      	cmp	r3, r2
 80027ac:	d053      	beq.n	8002856 <HAL_DMA_Init+0x162>
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	4a55      	ldr	r2, [pc, #340]	@ (8002908 <HAL_DMA_Init+0x214>)
 80027b4:	4293      	cmp	r3, r2
 80027b6:	d04e      	beq.n	8002856 <HAL_DMA_Init+0x162>
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	4a53      	ldr	r2, [pc, #332]	@ (800290c <HAL_DMA_Init+0x218>)
 80027be:	4293      	cmp	r3, r2
 80027c0:	d049      	beq.n	8002856 <HAL_DMA_Init+0x162>
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	4a52      	ldr	r2, [pc, #328]	@ (8002910 <HAL_DMA_Init+0x21c>)
 80027c8:	4293      	cmp	r3, r2
 80027ca:	d044      	beq.n	8002856 <HAL_DMA_Init+0x162>
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	4a50      	ldr	r2, [pc, #320]	@ (8002914 <HAL_DMA_Init+0x220>)
 80027d2:	4293      	cmp	r3, r2
 80027d4:	d03f      	beq.n	8002856 <HAL_DMA_Init+0x162>
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	4a4f      	ldr	r2, [pc, #316]	@ (8002918 <HAL_DMA_Init+0x224>)
 80027dc:	4293      	cmp	r3, r2
 80027de:	d03a      	beq.n	8002856 <HAL_DMA_Init+0x162>
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	4a4d      	ldr	r2, [pc, #308]	@ (800291c <HAL_DMA_Init+0x228>)
 80027e6:	4293      	cmp	r3, r2
 80027e8:	d035      	beq.n	8002856 <HAL_DMA_Init+0x162>
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	4a4c      	ldr	r2, [pc, #304]	@ (8002920 <HAL_DMA_Init+0x22c>)
 80027f0:	4293      	cmp	r3, r2
 80027f2:	d030      	beq.n	8002856 <HAL_DMA_Init+0x162>
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	4a4a      	ldr	r2, [pc, #296]	@ (8002924 <HAL_DMA_Init+0x230>)
 80027fa:	4293      	cmp	r3, r2
 80027fc:	d02b      	beq.n	8002856 <HAL_DMA_Init+0x162>
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	4a49      	ldr	r2, [pc, #292]	@ (8002928 <HAL_DMA_Init+0x234>)
 8002804:	4293      	cmp	r3, r2
 8002806:	d026      	beq.n	8002856 <HAL_DMA_Init+0x162>
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	4a47      	ldr	r2, [pc, #284]	@ (800292c <HAL_DMA_Init+0x238>)
 800280e:	4293      	cmp	r3, r2
 8002810:	d021      	beq.n	8002856 <HAL_DMA_Init+0x162>
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	4a46      	ldr	r2, [pc, #280]	@ (8002930 <HAL_DMA_Init+0x23c>)
 8002818:	4293      	cmp	r3, r2
 800281a:	d01c      	beq.n	8002856 <HAL_DMA_Init+0x162>
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	4a44      	ldr	r2, [pc, #272]	@ (8002934 <HAL_DMA_Init+0x240>)
 8002822:	4293      	cmp	r3, r2
 8002824:	d017      	beq.n	8002856 <HAL_DMA_Init+0x162>
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	4a43      	ldr	r2, [pc, #268]	@ (8002938 <HAL_DMA_Init+0x244>)
 800282c:	4293      	cmp	r3, r2
 800282e:	d012      	beq.n	8002856 <HAL_DMA_Init+0x162>
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	4a41      	ldr	r2, [pc, #260]	@ (800293c <HAL_DMA_Init+0x248>)
 8002836:	4293      	cmp	r3, r2
 8002838:	d00d      	beq.n	8002856 <HAL_DMA_Init+0x162>
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	4a40      	ldr	r2, [pc, #256]	@ (8002940 <HAL_DMA_Init+0x24c>)
 8002840:	4293      	cmp	r3, r2
 8002842:	d008      	beq.n	8002856 <HAL_DMA_Init+0x162>
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	4a3e      	ldr	r2, [pc, #248]	@ (8002944 <HAL_DMA_Init+0x250>)
 800284a:	4293      	cmp	r3, r2
 800284c:	d003      	beq.n	8002856 <HAL_DMA_Init+0x162>
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	4a3d      	ldr	r2, [pc, #244]	@ (8002948 <HAL_DMA_Init+0x254>)
 8002854:	4293      	cmp	r3, r2
    assert_param(IS_DMA_BURST_LENGTH(hdma->Init.DestBurstLength));
    assert_param(IS_DMA_TRANSFER_ALLOCATED_PORT(hdma->Init.TransferAllocatedPort));
  }

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	2200      	movs	r2, #0
 800285a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  /* Update the DMA channel state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	2202      	movs	r2, #2
 8002862:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Disable the DMA channel */
  __HAL_DMA_DISABLE(hdma);
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	695a      	ldr	r2, [r3, #20]
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f042 0206 	orr.w	r2, r2, #6
 8002874:	615a      	str	r2, [r3, #20]

  /* Check if the DMA channel is effectively disabled */
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 8002876:	e00f      	b.n	8002898 <HAL_DMA_Init+0x1a4>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 8002878:	f7ff fd7c 	bl	8002374 <HAL_GetTick>
 800287c:	4602      	mov	r2, r0
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	1ad3      	subs	r3, r2, r3
 8002882:	2b05      	cmp	r3, #5
 8002884:	d908      	bls.n	8002898 <HAL_DMA_Init+0x1a4>
    {
      /* Update the DMA channel error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	2210      	movs	r2, #16
 800288a:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Update the DMA channel state */
      hdma->State = HAL_DMA_STATE_ERROR;
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	2203      	movs	r2, #3
 8002890:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

      return HAL_ERROR;
 8002894:	2301      	movs	r3, #1
 8002896:	e015      	b.n	80028c4 <HAL_DMA_Init+0x1d0>
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	695b      	ldr	r3, [r3, #20]
 800289e:	f003 0301 	and.w	r3, r3, #1
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d1e8      	bne.n	8002878 <HAL_DMA_Init+0x184>
    }
  }

  /* Initialize the DMA channel registers */
  DMA_Init(hdma);
 80028a6:	6878      	ldr	r0, [r7, #4]
 80028a8:	f000 fb18 	bl	8002edc <DMA_Init>

  /* Update DMA channel operation mode */
  hdma->Mode = hdma->Init.Mode;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Update the DMA channel error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	2200      	movs	r2, #0
 80028b8:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Update the DMA channel state */
  hdma->State = HAL_DMA_STATE_READY;
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	2201      	movs	r2, #1
 80028be:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 80028c2:	2300      	movs	r3, #0
}
 80028c4:	4618      	mov	r0, r3
 80028c6:	3710      	adds	r7, #16
 80028c8:	46bd      	mov	sp, r7
 80028ca:	bd80      	pop	{r7, pc}
 80028cc:	40020050 	.word	0x40020050
 80028d0:	50020050 	.word	0x50020050
 80028d4:	400200d0 	.word	0x400200d0
 80028d8:	500200d0 	.word	0x500200d0
 80028dc:	40020150 	.word	0x40020150
 80028e0:	50020150 	.word	0x50020150
 80028e4:	400201d0 	.word	0x400201d0
 80028e8:	500201d0 	.word	0x500201d0
 80028ec:	40020250 	.word	0x40020250
 80028f0:	50020250 	.word	0x50020250
 80028f4:	400202d0 	.word	0x400202d0
 80028f8:	500202d0 	.word	0x500202d0
 80028fc:	40020350 	.word	0x40020350
 8002900:	50020350 	.word	0x50020350
 8002904:	400203d0 	.word	0x400203d0
 8002908:	500203d0 	.word	0x500203d0
 800290c:	40021050 	.word	0x40021050
 8002910:	50021050 	.word	0x50021050
 8002914:	400210d0 	.word	0x400210d0
 8002918:	500210d0 	.word	0x500210d0
 800291c:	40021150 	.word	0x40021150
 8002920:	50021150 	.word	0x50021150
 8002924:	400211d0 	.word	0x400211d0
 8002928:	500211d0 	.word	0x500211d0
 800292c:	40021250 	.word	0x40021250
 8002930:	50021250 	.word	0x50021250
 8002934:	400212d0 	.word	0x400212d0
 8002938:	500212d0 	.word	0x500212d0
 800293c:	40021350 	.word	0x40021350
 8002940:	50021350 	.word	0x50021350
 8002944:	400213d0 	.word	0x400213d0
 8002948:	500213d0 	.word	0x500213d0

0800294c <HAL_DMA_Start_IT>:
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *const hdma,
                                   uint32_t SrcAddress,
                                   uint32_t DstAddress,
                                   uint32_t SrcDataSize)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	b084      	sub	sp, #16
 8002950:	af00      	add	r7, sp, #0
 8002952:	60f8      	str	r0, [r7, #12]
 8002954:	60b9      	str	r1, [r7, #8]
 8002956:	607a      	str	r2, [r7, #4]
 8002958:	603b      	str	r3, [r7, #0]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	2b00      	cmp	r3, #0
 800295e:	d101      	bne.n	8002964 <HAL_DMA_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002960:	2301      	movs	r3, #1
 8002962:	e04f      	b.n	8002a04 <HAL_DMA_Start_IT+0xb8>

  /* Check the parameters */
  assert_param(IS_DMA_BLOCK_SIZE(SrcDataSize));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 800296a:	2b01      	cmp	r3, #1
 800296c:	d101      	bne.n	8002972 <HAL_DMA_Start_IT+0x26>
 800296e:	2302      	movs	r3, #2
 8002970:	e048      	b.n	8002a04 <HAL_DMA_Start_IT+0xb8>
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	2201      	movs	r2, #1
 8002976:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  /* Check DMA channel state */
  if (hdma->State == HAL_DMA_STATE_READY)
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8002980:	b2db      	uxtb	r3, r3
 8002982:	2b01      	cmp	r3, #1
 8002984:	d136      	bne.n	80029f4 <HAL_DMA_Start_IT+0xa8>
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	2202      	movs	r2, #2
 800298a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	2200      	movs	r2, #0
 8002992:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Configure the source address, destination address, the data size and clear flags */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, SrcDataSize);
 8002994:	683b      	ldr	r3, [r7, #0]
 8002996:	687a      	ldr	r2, [r7, #4]
 8002998:	68b9      	ldr	r1, [r7, #8]
 800299a:	68f8      	ldr	r0, [r7, #12]
 800299c:	f000 fa78 	bl	8002e90 <DMA_SetConfig>

    /* Enable common interrupts: Transfer Complete and Transfer Errors ITs */
    __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_DTE | DMA_IT_ULE | DMA_IT_USE | DMA_IT_TO));
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	695a      	ldr	r2, [r3, #20]
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f442 42ba 	orr.w	r2, r2, #23808	@ 0x5d00
 80029ae:	615a      	str	r2, [r3, #20]

    /* Check half transfer complete callback */
    if (hdma->XferHalfCpltCallback != NULL)
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d007      	beq.n	80029c8 <HAL_DMA_Start_IT+0x7c>
    {
      /* If Half Transfer complete callback is set, enable the corresponding IT */
      __HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	695a      	ldr	r2, [r3, #20]
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80029c6:	615a      	str	r2, [r3, #20]
    }

    /* Check Half suspend callback */
    if (hdma->XferSuspendCallback != NULL)
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d007      	beq.n	80029e0 <HAL_DMA_Start_IT+0x94>
    {
      /* If Transfer suspend callback is set, enable the corresponding IT */
      __HAL_DMA_ENABLE_IT(hdma, DMA_IT_SUSP);
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	695a      	ldr	r2, [r3, #20]
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80029de:	615a      	str	r2, [r3, #20]
    }

    /* Enable DMA channel */
    __HAL_DMA_ENABLE(hdma);
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	695a      	ldr	r2, [r3, #20]
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f042 0201 	orr.w	r2, r2, #1
 80029ee:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hdma);

    return HAL_ERROR;
  }

  return HAL_OK;
 80029f0:	2300      	movs	r3, #0
 80029f2:	e007      	b.n	8002a04 <HAL_DMA_Start_IT+0xb8>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	2240      	movs	r2, #64	@ 0x40
 80029f8:	659a      	str	r2, [r3, #88]	@ 0x58
    __HAL_UNLOCK(hdma);
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	2200      	movs	r2, #0
 80029fe:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    return HAL_ERROR;
 8002a02:	2301      	movs	r3, #1
}
 8002a04:	4618      	mov	r0, r3
 8002a06:	3710      	adds	r7, #16
 8002a08:	46bd      	mov	sp, r7
 8002a0a:	bd80      	pop	{r7, pc}

08002a0c <HAL_DMA_Abort>:
  *         is suspended while a data transfer is on-going, the current data will be transferred and the channel will be
  *         effectively suspended only after the transfer of any on-going data is finished.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *const hdma)
{
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	b084      	sub	sp, #16
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart =  HAL_GetTick();
 8002a14:	f7ff fcae 	bl	8002374 <HAL_GetTick>
 8002a18:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d101      	bne.n	8002a24 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8002a20:	2301      	movs	r3, #1
 8002a22:	e06b      	b.n	8002afc <HAL_DMA_Abort+0xf0>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8002a2a:	b2db      	uxtb	r3, r3
 8002a2c:	2b02      	cmp	r3, #2
 8002a2e:	d008      	beq.n	8002a42 <HAL_DMA_Abort+0x36>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	2220      	movs	r2, #32
 8002a34:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	2200      	movs	r2, #0
 8002a3a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_ERROR;
 8002a3e:	2301      	movs	r3, #1
 8002a40:	e05c      	b.n	8002afc <HAL_DMA_Abort+0xf0>
  }
  else
  {
    /* Suspend the channel */
    hdma->Instance->CCR |= DMA_CCR_SUSP;
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	695a      	ldr	r2, [r3, #20]
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	f042 0204 	orr.w	r2, r2, #4
 8002a50:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_SUSPEND;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	2205      	movs	r2, #5
 8002a56:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check if the DMA Channel is suspended */
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 8002a5a:	e020      	b.n	8002a9e <HAL_DMA_Abort+0x92>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 8002a5c:	f7ff fc8a 	bl	8002374 <HAL_GetTick>
 8002a60:	4602      	mov	r2, r0
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	1ad3      	subs	r3, r2, r3
 8002a66:	2b05      	cmp	r3, #5
 8002a68:	d919      	bls.n	8002a9e <HAL_DMA_Abort+0x92>
      {
        /* Update the DMA channel error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a6e:	f043 0210 	orr.w	r2, r3, #16
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	2203      	movs	r2, #3
 8002a7a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002a82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d003      	beq.n	8002a92 <HAL_DMA_Abort+0x86>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002a8e:	2201      	movs	r2, #1
 8002a90:	731a      	strb	r2, [r3, #12]
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	2200      	movs	r2, #0
 8002a96:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        return HAL_ERROR;
 8002a9a:	2301      	movs	r3, #1
 8002a9c:	e02e      	b.n	8002afc <HAL_DMA_Abort+0xf0>
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	691b      	ldr	r3, [r3, #16]
 8002aa4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d0d7      	beq.n	8002a5c <HAL_DMA_Abort+0x50>
      }
    }

    /* Reset the channel */
    hdma->Instance->CCR |= DMA_CCR_RESET;
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	695a      	ldr	r2, [r3, #20]
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f042 0202 	orr.w	r2, r2, #2
 8002aba:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	2204      	movs	r2, #4
 8002ac0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Clear all status flags */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 8002acc:	60da      	str	r2, [r3, #12]
                                DMA_FLAG_TO));

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	2201      	movs	r2, #1
 8002ad2:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002ada:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d007      	beq.n	8002af2 <HAL_DMA_Abort+0xe6>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002ae6:	2201      	movs	r2, #1
 8002ae8:	731a      	strb	r2, [r3, #12]

      /* Clear remaining data size to ensure loading linked-list from memory next start */
      hdma->Instance->CBR1 = 0U;
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	2200      	movs	r2, #0
 8002af0:	649a      	str	r2, [r3, #72]	@ 0x48
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	2200      	movs	r2, #0
 8002af6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8002afa:	2300      	movs	r3, #0
}
 8002afc:	4618      	mov	r0, r3
 8002afe:	3710      	adds	r7, #16
 8002b00:	46bd      	mov	sp, r7
 8002b02:	bd80      	pop	{r7, pc}

08002b04 <HAL_DMA_Abort_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *const hdma)
{
 8002b04:	b480      	push	{r7}
 8002b06:	b083      	sub	sp, #12
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d101      	bne.n	8002b16 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8002b12:	2301      	movs	r3, #1
 8002b14:	e019      	b.n	8002b4a <HAL_DMA_Abort_IT+0x46>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8002b1c:	b2db      	uxtb	r3, r3
 8002b1e:	2b02      	cmp	r3, #2
 8002b20:	d004      	beq.n	8002b2c <HAL_DMA_Abort_IT+0x28>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	2220      	movs	r2, #32
 8002b26:	659a      	str	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8002b28:	2301      	movs	r3, #1
 8002b2a:	e00e      	b.n	8002b4a <HAL_DMA_Abort_IT+0x46>
  }
  else
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	2204      	movs	r2, #4
 8002b30:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Suspend the channel and activate suspend interrupt */
    hdma->Instance->CCR |= (DMA_CCR_SUSP | DMA_CCR_SUSPIE);
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	695b      	ldr	r3, [r3, #20]
 8002b3a:	687a      	ldr	r2, [r7, #4]
 8002b3c:	6812      	ldr	r2, [r2, #0]
 8002b3e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002b42:	f043 0304 	orr.w	r3, r3, #4
 8002b46:	6153      	str	r3, [r2, #20]
  }

  return HAL_OK;
 8002b48:	2300      	movs	r3, #0
}
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	370c      	adds	r7, #12
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b54:	4770      	bx	lr

08002b56 <HAL_DMA_IRQHandler>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval None.
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *const hdma)
{
 8002b56:	b580      	push	{r7, lr}
 8002b58:	b086      	sub	sp, #24
 8002b5a:	af00      	add	r7, sp, #0
 8002b5c:	6078      	str	r0, [r7, #4]
  const DMA_TypeDef *p_dma_instance = GET_DMA_INSTANCE(hdma);
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8002b66:	f023 030f 	bic.w	r3, r3, #15
 8002b6a:	617b      	str	r3, [r7, #20]
  uint32_t global_it_flag =  1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b74:	3b50      	subs	r3, #80	@ 0x50
 8002b76:	09db      	lsrs	r3, r3, #7
 8002b78:	f003 031f 	and.w	r3, r3, #31
 8002b7c:	2201      	movs	r2, #1
 8002b7e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b82:	613b      	str	r3, [r7, #16]
  uint32_t global_active_flag_ns = IS_DMA_GLOBAL_ACTIVE_FLAG_NS(p_dma_instance, global_it_flag);
 8002b84:	697b      	ldr	r3, [r7, #20]
 8002b86:	68db      	ldr	r3, [r3, #12]
 8002b88:	693a      	ldr	r2, [r7, #16]
 8002b8a:	4013      	ands	r3, r2
 8002b8c:	60fb      	str	r3, [r7, #12]

  /* Global Interrupt Flag management *********************************************************************************/
#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
  if ((global_active_flag_s == 0U) && (global_active_flag_ns == 0U))
#else
  if (global_active_flag_ns == 0U)
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	f000 813b 	beq.w	8002e0c <HAL_DMA_IRQHandler+0x2b6>
  {
    return; /* the global interrupt flag for the current channel is down , nothing to do */
  }

  /* Data Transfer Error Interrupt management *************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_DTE) != 0U))
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	691b      	ldr	r3, [r3, #16]
 8002b9c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d011      	beq.n	8002bc8 <HAL_DMA_IRQHandler+0x72>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DTE) != 0U)
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	695b      	ldr	r3, [r3, #20]
 8002baa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d00a      	beq.n	8002bc8 <HAL_DMA_IRQHandler+0x72>
    {
      /* Clear the transfer error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_DTE);
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002bba:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DTE;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bc0:	f043 0201 	orr.w	r2, r3, #1
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Update Linked-list Error Interrupt management ********************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_ULE) != 0U))
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	691b      	ldr	r3, [r3, #16]
 8002bce:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d011      	beq.n	8002bfa <HAL_DMA_IRQHandler+0xa4>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_ULE) != 0U)
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	695b      	ldr	r3, [r3, #20]
 8002bdc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d00a      	beq.n	8002bfa <HAL_DMA_IRQHandler+0xa4>
    {
      /* Clear the update linked-list error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_ULE);
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002bec:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_ULE;
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bf2:	f043 0202 	orr.w	r2, r3, #2
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* User Setting Error Interrupt management **************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_USE) != 0U))
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	691b      	ldr	r3, [r3, #16]
 8002c00:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d011      	beq.n	8002c2c <HAL_DMA_IRQHandler+0xd6>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_USE) != 0U)
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	695b      	ldr	r3, [r3, #20]
 8002c0e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d00a      	beq.n	8002c2c <HAL_DMA_IRQHandler+0xd6>
    {
      /* Clear the user setting error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_USE);
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002c1e:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_USE;
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c24:	f043 0204 	orr.w	r2, r3, #4
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Trigger Overrun Interrupt management *****************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TO) != 0U))
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	691b      	ldr	r3, [r3, #16]
 8002c32:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d011      	beq.n	8002c5e <HAL_DMA_IRQHandler+0x108>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TO) != 0U)
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	695b      	ldr	r3, [r3, #20]
 8002c40:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d00a      	beq.n	8002c5e <HAL_DMA_IRQHandler+0x108>
    {
      /* Clear the trigger overrun flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TO);
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002c50:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TO;
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c56:	f043 0208 	orr.w	r2, r3, #8
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Half Transfer Complete Interrupt management **********************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_HT) != 0U))
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	691b      	ldr	r3, [r3, #16]
 8002c64:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d013      	beq.n	8002c94 <HAL_DMA_IRQHandler+0x13e>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	695b      	ldr	r3, [r3, #20]
 8002c72:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d00c      	beq.n	8002c94 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Clear the half transfer flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_HT);
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002c82:	60da      	str	r2, [r3, #12]

      /* Check half transfer complete callback */
      if (hdma->XferHalfCpltCallback != NULL)
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d003      	beq.n	8002c94 <HAL_DMA_IRQHandler+0x13e>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002c90:	6878      	ldr	r0, [r7, #4]
 8002c92:	4798      	blx	r3
      }
    }
  }

  /* Suspend Transfer Interrupt management ****************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_SUSP) != 0U))
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	691b      	ldr	r3, [r3, #16]
 8002c9a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d04c      	beq.n	8002d3c <HAL_DMA_IRQHandler+0x1e6>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_SUSP) != 0U)
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	695b      	ldr	r3, [r3, #20]
 8002ca8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d045      	beq.n	8002d3c <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Clear the block transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_SUSP);
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002cb8:	60da      	str	r2, [r3, #12]

      /* Check DMA channel state */
      if (hdma->State == HAL_DMA_STATE_ABORT)
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8002cc0:	b2db      	uxtb	r3, r3
 8002cc2:	2b04      	cmp	r3, #4
 8002cc4:	d12e      	bne.n	8002d24 <HAL_DMA_IRQHandler+0x1ce>
      {
        /* Disable the suspend transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_SUSP);
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	695a      	ldr	r2, [r3, #20]
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002cd4:	615a      	str	r2, [r3, #20]

        /* Reset the channel internal state and reset the FIFO */
        hdma->Instance->CCR |= DMA_CCR_RESET;
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	695a      	ldr	r2, [r3, #20]
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f042 0202 	orr.w	r2, r2, #2
 8002ce4:	615a      	str	r2, [r3, #20]

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_READY;
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	2201      	movs	r2, #1
 8002cea:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002cf2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d007      	beq.n	8002d0a <HAL_DMA_IRQHandler+0x1b4>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002cfe:	2201      	movs	r2, #1
 8002d00:	731a      	strb	r2, [r3, #12]

          /* Clear remaining data size to ensure loading linked-list from memory next start */
          hdma->Instance->CBR1 = 0U;
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	2200      	movs	r2, #0
 8002d08:	649a      	str	r2, [r3, #72]	@ 0x48
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        /* Check transfer abort callback */
        if (hdma->XferAbortCallback != NULL)
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d07a      	beq.n	8002e10 <HAL_DMA_IRQHandler+0x2ba>
        {
          /* Transfer abort callback */
          hdma->XferAbortCallback(hdma);
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002d1e:	6878      	ldr	r0, [r7, #4]
 8002d20:	4798      	blx	r3
        }

        return;
 8002d22:	e075      	b.n	8002e10 <HAL_DMA_IRQHandler+0x2ba>
      }
      else
      {
        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_SUSPEND;
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	2205      	movs	r2, #5
 8002d28:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check transfer suspend callback */
        if (hdma->XferSuspendCallback != NULL)
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d003      	beq.n	8002d3c <HAL_DMA_IRQHandler+0x1e6>
        {
          /* Transfer suspend callback */
          hdma->XferSuspendCallback(hdma);
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d38:	6878      	ldr	r0, [r7, #4]
 8002d3a:	4798      	blx	r3
      }
    }
  }

  /* Transfer Complete Interrupt management ***************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TC) != 0U))
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	691b      	ldr	r3, [r3, #16]
 8002d42:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d039      	beq.n	8002dbe <HAL_DMA_IRQHandler+0x268>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	695b      	ldr	r3, [r3, #20]
 8002d50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d032      	beq.n	8002dbe <HAL_DMA_IRQHandler+0x268>
    {
      /* Check DMA channel transfer mode */
      if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002d5c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d012      	beq.n	8002d8a <HAL_DMA_IRQHandler+0x234>
      {
        /* If linked-list transfer */
        if (hdma->Instance->CLLR == 0U)
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d116      	bne.n	8002d9c <HAL_DMA_IRQHandler+0x246>
        {
          if (hdma->Instance->CBR1 == 0U)
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d111      	bne.n	8002d9c <HAL_DMA_IRQHandler+0x246>
          {
            /* Update the DMA channel state */
            hdma->State = HAL_DMA_STATE_READY;
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	2201      	movs	r2, #1
 8002d7c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

            /* Update the linked-list queue state */
            hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d84:	2201      	movs	r2, #1
 8002d86:	731a      	strb	r2, [r3, #12]
 8002d88:	e008      	b.n	8002d9c <HAL_DMA_IRQHandler+0x246>
        }
      }
      else
      {
        /* If normal transfer */
        if (hdma->Instance->CBR1 == 0U)
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d103      	bne.n	8002d9c <HAL_DMA_IRQHandler+0x246>
        {
          /* Update the DMA channel state */
          hdma->State = HAL_DMA_STATE_READY;
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	2201      	movs	r2, #1
 8002d98:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
        }
      }

      /* Clear TC and HT transfer flags */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT));
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8002da4:	60da      	str	r2, [r3, #12]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	2200      	movs	r2, #0
 8002daa:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

      /* Check transfer complete callback */
      if (hdma->XferCpltCallback != NULL)
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d003      	beq.n	8002dbe <HAL_DMA_IRQHandler+0x268>
      {
        /* Channel Transfer Complete callback */
        hdma->XferCpltCallback(hdma);
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002dba:	6878      	ldr	r0, [r7, #4]
 8002dbc:	4798      	blx	r3
      }
    }
  }

  /* Manage error case ************************************************************************************************/
  if (hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d025      	beq.n	8002e12 <HAL_DMA_IRQHandler+0x2bc>
  {
    /* Reset the channel internal state and reset the FIFO */
    hdma->Instance->CCR |= DMA_CCR_RESET;
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	695a      	ldr	r2, [r3, #20]
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	f042 0202 	orr.w	r2, r2, #2
 8002dd4:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	2201      	movs	r2, #1
 8002dda:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002de2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d003      	beq.n	8002df2 <HAL_DMA_IRQHandler+0x29c>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002dee:	2201      	movs	r2, #1
 8002df0:	731a      	strb	r2, [r3, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	2200      	movs	r2, #0
 8002df6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    /* Check transfer error callback */
    if (hdma->XferErrorCallback != NULL)
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d007      	beq.n	8002e12 <HAL_DMA_IRQHandler+0x2bc>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002e06:	6878      	ldr	r0, [r7, #4]
 8002e08:	4798      	blx	r3
 8002e0a:	e002      	b.n	8002e12 <HAL_DMA_IRQHandler+0x2bc>
    return; /* the global interrupt flag for the current channel is down , nothing to do */
 8002e0c:	bf00      	nop
 8002e0e:	e000      	b.n	8002e12 <HAL_DMA_IRQHandler+0x2bc>
        return;
 8002e10:	bf00      	nop
    }
  }
}
 8002e12:	3718      	adds	r7, #24
 8002e14:	46bd      	mov	sp, r7
 8002e16:	bd80      	pop	{r7, pc}

08002e18 <HAL_DMA_ConfigChannelAttributes>:
  * @param  ChannelAttributes : Specifies the DMA channel secure/privilege attributes.
  *                             This parameter can be a one or a combination of @ref DMA_Channel_Attributes.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_DMA_ConfigChannelAttributes(DMA_HandleTypeDef *const hdma, uint32_t ChannelAttributes)
{
 8002e18:	b480      	push	{r7}
 8002e1a:	b085      	sub	sp, #20
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
 8002e20:	6039      	str	r1, [r7, #0]
  DMA_TypeDef *p_dma_instance;
  uint32_t channel_idx;

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d101      	bne.n	8002e2c <HAL_DMA_ConfigChannelAttributes+0x14>
  {
    return HAL_ERROR;
 8002e28:	2301      	movs	r3, #1
 8002e2a:	e02b      	b.n	8002e84 <HAL_DMA_ConfigChannelAttributes+0x6c>

  /* Check the parameters */
  assert_param(IS_DMA_ATTRIBUTES(ChannelAttributes));

  /* Get DMA instance */
  p_dma_instance = GET_DMA_INSTANCE(hdma);
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8002e34:	f023 030f 	bic.w	r3, r3, #15
 8002e38:	60fb      	str	r3, [r7, #12]

  /* Get channel index */
  channel_idx = 1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e42:	3b50      	subs	r3, #80	@ 0x50
 8002e44:	09db      	lsrs	r3, r3, #7
 8002e46:	f003 031f 	and.w	r3, r3, #31
 8002e4a:	2201      	movs	r2, #1
 8002e4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e50:	60bb      	str	r3, [r7, #8]

  /* Check DMA channel privilege attribute management */
  if ((ChannelAttributes & DMA_CHANNEL_ATTR_PRIV_MASK) == DMA_CHANNEL_ATTR_PRIV_MASK)
 8002e52:	683b      	ldr	r3, [r7, #0]
 8002e54:	f003 0310 	and.w	r3, r3, #16
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d012      	beq.n	8002e82 <HAL_DMA_ConfigChannelAttributes+0x6a>
  {
    /* Configure DMA channel privilege attribute */
    if ((ChannelAttributes & DMA_CHANNEL_PRIV) == DMA_CHANNEL_PRIV)
 8002e5c:	683b      	ldr	r3, [r7, #0]
 8002e5e:	f003 0311 	and.w	r3, r3, #17
 8002e62:	2b11      	cmp	r3, #17
 8002e64:	d106      	bne.n	8002e74 <HAL_DMA_ConfigChannelAttributes+0x5c>
    {
      p_dma_instance->PRIVCFGR |= channel_idx;
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	685a      	ldr	r2, [r3, #4]
 8002e6a:	68bb      	ldr	r3, [r7, #8]
 8002e6c:	431a      	orrs	r2, r3
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	605a      	str	r2, [r3, #4]
 8002e72:	e006      	b.n	8002e82 <HAL_DMA_ConfigChannelAttributes+0x6a>
    }
    else
    {
      p_dma_instance->PRIVCFGR &= (~channel_idx);
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	685a      	ldr	r2, [r3, #4]
 8002e78:	68bb      	ldr	r3, [r7, #8]
 8002e7a:	43db      	mvns	r3, r3
 8002e7c:	401a      	ands	r2, r3
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	605a      	str	r2, [r3, #4]
      hdma->Instance->CTR1 &= (~DMA_CTR1_DSEC);
    }
  }
#endif /* (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

  return HAL_OK;
 8002e82:	2300      	movs	r3, #0
}
 8002e84:	4618      	mov	r0, r3
 8002e86:	3714      	adds	r7, #20
 8002e88:	46bd      	mov	sp, r7
 8002e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8e:	4770      	bx	lr

08002e90 <DMA_SetConfig>:
  */
static void DMA_SetConfig(DMA_HandleTypeDef const *const hdma,
                          uint32_t SrcAddress,
                          uint32_t DstAddress,
                          uint32_t SrcDataSize)
{
 8002e90:	b480      	push	{r7}
 8002e92:	b085      	sub	sp, #20
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	60f8      	str	r0, [r7, #12]
 8002e98:	60b9      	str	r1, [r7, #8]
 8002e9a:	607a      	str	r2, [r7, #4]
 8002e9c:	603b      	str	r3, [r7, #0]
  /* Configure the DMA channel data size */
  MODIFY_REG(hdma->Instance->CBR1, DMA_CBR1_BNDT, (SrcDataSize & DMA_CBR1_BNDT));
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ea4:	0c1b      	lsrs	r3, r3, #16
 8002ea6:	041b      	lsls	r3, r3, #16
 8002ea8:	683a      	ldr	r2, [r7, #0]
 8002eaa:	b291      	uxth	r1, r2
 8002eac:	68fa      	ldr	r2, [r7, #12]
 8002eae:	6812      	ldr	r2, [r2, #0]
 8002eb0:	430b      	orrs	r3, r1
 8002eb2:	6493      	str	r3, [r2, #72]	@ 0x48

  /* Clear all interrupt flags */
  __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 8002ebc:	60da      	str	r2, [r3, #12]
                       DMA_FLAG_TO);

  /* Configure DMA channel source address */
  hdma->Instance->CSAR = SrcAddress;
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	68ba      	ldr	r2, [r7, #8]
 8002ec4:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure DMA channel destination address */
  hdma->Instance->CDAR = DstAddress;
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	687a      	ldr	r2, [r7, #4]
 8002ecc:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8002ece:	bf00      	nop
 8002ed0:	3714      	adds	r7, #20
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed8:	4770      	bx	lr
	...

08002edc <DMA_Init>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval None.
  */
static void DMA_Init(DMA_HandleTypeDef const *const hdma)
{
 8002edc:	b480      	push	{r7}
 8002ede:	b085      	sub	sp, #20
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  /* Prepare DMA Channel Control Register (CCR) value *****************************************************************/
  tmpreg = hdma->Init.Priority;
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	6a1b      	ldr	r3, [r3, #32]
 8002ee8:	60fb      	str	r3, [r7, #12]

  /* Write DMA Channel Control Register (CCR) */
  MODIFY_REG(hdma->Instance->CCR, DMA_CCR_PRIO | DMA_CCR_LAP | DMA_CCR_LSM, tmpreg);
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	695b      	ldr	r3, [r3, #20]
 8002ef0:	f423 0143 	bic.w	r1, r3, #12779520	@ 0xc30000
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	68fa      	ldr	r2, [r7, #12]
 8002efa:	430a      	orrs	r2, r1
 8002efc:	615a      	str	r2, [r3, #20]

  /* Prepare DMA Channel Transfer Register (CTR1) value ***************************************************************/
  tmpreg = hdma->Init.DestInc | hdma->Init.DestDataWidth | hdma->Init.SrcInc | hdma->Init.SrcDataWidth;
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	695a      	ldr	r2, [r3, #20]
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	69db      	ldr	r3, [r3, #28]
 8002f06:	431a      	orrs	r2, r3
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	691b      	ldr	r3, [r3, #16]
 8002f0c:	431a      	orrs	r2, r3
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	699b      	ldr	r3, [r3, #24]
 8002f12:	4313      	orrs	r3, r2
 8002f14:	60fb      	str	r3, [r7, #12]

  /* Add parameters specific to GPDMA */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	4a53      	ldr	r2, [pc, #332]	@ (8003068 <DMA_Init+0x18c>)
 8002f1c:	4293      	cmp	r3, r2
 8002f1e:	f000 80a0 	beq.w	8003062 <DMA_Init+0x186>
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	4a51      	ldr	r2, [pc, #324]	@ (800306c <DMA_Init+0x190>)
 8002f28:	4293      	cmp	r3, r2
 8002f2a:	f000 809a 	beq.w	8003062 <DMA_Init+0x186>
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	4a4f      	ldr	r2, [pc, #316]	@ (8003070 <DMA_Init+0x194>)
 8002f34:	4293      	cmp	r3, r2
 8002f36:	f000 8094 	beq.w	8003062 <DMA_Init+0x186>
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	4a4d      	ldr	r2, [pc, #308]	@ (8003074 <DMA_Init+0x198>)
 8002f40:	4293      	cmp	r3, r2
 8002f42:	f000 808e 	beq.w	8003062 <DMA_Init+0x186>
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	4a4b      	ldr	r2, [pc, #300]	@ (8003078 <DMA_Init+0x19c>)
 8002f4c:	4293      	cmp	r3, r2
 8002f4e:	f000 8088 	beq.w	8003062 <DMA_Init+0x186>
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	4a49      	ldr	r2, [pc, #292]	@ (800307c <DMA_Init+0x1a0>)
 8002f58:	4293      	cmp	r3, r2
 8002f5a:	f000 8082 	beq.w	8003062 <DMA_Init+0x186>
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	4a47      	ldr	r2, [pc, #284]	@ (8003080 <DMA_Init+0x1a4>)
 8002f64:	4293      	cmp	r3, r2
 8002f66:	d07c      	beq.n	8003062 <DMA_Init+0x186>
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	4a45      	ldr	r2, [pc, #276]	@ (8003084 <DMA_Init+0x1a8>)
 8002f6e:	4293      	cmp	r3, r2
 8002f70:	d077      	beq.n	8003062 <DMA_Init+0x186>
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	4a44      	ldr	r2, [pc, #272]	@ (8003088 <DMA_Init+0x1ac>)
 8002f78:	4293      	cmp	r3, r2
 8002f7a:	d072      	beq.n	8003062 <DMA_Init+0x186>
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	4a42      	ldr	r2, [pc, #264]	@ (800308c <DMA_Init+0x1b0>)
 8002f82:	4293      	cmp	r3, r2
 8002f84:	d06d      	beq.n	8003062 <DMA_Init+0x186>
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	4a41      	ldr	r2, [pc, #260]	@ (8003090 <DMA_Init+0x1b4>)
 8002f8c:	4293      	cmp	r3, r2
 8002f8e:	d068      	beq.n	8003062 <DMA_Init+0x186>
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	4a3f      	ldr	r2, [pc, #252]	@ (8003094 <DMA_Init+0x1b8>)
 8002f96:	4293      	cmp	r3, r2
 8002f98:	d063      	beq.n	8003062 <DMA_Init+0x186>
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	4a3e      	ldr	r2, [pc, #248]	@ (8003098 <DMA_Init+0x1bc>)
 8002fa0:	4293      	cmp	r3, r2
 8002fa2:	d05e      	beq.n	8003062 <DMA_Init+0x186>
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	4a3c      	ldr	r2, [pc, #240]	@ (800309c <DMA_Init+0x1c0>)
 8002faa:	4293      	cmp	r3, r2
 8002fac:	d059      	beq.n	8003062 <DMA_Init+0x186>
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	4a3b      	ldr	r2, [pc, #236]	@ (80030a0 <DMA_Init+0x1c4>)
 8002fb4:	4293      	cmp	r3, r2
 8002fb6:	d054      	beq.n	8003062 <DMA_Init+0x186>
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	4a39      	ldr	r2, [pc, #228]	@ (80030a4 <DMA_Init+0x1c8>)
 8002fbe:	4293      	cmp	r3, r2
 8002fc0:	d04f      	beq.n	8003062 <DMA_Init+0x186>
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	4a38      	ldr	r2, [pc, #224]	@ (80030a8 <DMA_Init+0x1cc>)
 8002fc8:	4293      	cmp	r3, r2
 8002fca:	d04a      	beq.n	8003062 <DMA_Init+0x186>
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	4a36      	ldr	r2, [pc, #216]	@ (80030ac <DMA_Init+0x1d0>)
 8002fd2:	4293      	cmp	r3, r2
 8002fd4:	d045      	beq.n	8003062 <DMA_Init+0x186>
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	4a35      	ldr	r2, [pc, #212]	@ (80030b0 <DMA_Init+0x1d4>)
 8002fdc:	4293      	cmp	r3, r2
 8002fde:	d040      	beq.n	8003062 <DMA_Init+0x186>
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	4a33      	ldr	r2, [pc, #204]	@ (80030b4 <DMA_Init+0x1d8>)
 8002fe6:	4293      	cmp	r3, r2
 8002fe8:	d03b      	beq.n	8003062 <DMA_Init+0x186>
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	4a32      	ldr	r2, [pc, #200]	@ (80030b8 <DMA_Init+0x1dc>)
 8002ff0:	4293      	cmp	r3, r2
 8002ff2:	d036      	beq.n	8003062 <DMA_Init+0x186>
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	4a30      	ldr	r2, [pc, #192]	@ (80030bc <DMA_Init+0x1e0>)
 8002ffa:	4293      	cmp	r3, r2
 8002ffc:	d031      	beq.n	8003062 <DMA_Init+0x186>
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	4a2f      	ldr	r2, [pc, #188]	@ (80030c0 <DMA_Init+0x1e4>)
 8003004:	4293      	cmp	r3, r2
 8003006:	d02c      	beq.n	8003062 <DMA_Init+0x186>
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	4a2d      	ldr	r2, [pc, #180]	@ (80030c4 <DMA_Init+0x1e8>)
 800300e:	4293      	cmp	r3, r2
 8003010:	d027      	beq.n	8003062 <DMA_Init+0x186>
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	4a2c      	ldr	r2, [pc, #176]	@ (80030c8 <DMA_Init+0x1ec>)
 8003018:	4293      	cmp	r3, r2
 800301a:	d022      	beq.n	8003062 <DMA_Init+0x186>
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	4a2a      	ldr	r2, [pc, #168]	@ (80030cc <DMA_Init+0x1f0>)
 8003022:	4293      	cmp	r3, r2
 8003024:	d01d      	beq.n	8003062 <DMA_Init+0x186>
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	4a29      	ldr	r2, [pc, #164]	@ (80030d0 <DMA_Init+0x1f4>)
 800302c:	4293      	cmp	r3, r2
 800302e:	d018      	beq.n	8003062 <DMA_Init+0x186>
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	4a27      	ldr	r2, [pc, #156]	@ (80030d4 <DMA_Init+0x1f8>)
 8003036:	4293      	cmp	r3, r2
 8003038:	d013      	beq.n	8003062 <DMA_Init+0x186>
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	4a26      	ldr	r2, [pc, #152]	@ (80030d8 <DMA_Init+0x1fc>)
 8003040:	4293      	cmp	r3, r2
 8003042:	d00e      	beq.n	8003062 <DMA_Init+0x186>
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	4a24      	ldr	r2, [pc, #144]	@ (80030dc <DMA_Init+0x200>)
 800304a:	4293      	cmp	r3, r2
 800304c:	d009      	beq.n	8003062 <DMA_Init+0x186>
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	4a23      	ldr	r2, [pc, #140]	@ (80030e0 <DMA_Init+0x204>)
 8003054:	4293      	cmp	r3, r2
 8003056:	d004      	beq.n	8003062 <DMA_Init+0x186>
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	4a21      	ldr	r2, [pc, #132]	@ (80030e4 <DMA_Init+0x208>)
 800305e:	4293      	cmp	r3, r2
 8003060:	d142      	bne.n	80030e8 <DMA_Init+0x20c>
 8003062:	2301      	movs	r3, #1
 8003064:	e041      	b.n	80030ea <DMA_Init+0x20e>
 8003066:	bf00      	nop
 8003068:	40020050 	.word	0x40020050
 800306c:	50020050 	.word	0x50020050
 8003070:	400200d0 	.word	0x400200d0
 8003074:	500200d0 	.word	0x500200d0
 8003078:	40020150 	.word	0x40020150
 800307c:	50020150 	.word	0x50020150
 8003080:	400201d0 	.word	0x400201d0
 8003084:	500201d0 	.word	0x500201d0
 8003088:	40020250 	.word	0x40020250
 800308c:	50020250 	.word	0x50020250
 8003090:	400202d0 	.word	0x400202d0
 8003094:	500202d0 	.word	0x500202d0
 8003098:	40020350 	.word	0x40020350
 800309c:	50020350 	.word	0x50020350
 80030a0:	400203d0 	.word	0x400203d0
 80030a4:	500203d0 	.word	0x500203d0
 80030a8:	40021050 	.word	0x40021050
 80030ac:	50021050 	.word	0x50021050
 80030b0:	400210d0 	.word	0x400210d0
 80030b4:	500210d0 	.word	0x500210d0
 80030b8:	40021150 	.word	0x40021150
 80030bc:	50021150 	.word	0x50021150
 80030c0:	400211d0 	.word	0x400211d0
 80030c4:	500211d0 	.word	0x500211d0
 80030c8:	40021250 	.word	0x40021250
 80030cc:	50021250 	.word	0x50021250
 80030d0:	400212d0 	.word	0x400212d0
 80030d4:	500212d0 	.word	0x500212d0
 80030d8:	40021350 	.word	0x40021350
 80030dc:	50021350 	.word	0x50021350
 80030e0:	400213d0 	.word	0x400213d0
 80030e4:	500213d0 	.word	0x500213d0
 80030e8:	2300      	movs	r3, #0
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d012      	beq.n	8003114 <DMA_Init+0x238>
  {
    tmpreg |= (hdma->Init.TransferAllocatedPort                                             |
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
               (((hdma->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1) |
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030f6:	3b01      	subs	r3, #1
 80030f8:	051b      	lsls	r3, r3, #20
 80030fa:	f003 737c 	and.w	r3, r3, #66060288	@ 0x3f00000
    tmpreg |= (hdma->Init.TransferAllocatedPort                                             |
 80030fe:	431a      	orrs	r2, r3
               (((hdma->Init.SrcBurstLength - 1U) << DMA_CTR1_SBL_1_Pos) & DMA_CTR1_SBL_1));
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003104:	3b01      	subs	r3, #1
 8003106:	011b      	lsls	r3, r3, #4
 8003108:	f403 737c 	and.w	r3, r3, #1008	@ 0x3f0
               (((hdma->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1) |
 800310c:	4313      	orrs	r3, r2
    tmpreg |= (hdma->Init.TransferAllocatedPort                                             |
 800310e:	68fa      	ldr	r2, [r7, #12]
 8003110:	4313      	orrs	r3, r2
 8003112:	60fb      	str	r3, [r7, #12]
  }

  /* Write DMA Channel Transfer Register 1 (CTR1) */
#if defined (DMA_CTR1_SSEC)
  MODIFY_REG(hdma->Instance->CTR1, ~(DMA_CTR1_SSEC | DMA_CTR1_DSEC), tmpreg);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800311a:	f003 2180 	and.w	r1, r3, #2147516416	@ 0x80008000
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	68fa      	ldr	r2, [r7, #12]
 8003124:	430a      	orrs	r2, r1
 8003126:	641a      	str	r2, [r3, #64]	@ 0x40
#else
  WRITE_REG(hdma->Instance->CTR1, tmpreg);
#endif /* DMA_CTR1_SSEC */

  /* Prepare DMA Channel Transfer Register 2 (CTR2) value *************************************************************/
  tmpreg = hdma->Init.BlkHWRequest | (hdma->Init.Request & DMA_CTR2_REQSEL) | hdma->Init.TransferEventMode;
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	689a      	ldr	r2, [r3, #8]
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	685b      	ldr	r3, [r3, #4]
 8003130:	b2db      	uxtb	r3, r3
 8003132:	431a      	orrs	r2, r3
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003138:	4313      	orrs	r3, r2
 800313a:	60fb      	str	r3, [r7, #12]

  /* Memory to Peripheral Transfer */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	68db      	ldr	r3, [r3, #12]
 8003140:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003144:	f040 80b0 	bne.w	80032a8 <DMA_Init+0x3cc>
  {
    if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	4a84      	ldr	r2, [pc, #528]	@ (8003360 <DMA_Init+0x484>)
 800314e:	4293      	cmp	r3, r2
 8003150:	f000 80a0 	beq.w	8003294 <DMA_Init+0x3b8>
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	4a82      	ldr	r2, [pc, #520]	@ (8003364 <DMA_Init+0x488>)
 800315a:	4293      	cmp	r3, r2
 800315c:	f000 809a 	beq.w	8003294 <DMA_Init+0x3b8>
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	4a80      	ldr	r2, [pc, #512]	@ (8003368 <DMA_Init+0x48c>)
 8003166:	4293      	cmp	r3, r2
 8003168:	f000 8094 	beq.w	8003294 <DMA_Init+0x3b8>
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	4a7e      	ldr	r2, [pc, #504]	@ (800336c <DMA_Init+0x490>)
 8003172:	4293      	cmp	r3, r2
 8003174:	f000 808e 	beq.w	8003294 <DMA_Init+0x3b8>
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	4a7c      	ldr	r2, [pc, #496]	@ (8003370 <DMA_Init+0x494>)
 800317e:	4293      	cmp	r3, r2
 8003180:	f000 8088 	beq.w	8003294 <DMA_Init+0x3b8>
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	4a7a      	ldr	r2, [pc, #488]	@ (8003374 <DMA_Init+0x498>)
 800318a:	4293      	cmp	r3, r2
 800318c:	f000 8082 	beq.w	8003294 <DMA_Init+0x3b8>
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	4a78      	ldr	r2, [pc, #480]	@ (8003378 <DMA_Init+0x49c>)
 8003196:	4293      	cmp	r3, r2
 8003198:	d07c      	beq.n	8003294 <DMA_Init+0x3b8>
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	4a77      	ldr	r2, [pc, #476]	@ (800337c <DMA_Init+0x4a0>)
 80031a0:	4293      	cmp	r3, r2
 80031a2:	d077      	beq.n	8003294 <DMA_Init+0x3b8>
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	4a75      	ldr	r2, [pc, #468]	@ (8003380 <DMA_Init+0x4a4>)
 80031aa:	4293      	cmp	r3, r2
 80031ac:	d072      	beq.n	8003294 <DMA_Init+0x3b8>
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	4a74      	ldr	r2, [pc, #464]	@ (8003384 <DMA_Init+0x4a8>)
 80031b4:	4293      	cmp	r3, r2
 80031b6:	d06d      	beq.n	8003294 <DMA_Init+0x3b8>
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	4a72      	ldr	r2, [pc, #456]	@ (8003388 <DMA_Init+0x4ac>)
 80031be:	4293      	cmp	r3, r2
 80031c0:	d068      	beq.n	8003294 <DMA_Init+0x3b8>
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	4a71      	ldr	r2, [pc, #452]	@ (800338c <DMA_Init+0x4b0>)
 80031c8:	4293      	cmp	r3, r2
 80031ca:	d063      	beq.n	8003294 <DMA_Init+0x3b8>
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	4a6f      	ldr	r2, [pc, #444]	@ (8003390 <DMA_Init+0x4b4>)
 80031d2:	4293      	cmp	r3, r2
 80031d4:	d05e      	beq.n	8003294 <DMA_Init+0x3b8>
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	4a6e      	ldr	r2, [pc, #440]	@ (8003394 <DMA_Init+0x4b8>)
 80031dc:	4293      	cmp	r3, r2
 80031de:	d059      	beq.n	8003294 <DMA_Init+0x3b8>
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	4a6c      	ldr	r2, [pc, #432]	@ (8003398 <DMA_Init+0x4bc>)
 80031e6:	4293      	cmp	r3, r2
 80031e8:	d054      	beq.n	8003294 <DMA_Init+0x3b8>
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	4a6b      	ldr	r2, [pc, #428]	@ (800339c <DMA_Init+0x4c0>)
 80031f0:	4293      	cmp	r3, r2
 80031f2:	d04f      	beq.n	8003294 <DMA_Init+0x3b8>
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	4a69      	ldr	r2, [pc, #420]	@ (80033a0 <DMA_Init+0x4c4>)
 80031fa:	4293      	cmp	r3, r2
 80031fc:	d04a      	beq.n	8003294 <DMA_Init+0x3b8>
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	4a68      	ldr	r2, [pc, #416]	@ (80033a4 <DMA_Init+0x4c8>)
 8003204:	4293      	cmp	r3, r2
 8003206:	d045      	beq.n	8003294 <DMA_Init+0x3b8>
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	4a66      	ldr	r2, [pc, #408]	@ (80033a8 <DMA_Init+0x4cc>)
 800320e:	4293      	cmp	r3, r2
 8003210:	d040      	beq.n	8003294 <DMA_Init+0x3b8>
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	4a65      	ldr	r2, [pc, #404]	@ (80033ac <DMA_Init+0x4d0>)
 8003218:	4293      	cmp	r3, r2
 800321a:	d03b      	beq.n	8003294 <DMA_Init+0x3b8>
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	4a63      	ldr	r2, [pc, #396]	@ (80033b0 <DMA_Init+0x4d4>)
 8003222:	4293      	cmp	r3, r2
 8003224:	d036      	beq.n	8003294 <DMA_Init+0x3b8>
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	4a62      	ldr	r2, [pc, #392]	@ (80033b4 <DMA_Init+0x4d8>)
 800322c:	4293      	cmp	r3, r2
 800322e:	d031      	beq.n	8003294 <DMA_Init+0x3b8>
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	4a60      	ldr	r2, [pc, #384]	@ (80033b8 <DMA_Init+0x4dc>)
 8003236:	4293      	cmp	r3, r2
 8003238:	d02c      	beq.n	8003294 <DMA_Init+0x3b8>
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	4a5f      	ldr	r2, [pc, #380]	@ (80033bc <DMA_Init+0x4e0>)
 8003240:	4293      	cmp	r3, r2
 8003242:	d027      	beq.n	8003294 <DMA_Init+0x3b8>
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	4a5d      	ldr	r2, [pc, #372]	@ (80033c0 <DMA_Init+0x4e4>)
 800324a:	4293      	cmp	r3, r2
 800324c:	d022      	beq.n	8003294 <DMA_Init+0x3b8>
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	4a5c      	ldr	r2, [pc, #368]	@ (80033c4 <DMA_Init+0x4e8>)
 8003254:	4293      	cmp	r3, r2
 8003256:	d01d      	beq.n	8003294 <DMA_Init+0x3b8>
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	4a5a      	ldr	r2, [pc, #360]	@ (80033c8 <DMA_Init+0x4ec>)
 800325e:	4293      	cmp	r3, r2
 8003260:	d018      	beq.n	8003294 <DMA_Init+0x3b8>
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	4a59      	ldr	r2, [pc, #356]	@ (80033cc <DMA_Init+0x4f0>)
 8003268:	4293      	cmp	r3, r2
 800326a:	d013      	beq.n	8003294 <DMA_Init+0x3b8>
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	4a57      	ldr	r2, [pc, #348]	@ (80033d0 <DMA_Init+0x4f4>)
 8003272:	4293      	cmp	r3, r2
 8003274:	d00e      	beq.n	8003294 <DMA_Init+0x3b8>
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	4a56      	ldr	r2, [pc, #344]	@ (80033d4 <DMA_Init+0x4f8>)
 800327c:	4293      	cmp	r3, r2
 800327e:	d009      	beq.n	8003294 <DMA_Init+0x3b8>
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	4a54      	ldr	r2, [pc, #336]	@ (80033d8 <DMA_Init+0x4fc>)
 8003286:	4293      	cmp	r3, r2
 8003288:	d004      	beq.n	8003294 <DMA_Init+0x3b8>
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	4a53      	ldr	r2, [pc, #332]	@ (80033dc <DMA_Init+0x500>)
 8003290:	4293      	cmp	r3, r2
 8003292:	d101      	bne.n	8003298 <DMA_Init+0x3bc>
 8003294:	2301      	movs	r3, #1
 8003296:	e000      	b.n	800329a <DMA_Init+0x3be>
 8003298:	2300      	movs	r3, #0
 800329a:	2b00      	cmp	r3, #0
 800329c:	d00d      	beq.n	80032ba <DMA_Init+0x3de>
    {
      tmpreg |= DMA_CTR2_DREQ;
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80032a4:	60fb      	str	r3, [r7, #12]
 80032a6:	e008      	b.n	80032ba <DMA_Init+0x3de>
    }
  }
  /* Memory to Memory Transfer */
  else if ((hdma->Init.Direction) == DMA_MEMORY_TO_MEMORY)
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	68db      	ldr	r3, [r3, #12]
 80032ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80032b0:	d103      	bne.n	80032ba <DMA_Init+0x3de>
  {
    tmpreg |= DMA_CTR2_SWREQ;
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80032b8:	60fb      	str	r3, [r7, #12]
  {
    /* Nothing to do */
  }

  /* Set DMA channel operation mode */
  tmpreg |= hdma->Init.Mode;
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80032be:	68fa      	ldr	r2, [r7, #12]
 80032c0:	4313      	orrs	r3, r2
 80032c2:	60fb      	str	r3, [r7, #12]

  /* Write DMA Channel Transfer Register 2 (CTR2) */
  MODIFY_REG(hdma->Instance->CTR2, (DMA_CTR2_TCEM  | DMA_CTR2_TRIGPOL | DMA_CTR2_TRIGSEL | DMA_CTR2_TRIGM |
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80032ca:	4b45      	ldr	r3, [pc, #276]	@ (80033e0 <DMA_Init+0x504>)
 80032cc:	4013      	ands	r3, r2
 80032ce:	687a      	ldr	r2, [r7, #4]
 80032d0:	6812      	ldr	r2, [r2, #0]
 80032d2:	68f9      	ldr	r1, [r7, #12]
 80032d4:	430b      	orrs	r3, r1
 80032d6:	6453      	str	r3, [r2, #68]	@ 0x44
                                    DMA_CTR2_PFREQ | DMA_CTR2_BREQ  | DMA_CTR2_DREQ    | DMA_CTR2_SWREQ   |
                                    DMA_CTR2_REQSEL), tmpreg);


  /* Write DMA Channel Block Register 1 (CBR1) ************************************************************************/
  WRITE_REG(hdma->Instance->CBR1, 0U);
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	2200      	movs	r2, #0
 80032de:	649a      	str	r2, [r3, #72]	@ 0x48

  /* If 2D Addressing is supported by current channel */
  if (IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) != 0U)
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	4a2a      	ldr	r2, [pc, #168]	@ (8003390 <DMA_Init+0x4b4>)
 80032e6:	4293      	cmp	r3, r2
 80032e8:	d022      	beq.n	8003330 <DMA_Init+0x454>
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	4a29      	ldr	r2, [pc, #164]	@ (8003394 <DMA_Init+0x4b8>)
 80032f0:	4293      	cmp	r3, r2
 80032f2:	d01d      	beq.n	8003330 <DMA_Init+0x454>
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	4a27      	ldr	r2, [pc, #156]	@ (8003398 <DMA_Init+0x4bc>)
 80032fa:	4293      	cmp	r3, r2
 80032fc:	d018      	beq.n	8003330 <DMA_Init+0x454>
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	4a26      	ldr	r2, [pc, #152]	@ (800339c <DMA_Init+0x4c0>)
 8003304:	4293      	cmp	r3, r2
 8003306:	d013      	beq.n	8003330 <DMA_Init+0x454>
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	4a30      	ldr	r2, [pc, #192]	@ (80033d0 <DMA_Init+0x4f4>)
 800330e:	4293      	cmp	r3, r2
 8003310:	d00e      	beq.n	8003330 <DMA_Init+0x454>
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	4a2f      	ldr	r2, [pc, #188]	@ (80033d4 <DMA_Init+0x4f8>)
 8003318:	4293      	cmp	r3, r2
 800331a:	d009      	beq.n	8003330 <DMA_Init+0x454>
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	4a2d      	ldr	r2, [pc, #180]	@ (80033d8 <DMA_Init+0x4fc>)
 8003322:	4293      	cmp	r3, r2
 8003324:	d004      	beq.n	8003330 <DMA_Init+0x454>
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	4a2c      	ldr	r2, [pc, #176]	@ (80033dc <DMA_Init+0x500>)
 800332c:	4293      	cmp	r3, r2
 800332e:	d101      	bne.n	8003334 <DMA_Init+0x458>
 8003330:	2301      	movs	r3, #1
 8003332:	e000      	b.n	8003336 <DMA_Init+0x45a>
 8003334:	2300      	movs	r3, #0
 8003336:	2b00      	cmp	r3, #0
 8003338:	d007      	beq.n	800334a <DMA_Init+0x46e>
  {
    /* Write DMA Channel Transfer Register 3 (CTR3) *******************************************************************/
    WRITE_REG(hdma->Instance->CTR3, 0U);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	2200      	movs	r2, #0
 8003340:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Write DMA Channel Block Register 2 (CBR2) **********************************************************************/
    WRITE_REG(hdma->Instance->CBR2, 0U);
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	2200      	movs	r2, #0
 8003348:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Write DMA Channel linked-list address register (CLLR) ************************************************************/
  WRITE_REG(hdma->Instance->CLLR, 0U);
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	2200      	movs	r2, #0
 8003350:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 8003352:	bf00      	nop
 8003354:	3714      	adds	r7, #20
 8003356:	46bd      	mov	sp, r7
 8003358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800335c:	4770      	bx	lr
 800335e:	bf00      	nop
 8003360:	40020050 	.word	0x40020050
 8003364:	50020050 	.word	0x50020050
 8003368:	400200d0 	.word	0x400200d0
 800336c:	500200d0 	.word	0x500200d0
 8003370:	40020150 	.word	0x40020150
 8003374:	50020150 	.word	0x50020150
 8003378:	400201d0 	.word	0x400201d0
 800337c:	500201d0 	.word	0x500201d0
 8003380:	40020250 	.word	0x40020250
 8003384:	50020250 	.word	0x50020250
 8003388:	400202d0 	.word	0x400202d0
 800338c:	500202d0 	.word	0x500202d0
 8003390:	40020350 	.word	0x40020350
 8003394:	50020350 	.word	0x50020350
 8003398:	400203d0 	.word	0x400203d0
 800339c:	500203d0 	.word	0x500203d0
 80033a0:	40021050 	.word	0x40021050
 80033a4:	50021050 	.word	0x50021050
 80033a8:	400210d0 	.word	0x400210d0
 80033ac:	500210d0 	.word	0x500210d0
 80033b0:	40021150 	.word	0x40021150
 80033b4:	50021150 	.word	0x50021150
 80033b8:	400211d0 	.word	0x400211d0
 80033bc:	500211d0 	.word	0x500211d0
 80033c0:	40021250 	.word	0x40021250
 80033c4:	50021250 	.word	0x50021250
 80033c8:	400212d0 	.word	0x400212d0
 80033cc:	500212d0 	.word	0x500212d0
 80033d0:	40021350 	.word	0x40021350
 80033d4:	50021350 	.word	0x50021350
 80033d8:	400213d0 	.word	0x400213d0
 80033dc:	500213d0 	.word	0x500213d0
 80033e0:	3cc02100 	.word	0x3cc02100

080033e4 <HAL_DMAEx_List_Start_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_Start_IT(DMA_HandleTypeDef *const hdma)
{
 80033e4:	b580      	push	{r7, lr}
 80033e6:	b086      	sub	sp, #24
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	6078      	str	r0, [r7, #4]
  HAL_DMA_StateTypeDef dma_state;
  uint32_t ccr_value;
  uint32_t cllr_mask;

  /* Check the DMA peripheral handle and the linked-list queue parameters */
  if ((hdma == NULL) || (hdma->LinkedListQueue == NULL))
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d003      	beq.n	80033fa <HAL_DMAEx_List_Start_IT+0x16>
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d101      	bne.n	80033fe <HAL_DMAEx_List_Start_IT+0x1a>
  {
    return HAL_ERROR;
 80033fa:	2301      	movs	r3, #1
 80033fc:	e082      	b.n	8003504 <HAL_DMAEx_List_Start_IT+0x120>
  }

  /* Check DMA channel state */
  dma_state = hdma->State;
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8003404:	75fb      	strb	r3, [r7, #23]
  ccr_value = hdma->Instance->CCR & DMA_CCR_LSM;
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	695b      	ldr	r3, [r3, #20]
 800340c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003410:	613b      	str	r3, [r7, #16]
  if ((dma_state == HAL_DMA_STATE_READY) || ((dma_state == HAL_DMA_STATE_BUSY) && (ccr_value != 0U)))
 8003412:	7dfb      	ldrb	r3, [r7, #23]
 8003414:	2b01      	cmp	r3, #1
 8003416:	d005      	beq.n	8003424 <HAL_DMAEx_List_Start_IT+0x40>
 8003418:	7dfb      	ldrb	r3, [r7, #23]
 800341a:	2b02      	cmp	r3, #2
 800341c:	d16a      	bne.n	80034f4 <HAL_DMAEx_List_Start_IT+0x110>
 800341e:	693b      	ldr	r3, [r7, #16]
 8003420:	2b00      	cmp	r3, #0
 8003422:	d067      	beq.n	80034f4 <HAL_DMAEx_List_Start_IT+0x110>
  {
    /* Check DMA channel state is ready */
    if (hdma->State == HAL_DMA_STATE_READY)
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800342a:	b2db      	uxtb	r3, r3
 800342c:	2b01      	cmp	r3, #1
 800342e:	d157      	bne.n	80034e0 <HAL_DMAEx_List_Start_IT+0xfc>
    {
      /* Process locked */
      __HAL_LOCK(hdma);
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8003436:	2b01      	cmp	r3, #1
 8003438:	d101      	bne.n	800343e <HAL_DMAEx_List_Start_IT+0x5a>
 800343a:	2302      	movs	r3, #2
 800343c:	e062      	b.n	8003504 <HAL_DMAEx_List_Start_IT+0x120>
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	2201      	movs	r2, #1
 8003442:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

      /* Update the DMA channel and the queue states */
      hdma->State                  = HAL_DMA_STATE_BUSY;
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	2202      	movs	r2, #2
 800344a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_BUSY;
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003452:	2202      	movs	r2, #2
 8003454:	731a      	strb	r2, [r3, #12]

      /* Update the DMA channel and the queue error codes */
      hdma->ErrorCode                  = HAL_DMA_ERROR_NONE;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	2200      	movs	r2, #0
 800345a:	659a      	str	r2, [r3, #88]	@ 0x58
      hdma->LinkedListQueue->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003460:	2200      	movs	r2, #0
 8003462:	611a      	str	r2, [r3, #16]

      /* Enable common interrupts: Transfer Complete and Transfer Errors ITs */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_DTE | DMA_IT_ULE | DMA_IT_USE | DMA_IT_TO));
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	695a      	ldr	r2, [r3, #20]
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f442 42ba 	orr.w	r2, r2, #23808	@ 0x5d00
 8003472:	615a      	str	r2, [r3, #20]

      /* Check half transfer complete callback */
      if (hdma->XferHalfCpltCallback != NULL)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003478:	2b00      	cmp	r3, #0
 800347a:	d007      	beq.n	800348c <HAL_DMAEx_List_Start_IT+0xa8>
      {
        /* If half transfer complete callback is set, enable the corresponding IT */
        __HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	695a      	ldr	r2, [r3, #20]
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800348a:	615a      	str	r2, [r3, #20]
      }

      /* Check suspend callback */
      if (hdma->XferSuspendCallback != NULL)
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003490:	2b00      	cmp	r3, #0
 8003492:	d007      	beq.n	80034a4 <HAL_DMAEx_List_Start_IT+0xc0>
      {
        /* If transfer suspend callback is set, enable the corresponding IT */
        __HAL_DMA_ENABLE_IT(hdma, DMA_IT_SUSP);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	695a      	ldr	r2, [r3, #20]
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80034a2:	615a      	str	r2, [r3, #20]
      }

      /* Get CLLR register mask and offset */
      DMA_List_GetCLLRNodeInfo(hdma->LinkedListQueue->Head, &cllr_mask, NULL);
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f107 010c 	add.w	r1, r7, #12
 80034ae:	2200      	movs	r2, #0
 80034b0:	4618      	mov	r0, r3
 80034b2:	f000 f82b 	bl	800350c <DMA_List_GetCLLRNodeInfo>

      /* Update DMA registers for linked-list transfer */
      hdma->Instance->CLBAR = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLBAR_LBA);
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	4619      	mov	r1, r3
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681a      	ldr	r2, [r3, #0]
 80034c2:	0c0b      	lsrs	r3, r1, #16
 80034c4:	041b      	lsls	r3, r3, #16
 80034c6:	6013      	str	r3, [r2, #0]
      hdma->Instance->CLLR  = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLLR_LA) | cllr_mask;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	461a      	mov	r2, r3
 80034d0:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 80034d4:	4013      	ands	r3, r2
 80034d6:	68f9      	ldr	r1, [r7, #12]
 80034d8:	687a      	ldr	r2, [r7, #4]
 80034da:	6812      	ldr	r2, [r2, #0]
 80034dc:	430b      	orrs	r3, r1
 80034de:	67d3      	str	r3, [r2, #124]	@ 0x7c
    }

    /* Enable DMA channel */
    __HAL_DMA_ENABLE(hdma);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	695a      	ldr	r2, [r3, #20]
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f042 0201 	orr.w	r2, r2, #1
 80034ee:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hdma);

    return HAL_ERROR;
  }

  return HAL_OK;
 80034f0:	2300      	movs	r3, #0
 80034f2:	e007      	b.n	8003504 <HAL_DMAEx_List_Start_IT+0x120>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	2240      	movs	r2, #64	@ 0x40
 80034f8:	659a      	str	r2, [r3, #88]	@ 0x58
    __HAL_UNLOCK(hdma);
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	2200      	movs	r2, #0
 80034fe:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    return HAL_ERROR;
 8003502:	2301      	movs	r3, #1
}
 8003504:	4618      	mov	r0, r3
 8003506:	3718      	adds	r7, #24
 8003508:	46bd      	mov	sp, r7
 800350a:	bd80      	pop	{r7, pc}

0800350c <DMA_List_GetCLLRNodeInfo>:
  * @retval None.
  */
static void DMA_List_GetCLLRNodeInfo(DMA_NodeTypeDef const *const pNode,
                                     uint32_t *const cllr_mask,
                                     uint32_t *const cllr_offset)
{
 800350c:	b480      	push	{r7}
 800350e:	b085      	sub	sp, #20
 8003510:	af00      	add	r7, sp, #0
 8003512:	60f8      	str	r0, [r7, #12]
 8003514:	60b9      	str	r1, [r7, #8]
 8003516:	607a      	str	r2, [r7, #4]
  /* Check node type */
  if ((pNode->NodeInfo & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	6a1b      	ldr	r3, [r3, #32]
 800351c:	f003 0302 	and.w	r3, r3, #2
 8003520:	2b00      	cmp	r3, #0
 8003522:	d00c      	beq.n	800353e <DMA_List_GetCLLRNodeInfo+0x32>
  {
    /* Update CLLR register mask value */
    if (cllr_mask != NULL)
 8003524:	68bb      	ldr	r3, [r7, #8]
 8003526:	2b00      	cmp	r3, #0
 8003528:	d002      	beq.n	8003530 <DMA_List_GetCLLRNodeInfo+0x24>
    {
      *cllr_mask = DMA_CLLR_UT1 | DMA_CLLR_UT2 | DMA_CLLR_UB1 | DMA_CLLR_USA | DMA_CLLR_UDA | DMA_CLLR_UT3 |
 800352a:	68bb      	ldr	r3, [r7, #8]
 800352c:	4a0d      	ldr	r2, [pc, #52]	@ (8003564 <DMA_List_GetCLLRNodeInfo+0x58>)
 800352e:	601a      	str	r2, [r3, #0]
                   DMA_CLLR_UB2 | DMA_CLLR_ULL;
    }

    /* Update CLLR register offset */
    if (cllr_offset != NULL)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	2b00      	cmp	r3, #0
 8003534:	d00f      	beq.n	8003556 <DMA_List_GetCLLRNodeInfo+0x4a>
    {
      *cllr_offset = NODE_CLLR_2D_DEFAULT_OFFSET;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	2207      	movs	r2, #7
 800353a:	601a      	str	r2, [r3, #0]
    if (cllr_offset != NULL)
    {
      *cllr_offset = NODE_CLLR_LINEAR_DEFAULT_OFFSET;
    }
  }
}
 800353c:	e00b      	b.n	8003556 <DMA_List_GetCLLRNodeInfo+0x4a>
    if (cllr_mask != NULL)
 800353e:	68bb      	ldr	r3, [r7, #8]
 8003540:	2b00      	cmp	r3, #0
 8003542:	d002      	beq.n	800354a <DMA_List_GetCLLRNodeInfo+0x3e>
      *cllr_mask = DMA_CLLR_UT1 | DMA_CLLR_UT2 | DMA_CLLR_UB1 | DMA_CLLR_USA | DMA_CLLR_UDA | DMA_CLLR_ULL;
 8003544:	68bb      	ldr	r3, [r7, #8]
 8003546:	4a08      	ldr	r2, [pc, #32]	@ (8003568 <DMA_List_GetCLLRNodeInfo+0x5c>)
 8003548:	601a      	str	r2, [r3, #0]
    if (cllr_offset != NULL)
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	2b00      	cmp	r3, #0
 800354e:	d002      	beq.n	8003556 <DMA_List_GetCLLRNodeInfo+0x4a>
      *cllr_offset = NODE_CLLR_LINEAR_DEFAULT_OFFSET;
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	2205      	movs	r2, #5
 8003554:	601a      	str	r2, [r3, #0]
}
 8003556:	bf00      	nop
 8003558:	3714      	adds	r7, #20
 800355a:	46bd      	mov	sp, r7
 800355c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003560:	4770      	bx	lr
 8003562:	bf00      	nop
 8003564:	fe010000 	.word	0xfe010000
 8003568:	f8010000 	.word	0xf8010000

0800356c <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 800356c:	b580      	push	{r7, lr}
 800356e:	b084      	sub	sp, #16
 8003570:	af00      	add	r7, sp, #0
 8003572:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	2b00      	cmp	r3, #0
 8003578:	d101      	bne.n	800357e <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 800357a:	2301      	movs	r3, #1
 800357c:	e147      	b.n	800380e <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003584:	b2db      	uxtb	r3, r3
 8003586:	2b00      	cmp	r3, #0
 8003588:	d106      	bne.n	8003598 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	2200      	movs	r2, #0
 800358e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8003592:	6878      	ldr	r0, [r7, #4]
 8003594:	f7fd fcbc 	bl	8000f10 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	699a      	ldr	r2, [r3, #24]
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f022 0210 	bic.w	r2, r2, #16
 80035a6:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80035a8:	f7fe fee4 	bl	8002374 <HAL_GetTick>
 80035ac:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80035ae:	e012      	b.n	80035d6 <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80035b0:	f7fe fee0 	bl	8002374 <HAL_GetTick>
 80035b4:	4602      	mov	r2, r0
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	1ad3      	subs	r3, r2, r3
 80035ba:	2b0a      	cmp	r3, #10
 80035bc:	d90b      	bls.n	80035d6 <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80035c2:	f043 0201 	orr.w	r2, r3, #1
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	2203      	movs	r2, #3
 80035ce:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 80035d2:	2301      	movs	r3, #1
 80035d4:	e11b      	b.n	800380e <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	699b      	ldr	r3, [r3, #24]
 80035dc:	f003 0308 	and.w	r3, r3, #8
 80035e0:	2b08      	cmp	r3, #8
 80035e2:	d0e5      	beq.n	80035b0 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	699a      	ldr	r2, [r3, #24]
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f042 0201 	orr.w	r2, r2, #1
 80035f2:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80035f4:	f7fe febe 	bl	8002374 <HAL_GetTick>
 80035f8:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80035fa:	e012      	b.n	8003622 <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80035fc:	f7fe feba 	bl	8002374 <HAL_GetTick>
 8003600:	4602      	mov	r2, r0
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	1ad3      	subs	r3, r2, r3
 8003606:	2b0a      	cmp	r3, #10
 8003608:	d90b      	bls.n	8003622 <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800360e:	f043 0201 	orr.w	r2, r3, #1
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	2203      	movs	r2, #3
 800361a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 800361e:	2301      	movs	r3, #1
 8003620:	e0f5      	b.n	800380e <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	699b      	ldr	r3, [r3, #24]
 8003628:	f003 0301 	and.w	r3, r3, #1
 800362c:	2b00      	cmp	r3, #0
 800362e:	d0e5      	beq.n	80035fc <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	699a      	ldr	r2, [r3, #24]
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	f042 0202 	orr.w	r2, r2, #2
 800363e:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	4a74      	ldr	r2, [pc, #464]	@ (8003818 <HAL_FDCAN_Init+0x2ac>)
 8003646:	4293      	cmp	r3, r2
 8003648:	d103      	bne.n	8003652 <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 800364a:	4a74      	ldr	r2, [pc, #464]	@ (800381c <HAL_FDCAN_Init+0x2b0>)
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	685b      	ldr	r3, [r3, #4]
 8003650:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	7c1b      	ldrb	r3, [r3, #16]
 8003656:	2b01      	cmp	r3, #1
 8003658:	d108      	bne.n	800366c <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	699a      	ldr	r2, [r3, #24]
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003668:	619a      	str	r2, [r3, #24]
 800366a:	e007      	b.n	800367c <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	699a      	ldr	r2, [r3, #24]
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800367a:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	7c5b      	ldrb	r3, [r3, #17]
 8003680:	2b01      	cmp	r3, #1
 8003682:	d108      	bne.n	8003696 <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	699a      	ldr	r2, [r3, #24]
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003692:	619a      	str	r2, [r3, #24]
 8003694:	e007      	b.n	80036a6 <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	699a      	ldr	r2, [r3, #24]
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80036a4:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	7c9b      	ldrb	r3, [r3, #18]
 80036aa:	2b01      	cmp	r3, #1
 80036ac:	d108      	bne.n	80036c0 <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	699a      	ldr	r2, [r3, #24]
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80036bc:	619a      	str	r2, [r3, #24]
 80036be:	e007      	b.n	80036d0 <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	699a      	ldr	r2, [r3, #24]
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80036ce:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	699b      	ldr	r3, [r3, #24]
 80036d6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	689a      	ldr	r2, [r3, #8]
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	430a      	orrs	r2, r1
 80036e4:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	699a      	ldr	r2, [r3, #24]
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 80036f4:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	691a      	ldr	r2, [r3, #16]
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f022 0210 	bic.w	r2, r2, #16
 8003704:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	68db      	ldr	r3, [r3, #12]
 800370a:	2b01      	cmp	r3, #1
 800370c:	d108      	bne.n	8003720 <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	699a      	ldr	r2, [r3, #24]
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f042 0204 	orr.w	r2, r2, #4
 800371c:	619a      	str	r2, [r3, #24]
 800371e:	e02c      	b.n	800377a <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	68db      	ldr	r3, [r3, #12]
 8003724:	2b00      	cmp	r3, #0
 8003726:	d028      	beq.n	800377a <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	68db      	ldr	r3, [r3, #12]
 800372c:	2b02      	cmp	r3, #2
 800372e:	d01c      	beq.n	800376a <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	699a      	ldr	r2, [r3, #24]
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800373e:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	691a      	ldr	r2, [r3, #16]
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	f042 0210 	orr.w	r2, r2, #16
 800374e:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	68db      	ldr	r3, [r3, #12]
 8003754:	2b03      	cmp	r3, #3
 8003756:	d110      	bne.n	800377a <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	699a      	ldr	r2, [r3, #24]
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f042 0220 	orr.w	r2, r2, #32
 8003766:	619a      	str	r2, [r3, #24]
 8003768:	e007      	b.n	800377a <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	699a      	ldr	r2, [r3, #24]
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f042 0220 	orr.w	r2, r2, #32
 8003778:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	699b      	ldr	r3, [r3, #24]
 800377e:	3b01      	subs	r3, #1
 8003780:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	69db      	ldr	r3, [r3, #28]
 8003786:	3b01      	subs	r3, #1
 8003788:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800378a:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	6a1b      	ldr	r3, [r3, #32]
 8003790:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8003792:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	695b      	ldr	r3, [r3, #20]
 800379a:	3b01      	subs	r3, #1
 800379c:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80037a2:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80037a4:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	689b      	ldr	r3, [r3, #8]
 80037aa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80037ae:	d115      	bne.n	80037dc <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037b4:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037ba:	3b01      	subs	r3, #1
 80037bc:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80037be:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037c4:	3b01      	subs	r3, #1
 80037c6:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80037c8:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037d0:	3b01      	subs	r3, #1
 80037d2:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80037d8:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80037da:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	430a      	orrs	r2, r1
 80037ee:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 80037f2:	6878      	ldr	r0, [r7, #4]
 80037f4:	f000 fa74 	bl	8003ce0 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	2200      	movs	r2, #0
 80037fc:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	2200      	movs	r2, #0
 8003802:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	2201      	movs	r2, #1
 8003808:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 800380c:	2300      	movs	r3, #0
}
 800380e:	4618      	mov	r0, r3
 8003810:	3710      	adds	r7, #16
 8003812:	46bd      	mov	sp, r7
 8003814:	bd80      	pop	{r7, pc}
 8003816:	bf00      	nop
 8003818:	4000a400 	.word	0x4000a400
 800381c:	4000a500 	.word	0x4000a500

08003820 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 8003820:	b480      	push	{r7}
 8003822:	b087      	sub	sp, #28
 8003824:	af00      	add	r7, sp, #0
 8003826:	6078      	str	r0, [r7, #4]
 8003828:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003830:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8003832:	7dfb      	ldrb	r3, [r7, #23]
 8003834:	2b01      	cmp	r3, #1
 8003836:	d002      	beq.n	800383e <HAL_FDCAN_ConfigFilter+0x1e>
 8003838:	7dfb      	ldrb	r3, [r7, #23]
 800383a:	2b02      	cmp	r3, #2
 800383c:	d13d      	bne.n	80038ba <HAL_FDCAN_ConfigFilter+0x9a>
  {
    /* Check function parameters */
    assert_param(IS_FDCAN_ID_TYPE(sFilterConfig->IdType));
    assert_param(IS_FDCAN_FILTER_CFG(sFilterConfig->FilterConfig));

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 800383e:	683b      	ldr	r3, [r7, #0]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	2b00      	cmp	r3, #0
 8003844:	d119      	bne.n	800387a <HAL_FDCAN_ConfigFilter+0x5a>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x7FFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
      assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build filter element */
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8003846:	683b      	ldr	r3, [r7, #0]
 8003848:	689b      	ldr	r3, [r3, #8]
 800384a:	079a      	lsls	r2, r3, #30
                         (sFilterConfig->FilterConfig << 27U) |
 800384c:	683b      	ldr	r3, [r7, #0]
 800384e:	68db      	ldr	r3, [r3, #12]
 8003850:	06db      	lsls	r3, r3, #27
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8003852:	431a      	orrs	r2, r3
                         (sFilterConfig->FilterID1 << 16U)    |
 8003854:	683b      	ldr	r3, [r7, #0]
 8003856:	691b      	ldr	r3, [r3, #16]
 8003858:	041b      	lsls	r3, r3, #16
                         (sFilterConfig->FilterConfig << 27U) |
 800385a:	431a      	orrs	r2, r3
                         sFilterConfig->FilterID2);
 800385c:	683b      	ldr	r3, [r7, #0]
 800385e:	695b      	ldr	r3, [r3, #20]
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8003860:	4313      	orrs	r3, r2
 8003862:	613b      	str	r3, [r7, #16]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLS_SIZE));
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003868:	683b      	ldr	r3, [r7, #0]
 800386a:	685b      	ldr	r3, [r3, #4]
 800386c:	009b      	lsls	r3, r3, #2
 800386e:	4413      	add	r3, r2
 8003870:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8003872:	68bb      	ldr	r3, [r7, #8]
 8003874:	693a      	ldr	r2, [r7, #16]
 8003876:	601a      	str	r2, [r3, #0]
 8003878:	e01d      	b.n	80038b6 <HAL_FDCAN_ConfigFilter+0x96>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 800387a:	683b      	ldr	r3, [r7, #0]
 800387c:	68db      	ldr	r3, [r3, #12]
 800387e:	075a      	lsls	r2, r3, #29
 8003880:	683b      	ldr	r3, [r7, #0]
 8003882:	691b      	ldr	r3, [r3, #16]
 8003884:	4313      	orrs	r3, r2
 8003886:	613b      	str	r3, [r7, #16]

      /* Build second word of filter element */
      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8003888:	683b      	ldr	r3, [r7, #0]
 800388a:	689b      	ldr	r3, [r3, #8]
 800388c:	079a      	lsls	r2, r3, #30
 800388e:	683b      	ldr	r3, [r7, #0]
 8003890:	695b      	ldr	r3, [r3, #20]
 8003892:	4313      	orrs	r3, r2
 8003894:	60fb      	str	r3, [r7, #12]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800389a:	683b      	ldr	r3, [r7, #0]
 800389c:	685b      	ldr	r3, [r3, #4]
 800389e:	00db      	lsls	r3, r3, #3
 80038a0:	4413      	add	r3, r2
 80038a2:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 80038a4:	68bb      	ldr	r3, [r7, #8]
 80038a6:	693a      	ldr	r2, [r7, #16]
 80038a8:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 80038aa:	68bb      	ldr	r3, [r7, #8]
 80038ac:	3304      	adds	r3, #4
 80038ae:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 80038b0:	68bb      	ldr	r3, [r7, #8]
 80038b2:	68fa      	ldr	r2, [r7, #12]
 80038b4:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 80038b6:	2300      	movs	r3, #0
 80038b8:	e006      	b.n	80038c8 <HAL_FDCAN_ConfigFilter+0xa8>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80038be:	f043 0202 	orr.w	r2, r3, #2
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 80038c6:	2301      	movs	r3, #1
  }
}
 80038c8:	4618      	mov	r0, r3
 80038ca:	371c      	adds	r7, #28
 80038cc:	46bd      	mov	sp, r7
 80038ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d2:	4770      	bx	lr

080038d4 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 80038d4:	b480      	push	{r7}
 80038d6:	b083      	sub	sp, #12
 80038d8:	af00      	add	r7, sp, #0
 80038da:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80038e2:	b2db      	uxtb	r3, r3
 80038e4:	2b01      	cmp	r3, #1
 80038e6:	d110      	bne.n	800390a <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	2202      	movs	r2, #2
 80038ec:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	699a      	ldr	r2, [r3, #24]
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f022 0201 	bic.w	r2, r2, #1
 80038fe:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	2200      	movs	r2, #0
 8003904:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Return function status */
    return HAL_OK;
 8003906:	2300      	movs	r3, #0
 8003908:	e006      	b.n	8003918 <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800390e:	f043 0204 	orr.w	r2, r3, #4
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8003916:	2301      	movs	r3, #1
  }
}
 8003918:	4618      	mov	r0, r3
 800391a:	370c      	adds	r7, #12
 800391c:	46bd      	mov	sp, r7
 800391e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003922:	4770      	bx	lr

08003924 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 8003924:	b580      	push	{r7, lr}
 8003926:	b086      	sub	sp, #24
 8003928:	af00      	add	r7, sp, #0
 800392a:	60f8      	str	r0, [r7, #12]
 800392c:	60b9      	str	r1, [r7, #8]
 800392e:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003936:	b2db      	uxtb	r3, r3
 8003938:	2b02      	cmp	r3, #2
 800393a:	d12c      	bne.n	8003996 <HAL_FDCAN_AddMessageToTxFifoQ+0x72>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8003944:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003948:	2b00      	cmp	r3, #0
 800394a:	d007      	beq.n	800395c <HAL_FDCAN_AddMessageToTxFifoQ+0x38>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003950:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8003958:	2301      	movs	r3, #1
 800395a:	e023      	b.n	80039a4 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8003964:	0c1b      	lsrs	r3, r3, #16
 8003966:	f003 0303 	and.w	r3, r3, #3
 800396a:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 800396c:	697b      	ldr	r3, [r7, #20]
 800396e:	687a      	ldr	r2, [r7, #4]
 8003970:	68b9      	ldr	r1, [r7, #8]
 8003972:	68f8      	ldr	r0, [r7, #12]
 8003974:	f000 fa16 	bl	8003da4 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	2101      	movs	r1, #1
 800397e:	697a      	ldr	r2, [r7, #20]
 8003980:	fa01 f202 	lsl.w	r2, r1, r2
 8003984:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8003988:	2201      	movs	r2, #1
 800398a:	697b      	ldr	r3, [r7, #20]
 800398c:	409a      	lsls	r2, r3
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Return function status */
    return HAL_OK;
 8003992:	2300      	movs	r3, #0
 8003994:	e006      	b.n	80039a4 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800399a:	f043 0208 	orr.w	r2, r3, #8
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 80039a2:	2301      	movs	r3, #1
  }
}
 80039a4:	4618      	mov	r0, r3
 80039a6:	3718      	adds	r7, #24
 80039a8:	46bd      	mov	sp, r7
 80039aa:	bd80      	pop	{r7, pc}

080039ac <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 80039ac:	b580      	push	{r7, lr}
 80039ae:	b08c      	sub	sp, #48	@ 0x30
 80039b0:	af00      	add	r7, sp, #0
 80039b2:	6078      	str	r0, [r7, #4]
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;
  uint32_t itsource;
  uint32_t itflag;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80039ba:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 80039be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  TxEventFifoITs &= hfdcan->Instance->IE;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039c6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80039c8:	4013      	ands	r3, r2
 80039ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80039d2:	f003 0307 	and.w	r3, r3, #7
 80039d6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo0ITs &= hfdcan->Instance->IE;
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039de:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80039e0:	4013      	ands	r3, r2
 80039e2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80039ea:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80039ee:	627b      	str	r3, [r7, #36]	@ 0x24
  RxFifo1ITs &= hfdcan->Instance->IE;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80039f8:	4013      	ands	r3, r2
 80039fa:	627b      	str	r3, [r7, #36]	@ 0x24
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a02:	f403 0371 	and.w	r3, r3, #15794176	@ 0xf10000
 8003a06:	623b      	str	r3, [r7, #32]
  Errors &= hfdcan->Instance->IE;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a0e:	6a3a      	ldr	r2, [r7, #32]
 8003a10:	4013      	ands	r3, r2
 8003a12:	623b      	str	r3, [r7, #32]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a1a:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8003a1e:	61fb      	str	r3, [r7, #28]
  ErrorStatusITs &= hfdcan->Instance->IE;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a26:	69fa      	ldr	r2, [r7, #28]
 8003a28:	4013      	ands	r3, r2
 8003a2a:	61fb      	str	r3, [r7, #28]
  itsource = hfdcan->Instance->IE;
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a32:	61bb      	str	r3, [r7, #24]
  itflag = hfdcan->Instance->IR;
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a3a:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 8003a3c:	697b      	ldr	r3, [r7, #20]
 8003a3e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d00b      	beq.n	8003a5e <HAL_FDCAN_IRQHandler+0xb2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 8003a46:	69bb      	ldr	r3, [r7, #24]
 8003a48:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d006      	beq.n	8003a5e <HAL_FDCAN_IRQHandler+0xb2>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	2240      	movs	r2, #64	@ 0x40
 8003a56:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8003a58:	6878      	ldr	r0, [r7, #4]
 8003a5a:	f000 f921 	bl	8003ca0 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 8003a5e:	697b      	ldr	r3, [r7, #20]
 8003a60:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d019      	beq.n	8003a9c <HAL_FDCAN_IRQHandler+0xf0>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 8003a68:	69bb      	ldr	r3, [r7, #24]
 8003a6a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d014      	beq.n	8003a9c <HAL_FDCAN_IRQHandler+0xf0>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003a7a:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003a84:	693a      	ldr	r2, [r7, #16]
 8003a86:	4013      	ands	r3, r2
 8003a88:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003a92:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8003a94:	6939      	ldr	r1, [r7, #16]
 8003a96:	6878      	ldr	r0, [r7, #4]
 8003a98:	f000 f8e3 	bl	8003c62 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8003a9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d007      	beq.n	8003ab2 <HAL_FDCAN_IRQHandler+0x106>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003aa8:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8003aaa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003aac:	6878      	ldr	r0, [r7, #4]
 8003aae:	f000 f8a2 	bl	8003bf6 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 8003ab2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d007      	beq.n	8003ac8 <HAL_FDCAN_IRQHandler+0x11c>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003abe:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8003ac0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003ac2:	6878      	ldr	r0, [r7, #4]
 8003ac4:	f000 f8a2 	bl	8003c0c <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8003ac8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d007      	beq.n	8003ade <HAL_FDCAN_IRQHandler+0x132>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ad4:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8003ad6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003ad8:	6878      	ldr	r0, [r7, #4]
 8003ada:	f000 f8a2 	bl	8003c22 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 8003ade:	697b      	ldr	r3, [r7, #20]
 8003ae0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d00c      	beq.n	8003b02 <HAL_FDCAN_IRQHandler+0x156>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 8003ae8:	69bb      	ldr	r3, [r7, #24]
 8003aea:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d007      	beq.n	8003b02 <HAL_FDCAN_IRQHandler+0x156>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003afa:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8003afc:	6878      	ldr	r0, [r7, #4]
 8003afe:	f000 f89b 	bl	8003c38 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_COMPLETE) != RESET)
 8003b02:	697b      	ldr	r3, [r7, #20]
 8003b04:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d018      	beq.n	8003b3e <HAL_FDCAN_IRQHandler+0x192>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_COMPLETE) != RESET)
 8003b0c:	69bb      	ldr	r3, [r7, #24]
 8003b0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d013      	beq.n	8003b3e <HAL_FDCAN_IRQHandler+0x192>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8003b1e:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003b28:	68fa      	ldr	r2, [r7, #12]
 8003b2a:	4013      	ands	r3, r2
 8003b2c:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	2280      	movs	r2, #128	@ 0x80
 8003b34:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8003b36:	68f9      	ldr	r1, [r7, #12]
 8003b38:	6878      	ldr	r0, [r7, #4]
 8003b3a:	f000 f887 	bl	8003c4c <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 8003b3e:	697b      	ldr	r3, [r7, #20]
 8003b40:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d00c      	beq.n	8003b62 <HAL_FDCAN_IRQHandler+0x1b6>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 8003b48:	69bb      	ldr	r3, [r7, #24]
 8003b4a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d007      	beq.n	8003b62 <HAL_FDCAN_IRQHandler+0x1b6>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003b5a:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8003b5c:	6878      	ldr	r0, [r7, #4]
 8003b5e:	f000 f88b 	bl	8003c78 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 8003b62:	697b      	ldr	r3, [r7, #20]
 8003b64:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d00c      	beq.n	8003b86 <HAL_FDCAN_IRQHandler+0x1da>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 8003b6c:	69bb      	ldr	r3, [r7, #24]
 8003b6e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d007      	beq.n	8003b86 <HAL_FDCAN_IRQHandler+0x1da>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8003b7e:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8003b80:	6878      	ldr	r0, [r7, #4]
 8003b82:	f000 f883 	bl	8003c8c <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 8003b86:	697b      	ldr	r3, [r7, #20]
 8003b88:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d00f      	beq.n	8003bb0 <HAL_FDCAN_IRQHandler+0x204>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 8003b90:	69bb      	ldr	r3, [r7, #24]
 8003b92:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d00a      	beq.n	8003bb0 <HAL_FDCAN_IRQHandler+0x204>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003ba2:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ba8:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	661a      	str	r2, [r3, #96]	@ 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8003bb0:	69fb      	ldr	r3, [r7, #28]
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d007      	beq.n	8003bc6 <HAL_FDCAN_IRQHandler+0x21a>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	69fa      	ldr	r2, [r7, #28]
 8003bbc:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8003bbe:	69f9      	ldr	r1, [r7, #28]
 8003bc0:	6878      	ldr	r0, [r7, #4]
 8003bc2:	f000 f881 	bl	8003cc8 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8003bc6:	6a3b      	ldr	r3, [r7, #32]
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d009      	beq.n	8003be0 <HAL_FDCAN_IRQHandler+0x234>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	6a3a      	ldr	r2, [r7, #32]
 8003bd2:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003bd8:	6a3b      	ldr	r3, [r7, #32]
 8003bda:	431a      	orrs	r2, r3
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d002      	beq.n	8003bee <HAL_FDCAN_IRQHandler+0x242>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8003be8:	6878      	ldr	r0, [r7, #4]
 8003bea:	f000 f863 	bl	8003cb4 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8003bee:	bf00      	nop
 8003bf0:	3730      	adds	r7, #48	@ 0x30
 8003bf2:	46bd      	mov	sp, r7
 8003bf4:	bd80      	pop	{r7, pc}

08003bf6 <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 8003bf6:	b480      	push	{r7}
 8003bf8:	b083      	sub	sp, #12
 8003bfa:	af00      	add	r7, sp, #0
 8003bfc:	6078      	str	r0, [r7, #4]
 8003bfe:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 8003c00:	bf00      	nop
 8003c02:	370c      	adds	r7, #12
 8003c04:	46bd      	mov	sp, r7
 8003c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c0a:	4770      	bx	lr

08003c0c <HAL_FDCAN_RxFifo0Callback>:
  * @param  RxFifo0ITs indicates which Rx FIFO 0 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo0_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 8003c0c:	b480      	push	{r7}
 8003c0e:	b083      	sub	sp, #12
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	6078      	str	r0, [r7, #4]
 8003c14:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo0ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo0Callback could be implemented in the user file
   */
}
 8003c16:	bf00      	nop
 8003c18:	370c      	adds	r7, #12
 8003c1a:	46bd      	mov	sp, r7
 8003c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c20:	4770      	bx	lr

08003c22 <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 8003c22:	b480      	push	{r7}
 8003c24:	b083      	sub	sp, #12
 8003c26:	af00      	add	r7, sp, #0
 8003c28:	6078      	str	r0, [r7, #4]
 8003c2a:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 8003c2c:	bf00      	nop
 8003c2e:	370c      	adds	r7, #12
 8003c30:	46bd      	mov	sp, r7
 8003c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c36:	4770      	bx	lr

08003c38 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8003c38:	b480      	push	{r7}
 8003c3a:	b083      	sub	sp, #12
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8003c40:	bf00      	nop
 8003c42:	370c      	adds	r7, #12
 8003c44:	46bd      	mov	sp, r7
 8003c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c4a:	4770      	bx	lr

08003c4c <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8003c4c:	b480      	push	{r7}
 8003c4e:	b083      	sub	sp, #12
 8003c50:	af00      	add	r7, sp, #0
 8003c52:	6078      	str	r0, [r7, #4]
 8003c54:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8003c56:	bf00      	nop
 8003c58:	370c      	adds	r7, #12
 8003c5a:	46bd      	mov	sp, r7
 8003c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c60:	4770      	bx	lr

08003c62 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8003c62:	b480      	push	{r7}
 8003c64:	b083      	sub	sp, #12
 8003c66:	af00      	add	r7, sp, #0
 8003c68:	6078      	str	r0, [r7, #4]
 8003c6a:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8003c6c:	bf00      	nop
 8003c6e:	370c      	adds	r7, #12
 8003c70:	46bd      	mov	sp, r7
 8003c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c76:	4770      	bx	lr

08003c78 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8003c78:	b480      	push	{r7}
 8003c7a:	b083      	sub	sp, #12
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8003c80:	bf00      	nop
 8003c82:	370c      	adds	r7, #12
 8003c84:	46bd      	mov	sp, r7
 8003c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c8a:	4770      	bx	lr

08003c8c <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8003c8c:	b480      	push	{r7}
 8003c8e:	b083      	sub	sp, #12
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8003c94:	bf00      	nop
 8003c96:	370c      	adds	r7, #12
 8003c98:	46bd      	mov	sp, r7
 8003c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9e:	4770      	bx	lr

08003ca0 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8003ca0:	b480      	push	{r7}
 8003ca2:	b083      	sub	sp, #12
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8003ca8:	bf00      	nop
 8003caa:	370c      	adds	r7, #12
 8003cac:	46bd      	mov	sp, r7
 8003cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb2:	4770      	bx	lr

08003cb4 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8003cb4:	b480      	push	{r7}
 8003cb6:	b083      	sub	sp, #12
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 8003cbc:	bf00      	nop
 8003cbe:	370c      	adds	r7, #12
 8003cc0:	46bd      	mov	sp, r7
 8003cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc6:	4770      	bx	lr

08003cc8 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 8003cc8:	b480      	push	{r7}
 8003cca:	b083      	sub	sp, #12
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	6078      	str	r0, [r7, #4]
 8003cd0:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8003cd2:	bf00      	nop
 8003cd4:	370c      	adds	r7, #12
 8003cd6:	46bd      	mov	sp, r7
 8003cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cdc:	4770      	bx	lr
	...

08003ce0 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8003ce0:	b480      	push	{r7}
 8003ce2:	b085      	sub	sp, #20
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8003ce8:	4b2c      	ldr	r3, [pc, #176]	@ (8003d9c <FDCAN_CalcultateRamBlockAddresses+0xbc>)
 8003cea:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	4a2b      	ldr	r2, [pc, #172]	@ (8003da0 <FDCAN_CalcultateRamBlockAddresses+0xc0>)
 8003cf2:	4293      	cmp	r3, r2
 8003cf4:	d103      	bne.n	8003cfe <FDCAN_CalcultateRamBlockAddresses+0x1e>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 8003cf6:	68bb      	ldr	r3, [r7, #8]
 8003cf8:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8003cfc:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN2 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	68ba      	ldr	r2, [r7, #8]
 8003d02:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d0c:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d14:	041a      	lsls	r2, r3, #16
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	430a      	orrs	r2, r1
 8003d1c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8003d20:	68bb      	ldr	r3, [r7, #8]
 8003d22:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d32:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d3a:	061a      	lsls	r2, r3, #24
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	430a      	orrs	r2, r1
 8003d42:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8003d46:	68bb      	ldr	r3, [r7, #8]
 8003d48:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8003d50:	68bb      	ldr	r3, [r7, #8]
 8003d52:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8003d5a:	68bb      	ldr	r3, [r7, #8]
 8003d5c:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8003d64:	68bb      	ldr	r3, [r7, #8]
 8003d66:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8003d6e:	68bb      	ldr	r3, [r7, #8]
 8003d70:	60fb      	str	r3, [r7, #12]
 8003d72:	e005      	b.n	8003d80 <FDCAN_CalcultateRamBlockAddresses+0xa0>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	2200      	movs	r2, #0
 8003d78:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	3304      	adds	r3, #4
 8003d7e:	60fb      	str	r3, [r7, #12]
 8003d80:	68bb      	ldr	r3, [r7, #8]
 8003d82:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8003d86:	68fa      	ldr	r2, [r7, #12]
 8003d88:	429a      	cmp	r2, r3
 8003d8a:	d3f3      	bcc.n	8003d74 <FDCAN_CalcultateRamBlockAddresses+0x94>
  }
}
 8003d8c:	bf00      	nop
 8003d8e:	bf00      	nop
 8003d90:	3714      	adds	r7, #20
 8003d92:	46bd      	mov	sp, r7
 8003d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d98:	4770      	bx	lr
 8003d9a:	bf00      	nop
 8003d9c:	4000ac00 	.word	0x4000ac00
 8003da0:	4000a800 	.word	0x4000a800

08003da4 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 8003da4:	b480      	push	{r7}
 8003da6:	b089      	sub	sp, #36	@ 0x24
 8003da8:	af00      	add	r7, sp, #0
 8003daa:	60f8      	str	r0, [r7, #12]
 8003dac:	60b9      	str	r1, [r7, #8]
 8003dae:	607a      	str	r2, [r7, #4]
 8003db0:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8003db2:	68bb      	ldr	r3, [r7, #8]
 8003db4:	685b      	ldr	r3, [r3, #4]
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d10a      	bne.n	8003dd0 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8003dba:	68bb      	ldr	r3, [r7, #8]
 8003dbc:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 8003dbe:	68bb      	ldr	r3, [r7, #8]
 8003dc0:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 8003dc2:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 8003dc4:	68bb      	ldr	r3, [r7, #8]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8003dca:	4313      	orrs	r3, r2
 8003dcc:	61fb      	str	r3, [r7, #28]
 8003dce:	e00a      	b.n	8003de6 <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8003dd0:	68bb      	ldr	r3, [r7, #8]
 8003dd2:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 8003dd4:	68bb      	ldr	r3, [r7, #8]
 8003dd6:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 8003dd8:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 8003dda:	68bb      	ldr	r3, [r7, #8]
 8003ddc:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 8003dde:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8003de0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003de4:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8003de6:	68bb      	ldr	r3, [r7, #8]
 8003de8:	6a1b      	ldr	r3, [r3, #32]
 8003dea:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 8003dec:	68bb      	ldr	r3, [r7, #8]
 8003dee:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8003df0:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 8003df2:	68bb      	ldr	r3, [r7, #8]
 8003df4:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 8003df6:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 8003df8:	68bb      	ldr	r3, [r7, #8]
 8003dfa:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 8003dfc:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 8003dfe:	68bb      	ldr	r3, [r7, #8]
 8003e00:	68db      	ldr	r3, [r3, #12]
 8003e02:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8003e04:	4313      	orrs	r3, r2
 8003e06:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8003e0c:	683a      	ldr	r2, [r7, #0]
 8003e0e:	4613      	mov	r3, r2
 8003e10:	00db      	lsls	r3, r3, #3
 8003e12:	4413      	add	r3, r2
 8003e14:	00db      	lsls	r3, r3, #3
 8003e16:	440b      	add	r3, r1
 8003e18:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8003e1a:	69bb      	ldr	r3, [r7, #24]
 8003e1c:	69fa      	ldr	r2, [r7, #28]
 8003e1e:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8003e20:	69bb      	ldr	r3, [r7, #24]
 8003e22:	3304      	adds	r3, #4
 8003e24:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 8003e26:	69bb      	ldr	r3, [r7, #24]
 8003e28:	693a      	ldr	r2, [r7, #16]
 8003e2a:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8003e2c:	69bb      	ldr	r3, [r7, #24]
 8003e2e:	3304      	adds	r3, #4
 8003e30:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8003e32:	2300      	movs	r3, #0
 8003e34:	617b      	str	r3, [r7, #20]
 8003e36:	e020      	b.n	8003e7a <FDCAN_CopyMessageToRAM+0xd6>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8003e38:	697b      	ldr	r3, [r7, #20]
 8003e3a:	3303      	adds	r3, #3
 8003e3c:	687a      	ldr	r2, [r7, #4]
 8003e3e:	4413      	add	r3, r2
 8003e40:	781b      	ldrb	r3, [r3, #0]
 8003e42:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8003e44:	697b      	ldr	r3, [r7, #20]
 8003e46:	3302      	adds	r3, #2
 8003e48:	6879      	ldr	r1, [r7, #4]
 8003e4a:	440b      	add	r3, r1
 8003e4c:	781b      	ldrb	r3, [r3, #0]
 8003e4e:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8003e50:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8003e52:	697b      	ldr	r3, [r7, #20]
 8003e54:	3301      	adds	r3, #1
 8003e56:	6879      	ldr	r1, [r7, #4]
 8003e58:	440b      	add	r3, r1
 8003e5a:	781b      	ldrb	r3, [r3, #0]
 8003e5c:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8003e5e:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8003e60:	6879      	ldr	r1, [r7, #4]
 8003e62:	697a      	ldr	r2, [r7, #20]
 8003e64:	440a      	add	r2, r1
 8003e66:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8003e68:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8003e6a:	69bb      	ldr	r3, [r7, #24]
 8003e6c:	601a      	str	r2, [r3, #0]
    TxAddress++;
 8003e6e:	69bb      	ldr	r3, [r7, #24]
 8003e70:	3304      	adds	r3, #4
 8003e72:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8003e74:	697b      	ldr	r3, [r7, #20]
 8003e76:	3304      	adds	r3, #4
 8003e78:	617b      	str	r3, [r7, #20]
 8003e7a:	68bb      	ldr	r3, [r7, #8]
 8003e7c:	68db      	ldr	r3, [r3, #12]
 8003e7e:	4a06      	ldr	r2, [pc, #24]	@ (8003e98 <FDCAN_CopyMessageToRAM+0xf4>)
 8003e80:	5cd3      	ldrb	r3, [r2, r3]
 8003e82:	461a      	mov	r2, r3
 8003e84:	697b      	ldr	r3, [r7, #20]
 8003e86:	4293      	cmp	r3, r2
 8003e88:	d3d6      	bcc.n	8003e38 <FDCAN_CopyMessageToRAM+0x94>
  }
}
 8003e8a:	bf00      	nop
 8003e8c:	bf00      	nop
 8003e8e:	3724      	adds	r7, #36	@ 0x24
 8003e90:	46bd      	mov	sp, r7
 8003e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e96:	4770      	bx	lr
 8003e98:	0800c8b8 	.word	0x0800c8b8

08003e9c <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8003e9c:	b480      	push	{r7}
 8003e9e:	b087      	sub	sp, #28
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	6078      	str	r0, [r7, #4]
 8003ea4:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 8003ea6:	2300      	movs	r3, #0
 8003ea8:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8003eaa:	e136      	b.n	800411a <HAL_GPIO_Init+0x27e>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8003eac:	683b      	ldr	r3, [r7, #0]
 8003eae:	681a      	ldr	r2, [r3, #0]
 8003eb0:	2101      	movs	r1, #1
 8003eb2:	693b      	ldr	r3, [r7, #16]
 8003eb4:	fa01 f303 	lsl.w	r3, r1, r3
 8003eb8:	4013      	ands	r3, r2
 8003eba:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	f000 8128 	beq.w	8004114 <HAL_GPIO_Init+0x278>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003ec4:	683b      	ldr	r3, [r7, #0]
 8003ec6:	685b      	ldr	r3, [r3, #4]
 8003ec8:	2b02      	cmp	r3, #2
 8003eca:	d003      	beq.n	8003ed4 <HAL_GPIO_Init+0x38>
 8003ecc:	683b      	ldr	r3, [r7, #0]
 8003ece:	685b      	ldr	r3, [r3, #4]
 8003ed0:	2b12      	cmp	r3, #18
 8003ed2:	d125      	bne.n	8003f20 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8003ed4:	693b      	ldr	r3, [r7, #16]
 8003ed6:	08da      	lsrs	r2, r3, #3
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	3208      	adds	r2, #8
 8003edc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003ee0:	617b      	str	r3, [r7, #20]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8003ee2:	693b      	ldr	r3, [r7, #16]
 8003ee4:	f003 0307 	and.w	r3, r3, #7
 8003ee8:	009b      	lsls	r3, r3, #2
 8003eea:	220f      	movs	r2, #15
 8003eec:	fa02 f303 	lsl.w	r3, r2, r3
 8003ef0:	43db      	mvns	r3, r3
 8003ef2:	697a      	ldr	r2, [r7, #20]
 8003ef4:	4013      	ands	r3, r2
 8003ef6:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8003ef8:	683b      	ldr	r3, [r7, #0]
 8003efa:	691b      	ldr	r3, [r3, #16]
 8003efc:	f003 020f 	and.w	r2, r3, #15
 8003f00:	693b      	ldr	r3, [r7, #16]
 8003f02:	f003 0307 	and.w	r3, r3, #7
 8003f06:	009b      	lsls	r3, r3, #2
 8003f08:	fa02 f303 	lsl.w	r3, r2, r3
 8003f0c:	697a      	ldr	r2, [r7, #20]
 8003f0e:	4313      	orrs	r3, r2
 8003f10:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 8003f12:	693b      	ldr	r3, [r7, #16]
 8003f14:	08da      	lsrs	r2, r3, #3
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	3208      	adds	r2, #8
 8003f1a:	6979      	ldr	r1, [r7, #20]
 8003f1c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8003f26:	693b      	ldr	r3, [r7, #16]
 8003f28:	005b      	lsls	r3, r3, #1
 8003f2a:	2203      	movs	r2, #3
 8003f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f30:	43db      	mvns	r3, r3
 8003f32:	697a      	ldr	r2, [r7, #20]
 8003f34:	4013      	ands	r3, r2
 8003f36:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8003f38:	683b      	ldr	r3, [r7, #0]
 8003f3a:	685b      	ldr	r3, [r3, #4]
 8003f3c:	f003 0203 	and.w	r2, r3, #3
 8003f40:	693b      	ldr	r3, [r7, #16]
 8003f42:	005b      	lsls	r3, r3, #1
 8003f44:	fa02 f303 	lsl.w	r3, r2, r3
 8003f48:	697a      	ldr	r2, [r7, #20]
 8003f4a:	4313      	orrs	r3, r2
 8003f4c:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	697a      	ldr	r2, [r7, #20]
 8003f52:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003f54:	683b      	ldr	r3, [r7, #0]
 8003f56:	685b      	ldr	r3, [r3, #4]
 8003f58:	2b01      	cmp	r3, #1
 8003f5a:	d00b      	beq.n	8003f74 <HAL_GPIO_Init+0xd8>
 8003f5c:	683b      	ldr	r3, [r7, #0]
 8003f5e:	685b      	ldr	r3, [r3, #4]
 8003f60:	2b02      	cmp	r3, #2
 8003f62:	d007      	beq.n	8003f74 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003f64:	683b      	ldr	r3, [r7, #0]
 8003f66:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003f68:	2b11      	cmp	r3, #17
 8003f6a:	d003      	beq.n	8003f74 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003f6c:	683b      	ldr	r3, [r7, #0]
 8003f6e:	685b      	ldr	r3, [r3, #4]
 8003f70:	2b12      	cmp	r3, #18
 8003f72:	d130      	bne.n	8003fd6 <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	689b      	ldr	r3, [r3, #8]
 8003f78:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8003f7a:	693b      	ldr	r3, [r7, #16]
 8003f7c:	005b      	lsls	r3, r3, #1
 8003f7e:	2203      	movs	r2, #3
 8003f80:	fa02 f303 	lsl.w	r3, r2, r3
 8003f84:	43db      	mvns	r3, r3
 8003f86:	697a      	ldr	r2, [r7, #20]
 8003f88:	4013      	ands	r3, r2
 8003f8a:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8003f8c:	683b      	ldr	r3, [r7, #0]
 8003f8e:	68da      	ldr	r2, [r3, #12]
 8003f90:	693b      	ldr	r3, [r7, #16]
 8003f92:	005b      	lsls	r3, r3, #1
 8003f94:	fa02 f303 	lsl.w	r3, r2, r3
 8003f98:	697a      	ldr	r2, [r7, #20]
 8003f9a:	4313      	orrs	r3, r2
 8003f9c:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	697a      	ldr	r2, [r7, #20]
 8003fa2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	685b      	ldr	r3, [r3, #4]
 8003fa8:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003faa:	2201      	movs	r2, #1
 8003fac:	693b      	ldr	r3, [r7, #16]
 8003fae:	fa02 f303 	lsl.w	r3, r2, r3
 8003fb2:	43db      	mvns	r3, r3
 8003fb4:	697a      	ldr	r2, [r7, #20]
 8003fb6:	4013      	ands	r3, r2
 8003fb8:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003fba:	683b      	ldr	r3, [r7, #0]
 8003fbc:	685b      	ldr	r3, [r3, #4]
 8003fbe:	091b      	lsrs	r3, r3, #4
 8003fc0:	f003 0201 	and.w	r2, r3, #1
 8003fc4:	693b      	ldr	r3, [r7, #16]
 8003fc6:	fa02 f303 	lsl.w	r3, r2, r3
 8003fca:	697a      	ldr	r2, [r7, #20]
 8003fcc:	4313      	orrs	r3, r2
 8003fce:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	697a      	ldr	r2, [r7, #20]
 8003fd4:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 8003fd6:	683b      	ldr	r3, [r7, #0]
 8003fd8:	685b      	ldr	r3, [r3, #4]
 8003fda:	2b03      	cmp	r3, #3
 8003fdc:	d017      	beq.n	800400e <HAL_GPIO_Init+0x172>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	68db      	ldr	r3, [r3, #12]
 8003fe2:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8003fe4:	693b      	ldr	r3, [r7, #16]
 8003fe6:	005b      	lsls	r3, r3, #1
 8003fe8:	2203      	movs	r2, #3
 8003fea:	fa02 f303 	lsl.w	r3, r2, r3
 8003fee:	43db      	mvns	r3, r3
 8003ff0:	697a      	ldr	r2, [r7, #20]
 8003ff2:	4013      	ands	r3, r2
 8003ff4:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8003ff6:	683b      	ldr	r3, [r7, #0]
 8003ff8:	689a      	ldr	r2, [r3, #8]
 8003ffa:	693b      	ldr	r3, [r7, #16]
 8003ffc:	005b      	lsls	r3, r3, #1
 8003ffe:	fa02 f303 	lsl.w	r3, r2, r3
 8004002:	697a      	ldr	r2, [r7, #20]
 8004004:	4313      	orrs	r3, r2
 8004006:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	697a      	ldr	r2, [r7, #20]
 800400c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800400e:	683b      	ldr	r3, [r7, #0]
 8004010:	685b      	ldr	r3, [r3, #4]
 8004012:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004016:	2b00      	cmp	r3, #0
 8004018:	d07c      	beq.n	8004114 <HAL_GPIO_Init+0x278>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 800401a:	4a47      	ldr	r2, [pc, #284]	@ (8004138 <HAL_GPIO_Init+0x29c>)
 800401c:	693b      	ldr	r3, [r7, #16]
 800401e:	089b      	lsrs	r3, r3, #2
 8004020:	3318      	adds	r3, #24
 8004022:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004026:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8004028:	693b      	ldr	r3, [r7, #16]
 800402a:	f003 0303 	and.w	r3, r3, #3
 800402e:	00db      	lsls	r3, r3, #3
 8004030:	220f      	movs	r2, #15
 8004032:	fa02 f303 	lsl.w	r3, r2, r3
 8004036:	43db      	mvns	r3, r3
 8004038:	697a      	ldr	r2, [r7, #20]
 800403a:	4013      	ands	r3, r2
 800403c:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	0a9a      	lsrs	r2, r3, #10
 8004042:	4b3e      	ldr	r3, [pc, #248]	@ (800413c <HAL_GPIO_Init+0x2a0>)
 8004044:	4013      	ands	r3, r2
 8004046:	693a      	ldr	r2, [r7, #16]
 8004048:	f002 0203 	and.w	r2, r2, #3
 800404c:	00d2      	lsls	r2, r2, #3
 800404e:	4093      	lsls	r3, r2
 8004050:	697a      	ldr	r2, [r7, #20]
 8004052:	4313      	orrs	r3, r2
 8004054:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 8004056:	4938      	ldr	r1, [pc, #224]	@ (8004138 <HAL_GPIO_Init+0x29c>)
 8004058:	693b      	ldr	r3, [r7, #16]
 800405a:	089b      	lsrs	r3, r3, #2
 800405c:	3318      	adds	r3, #24
 800405e:	697a      	ldr	r2, [r7, #20]
 8004060:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8004064:	4b34      	ldr	r3, [pc, #208]	@ (8004138 <HAL_GPIO_Init+0x29c>)
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	43db      	mvns	r3, r3
 800406e:	697a      	ldr	r2, [r7, #20]
 8004070:	4013      	ands	r3, r2
 8004072:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004074:	683b      	ldr	r3, [r7, #0]
 8004076:	685b      	ldr	r3, [r3, #4]
 8004078:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800407c:	2b00      	cmp	r3, #0
 800407e:	d003      	beq.n	8004088 <HAL_GPIO_Init+0x1ec>
        {
          tmp |= iocurrent;
 8004080:	697a      	ldr	r2, [r7, #20]
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	4313      	orrs	r3, r2
 8004086:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 8004088:	4a2b      	ldr	r2, [pc, #172]	@ (8004138 <HAL_GPIO_Init+0x29c>)
 800408a:	697b      	ldr	r3, [r7, #20]
 800408c:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 800408e:	4b2a      	ldr	r3, [pc, #168]	@ (8004138 <HAL_GPIO_Init+0x29c>)
 8004090:	685b      	ldr	r3, [r3, #4]
 8004092:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	43db      	mvns	r3, r3
 8004098:	697a      	ldr	r2, [r7, #20]
 800409a:	4013      	ands	r3, r2
 800409c:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800409e:	683b      	ldr	r3, [r7, #0]
 80040a0:	685b      	ldr	r3, [r3, #4]
 80040a2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d003      	beq.n	80040b2 <HAL_GPIO_Init+0x216>
        {
          tmp |= iocurrent;
 80040aa:	697a      	ldr	r2, [r7, #20]
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	4313      	orrs	r3, r2
 80040b0:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 80040b2:	4a21      	ldr	r2, [pc, #132]	@ (8004138 <HAL_GPIO_Init+0x29c>)
 80040b4:	697b      	ldr	r3, [r7, #20]
 80040b6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 80040b8:	4b1f      	ldr	r3, [pc, #124]	@ (8004138 <HAL_GPIO_Init+0x29c>)
 80040ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80040be:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	43db      	mvns	r3, r3
 80040c4:	697a      	ldr	r2, [r7, #20]
 80040c6:	4013      	ands	r3, r2
 80040c8:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80040ca:	683b      	ldr	r3, [r7, #0]
 80040cc:	685b      	ldr	r3, [r3, #4]
 80040ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d003      	beq.n	80040de <HAL_GPIO_Init+0x242>
        {
          tmp |= iocurrent;
 80040d6:	697a      	ldr	r2, [r7, #20]
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	4313      	orrs	r3, r2
 80040dc:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 80040de:	4a16      	ldr	r2, [pc, #88]	@ (8004138 <HAL_GPIO_Init+0x29c>)
 80040e0:	697b      	ldr	r3, [r7, #20]
 80040e2:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 80040e6:	4b14      	ldr	r3, [pc, #80]	@ (8004138 <HAL_GPIO_Init+0x29c>)
 80040e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80040ec:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	43db      	mvns	r3, r3
 80040f2:	697a      	ldr	r2, [r7, #20]
 80040f4:	4013      	ands	r3, r2
 80040f6:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80040f8:	683b      	ldr	r3, [r7, #0]
 80040fa:	685b      	ldr	r3, [r3, #4]
 80040fc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004100:	2b00      	cmp	r3, #0
 8004102:	d003      	beq.n	800410c <HAL_GPIO_Init+0x270>
        {
          tmp |= iocurrent;
 8004104:	697a      	ldr	r2, [r7, #20]
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	4313      	orrs	r3, r2
 800410a:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 800410c:	4a0a      	ldr	r2, [pc, #40]	@ (8004138 <HAL_GPIO_Init+0x29c>)
 800410e:	697b      	ldr	r3, [r7, #20]
 8004110:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 8004114:	693b      	ldr	r3, [r7, #16]
 8004116:	3301      	adds	r3, #1
 8004118:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 800411a:	683b      	ldr	r3, [r7, #0]
 800411c:	681a      	ldr	r2, [r3, #0]
 800411e:	693b      	ldr	r3, [r7, #16]
 8004120:	fa22 f303 	lsr.w	r3, r2, r3
 8004124:	2b00      	cmp	r3, #0
 8004126:	f47f aec1 	bne.w	8003eac <HAL_GPIO_Init+0x10>
  }
}
 800412a:	bf00      	nop
 800412c:	bf00      	nop
 800412e:	371c      	adds	r7, #28
 8004130:	46bd      	mov	sp, r7
 8004132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004136:	4770      	bx	lr
 8004138:	44022000 	.word	0x44022000
 800413c:	002f7f7f 	.word	0x002f7f7f

08004140 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004140:	b480      	push	{r7}
 8004142:	b083      	sub	sp, #12
 8004144:	af00      	add	r7, sp, #0
 8004146:	6078      	str	r0, [r7, #4]
 8004148:	460b      	mov	r3, r1
 800414a:	807b      	strh	r3, [r7, #2]
 800414c:	4613      	mov	r3, r2
 800414e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004150:	787b      	ldrb	r3, [r7, #1]
 8004152:	2b00      	cmp	r3, #0
 8004154:	d003      	beq.n	800415e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004156:	887a      	ldrh	r2, [r7, #2]
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800415c:	e002      	b.n	8004164 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800415e:	887a      	ldrh	r2, [r7, #2]
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004164:	bf00      	nop
 8004166:	370c      	adds	r7, #12
 8004168:	46bd      	mov	sp, r7
 800416a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800416e:	4770      	bx	lr

08004170 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..I) to select the GPIO peripheral for STM32H5 family
  * @param  GPIO_Pin: specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004170:	b480      	push	{r7}
 8004172:	b085      	sub	sp, #20
 8004174:	af00      	add	r7, sp, #0
 8004176:	6078      	str	r0, [r7, #4]
 8004178:	460b      	mov	r3, r1
 800417a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	695b      	ldr	r3, [r3, #20]
 8004180:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004182:	887a      	ldrh	r2, [r7, #2]
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	4013      	ands	r3, r2
 8004188:	041a      	lsls	r2, r3, #16
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	43d9      	mvns	r1, r3
 800418e:	887b      	ldrh	r3, [r7, #2]
 8004190:	400b      	ands	r3, r1
 8004192:	431a      	orrs	r2, r3
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	619a      	str	r2, [r3, #24]
}
 8004198:	bf00      	nop
 800419a:	3714      	adds	r7, #20
 800419c:	46bd      	mov	sp, r7
 800419e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a2:	4770      	bx	lr

080041a4 <HAL_ICACHE_ConfigAssociativityMode>:
  *            @arg ICACHE_1WAY   1-way cache (direct mapped cache)
  *            @arg ICACHE_2WAYS  2-ways set associative cache (default)
  * @retval HAL status (HAL_OK/HAL_ERROR)
  */
HAL_StatusTypeDef HAL_ICACHE_ConfigAssociativityMode(uint32_t AssociativityMode)
{
 80041a4:	b480      	push	{r7}
 80041a6:	b085      	sub	sp, #20
 80041a8:	af00      	add	r7, sp, #0
 80041aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80041ac:	2300      	movs	r3, #0
 80041ae:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ICACHE_ASSOCIATIVITY_MODE(AssociativityMode));

  /* Check cache is not enabled */
  if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 80041b0:	4b0b      	ldr	r3, [pc, #44]	@ (80041e0 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f003 0301 	and.w	r3, r3, #1
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d002      	beq.n	80041c2 <HAL_ICACHE_ConfigAssociativityMode+0x1e>
  {
    status = HAL_ERROR;
 80041bc:	2301      	movs	r3, #1
 80041be:	73fb      	strb	r3, [r7, #15]
 80041c0:	e007      	b.n	80041d2 <HAL_ICACHE_ConfigAssociativityMode+0x2e>
  }
  else
  {
    MODIFY_REG(ICACHE->CR, ICACHE_CR_WAYSEL, AssociativityMode);
 80041c2:	4b07      	ldr	r3, [pc, #28]	@ (80041e0 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	f023 0204 	bic.w	r2, r3, #4
 80041ca:	4905      	ldr	r1, [pc, #20]	@ (80041e0 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	4313      	orrs	r3, r2
 80041d0:	600b      	str	r3, [r1, #0]
  }

  return status;
 80041d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80041d4:	4618      	mov	r0, r3
 80041d6:	3714      	adds	r7, #20
 80041d8:	46bd      	mov	sp, r7
 80041da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041de:	4770      	bx	lr
 80041e0:	40030400 	.word	0x40030400

080041e4 <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 80041e4:	b480      	push	{r7}
 80041e6:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 80041e8:	4b05      	ldr	r3, [pc, #20]	@ (8004200 <HAL_ICACHE_Enable+0x1c>)
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	4a04      	ldr	r2, [pc, #16]	@ (8004200 <HAL_ICACHE_Enable+0x1c>)
 80041ee:	f043 0301 	orr.w	r3, r3, #1
 80041f2:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 80041f4:	2300      	movs	r3, #0
}
 80041f6:	4618      	mov	r0, r3
 80041f8:	46bd      	mov	sp, r7
 80041fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041fe:	4770      	bx	lr
 8004200:	40030400 	.word	0x40030400

08004204 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pOscInitStruct)
{
 8004204:	b580      	push	{r7, lr}
 8004206:	b088      	sub	sp, #32
 8004208:	af00      	add	r7, sp, #0
 800420a:	6078      	str	r0, [r7, #4]
  uint32_t temp_pllckselr;
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pOscInitStruct == NULL)
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	2b00      	cmp	r3, #0
 8004210:	d102      	bne.n	8004218 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004212:	2301      	movs	r3, #1
 8004214:	f000 bc28 	b.w	8004a68 <HAL_RCC_OscConfig+0x864>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pOscInitStruct->OscillatorType));
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004218:	4b94      	ldr	r3, [pc, #592]	@ (800446c <HAL_RCC_OscConfig+0x268>)
 800421a:	69db      	ldr	r3, [r3, #28]
 800421c:	f003 0318 	and.w	r3, r3, #24
 8004220:	61fb      	str	r3, [r7, #28]
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 8004222:	4b92      	ldr	r3, [pc, #584]	@ (800446c <HAL_RCC_OscConfig+0x268>)
 8004224:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004226:	f003 0303 	and.w	r3, r3, #3
 800422a:	61bb      	str	r3, [r7, #24]

  /*----------------------------- CSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f003 0310 	and.w	r3, r3, #16
 8004234:	2b00      	cmp	r3, #0
 8004236:	d05b      	beq.n	80042f0 <HAL_RCC_OscConfig+0xec>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(pOscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(pOscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
 8004238:	69fb      	ldr	r3, [r7, #28]
 800423a:	2b08      	cmp	r3, #8
 800423c:	d005      	beq.n	800424a <HAL_RCC_OscConfig+0x46>
 800423e:	69fb      	ldr	r3, [r7, #28]
 8004240:	2b18      	cmp	r3, #24
 8004242:	d114      	bne.n	800426e <HAL_RCC_OscConfig+0x6a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_CSI)))
 8004244:	69bb      	ldr	r3, [r7, #24]
 8004246:	2b02      	cmp	r3, #2
 8004248:	d111      	bne.n	800426e <HAL_RCC_OscConfig+0x6a>
    {
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	69db      	ldr	r3, [r3, #28]
 800424e:	2b00      	cmp	r3, #0
 8004250:	d102      	bne.n	8004258 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 8004252:	2301      	movs	r3, #1
 8004254:	f000 bc08 	b.w	8004a68 <HAL_RCC_OscConfig+0x864>

      /* Otherwise, just the calibration and CSI is allowed */
      else
      {
        /* Adjusts the Internal Low-power oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8004258:	4b84      	ldr	r3, [pc, #528]	@ (800446c <HAL_RCC_OscConfig+0x268>)
 800425a:	699b      	ldr	r3, [r3, #24]
 800425c:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	6a1b      	ldr	r3, [r3, #32]
 8004264:	041b      	lsls	r3, r3, #16
 8004266:	4981      	ldr	r1, [pc, #516]	@ (800446c <HAL_RCC_OscConfig+0x268>)
 8004268:	4313      	orrs	r3, r2
 800426a:	618b      	str	r3, [r1, #24]
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 800426c:	e040      	b.n	80042f0 <HAL_RCC_OscConfig+0xec>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((pOscInitStruct->CSIState) != RCC_CSI_OFF)
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	69db      	ldr	r3, [r3, #28]
 8004272:	2b00      	cmp	r3, #0
 8004274:	d023      	beq.n	80042be <HAL_RCC_OscConfig+0xba>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8004276:	4b7d      	ldr	r3, [pc, #500]	@ (800446c <HAL_RCC_OscConfig+0x268>)
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	4a7c      	ldr	r2, [pc, #496]	@ (800446c <HAL_RCC_OscConfig+0x268>)
 800427c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004280:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004282:	f7fe f877 	bl	8002374 <HAL_GetTick>
 8004286:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8004288:	e008      	b.n	800429c <HAL_RCC_OscConfig+0x98>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 800428a:	f7fe f873 	bl	8002374 <HAL_GetTick>
 800428e:	4602      	mov	r2, r0
 8004290:	697b      	ldr	r3, [r7, #20]
 8004292:	1ad3      	subs	r3, r2, r3
 8004294:	2b02      	cmp	r3, #2
 8004296:	d901      	bls.n	800429c <HAL_RCC_OscConfig+0x98>
          {
            return HAL_TIMEOUT;
 8004298:	2303      	movs	r3, #3
 800429a:	e3e5      	b.n	8004a68 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 800429c:	4b73      	ldr	r3, [pc, #460]	@ (800446c <HAL_RCC_OscConfig+0x268>)
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d0f0      	beq.n	800428a <HAL_RCC_OscConfig+0x86>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 80042a8:	4b70      	ldr	r3, [pc, #448]	@ (800446c <HAL_RCC_OscConfig+0x268>)
 80042aa:	699b      	ldr	r3, [r3, #24]
 80042ac:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	6a1b      	ldr	r3, [r3, #32]
 80042b4:	041b      	lsls	r3, r3, #16
 80042b6:	496d      	ldr	r1, [pc, #436]	@ (800446c <HAL_RCC_OscConfig+0x268>)
 80042b8:	4313      	orrs	r3, r2
 80042ba:	618b      	str	r3, [r1, #24]
 80042bc:	e018      	b.n	80042f0 <HAL_RCC_OscConfig+0xec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80042be:	4b6b      	ldr	r3, [pc, #428]	@ (800446c <HAL_RCC_OscConfig+0x268>)
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	4a6a      	ldr	r2, [pc, #424]	@ (800446c <HAL_RCC_OscConfig+0x268>)
 80042c4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80042c8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042ca:	f7fe f853 	bl	8002374 <HAL_GetTick>
 80042ce:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 80042d0:	e008      	b.n	80042e4 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 80042d2:	f7fe f84f 	bl	8002374 <HAL_GetTick>
 80042d6:	4602      	mov	r2, r0
 80042d8:	697b      	ldr	r3, [r7, #20]
 80042da:	1ad3      	subs	r3, r2, r3
 80042dc:	2b02      	cmp	r3, #2
 80042de:	d901      	bls.n	80042e4 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 80042e0:	2303      	movs	r3, #3
 80042e2:	e3c1      	b.n	8004a68 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 80042e4:	4b61      	ldr	r3, [pc, #388]	@ (800446c <HAL_RCC_OscConfig+0x268>)
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d1f0      	bne.n	80042d2 <HAL_RCC_OscConfig+0xce>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f003 0301 	and.w	r3, r3, #1
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	f000 80a0 	beq.w	800443e <HAL_RCC_OscConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pOscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80042fe:	69fb      	ldr	r3, [r7, #28]
 8004300:	2b10      	cmp	r3, #16
 8004302:	d005      	beq.n	8004310 <HAL_RCC_OscConfig+0x10c>
 8004304:	69fb      	ldr	r3, [r7, #28]
 8004306:	2b18      	cmp	r3, #24
 8004308:	d109      	bne.n	800431e <HAL_RCC_OscConfig+0x11a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSE)))
 800430a:	69bb      	ldr	r3, [r7, #24]
 800430c:	2b03      	cmp	r3, #3
 800430e:	d106      	bne.n	800431e <HAL_RCC_OscConfig+0x11a>
    {
      if (pOscInitStruct->HSEState == RCC_HSE_OFF)
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	685b      	ldr	r3, [r3, #4]
 8004314:	2b00      	cmp	r3, #0
 8004316:	f040 8092 	bne.w	800443e <HAL_RCC_OscConfig+0x23a>
      {
        return HAL_ERROR;
 800431a:	2301      	movs	r3, #1
 800431c:	e3a4      	b.n	8004a68 <HAL_RCC_OscConfig+0x864>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	685b      	ldr	r3, [r3, #4]
 8004322:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004326:	d106      	bne.n	8004336 <HAL_RCC_OscConfig+0x132>
 8004328:	4b50      	ldr	r3, [pc, #320]	@ (800446c <HAL_RCC_OscConfig+0x268>)
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	4a4f      	ldr	r2, [pc, #316]	@ (800446c <HAL_RCC_OscConfig+0x268>)
 800432e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004332:	6013      	str	r3, [r2, #0]
 8004334:	e058      	b.n	80043e8 <HAL_RCC_OscConfig+0x1e4>
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	685b      	ldr	r3, [r3, #4]
 800433a:	2b00      	cmp	r3, #0
 800433c:	d112      	bne.n	8004364 <HAL_RCC_OscConfig+0x160>
 800433e:	4b4b      	ldr	r3, [pc, #300]	@ (800446c <HAL_RCC_OscConfig+0x268>)
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	4a4a      	ldr	r2, [pc, #296]	@ (800446c <HAL_RCC_OscConfig+0x268>)
 8004344:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004348:	6013      	str	r3, [r2, #0]
 800434a:	4b48      	ldr	r3, [pc, #288]	@ (800446c <HAL_RCC_OscConfig+0x268>)
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	4a47      	ldr	r2, [pc, #284]	@ (800446c <HAL_RCC_OscConfig+0x268>)
 8004350:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8004354:	6013      	str	r3, [r2, #0]
 8004356:	4b45      	ldr	r3, [pc, #276]	@ (800446c <HAL_RCC_OscConfig+0x268>)
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	4a44      	ldr	r2, [pc, #272]	@ (800446c <HAL_RCC_OscConfig+0x268>)
 800435c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004360:	6013      	str	r3, [r2, #0]
 8004362:	e041      	b.n	80043e8 <HAL_RCC_OscConfig+0x1e4>
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	685b      	ldr	r3, [r3, #4]
 8004368:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800436c:	d112      	bne.n	8004394 <HAL_RCC_OscConfig+0x190>
 800436e:	4b3f      	ldr	r3, [pc, #252]	@ (800446c <HAL_RCC_OscConfig+0x268>)
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	4a3e      	ldr	r2, [pc, #248]	@ (800446c <HAL_RCC_OscConfig+0x268>)
 8004374:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004378:	6013      	str	r3, [r2, #0]
 800437a:	4b3c      	ldr	r3, [pc, #240]	@ (800446c <HAL_RCC_OscConfig+0x268>)
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	4a3b      	ldr	r2, [pc, #236]	@ (800446c <HAL_RCC_OscConfig+0x268>)
 8004380:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8004384:	6013      	str	r3, [r2, #0]
 8004386:	4b39      	ldr	r3, [pc, #228]	@ (800446c <HAL_RCC_OscConfig+0x268>)
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	4a38      	ldr	r2, [pc, #224]	@ (800446c <HAL_RCC_OscConfig+0x268>)
 800438c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004390:	6013      	str	r3, [r2, #0]
 8004392:	e029      	b.n	80043e8 <HAL_RCC_OscConfig+0x1e4>
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	685b      	ldr	r3, [r3, #4]
 8004398:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 800439c:	d112      	bne.n	80043c4 <HAL_RCC_OscConfig+0x1c0>
 800439e:	4b33      	ldr	r3, [pc, #204]	@ (800446c <HAL_RCC_OscConfig+0x268>)
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	4a32      	ldr	r2, [pc, #200]	@ (800446c <HAL_RCC_OscConfig+0x268>)
 80043a4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80043a8:	6013      	str	r3, [r2, #0]
 80043aa:	4b30      	ldr	r3, [pc, #192]	@ (800446c <HAL_RCC_OscConfig+0x268>)
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	4a2f      	ldr	r2, [pc, #188]	@ (800446c <HAL_RCC_OscConfig+0x268>)
 80043b0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80043b4:	6013      	str	r3, [r2, #0]
 80043b6:	4b2d      	ldr	r3, [pc, #180]	@ (800446c <HAL_RCC_OscConfig+0x268>)
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	4a2c      	ldr	r2, [pc, #176]	@ (800446c <HAL_RCC_OscConfig+0x268>)
 80043bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80043c0:	6013      	str	r3, [r2, #0]
 80043c2:	e011      	b.n	80043e8 <HAL_RCC_OscConfig+0x1e4>
 80043c4:	4b29      	ldr	r3, [pc, #164]	@ (800446c <HAL_RCC_OscConfig+0x268>)
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	4a28      	ldr	r2, [pc, #160]	@ (800446c <HAL_RCC_OscConfig+0x268>)
 80043ca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80043ce:	6013      	str	r3, [r2, #0]
 80043d0:	4b26      	ldr	r3, [pc, #152]	@ (800446c <HAL_RCC_OscConfig+0x268>)
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	4a25      	ldr	r2, [pc, #148]	@ (800446c <HAL_RCC_OscConfig+0x268>)
 80043d6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80043da:	6013      	str	r3, [r2, #0]
 80043dc:	4b23      	ldr	r3, [pc, #140]	@ (800446c <HAL_RCC_OscConfig+0x268>)
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	4a22      	ldr	r2, [pc, #136]	@ (800446c <HAL_RCC_OscConfig+0x268>)
 80043e2:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80043e6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pOscInitStruct->HSEState != RCC_HSE_OFF)
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	685b      	ldr	r3, [r3, #4]
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d013      	beq.n	8004418 <HAL_RCC_OscConfig+0x214>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043f0:	f7fd ffc0 	bl	8002374 <HAL_GetTick>
 80043f4:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80043f6:	e008      	b.n	800440a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 80043f8:	f7fd ffbc 	bl	8002374 <HAL_GetTick>
 80043fc:	4602      	mov	r2, r0
 80043fe:	697b      	ldr	r3, [r7, #20]
 8004400:	1ad3      	subs	r3, r2, r3
 8004402:	2b64      	cmp	r3, #100	@ 0x64
 8004404:	d901      	bls.n	800440a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004406:	2303      	movs	r3, #3
 8004408:	e32e      	b.n	8004a68 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800440a:	4b18      	ldr	r3, [pc, #96]	@ (800446c <HAL_RCC_OscConfig+0x268>)
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004412:	2b00      	cmp	r3, #0
 8004414:	d0f0      	beq.n	80043f8 <HAL_RCC_OscConfig+0x1f4>
 8004416:	e012      	b.n	800443e <HAL_RCC_OscConfig+0x23a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004418:	f7fd ffac 	bl	8002374 <HAL_GetTick>
 800441c:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800441e:	e008      	b.n	8004432 <HAL_RCC_OscConfig+0x22e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8004420:	f7fd ffa8 	bl	8002374 <HAL_GetTick>
 8004424:	4602      	mov	r2, r0
 8004426:	697b      	ldr	r3, [r7, #20]
 8004428:	1ad3      	subs	r3, r2, r3
 800442a:	2b64      	cmp	r3, #100	@ 0x64
 800442c:	d901      	bls.n	8004432 <HAL_RCC_OscConfig+0x22e>
          {
            return HAL_TIMEOUT;
 800442e:	2303      	movs	r3, #3
 8004430:	e31a      	b.n	8004a68 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004432:	4b0e      	ldr	r3, [pc, #56]	@ (800446c <HAL_RCC_OscConfig+0x268>)
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800443a:	2b00      	cmp	r3, #0
 800443c:	d1f0      	bne.n	8004420 <HAL_RCC_OscConfig+0x21c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f003 0302 	and.w	r3, r3, #2
 8004446:	2b00      	cmp	r3, #0
 8004448:	f000 809a 	beq.w	8004580 <HAL_RCC_OscConfig+0x37c>
    assert_param(IS_RCC_HSI(pOscInitStruct->HSIState));
    assert_param(IS_RCC_HSIDIV(pOscInitStruct->HSIDiv));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pOscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 800444c:	69fb      	ldr	r3, [r7, #28]
 800444e:	2b00      	cmp	r3, #0
 8004450:	d005      	beq.n	800445e <HAL_RCC_OscConfig+0x25a>
 8004452:	69fb      	ldr	r3, [r7, #28]
 8004454:	2b18      	cmp	r3, #24
 8004456:	d149      	bne.n	80044ec <HAL_RCC_OscConfig+0x2e8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSI)))
 8004458:	69bb      	ldr	r3, [r7, #24]
 800445a:	2b01      	cmp	r3, #1
 800445c:	d146      	bne.n	80044ec <HAL_RCC_OscConfig+0x2e8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	68db      	ldr	r3, [r3, #12]
 8004462:	2b00      	cmp	r3, #0
 8004464:	d104      	bne.n	8004470 <HAL_RCC_OscConfig+0x26c>
      {
        return HAL_ERROR;
 8004466:	2301      	movs	r3, #1
 8004468:	e2fe      	b.n	8004a68 <HAL_RCC_OscConfig+0x864>
 800446a:	bf00      	nop
 800446c:	44020c00 	.word	0x44020c00
      /* Otherwise, HSI calibration and division may be allowed */
      else
      {

        /* HSI division is allowed if HSI is used as system clock */
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004470:	69fb      	ldr	r3, [r7, #28]
 8004472:	2b00      	cmp	r3, #0
 8004474:	d11c      	bne.n	80044b0 <HAL_RCC_OscConfig+0x2ac>
        {
          if (__HAL_RCC_GET_HSI_DIVIDER() != (pOscInitStruct->HSIDiv))
 8004476:	4b9a      	ldr	r3, [pc, #616]	@ (80046e0 <HAL_RCC_OscConfig+0x4dc>)
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	f003 0218 	and.w	r2, r3, #24
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	691b      	ldr	r3, [r3, #16]
 8004482:	429a      	cmp	r2, r3
 8004484:	d014      	beq.n	80044b0 <HAL_RCC_OscConfig+0x2ac>
          {
            /* Adjust the HSI division factor */
            __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8004486:	4b96      	ldr	r3, [pc, #600]	@ (80046e0 <HAL_RCC_OscConfig+0x4dc>)
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f023 0218 	bic.w	r2, r3, #24
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	691b      	ldr	r3, [r3, #16]
 8004492:	4993      	ldr	r1, [pc, #588]	@ (80046e0 <HAL_RCC_OscConfig+0x4dc>)
 8004494:	4313      	orrs	r3, r2
 8004496:	600b      	str	r3, [r1, #0]

            /* Update the SystemCoreClock global variable with new HSI value  */
            (void) HAL_RCC_GetHCLKFreq();
 8004498:	f000 fdd0 	bl	800503c <HAL_RCC_GetHCLKFreq>

            /* Configure the source of time base considering new system clocks settings*/
            if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800449c:	4b91      	ldr	r3, [pc, #580]	@ (80046e4 <HAL_RCC_OscConfig+0x4e0>)
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	4618      	mov	r0, r3
 80044a2:	f7fd fedd 	bl	8002260 <HAL_InitTick>
 80044a6:	4603      	mov	r3, r0
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d001      	beq.n	80044b0 <HAL_RCC_OscConfig+0x2ac>
            {
              return HAL_ERROR;
 80044ac:	2301      	movs	r3, #1
 80044ae:	e2db      	b.n	8004a68 <HAL_RCC_OscConfig+0x864>
            }
          }
        }

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044b0:	f7fd ff60 	bl	8002374 <HAL_GetTick>
 80044b4:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80044b6:	e008      	b.n	80044ca <HAL_RCC_OscConfig+0x2c6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80044b8:	f7fd ff5c 	bl	8002374 <HAL_GetTick>
 80044bc:	4602      	mov	r2, r0
 80044be:	697b      	ldr	r3, [r7, #20]
 80044c0:	1ad3      	subs	r3, r2, r3
 80044c2:	2b02      	cmp	r3, #2
 80044c4:	d901      	bls.n	80044ca <HAL_RCC_OscConfig+0x2c6>
          {
            return HAL_TIMEOUT;
 80044c6:	2303      	movs	r3, #3
 80044c8:	e2ce      	b.n	8004a68 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80044ca:	4b85      	ldr	r3, [pc, #532]	@ (80046e0 <HAL_RCC_OscConfig+0x4dc>)
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	f003 0302 	and.w	r3, r3, #2
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d0f0      	beq.n	80044b8 <HAL_RCC_OscConfig+0x2b4>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 80044d6:	4b82      	ldr	r3, [pc, #520]	@ (80046e0 <HAL_RCC_OscConfig+0x4dc>)
 80044d8:	691b      	ldr	r3, [r3, #16]
 80044da:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	695b      	ldr	r3, [r3, #20]
 80044e2:	041b      	lsls	r3, r3, #16
 80044e4:	497e      	ldr	r1, [pc, #504]	@ (80046e0 <HAL_RCC_OscConfig+0x4dc>)
 80044e6:	4313      	orrs	r3, r2
 80044e8:	610b      	str	r3, [r1, #16]
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 80044ea:	e049      	b.n	8004580 <HAL_RCC_OscConfig+0x37c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pOscInitStruct->HSIState != RCC_HSI_OFF)
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	68db      	ldr	r3, [r3, #12]
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d02c      	beq.n	800454e <HAL_RCC_OscConfig+0x34a>
      {
        /* Adjust the HSI division factor */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 80044f4:	4b7a      	ldr	r3, [pc, #488]	@ (80046e0 <HAL_RCC_OscConfig+0x4dc>)
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	f023 0218 	bic.w	r2, r3, #24
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	691b      	ldr	r3, [r3, #16]
 8004500:	4977      	ldr	r1, [pc, #476]	@ (80046e0 <HAL_RCC_OscConfig+0x4dc>)
 8004502:	4313      	orrs	r3, r2
 8004504:	600b      	str	r3, [r1, #0]

        /* Enable the HSI oscillator */
        __HAL_RCC_HSI_ENABLE();
 8004506:	4b76      	ldr	r3, [pc, #472]	@ (80046e0 <HAL_RCC_OscConfig+0x4dc>)
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	4a75      	ldr	r2, [pc, #468]	@ (80046e0 <HAL_RCC_OscConfig+0x4dc>)
 800450c:	f043 0301 	orr.w	r3, r3, #1
 8004510:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004512:	f7fd ff2f 	bl	8002374 <HAL_GetTick>
 8004516:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004518:	e008      	b.n	800452c <HAL_RCC_OscConfig+0x328>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 800451a:	f7fd ff2b 	bl	8002374 <HAL_GetTick>
 800451e:	4602      	mov	r2, r0
 8004520:	697b      	ldr	r3, [r7, #20]
 8004522:	1ad3      	subs	r3, r2, r3
 8004524:	2b02      	cmp	r3, #2
 8004526:	d901      	bls.n	800452c <HAL_RCC_OscConfig+0x328>
          {
            return HAL_TIMEOUT;
 8004528:	2303      	movs	r3, #3
 800452a:	e29d      	b.n	8004a68 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800452c:	4b6c      	ldr	r3, [pc, #432]	@ (80046e0 <HAL_RCC_OscConfig+0x4dc>)
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	f003 0302 	and.w	r3, r3, #2
 8004534:	2b00      	cmp	r3, #0
 8004536:	d0f0      	beq.n	800451a <HAL_RCC_OscConfig+0x316>
          }
        }

        /* Adjust the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8004538:	4b69      	ldr	r3, [pc, #420]	@ (80046e0 <HAL_RCC_OscConfig+0x4dc>)
 800453a:	691b      	ldr	r3, [r3, #16]
 800453c:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	695b      	ldr	r3, [r3, #20]
 8004544:	041b      	lsls	r3, r3, #16
 8004546:	4966      	ldr	r1, [pc, #408]	@ (80046e0 <HAL_RCC_OscConfig+0x4dc>)
 8004548:	4313      	orrs	r3, r2
 800454a:	610b      	str	r3, [r1, #16]
 800454c:	e018      	b.n	8004580 <HAL_RCC_OscConfig+0x37c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800454e:	4b64      	ldr	r3, [pc, #400]	@ (80046e0 <HAL_RCC_OscConfig+0x4dc>)
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	4a63      	ldr	r2, [pc, #396]	@ (80046e0 <HAL_RCC_OscConfig+0x4dc>)
 8004554:	f023 0301 	bic.w	r3, r3, #1
 8004558:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800455a:	f7fd ff0b 	bl	8002374 <HAL_GetTick>
 800455e:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004560:	e008      	b.n	8004574 <HAL_RCC_OscConfig+0x370>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8004562:	f7fd ff07 	bl	8002374 <HAL_GetTick>
 8004566:	4602      	mov	r2, r0
 8004568:	697b      	ldr	r3, [r7, #20]
 800456a:	1ad3      	subs	r3, r2, r3
 800456c:	2b02      	cmp	r3, #2
 800456e:	d901      	bls.n	8004574 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8004570:	2303      	movs	r3, #3
 8004572:	e279      	b.n	8004a68 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004574:	4b5a      	ldr	r3, [pc, #360]	@ (80046e0 <HAL_RCC_OscConfig+0x4dc>)
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	f003 0302 	and.w	r3, r3, #2
 800457c:	2b00      	cmp	r3, #0
 800457e:	d1f0      	bne.n	8004562 <HAL_RCC_OscConfig+0x35e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f003 0308 	and.w	r3, r3, #8
 8004588:	2b00      	cmp	r3, #0
 800458a:	d03c      	beq.n	8004606 <HAL_RCC_OscConfig+0x402>
    assert_param(IS_RCC_LSI(pOscInitStruct->LSIState));

    /* Update LSI configuration in Backup Domain control register    */

    /* Check the LSI State */
    if (pOscInitStruct->LSIState != RCC_LSI_OFF)
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	699b      	ldr	r3, [r3, #24]
 8004590:	2b00      	cmp	r3, #0
 8004592:	d01c      	beq.n	80045ce <HAL_RCC_OscConfig+0x3ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004594:	4b52      	ldr	r3, [pc, #328]	@ (80046e0 <HAL_RCC_OscConfig+0x4dc>)
 8004596:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800459a:	4a51      	ldr	r2, [pc, #324]	@ (80046e0 <HAL_RCC_OscConfig+0x4dc>)
 800459c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80045a0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045a4:	f7fd fee6 	bl	8002374 <HAL_GetTick>
 80045a8:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 80045aa:	e008      	b.n	80045be <HAL_RCC_OscConfig+0x3ba>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 80045ac:	f7fd fee2 	bl	8002374 <HAL_GetTick>
 80045b0:	4602      	mov	r2, r0
 80045b2:	697b      	ldr	r3, [r7, #20]
 80045b4:	1ad3      	subs	r3, r2, r3
 80045b6:	2b02      	cmp	r3, #2
 80045b8:	d901      	bls.n	80045be <HAL_RCC_OscConfig+0x3ba>
        {
          return HAL_TIMEOUT;
 80045ba:	2303      	movs	r3, #3
 80045bc:	e254      	b.n	8004a68 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 80045be:	4b48      	ldr	r3, [pc, #288]	@ (80046e0 <HAL_RCC_OscConfig+0x4dc>)
 80045c0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80045c4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d0ef      	beq.n	80045ac <HAL_RCC_OscConfig+0x3a8>
 80045cc:	e01b      	b.n	8004606 <HAL_RCC_OscConfig+0x402>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80045ce:	4b44      	ldr	r3, [pc, #272]	@ (80046e0 <HAL_RCC_OscConfig+0x4dc>)
 80045d0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80045d4:	4a42      	ldr	r2, [pc, #264]	@ (80046e0 <HAL_RCC_OscConfig+0x4dc>)
 80045d6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80045da:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045de:	f7fd fec9 	bl	8002374 <HAL_GetTick>
 80045e2:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80045e4:	e008      	b.n	80045f8 <HAL_RCC_OscConfig+0x3f4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 80045e6:	f7fd fec5 	bl	8002374 <HAL_GetTick>
 80045ea:	4602      	mov	r2, r0
 80045ec:	697b      	ldr	r3, [r7, #20]
 80045ee:	1ad3      	subs	r3, r2, r3
 80045f0:	2b02      	cmp	r3, #2
 80045f2:	d901      	bls.n	80045f8 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 80045f4:	2303      	movs	r3, #3
 80045f6:	e237      	b.n	8004a68 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80045f8:	4b39      	ldr	r3, [pc, #228]	@ (80046e0 <HAL_RCC_OscConfig+0x4dc>)
 80045fa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80045fe:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004602:	2b00      	cmp	r3, #0
 8004604:	d1ef      	bne.n	80045e6 <HAL_RCC_OscConfig+0x3e2>
      }
    }

  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	f003 0304 	and.w	r3, r3, #4
 800460e:	2b00      	cmp	r3, #0
 8004610:	f000 80d2 	beq.w	80047b8 <HAL_RCC_OscConfig+0x5b4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pOscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain */
    if (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8004614:	4b34      	ldr	r3, [pc, #208]	@ (80046e8 <HAL_RCC_OscConfig+0x4e4>)
 8004616:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004618:	f003 0301 	and.w	r3, r3, #1
 800461c:	2b00      	cmp	r3, #0
 800461e:	d118      	bne.n	8004652 <HAL_RCC_OscConfig+0x44e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8004620:	4b31      	ldr	r3, [pc, #196]	@ (80046e8 <HAL_RCC_OscConfig+0x4e4>)
 8004622:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004624:	4a30      	ldr	r2, [pc, #192]	@ (80046e8 <HAL_RCC_OscConfig+0x4e4>)
 8004626:	f043 0301 	orr.w	r3, r3, #1
 800462a:	6253      	str	r3, [r2, #36]	@ 0x24

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800462c:	f7fd fea2 	bl	8002374 <HAL_GetTick>
 8004630:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8004632:	e008      	b.n	8004646 <HAL_RCC_OscConfig+0x442>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004634:	f7fd fe9e 	bl	8002374 <HAL_GetTick>
 8004638:	4602      	mov	r2, r0
 800463a:	697b      	ldr	r3, [r7, #20]
 800463c:	1ad3      	subs	r3, r2, r3
 800463e:	2b02      	cmp	r3, #2
 8004640:	d901      	bls.n	8004646 <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 8004642:	2303      	movs	r3, #3
 8004644:	e210      	b.n	8004a68 <HAL_RCC_OscConfig+0x864>
      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8004646:	4b28      	ldr	r3, [pc, #160]	@ (80046e8 <HAL_RCC_OscConfig+0x4e4>)
 8004648:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800464a:	f003 0301 	and.w	r3, r3, #1
 800464e:	2b00      	cmp	r3, #0
 8004650:	d0f0      	beq.n	8004634 <HAL_RCC_OscConfig+0x430>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	689b      	ldr	r3, [r3, #8]
 8004656:	2b01      	cmp	r3, #1
 8004658:	d108      	bne.n	800466c <HAL_RCC_OscConfig+0x468>
 800465a:	4b21      	ldr	r3, [pc, #132]	@ (80046e0 <HAL_RCC_OscConfig+0x4dc>)
 800465c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004660:	4a1f      	ldr	r2, [pc, #124]	@ (80046e0 <HAL_RCC_OscConfig+0x4dc>)
 8004662:	f043 0301 	orr.w	r3, r3, #1
 8004666:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800466a:	e074      	b.n	8004756 <HAL_RCC_OscConfig+0x552>
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	689b      	ldr	r3, [r3, #8]
 8004670:	2b00      	cmp	r3, #0
 8004672:	d118      	bne.n	80046a6 <HAL_RCC_OscConfig+0x4a2>
 8004674:	4b1a      	ldr	r3, [pc, #104]	@ (80046e0 <HAL_RCC_OscConfig+0x4dc>)
 8004676:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800467a:	4a19      	ldr	r2, [pc, #100]	@ (80046e0 <HAL_RCC_OscConfig+0x4dc>)
 800467c:	f023 0301 	bic.w	r3, r3, #1
 8004680:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004684:	4b16      	ldr	r3, [pc, #88]	@ (80046e0 <HAL_RCC_OscConfig+0x4dc>)
 8004686:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800468a:	4a15      	ldr	r2, [pc, #84]	@ (80046e0 <HAL_RCC_OscConfig+0x4dc>)
 800468c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004690:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004694:	4b12      	ldr	r3, [pc, #72]	@ (80046e0 <HAL_RCC_OscConfig+0x4dc>)
 8004696:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800469a:	4a11      	ldr	r2, [pc, #68]	@ (80046e0 <HAL_RCC_OscConfig+0x4dc>)
 800469c:	f023 0304 	bic.w	r3, r3, #4
 80046a0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80046a4:	e057      	b.n	8004756 <HAL_RCC_OscConfig+0x552>
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	689b      	ldr	r3, [r3, #8]
 80046aa:	2b05      	cmp	r3, #5
 80046ac:	d11e      	bne.n	80046ec <HAL_RCC_OscConfig+0x4e8>
 80046ae:	4b0c      	ldr	r3, [pc, #48]	@ (80046e0 <HAL_RCC_OscConfig+0x4dc>)
 80046b0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80046b4:	4a0a      	ldr	r2, [pc, #40]	@ (80046e0 <HAL_RCC_OscConfig+0x4dc>)
 80046b6:	f043 0304 	orr.w	r3, r3, #4
 80046ba:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80046be:	4b08      	ldr	r3, [pc, #32]	@ (80046e0 <HAL_RCC_OscConfig+0x4dc>)
 80046c0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80046c4:	4a06      	ldr	r2, [pc, #24]	@ (80046e0 <HAL_RCC_OscConfig+0x4dc>)
 80046c6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80046ca:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80046ce:	4b04      	ldr	r3, [pc, #16]	@ (80046e0 <HAL_RCC_OscConfig+0x4dc>)
 80046d0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80046d4:	4a02      	ldr	r2, [pc, #8]	@ (80046e0 <HAL_RCC_OscConfig+0x4dc>)
 80046d6:	f043 0301 	orr.w	r3, r3, #1
 80046da:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80046de:	e03a      	b.n	8004756 <HAL_RCC_OscConfig+0x552>
 80046e0:	44020c00 	.word	0x44020c00
 80046e4:	20000088 	.word	0x20000088
 80046e8:	44020800 	.word	0x44020800
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	689b      	ldr	r3, [r3, #8]
 80046f0:	2b85      	cmp	r3, #133	@ 0x85
 80046f2:	d118      	bne.n	8004726 <HAL_RCC_OscConfig+0x522>
 80046f4:	4ba2      	ldr	r3, [pc, #648]	@ (8004980 <HAL_RCC_OscConfig+0x77c>)
 80046f6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80046fa:	4aa1      	ldr	r2, [pc, #644]	@ (8004980 <HAL_RCC_OscConfig+0x77c>)
 80046fc:	f043 0304 	orr.w	r3, r3, #4
 8004700:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004704:	4b9e      	ldr	r3, [pc, #632]	@ (8004980 <HAL_RCC_OscConfig+0x77c>)
 8004706:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800470a:	4a9d      	ldr	r2, [pc, #628]	@ (8004980 <HAL_RCC_OscConfig+0x77c>)
 800470c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004710:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004714:	4b9a      	ldr	r3, [pc, #616]	@ (8004980 <HAL_RCC_OscConfig+0x77c>)
 8004716:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800471a:	4a99      	ldr	r2, [pc, #612]	@ (8004980 <HAL_RCC_OscConfig+0x77c>)
 800471c:	f043 0301 	orr.w	r3, r3, #1
 8004720:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004724:	e017      	b.n	8004756 <HAL_RCC_OscConfig+0x552>
 8004726:	4b96      	ldr	r3, [pc, #600]	@ (8004980 <HAL_RCC_OscConfig+0x77c>)
 8004728:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800472c:	4a94      	ldr	r2, [pc, #592]	@ (8004980 <HAL_RCC_OscConfig+0x77c>)
 800472e:	f023 0301 	bic.w	r3, r3, #1
 8004732:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004736:	4b92      	ldr	r3, [pc, #584]	@ (8004980 <HAL_RCC_OscConfig+0x77c>)
 8004738:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800473c:	4a90      	ldr	r2, [pc, #576]	@ (8004980 <HAL_RCC_OscConfig+0x77c>)
 800473e:	f023 0304 	bic.w	r3, r3, #4
 8004742:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004746:	4b8e      	ldr	r3, [pc, #568]	@ (8004980 <HAL_RCC_OscConfig+0x77c>)
 8004748:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800474c:	4a8c      	ldr	r2, [pc, #560]	@ (8004980 <HAL_RCC_OscConfig+0x77c>)
 800474e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004752:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

    /* Check the LSE State */
    if (pOscInitStruct->LSEState != RCC_LSE_OFF)
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	689b      	ldr	r3, [r3, #8]
 800475a:	2b00      	cmp	r3, #0
 800475c:	d016      	beq.n	800478c <HAL_RCC_OscConfig+0x588>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800475e:	f7fd fe09 	bl	8002374 <HAL_GetTick>
 8004762:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004764:	e00a      	b.n	800477c <HAL_RCC_OscConfig+0x578>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004766:	f7fd fe05 	bl	8002374 <HAL_GetTick>
 800476a:	4602      	mov	r2, r0
 800476c:	697b      	ldr	r3, [r7, #20]
 800476e:	1ad3      	subs	r3, r2, r3
 8004770:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004774:	4293      	cmp	r3, r2
 8004776:	d901      	bls.n	800477c <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 8004778:	2303      	movs	r3, #3
 800477a:	e175      	b.n	8004a68 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800477c:	4b80      	ldr	r3, [pc, #512]	@ (8004980 <HAL_RCC_OscConfig+0x77c>)
 800477e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004782:	f003 0302 	and.w	r3, r3, #2
 8004786:	2b00      	cmp	r3, #0
 8004788:	d0ed      	beq.n	8004766 <HAL_RCC_OscConfig+0x562>
 800478a:	e015      	b.n	80047b8 <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800478c:	f7fd fdf2 	bl	8002374 <HAL_GetTick>
 8004790:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004792:	e00a      	b.n	80047aa <HAL_RCC_OscConfig+0x5a6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004794:	f7fd fdee 	bl	8002374 <HAL_GetTick>
 8004798:	4602      	mov	r2, r0
 800479a:	697b      	ldr	r3, [r7, #20]
 800479c:	1ad3      	subs	r3, r2, r3
 800479e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80047a2:	4293      	cmp	r3, r2
 80047a4:	d901      	bls.n	80047aa <HAL_RCC_OscConfig+0x5a6>
        {
          return HAL_TIMEOUT;
 80047a6:	2303      	movs	r3, #3
 80047a8:	e15e      	b.n	8004a68 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80047aa:	4b75      	ldr	r3, [pc, #468]	@ (8004980 <HAL_RCC_OscConfig+0x77c>)
 80047ac:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80047b0:	f003 0302 	and.w	r3, r3, #2
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d1ed      	bne.n	8004794 <HAL_RCC_OscConfig+0x590>
      }
    }

  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	f003 0320 	and.w	r3, r3, #32
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d036      	beq.n	8004832 <HAL_RCC_OscConfig+0x62e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pOscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pOscInitStruct->HSI48State != RCC_HSI48_OFF)
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d019      	beq.n	8004800 <HAL_RCC_OscConfig+0x5fc>
    {
      /* Enable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80047cc:	4b6c      	ldr	r3, [pc, #432]	@ (8004980 <HAL_RCC_OscConfig+0x77c>)
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	4a6b      	ldr	r2, [pc, #428]	@ (8004980 <HAL_RCC_OscConfig+0x77c>)
 80047d2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80047d6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047d8:	f7fd fdcc 	bl	8002374 <HAL_GetTick>
 80047dc:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 80047de:	e008      	b.n	80047f2 <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 80047e0:	f7fd fdc8 	bl	8002374 <HAL_GetTick>
 80047e4:	4602      	mov	r2, r0
 80047e6:	697b      	ldr	r3, [r7, #20]
 80047e8:	1ad3      	subs	r3, r2, r3
 80047ea:	2b02      	cmp	r3, #2
 80047ec:	d901      	bls.n	80047f2 <HAL_RCC_OscConfig+0x5ee>
        {
          return HAL_TIMEOUT;
 80047ee:	2303      	movs	r3, #3
 80047f0:	e13a      	b.n	8004a68 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 80047f2:	4b63      	ldr	r3, [pc, #396]	@ (8004980 <HAL_RCC_OscConfig+0x77c>)
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d0f0      	beq.n	80047e0 <HAL_RCC_OscConfig+0x5dc>
 80047fe:	e018      	b.n	8004832 <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004800:	4b5f      	ldr	r3, [pc, #380]	@ (8004980 <HAL_RCC_OscConfig+0x77c>)
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	4a5e      	ldr	r2, [pc, #376]	@ (8004980 <HAL_RCC_OscConfig+0x77c>)
 8004806:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800480a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800480c:	f7fd fdb2 	bl	8002374 <HAL_GetTick>
 8004810:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8004812:	e008      	b.n	8004826 <HAL_RCC_OscConfig+0x622>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8004814:	f7fd fdae 	bl	8002374 <HAL_GetTick>
 8004818:	4602      	mov	r2, r0
 800481a:	697b      	ldr	r3, [r7, #20]
 800481c:	1ad3      	subs	r3, r2, r3
 800481e:	2b02      	cmp	r3, #2
 8004820:	d901      	bls.n	8004826 <HAL_RCC_OscConfig+0x622>
        {
          return HAL_TIMEOUT;
 8004822:	2303      	movs	r3, #3
 8004824:	e120      	b.n	8004a68 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8004826:	4b56      	ldr	r3, [pc, #344]	@ (8004980 <HAL_RCC_OscConfig+0x77c>)
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800482e:	2b00      	cmp	r3, #0
 8004830:	d1f0      	bne.n	8004814 <HAL_RCC_OscConfig+0x610>

  /*-------------------------------- PLL1 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pOscInitStruct->PLL.PLLState));

  if ((pOscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004836:	2b00      	cmp	r3, #0
 8004838:	f000 8115 	beq.w	8004a66 <HAL_RCC_OscConfig+0x862>
  {
    /* Check if the PLL1 is used as system clock or not */
    if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800483c:	69fb      	ldr	r3, [r7, #28]
 800483e:	2b18      	cmp	r3, #24
 8004840:	f000 80af 	beq.w	80049a2 <HAL_RCC_OscConfig+0x79e>
    {
      if ((pOscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004848:	2b02      	cmp	r3, #2
 800484a:	f040 8086 	bne.w	800495a <HAL_RCC_OscConfig+0x756>
        assert_param(IS_RCC_PLL1_DIVP_VALUE(pOscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL1_DIVQ_VALUE(pOscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL1_DIVR_VALUE(pOscInitStruct->PLL.PLLR));

        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 800484e:	4b4c      	ldr	r3, [pc, #304]	@ (8004980 <HAL_RCC_OscConfig+0x77c>)
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	4a4b      	ldr	r2, [pc, #300]	@ (8004980 <HAL_RCC_OscConfig+0x77c>)
 8004854:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004858:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800485a:	f7fd fd8b 	bl	8002374 <HAL_GetTick>
 800485e:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8004860:	e008      	b.n	8004874 <HAL_RCC_OscConfig+0x670>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8004862:	f7fd fd87 	bl	8002374 <HAL_GetTick>
 8004866:	4602      	mov	r2, r0
 8004868:	697b      	ldr	r3, [r7, #20]
 800486a:	1ad3      	subs	r3, r2, r3
 800486c:	2b02      	cmp	r3, #2
 800486e:	d901      	bls.n	8004874 <HAL_RCC_OscConfig+0x670>
          {
            return HAL_TIMEOUT;
 8004870:	2303      	movs	r3, #3
 8004872:	e0f9      	b.n	8004a68 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8004874:	4b42      	ldr	r3, [pc, #264]	@ (8004980 <HAL_RCC_OscConfig+0x77c>)
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800487c:	2b00      	cmp	r3, #0
 800487e:	d1f0      	bne.n	8004862 <HAL_RCC_OscConfig+0x65e>
          }
        }

        /* Configure the PLL1 clock source, multiplication and division factors. */
        __HAL_RCC_PLL1_CONFIG(pOscInitStruct->PLL.PLLSource,
 8004880:	4b3f      	ldr	r3, [pc, #252]	@ (8004980 <HAL_RCC_OscConfig+0x77c>)
 8004882:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004884:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004888:	f023 0303 	bic.w	r3, r3, #3
 800488c:	687a      	ldr	r2, [r7, #4]
 800488e:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8004890:	687a      	ldr	r2, [r7, #4]
 8004892:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004894:	0212      	lsls	r2, r2, #8
 8004896:	430a      	orrs	r2, r1
 8004898:	4939      	ldr	r1, [pc, #228]	@ (8004980 <HAL_RCC_OscConfig+0x77c>)
 800489a:	4313      	orrs	r3, r2
 800489c:	628b      	str	r3, [r1, #40]	@ 0x28
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80048a2:	3b01      	subs	r3, #1
 80048a4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048ac:	3b01      	subs	r3, #1
 80048ae:	025b      	lsls	r3, r3, #9
 80048b0:	b29b      	uxth	r3, r3
 80048b2:	431a      	orrs	r2, r3
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048b8:	3b01      	subs	r3, #1
 80048ba:	041b      	lsls	r3, r3, #16
 80048bc:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80048c0:	431a      	orrs	r2, r3
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048c6:	3b01      	subs	r3, #1
 80048c8:	061b      	lsls	r3, r3, #24
 80048ca:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80048ce:	492c      	ldr	r1, [pc, #176]	@ (8004980 <HAL_RCC_OscConfig+0x77c>)
 80048d0:	4313      	orrs	r3, r2
 80048d2:	634b      	str	r3, [r1, #52]	@ 0x34
                              pOscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 80048d4:	4b2a      	ldr	r3, [pc, #168]	@ (8004980 <HAL_RCC_OscConfig+0x77c>)
 80048d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048d8:	4a29      	ldr	r2, [pc, #164]	@ (8004980 <HAL_RCC_OscConfig+0x77c>)
 80048da:	f023 0310 	bic.w	r3, r3, #16
 80048de:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80048e4:	4a26      	ldr	r2, [pc, #152]	@ (8004980 <HAL_RCC_OscConfig+0x77c>)
 80048e6:	00db      	lsls	r3, r3, #3
 80048e8:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 80048ea:	4b25      	ldr	r3, [pc, #148]	@ (8004980 <HAL_RCC_OscConfig+0x77c>)
 80048ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048ee:	4a24      	ldr	r2, [pc, #144]	@ (8004980 <HAL_RCC_OscConfig+0x77c>)
 80048f0:	f043 0310 	orr.w	r3, r3, #16
 80048f4:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCIRGE_VALUE(pOscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL1_VCIRANGE(pOscInitStruct->PLL.PLLRGE) ;
 80048f6:	4b22      	ldr	r3, [pc, #136]	@ (8004980 <HAL_RCC_OscConfig+0x77c>)
 80048f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048fa:	f023 020c 	bic.w	r2, r3, #12
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004902:	491f      	ldr	r1, [pc, #124]	@ (8004980 <HAL_RCC_OscConfig+0x77c>)
 8004904:	4313      	orrs	r3, r2
 8004906:	628b      	str	r3, [r1, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCORGE_VALUE(pOscInitStruct->PLL.PLLVCOSEL));

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL1_VCORANGE(pOscInitStruct->PLL.PLLVCOSEL) ;
 8004908:	4b1d      	ldr	r3, [pc, #116]	@ (8004980 <HAL_RCC_OscConfig+0x77c>)
 800490a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800490c:	f023 0220 	bic.w	r2, r3, #32
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004914:	491a      	ldr	r1, [pc, #104]	@ (8004980 <HAL_RCC_OscConfig+0x77c>)
 8004916:	4313      	orrs	r3, r2
 8004918:	628b      	str	r3, [r1, #40]	@ 0x28

        /* Enable PLL1 System Clock output. */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVP);
 800491a:	4b19      	ldr	r3, [pc, #100]	@ (8004980 <HAL_RCC_OscConfig+0x77c>)
 800491c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800491e:	4a18      	ldr	r2, [pc, #96]	@ (8004980 <HAL_RCC_OscConfig+0x77c>)
 8004920:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004924:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Enable the PLL1. */
        __HAL_RCC_PLL1_ENABLE();
 8004926:	4b16      	ldr	r3, [pc, #88]	@ (8004980 <HAL_RCC_OscConfig+0x77c>)
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	4a15      	ldr	r2, [pc, #84]	@ (8004980 <HAL_RCC_OscConfig+0x77c>)
 800492c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004930:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004932:	f7fd fd1f 	bl	8002374 <HAL_GetTick>
 8004936:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8004938:	e008      	b.n	800494c <HAL_RCC_OscConfig+0x748>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 800493a:	f7fd fd1b 	bl	8002374 <HAL_GetTick>
 800493e:	4602      	mov	r2, r0
 8004940:	697b      	ldr	r3, [r7, #20]
 8004942:	1ad3      	subs	r3, r2, r3
 8004944:	2b02      	cmp	r3, #2
 8004946:	d901      	bls.n	800494c <HAL_RCC_OscConfig+0x748>
          {
            return HAL_TIMEOUT;
 8004948:	2303      	movs	r3, #3
 800494a:	e08d      	b.n	8004a68 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 800494c:	4b0c      	ldr	r3, [pc, #48]	@ (8004980 <HAL_RCC_OscConfig+0x77c>)
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004954:	2b00      	cmp	r3, #0
 8004956:	d0f0      	beq.n	800493a <HAL_RCC_OscConfig+0x736>
 8004958:	e085      	b.n	8004a66 <HAL_RCC_OscConfig+0x862>
        }
      }
      else
      {
        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 800495a:	4b09      	ldr	r3, [pc, #36]	@ (8004980 <HAL_RCC_OscConfig+0x77c>)
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	4a08      	ldr	r2, [pc, #32]	@ (8004980 <HAL_RCC_OscConfig+0x77c>)
 8004960:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004964:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004966:	f7fd fd05 	bl	8002374 <HAL_GetTick>
 800496a:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 800496c:	e00a      	b.n	8004984 <HAL_RCC_OscConfig+0x780>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 800496e:	f7fd fd01 	bl	8002374 <HAL_GetTick>
 8004972:	4602      	mov	r2, r0
 8004974:	697b      	ldr	r3, [r7, #20]
 8004976:	1ad3      	subs	r3, r2, r3
 8004978:	2b02      	cmp	r3, #2
 800497a:	d903      	bls.n	8004984 <HAL_RCC_OscConfig+0x780>
          {
            return HAL_TIMEOUT;
 800497c:	2303      	movs	r3, #3
 800497e:	e073      	b.n	8004a68 <HAL_RCC_OscConfig+0x864>
 8004980:	44020c00 	.word	0x44020c00
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8004984:	4b3a      	ldr	r3, [pc, #232]	@ (8004a70 <HAL_RCC_OscConfig+0x86c>)
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800498c:	2b00      	cmp	r3, #0
 800498e:	d1ee      	bne.n	800496e <HAL_RCC_OscConfig+0x76a>
          }
        }

        /* Unselect PLL1 clock source and disable all PLL1 outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8004990:	4b37      	ldr	r3, [pc, #220]	@ (8004a70 <HAL_RCC_OscConfig+0x86c>)
 8004992:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004994:	4a36      	ldr	r2, [pc, #216]	@ (8004a70 <HAL_RCC_OscConfig+0x86c>)
 8004996:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 800499a:	f023 0303 	bic.w	r3, r3, #3
 800499e:	6293      	str	r3, [r2, #40]	@ 0x28
 80049a0:	e061      	b.n	8004a66 <HAL_RCC_OscConfig+0x862>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 80049a2:	4b33      	ldr	r3, [pc, #204]	@ (8004a70 <HAL_RCC_OscConfig+0x86c>)
 80049a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049a6:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80049a8:	4b31      	ldr	r3, [pc, #196]	@ (8004a70 <HAL_RCC_OscConfig+0x86c>)
 80049aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80049ac:	60fb      	str	r3, [r7, #12]
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049b2:	2b01      	cmp	r3, #1
 80049b4:	d031      	beq.n	8004a1a <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 80049b6:	693b      	ldr	r3, [r7, #16]
 80049b8:	f003 0203 	and.w	r2, r3, #3
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80049c0:	429a      	cmp	r2, r3
 80049c2:	d12a      	bne.n	8004a1a <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 80049c4:	693b      	ldr	r3, [r7, #16]
 80049c6:	0a1b      	lsrs	r3, r3, #8
 80049c8:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 80049d0:	429a      	cmp	r2, r3
 80049d2:	d122      	bne.n	8004a1a <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80049de:	3b01      	subs	r3, #1
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 80049e0:	429a      	cmp	r2, r3
 80049e2:	d11a      	bne.n	8004a1a <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	0a5b      	lsrs	r3, r3, #9
 80049e8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049f0:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 80049f2:	429a      	cmp	r2, r3
 80049f4:	d111      	bne.n	8004a1a <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	0c1b      	lsrs	r3, r3, #16
 80049fa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a02:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8004a04:	429a      	cmp	r2, r3
 8004a06:	d108      	bne.n	8004a1a <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	0e1b      	lsrs	r3, r3, #24
 8004a0c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a14:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8004a16:	429a      	cmp	r2, r3
 8004a18:	d001      	beq.n	8004a1e <HAL_RCC_OscConfig+0x81a>
      {
        return HAL_ERROR;
 8004a1a:	2301      	movs	r3, #1
 8004a1c:	e024      	b.n	8004a68 <HAL_RCC_OscConfig+0x864>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8004a1e:	4b14      	ldr	r3, [pc, #80]	@ (8004a70 <HAL_RCC_OscConfig+0x86c>)
 8004a20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a22:	08db      	lsrs	r3, r3, #3
 8004a24:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pOscInitStruct->PLL.PLLFRACN))
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8004a2c:	429a      	cmp	r2, r3
 8004a2e:	d01a      	beq.n	8004a66 <HAL_RCC_OscConfig+0x862>
      {
        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8004a30:	4b0f      	ldr	r3, [pc, #60]	@ (8004a70 <HAL_RCC_OscConfig+0x86c>)
 8004a32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a34:	4a0e      	ldr	r2, [pc, #56]	@ (8004a70 <HAL_RCC_OscConfig+0x86c>)
 8004a36:	f023 0310 	bic.w	r3, r3, #16
 8004a3a:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a3c:	f7fd fc9a 	bl	8002374 <HAL_GetTick>
 8004a40:	6178      	str	r0, [r7, #20]

        /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
 8004a42:	bf00      	nop
 8004a44:	f7fd fc96 	bl	8002374 <HAL_GetTick>
 8004a48:	4602      	mov	r2, r0
 8004a4a:	697b      	ldr	r3, [r7, #20]
 8004a4c:	4293      	cmp	r3, r2
 8004a4e:	d0f9      	beq.n	8004a44 <HAL_RCC_OscConfig+0x840>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a54:	4a06      	ldr	r2, [pc, #24]	@ (8004a70 <HAL_RCC_OscConfig+0x86c>)
 8004a56:	00db      	lsls	r3, r3, #3
 8004a58:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8004a5a:	4b05      	ldr	r3, [pc, #20]	@ (8004a70 <HAL_RCC_OscConfig+0x86c>)
 8004a5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a5e:	4a04      	ldr	r2, [pc, #16]	@ (8004a70 <HAL_RCC_OscConfig+0x86c>)
 8004a60:	f043 0310 	orr.w	r3, r3, #16
 8004a64:	6293      	str	r3, [r2, #40]	@ 0x28
      }

    }
  }
  return HAL_OK;
 8004a66:	2300      	movs	r3, #0
}
 8004a68:	4618      	mov	r0, r3
 8004a6a:	3720      	adds	r7, #32
 8004a6c:	46bd      	mov	sp, r7
 8004a6e:	bd80      	pop	{r7, pc}
 8004a70:	44020c00 	.word	0x44020c00

08004a74 <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *pClkInitStruct, uint32_t FLatency)
{
 8004a74:	b580      	push	{r7, lr}
 8004a76:	b084      	sub	sp, #16
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	6078      	str	r0, [r7, #4]
 8004a7c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pClkInitStruct == NULL)
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d101      	bne.n	8004a88 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004a84:	2301      	movs	r3, #1
 8004a86:	e19e      	b.n	8004dc6 <HAL_RCC_ClockConfig+0x352>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004a88:	4b83      	ldr	r3, [pc, #524]	@ (8004c98 <HAL_RCC_ClockConfig+0x224>)
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	f003 030f 	and.w	r3, r3, #15
 8004a90:	683a      	ldr	r2, [r7, #0]
 8004a92:	429a      	cmp	r2, r3
 8004a94:	d910      	bls.n	8004ab8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a96:	4b80      	ldr	r3, [pc, #512]	@ (8004c98 <HAL_RCC_ClockConfig+0x224>)
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f023 020f 	bic.w	r2, r3, #15
 8004a9e:	497e      	ldr	r1, [pc, #504]	@ (8004c98 <HAL_RCC_ClockConfig+0x224>)
 8004aa0:	683b      	ldr	r3, [r7, #0]
 8004aa2:	4313      	orrs	r3, r2
 8004aa4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004aa6:	4b7c      	ldr	r3, [pc, #496]	@ (8004c98 <HAL_RCC_ClockConfig+0x224>)
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f003 030f 	and.w	r3, r3, #15
 8004aae:	683a      	ldr	r2, [r7, #0]
 8004ab0:	429a      	cmp	r2, r3
 8004ab2:	d001      	beq.n	8004ab8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004ab4:	2301      	movs	r3, #1
 8004ab6:	e186      	b.n	8004dc6 <HAL_RCC_ClockConfig+0x352>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	f003 0310 	and.w	r3, r3, #16
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d012      	beq.n	8004aea <HAL_RCC_ClockConfig+0x76>
  {
    if ((pClkInitStruct->APB3CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	695a      	ldr	r2, [r3, #20]
 8004ac8:	4b74      	ldr	r3, [pc, #464]	@ (8004c9c <HAL_RCC_ClockConfig+0x228>)
 8004aca:	6a1b      	ldr	r3, [r3, #32]
 8004acc:	0a1b      	lsrs	r3, r3, #8
 8004ace:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004ad2:	429a      	cmp	r2, r3
 8004ad4:	d909      	bls.n	8004aea <HAL_RCC_ClockConfig+0x76>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8004ad6:	4b71      	ldr	r3, [pc, #452]	@ (8004c9c <HAL_RCC_ClockConfig+0x228>)
 8004ad8:	6a1b      	ldr	r3, [r3, #32]
 8004ada:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	695b      	ldr	r3, [r3, #20]
 8004ae2:	021b      	lsls	r3, r3, #8
 8004ae4:	496d      	ldr	r1, [pc, #436]	@ (8004c9c <HAL_RCC_ClockConfig+0x228>)
 8004ae6:	4313      	orrs	r3, r2
 8004ae8:	620b      	str	r3, [r1, #32]
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f003 0308 	and.w	r3, r3, #8
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d012      	beq.n	8004b1c <HAL_RCC_ClockConfig+0xa8>
  {
    if ((pClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	691a      	ldr	r2, [r3, #16]
 8004afa:	4b68      	ldr	r3, [pc, #416]	@ (8004c9c <HAL_RCC_ClockConfig+0x228>)
 8004afc:	6a1b      	ldr	r3, [r3, #32]
 8004afe:	091b      	lsrs	r3, r3, #4
 8004b00:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004b04:	429a      	cmp	r2, r3
 8004b06:	d909      	bls.n	8004b1c <HAL_RCC_ClockConfig+0xa8>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8004b08:	4b64      	ldr	r3, [pc, #400]	@ (8004c9c <HAL_RCC_ClockConfig+0x228>)
 8004b0a:	6a1b      	ldr	r3, [r3, #32]
 8004b0c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	691b      	ldr	r3, [r3, #16]
 8004b14:	011b      	lsls	r3, r3, #4
 8004b16:	4961      	ldr	r1, [pc, #388]	@ (8004c9c <HAL_RCC_ClockConfig+0x228>)
 8004b18:	4313      	orrs	r3, r2
 8004b1a:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	f003 0304 	and.w	r3, r3, #4
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d010      	beq.n	8004b4a <HAL_RCC_ClockConfig+0xd6>
  {
    if ((pClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	68da      	ldr	r2, [r3, #12]
 8004b2c:	4b5b      	ldr	r3, [pc, #364]	@ (8004c9c <HAL_RCC_ClockConfig+0x228>)
 8004b2e:	6a1b      	ldr	r3, [r3, #32]
 8004b30:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004b34:	429a      	cmp	r2, r3
 8004b36:	d908      	bls.n	8004b4a <HAL_RCC_ClockConfig+0xd6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8004b38:	4b58      	ldr	r3, [pc, #352]	@ (8004c9c <HAL_RCC_ClockConfig+0x228>)
 8004b3a:	6a1b      	ldr	r3, [r3, #32]
 8004b3c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	68db      	ldr	r3, [r3, #12]
 8004b44:	4955      	ldr	r1, [pc, #340]	@ (8004c9c <HAL_RCC_ClockConfig+0x228>)
 8004b46:	4313      	orrs	r3, r2
 8004b48:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	f003 0302 	and.w	r3, r3, #2
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d010      	beq.n	8004b78 <HAL_RCC_ClockConfig+0x104>
  {
    if ((pClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	689a      	ldr	r2, [r3, #8]
 8004b5a:	4b50      	ldr	r3, [pc, #320]	@ (8004c9c <HAL_RCC_ClockConfig+0x228>)
 8004b5c:	6a1b      	ldr	r3, [r3, #32]
 8004b5e:	f003 030f 	and.w	r3, r3, #15
 8004b62:	429a      	cmp	r2, r3
 8004b64:	d908      	bls.n	8004b78 <HAL_RCC_ClockConfig+0x104>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8004b66:	4b4d      	ldr	r3, [pc, #308]	@ (8004c9c <HAL_RCC_ClockConfig+0x228>)
 8004b68:	6a1b      	ldr	r3, [r3, #32]
 8004b6a:	f023 020f 	bic.w	r2, r3, #15
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	689b      	ldr	r3, [r3, #8]
 8004b72:	494a      	ldr	r1, [pc, #296]	@ (8004c9c <HAL_RCC_ClockConfig+0x228>)
 8004b74:	4313      	orrs	r3, r2
 8004b76:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	f003 0301 	and.w	r3, r3, #1
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	f000 8093 	beq.w	8004cac <HAL_RCC_ClockConfig+0x238>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	685b      	ldr	r3, [r3, #4]
 8004b8a:	2b03      	cmp	r3, #3
 8004b8c:	d107      	bne.n	8004b9e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8004b8e:	4b43      	ldr	r3, [pc, #268]	@ (8004c9c <HAL_RCC_ClockConfig+0x228>)
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d121      	bne.n	8004bde <HAL_RCC_ClockConfig+0x16a>
      {
        return HAL_ERROR;
 8004b9a:	2301      	movs	r3, #1
 8004b9c:	e113      	b.n	8004dc6 <HAL_RCC_ClockConfig+0x352>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	685b      	ldr	r3, [r3, #4]
 8004ba2:	2b02      	cmp	r3, #2
 8004ba4:	d107      	bne.n	8004bb6 <HAL_RCC_ClockConfig+0x142>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004ba6:	4b3d      	ldr	r3, [pc, #244]	@ (8004c9c <HAL_RCC_ClockConfig+0x228>)
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d115      	bne.n	8004bde <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8004bb2:	2301      	movs	r3, #1
 8004bb4:	e107      	b.n	8004dc6 <HAL_RCC_ClockConfig+0x352>
        }
      }
      /* CSI is selected as System Clock Source */
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	685b      	ldr	r3, [r3, #4]
 8004bba:	2b01      	cmp	r3, #1
 8004bbc:	d107      	bne.n	8004bce <HAL_RCC_ClockConfig+0x15a>
      {
        /* Check the CSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8004bbe:	4b37      	ldr	r3, [pc, #220]	@ (8004c9c <HAL_RCC_ClockConfig+0x228>)
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d109      	bne.n	8004bde <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8004bca:	2301      	movs	r3, #1
 8004bcc:	e0fb      	b.n	8004dc6 <HAL_RCC_ClockConfig+0x352>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004bce:	4b33      	ldr	r3, [pc, #204]	@ (8004c9c <HAL_RCC_ClockConfig+0x228>)
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	f003 0302 	and.w	r3, r3, #2
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d101      	bne.n	8004bde <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8004bda:	2301      	movs	r3, #1
 8004bdc:	e0f3      	b.n	8004dc6 <HAL_RCC_ClockConfig+0x352>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 8004bde:	4b2f      	ldr	r3, [pc, #188]	@ (8004c9c <HAL_RCC_ClockConfig+0x228>)
 8004be0:	69db      	ldr	r3, [r3, #28]
 8004be2:	f023 0203 	bic.w	r2, r3, #3
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	685b      	ldr	r3, [r3, #4]
 8004bea:	492c      	ldr	r1, [pc, #176]	@ (8004c9c <HAL_RCC_ClockConfig+0x228>)
 8004bec:	4313      	orrs	r3, r2
 8004bee:	61cb      	str	r3, [r1, #28]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004bf0:	f7fd fbc0 	bl	8002374 <HAL_GetTick>
 8004bf4:	60f8      	str	r0, [r7, #12]

    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	685b      	ldr	r3, [r3, #4]
 8004bfa:	2b03      	cmp	r3, #3
 8004bfc:	d112      	bne.n	8004c24 <HAL_RCC_ClockConfig+0x1b0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004bfe:	e00a      	b.n	8004c16 <HAL_RCC_ClockConfig+0x1a2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8004c00:	f7fd fbb8 	bl	8002374 <HAL_GetTick>
 8004c04:	4602      	mov	r2, r0
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	1ad3      	subs	r3, r2, r3
 8004c0a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004c0e:	4293      	cmp	r3, r2
 8004c10:	d901      	bls.n	8004c16 <HAL_RCC_ClockConfig+0x1a2>
        {
          return HAL_TIMEOUT;
 8004c12:	2303      	movs	r3, #3
 8004c14:	e0d7      	b.n	8004dc6 <HAL_RCC_ClockConfig+0x352>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004c16:	4b21      	ldr	r3, [pc, #132]	@ (8004c9c <HAL_RCC_ClockConfig+0x228>)
 8004c18:	69db      	ldr	r3, [r3, #28]
 8004c1a:	f003 0318 	and.w	r3, r3, #24
 8004c1e:	2b18      	cmp	r3, #24
 8004c20:	d1ee      	bne.n	8004c00 <HAL_RCC_ClockConfig+0x18c>
 8004c22:	e043      	b.n	8004cac <HAL_RCC_ClockConfig+0x238>
        }
      }
    }
    else
    {
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	685b      	ldr	r3, [r3, #4]
 8004c28:	2b02      	cmp	r3, #2
 8004c2a:	d112      	bne.n	8004c52 <HAL_RCC_ClockConfig+0x1de>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004c2c:	e00a      	b.n	8004c44 <HAL_RCC_ClockConfig+0x1d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8004c2e:	f7fd fba1 	bl	8002374 <HAL_GetTick>
 8004c32:	4602      	mov	r2, r0
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	1ad3      	subs	r3, r2, r3
 8004c38:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004c3c:	4293      	cmp	r3, r2
 8004c3e:	d901      	bls.n	8004c44 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8004c40:	2303      	movs	r3, #3
 8004c42:	e0c0      	b.n	8004dc6 <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004c44:	4b15      	ldr	r3, [pc, #84]	@ (8004c9c <HAL_RCC_ClockConfig+0x228>)
 8004c46:	69db      	ldr	r3, [r3, #28]
 8004c48:	f003 0318 	and.w	r3, r3, #24
 8004c4c:	2b10      	cmp	r3, #16
 8004c4e:	d1ee      	bne.n	8004c2e <HAL_RCC_ClockConfig+0x1ba>
 8004c50:	e02c      	b.n	8004cac <HAL_RCC_ClockConfig+0x238>
          }
        }
      }
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	685b      	ldr	r3, [r3, #4]
 8004c56:	2b01      	cmp	r3, #1
 8004c58:	d122      	bne.n	8004ca0 <HAL_RCC_ClockConfig+0x22c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 8004c5a:	e00a      	b.n	8004c72 <HAL_RCC_ClockConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8004c5c:	f7fd fb8a 	bl	8002374 <HAL_GetTick>
 8004c60:	4602      	mov	r2, r0
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	1ad3      	subs	r3, r2, r3
 8004c66:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004c6a:	4293      	cmp	r3, r2
 8004c6c:	d901      	bls.n	8004c72 <HAL_RCC_ClockConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 8004c6e:	2303      	movs	r3, #3
 8004c70:	e0a9      	b.n	8004dc6 <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 8004c72:	4b0a      	ldr	r3, [pc, #40]	@ (8004c9c <HAL_RCC_ClockConfig+0x228>)
 8004c74:	69db      	ldr	r3, [r3, #28]
 8004c76:	f003 0318 	and.w	r3, r3, #24
 8004c7a:	2b08      	cmp	r3, #8
 8004c7c:	d1ee      	bne.n	8004c5c <HAL_RCC_ClockConfig+0x1e8>
 8004c7e:	e015      	b.n	8004cac <HAL_RCC_ClockConfig+0x238>
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8004c80:	f7fd fb78 	bl	8002374 <HAL_GetTick>
 8004c84:	4602      	mov	r2, r0
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	1ad3      	subs	r3, r2, r3
 8004c8a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004c8e:	4293      	cmp	r3, r2
 8004c90:	d906      	bls.n	8004ca0 <HAL_RCC_ClockConfig+0x22c>
          {
            return HAL_TIMEOUT;
 8004c92:	2303      	movs	r3, #3
 8004c94:	e097      	b.n	8004dc6 <HAL_RCC_ClockConfig+0x352>
 8004c96:	bf00      	nop
 8004c98:	40022000 	.word	0x40022000
 8004c9c:	44020c00 	.word	0x44020c00
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8004ca0:	4b4b      	ldr	r3, [pc, #300]	@ (8004dd0 <HAL_RCC_ClockConfig+0x35c>)
 8004ca2:	69db      	ldr	r3, [r3, #28]
 8004ca4:	f003 0318 	and.w	r3, r3, #24
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d1e9      	bne.n	8004c80 <HAL_RCC_ClockConfig+0x20c>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	f003 0302 	and.w	r3, r3, #2
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d010      	beq.n	8004cda <HAL_RCC_ClockConfig+0x266>
  {
    if ((pClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	689a      	ldr	r2, [r3, #8]
 8004cbc:	4b44      	ldr	r3, [pc, #272]	@ (8004dd0 <HAL_RCC_ClockConfig+0x35c>)
 8004cbe:	6a1b      	ldr	r3, [r3, #32]
 8004cc0:	f003 030f 	and.w	r3, r3, #15
 8004cc4:	429a      	cmp	r2, r3
 8004cc6:	d208      	bcs.n	8004cda <HAL_RCC_ClockConfig+0x266>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8004cc8:	4b41      	ldr	r3, [pc, #260]	@ (8004dd0 <HAL_RCC_ClockConfig+0x35c>)
 8004cca:	6a1b      	ldr	r3, [r3, #32]
 8004ccc:	f023 020f 	bic.w	r2, r3, #15
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	689b      	ldr	r3, [r3, #8]
 8004cd4:	493e      	ldr	r1, [pc, #248]	@ (8004dd0 <HAL_RCC_ClockConfig+0x35c>)
 8004cd6:	4313      	orrs	r3, r2
 8004cd8:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004cda:	4b3e      	ldr	r3, [pc, #248]	@ (8004dd4 <HAL_RCC_ClockConfig+0x360>)
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	f003 030f 	and.w	r3, r3, #15
 8004ce2:	683a      	ldr	r2, [r7, #0]
 8004ce4:	429a      	cmp	r2, r3
 8004ce6:	d210      	bcs.n	8004d0a <HAL_RCC_ClockConfig+0x296>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ce8:	4b3a      	ldr	r3, [pc, #232]	@ (8004dd4 <HAL_RCC_ClockConfig+0x360>)
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f023 020f 	bic.w	r2, r3, #15
 8004cf0:	4938      	ldr	r1, [pc, #224]	@ (8004dd4 <HAL_RCC_ClockConfig+0x360>)
 8004cf2:	683b      	ldr	r3, [r7, #0]
 8004cf4:	4313      	orrs	r3, r2
 8004cf6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004cf8:	4b36      	ldr	r3, [pc, #216]	@ (8004dd4 <HAL_RCC_ClockConfig+0x360>)
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	f003 030f 	and.w	r3, r3, #15
 8004d00:	683a      	ldr	r2, [r7, #0]
 8004d02:	429a      	cmp	r2, r3
 8004d04:	d001      	beq.n	8004d0a <HAL_RCC_ClockConfig+0x296>
    {
      return HAL_ERROR;
 8004d06:	2301      	movs	r3, #1
 8004d08:	e05d      	b.n	8004dc6 <HAL_RCC_ClockConfig+0x352>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	f003 0304 	and.w	r3, r3, #4
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d010      	beq.n	8004d38 <HAL_RCC_ClockConfig+0x2c4>
  {
    if ((pClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	68da      	ldr	r2, [r3, #12]
 8004d1a:	4b2d      	ldr	r3, [pc, #180]	@ (8004dd0 <HAL_RCC_ClockConfig+0x35c>)
 8004d1c:	6a1b      	ldr	r3, [r3, #32]
 8004d1e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004d22:	429a      	cmp	r2, r3
 8004d24:	d208      	bcs.n	8004d38 <HAL_RCC_ClockConfig+0x2c4>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8004d26:	4b2a      	ldr	r3, [pc, #168]	@ (8004dd0 <HAL_RCC_ClockConfig+0x35c>)
 8004d28:	6a1b      	ldr	r3, [r3, #32]
 8004d2a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	68db      	ldr	r3, [r3, #12]
 8004d32:	4927      	ldr	r1, [pc, #156]	@ (8004dd0 <HAL_RCC_ClockConfig+0x35c>)
 8004d34:	4313      	orrs	r3, r2
 8004d36:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f003 0308 	and.w	r3, r3, #8
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d012      	beq.n	8004d6a <HAL_RCC_ClockConfig+0x2f6>
  {
    if ((pClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	691a      	ldr	r2, [r3, #16]
 8004d48:	4b21      	ldr	r3, [pc, #132]	@ (8004dd0 <HAL_RCC_ClockConfig+0x35c>)
 8004d4a:	6a1b      	ldr	r3, [r3, #32]
 8004d4c:	091b      	lsrs	r3, r3, #4
 8004d4e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004d52:	429a      	cmp	r2, r3
 8004d54:	d209      	bcs.n	8004d6a <HAL_RCC_ClockConfig+0x2f6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8004d56:	4b1e      	ldr	r3, [pc, #120]	@ (8004dd0 <HAL_RCC_ClockConfig+0x35c>)
 8004d58:	6a1b      	ldr	r3, [r3, #32]
 8004d5a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	691b      	ldr	r3, [r3, #16]
 8004d62:	011b      	lsls	r3, r3, #4
 8004d64:	491a      	ldr	r1, [pc, #104]	@ (8004dd0 <HAL_RCC_ClockConfig+0x35c>)
 8004d66:	4313      	orrs	r3, r2
 8004d68:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	f003 0310 	and.w	r3, r3, #16
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d012      	beq.n	8004d9c <HAL_RCC_ClockConfig+0x328>
  {
    if ((pClkInitStruct->APB3CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	695a      	ldr	r2, [r3, #20]
 8004d7a:	4b15      	ldr	r3, [pc, #84]	@ (8004dd0 <HAL_RCC_ClockConfig+0x35c>)
 8004d7c:	6a1b      	ldr	r3, [r3, #32]
 8004d7e:	0a1b      	lsrs	r3, r3, #8
 8004d80:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004d84:	429a      	cmp	r2, r3
 8004d86:	d209      	bcs.n	8004d9c <HAL_RCC_ClockConfig+0x328>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8004d88:	4b11      	ldr	r3, [pc, #68]	@ (8004dd0 <HAL_RCC_ClockConfig+0x35c>)
 8004d8a:	6a1b      	ldr	r3, [r3, #32]
 8004d8c:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	695b      	ldr	r3, [r3, #20]
 8004d94:	021b      	lsls	r3, r3, #8
 8004d96:	490e      	ldr	r1, [pc, #56]	@ (8004dd0 <HAL_RCC_ClockConfig+0x35c>)
 8004d98:	4313      	orrs	r3, r2
 8004d9a:	620b      	str	r3, [r1, #32]
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8004d9c:	f000 f822 	bl	8004de4 <HAL_RCC_GetSysClockFreq>
 8004da0:	4602      	mov	r2, r0
 8004da2:	4b0b      	ldr	r3, [pc, #44]	@ (8004dd0 <HAL_RCC_ClockConfig+0x35c>)
 8004da4:	6a1b      	ldr	r3, [r3, #32]
 8004da6:	f003 030f 	and.w	r3, r3, #15
 8004daa:	490b      	ldr	r1, [pc, #44]	@ (8004dd8 <HAL_RCC_ClockConfig+0x364>)
 8004dac:	5ccb      	ldrb	r3, [r1, r3]
 8004dae:	fa22 f303 	lsr.w	r3, r2, r3
 8004db2:	4a0a      	ldr	r2, [pc, #40]	@ (8004ddc <HAL_RCC_ClockConfig+0x368>)
 8004db4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8004db6:	4b0a      	ldr	r3, [pc, #40]	@ (8004de0 <HAL_RCC_ClockConfig+0x36c>)
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	4618      	mov	r0, r3
 8004dbc:	f7fd fa50 	bl	8002260 <HAL_InitTick>
 8004dc0:	4603      	mov	r3, r0
 8004dc2:	72fb      	strb	r3, [r7, #11]

  return halstatus;
 8004dc4:	7afb      	ldrb	r3, [r7, #11]
}
 8004dc6:	4618      	mov	r0, r3
 8004dc8:	3710      	adds	r7, #16
 8004dca:	46bd      	mov	sp, r7
 8004dcc:	bd80      	pop	{r7, pc}
 8004dce:	bf00      	nop
 8004dd0:	44020c00 	.word	0x44020c00
 8004dd4:	40022000 	.word	0x40022000
 8004dd8:	0800c8a0 	.word	0x0800c8a0
 8004ddc:	20000084 	.word	0x20000084
 8004de0:	20000088 	.word	0x20000088

08004de4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004de4:	b480      	push	{r7}
 8004de6:	b089      	sub	sp, #36	@ 0x24
 8004de8:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t hsivalue;
  float_t fracn1;
  float_t pllvco;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 8004dea:	4b8c      	ldr	r3, [pc, #560]	@ (800501c <HAL_RCC_GetSysClockFreq+0x238>)
 8004dec:	69db      	ldr	r3, [r3, #28]
 8004dee:	f003 0318 	and.w	r3, r3, #24
 8004df2:	2b08      	cmp	r3, #8
 8004df4:	d102      	bne.n	8004dfc <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8004df6:	4b8a      	ldr	r3, [pc, #552]	@ (8005020 <HAL_RCC_GetSysClockFreq+0x23c>)
 8004df8:	61fb      	str	r3, [r7, #28]
 8004dfa:	e107      	b.n	800500c <HAL_RCC_GetSysClockFreq+0x228>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004dfc:	4b87      	ldr	r3, [pc, #540]	@ (800501c <HAL_RCC_GetSysClockFreq+0x238>)
 8004dfe:	69db      	ldr	r3, [r3, #28]
 8004e00:	f003 0318 	and.w	r3, r3, #24
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d112      	bne.n	8004e2e <HAL_RCC_GetSysClockFreq+0x4a>
  {
    /* HSI used as system clock source */
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8004e08:	4b84      	ldr	r3, [pc, #528]	@ (800501c <HAL_RCC_GetSysClockFreq+0x238>)
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	f003 0320 	and.w	r3, r3, #32
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d009      	beq.n	8004e28 <HAL_RCC_GetSysClockFreq+0x44>
    {
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004e14:	4b81      	ldr	r3, [pc, #516]	@ (800501c <HAL_RCC_GetSysClockFreq+0x238>)
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	08db      	lsrs	r3, r3, #3
 8004e1a:	f003 0303 	and.w	r3, r3, #3
 8004e1e:	4a81      	ldr	r2, [pc, #516]	@ (8005024 <HAL_RCC_GetSysClockFreq+0x240>)
 8004e20:	fa22 f303 	lsr.w	r3, r2, r3
 8004e24:	61fb      	str	r3, [r7, #28]
 8004e26:	e0f1      	b.n	800500c <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = (uint32_t) HSI_VALUE;
 8004e28:	4b7e      	ldr	r3, [pc, #504]	@ (8005024 <HAL_RCC_GetSysClockFreq+0x240>)
 8004e2a:	61fb      	str	r3, [r7, #28]
 8004e2c:	e0ee      	b.n	800500c <HAL_RCC_GetSysClockFreq+0x228>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004e2e:	4b7b      	ldr	r3, [pc, #492]	@ (800501c <HAL_RCC_GetSysClockFreq+0x238>)
 8004e30:	69db      	ldr	r3, [r3, #28]
 8004e32:	f003 0318 	and.w	r3, r3, #24
 8004e36:	2b10      	cmp	r3, #16
 8004e38:	d102      	bne.n	8004e40 <HAL_RCC_GetSysClockFreq+0x5c>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004e3a:	4b7b      	ldr	r3, [pc, #492]	@ (8005028 <HAL_RCC_GetSysClockFreq+0x244>)
 8004e3c:	61fb      	str	r3, [r7, #28]
 8004e3e:	e0e5      	b.n	800500c <HAL_RCC_GetSysClockFreq+0x228>
  }

  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004e40:	4b76      	ldr	r3, [pc, #472]	@ (800501c <HAL_RCC_GetSysClockFreq+0x238>)
 8004e42:	69db      	ldr	r3, [r3, #28]
 8004e44:	f003 0318 	and.w	r3, r3, #24
 8004e48:	2b18      	cmp	r3, #24
 8004e4a:	f040 80dd 	bne.w	8005008 <HAL_RCC_GetSysClockFreq+0x224>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8004e4e:	4b73      	ldr	r3, [pc, #460]	@ (800501c <HAL_RCC_GetSysClockFreq+0x238>)
 8004e50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e52:	f003 0303 	and.w	r3, r3, #3
 8004e56:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 8004e58:	4b70      	ldr	r3, [pc, #448]	@ (800501c <HAL_RCC_GetSysClockFreq+0x238>)
 8004e5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e5c:	0a1b      	lsrs	r3, r3, #8
 8004e5e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004e62:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8004e64:	4b6d      	ldr	r3, [pc, #436]	@ (800501c <HAL_RCC_GetSysClockFreq+0x238>)
 8004e66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e68:	091b      	lsrs	r3, r3, #4
 8004e6a:	f003 0301 	and.w	r3, r3, #1
 8004e6e:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8004e70:	4b6a      	ldr	r3, [pc, #424]	@ (800501c <HAL_RCC_GetSysClockFreq+0x238>)
 8004e72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                               RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));
 8004e74:	08db      	lsrs	r3, r3, #3
 8004e76:	f3c3 030c 	ubfx	r3, r3, #0, #13
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8004e7a:	68fa      	ldr	r2, [r7, #12]
 8004e7c:	fb02 f303 	mul.w	r3, r2, r3
 8004e80:	ee07 3a90 	vmov	s15, r3
 8004e84:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e88:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8004e8c:	693b      	ldr	r3, [r7, #16]
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	f000 80b7 	beq.w	8005002 <HAL_RCC_GetSysClockFreq+0x21e>
    {
      switch (pllsource)
 8004e94:	697b      	ldr	r3, [r7, #20]
 8004e96:	2b01      	cmp	r3, #1
 8004e98:	d003      	beq.n	8004ea2 <HAL_RCC_GetSysClockFreq+0xbe>
 8004e9a:	697b      	ldr	r3, [r7, #20]
 8004e9c:	2b03      	cmp	r3, #3
 8004e9e:	d056      	beq.n	8004f4e <HAL_RCC_GetSysClockFreq+0x16a>
 8004ea0:	e077      	b.n	8004f92 <HAL_RCC_GetSysClockFreq+0x1ae>
      {
        case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */

          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8004ea2:	4b5e      	ldr	r3, [pc, #376]	@ (800501c <HAL_RCC_GetSysClockFreq+0x238>)
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	f003 0320 	and.w	r3, r3, #32
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d02d      	beq.n	8004f0a <HAL_RCC_GetSysClockFreq+0x126>
          {
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004eae:	4b5b      	ldr	r3, [pc, #364]	@ (800501c <HAL_RCC_GetSysClockFreq+0x238>)
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	08db      	lsrs	r3, r3, #3
 8004eb4:	f003 0303 	and.w	r3, r3, #3
 8004eb8:	4a5a      	ldr	r2, [pc, #360]	@ (8005024 <HAL_RCC_GetSysClockFreq+0x240>)
 8004eba:	fa22 f303 	lsr.w	r3, r2, r3
 8004ebe:	607b      	str	r3, [r7, #4]
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	ee07 3a90 	vmov	s15, r3
 8004ec6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004eca:	693b      	ldr	r3, [r7, #16]
 8004ecc:	ee07 3a90 	vmov	s15, r3
 8004ed0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ed4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004ed8:	4b50      	ldr	r3, [pc, #320]	@ (800501c <HAL_RCC_GetSysClockFreq+0x238>)
 8004eda:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004edc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ee0:	ee07 3a90 	vmov	s15, r3
 8004ee4:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8004ee8:	ed97 6a02 	vldr	s12, [r7, #8]
 8004eec:	eddf 5a4f 	vldr	s11, [pc, #316]	@ 800502c <HAL_RCC_GetSysClockFreq+0x248>
 8004ef0:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004ef4:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8004ef8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004efc:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004f00:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004f04:	edc7 7a06 	vstr	s15, [r7, #24]
          {
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
          }

          break;
 8004f08:	e065      	b.n	8004fd6 <HAL_RCC_GetSysClockFreq+0x1f2>
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004f0a:	693b      	ldr	r3, [r7, #16]
 8004f0c:	ee07 3a90 	vmov	s15, r3
 8004f10:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004f14:	eddf 6a46 	vldr	s13, [pc, #280]	@ 8005030 <HAL_RCC_GetSysClockFreq+0x24c>
 8004f18:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004f1c:	4b3f      	ldr	r3, [pc, #252]	@ (800501c <HAL_RCC_GetSysClockFreq+0x238>)
 8004f1e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f20:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004f24:	ee07 3a90 	vmov	s15, r3
 8004f28:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8004f2c:	ed97 6a02 	vldr	s12, [r7, #8]
 8004f30:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 800502c <HAL_RCC_GetSysClockFreq+0x248>
 8004f34:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004f38:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8004f3c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004f40:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004f44:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004f48:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 8004f4c:	e043      	b.n	8004fd6 <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004f4e:	693b      	ldr	r3, [r7, #16]
 8004f50:	ee07 3a90 	vmov	s15, r3
 8004f54:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004f58:	eddf 6a36 	vldr	s13, [pc, #216]	@ 8005034 <HAL_RCC_GetSysClockFreq+0x250>
 8004f5c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004f60:	4b2e      	ldr	r3, [pc, #184]	@ (800501c <HAL_RCC_GetSysClockFreq+0x238>)
 8004f62:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f64:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004f68:	ee07 3a90 	vmov	s15, r3
 8004f6c:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8004f70:	ed97 6a02 	vldr	s12, [r7, #8]
 8004f74:	eddf 5a2d 	vldr	s11, [pc, #180]	@ 800502c <HAL_RCC_GetSysClockFreq+0x248>
 8004f78:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004f7c:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8004f80:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004f84:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004f88:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004f8c:	edc7 7a06 	vstr	s15, [r7, #24]

          break;
 8004f90:	e021      	b.n	8004fd6 <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        default:
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004f92:	693b      	ldr	r3, [r7, #16]
 8004f94:	ee07 3a90 	vmov	s15, r3
 8004f98:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004f9c:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8005038 <HAL_RCC_GetSysClockFreq+0x254>
 8004fa0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004fa4:	4b1d      	ldr	r3, [pc, #116]	@ (800501c <HAL_RCC_GetSysClockFreq+0x238>)
 8004fa6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004fa8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004fac:	ee07 3a90 	vmov	s15, r3
 8004fb0:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8004fb4:	ed97 6a02 	vldr	s12, [r7, #8]
 8004fb8:	eddf 5a1c 	vldr	s11, [pc, #112]	@ 800502c <HAL_RCC_GetSysClockFreq+0x248>
 8004fbc:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004fc0:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8004fc4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004fc8:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004fcc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004fd0:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 8004fd4:	bf00      	nop
      }

      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + 1U) ;
 8004fd6:	4b11      	ldr	r3, [pc, #68]	@ (800501c <HAL_RCC_GetSysClockFreq+0x238>)
 8004fd8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004fda:	0a5b      	lsrs	r3, r3, #9
 8004fdc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004fe0:	3301      	adds	r3, #1
 8004fe2:	603b      	str	r3, [r7, #0]
      sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8004fe4:	683b      	ldr	r3, [r7, #0]
 8004fe6:	ee07 3a90 	vmov	s15, r3
 8004fea:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004fee:	edd7 6a06 	vldr	s13, [r7, #24]
 8004ff2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004ff6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004ffa:	ee17 3a90 	vmov	r3, s15
 8004ffe:	61fb      	str	r3, [r7, #28]
 8005000:	e004      	b.n	800500c <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = 0;
 8005002:	2300      	movs	r3, #0
 8005004:	61fb      	str	r3, [r7, #28]
 8005006:	e001      	b.n	800500c <HAL_RCC_GetSysClockFreq+0x228>
  }

  else
  {
    /* HSI is the default system clock source */
    sysclockfreq = (uint32_t) HSI_VALUE;
 8005008:	4b06      	ldr	r3, [pc, #24]	@ (8005024 <HAL_RCC_GetSysClockFreq+0x240>)
 800500a:	61fb      	str	r3, [r7, #28]
  }

  return sysclockfreq;
 800500c:	69fb      	ldr	r3, [r7, #28]
}
 800500e:	4618      	mov	r0, r3
 8005010:	3724      	adds	r7, #36	@ 0x24
 8005012:	46bd      	mov	sp, r7
 8005014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005018:	4770      	bx	lr
 800501a:	bf00      	nop
 800501c:	44020c00 	.word	0x44020c00
 8005020:	003d0900 	.word	0x003d0900
 8005024:	03d09000 	.word	0x03d09000
 8005028:	007a1200 	.word	0x007a1200
 800502c:	46000000 	.word	0x46000000
 8005030:	4c742400 	.word	0x4c742400
 8005034:	4af42400 	.word	0x4af42400
 8005038:	4a742400 	.word	0x4a742400

0800503c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800503c:	b580      	push	{r7, lr}
 800503e:	af00      	add	r7, sp, #0

  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8005040:	f7ff fed0 	bl	8004de4 <HAL_RCC_GetSysClockFreq>
 8005044:	4602      	mov	r2, r0
 8005046:	4b08      	ldr	r3, [pc, #32]	@ (8005068 <HAL_RCC_GetHCLKFreq+0x2c>)
 8005048:	6a1b      	ldr	r3, [r3, #32]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 800504a:	f003 030f 	and.w	r3, r3, #15
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 800504e:	4907      	ldr	r1, [pc, #28]	@ (800506c <HAL_RCC_GetHCLKFreq+0x30>)
 8005050:	5ccb      	ldrb	r3, [r1, r3]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 8005052:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8005056:	fa22 f303 	lsr.w	r3, r2, r3
 800505a:	4a05      	ldr	r2, [pc, #20]	@ (8005070 <HAL_RCC_GetHCLKFreq+0x34>)
 800505c:	6013      	str	r3, [r2, #0]

  return SystemCoreClock;
 800505e:	4b04      	ldr	r3, [pc, #16]	@ (8005070 <HAL_RCC_GetHCLKFreq+0x34>)
 8005060:	681b      	ldr	r3, [r3, #0]
}
 8005062:	4618      	mov	r0, r3
 8005064:	bd80      	pop	{r7, pc}
 8005066:	bf00      	nop
 8005068:	44020c00 	.word	0x44020c00
 800506c:	0800c8a0 	.word	0x0800c8a0
 8005070:	20000084 	.word	0x20000084

08005074 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005074:	b580      	push	{r7, lr}
 8005076:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]) & 0x1FU));
 8005078:	f7ff ffe0 	bl	800503c <HAL_RCC_GetHCLKFreq>
 800507c:	4602      	mov	r2, r0
 800507e:	4b06      	ldr	r3, [pc, #24]	@ (8005098 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005080:	6a1b      	ldr	r3, [r3, #32]
 8005082:	091b      	lsrs	r3, r3, #4
 8005084:	f003 0307 	and.w	r3, r3, #7
 8005088:	4904      	ldr	r1, [pc, #16]	@ (800509c <HAL_RCC_GetPCLK1Freq+0x28>)
 800508a:	5ccb      	ldrb	r3, [r1, r3]
 800508c:	f003 031f 	and.w	r3, r3, #31
 8005090:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005094:	4618      	mov	r0, r3
 8005096:	bd80      	pop	{r7, pc}
 8005098:	44020c00 	.word	0x44020c00
 800509c:	0800c8b0 	.word	0x0800c8b0

080050a0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80050a0:	b580      	push	{r7, lr}
 80050a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]) & 0x1FU));
 80050a4:	f7ff ffca 	bl	800503c <HAL_RCC_GetHCLKFreq>
 80050a8:	4602      	mov	r2, r0
 80050aa:	4b06      	ldr	r3, [pc, #24]	@ (80050c4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80050ac:	6a1b      	ldr	r3, [r3, #32]
 80050ae:	0a1b      	lsrs	r3, r3, #8
 80050b0:	f003 0307 	and.w	r3, r3, #7
 80050b4:	4904      	ldr	r1, [pc, #16]	@ (80050c8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80050b6:	5ccb      	ldrb	r3, [r1, r3]
 80050b8:	f003 031f 	and.w	r3, r3, #31
 80050bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80050c0:	4618      	mov	r0, r3
 80050c2:	bd80      	pop	{r7, pc}
 80050c4:	44020c00 	.word	0x44020c00
 80050c8:	0800c8b0 	.word	0x0800c8b0

080050cc <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 80050cc:	b580      	push	{r7, lr}
 80050ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK3 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE3) >> RCC_CFGR2_PPRE3_Pos]) & 0x1FU));
 80050d0:	f7ff ffb4 	bl	800503c <HAL_RCC_GetHCLKFreq>
 80050d4:	4602      	mov	r2, r0
 80050d6:	4b06      	ldr	r3, [pc, #24]	@ (80050f0 <HAL_RCC_GetPCLK3Freq+0x24>)
 80050d8:	6a1b      	ldr	r3, [r3, #32]
 80050da:	0b1b      	lsrs	r3, r3, #12
 80050dc:	f003 0307 	and.w	r3, r3, #7
 80050e0:	4904      	ldr	r1, [pc, #16]	@ (80050f4 <HAL_RCC_GetPCLK3Freq+0x28>)
 80050e2:	5ccb      	ldrb	r3, [r1, r3]
 80050e4:	f003 031f 	and.w	r3, r3, #31
 80050e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80050ec:	4618      	mov	r0, r3
 80050ee:	bd80      	pop	{r7, pc}
 80050f0:	44020c00 	.word	0x44020c00
 80050f4:	0800c8b0 	.word	0x0800c8b0

080050f8 <HAL_RCCEx_PeriphCLKConfig>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 80050f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80050fc:	b0ba      	sub	sp, #232	@ 0xe8
 80050fe:	af00      	add	r7, sp, #0
 8005100:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005104:	2300      	movs	r3, #0
 8005106:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800510a:	2300      	movs	r3, #0
 800510c:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8005110:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005114:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005118:	f002 7480 	and.w	r4, r2, #16777216	@ 0x1000000
 800511c:	2500      	movs	r5, #0
 800511e:	ea54 0305 	orrs.w	r3, r4, r5
 8005122:	d00b      	beq.n	800513c <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(pPeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(pPeriphClkInit->CkperClockSelection);
 8005124:	4bcd      	ldr	r3, [pc, #820]	@ (800545c <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8005126:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800512a:	f023 4140 	bic.w	r1, r3, #3221225472	@ 0xc0000000
 800512e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005132:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005134:	4ac9      	ldr	r2, [pc, #804]	@ (800545c <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8005136:	430b      	orrs	r3, r1
 8005138:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800513c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005140:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005144:	f002 0801 	and.w	r8, r2, #1
 8005148:	f04f 0900 	mov.w	r9, #0
 800514c:	ea58 0309 	orrs.w	r3, r8, r9
 8005150:	d042      	beq.n	80051d8 <HAL_RCCEx_PeriphCLKConfig+0xe0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    switch (pPeriphClkInit->Usart1ClockSelection)
 8005152:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005156:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005158:	2b05      	cmp	r3, #5
 800515a:	d823      	bhi.n	80051a4 <HAL_RCCEx_PeriphCLKConfig+0xac>
 800515c:	a201      	add	r2, pc, #4	@ (adr r2, 8005164 <HAL_RCCEx_PeriphCLKConfig+0x6c>)
 800515e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005162:	bf00      	nop
 8005164:	080051ad 	.word	0x080051ad
 8005168:	0800517d 	.word	0x0800517d
 800516c:	08005191 	.word	0x08005191
 8005170:	080051ad 	.word	0x080051ad
 8005174:	080051ad 	.word	0x080051ad
 8005178:	080051ad 	.word	0x080051ad
        /* USART1 clock source config set later after clock selection check */
        break;

      case RCC_USART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800517c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005180:	3308      	adds	r3, #8
 8005182:	4618      	mov	r0, r3
 8005184:	f003 f90c 	bl	80083a0 <RCCEx_PLL2_Config>
 8005188:	4603      	mov	r3, r0
 800518a:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART1 clock source config set later after clock selection check */
        break;
 800518e:	e00e      	b.n	80051ae <HAL_RCCEx_PeriphCLKConfig+0xb6>
#if defined(RCC_USART1CLKSOURCE_PLL3Q)
      case RCC_USART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005190:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005194:	3330      	adds	r3, #48	@ 0x30
 8005196:	4618      	mov	r0, r3
 8005198:	f003 f99a 	bl	80084d0 <RCCEx_PLL3_Config>
 800519c:	4603      	mov	r3, r0
 800519e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART1 clock source config set later after clock selection check */
        break;
 80051a2:	e004      	b.n	80051ae <HAL_RCCEx_PeriphCLKConfig+0xb6>
      case RCC_USART1CLKSOURCE_LSE:      /* LSE clock is used as source of USART1 clock*/
        /* USART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80051a4:	2301      	movs	r3, #1
 80051a6:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80051aa:	e000      	b.n	80051ae <HAL_RCCEx_PeriphCLKConfig+0xb6>
        break;
 80051ac:	bf00      	nop
    }

    if (ret == HAL_OK)
 80051ae:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d10c      	bne.n	80051d0 <HAL_RCCEx_PeriphCLKConfig+0xd8>
    {
      /* Set the source of USART1 clock*/
      __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 80051b6:	4ba9      	ldr	r3, [pc, #676]	@ (800545c <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80051b8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80051bc:	f023 0107 	bic.w	r1, r3, #7
 80051c0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80051c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80051c6:	4aa5      	ldr	r2, [pc, #660]	@ (800545c <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80051c8:	430b      	orrs	r3, r1
 80051ca:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80051ce:	e003      	b.n	80051d8 <HAL_RCCEx_PeriphCLKConfig+0xe0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80051d0:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80051d4:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80051d8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80051dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051e0:	f002 0a02 	and.w	sl, r2, #2
 80051e4:	f04f 0b00 	mov.w	fp, #0
 80051e8:	ea5a 030b 	orrs.w	r3, sl, fp
 80051ec:	f000 8088 	beq.w	8005300 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    switch (pPeriphClkInit->Usart2ClockSelection)
 80051f0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80051f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80051f6:	2b28      	cmp	r3, #40	@ 0x28
 80051f8:	d868      	bhi.n	80052cc <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 80051fa:	a201      	add	r2, pc, #4	@ (adr r2, 8005200 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 80051fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005200:	080052d5 	.word	0x080052d5
 8005204:	080052cd 	.word	0x080052cd
 8005208:	080052cd 	.word	0x080052cd
 800520c:	080052cd 	.word	0x080052cd
 8005210:	080052cd 	.word	0x080052cd
 8005214:	080052cd 	.word	0x080052cd
 8005218:	080052cd 	.word	0x080052cd
 800521c:	080052cd 	.word	0x080052cd
 8005220:	080052a5 	.word	0x080052a5
 8005224:	080052cd 	.word	0x080052cd
 8005228:	080052cd 	.word	0x080052cd
 800522c:	080052cd 	.word	0x080052cd
 8005230:	080052cd 	.word	0x080052cd
 8005234:	080052cd 	.word	0x080052cd
 8005238:	080052cd 	.word	0x080052cd
 800523c:	080052cd 	.word	0x080052cd
 8005240:	080052b9 	.word	0x080052b9
 8005244:	080052cd 	.word	0x080052cd
 8005248:	080052cd 	.word	0x080052cd
 800524c:	080052cd 	.word	0x080052cd
 8005250:	080052cd 	.word	0x080052cd
 8005254:	080052cd 	.word	0x080052cd
 8005258:	080052cd 	.word	0x080052cd
 800525c:	080052cd 	.word	0x080052cd
 8005260:	080052d5 	.word	0x080052d5
 8005264:	080052cd 	.word	0x080052cd
 8005268:	080052cd 	.word	0x080052cd
 800526c:	080052cd 	.word	0x080052cd
 8005270:	080052cd 	.word	0x080052cd
 8005274:	080052cd 	.word	0x080052cd
 8005278:	080052cd 	.word	0x080052cd
 800527c:	080052cd 	.word	0x080052cd
 8005280:	080052d5 	.word	0x080052d5
 8005284:	080052cd 	.word	0x080052cd
 8005288:	080052cd 	.word	0x080052cd
 800528c:	080052cd 	.word	0x080052cd
 8005290:	080052cd 	.word	0x080052cd
 8005294:	080052cd 	.word	0x080052cd
 8005298:	080052cd 	.word	0x080052cd
 800529c:	080052cd 	.word	0x080052cd
 80052a0:	080052d5 	.word	0x080052d5
        /* USART2 clock source config set later after clock selection check */
        break;

      case RCC_USART2CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART2*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80052a4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80052a8:	3308      	adds	r3, #8
 80052aa:	4618      	mov	r0, r3
 80052ac:	f003 f878 	bl	80083a0 <RCCEx_PLL2_Config>
 80052b0:	4603      	mov	r3, r0
 80052b2:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART2 clock source config set later after clock selection check */
        break;
 80052b6:	e00e      	b.n	80052d6 <HAL_RCCEx_PeriphCLKConfig+0x1de>

#if defined(RCC_USART2CLKSOURCE_PLL3Q)
      case RCC_USART2CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART2*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80052b8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80052bc:	3330      	adds	r3, #48	@ 0x30
 80052be:	4618      	mov	r0, r3
 80052c0:	f003 f906 	bl	80084d0 <RCCEx_PLL3_Config>
 80052c4:	4603      	mov	r3, r0
 80052c6:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART2 clock source config set later after clock selection check */
        break;
 80052ca:	e004      	b.n	80052d6 <HAL_RCCEx_PeriphCLKConfig+0x1de>
      case RCC_USART2CLKSOURCE_LSE:      /* LSE clock is used as source of USART2 clock*/
        /* USART2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80052cc:	2301      	movs	r3, #1
 80052ce:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80052d2:	e000      	b.n	80052d6 <HAL_RCCEx_PeriphCLKConfig+0x1de>
        break;
 80052d4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80052d6:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d10c      	bne.n	80052f8 <HAL_RCCEx_PeriphCLKConfig+0x200>
    {
      /* Set the source of USART2 clock*/
      __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 80052de:	4b5f      	ldr	r3, [pc, #380]	@ (800545c <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80052e0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80052e4:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80052e8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80052ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80052ee:	4a5b      	ldr	r2, [pc, #364]	@ (800545c <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80052f0:	430b      	orrs	r3, r1
 80052f2:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80052f6:	e003      	b.n	8005300 <HAL_RCCEx_PeriphCLKConfig+0x208>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052f8:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80052fc:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005300:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005304:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005308:	f002 0304 	and.w	r3, r2, #4
 800530c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005310:	2300      	movs	r3, #0
 8005312:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005316:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800531a:	460b      	mov	r3, r1
 800531c:	4313      	orrs	r3, r2
 800531e:	d04e      	beq.n	80053be <HAL_RCCEx_PeriphCLKConfig+0x2c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    switch (pPeriphClkInit->Usart3ClockSelection)
 8005320:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005324:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005326:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800532a:	d02c      	beq.n	8005386 <HAL_RCCEx_PeriphCLKConfig+0x28e>
 800532c:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8005330:	d825      	bhi.n	800537e <HAL_RCCEx_PeriphCLKConfig+0x286>
 8005332:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005336:	d028      	beq.n	800538a <HAL_RCCEx_PeriphCLKConfig+0x292>
 8005338:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800533c:	d81f      	bhi.n	800537e <HAL_RCCEx_PeriphCLKConfig+0x286>
 800533e:	2bc0      	cmp	r3, #192	@ 0xc0
 8005340:	d025      	beq.n	800538e <HAL_RCCEx_PeriphCLKConfig+0x296>
 8005342:	2bc0      	cmp	r3, #192	@ 0xc0
 8005344:	d81b      	bhi.n	800537e <HAL_RCCEx_PeriphCLKConfig+0x286>
 8005346:	2b80      	cmp	r3, #128	@ 0x80
 8005348:	d00f      	beq.n	800536a <HAL_RCCEx_PeriphCLKConfig+0x272>
 800534a:	2b80      	cmp	r3, #128	@ 0x80
 800534c:	d817      	bhi.n	800537e <HAL_RCCEx_PeriphCLKConfig+0x286>
 800534e:	2b00      	cmp	r3, #0
 8005350:	d01f      	beq.n	8005392 <HAL_RCCEx_PeriphCLKConfig+0x29a>
 8005352:	2b40      	cmp	r3, #64	@ 0x40
 8005354:	d113      	bne.n	800537e <HAL_RCCEx_PeriphCLKConfig+0x286>
        /* USART3 clock source config set later after clock selection check */
        break;

      case RCC_USART3CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART3*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005356:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800535a:	3308      	adds	r3, #8
 800535c:	4618      	mov	r0, r3
 800535e:	f003 f81f 	bl	80083a0 <RCCEx_PLL2_Config>
 8005362:	4603      	mov	r3, r0
 8005364:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART3 clock source config set later after clock selection check */
        break;
 8005368:	e014      	b.n	8005394 <HAL_RCCEx_PeriphCLKConfig+0x29c>

#if defined(RCC_USART3CLKSOURCE_PLL3Q)
      case RCC_USART3CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART3*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800536a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800536e:	3330      	adds	r3, #48	@ 0x30
 8005370:	4618      	mov	r0, r3
 8005372:	f003 f8ad 	bl	80084d0 <RCCEx_PLL3_Config>
 8005376:	4603      	mov	r3, r0
 8005378:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART3 clock source config set later after clock selection check */
        break;
 800537c:	e00a      	b.n	8005394 <HAL_RCCEx_PeriphCLKConfig+0x29c>
      case RCC_USART3CLKSOURCE_LSE:      /* LSE clock is used as source of USART3 clock*/
        /* USART3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800537e:	2301      	movs	r3, #1
 8005380:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8005384:	e006      	b.n	8005394 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8005386:	bf00      	nop
 8005388:	e004      	b.n	8005394 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 800538a:	bf00      	nop
 800538c:	e002      	b.n	8005394 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 800538e:	bf00      	nop
 8005390:	e000      	b.n	8005394 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8005392:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005394:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8005398:	2b00      	cmp	r3, #0
 800539a:	d10c      	bne.n	80053b6 <HAL_RCCEx_PeriphCLKConfig+0x2be>
    {
      /* Set the source of USART3 clock*/
      __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 800539c:	4b2f      	ldr	r3, [pc, #188]	@ (800545c <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800539e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80053a2:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 80053a6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80053aa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80053ac:	4a2b      	ldr	r2, [pc, #172]	@ (800545c <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80053ae:	430b      	orrs	r3, r1
 80053b0:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80053b4:	e003      	b.n	80053be <HAL_RCCEx_PeriphCLKConfig+0x2c6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80053b6:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80053ba:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80053be:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80053c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053c6:	f002 0308 	and.w	r3, r2, #8
 80053ca:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80053ce:	2300      	movs	r3, #0
 80053d0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80053d4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80053d8:	460b      	mov	r3, r1
 80053da:	4313      	orrs	r3, r2
 80053dc:	d056      	beq.n	800548c <HAL_RCCEx_PeriphCLKConfig+0x394>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    switch (pPeriphClkInit->Uart4ClockSelection)
 80053de:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80053e2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80053e4:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 80053e8:	d031      	beq.n	800544e <HAL_RCCEx_PeriphCLKConfig+0x356>
 80053ea:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 80053ee:	d82a      	bhi.n	8005446 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 80053f0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80053f4:	d02d      	beq.n	8005452 <HAL_RCCEx_PeriphCLKConfig+0x35a>
 80053f6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80053fa:	d824      	bhi.n	8005446 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 80053fc:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005400:	d029      	beq.n	8005456 <HAL_RCCEx_PeriphCLKConfig+0x35e>
 8005402:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005406:	d81e      	bhi.n	8005446 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8005408:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800540c:	d011      	beq.n	8005432 <HAL_RCCEx_PeriphCLKConfig+0x33a>
 800540e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005412:	d818      	bhi.n	8005446 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8005414:	2b00      	cmp	r3, #0
 8005416:	d023      	beq.n	8005460 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8005418:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800541c:	d113      	bne.n	8005446 <HAL_RCCEx_PeriphCLKConfig+0x34e>
        /* UART4 clock source config set later after clock selection check */
        break;

      case RCC_UART4CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART4*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800541e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005422:	3308      	adds	r3, #8
 8005424:	4618      	mov	r0, r3
 8005426:	f002 ffbb 	bl	80083a0 <RCCEx_PLL2_Config>
 800542a:	4603      	mov	r3, r0
 800542c:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* UART4 clock source config set later after clock selection check */
        break;
 8005430:	e017      	b.n	8005462 <HAL_RCCEx_PeriphCLKConfig+0x36a>

      case RCC_UART4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART4*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005432:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005436:	3330      	adds	r3, #48	@ 0x30
 8005438:	4618      	mov	r0, r3
 800543a:	f003 f849 	bl	80084d0 <RCCEx_PLL3_Config>
 800543e:	4603      	mov	r3, r0
 8005440:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* UART4 clock source config set later after clock selection check */
        break;
 8005444:	e00d      	b.n	8005462 <HAL_RCCEx_PeriphCLKConfig+0x36a>
      case RCC_UART4CLKSOURCE_LSE:      /* LSE clock is used as source of UART4 clock*/
        /* UART4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005446:	2301      	movs	r3, #1
 8005448:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 800544c:	e009      	b.n	8005462 <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 800544e:	bf00      	nop
 8005450:	e007      	b.n	8005462 <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 8005452:	bf00      	nop
 8005454:	e005      	b.n	8005462 <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 8005456:	bf00      	nop
 8005458:	e003      	b.n	8005462 <HAL_RCCEx_PeriphCLKConfig+0x36a>
 800545a:	bf00      	nop
 800545c:	44020c00 	.word	0x44020c00
        break;
 8005460:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005462:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8005466:	2b00      	cmp	r3, #0
 8005468:	d10c      	bne.n	8005484 <HAL_RCCEx_PeriphCLKConfig+0x38c>
    {
      /* Set the source of UART4 clock*/
      __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 800546a:	4bb9      	ldr	r3, [pc, #740]	@ (8005750 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 800546c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005470:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 8005474:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005478:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800547a:	4ab5      	ldr	r2, [pc, #724]	@ (8005750 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 800547c:	430b      	orrs	r3, r1
 800547e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8005482:	e003      	b.n	800548c <HAL_RCCEx_PeriphCLKConfig+0x394>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005484:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8005488:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
  }
#endif /* UART4 */

#if defined(UART5)
  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800548c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005490:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005494:	f002 0310 	and.w	r3, r2, #16
 8005498:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800549c:	2300      	movs	r3, #0
 800549e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80054a2:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80054a6:	460b      	mov	r3, r1
 80054a8:	4313      	orrs	r3, r2
 80054aa:	d053      	beq.n	8005554 <HAL_RCCEx_PeriphCLKConfig+0x45c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    switch (pPeriphClkInit->Uart5ClockSelection)
 80054ac:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80054b0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80054b2:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80054b6:	d031      	beq.n	800551c <HAL_RCCEx_PeriphCLKConfig+0x424>
 80054b8:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80054bc:	d82a      	bhi.n	8005514 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 80054be:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80054c2:	d02d      	beq.n	8005520 <HAL_RCCEx_PeriphCLKConfig+0x428>
 80054c4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80054c8:	d824      	bhi.n	8005514 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 80054ca:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80054ce:	d029      	beq.n	8005524 <HAL_RCCEx_PeriphCLKConfig+0x42c>
 80054d0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80054d4:	d81e      	bhi.n	8005514 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 80054d6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80054da:	d011      	beq.n	8005500 <HAL_RCCEx_PeriphCLKConfig+0x408>
 80054dc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80054e0:	d818      	bhi.n	8005514 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d020      	beq.n	8005528 <HAL_RCCEx_PeriphCLKConfig+0x430>
 80054e6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80054ea:	d113      	bne.n	8005514 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        /* UART5 clock source config set later after clock selection check */
        break;

      case RCC_UART5CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART5*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80054ec:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80054f0:	3308      	adds	r3, #8
 80054f2:	4618      	mov	r0, r3
 80054f4:	f002 ff54 	bl	80083a0 <RCCEx_PLL2_Config>
 80054f8:	4603      	mov	r3, r0
 80054fa:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* UART5 clock source config set later after clock selection check */
        break;
 80054fe:	e014      	b.n	800552a <HAL_RCCEx_PeriphCLKConfig+0x432>

      case RCC_UART5CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART5*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005500:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005504:	3330      	adds	r3, #48	@ 0x30
 8005506:	4618      	mov	r0, r3
 8005508:	f002 ffe2 	bl	80084d0 <RCCEx_PLL3_Config>
 800550c:	4603      	mov	r3, r0
 800550e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* UART5 clock source config set later after clock selection check */
        break;
 8005512:	e00a      	b.n	800552a <HAL_RCCEx_PeriphCLKConfig+0x432>
      case RCC_UART5CLKSOURCE_LSE:      /* LSE clock is used as source of UART5 clock*/
        /* UART5 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005514:	2301      	movs	r3, #1
 8005516:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 800551a:	e006      	b.n	800552a <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 800551c:	bf00      	nop
 800551e:	e004      	b.n	800552a <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8005520:	bf00      	nop
 8005522:	e002      	b.n	800552a <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8005524:	bf00      	nop
 8005526:	e000      	b.n	800552a <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8005528:	bf00      	nop
    }

    if (ret == HAL_OK)
 800552a:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800552e:	2b00      	cmp	r3, #0
 8005530:	d10c      	bne.n	800554c <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Set the source of UART5 clock*/
      __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 8005532:	4b87      	ldr	r3, [pc, #540]	@ (8005750 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8005534:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005538:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800553c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005540:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005542:	4a83      	ldr	r2, [pc, #524]	@ (8005750 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8005544:	430b      	orrs	r3, r1
 8005546:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800554a:	e003      	b.n	8005554 <HAL_RCCEx_PeriphCLKConfig+0x45c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800554c:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8005550:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
  }
#endif /* UART5 */

#if defined(USART6)
  /*-------------------------- USART6 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8005554:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005558:	e9d3 2300 	ldrd	r2, r3, [r3]
 800555c:	f002 0320 	and.w	r3, r2, #32
 8005560:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005564:	2300      	movs	r3, #0
 8005566:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800556a:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800556e:	460b      	mov	r3, r1
 8005570:	4313      	orrs	r3, r2
 8005572:	d053      	beq.n	800561c <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(pPeriphClkInit->Usart6ClockSelection));

    switch (pPeriphClkInit->Usart6ClockSelection)
 8005574:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005578:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800557a:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 800557e:	d031      	beq.n	80055e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>
 8005580:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8005584:	d82a      	bhi.n	80055dc <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8005586:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800558a:	d02d      	beq.n	80055e8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 800558c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005590:	d824      	bhi.n	80055dc <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8005592:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8005596:	d029      	beq.n	80055ec <HAL_RCCEx_PeriphCLKConfig+0x4f4>
 8005598:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 800559c:	d81e      	bhi.n	80055dc <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 800559e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80055a2:	d011      	beq.n	80055c8 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 80055a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80055a8:	d818      	bhi.n	80055dc <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d020      	beq.n	80055f0 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
 80055ae:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80055b2:	d113      	bne.n	80055dc <HAL_RCCEx_PeriphCLKConfig+0x4e4>
        /* USART6 clock source config set later after clock selection check */
        break;

      case RCC_USART6CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART6*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80055b4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80055b8:	3308      	adds	r3, #8
 80055ba:	4618      	mov	r0, r3
 80055bc:	f002 fef0 	bl	80083a0 <RCCEx_PLL2_Config>
 80055c0:	4603      	mov	r3, r0
 80055c2:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART6 clock source config set later after clock selection check */
        break;
 80055c6:	e014      	b.n	80055f2 <HAL_RCCEx_PeriphCLKConfig+0x4fa>

      case RCC_USART6CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART6*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80055c8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80055cc:	3330      	adds	r3, #48	@ 0x30
 80055ce:	4618      	mov	r0, r3
 80055d0:	f002 ff7e 	bl	80084d0 <RCCEx_PLL3_Config>
 80055d4:	4603      	mov	r3, r0
 80055d6:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART6 clock source config set later after clock selection check */
        break;
 80055da:	e00a      	b.n	80055f2 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
      case RCC_USART6CLKSOURCE_LSE:      /* LSE clock is used as source of USART6 clock*/
        /* USART6 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80055dc:	2301      	movs	r3, #1
 80055de:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80055e2:	e006      	b.n	80055f2 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 80055e4:	bf00      	nop
 80055e6:	e004      	b.n	80055f2 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 80055e8:	bf00      	nop
 80055ea:	e002      	b.n	80055f2 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 80055ec:	bf00      	nop
 80055ee:	e000      	b.n	80055f2 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 80055f0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80055f2:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d10c      	bne.n	8005614 <HAL_RCCEx_PeriphCLKConfig+0x51c>
    {
      /* Set the source of USART6 clock*/
      __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
 80055fa:	4b55      	ldr	r3, [pc, #340]	@ (8005750 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 80055fc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005600:	f423 3160 	bic.w	r1, r3, #229376	@ 0x38000
 8005604:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005608:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800560a:	4a51      	ldr	r2, [pc, #324]	@ (8005750 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 800560c:	430b      	orrs	r3, r1
 800560e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8005612:	e003      	b.n	800561c <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005614:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8005618:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }
#endif /* UART12 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800561c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005620:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005624:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8005628:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800562c:	2300      	movs	r3, #0
 800562e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005632:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005636:	460b      	mov	r3, r1
 8005638:	4313      	orrs	r3, r2
 800563a:	d053      	beq.n	80056e4 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    switch (pPeriphClkInit->Lpuart1ClockSelection)
 800563c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005640:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005642:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8005646:	d031      	beq.n	80056ac <HAL_RCCEx_PeriphCLKConfig+0x5b4>
 8005648:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800564c:	d82a      	bhi.n	80056a4 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 800564e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005652:	d02d      	beq.n	80056b0 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
 8005654:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005658:	d824      	bhi.n	80056a4 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 800565a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800565e:	d029      	beq.n	80056b4 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8005660:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005664:	d81e      	bhi.n	80056a4 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8005666:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800566a:	d011      	beq.n	8005690 <HAL_RCCEx_PeriphCLKConfig+0x598>
 800566c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005670:	d818      	bhi.n	80056a4 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8005672:	2b00      	cmp	r3, #0
 8005674:	d020      	beq.n	80056b8 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8005676:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800567a:	d113      	bne.n	80056a4 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
        /* LPUART1 clock source config set later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for LPUART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800567c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005680:	3308      	adds	r3, #8
 8005682:	4618      	mov	r0, r3
 8005684:	f002 fe8c 	bl	80083a0 <RCCEx_PLL2_Config>
 8005688:	4603      	mov	r3, r0
 800568a:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* LPUART1 clock source config set later after clock selection check */
        break;
 800568e:	e014      	b.n	80056ba <HAL_RCCEx_PeriphCLKConfig+0x5c2>

#if defined(RCC_LPUART1CLKSOURCE_PLL3Q)
      case RCC_LPUART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for LPUART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005690:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005694:	3330      	adds	r3, #48	@ 0x30
 8005696:	4618      	mov	r0, r3
 8005698:	f002 ff1a 	bl	80084d0 <RCCEx_PLL3_Config>
 800569c:	4603      	mov	r3, r0
 800569e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* LPUART1 clock source config set later after clock selection check */
        break;
 80056a2:	e00a      	b.n	80056ba <HAL_RCCEx_PeriphCLKConfig+0x5c2>
      case RCC_LPUART1CLKSOURCE_LSE:      /* LSE clock is used as source of LPUART1 clock*/
        /* LPUART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80056a4:	2301      	movs	r3, #1
 80056a6:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80056aa:	e006      	b.n	80056ba <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 80056ac:	bf00      	nop
 80056ae:	e004      	b.n	80056ba <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 80056b0:	bf00      	nop
 80056b2:	e002      	b.n	80056ba <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 80056b4:	bf00      	nop
 80056b6:	e000      	b.n	80056ba <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 80056b8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80056ba:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d10c      	bne.n	80056dc <HAL_RCCEx_PeriphCLKConfig+0x5e4>
    {
      /* Set the source of LPUART1 clock*/
      __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 80056c2:	4b23      	ldr	r3, [pc, #140]	@ (8005750 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 80056c4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80056c8:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80056cc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80056d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80056d2:	4a1f      	ldr	r2, [pc, #124]	@ (8005750 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 80056d4:	430b      	orrs	r3, r1
 80056d6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80056da:	e003      	b.n	80056e4 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80056dc:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80056e0:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80056e4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80056e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056ec:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80056f0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80056f4:	2300      	movs	r3, #0
 80056f6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80056fa:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80056fe:	460b      	mov	r3, r1
 8005700:	4313      	orrs	r3, r2
 8005702:	d03d      	beq.n	8005780 <HAL_RCCEx_PeriphCLKConfig+0x688>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    switch (pPeriphClkInit->I2c1ClockSelection)
 8005704:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005708:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800570a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800570e:	d01b      	beq.n	8005748 <HAL_RCCEx_PeriphCLKConfig+0x650>
 8005710:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005714:	d814      	bhi.n	8005740 <HAL_RCCEx_PeriphCLKConfig+0x648>
 8005716:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800571a:	d017      	beq.n	800574c <HAL_RCCEx_PeriphCLKConfig+0x654>
 800571c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005720:	d80e      	bhi.n	8005740 <HAL_RCCEx_PeriphCLKConfig+0x648>
 8005722:	2b00      	cmp	r3, #0
 8005724:	d016      	beq.n	8005754 <HAL_RCCEx_PeriphCLKConfig+0x65c>
 8005726:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800572a:	d109      	bne.n	8005740 <HAL_RCCEx_PeriphCLKConfig+0x648>
        break;

#if defined(RCC_I2C1CLKSOURCE_PLL3R)
      case RCC_I2C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800572c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005730:	3330      	adds	r3, #48	@ 0x30
 8005732:	4618      	mov	r0, r3
 8005734:	f002 fecc 	bl	80084d0 <RCCEx_PLL3_Config>
 8005738:	4603      	mov	r3, r0
 800573a:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
      case RCC_I2C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I2C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C1CLKSOURCE_PLL3R */
        /* I2C1 clock source config set later after clock selection check */
        break;
 800573e:	e00a      	b.n	8005756 <HAL_RCCEx_PeriphCLKConfig+0x65e>
      case RCC_I2C1CLKSOURCE_CSI:      /* CSI clock is used as source of I2C1 clock*/
        /* I2C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005740:	2301      	movs	r3, #1
 8005742:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8005746:	e006      	b.n	8005756 <HAL_RCCEx_PeriphCLKConfig+0x65e>
        break;
 8005748:	bf00      	nop
 800574a:	e004      	b.n	8005756 <HAL_RCCEx_PeriphCLKConfig+0x65e>
        break;
 800574c:	bf00      	nop
 800574e:	e002      	b.n	8005756 <HAL_RCCEx_PeriphCLKConfig+0x65e>
 8005750:	44020c00 	.word	0x44020c00
        break;
 8005754:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005756:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800575a:	2b00      	cmp	r3, #0
 800575c:	d10c      	bne.n	8005778 <HAL_RCCEx_PeriphCLKConfig+0x680>
    {
      /* Set the source of I2C1 clock*/
      __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 800575e:	4b99      	ldr	r3, [pc, #612]	@ (80059c4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8005760:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005764:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8005768:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800576c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800576e:	4a95      	ldr	r2, [pc, #596]	@ (80059c4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8005770:	430b      	orrs	r3, r1
 8005772:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8005776:	e003      	b.n	8005780 <HAL_RCCEx_PeriphCLKConfig+0x688>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005778:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800577c:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005780:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005784:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005788:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800578c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005790:	2300      	movs	r3, #0
 8005792:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005796:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800579a:	460b      	mov	r3, r1
 800579c:	4313      	orrs	r3, r2
 800579e:	d03b      	beq.n	8005818 <HAL_RCCEx_PeriphCLKConfig+0x720>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    switch (pPeriphClkInit->I2c2ClockSelection)
 80057a0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80057a4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80057a6:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80057aa:	d01b      	beq.n	80057e4 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
 80057ac:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80057b0:	d814      	bhi.n	80057dc <HAL_RCCEx_PeriphCLKConfig+0x6e4>
 80057b2:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80057b6:	d017      	beq.n	80057e8 <HAL_RCCEx_PeriphCLKConfig+0x6f0>
 80057b8:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80057bc:	d80e      	bhi.n	80057dc <HAL_RCCEx_PeriphCLKConfig+0x6e4>
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d014      	beq.n	80057ec <HAL_RCCEx_PeriphCLKConfig+0x6f4>
 80057c2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80057c6:	d109      	bne.n	80057dc <HAL_RCCEx_PeriphCLKConfig+0x6e4>
        break;

#if defined(RCC_I2C2CLKSOURCE_PLL3R)
      case RCC_I2C2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C2*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80057c8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80057cc:	3330      	adds	r3, #48	@ 0x30
 80057ce:	4618      	mov	r0, r3
 80057d0:	f002 fe7e 	bl	80084d0 <RCCEx_PLL3_Config>
 80057d4:	4603      	mov	r3, r0
 80057d6:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
      case RCC_I2C2CLKSOURCE_PLL2R:  /* PLL32 is used as clock source for I2C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C2CLKSOURCE_PLL3R */
        /* I2C2 clock source config set later after clock selection check */
        break;
 80057da:	e008      	b.n	80057ee <HAL_RCCEx_PeriphCLKConfig+0x6f6>
      case RCC_I2C2CLKSOURCE_CSI:      /* CSI clock is used as source of I2C2 clock*/
        /* I2C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80057dc:	2301      	movs	r3, #1
 80057de:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80057e2:	e004      	b.n	80057ee <HAL_RCCEx_PeriphCLKConfig+0x6f6>
        break;
 80057e4:	bf00      	nop
 80057e6:	e002      	b.n	80057ee <HAL_RCCEx_PeriphCLKConfig+0x6f6>
        break;
 80057e8:	bf00      	nop
 80057ea:	e000      	b.n	80057ee <HAL_RCCEx_PeriphCLKConfig+0x6f6>
        break;
 80057ec:	bf00      	nop
    }

    if (ret == HAL_OK)
 80057ee:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d10c      	bne.n	8005810 <HAL_RCCEx_PeriphCLKConfig+0x718>
    {
      /* Set the source of I2C2 clock*/
      __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 80057f6:	4b73      	ldr	r3, [pc, #460]	@ (80059c4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80057f8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80057fc:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 8005800:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005804:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005806:	4a6f      	ldr	r2, [pc, #444]	@ (80059c4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8005808:	430b      	orrs	r3, r1
 800580a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800580e:	e003      	b.n	8005818 <HAL_RCCEx_PeriphCLKConfig+0x720>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005810:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8005814:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005818:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800581c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005820:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8005824:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005828:	2300      	movs	r3, #0
 800582a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800582e:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8005832:	460b      	mov	r3, r1
 8005834:	4313      	orrs	r3, r2
 8005836:	d03d      	beq.n	80058b4 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    switch (pPeriphClkInit->I2c3ClockSelection)
 8005838:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800583c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005840:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005844:	d01b      	beq.n	800587e <HAL_RCCEx_PeriphCLKConfig+0x786>
 8005846:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800584a:	d814      	bhi.n	8005876 <HAL_RCCEx_PeriphCLKConfig+0x77e>
 800584c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005850:	d017      	beq.n	8005882 <HAL_RCCEx_PeriphCLKConfig+0x78a>
 8005852:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005856:	d80e      	bhi.n	8005876 <HAL_RCCEx_PeriphCLKConfig+0x77e>
 8005858:	2b00      	cmp	r3, #0
 800585a:	d014      	beq.n	8005886 <HAL_RCCEx_PeriphCLKConfig+0x78e>
 800585c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005860:	d109      	bne.n	8005876 <HAL_RCCEx_PeriphCLKConfig+0x77e>
        /* I2C3 clock source config set later after clock selection check */
        break;

      case RCC_I2C3CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C3*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005862:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005866:	3330      	adds	r3, #48	@ 0x30
 8005868:	4618      	mov	r0, r3
 800586a:	f002 fe31 	bl	80084d0 <RCCEx_PLL3_Config>
 800586e:	4603      	mov	r3, r0
 8005870:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* I2C3 clock source config set later after clock selection check */
        break;
 8005874:	e008      	b.n	8005888 <HAL_RCCEx_PeriphCLKConfig+0x790>
      case RCC_I2C3CLKSOURCE_CSI:      /* CSI clock is used as source of I2C3 clock*/
        /* I2C3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005876:	2301      	movs	r3, #1
 8005878:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 800587c:	e004      	b.n	8005888 <HAL_RCCEx_PeriphCLKConfig+0x790>
        break;
 800587e:	bf00      	nop
 8005880:	e002      	b.n	8005888 <HAL_RCCEx_PeriphCLKConfig+0x790>
        break;
 8005882:	bf00      	nop
 8005884:	e000      	b.n	8005888 <HAL_RCCEx_PeriphCLKConfig+0x790>
        break;
 8005886:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005888:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800588c:	2b00      	cmp	r3, #0
 800588e:	d10d      	bne.n	80058ac <HAL_RCCEx_PeriphCLKConfig+0x7b4>
    {
      /* Set the source of I2C3 clock*/
      __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 8005890:	4b4c      	ldr	r3, [pc, #304]	@ (80059c4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8005892:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005896:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800589a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800589e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80058a2:	4a48      	ldr	r2, [pc, #288]	@ (80059c4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80058a4:	430b      	orrs	r3, r1
 80058a6:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80058aa:	e003      	b.n	80058b4 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80058ac:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80058b0:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }
#endif /* I2C4 */

  /*-------------------------- I3C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
 80058b4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80058b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058bc:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80058c0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80058c4:	2300      	movs	r3, #0
 80058c6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80058ca:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80058ce:	460b      	mov	r3, r1
 80058d0:	4313      	orrs	r3, r2
 80058d2:	d035      	beq.n	8005940 <HAL_RCCEx_PeriphCLKConfig+0x848>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C1CLKSOURCE(pPeriphClkInit->I3c1ClockSelection));

    switch (pPeriphClkInit->I3c1ClockSelection)
 80058d4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80058d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80058dc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80058e0:	d015      	beq.n	800590e <HAL_RCCEx_PeriphCLKConfig+0x816>
 80058e2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80058e6:	d80e      	bhi.n	8005906 <HAL_RCCEx_PeriphCLKConfig+0x80e>
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d012      	beq.n	8005912 <HAL_RCCEx_PeriphCLKConfig+0x81a>
 80058ec:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80058f0:	d109      	bne.n	8005906 <HAL_RCCEx_PeriphCLKConfig+0x80e>
        break;

#if defined(RCC_I3C1CLKSOURCE_PLL3R)
      case RCC_I3C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I3C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80058f2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80058f6:	3330      	adds	r3, #48	@ 0x30
 80058f8:	4618      	mov	r0, r3
 80058fa:	f002 fde9 	bl	80084d0 <RCCEx_PLL3_Config>
 80058fe:	4603      	mov	r3, r0
 8005900:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
      case RCC_I3C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I3C1CLKSOURCE_PLL3R */
        /* I3C1 clock source config set later after clock selection check */
        break;
 8005904:	e006      	b.n	8005914 <HAL_RCCEx_PeriphCLKConfig+0x81c>
      case RCC_I3C1CLKSOURCE_HSI:      /* HSI clock is used as source of I3C1 clock*/
        /* I3C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005906:	2301      	movs	r3, #1
 8005908:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 800590c:	e002      	b.n	8005914 <HAL_RCCEx_PeriphCLKConfig+0x81c>
        break;
 800590e:	bf00      	nop
 8005910:	e000      	b.n	8005914 <HAL_RCCEx_PeriphCLKConfig+0x81c>
        break;
 8005912:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005914:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8005918:	2b00      	cmp	r3, #0
 800591a:	d10d      	bne.n	8005938 <HAL_RCCEx_PeriphCLKConfig+0x840>
    {
      /* Set the source of I3C1 clock*/
      __HAL_RCC_I3C1_CONFIG(pPeriphClkInit->I3c1ClockSelection);
 800591c:	4b29      	ldr	r3, [pc, #164]	@ (80059c4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800591e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005922:	f023 7140 	bic.w	r1, r3, #50331648	@ 0x3000000
 8005926:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800592a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800592e:	4a25      	ldr	r2, [pc, #148]	@ (80059c4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8005930:	430b      	orrs	r3, r1
 8005932:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8005936:	e003      	b.n	8005940 <HAL_RCCEx_PeriphCLKConfig+0x848>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005938:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800593c:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

#if defined (I3C2)
  /*-------------------------- I3C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C2) == RCC_PERIPHCLK_I3C2)
 8005940:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005944:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005948:	2100      	movs	r1, #0
 800594a:	f8c7 1080 	str.w	r1, [r7, #128]	@ 0x80
 800594e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005952:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005956:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800595a:	460b      	mov	r3, r1
 800595c:	4313      	orrs	r3, r2
 800595e:	d037      	beq.n	80059d0 <HAL_RCCEx_PeriphCLKConfig+0x8d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C2CLKSOURCE(pPeriphClkInit->I3c2ClockSelection));

    switch (pPeriphClkInit->I3c2ClockSelection)
 8005960:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005964:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005968:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800596c:	d015      	beq.n	800599a <HAL_RCCEx_PeriphCLKConfig+0x8a2>
 800596e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005972:	d80e      	bhi.n	8005992 <HAL_RCCEx_PeriphCLKConfig+0x89a>
 8005974:	2b00      	cmp	r3, #0
 8005976:	d012      	beq.n	800599e <HAL_RCCEx_PeriphCLKConfig+0x8a6>
 8005978:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800597c:	d109      	bne.n	8005992 <HAL_RCCEx_PeriphCLKConfig+0x89a>
        break;

#if defined(RCC_I3C2CLKSOURCE_PLL3R)
      case RCC_I3C2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I3C2*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800597e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005982:	3330      	adds	r3, #48	@ 0x30
 8005984:	4618      	mov	r0, r3
 8005986:	f002 fda3 	bl	80084d0 <RCCEx_PLL3_Config>
 800598a:	4603      	mov	r3, r0
 800598c:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
      case RCC_I3C2CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I3C2CLKSOURCE_PLL3R */
        /* I3C2 clock source config set later after clock selection check */
        break;
 8005990:	e006      	b.n	80059a0 <HAL_RCCEx_PeriphCLKConfig+0x8a8>
      case RCC_I3C2CLKSOURCE_HSI:      /* HSI clock is used as source of I3C2 clock*/
        /* I3C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005992:	2301      	movs	r3, #1
 8005994:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8005998:	e002      	b.n	80059a0 <HAL_RCCEx_PeriphCLKConfig+0x8a8>
        break;
 800599a:	bf00      	nop
 800599c:	e000      	b.n	80059a0 <HAL_RCCEx_PeriphCLKConfig+0x8a8>
        break;
 800599e:	bf00      	nop
    }
    if (ret == HAL_OK)
 80059a0:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d10f      	bne.n	80059c8 <HAL_RCCEx_PeriphCLKConfig+0x8d0>
    {
      /* Set the source of I3C2 clock*/
      __HAL_RCC_I3C2_CONFIG(pPeriphClkInit->I3c2ClockSelection);
 80059a8:	4b06      	ldr	r3, [pc, #24]	@ (80059c4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80059aa:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80059ae:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80059b2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80059b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80059ba:	4a02      	ldr	r2, [pc, #8]	@ (80059c4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80059bc:	430b      	orrs	r3, r1
 80059be:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80059c2:	e005      	b.n	80059d0 <HAL_RCCEx_PeriphCLKConfig+0x8d8>
 80059c4:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 80059c8:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80059cc:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }
#endif /* I3C2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80059d0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80059d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059d8:	2100      	movs	r1, #0
 80059da:	67b9      	str	r1, [r7, #120]	@ 0x78
 80059dc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80059e0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80059e2:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80059e6:	460b      	mov	r3, r1
 80059e8:	4313      	orrs	r3, r2
 80059ea:	d00e      	beq.n	8005a0a <HAL_RCCEx_PeriphCLKConfig+0x912>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(pPeriphClkInit->TimPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(pPeriphClkInit->TimPresSelection);
 80059ec:	4bb8      	ldr	r3, [pc, #736]	@ (8005cd0 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 80059ee:	69db      	ldr	r3, [r3, #28]
 80059f0:	4ab7      	ldr	r2, [pc, #732]	@ (8005cd0 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 80059f2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80059f6:	61d3      	str	r3, [r2, #28]
 80059f8:	4bb5      	ldr	r3, [pc, #724]	@ (8005cd0 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 80059fa:	69d9      	ldr	r1, [r3, #28]
 80059fc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005a00:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8005a04:	4ab2      	ldr	r2, [pc, #712]	@ (8005cd0 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8005a06:	430b      	orrs	r3, r1
 8005a08:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005a0a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005a0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a12:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8005a16:	673b      	str	r3, [r7, #112]	@ 0x70
 8005a18:	2300      	movs	r3, #0
 8005a1a:	677b      	str	r3, [r7, #116]	@ 0x74
 8005a1c:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8005a20:	460b      	mov	r3, r1
 8005a22:	4313      	orrs	r3, r2
 8005a24:	d055      	beq.n	8005ad2 <HAL_RCCEx_PeriphCLKConfig+0x9da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));

    switch (pPeriphClkInit->Lptim1ClockSelection)
 8005a26:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005a2a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005a2e:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8005a32:	d031      	beq.n	8005a98 <HAL_RCCEx_PeriphCLKConfig+0x9a0>
 8005a34:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8005a38:	d82a      	bhi.n	8005a90 <HAL_RCCEx_PeriphCLKConfig+0x998>
 8005a3a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005a3e:	d02d      	beq.n	8005a9c <HAL_RCCEx_PeriphCLKConfig+0x9a4>
 8005a40:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005a44:	d824      	bhi.n	8005a90 <HAL_RCCEx_PeriphCLKConfig+0x998>
 8005a46:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005a4a:	d029      	beq.n	8005aa0 <HAL_RCCEx_PeriphCLKConfig+0x9a8>
 8005a4c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005a50:	d81e      	bhi.n	8005a90 <HAL_RCCEx_PeriphCLKConfig+0x998>
 8005a52:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005a56:	d011      	beq.n	8005a7c <HAL_RCCEx_PeriphCLKConfig+0x984>
 8005a58:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005a5c:	d818      	bhi.n	8005a90 <HAL_RCCEx_PeriphCLKConfig+0x998>
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d020      	beq.n	8005aa4 <HAL_RCCEx_PeriphCLKConfig+0x9ac>
 8005a62:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005a66:	d113      	bne.n	8005a90 <HAL_RCCEx_PeriphCLKConfig+0x998>
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005a68:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005a6c:	3308      	adds	r3, #8
 8005a6e:	4618      	mov	r0, r3
 8005a70:	f002 fc96 	bl	80083a0 <RCCEx_PLL2_Config>
 8005a74:	4603      	mov	r3, r0
 8005a76:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 8005a7a:	e014      	b.n	8005aa6 <HAL_RCCEx_PeriphCLKConfig+0x9ae>

#if defined(RCC_LPTIM1CLKSOURCE_PLL3R)
      case RCC_LPTIM1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM1*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005a7c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005a80:	3330      	adds	r3, #48	@ 0x30
 8005a82:	4618      	mov	r0, r3
 8005a84:	f002 fd24 	bl	80084d0 <RCCEx_PLL3_Config>
 8005a88:	4603      	mov	r3, r0
 8005a8a:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 8005a8e:	e00a      	b.n	8005aa6 <HAL_RCCEx_PeriphCLKConfig+0x9ae>
      case RCC_LPTIM1CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM1 clock*/
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005a90:	2301      	movs	r3, #1
 8005a92:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8005a96:	e006      	b.n	8005aa6 <HAL_RCCEx_PeriphCLKConfig+0x9ae>
        break;
 8005a98:	bf00      	nop
 8005a9a:	e004      	b.n	8005aa6 <HAL_RCCEx_PeriphCLKConfig+0x9ae>
        break;
 8005a9c:	bf00      	nop
 8005a9e:	e002      	b.n	8005aa6 <HAL_RCCEx_PeriphCLKConfig+0x9ae>
        break;
 8005aa0:	bf00      	nop
 8005aa2:	e000      	b.n	8005aa6 <HAL_RCCEx_PeriphCLKConfig+0x9ae>
        break;
 8005aa4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005aa6:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d10d      	bne.n	8005aca <HAL_RCCEx_PeriphCLKConfig+0x9d2>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 8005aae:	4b88      	ldr	r3, [pc, #544]	@ (8005cd0 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8005ab0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8005ab4:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8005ab8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005abc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005ac0:	4a83      	ldr	r2, [pc, #524]	@ (8005cd0 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8005ac2:	430b      	orrs	r3, r1
 8005ac4:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8005ac8:	e003      	b.n	8005ad2 <HAL_RCCEx_PeriphCLKConfig+0x9da>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005aca:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8005ace:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- LPTIM2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8005ad2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005ad6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ada:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8005ade:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005ae0:	2300      	movs	r3, #0
 8005ae2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005ae4:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8005ae8:	460b      	mov	r3, r1
 8005aea:	4313      	orrs	r3, r2
 8005aec:	d055      	beq.n	8005b9a <HAL_RCCEx_PeriphCLKConfig+0xaa2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));

    switch (pPeriphClkInit->Lptim2ClockSelection)
 8005aee:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005af2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005af6:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8005afa:	d031      	beq.n	8005b60 <HAL_RCCEx_PeriphCLKConfig+0xa68>
 8005afc:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8005b00:	d82a      	bhi.n	8005b58 <HAL_RCCEx_PeriphCLKConfig+0xa60>
 8005b02:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005b06:	d02d      	beq.n	8005b64 <HAL_RCCEx_PeriphCLKConfig+0xa6c>
 8005b08:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005b0c:	d824      	bhi.n	8005b58 <HAL_RCCEx_PeriphCLKConfig+0xa60>
 8005b0e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005b12:	d029      	beq.n	8005b68 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8005b14:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005b18:	d81e      	bhi.n	8005b58 <HAL_RCCEx_PeriphCLKConfig+0xa60>
 8005b1a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005b1e:	d011      	beq.n	8005b44 <HAL_RCCEx_PeriphCLKConfig+0xa4c>
 8005b20:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005b24:	d818      	bhi.n	8005b58 <HAL_RCCEx_PeriphCLKConfig+0xa60>
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d020      	beq.n	8005b6c <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8005b2a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005b2e:	d113      	bne.n	8005b58 <HAL_RCCEx_PeriphCLKConfig+0xa60>
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005b30:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005b34:	3308      	adds	r3, #8
 8005b36:	4618      	mov	r0, r3
 8005b38:	f002 fc32 	bl	80083a0 <RCCEx_PLL2_Config>
 8005b3c:	4603      	mov	r3, r0
 8005b3e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 8005b42:	e014      	b.n	8005b6e <HAL_RCCEx_PeriphCLKConfig+0xa76>

#if defined(RCC_LPTIM2CLKSOURCE_PLL3R)
      case RCC_LPTIM2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM2*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005b44:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005b48:	3330      	adds	r3, #48	@ 0x30
 8005b4a:	4618      	mov	r0, r3
 8005b4c:	f002 fcc0 	bl	80084d0 <RCCEx_PLL3_Config>
 8005b50:	4603      	mov	r3, r0
 8005b52:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 8005b56:	e00a      	b.n	8005b6e <HAL_RCCEx_PeriphCLKConfig+0xa76>
      case RCC_LPTIM2CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM2 clock*/
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005b58:	2301      	movs	r3, #1
 8005b5a:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8005b5e:	e006      	b.n	8005b6e <HAL_RCCEx_PeriphCLKConfig+0xa76>
        break;
 8005b60:	bf00      	nop
 8005b62:	e004      	b.n	8005b6e <HAL_RCCEx_PeriphCLKConfig+0xa76>
        break;
 8005b64:	bf00      	nop
 8005b66:	e002      	b.n	8005b6e <HAL_RCCEx_PeriphCLKConfig+0xa76>
        break;
 8005b68:	bf00      	nop
 8005b6a:	e000      	b.n	8005b6e <HAL_RCCEx_PeriphCLKConfig+0xa76>
        break;
 8005b6c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005b6e:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d10d      	bne.n	8005b92 <HAL_RCCEx_PeriphCLKConfig+0xa9a>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 8005b76:	4b56      	ldr	r3, [pc, #344]	@ (8005cd0 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8005b78:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8005b7c:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8005b80:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005b84:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b88:	4a51      	ldr	r2, [pc, #324]	@ (8005cd0 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8005b8a:	430b      	orrs	r3, r1
 8005b8c:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8005b90:	e003      	b.n	8005b9a <HAL_RCCEx_PeriphCLKConfig+0xaa2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b92:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8005b96:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }
#endif /* SAI2*/

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 8005b9a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005b9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ba2:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8005ba6:	663b      	str	r3, [r7, #96]	@ 0x60
 8005ba8:	2300      	movs	r3, #0
 8005baa:	667b      	str	r3, [r7, #100]	@ 0x64
 8005bac:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8005bb0:	460b      	mov	r3, r1
 8005bb2:	4313      	orrs	r3, r2
 8005bb4:	d032      	beq.n	8005c1c <HAL_RCCEx_PeriphCLKConfig+0xb24>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 8005bb6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005bba:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005bbe:	2b05      	cmp	r3, #5
 8005bc0:	d80f      	bhi.n	8005be2 <HAL_RCCEx_PeriphCLKConfig+0xaea>
 8005bc2:	2b03      	cmp	r3, #3
 8005bc4:	d211      	bcs.n	8005bea <HAL_RCCEx_PeriphCLKConfig+0xaf2>
 8005bc6:	2b01      	cmp	r3, #1
 8005bc8:	d911      	bls.n	8005bee <HAL_RCCEx_PeriphCLKConfig+0xaf6>
 8005bca:	2b02      	cmp	r3, #2
 8005bcc:	d109      	bne.n	8005be2 <HAL_RCCEx_PeriphCLKConfig+0xaea>
        /* ADCDAC clock source config set later after clock selection check */
        break;

      case RCC_ADCDACCLKSOURCE_PLL2R:
        /* PLL2 input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005bce:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005bd2:	3308      	adds	r3, #8
 8005bd4:	4618      	mov	r0, r3
 8005bd6:	f002 fbe3 	bl	80083a0 <RCCEx_PLL2_Config>
 8005bda:	4603      	mov	r3, r0
 8005bdc:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8005be0:	e006      	b.n	8005bf0 <HAL_RCCEx_PeriphCLKConfig+0xaf8>
        /* ADCDAC clock source configuration done later after clock selection check */
        break;


      default:
        ret = HAL_ERROR;
 8005be2:	2301      	movs	r3, #1
 8005be4:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8005be8:	e002      	b.n	8005bf0 <HAL_RCCEx_PeriphCLKConfig+0xaf8>
        break;
 8005bea:	bf00      	nop
 8005bec:	e000      	b.n	8005bf0 <HAL_RCCEx_PeriphCLKConfig+0xaf8>
        break;
 8005bee:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005bf0:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d10d      	bne.n	8005c14 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
    {
      /* Configure the ADCDAC interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8005bf8:	4b35      	ldr	r3, [pc, #212]	@ (8005cd0 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8005bfa:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005bfe:	f023 0107 	bic.w	r1, r3, #7
 8005c02:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005c06:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005c0a:	4a31      	ldr	r2, [pc, #196]	@ (8005cd0 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8005c0c:	430b      	orrs	r3, r1
 8005c0e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8005c12:	e003      	b.n	8005c1c <HAL_RCCEx_PeriphCLKConfig+0xb24>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c14:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8005c18:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }

  }

  /*-------------------------- DAC low-power clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC_LP) == RCC_PERIPHCLK_DAC_LP)
 8005c1c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005c20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c24:	2100      	movs	r1, #0
 8005c26:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005c28:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005c2c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005c2e:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8005c32:	460b      	mov	r3, r1
 8005c34:	4313      	orrs	r3, r2
 8005c36:	d024      	beq.n	8005c82 <HAL_RCCEx_PeriphCLKConfig+0xb8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DACLPCLKSOURCE(pPeriphClkInit->DacLowPowerClockSelection));

    switch (pPeriphClkInit->DacLowPowerClockSelection)
 8005c38:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005c3c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d005      	beq.n	8005c50 <HAL_RCCEx_PeriphCLKConfig+0xb58>
 8005c44:	2b08      	cmp	r3, #8
 8005c46:	d005      	beq.n	8005c54 <HAL_RCCEx_PeriphCLKConfig+0xb5c>
        /* LSI is used as clock source for DAC low-power clock */
        /* DAC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005c48:	2301      	movs	r3, #1
 8005c4a:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8005c4e:	e002      	b.n	8005c56 <HAL_RCCEx_PeriphCLKConfig+0xb5e>
        break;
 8005c50:	bf00      	nop
 8005c52:	e000      	b.n	8005c56 <HAL_RCCEx_PeriphCLKConfig+0xb5e>
        break;
 8005c54:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005c56:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d10d      	bne.n	8005c7a <HAL_RCCEx_PeriphCLKConfig+0xb82>
    {
      /* Configure the DAC low-power interface clock source */
      __HAL_RCC_DAC_LP_CONFIG(pPeriphClkInit->DacLowPowerClockSelection);
 8005c5e:	4b1c      	ldr	r3, [pc, #112]	@ (8005cd0 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8005c60:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005c64:	f023 0108 	bic.w	r1, r3, #8
 8005c68:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005c6c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005c70:	4a17      	ldr	r2, [pc, #92]	@ (8005cd0 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8005c72:	430b      	orrs	r3, r1
 8005c74:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8005c78:	e003      	b.n	8005c82 <HAL_RCCEx_PeriphCLKConfig+0xb8a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c7a:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8005c7e:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }

  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005c82:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005c86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c8a:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8005c8e:	653b      	str	r3, [r7, #80]	@ 0x50
 8005c90:	2300      	movs	r3, #0
 8005c92:	657b      	str	r3, [r7, #84]	@ 0x54
 8005c94:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8005c98:	460b      	mov	r3, r1
 8005c9a:	4313      	orrs	r3, r2
 8005c9c:	f000 80b9 	beq.w	8005e12 <HAL_RCCEx_PeriphCLKConfig+0xd1a>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8005ca0:	4b0c      	ldr	r3, [pc, #48]	@ (8005cd4 <HAL_RCCEx_PeriphCLKConfig+0xbdc>)
 8005ca2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ca4:	4a0b      	ldr	r2, [pc, #44]	@ (8005cd4 <HAL_RCCEx_PeriphCLKConfig+0xbdc>)
 8005ca6:	f043 0301 	orr.w	r3, r3, #1
 8005caa:	6253      	str	r3, [r2, #36]	@ 0x24

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005cac:	f7fc fb62 	bl	8002374 <HAL_GetTick>
 8005cb0:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc

    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8005cb4:	e010      	b.n	8005cd8 <HAL_RCCEx_PeriphCLKConfig+0xbe0>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005cb6:	f7fc fb5d 	bl	8002374 <HAL_GetTick>
 8005cba:	4602      	mov	r2, r0
 8005cbc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005cc0:	1ad3      	subs	r3, r2, r3
 8005cc2:	2b02      	cmp	r3, #2
 8005cc4:	d908      	bls.n	8005cd8 <HAL_RCCEx_PeriphCLKConfig+0xbe0>
      {
        ret = HAL_TIMEOUT;
 8005cc6:	2303      	movs	r3, #3
 8005cc8:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8005ccc:	e00a      	b.n	8005ce4 <HAL_RCCEx_PeriphCLKConfig+0xbec>
 8005cce:	bf00      	nop
 8005cd0:	44020c00 	.word	0x44020c00
 8005cd4:	44020800 	.word	0x44020800
    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8005cd8:	4bba      	ldr	r3, [pc, #744]	@ (8005fc4 <HAL_RCCEx_PeriphCLKConfig+0xecc>)
 8005cda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cdc:	f003 0301 	and.w	r3, r3, #1
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d0e8      	beq.n	8005cb6 <HAL_RCCEx_PeriphCLKConfig+0xbbe>
      }
    }

    if (ret == HAL_OK)
 8005ce4:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	f040 808e 	bne.w	8005e0a <HAL_RCCEx_PeriphCLKConfig+0xd12>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005cee:	4bb6      	ldr	r3, [pc, #728]	@ (8005fc8 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8005cf0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005cf4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005cf8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8005cfc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d023      	beq.n	8005d4c <HAL_RCCEx_PeriphCLKConfig+0xc54>
 8005d04:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005d08:	f8d3 20bc 	ldr.w	r2, [r3, #188]	@ 0xbc
 8005d0c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005d10:	4293      	cmp	r3, r2
 8005d12:	d01b      	beq.n	8005d4c <HAL_RCCEx_PeriphCLKConfig+0xc54>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005d14:	4bac      	ldr	r3, [pc, #688]	@ (8005fc8 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8005d16:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005d1a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005d1e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005d22:	4ba9      	ldr	r3, [pc, #676]	@ (8005fc8 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8005d24:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005d28:	4aa7      	ldr	r2, [pc, #668]	@ (8005fc8 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8005d2a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005d2e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005d32:	4ba5      	ldr	r3, [pc, #660]	@ (8005fc8 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8005d34:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005d38:	4aa3      	ldr	r2, [pc, #652]	@ (8005fc8 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8005d3a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005d3e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005d42:	4aa1      	ldr	r2, [pc, #644]	@ (8005fc8 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8005d44:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005d48:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005d4c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005d50:	f003 0301 	and.w	r3, r3, #1
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d019      	beq.n	8005d8c <HAL_RCCEx_PeriphCLKConfig+0xc94>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d58:	f7fc fb0c 	bl	8002374 <HAL_GetTick>
 8005d5c:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005d60:	e00d      	b.n	8005d7e <HAL_RCCEx_PeriphCLKConfig+0xc86>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005d62:	f7fc fb07 	bl	8002374 <HAL_GetTick>
 8005d66:	4602      	mov	r2, r0
 8005d68:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005d6c:	1ad2      	subs	r2, r2, r3
 8005d6e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8005d72:	429a      	cmp	r2, r3
 8005d74:	d903      	bls.n	8005d7e <HAL_RCCEx_PeriphCLKConfig+0xc86>
          {
            ret = HAL_TIMEOUT;
 8005d76:	2303      	movs	r3, #3
 8005d78:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
            break;
 8005d7c:	e006      	b.n	8005d8c <HAL_RCCEx_PeriphCLKConfig+0xc94>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005d7e:	4b92      	ldr	r3, [pc, #584]	@ (8005fc8 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8005d80:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005d84:	f003 0302 	and.w	r3, r3, #2
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d0ea      	beq.n	8005d62 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
          }
        }
      }

      if (ret == HAL_OK)
 8005d8c:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d135      	bne.n	8005e00 <HAL_RCCEx_PeriphCLKConfig+0xd08>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8005d94:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005d98:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8005d9c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005da0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005da4:	d110      	bne.n	8005dc8 <HAL_RCCEx_PeriphCLKConfig+0xcd0>
 8005da6:	4b88      	ldr	r3, [pc, #544]	@ (8005fc8 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8005da8:	69db      	ldr	r3, [r3, #28]
 8005daa:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8005dae:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005db2:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8005db6:	091b      	lsrs	r3, r3, #4
 8005db8:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8005dbc:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8005dc0:	4a81      	ldr	r2, [pc, #516]	@ (8005fc8 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8005dc2:	430b      	orrs	r3, r1
 8005dc4:	61d3      	str	r3, [r2, #28]
 8005dc6:	e005      	b.n	8005dd4 <HAL_RCCEx_PeriphCLKConfig+0xcdc>
 8005dc8:	4b7f      	ldr	r3, [pc, #508]	@ (8005fc8 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8005dca:	69db      	ldr	r3, [r3, #28]
 8005dcc:	4a7e      	ldr	r2, [pc, #504]	@ (8005fc8 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8005dce:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005dd2:	61d3      	str	r3, [r2, #28]
 8005dd4:	4b7c      	ldr	r3, [pc, #496]	@ (8005fc8 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8005dd6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005dda:	4a7b      	ldr	r2, [pc, #492]	@ (8005fc8 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8005ddc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005de0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005de4:	4b78      	ldr	r3, [pc, #480]	@ (8005fc8 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8005de6:	f8d3 10f0 	ldr.w	r1, [r3, #240]	@ 0xf0
 8005dea:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005dee:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8005df2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005df6:	4a74      	ldr	r2, [pc, #464]	@ (8005fc8 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8005df8:	430b      	orrs	r3, r1
 8005dfa:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005dfe:	e008      	b.n	8005e12 <HAL_RCCEx_PeriphCLKConfig+0xd1a>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005e00:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8005e04:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
 8005e08:	e003      	b.n	8005e12 <HAL_RCCEx_PeriphCLKConfig+0xd1a>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e0a:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8005e0e:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }

  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8005e12:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005e16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e1a:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8005e1e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005e20:	2300      	movs	r3, #0
 8005e22:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005e24:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8005e28:	460b      	mov	r3, r1
 8005e2a:	4313      	orrs	r3, r2
 8005e2c:	d035      	beq.n	8005e9a <HAL_RCCEx_PeriphCLKConfig+0xda2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8005e2e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005e32:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005e36:	2b30      	cmp	r3, #48	@ 0x30
 8005e38:	d014      	beq.n	8005e64 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
 8005e3a:	2b30      	cmp	r3, #48	@ 0x30
 8005e3c:	d80e      	bhi.n	8005e5c <HAL_RCCEx_PeriphCLKConfig+0xd64>
 8005e3e:	2b20      	cmp	r3, #32
 8005e40:	d012      	beq.n	8005e68 <HAL_RCCEx_PeriphCLKConfig+0xd70>
 8005e42:	2b20      	cmp	r3, #32
 8005e44:	d80a      	bhi.n	8005e5c <HAL_RCCEx_PeriphCLKConfig+0xd64>
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d010      	beq.n	8005e6c <HAL_RCCEx_PeriphCLKConfig+0xd74>
 8005e4a:	2b10      	cmp	r3, #16
 8005e4c:	d106      	bne.n	8005e5c <HAL_RCCEx_PeriphCLKConfig+0xd64>
        /* RNG clock source configuration done later after clock selection check */
        break;

      case RCC_RNGCLKSOURCE_PLL1Q: /* PLL1 is used as clock source for RNG*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005e4e:	4b5e      	ldr	r3, [pc, #376]	@ (8005fc8 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8005e50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e52:	4a5d      	ldr	r2, [pc, #372]	@ (8005fc8 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8005e54:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005e58:	6293      	str	r3, [r2, #40]	@ 0x28
        /* RNG clock source configuration done later after clock selection check */
        break;
 8005e5a:	e008      	b.n	8005e6e <HAL_RCCEx_PeriphCLKConfig+0xd76>

        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005e5c:	2301      	movs	r3, #1
 8005e5e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8005e62:	e004      	b.n	8005e6e <HAL_RCCEx_PeriphCLKConfig+0xd76>
        break;
 8005e64:	bf00      	nop
 8005e66:	e002      	b.n	8005e6e <HAL_RCCEx_PeriphCLKConfig+0xd76>
        break;
 8005e68:	bf00      	nop
 8005e6a:	e000      	b.n	8005e6e <HAL_RCCEx_PeriphCLKConfig+0xd76>
        break;
 8005e6c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005e6e:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d10d      	bne.n	8005e92 <HAL_RCCEx_PeriphCLKConfig+0xd9a>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8005e76:	4b54      	ldr	r3, [pc, #336]	@ (8005fc8 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8005e78:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005e7c:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8005e80:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005e84:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005e88:	4a4f      	ldr	r2, [pc, #316]	@ (8005fc8 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8005e8a:	430b      	orrs	r3, r1
 8005e8c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8005e90:	e003      	b.n	8005e9a <HAL_RCCEx_PeriphCLKConfig+0xda2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e92:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8005e96:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2

  }

#if defined(SDMMC1)
  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8005e9a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005e9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ea2:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8005ea6:	643b      	str	r3, [r7, #64]	@ 0x40
 8005ea8:	2300      	movs	r3, #0
 8005eaa:	647b      	str	r3, [r7, #68]	@ 0x44
 8005eac:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8005eb0:	460b      	mov	r3, r1
 8005eb2:	4313      	orrs	r3, r2
 8005eb4:	d033      	beq.n	8005f1e <HAL_RCCEx_PeriphCLKConfig+0xe26>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(pPeriphClkInit->Sdmmc1ClockSelection));

    switch (pPeriphClkInit->Sdmmc1ClockSelection)
 8005eb6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005eba:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d002      	beq.n	8005ec8 <HAL_RCCEx_PeriphCLKConfig+0xdd0>
 8005ec2:	2b40      	cmp	r3, #64	@ 0x40
 8005ec4:	d007      	beq.n	8005ed6 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8005ec6:	e010      	b.n	8005eea <HAL_RCCEx_PeriphCLKConfig+0xdf2>
    {
      case RCC_SDMMC1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SDMMC1 kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005ec8:	4b3f      	ldr	r3, [pc, #252]	@ (8005fc8 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8005eca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ecc:	4a3e      	ldr	r2, [pc, #248]	@ (8005fc8 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8005ece:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005ed2:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 8005ed4:	e00d      	b.n	8005ef2 <HAL_RCCEx_PeriphCLKConfig+0xdfa>

      case RCC_SDMMC1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for SDMMC1 kernel clock*/
        /* PLL2R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005ed6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005eda:	3308      	adds	r3, #8
 8005edc:	4618      	mov	r0, r3
 8005ede:	f002 fa5f 	bl	80083a0 <RCCEx_PLL2_Config>
 8005ee2:	4603      	mov	r3, r0
 8005ee4:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 8005ee8:	e003      	b.n	8005ef2 <HAL_RCCEx_PeriphCLKConfig+0xdfa>

      default:
        ret = HAL_ERROR;
 8005eea:	2301      	movs	r3, #1
 8005eec:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8005ef0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005ef2:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d10d      	bne.n	8005f16 <HAL_RCCEx_PeriphCLKConfig+0xe1e>
    {
      /* Configure the SDMMC1 clock source */
      __HAL_RCC_SDMMC1_CONFIG(pPeriphClkInit->Sdmmc1ClockSelection);
 8005efa:	4b33      	ldr	r3, [pc, #204]	@ (8005fc8 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8005efc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005f00:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
 8005f04:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005f08:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005f0c:	4a2e      	ldr	r2, [pc, #184]	@ (8005fc8 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8005f0e:	430b      	orrs	r3, r1
 8005f10:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8005f14:	e003      	b.n	8005f1e <HAL_RCCEx_PeriphCLKConfig+0xe26>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f16:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8005f1a:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2

  }
#endif /* SDMMC2 */

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8005f1e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005f22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f26:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 8005f2a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005f2c:	2300      	movs	r3, #0
 8005f2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005f30:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8005f34:	460b      	mov	r3, r1
 8005f36:	4313      	orrs	r3, r2
 8005f38:	d04c      	beq.n	8005fd4 <HAL_RCCEx_PeriphCLKConfig+0xedc>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    switch (pPeriphClkInit->Spi1ClockSelection)
 8005f3a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005f3e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005f42:	2b04      	cmp	r3, #4
 8005f44:	d827      	bhi.n	8005f96 <HAL_RCCEx_PeriphCLKConfig+0xe9e>
 8005f46:	a201      	add	r2, pc, #4	@ (adr r2, 8005f4c <HAL_RCCEx_PeriphCLKConfig+0xe54>)
 8005f48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f4c:	08005f61 	.word	0x08005f61
 8005f50:	08005f6f 	.word	0x08005f6f
 8005f54:	08005f83 	.word	0x08005f83
 8005f58:	08005f9f 	.word	0x08005f9f
 8005f5c:	08005f9f 	.word	0x08005f9f
    {
      case RCC_SPI1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI1 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005f60:	4b19      	ldr	r3, [pc, #100]	@ (8005fc8 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8005f62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f64:	4a18      	ldr	r2, [pc, #96]	@ (8005fc8 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8005f66:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005f6a:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8005f6c:	e018      	b.n	8005fa0 <HAL_RCCEx_PeriphCLKConfig+0xea8>

      case RCC_SPI1CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005f6e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005f72:	3308      	adds	r3, #8
 8005f74:	4618      	mov	r0, r3
 8005f76:	f002 fa13 	bl	80083a0 <RCCEx_PLL2_Config>
 8005f7a:	4603      	mov	r3, r0
 8005f7c:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8005f80:	e00e      	b.n	8005fa0 <HAL_RCCEx_PeriphCLKConfig+0xea8>

#if defined(RCC_SPI1CLKSOURCE_PLL3P)
      case RCC_SPI1CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI1 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005f82:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005f86:	3330      	adds	r3, #48	@ 0x30
 8005f88:	4618      	mov	r0, r3
 8005f8a:	f002 faa1 	bl	80084d0 <RCCEx_PLL3_Config>
 8005f8e:	4603      	mov	r3, r0
 8005f90:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8005f94:	e004      	b.n	8005fa0 <HAL_RCCEx_PeriphCLKConfig+0xea8>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1 clock */
        /* SPI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005f96:	2301      	movs	r3, #1
 8005f98:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8005f9c:	e000      	b.n	8005fa0 <HAL_RCCEx_PeriphCLKConfig+0xea8>
        break;
 8005f9e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005fa0:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d111      	bne.n	8005fcc <HAL_RCCEx_PeriphCLKConfig+0xed4>
    {
      /* Configure the SPI1 clock source */
      __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8005fa8:	4b07      	ldr	r3, [pc, #28]	@ (8005fc8 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8005faa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005fae:	f023 0107 	bic.w	r1, r3, #7
 8005fb2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005fb6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005fba:	4a03      	ldr	r2, [pc, #12]	@ (8005fc8 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8005fbc:	430b      	orrs	r3, r1
 8005fbe:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005fc2:	e007      	b.n	8005fd4 <HAL_RCCEx_PeriphCLKConfig+0xedc>
 8005fc4:	44020800 	.word	0x44020800
 8005fc8:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005fcc:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8005fd0:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }

  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8005fd4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005fd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fdc:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8005fe0:	633b      	str	r3, [r7, #48]	@ 0x30
 8005fe2:	2300      	movs	r3, #0
 8005fe4:	637b      	str	r3, [r7, #52]	@ 0x34
 8005fe6:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8005fea:	460b      	mov	r3, r1
 8005fec:	4313      	orrs	r3, r2
 8005fee:	f000 8081 	beq.w	80060f4 <HAL_RCCEx_PeriphCLKConfig+0xffc>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    switch (pPeriphClkInit->Spi2ClockSelection)
 8005ff2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005ff6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005ffa:	2b20      	cmp	r3, #32
 8005ffc:	d85f      	bhi.n	80060be <HAL_RCCEx_PeriphCLKConfig+0xfc6>
 8005ffe:	a201      	add	r2, pc, #4	@ (adr r2, 8006004 <HAL_RCCEx_PeriphCLKConfig+0xf0c>)
 8006000:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006004:	08006089 	.word	0x08006089
 8006008:	080060bf 	.word	0x080060bf
 800600c:	080060bf 	.word	0x080060bf
 8006010:	080060bf 	.word	0x080060bf
 8006014:	080060bf 	.word	0x080060bf
 8006018:	080060bf 	.word	0x080060bf
 800601c:	080060bf 	.word	0x080060bf
 8006020:	080060bf 	.word	0x080060bf
 8006024:	08006097 	.word	0x08006097
 8006028:	080060bf 	.word	0x080060bf
 800602c:	080060bf 	.word	0x080060bf
 8006030:	080060bf 	.word	0x080060bf
 8006034:	080060bf 	.word	0x080060bf
 8006038:	080060bf 	.word	0x080060bf
 800603c:	080060bf 	.word	0x080060bf
 8006040:	080060bf 	.word	0x080060bf
 8006044:	080060ab 	.word	0x080060ab
 8006048:	080060bf 	.word	0x080060bf
 800604c:	080060bf 	.word	0x080060bf
 8006050:	080060bf 	.word	0x080060bf
 8006054:	080060bf 	.word	0x080060bf
 8006058:	080060bf 	.word	0x080060bf
 800605c:	080060bf 	.word	0x080060bf
 8006060:	080060bf 	.word	0x080060bf
 8006064:	080060c7 	.word	0x080060c7
 8006068:	080060bf 	.word	0x080060bf
 800606c:	080060bf 	.word	0x080060bf
 8006070:	080060bf 	.word	0x080060bf
 8006074:	080060bf 	.word	0x080060bf
 8006078:	080060bf 	.word	0x080060bf
 800607c:	080060bf 	.word	0x080060bf
 8006080:	080060bf 	.word	0x080060bf
 8006084:	080060c7 	.word	0x080060c7
    {
      case RCC_SPI2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI2 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006088:	4bb9      	ldr	r3, [pc, #740]	@ (8006370 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 800608a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800608c:	4ab8      	ldr	r2, [pc, #736]	@ (8006370 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 800608e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006092:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8006094:	e018      	b.n	80060c8 <HAL_RCCEx_PeriphCLKConfig+0xfd0>

      case RCC_SPI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006096:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800609a:	3308      	adds	r3, #8
 800609c:	4618      	mov	r0, r3
 800609e:	f002 f97f 	bl	80083a0 <RCCEx_PLL2_Config>
 80060a2:	4603      	mov	r3, r0
 80060a4:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 80060a8:	e00e      	b.n	80060c8 <HAL_RCCEx_PeriphCLKConfig+0xfd0>

#if defined(RCC_SPI2CLKSOURCE_PLL3P)
      case RCC_SPI2CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI2 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80060aa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80060ae:	3330      	adds	r3, #48	@ 0x30
 80060b0:	4618      	mov	r0, r3
 80060b2:	f002 fa0d 	bl	80084d0 <RCCEx_PLL3_Config>
 80060b6:	4603      	mov	r3, r0
 80060b8:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 80060bc:	e004      	b.n	80060c8 <HAL_RCCEx_PeriphCLKConfig+0xfd0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI2 clock */
        /* SPI2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80060be:	2301      	movs	r3, #1
 80060c0:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80060c4:	e000      	b.n	80060c8 <HAL_RCCEx_PeriphCLKConfig+0xfd0>
        break;
 80060c6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80060c8:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d10d      	bne.n	80060ec <HAL_RCCEx_PeriphCLKConfig+0xff4>
    {
      /* Configure the SPI2 clock source */
      __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 80060d0:	4ba7      	ldr	r3, [pc, #668]	@ (8006370 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 80060d2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80060d6:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80060da:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80060de:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80060e2:	4aa3      	ldr	r2, [pc, #652]	@ (8006370 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 80060e4:	430b      	orrs	r3, r1
 80060e6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80060ea:	e003      	b.n	80060f4 <HAL_RCCEx_PeriphCLKConfig+0xffc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80060ec:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80060f0:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }

  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 80060f4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80060f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060fc:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8006100:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006102:	2300      	movs	r3, #0
 8006104:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006106:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800610a:	460b      	mov	r3, r1
 800610c:	4313      	orrs	r3, r2
 800610e:	d04e      	beq.n	80061ae <HAL_RCCEx_PeriphCLKConfig+0x10b6>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    switch (pPeriphClkInit->Spi3ClockSelection)
 8006110:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006114:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006118:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800611c:	d02e      	beq.n	800617c <HAL_RCCEx_PeriphCLKConfig+0x1084>
 800611e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006122:	d827      	bhi.n	8006174 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 8006124:	2bc0      	cmp	r3, #192	@ 0xc0
 8006126:	d02b      	beq.n	8006180 <HAL_RCCEx_PeriphCLKConfig+0x1088>
 8006128:	2bc0      	cmp	r3, #192	@ 0xc0
 800612a:	d823      	bhi.n	8006174 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 800612c:	2b80      	cmp	r3, #128	@ 0x80
 800612e:	d017      	beq.n	8006160 <HAL_RCCEx_PeriphCLKConfig+0x1068>
 8006130:	2b80      	cmp	r3, #128	@ 0x80
 8006132:	d81f      	bhi.n	8006174 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 8006134:	2b00      	cmp	r3, #0
 8006136:	d002      	beq.n	800613e <HAL_RCCEx_PeriphCLKConfig+0x1046>
 8006138:	2b40      	cmp	r3, #64	@ 0x40
 800613a:	d007      	beq.n	800614c <HAL_RCCEx_PeriphCLKConfig+0x1054>
 800613c:	e01a      	b.n	8006174 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      case RCC_SPI3CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI3 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800613e:	4b8c      	ldr	r3, [pc, #560]	@ (8006370 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8006140:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006142:	4a8b      	ldr	r2, [pc, #556]	@ (8006370 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8006144:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006148:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 800614a:	e01a      	b.n	8006182 <HAL_RCCEx_PeriphCLKConfig+0x108a>

      case RCC_SPI3CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800614c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006150:	3308      	adds	r3, #8
 8006152:	4618      	mov	r0, r3
 8006154:	f002 f924 	bl	80083a0 <RCCEx_PLL2_Config>
 8006158:	4603      	mov	r3, r0
 800615a:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 800615e:	e010      	b.n	8006182 <HAL_RCCEx_PeriphCLKConfig+0x108a>

#if defined(RCC_SPI3CLKSOURCE_PLL3P)
      case RCC_SPI3CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI3 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006160:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006164:	3330      	adds	r3, #48	@ 0x30
 8006166:	4618      	mov	r0, r3
 8006168:	f002 f9b2 	bl	80084d0 <RCCEx_PLL3_Config>
 800616c:	4603      	mov	r3, r0
 800616e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8006172:	e006      	b.n	8006182 <HAL_RCCEx_PeriphCLKConfig+0x108a>
        /* HSI, HSE, or CSI oscillator is used as source of SPI3 clock */
        /* SPI3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006174:	2301      	movs	r3, #1
 8006176:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 800617a:	e002      	b.n	8006182 <HAL_RCCEx_PeriphCLKConfig+0x108a>
        break;
 800617c:	bf00      	nop
 800617e:	e000      	b.n	8006182 <HAL_RCCEx_PeriphCLKConfig+0x108a>
        break;
 8006180:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006182:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8006186:	2b00      	cmp	r3, #0
 8006188:	d10d      	bne.n	80061a6 <HAL_RCCEx_PeriphCLKConfig+0x10ae>
    {
      /* Configure the SPI3 clock source */
      __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 800618a:	4b79      	ldr	r3, [pc, #484]	@ (8006370 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 800618c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006190:	f423 72e0 	bic.w	r2, r3, #448	@ 0x1c0
 8006194:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006198:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800619c:	4974      	ldr	r1, [pc, #464]	@ (8006370 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 800619e:	4313      	orrs	r3, r2
 80061a0:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 80061a4:	e003      	b.n	80061ae <HAL_RCCEx_PeriphCLKConfig+0x10b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80061a6:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80061aa:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2

  }

#if defined(SPI4)
  /*-------------------------- SPI4 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI4) == RCC_PERIPHCLK_SPI4)
 80061ae:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80061b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061b6:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 80061ba:	623b      	str	r3, [r7, #32]
 80061bc:	2300      	movs	r3, #0
 80061be:	627b      	str	r3, [r7, #36]	@ 0x24
 80061c0:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80061c4:	460b      	mov	r3, r1
 80061c6:	4313      	orrs	r3, r2
 80061c8:	d055      	beq.n	8006276 <HAL_RCCEx_PeriphCLKConfig+0x117e>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI4CLKSOURCE(pPeriphClkInit->Spi4ClockSelection));

    switch (pPeriphClkInit->Spi4ClockSelection)
 80061ca:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80061ce:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80061d2:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 80061d6:	d031      	beq.n	800623c <HAL_RCCEx_PeriphCLKConfig+0x1144>
 80061d8:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 80061dc:	d82a      	bhi.n	8006234 <HAL_RCCEx_PeriphCLKConfig+0x113c>
 80061de:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80061e2:	d02d      	beq.n	8006240 <HAL_RCCEx_PeriphCLKConfig+0x1148>
 80061e4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80061e8:	d824      	bhi.n	8006234 <HAL_RCCEx_PeriphCLKConfig+0x113c>
 80061ea:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80061ee:	d029      	beq.n	8006244 <HAL_RCCEx_PeriphCLKConfig+0x114c>
 80061f0:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80061f4:	d81e      	bhi.n	8006234 <HAL_RCCEx_PeriphCLKConfig+0x113c>
 80061f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80061fa:	d011      	beq.n	8006220 <HAL_RCCEx_PeriphCLKConfig+0x1128>
 80061fc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006200:	d818      	bhi.n	8006234 <HAL_RCCEx_PeriphCLKConfig+0x113c>
 8006202:	2b00      	cmp	r3, #0
 8006204:	d020      	beq.n	8006248 <HAL_RCCEx_PeriphCLKConfig+0x1150>
 8006206:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800620a:	d113      	bne.n	8006234 <HAL_RCCEx_PeriphCLKConfig+0x113c>
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI4CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI4*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800620c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006210:	3308      	adds	r3, #8
 8006212:	4618      	mov	r0, r3
 8006214:	f002 f8c4 	bl	80083a0 <RCCEx_PLL2_Config>
 8006218:	4603      	mov	r3, r0
 800621a:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 800621e:	e014      	b.n	800624a <HAL_RCCEx_PeriphCLKConfig+0x1152>

      case RCC_SPI4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI4 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006220:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006224:	3330      	adds	r3, #48	@ 0x30
 8006226:	4618      	mov	r0, r3
 8006228:	f002 f952 	bl	80084d0 <RCCEx_PLL3_Config>
 800622c:	4603      	mov	r3, r0
 800622e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 8006232:	e00a      	b.n	800624a <HAL_RCCEx_PeriphCLKConfig+0x1152>
        /*  HSE oscillator is used as source of SPI4 clock */
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006234:	2301      	movs	r3, #1
 8006236:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 800623a:	e006      	b.n	800624a <HAL_RCCEx_PeriphCLKConfig+0x1152>
        break;
 800623c:	bf00      	nop
 800623e:	e004      	b.n	800624a <HAL_RCCEx_PeriphCLKConfig+0x1152>
        break;
 8006240:	bf00      	nop
 8006242:	e002      	b.n	800624a <HAL_RCCEx_PeriphCLKConfig+0x1152>
        break;
 8006244:	bf00      	nop
 8006246:	e000      	b.n	800624a <HAL_RCCEx_PeriphCLKConfig+0x1152>
        break;
 8006248:	bf00      	nop
    }

    if (ret == HAL_OK)
 800624a:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800624e:	2b00      	cmp	r3, #0
 8006250:	d10d      	bne.n	800626e <HAL_RCCEx_PeriphCLKConfig+0x1176>
    {
      /* Configure the SPI4 clock source */
      __HAL_RCC_SPI4_CONFIG(pPeriphClkInit->Spi4ClockSelection);
 8006252:	4b47      	ldr	r3, [pc, #284]	@ (8006370 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8006254:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006258:	f423 6260 	bic.w	r2, r3, #3584	@ 0xe00
 800625c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006260:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8006264:	4942      	ldr	r1, [pc, #264]	@ (8006370 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8006266:	4313      	orrs	r3, r2
 8006268:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 800626c:	e003      	b.n	8006276 <HAL_RCCEx_PeriphCLKConfig+0x117e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800626e:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8006272:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
  }
#endif /* SPI6 */

#if defined(OCTOSPI1)
  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8006276:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800627a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800627e:	2100      	movs	r1, #0
 8006280:	61b9      	str	r1, [r7, #24]
 8006282:	f003 0302 	and.w	r3, r3, #2
 8006286:	61fb      	str	r3, [r7, #28]
 8006288:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800628c:	460b      	mov	r3, r1
 800628e:	4313      	orrs	r3, r2
 8006290:	d03c      	beq.n	800630c <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    switch (pPeriphClkInit->OspiClockSelection)
 8006292:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006296:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800629a:	2b03      	cmp	r3, #3
 800629c:	d81b      	bhi.n	80062d6 <HAL_RCCEx_PeriphCLKConfig+0x11de>
 800629e:	a201      	add	r2, pc, #4	@ (adr r2, 80062a4 <HAL_RCCEx_PeriphCLKConfig+0x11ac>)
 80062a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062a4:	080062df 	.word	0x080062df
 80062a8:	080062b5 	.word	0x080062b5
 80062ac:	080062c3 	.word	0x080062c3
 80062b0:	080062df 	.word	0x080062df
        break;

      case RCC_OSPICLKSOURCE_PLL1Q:  /* PLL1 Q is used as clock source for OCTOSPI*/

        /* Enable PLL1 Q CLK output */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80062b4:	4b2e      	ldr	r3, [pc, #184]	@ (8006370 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 80062b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062b8:	4a2d      	ldr	r2, [pc, #180]	@ (8006370 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 80062ba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80062be:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 80062c0:	e00e      	b.n	80062e0 <HAL_RCCEx_PeriphCLKConfig+0x11e8>

      case RCC_OSPICLKSOURCE_PLL2R:  /* PLL2 is used as clock source for OCTOSPI*/
        /* PLL2 R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80062c2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80062c6:	3308      	adds	r3, #8
 80062c8:	4618      	mov	r0, r3
 80062ca:	f002 f869 	bl	80083a0 <RCCEx_PLL2_Config>
 80062ce:	4603      	mov	r3, r0
 80062d0:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* OCTOSPI clock source config set later after clock selection check */
        break;
 80062d4:	e004      	b.n	80062e0 <HAL_RCCEx_PeriphCLKConfig+0x11e8>
      case RCC_OSPICLKSOURCE_CLKP:  /* CLKP is used as source of OCTOSPI clock*/
        /* OCTOSPI clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80062d6:	2301      	movs	r3, #1
 80062d8:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80062dc:	e000      	b.n	80062e0 <HAL_RCCEx_PeriphCLKConfig+0x11e8>
        break;
 80062de:	bf00      	nop
    }

    if (ret == HAL_OK)
 80062e0:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d10d      	bne.n	8006304 <HAL_RCCEx_PeriphCLKConfig+0x120c>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 80062e8:	4b21      	ldr	r3, [pc, #132]	@ (8006370 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 80062ea:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80062ee:	f023 0203 	bic.w	r2, r3, #3
 80062f2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80062f6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80062fa:	491d      	ldr	r1, [pc, #116]	@ (8006370 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 80062fc:	4313      	orrs	r3, r2
 80062fe:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8006302:	e003      	b.n	800630c <HAL_RCCEx_PeriphCLKConfig+0x1214>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006304:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8006308:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }
#endif /* OCTOSPI1*/

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800630c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006310:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006314:	2100      	movs	r1, #0
 8006316:	6139      	str	r1, [r7, #16]
 8006318:	f003 0304 	and.w	r3, r3, #4
 800631c:	617b      	str	r3, [r7, #20]
 800631e:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8006322:	460b      	mov	r3, r1
 8006324:	4313      	orrs	r3, r2
 8006326:	d03c      	beq.n	80063a2 <HAL_RCCEx_PeriphCLKConfig+0x12aa>
  {
    assert_param(IS_RCC_FDCANCLK(pPeriphClkInit->FdcanClockSelection));

    switch (pPeriphClkInit->FdcanClockSelection)
 8006328:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800632c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006330:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006334:	d00e      	beq.n	8006354 <HAL_RCCEx_PeriphCLKConfig+0x125c>
 8006336:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800633a:	d815      	bhi.n	8006368 <HAL_RCCEx_PeriphCLKConfig+0x1270>
 800633c:	2b00      	cmp	r3, #0
 800633e:	d019      	beq.n	8006374 <HAL_RCCEx_PeriphCLKConfig+0x127c>
 8006340:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006344:	d110      	bne.n	8006368 <HAL_RCCEx_PeriphCLKConfig+0x1270>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for FDCAN kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006346:	4b0a      	ldr	r3, [pc, #40]	@ (8006370 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8006348:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800634a:	4a09      	ldr	r2, [pc, #36]	@ (8006370 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 800634c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006350:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 8006352:	e010      	b.n	8006376 <HAL_RCCEx_PeriphCLKConfig+0x127e>

      case RCC_FDCANCLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for FDCAN kernel clock*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006354:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006358:	3308      	adds	r3, #8
 800635a:	4618      	mov	r0, r3
 800635c:	f002 f820 	bl	80083a0 <RCCEx_PLL2_Config>
 8006360:	4603      	mov	r3, r0
 8006362:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 8006366:	e006      	b.n	8006376 <HAL_RCCEx_PeriphCLKConfig+0x127e>

      default:
        ret = HAL_ERROR;
 8006368:	2301      	movs	r3, #1
 800636a:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 800636e:	e002      	b.n	8006376 <HAL_RCCEx_PeriphCLKConfig+0x127e>
 8006370:	44020c00 	.word	0x44020c00
        break;
 8006374:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006376:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800637a:	2b00      	cmp	r3, #0
 800637c:	d10d      	bne.n	800639a <HAL_RCCEx_PeriphCLKConfig+0x12a2>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(pPeriphClkInit->FdcanClockSelection);
 800637e:	4b3d      	ldr	r3, [pc, #244]	@ (8006474 <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 8006380:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006384:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006388:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800638c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006390:	4938      	ldr	r1, [pc, #224]	@ (8006474 <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 8006392:	4313      	orrs	r3, r2
 8006394:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 8006398:	e003      	b.n	80063a2 <HAL_RCCEx_PeriphCLKConfig+0x12aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800639a:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800639e:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

#if defined(USB_DRD_FS)
  /*------------------------------ USB Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80063a2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80063a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063aa:	2100      	movs	r1, #0
 80063ac:	60b9      	str	r1, [r7, #8]
 80063ae:	f003 0310 	and.w	r3, r3, #16
 80063b2:	60fb      	str	r3, [r7, #12]
 80063b4:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80063b8:	460b      	mov	r3, r1
 80063ba:	4313      	orrs	r3, r2
 80063bc:	d038      	beq.n	8006430 <HAL_RCCEx_PeriphCLKConfig+0x1338>
  {

    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(pPeriphClkInit->UsbClockSelection));

    switch (pPeriphClkInit->UsbClockSelection)
 80063be:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80063c2:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80063c6:	2b30      	cmp	r3, #48	@ 0x30
 80063c8:	d01b      	beq.n	8006402 <HAL_RCCEx_PeriphCLKConfig+0x130a>
 80063ca:	2b30      	cmp	r3, #48	@ 0x30
 80063cc:	d815      	bhi.n	80063fa <HAL_RCCEx_PeriphCLKConfig+0x1302>
 80063ce:	2b10      	cmp	r3, #16
 80063d0:	d002      	beq.n	80063d8 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
 80063d2:	2b20      	cmp	r3, #32
 80063d4:	d007      	beq.n	80063e6 <HAL_RCCEx_PeriphCLKConfig+0x12ee>
 80063d6:	e010      	b.n	80063fa <HAL_RCCEx_PeriphCLKConfig+0x1302>
    {
      case RCC_USBCLKSOURCE_PLL1Q:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80063d8:	4b26      	ldr	r3, [pc, #152]	@ (8006474 <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 80063da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063dc:	4a25      	ldr	r2, [pc, #148]	@ (8006474 <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 80063de:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80063e2:	6293      	str	r3, [r2, #40]	@ 0x28

        /* USB clock source configuration done later after clock selection check */
        break;
 80063e4:	e00e      	b.n	8006404 <HAL_RCCEx_PeriphCLKConfig+0x130c>

#if defined(RCC_USBCLKSOURCE_PLL3Q)
      case RCC_USBCLKSOURCE_PLL3Q: /* PLL3 is used as clock source for USB*/
        /* PLL3Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80063e6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80063ea:	3330      	adds	r3, #48	@ 0x30
 80063ec:	4618      	mov	r0, r3
 80063ee:	f002 f86f 	bl	80084d0 <RCCEx_PLL3_Config>
 80063f2:	4603      	mov	r3, r0
 80063f4:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
      case RCC_USBCLKSOURCE_PLL2Q: /* PLL2 is used as clock source for USB*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_USBCLKSOURCE_PLL3Q */
        /* USB clock source configuration done later after clock selection check */
        break;
 80063f8:	e004      	b.n	8006404 <HAL_RCCEx_PeriphCLKConfig+0x130c>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80063fa:	2301      	movs	r3, #1
 80063fc:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8006400:	e000      	b.n	8006404 <HAL_RCCEx_PeriphCLKConfig+0x130c>
        break;
 8006402:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006404:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8006408:	2b00      	cmp	r3, #0
 800640a:	d10d      	bne.n	8006428 <HAL_RCCEx_PeriphCLKConfig+0x1330>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(pPeriphClkInit->UsbClockSelection);
 800640c:	4b19      	ldr	r3, [pc, #100]	@ (8006474 <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 800640e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006412:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8006416:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800641a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800641e:	4915      	ldr	r1, [pc, #84]	@ (8006474 <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 8006420:	4313      	orrs	r3, r2
 8006422:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8006426:	e003      	b.n	8006430 <HAL_RCCEx_PeriphCLKConfig+0x1338>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006428:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800642c:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
  }
#endif /* USB_DRD_FS */

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8006430:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006434:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006438:	2100      	movs	r1, #0
 800643a:	6039      	str	r1, [r7, #0]
 800643c:	f003 0308 	and.w	r3, r3, #8
 8006440:	607b      	str	r3, [r7, #4]
 8006442:	e9d7 1200 	ldrd	r1, r2, [r7]
 8006446:	460b      	mov	r3, r1
 8006448:	4313      	orrs	r3, r2
 800644a:	d00c      	beq.n	8006466 <HAL_RCCEx_PeriphCLKConfig+0x136e>

    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(pPeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(pPeriphClkInit->CecClockSelection);
 800644c:	4b09      	ldr	r3, [pc, #36]	@ (8006474 <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 800644e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006452:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8006456:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800645a:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800645e:	4905      	ldr	r1, [pc, #20]	@ (8006474 <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 8006460:	4313      	orrs	r3, r2
 8006462:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8

  }
#endif /* CEC */

  return status;
 8006466:	f897 30e2 	ldrb.w	r3, [r7, #226]	@ 0xe2
}
 800646a:	4618      	mov	r0, r3
 800646c:	37e8      	adds	r7, #232	@ 0xe8
 800646e:	46bd      	mov	sp, r7
 8006470:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006474:	44020c00 	.word	0x44020c00

08006478 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL1_Clocks pointer to PLL1_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *pPLL1_Clocks)
{
 8006478:	b480      	push	{r7}
 800647a:	b08b      	sub	sp, #44	@ 0x2c
 800647c:	af00      	add	r7, sp, #0
 800647e:	6078      	str	r0, [r7, #4]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL1M) * PLL1N
  PLL1xCLK = PLL1_VCO / PLL1x
  */

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 8006480:	4bae      	ldr	r3, [pc, #696]	@ (800673c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006482:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006484:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006488:	623b      	str	r3, [r7, #32]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 800648a:	4bac      	ldr	r3, [pc, #688]	@ (800673c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800648c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800648e:	f003 0303 	and.w	r3, r3, #3
 8006492:	61fb      	str	r3, [r7, #28]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 8006494:	4ba9      	ldr	r3, [pc, #676]	@ (800673c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006496:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006498:	0a1b      	lsrs	r3, r3, #8
 800649a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800649e:	61bb      	str	r3, [r7, #24]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 80064a0:	4ba6      	ldr	r3, [pc, #664]	@ (800673c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80064a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064a4:	091b      	lsrs	r3, r3, #4
 80064a6:	f003 0301 	and.w	r3, r3, #1
 80064aa:	617b      	str	r3, [r7, #20]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 80064ac:	4ba3      	ldr	r3, [pc, #652]	@ (800673c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80064ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064b0:	08db      	lsrs	r3, r3, #3
 80064b2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80064b6:	697a      	ldr	r2, [r7, #20]
 80064b8:	fb02 f303 	mul.w	r3, r2, r3
 80064bc:	ee07 3a90 	vmov	s15, r3
 80064c0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80064c4:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  if (pll1m != 0U)
 80064c8:	69bb      	ldr	r3, [r7, #24]
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	f000 8126 	beq.w	800671c <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>
  {
    switch (pll1source)
 80064d0:	69fb      	ldr	r3, [r7, #28]
 80064d2:	2b03      	cmp	r3, #3
 80064d4:	d053      	beq.n	800657e <HAL_RCCEx_GetPLL1ClockFreq+0x106>
 80064d6:	69fb      	ldr	r3, [r7, #28]
 80064d8:	2b03      	cmp	r3, #3
 80064da:	d86f      	bhi.n	80065bc <HAL_RCCEx_GetPLL1ClockFreq+0x144>
 80064dc:	69fb      	ldr	r3, [r7, #28]
 80064de:	2b01      	cmp	r3, #1
 80064e0:	d003      	beq.n	80064ea <HAL_RCCEx_GetPLL1ClockFreq+0x72>
 80064e2:	69fb      	ldr	r3, [r7, #28]
 80064e4:	2b02      	cmp	r3, #2
 80064e6:	d02b      	beq.n	8006540 <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 80064e8:	e068      	b.n	80065bc <HAL_RCCEx_GetPLL1ClockFreq+0x144>
    {

      case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80064ea:	4b94      	ldr	r3, [pc, #592]	@ (800673c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	08db      	lsrs	r3, r3, #3
 80064f0:	f003 0303 	and.w	r3, r3, #3
 80064f4:	4a92      	ldr	r2, [pc, #584]	@ (8006740 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 80064f6:	fa22 f303 	lsr.w	r3, r2, r3
 80064fa:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	ee07 3a90 	vmov	s15, r3
 8006502:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006506:	69bb      	ldr	r3, [r7, #24]
 8006508:	ee07 3a90 	vmov	s15, r3
 800650c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006510:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006514:	6a3b      	ldr	r3, [r7, #32]
 8006516:	ee07 3a90 	vmov	s15, r3
 800651a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800651e:	ed97 6a04 	vldr	s12, [r7, #16]
 8006522:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8006744 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8006526:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800652a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800652e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006532:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006536:	ee67 7a27 	vmul.f32	s15, s14, s15
 800653a:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 800653e:	e068      	b.n	8006612 <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8006540:	69bb      	ldr	r3, [r7, #24]
 8006542:	ee07 3a90 	vmov	s15, r3
 8006546:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800654a:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8006748 <HAL_RCCEx_GetPLL1ClockFreq+0x2d0>
 800654e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006552:	6a3b      	ldr	r3, [r7, #32]
 8006554:	ee07 3a90 	vmov	s15, r3
 8006558:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800655c:	ed97 6a04 	vldr	s12, [r7, #16]
 8006560:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006744 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8006564:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006568:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800656c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006570:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006574:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006578:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 800657c:	e049      	b.n	8006612 <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 800657e:	69bb      	ldr	r3, [r7, #24]
 8006580:	ee07 3a90 	vmov	s15, r3
 8006584:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006588:	eddf 6a70 	vldr	s13, [pc, #448]	@ 800674c <HAL_RCCEx_GetPLL1ClockFreq+0x2d4>
 800658c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006590:	6a3b      	ldr	r3, [r7, #32]
 8006592:	ee07 3a90 	vmov	s15, r3
 8006596:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800659a:	ed97 6a04 	vldr	s12, [r7, #16]
 800659e:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8006744 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 80065a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80065a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80065aa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80065ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80065b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80065b6:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 80065ba:	e02a      	b.n	8006612 <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80065bc:	4b5f      	ldr	r3, [pc, #380]	@ (800673c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	08db      	lsrs	r3, r3, #3
 80065c2:	f003 0303 	and.w	r3, r3, #3
 80065c6:	4a5e      	ldr	r2, [pc, #376]	@ (8006740 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 80065c8:	fa22 f303 	lsr.w	r3, r2, r3
 80065cc:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	ee07 3a90 	vmov	s15, r3
 80065d4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80065d8:	69bb      	ldr	r3, [r7, #24]
 80065da:	ee07 3a90 	vmov	s15, r3
 80065de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80065e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80065e6:	6a3b      	ldr	r3, [r7, #32]
 80065e8:	ee07 3a90 	vmov	s15, r3
 80065ec:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80065f0:	ed97 6a04 	vldr	s12, [r7, #16]
 80065f4:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8006744 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 80065f8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80065fc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006600:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006604:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006608:	ee67 7a27 	vmul.f32	s15, s14, s15
 800660c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8006610:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006612:	4b4a      	ldr	r3, [pc, #296]	@ (800673c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800661a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800661e:	d121      	bne.n	8006664 <HAL_RCCEx_GetPLL1ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 8006620:	4b46      	ldr	r3, [pc, #280]	@ (800673c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006622:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006624:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006628:	2b00      	cmp	r3, #0
 800662a:	d017      	beq.n	800665c <HAL_RCCEx_GetPLL1ClockFreq+0x1e4>
      {
        pPLL1_Clocks->PLL1_P_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800662c:	4b43      	ldr	r3, [pc, #268]	@ (800673c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800662e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006630:	0a5b      	lsrs	r3, r3, #9
 8006632:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006636:	ee07 3a90 	vmov	s15, r3
 800663a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1P) >> \
                                                                                  RCC_PLL1DIVR_PLL1P_Pos) + \
 800663e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006642:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 8006646:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800664a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800664e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006652:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_P_Frequency = \
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	601a      	str	r2, [r3, #0]
 800665a:	e006      	b.n	800666a <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_P_Frequency = 0U;
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	2200      	movs	r2, #0
 8006660:	601a      	str	r2, [r3, #0]
 8006662:	e002      	b.n	800666a <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_P_Frequency = 0U;
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	2200      	movs	r2, #0
 8006668:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800666a:	4b34      	ldr	r3, [pc, #208]	@ (800673c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006672:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006676:	d121      	bne.n	80066bc <HAL_RCCEx_GetPLL1ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 8006678:	4b30      	ldr	r3, [pc, #192]	@ (800673c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800667a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800667c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006680:	2b00      	cmp	r3, #0
 8006682:	d017      	beq.n	80066b4 <HAL_RCCEx_GetPLL1ClockFreq+0x23c>
      {
        pPLL1_Clocks->PLL1_Q_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8006684:	4b2d      	ldr	r3, [pc, #180]	@ (800673c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006686:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006688:	0c1b      	lsrs	r3, r3, #16
 800668a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800668e:	ee07 3a90 	vmov	s15, r3
 8006692:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1Q) >> \
                                                                                  RCC_PLL1DIVR_PLL1Q_Pos) + \
 8006696:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800669a:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 800669e:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80066a2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80066a6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80066aa:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_Q_Frequency = \
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	605a      	str	r2, [r3, #4]
 80066b2:	e006      	b.n	80066c2 <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	2200      	movs	r2, #0
 80066b8:	605a      	str	r2, [r3, #4]
 80066ba:	e002      	b.n	80066c2 <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	2200      	movs	r2, #0
 80066c0:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80066c2:	4b1e      	ldr	r3, [pc, #120]	@ (800673c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80066ca:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80066ce:	d121      	bne.n	8006714 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 80066d0:	4b1a      	ldr	r3, [pc, #104]	@ (800673c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80066d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066d4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d017      	beq.n	800670c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
      {
        pPLL1_Clocks->PLL1_R_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80066dc:	4b17      	ldr	r3, [pc, #92]	@ (800673c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80066de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80066e0:	0e1b      	lsrs	r3, r3, #24
 80066e2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80066e6:	ee07 3a90 	vmov	s15, r3
 80066ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1R) >> \
                                                                                  RCC_PLL1DIVR_PLL1R_Pos) + \
 80066ee:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80066f2:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 80066f6:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80066fa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80066fe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006702:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_R_Frequency = \
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	609a      	str	r2, [r3, #8]
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800670a:	e010      	b.n	800672e <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
        pPLL1_Clocks->PLL1_R_Frequency = 0U;
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	2200      	movs	r2, #0
 8006710:	609a      	str	r2, [r3, #8]
}
 8006712:	e00c      	b.n	800672e <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
      pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	2200      	movs	r2, #0
 8006718:	609a      	str	r2, [r3, #8]
}
 800671a:	e008      	b.n	800672e <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	2200      	movs	r2, #0
 8006720:	601a      	str	r2, [r3, #0]
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	2200      	movs	r2, #0
 8006726:	605a      	str	r2, [r3, #4]
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	2200      	movs	r2, #0
 800672c:	609a      	str	r2, [r3, #8]
}
 800672e:	bf00      	nop
 8006730:	372c      	adds	r7, #44	@ 0x2c
 8006732:	46bd      	mov	sp, r7
 8006734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006738:	4770      	bx	lr
 800673a:	bf00      	nop
 800673c:	44020c00 	.word	0x44020c00
 8006740:	03d09000 	.word	0x03d09000
 8006744:	46000000 	.word	0x46000000
 8006748:	4a742400 	.word	0x4a742400
 800674c:	4af42400 	.word	0x4af42400

08006750 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL2_Clocks pointer to PLL2_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *pPLL2_Clocks)
{
 8006750:	b480      	push	{r7}
 8006752:	b08b      	sub	sp, #44	@ 0x2c
 8006754:	af00      	add	r7, sp, #0
 8006756:	6078      	str	r0, [r7, #4]
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
  PLL2xCLK = PLL2_VCO / PLL2x
  */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 8006758:	4bae      	ldr	r3, [pc, #696]	@ (8006a14 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800675a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800675c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006760:	623b      	str	r3, [r7, #32]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 8006762:	4bac      	ldr	r3, [pc, #688]	@ (8006a14 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006764:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006766:	f003 0303 	and.w	r3, r3, #3
 800676a:	61fb      	str	r3, [r7, #28]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos);
 800676c:	4ba9      	ldr	r3, [pc, #676]	@ (8006a14 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800676e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006770:	0a1b      	lsrs	r3, r3, #8
 8006772:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006776:	61bb      	str	r3, [r7, #24]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 8006778:	4ba6      	ldr	r3, [pc, #664]	@ (8006a14 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800677a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800677c:	091b      	lsrs	r3, r3, #4
 800677e:	f003 0301 	and.w	r3, r3, #1
 8006782:	617b      	str	r3, [r7, #20]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 8006784:	4ba3      	ldr	r3, [pc, #652]	@ (8006a14 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006786:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006788:	08db      	lsrs	r3, r3, #3
 800678a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800678e:	697a      	ldr	r2, [r7, #20]
 8006790:	fb02 f303 	mul.w	r3, r2, r3
 8006794:	ee07 3a90 	vmov	s15, r3
 8006798:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800679c:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  if (pll2m != 0U)
 80067a0:	69bb      	ldr	r3, [r7, #24]
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	f000 8126 	beq.w	80069f4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
  {
    switch (pll2source)
 80067a8:	69fb      	ldr	r3, [r7, #28]
 80067aa:	2b03      	cmp	r3, #3
 80067ac:	d053      	beq.n	8006856 <HAL_RCCEx_GetPLL2ClockFreq+0x106>
 80067ae:	69fb      	ldr	r3, [r7, #28]
 80067b0:	2b03      	cmp	r3, #3
 80067b2:	d86f      	bhi.n	8006894 <HAL_RCCEx_GetPLL2ClockFreq+0x144>
 80067b4:	69fb      	ldr	r3, [r7, #28]
 80067b6:	2b01      	cmp	r3, #1
 80067b8:	d003      	beq.n	80067c2 <HAL_RCCEx_GetPLL2ClockFreq+0x72>
 80067ba:	69fb      	ldr	r3, [r7, #28]
 80067bc:	2b02      	cmp	r3, #2
 80067be:	d02b      	beq.n	8006818 <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 80067c0:	e068      	b.n	8006894 <HAL_RCCEx_GetPLL2ClockFreq+0x144>
    {
      case RCC_PLL2_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80067c2:	4b94      	ldr	r3, [pc, #592]	@ (8006a14 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	08db      	lsrs	r3, r3, #3
 80067c8:	f003 0303 	and.w	r3, r3, #3
 80067cc:	4a92      	ldr	r2, [pc, #584]	@ (8006a18 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 80067ce:	fa22 f303 	lsr.w	r3, r2, r3
 80067d2:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	ee07 3a90 	vmov	s15, r3
 80067da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80067de:	69bb      	ldr	r3, [r7, #24]
 80067e0:	ee07 3a90 	vmov	s15, r3
 80067e4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80067e8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80067ec:	6a3b      	ldr	r3, [r7, #32]
 80067ee:	ee07 3a90 	vmov	s15, r3
 80067f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80067f6:	ed97 6a04 	vldr	s12, [r7, #16]
 80067fa:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8006a1c <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 80067fe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006802:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006806:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800680a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800680e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006812:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8006816:	e068      	b.n	80068ea <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8006818:	69bb      	ldr	r3, [r7, #24]
 800681a:	ee07 3a90 	vmov	s15, r3
 800681e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006822:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8006a20 <HAL_RCCEx_GetPLL2ClockFreq+0x2d0>
 8006826:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800682a:	6a3b      	ldr	r3, [r7, #32]
 800682c:	ee07 3a90 	vmov	s15, r3
 8006830:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006834:	ed97 6a04 	vldr	s12, [r7, #16]
 8006838:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006a1c <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 800683c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006840:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006844:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006848:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800684c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006850:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8006854:	e049      	b.n	80068ea <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8006856:	69bb      	ldr	r3, [r7, #24]
 8006858:	ee07 3a90 	vmov	s15, r3
 800685c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006860:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8006a24 <HAL_RCCEx_GetPLL2ClockFreq+0x2d4>
 8006864:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006868:	6a3b      	ldr	r3, [r7, #32]
 800686a:	ee07 3a90 	vmov	s15, r3
 800686e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006872:	ed97 6a04 	vldr	s12, [r7, #16]
 8006876:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8006a1c <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 800687a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800687e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006882:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006886:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800688a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800688e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8006892:	e02a      	b.n	80068ea <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006894:	4b5f      	ldr	r3, [pc, #380]	@ (8006a14 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	08db      	lsrs	r3, r3, #3
 800689a:	f003 0303 	and.w	r3, r3, #3
 800689e:	4a5e      	ldr	r2, [pc, #376]	@ (8006a18 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 80068a0:	fa22 f303 	lsr.w	r3, r2, r3
 80068a4:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	ee07 3a90 	vmov	s15, r3
 80068ac:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80068b0:	69bb      	ldr	r3, [r7, #24]
 80068b2:	ee07 3a90 	vmov	s15, r3
 80068b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80068ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80068be:	6a3b      	ldr	r3, [r7, #32]
 80068c0:	ee07 3a90 	vmov	s15, r3
 80068c4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80068c8:	ed97 6a04 	vldr	s12, [r7, #16]
 80068cc:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8006a1c <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 80068d0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80068d4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80068d8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80068dc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80068e0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80068e4:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 80068e8:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80068ea:	4b4a      	ldr	r3, [pc, #296]	@ (8006a14 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80068f2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80068f6:	d121      	bne.n	800693c <HAL_RCCEx_GetPLL2ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 80068f8:	4b46      	ldr	r3, [pc, #280]	@ (8006a14 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80068fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068fc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006900:	2b00      	cmp	r3, #0
 8006902:	d017      	beq.n	8006934 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
      {
        pPLL2_Clocks->PLL2_P_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8006904:	4b43      	ldr	r3, [pc, #268]	@ (8006a14 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006906:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006908:	0a5b      	lsrs	r3, r3, #9
 800690a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800690e:	ee07 3a90 	vmov	s15, r3
 8006912:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2P) >> \
                                                                                  RCC_PLL2DIVR_PLL2P_Pos) + \
 8006916:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800691a:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 800691e:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8006922:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006926:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800692a:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_P_Frequency = \
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	601a      	str	r2, [r3, #0]
 8006932:	e006      	b.n	8006942 <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	2200      	movs	r2, #0
 8006938:	601a      	str	r2, [r3, #0]
 800693a:	e002      	b.n	8006942 <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_P_Frequency = 0U;
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	2200      	movs	r2, #0
 8006940:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006942:	4b34      	ldr	r3, [pc, #208]	@ (8006a14 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800694a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800694e:	d121      	bne.n	8006994 <HAL_RCCEx_GetPLL2ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 8006950:	4b30      	ldr	r3, [pc, #192]	@ (8006a14 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006952:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006954:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006958:	2b00      	cmp	r3, #0
 800695a:	d017      	beq.n	800698c <HAL_RCCEx_GetPLL2ClockFreq+0x23c>
      {
        pPLL2_Clocks->PLL2_Q_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800695c:	4b2d      	ldr	r3, [pc, #180]	@ (8006a14 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800695e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006960:	0c1b      	lsrs	r3, r3, #16
 8006962:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006966:	ee07 3a90 	vmov	s15, r3
 800696a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2Q) >> \
                                                                                  RCC_PLL2DIVR_PLL2Q_Pos) + \
 800696e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006972:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 8006976:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800697a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800697e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006982:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_Q_Frequency = \
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	605a      	str	r2, [r3, #4]
 800698a:	e006      	b.n	800699a <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	2200      	movs	r2, #0
 8006990:	605a      	str	r2, [r3, #4]
 8006992:	e002      	b.n	800699a <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	2200      	movs	r2, #0
 8006998:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800699a:	4b1e      	ldr	r3, [pc, #120]	@ (8006a14 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80069a2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80069a6:	d121      	bne.n	80069ec <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 80069a8:	4b1a      	ldr	r3, [pc, #104]	@ (8006a14 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80069aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069ac:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d017      	beq.n	80069e4 <HAL_RCCEx_GetPLL2ClockFreq+0x294>
      {
        pPLL2_Clocks->PLL2_R_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80069b4:	4b17      	ldr	r3, [pc, #92]	@ (8006a14 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80069b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80069b8:	0e1b      	lsrs	r3, r3, #24
 80069ba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80069be:	ee07 3a90 	vmov	s15, r3
 80069c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2R) >> \
                                                                                  RCC_PLL2DIVR_PLL2R_Pos) + \
 80069c6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80069ca:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 80069ce:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80069d2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80069d6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80069da:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_R_Frequency = \
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	609a      	str	r2, [r3, #8]
  {
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80069e2:	e010      	b.n	8006a06 <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
        pPLL2_Clocks->PLL2_R_Frequency = 0U;
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	2200      	movs	r2, #0
 80069e8:	609a      	str	r2, [r3, #8]
}
 80069ea:	e00c      	b.n	8006a06 <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
      pPLL2_Clocks->PLL2_R_Frequency = 0U;
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	2200      	movs	r2, #0
 80069f0:	609a      	str	r2, [r3, #8]
}
 80069f2:	e008      	b.n	8006a06 <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	2200      	movs	r2, #0
 80069f8:	601a      	str	r2, [r3, #0]
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	2200      	movs	r2, #0
 80069fe:	605a      	str	r2, [r3, #4]
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	2200      	movs	r2, #0
 8006a04:	609a      	str	r2, [r3, #8]
}
 8006a06:	bf00      	nop
 8006a08:	372c      	adds	r7, #44	@ 0x2c
 8006a0a:	46bd      	mov	sp, r7
 8006a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a10:	4770      	bx	lr
 8006a12:	bf00      	nop
 8006a14:	44020c00 	.word	0x44020c00
 8006a18:	03d09000 	.word	0x03d09000
 8006a1c:	46000000 	.word	0x46000000
 8006a20:	4a742400 	.word	0x4a742400
 8006a24:	4af42400 	.word	0x4af42400

08006a28 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL3_Clocks pointer to PLL3_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *pPLL3_Clocks)
{
 8006a28:	b480      	push	{r7}
 8006a2a:	b08b      	sub	sp, #44	@ 0x2c
 8006a2c:	af00      	add	r7, sp, #0
 8006a2e:	6078      	str	r0, [r7, #4]
  float_t pll3vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
  PLL3xCLK = PLL3_VCO / PLL3x
  */
  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 8006a30:	4bae      	ldr	r3, [pc, #696]	@ (8006cec <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006a32:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006a34:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006a38:	623b      	str	r3, [r7, #32]
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 8006a3a:	4bac      	ldr	r3, [pc, #688]	@ (8006cec <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006a3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a3e:	f003 0303 	and.w	r3, r3, #3
 8006a42:	61fb      	str	r3, [r7, #28]
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos);
 8006a44:	4ba9      	ldr	r3, [pc, #676]	@ (8006cec <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006a46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a48:	0a1b      	lsrs	r3, r3, #8
 8006a4a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006a4e:	61bb      	str	r3, [r7, #24]
  pll3fracen = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN) >> RCC_PLL3CFGR_PLL3FRACEN_Pos);
 8006a50:	4ba6      	ldr	r3, [pc, #664]	@ (8006cec <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006a52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a54:	091b      	lsrs	r3, r3, #4
 8006a56:	f003 0301 	and.w	r3, r3, #1
 8006a5a:	617b      	str	r3, [r7, #20]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 8006a5c:	4ba3      	ldr	r3, [pc, #652]	@ (8006cec <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006a5e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006a60:	08db      	lsrs	r3, r3, #3
 8006a62:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006a66:	697a      	ldr	r2, [r7, #20]
 8006a68:	fb02 f303 	mul.w	r3, r2, r3
 8006a6c:	ee07 3a90 	vmov	s15, r3
 8006a70:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006a74:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL3FRACR_PLL3FRACN_Pos));

  if (pll3m != 0U)
 8006a78:	69bb      	ldr	r3, [r7, #24]
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	f000 8126 	beq.w	8006ccc <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
  {
    switch (pll3source)
 8006a80:	69fb      	ldr	r3, [r7, #28]
 8006a82:	2b03      	cmp	r3, #3
 8006a84:	d053      	beq.n	8006b2e <HAL_RCCEx_GetPLL3ClockFreq+0x106>
 8006a86:	69fb      	ldr	r3, [r7, #28]
 8006a88:	2b03      	cmp	r3, #3
 8006a8a:	d86f      	bhi.n	8006b6c <HAL_RCCEx_GetPLL3ClockFreq+0x144>
 8006a8c:	69fb      	ldr	r3, [r7, #28]
 8006a8e:	2b01      	cmp	r3, #1
 8006a90:	d003      	beq.n	8006a9a <HAL_RCCEx_GetPLL3ClockFreq+0x72>
 8006a92:	69fb      	ldr	r3, [r7, #28]
 8006a94:	2b02      	cmp	r3, #2
 8006a96:	d02b      	beq.n	8006af0 <HAL_RCCEx_GetPLL3ClockFreq+0xc8>
 8006a98:	e068      	b.n	8006b6c <HAL_RCCEx_GetPLL3ClockFreq+0x144>
    {
      case RCC_PLL3_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006a9a:	4b94      	ldr	r3, [pc, #592]	@ (8006cec <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	08db      	lsrs	r3, r3, #3
 8006aa0:	f003 0303 	and.w	r3, r3, #3
 8006aa4:	4a92      	ldr	r2, [pc, #584]	@ (8006cf0 <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>)
 8006aa6:	fa22 f303 	lsr.w	r3, r2, r3
 8006aaa:	60fb      	str	r3, [r7, #12]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	ee07 3a90 	vmov	s15, r3
 8006ab2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006ab6:	69bb      	ldr	r3, [r7, #24]
 8006ab8:	ee07 3a90 	vmov	s15, r3
 8006abc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006ac0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006ac4:	6a3b      	ldr	r3, [r7, #32]
 8006ac6:	ee07 3a90 	vmov	s15, r3
 8006aca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006ace:	ed97 6a04 	vldr	s12, [r7, #16]
 8006ad2:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8006cf4 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 8006ad6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006ada:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006ade:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006ae2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006ae6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006aea:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8006aee:	e068      	b.n	8006bc2 <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      case RCC_PLL3_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8006af0:	69bb      	ldr	r3, [r7, #24]
 8006af2:	ee07 3a90 	vmov	s15, r3
 8006af6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006afa:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8006cf8 <HAL_RCCEx_GetPLL3ClockFreq+0x2d0>
 8006afe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006b02:	6a3b      	ldr	r3, [r7, #32]
 8006b04:	ee07 3a90 	vmov	s15, r3
 8006b08:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006b0c:	ed97 6a04 	vldr	s12, [r7, #16]
 8006b10:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006cf4 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 8006b14:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006b18:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006b1c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006b20:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006b24:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006b28:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8006b2c:	e049      	b.n	8006bc2 <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      case RCC_PLL3_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8006b2e:	69bb      	ldr	r3, [r7, #24]
 8006b30:	ee07 3a90 	vmov	s15, r3
 8006b34:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b38:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8006cfc <HAL_RCCEx_GetPLL3ClockFreq+0x2d4>
 8006b3c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006b40:	6a3b      	ldr	r3, [r7, #32]
 8006b42:	ee07 3a90 	vmov	s15, r3
 8006b46:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006b4a:	ed97 6a04 	vldr	s12, [r7, #16]
 8006b4e:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8006cf4 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 8006b52:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006b56:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006b5a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006b5e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006b62:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006b66:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8006b6a:	e02a      	b.n	8006bc2 <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006b6c:	4b5f      	ldr	r3, [pc, #380]	@ (8006cec <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	08db      	lsrs	r3, r3, #3
 8006b72:	f003 0303 	and.w	r3, r3, #3
 8006b76:	4a5e      	ldr	r2, [pc, #376]	@ (8006cf0 <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>)
 8006b78:	fa22 f303 	lsr.w	r3, r2, r3
 8006b7c:	60fb      	str	r3, [r7, #12]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	ee07 3a90 	vmov	s15, r3
 8006b84:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006b88:	69bb      	ldr	r3, [r7, #24]
 8006b8a:	ee07 3a90 	vmov	s15, r3
 8006b8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b92:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006b96:	6a3b      	ldr	r3, [r7, #32]
 8006b98:	ee07 3a90 	vmov	s15, r3
 8006b9c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006ba0:	ed97 6a04 	vldr	s12, [r7, #16]
 8006ba4:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8006cf4 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 8006ba8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006bac:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006bb0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006bb4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006bb8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006bbc:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8006bc0:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006bc2:	4b4a      	ldr	r3, [pc, #296]	@ (8006cec <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006bca:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006bce:	d121      	bne.n	8006c14 <HAL_RCCEx_GetPLL3ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
 8006bd0:	4b46      	ldr	r3, [pc, #280]	@ (8006cec <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006bd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006bd4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d017      	beq.n	8006c0c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      {
        pPLL3_Clocks->PLL3_P_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8006bdc:	4b43      	ldr	r3, [pc, #268]	@ (8006cec <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006bde:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006be0:	0a5b      	lsrs	r3, r3, #9
 8006be2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006be6:	ee07 3a90 	vmov	s15, r3
 8006bea:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3P) >> \
                                                                                  RCC_PLL3DIVR_PLL3P_Pos) + \
 8006bee:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006bf2:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 8006bf6:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8006bfa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006bfe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006c02:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_P_Frequency = \
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	601a      	str	r2, [r3, #0]
 8006c0a:	e006      	b.n	8006c1a <HAL_RCCEx_GetPLL3ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL3_Clocks->PLL3_P_Frequency = 0U;
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	2200      	movs	r2, #0
 8006c10:	601a      	str	r2, [r3, #0]
 8006c12:	e002      	b.n	8006c1a <HAL_RCCEx_GetPLL3ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL3_Clocks->PLL3_P_Frequency = 0U;
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	2200      	movs	r2, #0
 8006c18:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006c1a:	4b34      	ldr	r3, [pc, #208]	@ (8006cec <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006c22:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006c26:	d121      	bne.n	8006c6c <HAL_RCCEx_GetPLL3ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
 8006c28:	4b30      	ldr	r3, [pc, #192]	@ (8006cec <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006c2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c2c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d017      	beq.n	8006c64 <HAL_RCCEx_GetPLL3ClockFreq+0x23c>
      {
        pPLL3_Clocks->PLL3_Q_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8006c34:	4b2d      	ldr	r3, [pc, #180]	@ (8006cec <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006c36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c38:	0c1b      	lsrs	r3, r3, #16
 8006c3a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006c3e:	ee07 3a90 	vmov	s15, r3
 8006c42:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3Q) >> \
                                                                                  RCC_PLL3DIVR_PLL3Q_Pos) + \
 8006c46:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006c4a:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 8006c4e:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8006c52:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006c56:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006c5a:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_Q_Frequency = \
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	605a      	str	r2, [r3, #4]
 8006c62:	e006      	b.n	8006c72 <HAL_RCCEx_GetPLL3ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	2200      	movs	r2, #0
 8006c68:	605a      	str	r2, [r3, #4]
 8006c6a:	e002      	b.n	8006c72 <HAL_RCCEx_GetPLL3ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	2200      	movs	r2, #0
 8006c70:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006c72:	4b1e      	ldr	r3, [pc, #120]	@ (8006cec <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006c7a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006c7e:	d121      	bne.n	8006cc4 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
 8006c80:	4b1a      	ldr	r3, [pc, #104]	@ (8006cec <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006c82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c84:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d017      	beq.n	8006cbc <HAL_RCCEx_GetPLL3ClockFreq+0x294>
      {
        pPLL3_Clocks->PLL3_R_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8006c8c:	4b17      	ldr	r3, [pc, #92]	@ (8006cec <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006c8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c90:	0e1b      	lsrs	r3, r3, #24
 8006c92:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006c96:	ee07 3a90 	vmov	s15, r3
 8006c9a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3R) >> \
                                                                                  RCC_PLL3DIVR_PLL3R_Pos) + \
 8006c9e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006ca2:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 8006ca6:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8006caa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006cae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006cb2:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_R_Frequency = \
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	609a      	str	r2, [r3, #8]
  {
    pPLL3_Clocks->PLL3_P_Frequency = 0U;
    pPLL3_Clocks->PLL3_Q_Frequency = 0U;
    pPLL3_Clocks->PLL3_R_Frequency = 0U;
  }
}
 8006cba:	e010      	b.n	8006cde <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
        pPLL3_Clocks->PLL3_R_Frequency = 0U;
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	2200      	movs	r2, #0
 8006cc0:	609a      	str	r2, [r3, #8]
}
 8006cc2:	e00c      	b.n	8006cde <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
      pPLL3_Clocks->PLL3_R_Frequency = 0U;
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	2200      	movs	r2, #0
 8006cc8:	609a      	str	r2, [r3, #8]
}
 8006cca:	e008      	b.n	8006cde <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
    pPLL3_Clocks->PLL3_P_Frequency = 0U;
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	2200      	movs	r2, #0
 8006cd0:	601a      	str	r2, [r3, #0]
    pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	2200      	movs	r2, #0
 8006cd6:	605a      	str	r2, [r3, #4]
    pPLL3_Clocks->PLL3_R_Frequency = 0U;
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	2200      	movs	r2, #0
 8006cdc:	609a      	str	r2, [r3, #8]
}
 8006cde:	bf00      	nop
 8006ce0:	372c      	adds	r7, #44	@ 0x2c
 8006ce2:	46bd      	mov	sp, r7
 8006ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ce8:	4770      	bx	lr
 8006cea:	bf00      	nop
 8006cec:	44020c00 	.word	0x44020c00
 8006cf0:	03d09000 	.word	0x03d09000
 8006cf4:	46000000 	.word	0x46000000
 8006cf8:	4a742400 	.word	0x4a742400
 8006cfc:	4af42400 	.word	0x4af42400

08006d00 <HAL_RCCEx_GetPeriphCLKFreq>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8006d00:	b590      	push	{r4, r7, lr}
 8006d02:	b08f      	sub	sp, #60	@ 0x3c
 8006d04:	af00      	add	r7, sp, #0
 8006d06:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 8006d0a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006d0e:	f100 447e 	add.w	r4, r0, #4261412864	@ 0xfe000000
 8006d12:	4321      	orrs	r1, r4
 8006d14:	d150      	bne.n	8006db8 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8006d16:	4b26      	ldr	r3, [pc, #152]	@ (8006db0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006d18:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006d1c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006d20:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 8006d22:	4b23      	ldr	r3, [pc, #140]	@ (8006db0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006d24:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006d28:	f003 0302 	and.w	r3, r3, #2
 8006d2c:	2b02      	cmp	r3, #2
 8006d2e:	d108      	bne.n	8006d42 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8006d30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d32:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006d36:	d104      	bne.n	8006d42 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 8006d38:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006d3c:	637b      	str	r3, [r7, #52]	@ 0x34
 8006d3e:	f001 bb20 	b.w	8008382 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 8006d42:	4b1b      	ldr	r3, [pc, #108]	@ (8006db0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006d44:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006d48:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006d4c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006d50:	d108      	bne.n	8006d64 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
 8006d52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d54:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006d58:	d104      	bne.n	8006d64 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
    {
      frequency = LSI_VALUE;
 8006d5a:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8006d5e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006d60:	f001 bb0f 	b.w	8008382 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
    }
    /* Check if HSE is ready and if RTC clock selection is HSE_DIVx*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIVx))
 8006d64:	4b12      	ldr	r3, [pc, #72]	@ (8006db0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006d6c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006d70:	d119      	bne.n	8006da6 <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
 8006d72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d74:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006d78:	d115      	bne.n	8006da6 <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
    {
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8006d7a:	4b0d      	ldr	r3, [pc, #52]	@ (8006db0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006d7c:	69db      	ldr	r3, [r3, #28]
 8006d7e:	f403 537c 	and.w	r3, r3, #16128	@ 0x3f00
 8006d82:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006d86:	d30a      	bcc.n	8006d9e <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      {
        frequency = (HSE_VALUE / ((uint32_t)(__HAL_RCC_GET_RTC_HSE_PRESCALER() >> RCC_CFGR1_RTCPRE_Pos)));
 8006d88:	4b09      	ldr	r3, [pc, #36]	@ (8006db0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006d8a:	69db      	ldr	r3, [r3, #28]
 8006d8c:	0a1b      	lsrs	r3, r3, #8
 8006d8e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006d92:	4a08      	ldr	r2, [pc, #32]	@ (8006db4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8006d94:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d98:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8006d9a:	f001 baf2 	b.w	8008382 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
      }
      else
      {
        frequency = 0U;
 8006d9e:	2300      	movs	r3, #0
 8006da0:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8006da2:	f001 baee 	b.w	8008382 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>

    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 8006da6:	2300      	movs	r3, #0
 8006da8:	637b      	str	r3, [r7, #52]	@ 0x34
 8006daa:	f001 baea 	b.w	8008382 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 8006dae:	bf00      	nop
 8006db0:	44020c00 	.word	0x44020c00
 8006db4:	007a1200 	.word	0x007a1200
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    switch (PeriphClk)
 8006db8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006dbc:	f5a1 5480 	sub.w	r4, r1, #4096	@ 0x1000
 8006dc0:	ea50 0104 	orrs.w	r1, r0, r4
 8006dc4:	f000 8615 	beq.w	80079f2 <HAL_RCCEx_GetPeriphCLKFreq+0xcf2>
 8006dc8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006dcc:	2801      	cmp	r0, #1
 8006dce:	f571 5180 	sbcs.w	r1, r1, #4096	@ 0x1000
 8006dd2:	f081 82d3 	bcs.w	800837c <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 8006dd6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006dda:	f5a1 7400 	sub.w	r4, r1, #512	@ 0x200
 8006dde:	ea50 0104 	orrs.w	r1, r0, r4
 8006de2:	f000 84d8 	beq.w	8007796 <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
 8006de6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006dea:	2801      	cmp	r0, #1
 8006dec:	f571 7100 	sbcs.w	r1, r1, #512	@ 0x200
 8006df0:	f081 82c4 	bcs.w	800837c <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 8006df4:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006df8:	f1a1 0410 	sub.w	r4, r1, #16
 8006dfc:	ea50 0104 	orrs.w	r1, r0, r4
 8006e00:	f001 8288 	beq.w	8008314 <HAL_RCCEx_GetPeriphCLKFreq+0x1614>
 8006e04:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006e08:	2801      	cmp	r0, #1
 8006e0a:	f171 0110 	sbcs.w	r1, r1, #16
 8006e0e:	f081 82b5 	bcs.w	800837c <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 8006e12:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006e16:	f1a1 0408 	sub.w	r4, r1, #8
 8006e1a:	ea50 0104 	orrs.w	r1, r0, r4
 8006e1e:	f001 81fe 	beq.w	800821e <HAL_RCCEx_GetPeriphCLKFreq+0x151e>
 8006e22:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006e26:	2801      	cmp	r0, #1
 8006e28:	f171 0108 	sbcs.w	r1, r1, #8
 8006e2c:	f081 82a6 	bcs.w	800837c <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 8006e30:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006e34:	1f0c      	subs	r4, r1, #4
 8006e36:	ea50 0104 	orrs.w	r1, r0, r4
 8006e3a:	f000 8753 	beq.w	8007ce4 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>
 8006e3e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006e42:	2801      	cmp	r0, #1
 8006e44:	f171 0104 	sbcs.w	r1, r1, #4
 8006e48:	f081 8298 	bcs.w	800837c <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 8006e4c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006e50:	1e8c      	subs	r4, r1, #2
 8006e52:	ea50 0104 	orrs.w	r1, r0, r4
 8006e56:	f001 8173 	beq.w	8008140 <HAL_RCCEx_GetPeriphCLKFreq+0x1440>
 8006e5a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006e5e:	2801      	cmp	r0, #1
 8006e60:	f171 0102 	sbcs.w	r1, r1, #2
 8006e64:	f081 828a 	bcs.w	800837c <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 8006e68:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006e6c:	f100 4440 	add.w	r4, r0, #3221225472	@ 0xc0000000
 8006e70:	4321      	orrs	r1, r4
 8006e72:	f001 80fe 	beq.w	8008072 <HAL_RCCEx_GetPeriphCLKFreq+0x1372>
 8006e76:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006e7a:	4ccb      	ldr	r4, [pc, #812]	@ (80071a8 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>)
 8006e7c:	42a0      	cmp	r0, r4
 8006e7e:	f171 0100 	sbcs.w	r1, r1, #0
 8006e82:	f081 827b 	bcs.w	800837c <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 8006e86:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006e8a:	f100 4460 	add.w	r4, r0, #3758096384	@ 0xe0000000
 8006e8e:	4321      	orrs	r1, r4
 8006e90:	f001 8076 	beq.w	8007f80 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>
 8006e94:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006e98:	4cc4      	ldr	r4, [pc, #784]	@ (80071ac <HAL_RCCEx_GetPeriphCLKFreq+0x4ac>)
 8006e9a:	42a0      	cmp	r0, r4
 8006e9c:	f171 0100 	sbcs.w	r1, r1, #0
 8006ea0:	f081 826c 	bcs.w	800837c <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 8006ea4:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006ea8:	f100 4470 	add.w	r4, r0, #4026531840	@ 0xf0000000
 8006eac:	4321      	orrs	r1, r4
 8006eae:	f000 87b5 	beq.w	8007e1c <HAL_RCCEx_GetPeriphCLKFreq+0x111c>
 8006eb2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006eb6:	4cbe      	ldr	r4, [pc, #760]	@ (80071b0 <HAL_RCCEx_GetPeriphCLKFreq+0x4b0>)
 8006eb8:	42a0      	cmp	r0, r4
 8006eba:	f171 0100 	sbcs.w	r1, r1, #0
 8006ebe:	f081 825d 	bcs.w	800837c <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 8006ec2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006ec6:	f100 4478 	add.w	r4, r0, #4160749568	@ 0xf8000000
 8006eca:	4321      	orrs	r1, r4
 8006ecc:	f000 8738 	beq.w	8007d40 <HAL_RCCEx_GetPeriphCLKFreq+0x1040>
 8006ed0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006ed4:	4cb7      	ldr	r4, [pc, #732]	@ (80071b4 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>)
 8006ed6:	42a0      	cmp	r0, r4
 8006ed8:	f171 0100 	sbcs.w	r1, r1, #0
 8006edc:	f081 824e 	bcs.w	800837c <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 8006ee0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006ee4:	f100 447c 	add.w	r4, r0, #4227858432	@ 0xfc000000
 8006ee8:	4321      	orrs	r1, r4
 8006eea:	f001 81cd 	beq.w	8008288 <HAL_RCCEx_GetPeriphCLKFreq+0x1588>
 8006eee:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006ef2:	4cb1      	ldr	r4, [pc, #708]	@ (80071b8 <HAL_RCCEx_GetPeriphCLKFreq+0x4b8>)
 8006ef4:	42a0      	cmp	r0, r4
 8006ef6:	f171 0100 	sbcs.w	r1, r1, #0
 8006efa:	f081 823f 	bcs.w	800837c <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 8006efe:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006f02:	f5a0 0480 	sub.w	r4, r0, #4194304	@ 0x400000
 8006f06:	4321      	orrs	r1, r4
 8006f08:	f000 80d9 	beq.w	80070be <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 8006f0c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006f10:	4caa      	ldr	r4, [pc, #680]	@ (80071bc <HAL_RCCEx_GetPeriphCLKFreq+0x4bc>)
 8006f12:	42a0      	cmp	r0, r4
 8006f14:	f171 0100 	sbcs.w	r1, r1, #0
 8006f18:	f081 8230 	bcs.w	800837c <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 8006f1c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006f20:	f5a0 1400 	sub.w	r4, r0, #2097152	@ 0x200000
 8006f24:	4321      	orrs	r1, r4
 8006f26:	f000 83da 	beq.w	80076de <HAL_RCCEx_GetPeriphCLKFreq+0x9de>
 8006f2a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006f2e:	4ca4      	ldr	r4, [pc, #656]	@ (80071c0 <HAL_RCCEx_GetPeriphCLKFreq+0x4c0>)
 8006f30:	42a0      	cmp	r0, r4
 8006f32:	f171 0100 	sbcs.w	r1, r1, #0
 8006f36:	f081 8221 	bcs.w	800837c <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 8006f3a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006f3e:	f5a0 2480 	sub.w	r4, r0, #262144	@ 0x40000
 8006f42:	4321      	orrs	r1, r4
 8006f44:	f000 8627 	beq.w	8007b96 <HAL_RCCEx_GetPeriphCLKFreq+0xe96>
 8006f48:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006f4c:	4c9d      	ldr	r4, [pc, #628]	@ (80071c4 <HAL_RCCEx_GetPeriphCLKFreq+0x4c4>)
 8006f4e:	42a0      	cmp	r0, r4
 8006f50:	f171 0100 	sbcs.w	r1, r1, #0
 8006f54:	f081 8212 	bcs.w	800837c <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 8006f58:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006f5c:	f5a0 3400 	sub.w	r4, r0, #131072	@ 0x20000
 8006f60:	4321      	orrs	r1, r4
 8006f62:	f000 857a 	beq.w	8007a5a <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
 8006f66:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006f6a:	4c97      	ldr	r4, [pc, #604]	@ (80071c8 <HAL_RCCEx_GetPeriphCLKFreq+0x4c8>)
 8006f6c:	42a0      	cmp	r0, r4
 8006f6e:	f171 0100 	sbcs.w	r1, r1, #0
 8006f72:	f081 8203 	bcs.w	800837c <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 8006f76:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006f7a:	f5a0 3480 	sub.w	r4, r0, #65536	@ 0x10000
 8006f7e:	4321      	orrs	r1, r4
 8006f80:	f000 84fb 	beq.w	800797a <HAL_RCCEx_GetPeriphCLKFreq+0xc7a>
 8006f84:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006f88:	f1b0 1f01 	cmp.w	r0, #65537	@ 0x10001
 8006f8c:	f171 0100 	sbcs.w	r1, r1, #0
 8006f90:	f081 81f4 	bcs.w	800837c <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 8006f94:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006f98:	f5a0 4400 	sub.w	r4, r0, #32768	@ 0x8000
 8006f9c:	4321      	orrs	r1, r4
 8006f9e:	f000 84a9 	beq.w	80078f4 <HAL_RCCEx_GetPeriphCLKFreq+0xbf4>
 8006fa2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006fa6:	f248 0401 	movw	r4, #32769	@ 0x8001
 8006faa:	42a0      	cmp	r0, r4
 8006fac:	f171 0100 	sbcs.w	r1, r1, #0
 8006fb0:	f081 81e4 	bcs.w	800837c <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 8006fb4:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006fb8:	f5a0 4480 	sub.w	r4, r0, #16384	@ 0x4000
 8006fbc:	4321      	orrs	r1, r4
 8006fbe:	f000 8456 	beq.w	800786e <HAL_RCCEx_GetPeriphCLKFreq+0xb6e>
 8006fc2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006fc6:	f244 0401 	movw	r4, #16385	@ 0x4001
 8006fca:	42a0      	cmp	r0, r4
 8006fcc:	f171 0100 	sbcs.w	r1, r1, #0
 8006fd0:	f081 81d4 	bcs.w	800837c <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 8006fd4:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006fd8:	f5a0 5400 	sub.w	r4, r0, #8192	@ 0x2000
 8006fdc:	4321      	orrs	r1, r4
 8006fde:	f000 8403 	beq.w	80077e8 <HAL_RCCEx_GetPeriphCLKFreq+0xae8>
 8006fe2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006fe6:	f242 0401 	movw	r4, #8193	@ 0x2001
 8006fea:	42a0      	cmp	r0, r4
 8006fec:	f171 0100 	sbcs.w	r1, r1, #0
 8006ff0:	f081 81c4 	bcs.w	800837c <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 8006ff4:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006ff8:	2821      	cmp	r0, #33	@ 0x21
 8006ffa:	f171 0100 	sbcs.w	r1, r1, #0
 8006ffe:	d255      	bcs.n	80070ac <HAL_RCCEx_GetPeriphCLKFreq+0x3ac>
 8007000:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007004:	4301      	orrs	r1, r0
 8007006:	f001 81b9 	beq.w	800837c <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 800700a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800700e:	1e42      	subs	r2, r0, #1
 8007010:	f141 33ff 	adc.w	r3, r1, #4294967295
 8007014:	2a20      	cmp	r2, #32
 8007016:	f173 0100 	sbcs.w	r1, r3, #0
 800701a:	f081 81af 	bcs.w	800837c <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 800701e:	2a1f      	cmp	r2, #31
 8007020:	f201 81ac 	bhi.w	800837c <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 8007024:	a101      	add	r1, pc, #4	@ (adr r1, 800702c <HAL_RCCEx_GetPeriphCLKFreq+0x32c>)
 8007026:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800702a:	bf00      	nop
 800702c:	08007103 	.word	0x08007103
 8007030:	08007201 	.word	0x08007201
 8007034:	0800837d 	.word	0x0800837d
 8007038:	080072c1 	.word	0x080072c1
 800703c:	0800837d 	.word	0x0800837d
 8007040:	0800837d 	.word	0x0800837d
 8007044:	0800837d 	.word	0x0800837d
 8007048:	08007391 	.word	0x08007391
 800704c:	0800837d 	.word	0x0800837d
 8007050:	0800837d 	.word	0x0800837d
 8007054:	0800837d 	.word	0x0800837d
 8007058:	0800837d 	.word	0x0800837d
 800705c:	0800837d 	.word	0x0800837d
 8007060:	0800837d 	.word	0x0800837d
 8007064:	0800837d 	.word	0x0800837d
 8007068:	08007475 	.word	0x08007475
 800706c:	0800837d 	.word	0x0800837d
 8007070:	0800837d 	.word	0x0800837d
 8007074:	0800837d 	.word	0x0800837d
 8007078:	0800837d 	.word	0x0800837d
 800707c:	0800837d 	.word	0x0800837d
 8007080:	0800837d 	.word	0x0800837d
 8007084:	0800837d 	.word	0x0800837d
 8007088:	0800837d 	.word	0x0800837d
 800708c:	0800837d 	.word	0x0800837d
 8007090:	0800837d 	.word	0x0800837d
 8007094:	0800837d 	.word	0x0800837d
 8007098:	0800837d 	.word	0x0800837d
 800709c:	0800837d 	.word	0x0800837d
 80070a0:	0800837d 	.word	0x0800837d
 80070a4:	0800837d 	.word	0x0800837d
 80070a8:	0800754b 	.word	0x0800754b
 80070ac:	e9d7 2300 	ldrd	r2, r3, [r7]
 80070b0:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 80070b4:	430b      	orrs	r3, r1
 80070b6:	f000 82b3 	beq.w	8007620 <HAL_RCCEx_GetPeriphCLKFreq+0x920>
 80070ba:	f001 b95f 	b.w	800837c <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
        break;
#endif /* SAI2 */

#if defined(SDMMC1)
      case RCC_PERIPHCLK_SDMMC1:
        srcclk = __HAL_RCC_GET_SDMMC1_SOURCE();
 80070be:	4b43      	ldr	r3, [pc, #268]	@ (80071cc <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>)
 80070c0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80070c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80070c8:	633b      	str	r3, [r7, #48]	@ 0x30
        if (srcclk == RCC_SDMMC1CLKSOURCE_PLL1Q)
 80070ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d108      	bne.n	80070e2 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80070d0:	f107 0320 	add.w	r3, r7, #32
 80070d4:	4618      	mov	r0, r3
 80070d6:	f7ff f9cf 	bl	8006478 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80070da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070dc:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80070de:	f001 b950 	b.w	8008382 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if (srcclk == RCC_SDMMC1CLKSOURCE_PLL2R)
 80070e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070e4:	2b40      	cmp	r3, #64	@ 0x40
 80070e6:	d108      	bne.n	80070fa <HAL_RCCEx_GetPeriphCLKFreq+0x3fa>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80070e8:	f107 0314 	add.w	r3, r7, #20
 80070ec:	4618      	mov	r0, r3
 80070ee:	f7ff fb2f 	bl	8006750 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 80070f2:	69fb      	ldr	r3, [r7, #28]
 80070f4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80070f6:	f001 b944 	b.w	8008382 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
          frequency = 0U;
 80070fa:	2300      	movs	r3, #0
 80070fc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80070fe:	f001 b940 	b.w	8008382 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        break;
#endif /* SDMMC2 */

      case RCC_PERIPHCLK_USART1:
        /* Get the current USART1 source */
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8007102:	4b32      	ldr	r3, [pc, #200]	@ (80071cc <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>)
 8007104:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007108:	f003 0307 	and.w	r3, r3, #7
 800710c:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 800710e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007110:	2b00      	cmp	r3, #0
 8007112:	d104      	bne.n	800711e <HAL_RCCEx_GetPeriphCLKFreq+0x41e>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 8007114:	f7fd ffc4 	bl	80050a0 <HAL_RCC_GetPCLK2Freq>
 8007118:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART1 */
        else
        {
          frequency = 0U;
        }
        break;
 800711a:	f001 b932 	b.w	8008382 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL2Q))
 800711e:	4b2b      	ldr	r3, [pc, #172]	@ (80071cc <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>)
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007126:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800712a:	d10a      	bne.n	8007142 <HAL_RCCEx_GetPeriphCLKFreq+0x442>
 800712c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800712e:	2b01      	cmp	r3, #1
 8007130:	d107      	bne.n	8007142 <HAL_RCCEx_GetPeriphCLKFreq+0x442>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007132:	f107 0314 	add.w	r3, r7, #20
 8007136:	4618      	mov	r0, r3
 8007138:	f7ff fb0a 	bl	8006750 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800713c:	69bb      	ldr	r3, [r7, #24]
 800713e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007140:	e05c      	b.n	80071fc <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL3Q))
 8007142:	4b22      	ldr	r3, [pc, #136]	@ (80071cc <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>)
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800714a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800714e:	d10a      	bne.n	8007166 <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 8007150:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007152:	2b02      	cmp	r3, #2
 8007154:	d107      	bne.n	8007166 <HAL_RCCEx_GetPeriphCLKFreq+0x466>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007156:	f107 0308 	add.w	r3, r7, #8
 800715a:	4618      	mov	r0, r3
 800715c:	f7ff fc64 	bl	8006a28 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	637b      	str	r3, [r7, #52]	@ 0x34
 8007164:	e04a      	b.n	80071fc <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 8007166:	4b19      	ldr	r3, [pc, #100]	@ (80071cc <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>)
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	f003 0302 	and.w	r3, r3, #2
 800716e:	2b02      	cmp	r3, #2
 8007170:	d10c      	bne.n	800718c <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
 8007172:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007174:	2b03      	cmp	r3, #3
 8007176:	d109      	bne.n	800718c <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007178:	4b14      	ldr	r3, [pc, #80]	@ (80071cc <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>)
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	08db      	lsrs	r3, r3, #3
 800717e:	f003 0303 	and.w	r3, r3, #3
 8007182:	4a13      	ldr	r2, [pc, #76]	@ (80071d0 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>)
 8007184:	fa22 f303 	lsr.w	r3, r2, r3
 8007188:	637b      	str	r3, [r7, #52]	@ 0x34
 800718a:	e037      	b.n	80071fc <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_CSI))
 800718c:	4b0f      	ldr	r3, [pc, #60]	@ (80071cc <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>)
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007194:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007198:	d11e      	bne.n	80071d8 <HAL_RCCEx_GetPeriphCLKFreq+0x4d8>
 800719a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800719c:	2b04      	cmp	r3, #4
 800719e:	d11b      	bne.n	80071d8 <HAL_RCCEx_GetPeriphCLKFreq+0x4d8>
          frequency = CSI_VALUE;
 80071a0:	4b0c      	ldr	r3, [pc, #48]	@ (80071d4 <HAL_RCCEx_GetPeriphCLKFreq+0x4d4>)
 80071a2:	637b      	str	r3, [r7, #52]	@ 0x34
 80071a4:	e02a      	b.n	80071fc <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
 80071a6:	bf00      	nop
 80071a8:	40000001 	.word	0x40000001
 80071ac:	20000001 	.word	0x20000001
 80071b0:	10000001 	.word	0x10000001
 80071b4:	08000001 	.word	0x08000001
 80071b8:	04000001 	.word	0x04000001
 80071bc:	00400001 	.word	0x00400001
 80071c0:	00200001 	.word	0x00200001
 80071c4:	00040001 	.word	0x00040001
 80071c8:	00020001 	.word	0x00020001
 80071cc:	44020c00 	.word	0x44020c00
 80071d0:	03d09000 	.word	0x03d09000
 80071d4:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 80071d8:	4ba3      	ldr	r3, [pc, #652]	@ (8007468 <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 80071da:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80071de:	f003 0302 	and.w	r3, r3, #2
 80071e2:	2b02      	cmp	r3, #2
 80071e4:	d106      	bne.n	80071f4 <HAL_RCCEx_GetPeriphCLKFreq+0x4f4>
 80071e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071e8:	2b05      	cmp	r3, #5
 80071ea:	d103      	bne.n	80071f4 <HAL_RCCEx_GetPeriphCLKFreq+0x4f4>
          frequency = LSE_VALUE;
 80071ec:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80071f0:	637b      	str	r3, [r7, #52]	@ 0x34
 80071f2:	e003      	b.n	80071fc <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
          frequency = 0U;
 80071f4:	2300      	movs	r3, #0
 80071f6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80071f8:	f001 b8c3 	b.w	8008382 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 80071fc:	f001 b8c1 	b.w	8008382 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>

      case RCC_PERIPHCLK_USART2:
        /* Get the current USART2 source */
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8007200:	4b99      	ldr	r3, [pc, #612]	@ (8007468 <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 8007202:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007206:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800720a:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 800720c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800720e:	2b00      	cmp	r3, #0
 8007210:	d104      	bne.n	800721c <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007212:	f7fd ff2f 	bl	8005074 <HAL_RCC_GetPCLK1Freq>
 8007216:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART2 */
        else
        {
          frequency = 0U;
        }
        break;
 8007218:	f001 b8b3 	b.w	8008382 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART2CLKSOURCE_PLL2Q))
 800721c:	4b92      	ldr	r3, [pc, #584]	@ (8007468 <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007224:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007228:	d10a      	bne.n	8007240 <HAL_RCCEx_GetPeriphCLKFreq+0x540>
 800722a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800722c:	2b08      	cmp	r3, #8
 800722e:	d107      	bne.n	8007240 <HAL_RCCEx_GetPeriphCLKFreq+0x540>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007230:	f107 0314 	add.w	r3, r7, #20
 8007234:	4618      	mov	r0, r3
 8007236:	f7ff fa8b 	bl	8006750 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800723a:	69bb      	ldr	r3, [r7, #24]
 800723c:	637b      	str	r3, [r7, #52]	@ 0x34
 800723e:	e03d      	b.n	80072bc <HAL_RCCEx_GetPeriphCLKFreq+0x5bc>
        else if ((srcclk == RCC_USART2CLKSOURCE_PLL3Q))
 8007240:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007242:	2b10      	cmp	r3, #16
 8007244:	d108      	bne.n	8007258 <HAL_RCCEx_GetPeriphCLKFreq+0x558>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007246:	f107 0308 	add.w	r3, r7, #8
 800724a:	4618      	mov	r0, r3
 800724c:	f7ff fbec 	bl	8006a28 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007254:	f001 b895 	b.w	8008382 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 8007258:	4b83      	ldr	r3, [pc, #524]	@ (8007468 <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	f003 0302 	and.w	r3, r3, #2
 8007260:	2b02      	cmp	r3, #2
 8007262:	d10c      	bne.n	800727e <HAL_RCCEx_GetPeriphCLKFreq+0x57e>
 8007264:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007266:	2b18      	cmp	r3, #24
 8007268:	d109      	bne.n	800727e <HAL_RCCEx_GetPeriphCLKFreq+0x57e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800726a:	4b7f      	ldr	r3, [pc, #508]	@ (8007468 <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	08db      	lsrs	r3, r3, #3
 8007270:	f003 0303 	and.w	r3, r3, #3
 8007274:	4a7d      	ldr	r2, [pc, #500]	@ (800746c <HAL_RCCEx_GetPeriphCLKFreq+0x76c>)
 8007276:	fa22 f303 	lsr.w	r3, r2, r3
 800727a:	637b      	str	r3, [r7, #52]	@ 0x34
 800727c:	e01e      	b.n	80072bc <HAL_RCCEx_GetPeriphCLKFreq+0x5bc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_CSI))
 800727e:	4b7a      	ldr	r3, [pc, #488]	@ (8007468 <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007286:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800728a:	d105      	bne.n	8007298 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
 800728c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800728e:	2b20      	cmp	r3, #32
 8007290:	d102      	bne.n	8007298 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
          frequency = CSI_VALUE;
 8007292:	4b77      	ldr	r3, [pc, #476]	@ (8007470 <HAL_RCCEx_GetPeriphCLKFreq+0x770>)
 8007294:	637b      	str	r3, [r7, #52]	@ 0x34
 8007296:	e011      	b.n	80072bc <HAL_RCCEx_GetPeriphCLKFreq+0x5bc>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 8007298:	4b73      	ldr	r3, [pc, #460]	@ (8007468 <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 800729a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800729e:	f003 0302 	and.w	r3, r3, #2
 80072a2:	2b02      	cmp	r3, #2
 80072a4:	d106      	bne.n	80072b4 <HAL_RCCEx_GetPeriphCLKFreq+0x5b4>
 80072a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072a8:	2b28      	cmp	r3, #40	@ 0x28
 80072aa:	d103      	bne.n	80072b4 <HAL_RCCEx_GetPeriphCLKFreq+0x5b4>
          frequency = LSE_VALUE;
 80072ac:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80072b0:	637b      	str	r3, [r7, #52]	@ 0x34
 80072b2:	e003      	b.n	80072bc <HAL_RCCEx_GetPeriphCLKFreq+0x5bc>
          frequency = 0U;
 80072b4:	2300      	movs	r3, #0
 80072b6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80072b8:	f001 b863 	b.w	8008382 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 80072bc:	f001 b861 	b.w	8008382 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>

      case RCC_PERIPHCLK_USART3:
        /* Get the current USART3 source */
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 80072c0:	4b69      	ldr	r3, [pc, #420]	@ (8007468 <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 80072c2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80072c6:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 80072ca:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 80072cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d104      	bne.n	80072dc <HAL_RCCEx_GetPeriphCLKFreq+0x5dc>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80072d2:	f7fd fecf 	bl	8005074 <HAL_RCC_GetPCLK1Freq>
 80072d6:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART3 */
        else
        {
          frequency = 0U;
        }
        break;
 80072d8:	f001 b853 	b.w	8008382 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL2Q))
 80072dc:	4b62      	ldr	r3, [pc, #392]	@ (8007468 <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80072e4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80072e8:	d10a      	bne.n	8007300 <HAL_RCCEx_GetPeriphCLKFreq+0x600>
 80072ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072ec:	2b40      	cmp	r3, #64	@ 0x40
 80072ee:	d107      	bne.n	8007300 <HAL_RCCEx_GetPeriphCLKFreq+0x600>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80072f0:	f107 0314 	add.w	r3, r7, #20
 80072f4:	4618      	mov	r0, r3
 80072f6:	f7ff fa2b 	bl	8006750 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80072fa:	69bb      	ldr	r3, [r7, #24]
 80072fc:	637b      	str	r3, [r7, #52]	@ 0x34
 80072fe:	e045      	b.n	800738c <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL3Q))
 8007300:	4b59      	ldr	r3, [pc, #356]	@ (8007468 <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007308:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800730c:	d10a      	bne.n	8007324 <HAL_RCCEx_GetPeriphCLKFreq+0x624>
 800730e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007310:	2b80      	cmp	r3, #128	@ 0x80
 8007312:	d107      	bne.n	8007324 <HAL_RCCEx_GetPeriphCLKFreq+0x624>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007314:	f107 0308 	add.w	r3, r7, #8
 8007318:	4618      	mov	r0, r3
 800731a:	f7ff fb85 	bl	8006a28 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	637b      	str	r3, [r7, #52]	@ 0x34
 8007322:	e033      	b.n	800738c <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 8007324:	4b50      	ldr	r3, [pc, #320]	@ (8007468 <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	f003 0302 	and.w	r3, r3, #2
 800732c:	2b02      	cmp	r3, #2
 800732e:	d10c      	bne.n	800734a <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
 8007330:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007332:	2bc0      	cmp	r3, #192	@ 0xc0
 8007334:	d109      	bne.n	800734a <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007336:	4b4c      	ldr	r3, [pc, #304]	@ (8007468 <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	08db      	lsrs	r3, r3, #3
 800733c:	f003 0303 	and.w	r3, r3, #3
 8007340:	4a4a      	ldr	r2, [pc, #296]	@ (800746c <HAL_RCCEx_GetPeriphCLKFreq+0x76c>)
 8007342:	fa22 f303 	lsr.w	r3, r2, r3
 8007346:	637b      	str	r3, [r7, #52]	@ 0x34
 8007348:	e020      	b.n	800738c <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_CSI))
 800734a:	4b47      	ldr	r3, [pc, #284]	@ (8007468 <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007352:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007356:	d106      	bne.n	8007366 <HAL_RCCEx_GetPeriphCLKFreq+0x666>
 8007358:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800735a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800735e:	d102      	bne.n	8007366 <HAL_RCCEx_GetPeriphCLKFreq+0x666>
          frequency = CSI_VALUE;
 8007360:	4b43      	ldr	r3, [pc, #268]	@ (8007470 <HAL_RCCEx_GetPeriphCLKFreq+0x770>)
 8007362:	637b      	str	r3, [r7, #52]	@ 0x34
 8007364:	e012      	b.n	800738c <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 8007366:	4b40      	ldr	r3, [pc, #256]	@ (8007468 <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 8007368:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800736c:	f003 0302 	and.w	r3, r3, #2
 8007370:	2b02      	cmp	r3, #2
 8007372:	d107      	bne.n	8007384 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 8007374:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007376:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800737a:	d103      	bne.n	8007384 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
          frequency = LSE_VALUE;
 800737c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007380:	637b      	str	r3, [r7, #52]	@ 0x34
 8007382:	e003      	b.n	800738c <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
          frequency = 0U;
 8007384:	2300      	movs	r3, #0
 8007386:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007388:	f000 bffb 	b.w	8008382 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 800738c:	f000 bff9 	b.w	8008382 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>

#if defined(UART4)
      case RCC_PERIPHCLK_UART4:
        /* Get the current UART4 source */
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8007390:	4b35      	ldr	r3, [pc, #212]	@ (8007468 <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 8007392:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007396:	f403 6360 	and.w	r3, r3, #3584	@ 0xe00
 800739a:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 800739c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d104      	bne.n	80073ac <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80073a2:	f7fd fe67 	bl	8005074 <HAL_RCC_GetPCLK1Freq>
 80073a6:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART4 */
        else
        {
          frequency = 0U;
        }
        break;
 80073a8:	f000 bfeb 	b.w	8008382 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART4CLKSOURCE_PLL2Q))
 80073ac:	4b2e      	ldr	r3, [pc, #184]	@ (8007468 <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80073b4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80073b8:	d10b      	bne.n	80073d2 <HAL_RCCEx_GetPeriphCLKFreq+0x6d2>
 80073ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073bc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80073c0:	d107      	bne.n	80073d2 <HAL_RCCEx_GetPeriphCLKFreq+0x6d2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80073c2:	f107 0314 	add.w	r3, r7, #20
 80073c6:	4618      	mov	r0, r3
 80073c8:	f7ff f9c2 	bl	8006750 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80073cc:	69bb      	ldr	r3, [r7, #24]
 80073ce:	637b      	str	r3, [r7, #52]	@ 0x34
 80073d0:	e047      	b.n	8007462 <HAL_RCCEx_GetPeriphCLKFreq+0x762>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART4CLKSOURCE_PLL3Q))
 80073d2:	4b25      	ldr	r3, [pc, #148]	@ (8007468 <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80073da:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80073de:	d10b      	bne.n	80073f8 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 80073e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80073e6:	d107      	bne.n	80073f8 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80073e8:	f107 0308 	add.w	r3, r7, #8
 80073ec:	4618      	mov	r0, r3
 80073ee:	f7ff fb1b 	bl	8006a28 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	637b      	str	r3, [r7, #52]	@ 0x34
 80073f6:	e034      	b.n	8007462 <HAL_RCCEx_GetPeriphCLKFreq+0x762>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 80073f8:	4b1b      	ldr	r3, [pc, #108]	@ (8007468 <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	f003 0302 	and.w	r3, r3, #2
 8007400:	2b02      	cmp	r3, #2
 8007402:	d10d      	bne.n	8007420 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
 8007404:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007406:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800740a:	d109      	bne.n	8007420 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800740c:	4b16      	ldr	r3, [pc, #88]	@ (8007468 <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	08db      	lsrs	r3, r3, #3
 8007412:	f003 0303 	and.w	r3, r3, #3
 8007416:	4a15      	ldr	r2, [pc, #84]	@ (800746c <HAL_RCCEx_GetPeriphCLKFreq+0x76c>)
 8007418:	fa22 f303 	lsr.w	r3, r2, r3
 800741c:	637b      	str	r3, [r7, #52]	@ 0x34
 800741e:	e020      	b.n	8007462 <HAL_RCCEx_GetPeriphCLKFreq+0x762>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_CSI))
 8007420:	4b11      	ldr	r3, [pc, #68]	@ (8007468 <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007428:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800742c:	d106      	bne.n	800743c <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
 800742e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007430:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007434:	d102      	bne.n	800743c <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
          frequency = CSI_VALUE;
 8007436:	4b0e      	ldr	r3, [pc, #56]	@ (8007470 <HAL_RCCEx_GetPeriphCLKFreq+0x770>)
 8007438:	637b      	str	r3, [r7, #52]	@ 0x34
 800743a:	e012      	b.n	8007462 <HAL_RCCEx_GetPeriphCLKFreq+0x762>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 800743c:	4b0a      	ldr	r3, [pc, #40]	@ (8007468 <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 800743e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007442:	f003 0302 	and.w	r3, r3, #2
 8007446:	2b02      	cmp	r3, #2
 8007448:	d107      	bne.n	800745a <HAL_RCCEx_GetPeriphCLKFreq+0x75a>
 800744a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800744c:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8007450:	d103      	bne.n	800745a <HAL_RCCEx_GetPeriphCLKFreq+0x75a>
          frequency = LSE_VALUE;
 8007452:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007456:	637b      	str	r3, [r7, #52]	@ 0x34
 8007458:	e003      	b.n	8007462 <HAL_RCCEx_GetPeriphCLKFreq+0x762>
          frequency = 0U;
 800745a:	2300      	movs	r3, #0
 800745c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800745e:	f000 bf90 	b.w	8008382 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 8007462:	f000 bf8e 	b.w	8008382 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 8007466:	bf00      	nop
 8007468:	44020c00 	.word	0x44020c00
 800746c:	03d09000 	.word	0x03d09000
 8007470:	003d0900 	.word	0x003d0900
#endif /* UART4 */

#if defined(UART5)
      case RCC_PERIPHCLK_UART5:
        /* Get the current UART5 source */
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8007474:	4ba5      	ldr	r3, [pc, #660]	@ (800770c <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 8007476:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800747a:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800747e:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 8007480:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007482:	2b00      	cmp	r3, #0
 8007484:	d104      	bne.n	8007490 <HAL_RCCEx_GetPeriphCLKFreq+0x790>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007486:	f7fd fdf5 	bl	8005074 <HAL_RCC_GetPCLK1Freq>
 800748a:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART5 */
        else
        {
          frequency = 0U;
        }
        break;
 800748c:	f000 bf79 	b.w	8008382 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART5CLKSOURCE_PLL2Q))
 8007490:	4b9e      	ldr	r3, [pc, #632]	@ (800770c <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007498:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800749c:	d10b      	bne.n	80074b6 <HAL_RCCEx_GetPeriphCLKFreq+0x7b6>
 800749e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074a0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80074a4:	d107      	bne.n	80074b6 <HAL_RCCEx_GetPeriphCLKFreq+0x7b6>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80074a6:	f107 0314 	add.w	r3, r7, #20
 80074aa:	4618      	mov	r0, r3
 80074ac:	f7ff f950 	bl	8006750 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80074b0:	69bb      	ldr	r3, [r7, #24]
 80074b2:	637b      	str	r3, [r7, #52]	@ 0x34
 80074b4:	e047      	b.n	8007546 <HAL_RCCEx_GetPeriphCLKFreq+0x846>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART5CLKSOURCE_PLL3Q))
 80074b6:	4b95      	ldr	r3, [pc, #596]	@ (800770c <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80074be:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80074c2:	d10b      	bne.n	80074dc <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
 80074c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074c6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80074ca:	d107      	bne.n	80074dc <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80074cc:	f107 0308 	add.w	r3, r7, #8
 80074d0:	4618      	mov	r0, r3
 80074d2:	f7ff faa9 	bl	8006a28 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	637b      	str	r3, [r7, #52]	@ 0x34
 80074da:	e034      	b.n	8007546 <HAL_RCCEx_GetPeriphCLKFreq+0x846>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 80074dc:	4b8b      	ldr	r3, [pc, #556]	@ (800770c <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	f003 0302 	and.w	r3, r3, #2
 80074e4:	2b02      	cmp	r3, #2
 80074e6:	d10d      	bne.n	8007504 <HAL_RCCEx_GetPeriphCLKFreq+0x804>
 80074e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074ea:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80074ee:	d109      	bne.n	8007504 <HAL_RCCEx_GetPeriphCLKFreq+0x804>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80074f0:	4b86      	ldr	r3, [pc, #536]	@ (800770c <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	08db      	lsrs	r3, r3, #3
 80074f6:	f003 0303 	and.w	r3, r3, #3
 80074fa:	4a85      	ldr	r2, [pc, #532]	@ (8007710 <HAL_RCCEx_GetPeriphCLKFreq+0xa10>)
 80074fc:	fa22 f303 	lsr.w	r3, r2, r3
 8007500:	637b      	str	r3, [r7, #52]	@ 0x34
 8007502:	e020      	b.n	8007546 <HAL_RCCEx_GetPeriphCLKFreq+0x846>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_CSI))
 8007504:	4b81      	ldr	r3, [pc, #516]	@ (800770c <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800750c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007510:	d106      	bne.n	8007520 <HAL_RCCEx_GetPeriphCLKFreq+0x820>
 8007512:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007514:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007518:	d102      	bne.n	8007520 <HAL_RCCEx_GetPeriphCLKFreq+0x820>
          frequency = CSI_VALUE;
 800751a:	4b7e      	ldr	r3, [pc, #504]	@ (8007714 <HAL_RCCEx_GetPeriphCLKFreq+0xa14>)
 800751c:	637b      	str	r3, [r7, #52]	@ 0x34
 800751e:	e012      	b.n	8007546 <HAL_RCCEx_GetPeriphCLKFreq+0x846>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 8007520:	4b7a      	ldr	r3, [pc, #488]	@ (800770c <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 8007522:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007526:	f003 0302 	and.w	r3, r3, #2
 800752a:	2b02      	cmp	r3, #2
 800752c:	d107      	bne.n	800753e <HAL_RCCEx_GetPeriphCLKFreq+0x83e>
 800752e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007530:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8007534:	d103      	bne.n	800753e <HAL_RCCEx_GetPeriphCLKFreq+0x83e>
          frequency = LSE_VALUE;
 8007536:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800753a:	637b      	str	r3, [r7, #52]	@ 0x34
 800753c:	e003      	b.n	8007546 <HAL_RCCEx_GetPeriphCLKFreq+0x846>
          frequency = 0U;
 800753e:	2300      	movs	r3, #0
 8007540:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007542:	f000 bf1e 	b.w	8008382 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 8007546:	f000 bf1c 	b.w	8008382 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
#endif /* UART5 */

#if defined(USART6)
      case RCC_PERIPHCLK_USART6:
        /* Get the current USART6 source */
        srcclk = __HAL_RCC_GET_USART6_SOURCE();
 800754a:	4b70      	ldr	r3, [pc, #448]	@ (800770c <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 800754c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007550:	f403 3360 	and.w	r3, r3, #229376	@ 0x38000
 8007554:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART6CLKSOURCE_PCLK1)
 8007556:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007558:	2b00      	cmp	r3, #0
 800755a:	d104      	bne.n	8007566 <HAL_RCCEx_GetPeriphCLKFreq+0x866>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800755c:	f7fd fd8a 	bl	8005074 <HAL_RCC_GetPCLK1Freq>
 8007560:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART6 */
        else
        {
          frequency = 0U;
        }
        break;
 8007562:	f000 bf0e 	b.w	8008382 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART6CLKSOURCE_PLL2Q))
 8007566:	4b69      	ldr	r3, [pc, #420]	@ (800770c <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800756e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007572:	d10b      	bne.n	800758c <HAL_RCCEx_GetPeriphCLKFreq+0x88c>
 8007574:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007576:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800757a:	d107      	bne.n	800758c <HAL_RCCEx_GetPeriphCLKFreq+0x88c>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800757c:	f107 0314 	add.w	r3, r7, #20
 8007580:	4618      	mov	r0, r3
 8007582:	f7ff f8e5 	bl	8006750 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007586:	69bb      	ldr	r3, [r7, #24]
 8007588:	637b      	str	r3, [r7, #52]	@ 0x34
 800758a:	e047      	b.n	800761c <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART6CLKSOURCE_PLL3Q))
 800758c:	4b5f      	ldr	r3, [pc, #380]	@ (800770c <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007594:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007598:	d10b      	bne.n	80075b2 <HAL_RCCEx_GetPeriphCLKFreq+0x8b2>
 800759a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800759c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80075a0:	d107      	bne.n	80075b2 <HAL_RCCEx_GetPeriphCLKFreq+0x8b2>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80075a2:	f107 0308 	add.w	r3, r7, #8
 80075a6:	4618      	mov	r0, r3
 80075a8:	f7ff fa3e 	bl	8006a28 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	637b      	str	r3, [r7, #52]	@ 0x34
 80075b0:	e034      	b.n	800761c <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART6CLKSOURCE_HSI))
 80075b2:	4b56      	ldr	r3, [pc, #344]	@ (800770c <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	f003 0302 	and.w	r3, r3, #2
 80075ba:	2b02      	cmp	r3, #2
 80075bc:	d10d      	bne.n	80075da <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
 80075be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075c0:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 80075c4:	d109      	bne.n	80075da <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80075c6:	4b51      	ldr	r3, [pc, #324]	@ (800770c <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	08db      	lsrs	r3, r3, #3
 80075cc:	f003 0303 	and.w	r3, r3, #3
 80075d0:	4a4f      	ldr	r2, [pc, #316]	@ (8007710 <HAL_RCCEx_GetPeriphCLKFreq+0xa10>)
 80075d2:	fa22 f303 	lsr.w	r3, r2, r3
 80075d6:	637b      	str	r3, [r7, #52]	@ 0x34
 80075d8:	e020      	b.n	800761c <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART6CLKSOURCE_CSI))
 80075da:	4b4c      	ldr	r3, [pc, #304]	@ (800770c <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80075e2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80075e6:	d106      	bne.n	80075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x8f6>
 80075e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075ea:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80075ee:	d102      	bne.n	80075f6 <HAL_RCCEx_GetPeriphCLKFreq+0x8f6>
          frequency = CSI_VALUE;
 80075f0:	4b48      	ldr	r3, [pc, #288]	@ (8007714 <HAL_RCCEx_GetPeriphCLKFreq+0xa14>)
 80075f2:	637b      	str	r3, [r7, #52]	@ 0x34
 80075f4:	e012      	b.n	800761c <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART6CLKSOURCE_LSE))
 80075f6:	4b45      	ldr	r3, [pc, #276]	@ (800770c <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 80075f8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80075fc:	f003 0302 	and.w	r3, r3, #2
 8007600:	2b02      	cmp	r3, #2
 8007602:	d107      	bne.n	8007614 <HAL_RCCEx_GetPeriphCLKFreq+0x914>
 8007604:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007606:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 800760a:	d103      	bne.n	8007614 <HAL_RCCEx_GetPeriphCLKFreq+0x914>
          frequency = LSE_VALUE;
 800760c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007610:	637b      	str	r3, [r7, #52]	@ 0x34
 8007612:	e003      	b.n	800761c <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
          frequency = 0U;
 8007614:	2300      	movs	r3, #0
 8007616:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007618:	f000 beb3 	b.w	8008382 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 800761c:	f000 beb1 	b.w	8008382 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        break;
#endif /* UART12 */

      case RCC_PERIPHCLK_LPUART1:
        /* Get the current LPUART1 source */
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8007620:	4b3a      	ldr	r3, [pc, #232]	@ (800770c <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 8007622:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007626:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800762a:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 800762c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800762e:	2b00      	cmp	r3, #0
 8007630:	d104      	bne.n	800763c <HAL_RCCEx_GetPeriphCLKFreq+0x93c>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8007632:	f7fd fd4b 	bl	80050cc <HAL_RCC_GetPCLK3Freq>
 8007636:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for LPUART1 */
        else
        {
          frequency = 0U;
        }
        break;
 8007638:	f000 bea3 	b.w	8008382 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL2Q)
 800763c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800763e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007642:	d108      	bne.n	8007656 <HAL_RCCEx_GetPeriphCLKFreq+0x956>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007644:	f107 0314 	add.w	r3, r7, #20
 8007648:	4618      	mov	r0, r3
 800764a:	f7ff f881 	bl	8006750 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800764e:	69bb      	ldr	r3, [r7, #24]
 8007650:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007652:	f000 be96 	b.w	8008382 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL3Q)
 8007656:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007658:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800765c:	d108      	bne.n	8007670 <HAL_RCCEx_GetPeriphCLKFreq+0x970>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800765e:	f107 0308 	add.w	r3, r7, #8
 8007662:	4618      	mov	r0, r3
 8007664:	f7ff f9e0 	bl	8006a28 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800766c:	f000 be89 	b.w	8008382 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 8007670:	4b26      	ldr	r3, [pc, #152]	@ (800770c <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	f003 0302 	and.w	r3, r3, #2
 8007678:	2b02      	cmp	r3, #2
 800767a:	d10d      	bne.n	8007698 <HAL_RCCEx_GetPeriphCLKFreq+0x998>
 800767c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800767e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007682:	d109      	bne.n	8007698 <HAL_RCCEx_GetPeriphCLKFreq+0x998>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007684:	4b21      	ldr	r3, [pc, #132]	@ (800770c <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	08db      	lsrs	r3, r3, #3
 800768a:	f003 0303 	and.w	r3, r3, #3
 800768e:	4a20      	ldr	r2, [pc, #128]	@ (8007710 <HAL_RCCEx_GetPeriphCLKFreq+0xa10>)
 8007690:	fa22 f303 	lsr.w	r3, r2, r3
 8007694:	637b      	str	r3, [r7, #52]	@ 0x34
 8007696:	e020      	b.n	80076da <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_CSI))
 8007698:	4b1c      	ldr	r3, [pc, #112]	@ (800770c <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80076a0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80076a4:	d106      	bne.n	80076b4 <HAL_RCCEx_GetPeriphCLKFreq+0x9b4>
 80076a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076a8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80076ac:	d102      	bne.n	80076b4 <HAL_RCCEx_GetPeriphCLKFreq+0x9b4>
          frequency = CSI_VALUE;
 80076ae:	4b19      	ldr	r3, [pc, #100]	@ (8007714 <HAL_RCCEx_GetPeriphCLKFreq+0xa14>)
 80076b0:	637b      	str	r3, [r7, #52]	@ 0x34
 80076b2:	e012      	b.n	80076da <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 80076b4:	4b15      	ldr	r3, [pc, #84]	@ (800770c <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 80076b6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80076ba:	f003 0302 	and.w	r3, r3, #2
 80076be:	2b02      	cmp	r3, #2
 80076c0:	d107      	bne.n	80076d2 <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
 80076c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076c4:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80076c8:	d103      	bne.n	80076d2 <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
          frequency = LSE_VALUE;
 80076ca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80076ce:	637b      	str	r3, [r7, #52]	@ 0x34
 80076d0:	e003      	b.n	80076da <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
          frequency = 0U;
 80076d2:	2300      	movs	r3, #0
 80076d4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80076d6:	f000 be54 	b.w	8008382 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 80076da:	f000 be52 	b.w	8008382 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>

      case RCC_PERIPHCLK_ADCDAC:
        /* Get the current ADCDAC source */
        srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 80076de:	4b0b      	ldr	r3, [pc, #44]	@ (800770c <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 80076e0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80076e4:	f003 0307 	and.w	r3, r3, #7
 80076e8:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 80076ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d104      	bne.n	80076fa <HAL_RCCEx_GetPeriphCLKFreq+0x9fa>
        {
          frequency = HAL_RCC_GetHCLKFreq();
 80076f0:	f7fd fca4 	bl	800503c <HAL_RCC_GetHCLKFreq>
 80076f4:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for ADCDAC */
        else
        {
          frequency = 0U;
        }
        break;
 80076f6:	f000 be44 	b.w	8008382 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 80076fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076fc:	2b01      	cmp	r3, #1
 80076fe:	d10b      	bne.n	8007718 <HAL_RCCEx_GetPeriphCLKFreq+0xa18>
          frequency = HAL_RCC_GetSysClockFreq();
 8007700:	f7fd fb70 	bl	8004de4 <HAL_RCC_GetSysClockFreq>
 8007704:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8007706:	f000 be3c 	b.w	8008382 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 800770a:	bf00      	nop
 800770c:	44020c00 	.word	0x44020c00
 8007710:	03d09000 	.word	0x03d09000
 8007714:	003d0900 	.word	0x003d0900
        else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2R)
 8007718:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800771a:	2b02      	cmp	r3, #2
 800771c:	d108      	bne.n	8007730 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800771e:	f107 0314 	add.w	r3, r7, #20
 8007722:	4618      	mov	r0, r3
 8007724:	f7ff f814 	bl	8006750 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8007728:	69fb      	ldr	r3, [r7, #28]
 800772a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800772c:	f000 be29 	b.w	8008382 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 8007730:	4b9f      	ldr	r3, [pc, #636]	@ (80079b0 <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007738:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800773c:	d105      	bne.n	800774a <HAL_RCCEx_GetPeriphCLKFreq+0xa4a>
 800773e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007740:	2b03      	cmp	r3, #3
 8007742:	d102      	bne.n	800774a <HAL_RCCEx_GetPeriphCLKFreq+0xa4a>
          frequency = HSE_VALUE;
 8007744:	4b9b      	ldr	r3, [pc, #620]	@ (80079b4 <HAL_RCCEx_GetPeriphCLKFreq+0xcb4>)
 8007746:	637b      	str	r3, [r7, #52]	@ 0x34
 8007748:	e023      	b.n	8007792 <HAL_RCCEx_GetPeriphCLKFreq+0xa92>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 800774a:	4b99      	ldr	r3, [pc, #612]	@ (80079b0 <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	f003 0302 	and.w	r3, r3, #2
 8007752:	2b02      	cmp	r3, #2
 8007754:	d10c      	bne.n	8007770 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 8007756:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007758:	2b04      	cmp	r3, #4
 800775a:	d109      	bne.n	8007770 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800775c:	4b94      	ldr	r3, [pc, #592]	@ (80079b0 <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	08db      	lsrs	r3, r3, #3
 8007762:	f003 0303 	and.w	r3, r3, #3
 8007766:	4a94      	ldr	r2, [pc, #592]	@ (80079b8 <HAL_RCCEx_GetPeriphCLKFreq+0xcb8>)
 8007768:	fa22 f303 	lsr.w	r3, r2, r3
 800776c:	637b      	str	r3, [r7, #52]	@ 0x34
 800776e:	e010      	b.n	8007792 <HAL_RCCEx_GetPeriphCLKFreq+0xa92>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_CSI))
 8007770:	4b8f      	ldr	r3, [pc, #572]	@ (80079b0 <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007778:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800777c:	d105      	bne.n	800778a <HAL_RCCEx_GetPeriphCLKFreq+0xa8a>
 800777e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007780:	2b05      	cmp	r3, #5
 8007782:	d102      	bne.n	800778a <HAL_RCCEx_GetPeriphCLKFreq+0xa8a>
          frequency = CSI_VALUE;
 8007784:	4b8d      	ldr	r3, [pc, #564]	@ (80079bc <HAL_RCCEx_GetPeriphCLKFreq+0xcbc>)
 8007786:	637b      	str	r3, [r7, #52]	@ 0x34
 8007788:	e003      	b.n	8007792 <HAL_RCCEx_GetPeriphCLKFreq+0xa92>
          frequency = 0U;
 800778a:	2300      	movs	r3, #0
 800778c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800778e:	f000 bdf8 	b.w	8008382 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 8007792:	f000 bdf6 	b.w	8008382 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>


      case RCC_PERIPHCLK_DAC_LP:
        /* Get the current DAC low-power source */
        srcclk = __HAL_RCC_GET_DAC_LP_SOURCE();
 8007796:	4b86      	ldr	r3, [pc, #536]	@ (80079b0 <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 8007798:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800779c:	f003 0308 	and.w	r3, r3, #8
 80077a0:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSE))
 80077a2:	4b83      	ldr	r3, [pc, #524]	@ (80079b0 <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 80077a4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80077a8:	f003 0302 	and.w	r3, r3, #2
 80077ac:	2b02      	cmp	r3, #2
 80077ae:	d106      	bne.n	80077be <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
 80077b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d103      	bne.n	80077be <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
        {
          frequency = LSE_VALUE;
 80077b6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80077ba:	637b      	str	r3, [r7, #52]	@ 0x34
 80077bc:	e012      	b.n	80077e4 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSI))
 80077be:	4b7c      	ldr	r3, [pc, #496]	@ (80079b0 <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 80077c0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80077c4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80077c8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80077cc:	d106      	bne.n	80077dc <HAL_RCCEx_GetPeriphCLKFreq+0xadc>
 80077ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077d0:	2b08      	cmp	r3, #8
 80077d2:	d103      	bne.n	80077dc <HAL_RCCEx_GetPeriphCLKFreq+0xadc>
        {
          frequency = LSI_VALUE;
 80077d4:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80077d8:	637b      	str	r3, [r7, #52]	@ 0x34
 80077da:	e003      	b.n	80077e4 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
        }

        /* Clock not enabled for DAC */
        else
        {
          frequency = 0U;
 80077dc:	2300      	movs	r3, #0
 80077de:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 80077e0:	f000 bdcf 	b.w	8008382 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 80077e4:	f000 bdcd 	b.w	8008382 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>

      case RCC_PERIPHCLK_I2C1:
        /* Get the current I2C1 source */
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 80077e8:	4b71      	ldr	r3, [pc, #452]	@ (80079b0 <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 80077ea:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80077ee:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80077f2:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 80077f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d104      	bne.n	8007804 <HAL_RCCEx_GetPeriphCLKFreq+0xb04>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80077fa:	f7fd fc3b 	bl	8005074 <HAL_RCC_GetPCLK1Freq>
 80077fe:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C1 */
        else
        {
          frequency = 0U;
        }
        break;
 8007800:	f000 bdbf 	b.w	8008382 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if (srcclk ==  RCC_I2C1CLKSOURCE_PLL3R)
 8007804:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007806:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800780a:	d108      	bne.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0xb1e>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800780c:	f107 0308 	add.w	r3, r7, #8
 8007810:	4618      	mov	r0, r3
 8007812:	f7ff f909 	bl	8006a28 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8007816:	693b      	ldr	r3, [r7, #16]
 8007818:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800781a:	f000 bdb2 	b.w	8008382 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 800781e:	4b64      	ldr	r3, [pc, #400]	@ (80079b0 <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	f003 0302 	and.w	r3, r3, #2
 8007826:	2b02      	cmp	r3, #2
 8007828:	d10d      	bne.n	8007846 <HAL_RCCEx_GetPeriphCLKFreq+0xb46>
 800782a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800782c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007830:	d109      	bne.n	8007846 <HAL_RCCEx_GetPeriphCLKFreq+0xb46>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007832:	4b5f      	ldr	r3, [pc, #380]	@ (80079b0 <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	08db      	lsrs	r3, r3, #3
 8007838:	f003 0303 	and.w	r3, r3, #3
 800783c:	4a5e      	ldr	r2, [pc, #376]	@ (80079b8 <HAL_RCCEx_GetPeriphCLKFreq+0xcb8>)
 800783e:	fa22 f303 	lsr.w	r3, r2, r3
 8007842:	637b      	str	r3, [r7, #52]	@ 0x34
 8007844:	e011      	b.n	800786a <HAL_RCCEx_GetPeriphCLKFreq+0xb6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C1CLKSOURCE_CSI))
 8007846:	4b5a      	ldr	r3, [pc, #360]	@ (80079b0 <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800784e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007852:	d106      	bne.n	8007862 <HAL_RCCEx_GetPeriphCLKFreq+0xb62>
 8007854:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007856:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800785a:	d102      	bne.n	8007862 <HAL_RCCEx_GetPeriphCLKFreq+0xb62>
          frequency = CSI_VALUE;
 800785c:	4b57      	ldr	r3, [pc, #348]	@ (80079bc <HAL_RCCEx_GetPeriphCLKFreq+0xcbc>)
 800785e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007860:	e003      	b.n	800786a <HAL_RCCEx_GetPeriphCLKFreq+0xb6a>
          frequency = 0U;
 8007862:	2300      	movs	r3, #0
 8007864:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007866:	f000 bd8c 	b.w	8008382 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 800786a:	f000 bd8a 	b.w	8008382 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>

      case RCC_PERIPHCLK_I2C2:
        /* Get the current I2C2 source */
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 800786e:	4b50      	ldr	r3, [pc, #320]	@ (80079b0 <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 8007870:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007874:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8007878:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 800787a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800787c:	2b00      	cmp	r3, #0
 800787e:	d104      	bne.n	800788a <HAL_RCCEx_GetPeriphCLKFreq+0xb8a>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007880:	f7fd fbf8 	bl	8005074 <HAL_RCC_GetPCLK1Freq>
 8007884:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C2 */
        else
        {
          frequency = 0U;
        }
        break;
 8007886:	f000 bd7c 	b.w	8008382 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if (srcclk ==  RCC_I2C2CLKSOURCE_PLL3R)
 800788a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800788c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007890:	d108      	bne.n	80078a4 <HAL_RCCEx_GetPeriphCLKFreq+0xba4>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007892:	f107 0308 	add.w	r3, r7, #8
 8007896:	4618      	mov	r0, r3
 8007898:	f7ff f8c6 	bl	8006a28 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800789c:	693b      	ldr	r3, [r7, #16]
 800789e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80078a0:	f000 bd6f 	b.w	8008382 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 80078a4:	4b42      	ldr	r3, [pc, #264]	@ (80079b0 <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	f003 0302 	and.w	r3, r3, #2
 80078ac:	2b02      	cmp	r3, #2
 80078ae:	d10d      	bne.n	80078cc <HAL_RCCEx_GetPeriphCLKFreq+0xbcc>
 80078b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078b2:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80078b6:	d109      	bne.n	80078cc <HAL_RCCEx_GetPeriphCLKFreq+0xbcc>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80078b8:	4b3d      	ldr	r3, [pc, #244]	@ (80079b0 <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	08db      	lsrs	r3, r3, #3
 80078be:	f003 0303 	and.w	r3, r3, #3
 80078c2:	4a3d      	ldr	r2, [pc, #244]	@ (80079b8 <HAL_RCCEx_GetPeriphCLKFreq+0xcb8>)
 80078c4:	fa22 f303 	lsr.w	r3, r2, r3
 80078c8:	637b      	str	r3, [r7, #52]	@ 0x34
 80078ca:	e011      	b.n	80078f0 <HAL_RCCEx_GetPeriphCLKFreq+0xbf0>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C2CLKSOURCE_CSI))
 80078cc:	4b38      	ldr	r3, [pc, #224]	@ (80079b0 <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80078d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80078d8:	d106      	bne.n	80078e8 <HAL_RCCEx_GetPeriphCLKFreq+0xbe8>
 80078da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078dc:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80078e0:	d102      	bne.n	80078e8 <HAL_RCCEx_GetPeriphCLKFreq+0xbe8>
          frequency = CSI_VALUE;
 80078e2:	4b36      	ldr	r3, [pc, #216]	@ (80079bc <HAL_RCCEx_GetPeriphCLKFreq+0xcbc>)
 80078e4:	637b      	str	r3, [r7, #52]	@ 0x34
 80078e6:	e003      	b.n	80078f0 <HAL_RCCEx_GetPeriphCLKFreq+0xbf0>
          frequency = 0U;
 80078e8:	2300      	movs	r3, #0
 80078ea:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80078ec:	f000 bd49 	b.w	8008382 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 80078f0:	f000 bd47 	b.w	8008382 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>

#if defined(I2C3)
      case RCC_PERIPHCLK_I2C3:
        /* Get the current I2C3 source */
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 80078f4:	4b2e      	ldr	r3, [pc, #184]	@ (80079b0 <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 80078f6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80078fa:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 80078fe:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C3CLKSOURCE_PCLK3)
 8007900:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007902:	2b00      	cmp	r3, #0
 8007904:	d104      	bne.n	8007910 <HAL_RCCEx_GetPeriphCLKFreq+0xc10>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8007906:	f7fd fbe1 	bl	80050cc <HAL_RCC_GetPCLK3Freq>
 800790a:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C3 */
        else
        {
          frequency = 0U;
        }
        break;
 800790c:	f000 bd39 	b.w	8008382 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if (srcclk ==  RCC_I2C3CLKSOURCE_PLL3R)
 8007910:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007912:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007916:	d108      	bne.n	800792a <HAL_RCCEx_GetPeriphCLKFreq+0xc2a>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007918:	f107 0308 	add.w	r3, r7, #8
 800791c:	4618      	mov	r0, r3
 800791e:	f7ff f883 	bl	8006a28 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8007922:	693b      	ldr	r3, [r7, #16]
 8007924:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007926:	f000 bd2c 	b.w	8008382 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C3CLKSOURCE_HSI))
 800792a:	4b21      	ldr	r3, [pc, #132]	@ (80079b0 <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	f003 0302 	and.w	r3, r3, #2
 8007932:	2b02      	cmp	r3, #2
 8007934:	d10d      	bne.n	8007952 <HAL_RCCEx_GetPeriphCLKFreq+0xc52>
 8007936:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007938:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800793c:	d109      	bne.n	8007952 <HAL_RCCEx_GetPeriphCLKFreq+0xc52>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800793e:	4b1c      	ldr	r3, [pc, #112]	@ (80079b0 <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	08db      	lsrs	r3, r3, #3
 8007944:	f003 0303 	and.w	r3, r3, #3
 8007948:	4a1b      	ldr	r2, [pc, #108]	@ (80079b8 <HAL_RCCEx_GetPeriphCLKFreq+0xcb8>)
 800794a:	fa22 f303 	lsr.w	r3, r2, r3
 800794e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007950:	e011      	b.n	8007976 <HAL_RCCEx_GetPeriphCLKFreq+0xc76>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C3CLKSOURCE_CSI))
 8007952:	4b17      	ldr	r3, [pc, #92]	@ (80079b0 <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800795a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800795e:	d106      	bne.n	800796e <HAL_RCCEx_GetPeriphCLKFreq+0xc6e>
 8007960:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007962:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007966:	d102      	bne.n	800796e <HAL_RCCEx_GetPeriphCLKFreq+0xc6e>
          frequency = CSI_VALUE;
 8007968:	4b14      	ldr	r3, [pc, #80]	@ (80079bc <HAL_RCCEx_GetPeriphCLKFreq+0xcbc>)
 800796a:	637b      	str	r3, [r7, #52]	@ 0x34
 800796c:	e003      	b.n	8007976 <HAL_RCCEx_GetPeriphCLKFreq+0xc76>
          frequency = 0U;
 800796e:	2300      	movs	r3, #0
 8007970:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007972:	f000 bd06 	b.w	8008382 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 8007976:	f000 bd04 	b.w	8008382 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        break;
#endif /* I2C4 */

      case RCC_PERIPHCLK_I3C1:
        /* Get the current I3C1 source */
        srcclk = __HAL_RCC_GET_I3C1_SOURCE();
 800797a:	4b0d      	ldr	r3, [pc, #52]	@ (80079b0 <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 800797c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007980:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 8007984:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I3C1CLKSOURCE_PCLK1)
 8007986:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007988:	2b00      	cmp	r3, #0
 800798a:	d104      	bne.n	8007996 <HAL_RCCEx_GetPeriphCLKFreq+0xc96>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800798c:	f7fd fb72 	bl	8005074 <HAL_RCC_GetPCLK1Freq>
 8007990:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I3C1 */
        else
        {
          frequency = 0U;
        }
        break;
 8007992:	f000 bcf6 	b.w	8008382 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if (srcclk ==  RCC_I3C1CLKSOURCE_PLL3R)
 8007996:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007998:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800799c:	d110      	bne.n	80079c0 <HAL_RCCEx_GetPeriphCLKFreq+0xcc0>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800799e:	f107 0308 	add.w	r3, r7, #8
 80079a2:	4618      	mov	r0, r3
 80079a4:	f7ff f840 	bl	8006a28 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 80079a8:	693b      	ldr	r3, [r7, #16]
 80079aa:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80079ac:	f000 bce9 	b.w	8008382 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 80079b0:	44020c00 	.word	0x44020c00
 80079b4:	007a1200 	.word	0x007a1200
 80079b8:	03d09000 	.word	0x03d09000
 80079bc:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C1CLKSOURCE_HSI))
 80079c0:	4ba4      	ldr	r3, [pc, #656]	@ (8007c54 <HAL_RCCEx_GetPeriphCLKFreq+0xf54>)
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	f003 0302 	and.w	r3, r3, #2
 80079c8:	2b02      	cmp	r3, #2
 80079ca:	d10e      	bne.n	80079ea <HAL_RCCEx_GetPeriphCLKFreq+0xcea>
 80079cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079ce:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80079d2:	d10a      	bne.n	80079ea <HAL_RCCEx_GetPeriphCLKFreq+0xcea>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80079d4:	4b9f      	ldr	r3, [pc, #636]	@ (8007c54 <HAL_RCCEx_GetPeriphCLKFreq+0xf54>)
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	08db      	lsrs	r3, r3, #3
 80079da:	f003 0303 	and.w	r3, r3, #3
 80079de:	4a9e      	ldr	r2, [pc, #632]	@ (8007c58 <HAL_RCCEx_GetPeriphCLKFreq+0xf58>)
 80079e0:	fa22 f303 	lsr.w	r3, r2, r3
 80079e4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80079e6:	f000 bccc 	b.w	8008382 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
          frequency = 0U;
 80079ea:	2300      	movs	r3, #0
 80079ec:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80079ee:	f000 bcc8 	b.w	8008382 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>

#if defined(I3C2)
      case RCC_PERIPHCLK_I3C2:
        /* Get the current I3C2 source */
        srcclk = __HAL_RCC_GET_I3C2_SOURCE();
 80079f2:	4b98      	ldr	r3, [pc, #608]	@ (8007c54 <HAL_RCCEx_GetPeriphCLKFreq+0xf54>)
 80079f4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80079f8:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 80079fc:	633b      	str	r3, [r7, #48]	@ 0x30
        if (srcclk == RCC_I3C2CLKSOURCE_PCLK3)
 80079fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d104      	bne.n	8007a0e <HAL_RCCEx_GetPeriphCLKFreq+0xd0e>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8007a04:	f7fd fb62 	bl	80050cc <HAL_RCC_GetPCLK3Freq>
 8007a08:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I3C2 */
        else
        {
          frequency = 0U;
        }
        break;
 8007a0a:	f000 bcba 	b.w	8008382 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if (srcclk ==  RCC_I3C2CLKSOURCE_PLL3R)
 8007a0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a10:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007a14:	d108      	bne.n	8007a28 <HAL_RCCEx_GetPeriphCLKFreq+0xd28>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007a16:	f107 0308 	add.w	r3, r7, #8
 8007a1a:	4618      	mov	r0, r3
 8007a1c:	f7ff f804 	bl	8006a28 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8007a20:	693b      	ldr	r3, [r7, #16]
 8007a22:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007a24:	f000 bcad 	b.w	8008382 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C2CLKSOURCE_HSI))
 8007a28:	4b8a      	ldr	r3, [pc, #552]	@ (8007c54 <HAL_RCCEx_GetPeriphCLKFreq+0xf54>)
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	f003 0302 	and.w	r3, r3, #2
 8007a30:	2b02      	cmp	r3, #2
 8007a32:	d10e      	bne.n	8007a52 <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
 8007a34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a36:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007a3a:	d10a      	bne.n	8007a52 <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007a3c:	4b85      	ldr	r3, [pc, #532]	@ (8007c54 <HAL_RCCEx_GetPeriphCLKFreq+0xf54>)
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	08db      	lsrs	r3, r3, #3
 8007a42:	f003 0303 	and.w	r3, r3, #3
 8007a46:	4a84      	ldr	r2, [pc, #528]	@ (8007c58 <HAL_RCCEx_GetPeriphCLKFreq+0xf58>)
 8007a48:	fa22 f303 	lsr.w	r3, r2, r3
 8007a4c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007a4e:	f000 bc98 	b.w	8008382 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
          frequency = 0U;
 8007a52:	2300      	movs	r3, #0
 8007a54:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007a56:	f000 bc94 	b.w	8008382 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
#endif /* I3C2*/

      case RCC_PERIPHCLK_LPTIM1:
        /* Get the current LPTIM1 source */
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8007a5a:	4b7e      	ldr	r3, [pc, #504]	@ (8007c54 <HAL_RCCEx_GetPeriphCLKFreq+0xf54>)
 8007a5c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8007a60:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007a64:	633b      	str	r3, [r7, #48]	@ 0x30
 8007a66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a68:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8007a6c:	d056      	beq.n	8007b1c <HAL_RCCEx_GetPeriphCLKFreq+0xe1c>
 8007a6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a70:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8007a74:	f200 808b 	bhi.w	8007b8e <HAL_RCCEx_GetPeriphCLKFreq+0xe8e>
 8007a78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a7a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007a7e:	d03e      	beq.n	8007afe <HAL_RCCEx_GetPeriphCLKFreq+0xdfe>
 8007a80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a82:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007a86:	f200 8082 	bhi.w	8007b8e <HAL_RCCEx_GetPeriphCLKFreq+0xe8e>
 8007a8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a8c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007a90:	d027      	beq.n	8007ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xde2>
 8007a92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a94:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007a98:	d879      	bhi.n	8007b8e <HAL_RCCEx_GetPeriphCLKFreq+0xe8e>
 8007a9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a9c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007aa0:	d017      	beq.n	8007ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xdd2>
 8007aa2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007aa4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007aa8:	d871      	bhi.n	8007b8e <HAL_RCCEx_GetPeriphCLKFreq+0xe8e>
 8007aaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d004      	beq.n	8007aba <HAL_RCCEx_GetPeriphCLKFreq+0xdba>
 8007ab0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ab2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007ab6:	d004      	beq.n	8007ac2 <HAL_RCCEx_GetPeriphCLKFreq+0xdc2>
 8007ab8:	e069      	b.n	8007b8e <HAL_RCCEx_GetPeriphCLKFreq+0xe8e>

        switch (srcclk)
        {
          case RCC_LPTIM1CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 8007aba:	f7fd fb07 	bl	80050cc <HAL_RCC_GetPCLK3Freq>
 8007abe:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 8007ac0:	e068      	b.n	8007b94 <HAL_RCCEx_GetPeriphCLKFreq+0xe94>
          }
          case RCC_LPTIM1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007ac2:	f107 0314 	add.w	r3, r7, #20
 8007ac6:	4618      	mov	r0, r3
 8007ac8:	f7fe fe42 	bl	8006750 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8007acc:	697b      	ldr	r3, [r7, #20]
 8007ace:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007ad0:	e060      	b.n	8007b94 <HAL_RCCEx_GetPeriphCLKFreq+0xe94>
          }
#if defined(RCC_LPTIM1CLKSOURCE_PLL3R)
          case RCC_LPTIM1CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007ad2:	f107 0308 	add.w	r3, r7, #8
 8007ad6:	4618      	mov	r0, r3
 8007ad8:	f7fe ffa6 	bl	8006a28 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 8007adc:	693b      	ldr	r3, [r7, #16]
 8007ade:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007ae0:	e058      	b.n	8007b94 <HAL_RCCEx_GetPeriphCLKFreq+0xe94>
          }
#endif /* RCC_LPTIM1CLKSOURCE_PLL3R */
          case RCC_LPTIM1CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8007ae2:	4b5c      	ldr	r3, [pc, #368]	@ (8007c54 <HAL_RCCEx_GetPeriphCLKFreq+0xf54>)
 8007ae4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007ae8:	f003 0302 	and.w	r3, r3, #2
 8007aec:	2b02      	cmp	r3, #2
 8007aee:	d103      	bne.n	8007af8 <HAL_RCCEx_GetPeriphCLKFreq+0xdf8>
            {
              frequency = LSE_VALUE;
 8007af0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007af4:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8007af6:	e04d      	b.n	8007b94 <HAL_RCCEx_GetPeriphCLKFreq+0xe94>
              frequency = 0;
 8007af8:	2300      	movs	r3, #0
 8007afa:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007afc:	e04a      	b.n	8007b94 <HAL_RCCEx_GetPeriphCLKFreq+0xe94>
          }
          case RCC_LPTIM1CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8007afe:	4b55      	ldr	r3, [pc, #340]	@ (8007c54 <HAL_RCCEx_GetPeriphCLKFreq+0xf54>)
 8007b00:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007b04:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007b08:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007b0c:	d103      	bne.n	8007b16 <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
            {
              frequency = LSI_VALUE;
 8007b0e:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8007b12:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8007b14:	e03e      	b.n	8007b94 <HAL_RCCEx_GetPeriphCLKFreq+0xe94>
              frequency = 0;
 8007b16:	2300      	movs	r3, #0
 8007b18:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007b1a:	e03b      	b.n	8007b94 <HAL_RCCEx_GetPeriphCLKFreq+0xe94>
          }
          case RCC_LPTIM1CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM1 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007b1c:	4b4d      	ldr	r3, [pc, #308]	@ (8007c54 <HAL_RCCEx_GetPeriphCLKFreq+0xf54>)
 8007b1e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007b22:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8007b26:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007b28:	4b4a      	ldr	r3, [pc, #296]	@ (8007c54 <HAL_RCCEx_GetPeriphCLKFreq+0xf54>)
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	f003 0302 	and.w	r3, r3, #2
 8007b30:	2b02      	cmp	r3, #2
 8007b32:	d10c      	bne.n	8007b4e <HAL_RCCEx_GetPeriphCLKFreq+0xe4e>
 8007b34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d109      	bne.n	8007b4e <HAL_RCCEx_GetPeriphCLKFreq+0xe4e>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007b3a:	4b46      	ldr	r3, [pc, #280]	@ (8007c54 <HAL_RCCEx_GetPeriphCLKFreq+0xf54>)
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	08db      	lsrs	r3, r3, #3
 8007b40:	f003 0303 	and.w	r3, r3, #3
 8007b44:	4a44      	ldr	r2, [pc, #272]	@ (8007c58 <HAL_RCCEx_GetPeriphCLKFreq+0xf58>)
 8007b46:	fa22 f303 	lsr.w	r3, r2, r3
 8007b4a:	637b      	str	r3, [r7, #52]	@ 0x34
 8007b4c:	e01e      	b.n	8007b8c <HAL_RCCEx_GetPeriphCLKFreq+0xe8c>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007b4e:	4b41      	ldr	r3, [pc, #260]	@ (8007c54 <HAL_RCCEx_GetPeriphCLKFreq+0xf54>)
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007b56:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007b5a:	d106      	bne.n	8007b6a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8007b5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b5e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007b62:	d102      	bne.n	8007b6a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8007b64:	4b3d      	ldr	r3, [pc, #244]	@ (8007c5c <HAL_RCCEx_GetPeriphCLKFreq+0xf5c>)
 8007b66:	637b      	str	r3, [r7, #52]	@ 0x34
 8007b68:	e010      	b.n	8007b8c <HAL_RCCEx_GetPeriphCLKFreq+0xe8c>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007b6a:	4b3a      	ldr	r3, [pc, #232]	@ (8007c54 <HAL_RCCEx_GetPeriphCLKFreq+0xf54>)
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007b72:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007b76:	d106      	bne.n	8007b86 <HAL_RCCEx_GetPeriphCLKFreq+0xe86>
 8007b78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b7a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007b7e:	d102      	bne.n	8007b86 <HAL_RCCEx_GetPeriphCLKFreq+0xe86>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8007b80:	4b37      	ldr	r3, [pc, #220]	@ (8007c60 <HAL_RCCEx_GetPeriphCLKFreq+0xf60>)
 8007b82:	637b      	str	r3, [r7, #52]	@ 0x34
 8007b84:	e002      	b.n	8007b8c <HAL_RCCEx_GetPeriphCLKFreq+0xe8c>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8007b86:	2300      	movs	r3, #0
 8007b88:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8007b8a:	e003      	b.n	8007b94 <HAL_RCCEx_GetPeriphCLKFreq+0xe94>
 8007b8c:	e002      	b.n	8007b94 <HAL_RCCEx_GetPeriphCLKFreq+0xe94>
          }
          default :
          {
            frequency = 0U;
 8007b8e:	2300      	movs	r3, #0
 8007b90:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007b92:	bf00      	nop
          }
        }
        break;
 8007b94:	e3f5      	b.n	8008382 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>

      case RCC_PERIPHCLK_LPTIM2:
        /* Get the current LPTIM2 source */
        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8007b96:	4b2f      	ldr	r3, [pc, #188]	@ (8007c54 <HAL_RCCEx_GetPeriphCLKFreq+0xf54>)
 8007b98:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8007b9c:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8007ba0:	633b      	str	r3, [r7, #48]	@ 0x30
 8007ba2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ba4:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8007ba8:	d05f      	beq.n	8007c6a <HAL_RCCEx_GetPeriphCLKFreq+0xf6a>
 8007baa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bac:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8007bb0:	f200 8094 	bhi.w	8007cdc <HAL_RCCEx_GetPeriphCLKFreq+0xfdc>
 8007bb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bb6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007bba:	d03f      	beq.n	8007c3c <HAL_RCCEx_GetPeriphCLKFreq+0xf3c>
 8007bbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bbe:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007bc2:	f200 808b 	bhi.w	8007cdc <HAL_RCCEx_GetPeriphCLKFreq+0xfdc>
 8007bc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bc8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007bcc:	d028      	beq.n	8007c20 <HAL_RCCEx_GetPeriphCLKFreq+0xf20>
 8007bce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bd0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007bd4:	f200 8082 	bhi.w	8007cdc <HAL_RCCEx_GetPeriphCLKFreq+0xfdc>
 8007bd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bda:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007bde:	d017      	beq.n	8007c10 <HAL_RCCEx_GetPeriphCLKFreq+0xf10>
 8007be0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007be2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007be6:	d879      	bhi.n	8007cdc <HAL_RCCEx_GetPeriphCLKFreq+0xfdc>
 8007be8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d004      	beq.n	8007bf8 <HAL_RCCEx_GetPeriphCLKFreq+0xef8>
 8007bee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bf0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007bf4:	d004      	beq.n	8007c00 <HAL_RCCEx_GetPeriphCLKFreq+0xf00>
 8007bf6:	e071      	b.n	8007cdc <HAL_RCCEx_GetPeriphCLKFreq+0xfdc>

        switch (srcclk)
        {
          case RCC_LPTIM2CLKSOURCE_PCLK1:
          {
            frequency = HAL_RCC_GetPCLK1Freq();
 8007bf8:	f7fd fa3c 	bl	8005074 <HAL_RCC_GetPCLK1Freq>
 8007bfc:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 8007bfe:	e070      	b.n	8007ce2 <HAL_RCCEx_GetPeriphCLKFreq+0xfe2>
          }
          case RCC_LPTIM2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007c00:	f107 0314 	add.w	r3, r7, #20
 8007c04:	4618      	mov	r0, r3
 8007c06:	f7fe fda3 	bl	8006750 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8007c0a:	697b      	ldr	r3, [r7, #20]
 8007c0c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007c0e:	e068      	b.n	8007ce2 <HAL_RCCEx_GetPeriphCLKFreq+0xfe2>
          }
#if defined(RCC_LPTIM2CLKSOURCE_PLL3R)
          case RCC_LPTIM2CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007c10:	f107 0308 	add.w	r3, r7, #8
 8007c14:	4618      	mov	r0, r3
 8007c16:	f7fe ff07 	bl	8006a28 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 8007c1a:	693b      	ldr	r3, [r7, #16]
 8007c1c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007c1e:	e060      	b.n	8007ce2 <HAL_RCCEx_GetPeriphCLKFreq+0xfe2>
          }
#endif /* RCC_LPTIM2CLKSOURCE_PLL3R */
          case RCC_LPTIM2CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8007c20:	4b0c      	ldr	r3, [pc, #48]	@ (8007c54 <HAL_RCCEx_GetPeriphCLKFreq+0xf54>)
 8007c22:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007c26:	f003 0302 	and.w	r3, r3, #2
 8007c2a:	2b02      	cmp	r3, #2
 8007c2c:	d103      	bne.n	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xf36>
            {
              frequency = LSE_VALUE;
 8007c2e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007c32:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8007c34:	e055      	b.n	8007ce2 <HAL_RCCEx_GetPeriphCLKFreq+0xfe2>
              frequency = 0;
 8007c36:	2300      	movs	r3, #0
 8007c38:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007c3a:	e052      	b.n	8007ce2 <HAL_RCCEx_GetPeriphCLKFreq+0xfe2>
          }
          case RCC_LPTIM2CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8007c3c:	4b05      	ldr	r3, [pc, #20]	@ (8007c54 <HAL_RCCEx_GetPeriphCLKFreq+0xf54>)
 8007c3e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007c42:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007c46:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007c4a:	d10b      	bne.n	8007c64 <HAL_RCCEx_GetPeriphCLKFreq+0xf64>
            {
              frequency = LSI_VALUE;
 8007c4c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8007c50:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8007c52:	e046      	b.n	8007ce2 <HAL_RCCEx_GetPeriphCLKFreq+0xfe2>
 8007c54:	44020c00 	.word	0x44020c00
 8007c58:	03d09000 	.word	0x03d09000
 8007c5c:	003d0900 	.word	0x003d0900
 8007c60:	007a1200 	.word	0x007a1200
              frequency = 0;
 8007c64:	2300      	movs	r3, #0
 8007c66:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007c68:	e03b      	b.n	8007ce2 <HAL_RCCEx_GetPeriphCLKFreq+0xfe2>
          }
          case RCC_LPTIM2CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM2 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007c6a:	4bae      	ldr	r3, [pc, #696]	@ (8007f24 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>)
 8007c6c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007c70:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8007c74:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007c76:	4bab      	ldr	r3, [pc, #684]	@ (8007f24 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>)
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	f003 0302 	and.w	r3, r3, #2
 8007c7e:	2b02      	cmp	r3, #2
 8007c80:	d10c      	bne.n	8007c9c <HAL_RCCEx_GetPeriphCLKFreq+0xf9c>
 8007c82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d109      	bne.n	8007c9c <HAL_RCCEx_GetPeriphCLKFreq+0xf9c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007c88:	4ba6      	ldr	r3, [pc, #664]	@ (8007f24 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>)
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	08db      	lsrs	r3, r3, #3
 8007c8e:	f003 0303 	and.w	r3, r3, #3
 8007c92:	4aa5      	ldr	r2, [pc, #660]	@ (8007f28 <HAL_RCCEx_GetPeriphCLKFreq+0x1228>)
 8007c94:	fa22 f303 	lsr.w	r3, r2, r3
 8007c98:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c9a:	e01e      	b.n	8007cda <HAL_RCCEx_GetPeriphCLKFreq+0xfda>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007c9c:	4ba1      	ldr	r3, [pc, #644]	@ (8007f24 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>)
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007ca4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007ca8:	d106      	bne.n	8007cb8 <HAL_RCCEx_GetPeriphCLKFreq+0xfb8>
 8007caa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007cac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007cb0:	d102      	bne.n	8007cb8 <HAL_RCCEx_GetPeriphCLKFreq+0xfb8>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8007cb2:	4b9e      	ldr	r3, [pc, #632]	@ (8007f2c <HAL_RCCEx_GetPeriphCLKFreq+0x122c>)
 8007cb4:	637b      	str	r3, [r7, #52]	@ 0x34
 8007cb6:	e010      	b.n	8007cda <HAL_RCCEx_GetPeriphCLKFreq+0xfda>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007cb8:	4b9a      	ldr	r3, [pc, #616]	@ (8007f24 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>)
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007cc0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007cc4:	d106      	bne.n	8007cd4 <HAL_RCCEx_GetPeriphCLKFreq+0xfd4>
 8007cc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007cc8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007ccc:	d102      	bne.n	8007cd4 <HAL_RCCEx_GetPeriphCLKFreq+0xfd4>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8007cce:	4b98      	ldr	r3, [pc, #608]	@ (8007f30 <HAL_RCCEx_GetPeriphCLKFreq+0x1230>)
 8007cd0:	637b      	str	r3, [r7, #52]	@ 0x34
 8007cd2:	e002      	b.n	8007cda <HAL_RCCEx_GetPeriphCLKFreq+0xfda>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8007cd4:	2300      	movs	r3, #0
 8007cd6:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8007cd8:	e003      	b.n	8007ce2 <HAL_RCCEx_GetPeriphCLKFreq+0xfe2>
 8007cda:	e002      	b.n	8007ce2 <HAL_RCCEx_GetPeriphCLKFreq+0xfe2>
          }
          default :
          {
            frequency = 0U;
 8007cdc:	2300      	movs	r3, #0
 8007cde:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007ce0:	bf00      	nop
          }
        }
        break;
 8007ce2:	e34e      	b.n	8008382 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        break;
#endif /* LPTIM6 */

      case RCC_PERIPHCLK_FDCAN:
        /* Get the current FDCAN kernel source */
        srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8007ce4:	4b8f      	ldr	r3, [pc, #572]	@ (8007f24 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>)
 8007ce6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007cea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007cee:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCANCLKSOURCE_HSE))
 8007cf0:	4b8c      	ldr	r3, [pc, #560]	@ (8007f24 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>)
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007cf8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007cfc:	d105      	bne.n	8007d0a <HAL_RCCEx_GetPeriphCLKFreq+0x100a>
 8007cfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	d102      	bne.n	8007d0a <HAL_RCCEx_GetPeriphCLKFreq+0x100a>
        {
          frequency = HSE_VALUE;
 8007d04:	4b8a      	ldr	r3, [pc, #552]	@ (8007f30 <HAL_RCCEx_GetPeriphCLKFreq+0x1230>)
 8007d06:	637b      	str	r3, [r7, #52]	@ 0x34
        /* Clock not enabled for FDCAN */
        else
        {
          frequency = 0U;
        }
        break;
 8007d08:	e33b      	b.n	8008382 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL1Q)
 8007d0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d0c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007d10:	d107      	bne.n	8007d22 <HAL_RCCEx_GetPeriphCLKFreq+0x1022>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007d12:	f107 0320 	add.w	r3, r7, #32
 8007d16:	4618      	mov	r0, r3
 8007d18:	f7fe fbae 	bl	8006478 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007d1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d1e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007d20:	e32f      	b.n	8008382 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL2Q)
 8007d22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d24:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007d28:	d107      	bne.n	8007d3a <HAL_RCCEx_GetPeriphCLKFreq+0x103a>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007d2a:	f107 0314 	add.w	r3, r7, #20
 8007d2e:	4618      	mov	r0, r3
 8007d30:	f7fe fd0e 	bl	8006750 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007d34:	69bb      	ldr	r3, [r7, #24]
 8007d36:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007d38:	e323      	b.n	8008382 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
          frequency = 0U;
 8007d3a:	2300      	movs	r3, #0
 8007d3c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007d3e:	e320      	b.n	8008382 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>

      case RCC_PERIPHCLK_SPI1:
        /* Get the current SPI1 kernel source */
        srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 8007d40:	4b78      	ldr	r3, [pc, #480]	@ (8007f24 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>)
 8007d42:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007d46:	f003 0307 	and.w	r3, r3, #7
 8007d4a:	633b      	str	r3, [r7, #48]	@ 0x30
 8007d4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d4e:	2b04      	cmp	r3, #4
 8007d50:	d860      	bhi.n	8007e14 <HAL_RCCEx_GetPeriphCLKFreq+0x1114>
 8007d52:	a201      	add	r2, pc, #4	@ (adr r2, 8007d58 <HAL_RCCEx_GetPeriphCLKFreq+0x1058>)
 8007d54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d58:	08007d6d 	.word	0x08007d6d
 8007d5c:	08007d7d 	.word	0x08007d7d
 8007d60:	08007d8d 	.word	0x08007d8d
 8007d64:	08007d9d 	.word	0x08007d9d
 8007d68:	08007da3 	.word	0x08007da3
        switch (srcclk)
        {
          case RCC_SPI1CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007d6c:	f107 0320 	add.w	r3, r7, #32
 8007d70:	4618      	mov	r0, r3
 8007d72:	f7fe fb81 	bl	8006478 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8007d76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d78:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007d7a:	e04e      	b.n	8007e1a <HAL_RCCEx_GetPeriphCLKFreq+0x111a>
          }
          case RCC_SPI1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007d7c:	f107 0314 	add.w	r3, r7, #20
 8007d80:	4618      	mov	r0, r3
 8007d82:	f7fe fce5 	bl	8006750 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8007d86:	697b      	ldr	r3, [r7, #20]
 8007d88:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007d8a:	e046      	b.n	8007e1a <HAL_RCCEx_GetPeriphCLKFreq+0x111a>
          }
#if defined(RCC_SPI1CLKSOURCE_PLL3P)
          case RCC_SPI1CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007d8c:	f107 0308 	add.w	r3, r7, #8
 8007d90:	4618      	mov	r0, r3
 8007d92:	f7fe fe49 	bl	8006a28 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 8007d96:	68bb      	ldr	r3, [r7, #8]
 8007d98:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007d9a:	e03e      	b.n	8007e1a <HAL_RCCEx_GetPeriphCLKFreq+0x111a>
          }
#endif /* RCC_SPI1CLKSOURCE_PLL3P */
          case RCC_SPI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8007d9c:	4b65      	ldr	r3, [pc, #404]	@ (8007f34 <HAL_RCCEx_GetPeriphCLKFreq+0x1234>)
 8007d9e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007da0:	e03b      	b.n	8007e1a <HAL_RCCEx_GetPeriphCLKFreq+0x111a>
          }
          case RCC_SPI1CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007da2:	4b60      	ldr	r3, [pc, #384]	@ (8007f24 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>)
 8007da4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007da8:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8007dac:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007dae:	4b5d      	ldr	r3, [pc, #372]	@ (8007f24 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>)
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	f003 0302 	and.w	r3, r3, #2
 8007db6:	2b02      	cmp	r3, #2
 8007db8:	d10c      	bne.n	8007dd4 <HAL_RCCEx_GetPeriphCLKFreq+0x10d4>
 8007dba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007dbc:	2b00      	cmp	r3, #0
 8007dbe:	d109      	bne.n	8007dd4 <HAL_RCCEx_GetPeriphCLKFreq+0x10d4>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007dc0:	4b58      	ldr	r3, [pc, #352]	@ (8007f24 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>)
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	08db      	lsrs	r3, r3, #3
 8007dc6:	f003 0303 	and.w	r3, r3, #3
 8007dca:	4a57      	ldr	r2, [pc, #348]	@ (8007f28 <HAL_RCCEx_GetPeriphCLKFreq+0x1228>)
 8007dcc:	fa22 f303 	lsr.w	r3, r2, r3
 8007dd0:	637b      	str	r3, [r7, #52]	@ 0x34
 8007dd2:	e01e      	b.n	8007e12 <HAL_RCCEx_GetPeriphCLKFreq+0x1112>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007dd4:	4b53      	ldr	r3, [pc, #332]	@ (8007f24 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>)
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007ddc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007de0:	d106      	bne.n	8007df0 <HAL_RCCEx_GetPeriphCLKFreq+0x10f0>
 8007de2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007de4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007de8:	d102      	bne.n	8007df0 <HAL_RCCEx_GetPeriphCLKFreq+0x10f0>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8007dea:	4b50      	ldr	r3, [pc, #320]	@ (8007f2c <HAL_RCCEx_GetPeriphCLKFreq+0x122c>)
 8007dec:	637b      	str	r3, [r7, #52]	@ 0x34
 8007dee:	e010      	b.n	8007e12 <HAL_RCCEx_GetPeriphCLKFreq+0x1112>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007df0:	4b4c      	ldr	r3, [pc, #304]	@ (8007f24 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>)
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007df8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007dfc:	d106      	bne.n	8007e0c <HAL_RCCEx_GetPeriphCLKFreq+0x110c>
 8007dfe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e00:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007e04:	d102      	bne.n	8007e0c <HAL_RCCEx_GetPeriphCLKFreq+0x110c>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8007e06:	4b4a      	ldr	r3, [pc, #296]	@ (8007f30 <HAL_RCCEx_GetPeriphCLKFreq+0x1230>)
 8007e08:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e0a:	e002      	b.n	8007e12 <HAL_RCCEx_GetPeriphCLKFreq+0x1112>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8007e0c:	2300      	movs	r3, #0
 8007e0e:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8007e10:	e003      	b.n	8007e1a <HAL_RCCEx_GetPeriphCLKFreq+0x111a>
 8007e12:	e002      	b.n	8007e1a <HAL_RCCEx_GetPeriphCLKFreq+0x111a>
          }
          default:
          {
            frequency = 0;
 8007e14:	2300      	movs	r3, #0
 8007e16:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007e18:	bf00      	nop
          }
        }
        break;
 8007e1a:	e2b2      	b.n	8008382 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>

      case RCC_PERIPHCLK_SPI2:
        /* Get the current SPI2 kernel source */
        srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 8007e1c:	4b41      	ldr	r3, [pc, #260]	@ (8007f24 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>)
 8007e1e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007e22:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007e26:	633b      	str	r3, [r7, #48]	@ 0x30
 8007e28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e2a:	2b20      	cmp	r3, #32
 8007e2c:	f200 80a4 	bhi.w	8007f78 <HAL_RCCEx_GetPeriphCLKFreq+0x1278>
 8007e30:	a201      	add	r2, pc, #4	@ (adr r2, 8007e38 <HAL_RCCEx_GetPeriphCLKFreq+0x1138>)
 8007e32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e36:	bf00      	nop
 8007e38:	08007ebd 	.word	0x08007ebd
 8007e3c:	08007f79 	.word	0x08007f79
 8007e40:	08007f79 	.word	0x08007f79
 8007e44:	08007f79 	.word	0x08007f79
 8007e48:	08007f79 	.word	0x08007f79
 8007e4c:	08007f79 	.word	0x08007f79
 8007e50:	08007f79 	.word	0x08007f79
 8007e54:	08007f79 	.word	0x08007f79
 8007e58:	08007ecd 	.word	0x08007ecd
 8007e5c:	08007f79 	.word	0x08007f79
 8007e60:	08007f79 	.word	0x08007f79
 8007e64:	08007f79 	.word	0x08007f79
 8007e68:	08007f79 	.word	0x08007f79
 8007e6c:	08007f79 	.word	0x08007f79
 8007e70:	08007f79 	.word	0x08007f79
 8007e74:	08007f79 	.word	0x08007f79
 8007e78:	08007edd 	.word	0x08007edd
 8007e7c:	08007f79 	.word	0x08007f79
 8007e80:	08007f79 	.word	0x08007f79
 8007e84:	08007f79 	.word	0x08007f79
 8007e88:	08007f79 	.word	0x08007f79
 8007e8c:	08007f79 	.word	0x08007f79
 8007e90:	08007f79 	.word	0x08007f79
 8007e94:	08007f79 	.word	0x08007f79
 8007e98:	08007eed 	.word	0x08007eed
 8007e9c:	08007f79 	.word	0x08007f79
 8007ea0:	08007f79 	.word	0x08007f79
 8007ea4:	08007f79 	.word	0x08007f79
 8007ea8:	08007f79 	.word	0x08007f79
 8007eac:	08007f79 	.word	0x08007f79
 8007eb0:	08007f79 	.word	0x08007f79
 8007eb4:	08007f79 	.word	0x08007f79
 8007eb8:	08007ef3 	.word	0x08007ef3
        switch (srcclk)
        {
          case RCC_SPI2CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007ebc:	f107 0320 	add.w	r3, r7, #32
 8007ec0:	4618      	mov	r0, r3
 8007ec2:	f7fe fad9 	bl	8006478 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8007ec6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ec8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007eca:	e058      	b.n	8007f7e <HAL_RCCEx_GetPeriphCLKFreq+0x127e>
          }
          case RCC_SPI2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007ecc:	f107 0314 	add.w	r3, r7, #20
 8007ed0:	4618      	mov	r0, r3
 8007ed2:	f7fe fc3d 	bl	8006750 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8007ed6:	697b      	ldr	r3, [r7, #20]
 8007ed8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007eda:	e050      	b.n	8007f7e <HAL_RCCEx_GetPeriphCLKFreq+0x127e>
          }
#if defined(RCC_SPI2CLKSOURCE_PLL3P)
          case RCC_SPI2CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007edc:	f107 0308 	add.w	r3, r7, #8
 8007ee0:	4618      	mov	r0, r3
 8007ee2:	f7fe fda1 	bl	8006a28 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 8007ee6:	68bb      	ldr	r3, [r7, #8]
 8007ee8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007eea:	e048      	b.n	8007f7e <HAL_RCCEx_GetPeriphCLKFreq+0x127e>
          }
#endif /* RCC_SPI2CLKSOURCE_PLL3P */
          case RCC_SPI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8007eec:	4b11      	ldr	r3, [pc, #68]	@ (8007f34 <HAL_RCCEx_GetPeriphCLKFreq+0x1234>)
 8007eee:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007ef0:	e045      	b.n	8007f7e <HAL_RCCEx_GetPeriphCLKFreq+0x127e>
          }
          case RCC_SPI2CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007ef2:	4b0c      	ldr	r3, [pc, #48]	@ (8007f24 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>)
 8007ef4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007ef8:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8007efc:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007efe:	4b09      	ldr	r3, [pc, #36]	@ (8007f24 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>)
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	f003 0302 	and.w	r3, r3, #2
 8007f06:	2b02      	cmp	r3, #2
 8007f08:	d116      	bne.n	8007f38 <HAL_RCCEx_GetPeriphCLKFreq+0x1238>
 8007f0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d113      	bne.n	8007f38 <HAL_RCCEx_GetPeriphCLKFreq+0x1238>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007f10:	4b04      	ldr	r3, [pc, #16]	@ (8007f24 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>)
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	08db      	lsrs	r3, r3, #3
 8007f16:	f003 0303 	and.w	r3, r3, #3
 8007f1a:	4a03      	ldr	r2, [pc, #12]	@ (8007f28 <HAL_RCCEx_GetPeriphCLKFreq+0x1228>)
 8007f1c:	fa22 f303 	lsr.w	r3, r2, r3
 8007f20:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f22:	e028      	b.n	8007f76 <HAL_RCCEx_GetPeriphCLKFreq+0x1276>
 8007f24:	44020c00 	.word	0x44020c00
 8007f28:	03d09000 	.word	0x03d09000
 8007f2c:	003d0900 	.word	0x003d0900
 8007f30:	007a1200 	.word	0x007a1200
 8007f34:	00bb8000 	.word	0x00bb8000
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007f38:	4b95      	ldr	r3, [pc, #596]	@ (8008190 <HAL_RCCEx_GetPeriphCLKFreq+0x1490>)
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007f40:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007f44:	d106      	bne.n	8007f54 <HAL_RCCEx_GetPeriphCLKFreq+0x1254>
 8007f46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f48:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007f4c:	d102      	bne.n	8007f54 <HAL_RCCEx_GetPeriphCLKFreq+0x1254>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8007f4e:	4b91      	ldr	r3, [pc, #580]	@ (8008194 <HAL_RCCEx_GetPeriphCLKFreq+0x1494>)
 8007f50:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f52:	e010      	b.n	8007f76 <HAL_RCCEx_GetPeriphCLKFreq+0x1276>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007f54:	4b8e      	ldr	r3, [pc, #568]	@ (8008190 <HAL_RCCEx_GetPeriphCLKFreq+0x1490>)
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007f5c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007f60:	d106      	bne.n	8007f70 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>
 8007f62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f64:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007f68:	d102      	bne.n	8007f70 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8007f6a:	4b8b      	ldr	r3, [pc, #556]	@ (8008198 <HAL_RCCEx_GetPeriphCLKFreq+0x1498>)
 8007f6c:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f6e:	e002      	b.n	8007f76 <HAL_RCCEx_GetPeriphCLKFreq+0x1276>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8007f70:	2300      	movs	r3, #0
 8007f72:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8007f74:	e003      	b.n	8007f7e <HAL_RCCEx_GetPeriphCLKFreq+0x127e>
 8007f76:	e002      	b.n	8007f7e <HAL_RCCEx_GetPeriphCLKFreq+0x127e>
          }
          default:
          {
            frequency = 0;
 8007f78:	2300      	movs	r3, #0
 8007f7a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007f7c:	bf00      	nop
          }
        }
        break;
 8007f7e:	e200      	b.n	8008382 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>

      case RCC_PERIPHCLK_SPI3:
        /* Get the current SPI3 kernel source */
        srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 8007f80:	4b83      	ldr	r3, [pc, #524]	@ (8008190 <HAL_RCCEx_GetPeriphCLKFreq+0x1490>)
 8007f82:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007f86:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8007f8a:	633b      	str	r3, [r7, #48]	@ 0x30
 8007f8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f8e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007f92:	d031      	beq.n	8007ff8 <HAL_RCCEx_GetPeriphCLKFreq+0x12f8>
 8007f94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f96:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007f9a:	d866      	bhi.n	800806a <HAL_RCCEx_GetPeriphCLKFreq+0x136a>
 8007f9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f9e:	2bc0      	cmp	r3, #192	@ 0xc0
 8007fa0:	d027      	beq.n	8007ff2 <HAL_RCCEx_GetPeriphCLKFreq+0x12f2>
 8007fa2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fa4:	2bc0      	cmp	r3, #192	@ 0xc0
 8007fa6:	d860      	bhi.n	800806a <HAL_RCCEx_GetPeriphCLKFreq+0x136a>
 8007fa8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007faa:	2b80      	cmp	r3, #128	@ 0x80
 8007fac:	d019      	beq.n	8007fe2 <HAL_RCCEx_GetPeriphCLKFreq+0x12e2>
 8007fae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fb0:	2b80      	cmp	r3, #128	@ 0x80
 8007fb2:	d85a      	bhi.n	800806a <HAL_RCCEx_GetPeriphCLKFreq+0x136a>
 8007fb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	d003      	beq.n	8007fc2 <HAL_RCCEx_GetPeriphCLKFreq+0x12c2>
 8007fba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fbc:	2b40      	cmp	r3, #64	@ 0x40
 8007fbe:	d008      	beq.n	8007fd2 <HAL_RCCEx_GetPeriphCLKFreq+0x12d2>
 8007fc0:	e053      	b.n	800806a <HAL_RCCEx_GetPeriphCLKFreq+0x136a>
        switch (srcclk)
        {
          case RCC_SPI3CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007fc2:	f107 0320 	add.w	r3, r7, #32
 8007fc6:	4618      	mov	r0, r3
 8007fc8:	f7fe fa56 	bl	8006478 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8007fcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fce:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007fd0:	e04e      	b.n	8008070 <HAL_RCCEx_GetPeriphCLKFreq+0x1370>
          }
          case RCC_SPI3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007fd2:	f107 0314 	add.w	r3, r7, #20
 8007fd6:	4618      	mov	r0, r3
 8007fd8:	f7fe fbba 	bl	8006750 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8007fdc:	697b      	ldr	r3, [r7, #20]
 8007fde:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007fe0:	e046      	b.n	8008070 <HAL_RCCEx_GetPeriphCLKFreq+0x1370>
          }
#if defined(RCC_SPI3CLKSOURCE_PLL3P)
          case RCC_SPI3CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007fe2:	f107 0308 	add.w	r3, r7, #8
 8007fe6:	4618      	mov	r0, r3
 8007fe8:	f7fe fd1e 	bl	8006a28 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 8007fec:	68bb      	ldr	r3, [r7, #8]
 8007fee:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007ff0:	e03e      	b.n	8008070 <HAL_RCCEx_GetPeriphCLKFreq+0x1370>
          }
#endif /* RCC_SPI3CLKSOURCE_PLL3P */
          case RCC_SPI3CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8007ff2:	4b6a      	ldr	r3, [pc, #424]	@ (800819c <HAL_RCCEx_GetPeriphCLKFreq+0x149c>)
 8007ff4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007ff6:	e03b      	b.n	8008070 <HAL_RCCEx_GetPeriphCLKFreq+0x1370>
          }
          case RCC_SPI3CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007ff8:	4b65      	ldr	r3, [pc, #404]	@ (8008190 <HAL_RCCEx_GetPeriphCLKFreq+0x1490>)
 8007ffa:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007ffe:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8008002:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008004:	4b62      	ldr	r3, [pc, #392]	@ (8008190 <HAL_RCCEx_GetPeriphCLKFreq+0x1490>)
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	f003 0302 	and.w	r3, r3, #2
 800800c:	2b02      	cmp	r3, #2
 800800e:	d10c      	bne.n	800802a <HAL_RCCEx_GetPeriphCLKFreq+0x132a>
 8008010:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008012:	2b00      	cmp	r3, #0
 8008014:	d109      	bne.n	800802a <HAL_RCCEx_GetPeriphCLKFreq+0x132a>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008016:	4b5e      	ldr	r3, [pc, #376]	@ (8008190 <HAL_RCCEx_GetPeriphCLKFreq+0x1490>)
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	08db      	lsrs	r3, r3, #3
 800801c:	f003 0303 	and.w	r3, r3, #3
 8008020:	4a5f      	ldr	r2, [pc, #380]	@ (80081a0 <HAL_RCCEx_GetPeriphCLKFreq+0x14a0>)
 8008022:	fa22 f303 	lsr.w	r3, r2, r3
 8008026:	637b      	str	r3, [r7, #52]	@ 0x34
 8008028:	e01e      	b.n	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1368>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800802a:	4b59      	ldr	r3, [pc, #356]	@ (8008190 <HAL_RCCEx_GetPeriphCLKFreq+0x1490>)
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008032:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008036:	d106      	bne.n	8008046 <HAL_RCCEx_GetPeriphCLKFreq+0x1346>
 8008038:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800803a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800803e:	d102      	bne.n	8008046 <HAL_RCCEx_GetPeriphCLKFreq+0x1346>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8008040:	4b54      	ldr	r3, [pc, #336]	@ (8008194 <HAL_RCCEx_GetPeriphCLKFreq+0x1494>)
 8008042:	637b      	str	r3, [r7, #52]	@ 0x34
 8008044:	e010      	b.n	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1368>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008046:	4b52      	ldr	r3, [pc, #328]	@ (8008190 <HAL_RCCEx_GetPeriphCLKFreq+0x1490>)
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800804e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008052:	d106      	bne.n	8008062 <HAL_RCCEx_GetPeriphCLKFreq+0x1362>
 8008054:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008056:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800805a:	d102      	bne.n	8008062 <HAL_RCCEx_GetPeriphCLKFreq+0x1362>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800805c:	4b4e      	ldr	r3, [pc, #312]	@ (8008198 <HAL_RCCEx_GetPeriphCLKFreq+0x1498>)
 800805e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008060:	e002      	b.n	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1368>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8008062:	2300      	movs	r3, #0
 8008064:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8008066:	e003      	b.n	8008070 <HAL_RCCEx_GetPeriphCLKFreq+0x1370>
 8008068:	e002      	b.n	8008070 <HAL_RCCEx_GetPeriphCLKFreq+0x1370>
          }
          default:
          {
            frequency = 0;
 800806a:	2300      	movs	r3, #0
 800806c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800806e:	bf00      	nop
          }
        }
        break;
 8008070:	e187      	b.n	8008382 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>

#if defined(SPI4)
      case RCC_PERIPHCLK_SPI4:
        /* Get the current SPI4 kernel source */
        srcclk = __HAL_RCC_GET_SPI4_SOURCE();
 8008072:	4b47      	ldr	r3, [pc, #284]	@ (8008190 <HAL_RCCEx_GetPeriphCLKFreq+0x1490>)
 8008074:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008078:	f403 6360 	and.w	r3, r3, #3584	@ 0xe00
 800807c:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI4CLKSOURCE_PCLK2)
 800807e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008080:	2b00      	cmp	r3, #0
 8008082:	d103      	bne.n	800808c <HAL_RCCEx_GetPeriphCLKFreq+0x138c>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 8008084:	f7fd f80c 	bl	80050a0 <HAL_RCC_GetPCLK2Freq>
 8008088:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 800808a:	e17a      	b.n	8008382 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI4CLKSOURCE_PLL2Q))
 800808c:	4b40      	ldr	r3, [pc, #256]	@ (8008190 <HAL_RCCEx_GetPeriphCLKFreq+0x1490>)
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008094:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008098:	d10b      	bne.n	80080b2 <HAL_RCCEx_GetPeriphCLKFreq+0x13b2>
 800809a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800809c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80080a0:	d107      	bne.n	80080b2 <HAL_RCCEx_GetPeriphCLKFreq+0x13b2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80080a2:	f107 0314 	add.w	r3, r7, #20
 80080a6:	4618      	mov	r0, r3
 80080a8:	f7fe fb52 	bl	8006750 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80080ac:	69bb      	ldr	r3, [r7, #24]
 80080ae:	637b      	str	r3, [r7, #52]	@ 0x34
 80080b0:	e045      	b.n	800813e <HAL_RCCEx_GetPeriphCLKFreq+0x143e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI4CLKSOURCE_PLL3Q))
 80080b2:	4b37      	ldr	r3, [pc, #220]	@ (8008190 <HAL_RCCEx_GetPeriphCLKFreq+0x1490>)
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80080ba:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80080be:	d10b      	bne.n	80080d8 <HAL_RCCEx_GetPeriphCLKFreq+0x13d8>
 80080c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80080c6:	d107      	bne.n	80080d8 <HAL_RCCEx_GetPeriphCLKFreq+0x13d8>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80080c8:	f107 0308 	add.w	r3, r7, #8
 80080cc:	4618      	mov	r0, r3
 80080ce:	f7fe fcab 	bl	8006a28 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80080d2:	68fb      	ldr	r3, [r7, #12]
 80080d4:	637b      	str	r3, [r7, #52]	@ 0x34
 80080d6:	e032      	b.n	800813e <HAL_RCCEx_GetPeriphCLKFreq+0x143e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI4CLKSOURCE_HSI))
 80080d8:	4b2d      	ldr	r3, [pc, #180]	@ (8008190 <HAL_RCCEx_GetPeriphCLKFreq+0x1490>)
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	f003 0302 	and.w	r3, r3, #2
 80080e0:	2b02      	cmp	r3, #2
 80080e2:	d10d      	bne.n	8008100 <HAL_RCCEx_GetPeriphCLKFreq+0x1400>
 80080e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080e6:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80080ea:	d109      	bne.n	8008100 <HAL_RCCEx_GetPeriphCLKFreq+0x1400>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80080ec:	4b28      	ldr	r3, [pc, #160]	@ (8008190 <HAL_RCCEx_GetPeriphCLKFreq+0x1490>)
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	08db      	lsrs	r3, r3, #3
 80080f2:	f003 0303 	and.w	r3, r3, #3
 80080f6:	4a2a      	ldr	r2, [pc, #168]	@ (80081a0 <HAL_RCCEx_GetPeriphCLKFreq+0x14a0>)
 80080f8:	fa22 f303 	lsr.w	r3, r2, r3
 80080fc:	637b      	str	r3, [r7, #52]	@ 0x34
 80080fe:	e01e      	b.n	800813e <HAL_RCCEx_GetPeriphCLKFreq+0x143e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI4CLKSOURCE_CSI))
 8008100:	4b23      	ldr	r3, [pc, #140]	@ (8008190 <HAL_RCCEx_GetPeriphCLKFreq+0x1490>)
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008108:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800810c:	d106      	bne.n	800811c <HAL_RCCEx_GetPeriphCLKFreq+0x141c>
 800810e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008110:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008114:	d102      	bne.n	800811c <HAL_RCCEx_GetPeriphCLKFreq+0x141c>
          frequency = CSI_VALUE;
 8008116:	4b1f      	ldr	r3, [pc, #124]	@ (8008194 <HAL_RCCEx_GetPeriphCLKFreq+0x1494>)
 8008118:	637b      	str	r3, [r7, #52]	@ 0x34
 800811a:	e010      	b.n	800813e <HAL_RCCEx_GetPeriphCLKFreq+0x143e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI4CLKSOURCE_HSE))
 800811c:	4b1c      	ldr	r3, [pc, #112]	@ (8008190 <HAL_RCCEx_GetPeriphCLKFreq+0x1490>)
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008124:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008128:	d106      	bne.n	8008138 <HAL_RCCEx_GetPeriphCLKFreq+0x1438>
 800812a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800812c:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8008130:	d102      	bne.n	8008138 <HAL_RCCEx_GetPeriphCLKFreq+0x1438>
          frequency = HSE_VALUE;
 8008132:	4b19      	ldr	r3, [pc, #100]	@ (8008198 <HAL_RCCEx_GetPeriphCLKFreq+0x1498>)
 8008134:	637b      	str	r3, [r7, #52]	@ 0x34
 8008136:	e002      	b.n	800813e <HAL_RCCEx_GetPeriphCLKFreq+0x143e>
          frequency = 0U;
 8008138:	2300      	movs	r3, #0
 800813a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800813c:	e121      	b.n	8008382 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 800813e:	e120      	b.n	8008382 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
#endif /* SPI6 */

#if defined(OCTOSPI1)
      case RCC_PERIPHCLK_OSPI:
        /* Get the current OSPI kernel source */
        srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 8008140:	4b13      	ldr	r3, [pc, #76]	@ (8008190 <HAL_RCCEx_GetPeriphCLKFreq+0x1490>)
 8008142:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008146:	f003 0303 	and.w	r3, r3, #3
 800814a:	633b      	str	r3, [r7, #48]	@ 0x30
 800814c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800814e:	2b03      	cmp	r3, #3
 8008150:	d861      	bhi.n	8008216 <HAL_RCCEx_GetPeriphCLKFreq+0x1516>
 8008152:	a201      	add	r2, pc, #4	@ (adr r2, 8008158 <HAL_RCCEx_GetPeriphCLKFreq+0x1458>)
 8008154:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008158:	08008169 	.word	0x08008169
 800815c:	08008171 	.word	0x08008171
 8008160:	08008181 	.word	0x08008181
 8008164:	080081a5 	.word	0x080081a5

        switch (srcclk)
        {
          case RCC_OSPICLKSOURCE_HCLK:
          {
            frequency = HAL_RCC_GetHCLKFreq();
 8008168:	f7fc ff68 	bl	800503c <HAL_RCC_GetHCLKFreq>
 800816c:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800816e:	e055      	b.n	800821c <HAL_RCCEx_GetPeriphCLKFreq+0x151c>
          }
          case RCC_OSPICLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008170:	f107 0320 	add.w	r3, r7, #32
 8008174:	4618      	mov	r0, r3
 8008176:	f7fe f97f 	bl	8006478 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800817a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800817c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800817e:	e04d      	b.n	800821c <HAL_RCCEx_GetPeriphCLKFreq+0x151c>
          }
          case RCC_OSPICLKSOURCE_PLL2R:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008180:	f107 0314 	add.w	r3, r7, #20
 8008184:	4618      	mov	r0, r3
 8008186:	f7fe fae3 	bl	8006750 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_R_Frequency;
 800818a:	69fb      	ldr	r3, [r7, #28]
 800818c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800818e:	e045      	b.n	800821c <HAL_RCCEx_GetPeriphCLKFreq+0x151c>
 8008190:	44020c00 	.word	0x44020c00
 8008194:	003d0900 	.word	0x003d0900
 8008198:	007a1200 	.word	0x007a1200
 800819c:	00bb8000 	.word	0x00bb8000
 80081a0:	03d09000 	.word	0x03d09000
          }
          case RCC_OSPICLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80081a4:	4b79      	ldr	r3, [pc, #484]	@ (800838c <HAL_RCCEx_GetPeriphCLKFreq+0x168c>)
 80081a6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80081aa:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80081ae:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80081b0:	4b76      	ldr	r3, [pc, #472]	@ (800838c <HAL_RCCEx_GetPeriphCLKFreq+0x168c>)
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	f003 0302 	and.w	r3, r3, #2
 80081b8:	2b02      	cmp	r3, #2
 80081ba:	d10c      	bne.n	80081d6 <HAL_RCCEx_GetPeriphCLKFreq+0x14d6>
 80081bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d109      	bne.n	80081d6 <HAL_RCCEx_GetPeriphCLKFreq+0x14d6>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80081c2:	4b72      	ldr	r3, [pc, #456]	@ (800838c <HAL_RCCEx_GetPeriphCLKFreq+0x168c>)
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	08db      	lsrs	r3, r3, #3
 80081c8:	f003 0303 	and.w	r3, r3, #3
 80081cc:	4a70      	ldr	r2, [pc, #448]	@ (8008390 <HAL_RCCEx_GetPeriphCLKFreq+0x1690>)
 80081ce:	fa22 f303 	lsr.w	r3, r2, r3
 80081d2:	637b      	str	r3, [r7, #52]	@ 0x34
 80081d4:	e01e      	b.n	8008214 <HAL_RCCEx_GetPeriphCLKFreq+0x1514>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80081d6:	4b6d      	ldr	r3, [pc, #436]	@ (800838c <HAL_RCCEx_GetPeriphCLKFreq+0x168c>)
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80081de:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80081e2:	d106      	bne.n	80081f2 <HAL_RCCEx_GetPeriphCLKFreq+0x14f2>
 80081e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80081ea:	d102      	bne.n	80081f2 <HAL_RCCEx_GetPeriphCLKFreq+0x14f2>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80081ec:	4b69      	ldr	r3, [pc, #420]	@ (8008394 <HAL_RCCEx_GetPeriphCLKFreq+0x1694>)
 80081ee:	637b      	str	r3, [r7, #52]	@ 0x34
 80081f0:	e010      	b.n	8008214 <HAL_RCCEx_GetPeriphCLKFreq+0x1514>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80081f2:	4b66      	ldr	r3, [pc, #408]	@ (800838c <HAL_RCCEx_GetPeriphCLKFreq+0x168c>)
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80081fa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80081fe:	d106      	bne.n	800820e <HAL_RCCEx_GetPeriphCLKFreq+0x150e>
 8008200:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008202:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008206:	d102      	bne.n	800820e <HAL_RCCEx_GetPeriphCLKFreq+0x150e>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8008208:	4b63      	ldr	r3, [pc, #396]	@ (8008398 <HAL_RCCEx_GetPeriphCLKFreq+0x1698>)
 800820a:	637b      	str	r3, [r7, #52]	@ 0x34
 800820c:	e002      	b.n	8008214 <HAL_RCCEx_GetPeriphCLKFreq+0x1514>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 800820e:	2300      	movs	r3, #0
 8008210:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8008212:	e003      	b.n	800821c <HAL_RCCEx_GetPeriphCLKFreq+0x151c>
 8008214:	e002      	b.n	800821c <HAL_RCCEx_GetPeriphCLKFreq+0x151c>
          }
          default:
          {
            frequency = 0U;
 8008216:	2300      	movs	r3, #0
 8008218:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800821a:	bf00      	nop
          }
        }
        break;
 800821c:	e0b1      	b.n	8008382 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
#endif /* OCTOSPI1*/

#if defined(CEC)
      case RCC_PERIPHCLK_CEC:
        /* Get the current CEC source */
        srcclk = __HAL_RCC_GET_CEC_SOURCE();
 800821e:	4b5b      	ldr	r3, [pc, #364]	@ (800838c <HAL_RCCEx_GetPeriphCLKFreq+0x168c>)
 8008220:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008224:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8008228:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_CECCLKSOURCE_LSE))
 800822a:	4b58      	ldr	r3, [pc, #352]	@ (800838c <HAL_RCCEx_GetPeriphCLKFreq+0x168c>)
 800822c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008230:	f003 0302 	and.w	r3, r3, #2
 8008234:	2b02      	cmp	r3, #2
 8008236:	d106      	bne.n	8008246 <HAL_RCCEx_GetPeriphCLKFreq+0x1546>
 8008238:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800823a:	2b00      	cmp	r3, #0
 800823c:	d103      	bne.n	8008246 <HAL_RCCEx_GetPeriphCLKFreq+0x1546>
        {
          frequency = LSE_VALUE;
 800823e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008242:	637b      	str	r3, [r7, #52]	@ 0x34
 8008244:	e01f      	b.n	8008286 <HAL_RCCEx_GetPeriphCLKFreq+0x1586>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_CECCLKSOURCE_LSI))
 8008246:	4b51      	ldr	r3, [pc, #324]	@ (800838c <HAL_RCCEx_GetPeriphCLKFreq+0x168c>)
 8008248:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800824c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008250:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008254:	d106      	bne.n	8008264 <HAL_RCCEx_GetPeriphCLKFreq+0x1564>
 8008256:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008258:	2b40      	cmp	r3, #64	@ 0x40
 800825a:	d103      	bne.n	8008264 <HAL_RCCEx_GetPeriphCLKFreq+0x1564>
        {
          frequency = LSI_VALUE;
 800825c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8008260:	637b      	str	r3, [r7, #52]	@ 0x34
 8008262:	e010      	b.n	8008286 <HAL_RCCEx_GetPeriphCLKFreq+0x1586>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_CECCLKSOURCE_CSI_DIV122))
 8008264:	4b49      	ldr	r3, [pc, #292]	@ (800838c <HAL_RCCEx_GetPeriphCLKFreq+0x168c>)
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800826c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008270:	d106      	bne.n	8008280 <HAL_RCCEx_GetPeriphCLKFreq+0x1580>
 8008272:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008274:	2b80      	cmp	r3, #128	@ 0x80
 8008276:	d103      	bne.n	8008280 <HAL_RCCEx_GetPeriphCLKFreq+0x1580>
        {
          frequency = CSI_VALUE / 122U;
 8008278:	f248 0312 	movw	r3, #32786	@ 0x8012
 800827c:	637b      	str	r3, [r7, #52]	@ 0x34
 800827e:	e002      	b.n	8008286 <HAL_RCCEx_GetPeriphCLKFreq+0x1586>
        }

        /* Clock not enabled for CEC */
        else
        {
          frequency = 0U;
 8008280:	2300      	movs	r3, #0
 8008282:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 8008284:	e07d      	b.n	8008382 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 8008286:	e07c      	b.n	8008382 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
#endif /* CEC */

      case RCC_PERIPHCLK_RNG:
        /* Get the current RNG source */
        srcclk = __HAL_RCC_GET_RNG_SOURCE();
 8008288:	4b40      	ldr	r3, [pc, #256]	@ (800838c <HAL_RCCEx_GetPeriphCLKFreq+0x168c>)
 800828a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800828e:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8008292:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 8008294:	4b3d      	ldr	r3, [pc, #244]	@ (800838c <HAL_RCCEx_GetPeriphCLKFreq+0x168c>)
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800829c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80082a0:	d105      	bne.n	80082ae <HAL_RCCEx_GetPeriphCLKFreq+0x15ae>
 80082a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	d102      	bne.n	80082ae <HAL_RCCEx_GetPeriphCLKFreq+0x15ae>
        {
          frequency = HSI48_VALUE;
 80082a8:	4b3c      	ldr	r3, [pc, #240]	@ (800839c <HAL_RCCEx_GetPeriphCLKFreq+0x169c>)
 80082aa:	637b      	str	r3, [r7, #52]	@ 0x34
 80082ac:	e031      	b.n	8008312 <HAL_RCCEx_GetPeriphCLKFreq+0x1612>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY)) && (srcclk == RCC_RNGCLKSOURCE_PLL1Q))
 80082ae:	4b37      	ldr	r3, [pc, #220]	@ (800838c <HAL_RCCEx_GetPeriphCLKFreq+0x168c>)
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80082b6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80082ba:	d10a      	bne.n	80082d2 <HAL_RCCEx_GetPeriphCLKFreq+0x15d2>
 80082bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082be:	2b10      	cmp	r3, #16
 80082c0:	d107      	bne.n	80082d2 <HAL_RCCEx_GetPeriphCLKFreq+0x15d2>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80082c2:	f107 0320 	add.w	r3, r7, #32
 80082c6:	4618      	mov	r0, r3
 80082c8:	f7fe f8d6 	bl	8006478 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80082cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082ce:	637b      	str	r3, [r7, #52]	@ 0x34
 80082d0:	e01f      	b.n	8008312 <HAL_RCCEx_GetPeriphCLKFreq+0x1612>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RNGCLKSOURCE_LSE))
 80082d2:	4b2e      	ldr	r3, [pc, #184]	@ (800838c <HAL_RCCEx_GetPeriphCLKFreq+0x168c>)
 80082d4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80082d8:	f003 0302 	and.w	r3, r3, #2
 80082dc:	2b02      	cmp	r3, #2
 80082de:	d106      	bne.n	80082ee <HAL_RCCEx_GetPeriphCLKFreq+0x15ee>
 80082e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082e2:	2b20      	cmp	r3, #32
 80082e4:	d103      	bne.n	80082ee <HAL_RCCEx_GetPeriphCLKFreq+0x15ee>
        {
          frequency = LSE_VALUE;
 80082e6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80082ea:	637b      	str	r3, [r7, #52]	@ 0x34
 80082ec:	e011      	b.n	8008312 <HAL_RCCEx_GetPeriphCLKFreq+0x1612>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_LSI))
 80082ee:	4b27      	ldr	r3, [pc, #156]	@ (800838c <HAL_RCCEx_GetPeriphCLKFreq+0x168c>)
 80082f0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80082f4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80082f8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80082fc:	d106      	bne.n	800830c <HAL_RCCEx_GetPeriphCLKFreq+0x160c>
 80082fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008300:	2b30      	cmp	r3, #48	@ 0x30
 8008302:	d103      	bne.n	800830c <HAL_RCCEx_GetPeriphCLKFreq+0x160c>
        {
          frequency = LSI_VALUE;
 8008304:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8008308:	637b      	str	r3, [r7, #52]	@ 0x34
 800830a:	e002      	b.n	8008312 <HAL_RCCEx_GetPeriphCLKFreq+0x1612>
        }

        /* Clock not enabled for RNG */
        else
        {
          frequency = 0U;
 800830c:	2300      	movs	r3, #0
 800830e:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 8008310:	e037      	b.n	8008382 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 8008312:	e036      	b.n	8008382 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>

#if defined(USB_DRD_FS)
      case RCC_PERIPHCLK_USB:
        /* Get the current USB kernel source */
        srcclk = __HAL_RCC_GET_USB_SOURCE();
 8008314:	4b1d      	ldr	r3, [pc, #116]	@ (800838c <HAL_RCCEx_GetPeriphCLKFreq+0x168c>)
 8008316:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800831a:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800831e:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USBCLKSOURCE_PLL1Q)
 8008320:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008322:	2b10      	cmp	r3, #16
 8008324:	d107      	bne.n	8008336 <HAL_RCCEx_GetPeriphCLKFreq+0x1636>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008326:	f107 0320 	add.w	r3, r7, #32
 800832a:	4618      	mov	r0, r3
 800832c:	f7fe f8a4 	bl	8006478 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008330:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008332:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8008334:	e025      	b.n	8008382 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        }
#if defined(RCC_USBCLKSOURCE_PLL3Q)
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USBCLKSOURCE_PLL3Q))
 8008336:	4b15      	ldr	r3, [pc, #84]	@ (800838c <HAL_RCCEx_GetPeriphCLKFreq+0x168c>)
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800833e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008342:	d10a      	bne.n	800835a <HAL_RCCEx_GetPeriphCLKFreq+0x165a>
 8008344:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008346:	2b20      	cmp	r3, #32
 8008348:	d107      	bne.n	800835a <HAL_RCCEx_GetPeriphCLKFreq+0x165a>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800834a:	f107 0308 	add.w	r3, r7, #8
 800834e:	4618      	mov	r0, r3
 8008350:	f7fe fb6a 	bl	8006a28 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	637b      	str	r3, [r7, #52]	@ 0x34
 8008358:	e00f      	b.n	800837a <HAL_RCCEx_GetPeriphCLKFreq+0x167a>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
          frequency = pll2_clocks.PLL2_Q_Frequency;
        }
#endif /* RCC_USBCLKSOURCE_PLL3 */
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_USBCLKSOURCE_HSI48))
 800835a:	4b0c      	ldr	r3, [pc, #48]	@ (800838c <HAL_RCCEx_GetPeriphCLKFreq+0x168c>)
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008362:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008366:	d105      	bne.n	8008374 <HAL_RCCEx_GetPeriphCLKFreq+0x1674>
 8008368:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800836a:	2b30      	cmp	r3, #48	@ 0x30
 800836c:	d102      	bne.n	8008374 <HAL_RCCEx_GetPeriphCLKFreq+0x1674>
        {
          frequency = HSI48_VALUE;
 800836e:	4b0b      	ldr	r3, [pc, #44]	@ (800839c <HAL_RCCEx_GetPeriphCLKFreq+0x169c>)
 8008370:	637b      	str	r3, [r7, #52]	@ 0x34
 8008372:	e002      	b.n	800837a <HAL_RCCEx_GetPeriphCLKFreq+0x167a>
        }
        /* Clock not enabled for USB */
        else
        {
          frequency = 0U;
 8008374:	2300      	movs	r3, #0
 8008376:	637b      	str	r3, [r7, #52]	@ 0x34
        }

        break;
 8008378:	e003      	b.n	8008382 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 800837a:	e002      	b.n	8008382 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>


      default:
        frequency = 0U;
 800837c:	2300      	movs	r3, #0
 800837e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008380:	bf00      	nop
#endif /* USB_DRD_FS */
    }
  }
  return (frequency);
 8008382:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8008384:	4618      	mov	r0, r3
 8008386:	373c      	adds	r7, #60	@ 0x3c
 8008388:	46bd      	mov	sp, r7
 800838a:	bd90      	pop	{r4, r7, pc}
 800838c:	44020c00 	.word	0x44020c00
 8008390:	03d09000 	.word	0x03d09000
 8008394:	003d0900 	.word	0x003d0900
 8008398:	007a1200 	.word	0x007a1200
 800839c:	02dc6c00 	.word	0x02dc6c00

080083a0 <RCCEx_PLL2_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL2 output clocks dividers
  * @note   PLL2 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 80083a0:	b580      	push	{r7, lr}
 80083a2:	b084      	sub	sp, #16
 80083a4:	af00      	add	r7, sp, #0
 80083a6:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL2_VCIRGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2_VCORGE_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLL2_FRACN_VALUE(pll2->PLL2FRACN));

  /* Disable  PLL2. */
  __HAL_RCC_PLL2_DISABLE();
 80083a8:	4b48      	ldr	r3, [pc, #288]	@ (80084cc <RCCEx_PLL2_Config+0x12c>)
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	4a47      	ldr	r2, [pc, #284]	@ (80084cc <RCCEx_PLL2_Config+0x12c>)
 80083ae:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80083b2:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80083b4:	f7f9 ffde 	bl	8002374 <HAL_GetTick>
 80083b8:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80083ba:	e008      	b.n	80083ce <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80083bc:	f7f9 ffda 	bl	8002374 <HAL_GetTick>
 80083c0:	4602      	mov	r2, r0
 80083c2:	68fb      	ldr	r3, [r7, #12]
 80083c4:	1ad3      	subs	r3, r2, r3
 80083c6:	2b02      	cmp	r3, #2
 80083c8:	d901      	bls.n	80083ce <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 80083ca:	2303      	movs	r3, #3
 80083cc:	e07a      	b.n	80084c4 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80083ce:	4b3f      	ldr	r3, [pc, #252]	@ (80084cc <RCCEx_PLL2_Config+0x12c>)
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	d1f0      	bne.n	80083bc <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors. */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 80083da:	4b3c      	ldr	r3, [pc, #240]	@ (80084cc <RCCEx_PLL2_Config+0x12c>)
 80083dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80083de:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80083e2:	f023 0303 	bic.w	r3, r3, #3
 80083e6:	687a      	ldr	r2, [r7, #4]
 80083e8:	6811      	ldr	r1, [r2, #0]
 80083ea:	687a      	ldr	r2, [r7, #4]
 80083ec:	6852      	ldr	r2, [r2, #4]
 80083ee:	0212      	lsls	r2, r2, #8
 80083f0:	430a      	orrs	r2, r1
 80083f2:	4936      	ldr	r1, [pc, #216]	@ (80084cc <RCCEx_PLL2_Config+0x12c>)
 80083f4:	4313      	orrs	r3, r2
 80083f6:	62cb      	str	r3, [r1, #44]	@ 0x2c
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	689b      	ldr	r3, [r3, #8]
 80083fc:	3b01      	subs	r3, #1
 80083fe:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	68db      	ldr	r3, [r3, #12]
 8008406:	3b01      	subs	r3, #1
 8008408:	025b      	lsls	r3, r3, #9
 800840a:	b29b      	uxth	r3, r3
 800840c:	431a      	orrs	r2, r3
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	691b      	ldr	r3, [r3, #16]
 8008412:	3b01      	subs	r3, #1
 8008414:	041b      	lsls	r3, r3, #16
 8008416:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800841a:	431a      	orrs	r2, r3
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	695b      	ldr	r3, [r3, #20]
 8008420:	3b01      	subs	r3, #1
 8008422:	061b      	lsls	r3, r3, #24
 8008424:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8008428:	4928      	ldr	r1, [pc, #160]	@ (80084cc <RCCEx_PLL2_Config+0x12c>)
 800842a:	4313      	orrs	r3, r2
 800842c:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 800842e:	4b27      	ldr	r3, [pc, #156]	@ (80084cc <RCCEx_PLL2_Config+0x12c>)
 8008430:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008432:	f023 020c 	bic.w	r2, r3, #12
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	699b      	ldr	r3, [r3, #24]
 800843a:	4924      	ldr	r1, [pc, #144]	@ (80084cc <RCCEx_PLL2_Config+0x12c>)
 800843c:	4313      	orrs	r3, r2
 800843e:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Select PLL2 output frequency range : VCO */
  __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL);
 8008440:	4b22      	ldr	r3, [pc, #136]	@ (80084cc <RCCEx_PLL2_Config+0x12c>)
 8008442:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008444:	f023 0220 	bic.w	r2, r3, #32
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	69db      	ldr	r3, [r3, #28]
 800844c:	491f      	ldr	r1, [pc, #124]	@ (80084cc <RCCEx_PLL2_Config+0x12c>)
 800844e:	4313      	orrs	r3, r2
 8008450:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2_CLKOUT_ENABLE(pll2->PLL2ClockOut);
 8008452:	4b1e      	ldr	r3, [pc, #120]	@ (80084cc <RCCEx_PLL2_Config+0x12c>)
 8008454:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800845a:	491c      	ldr	r1, [pc, #112]	@ (80084cc <RCCEx_PLL2_Config+0x12c>)
 800845c:	4313      	orrs	r3, r2
 800845e:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_DISABLE();
 8008460:	4b1a      	ldr	r3, [pc, #104]	@ (80084cc <RCCEx_PLL2_Config+0x12c>)
 8008462:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008464:	4a19      	ldr	r2, [pc, #100]	@ (80084cc <RCCEx_PLL2_Config+0x12c>)
 8008466:	f023 0310 	bic.w	r3, r3, #16
 800846a:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2_FRACN_CONFIG(pll2->PLL2FRACN);
 800846c:	4b17      	ldr	r3, [pc, #92]	@ (80084cc <RCCEx_PLL2_Config+0x12c>)
 800846e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008470:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008474:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8008478:	687a      	ldr	r2, [r7, #4]
 800847a:	6a12      	ldr	r2, [r2, #32]
 800847c:	00d2      	lsls	r2, r2, #3
 800847e:	4913      	ldr	r1, [pc, #76]	@ (80084cc <RCCEx_PLL2_Config+0x12c>)
 8008480:	4313      	orrs	r3, r2
 8008482:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_ENABLE();
 8008484:	4b11      	ldr	r3, [pc, #68]	@ (80084cc <RCCEx_PLL2_Config+0x12c>)
 8008486:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008488:	4a10      	ldr	r2, [pc, #64]	@ (80084cc <RCCEx_PLL2_Config+0x12c>)
 800848a:	f043 0310 	orr.w	r3, r3, #16
 800848e:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2. */
  __HAL_RCC_PLL2_ENABLE();
 8008490:	4b0e      	ldr	r3, [pc, #56]	@ (80084cc <RCCEx_PLL2_Config+0x12c>)
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	4a0d      	ldr	r2, [pc, #52]	@ (80084cc <RCCEx_PLL2_Config+0x12c>)
 8008496:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800849a:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800849c:	f7f9 ff6a 	bl	8002374 <HAL_GetTick>
 80084a0:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80084a2:	e008      	b.n	80084b6 <RCCEx_PLL2_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80084a4:	f7f9 ff66 	bl	8002374 <HAL_GetTick>
 80084a8:	4602      	mov	r2, r0
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	1ad3      	subs	r3, r2, r3
 80084ae:	2b02      	cmp	r3, #2
 80084b0:	d901      	bls.n	80084b6 <RCCEx_PLL2_Config+0x116>
    {
      return HAL_TIMEOUT;
 80084b2:	2303      	movs	r3, #3
 80084b4:	e006      	b.n	80084c4 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80084b6:	4b05      	ldr	r3, [pc, #20]	@ (80084cc <RCCEx_PLL2_Config+0x12c>)
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80084be:	2b00      	cmp	r3, #0
 80084c0:	d0f0      	beq.n	80084a4 <RCCEx_PLL2_Config+0x104>
    }
  }
  return HAL_OK;
 80084c2:	2300      	movs	r3, #0

}
 80084c4:	4618      	mov	r0, r3
 80084c6:	3710      	adds	r7, #16
 80084c8:	46bd      	mov	sp, r7
 80084ca:	bd80      	pop	{r7, pc}
 80084cc:	44020c00 	.word	0x44020c00

080084d0 <RCCEx_PLL3_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL3 output clocks dividers
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status.
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 80084d0:	b580      	push	{r7, lr}
 80084d2:	b084      	sub	sp, #16
 80084d4:	af00      	add	r7, sp, #0
 80084d6:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL3_VCIRGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3_VCORGE_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLL3_FRACN_VALUE(pll3->PLL3FRACN));

  /* Disable  PLL3. */
  __HAL_RCC_PLL3_DISABLE();
 80084d8:	4b48      	ldr	r3, [pc, #288]	@ (80085fc <RCCEx_PLL3_Config+0x12c>)
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	4a47      	ldr	r2, [pc, #284]	@ (80085fc <RCCEx_PLL3_Config+0x12c>)
 80084de:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80084e2:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80084e4:	f7f9 ff46 	bl	8002374 <HAL_GetTick>
 80084e8:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80084ea:	e008      	b.n	80084fe <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80084ec:	f7f9 ff42 	bl	8002374 <HAL_GetTick>
 80084f0:	4602      	mov	r2, r0
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	1ad3      	subs	r3, r2, r3
 80084f6:	2b02      	cmp	r3, #2
 80084f8:	d901      	bls.n	80084fe <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 80084fa:	2303      	movs	r3, #3
 80084fc:	e07a      	b.n	80085f4 <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80084fe:	4b3f      	ldr	r3, [pc, #252]	@ (80085fc <RCCEx_PLL3_Config+0x12c>)
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008506:	2b00      	cmp	r3, #0
 8008508:	d1f0      	bne.n	80084ec <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors. */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 800850a:	4b3c      	ldr	r3, [pc, #240]	@ (80085fc <RCCEx_PLL3_Config+0x12c>)
 800850c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800850e:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8008512:	f023 0303 	bic.w	r3, r3, #3
 8008516:	687a      	ldr	r2, [r7, #4]
 8008518:	6811      	ldr	r1, [r2, #0]
 800851a:	687a      	ldr	r2, [r7, #4]
 800851c:	6852      	ldr	r2, [r2, #4]
 800851e:	0212      	lsls	r2, r2, #8
 8008520:	430a      	orrs	r2, r1
 8008522:	4936      	ldr	r1, [pc, #216]	@ (80085fc <RCCEx_PLL3_Config+0x12c>)
 8008524:	4313      	orrs	r3, r2
 8008526:	630b      	str	r3, [r1, #48]	@ 0x30
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	689b      	ldr	r3, [r3, #8]
 800852c:	3b01      	subs	r3, #1
 800852e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	68db      	ldr	r3, [r3, #12]
 8008536:	3b01      	subs	r3, #1
 8008538:	025b      	lsls	r3, r3, #9
 800853a:	b29b      	uxth	r3, r3
 800853c:	431a      	orrs	r2, r3
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	691b      	ldr	r3, [r3, #16]
 8008542:	3b01      	subs	r3, #1
 8008544:	041b      	lsls	r3, r3, #16
 8008546:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800854a:	431a      	orrs	r2, r3
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	695b      	ldr	r3, [r3, #20]
 8008550:	3b01      	subs	r3, #1
 8008552:	061b      	lsls	r3, r3, #24
 8008554:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8008558:	4928      	ldr	r1, [pc, #160]	@ (80085fc <RCCEx_PLL3_Config+0x12c>)
 800855a:	4313      	orrs	r3, r2
 800855c:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800855e:	4b27      	ldr	r3, [pc, #156]	@ (80085fc <RCCEx_PLL3_Config+0x12c>)
 8008560:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008562:	f023 020c 	bic.w	r2, r3, #12
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	699b      	ldr	r3, [r3, #24]
 800856a:	4924      	ldr	r1, [pc, #144]	@ (80085fc <RCCEx_PLL3_Config+0x12c>)
 800856c:	4313      	orrs	r3, r2
 800856e:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Select PLL3 output frequency range : VCO */
  __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL);
 8008570:	4b22      	ldr	r3, [pc, #136]	@ (80085fc <RCCEx_PLL3_Config+0x12c>)
 8008572:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008574:	f023 0220 	bic.w	r2, r3, #32
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	69db      	ldr	r3, [r3, #28]
 800857c:	491f      	ldr	r1, [pc, #124]	@ (80085fc <RCCEx_PLL3_Config+0x12c>)
 800857e:	4313      	orrs	r3, r2
 8008580:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3_CLKOUT_ENABLE(pll3->PLL3ClockOut);
 8008582:	4b1e      	ldr	r3, [pc, #120]	@ (80085fc <RCCEx_PLL3_Config+0x12c>)
 8008584:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800858a:	491c      	ldr	r1, [pc, #112]	@ (80085fc <RCCEx_PLL3_Config+0x12c>)
 800858c:	4313      	orrs	r3, r2
 800858e:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_DISABLE();
 8008590:	4b1a      	ldr	r3, [pc, #104]	@ (80085fc <RCCEx_PLL3_Config+0x12c>)
 8008592:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008594:	4a19      	ldr	r2, [pc, #100]	@ (80085fc <RCCEx_PLL3_Config+0x12c>)
 8008596:	f023 0310 	bic.w	r3, r3, #16
 800859a:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3_FRACN_CONFIG(pll3->PLL3FRACN);
 800859c:	4b17      	ldr	r3, [pc, #92]	@ (80085fc <RCCEx_PLL3_Config+0x12c>)
 800859e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80085a0:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80085a4:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80085a8:	687a      	ldr	r2, [r7, #4]
 80085aa:	6a12      	ldr	r2, [r2, #32]
 80085ac:	00d2      	lsls	r2, r2, #3
 80085ae:	4913      	ldr	r1, [pc, #76]	@ (80085fc <RCCEx_PLL3_Config+0x12c>)
 80085b0:	4313      	orrs	r3, r2
 80085b2:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_ENABLE();
 80085b4:	4b11      	ldr	r3, [pc, #68]	@ (80085fc <RCCEx_PLL3_Config+0x12c>)
 80085b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80085b8:	4a10      	ldr	r2, [pc, #64]	@ (80085fc <RCCEx_PLL3_Config+0x12c>)
 80085ba:	f043 0310 	orr.w	r3, r3, #16
 80085be:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3. */
  __HAL_RCC_PLL3_ENABLE();
 80085c0:	4b0e      	ldr	r3, [pc, #56]	@ (80085fc <RCCEx_PLL3_Config+0x12c>)
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	4a0d      	ldr	r2, [pc, #52]	@ (80085fc <RCCEx_PLL3_Config+0x12c>)
 80085c6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80085ca:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80085cc:	f7f9 fed2 	bl	8002374 <HAL_GetTick>
 80085d0:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80085d2:	e008      	b.n	80085e6 <RCCEx_PLL3_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80085d4:	f7f9 fece 	bl	8002374 <HAL_GetTick>
 80085d8:	4602      	mov	r2, r0
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	1ad3      	subs	r3, r2, r3
 80085de:	2b02      	cmp	r3, #2
 80085e0:	d901      	bls.n	80085e6 <RCCEx_PLL3_Config+0x116>
    {
      return HAL_TIMEOUT;
 80085e2:	2303      	movs	r3, #3
 80085e4:	e006      	b.n	80085f4 <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80085e6:	4b05      	ldr	r3, [pc, #20]	@ (80085fc <RCCEx_PLL3_Config+0x12c>)
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d0f0      	beq.n	80085d4 <RCCEx_PLL3_Config+0x104>
    }
  }
  return HAL_OK;
 80085f2:	2300      	movs	r3, #0
}
 80085f4:	4618      	mov	r0, r3
 80085f6:	3710      	adds	r7, #16
 80085f8:	46bd      	mov	sp, r7
 80085fa:	bd80      	pop	{r7, pc}
 80085fc:	44020c00 	.word	0x44020c00

08008600 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008600:	b580      	push	{r7, lr}
 8008602:	b082      	sub	sp, #8
 8008604:	af00      	add	r7, sp, #0
 8008606:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	2b00      	cmp	r3, #0
 800860c:	d101      	bne.n	8008612 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800860e:	2301      	movs	r3, #1
 8008610:	e049      	b.n	80086a6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008618:	b2db      	uxtb	r3, r3
 800861a:	2b00      	cmp	r3, #0
 800861c:	d106      	bne.n	800862c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	2200      	movs	r2, #0
 8008622:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008626:	6878      	ldr	r0, [r7, #4]
 8008628:	f7f9 fc2a 	bl	8001e80 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	2202      	movs	r2, #2
 8008630:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	681a      	ldr	r2, [r3, #0]
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	3304      	adds	r3, #4
 800863c:	4619      	mov	r1, r3
 800863e:	4610      	mov	r0, r2
 8008640:	f000 ff0e 	bl	8009460 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	2201      	movs	r2, #1
 8008648:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	2201      	movs	r2, #1
 8008650:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	2201      	movs	r2, #1
 8008658:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	2201      	movs	r2, #1
 8008660:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	2201      	movs	r2, #1
 8008668:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	2201      	movs	r2, #1
 8008670:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	2201      	movs	r2, #1
 8008678:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	2201      	movs	r2, #1
 8008680:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	2201      	movs	r2, #1
 8008688:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	2201      	movs	r2, #1
 8008690:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	2201      	movs	r2, #1
 8008698:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	2201      	movs	r2, #1
 80086a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80086a4:	2300      	movs	r3, #0
}
 80086a6:	4618      	mov	r0, r3
 80086a8:	3708      	adds	r7, #8
 80086aa:	46bd      	mov	sp, r7
 80086ac:	bd80      	pop	{r7, pc}
	...

080086b0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80086b0:	b480      	push	{r7}
 80086b2:	b085      	sub	sp, #20
 80086b4:	af00      	add	r7, sp, #0
 80086b6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80086be:	b2db      	uxtb	r3, r3
 80086c0:	2b01      	cmp	r3, #1
 80086c2:	d001      	beq.n	80086c8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80086c4:	2301      	movs	r3, #1
 80086c6:	e07c      	b.n	80087c2 <HAL_TIM_Base_Start_IT+0x112>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	2202      	movs	r2, #2
 80086cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	68da      	ldr	r2, [r3, #12]
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	f042 0201 	orr.w	r2, r2, #1
 80086de:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	4a3a      	ldr	r2, [pc, #232]	@ (80087d0 <HAL_TIM_Base_Start_IT+0x120>)
 80086e6:	4293      	cmp	r3, r2
 80086e8:	d04a      	beq.n	8008780 <HAL_TIM_Base_Start_IT+0xd0>
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	4a39      	ldr	r2, [pc, #228]	@ (80087d4 <HAL_TIM_Base_Start_IT+0x124>)
 80086f0:	4293      	cmp	r3, r2
 80086f2:	d045      	beq.n	8008780 <HAL_TIM_Base_Start_IT+0xd0>
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80086fc:	d040      	beq.n	8008780 <HAL_TIM_Base_Start_IT+0xd0>
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008706:	d03b      	beq.n	8008780 <HAL_TIM_Base_Start_IT+0xd0>
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	4a32      	ldr	r2, [pc, #200]	@ (80087d8 <HAL_TIM_Base_Start_IT+0x128>)
 800870e:	4293      	cmp	r3, r2
 8008710:	d036      	beq.n	8008780 <HAL_TIM_Base_Start_IT+0xd0>
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	4a31      	ldr	r2, [pc, #196]	@ (80087dc <HAL_TIM_Base_Start_IT+0x12c>)
 8008718:	4293      	cmp	r3, r2
 800871a:	d031      	beq.n	8008780 <HAL_TIM_Base_Start_IT+0xd0>
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	4a2f      	ldr	r2, [pc, #188]	@ (80087e0 <HAL_TIM_Base_Start_IT+0x130>)
 8008722:	4293      	cmp	r3, r2
 8008724:	d02c      	beq.n	8008780 <HAL_TIM_Base_Start_IT+0xd0>
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	4a2e      	ldr	r2, [pc, #184]	@ (80087e4 <HAL_TIM_Base_Start_IT+0x134>)
 800872c:	4293      	cmp	r3, r2
 800872e:	d027      	beq.n	8008780 <HAL_TIM_Base_Start_IT+0xd0>
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	4a2c      	ldr	r2, [pc, #176]	@ (80087e8 <HAL_TIM_Base_Start_IT+0x138>)
 8008736:	4293      	cmp	r3, r2
 8008738:	d022      	beq.n	8008780 <HAL_TIM_Base_Start_IT+0xd0>
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	4a2b      	ldr	r2, [pc, #172]	@ (80087ec <HAL_TIM_Base_Start_IT+0x13c>)
 8008740:	4293      	cmp	r3, r2
 8008742:	d01d      	beq.n	8008780 <HAL_TIM_Base_Start_IT+0xd0>
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	4a29      	ldr	r2, [pc, #164]	@ (80087f0 <HAL_TIM_Base_Start_IT+0x140>)
 800874a:	4293      	cmp	r3, r2
 800874c:	d018      	beq.n	8008780 <HAL_TIM_Base_Start_IT+0xd0>
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	4a28      	ldr	r2, [pc, #160]	@ (80087f4 <HAL_TIM_Base_Start_IT+0x144>)
 8008754:	4293      	cmp	r3, r2
 8008756:	d013      	beq.n	8008780 <HAL_TIM_Base_Start_IT+0xd0>
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	4a26      	ldr	r2, [pc, #152]	@ (80087f8 <HAL_TIM_Base_Start_IT+0x148>)
 800875e:	4293      	cmp	r3, r2
 8008760:	d00e      	beq.n	8008780 <HAL_TIM_Base_Start_IT+0xd0>
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	4a25      	ldr	r2, [pc, #148]	@ (80087fc <HAL_TIM_Base_Start_IT+0x14c>)
 8008768:	4293      	cmp	r3, r2
 800876a:	d009      	beq.n	8008780 <HAL_TIM_Base_Start_IT+0xd0>
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	4a23      	ldr	r2, [pc, #140]	@ (8008800 <HAL_TIM_Base_Start_IT+0x150>)
 8008772:	4293      	cmp	r3, r2
 8008774:	d004      	beq.n	8008780 <HAL_TIM_Base_Start_IT+0xd0>
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	4a22      	ldr	r2, [pc, #136]	@ (8008804 <HAL_TIM_Base_Start_IT+0x154>)
 800877c:	4293      	cmp	r3, r2
 800877e:	d115      	bne.n	80087ac <HAL_TIM_Base_Start_IT+0xfc>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	689a      	ldr	r2, [r3, #8]
 8008786:	4b20      	ldr	r3, [pc, #128]	@ (8008808 <HAL_TIM_Base_Start_IT+0x158>)
 8008788:	4013      	ands	r3, r2
 800878a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	2b06      	cmp	r3, #6
 8008790:	d015      	beq.n	80087be <HAL_TIM_Base_Start_IT+0x10e>
 8008792:	68fb      	ldr	r3, [r7, #12]
 8008794:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008798:	d011      	beq.n	80087be <HAL_TIM_Base_Start_IT+0x10e>
    {
      __HAL_TIM_ENABLE(htim);
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	681a      	ldr	r2, [r3, #0]
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	f042 0201 	orr.w	r2, r2, #1
 80087a8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80087aa:	e008      	b.n	80087be <HAL_TIM_Base_Start_IT+0x10e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	681a      	ldr	r2, [r3, #0]
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	f042 0201 	orr.w	r2, r2, #1
 80087ba:	601a      	str	r2, [r3, #0]
 80087bc:	e000      	b.n	80087c0 <HAL_TIM_Base_Start_IT+0x110>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80087be:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80087c0:	2300      	movs	r3, #0
}
 80087c2:	4618      	mov	r0, r3
 80087c4:	3714      	adds	r7, #20
 80087c6:	46bd      	mov	sp, r7
 80087c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087cc:	4770      	bx	lr
 80087ce:	bf00      	nop
 80087d0:	40012c00 	.word	0x40012c00
 80087d4:	50012c00 	.word	0x50012c00
 80087d8:	40000400 	.word	0x40000400
 80087dc:	50000400 	.word	0x50000400
 80087e0:	40000800 	.word	0x40000800
 80087e4:	50000800 	.word	0x50000800
 80087e8:	40000c00 	.word	0x40000c00
 80087ec:	50000c00 	.word	0x50000c00
 80087f0:	40013400 	.word	0x40013400
 80087f4:	50013400 	.word	0x50013400
 80087f8:	40001800 	.word	0x40001800
 80087fc:	50001800 	.word	0x50001800
 8008800:	40014000 	.word	0x40014000
 8008804:	50014000 	.word	0x50014000
 8008808:	00010007 	.word	0x00010007

0800880c <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800880c:	b580      	push	{r7, lr}
 800880e:	b082      	sub	sp, #8
 8008810:	af00      	add	r7, sp, #0
 8008812:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	2b00      	cmp	r3, #0
 8008818:	d101      	bne.n	800881e <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800881a:	2301      	movs	r3, #1
 800881c:	e049      	b.n	80088b2 <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008824:	b2db      	uxtb	r3, r3
 8008826:	2b00      	cmp	r3, #0
 8008828:	d106      	bne.n	8008838 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	2200      	movs	r2, #0
 800882e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8008832:	6878      	ldr	r0, [r7, #4]
 8008834:	f000 f841 	bl	80088ba <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	2202      	movs	r2, #2
 800883c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	681a      	ldr	r2, [r3, #0]
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	3304      	adds	r3, #4
 8008848:	4619      	mov	r1, r3
 800884a:	4610      	mov	r0, r2
 800884c:	f000 fe08 	bl	8009460 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	2201      	movs	r2, #1
 8008854:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	2201      	movs	r2, #1
 800885c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	2201      	movs	r2, #1
 8008864:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	2201      	movs	r2, #1
 800886c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	2201      	movs	r2, #1
 8008874:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	2201      	movs	r2, #1
 800887c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	2201      	movs	r2, #1
 8008884:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	2201      	movs	r2, #1
 800888c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	2201      	movs	r2, #1
 8008894:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	2201      	movs	r2, #1
 800889c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	2201      	movs	r2, #1
 80088a4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	2201      	movs	r2, #1
 80088ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80088b0:	2300      	movs	r3, #0
}
 80088b2:	4618      	mov	r0, r3
 80088b4:	3708      	adds	r7, #8
 80088b6:	46bd      	mov	sp, r7
 80088b8:	bd80      	pop	{r7, pc}

080088ba <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 80088ba:	b480      	push	{r7}
 80088bc:	b083      	sub	sp, #12
 80088be:	af00      	add	r7, sp, #0
 80088c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 80088c2:	bf00      	nop
 80088c4:	370c      	adds	r7, #12
 80088c6:	46bd      	mov	sp, r7
 80088c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088cc:	4770      	bx	lr

080088ce <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80088ce:	b580      	push	{r7, lr}
 80088d0:	b082      	sub	sp, #8
 80088d2:	af00      	add	r7, sp, #0
 80088d4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	2b00      	cmp	r3, #0
 80088da:	d101      	bne.n	80088e0 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80088dc:	2301      	movs	r3, #1
 80088de:	e049      	b.n	8008974 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80088e6:	b2db      	uxtb	r3, r3
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	d106      	bne.n	80088fa <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	2200      	movs	r2, #0
 80088f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80088f4:	6878      	ldr	r0, [r7, #4]
 80088f6:	f000 f841 	bl	800897c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	2202      	movs	r2, #2
 80088fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	681a      	ldr	r2, [r3, #0]
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	3304      	adds	r3, #4
 800890a:	4619      	mov	r1, r3
 800890c:	4610      	mov	r0, r2
 800890e:	f000 fda7 	bl	8009460 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	2201      	movs	r2, #1
 8008916:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	2201      	movs	r2, #1
 800891e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	2201      	movs	r2, #1
 8008926:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	2201      	movs	r2, #1
 800892e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	2201      	movs	r2, #1
 8008936:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	2201      	movs	r2, #1
 800893e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	2201      	movs	r2, #1
 8008946:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	2201      	movs	r2, #1
 800894e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	2201      	movs	r2, #1
 8008956:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	2201      	movs	r2, #1
 800895e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	2201      	movs	r2, #1
 8008966:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	2201      	movs	r2, #1
 800896e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008972:	2300      	movs	r3, #0
}
 8008974:	4618      	mov	r0, r3
 8008976:	3708      	adds	r7, #8
 8008978:	46bd      	mov	sp, r7
 800897a:	bd80      	pop	{r7, pc}

0800897c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800897c:	b480      	push	{r7}
 800897e:	b083      	sub	sp, #12
 8008980:	af00      	add	r7, sp, #0
 8008982:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8008984:	bf00      	nop
 8008986:	370c      	adds	r7, #12
 8008988:	46bd      	mov	sp, r7
 800898a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800898e:	4770      	bx	lr

08008990 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008990:	b580      	push	{r7, lr}
 8008992:	b084      	sub	sp, #16
 8008994:	af00      	add	r7, sp, #0
 8008996:	6078      	str	r0, [r7, #4]
 8008998:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800899a:	683b      	ldr	r3, [r7, #0]
 800899c:	2b00      	cmp	r3, #0
 800899e:	d109      	bne.n	80089b4 <HAL_TIM_PWM_Start+0x24>
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80089a6:	b2db      	uxtb	r3, r3
 80089a8:	2b01      	cmp	r3, #1
 80089aa:	bf14      	ite	ne
 80089ac:	2301      	movne	r3, #1
 80089ae:	2300      	moveq	r3, #0
 80089b0:	b2db      	uxtb	r3, r3
 80089b2:	e03c      	b.n	8008a2e <HAL_TIM_PWM_Start+0x9e>
 80089b4:	683b      	ldr	r3, [r7, #0]
 80089b6:	2b04      	cmp	r3, #4
 80089b8:	d109      	bne.n	80089ce <HAL_TIM_PWM_Start+0x3e>
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80089c0:	b2db      	uxtb	r3, r3
 80089c2:	2b01      	cmp	r3, #1
 80089c4:	bf14      	ite	ne
 80089c6:	2301      	movne	r3, #1
 80089c8:	2300      	moveq	r3, #0
 80089ca:	b2db      	uxtb	r3, r3
 80089cc:	e02f      	b.n	8008a2e <HAL_TIM_PWM_Start+0x9e>
 80089ce:	683b      	ldr	r3, [r7, #0]
 80089d0:	2b08      	cmp	r3, #8
 80089d2:	d109      	bne.n	80089e8 <HAL_TIM_PWM_Start+0x58>
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80089da:	b2db      	uxtb	r3, r3
 80089dc:	2b01      	cmp	r3, #1
 80089de:	bf14      	ite	ne
 80089e0:	2301      	movne	r3, #1
 80089e2:	2300      	moveq	r3, #0
 80089e4:	b2db      	uxtb	r3, r3
 80089e6:	e022      	b.n	8008a2e <HAL_TIM_PWM_Start+0x9e>
 80089e8:	683b      	ldr	r3, [r7, #0]
 80089ea:	2b0c      	cmp	r3, #12
 80089ec:	d109      	bne.n	8008a02 <HAL_TIM_PWM_Start+0x72>
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80089f4:	b2db      	uxtb	r3, r3
 80089f6:	2b01      	cmp	r3, #1
 80089f8:	bf14      	ite	ne
 80089fa:	2301      	movne	r3, #1
 80089fc:	2300      	moveq	r3, #0
 80089fe:	b2db      	uxtb	r3, r3
 8008a00:	e015      	b.n	8008a2e <HAL_TIM_PWM_Start+0x9e>
 8008a02:	683b      	ldr	r3, [r7, #0]
 8008a04:	2b10      	cmp	r3, #16
 8008a06:	d109      	bne.n	8008a1c <HAL_TIM_PWM_Start+0x8c>
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008a0e:	b2db      	uxtb	r3, r3
 8008a10:	2b01      	cmp	r3, #1
 8008a12:	bf14      	ite	ne
 8008a14:	2301      	movne	r3, #1
 8008a16:	2300      	moveq	r3, #0
 8008a18:	b2db      	uxtb	r3, r3
 8008a1a:	e008      	b.n	8008a2e <HAL_TIM_PWM_Start+0x9e>
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8008a22:	b2db      	uxtb	r3, r3
 8008a24:	2b01      	cmp	r3, #1
 8008a26:	bf14      	ite	ne
 8008a28:	2301      	movne	r3, #1
 8008a2a:	2300      	moveq	r3, #0
 8008a2c:	b2db      	uxtb	r3, r3
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	d001      	beq.n	8008a36 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8008a32:	2301      	movs	r3, #1
 8008a34:	e0ce      	b.n	8008bd4 <HAL_TIM_PWM_Start+0x244>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008a36:	683b      	ldr	r3, [r7, #0]
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	d104      	bne.n	8008a46 <HAL_TIM_PWM_Start+0xb6>
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	2202      	movs	r2, #2
 8008a40:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008a44:	e023      	b.n	8008a8e <HAL_TIM_PWM_Start+0xfe>
 8008a46:	683b      	ldr	r3, [r7, #0]
 8008a48:	2b04      	cmp	r3, #4
 8008a4a:	d104      	bne.n	8008a56 <HAL_TIM_PWM_Start+0xc6>
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	2202      	movs	r2, #2
 8008a50:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008a54:	e01b      	b.n	8008a8e <HAL_TIM_PWM_Start+0xfe>
 8008a56:	683b      	ldr	r3, [r7, #0]
 8008a58:	2b08      	cmp	r3, #8
 8008a5a:	d104      	bne.n	8008a66 <HAL_TIM_PWM_Start+0xd6>
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	2202      	movs	r2, #2
 8008a60:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008a64:	e013      	b.n	8008a8e <HAL_TIM_PWM_Start+0xfe>
 8008a66:	683b      	ldr	r3, [r7, #0]
 8008a68:	2b0c      	cmp	r3, #12
 8008a6a:	d104      	bne.n	8008a76 <HAL_TIM_PWM_Start+0xe6>
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	2202      	movs	r2, #2
 8008a70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008a74:	e00b      	b.n	8008a8e <HAL_TIM_PWM_Start+0xfe>
 8008a76:	683b      	ldr	r3, [r7, #0]
 8008a78:	2b10      	cmp	r3, #16
 8008a7a:	d104      	bne.n	8008a86 <HAL_TIM_PWM_Start+0xf6>
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	2202      	movs	r2, #2
 8008a80:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008a84:	e003      	b.n	8008a8e <HAL_TIM_PWM_Start+0xfe>
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	2202      	movs	r2, #2
 8008a8a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	2201      	movs	r2, #1
 8008a94:	6839      	ldr	r1, [r7, #0]
 8008a96:	4618      	mov	r0, r3
 8008a98:	f001 f99e 	bl	8009dd8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	4a4e      	ldr	r2, [pc, #312]	@ (8008bdc <HAL_TIM_PWM_Start+0x24c>)
 8008aa2:	4293      	cmp	r3, r2
 8008aa4:	d018      	beq.n	8008ad8 <HAL_TIM_PWM_Start+0x148>
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	4a4d      	ldr	r2, [pc, #308]	@ (8008be0 <HAL_TIM_PWM_Start+0x250>)
 8008aac:	4293      	cmp	r3, r2
 8008aae:	d013      	beq.n	8008ad8 <HAL_TIM_PWM_Start+0x148>
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	4a4b      	ldr	r2, [pc, #300]	@ (8008be4 <HAL_TIM_PWM_Start+0x254>)
 8008ab6:	4293      	cmp	r3, r2
 8008ab8:	d00e      	beq.n	8008ad8 <HAL_TIM_PWM_Start+0x148>
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	681b      	ldr	r3, [r3, #0]
 8008abe:	4a4a      	ldr	r2, [pc, #296]	@ (8008be8 <HAL_TIM_PWM_Start+0x258>)
 8008ac0:	4293      	cmp	r3, r2
 8008ac2:	d009      	beq.n	8008ad8 <HAL_TIM_PWM_Start+0x148>
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	4a48      	ldr	r2, [pc, #288]	@ (8008bec <HAL_TIM_PWM_Start+0x25c>)
 8008aca:	4293      	cmp	r3, r2
 8008acc:	d004      	beq.n	8008ad8 <HAL_TIM_PWM_Start+0x148>
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	4a47      	ldr	r2, [pc, #284]	@ (8008bf0 <HAL_TIM_PWM_Start+0x260>)
 8008ad4:	4293      	cmp	r3, r2
 8008ad6:	d101      	bne.n	8008adc <HAL_TIM_PWM_Start+0x14c>
 8008ad8:	2301      	movs	r3, #1
 8008ada:	e000      	b.n	8008ade <HAL_TIM_PWM_Start+0x14e>
 8008adc:	2300      	movs	r3, #0
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	d007      	beq.n	8008af2 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008af0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	4a39      	ldr	r2, [pc, #228]	@ (8008bdc <HAL_TIM_PWM_Start+0x24c>)
 8008af8:	4293      	cmp	r3, r2
 8008afa:	d04a      	beq.n	8008b92 <HAL_TIM_PWM_Start+0x202>
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	4a37      	ldr	r2, [pc, #220]	@ (8008be0 <HAL_TIM_PWM_Start+0x250>)
 8008b02:	4293      	cmp	r3, r2
 8008b04:	d045      	beq.n	8008b92 <HAL_TIM_PWM_Start+0x202>
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008b0e:	d040      	beq.n	8008b92 <HAL_TIM_PWM_Start+0x202>
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008b18:	d03b      	beq.n	8008b92 <HAL_TIM_PWM_Start+0x202>
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	4a35      	ldr	r2, [pc, #212]	@ (8008bf4 <HAL_TIM_PWM_Start+0x264>)
 8008b20:	4293      	cmp	r3, r2
 8008b22:	d036      	beq.n	8008b92 <HAL_TIM_PWM_Start+0x202>
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	4a33      	ldr	r2, [pc, #204]	@ (8008bf8 <HAL_TIM_PWM_Start+0x268>)
 8008b2a:	4293      	cmp	r3, r2
 8008b2c:	d031      	beq.n	8008b92 <HAL_TIM_PWM_Start+0x202>
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	4a32      	ldr	r2, [pc, #200]	@ (8008bfc <HAL_TIM_PWM_Start+0x26c>)
 8008b34:	4293      	cmp	r3, r2
 8008b36:	d02c      	beq.n	8008b92 <HAL_TIM_PWM_Start+0x202>
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	4a30      	ldr	r2, [pc, #192]	@ (8008c00 <HAL_TIM_PWM_Start+0x270>)
 8008b3e:	4293      	cmp	r3, r2
 8008b40:	d027      	beq.n	8008b92 <HAL_TIM_PWM_Start+0x202>
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	4a2f      	ldr	r2, [pc, #188]	@ (8008c04 <HAL_TIM_PWM_Start+0x274>)
 8008b48:	4293      	cmp	r3, r2
 8008b4a:	d022      	beq.n	8008b92 <HAL_TIM_PWM_Start+0x202>
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	4a2d      	ldr	r2, [pc, #180]	@ (8008c08 <HAL_TIM_PWM_Start+0x278>)
 8008b52:	4293      	cmp	r3, r2
 8008b54:	d01d      	beq.n	8008b92 <HAL_TIM_PWM_Start+0x202>
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	4a22      	ldr	r2, [pc, #136]	@ (8008be4 <HAL_TIM_PWM_Start+0x254>)
 8008b5c:	4293      	cmp	r3, r2
 8008b5e:	d018      	beq.n	8008b92 <HAL_TIM_PWM_Start+0x202>
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	4a20      	ldr	r2, [pc, #128]	@ (8008be8 <HAL_TIM_PWM_Start+0x258>)
 8008b66:	4293      	cmp	r3, r2
 8008b68:	d013      	beq.n	8008b92 <HAL_TIM_PWM_Start+0x202>
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	4a27      	ldr	r2, [pc, #156]	@ (8008c0c <HAL_TIM_PWM_Start+0x27c>)
 8008b70:	4293      	cmp	r3, r2
 8008b72:	d00e      	beq.n	8008b92 <HAL_TIM_PWM_Start+0x202>
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	4a25      	ldr	r2, [pc, #148]	@ (8008c10 <HAL_TIM_PWM_Start+0x280>)
 8008b7a:	4293      	cmp	r3, r2
 8008b7c:	d009      	beq.n	8008b92 <HAL_TIM_PWM_Start+0x202>
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	4a1a      	ldr	r2, [pc, #104]	@ (8008bec <HAL_TIM_PWM_Start+0x25c>)
 8008b84:	4293      	cmp	r3, r2
 8008b86:	d004      	beq.n	8008b92 <HAL_TIM_PWM_Start+0x202>
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	4a18      	ldr	r2, [pc, #96]	@ (8008bf0 <HAL_TIM_PWM_Start+0x260>)
 8008b8e:	4293      	cmp	r3, r2
 8008b90:	d115      	bne.n	8008bbe <HAL_TIM_PWM_Start+0x22e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	689a      	ldr	r2, [r3, #8]
 8008b98:	4b1e      	ldr	r3, [pc, #120]	@ (8008c14 <HAL_TIM_PWM_Start+0x284>)
 8008b9a:	4013      	ands	r3, r2
 8008b9c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	2b06      	cmp	r3, #6
 8008ba2:	d015      	beq.n	8008bd0 <HAL_TIM_PWM_Start+0x240>
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008baa:	d011      	beq.n	8008bd0 <HAL_TIM_PWM_Start+0x240>
    {
      __HAL_TIM_ENABLE(htim);
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	681a      	ldr	r2, [r3, #0]
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	f042 0201 	orr.w	r2, r2, #1
 8008bba:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008bbc:	e008      	b.n	8008bd0 <HAL_TIM_PWM_Start+0x240>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	681a      	ldr	r2, [r3, #0]
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	f042 0201 	orr.w	r2, r2, #1
 8008bcc:	601a      	str	r2, [r3, #0]
 8008bce:	e000      	b.n	8008bd2 <HAL_TIM_PWM_Start+0x242>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008bd0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008bd2:	2300      	movs	r3, #0
}
 8008bd4:	4618      	mov	r0, r3
 8008bd6:	3710      	adds	r7, #16
 8008bd8:	46bd      	mov	sp, r7
 8008bda:	bd80      	pop	{r7, pc}
 8008bdc:	40012c00 	.word	0x40012c00
 8008be0:	50012c00 	.word	0x50012c00
 8008be4:	40013400 	.word	0x40013400
 8008be8:	50013400 	.word	0x50013400
 8008bec:	40014000 	.word	0x40014000
 8008bf0:	50014000 	.word	0x50014000
 8008bf4:	40000400 	.word	0x40000400
 8008bf8:	50000400 	.word	0x50000400
 8008bfc:	40000800 	.word	0x40000800
 8008c00:	50000800 	.word	0x50000800
 8008c04:	40000c00 	.word	0x40000c00
 8008c08:	50000c00 	.word	0x50000c00
 8008c0c:	40001800 	.word	0x40001800
 8008c10:	50001800 	.word	0x50001800
 8008c14:	00010007 	.word	0x00010007

08008c18 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008c18:	b580      	push	{r7, lr}
 8008c1a:	b084      	sub	sp, #16
 8008c1c:	af00      	add	r7, sp, #0
 8008c1e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	68db      	ldr	r3, [r3, #12]
 8008c26:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	691b      	ldr	r3, [r3, #16]
 8008c2e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008c30:	68bb      	ldr	r3, [r7, #8]
 8008c32:	f003 0302 	and.w	r3, r3, #2
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d020      	beq.n	8008c7c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8008c3a:	68fb      	ldr	r3, [r7, #12]
 8008c3c:	f003 0302 	and.w	r3, r3, #2
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	d01b      	beq.n	8008c7c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	f06f 0202 	mvn.w	r2, #2
 8008c4c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	2201      	movs	r2, #1
 8008c52:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	699b      	ldr	r3, [r3, #24]
 8008c5a:	f003 0303 	and.w	r3, r3, #3
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	d003      	beq.n	8008c6a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008c62:	6878      	ldr	r0, [r7, #4]
 8008c64:	f000 fbde 	bl	8009424 <HAL_TIM_IC_CaptureCallback>
 8008c68:	e005      	b.n	8008c76 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008c6a:	6878      	ldr	r0, [r7, #4]
 8008c6c:	f000 fbd0 	bl	8009410 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008c70:	6878      	ldr	r0, [r7, #4]
 8008c72:	f000 fbe1 	bl	8009438 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	2200      	movs	r2, #0
 8008c7a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008c7c:	68bb      	ldr	r3, [r7, #8]
 8008c7e:	f003 0304 	and.w	r3, r3, #4
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	d020      	beq.n	8008cc8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	f003 0304 	and.w	r3, r3, #4
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	d01b      	beq.n	8008cc8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	f06f 0204 	mvn.w	r2, #4
 8008c98:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	2202      	movs	r2, #2
 8008c9e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	699b      	ldr	r3, [r3, #24]
 8008ca6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008caa:	2b00      	cmp	r3, #0
 8008cac:	d003      	beq.n	8008cb6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008cae:	6878      	ldr	r0, [r7, #4]
 8008cb0:	f000 fbb8 	bl	8009424 <HAL_TIM_IC_CaptureCallback>
 8008cb4:	e005      	b.n	8008cc2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008cb6:	6878      	ldr	r0, [r7, #4]
 8008cb8:	f000 fbaa 	bl	8009410 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008cbc:	6878      	ldr	r0, [r7, #4]
 8008cbe:	f000 fbbb 	bl	8009438 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	2200      	movs	r2, #0
 8008cc6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008cc8:	68bb      	ldr	r3, [r7, #8]
 8008cca:	f003 0308 	and.w	r3, r3, #8
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	d020      	beq.n	8008d14 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	f003 0308 	and.w	r3, r3, #8
 8008cd8:	2b00      	cmp	r3, #0
 8008cda:	d01b      	beq.n	8008d14 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	f06f 0208 	mvn.w	r2, #8
 8008ce4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	2204      	movs	r2, #4
 8008cea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	69db      	ldr	r3, [r3, #28]
 8008cf2:	f003 0303 	and.w	r3, r3, #3
 8008cf6:	2b00      	cmp	r3, #0
 8008cf8:	d003      	beq.n	8008d02 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008cfa:	6878      	ldr	r0, [r7, #4]
 8008cfc:	f000 fb92 	bl	8009424 <HAL_TIM_IC_CaptureCallback>
 8008d00:	e005      	b.n	8008d0e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008d02:	6878      	ldr	r0, [r7, #4]
 8008d04:	f000 fb84 	bl	8009410 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008d08:	6878      	ldr	r0, [r7, #4]
 8008d0a:	f000 fb95 	bl	8009438 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	2200      	movs	r2, #0
 8008d12:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008d14:	68bb      	ldr	r3, [r7, #8]
 8008d16:	f003 0310 	and.w	r3, r3, #16
 8008d1a:	2b00      	cmp	r3, #0
 8008d1c:	d020      	beq.n	8008d60 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8008d1e:	68fb      	ldr	r3, [r7, #12]
 8008d20:	f003 0310 	and.w	r3, r3, #16
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	d01b      	beq.n	8008d60 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	f06f 0210 	mvn.w	r2, #16
 8008d30:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	2208      	movs	r2, #8
 8008d36:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	69db      	ldr	r3, [r3, #28]
 8008d3e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	d003      	beq.n	8008d4e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008d46:	6878      	ldr	r0, [r7, #4]
 8008d48:	f000 fb6c 	bl	8009424 <HAL_TIM_IC_CaptureCallback>
 8008d4c:	e005      	b.n	8008d5a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008d4e:	6878      	ldr	r0, [r7, #4]
 8008d50:	f000 fb5e 	bl	8009410 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008d54:	6878      	ldr	r0, [r7, #4]
 8008d56:	f000 fb6f 	bl	8009438 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	2200      	movs	r2, #0
 8008d5e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008d60:	68bb      	ldr	r3, [r7, #8]
 8008d62:	f003 0301 	and.w	r3, r3, #1
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	d00c      	beq.n	8008d84 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8008d6a:	68fb      	ldr	r3, [r7, #12]
 8008d6c:	f003 0301 	and.w	r3, r3, #1
 8008d70:	2b00      	cmp	r3, #0
 8008d72:	d007      	beq.n	8008d84 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	681b      	ldr	r3, [r3, #0]
 8008d78:	f06f 0201 	mvn.w	r2, #1
 8008d7c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008d7e:	6878      	ldr	r0, [r7, #4]
 8008d80:	f7f8 fd8a 	bl	8001898 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008d84:	68bb      	ldr	r3, [r7, #8]
 8008d86:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008d8a:	2b00      	cmp	r3, #0
 8008d8c:	d104      	bne.n	8008d98 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8008d8e:	68bb      	ldr	r3, [r7, #8]
 8008d90:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	d00c      	beq.n	8008db2 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008d98:	68fb      	ldr	r3, [r7, #12]
 8008d9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	d007      	beq.n	8008db2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8008daa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008dac:	6878      	ldr	r0, [r7, #4]
 8008dae:	f001 f9ad 	bl	800a10c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8008db2:	68bb      	ldr	r3, [r7, #8]
 8008db4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	d00c      	beq.n	8008dd6 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008dbc:	68fb      	ldr	r3, [r7, #12]
 8008dbe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	d007      	beq.n	8008dd6 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8008dce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008dd0:	6878      	ldr	r0, [r7, #4]
 8008dd2:	f001 f9a5 	bl	800a120 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008dd6:	68bb      	ldr	r3, [r7, #8]
 8008dd8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	d00c      	beq.n	8008dfa <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008de0:	68fb      	ldr	r3, [r7, #12]
 8008de2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008de6:	2b00      	cmp	r3, #0
 8008de8:	d007      	beq.n	8008dfa <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008df2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008df4:	6878      	ldr	r0, [r7, #4]
 8008df6:	f000 fb29 	bl	800944c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008dfa:	68bb      	ldr	r3, [r7, #8]
 8008dfc:	f003 0320 	and.w	r3, r3, #32
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	d00c      	beq.n	8008e1e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008e04:	68fb      	ldr	r3, [r7, #12]
 8008e06:	f003 0320 	and.w	r3, r3, #32
 8008e0a:	2b00      	cmp	r3, #0
 8008e0c:	d007      	beq.n	8008e1e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	f06f 0220 	mvn.w	r2, #32
 8008e16:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008e18:	6878      	ldr	r0, [r7, #4]
 8008e1a:	f001 f96d 	bl	800a0f8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8008e1e:	68bb      	ldr	r3, [r7, #8]
 8008e20:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	d00c      	beq.n	8008e42 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008e2e:	2b00      	cmp	r3, #0
 8008e30:	d007      	beq.n	8008e42 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8008e3a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8008e3c:	6878      	ldr	r0, [r7, #4]
 8008e3e:	f001 f979 	bl	800a134 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8008e42:	68bb      	ldr	r3, [r7, #8]
 8008e44:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008e48:	2b00      	cmp	r3, #0
 8008e4a:	d00c      	beq.n	8008e66 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8008e4c:	68fb      	ldr	r3, [r7, #12]
 8008e4e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	d007      	beq.n	8008e66 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8008e5e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8008e60:	6878      	ldr	r0, [r7, #4]
 8008e62:	f001 f971 	bl	800a148 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8008e66:	68bb      	ldr	r3, [r7, #8]
 8008e68:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	d00c      	beq.n	8008e8a <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8008e70:	68fb      	ldr	r3, [r7, #12]
 8008e72:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008e76:	2b00      	cmp	r3, #0
 8008e78:	d007      	beq.n	8008e8a <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8008e82:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8008e84:	6878      	ldr	r0, [r7, #4]
 8008e86:	f001 f969 	bl	800a15c <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8008e8a:	68bb      	ldr	r3, [r7, #8]
 8008e8c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008e90:	2b00      	cmp	r3, #0
 8008e92:	d00c      	beq.n	8008eae <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8008e94:	68fb      	ldr	r3, [r7, #12]
 8008e96:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	d007      	beq.n	8008eae <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8008ea6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8008ea8:	6878      	ldr	r0, [r7, #4]
 8008eaa:	f001 f961 	bl	800a170 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008eae:	bf00      	nop
 8008eb0:	3710      	adds	r7, #16
 8008eb2:	46bd      	mov	sp, r7
 8008eb4:	bd80      	pop	{r7, pc}
	...

08008eb8 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8008eb8:	b580      	push	{r7, lr}
 8008eba:	b086      	sub	sp, #24
 8008ebc:	af00      	add	r7, sp, #0
 8008ebe:	60f8      	str	r0, [r7, #12]
 8008ec0:	60b9      	str	r1, [r7, #8]
 8008ec2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008ec4:	2300      	movs	r3, #0
 8008ec6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_CHANNEL_MODE(sConfig->OCMode, Channel));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008ece:	2b01      	cmp	r3, #1
 8008ed0:	d101      	bne.n	8008ed6 <HAL_TIM_OC_ConfigChannel+0x1e>
 8008ed2:	2302      	movs	r3, #2
 8008ed4:	e066      	b.n	8008fa4 <HAL_TIM_OC_ConfigChannel+0xec>
 8008ed6:	68fb      	ldr	r3, [r7, #12]
 8008ed8:	2201      	movs	r2, #1
 8008eda:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	2b14      	cmp	r3, #20
 8008ee2:	d857      	bhi.n	8008f94 <HAL_TIM_OC_ConfigChannel+0xdc>
 8008ee4:	a201      	add	r2, pc, #4	@ (adr r2, 8008eec <HAL_TIM_OC_ConfigChannel+0x34>)
 8008ee6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008eea:	bf00      	nop
 8008eec:	08008f41 	.word	0x08008f41
 8008ef0:	08008f95 	.word	0x08008f95
 8008ef4:	08008f95 	.word	0x08008f95
 8008ef8:	08008f95 	.word	0x08008f95
 8008efc:	08008f4f 	.word	0x08008f4f
 8008f00:	08008f95 	.word	0x08008f95
 8008f04:	08008f95 	.word	0x08008f95
 8008f08:	08008f95 	.word	0x08008f95
 8008f0c:	08008f5d 	.word	0x08008f5d
 8008f10:	08008f95 	.word	0x08008f95
 8008f14:	08008f95 	.word	0x08008f95
 8008f18:	08008f95 	.word	0x08008f95
 8008f1c:	08008f6b 	.word	0x08008f6b
 8008f20:	08008f95 	.word	0x08008f95
 8008f24:	08008f95 	.word	0x08008f95
 8008f28:	08008f95 	.word	0x08008f95
 8008f2c:	08008f79 	.word	0x08008f79
 8008f30:	08008f95 	.word	0x08008f95
 8008f34:	08008f95 	.word	0x08008f95
 8008f38:	08008f95 	.word	0x08008f95
 8008f3c:	08008f87 	.word	0x08008f87
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008f40:	68fb      	ldr	r3, [r7, #12]
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	68b9      	ldr	r1, [r7, #8]
 8008f46:	4618      	mov	r0, r3
 8008f48:	f000 fb74 	bl	8009634 <TIM_OC1_SetConfig>
      break;
 8008f4c:	e025      	b.n	8008f9a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	681b      	ldr	r3, [r3, #0]
 8008f52:	68b9      	ldr	r1, [r7, #8]
 8008f54:	4618      	mov	r0, r3
 8008f56:	f000 fc07 	bl	8009768 <TIM_OC2_SetConfig>
      break;
 8008f5a:	e01e      	b.n	8008f9a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	68b9      	ldr	r1, [r7, #8]
 8008f62:	4618      	mov	r0, r3
 8008f64:	f000 fc98 	bl	8009898 <TIM_OC3_SetConfig>
      break;
 8008f68:	e017      	b.n	8008f9a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	68b9      	ldr	r1, [r7, #8]
 8008f70:	4618      	mov	r0, r3
 8008f72:	f000 fd27 	bl	80099c4 <TIM_OC4_SetConfig>
      break;
 8008f76:	e010      	b.n	8008f9a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8008f78:	68fb      	ldr	r3, [r7, #12]
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	68b9      	ldr	r1, [r7, #8]
 8008f7e:	4618      	mov	r0, r3
 8008f80:	f000 fdb8 	bl	8009af4 <TIM_OC5_SetConfig>
      break;
 8008f84:	e009      	b.n	8008f9a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008f86:	68fb      	ldr	r3, [r7, #12]
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	68b9      	ldr	r1, [r7, #8]
 8008f8c:	4618      	mov	r0, r3
 8008f8e:	f000 fe1b 	bl	8009bc8 <TIM_OC6_SetConfig>
      break;
 8008f92:	e002      	b.n	8008f9a <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      status = HAL_ERROR;
 8008f94:	2301      	movs	r3, #1
 8008f96:	75fb      	strb	r3, [r7, #23]
      break;
 8008f98:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	2200      	movs	r2, #0
 8008f9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008fa2:	7dfb      	ldrb	r3, [r7, #23]
}
 8008fa4:	4618      	mov	r0, r3
 8008fa6:	3718      	adds	r7, #24
 8008fa8:	46bd      	mov	sp, r7
 8008faa:	bd80      	pop	{r7, pc}

08008fac <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008fac:	b580      	push	{r7, lr}
 8008fae:	b086      	sub	sp, #24
 8008fb0:	af00      	add	r7, sp, #0
 8008fb2:	60f8      	str	r0, [r7, #12]
 8008fb4:	60b9      	str	r1, [r7, #8]
 8008fb6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008fb8:	2300      	movs	r3, #0
 8008fba:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008fc2:	2b01      	cmp	r3, #1
 8008fc4:	d101      	bne.n	8008fca <HAL_TIM_PWM_ConfigChannel+0x1e>
 8008fc6:	2302      	movs	r3, #2
 8008fc8:	e0ff      	b.n	80091ca <HAL_TIM_PWM_ConfigChannel+0x21e>
 8008fca:	68fb      	ldr	r3, [r7, #12]
 8008fcc:	2201      	movs	r2, #1
 8008fce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	2b14      	cmp	r3, #20
 8008fd6:	f200 80f0 	bhi.w	80091ba <HAL_TIM_PWM_ConfigChannel+0x20e>
 8008fda:	a201      	add	r2, pc, #4	@ (adr r2, 8008fe0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008fdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008fe0:	08009035 	.word	0x08009035
 8008fe4:	080091bb 	.word	0x080091bb
 8008fe8:	080091bb 	.word	0x080091bb
 8008fec:	080091bb 	.word	0x080091bb
 8008ff0:	08009075 	.word	0x08009075
 8008ff4:	080091bb 	.word	0x080091bb
 8008ff8:	080091bb 	.word	0x080091bb
 8008ffc:	080091bb 	.word	0x080091bb
 8009000:	080090b7 	.word	0x080090b7
 8009004:	080091bb 	.word	0x080091bb
 8009008:	080091bb 	.word	0x080091bb
 800900c:	080091bb 	.word	0x080091bb
 8009010:	080090f7 	.word	0x080090f7
 8009014:	080091bb 	.word	0x080091bb
 8009018:	080091bb 	.word	0x080091bb
 800901c:	080091bb 	.word	0x080091bb
 8009020:	08009139 	.word	0x08009139
 8009024:	080091bb 	.word	0x080091bb
 8009028:	080091bb 	.word	0x080091bb
 800902c:	080091bb 	.word	0x080091bb
 8009030:	08009179 	.word	0x08009179
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009034:	68fb      	ldr	r3, [r7, #12]
 8009036:	681b      	ldr	r3, [r3, #0]
 8009038:	68b9      	ldr	r1, [r7, #8]
 800903a:	4618      	mov	r0, r3
 800903c:	f000 fafa 	bl	8009634 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009040:	68fb      	ldr	r3, [r7, #12]
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	699a      	ldr	r2, [r3, #24]
 8009046:	68fb      	ldr	r3, [r7, #12]
 8009048:	681b      	ldr	r3, [r3, #0]
 800904a:	f042 0208 	orr.w	r2, r2, #8
 800904e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009050:	68fb      	ldr	r3, [r7, #12]
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	699a      	ldr	r2, [r3, #24]
 8009056:	68fb      	ldr	r3, [r7, #12]
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	f022 0204 	bic.w	r2, r2, #4
 800905e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009060:	68fb      	ldr	r3, [r7, #12]
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	6999      	ldr	r1, [r3, #24]
 8009066:	68bb      	ldr	r3, [r7, #8]
 8009068:	691a      	ldr	r2, [r3, #16]
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	681b      	ldr	r3, [r3, #0]
 800906e:	430a      	orrs	r2, r1
 8009070:	619a      	str	r2, [r3, #24]
      break;
 8009072:	e0a5      	b.n	80091c0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	681b      	ldr	r3, [r3, #0]
 8009078:	68b9      	ldr	r1, [r7, #8]
 800907a:	4618      	mov	r0, r3
 800907c:	f000 fb74 	bl	8009768 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009080:	68fb      	ldr	r3, [r7, #12]
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	699a      	ldr	r2, [r3, #24]
 8009086:	68fb      	ldr	r3, [r7, #12]
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800908e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	699a      	ldr	r2, [r3, #24]
 8009096:	68fb      	ldr	r3, [r7, #12]
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800909e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80090a0:	68fb      	ldr	r3, [r7, #12]
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	6999      	ldr	r1, [r3, #24]
 80090a6:	68bb      	ldr	r3, [r7, #8]
 80090a8:	691b      	ldr	r3, [r3, #16]
 80090aa:	021a      	lsls	r2, r3, #8
 80090ac:	68fb      	ldr	r3, [r7, #12]
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	430a      	orrs	r2, r1
 80090b2:	619a      	str	r2, [r3, #24]
      break;
 80090b4:	e084      	b.n	80091c0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80090b6:	68fb      	ldr	r3, [r7, #12]
 80090b8:	681b      	ldr	r3, [r3, #0]
 80090ba:	68b9      	ldr	r1, [r7, #8]
 80090bc:	4618      	mov	r0, r3
 80090be:	f000 fbeb 	bl	8009898 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80090c2:	68fb      	ldr	r3, [r7, #12]
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	69da      	ldr	r2, [r3, #28]
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	681b      	ldr	r3, [r3, #0]
 80090cc:	f042 0208 	orr.w	r2, r2, #8
 80090d0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80090d2:	68fb      	ldr	r3, [r7, #12]
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	69da      	ldr	r2, [r3, #28]
 80090d8:	68fb      	ldr	r3, [r7, #12]
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	f022 0204 	bic.w	r2, r2, #4
 80090e0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80090e2:	68fb      	ldr	r3, [r7, #12]
 80090e4:	681b      	ldr	r3, [r3, #0]
 80090e6:	69d9      	ldr	r1, [r3, #28]
 80090e8:	68bb      	ldr	r3, [r7, #8]
 80090ea:	691a      	ldr	r2, [r3, #16]
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	430a      	orrs	r2, r1
 80090f2:	61da      	str	r2, [r3, #28]
      break;
 80090f4:	e064      	b.n	80091c0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80090f6:	68fb      	ldr	r3, [r7, #12]
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	68b9      	ldr	r1, [r7, #8]
 80090fc:	4618      	mov	r0, r3
 80090fe:	f000 fc61 	bl	80099c4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	69da      	ldr	r2, [r3, #28]
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009110:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009112:	68fb      	ldr	r3, [r7, #12]
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	69da      	ldr	r2, [r3, #28]
 8009118:	68fb      	ldr	r3, [r7, #12]
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009120:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8009122:	68fb      	ldr	r3, [r7, #12]
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	69d9      	ldr	r1, [r3, #28]
 8009128:	68bb      	ldr	r3, [r7, #8]
 800912a:	691b      	ldr	r3, [r3, #16]
 800912c:	021a      	lsls	r2, r3, #8
 800912e:	68fb      	ldr	r3, [r7, #12]
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	430a      	orrs	r2, r1
 8009134:	61da      	str	r2, [r3, #28]
      break;
 8009136:	e043      	b.n	80091c0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8009138:	68fb      	ldr	r3, [r7, #12]
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	68b9      	ldr	r1, [r7, #8]
 800913e:	4618      	mov	r0, r3
 8009140:	f000 fcd8 	bl	8009af4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8009144:	68fb      	ldr	r3, [r7, #12]
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	f042 0208 	orr.w	r2, r2, #8
 8009152:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	f022 0204 	bic.w	r2, r2, #4
 8009162:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8009164:	68fb      	ldr	r3, [r7, #12]
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800916a:	68bb      	ldr	r3, [r7, #8]
 800916c:	691a      	ldr	r2, [r3, #16]
 800916e:	68fb      	ldr	r3, [r7, #12]
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	430a      	orrs	r2, r1
 8009174:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8009176:	e023      	b.n	80091c0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	68b9      	ldr	r1, [r7, #8]
 800917e:	4618      	mov	r0, r3
 8009180:	f000 fd22 	bl	8009bc8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	681b      	ldr	r3, [r3, #0]
 8009188:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800918a:	68fb      	ldr	r3, [r7, #12]
 800918c:	681b      	ldr	r3, [r3, #0]
 800918e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009192:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8009194:	68fb      	ldr	r3, [r7, #12]
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800919a:	68fb      	ldr	r3, [r7, #12]
 800919c:	681b      	ldr	r3, [r3, #0]
 800919e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80091a2:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80091a4:	68fb      	ldr	r3, [r7, #12]
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80091aa:	68bb      	ldr	r3, [r7, #8]
 80091ac:	691b      	ldr	r3, [r3, #16]
 80091ae:	021a      	lsls	r2, r3, #8
 80091b0:	68fb      	ldr	r3, [r7, #12]
 80091b2:	681b      	ldr	r3, [r3, #0]
 80091b4:	430a      	orrs	r2, r1
 80091b6:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80091b8:	e002      	b.n	80091c0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80091ba:	2301      	movs	r3, #1
 80091bc:	75fb      	strb	r3, [r7, #23]
      break;
 80091be:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	2200      	movs	r2, #0
 80091c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80091c8:	7dfb      	ldrb	r3, [r7, #23]
}
 80091ca:	4618      	mov	r0, r3
 80091cc:	3718      	adds	r7, #24
 80091ce:	46bd      	mov	sp, r7
 80091d0:	bd80      	pop	{r7, pc}
 80091d2:	bf00      	nop

080091d4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80091d4:	b580      	push	{r7, lr}
 80091d6:	b084      	sub	sp, #16
 80091d8:	af00      	add	r7, sp, #0
 80091da:	6078      	str	r0, [r7, #4]
 80091dc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80091de:	2300      	movs	r3, #0
 80091e0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80091e8:	2b01      	cmp	r3, #1
 80091ea:	d101      	bne.n	80091f0 <HAL_TIM_ConfigClockSource+0x1c>
 80091ec:	2302      	movs	r3, #2
 80091ee:	e0fe      	b.n	80093ee <HAL_TIM_ConfigClockSource+0x21a>
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	2201      	movs	r2, #1
 80091f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	2202      	movs	r2, #2
 80091fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	689b      	ldr	r3, [r3, #8]
 8009206:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009208:	68bb      	ldr	r3, [r7, #8]
 800920a:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800920e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8009212:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009214:	68bb      	ldr	r3, [r7, #8]
 8009216:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800921a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	68ba      	ldr	r2, [r7, #8]
 8009222:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009224:	683b      	ldr	r3, [r7, #0]
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800922c:	f000 80c9 	beq.w	80093c2 <HAL_TIM_ConfigClockSource+0x1ee>
 8009230:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009234:	f200 80ce 	bhi.w	80093d4 <HAL_TIM_ConfigClockSource+0x200>
 8009238:	4a6f      	ldr	r2, [pc, #444]	@ (80093f8 <HAL_TIM_ConfigClockSource+0x224>)
 800923a:	4293      	cmp	r3, r2
 800923c:	f000 80c1 	beq.w	80093c2 <HAL_TIM_ConfigClockSource+0x1ee>
 8009240:	4a6d      	ldr	r2, [pc, #436]	@ (80093f8 <HAL_TIM_ConfigClockSource+0x224>)
 8009242:	4293      	cmp	r3, r2
 8009244:	f200 80c6 	bhi.w	80093d4 <HAL_TIM_ConfigClockSource+0x200>
 8009248:	4a6c      	ldr	r2, [pc, #432]	@ (80093fc <HAL_TIM_ConfigClockSource+0x228>)
 800924a:	4293      	cmp	r3, r2
 800924c:	f000 80b9 	beq.w	80093c2 <HAL_TIM_ConfigClockSource+0x1ee>
 8009250:	4a6a      	ldr	r2, [pc, #424]	@ (80093fc <HAL_TIM_ConfigClockSource+0x228>)
 8009252:	4293      	cmp	r3, r2
 8009254:	f200 80be 	bhi.w	80093d4 <HAL_TIM_ConfigClockSource+0x200>
 8009258:	4a69      	ldr	r2, [pc, #420]	@ (8009400 <HAL_TIM_ConfigClockSource+0x22c>)
 800925a:	4293      	cmp	r3, r2
 800925c:	f000 80b1 	beq.w	80093c2 <HAL_TIM_ConfigClockSource+0x1ee>
 8009260:	4a67      	ldr	r2, [pc, #412]	@ (8009400 <HAL_TIM_ConfigClockSource+0x22c>)
 8009262:	4293      	cmp	r3, r2
 8009264:	f200 80b6 	bhi.w	80093d4 <HAL_TIM_ConfigClockSource+0x200>
 8009268:	4a66      	ldr	r2, [pc, #408]	@ (8009404 <HAL_TIM_ConfigClockSource+0x230>)
 800926a:	4293      	cmp	r3, r2
 800926c:	f000 80a9 	beq.w	80093c2 <HAL_TIM_ConfigClockSource+0x1ee>
 8009270:	4a64      	ldr	r2, [pc, #400]	@ (8009404 <HAL_TIM_ConfigClockSource+0x230>)
 8009272:	4293      	cmp	r3, r2
 8009274:	f200 80ae 	bhi.w	80093d4 <HAL_TIM_ConfigClockSource+0x200>
 8009278:	4a63      	ldr	r2, [pc, #396]	@ (8009408 <HAL_TIM_ConfigClockSource+0x234>)
 800927a:	4293      	cmp	r3, r2
 800927c:	f000 80a1 	beq.w	80093c2 <HAL_TIM_ConfigClockSource+0x1ee>
 8009280:	4a61      	ldr	r2, [pc, #388]	@ (8009408 <HAL_TIM_ConfigClockSource+0x234>)
 8009282:	4293      	cmp	r3, r2
 8009284:	f200 80a6 	bhi.w	80093d4 <HAL_TIM_ConfigClockSource+0x200>
 8009288:	4a60      	ldr	r2, [pc, #384]	@ (800940c <HAL_TIM_ConfigClockSource+0x238>)
 800928a:	4293      	cmp	r3, r2
 800928c:	f000 8099 	beq.w	80093c2 <HAL_TIM_ConfigClockSource+0x1ee>
 8009290:	4a5e      	ldr	r2, [pc, #376]	@ (800940c <HAL_TIM_ConfigClockSource+0x238>)
 8009292:	4293      	cmp	r3, r2
 8009294:	f200 809e 	bhi.w	80093d4 <HAL_TIM_ConfigClockSource+0x200>
 8009298:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800929c:	f000 8091 	beq.w	80093c2 <HAL_TIM_ConfigClockSource+0x1ee>
 80092a0:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80092a4:	f200 8096 	bhi.w	80093d4 <HAL_TIM_ConfigClockSource+0x200>
 80092a8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80092ac:	f000 8089 	beq.w	80093c2 <HAL_TIM_ConfigClockSource+0x1ee>
 80092b0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80092b4:	f200 808e 	bhi.w	80093d4 <HAL_TIM_ConfigClockSource+0x200>
 80092b8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80092bc:	d03e      	beq.n	800933c <HAL_TIM_ConfigClockSource+0x168>
 80092be:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80092c2:	f200 8087 	bhi.w	80093d4 <HAL_TIM_ConfigClockSource+0x200>
 80092c6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80092ca:	f000 8086 	beq.w	80093da <HAL_TIM_ConfigClockSource+0x206>
 80092ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80092d2:	d87f      	bhi.n	80093d4 <HAL_TIM_ConfigClockSource+0x200>
 80092d4:	2b70      	cmp	r3, #112	@ 0x70
 80092d6:	d01a      	beq.n	800930e <HAL_TIM_ConfigClockSource+0x13a>
 80092d8:	2b70      	cmp	r3, #112	@ 0x70
 80092da:	d87b      	bhi.n	80093d4 <HAL_TIM_ConfigClockSource+0x200>
 80092dc:	2b60      	cmp	r3, #96	@ 0x60
 80092de:	d050      	beq.n	8009382 <HAL_TIM_ConfigClockSource+0x1ae>
 80092e0:	2b60      	cmp	r3, #96	@ 0x60
 80092e2:	d877      	bhi.n	80093d4 <HAL_TIM_ConfigClockSource+0x200>
 80092e4:	2b50      	cmp	r3, #80	@ 0x50
 80092e6:	d03c      	beq.n	8009362 <HAL_TIM_ConfigClockSource+0x18e>
 80092e8:	2b50      	cmp	r3, #80	@ 0x50
 80092ea:	d873      	bhi.n	80093d4 <HAL_TIM_ConfigClockSource+0x200>
 80092ec:	2b40      	cmp	r3, #64	@ 0x40
 80092ee:	d058      	beq.n	80093a2 <HAL_TIM_ConfigClockSource+0x1ce>
 80092f0:	2b40      	cmp	r3, #64	@ 0x40
 80092f2:	d86f      	bhi.n	80093d4 <HAL_TIM_ConfigClockSource+0x200>
 80092f4:	2b30      	cmp	r3, #48	@ 0x30
 80092f6:	d064      	beq.n	80093c2 <HAL_TIM_ConfigClockSource+0x1ee>
 80092f8:	2b30      	cmp	r3, #48	@ 0x30
 80092fa:	d86b      	bhi.n	80093d4 <HAL_TIM_ConfigClockSource+0x200>
 80092fc:	2b20      	cmp	r3, #32
 80092fe:	d060      	beq.n	80093c2 <HAL_TIM_ConfigClockSource+0x1ee>
 8009300:	2b20      	cmp	r3, #32
 8009302:	d867      	bhi.n	80093d4 <HAL_TIM_ConfigClockSource+0x200>
 8009304:	2b00      	cmp	r3, #0
 8009306:	d05c      	beq.n	80093c2 <HAL_TIM_ConfigClockSource+0x1ee>
 8009308:	2b10      	cmp	r3, #16
 800930a:	d05a      	beq.n	80093c2 <HAL_TIM_ConfigClockSource+0x1ee>
 800930c:	e062      	b.n	80093d4 <HAL_TIM_ConfigClockSource+0x200>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8009312:	683b      	ldr	r3, [r7, #0]
 8009314:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009316:	683b      	ldr	r3, [r7, #0]
 8009318:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800931a:	683b      	ldr	r3, [r7, #0]
 800931c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800931e:	f000 fd3b 	bl	8009d98 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	681b      	ldr	r3, [r3, #0]
 8009326:	689b      	ldr	r3, [r3, #8]
 8009328:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800932a:	68bb      	ldr	r3, [r7, #8]
 800932c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8009330:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	68ba      	ldr	r2, [r7, #8]
 8009338:	609a      	str	r2, [r3, #8]
      break;
 800933a:	e04f      	b.n	80093dc <HAL_TIM_ConfigClockSource+0x208>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8009340:	683b      	ldr	r3, [r7, #0]
 8009342:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009344:	683b      	ldr	r3, [r7, #0]
 8009346:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009348:	683b      	ldr	r3, [r7, #0]
 800934a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800934c:	f000 fd24 	bl	8009d98 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	689a      	ldr	r2, [r3, #8]
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800935e:	609a      	str	r2, [r3, #8]
      break;
 8009360:	e03c      	b.n	80093dc <HAL_TIM_ConfigClockSource+0x208>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009366:	683b      	ldr	r3, [r7, #0]
 8009368:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800936a:	683b      	ldr	r3, [r7, #0]
 800936c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800936e:	461a      	mov	r2, r3
 8009370:	f000 fc96 	bl	8009ca0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	681b      	ldr	r3, [r3, #0]
 8009378:	2150      	movs	r1, #80	@ 0x50
 800937a:	4618      	mov	r0, r3
 800937c:	f000 fcef 	bl	8009d5e <TIM_ITRx_SetConfig>
      break;
 8009380:	e02c      	b.n	80093dc <HAL_TIM_ConfigClockSource+0x208>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009386:	683b      	ldr	r3, [r7, #0]
 8009388:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800938a:	683b      	ldr	r3, [r7, #0]
 800938c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800938e:	461a      	mov	r2, r3
 8009390:	f000 fcb5 	bl	8009cfe <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	2160      	movs	r1, #96	@ 0x60
 800939a:	4618      	mov	r0, r3
 800939c:	f000 fcdf 	bl	8009d5e <TIM_ITRx_SetConfig>
      break;
 80093a0:	e01c      	b.n	80093dc <HAL_TIM_ConfigClockSource+0x208>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80093a6:	683b      	ldr	r3, [r7, #0]
 80093a8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80093aa:	683b      	ldr	r3, [r7, #0]
 80093ac:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80093ae:	461a      	mov	r2, r3
 80093b0:	f000 fc76 	bl	8009ca0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	2140      	movs	r1, #64	@ 0x40
 80093ba:	4618      	mov	r0, r3
 80093bc:	f000 fccf 	bl	8009d5e <TIM_ITRx_SetConfig>
      break;
 80093c0:	e00c      	b.n	80093dc <HAL_TIM_ConfigClockSource+0x208>
    case TIM_CLOCKSOURCE_ITR12:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	681a      	ldr	r2, [r3, #0]
 80093c6:	683b      	ldr	r3, [r7, #0]
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	4619      	mov	r1, r3
 80093cc:	4610      	mov	r0, r2
 80093ce:	f000 fcc6 	bl	8009d5e <TIM_ITRx_SetConfig>
      break;
 80093d2:	e003      	b.n	80093dc <HAL_TIM_ConfigClockSource+0x208>
    }

    default:
      status = HAL_ERROR;
 80093d4:	2301      	movs	r3, #1
 80093d6:	73fb      	strb	r3, [r7, #15]
      break;
 80093d8:	e000      	b.n	80093dc <HAL_TIM_ConfigClockSource+0x208>
      break;
 80093da:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	2201      	movs	r2, #1
 80093e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	2200      	movs	r2, #0
 80093e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80093ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80093ee:	4618      	mov	r0, r3
 80093f0:	3710      	adds	r7, #16
 80093f2:	46bd      	mov	sp, r7
 80093f4:	bd80      	pop	{r7, pc}
 80093f6:	bf00      	nop
 80093f8:	00100070 	.word	0x00100070
 80093fc:	00100060 	.word	0x00100060
 8009400:	00100050 	.word	0x00100050
 8009404:	00100040 	.word	0x00100040
 8009408:	00100030 	.word	0x00100030
 800940c:	00100020 	.word	0x00100020

08009410 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009410:	b480      	push	{r7}
 8009412:	b083      	sub	sp, #12
 8009414:	af00      	add	r7, sp, #0
 8009416:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009418:	bf00      	nop
 800941a:	370c      	adds	r7, #12
 800941c:	46bd      	mov	sp, r7
 800941e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009422:	4770      	bx	lr

08009424 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009424:	b480      	push	{r7}
 8009426:	b083      	sub	sp, #12
 8009428:	af00      	add	r7, sp, #0
 800942a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800942c:	bf00      	nop
 800942e:	370c      	adds	r7, #12
 8009430:	46bd      	mov	sp, r7
 8009432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009436:	4770      	bx	lr

08009438 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009438:	b480      	push	{r7}
 800943a:	b083      	sub	sp, #12
 800943c:	af00      	add	r7, sp, #0
 800943e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009440:	bf00      	nop
 8009442:	370c      	adds	r7, #12
 8009444:	46bd      	mov	sp, r7
 8009446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800944a:	4770      	bx	lr

0800944c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800944c:	b480      	push	{r7}
 800944e:	b083      	sub	sp, #12
 8009450:	af00      	add	r7, sp, #0
 8009452:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009454:	bf00      	nop
 8009456:	370c      	adds	r7, #12
 8009458:	46bd      	mov	sp, r7
 800945a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800945e:	4770      	bx	lr

08009460 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009460:	b480      	push	{r7}
 8009462:	b085      	sub	sp, #20
 8009464:	af00      	add	r7, sp, #0
 8009466:	6078      	str	r0, [r7, #4]
 8009468:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	681b      	ldr	r3, [r3, #0]
 800946e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	4a62      	ldr	r2, [pc, #392]	@ (80095fc <TIM_Base_SetConfig+0x19c>)
 8009474:	4293      	cmp	r3, r2
 8009476:	d02b      	beq.n	80094d0 <TIM_Base_SetConfig+0x70>
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	4a61      	ldr	r2, [pc, #388]	@ (8009600 <TIM_Base_SetConfig+0x1a0>)
 800947c:	4293      	cmp	r3, r2
 800947e:	d027      	beq.n	80094d0 <TIM_Base_SetConfig+0x70>
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009486:	d023      	beq.n	80094d0 <TIM_Base_SetConfig+0x70>
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800948e:	d01f      	beq.n	80094d0 <TIM_Base_SetConfig+0x70>
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	4a5c      	ldr	r2, [pc, #368]	@ (8009604 <TIM_Base_SetConfig+0x1a4>)
 8009494:	4293      	cmp	r3, r2
 8009496:	d01b      	beq.n	80094d0 <TIM_Base_SetConfig+0x70>
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	4a5b      	ldr	r2, [pc, #364]	@ (8009608 <TIM_Base_SetConfig+0x1a8>)
 800949c:	4293      	cmp	r3, r2
 800949e:	d017      	beq.n	80094d0 <TIM_Base_SetConfig+0x70>
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	4a5a      	ldr	r2, [pc, #360]	@ (800960c <TIM_Base_SetConfig+0x1ac>)
 80094a4:	4293      	cmp	r3, r2
 80094a6:	d013      	beq.n	80094d0 <TIM_Base_SetConfig+0x70>
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	4a59      	ldr	r2, [pc, #356]	@ (8009610 <TIM_Base_SetConfig+0x1b0>)
 80094ac:	4293      	cmp	r3, r2
 80094ae:	d00f      	beq.n	80094d0 <TIM_Base_SetConfig+0x70>
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	4a58      	ldr	r2, [pc, #352]	@ (8009614 <TIM_Base_SetConfig+0x1b4>)
 80094b4:	4293      	cmp	r3, r2
 80094b6:	d00b      	beq.n	80094d0 <TIM_Base_SetConfig+0x70>
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	4a57      	ldr	r2, [pc, #348]	@ (8009618 <TIM_Base_SetConfig+0x1b8>)
 80094bc:	4293      	cmp	r3, r2
 80094be:	d007      	beq.n	80094d0 <TIM_Base_SetConfig+0x70>
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	4a56      	ldr	r2, [pc, #344]	@ (800961c <TIM_Base_SetConfig+0x1bc>)
 80094c4:	4293      	cmp	r3, r2
 80094c6:	d003      	beq.n	80094d0 <TIM_Base_SetConfig+0x70>
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	4a55      	ldr	r2, [pc, #340]	@ (8009620 <TIM_Base_SetConfig+0x1c0>)
 80094cc:	4293      	cmp	r3, r2
 80094ce:	d108      	bne.n	80094e2 <TIM_Base_SetConfig+0x82>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80094d0:	68fb      	ldr	r3, [r7, #12]
 80094d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80094d6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80094d8:	683b      	ldr	r3, [r7, #0]
 80094da:	685b      	ldr	r3, [r3, #4]
 80094dc:	68fa      	ldr	r2, [r7, #12]
 80094de:	4313      	orrs	r3, r2
 80094e0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	4a45      	ldr	r2, [pc, #276]	@ (80095fc <TIM_Base_SetConfig+0x19c>)
 80094e6:	4293      	cmp	r3, r2
 80094e8:	d03b      	beq.n	8009562 <TIM_Base_SetConfig+0x102>
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	4a44      	ldr	r2, [pc, #272]	@ (8009600 <TIM_Base_SetConfig+0x1a0>)
 80094ee:	4293      	cmp	r3, r2
 80094f0:	d037      	beq.n	8009562 <TIM_Base_SetConfig+0x102>
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80094f8:	d033      	beq.n	8009562 <TIM_Base_SetConfig+0x102>
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009500:	d02f      	beq.n	8009562 <TIM_Base_SetConfig+0x102>
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	4a3f      	ldr	r2, [pc, #252]	@ (8009604 <TIM_Base_SetConfig+0x1a4>)
 8009506:	4293      	cmp	r3, r2
 8009508:	d02b      	beq.n	8009562 <TIM_Base_SetConfig+0x102>
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	4a3e      	ldr	r2, [pc, #248]	@ (8009608 <TIM_Base_SetConfig+0x1a8>)
 800950e:	4293      	cmp	r3, r2
 8009510:	d027      	beq.n	8009562 <TIM_Base_SetConfig+0x102>
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	4a3d      	ldr	r2, [pc, #244]	@ (800960c <TIM_Base_SetConfig+0x1ac>)
 8009516:	4293      	cmp	r3, r2
 8009518:	d023      	beq.n	8009562 <TIM_Base_SetConfig+0x102>
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	4a3c      	ldr	r2, [pc, #240]	@ (8009610 <TIM_Base_SetConfig+0x1b0>)
 800951e:	4293      	cmp	r3, r2
 8009520:	d01f      	beq.n	8009562 <TIM_Base_SetConfig+0x102>
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	4a3b      	ldr	r2, [pc, #236]	@ (8009614 <TIM_Base_SetConfig+0x1b4>)
 8009526:	4293      	cmp	r3, r2
 8009528:	d01b      	beq.n	8009562 <TIM_Base_SetConfig+0x102>
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	4a3a      	ldr	r2, [pc, #232]	@ (8009618 <TIM_Base_SetConfig+0x1b8>)
 800952e:	4293      	cmp	r3, r2
 8009530:	d017      	beq.n	8009562 <TIM_Base_SetConfig+0x102>
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	4a39      	ldr	r2, [pc, #228]	@ (800961c <TIM_Base_SetConfig+0x1bc>)
 8009536:	4293      	cmp	r3, r2
 8009538:	d013      	beq.n	8009562 <TIM_Base_SetConfig+0x102>
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	4a38      	ldr	r2, [pc, #224]	@ (8009620 <TIM_Base_SetConfig+0x1c0>)
 800953e:	4293      	cmp	r3, r2
 8009540:	d00f      	beq.n	8009562 <TIM_Base_SetConfig+0x102>
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	4a37      	ldr	r2, [pc, #220]	@ (8009624 <TIM_Base_SetConfig+0x1c4>)
 8009546:	4293      	cmp	r3, r2
 8009548:	d00b      	beq.n	8009562 <TIM_Base_SetConfig+0x102>
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	4a36      	ldr	r2, [pc, #216]	@ (8009628 <TIM_Base_SetConfig+0x1c8>)
 800954e:	4293      	cmp	r3, r2
 8009550:	d007      	beq.n	8009562 <TIM_Base_SetConfig+0x102>
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	4a35      	ldr	r2, [pc, #212]	@ (800962c <TIM_Base_SetConfig+0x1cc>)
 8009556:	4293      	cmp	r3, r2
 8009558:	d003      	beq.n	8009562 <TIM_Base_SetConfig+0x102>
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	4a34      	ldr	r2, [pc, #208]	@ (8009630 <TIM_Base_SetConfig+0x1d0>)
 800955e:	4293      	cmp	r3, r2
 8009560:	d108      	bne.n	8009574 <TIM_Base_SetConfig+0x114>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009562:	68fb      	ldr	r3, [r7, #12]
 8009564:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009568:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800956a:	683b      	ldr	r3, [r7, #0]
 800956c:	68db      	ldr	r3, [r3, #12]
 800956e:	68fa      	ldr	r2, [r7, #12]
 8009570:	4313      	orrs	r3, r2
 8009572:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009574:	68fb      	ldr	r3, [r7, #12]
 8009576:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800957a:	683b      	ldr	r3, [r7, #0]
 800957c:	695b      	ldr	r3, [r3, #20]
 800957e:	4313      	orrs	r3, r2
 8009580:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	68fa      	ldr	r2, [r7, #12]
 8009586:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009588:	683b      	ldr	r3, [r7, #0]
 800958a:	689a      	ldr	r2, [r3, #8]
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009590:	683b      	ldr	r3, [r7, #0]
 8009592:	681a      	ldr	r2, [r3, #0]
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	4a18      	ldr	r2, [pc, #96]	@ (80095fc <TIM_Base_SetConfig+0x19c>)
 800959c:	4293      	cmp	r3, r2
 800959e:	d013      	beq.n	80095c8 <TIM_Base_SetConfig+0x168>
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	4a17      	ldr	r2, [pc, #92]	@ (8009600 <TIM_Base_SetConfig+0x1a0>)
 80095a4:	4293      	cmp	r3, r2
 80095a6:	d00f      	beq.n	80095c8 <TIM_Base_SetConfig+0x168>
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	4a1c      	ldr	r2, [pc, #112]	@ (800961c <TIM_Base_SetConfig+0x1bc>)
 80095ac:	4293      	cmp	r3, r2
 80095ae:	d00b      	beq.n	80095c8 <TIM_Base_SetConfig+0x168>
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	4a1b      	ldr	r2, [pc, #108]	@ (8009620 <TIM_Base_SetConfig+0x1c0>)
 80095b4:	4293      	cmp	r3, r2
 80095b6:	d007      	beq.n	80095c8 <TIM_Base_SetConfig+0x168>
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	4a1c      	ldr	r2, [pc, #112]	@ (800962c <TIM_Base_SetConfig+0x1cc>)
 80095bc:	4293      	cmp	r3, r2
 80095be:	d003      	beq.n	80095c8 <TIM_Base_SetConfig+0x168>
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	4a1b      	ldr	r2, [pc, #108]	@ (8009630 <TIM_Base_SetConfig+0x1d0>)
 80095c4:	4293      	cmp	r3, r2
 80095c6:	d103      	bne.n	80095d0 <TIM_Base_SetConfig+0x170>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80095c8:	683b      	ldr	r3, [r7, #0]
 80095ca:	691a      	ldr	r2, [r3, #16]
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	2201      	movs	r2, #1
 80095d4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	691b      	ldr	r3, [r3, #16]
 80095da:	f003 0301 	and.w	r3, r3, #1
 80095de:	2b01      	cmp	r3, #1
 80095e0:	d105      	bne.n	80095ee <TIM_Base_SetConfig+0x18e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	691b      	ldr	r3, [r3, #16]
 80095e6:	f023 0201 	bic.w	r2, r3, #1
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	611a      	str	r2, [r3, #16]
  }
}
 80095ee:	bf00      	nop
 80095f0:	3714      	adds	r7, #20
 80095f2:	46bd      	mov	sp, r7
 80095f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095f8:	4770      	bx	lr
 80095fa:	bf00      	nop
 80095fc:	40012c00 	.word	0x40012c00
 8009600:	50012c00 	.word	0x50012c00
 8009604:	40000400 	.word	0x40000400
 8009608:	50000400 	.word	0x50000400
 800960c:	40000800 	.word	0x40000800
 8009610:	50000800 	.word	0x50000800
 8009614:	40000c00 	.word	0x40000c00
 8009618:	50000c00 	.word	0x50000c00
 800961c:	40013400 	.word	0x40013400
 8009620:	50013400 	.word	0x50013400
 8009624:	40001800 	.word	0x40001800
 8009628:	50001800 	.word	0x50001800
 800962c:	40014000 	.word	0x40014000
 8009630:	50014000 	.word	0x50014000

08009634 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009634:	b480      	push	{r7}
 8009636:	b087      	sub	sp, #28
 8009638:	af00      	add	r7, sp, #0
 800963a:	6078      	str	r0, [r7, #4]
 800963c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	6a1b      	ldr	r3, [r3, #32]
 8009642:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	6a1b      	ldr	r3, [r3, #32]
 8009648:	f023 0201 	bic.w	r2, r3, #1
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	685b      	ldr	r3, [r3, #4]
 8009654:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	699b      	ldr	r3, [r3, #24]
 800965a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800965c:	68fb      	ldr	r3, [r7, #12]
 800965e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009662:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009666:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009668:	68fb      	ldr	r3, [r7, #12]
 800966a:	f023 0303 	bic.w	r3, r3, #3
 800966e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009670:	683b      	ldr	r3, [r7, #0]
 8009672:	681b      	ldr	r3, [r3, #0]
 8009674:	68fa      	ldr	r2, [r7, #12]
 8009676:	4313      	orrs	r3, r2
 8009678:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800967a:	697b      	ldr	r3, [r7, #20]
 800967c:	f023 0302 	bic.w	r3, r3, #2
 8009680:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009682:	683b      	ldr	r3, [r7, #0]
 8009684:	689b      	ldr	r3, [r3, #8]
 8009686:	697a      	ldr	r2, [r7, #20]
 8009688:	4313      	orrs	r3, r2
 800968a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	4a30      	ldr	r2, [pc, #192]	@ (8009750 <TIM_OC1_SetConfig+0x11c>)
 8009690:	4293      	cmp	r3, r2
 8009692:	d013      	beq.n	80096bc <TIM_OC1_SetConfig+0x88>
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	4a2f      	ldr	r2, [pc, #188]	@ (8009754 <TIM_OC1_SetConfig+0x120>)
 8009698:	4293      	cmp	r3, r2
 800969a:	d00f      	beq.n	80096bc <TIM_OC1_SetConfig+0x88>
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	4a2e      	ldr	r2, [pc, #184]	@ (8009758 <TIM_OC1_SetConfig+0x124>)
 80096a0:	4293      	cmp	r3, r2
 80096a2:	d00b      	beq.n	80096bc <TIM_OC1_SetConfig+0x88>
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	4a2d      	ldr	r2, [pc, #180]	@ (800975c <TIM_OC1_SetConfig+0x128>)
 80096a8:	4293      	cmp	r3, r2
 80096aa:	d007      	beq.n	80096bc <TIM_OC1_SetConfig+0x88>
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	4a2c      	ldr	r2, [pc, #176]	@ (8009760 <TIM_OC1_SetConfig+0x12c>)
 80096b0:	4293      	cmp	r3, r2
 80096b2:	d003      	beq.n	80096bc <TIM_OC1_SetConfig+0x88>
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	4a2b      	ldr	r2, [pc, #172]	@ (8009764 <TIM_OC1_SetConfig+0x130>)
 80096b8:	4293      	cmp	r3, r2
 80096ba:	d10c      	bne.n	80096d6 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80096bc:	697b      	ldr	r3, [r7, #20]
 80096be:	f023 0308 	bic.w	r3, r3, #8
 80096c2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80096c4:	683b      	ldr	r3, [r7, #0]
 80096c6:	68db      	ldr	r3, [r3, #12]
 80096c8:	697a      	ldr	r2, [r7, #20]
 80096ca:	4313      	orrs	r3, r2
 80096cc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80096ce:	697b      	ldr	r3, [r7, #20]
 80096d0:	f023 0304 	bic.w	r3, r3, #4
 80096d4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	4a1d      	ldr	r2, [pc, #116]	@ (8009750 <TIM_OC1_SetConfig+0x11c>)
 80096da:	4293      	cmp	r3, r2
 80096dc:	d013      	beq.n	8009706 <TIM_OC1_SetConfig+0xd2>
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	4a1c      	ldr	r2, [pc, #112]	@ (8009754 <TIM_OC1_SetConfig+0x120>)
 80096e2:	4293      	cmp	r3, r2
 80096e4:	d00f      	beq.n	8009706 <TIM_OC1_SetConfig+0xd2>
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	4a1b      	ldr	r2, [pc, #108]	@ (8009758 <TIM_OC1_SetConfig+0x124>)
 80096ea:	4293      	cmp	r3, r2
 80096ec:	d00b      	beq.n	8009706 <TIM_OC1_SetConfig+0xd2>
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	4a1a      	ldr	r2, [pc, #104]	@ (800975c <TIM_OC1_SetConfig+0x128>)
 80096f2:	4293      	cmp	r3, r2
 80096f4:	d007      	beq.n	8009706 <TIM_OC1_SetConfig+0xd2>
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	4a19      	ldr	r2, [pc, #100]	@ (8009760 <TIM_OC1_SetConfig+0x12c>)
 80096fa:	4293      	cmp	r3, r2
 80096fc:	d003      	beq.n	8009706 <TIM_OC1_SetConfig+0xd2>
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	4a18      	ldr	r2, [pc, #96]	@ (8009764 <TIM_OC1_SetConfig+0x130>)
 8009702:	4293      	cmp	r3, r2
 8009704:	d111      	bne.n	800972a <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009706:	693b      	ldr	r3, [r7, #16]
 8009708:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800970c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800970e:	693b      	ldr	r3, [r7, #16]
 8009710:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009714:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009716:	683b      	ldr	r3, [r7, #0]
 8009718:	695b      	ldr	r3, [r3, #20]
 800971a:	693a      	ldr	r2, [r7, #16]
 800971c:	4313      	orrs	r3, r2
 800971e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009720:	683b      	ldr	r3, [r7, #0]
 8009722:	699b      	ldr	r3, [r3, #24]
 8009724:	693a      	ldr	r2, [r7, #16]
 8009726:	4313      	orrs	r3, r2
 8009728:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	693a      	ldr	r2, [r7, #16]
 800972e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	68fa      	ldr	r2, [r7, #12]
 8009734:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009736:	683b      	ldr	r3, [r7, #0]
 8009738:	685a      	ldr	r2, [r3, #4]
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	697a      	ldr	r2, [r7, #20]
 8009742:	621a      	str	r2, [r3, #32]
}
 8009744:	bf00      	nop
 8009746:	371c      	adds	r7, #28
 8009748:	46bd      	mov	sp, r7
 800974a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800974e:	4770      	bx	lr
 8009750:	40012c00 	.word	0x40012c00
 8009754:	50012c00 	.word	0x50012c00
 8009758:	40013400 	.word	0x40013400
 800975c:	50013400 	.word	0x50013400
 8009760:	40014000 	.word	0x40014000
 8009764:	50014000 	.word	0x50014000

08009768 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009768:	b480      	push	{r7}
 800976a:	b087      	sub	sp, #28
 800976c:	af00      	add	r7, sp, #0
 800976e:	6078      	str	r0, [r7, #4]
 8009770:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	6a1b      	ldr	r3, [r3, #32]
 8009776:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	6a1b      	ldr	r3, [r3, #32]
 800977c:	f023 0210 	bic.w	r2, r3, #16
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	685b      	ldr	r3, [r3, #4]
 8009788:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	699b      	ldr	r3, [r3, #24]
 800978e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009790:	68fb      	ldr	r3, [r7, #12]
 8009792:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009796:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800979a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800979c:	68fb      	ldr	r3, [r7, #12]
 800979e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80097a2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80097a4:	683b      	ldr	r3, [r7, #0]
 80097a6:	681b      	ldr	r3, [r3, #0]
 80097a8:	021b      	lsls	r3, r3, #8
 80097aa:	68fa      	ldr	r2, [r7, #12]
 80097ac:	4313      	orrs	r3, r2
 80097ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80097b0:	697b      	ldr	r3, [r7, #20]
 80097b2:	f023 0320 	bic.w	r3, r3, #32
 80097b6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80097b8:	683b      	ldr	r3, [r7, #0]
 80097ba:	689b      	ldr	r3, [r3, #8]
 80097bc:	011b      	lsls	r3, r3, #4
 80097be:	697a      	ldr	r2, [r7, #20]
 80097c0:	4313      	orrs	r3, r2
 80097c2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	4a2e      	ldr	r2, [pc, #184]	@ (8009880 <TIM_OC2_SetConfig+0x118>)
 80097c8:	4293      	cmp	r3, r2
 80097ca:	d00b      	beq.n	80097e4 <TIM_OC2_SetConfig+0x7c>
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	4a2d      	ldr	r2, [pc, #180]	@ (8009884 <TIM_OC2_SetConfig+0x11c>)
 80097d0:	4293      	cmp	r3, r2
 80097d2:	d007      	beq.n	80097e4 <TIM_OC2_SetConfig+0x7c>
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	4a2c      	ldr	r2, [pc, #176]	@ (8009888 <TIM_OC2_SetConfig+0x120>)
 80097d8:	4293      	cmp	r3, r2
 80097da:	d003      	beq.n	80097e4 <TIM_OC2_SetConfig+0x7c>
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	4a2b      	ldr	r2, [pc, #172]	@ (800988c <TIM_OC2_SetConfig+0x124>)
 80097e0:	4293      	cmp	r3, r2
 80097e2:	d10d      	bne.n	8009800 <TIM_OC2_SetConfig+0x98>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80097e4:	697b      	ldr	r3, [r7, #20]
 80097e6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80097ea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80097ec:	683b      	ldr	r3, [r7, #0]
 80097ee:	68db      	ldr	r3, [r3, #12]
 80097f0:	011b      	lsls	r3, r3, #4
 80097f2:	697a      	ldr	r2, [r7, #20]
 80097f4:	4313      	orrs	r3, r2
 80097f6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80097f8:	697b      	ldr	r3, [r7, #20]
 80097fa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80097fe:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	4a1f      	ldr	r2, [pc, #124]	@ (8009880 <TIM_OC2_SetConfig+0x118>)
 8009804:	4293      	cmp	r3, r2
 8009806:	d013      	beq.n	8009830 <TIM_OC2_SetConfig+0xc8>
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	4a1e      	ldr	r2, [pc, #120]	@ (8009884 <TIM_OC2_SetConfig+0x11c>)
 800980c:	4293      	cmp	r3, r2
 800980e:	d00f      	beq.n	8009830 <TIM_OC2_SetConfig+0xc8>
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	4a1d      	ldr	r2, [pc, #116]	@ (8009888 <TIM_OC2_SetConfig+0x120>)
 8009814:	4293      	cmp	r3, r2
 8009816:	d00b      	beq.n	8009830 <TIM_OC2_SetConfig+0xc8>
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	4a1c      	ldr	r2, [pc, #112]	@ (800988c <TIM_OC2_SetConfig+0x124>)
 800981c:	4293      	cmp	r3, r2
 800981e:	d007      	beq.n	8009830 <TIM_OC2_SetConfig+0xc8>
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	4a1b      	ldr	r2, [pc, #108]	@ (8009890 <TIM_OC2_SetConfig+0x128>)
 8009824:	4293      	cmp	r3, r2
 8009826:	d003      	beq.n	8009830 <TIM_OC2_SetConfig+0xc8>
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	4a1a      	ldr	r2, [pc, #104]	@ (8009894 <TIM_OC2_SetConfig+0x12c>)
 800982c:	4293      	cmp	r3, r2
 800982e:	d113      	bne.n	8009858 <TIM_OC2_SetConfig+0xf0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009830:	693b      	ldr	r3, [r7, #16]
 8009832:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009836:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009838:	693b      	ldr	r3, [r7, #16]
 800983a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800983e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009840:	683b      	ldr	r3, [r7, #0]
 8009842:	695b      	ldr	r3, [r3, #20]
 8009844:	009b      	lsls	r3, r3, #2
 8009846:	693a      	ldr	r2, [r7, #16]
 8009848:	4313      	orrs	r3, r2
 800984a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800984c:	683b      	ldr	r3, [r7, #0]
 800984e:	699b      	ldr	r3, [r3, #24]
 8009850:	009b      	lsls	r3, r3, #2
 8009852:	693a      	ldr	r2, [r7, #16]
 8009854:	4313      	orrs	r3, r2
 8009856:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	693a      	ldr	r2, [r7, #16]
 800985c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	68fa      	ldr	r2, [r7, #12]
 8009862:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009864:	683b      	ldr	r3, [r7, #0]
 8009866:	685a      	ldr	r2, [r3, #4]
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	697a      	ldr	r2, [r7, #20]
 8009870:	621a      	str	r2, [r3, #32]
}
 8009872:	bf00      	nop
 8009874:	371c      	adds	r7, #28
 8009876:	46bd      	mov	sp, r7
 8009878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800987c:	4770      	bx	lr
 800987e:	bf00      	nop
 8009880:	40012c00 	.word	0x40012c00
 8009884:	50012c00 	.word	0x50012c00
 8009888:	40013400 	.word	0x40013400
 800988c:	50013400 	.word	0x50013400
 8009890:	40014000 	.word	0x40014000
 8009894:	50014000 	.word	0x50014000

08009898 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009898:	b480      	push	{r7}
 800989a:	b087      	sub	sp, #28
 800989c:	af00      	add	r7, sp, #0
 800989e:	6078      	str	r0, [r7, #4]
 80098a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	6a1b      	ldr	r3, [r3, #32]
 80098a6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	6a1b      	ldr	r3, [r3, #32]
 80098ac:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	685b      	ldr	r3, [r3, #4]
 80098b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	69db      	ldr	r3, [r3, #28]
 80098be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80098c0:	68fb      	ldr	r3, [r7, #12]
 80098c2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80098c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80098ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80098cc:	68fb      	ldr	r3, [r7, #12]
 80098ce:	f023 0303 	bic.w	r3, r3, #3
 80098d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80098d4:	683b      	ldr	r3, [r7, #0]
 80098d6:	681b      	ldr	r3, [r3, #0]
 80098d8:	68fa      	ldr	r2, [r7, #12]
 80098da:	4313      	orrs	r3, r2
 80098dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80098de:	697b      	ldr	r3, [r7, #20]
 80098e0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80098e4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80098e6:	683b      	ldr	r3, [r7, #0]
 80098e8:	689b      	ldr	r3, [r3, #8]
 80098ea:	021b      	lsls	r3, r3, #8
 80098ec:	697a      	ldr	r2, [r7, #20]
 80098ee:	4313      	orrs	r3, r2
 80098f0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	4a2d      	ldr	r2, [pc, #180]	@ (80099ac <TIM_OC3_SetConfig+0x114>)
 80098f6:	4293      	cmp	r3, r2
 80098f8:	d00b      	beq.n	8009912 <TIM_OC3_SetConfig+0x7a>
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	4a2c      	ldr	r2, [pc, #176]	@ (80099b0 <TIM_OC3_SetConfig+0x118>)
 80098fe:	4293      	cmp	r3, r2
 8009900:	d007      	beq.n	8009912 <TIM_OC3_SetConfig+0x7a>
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	4a2b      	ldr	r2, [pc, #172]	@ (80099b4 <TIM_OC3_SetConfig+0x11c>)
 8009906:	4293      	cmp	r3, r2
 8009908:	d003      	beq.n	8009912 <TIM_OC3_SetConfig+0x7a>
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	4a2a      	ldr	r2, [pc, #168]	@ (80099b8 <TIM_OC3_SetConfig+0x120>)
 800990e:	4293      	cmp	r3, r2
 8009910:	d10d      	bne.n	800992e <TIM_OC3_SetConfig+0x96>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009912:	697b      	ldr	r3, [r7, #20]
 8009914:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009918:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800991a:	683b      	ldr	r3, [r7, #0]
 800991c:	68db      	ldr	r3, [r3, #12]
 800991e:	021b      	lsls	r3, r3, #8
 8009920:	697a      	ldr	r2, [r7, #20]
 8009922:	4313      	orrs	r3, r2
 8009924:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009926:	697b      	ldr	r3, [r7, #20]
 8009928:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800992c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	4a1e      	ldr	r2, [pc, #120]	@ (80099ac <TIM_OC3_SetConfig+0x114>)
 8009932:	4293      	cmp	r3, r2
 8009934:	d013      	beq.n	800995e <TIM_OC3_SetConfig+0xc6>
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	4a1d      	ldr	r2, [pc, #116]	@ (80099b0 <TIM_OC3_SetConfig+0x118>)
 800993a:	4293      	cmp	r3, r2
 800993c:	d00f      	beq.n	800995e <TIM_OC3_SetConfig+0xc6>
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	4a1c      	ldr	r2, [pc, #112]	@ (80099b4 <TIM_OC3_SetConfig+0x11c>)
 8009942:	4293      	cmp	r3, r2
 8009944:	d00b      	beq.n	800995e <TIM_OC3_SetConfig+0xc6>
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	4a1b      	ldr	r2, [pc, #108]	@ (80099b8 <TIM_OC3_SetConfig+0x120>)
 800994a:	4293      	cmp	r3, r2
 800994c:	d007      	beq.n	800995e <TIM_OC3_SetConfig+0xc6>
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	4a1a      	ldr	r2, [pc, #104]	@ (80099bc <TIM_OC3_SetConfig+0x124>)
 8009952:	4293      	cmp	r3, r2
 8009954:	d003      	beq.n	800995e <TIM_OC3_SetConfig+0xc6>
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	4a19      	ldr	r2, [pc, #100]	@ (80099c0 <TIM_OC3_SetConfig+0x128>)
 800995a:	4293      	cmp	r3, r2
 800995c:	d113      	bne.n	8009986 <TIM_OC3_SetConfig+0xee>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800995e:	693b      	ldr	r3, [r7, #16]
 8009960:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009964:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009966:	693b      	ldr	r3, [r7, #16]
 8009968:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800996c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800996e:	683b      	ldr	r3, [r7, #0]
 8009970:	695b      	ldr	r3, [r3, #20]
 8009972:	011b      	lsls	r3, r3, #4
 8009974:	693a      	ldr	r2, [r7, #16]
 8009976:	4313      	orrs	r3, r2
 8009978:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800997a:	683b      	ldr	r3, [r7, #0]
 800997c:	699b      	ldr	r3, [r3, #24]
 800997e:	011b      	lsls	r3, r3, #4
 8009980:	693a      	ldr	r2, [r7, #16]
 8009982:	4313      	orrs	r3, r2
 8009984:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	693a      	ldr	r2, [r7, #16]
 800998a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	68fa      	ldr	r2, [r7, #12]
 8009990:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009992:	683b      	ldr	r3, [r7, #0]
 8009994:	685a      	ldr	r2, [r3, #4]
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	697a      	ldr	r2, [r7, #20]
 800999e:	621a      	str	r2, [r3, #32]
}
 80099a0:	bf00      	nop
 80099a2:	371c      	adds	r7, #28
 80099a4:	46bd      	mov	sp, r7
 80099a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099aa:	4770      	bx	lr
 80099ac:	40012c00 	.word	0x40012c00
 80099b0:	50012c00 	.word	0x50012c00
 80099b4:	40013400 	.word	0x40013400
 80099b8:	50013400 	.word	0x50013400
 80099bc:	40014000 	.word	0x40014000
 80099c0:	50014000 	.word	0x50014000

080099c4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80099c4:	b480      	push	{r7}
 80099c6:	b087      	sub	sp, #28
 80099c8:	af00      	add	r7, sp, #0
 80099ca:	6078      	str	r0, [r7, #4]
 80099cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	6a1b      	ldr	r3, [r3, #32]
 80099d2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	6a1b      	ldr	r3, [r3, #32]
 80099d8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	685b      	ldr	r3, [r3, #4]
 80099e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	69db      	ldr	r3, [r3, #28]
 80099ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80099ec:	68fb      	ldr	r3, [r7, #12]
 80099ee:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80099f2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80099f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80099f8:	68fb      	ldr	r3, [r7, #12]
 80099fa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80099fe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009a00:	683b      	ldr	r3, [r7, #0]
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	021b      	lsls	r3, r3, #8
 8009a06:	68fa      	ldr	r2, [r7, #12]
 8009a08:	4313      	orrs	r3, r2
 8009a0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009a0c:	697b      	ldr	r3, [r7, #20]
 8009a0e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009a12:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009a14:	683b      	ldr	r3, [r7, #0]
 8009a16:	689b      	ldr	r3, [r3, #8]
 8009a18:	031b      	lsls	r3, r3, #12
 8009a1a:	697a      	ldr	r2, [r7, #20]
 8009a1c:	4313      	orrs	r3, r2
 8009a1e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	4a2e      	ldr	r2, [pc, #184]	@ (8009adc <TIM_OC4_SetConfig+0x118>)
 8009a24:	4293      	cmp	r3, r2
 8009a26:	d00b      	beq.n	8009a40 <TIM_OC4_SetConfig+0x7c>
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	4a2d      	ldr	r2, [pc, #180]	@ (8009ae0 <TIM_OC4_SetConfig+0x11c>)
 8009a2c:	4293      	cmp	r3, r2
 8009a2e:	d007      	beq.n	8009a40 <TIM_OC4_SetConfig+0x7c>
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	4a2c      	ldr	r2, [pc, #176]	@ (8009ae4 <TIM_OC4_SetConfig+0x120>)
 8009a34:	4293      	cmp	r3, r2
 8009a36:	d003      	beq.n	8009a40 <TIM_OC4_SetConfig+0x7c>
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	4a2b      	ldr	r2, [pc, #172]	@ (8009ae8 <TIM_OC4_SetConfig+0x124>)
 8009a3c:	4293      	cmp	r3, r2
 8009a3e:	d10d      	bne.n	8009a5c <TIM_OC4_SetConfig+0x98>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8009a40:	697b      	ldr	r3, [r7, #20]
 8009a42:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8009a46:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8009a48:	683b      	ldr	r3, [r7, #0]
 8009a4a:	68db      	ldr	r3, [r3, #12]
 8009a4c:	031b      	lsls	r3, r3, #12
 8009a4e:	697a      	ldr	r2, [r7, #20]
 8009a50:	4313      	orrs	r3, r2
 8009a52:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8009a54:	697b      	ldr	r3, [r7, #20]
 8009a56:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009a5a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	4a1f      	ldr	r2, [pc, #124]	@ (8009adc <TIM_OC4_SetConfig+0x118>)
 8009a60:	4293      	cmp	r3, r2
 8009a62:	d013      	beq.n	8009a8c <TIM_OC4_SetConfig+0xc8>
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	4a1e      	ldr	r2, [pc, #120]	@ (8009ae0 <TIM_OC4_SetConfig+0x11c>)
 8009a68:	4293      	cmp	r3, r2
 8009a6a:	d00f      	beq.n	8009a8c <TIM_OC4_SetConfig+0xc8>
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	4a1d      	ldr	r2, [pc, #116]	@ (8009ae4 <TIM_OC4_SetConfig+0x120>)
 8009a70:	4293      	cmp	r3, r2
 8009a72:	d00b      	beq.n	8009a8c <TIM_OC4_SetConfig+0xc8>
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	4a1c      	ldr	r2, [pc, #112]	@ (8009ae8 <TIM_OC4_SetConfig+0x124>)
 8009a78:	4293      	cmp	r3, r2
 8009a7a:	d007      	beq.n	8009a8c <TIM_OC4_SetConfig+0xc8>
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	4a1b      	ldr	r2, [pc, #108]	@ (8009aec <TIM_OC4_SetConfig+0x128>)
 8009a80:	4293      	cmp	r3, r2
 8009a82:	d003      	beq.n	8009a8c <TIM_OC4_SetConfig+0xc8>
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	4a1a      	ldr	r2, [pc, #104]	@ (8009af0 <TIM_OC4_SetConfig+0x12c>)
 8009a88:	4293      	cmp	r3, r2
 8009a8a:	d113      	bne.n	8009ab4 <TIM_OC4_SetConfig+0xf0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009a8c:	693b      	ldr	r3, [r7, #16]
 8009a8e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009a92:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8009a94:	693b      	ldr	r3, [r7, #16]
 8009a96:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8009a9a:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009a9c:	683b      	ldr	r3, [r7, #0]
 8009a9e:	695b      	ldr	r3, [r3, #20]
 8009aa0:	019b      	lsls	r3, r3, #6
 8009aa2:	693a      	ldr	r2, [r7, #16]
 8009aa4:	4313      	orrs	r3, r2
 8009aa6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8009aa8:	683b      	ldr	r3, [r7, #0]
 8009aaa:	699b      	ldr	r3, [r3, #24]
 8009aac:	019b      	lsls	r3, r3, #6
 8009aae:	693a      	ldr	r2, [r7, #16]
 8009ab0:	4313      	orrs	r3, r2
 8009ab2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	693a      	ldr	r2, [r7, #16]
 8009ab8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	68fa      	ldr	r2, [r7, #12]
 8009abe:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009ac0:	683b      	ldr	r3, [r7, #0]
 8009ac2:	685a      	ldr	r2, [r3, #4]
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	697a      	ldr	r2, [r7, #20]
 8009acc:	621a      	str	r2, [r3, #32]
}
 8009ace:	bf00      	nop
 8009ad0:	371c      	adds	r7, #28
 8009ad2:	46bd      	mov	sp, r7
 8009ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ad8:	4770      	bx	lr
 8009ada:	bf00      	nop
 8009adc:	40012c00 	.word	0x40012c00
 8009ae0:	50012c00 	.word	0x50012c00
 8009ae4:	40013400 	.word	0x40013400
 8009ae8:	50013400 	.word	0x50013400
 8009aec:	40014000 	.word	0x40014000
 8009af0:	50014000 	.word	0x50014000

08009af4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009af4:	b480      	push	{r7}
 8009af6:	b087      	sub	sp, #28
 8009af8:	af00      	add	r7, sp, #0
 8009afa:	6078      	str	r0, [r7, #4]
 8009afc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	6a1b      	ldr	r3, [r3, #32]
 8009b02:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	6a1b      	ldr	r3, [r3, #32]
 8009b08:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	685b      	ldr	r3, [r3, #4]
 8009b14:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009b1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8009b1c:	68fb      	ldr	r3, [r7, #12]
 8009b1e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009b22:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009b26:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009b28:	683b      	ldr	r3, [r7, #0]
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	68fa      	ldr	r2, [r7, #12]
 8009b2e:	4313      	orrs	r3, r2
 8009b30:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8009b32:	693b      	ldr	r3, [r7, #16]
 8009b34:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8009b38:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8009b3a:	683b      	ldr	r3, [r7, #0]
 8009b3c:	689b      	ldr	r3, [r3, #8]
 8009b3e:	041b      	lsls	r3, r3, #16
 8009b40:	693a      	ldr	r2, [r7, #16]
 8009b42:	4313      	orrs	r3, r2
 8009b44:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	4a19      	ldr	r2, [pc, #100]	@ (8009bb0 <TIM_OC5_SetConfig+0xbc>)
 8009b4a:	4293      	cmp	r3, r2
 8009b4c:	d013      	beq.n	8009b76 <TIM_OC5_SetConfig+0x82>
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	4a18      	ldr	r2, [pc, #96]	@ (8009bb4 <TIM_OC5_SetConfig+0xc0>)
 8009b52:	4293      	cmp	r3, r2
 8009b54:	d00f      	beq.n	8009b76 <TIM_OC5_SetConfig+0x82>
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	4a17      	ldr	r2, [pc, #92]	@ (8009bb8 <TIM_OC5_SetConfig+0xc4>)
 8009b5a:	4293      	cmp	r3, r2
 8009b5c:	d00b      	beq.n	8009b76 <TIM_OC5_SetConfig+0x82>
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	4a16      	ldr	r2, [pc, #88]	@ (8009bbc <TIM_OC5_SetConfig+0xc8>)
 8009b62:	4293      	cmp	r3, r2
 8009b64:	d007      	beq.n	8009b76 <TIM_OC5_SetConfig+0x82>
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	4a15      	ldr	r2, [pc, #84]	@ (8009bc0 <TIM_OC5_SetConfig+0xcc>)
 8009b6a:	4293      	cmp	r3, r2
 8009b6c:	d003      	beq.n	8009b76 <TIM_OC5_SetConfig+0x82>
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	4a14      	ldr	r2, [pc, #80]	@ (8009bc4 <TIM_OC5_SetConfig+0xd0>)
 8009b72:	4293      	cmp	r3, r2
 8009b74:	d109      	bne.n	8009b8a <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8009b76:	697b      	ldr	r3, [r7, #20]
 8009b78:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009b7c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8009b7e:	683b      	ldr	r3, [r7, #0]
 8009b80:	695b      	ldr	r3, [r3, #20]
 8009b82:	021b      	lsls	r3, r3, #8
 8009b84:	697a      	ldr	r2, [r7, #20]
 8009b86:	4313      	orrs	r3, r2
 8009b88:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	697a      	ldr	r2, [r7, #20]
 8009b8e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	68fa      	ldr	r2, [r7, #12]
 8009b94:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8009b96:	683b      	ldr	r3, [r7, #0]
 8009b98:	685a      	ldr	r2, [r3, #4]
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	693a      	ldr	r2, [r7, #16]
 8009ba2:	621a      	str	r2, [r3, #32]
}
 8009ba4:	bf00      	nop
 8009ba6:	371c      	adds	r7, #28
 8009ba8:	46bd      	mov	sp, r7
 8009baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bae:	4770      	bx	lr
 8009bb0:	40012c00 	.word	0x40012c00
 8009bb4:	50012c00 	.word	0x50012c00
 8009bb8:	40013400 	.word	0x40013400
 8009bbc:	50013400 	.word	0x50013400
 8009bc0:	40014000 	.word	0x40014000
 8009bc4:	50014000 	.word	0x50014000

08009bc8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009bc8:	b480      	push	{r7}
 8009bca:	b087      	sub	sp, #28
 8009bcc:	af00      	add	r7, sp, #0
 8009bce:	6078      	str	r0, [r7, #4]
 8009bd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	6a1b      	ldr	r3, [r3, #32]
 8009bd6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	6a1b      	ldr	r3, [r3, #32]
 8009bdc:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	685b      	ldr	r3, [r3, #4]
 8009be8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009bee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8009bf0:	68fb      	ldr	r3, [r7, #12]
 8009bf2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009bf6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009bfa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009bfc:	683b      	ldr	r3, [r7, #0]
 8009bfe:	681b      	ldr	r3, [r3, #0]
 8009c00:	021b      	lsls	r3, r3, #8
 8009c02:	68fa      	ldr	r2, [r7, #12]
 8009c04:	4313      	orrs	r3, r2
 8009c06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8009c08:	693b      	ldr	r3, [r7, #16]
 8009c0a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009c0e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8009c10:	683b      	ldr	r3, [r7, #0]
 8009c12:	689b      	ldr	r3, [r3, #8]
 8009c14:	051b      	lsls	r3, r3, #20
 8009c16:	693a      	ldr	r2, [r7, #16]
 8009c18:	4313      	orrs	r3, r2
 8009c1a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	4a1a      	ldr	r2, [pc, #104]	@ (8009c88 <TIM_OC6_SetConfig+0xc0>)
 8009c20:	4293      	cmp	r3, r2
 8009c22:	d013      	beq.n	8009c4c <TIM_OC6_SetConfig+0x84>
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	4a19      	ldr	r2, [pc, #100]	@ (8009c8c <TIM_OC6_SetConfig+0xc4>)
 8009c28:	4293      	cmp	r3, r2
 8009c2a:	d00f      	beq.n	8009c4c <TIM_OC6_SetConfig+0x84>
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	4a18      	ldr	r2, [pc, #96]	@ (8009c90 <TIM_OC6_SetConfig+0xc8>)
 8009c30:	4293      	cmp	r3, r2
 8009c32:	d00b      	beq.n	8009c4c <TIM_OC6_SetConfig+0x84>
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	4a17      	ldr	r2, [pc, #92]	@ (8009c94 <TIM_OC6_SetConfig+0xcc>)
 8009c38:	4293      	cmp	r3, r2
 8009c3a:	d007      	beq.n	8009c4c <TIM_OC6_SetConfig+0x84>
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	4a16      	ldr	r2, [pc, #88]	@ (8009c98 <TIM_OC6_SetConfig+0xd0>)
 8009c40:	4293      	cmp	r3, r2
 8009c42:	d003      	beq.n	8009c4c <TIM_OC6_SetConfig+0x84>
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	4a15      	ldr	r2, [pc, #84]	@ (8009c9c <TIM_OC6_SetConfig+0xd4>)
 8009c48:	4293      	cmp	r3, r2
 8009c4a:	d109      	bne.n	8009c60 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8009c4c:	697b      	ldr	r3, [r7, #20]
 8009c4e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8009c52:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8009c54:	683b      	ldr	r3, [r7, #0]
 8009c56:	695b      	ldr	r3, [r3, #20]
 8009c58:	029b      	lsls	r3, r3, #10
 8009c5a:	697a      	ldr	r2, [r7, #20]
 8009c5c:	4313      	orrs	r3, r2
 8009c5e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	697a      	ldr	r2, [r7, #20]
 8009c64:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	68fa      	ldr	r2, [r7, #12]
 8009c6a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8009c6c:	683b      	ldr	r3, [r7, #0]
 8009c6e:	685a      	ldr	r2, [r3, #4]
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	693a      	ldr	r2, [r7, #16]
 8009c78:	621a      	str	r2, [r3, #32]
}
 8009c7a:	bf00      	nop
 8009c7c:	371c      	adds	r7, #28
 8009c7e:	46bd      	mov	sp, r7
 8009c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c84:	4770      	bx	lr
 8009c86:	bf00      	nop
 8009c88:	40012c00 	.word	0x40012c00
 8009c8c:	50012c00 	.word	0x50012c00
 8009c90:	40013400 	.word	0x40013400
 8009c94:	50013400 	.word	0x50013400
 8009c98:	40014000 	.word	0x40014000
 8009c9c:	50014000 	.word	0x50014000

08009ca0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009ca0:	b480      	push	{r7}
 8009ca2:	b087      	sub	sp, #28
 8009ca4:	af00      	add	r7, sp, #0
 8009ca6:	60f8      	str	r0, [r7, #12]
 8009ca8:	60b9      	str	r1, [r7, #8]
 8009caa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009cac:	68fb      	ldr	r3, [r7, #12]
 8009cae:	6a1b      	ldr	r3, [r3, #32]
 8009cb0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009cb2:	68fb      	ldr	r3, [r7, #12]
 8009cb4:	6a1b      	ldr	r3, [r3, #32]
 8009cb6:	f023 0201 	bic.w	r2, r3, #1
 8009cba:	68fb      	ldr	r3, [r7, #12]
 8009cbc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009cbe:	68fb      	ldr	r3, [r7, #12]
 8009cc0:	699b      	ldr	r3, [r3, #24]
 8009cc2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009cc4:	693b      	ldr	r3, [r7, #16]
 8009cc6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009cca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	011b      	lsls	r3, r3, #4
 8009cd0:	693a      	ldr	r2, [r7, #16]
 8009cd2:	4313      	orrs	r3, r2
 8009cd4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009cd6:	697b      	ldr	r3, [r7, #20]
 8009cd8:	f023 030a 	bic.w	r3, r3, #10
 8009cdc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009cde:	697a      	ldr	r2, [r7, #20]
 8009ce0:	68bb      	ldr	r3, [r7, #8]
 8009ce2:	4313      	orrs	r3, r2
 8009ce4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009ce6:	68fb      	ldr	r3, [r7, #12]
 8009ce8:	693a      	ldr	r2, [r7, #16]
 8009cea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009cec:	68fb      	ldr	r3, [r7, #12]
 8009cee:	697a      	ldr	r2, [r7, #20]
 8009cf0:	621a      	str	r2, [r3, #32]
}
 8009cf2:	bf00      	nop
 8009cf4:	371c      	adds	r7, #28
 8009cf6:	46bd      	mov	sp, r7
 8009cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cfc:	4770      	bx	lr

08009cfe <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009cfe:	b480      	push	{r7}
 8009d00:	b087      	sub	sp, #28
 8009d02:	af00      	add	r7, sp, #0
 8009d04:	60f8      	str	r0, [r7, #12]
 8009d06:	60b9      	str	r1, [r7, #8]
 8009d08:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8009d0a:	68fb      	ldr	r3, [r7, #12]
 8009d0c:	6a1b      	ldr	r3, [r3, #32]
 8009d0e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009d10:	68fb      	ldr	r3, [r7, #12]
 8009d12:	6a1b      	ldr	r3, [r3, #32]
 8009d14:	f023 0210 	bic.w	r2, r3, #16
 8009d18:	68fb      	ldr	r3, [r7, #12]
 8009d1a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009d1c:	68fb      	ldr	r3, [r7, #12]
 8009d1e:	699b      	ldr	r3, [r3, #24]
 8009d20:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009d22:	693b      	ldr	r3, [r7, #16]
 8009d24:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009d28:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	031b      	lsls	r3, r3, #12
 8009d2e:	693a      	ldr	r2, [r7, #16]
 8009d30:	4313      	orrs	r3, r2
 8009d32:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009d34:	697b      	ldr	r3, [r7, #20]
 8009d36:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8009d3a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009d3c:	68bb      	ldr	r3, [r7, #8]
 8009d3e:	011b      	lsls	r3, r3, #4
 8009d40:	697a      	ldr	r2, [r7, #20]
 8009d42:	4313      	orrs	r3, r2
 8009d44:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009d46:	68fb      	ldr	r3, [r7, #12]
 8009d48:	693a      	ldr	r2, [r7, #16]
 8009d4a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009d4c:	68fb      	ldr	r3, [r7, #12]
 8009d4e:	697a      	ldr	r2, [r7, #20]
 8009d50:	621a      	str	r2, [r3, #32]
}
 8009d52:	bf00      	nop
 8009d54:	371c      	adds	r7, #28
 8009d56:	46bd      	mov	sp, r7
 8009d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d5c:	4770      	bx	lr

08009d5e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009d5e:	b480      	push	{r7}
 8009d60:	b085      	sub	sp, #20
 8009d62:	af00      	add	r7, sp, #0
 8009d64:	6078      	str	r0, [r7, #4]
 8009d66:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	689b      	ldr	r3, [r3, #8]
 8009d6c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009d6e:	68fb      	ldr	r3, [r7, #12]
 8009d70:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8009d74:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009d78:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009d7a:	683a      	ldr	r2, [r7, #0]
 8009d7c:	68fb      	ldr	r3, [r7, #12]
 8009d7e:	4313      	orrs	r3, r2
 8009d80:	f043 0307 	orr.w	r3, r3, #7
 8009d84:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	68fa      	ldr	r2, [r7, #12]
 8009d8a:	609a      	str	r2, [r3, #8]
}
 8009d8c:	bf00      	nop
 8009d8e:	3714      	adds	r7, #20
 8009d90:	46bd      	mov	sp, r7
 8009d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d96:	4770      	bx	lr

08009d98 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009d98:	b480      	push	{r7}
 8009d9a:	b087      	sub	sp, #28
 8009d9c:	af00      	add	r7, sp, #0
 8009d9e:	60f8      	str	r0, [r7, #12]
 8009da0:	60b9      	str	r1, [r7, #8]
 8009da2:	607a      	str	r2, [r7, #4]
 8009da4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009da6:	68fb      	ldr	r3, [r7, #12]
 8009da8:	689b      	ldr	r3, [r3, #8]
 8009daa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009dac:	697b      	ldr	r3, [r7, #20]
 8009dae:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009db2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009db4:	683b      	ldr	r3, [r7, #0]
 8009db6:	021a      	lsls	r2, r3, #8
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	431a      	orrs	r2, r3
 8009dbc:	68bb      	ldr	r3, [r7, #8]
 8009dbe:	4313      	orrs	r3, r2
 8009dc0:	697a      	ldr	r2, [r7, #20]
 8009dc2:	4313      	orrs	r3, r2
 8009dc4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009dc6:	68fb      	ldr	r3, [r7, #12]
 8009dc8:	697a      	ldr	r2, [r7, #20]
 8009dca:	609a      	str	r2, [r3, #8]
}
 8009dcc:	bf00      	nop
 8009dce:	371c      	adds	r7, #28
 8009dd0:	46bd      	mov	sp, r7
 8009dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dd6:	4770      	bx	lr

08009dd8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009dd8:	b480      	push	{r7}
 8009dda:	b087      	sub	sp, #28
 8009ddc:	af00      	add	r7, sp, #0
 8009dde:	60f8      	str	r0, [r7, #12]
 8009de0:	60b9      	str	r1, [r7, #8]
 8009de2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009de4:	68bb      	ldr	r3, [r7, #8]
 8009de6:	f003 031f 	and.w	r3, r3, #31
 8009dea:	2201      	movs	r2, #1
 8009dec:	fa02 f303 	lsl.w	r3, r2, r3
 8009df0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009df2:	68fb      	ldr	r3, [r7, #12]
 8009df4:	6a1a      	ldr	r2, [r3, #32]
 8009df6:	697b      	ldr	r3, [r7, #20]
 8009df8:	43db      	mvns	r3, r3
 8009dfa:	401a      	ands	r2, r3
 8009dfc:	68fb      	ldr	r3, [r7, #12]
 8009dfe:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009e00:	68fb      	ldr	r3, [r7, #12]
 8009e02:	6a1a      	ldr	r2, [r3, #32]
 8009e04:	68bb      	ldr	r3, [r7, #8]
 8009e06:	f003 031f 	and.w	r3, r3, #31
 8009e0a:	6879      	ldr	r1, [r7, #4]
 8009e0c:	fa01 f303 	lsl.w	r3, r1, r3
 8009e10:	431a      	orrs	r2, r3
 8009e12:	68fb      	ldr	r3, [r7, #12]
 8009e14:	621a      	str	r2, [r3, #32]
}
 8009e16:	bf00      	nop
 8009e18:	371c      	adds	r7, #28
 8009e1a:	46bd      	mov	sp, r7
 8009e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e20:	4770      	bx	lr
	...

08009e24 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009e24:	b480      	push	{r7}
 8009e26:	b085      	sub	sp, #20
 8009e28:	af00      	add	r7, sp, #0
 8009e2a:	6078      	str	r0, [r7, #4]
 8009e2c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009e34:	2b01      	cmp	r3, #1
 8009e36:	d101      	bne.n	8009e3c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009e38:	2302      	movs	r3, #2
 8009e3a:	e0a1      	b.n	8009f80 <HAL_TIMEx_MasterConfigSynchronization+0x15c>
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	2201      	movs	r2, #1
 8009e40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	2202      	movs	r2, #2
 8009e48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	681b      	ldr	r3, [r3, #0]
 8009e50:	685b      	ldr	r3, [r3, #4]
 8009e52:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	681b      	ldr	r3, [r3, #0]
 8009e58:	689b      	ldr	r3, [r3, #8]
 8009e5a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	681b      	ldr	r3, [r3, #0]
 8009e60:	4a4a      	ldr	r2, [pc, #296]	@ (8009f8c <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 8009e62:	4293      	cmp	r3, r2
 8009e64:	d00e      	beq.n	8009e84 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	681b      	ldr	r3, [r3, #0]
 8009e6a:	4a49      	ldr	r2, [pc, #292]	@ (8009f90 <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 8009e6c:	4293      	cmp	r3, r2
 8009e6e:	d009      	beq.n	8009e84 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	681b      	ldr	r3, [r3, #0]
 8009e74:	4a47      	ldr	r2, [pc, #284]	@ (8009f94 <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 8009e76:	4293      	cmp	r3, r2
 8009e78:	d004      	beq.n	8009e84 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	4a46      	ldr	r2, [pc, #280]	@ (8009f98 <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 8009e80:	4293      	cmp	r3, r2
 8009e82:	d108      	bne.n	8009e96 <HAL_TIMEx_MasterConfigSynchronization+0x72>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009e84:	68fb      	ldr	r3, [r7, #12]
 8009e86:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8009e8a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009e8c:	683b      	ldr	r3, [r7, #0]
 8009e8e:	685b      	ldr	r3, [r3, #4]
 8009e90:	68fa      	ldr	r2, [r7, #12]
 8009e92:	4313      	orrs	r3, r2
 8009e94:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009e96:	68fb      	ldr	r3, [r7, #12]
 8009e98:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8009e9c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009ea0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009ea2:	683b      	ldr	r3, [r7, #0]
 8009ea4:	681b      	ldr	r3, [r3, #0]
 8009ea6:	68fa      	ldr	r2, [r7, #12]
 8009ea8:	4313      	orrs	r3, r2
 8009eaa:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	681b      	ldr	r3, [r3, #0]
 8009eb0:	68fa      	ldr	r2, [r7, #12]
 8009eb2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	681b      	ldr	r3, [r3, #0]
 8009eb8:	4a34      	ldr	r2, [pc, #208]	@ (8009f8c <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 8009eba:	4293      	cmp	r3, r2
 8009ebc:	d04a      	beq.n	8009f54 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	681b      	ldr	r3, [r3, #0]
 8009ec2:	4a33      	ldr	r2, [pc, #204]	@ (8009f90 <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 8009ec4:	4293      	cmp	r3, r2
 8009ec6:	d045      	beq.n	8009f54 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	681b      	ldr	r3, [r3, #0]
 8009ecc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009ed0:	d040      	beq.n	8009f54 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	681b      	ldr	r3, [r3, #0]
 8009ed6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009eda:	d03b      	beq.n	8009f54 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	681b      	ldr	r3, [r3, #0]
 8009ee0:	4a2e      	ldr	r2, [pc, #184]	@ (8009f9c <HAL_TIMEx_MasterConfigSynchronization+0x178>)
 8009ee2:	4293      	cmp	r3, r2
 8009ee4:	d036      	beq.n	8009f54 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	681b      	ldr	r3, [r3, #0]
 8009eea:	4a2d      	ldr	r2, [pc, #180]	@ (8009fa0 <HAL_TIMEx_MasterConfigSynchronization+0x17c>)
 8009eec:	4293      	cmp	r3, r2
 8009eee:	d031      	beq.n	8009f54 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	681b      	ldr	r3, [r3, #0]
 8009ef4:	4a2b      	ldr	r2, [pc, #172]	@ (8009fa4 <HAL_TIMEx_MasterConfigSynchronization+0x180>)
 8009ef6:	4293      	cmp	r3, r2
 8009ef8:	d02c      	beq.n	8009f54 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	681b      	ldr	r3, [r3, #0]
 8009efe:	4a2a      	ldr	r2, [pc, #168]	@ (8009fa8 <HAL_TIMEx_MasterConfigSynchronization+0x184>)
 8009f00:	4293      	cmp	r3, r2
 8009f02:	d027      	beq.n	8009f54 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	681b      	ldr	r3, [r3, #0]
 8009f08:	4a28      	ldr	r2, [pc, #160]	@ (8009fac <HAL_TIMEx_MasterConfigSynchronization+0x188>)
 8009f0a:	4293      	cmp	r3, r2
 8009f0c:	d022      	beq.n	8009f54 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	681b      	ldr	r3, [r3, #0]
 8009f12:	4a27      	ldr	r2, [pc, #156]	@ (8009fb0 <HAL_TIMEx_MasterConfigSynchronization+0x18c>)
 8009f14:	4293      	cmp	r3, r2
 8009f16:	d01d      	beq.n	8009f54 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	681b      	ldr	r3, [r3, #0]
 8009f1c:	4a1d      	ldr	r2, [pc, #116]	@ (8009f94 <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 8009f1e:	4293      	cmp	r3, r2
 8009f20:	d018      	beq.n	8009f54 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	681b      	ldr	r3, [r3, #0]
 8009f26:	4a1c      	ldr	r2, [pc, #112]	@ (8009f98 <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 8009f28:	4293      	cmp	r3, r2
 8009f2a:	d013      	beq.n	8009f54 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	681b      	ldr	r3, [r3, #0]
 8009f30:	4a20      	ldr	r2, [pc, #128]	@ (8009fb4 <HAL_TIMEx_MasterConfigSynchronization+0x190>)
 8009f32:	4293      	cmp	r3, r2
 8009f34:	d00e      	beq.n	8009f54 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	4a1f      	ldr	r2, [pc, #124]	@ (8009fb8 <HAL_TIMEx_MasterConfigSynchronization+0x194>)
 8009f3c:	4293      	cmp	r3, r2
 8009f3e:	d009      	beq.n	8009f54 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	681b      	ldr	r3, [r3, #0]
 8009f44:	4a1d      	ldr	r2, [pc, #116]	@ (8009fbc <HAL_TIMEx_MasterConfigSynchronization+0x198>)
 8009f46:	4293      	cmp	r3, r2
 8009f48:	d004      	beq.n	8009f54 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	4a1c      	ldr	r2, [pc, #112]	@ (8009fc0 <HAL_TIMEx_MasterConfigSynchronization+0x19c>)
 8009f50:	4293      	cmp	r3, r2
 8009f52:	d10c      	bne.n	8009f6e <HAL_TIMEx_MasterConfigSynchronization+0x14a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009f54:	68bb      	ldr	r3, [r7, #8]
 8009f56:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009f5a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009f5c:	683b      	ldr	r3, [r7, #0]
 8009f5e:	689b      	ldr	r3, [r3, #8]
 8009f60:	68ba      	ldr	r2, [r7, #8]
 8009f62:	4313      	orrs	r3, r2
 8009f64:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	681b      	ldr	r3, [r3, #0]
 8009f6a:	68ba      	ldr	r2, [r7, #8]
 8009f6c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	2201      	movs	r2, #1
 8009f72:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	2200      	movs	r2, #0
 8009f7a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009f7e:	2300      	movs	r3, #0
}
 8009f80:	4618      	mov	r0, r3
 8009f82:	3714      	adds	r7, #20
 8009f84:	46bd      	mov	sp, r7
 8009f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f8a:	4770      	bx	lr
 8009f8c:	40012c00 	.word	0x40012c00
 8009f90:	50012c00 	.word	0x50012c00
 8009f94:	40013400 	.word	0x40013400
 8009f98:	50013400 	.word	0x50013400
 8009f9c:	40000400 	.word	0x40000400
 8009fa0:	50000400 	.word	0x50000400
 8009fa4:	40000800 	.word	0x40000800
 8009fa8:	50000800 	.word	0x50000800
 8009fac:	40000c00 	.word	0x40000c00
 8009fb0:	50000c00 	.word	0x50000c00
 8009fb4:	40001800 	.word	0x40001800
 8009fb8:	50001800 	.word	0x50001800
 8009fbc:	40014000 	.word	0x40014000
 8009fc0:	50014000 	.word	0x50014000

08009fc4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8009fc4:	b480      	push	{r7}
 8009fc6:	b085      	sub	sp, #20
 8009fc8:	af00      	add	r7, sp, #0
 8009fca:	6078      	str	r0, [r7, #4]
 8009fcc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8009fce:	2300      	movs	r3, #0
 8009fd0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009fd8:	2b01      	cmp	r3, #1
 8009fda:	d101      	bne.n	8009fe0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8009fdc:	2302      	movs	r3, #2
 8009fde:	e07d      	b.n	800a0dc <HAL_TIMEx_ConfigBreakDeadTime+0x118>
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	2201      	movs	r2, #1
 8009fe4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8009fe8:	68fb      	ldr	r3, [r7, #12]
 8009fea:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8009fee:	683b      	ldr	r3, [r7, #0]
 8009ff0:	68db      	ldr	r3, [r3, #12]
 8009ff2:	4313      	orrs	r3, r2
 8009ff4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8009ff6:	68fb      	ldr	r3, [r7, #12]
 8009ff8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8009ffc:	683b      	ldr	r3, [r7, #0]
 8009ffe:	689b      	ldr	r3, [r3, #8]
 800a000:	4313      	orrs	r3, r2
 800a002:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800a004:	68fb      	ldr	r3, [r7, #12]
 800a006:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800a00a:	683b      	ldr	r3, [r7, #0]
 800a00c:	685b      	ldr	r3, [r3, #4]
 800a00e:	4313      	orrs	r3, r2
 800a010:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800a012:	68fb      	ldr	r3, [r7, #12]
 800a014:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800a018:	683b      	ldr	r3, [r7, #0]
 800a01a:	681b      	ldr	r3, [r3, #0]
 800a01c:	4313      	orrs	r3, r2
 800a01e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800a020:	68fb      	ldr	r3, [r7, #12]
 800a022:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800a026:	683b      	ldr	r3, [r7, #0]
 800a028:	691b      	ldr	r3, [r3, #16]
 800a02a:	4313      	orrs	r3, r2
 800a02c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800a02e:	68fb      	ldr	r3, [r7, #12]
 800a030:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800a034:	683b      	ldr	r3, [r7, #0]
 800a036:	695b      	ldr	r3, [r3, #20]
 800a038:	4313      	orrs	r3, r2
 800a03a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800a03c:	68fb      	ldr	r3, [r7, #12]
 800a03e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800a042:	683b      	ldr	r3, [r7, #0]
 800a044:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a046:	4313      	orrs	r3, r2
 800a048:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800a04a:	68fb      	ldr	r3, [r7, #12]
 800a04c:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800a050:	683b      	ldr	r3, [r7, #0]
 800a052:	699b      	ldr	r3, [r3, #24]
 800a054:	041b      	lsls	r3, r3, #16
 800a056:	4313      	orrs	r3, r2
 800a058:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800a05a:	68fb      	ldr	r3, [r7, #12]
 800a05c:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800a060:	683b      	ldr	r3, [r7, #0]
 800a062:	69db      	ldr	r3, [r3, #28]
 800a064:	4313      	orrs	r3, r2
 800a066:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	681b      	ldr	r3, [r3, #0]
 800a06c:	4a1e      	ldr	r2, [pc, #120]	@ (800a0e8 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800a06e:	4293      	cmp	r3, r2
 800a070:	d00e      	beq.n	800a090 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	681b      	ldr	r3, [r3, #0]
 800a076:	4a1d      	ldr	r2, [pc, #116]	@ (800a0ec <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 800a078:	4293      	cmp	r3, r2
 800a07a:	d009      	beq.n	800a090 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	681b      	ldr	r3, [r3, #0]
 800a080:	4a1b      	ldr	r2, [pc, #108]	@ (800a0f0 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 800a082:	4293      	cmp	r3, r2
 800a084:	d004      	beq.n	800a090 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	681b      	ldr	r3, [r3, #0]
 800a08a:	4a1a      	ldr	r2, [pc, #104]	@ (800a0f4 <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 800a08c:	4293      	cmp	r3, r2
 800a08e:	d11c      	bne.n	800a0ca <HAL_TIMEx_ConfigBreakDeadTime+0x106>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800a090:	68fb      	ldr	r3, [r7, #12]
 800a092:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800a096:	683b      	ldr	r3, [r7, #0]
 800a098:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a09a:	051b      	lsls	r3, r3, #20
 800a09c:	4313      	orrs	r3, r2
 800a09e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800a0a0:	68fb      	ldr	r3, [r7, #12]
 800a0a2:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800a0a6:	683b      	ldr	r3, [r7, #0]
 800a0a8:	6a1b      	ldr	r3, [r3, #32]
 800a0aa:	4313      	orrs	r3, r2
 800a0ac:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800a0ae:	68fb      	ldr	r3, [r7, #12]
 800a0b0:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800a0b4:	683b      	ldr	r3, [r7, #0]
 800a0b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a0b8:	4313      	orrs	r3, r2
 800a0ba:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800a0bc:	68fb      	ldr	r3, [r7, #12]
 800a0be:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800a0c2:	683b      	ldr	r3, [r7, #0]
 800a0c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a0c6:	4313      	orrs	r3, r2
 800a0c8:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	681b      	ldr	r3, [r3, #0]
 800a0ce:	68fa      	ldr	r2, [r7, #12]
 800a0d0:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	2200      	movs	r2, #0
 800a0d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800a0da:	2300      	movs	r3, #0
}
 800a0dc:	4618      	mov	r0, r3
 800a0de:	3714      	adds	r7, #20
 800a0e0:	46bd      	mov	sp, r7
 800a0e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0e6:	4770      	bx	lr
 800a0e8:	40012c00 	.word	0x40012c00
 800a0ec:	50012c00 	.word	0x50012c00
 800a0f0:	40013400 	.word	0x40013400
 800a0f4:	50013400 	.word	0x50013400

0800a0f8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a0f8:	b480      	push	{r7}
 800a0fa:	b083      	sub	sp, #12
 800a0fc:	af00      	add	r7, sp, #0
 800a0fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a100:	bf00      	nop
 800a102:	370c      	adds	r7, #12
 800a104:	46bd      	mov	sp, r7
 800a106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a10a:	4770      	bx	lr

0800a10c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a10c:	b480      	push	{r7}
 800a10e:	b083      	sub	sp, #12
 800a110:	af00      	add	r7, sp, #0
 800a112:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a114:	bf00      	nop
 800a116:	370c      	adds	r7, #12
 800a118:	46bd      	mov	sp, r7
 800a11a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a11e:	4770      	bx	lr

0800a120 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800a120:	b480      	push	{r7}
 800a122:	b083      	sub	sp, #12
 800a124:	af00      	add	r7, sp, #0
 800a126:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800a128:	bf00      	nop
 800a12a:	370c      	adds	r7, #12
 800a12c:	46bd      	mov	sp, r7
 800a12e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a132:	4770      	bx	lr

0800a134 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800a134:	b480      	push	{r7}
 800a136:	b083      	sub	sp, #12
 800a138:	af00      	add	r7, sp, #0
 800a13a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800a13c:	bf00      	nop
 800a13e:	370c      	adds	r7, #12
 800a140:	46bd      	mov	sp, r7
 800a142:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a146:	4770      	bx	lr

0800a148 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800a148:	b480      	push	{r7}
 800a14a:	b083      	sub	sp, #12
 800a14c:	af00      	add	r7, sp, #0
 800a14e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800a150:	bf00      	nop
 800a152:	370c      	adds	r7, #12
 800a154:	46bd      	mov	sp, r7
 800a156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a15a:	4770      	bx	lr

0800a15c <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800a15c:	b480      	push	{r7}
 800a15e:	b083      	sub	sp, #12
 800a160:	af00      	add	r7, sp, #0
 800a162:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800a164:	bf00      	nop
 800a166:	370c      	adds	r7, #12
 800a168:	46bd      	mov	sp, r7
 800a16a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a16e:	4770      	bx	lr

0800a170 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800a170:	b480      	push	{r7}
 800a172:	b083      	sub	sp, #12
 800a174:	af00      	add	r7, sp, #0
 800a176:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800a178:	bf00      	nop
 800a17a:	370c      	adds	r7, #12
 800a17c:	46bd      	mov	sp, r7
 800a17e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a182:	4770      	bx	lr

0800a184 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a184:	b580      	push	{r7, lr}
 800a186:	b082      	sub	sp, #8
 800a188:	af00      	add	r7, sp, #0
 800a18a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	2b00      	cmp	r3, #0
 800a190:	d101      	bne.n	800a196 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a192:	2301      	movs	r3, #1
 800a194:	e042      	b.n	800a21c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a19c:	2b00      	cmp	r3, #0
 800a19e:	d106      	bne.n	800a1ae <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	2200      	movs	r2, #0
 800a1a4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a1a8:	6878      	ldr	r0, [r7, #4]
 800a1aa:	f7f7 ff4f 	bl	800204c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	2224      	movs	r2, #36	@ 0x24
 800a1b2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	681b      	ldr	r3, [r3, #0]
 800a1ba:	681a      	ldr	r2, [r3, #0]
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	681b      	ldr	r3, [r3, #0]
 800a1c0:	f022 0201 	bic.w	r2, r2, #1
 800a1c4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a1ca:	2b00      	cmp	r3, #0
 800a1cc:	d002      	beq.n	800a1d4 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800a1ce:	6878      	ldr	r0, [r7, #4]
 800a1d0:	f000 fdde 	bl	800ad90 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a1d4:	6878      	ldr	r0, [r7, #4]
 800a1d6:	f000 fc2d 	bl	800aa34 <UART_SetConfig>
 800a1da:	4603      	mov	r3, r0
 800a1dc:	2b01      	cmp	r3, #1
 800a1de:	d101      	bne.n	800a1e4 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800a1e0:	2301      	movs	r3, #1
 800a1e2:	e01b      	b.n	800a21c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	681b      	ldr	r3, [r3, #0]
 800a1e8:	685a      	ldr	r2, [r3, #4]
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	681b      	ldr	r3, [r3, #0]
 800a1ee:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800a1f2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	681b      	ldr	r3, [r3, #0]
 800a1f8:	689a      	ldr	r2, [r3, #8]
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	681b      	ldr	r3, [r3, #0]
 800a1fe:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800a202:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	681b      	ldr	r3, [r3, #0]
 800a208:	681a      	ldr	r2, [r3, #0]
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	681b      	ldr	r3, [r3, #0]
 800a20e:	f042 0201 	orr.w	r2, r2, #1
 800a212:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a214:	6878      	ldr	r0, [r7, #4]
 800a216:	f000 fe5d 	bl	800aed4 <UART_CheckIdleState>
 800a21a:	4603      	mov	r3, r0
}
 800a21c:	4618      	mov	r0, r3
 800a21e:	3708      	adds	r7, #8
 800a220:	46bd      	mov	sp, r7
 800a222:	bd80      	pop	{r7, pc}

0800a224 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a224:	b580      	push	{r7, lr}
 800a226:	b08a      	sub	sp, #40	@ 0x28
 800a228:	af02      	add	r7, sp, #8
 800a22a:	60f8      	str	r0, [r7, #12]
 800a22c:	60b9      	str	r1, [r7, #8]
 800a22e:	603b      	str	r3, [r7, #0]
 800a230:	4613      	mov	r3, r2
 800a232:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a234:	68fb      	ldr	r3, [r7, #12]
 800a236:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a23a:	2b20      	cmp	r3, #32
 800a23c:	f040 808b 	bne.w	800a356 <HAL_UART_Transmit+0x132>
  {
    if ((pData == NULL) || (Size == 0U))
 800a240:	68bb      	ldr	r3, [r7, #8]
 800a242:	2b00      	cmp	r3, #0
 800a244:	d002      	beq.n	800a24c <HAL_UART_Transmit+0x28>
 800a246:	88fb      	ldrh	r3, [r7, #6]
 800a248:	2b00      	cmp	r3, #0
 800a24a:	d101      	bne.n	800a250 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800a24c:	2301      	movs	r3, #1
 800a24e:	e083      	b.n	800a358 <HAL_UART_Transmit+0x134>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Tx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800a250:	68fb      	ldr	r3, [r7, #12]
 800a252:	681b      	ldr	r3, [r3, #0]
 800a254:	689b      	ldr	r3, [r3, #8]
 800a256:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a25a:	2b80      	cmp	r3, #128	@ 0x80
 800a25c:	d107      	bne.n	800a26e <HAL_UART_Transmit+0x4a>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800a25e:	68fb      	ldr	r3, [r7, #12]
 800a260:	681b      	ldr	r3, [r3, #0]
 800a262:	689a      	ldr	r2, [r3, #8]
 800a264:	68fb      	ldr	r3, [r7, #12]
 800a266:	681b      	ldr	r3, [r3, #0]
 800a268:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800a26c:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a26e:	68fb      	ldr	r3, [r7, #12]
 800a270:	2200      	movs	r2, #0
 800a272:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a276:	68fb      	ldr	r3, [r7, #12]
 800a278:	2221      	movs	r2, #33	@ 0x21
 800a27a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800a27e:	f7f8 f879 	bl	8002374 <HAL_GetTick>
 800a282:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800a284:	68fb      	ldr	r3, [r7, #12]
 800a286:	88fa      	ldrh	r2, [r7, #6]
 800a288:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800a28c:	68fb      	ldr	r3, [r7, #12]
 800a28e:	88fa      	ldrh	r2, [r7, #6]
 800a290:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a294:	68fb      	ldr	r3, [r7, #12]
 800a296:	689b      	ldr	r3, [r3, #8]
 800a298:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a29c:	d108      	bne.n	800a2b0 <HAL_UART_Transmit+0x8c>
 800a29e:	68fb      	ldr	r3, [r7, #12]
 800a2a0:	691b      	ldr	r3, [r3, #16]
 800a2a2:	2b00      	cmp	r3, #0
 800a2a4:	d104      	bne.n	800a2b0 <HAL_UART_Transmit+0x8c>
    {
      pdata8bits  = NULL;
 800a2a6:	2300      	movs	r3, #0
 800a2a8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800a2aa:	68bb      	ldr	r3, [r7, #8]
 800a2ac:	61bb      	str	r3, [r7, #24]
 800a2ae:	e003      	b.n	800a2b8 <HAL_UART_Transmit+0x94>
    }
    else
    {
      pdata8bits  = pData;
 800a2b0:	68bb      	ldr	r3, [r7, #8]
 800a2b2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a2b4:	2300      	movs	r3, #0
 800a2b6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800a2b8:	e030      	b.n	800a31c <HAL_UART_Transmit+0xf8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a2ba:	683b      	ldr	r3, [r7, #0]
 800a2bc:	9300      	str	r3, [sp, #0]
 800a2be:	697b      	ldr	r3, [r7, #20]
 800a2c0:	2200      	movs	r2, #0
 800a2c2:	2180      	movs	r1, #128	@ 0x80
 800a2c4:	68f8      	ldr	r0, [r7, #12]
 800a2c6:	f000 feaf 	bl	800b028 <UART_WaitOnFlagUntilTimeout>
 800a2ca:	4603      	mov	r3, r0
 800a2cc:	2b00      	cmp	r3, #0
 800a2ce:	d005      	beq.n	800a2dc <HAL_UART_Transmit+0xb8>
      {

        huart->gState = HAL_UART_STATE_READY;
 800a2d0:	68fb      	ldr	r3, [r7, #12]
 800a2d2:	2220      	movs	r2, #32
 800a2d4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800a2d8:	2303      	movs	r3, #3
 800a2da:	e03d      	b.n	800a358 <HAL_UART_Transmit+0x134>
      }
      if (pdata8bits == NULL)
 800a2dc:	69fb      	ldr	r3, [r7, #28]
 800a2de:	2b00      	cmp	r3, #0
 800a2e0:	d10b      	bne.n	800a2fa <HAL_UART_Transmit+0xd6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800a2e2:	69bb      	ldr	r3, [r7, #24]
 800a2e4:	881b      	ldrh	r3, [r3, #0]
 800a2e6:	461a      	mov	r2, r3
 800a2e8:	68fb      	ldr	r3, [r7, #12]
 800a2ea:	681b      	ldr	r3, [r3, #0]
 800a2ec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a2f0:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800a2f2:	69bb      	ldr	r3, [r7, #24]
 800a2f4:	3302      	adds	r3, #2
 800a2f6:	61bb      	str	r3, [r7, #24]
 800a2f8:	e007      	b.n	800a30a <HAL_UART_Transmit+0xe6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800a2fa:	69fb      	ldr	r3, [r7, #28]
 800a2fc:	781a      	ldrb	r2, [r3, #0]
 800a2fe:	68fb      	ldr	r3, [r7, #12]
 800a300:	681b      	ldr	r3, [r3, #0]
 800a302:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800a304:	69fb      	ldr	r3, [r7, #28]
 800a306:	3301      	adds	r3, #1
 800a308:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800a30a:	68fb      	ldr	r3, [r7, #12]
 800a30c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a310:	b29b      	uxth	r3, r3
 800a312:	3b01      	subs	r3, #1
 800a314:	b29a      	uxth	r2, r3
 800a316:	68fb      	ldr	r3, [r7, #12]
 800a318:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800a31c:	68fb      	ldr	r3, [r7, #12]
 800a31e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a322:	b29b      	uxth	r3, r3
 800a324:	2b00      	cmp	r3, #0
 800a326:	d1c8      	bne.n	800a2ba <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a328:	683b      	ldr	r3, [r7, #0]
 800a32a:	9300      	str	r3, [sp, #0]
 800a32c:	697b      	ldr	r3, [r7, #20]
 800a32e:	2200      	movs	r2, #0
 800a330:	2140      	movs	r1, #64	@ 0x40
 800a332:	68f8      	ldr	r0, [r7, #12]
 800a334:	f000 fe78 	bl	800b028 <UART_WaitOnFlagUntilTimeout>
 800a338:	4603      	mov	r3, r0
 800a33a:	2b00      	cmp	r3, #0
 800a33c:	d005      	beq.n	800a34a <HAL_UART_Transmit+0x126>
    {
      huart->gState = HAL_UART_STATE_READY;
 800a33e:	68fb      	ldr	r3, [r7, #12]
 800a340:	2220      	movs	r2, #32
 800a342:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800a346:	2303      	movs	r3, #3
 800a348:	e006      	b.n	800a358 <HAL_UART_Transmit+0x134>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a34a:	68fb      	ldr	r3, [r7, #12]
 800a34c:	2220      	movs	r2, #32
 800a34e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800a352:	2300      	movs	r3, #0
 800a354:	e000      	b.n	800a358 <HAL_UART_Transmit+0x134>
  }
  else
  {
    return HAL_BUSY;
 800a356:	2302      	movs	r3, #2
  }
}
 800a358:	4618      	mov	r0, r3
 800a35a:	3720      	adds	r7, #32
 800a35c:	46bd      	mov	sp, r7
 800a35e:	bd80      	pop	{r7, pc}

0800a360 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a360:	b580      	push	{r7, lr}
 800a362:	b08a      	sub	sp, #40	@ 0x28
 800a364:	af00      	add	r7, sp, #0
 800a366:	60f8      	str	r0, [r7, #12]
 800a368:	60b9      	str	r1, [r7, #8]
 800a36a:	4613      	mov	r3, r2
 800a36c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800a36e:	68fb      	ldr	r3, [r7, #12]
 800a370:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a374:	2b20      	cmp	r3, #32
 800a376:	d13c      	bne.n	800a3f2 <HAL_UART_Receive_DMA+0x92>
  {
    if ((pData == NULL) || (Size == 0U))
 800a378:	68bb      	ldr	r3, [r7, #8]
 800a37a:	2b00      	cmp	r3, #0
 800a37c:	d002      	beq.n	800a384 <HAL_UART_Receive_DMA+0x24>
 800a37e:	88fb      	ldrh	r3, [r7, #6]
 800a380:	2b00      	cmp	r3, #0
 800a382:	d101      	bne.n	800a388 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 800a384:	2301      	movs	r3, #1
 800a386:	e035      	b.n	800a3f4 <HAL_UART_Receive_DMA+0x94>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a388:	68fb      	ldr	r3, [r7, #12]
 800a38a:	2200      	movs	r2, #0
 800a38c:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a38e:	68fb      	ldr	r3, [r7, #12]
 800a390:	681b      	ldr	r3, [r3, #0]
 800a392:	4a1a      	ldr	r2, [pc, #104]	@ (800a3fc <HAL_UART_Receive_DMA+0x9c>)
 800a394:	4293      	cmp	r3, r2
 800a396:	d024      	beq.n	800a3e2 <HAL_UART_Receive_DMA+0x82>
 800a398:	68fb      	ldr	r3, [r7, #12]
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	4a18      	ldr	r2, [pc, #96]	@ (800a400 <HAL_UART_Receive_DMA+0xa0>)
 800a39e:	4293      	cmp	r3, r2
 800a3a0:	d01f      	beq.n	800a3e2 <HAL_UART_Receive_DMA+0x82>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a3a2:	68fb      	ldr	r3, [r7, #12]
 800a3a4:	681b      	ldr	r3, [r3, #0]
 800a3a6:	685b      	ldr	r3, [r3, #4]
 800a3a8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a3ac:	2b00      	cmp	r3, #0
 800a3ae:	d018      	beq.n	800a3e2 <HAL_UART_Receive_DMA+0x82>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a3b0:	68fb      	ldr	r3, [r7, #12]
 800a3b2:	681b      	ldr	r3, [r3, #0]
 800a3b4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3b6:	697b      	ldr	r3, [r7, #20]
 800a3b8:	e853 3f00 	ldrex	r3, [r3]
 800a3bc:	613b      	str	r3, [r7, #16]
   return(result);
 800a3be:	693b      	ldr	r3, [r7, #16]
 800a3c0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800a3c4:	627b      	str	r3, [r7, #36]	@ 0x24
 800a3c6:	68fb      	ldr	r3, [r7, #12]
 800a3c8:	681b      	ldr	r3, [r3, #0]
 800a3ca:	461a      	mov	r2, r3
 800a3cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3ce:	623b      	str	r3, [r7, #32]
 800a3d0:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3d2:	69f9      	ldr	r1, [r7, #28]
 800a3d4:	6a3a      	ldr	r2, [r7, #32]
 800a3d6:	e841 2300 	strex	r3, r2, [r1]
 800a3da:	61bb      	str	r3, [r7, #24]
   return(result);
 800a3dc:	69bb      	ldr	r3, [r7, #24]
 800a3de:	2b00      	cmp	r3, #0
 800a3e0:	d1e6      	bne.n	800a3b0 <HAL_UART_Receive_DMA+0x50>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800a3e2:	88fb      	ldrh	r3, [r7, #6]
 800a3e4:	461a      	mov	r2, r3
 800a3e6:	68b9      	ldr	r1, [r7, #8]
 800a3e8:	68f8      	ldr	r0, [r7, #12]
 800a3ea:	f000 fe8b 	bl	800b104 <UART_Start_Receive_DMA>
 800a3ee:	4603      	mov	r3, r0
 800a3f0:	e000      	b.n	800a3f4 <HAL_UART_Receive_DMA+0x94>
  }
  else
  {
    return HAL_BUSY;
 800a3f2:	2302      	movs	r3, #2
  }
}
 800a3f4:	4618      	mov	r0, r3
 800a3f6:	3728      	adds	r7, #40	@ 0x28
 800a3f8:	46bd      	mov	sp, r7
 800a3fa:	bd80      	pop	{r7, pc}
 800a3fc:	44002400 	.word	0x44002400
 800a400:	54002400 	.word	0x54002400

0800a404 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a404:	b580      	push	{r7, lr}
 800a406:	b0ae      	sub	sp, #184	@ 0xb8
 800a408:	af00      	add	r7, sp, #0
 800a40a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	681b      	ldr	r3, [r3, #0]
 800a410:	69db      	ldr	r3, [r3, #28]
 800a412:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	681b      	ldr	r3, [r3, #0]
 800a41a:	681b      	ldr	r3, [r3, #0]
 800a41c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	681b      	ldr	r3, [r3, #0]
 800a424:	689b      	ldr	r3, [r3, #8]
 800a426:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800a42a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800a42e:	f640 030f 	movw	r3, #2063	@ 0x80f
 800a432:	4013      	ands	r3, r2
 800a434:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (errorflags == 0U)
 800a438:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800a43c:	2b00      	cmp	r3, #0
 800a43e:	d11b      	bne.n	800a478 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800a440:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a444:	f003 0320 	and.w	r3, r3, #32
 800a448:	2b00      	cmp	r3, #0
 800a44a:	d015      	beq.n	800a478 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800a44c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800a450:	f003 0320 	and.w	r3, r3, #32
 800a454:	2b00      	cmp	r3, #0
 800a456:	d105      	bne.n	800a464 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800a458:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a45c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a460:	2b00      	cmp	r3, #0
 800a462:	d009      	beq.n	800a478 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a468:	2b00      	cmp	r3, #0
 800a46a:	f000 82ac 	beq.w	800a9c6 <HAL_UART_IRQHandler+0x5c2>
      {
        huart->RxISR(huart);
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a472:	6878      	ldr	r0, [r7, #4]
 800a474:	4798      	blx	r3
      }
      return;
 800a476:	e2a6      	b.n	800a9c6 <HAL_UART_IRQHandler+0x5c2>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800a478:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800a47c:	2b00      	cmp	r3, #0
 800a47e:	f000 80fd 	beq.w	800a67c <HAL_UART_IRQHandler+0x278>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800a482:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800a486:	4b7a      	ldr	r3, [pc, #488]	@ (800a670 <HAL_UART_IRQHandler+0x26c>)
 800a488:	4013      	ands	r3, r2
 800a48a:	2b00      	cmp	r3, #0
 800a48c:	d106      	bne.n	800a49c <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800a48e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800a492:	4b78      	ldr	r3, [pc, #480]	@ (800a674 <HAL_UART_IRQHandler+0x270>)
 800a494:	4013      	ands	r3, r2
 800a496:	2b00      	cmp	r3, #0
 800a498:	f000 80f0 	beq.w	800a67c <HAL_UART_IRQHandler+0x278>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a49c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a4a0:	f003 0301 	and.w	r3, r3, #1
 800a4a4:	2b00      	cmp	r3, #0
 800a4a6:	d011      	beq.n	800a4cc <HAL_UART_IRQHandler+0xc8>
 800a4a8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800a4ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a4b0:	2b00      	cmp	r3, #0
 800a4b2:	d00b      	beq.n	800a4cc <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	681b      	ldr	r3, [r3, #0]
 800a4b8:	2201      	movs	r2, #1
 800a4ba:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a4c2:	f043 0201 	orr.w	r2, r3, #1
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a4cc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a4d0:	f003 0302 	and.w	r3, r3, #2
 800a4d4:	2b00      	cmp	r3, #0
 800a4d6:	d011      	beq.n	800a4fc <HAL_UART_IRQHandler+0xf8>
 800a4d8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a4dc:	f003 0301 	and.w	r3, r3, #1
 800a4e0:	2b00      	cmp	r3, #0
 800a4e2:	d00b      	beq.n	800a4fc <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	681b      	ldr	r3, [r3, #0]
 800a4e8:	2202      	movs	r2, #2
 800a4ea:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a4f2:	f043 0204 	orr.w	r2, r3, #4
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a4fc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a500:	f003 0304 	and.w	r3, r3, #4
 800a504:	2b00      	cmp	r3, #0
 800a506:	d011      	beq.n	800a52c <HAL_UART_IRQHandler+0x128>
 800a508:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a50c:	f003 0301 	and.w	r3, r3, #1
 800a510:	2b00      	cmp	r3, #0
 800a512:	d00b      	beq.n	800a52c <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	681b      	ldr	r3, [r3, #0]
 800a518:	2204      	movs	r2, #4
 800a51a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a522:	f043 0202 	orr.w	r2, r3, #2
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800a52c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a530:	f003 0308 	and.w	r3, r3, #8
 800a534:	2b00      	cmp	r3, #0
 800a536:	d017      	beq.n	800a568 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800a538:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800a53c:	f003 0320 	and.w	r3, r3, #32
 800a540:	2b00      	cmp	r3, #0
 800a542:	d105      	bne.n	800a550 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800a544:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800a548:	4b49      	ldr	r3, [pc, #292]	@ (800a670 <HAL_UART_IRQHandler+0x26c>)
 800a54a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800a54c:	2b00      	cmp	r3, #0
 800a54e:	d00b      	beq.n	800a568 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	681b      	ldr	r3, [r3, #0]
 800a554:	2208      	movs	r2, #8
 800a556:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a55e:	f043 0208 	orr.w	r2, r3, #8
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800a568:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a56c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a570:	2b00      	cmp	r3, #0
 800a572:	d012      	beq.n	800a59a <HAL_UART_IRQHandler+0x196>
 800a574:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800a578:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800a57c:	2b00      	cmp	r3, #0
 800a57e:	d00c      	beq.n	800a59a <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	681b      	ldr	r3, [r3, #0]
 800a584:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a588:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a590:	f043 0220 	orr.w	r2, r3, #32
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a5a0:	2b00      	cmp	r3, #0
 800a5a2:	f000 8212 	beq.w	800a9ca <HAL_UART_IRQHandler+0x5c6>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800a5a6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a5aa:	f003 0320 	and.w	r3, r3, #32
 800a5ae:	2b00      	cmp	r3, #0
 800a5b0:	d013      	beq.n	800a5da <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800a5b2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800a5b6:	f003 0320 	and.w	r3, r3, #32
 800a5ba:	2b00      	cmp	r3, #0
 800a5bc:	d105      	bne.n	800a5ca <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800a5be:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a5c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a5c6:	2b00      	cmp	r3, #0
 800a5c8:	d007      	beq.n	800a5da <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a5ce:	2b00      	cmp	r3, #0
 800a5d0:	d003      	beq.n	800a5da <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a5d6:	6878      	ldr	r0, [r7, #4]
 800a5d8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a5e0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	681b      	ldr	r3, [r3, #0]
 800a5e8:	689b      	ldr	r3, [r3, #8]
 800a5ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a5ee:	2b40      	cmp	r3, #64	@ 0x40
 800a5f0:	d005      	beq.n	800a5fe <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800a5f2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800a5f6:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a5fa:	2b00      	cmp	r3, #0
 800a5fc:	d02e      	beq.n	800a65c <HAL_UART_IRQHandler+0x258>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a5fe:	6878      	ldr	r0, [r7, #4]
 800a600:	f000 feb9 	bl	800b376 <UART_EndRxTransfer>

#if defined(HAL_DMA_MODULE_ENABLED)
        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	681b      	ldr	r3, [r3, #0]
 800a608:	689b      	ldr	r3, [r3, #8]
 800a60a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a60e:	2b40      	cmp	r3, #64	@ 0x40
 800a610:	d120      	bne.n	800a654 <HAL_UART_IRQHandler+0x250>
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a618:	2b00      	cmp	r3, #0
 800a61a:	d017      	beq.n	800a64c <HAL_UART_IRQHandler+0x248>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a622:	4a15      	ldr	r2, [pc, #84]	@ (800a678 <HAL_UART_IRQHandler+0x274>)
 800a624:	66da      	str	r2, [r3, #108]	@ 0x6c

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a62c:	4618      	mov	r0, r3
 800a62e:	f7f8 fa69 	bl	8002b04 <HAL_DMA_Abort_IT>
 800a632:	4603      	mov	r3, r0
 800a634:	2b00      	cmp	r3, #0
 800a636:	d019      	beq.n	800a66c <HAL_UART_IRQHandler+0x268>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a63e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a640:	687a      	ldr	r2, [r7, #4]
 800a642:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800a646:	4610      	mov	r0, r2
 800a648:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a64a:	e00f      	b.n	800a66c <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800a64c:	6878      	ldr	r0, [r7, #4]
 800a64e:	f000 f9db 	bl	800aa08 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a652:	e00b      	b.n	800a66c <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a654:	6878      	ldr	r0, [r7, #4]
 800a656:	f000 f9d7 	bl	800aa08 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a65a:	e007      	b.n	800a66c <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800a65c:	6878      	ldr	r0, [r7, #4]
 800a65e:	f000 f9d3 	bl	800aa08 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	2200      	movs	r2, #0
 800a666:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800a66a:	e1ae      	b.n	800a9ca <HAL_UART_IRQHandler+0x5c6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a66c:	bf00      	nop
    return;
 800a66e:	e1ac      	b.n	800a9ca <HAL_UART_IRQHandler+0x5c6>
 800a670:	10000001 	.word	0x10000001
 800a674:	04000120 	.word	0x04000120
 800a678:	0800b5f3 	.word	0x0800b5f3

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a680:	2b01      	cmp	r3, #1
 800a682:	f040 8142 	bne.w	800a90a <HAL_UART_IRQHandler+0x506>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800a686:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a68a:	f003 0310 	and.w	r3, r3, #16
 800a68e:	2b00      	cmp	r3, #0
 800a690:	f000 813b 	beq.w	800a90a <HAL_UART_IRQHandler+0x506>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800a694:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800a698:	f003 0310 	and.w	r3, r3, #16
 800a69c:	2b00      	cmp	r3, #0
 800a69e:	f000 8134 	beq.w	800a90a <HAL_UART_IRQHandler+0x506>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	681b      	ldr	r3, [r3, #0]
 800a6a6:	2210      	movs	r2, #16
 800a6a8:	621a      	str	r2, [r3, #32]

#if defined(HAL_DMA_MODULE_ENABLED)
    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	681b      	ldr	r3, [r3, #0]
 800a6ae:	689b      	ldr	r3, [r3, #8]
 800a6b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a6b4:	2b40      	cmp	r3, #64	@ 0x40
 800a6b6:	f040 80aa 	bne.w	800a80e <HAL_UART_IRQHandler+0x40a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a6c0:	681b      	ldr	r3, [r3, #0]
 800a6c2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a6c4:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
      if ((nb_remaining_rx_data > 0U)
 800a6c8:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800a6cc:	2b00      	cmp	r3, #0
 800a6ce:	f000 8084 	beq.w	800a7da <HAL_UART_IRQHandler+0x3d6>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a6d8:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 800a6dc:	429a      	cmp	r2, r3
 800a6de:	d27c      	bcs.n	800a7da <HAL_UART_IRQHandler+0x3d6>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 800a6e6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Mode != DMA_LINKEDLIST_CIRCULAR)
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a6f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a6f2:	2b81      	cmp	r3, #129	@ 0x81
 800a6f4:	d060      	beq.n	800a7b8 <HAL_UART_IRQHandler+0x3b4>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	681b      	ldr	r3, [r3, #0]
 800a6fa:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a6fc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a6fe:	e853 3f00 	ldrex	r3, [r3]
 800a702:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800a704:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a706:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a70a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	681b      	ldr	r3, [r3, #0]
 800a712:	461a      	mov	r2, r3
 800a714:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a718:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a71c:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a71e:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800a720:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800a724:	e841 2300 	strex	r3, r2, [r1]
 800a728:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800a72a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a72c:	2b00      	cmp	r3, #0
 800a72e:	d1e2      	bne.n	800a6f6 <HAL_UART_IRQHandler+0x2f2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	681b      	ldr	r3, [r3, #0]
 800a734:	3308      	adds	r3, #8
 800a736:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a738:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a73a:	e853 3f00 	ldrex	r3, [r3]
 800a73e:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800a740:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a742:	f023 0301 	bic.w	r3, r3, #1
 800a746:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	681b      	ldr	r3, [r3, #0]
 800a74e:	3308      	adds	r3, #8
 800a750:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800a754:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800a756:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a758:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800a75a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800a75c:	e841 2300 	strex	r3, r2, [r1]
 800a760:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800a762:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a764:	2b00      	cmp	r3, #0
 800a766:	d1e3      	bne.n	800a730 <HAL_UART_IRQHandler+0x32c>
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	2220      	movs	r2, #32
 800a76c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	2200      	movs	r2, #0
 800a774:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	681b      	ldr	r3, [r3, #0]
 800a77a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a77c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a77e:	e853 3f00 	ldrex	r3, [r3]
 800a782:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800a784:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a786:	f023 0310 	bic.w	r3, r3, #16
 800a78a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	681b      	ldr	r3, [r3, #0]
 800a792:	461a      	mov	r2, r3
 800a794:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a798:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a79a:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a79c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a79e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a7a0:	e841 2300 	strex	r3, r2, [r1]
 800a7a4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800a7a6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a7a8:	2b00      	cmp	r3, #0
 800a7aa:	d1e4      	bne.n	800a776 <HAL_UART_IRQHandler+0x372>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a7b2:	4618      	mov	r0, r3
 800a7b4:	f7f8 f92a 	bl	8002a0c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	2202      	movs	r2, #2
 800a7bc:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a7ca:	b29b      	uxth	r3, r3
 800a7cc:	1ad3      	subs	r3, r2, r3
 800a7ce:	b29b      	uxth	r3, r3
 800a7d0:	4619      	mov	r1, r3
 800a7d2:	6878      	ldr	r0, [r7, #4]
 800a7d4:	f000 f922 	bl	800aa1c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800a7d8:	e0f9      	b.n	800a9ce <HAL_UART_IRQHandler+0x5ca>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a7e0:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 800a7e4:	429a      	cmp	r2, r3
 800a7e6:	f040 80f2 	bne.w	800a9ce <HAL_UART_IRQHandler+0x5ca>
          if (huart->hdmarx->Mode == DMA_LINKEDLIST_CIRCULAR)
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a7f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a7f2:	2b81      	cmp	r3, #129	@ 0x81
 800a7f4:	f040 80eb 	bne.w	800a9ce <HAL_UART_IRQHandler+0x5ca>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	2202      	movs	r2, #2
 800a7fc:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a804:	4619      	mov	r1, r3
 800a806:	6878      	ldr	r0, [r7, #4]
 800a808:	f000 f908 	bl	800aa1c <HAL_UARTEx_RxEventCallback>
      return;
 800a80c:	e0df      	b.n	800a9ce <HAL_UART_IRQHandler+0x5ca>
    {
#endif /* HAL_DMA_MODULE_ENABLED */
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a81a:	b29b      	uxth	r3, r3
 800a81c:	1ad3      	subs	r3, r2, r3
 800a81e:	f8a7 30a2 	strh.w	r3, [r7, #162]	@ 0xa2
      if ((huart->RxXferCount > 0U)
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a828:	b29b      	uxth	r3, r3
 800a82a:	2b00      	cmp	r3, #0
 800a82c:	f000 80d1 	beq.w	800a9d2 <HAL_UART_IRQHandler+0x5ce>
          && (nb_rx_data > 0U))
 800a830:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
 800a834:	2b00      	cmp	r3, #0
 800a836:	f000 80cc 	beq.w	800a9d2 <HAL_UART_IRQHandler+0x5ce>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a83a:	687b      	ldr	r3, [r7, #4]
 800a83c:	681b      	ldr	r3, [r3, #0]
 800a83e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a840:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a842:	e853 3f00 	ldrex	r3, [r3]
 800a846:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a848:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a84a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a84e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	681b      	ldr	r3, [r3, #0]
 800a856:	461a      	mov	r2, r3
 800a858:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800a85c:	647b      	str	r3, [r7, #68]	@ 0x44
 800a85e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a860:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a862:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a864:	e841 2300 	strex	r3, r2, [r1]
 800a868:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a86a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a86c:	2b00      	cmp	r3, #0
 800a86e:	d1e4      	bne.n	800a83a <HAL_UART_IRQHandler+0x436>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	681b      	ldr	r3, [r3, #0]
 800a874:	3308      	adds	r3, #8
 800a876:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a878:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a87a:	e853 3f00 	ldrex	r3, [r3]
 800a87e:	623b      	str	r3, [r7, #32]
   return(result);
 800a880:	6a3b      	ldr	r3, [r7, #32]
 800a882:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a886:	f023 0301 	bic.w	r3, r3, #1
 800a88a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	681b      	ldr	r3, [r3, #0]
 800a892:	3308      	adds	r3, #8
 800a894:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800a898:	633a      	str	r2, [r7, #48]	@ 0x30
 800a89a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a89c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a89e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a8a0:	e841 2300 	strex	r3, r2, [r1]
 800a8a4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a8a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a8a8:	2b00      	cmp	r3, #0
 800a8aa:	d1e1      	bne.n	800a870 <HAL_UART_IRQHandler+0x46c>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	2220      	movs	r2, #32
 800a8b0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	2200      	movs	r2, #0
 800a8b8:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	2200      	movs	r2, #0
 800a8be:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	681b      	ldr	r3, [r3, #0]
 800a8c4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a8c6:	693b      	ldr	r3, [r7, #16]
 800a8c8:	e853 3f00 	ldrex	r3, [r3]
 800a8cc:	60fb      	str	r3, [r7, #12]
   return(result);
 800a8ce:	68fb      	ldr	r3, [r7, #12]
 800a8d0:	f023 0310 	bic.w	r3, r3, #16
 800a8d4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a8d8:	687b      	ldr	r3, [r7, #4]
 800a8da:	681b      	ldr	r3, [r3, #0]
 800a8dc:	461a      	mov	r2, r3
 800a8de:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800a8e2:	61fb      	str	r3, [r7, #28]
 800a8e4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a8e6:	69b9      	ldr	r1, [r7, #24]
 800a8e8:	69fa      	ldr	r2, [r7, #28]
 800a8ea:	e841 2300 	strex	r3, r2, [r1]
 800a8ee:	617b      	str	r3, [r7, #20]
   return(result);
 800a8f0:	697b      	ldr	r3, [r7, #20]
 800a8f2:	2b00      	cmp	r3, #0
 800a8f4:	d1e4      	bne.n	800a8c0 <HAL_UART_IRQHandler+0x4bc>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	2202      	movs	r2, #2
 800a8fa:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800a8fc:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
 800a900:	4619      	mov	r1, r3
 800a902:	6878      	ldr	r0, [r7, #4]
 800a904:	f000 f88a 	bl	800aa1c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800a908:	e063      	b.n	800a9d2 <HAL_UART_IRQHandler+0x5ce>
    }
#endif /* HAL_DMA_MODULE_ENABLED */
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800a90a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a90e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a912:	2b00      	cmp	r3, #0
 800a914:	d00e      	beq.n	800a934 <HAL_UART_IRQHandler+0x530>
 800a916:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a91a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a91e:	2b00      	cmp	r3, #0
 800a920:	d008      	beq.n	800a934 <HAL_UART_IRQHandler+0x530>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	681b      	ldr	r3, [r3, #0]
 800a926:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800a92a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800a92c:	6878      	ldr	r0, [r7, #4]
 800a92e:	f000 fe9d 	bl	800b66c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a932:	e051      	b.n	800a9d8 <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800a934:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a938:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a93c:	2b00      	cmp	r3, #0
 800a93e:	d014      	beq.n	800a96a <HAL_UART_IRQHandler+0x566>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800a940:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800a944:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a948:	2b00      	cmp	r3, #0
 800a94a:	d105      	bne.n	800a958 <HAL_UART_IRQHandler+0x554>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800a94c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a950:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a954:	2b00      	cmp	r3, #0
 800a956:	d008      	beq.n	800a96a <HAL_UART_IRQHandler+0x566>
  {
    if (huart->TxISR != NULL)
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a95c:	2b00      	cmp	r3, #0
 800a95e:	d03a      	beq.n	800a9d6 <HAL_UART_IRQHandler+0x5d2>
    {
      huart->TxISR(huart);
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a964:	6878      	ldr	r0, [r7, #4]
 800a966:	4798      	blx	r3
    }
    return;
 800a968:	e035      	b.n	800a9d6 <HAL_UART_IRQHandler+0x5d2>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800a96a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a96e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a972:	2b00      	cmp	r3, #0
 800a974:	d009      	beq.n	800a98a <HAL_UART_IRQHandler+0x586>
 800a976:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800a97a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a97e:	2b00      	cmp	r3, #0
 800a980:	d003      	beq.n	800a98a <HAL_UART_IRQHandler+0x586>
  {
    UART_EndTransmit_IT(huart);
 800a982:	6878      	ldr	r0, [r7, #4]
 800a984:	f000 fe47 	bl	800b616 <UART_EndTransmit_IT>
    return;
 800a988:	e026      	b.n	800a9d8 <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800a98a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a98e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a992:	2b00      	cmp	r3, #0
 800a994:	d009      	beq.n	800a9aa <HAL_UART_IRQHandler+0x5a6>
 800a996:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800a99a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800a99e:	2b00      	cmp	r3, #0
 800a9a0:	d003      	beq.n	800a9aa <HAL_UART_IRQHandler+0x5a6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800a9a2:	6878      	ldr	r0, [r7, #4]
 800a9a4:	f000 fe76 	bl	800b694 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a9a8:	e016      	b.n	800a9d8 <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800a9aa:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a9ae:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800a9b2:	2b00      	cmp	r3, #0
 800a9b4:	d010      	beq.n	800a9d8 <HAL_UART_IRQHandler+0x5d4>
 800a9b6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800a9ba:	2b00      	cmp	r3, #0
 800a9bc:	da0c      	bge.n	800a9d8 <HAL_UART_IRQHandler+0x5d4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800a9be:	6878      	ldr	r0, [r7, #4]
 800a9c0:	f000 fe5e 	bl	800b680 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a9c4:	e008      	b.n	800a9d8 <HAL_UART_IRQHandler+0x5d4>
      return;
 800a9c6:	bf00      	nop
 800a9c8:	e006      	b.n	800a9d8 <HAL_UART_IRQHandler+0x5d4>
    return;
 800a9ca:	bf00      	nop
 800a9cc:	e004      	b.n	800a9d8 <HAL_UART_IRQHandler+0x5d4>
      return;
 800a9ce:	bf00      	nop
 800a9d0:	e002      	b.n	800a9d8 <HAL_UART_IRQHandler+0x5d4>
      return;
 800a9d2:	bf00      	nop
 800a9d4:	e000      	b.n	800a9d8 <HAL_UART_IRQHandler+0x5d4>
    return;
 800a9d6:	bf00      	nop
  }
}
 800a9d8:	37b8      	adds	r7, #184	@ 0xb8
 800a9da:	46bd      	mov	sp, r7
 800a9dc:	bd80      	pop	{r7, pc}
 800a9de:	bf00      	nop

0800a9e0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a9e0:	b480      	push	{r7}
 800a9e2:	b083      	sub	sp, #12
 800a9e4:	af00      	add	r7, sp, #0
 800a9e6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800a9e8:	bf00      	nop
 800a9ea:	370c      	adds	r7, #12
 800a9ec:	46bd      	mov	sp, r7
 800a9ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9f2:	4770      	bx	lr

0800a9f4 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800a9f4:	b480      	push	{r7}
 800a9f6:	b083      	sub	sp, #12
 800a9f8:	af00      	add	r7, sp, #0
 800a9fa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800a9fc:	bf00      	nop
 800a9fe:	370c      	adds	r7, #12
 800aa00:	46bd      	mov	sp, r7
 800aa02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa06:	4770      	bx	lr

0800aa08 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800aa08:	b480      	push	{r7}
 800aa0a:	b083      	sub	sp, #12
 800aa0c:	af00      	add	r7, sp, #0
 800aa0e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800aa10:	bf00      	nop
 800aa12:	370c      	adds	r7, #12
 800aa14:	46bd      	mov	sp, r7
 800aa16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa1a:	4770      	bx	lr

0800aa1c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800aa1c:	b480      	push	{r7}
 800aa1e:	b083      	sub	sp, #12
 800aa20:	af00      	add	r7, sp, #0
 800aa22:	6078      	str	r0, [r7, #4]
 800aa24:	460b      	mov	r3, r1
 800aa26:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800aa28:	bf00      	nop
 800aa2a:	370c      	adds	r7, #12
 800aa2c:	46bd      	mov	sp, r7
 800aa2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa32:	4770      	bx	lr

0800aa34 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800aa34:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800aa38:	b094      	sub	sp, #80	@ 0x50
 800aa3a:	af00      	add	r7, sp, #0
 800aa3c:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800aa3e:	2300      	movs	r3, #0
 800aa40:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 800aa44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa46:	681a      	ldr	r2, [r3, #0]
 800aa48:	4b83      	ldr	r3, [pc, #524]	@ (800ac58 <UART_SetConfig+0x224>)
 800aa4a:	429a      	cmp	r2, r3
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800aa4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa4e:	689a      	ldr	r2, [r3, #8]
 800aa50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa52:	691b      	ldr	r3, [r3, #16]
 800aa54:	431a      	orrs	r2, r3
 800aa56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa58:	695b      	ldr	r3, [r3, #20]
 800aa5a:	431a      	orrs	r2, r3
 800aa5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa5e:	69db      	ldr	r3, [r3, #28]
 800aa60:	4313      	orrs	r3, r2
 800aa62:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800aa64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa66:	681b      	ldr	r3, [r3, #0]
 800aa68:	681b      	ldr	r3, [r3, #0]
 800aa6a:	497c      	ldr	r1, [pc, #496]	@ (800ac5c <UART_SetConfig+0x228>)
 800aa6c:	4019      	ands	r1, r3
 800aa6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa70:	681a      	ldr	r2, [r3, #0]
 800aa72:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800aa74:	430b      	orrs	r3, r1
 800aa76:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800aa78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa7a:	681b      	ldr	r3, [r3, #0]
 800aa7c:	685b      	ldr	r3, [r3, #4]
 800aa7e:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800aa82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa84:	68d9      	ldr	r1, [r3, #12]
 800aa86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa88:	681a      	ldr	r2, [r3, #0]
 800aa8a:	ea40 0301 	orr.w	r3, r0, r1
 800aa8e:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800aa90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa92:	699b      	ldr	r3, [r3, #24]
 800aa94:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800aa96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa98:	681a      	ldr	r2, [r3, #0]
 800aa9a:	4b6f      	ldr	r3, [pc, #444]	@ (800ac58 <UART_SetConfig+0x224>)
 800aa9c:	429a      	cmp	r2, r3
 800aa9e:	d009      	beq.n	800aab4 <UART_SetConfig+0x80>
 800aaa0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aaa2:	681a      	ldr	r2, [r3, #0]
 800aaa4:	4b6e      	ldr	r3, [pc, #440]	@ (800ac60 <UART_SetConfig+0x22c>)
 800aaa6:	429a      	cmp	r2, r3
 800aaa8:	d004      	beq.n	800aab4 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800aaaa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aaac:	6a1a      	ldr	r2, [r3, #32]
 800aaae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800aab0:	4313      	orrs	r3, r2
 800aab2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800aab4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aab6:	681b      	ldr	r3, [r3, #0]
 800aab8:	689b      	ldr	r3, [r3, #8]
 800aaba:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 800aabe:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 800aac2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aac4:	681a      	ldr	r2, [r3, #0]
 800aac6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800aac8:	430b      	orrs	r3, r1
 800aaca:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800aacc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aace:	681b      	ldr	r3, [r3, #0]
 800aad0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aad2:	f023 000f 	bic.w	r0, r3, #15
 800aad6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aad8:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800aada:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aadc:	681a      	ldr	r2, [r3, #0]
 800aade:	ea40 0301 	orr.w	r3, r0, r1
 800aae2:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800aae4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aae6:	681a      	ldr	r2, [r3, #0]
 800aae8:	4b5e      	ldr	r3, [pc, #376]	@ (800ac64 <UART_SetConfig+0x230>)
 800aaea:	429a      	cmp	r2, r3
 800aaec:	d102      	bne.n	800aaf4 <UART_SetConfig+0xc0>
 800aaee:	2301      	movs	r3, #1
 800aaf0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800aaf2:	e032      	b.n	800ab5a <UART_SetConfig+0x126>
 800aaf4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aaf6:	681a      	ldr	r2, [r3, #0]
 800aaf8:	4b5b      	ldr	r3, [pc, #364]	@ (800ac68 <UART_SetConfig+0x234>)
 800aafa:	429a      	cmp	r2, r3
 800aafc:	d102      	bne.n	800ab04 <UART_SetConfig+0xd0>
 800aafe:	2302      	movs	r3, #2
 800ab00:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ab02:	e02a      	b.n	800ab5a <UART_SetConfig+0x126>
 800ab04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab06:	681a      	ldr	r2, [r3, #0]
 800ab08:	4b58      	ldr	r3, [pc, #352]	@ (800ac6c <UART_SetConfig+0x238>)
 800ab0a:	429a      	cmp	r2, r3
 800ab0c:	d102      	bne.n	800ab14 <UART_SetConfig+0xe0>
 800ab0e:	2304      	movs	r3, #4
 800ab10:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ab12:	e022      	b.n	800ab5a <UART_SetConfig+0x126>
 800ab14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab16:	681a      	ldr	r2, [r3, #0]
 800ab18:	4b55      	ldr	r3, [pc, #340]	@ (800ac70 <UART_SetConfig+0x23c>)
 800ab1a:	429a      	cmp	r2, r3
 800ab1c:	d102      	bne.n	800ab24 <UART_SetConfig+0xf0>
 800ab1e:	2308      	movs	r3, #8
 800ab20:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ab22:	e01a      	b.n	800ab5a <UART_SetConfig+0x126>
 800ab24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab26:	681a      	ldr	r2, [r3, #0]
 800ab28:	4b52      	ldr	r3, [pc, #328]	@ (800ac74 <UART_SetConfig+0x240>)
 800ab2a:	429a      	cmp	r2, r3
 800ab2c:	d102      	bne.n	800ab34 <UART_SetConfig+0x100>
 800ab2e:	2310      	movs	r3, #16
 800ab30:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ab32:	e012      	b.n	800ab5a <UART_SetConfig+0x126>
 800ab34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab36:	681a      	ldr	r2, [r3, #0]
 800ab38:	4b4f      	ldr	r3, [pc, #316]	@ (800ac78 <UART_SetConfig+0x244>)
 800ab3a:	429a      	cmp	r2, r3
 800ab3c:	d102      	bne.n	800ab44 <UART_SetConfig+0x110>
 800ab3e:	2320      	movs	r3, #32
 800ab40:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ab42:	e00a      	b.n	800ab5a <UART_SetConfig+0x126>
 800ab44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab46:	681a      	ldr	r2, [r3, #0]
 800ab48:	4b43      	ldr	r3, [pc, #268]	@ (800ac58 <UART_SetConfig+0x224>)
 800ab4a:	429a      	cmp	r2, r3
 800ab4c:	d103      	bne.n	800ab56 <UART_SetConfig+0x122>
 800ab4e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800ab52:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ab54:	e001      	b.n	800ab5a <UART_SetConfig+0x126>
 800ab56:	2300      	movs	r3, #0
 800ab58:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800ab5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab5c:	681a      	ldr	r2, [r3, #0]
 800ab5e:	4b3e      	ldr	r3, [pc, #248]	@ (800ac58 <UART_SetConfig+0x224>)
 800ab60:	429a      	cmp	r2, r3
 800ab62:	d005      	beq.n	800ab70 <UART_SetConfig+0x13c>
 800ab64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab66:	681a      	ldr	r2, [r3, #0]
 800ab68:	4b3d      	ldr	r3, [pc, #244]	@ (800ac60 <UART_SetConfig+0x22c>)
 800ab6a:	429a      	cmp	r2, r3
 800ab6c:	f040 8088 	bne.w	800ac80 <UART_SetConfig+0x24c>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800ab70:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ab72:	2200      	movs	r2, #0
 800ab74:	623b      	str	r3, [r7, #32]
 800ab76:	627a      	str	r2, [r7, #36]	@ 0x24
 800ab78:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800ab7c:	f7fc f8c0 	bl	8006d00 <HAL_RCCEx_GetPeriphCLKFreq>
 800ab80:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 800ab82:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ab84:	2b00      	cmp	r3, #0
 800ab86:	f000 80eb 	beq.w	800ad60 <UART_SetConfig+0x32c>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800ab8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab8e:	4a3b      	ldr	r2, [pc, #236]	@ (800ac7c <UART_SetConfig+0x248>)
 800ab90:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ab94:	461a      	mov	r2, r3
 800ab96:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ab98:	fbb3 f3f2 	udiv	r3, r3, r2
 800ab9c:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800ab9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aba0:	685a      	ldr	r2, [r3, #4]
 800aba2:	4613      	mov	r3, r2
 800aba4:	005b      	lsls	r3, r3, #1
 800aba6:	4413      	add	r3, r2
 800aba8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800abaa:	429a      	cmp	r2, r3
 800abac:	d305      	bcc.n	800abba <UART_SetConfig+0x186>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800abae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800abb0:	685b      	ldr	r3, [r3, #4]
 800abb2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800abb4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800abb6:	429a      	cmp	r2, r3
 800abb8:	d903      	bls.n	800abc2 <UART_SetConfig+0x18e>
      {
        ret = HAL_ERROR;
 800abba:	2301      	movs	r3, #1
 800abbc:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800abc0:	e048      	b.n	800ac54 <UART_SetConfig+0x220>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800abc2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800abc4:	2200      	movs	r2, #0
 800abc6:	61bb      	str	r3, [r7, #24]
 800abc8:	61fa      	str	r2, [r7, #28]
 800abca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800abcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800abce:	4a2b      	ldr	r2, [pc, #172]	@ (800ac7c <UART_SetConfig+0x248>)
 800abd0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800abd4:	b29b      	uxth	r3, r3
 800abd6:	2200      	movs	r2, #0
 800abd8:	613b      	str	r3, [r7, #16]
 800abda:	617a      	str	r2, [r7, #20]
 800abdc:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800abe0:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800abe4:	f7f5 ff9e 	bl	8000b24 <__aeabi_uldivmod>
 800abe8:	4602      	mov	r2, r0
 800abea:	460b      	mov	r3, r1
 800abec:	4610      	mov	r0, r2
 800abee:	4619      	mov	r1, r3
 800abf0:	f04f 0200 	mov.w	r2, #0
 800abf4:	f04f 0300 	mov.w	r3, #0
 800abf8:	020b      	lsls	r3, r1, #8
 800abfa:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800abfe:	0202      	lsls	r2, r0, #8
 800ac00:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ac02:	6849      	ldr	r1, [r1, #4]
 800ac04:	0849      	lsrs	r1, r1, #1
 800ac06:	2000      	movs	r0, #0
 800ac08:	460c      	mov	r4, r1
 800ac0a:	4605      	mov	r5, r0
 800ac0c:	eb12 0804 	adds.w	r8, r2, r4
 800ac10:	eb43 0905 	adc.w	r9, r3, r5
 800ac14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac16:	685b      	ldr	r3, [r3, #4]
 800ac18:	2200      	movs	r2, #0
 800ac1a:	60bb      	str	r3, [r7, #8]
 800ac1c:	60fa      	str	r2, [r7, #12]
 800ac1e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800ac22:	4640      	mov	r0, r8
 800ac24:	4649      	mov	r1, r9
 800ac26:	f7f5 ff7d 	bl	8000b24 <__aeabi_uldivmod>
 800ac2a:	4602      	mov	r2, r0
 800ac2c:	460b      	mov	r3, r1
 800ac2e:	4613      	mov	r3, r2
 800ac30:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800ac32:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ac34:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ac38:	d308      	bcc.n	800ac4c <UART_SetConfig+0x218>
 800ac3a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ac3c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ac40:	d204      	bcs.n	800ac4c <UART_SetConfig+0x218>
        {
          huart->Instance->BRR = usartdiv;
 800ac42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac44:	681b      	ldr	r3, [r3, #0]
 800ac46:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800ac48:	60da      	str	r2, [r3, #12]
 800ac4a:	e003      	b.n	800ac54 <UART_SetConfig+0x220>
        }
        else
        {
          ret = HAL_ERROR;
 800ac4c:	2301      	movs	r3, #1
 800ac4e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (pclk != 0U)
 800ac52:	e085      	b.n	800ad60 <UART_SetConfig+0x32c>
 800ac54:	e084      	b.n	800ad60 <UART_SetConfig+0x32c>
 800ac56:	bf00      	nop
 800ac58:	44002400 	.word	0x44002400
 800ac5c:	cfff69f3 	.word	0xcfff69f3
 800ac60:	54002400 	.word	0x54002400
 800ac64:	40013800 	.word	0x40013800
 800ac68:	40004400 	.word	0x40004400
 800ac6c:	40004800 	.word	0x40004800
 800ac70:	40004c00 	.word	0x40004c00
 800ac74:	40005000 	.word	0x40005000
 800ac78:	40006400 	.word	0x40006400
 800ac7c:	0800c8c8 	.word	0x0800c8c8
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ac80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac82:	69db      	ldr	r3, [r3, #28]
 800ac84:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ac88:	d13c      	bne.n	800ad04 <UART_SetConfig+0x2d0>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800ac8a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ac8c:	2200      	movs	r2, #0
 800ac8e:	603b      	str	r3, [r7, #0]
 800ac90:	607a      	str	r2, [r7, #4]
 800ac92:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ac96:	f7fc f833 	bl	8006d00 <HAL_RCCEx_GetPeriphCLKFreq>
 800ac9a:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800ac9c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ac9e:	2b00      	cmp	r3, #0
 800aca0:	d05e      	beq.n	800ad60 <UART_SetConfig+0x32c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800aca2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aca4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aca6:	4a39      	ldr	r2, [pc, #228]	@ (800ad8c <UART_SetConfig+0x358>)
 800aca8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800acac:	461a      	mov	r2, r3
 800acae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800acb0:	fbb3 f3f2 	udiv	r3, r3, r2
 800acb4:	005a      	lsls	r2, r3, #1
 800acb6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800acb8:	685b      	ldr	r3, [r3, #4]
 800acba:	085b      	lsrs	r3, r3, #1
 800acbc:	441a      	add	r2, r3
 800acbe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800acc0:	685b      	ldr	r3, [r3, #4]
 800acc2:	fbb2 f3f3 	udiv	r3, r2, r3
 800acc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800acc8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800acca:	2b0f      	cmp	r3, #15
 800accc:	d916      	bls.n	800acfc <UART_SetConfig+0x2c8>
 800acce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800acd0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800acd4:	d212      	bcs.n	800acfc <UART_SetConfig+0x2c8>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800acd6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800acd8:	b29b      	uxth	r3, r3
 800acda:	f023 030f 	bic.w	r3, r3, #15
 800acde:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800ace0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ace2:	085b      	lsrs	r3, r3, #1
 800ace4:	b29b      	uxth	r3, r3
 800ace6:	f003 0307 	and.w	r3, r3, #7
 800acea:	b29a      	uxth	r2, r3
 800acec:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800acee:	4313      	orrs	r3, r2
 800acf0:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 800acf2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800acf4:	681b      	ldr	r3, [r3, #0]
 800acf6:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800acf8:	60da      	str	r2, [r3, #12]
 800acfa:	e031      	b.n	800ad60 <UART_SetConfig+0x32c>
      }
      else
      {
        ret = HAL_ERROR;
 800acfc:	2301      	movs	r3, #1
 800acfe:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800ad02:	e02d      	b.n	800ad60 <UART_SetConfig+0x32c>
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800ad04:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ad06:	2200      	movs	r2, #0
 800ad08:	469a      	mov	sl, r3
 800ad0a:	4693      	mov	fp, r2
 800ad0c:	4650      	mov	r0, sl
 800ad0e:	4659      	mov	r1, fp
 800ad10:	f7fb fff6 	bl	8006d00 <HAL_RCCEx_GetPeriphCLKFreq>
 800ad14:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 800ad16:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ad18:	2b00      	cmp	r3, #0
 800ad1a:	d021      	beq.n	800ad60 <UART_SetConfig+0x32c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ad1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ad1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ad20:	4a1a      	ldr	r2, [pc, #104]	@ (800ad8c <UART_SetConfig+0x358>)
 800ad22:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ad26:	461a      	mov	r2, r3
 800ad28:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ad2a:	fbb3 f2f2 	udiv	r2, r3, r2
 800ad2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ad30:	685b      	ldr	r3, [r3, #4]
 800ad32:	085b      	lsrs	r3, r3, #1
 800ad34:	441a      	add	r2, r3
 800ad36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ad38:	685b      	ldr	r3, [r3, #4]
 800ad3a:	fbb2 f3f3 	udiv	r3, r2, r3
 800ad3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ad40:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ad42:	2b0f      	cmp	r3, #15
 800ad44:	d909      	bls.n	800ad5a <UART_SetConfig+0x326>
 800ad46:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ad48:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ad4c:	d205      	bcs.n	800ad5a <UART_SetConfig+0x326>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800ad4e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ad50:	b29a      	uxth	r2, r3
 800ad52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ad54:	681b      	ldr	r3, [r3, #0]
 800ad56:	60da      	str	r2, [r3, #12]
 800ad58:	e002      	b.n	800ad60 <UART_SetConfig+0x32c>
      }
      else
      {
        ret = HAL_ERROR;
 800ad5a:	2301      	movs	r3, #1
 800ad5c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800ad60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ad62:	2201      	movs	r2, #1
 800ad64:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800ad68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ad6a:	2201      	movs	r2, #1
 800ad6c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800ad70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ad72:	2200      	movs	r2, #0
 800ad74:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800ad76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ad78:	2200      	movs	r2, #0
 800ad7a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800ad7c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 800ad80:	4618      	mov	r0, r3
 800ad82:	3750      	adds	r7, #80	@ 0x50
 800ad84:	46bd      	mov	sp, r7
 800ad86:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800ad8a:	bf00      	nop
 800ad8c:	0800c8c8 	.word	0x0800c8c8

0800ad90 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800ad90:	b480      	push	{r7}
 800ad92:	b083      	sub	sp, #12
 800ad94:	af00      	add	r7, sp, #0
 800ad96:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ad9c:	f003 0308 	and.w	r3, r3, #8
 800ada0:	2b00      	cmp	r3, #0
 800ada2:	d00a      	beq.n	800adba <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	681b      	ldr	r3, [r3, #0]
 800ada8:	685b      	ldr	r3, [r3, #4]
 800adaa:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800adb2:	687b      	ldr	r3, [r7, #4]
 800adb4:	681b      	ldr	r3, [r3, #0]
 800adb6:	430a      	orrs	r2, r1
 800adb8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800adbe:	f003 0301 	and.w	r3, r3, #1
 800adc2:	2b00      	cmp	r3, #0
 800adc4:	d00a      	beq.n	800addc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	681b      	ldr	r3, [r3, #0]
 800adca:	685b      	ldr	r3, [r3, #4]
 800adcc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	681b      	ldr	r3, [r3, #0]
 800add8:	430a      	orrs	r2, r1
 800adda:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800addc:	687b      	ldr	r3, [r7, #4]
 800adde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ade0:	f003 0302 	and.w	r3, r3, #2
 800ade4:	2b00      	cmp	r3, #0
 800ade6:	d00a      	beq.n	800adfe <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	681b      	ldr	r3, [r3, #0]
 800adec:	685b      	ldr	r3, [r3, #4]
 800adee:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800adf6:	687b      	ldr	r3, [r7, #4]
 800adf8:	681b      	ldr	r3, [r3, #0]
 800adfa:	430a      	orrs	r2, r1
 800adfc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ae02:	f003 0304 	and.w	r3, r3, #4
 800ae06:	2b00      	cmp	r3, #0
 800ae08:	d00a      	beq.n	800ae20 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	681b      	ldr	r3, [r3, #0]
 800ae0e:	685b      	ldr	r3, [r3, #4]
 800ae10:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	681b      	ldr	r3, [r3, #0]
 800ae1c:	430a      	orrs	r2, r1
 800ae1e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800ae20:	687b      	ldr	r3, [r7, #4]
 800ae22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ae24:	f003 0310 	and.w	r3, r3, #16
 800ae28:	2b00      	cmp	r3, #0
 800ae2a:	d00a      	beq.n	800ae42 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	681b      	ldr	r3, [r3, #0]
 800ae30:	689b      	ldr	r3, [r3, #8]
 800ae32:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	681b      	ldr	r3, [r3, #0]
 800ae3e:	430a      	orrs	r2, r1
 800ae40:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ae46:	f003 0320 	and.w	r3, r3, #32
 800ae4a:	2b00      	cmp	r3, #0
 800ae4c:	d00a      	beq.n	800ae64 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800ae4e:	687b      	ldr	r3, [r7, #4]
 800ae50:	681b      	ldr	r3, [r3, #0]
 800ae52:	689b      	ldr	r3, [r3, #8]
 800ae54:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800ae5c:	687b      	ldr	r3, [r7, #4]
 800ae5e:	681b      	ldr	r3, [r3, #0]
 800ae60:	430a      	orrs	r2, r1
 800ae62:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800ae64:	687b      	ldr	r3, [r7, #4]
 800ae66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ae68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ae6c:	2b00      	cmp	r3, #0
 800ae6e:	d01a      	beq.n	800aea6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	681b      	ldr	r3, [r3, #0]
 800ae74:	685b      	ldr	r3, [r3, #4]
 800ae76:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	681b      	ldr	r3, [r3, #0]
 800ae82:	430a      	orrs	r2, r1
 800ae84:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ae8a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ae8e:	d10a      	bne.n	800aea6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800ae90:	687b      	ldr	r3, [r7, #4]
 800ae92:	681b      	ldr	r3, [r3, #0]
 800ae94:	685b      	ldr	r3, [r3, #4]
 800ae96:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	681b      	ldr	r3, [r3, #0]
 800aea2:	430a      	orrs	r2, r1
 800aea4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aeaa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aeae:	2b00      	cmp	r3, #0
 800aeb0:	d00a      	beq.n	800aec8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800aeb2:	687b      	ldr	r3, [r7, #4]
 800aeb4:	681b      	ldr	r3, [r3, #0]
 800aeb6:	685b      	ldr	r3, [r3, #4]
 800aeb8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	681b      	ldr	r3, [r3, #0]
 800aec4:	430a      	orrs	r2, r1
 800aec6:	605a      	str	r2, [r3, #4]
  }
}
 800aec8:	bf00      	nop
 800aeca:	370c      	adds	r7, #12
 800aecc:	46bd      	mov	sp, r7
 800aece:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aed2:	4770      	bx	lr

0800aed4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800aed4:	b580      	push	{r7, lr}
 800aed6:	b098      	sub	sp, #96	@ 0x60
 800aed8:	af02      	add	r7, sp, #8
 800aeda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aedc:	687b      	ldr	r3, [r7, #4]
 800aede:	2200      	movs	r2, #0
 800aee0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800aee4:	f7f7 fa46 	bl	8002374 <HAL_GetTick>
 800aee8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	681b      	ldr	r3, [r3, #0]
 800aeee:	681b      	ldr	r3, [r3, #0]
 800aef0:	f003 0308 	and.w	r3, r3, #8
 800aef4:	2b08      	cmp	r3, #8
 800aef6:	d12f      	bne.n	800af58 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800aef8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800aefc:	9300      	str	r3, [sp, #0]
 800aefe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800af00:	2200      	movs	r2, #0
 800af02:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800af06:	6878      	ldr	r0, [r7, #4]
 800af08:	f000 f88e 	bl	800b028 <UART_WaitOnFlagUntilTimeout>
 800af0c:	4603      	mov	r3, r0
 800af0e:	2b00      	cmp	r3, #0
 800af10:	d022      	beq.n	800af58 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	681b      	ldr	r3, [r3, #0]
 800af16:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af1a:	e853 3f00 	ldrex	r3, [r3]
 800af1e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800af20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800af22:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800af26:	653b      	str	r3, [r7, #80]	@ 0x50
 800af28:	687b      	ldr	r3, [r7, #4]
 800af2a:	681b      	ldr	r3, [r3, #0]
 800af2c:	461a      	mov	r2, r3
 800af2e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800af30:	647b      	str	r3, [r7, #68]	@ 0x44
 800af32:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af34:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800af36:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800af38:	e841 2300 	strex	r3, r2, [r1]
 800af3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800af3e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800af40:	2b00      	cmp	r3, #0
 800af42:	d1e6      	bne.n	800af12 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	2220      	movs	r2, #32
 800af48:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	2200      	movs	r2, #0
 800af50:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800af54:	2303      	movs	r3, #3
 800af56:	e063      	b.n	800b020 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	681b      	ldr	r3, [r3, #0]
 800af5c:	681b      	ldr	r3, [r3, #0]
 800af5e:	f003 0304 	and.w	r3, r3, #4
 800af62:	2b04      	cmp	r3, #4
 800af64:	d149      	bne.n	800affa <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800af66:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800af6a:	9300      	str	r3, [sp, #0]
 800af6c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800af6e:	2200      	movs	r2, #0
 800af70:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800af74:	6878      	ldr	r0, [r7, #4]
 800af76:	f000 f857 	bl	800b028 <UART_WaitOnFlagUntilTimeout>
 800af7a:	4603      	mov	r3, r0
 800af7c:	2b00      	cmp	r3, #0
 800af7e:	d03c      	beq.n	800affa <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	681b      	ldr	r3, [r3, #0]
 800af84:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af88:	e853 3f00 	ldrex	r3, [r3]
 800af8c:	623b      	str	r3, [r7, #32]
   return(result);
 800af8e:	6a3b      	ldr	r3, [r7, #32]
 800af90:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800af94:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	681b      	ldr	r3, [r3, #0]
 800af9a:	461a      	mov	r2, r3
 800af9c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800af9e:	633b      	str	r3, [r7, #48]	@ 0x30
 800afa0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800afa2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800afa4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800afa6:	e841 2300 	strex	r3, r2, [r1]
 800afaa:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800afac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800afae:	2b00      	cmp	r3, #0
 800afb0:	d1e6      	bne.n	800af80 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800afb2:	687b      	ldr	r3, [r7, #4]
 800afb4:	681b      	ldr	r3, [r3, #0]
 800afb6:	3308      	adds	r3, #8
 800afb8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800afba:	693b      	ldr	r3, [r7, #16]
 800afbc:	e853 3f00 	ldrex	r3, [r3]
 800afc0:	60fb      	str	r3, [r7, #12]
   return(result);
 800afc2:	68fb      	ldr	r3, [r7, #12]
 800afc4:	f023 0301 	bic.w	r3, r3, #1
 800afc8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800afca:	687b      	ldr	r3, [r7, #4]
 800afcc:	681b      	ldr	r3, [r3, #0]
 800afce:	3308      	adds	r3, #8
 800afd0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800afd2:	61fa      	str	r2, [r7, #28]
 800afd4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800afd6:	69b9      	ldr	r1, [r7, #24]
 800afd8:	69fa      	ldr	r2, [r7, #28]
 800afda:	e841 2300 	strex	r3, r2, [r1]
 800afde:	617b      	str	r3, [r7, #20]
   return(result);
 800afe0:	697b      	ldr	r3, [r7, #20]
 800afe2:	2b00      	cmp	r3, #0
 800afe4:	d1e5      	bne.n	800afb2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800afe6:	687b      	ldr	r3, [r7, #4]
 800afe8:	2220      	movs	r2, #32
 800afea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800afee:	687b      	ldr	r3, [r7, #4]
 800aff0:	2200      	movs	r2, #0
 800aff2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800aff6:	2303      	movs	r3, #3
 800aff8:	e012      	b.n	800b020 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	2220      	movs	r2, #32
 800affe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800b002:	687b      	ldr	r3, [r7, #4]
 800b004:	2220      	movs	r2, #32
 800b006:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	2200      	movs	r2, #0
 800b00e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	2200      	movs	r2, #0
 800b014:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800b016:	687b      	ldr	r3, [r7, #4]
 800b018:	2200      	movs	r2, #0
 800b01a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b01e:	2300      	movs	r3, #0
}
 800b020:	4618      	mov	r0, r3
 800b022:	3758      	adds	r7, #88	@ 0x58
 800b024:	46bd      	mov	sp, r7
 800b026:	bd80      	pop	{r7, pc}

0800b028 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800b028:	b580      	push	{r7, lr}
 800b02a:	b084      	sub	sp, #16
 800b02c:	af00      	add	r7, sp, #0
 800b02e:	60f8      	str	r0, [r7, #12]
 800b030:	60b9      	str	r1, [r7, #8]
 800b032:	603b      	str	r3, [r7, #0]
 800b034:	4613      	mov	r3, r2
 800b036:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b038:	e04f      	b.n	800b0da <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b03a:	69bb      	ldr	r3, [r7, #24]
 800b03c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b040:	d04b      	beq.n	800b0da <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b042:	f7f7 f997 	bl	8002374 <HAL_GetTick>
 800b046:	4602      	mov	r2, r0
 800b048:	683b      	ldr	r3, [r7, #0]
 800b04a:	1ad3      	subs	r3, r2, r3
 800b04c:	69ba      	ldr	r2, [r7, #24]
 800b04e:	429a      	cmp	r2, r3
 800b050:	d302      	bcc.n	800b058 <UART_WaitOnFlagUntilTimeout+0x30>
 800b052:	69bb      	ldr	r3, [r7, #24]
 800b054:	2b00      	cmp	r3, #0
 800b056:	d101      	bne.n	800b05c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800b058:	2303      	movs	r3, #3
 800b05a:	e04e      	b.n	800b0fa <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800b05c:	68fb      	ldr	r3, [r7, #12]
 800b05e:	681b      	ldr	r3, [r3, #0]
 800b060:	681b      	ldr	r3, [r3, #0]
 800b062:	f003 0304 	and.w	r3, r3, #4
 800b066:	2b00      	cmp	r3, #0
 800b068:	d037      	beq.n	800b0da <UART_WaitOnFlagUntilTimeout+0xb2>
 800b06a:	68bb      	ldr	r3, [r7, #8]
 800b06c:	2b80      	cmp	r3, #128	@ 0x80
 800b06e:	d034      	beq.n	800b0da <UART_WaitOnFlagUntilTimeout+0xb2>
 800b070:	68bb      	ldr	r3, [r7, #8]
 800b072:	2b40      	cmp	r3, #64	@ 0x40
 800b074:	d031      	beq.n	800b0da <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800b076:	68fb      	ldr	r3, [r7, #12]
 800b078:	681b      	ldr	r3, [r3, #0]
 800b07a:	69db      	ldr	r3, [r3, #28]
 800b07c:	f003 0308 	and.w	r3, r3, #8
 800b080:	2b08      	cmp	r3, #8
 800b082:	d110      	bne.n	800b0a6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800b084:	68fb      	ldr	r3, [r7, #12]
 800b086:	681b      	ldr	r3, [r3, #0]
 800b088:	2208      	movs	r2, #8
 800b08a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b08c:	68f8      	ldr	r0, [r7, #12]
 800b08e:	f000 f972 	bl	800b376 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800b092:	68fb      	ldr	r3, [r7, #12]
 800b094:	2208      	movs	r2, #8
 800b096:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b09a:	68fb      	ldr	r3, [r7, #12]
 800b09c:	2200      	movs	r2, #0
 800b09e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800b0a2:	2301      	movs	r3, #1
 800b0a4:	e029      	b.n	800b0fa <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800b0a6:	68fb      	ldr	r3, [r7, #12]
 800b0a8:	681b      	ldr	r3, [r3, #0]
 800b0aa:	69db      	ldr	r3, [r3, #28]
 800b0ac:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b0b0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b0b4:	d111      	bne.n	800b0da <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b0b6:	68fb      	ldr	r3, [r7, #12]
 800b0b8:	681b      	ldr	r3, [r3, #0]
 800b0ba:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800b0be:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b0c0:	68f8      	ldr	r0, [r7, #12]
 800b0c2:	f000 f958 	bl	800b376 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800b0c6:	68fb      	ldr	r3, [r7, #12]
 800b0c8:	2220      	movs	r2, #32
 800b0ca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b0ce:	68fb      	ldr	r3, [r7, #12]
 800b0d0:	2200      	movs	r2, #0
 800b0d2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800b0d6:	2303      	movs	r3, #3
 800b0d8:	e00f      	b.n	800b0fa <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b0da:	68fb      	ldr	r3, [r7, #12]
 800b0dc:	681b      	ldr	r3, [r3, #0]
 800b0de:	69da      	ldr	r2, [r3, #28]
 800b0e0:	68bb      	ldr	r3, [r7, #8]
 800b0e2:	4013      	ands	r3, r2
 800b0e4:	68ba      	ldr	r2, [r7, #8]
 800b0e6:	429a      	cmp	r2, r3
 800b0e8:	bf0c      	ite	eq
 800b0ea:	2301      	moveq	r3, #1
 800b0ec:	2300      	movne	r3, #0
 800b0ee:	b2db      	uxtb	r3, r3
 800b0f0:	461a      	mov	r2, r3
 800b0f2:	79fb      	ldrb	r3, [r7, #7]
 800b0f4:	429a      	cmp	r2, r3
 800b0f6:	d0a0      	beq.n	800b03a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b0f8:	2300      	movs	r3, #0
}
 800b0fa:	4618      	mov	r0, r3
 800b0fc:	3710      	adds	r7, #16
 800b0fe:	46bd      	mov	sp, r7
 800b100:	bd80      	pop	{r7, pc}
	...

0800b104 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b104:	b580      	push	{r7, lr}
 800b106:	b098      	sub	sp, #96	@ 0x60
 800b108:	af00      	add	r7, sp, #0
 800b10a:	60f8      	str	r0, [r7, #12]
 800b10c:	60b9      	str	r1, [r7, #8]
 800b10e:	4613      	mov	r3, r2
 800b110:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;
  uint16_t nbByte = Size;
 800b112:	88fb      	ldrh	r3, [r7, #6]
 800b114:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c

  huart->pRxBuffPtr = pData;
 800b118:	68fb      	ldr	r3, [r7, #12]
 800b11a:	68ba      	ldr	r2, [r7, #8]
 800b11c:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 800b11e:	68fb      	ldr	r3, [r7, #12]
 800b120:	88fa      	ldrh	r2, [r7, #6]
 800b122:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b126:	68fb      	ldr	r3, [r7, #12]
 800b128:	2200      	movs	r2, #0
 800b12a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800b12e:	68fb      	ldr	r3, [r7, #12]
 800b130:	2222      	movs	r2, #34	@ 0x22
 800b132:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 800b136:	68fb      	ldr	r3, [r7, #12]
 800b138:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b13c:	2b00      	cmp	r3, #0
 800b13e:	d07c      	beq.n	800b23a <UART_Start_Receive_DMA+0x136>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800b140:	68fb      	ldr	r3, [r7, #12]
 800b142:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b146:	4a68      	ldr	r2, [pc, #416]	@ (800b2e8 <UART_Start_Receive_DMA+0x1e4>)
 800b148:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800b14a:	68fb      	ldr	r3, [r7, #12]
 800b14c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b150:	4a66      	ldr	r2, [pc, #408]	@ (800b2ec <UART_Start_Receive_DMA+0x1e8>)
 800b152:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800b154:	68fb      	ldr	r3, [r7, #12]
 800b156:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b15a:	4a65      	ldr	r2, [pc, #404]	@ (800b2f0 <UART_Start_Receive_DMA+0x1ec>)
 800b15c:	669a      	str	r2, [r3, #104]	@ 0x68

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800b15e:	68fb      	ldr	r3, [r7, #12]
 800b160:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b164:	2200      	movs	r2, #0
 800b166:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, so nbByte should be equal to Size * 2 */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b168:	68fb      	ldr	r3, [r7, #12]
 800b16a:	689b      	ldr	r3, [r3, #8]
 800b16c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b170:	d107      	bne.n	800b182 <UART_Start_Receive_DMA+0x7e>
 800b172:	68fb      	ldr	r3, [r7, #12]
 800b174:	691b      	ldr	r3, [r3, #16]
 800b176:	2b00      	cmp	r3, #0
 800b178:	d103      	bne.n	800b182 <UART_Start_Receive_DMA+0x7e>
    {
      nbByte = Size * 2U;
 800b17a:	88fb      	ldrh	r3, [r7, #6]
 800b17c:	005b      	lsls	r3, r3, #1
 800b17e:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
    }

    /* Check linked list mode */
    if ((huart->hdmarx->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 800b182:	68fb      	ldr	r3, [r7, #12]
 800b184:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b188:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b18a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b18e:	2b00      	cmp	r3, #0
 800b190:	d034      	beq.n	800b1fc <UART_Start_Receive_DMA+0xf8>
    {
      if ((huart->hdmarx->LinkedListQueue != NULL) && (huart->hdmarx->LinkedListQueue->Head != NULL))
 800b192:	68fb      	ldr	r3, [r7, #12]
 800b194:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b198:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b19a:	2b00      	cmp	r3, #0
 800b19c:	d02a      	beq.n	800b1f4 <UART_Start_Receive_DMA+0xf0>
 800b19e:	68fb      	ldr	r3, [r7, #12]
 800b1a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b1a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b1a6:	681b      	ldr	r3, [r3, #0]
 800b1a8:	2b00      	cmp	r3, #0
 800b1aa:	d023      	beq.n	800b1f4 <UART_Start_Receive_DMA+0xf0>
      {
        /* Set DMA data size */
        huart->hdmarx->LinkedListQueue->Head->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] = nbByte;
 800b1ac:	68fb      	ldr	r3, [r7, #12]
 800b1ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b1b2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b1b4:	681b      	ldr	r3, [r3, #0]
 800b1b6:	f8b7 205c 	ldrh.w	r2, [r7, #92]	@ 0x5c
 800b1ba:	609a      	str	r2, [r3, #8]

        /* Set DMA source address */
        huart->hdmarx->LinkedListQueue->Head->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] =
          (uint32_t)&huart->Instance->RDR;
 800b1bc:	68fb      	ldr	r3, [r7, #12]
 800b1be:	681b      	ldr	r3, [r3, #0]
 800b1c0:	f103 0224 	add.w	r2, r3, #36	@ 0x24
        huart->hdmarx->LinkedListQueue->Head->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] =
 800b1c4:	68fb      	ldr	r3, [r7, #12]
 800b1c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b1ca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b1cc:	681b      	ldr	r3, [r3, #0]
 800b1ce:	60da      	str	r2, [r3, #12]

        /* Set DMA destination address */
        huart->hdmarx->LinkedListQueue->Head->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET] = (uint32_t)huart->pRxBuffPtr;
 800b1d0:	68fb      	ldr	r3, [r7, #12]
 800b1d2:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800b1d4:	68fb      	ldr	r3, [r7, #12]
 800b1d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b1da:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b1dc:	681b      	ldr	r3, [r3, #0]
 800b1de:	611a      	str	r2, [r3, #16]

        /* Enable the UART receive DMA channel */
        status = HAL_DMAEx_List_Start_IT(huart->hdmarx);
 800b1e0:	68fb      	ldr	r3, [r7, #12]
 800b1e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b1e6:	4618      	mov	r0, r3
 800b1e8:	f7f8 f8fc 	bl	80033e4 <HAL_DMAEx_List_Start_IT>
 800b1ec:	4603      	mov	r3, r0
 800b1ee:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800b1f2:	e014      	b.n	800b21e <UART_Start_Receive_DMA+0x11a>
      }
      else
      {
        /* Update status */
        status = HAL_ERROR;
 800b1f4:	2301      	movs	r3, #1
 800b1f6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800b1fa:	e010      	b.n	800b21e <UART_Start_Receive_DMA+0x11a>
      }
    }
    else
    {
      /* Enable the UART receive DMA channel */
      status = HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, nbByte);
 800b1fc:	68fb      	ldr	r3, [r7, #12]
 800b1fe:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800b202:	68fb      	ldr	r3, [r7, #12]
 800b204:	681b      	ldr	r3, [r3, #0]
 800b206:	3324      	adds	r3, #36	@ 0x24
 800b208:	4619      	mov	r1, r3
 800b20a:	68fb      	ldr	r3, [r7, #12]
 800b20c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b20e:	461a      	mov	r2, r3
 800b210:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 800b214:	f7f7 fb9a 	bl	800294c <HAL_DMA_Start_IT>
 800b218:	4603      	mov	r3, r0
 800b21a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    }

    if (status != HAL_OK)
 800b21e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800b222:	2b00      	cmp	r3, #0
 800b224:	d009      	beq.n	800b23a <UART_Start_Receive_DMA+0x136>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800b226:	68fb      	ldr	r3, [r7, #12]
 800b228:	2210      	movs	r2, #16
 800b22a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b22e:	68fb      	ldr	r3, [r7, #12]
 800b230:	2220      	movs	r2, #32
 800b232:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 800b236:	2301      	movs	r3, #1
 800b238:	e051      	b.n	800b2de <UART_Start_Receive_DMA+0x1da>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800b23a:	68fb      	ldr	r3, [r7, #12]
 800b23c:	691b      	ldr	r3, [r3, #16]
 800b23e:	2b00      	cmp	r3, #0
 800b240:	d018      	beq.n	800b274 <UART_Start_Receive_DMA+0x170>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b242:	68fb      	ldr	r3, [r7, #12]
 800b244:	681b      	ldr	r3, [r3, #0]
 800b246:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b248:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b24a:	e853 3f00 	ldrex	r3, [r3]
 800b24e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b250:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b252:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b256:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b258:	68fb      	ldr	r3, [r7, #12]
 800b25a:	681b      	ldr	r3, [r3, #0]
 800b25c:	461a      	mov	r2, r3
 800b25e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b260:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b262:	64ba      	str	r2, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b264:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800b266:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800b268:	e841 2300 	strex	r3, r2, [r1]
 800b26c:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800b26e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b270:	2b00      	cmp	r3, #0
 800b272:	d1e6      	bne.n	800b242 <UART_Start_Receive_DMA+0x13e>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b274:	68fb      	ldr	r3, [r7, #12]
 800b276:	681b      	ldr	r3, [r3, #0]
 800b278:	3308      	adds	r3, #8
 800b27a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b27c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b27e:	e853 3f00 	ldrex	r3, [r3]
 800b282:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b284:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b286:	f043 0301 	orr.w	r3, r3, #1
 800b28a:	657b      	str	r3, [r7, #84]	@ 0x54
 800b28c:	68fb      	ldr	r3, [r7, #12]
 800b28e:	681b      	ldr	r3, [r3, #0]
 800b290:	3308      	adds	r3, #8
 800b292:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800b294:	63ba      	str	r2, [r7, #56]	@ 0x38
 800b296:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b298:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800b29a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b29c:	e841 2300 	strex	r3, r2, [r1]
 800b2a0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b2a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2a4:	2b00      	cmp	r3, #0
 800b2a6:	d1e5      	bne.n	800b274 <UART_Start_Receive_DMA+0x170>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b2a8:	68fb      	ldr	r3, [r7, #12]
 800b2aa:	681b      	ldr	r3, [r3, #0]
 800b2ac:	3308      	adds	r3, #8
 800b2ae:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b2b0:	69bb      	ldr	r3, [r7, #24]
 800b2b2:	e853 3f00 	ldrex	r3, [r3]
 800b2b6:	617b      	str	r3, [r7, #20]
   return(result);
 800b2b8:	697b      	ldr	r3, [r7, #20]
 800b2ba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b2be:	653b      	str	r3, [r7, #80]	@ 0x50
 800b2c0:	68fb      	ldr	r3, [r7, #12]
 800b2c2:	681b      	ldr	r3, [r3, #0]
 800b2c4:	3308      	adds	r3, #8
 800b2c6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800b2c8:	627a      	str	r2, [r7, #36]	@ 0x24
 800b2ca:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b2cc:	6a39      	ldr	r1, [r7, #32]
 800b2ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b2d0:	e841 2300 	strex	r3, r2, [r1]
 800b2d4:	61fb      	str	r3, [r7, #28]
   return(result);
 800b2d6:	69fb      	ldr	r3, [r7, #28]
 800b2d8:	2b00      	cmp	r3, #0
 800b2da:	d1e5      	bne.n	800b2a8 <UART_Start_Receive_DMA+0x1a4>

  return HAL_OK;
 800b2dc:	2300      	movs	r3, #0
}
 800b2de:	4618      	mov	r0, r3
 800b2e0:	3760      	adds	r7, #96	@ 0x60
 800b2e2:	46bd      	mov	sp, r7
 800b2e4:	bd80      	pop	{r7, pc}
 800b2e6:	bf00      	nop
 800b2e8:	0800b443 	.word	0x0800b443
 800b2ec:	0800b535 	.word	0x0800b535
 800b2f0:	0800b573 	.word	0x0800b573

0800b2f4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800b2f4:	b480      	push	{r7}
 800b2f6:	b08f      	sub	sp, #60	@ 0x3c
 800b2f8:	af00      	add	r7, sp, #0
 800b2fa:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800b2fc:	687b      	ldr	r3, [r7, #4]
 800b2fe:	681b      	ldr	r3, [r3, #0]
 800b300:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b302:	6a3b      	ldr	r3, [r7, #32]
 800b304:	e853 3f00 	ldrex	r3, [r3]
 800b308:	61fb      	str	r3, [r7, #28]
   return(result);
 800b30a:	69fb      	ldr	r3, [r7, #28]
 800b30c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800b310:	637b      	str	r3, [r7, #52]	@ 0x34
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	681b      	ldr	r3, [r3, #0]
 800b316:	461a      	mov	r2, r3
 800b318:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b31a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b31c:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b31e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b320:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b322:	e841 2300 	strex	r3, r2, [r1]
 800b326:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b328:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b32a:	2b00      	cmp	r3, #0
 800b32c:	d1e6      	bne.n	800b2fc <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800b32e:	687b      	ldr	r3, [r7, #4]
 800b330:	681b      	ldr	r3, [r3, #0]
 800b332:	3308      	adds	r3, #8
 800b334:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b336:	68fb      	ldr	r3, [r7, #12]
 800b338:	e853 3f00 	ldrex	r3, [r3]
 800b33c:	60bb      	str	r3, [r7, #8]
   return(result);
 800b33e:	68bb      	ldr	r3, [r7, #8]
 800b340:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800b344:	633b      	str	r3, [r7, #48]	@ 0x30
 800b346:	687b      	ldr	r3, [r7, #4]
 800b348:	681b      	ldr	r3, [r3, #0]
 800b34a:	3308      	adds	r3, #8
 800b34c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b34e:	61ba      	str	r2, [r7, #24]
 800b350:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b352:	6979      	ldr	r1, [r7, #20]
 800b354:	69ba      	ldr	r2, [r7, #24]
 800b356:	e841 2300 	strex	r3, r2, [r1]
 800b35a:	613b      	str	r3, [r7, #16]
   return(result);
 800b35c:	693b      	ldr	r3, [r7, #16]
 800b35e:	2b00      	cmp	r3, #0
 800b360:	d1e5      	bne.n	800b32e <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b362:	687b      	ldr	r3, [r7, #4]
 800b364:	2220      	movs	r2, #32
 800b366:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800b36a:	bf00      	nop
 800b36c:	373c      	adds	r7, #60	@ 0x3c
 800b36e:	46bd      	mov	sp, r7
 800b370:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b374:	4770      	bx	lr

0800b376 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b376:	b480      	push	{r7}
 800b378:	b095      	sub	sp, #84	@ 0x54
 800b37a:	af00      	add	r7, sp, #0
 800b37c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b37e:	687b      	ldr	r3, [r7, #4]
 800b380:	681b      	ldr	r3, [r3, #0]
 800b382:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b384:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b386:	e853 3f00 	ldrex	r3, [r3]
 800b38a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b38c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b38e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b392:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	681b      	ldr	r3, [r3, #0]
 800b398:	461a      	mov	r2, r3
 800b39a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b39c:	643b      	str	r3, [r7, #64]	@ 0x40
 800b39e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b3a0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b3a2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b3a4:	e841 2300 	strex	r3, r2, [r1]
 800b3a8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b3aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b3ac:	2b00      	cmp	r3, #0
 800b3ae:	d1e6      	bne.n	800b37e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	681b      	ldr	r3, [r3, #0]
 800b3b4:	3308      	adds	r3, #8
 800b3b6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b3b8:	6a3b      	ldr	r3, [r7, #32]
 800b3ba:	e853 3f00 	ldrex	r3, [r3]
 800b3be:	61fb      	str	r3, [r7, #28]
   return(result);
 800b3c0:	69fb      	ldr	r3, [r7, #28]
 800b3c2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b3c6:	f023 0301 	bic.w	r3, r3, #1
 800b3ca:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b3cc:	687b      	ldr	r3, [r7, #4]
 800b3ce:	681b      	ldr	r3, [r3, #0]
 800b3d0:	3308      	adds	r3, #8
 800b3d2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b3d4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b3d6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b3d8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b3da:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b3dc:	e841 2300 	strex	r3, r2, [r1]
 800b3e0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b3e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b3e4:	2b00      	cmp	r3, #0
 800b3e6:	d1e3      	bne.n	800b3b0 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b3e8:	687b      	ldr	r3, [r7, #4]
 800b3ea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b3ec:	2b01      	cmp	r3, #1
 800b3ee:	d118      	bne.n	800b422 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b3f0:	687b      	ldr	r3, [r7, #4]
 800b3f2:	681b      	ldr	r3, [r3, #0]
 800b3f4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b3f6:	68fb      	ldr	r3, [r7, #12]
 800b3f8:	e853 3f00 	ldrex	r3, [r3]
 800b3fc:	60bb      	str	r3, [r7, #8]
   return(result);
 800b3fe:	68bb      	ldr	r3, [r7, #8]
 800b400:	f023 0310 	bic.w	r3, r3, #16
 800b404:	647b      	str	r3, [r7, #68]	@ 0x44
 800b406:	687b      	ldr	r3, [r7, #4]
 800b408:	681b      	ldr	r3, [r3, #0]
 800b40a:	461a      	mov	r2, r3
 800b40c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b40e:	61bb      	str	r3, [r7, #24]
 800b410:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b412:	6979      	ldr	r1, [r7, #20]
 800b414:	69ba      	ldr	r2, [r7, #24]
 800b416:	e841 2300 	strex	r3, r2, [r1]
 800b41a:	613b      	str	r3, [r7, #16]
   return(result);
 800b41c:	693b      	ldr	r3, [r7, #16]
 800b41e:	2b00      	cmp	r3, #0
 800b420:	d1e6      	bne.n	800b3f0 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	2220      	movs	r2, #32
 800b426:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	2200      	movs	r2, #0
 800b42e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	2200      	movs	r2, #0
 800b434:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800b436:	bf00      	nop
 800b438:	3754      	adds	r7, #84	@ 0x54
 800b43a:	46bd      	mov	sp, r7
 800b43c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b440:	4770      	bx	lr

0800b442 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800b442:	b580      	push	{r7, lr}
 800b444:	b096      	sub	sp, #88	@ 0x58
 800b446:	af00      	add	r7, sp, #0
 800b448:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b44a:	687b      	ldr	r3, [r7, #4]
 800b44c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b44e:	657b      	str	r3, [r7, #84]	@ 0x54

  /* Check if DMA in circular mode */
  if (hdma->Mode != DMA_LINKEDLIST_CIRCULAR)
 800b450:	687b      	ldr	r3, [r7, #4]
 800b452:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b454:	2b81      	cmp	r3, #129	@ 0x81
 800b456:	d057      	beq.n	800b508 <UART_DMAReceiveCplt+0xc6>
  {
    huart->RxXferCount = 0U;
 800b458:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b45a:	2200      	movs	r2, #0
 800b45c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b460:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b462:	681b      	ldr	r3, [r3, #0]
 800b464:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b466:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b468:	e853 3f00 	ldrex	r3, [r3]
 800b46c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b46e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b470:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b474:	653b      	str	r3, [r7, #80]	@ 0x50
 800b476:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b478:	681b      	ldr	r3, [r3, #0]
 800b47a:	461a      	mov	r2, r3
 800b47c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b47e:	647b      	str	r3, [r7, #68]	@ 0x44
 800b480:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b482:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b484:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b486:	e841 2300 	strex	r3, r2, [r1]
 800b48a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b48c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b48e:	2b00      	cmp	r3, #0
 800b490:	d1e6      	bne.n	800b460 <UART_DMAReceiveCplt+0x1e>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b492:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b494:	681b      	ldr	r3, [r3, #0]
 800b496:	3308      	adds	r3, #8
 800b498:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b49a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b49c:	e853 3f00 	ldrex	r3, [r3]
 800b4a0:	623b      	str	r3, [r7, #32]
   return(result);
 800b4a2:	6a3b      	ldr	r3, [r7, #32]
 800b4a4:	f023 0301 	bic.w	r3, r3, #1
 800b4a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b4aa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b4ac:	681b      	ldr	r3, [r3, #0]
 800b4ae:	3308      	adds	r3, #8
 800b4b0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800b4b2:	633a      	str	r2, [r7, #48]	@ 0x30
 800b4b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b4b6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b4b8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b4ba:	e841 2300 	strex	r3, r2, [r1]
 800b4be:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b4c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b4c2:	2b00      	cmp	r3, #0
 800b4c4:	d1e5      	bne.n	800b492 <UART_DMAReceiveCplt+0x50>
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800b4c6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b4c8:	2220      	movs	r2, #32
 800b4ca:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b4ce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b4d0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b4d2:	2b01      	cmp	r3, #1
 800b4d4:	d118      	bne.n	800b508 <UART_DMAReceiveCplt+0xc6>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b4d6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b4d8:	681b      	ldr	r3, [r3, #0]
 800b4da:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b4dc:	693b      	ldr	r3, [r7, #16]
 800b4de:	e853 3f00 	ldrex	r3, [r3]
 800b4e2:	60fb      	str	r3, [r7, #12]
   return(result);
 800b4e4:	68fb      	ldr	r3, [r7, #12]
 800b4e6:	f023 0310 	bic.w	r3, r3, #16
 800b4ea:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b4ec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b4ee:	681b      	ldr	r3, [r3, #0]
 800b4f0:	461a      	mov	r2, r3
 800b4f2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b4f4:	61fb      	str	r3, [r7, #28]
 800b4f6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b4f8:	69b9      	ldr	r1, [r7, #24]
 800b4fa:	69fa      	ldr	r2, [r7, #28]
 800b4fc:	e841 2300 	strex	r3, r2, [r1]
 800b500:	617b      	str	r3, [r7, #20]
   return(result);
 800b502:	697b      	ldr	r3, [r7, #20]
 800b504:	2b00      	cmp	r3, #0
 800b506:	d1e6      	bne.n	800b4d6 <UART_DMAReceiveCplt+0x94>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b508:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b50a:	2200      	movs	r2, #0
 800b50c:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b50e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b510:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b512:	2b01      	cmp	r3, #1
 800b514:	d107      	bne.n	800b526 <UART_DMAReceiveCplt+0xe4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b516:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b518:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b51c:	4619      	mov	r1, r3
 800b51e:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 800b520:	f7ff fa7c 	bl	800aa1c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800b524:	e002      	b.n	800b52c <UART_DMAReceiveCplt+0xea>
    HAL_UART_RxCpltCallback(huart);
 800b526:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 800b528:	f7f6 f940 	bl	80017ac <HAL_UART_RxCpltCallback>
}
 800b52c:	bf00      	nop
 800b52e:	3758      	adds	r7, #88	@ 0x58
 800b530:	46bd      	mov	sp, r7
 800b532:	bd80      	pop	{r7, pc}

0800b534 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800b534:	b580      	push	{r7, lr}
 800b536:	b084      	sub	sp, #16
 800b538:	af00      	add	r7, sp, #0
 800b53a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b540:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800b542:	68fb      	ldr	r3, [r7, #12]
 800b544:	2201      	movs	r2, #1
 800b546:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b548:	68fb      	ldr	r3, [r7, #12]
 800b54a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b54c:	2b01      	cmp	r3, #1
 800b54e:	d109      	bne.n	800b564 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800b550:	68fb      	ldr	r3, [r7, #12]
 800b552:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b556:	085b      	lsrs	r3, r3, #1
 800b558:	b29b      	uxth	r3, r3
 800b55a:	4619      	mov	r1, r3
 800b55c:	68f8      	ldr	r0, [r7, #12]
 800b55e:	f7ff fa5d 	bl	800aa1c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800b562:	e002      	b.n	800b56a <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800b564:	68f8      	ldr	r0, [r7, #12]
 800b566:	f7ff fa45 	bl	800a9f4 <HAL_UART_RxHalfCpltCallback>
}
 800b56a:	bf00      	nop
 800b56c:	3710      	adds	r7, #16
 800b56e:	46bd      	mov	sp, r7
 800b570:	bd80      	pop	{r7, pc}

0800b572 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800b572:	b580      	push	{r7, lr}
 800b574:	b086      	sub	sp, #24
 800b576:	af00      	add	r7, sp, #0
 800b578:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b57a:	687b      	ldr	r3, [r7, #4]
 800b57c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b57e:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800b580:	697b      	ldr	r3, [r7, #20]
 800b582:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b586:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800b588:	697b      	ldr	r3, [r7, #20]
 800b58a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b58e:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800b590:	697b      	ldr	r3, [r7, #20]
 800b592:	681b      	ldr	r3, [r3, #0]
 800b594:	689b      	ldr	r3, [r3, #8]
 800b596:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b59a:	2b80      	cmp	r3, #128	@ 0x80
 800b59c:	d109      	bne.n	800b5b2 <UART_DMAError+0x40>
 800b59e:	693b      	ldr	r3, [r7, #16]
 800b5a0:	2b21      	cmp	r3, #33	@ 0x21
 800b5a2:	d106      	bne.n	800b5b2 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800b5a4:	697b      	ldr	r3, [r7, #20]
 800b5a6:	2200      	movs	r2, #0
 800b5a8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800b5ac:	6978      	ldr	r0, [r7, #20]
 800b5ae:	f7ff fea1 	bl	800b2f4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800b5b2:	697b      	ldr	r3, [r7, #20]
 800b5b4:	681b      	ldr	r3, [r3, #0]
 800b5b6:	689b      	ldr	r3, [r3, #8]
 800b5b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b5bc:	2b40      	cmp	r3, #64	@ 0x40
 800b5be:	d109      	bne.n	800b5d4 <UART_DMAError+0x62>
 800b5c0:	68fb      	ldr	r3, [r7, #12]
 800b5c2:	2b22      	cmp	r3, #34	@ 0x22
 800b5c4:	d106      	bne.n	800b5d4 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800b5c6:	697b      	ldr	r3, [r7, #20]
 800b5c8:	2200      	movs	r2, #0
 800b5ca:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800b5ce:	6978      	ldr	r0, [r7, #20]
 800b5d0:	f7ff fed1 	bl	800b376 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800b5d4:	697b      	ldr	r3, [r7, #20]
 800b5d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b5da:	f043 0210 	orr.w	r2, r3, #16
 800b5de:	697b      	ldr	r3, [r7, #20]
 800b5e0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b5e4:	6978      	ldr	r0, [r7, #20]
 800b5e6:	f7ff fa0f 	bl	800aa08 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b5ea:	bf00      	nop
 800b5ec:	3718      	adds	r7, #24
 800b5ee:	46bd      	mov	sp, r7
 800b5f0:	bd80      	pop	{r7, pc}

0800b5f2 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b5f2:	b580      	push	{r7, lr}
 800b5f4:	b084      	sub	sp, #16
 800b5f6:	af00      	add	r7, sp, #0
 800b5f8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b5fe:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800b600:	68fb      	ldr	r3, [r7, #12]
 800b602:	2200      	movs	r2, #0
 800b604:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b608:	68f8      	ldr	r0, [r7, #12]
 800b60a:	f7ff f9fd 	bl	800aa08 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b60e:	bf00      	nop
 800b610:	3710      	adds	r7, #16
 800b612:	46bd      	mov	sp, r7
 800b614:	bd80      	pop	{r7, pc}

0800b616 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800b616:	b580      	push	{r7, lr}
 800b618:	b088      	sub	sp, #32
 800b61a:	af00      	add	r7, sp, #0
 800b61c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800b61e:	687b      	ldr	r3, [r7, #4]
 800b620:	681b      	ldr	r3, [r3, #0]
 800b622:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b624:	68fb      	ldr	r3, [r7, #12]
 800b626:	e853 3f00 	ldrex	r3, [r3]
 800b62a:	60bb      	str	r3, [r7, #8]
   return(result);
 800b62c:	68bb      	ldr	r3, [r7, #8]
 800b62e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b632:	61fb      	str	r3, [r7, #28]
 800b634:	687b      	ldr	r3, [r7, #4]
 800b636:	681b      	ldr	r3, [r3, #0]
 800b638:	461a      	mov	r2, r3
 800b63a:	69fb      	ldr	r3, [r7, #28]
 800b63c:	61bb      	str	r3, [r7, #24]
 800b63e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b640:	6979      	ldr	r1, [r7, #20]
 800b642:	69ba      	ldr	r2, [r7, #24]
 800b644:	e841 2300 	strex	r3, r2, [r1]
 800b648:	613b      	str	r3, [r7, #16]
   return(result);
 800b64a:	693b      	ldr	r3, [r7, #16]
 800b64c:	2b00      	cmp	r3, #0
 800b64e:	d1e6      	bne.n	800b61e <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	2220      	movs	r2, #32
 800b654:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	2200      	movs	r2, #0
 800b65c:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800b65e:	6878      	ldr	r0, [r7, #4]
 800b660:	f7ff f9be 	bl	800a9e0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b664:	bf00      	nop
 800b666:	3720      	adds	r7, #32
 800b668:	46bd      	mov	sp, r7
 800b66a:	bd80      	pop	{r7, pc}

0800b66c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800b66c:	b480      	push	{r7}
 800b66e:	b083      	sub	sp, #12
 800b670:	af00      	add	r7, sp, #0
 800b672:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800b674:	bf00      	nop
 800b676:	370c      	adds	r7, #12
 800b678:	46bd      	mov	sp, r7
 800b67a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b67e:	4770      	bx	lr

0800b680 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800b680:	b480      	push	{r7}
 800b682:	b083      	sub	sp, #12
 800b684:	af00      	add	r7, sp, #0
 800b686:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800b688:	bf00      	nop
 800b68a:	370c      	adds	r7, #12
 800b68c:	46bd      	mov	sp, r7
 800b68e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b692:	4770      	bx	lr

0800b694 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800b694:	b480      	push	{r7}
 800b696:	b083      	sub	sp, #12
 800b698:	af00      	add	r7, sp, #0
 800b69a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800b69c:	bf00      	nop
 800b69e:	370c      	adds	r7, #12
 800b6a0:	46bd      	mov	sp, r7
 800b6a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6a6:	4770      	bx	lr

0800b6a8 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800b6a8:	b480      	push	{r7}
 800b6aa:	b085      	sub	sp, #20
 800b6ac:	af00      	add	r7, sp, #0
 800b6ae:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b6b0:	687b      	ldr	r3, [r7, #4]
 800b6b2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b6b6:	2b01      	cmp	r3, #1
 800b6b8:	d101      	bne.n	800b6be <HAL_UARTEx_DisableFifoMode+0x16>
 800b6ba:	2302      	movs	r3, #2
 800b6bc:	e027      	b.n	800b70e <HAL_UARTEx_DisableFifoMode+0x66>
 800b6be:	687b      	ldr	r3, [r7, #4]
 800b6c0:	2201      	movs	r2, #1
 800b6c2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b6c6:	687b      	ldr	r3, [r7, #4]
 800b6c8:	2224      	movs	r2, #36	@ 0x24
 800b6ca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b6ce:	687b      	ldr	r3, [r7, #4]
 800b6d0:	681b      	ldr	r3, [r3, #0]
 800b6d2:	681b      	ldr	r3, [r3, #0]
 800b6d4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b6d6:	687b      	ldr	r3, [r7, #4]
 800b6d8:	681b      	ldr	r3, [r3, #0]
 800b6da:	681a      	ldr	r2, [r3, #0]
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	681b      	ldr	r3, [r3, #0]
 800b6e0:	f022 0201 	bic.w	r2, r2, #1
 800b6e4:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800b6e6:	68fb      	ldr	r3, [r7, #12]
 800b6e8:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800b6ec:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800b6ee:	687b      	ldr	r3, [r7, #4]
 800b6f0:	2200      	movs	r2, #0
 800b6f2:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b6f4:	687b      	ldr	r3, [r7, #4]
 800b6f6:	681b      	ldr	r3, [r3, #0]
 800b6f8:	68fa      	ldr	r2, [r7, #12]
 800b6fa:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b6fc:	687b      	ldr	r3, [r7, #4]
 800b6fe:	2220      	movs	r2, #32
 800b700:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b704:	687b      	ldr	r3, [r7, #4]
 800b706:	2200      	movs	r2, #0
 800b708:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b70c:	2300      	movs	r3, #0
}
 800b70e:	4618      	mov	r0, r3
 800b710:	3714      	adds	r7, #20
 800b712:	46bd      	mov	sp, r7
 800b714:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b718:	4770      	bx	lr

0800b71a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b71a:	b580      	push	{r7, lr}
 800b71c:	b084      	sub	sp, #16
 800b71e:	af00      	add	r7, sp, #0
 800b720:	6078      	str	r0, [r7, #4]
 800b722:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b724:	687b      	ldr	r3, [r7, #4]
 800b726:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b72a:	2b01      	cmp	r3, #1
 800b72c:	d101      	bne.n	800b732 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800b72e:	2302      	movs	r3, #2
 800b730:	e02d      	b.n	800b78e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800b732:	687b      	ldr	r3, [r7, #4]
 800b734:	2201      	movs	r2, #1
 800b736:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b73a:	687b      	ldr	r3, [r7, #4]
 800b73c:	2224      	movs	r2, #36	@ 0x24
 800b73e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	681b      	ldr	r3, [r3, #0]
 800b746:	681b      	ldr	r3, [r3, #0]
 800b748:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b74a:	687b      	ldr	r3, [r7, #4]
 800b74c:	681b      	ldr	r3, [r3, #0]
 800b74e:	681a      	ldr	r2, [r3, #0]
 800b750:	687b      	ldr	r3, [r7, #4]
 800b752:	681b      	ldr	r3, [r3, #0]
 800b754:	f022 0201 	bic.w	r2, r2, #1
 800b758:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800b75a:	687b      	ldr	r3, [r7, #4]
 800b75c:	681b      	ldr	r3, [r3, #0]
 800b75e:	689b      	ldr	r3, [r3, #8]
 800b760:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	681b      	ldr	r3, [r3, #0]
 800b768:	683a      	ldr	r2, [r7, #0]
 800b76a:	430a      	orrs	r2, r1
 800b76c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b76e:	6878      	ldr	r0, [r7, #4]
 800b770:	f000 f850 	bl	800b814 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b774:	687b      	ldr	r3, [r7, #4]
 800b776:	681b      	ldr	r3, [r3, #0]
 800b778:	68fa      	ldr	r2, [r7, #12]
 800b77a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b77c:	687b      	ldr	r3, [r7, #4]
 800b77e:	2220      	movs	r2, #32
 800b780:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	2200      	movs	r2, #0
 800b788:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b78c:	2300      	movs	r3, #0
}
 800b78e:	4618      	mov	r0, r3
 800b790:	3710      	adds	r7, #16
 800b792:	46bd      	mov	sp, r7
 800b794:	bd80      	pop	{r7, pc}

0800b796 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b796:	b580      	push	{r7, lr}
 800b798:	b084      	sub	sp, #16
 800b79a:	af00      	add	r7, sp, #0
 800b79c:	6078      	str	r0, [r7, #4]
 800b79e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b7a0:	687b      	ldr	r3, [r7, #4]
 800b7a2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b7a6:	2b01      	cmp	r3, #1
 800b7a8:	d101      	bne.n	800b7ae <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800b7aa:	2302      	movs	r3, #2
 800b7ac:	e02d      	b.n	800b80a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800b7ae:	687b      	ldr	r3, [r7, #4]
 800b7b0:	2201      	movs	r2, #1
 800b7b2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b7b6:	687b      	ldr	r3, [r7, #4]
 800b7b8:	2224      	movs	r2, #36	@ 0x24
 800b7ba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b7be:	687b      	ldr	r3, [r7, #4]
 800b7c0:	681b      	ldr	r3, [r3, #0]
 800b7c2:	681b      	ldr	r3, [r3, #0]
 800b7c4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b7c6:	687b      	ldr	r3, [r7, #4]
 800b7c8:	681b      	ldr	r3, [r3, #0]
 800b7ca:	681a      	ldr	r2, [r3, #0]
 800b7cc:	687b      	ldr	r3, [r7, #4]
 800b7ce:	681b      	ldr	r3, [r3, #0]
 800b7d0:	f022 0201 	bic.w	r2, r2, #1
 800b7d4:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800b7d6:	687b      	ldr	r3, [r7, #4]
 800b7d8:	681b      	ldr	r3, [r3, #0]
 800b7da:	689b      	ldr	r3, [r3, #8]
 800b7dc:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800b7e0:	687b      	ldr	r3, [r7, #4]
 800b7e2:	681b      	ldr	r3, [r3, #0]
 800b7e4:	683a      	ldr	r2, [r7, #0]
 800b7e6:	430a      	orrs	r2, r1
 800b7e8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b7ea:	6878      	ldr	r0, [r7, #4]
 800b7ec:	f000 f812 	bl	800b814 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b7f0:	687b      	ldr	r3, [r7, #4]
 800b7f2:	681b      	ldr	r3, [r3, #0]
 800b7f4:	68fa      	ldr	r2, [r7, #12]
 800b7f6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	2220      	movs	r2, #32
 800b7fc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b800:	687b      	ldr	r3, [r7, #4]
 800b802:	2200      	movs	r2, #0
 800b804:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b808:	2300      	movs	r3, #0
}
 800b80a:	4618      	mov	r0, r3
 800b80c:	3710      	adds	r7, #16
 800b80e:	46bd      	mov	sp, r7
 800b810:	bd80      	pop	{r7, pc}
	...

0800b814 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800b814:	b480      	push	{r7}
 800b816:	b085      	sub	sp, #20
 800b818:	af00      	add	r7, sp, #0
 800b81a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800b81c:	687b      	ldr	r3, [r7, #4]
 800b81e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b820:	2b00      	cmp	r3, #0
 800b822:	d108      	bne.n	800b836 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800b824:	687b      	ldr	r3, [r7, #4]
 800b826:	2201      	movs	r2, #1
 800b828:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800b82c:	687b      	ldr	r3, [r7, #4]
 800b82e:	2201      	movs	r2, #1
 800b830:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800b834:	e031      	b.n	800b89a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800b836:	2308      	movs	r3, #8
 800b838:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800b83a:	2308      	movs	r3, #8
 800b83c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800b83e:	687b      	ldr	r3, [r7, #4]
 800b840:	681b      	ldr	r3, [r3, #0]
 800b842:	689b      	ldr	r3, [r3, #8]
 800b844:	0e5b      	lsrs	r3, r3, #25
 800b846:	b2db      	uxtb	r3, r3
 800b848:	f003 0307 	and.w	r3, r3, #7
 800b84c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800b84e:	687b      	ldr	r3, [r7, #4]
 800b850:	681b      	ldr	r3, [r3, #0]
 800b852:	689b      	ldr	r3, [r3, #8]
 800b854:	0f5b      	lsrs	r3, r3, #29
 800b856:	b2db      	uxtb	r3, r3
 800b858:	f003 0307 	and.w	r3, r3, #7
 800b85c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b85e:	7bbb      	ldrb	r3, [r7, #14]
 800b860:	7b3a      	ldrb	r2, [r7, #12]
 800b862:	4911      	ldr	r1, [pc, #68]	@ (800b8a8 <UARTEx_SetNbDataToProcess+0x94>)
 800b864:	5c8a      	ldrb	r2, [r1, r2]
 800b866:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800b86a:	7b3a      	ldrb	r2, [r7, #12]
 800b86c:	490f      	ldr	r1, [pc, #60]	@ (800b8ac <UARTEx_SetNbDataToProcess+0x98>)
 800b86e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b870:	fb93 f3f2 	sdiv	r3, r3, r2
 800b874:	b29a      	uxth	r2, r3
 800b876:	687b      	ldr	r3, [r7, #4]
 800b878:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b87c:	7bfb      	ldrb	r3, [r7, #15]
 800b87e:	7b7a      	ldrb	r2, [r7, #13]
 800b880:	4909      	ldr	r1, [pc, #36]	@ (800b8a8 <UARTEx_SetNbDataToProcess+0x94>)
 800b882:	5c8a      	ldrb	r2, [r1, r2]
 800b884:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800b888:	7b7a      	ldrb	r2, [r7, #13]
 800b88a:	4908      	ldr	r1, [pc, #32]	@ (800b8ac <UARTEx_SetNbDataToProcess+0x98>)
 800b88c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b88e:	fb93 f3f2 	sdiv	r3, r3, r2
 800b892:	b29a      	uxth	r2, r3
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800b89a:	bf00      	nop
 800b89c:	3714      	adds	r7, #20
 800b89e:	46bd      	mov	sp, r7
 800b8a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8a4:	4770      	bx	lr
 800b8a6:	bf00      	nop
 800b8a8:	0800c8e0 	.word	0x0800c8e0
 800b8ac:	0800c8e8 	.word	0x0800c8e8

0800b8b0 <std>:
 800b8b0:	2300      	movs	r3, #0
 800b8b2:	b510      	push	{r4, lr}
 800b8b4:	4604      	mov	r4, r0
 800b8b6:	6083      	str	r3, [r0, #8]
 800b8b8:	8181      	strh	r1, [r0, #12]
 800b8ba:	4619      	mov	r1, r3
 800b8bc:	6643      	str	r3, [r0, #100]	@ 0x64
 800b8be:	81c2      	strh	r2, [r0, #14]
 800b8c0:	2208      	movs	r2, #8
 800b8c2:	6183      	str	r3, [r0, #24]
 800b8c4:	e9c0 3300 	strd	r3, r3, [r0]
 800b8c8:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b8cc:	305c      	adds	r0, #92	@ 0x5c
 800b8ce:	f000 f9f9 	bl	800bcc4 <memset>
 800b8d2:	4b0d      	ldr	r3, [pc, #52]	@ (800b908 <std+0x58>)
 800b8d4:	6224      	str	r4, [r4, #32]
 800b8d6:	6263      	str	r3, [r4, #36]	@ 0x24
 800b8d8:	4b0c      	ldr	r3, [pc, #48]	@ (800b90c <std+0x5c>)
 800b8da:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b8dc:	4b0c      	ldr	r3, [pc, #48]	@ (800b910 <std+0x60>)
 800b8de:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b8e0:	4b0c      	ldr	r3, [pc, #48]	@ (800b914 <std+0x64>)
 800b8e2:	6323      	str	r3, [r4, #48]	@ 0x30
 800b8e4:	4b0c      	ldr	r3, [pc, #48]	@ (800b918 <std+0x68>)
 800b8e6:	429c      	cmp	r4, r3
 800b8e8:	d006      	beq.n	800b8f8 <std+0x48>
 800b8ea:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800b8ee:	4294      	cmp	r4, r2
 800b8f0:	d002      	beq.n	800b8f8 <std+0x48>
 800b8f2:	33d0      	adds	r3, #208	@ 0xd0
 800b8f4:	429c      	cmp	r4, r3
 800b8f6:	d105      	bne.n	800b904 <std+0x54>
 800b8f8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800b8fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b900:	f000 ba58 	b.w	800bdb4 <__retarget_lock_init_recursive>
 800b904:	bd10      	pop	{r4, pc}
 800b906:	bf00      	nop
 800b908:	0800bb15 	.word	0x0800bb15
 800b90c:	0800bb37 	.word	0x0800bb37
 800b910:	0800bb6f 	.word	0x0800bb6f
 800b914:	0800bb93 	.word	0x0800bb93
 800b918:	20000464 	.word	0x20000464

0800b91c <stdio_exit_handler>:
 800b91c:	4a02      	ldr	r2, [pc, #8]	@ (800b928 <stdio_exit_handler+0xc>)
 800b91e:	4903      	ldr	r1, [pc, #12]	@ (800b92c <stdio_exit_handler+0x10>)
 800b920:	4803      	ldr	r0, [pc, #12]	@ (800b930 <stdio_exit_handler+0x14>)
 800b922:	f000 b869 	b.w	800b9f8 <_fwalk_sglue>
 800b926:	bf00      	nop
 800b928:	20000090 	.word	0x20000090
 800b92c:	0800c65d 	.word	0x0800c65d
 800b930:	200000a0 	.word	0x200000a0

0800b934 <cleanup_stdio>:
 800b934:	6841      	ldr	r1, [r0, #4]
 800b936:	4b0c      	ldr	r3, [pc, #48]	@ (800b968 <cleanup_stdio+0x34>)
 800b938:	4299      	cmp	r1, r3
 800b93a:	b510      	push	{r4, lr}
 800b93c:	4604      	mov	r4, r0
 800b93e:	d001      	beq.n	800b944 <cleanup_stdio+0x10>
 800b940:	f000 fe8c 	bl	800c65c <_fflush_r>
 800b944:	68a1      	ldr	r1, [r4, #8]
 800b946:	4b09      	ldr	r3, [pc, #36]	@ (800b96c <cleanup_stdio+0x38>)
 800b948:	4299      	cmp	r1, r3
 800b94a:	d002      	beq.n	800b952 <cleanup_stdio+0x1e>
 800b94c:	4620      	mov	r0, r4
 800b94e:	f000 fe85 	bl	800c65c <_fflush_r>
 800b952:	68e1      	ldr	r1, [r4, #12]
 800b954:	4b06      	ldr	r3, [pc, #24]	@ (800b970 <cleanup_stdio+0x3c>)
 800b956:	4299      	cmp	r1, r3
 800b958:	d004      	beq.n	800b964 <cleanup_stdio+0x30>
 800b95a:	4620      	mov	r0, r4
 800b95c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b960:	f000 be7c 	b.w	800c65c <_fflush_r>
 800b964:	bd10      	pop	{r4, pc}
 800b966:	bf00      	nop
 800b968:	20000464 	.word	0x20000464
 800b96c:	200004cc 	.word	0x200004cc
 800b970:	20000534 	.word	0x20000534

0800b974 <global_stdio_init.part.0>:
 800b974:	b510      	push	{r4, lr}
 800b976:	4b0b      	ldr	r3, [pc, #44]	@ (800b9a4 <global_stdio_init.part.0+0x30>)
 800b978:	2104      	movs	r1, #4
 800b97a:	4c0b      	ldr	r4, [pc, #44]	@ (800b9a8 <global_stdio_init.part.0+0x34>)
 800b97c:	4a0b      	ldr	r2, [pc, #44]	@ (800b9ac <global_stdio_init.part.0+0x38>)
 800b97e:	4620      	mov	r0, r4
 800b980:	601a      	str	r2, [r3, #0]
 800b982:	2200      	movs	r2, #0
 800b984:	f7ff ff94 	bl	800b8b0 <std>
 800b988:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800b98c:	2201      	movs	r2, #1
 800b98e:	2109      	movs	r1, #9
 800b990:	f7ff ff8e 	bl	800b8b0 <std>
 800b994:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800b998:	2202      	movs	r2, #2
 800b99a:	2112      	movs	r1, #18
 800b99c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b9a0:	f7ff bf86 	b.w	800b8b0 <std>
 800b9a4:	2000059c 	.word	0x2000059c
 800b9a8:	20000464 	.word	0x20000464
 800b9ac:	0800b91d 	.word	0x0800b91d

0800b9b0 <__sfp_lock_acquire>:
 800b9b0:	4801      	ldr	r0, [pc, #4]	@ (800b9b8 <__sfp_lock_acquire+0x8>)
 800b9b2:	f000 ba00 	b.w	800bdb6 <__retarget_lock_acquire_recursive>
 800b9b6:	bf00      	nop
 800b9b8:	200005a5 	.word	0x200005a5

0800b9bc <__sfp_lock_release>:
 800b9bc:	4801      	ldr	r0, [pc, #4]	@ (800b9c4 <__sfp_lock_release+0x8>)
 800b9be:	f000 b9fb 	b.w	800bdb8 <__retarget_lock_release_recursive>
 800b9c2:	bf00      	nop
 800b9c4:	200005a5 	.word	0x200005a5

0800b9c8 <__sinit>:
 800b9c8:	b510      	push	{r4, lr}
 800b9ca:	4604      	mov	r4, r0
 800b9cc:	f7ff fff0 	bl	800b9b0 <__sfp_lock_acquire>
 800b9d0:	6a23      	ldr	r3, [r4, #32]
 800b9d2:	b11b      	cbz	r3, 800b9dc <__sinit+0x14>
 800b9d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b9d8:	f7ff bff0 	b.w	800b9bc <__sfp_lock_release>
 800b9dc:	4b04      	ldr	r3, [pc, #16]	@ (800b9f0 <__sinit+0x28>)
 800b9de:	6223      	str	r3, [r4, #32]
 800b9e0:	4b04      	ldr	r3, [pc, #16]	@ (800b9f4 <__sinit+0x2c>)
 800b9e2:	681b      	ldr	r3, [r3, #0]
 800b9e4:	2b00      	cmp	r3, #0
 800b9e6:	d1f5      	bne.n	800b9d4 <__sinit+0xc>
 800b9e8:	f7ff ffc4 	bl	800b974 <global_stdio_init.part.0>
 800b9ec:	e7f2      	b.n	800b9d4 <__sinit+0xc>
 800b9ee:	bf00      	nop
 800b9f0:	0800b935 	.word	0x0800b935
 800b9f4:	2000059c 	.word	0x2000059c

0800b9f8 <_fwalk_sglue>:
 800b9f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b9fc:	4607      	mov	r7, r0
 800b9fe:	4688      	mov	r8, r1
 800ba00:	4614      	mov	r4, r2
 800ba02:	2600      	movs	r6, #0
 800ba04:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ba08:	f1b9 0901 	subs.w	r9, r9, #1
 800ba0c:	d505      	bpl.n	800ba1a <_fwalk_sglue+0x22>
 800ba0e:	6824      	ldr	r4, [r4, #0]
 800ba10:	2c00      	cmp	r4, #0
 800ba12:	d1f7      	bne.n	800ba04 <_fwalk_sglue+0xc>
 800ba14:	4630      	mov	r0, r6
 800ba16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ba1a:	89ab      	ldrh	r3, [r5, #12]
 800ba1c:	2b01      	cmp	r3, #1
 800ba1e:	d907      	bls.n	800ba30 <_fwalk_sglue+0x38>
 800ba20:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ba24:	3301      	adds	r3, #1
 800ba26:	d003      	beq.n	800ba30 <_fwalk_sglue+0x38>
 800ba28:	4629      	mov	r1, r5
 800ba2a:	4638      	mov	r0, r7
 800ba2c:	47c0      	blx	r8
 800ba2e:	4306      	orrs	r6, r0
 800ba30:	3568      	adds	r5, #104	@ 0x68
 800ba32:	e7e9      	b.n	800ba08 <_fwalk_sglue+0x10>

0800ba34 <iprintf>:
 800ba34:	b40f      	push	{r0, r1, r2, r3}
 800ba36:	b507      	push	{r0, r1, r2, lr}
 800ba38:	4906      	ldr	r1, [pc, #24]	@ (800ba54 <iprintf+0x20>)
 800ba3a:	ab04      	add	r3, sp, #16
 800ba3c:	6808      	ldr	r0, [r1, #0]
 800ba3e:	f853 2b04 	ldr.w	r2, [r3], #4
 800ba42:	6881      	ldr	r1, [r0, #8]
 800ba44:	9301      	str	r3, [sp, #4]
 800ba46:	f000 fadb 	bl	800c000 <_vfiprintf_r>
 800ba4a:	b003      	add	sp, #12
 800ba4c:	f85d eb04 	ldr.w	lr, [sp], #4
 800ba50:	b004      	add	sp, #16
 800ba52:	4770      	bx	lr
 800ba54:	2000009c 	.word	0x2000009c

0800ba58 <_puts_r>:
 800ba58:	6a03      	ldr	r3, [r0, #32]
 800ba5a:	b570      	push	{r4, r5, r6, lr}
 800ba5c:	4605      	mov	r5, r0
 800ba5e:	460e      	mov	r6, r1
 800ba60:	6884      	ldr	r4, [r0, #8]
 800ba62:	b90b      	cbnz	r3, 800ba68 <_puts_r+0x10>
 800ba64:	f7ff ffb0 	bl	800b9c8 <__sinit>
 800ba68:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ba6a:	07db      	lsls	r3, r3, #31
 800ba6c:	d405      	bmi.n	800ba7a <_puts_r+0x22>
 800ba6e:	89a3      	ldrh	r3, [r4, #12]
 800ba70:	0598      	lsls	r0, r3, #22
 800ba72:	d402      	bmi.n	800ba7a <_puts_r+0x22>
 800ba74:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ba76:	f000 f99e 	bl	800bdb6 <__retarget_lock_acquire_recursive>
 800ba7a:	89a3      	ldrh	r3, [r4, #12]
 800ba7c:	0719      	lsls	r1, r3, #28
 800ba7e:	d502      	bpl.n	800ba86 <_puts_r+0x2e>
 800ba80:	6923      	ldr	r3, [r4, #16]
 800ba82:	2b00      	cmp	r3, #0
 800ba84:	d135      	bne.n	800baf2 <_puts_r+0x9a>
 800ba86:	4621      	mov	r1, r4
 800ba88:	4628      	mov	r0, r5
 800ba8a:	f000 f8c5 	bl	800bc18 <__swsetup_r>
 800ba8e:	b380      	cbz	r0, 800baf2 <_puts_r+0x9a>
 800ba90:	f04f 35ff 	mov.w	r5, #4294967295
 800ba94:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ba96:	07da      	lsls	r2, r3, #31
 800ba98:	d405      	bmi.n	800baa6 <_puts_r+0x4e>
 800ba9a:	89a3      	ldrh	r3, [r4, #12]
 800ba9c:	059b      	lsls	r3, r3, #22
 800ba9e:	d402      	bmi.n	800baa6 <_puts_r+0x4e>
 800baa0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800baa2:	f000 f989 	bl	800bdb8 <__retarget_lock_release_recursive>
 800baa6:	4628      	mov	r0, r5
 800baa8:	bd70      	pop	{r4, r5, r6, pc}
 800baaa:	2b00      	cmp	r3, #0
 800baac:	da04      	bge.n	800bab8 <_puts_r+0x60>
 800baae:	69a2      	ldr	r2, [r4, #24]
 800bab0:	429a      	cmp	r2, r3
 800bab2:	dc17      	bgt.n	800bae4 <_puts_r+0x8c>
 800bab4:	290a      	cmp	r1, #10
 800bab6:	d015      	beq.n	800bae4 <_puts_r+0x8c>
 800bab8:	6823      	ldr	r3, [r4, #0]
 800baba:	1c5a      	adds	r2, r3, #1
 800babc:	6022      	str	r2, [r4, #0]
 800babe:	7019      	strb	r1, [r3, #0]
 800bac0:	68a3      	ldr	r3, [r4, #8]
 800bac2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800bac6:	3b01      	subs	r3, #1
 800bac8:	60a3      	str	r3, [r4, #8]
 800baca:	2900      	cmp	r1, #0
 800bacc:	d1ed      	bne.n	800baaa <_puts_r+0x52>
 800bace:	2b00      	cmp	r3, #0
 800bad0:	da11      	bge.n	800baf6 <_puts_r+0x9e>
 800bad2:	4622      	mov	r2, r4
 800bad4:	210a      	movs	r1, #10
 800bad6:	4628      	mov	r0, r5
 800bad8:	f000 f85f 	bl	800bb9a <__swbuf_r>
 800badc:	3001      	adds	r0, #1
 800bade:	d0d7      	beq.n	800ba90 <_puts_r+0x38>
 800bae0:	250a      	movs	r5, #10
 800bae2:	e7d7      	b.n	800ba94 <_puts_r+0x3c>
 800bae4:	4622      	mov	r2, r4
 800bae6:	4628      	mov	r0, r5
 800bae8:	f000 f857 	bl	800bb9a <__swbuf_r>
 800baec:	3001      	adds	r0, #1
 800baee:	d1e7      	bne.n	800bac0 <_puts_r+0x68>
 800baf0:	e7ce      	b.n	800ba90 <_puts_r+0x38>
 800baf2:	3e01      	subs	r6, #1
 800baf4:	e7e4      	b.n	800bac0 <_puts_r+0x68>
 800baf6:	6823      	ldr	r3, [r4, #0]
 800baf8:	1c5a      	adds	r2, r3, #1
 800bafa:	6022      	str	r2, [r4, #0]
 800bafc:	220a      	movs	r2, #10
 800bafe:	701a      	strb	r2, [r3, #0]
 800bb00:	e7ee      	b.n	800bae0 <_puts_r+0x88>
	...

0800bb04 <puts>:
 800bb04:	4b02      	ldr	r3, [pc, #8]	@ (800bb10 <puts+0xc>)
 800bb06:	4601      	mov	r1, r0
 800bb08:	6818      	ldr	r0, [r3, #0]
 800bb0a:	f7ff bfa5 	b.w	800ba58 <_puts_r>
 800bb0e:	bf00      	nop
 800bb10:	2000009c 	.word	0x2000009c

0800bb14 <__sread>:
 800bb14:	b510      	push	{r4, lr}
 800bb16:	460c      	mov	r4, r1
 800bb18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bb1c:	f000 f8fc 	bl	800bd18 <_read_r>
 800bb20:	2800      	cmp	r0, #0
 800bb22:	bfab      	itete	ge
 800bb24:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800bb26:	89a3      	ldrhlt	r3, [r4, #12]
 800bb28:	181b      	addge	r3, r3, r0
 800bb2a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800bb2e:	bfac      	ite	ge
 800bb30:	6563      	strge	r3, [r4, #84]	@ 0x54
 800bb32:	81a3      	strhlt	r3, [r4, #12]
 800bb34:	bd10      	pop	{r4, pc}

0800bb36 <__swrite>:
 800bb36:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bb3a:	461f      	mov	r7, r3
 800bb3c:	898b      	ldrh	r3, [r1, #12]
 800bb3e:	4605      	mov	r5, r0
 800bb40:	460c      	mov	r4, r1
 800bb42:	05db      	lsls	r3, r3, #23
 800bb44:	4616      	mov	r6, r2
 800bb46:	d505      	bpl.n	800bb54 <__swrite+0x1e>
 800bb48:	2302      	movs	r3, #2
 800bb4a:	2200      	movs	r2, #0
 800bb4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bb50:	f000 f8d0 	bl	800bcf4 <_lseek_r>
 800bb54:	89a3      	ldrh	r3, [r4, #12]
 800bb56:	4632      	mov	r2, r6
 800bb58:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bb5c:	4628      	mov	r0, r5
 800bb5e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800bb62:	81a3      	strh	r3, [r4, #12]
 800bb64:	463b      	mov	r3, r7
 800bb66:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bb6a:	f000 b8e7 	b.w	800bd3c <_write_r>

0800bb6e <__sseek>:
 800bb6e:	b510      	push	{r4, lr}
 800bb70:	460c      	mov	r4, r1
 800bb72:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bb76:	f000 f8bd 	bl	800bcf4 <_lseek_r>
 800bb7a:	1c43      	adds	r3, r0, #1
 800bb7c:	89a3      	ldrh	r3, [r4, #12]
 800bb7e:	bf15      	itete	ne
 800bb80:	6560      	strne	r0, [r4, #84]	@ 0x54
 800bb82:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800bb86:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800bb8a:	81a3      	strheq	r3, [r4, #12]
 800bb8c:	bf18      	it	ne
 800bb8e:	81a3      	strhne	r3, [r4, #12]
 800bb90:	bd10      	pop	{r4, pc}

0800bb92 <__sclose>:
 800bb92:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bb96:	f000 b89d 	b.w	800bcd4 <_close_r>

0800bb9a <__swbuf_r>:
 800bb9a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bb9c:	460e      	mov	r6, r1
 800bb9e:	4614      	mov	r4, r2
 800bba0:	4605      	mov	r5, r0
 800bba2:	b118      	cbz	r0, 800bbac <__swbuf_r+0x12>
 800bba4:	6a03      	ldr	r3, [r0, #32]
 800bba6:	b90b      	cbnz	r3, 800bbac <__swbuf_r+0x12>
 800bba8:	f7ff ff0e 	bl	800b9c8 <__sinit>
 800bbac:	69a3      	ldr	r3, [r4, #24]
 800bbae:	60a3      	str	r3, [r4, #8]
 800bbb0:	89a3      	ldrh	r3, [r4, #12]
 800bbb2:	071a      	lsls	r2, r3, #28
 800bbb4:	d501      	bpl.n	800bbba <__swbuf_r+0x20>
 800bbb6:	6923      	ldr	r3, [r4, #16]
 800bbb8:	b943      	cbnz	r3, 800bbcc <__swbuf_r+0x32>
 800bbba:	4621      	mov	r1, r4
 800bbbc:	4628      	mov	r0, r5
 800bbbe:	f000 f82b 	bl	800bc18 <__swsetup_r>
 800bbc2:	b118      	cbz	r0, 800bbcc <__swbuf_r+0x32>
 800bbc4:	f04f 37ff 	mov.w	r7, #4294967295
 800bbc8:	4638      	mov	r0, r7
 800bbca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bbcc:	6823      	ldr	r3, [r4, #0]
 800bbce:	b2f6      	uxtb	r6, r6
 800bbd0:	6922      	ldr	r2, [r4, #16]
 800bbd2:	4637      	mov	r7, r6
 800bbd4:	1a98      	subs	r0, r3, r2
 800bbd6:	6963      	ldr	r3, [r4, #20]
 800bbd8:	4283      	cmp	r3, r0
 800bbda:	dc05      	bgt.n	800bbe8 <__swbuf_r+0x4e>
 800bbdc:	4621      	mov	r1, r4
 800bbde:	4628      	mov	r0, r5
 800bbe0:	f000 fd3c 	bl	800c65c <_fflush_r>
 800bbe4:	2800      	cmp	r0, #0
 800bbe6:	d1ed      	bne.n	800bbc4 <__swbuf_r+0x2a>
 800bbe8:	68a3      	ldr	r3, [r4, #8]
 800bbea:	3b01      	subs	r3, #1
 800bbec:	60a3      	str	r3, [r4, #8]
 800bbee:	6823      	ldr	r3, [r4, #0]
 800bbf0:	1c5a      	adds	r2, r3, #1
 800bbf2:	6022      	str	r2, [r4, #0]
 800bbf4:	701e      	strb	r6, [r3, #0]
 800bbf6:	1c43      	adds	r3, r0, #1
 800bbf8:	6962      	ldr	r2, [r4, #20]
 800bbfa:	429a      	cmp	r2, r3
 800bbfc:	d004      	beq.n	800bc08 <__swbuf_r+0x6e>
 800bbfe:	89a3      	ldrh	r3, [r4, #12]
 800bc00:	07db      	lsls	r3, r3, #31
 800bc02:	d5e1      	bpl.n	800bbc8 <__swbuf_r+0x2e>
 800bc04:	2e0a      	cmp	r6, #10
 800bc06:	d1df      	bne.n	800bbc8 <__swbuf_r+0x2e>
 800bc08:	4621      	mov	r1, r4
 800bc0a:	4628      	mov	r0, r5
 800bc0c:	f000 fd26 	bl	800c65c <_fflush_r>
 800bc10:	2800      	cmp	r0, #0
 800bc12:	d0d9      	beq.n	800bbc8 <__swbuf_r+0x2e>
 800bc14:	e7d6      	b.n	800bbc4 <__swbuf_r+0x2a>
	...

0800bc18 <__swsetup_r>:
 800bc18:	b538      	push	{r3, r4, r5, lr}
 800bc1a:	4b29      	ldr	r3, [pc, #164]	@ (800bcc0 <__swsetup_r+0xa8>)
 800bc1c:	4605      	mov	r5, r0
 800bc1e:	460c      	mov	r4, r1
 800bc20:	6818      	ldr	r0, [r3, #0]
 800bc22:	b118      	cbz	r0, 800bc2c <__swsetup_r+0x14>
 800bc24:	6a03      	ldr	r3, [r0, #32]
 800bc26:	b90b      	cbnz	r3, 800bc2c <__swsetup_r+0x14>
 800bc28:	f7ff fece 	bl	800b9c8 <__sinit>
 800bc2c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bc30:	0719      	lsls	r1, r3, #28
 800bc32:	d422      	bmi.n	800bc7a <__swsetup_r+0x62>
 800bc34:	06da      	lsls	r2, r3, #27
 800bc36:	d407      	bmi.n	800bc48 <__swsetup_r+0x30>
 800bc38:	2209      	movs	r2, #9
 800bc3a:	602a      	str	r2, [r5, #0]
 800bc3c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bc40:	f04f 30ff 	mov.w	r0, #4294967295
 800bc44:	81a3      	strh	r3, [r4, #12]
 800bc46:	e033      	b.n	800bcb0 <__swsetup_r+0x98>
 800bc48:	0758      	lsls	r0, r3, #29
 800bc4a:	d512      	bpl.n	800bc72 <__swsetup_r+0x5a>
 800bc4c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bc4e:	b141      	cbz	r1, 800bc62 <__swsetup_r+0x4a>
 800bc50:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bc54:	4299      	cmp	r1, r3
 800bc56:	d002      	beq.n	800bc5e <__swsetup_r+0x46>
 800bc58:	4628      	mov	r0, r5
 800bc5a:	f000 f8af 	bl	800bdbc <_free_r>
 800bc5e:	2300      	movs	r3, #0
 800bc60:	6363      	str	r3, [r4, #52]	@ 0x34
 800bc62:	89a3      	ldrh	r3, [r4, #12]
 800bc64:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800bc68:	81a3      	strh	r3, [r4, #12]
 800bc6a:	2300      	movs	r3, #0
 800bc6c:	6063      	str	r3, [r4, #4]
 800bc6e:	6923      	ldr	r3, [r4, #16]
 800bc70:	6023      	str	r3, [r4, #0]
 800bc72:	89a3      	ldrh	r3, [r4, #12]
 800bc74:	f043 0308 	orr.w	r3, r3, #8
 800bc78:	81a3      	strh	r3, [r4, #12]
 800bc7a:	6923      	ldr	r3, [r4, #16]
 800bc7c:	b94b      	cbnz	r3, 800bc92 <__swsetup_r+0x7a>
 800bc7e:	89a3      	ldrh	r3, [r4, #12]
 800bc80:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800bc84:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bc88:	d003      	beq.n	800bc92 <__swsetup_r+0x7a>
 800bc8a:	4621      	mov	r1, r4
 800bc8c:	4628      	mov	r0, r5
 800bc8e:	f000 fd32 	bl	800c6f6 <__smakebuf_r>
 800bc92:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bc96:	f013 0201 	ands.w	r2, r3, #1
 800bc9a:	d00a      	beq.n	800bcb2 <__swsetup_r+0x9a>
 800bc9c:	2200      	movs	r2, #0
 800bc9e:	60a2      	str	r2, [r4, #8]
 800bca0:	6962      	ldr	r2, [r4, #20]
 800bca2:	4252      	negs	r2, r2
 800bca4:	61a2      	str	r2, [r4, #24]
 800bca6:	6922      	ldr	r2, [r4, #16]
 800bca8:	b942      	cbnz	r2, 800bcbc <__swsetup_r+0xa4>
 800bcaa:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800bcae:	d1c5      	bne.n	800bc3c <__swsetup_r+0x24>
 800bcb0:	bd38      	pop	{r3, r4, r5, pc}
 800bcb2:	0799      	lsls	r1, r3, #30
 800bcb4:	bf58      	it	pl
 800bcb6:	6962      	ldrpl	r2, [r4, #20]
 800bcb8:	60a2      	str	r2, [r4, #8]
 800bcba:	e7f4      	b.n	800bca6 <__swsetup_r+0x8e>
 800bcbc:	2000      	movs	r0, #0
 800bcbe:	e7f7      	b.n	800bcb0 <__swsetup_r+0x98>
 800bcc0:	2000009c 	.word	0x2000009c

0800bcc4 <memset>:
 800bcc4:	4402      	add	r2, r0
 800bcc6:	4603      	mov	r3, r0
 800bcc8:	4293      	cmp	r3, r2
 800bcca:	d100      	bne.n	800bcce <memset+0xa>
 800bccc:	4770      	bx	lr
 800bcce:	f803 1b01 	strb.w	r1, [r3], #1
 800bcd2:	e7f9      	b.n	800bcc8 <memset+0x4>

0800bcd4 <_close_r>:
 800bcd4:	b538      	push	{r3, r4, r5, lr}
 800bcd6:	2300      	movs	r3, #0
 800bcd8:	4d05      	ldr	r5, [pc, #20]	@ (800bcf0 <_close_r+0x1c>)
 800bcda:	4604      	mov	r4, r0
 800bcdc:	4608      	mov	r0, r1
 800bcde:	602b      	str	r3, [r5, #0]
 800bce0:	f7f5 fec1 	bl	8001a66 <_close>
 800bce4:	1c43      	adds	r3, r0, #1
 800bce6:	d102      	bne.n	800bcee <_close_r+0x1a>
 800bce8:	682b      	ldr	r3, [r5, #0]
 800bcea:	b103      	cbz	r3, 800bcee <_close_r+0x1a>
 800bcec:	6023      	str	r3, [r4, #0]
 800bcee:	bd38      	pop	{r3, r4, r5, pc}
 800bcf0:	200005a0 	.word	0x200005a0

0800bcf4 <_lseek_r>:
 800bcf4:	b538      	push	{r3, r4, r5, lr}
 800bcf6:	4604      	mov	r4, r0
 800bcf8:	4d06      	ldr	r5, [pc, #24]	@ (800bd14 <_lseek_r+0x20>)
 800bcfa:	4608      	mov	r0, r1
 800bcfc:	4611      	mov	r1, r2
 800bcfe:	2200      	movs	r2, #0
 800bd00:	602a      	str	r2, [r5, #0]
 800bd02:	461a      	mov	r2, r3
 800bd04:	f7f5 fed6 	bl	8001ab4 <_lseek>
 800bd08:	1c43      	adds	r3, r0, #1
 800bd0a:	d102      	bne.n	800bd12 <_lseek_r+0x1e>
 800bd0c:	682b      	ldr	r3, [r5, #0]
 800bd0e:	b103      	cbz	r3, 800bd12 <_lseek_r+0x1e>
 800bd10:	6023      	str	r3, [r4, #0]
 800bd12:	bd38      	pop	{r3, r4, r5, pc}
 800bd14:	200005a0 	.word	0x200005a0

0800bd18 <_read_r>:
 800bd18:	b538      	push	{r3, r4, r5, lr}
 800bd1a:	4604      	mov	r4, r0
 800bd1c:	4d06      	ldr	r5, [pc, #24]	@ (800bd38 <_read_r+0x20>)
 800bd1e:	4608      	mov	r0, r1
 800bd20:	4611      	mov	r1, r2
 800bd22:	2200      	movs	r2, #0
 800bd24:	602a      	str	r2, [r5, #0]
 800bd26:	461a      	mov	r2, r3
 800bd28:	f7f5 fe64 	bl	80019f4 <_read>
 800bd2c:	1c43      	adds	r3, r0, #1
 800bd2e:	d102      	bne.n	800bd36 <_read_r+0x1e>
 800bd30:	682b      	ldr	r3, [r5, #0]
 800bd32:	b103      	cbz	r3, 800bd36 <_read_r+0x1e>
 800bd34:	6023      	str	r3, [r4, #0]
 800bd36:	bd38      	pop	{r3, r4, r5, pc}
 800bd38:	200005a0 	.word	0x200005a0

0800bd3c <_write_r>:
 800bd3c:	b538      	push	{r3, r4, r5, lr}
 800bd3e:	4604      	mov	r4, r0
 800bd40:	4d06      	ldr	r5, [pc, #24]	@ (800bd5c <_write_r+0x20>)
 800bd42:	4608      	mov	r0, r1
 800bd44:	4611      	mov	r1, r2
 800bd46:	2200      	movs	r2, #0
 800bd48:	602a      	str	r2, [r5, #0]
 800bd4a:	461a      	mov	r2, r3
 800bd4c:	f7f5 fe6f 	bl	8001a2e <_write>
 800bd50:	1c43      	adds	r3, r0, #1
 800bd52:	d102      	bne.n	800bd5a <_write_r+0x1e>
 800bd54:	682b      	ldr	r3, [r5, #0]
 800bd56:	b103      	cbz	r3, 800bd5a <_write_r+0x1e>
 800bd58:	6023      	str	r3, [r4, #0]
 800bd5a:	bd38      	pop	{r3, r4, r5, pc}
 800bd5c:	200005a0 	.word	0x200005a0

0800bd60 <__errno>:
 800bd60:	4b01      	ldr	r3, [pc, #4]	@ (800bd68 <__errno+0x8>)
 800bd62:	6818      	ldr	r0, [r3, #0]
 800bd64:	4770      	bx	lr
 800bd66:	bf00      	nop
 800bd68:	2000009c 	.word	0x2000009c

0800bd6c <__libc_init_array>:
 800bd6c:	b570      	push	{r4, r5, r6, lr}
 800bd6e:	4d0d      	ldr	r5, [pc, #52]	@ (800bda4 <__libc_init_array+0x38>)
 800bd70:	2600      	movs	r6, #0
 800bd72:	4c0d      	ldr	r4, [pc, #52]	@ (800bda8 <__libc_init_array+0x3c>)
 800bd74:	1b64      	subs	r4, r4, r5
 800bd76:	10a4      	asrs	r4, r4, #2
 800bd78:	42a6      	cmp	r6, r4
 800bd7a:	d109      	bne.n	800bd90 <__libc_init_array+0x24>
 800bd7c:	4d0b      	ldr	r5, [pc, #44]	@ (800bdac <__libc_init_array+0x40>)
 800bd7e:	2600      	movs	r6, #0
 800bd80:	4c0b      	ldr	r4, [pc, #44]	@ (800bdb0 <__libc_init_array+0x44>)
 800bd82:	f000 fd35 	bl	800c7f0 <_init>
 800bd86:	1b64      	subs	r4, r4, r5
 800bd88:	10a4      	asrs	r4, r4, #2
 800bd8a:	42a6      	cmp	r6, r4
 800bd8c:	d105      	bne.n	800bd9a <__libc_init_array+0x2e>
 800bd8e:	bd70      	pop	{r4, r5, r6, pc}
 800bd90:	f855 3b04 	ldr.w	r3, [r5], #4
 800bd94:	3601      	adds	r6, #1
 800bd96:	4798      	blx	r3
 800bd98:	e7ee      	b.n	800bd78 <__libc_init_array+0xc>
 800bd9a:	f855 3b04 	ldr.w	r3, [r5], #4
 800bd9e:	3601      	adds	r6, #1
 800bda0:	4798      	blx	r3
 800bda2:	e7f2      	b.n	800bd8a <__libc_init_array+0x1e>
 800bda4:	0800c92c 	.word	0x0800c92c
 800bda8:	0800c92c 	.word	0x0800c92c
 800bdac:	0800c92c 	.word	0x0800c92c
 800bdb0:	0800c930 	.word	0x0800c930

0800bdb4 <__retarget_lock_init_recursive>:
 800bdb4:	4770      	bx	lr

0800bdb6 <__retarget_lock_acquire_recursive>:
 800bdb6:	4770      	bx	lr

0800bdb8 <__retarget_lock_release_recursive>:
 800bdb8:	4770      	bx	lr
	...

0800bdbc <_free_r>:
 800bdbc:	b538      	push	{r3, r4, r5, lr}
 800bdbe:	4605      	mov	r5, r0
 800bdc0:	2900      	cmp	r1, #0
 800bdc2:	d041      	beq.n	800be48 <_free_r+0x8c>
 800bdc4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bdc8:	1f0c      	subs	r4, r1, #4
 800bdca:	2b00      	cmp	r3, #0
 800bdcc:	bfb8      	it	lt
 800bdce:	18e4      	addlt	r4, r4, r3
 800bdd0:	f000 f8e0 	bl	800bf94 <__malloc_lock>
 800bdd4:	4a1d      	ldr	r2, [pc, #116]	@ (800be4c <_free_r+0x90>)
 800bdd6:	6813      	ldr	r3, [r2, #0]
 800bdd8:	b933      	cbnz	r3, 800bde8 <_free_r+0x2c>
 800bdda:	6063      	str	r3, [r4, #4]
 800bddc:	6014      	str	r4, [r2, #0]
 800bdde:	4628      	mov	r0, r5
 800bde0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bde4:	f000 b8dc 	b.w	800bfa0 <__malloc_unlock>
 800bde8:	42a3      	cmp	r3, r4
 800bdea:	d908      	bls.n	800bdfe <_free_r+0x42>
 800bdec:	6820      	ldr	r0, [r4, #0]
 800bdee:	1821      	adds	r1, r4, r0
 800bdf0:	428b      	cmp	r3, r1
 800bdf2:	bf01      	itttt	eq
 800bdf4:	6819      	ldreq	r1, [r3, #0]
 800bdf6:	685b      	ldreq	r3, [r3, #4]
 800bdf8:	1809      	addeq	r1, r1, r0
 800bdfa:	6021      	streq	r1, [r4, #0]
 800bdfc:	e7ed      	b.n	800bdda <_free_r+0x1e>
 800bdfe:	461a      	mov	r2, r3
 800be00:	685b      	ldr	r3, [r3, #4]
 800be02:	b10b      	cbz	r3, 800be08 <_free_r+0x4c>
 800be04:	42a3      	cmp	r3, r4
 800be06:	d9fa      	bls.n	800bdfe <_free_r+0x42>
 800be08:	6811      	ldr	r1, [r2, #0]
 800be0a:	1850      	adds	r0, r2, r1
 800be0c:	42a0      	cmp	r0, r4
 800be0e:	d10b      	bne.n	800be28 <_free_r+0x6c>
 800be10:	6820      	ldr	r0, [r4, #0]
 800be12:	4401      	add	r1, r0
 800be14:	1850      	adds	r0, r2, r1
 800be16:	6011      	str	r1, [r2, #0]
 800be18:	4283      	cmp	r3, r0
 800be1a:	d1e0      	bne.n	800bdde <_free_r+0x22>
 800be1c:	6818      	ldr	r0, [r3, #0]
 800be1e:	685b      	ldr	r3, [r3, #4]
 800be20:	4408      	add	r0, r1
 800be22:	6053      	str	r3, [r2, #4]
 800be24:	6010      	str	r0, [r2, #0]
 800be26:	e7da      	b.n	800bdde <_free_r+0x22>
 800be28:	d902      	bls.n	800be30 <_free_r+0x74>
 800be2a:	230c      	movs	r3, #12
 800be2c:	602b      	str	r3, [r5, #0]
 800be2e:	e7d6      	b.n	800bdde <_free_r+0x22>
 800be30:	6820      	ldr	r0, [r4, #0]
 800be32:	1821      	adds	r1, r4, r0
 800be34:	428b      	cmp	r3, r1
 800be36:	bf02      	ittt	eq
 800be38:	6819      	ldreq	r1, [r3, #0]
 800be3a:	685b      	ldreq	r3, [r3, #4]
 800be3c:	1809      	addeq	r1, r1, r0
 800be3e:	6063      	str	r3, [r4, #4]
 800be40:	bf08      	it	eq
 800be42:	6021      	streq	r1, [r4, #0]
 800be44:	6054      	str	r4, [r2, #4]
 800be46:	e7ca      	b.n	800bdde <_free_r+0x22>
 800be48:	bd38      	pop	{r3, r4, r5, pc}
 800be4a:	bf00      	nop
 800be4c:	200005ac 	.word	0x200005ac

0800be50 <sbrk_aligned>:
 800be50:	b570      	push	{r4, r5, r6, lr}
 800be52:	4e0f      	ldr	r6, [pc, #60]	@ (800be90 <sbrk_aligned+0x40>)
 800be54:	460c      	mov	r4, r1
 800be56:	4605      	mov	r5, r0
 800be58:	6831      	ldr	r1, [r6, #0]
 800be5a:	b911      	cbnz	r1, 800be62 <sbrk_aligned+0x12>
 800be5c:	f000 fcaa 	bl	800c7b4 <_sbrk_r>
 800be60:	6030      	str	r0, [r6, #0]
 800be62:	4621      	mov	r1, r4
 800be64:	4628      	mov	r0, r5
 800be66:	f000 fca5 	bl	800c7b4 <_sbrk_r>
 800be6a:	1c43      	adds	r3, r0, #1
 800be6c:	d103      	bne.n	800be76 <sbrk_aligned+0x26>
 800be6e:	f04f 34ff 	mov.w	r4, #4294967295
 800be72:	4620      	mov	r0, r4
 800be74:	bd70      	pop	{r4, r5, r6, pc}
 800be76:	1cc4      	adds	r4, r0, #3
 800be78:	f024 0403 	bic.w	r4, r4, #3
 800be7c:	42a0      	cmp	r0, r4
 800be7e:	d0f8      	beq.n	800be72 <sbrk_aligned+0x22>
 800be80:	1a21      	subs	r1, r4, r0
 800be82:	4628      	mov	r0, r5
 800be84:	f000 fc96 	bl	800c7b4 <_sbrk_r>
 800be88:	3001      	adds	r0, #1
 800be8a:	d1f2      	bne.n	800be72 <sbrk_aligned+0x22>
 800be8c:	e7ef      	b.n	800be6e <sbrk_aligned+0x1e>
 800be8e:	bf00      	nop
 800be90:	200005a8 	.word	0x200005a8

0800be94 <_malloc_r>:
 800be94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800be98:	1ccd      	adds	r5, r1, #3
 800be9a:	4606      	mov	r6, r0
 800be9c:	f025 0503 	bic.w	r5, r5, #3
 800bea0:	3508      	adds	r5, #8
 800bea2:	2d0c      	cmp	r5, #12
 800bea4:	bf38      	it	cc
 800bea6:	250c      	movcc	r5, #12
 800bea8:	2d00      	cmp	r5, #0
 800beaa:	db01      	blt.n	800beb0 <_malloc_r+0x1c>
 800beac:	42a9      	cmp	r1, r5
 800beae:	d904      	bls.n	800beba <_malloc_r+0x26>
 800beb0:	230c      	movs	r3, #12
 800beb2:	6033      	str	r3, [r6, #0]
 800beb4:	2000      	movs	r0, #0
 800beb6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800beba:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800bf90 <_malloc_r+0xfc>
 800bebe:	f000 f869 	bl	800bf94 <__malloc_lock>
 800bec2:	f8d8 3000 	ldr.w	r3, [r8]
 800bec6:	461c      	mov	r4, r3
 800bec8:	bb44      	cbnz	r4, 800bf1c <_malloc_r+0x88>
 800beca:	4629      	mov	r1, r5
 800becc:	4630      	mov	r0, r6
 800bece:	f7ff ffbf 	bl	800be50 <sbrk_aligned>
 800bed2:	1c43      	adds	r3, r0, #1
 800bed4:	4604      	mov	r4, r0
 800bed6:	d158      	bne.n	800bf8a <_malloc_r+0xf6>
 800bed8:	f8d8 4000 	ldr.w	r4, [r8]
 800bedc:	4627      	mov	r7, r4
 800bede:	2f00      	cmp	r7, #0
 800bee0:	d143      	bne.n	800bf6a <_malloc_r+0xd6>
 800bee2:	2c00      	cmp	r4, #0
 800bee4:	d04b      	beq.n	800bf7e <_malloc_r+0xea>
 800bee6:	6823      	ldr	r3, [r4, #0]
 800bee8:	4639      	mov	r1, r7
 800beea:	4630      	mov	r0, r6
 800beec:	eb04 0903 	add.w	r9, r4, r3
 800bef0:	f000 fc60 	bl	800c7b4 <_sbrk_r>
 800bef4:	4581      	cmp	r9, r0
 800bef6:	d142      	bne.n	800bf7e <_malloc_r+0xea>
 800bef8:	6821      	ldr	r1, [r4, #0]
 800befa:	4630      	mov	r0, r6
 800befc:	1a6d      	subs	r5, r5, r1
 800befe:	4629      	mov	r1, r5
 800bf00:	f7ff ffa6 	bl	800be50 <sbrk_aligned>
 800bf04:	3001      	adds	r0, #1
 800bf06:	d03a      	beq.n	800bf7e <_malloc_r+0xea>
 800bf08:	6823      	ldr	r3, [r4, #0]
 800bf0a:	442b      	add	r3, r5
 800bf0c:	6023      	str	r3, [r4, #0]
 800bf0e:	f8d8 3000 	ldr.w	r3, [r8]
 800bf12:	685a      	ldr	r2, [r3, #4]
 800bf14:	bb62      	cbnz	r2, 800bf70 <_malloc_r+0xdc>
 800bf16:	f8c8 7000 	str.w	r7, [r8]
 800bf1a:	e00f      	b.n	800bf3c <_malloc_r+0xa8>
 800bf1c:	6822      	ldr	r2, [r4, #0]
 800bf1e:	1b52      	subs	r2, r2, r5
 800bf20:	d420      	bmi.n	800bf64 <_malloc_r+0xd0>
 800bf22:	2a0b      	cmp	r2, #11
 800bf24:	d917      	bls.n	800bf56 <_malloc_r+0xc2>
 800bf26:	1961      	adds	r1, r4, r5
 800bf28:	42a3      	cmp	r3, r4
 800bf2a:	6025      	str	r5, [r4, #0]
 800bf2c:	bf18      	it	ne
 800bf2e:	6059      	strne	r1, [r3, #4]
 800bf30:	6863      	ldr	r3, [r4, #4]
 800bf32:	bf08      	it	eq
 800bf34:	f8c8 1000 	streq.w	r1, [r8]
 800bf38:	5162      	str	r2, [r4, r5]
 800bf3a:	604b      	str	r3, [r1, #4]
 800bf3c:	4630      	mov	r0, r6
 800bf3e:	f000 f82f 	bl	800bfa0 <__malloc_unlock>
 800bf42:	f104 000b 	add.w	r0, r4, #11
 800bf46:	1d23      	adds	r3, r4, #4
 800bf48:	f020 0007 	bic.w	r0, r0, #7
 800bf4c:	1ac2      	subs	r2, r0, r3
 800bf4e:	bf1c      	itt	ne
 800bf50:	1a1b      	subne	r3, r3, r0
 800bf52:	50a3      	strne	r3, [r4, r2]
 800bf54:	e7af      	b.n	800beb6 <_malloc_r+0x22>
 800bf56:	6862      	ldr	r2, [r4, #4]
 800bf58:	42a3      	cmp	r3, r4
 800bf5a:	bf0c      	ite	eq
 800bf5c:	f8c8 2000 	streq.w	r2, [r8]
 800bf60:	605a      	strne	r2, [r3, #4]
 800bf62:	e7eb      	b.n	800bf3c <_malloc_r+0xa8>
 800bf64:	4623      	mov	r3, r4
 800bf66:	6864      	ldr	r4, [r4, #4]
 800bf68:	e7ae      	b.n	800bec8 <_malloc_r+0x34>
 800bf6a:	463c      	mov	r4, r7
 800bf6c:	687f      	ldr	r7, [r7, #4]
 800bf6e:	e7b6      	b.n	800bede <_malloc_r+0x4a>
 800bf70:	461a      	mov	r2, r3
 800bf72:	685b      	ldr	r3, [r3, #4]
 800bf74:	42a3      	cmp	r3, r4
 800bf76:	d1fb      	bne.n	800bf70 <_malloc_r+0xdc>
 800bf78:	2300      	movs	r3, #0
 800bf7a:	6053      	str	r3, [r2, #4]
 800bf7c:	e7de      	b.n	800bf3c <_malloc_r+0xa8>
 800bf7e:	230c      	movs	r3, #12
 800bf80:	4630      	mov	r0, r6
 800bf82:	6033      	str	r3, [r6, #0]
 800bf84:	f000 f80c 	bl	800bfa0 <__malloc_unlock>
 800bf88:	e794      	b.n	800beb4 <_malloc_r+0x20>
 800bf8a:	6005      	str	r5, [r0, #0]
 800bf8c:	e7d6      	b.n	800bf3c <_malloc_r+0xa8>
 800bf8e:	bf00      	nop
 800bf90:	200005ac 	.word	0x200005ac

0800bf94 <__malloc_lock>:
 800bf94:	4801      	ldr	r0, [pc, #4]	@ (800bf9c <__malloc_lock+0x8>)
 800bf96:	f7ff bf0e 	b.w	800bdb6 <__retarget_lock_acquire_recursive>
 800bf9a:	bf00      	nop
 800bf9c:	200005a4 	.word	0x200005a4

0800bfa0 <__malloc_unlock>:
 800bfa0:	4801      	ldr	r0, [pc, #4]	@ (800bfa8 <__malloc_unlock+0x8>)
 800bfa2:	f7ff bf09 	b.w	800bdb8 <__retarget_lock_release_recursive>
 800bfa6:	bf00      	nop
 800bfa8:	200005a4 	.word	0x200005a4

0800bfac <__sfputc_r>:
 800bfac:	6893      	ldr	r3, [r2, #8]
 800bfae:	3b01      	subs	r3, #1
 800bfb0:	2b00      	cmp	r3, #0
 800bfb2:	6093      	str	r3, [r2, #8]
 800bfb4:	b410      	push	{r4}
 800bfb6:	da08      	bge.n	800bfca <__sfputc_r+0x1e>
 800bfb8:	6994      	ldr	r4, [r2, #24]
 800bfba:	42a3      	cmp	r3, r4
 800bfbc:	db01      	blt.n	800bfc2 <__sfputc_r+0x16>
 800bfbe:	290a      	cmp	r1, #10
 800bfc0:	d103      	bne.n	800bfca <__sfputc_r+0x1e>
 800bfc2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bfc6:	f7ff bde8 	b.w	800bb9a <__swbuf_r>
 800bfca:	6813      	ldr	r3, [r2, #0]
 800bfcc:	1c58      	adds	r0, r3, #1
 800bfce:	6010      	str	r0, [r2, #0]
 800bfd0:	4608      	mov	r0, r1
 800bfd2:	7019      	strb	r1, [r3, #0]
 800bfd4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bfd8:	4770      	bx	lr

0800bfda <__sfputs_r>:
 800bfda:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bfdc:	4606      	mov	r6, r0
 800bfde:	460f      	mov	r7, r1
 800bfe0:	4614      	mov	r4, r2
 800bfe2:	18d5      	adds	r5, r2, r3
 800bfe4:	42ac      	cmp	r4, r5
 800bfe6:	d101      	bne.n	800bfec <__sfputs_r+0x12>
 800bfe8:	2000      	movs	r0, #0
 800bfea:	e007      	b.n	800bffc <__sfputs_r+0x22>
 800bfec:	463a      	mov	r2, r7
 800bfee:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bff2:	4630      	mov	r0, r6
 800bff4:	f7ff ffda 	bl	800bfac <__sfputc_r>
 800bff8:	1c43      	adds	r3, r0, #1
 800bffa:	d1f3      	bne.n	800bfe4 <__sfputs_r+0xa>
 800bffc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c000 <_vfiprintf_r>:
 800c000:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c004:	460d      	mov	r5, r1
 800c006:	b09d      	sub	sp, #116	@ 0x74
 800c008:	4614      	mov	r4, r2
 800c00a:	4698      	mov	r8, r3
 800c00c:	4606      	mov	r6, r0
 800c00e:	b118      	cbz	r0, 800c018 <_vfiprintf_r+0x18>
 800c010:	6a03      	ldr	r3, [r0, #32]
 800c012:	b90b      	cbnz	r3, 800c018 <_vfiprintf_r+0x18>
 800c014:	f7ff fcd8 	bl	800b9c8 <__sinit>
 800c018:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c01a:	07d9      	lsls	r1, r3, #31
 800c01c:	d405      	bmi.n	800c02a <_vfiprintf_r+0x2a>
 800c01e:	89ab      	ldrh	r3, [r5, #12]
 800c020:	059a      	lsls	r2, r3, #22
 800c022:	d402      	bmi.n	800c02a <_vfiprintf_r+0x2a>
 800c024:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c026:	f7ff fec6 	bl	800bdb6 <__retarget_lock_acquire_recursive>
 800c02a:	89ab      	ldrh	r3, [r5, #12]
 800c02c:	071b      	lsls	r3, r3, #28
 800c02e:	d501      	bpl.n	800c034 <_vfiprintf_r+0x34>
 800c030:	692b      	ldr	r3, [r5, #16]
 800c032:	b99b      	cbnz	r3, 800c05c <_vfiprintf_r+0x5c>
 800c034:	4629      	mov	r1, r5
 800c036:	4630      	mov	r0, r6
 800c038:	f7ff fdee 	bl	800bc18 <__swsetup_r>
 800c03c:	b170      	cbz	r0, 800c05c <_vfiprintf_r+0x5c>
 800c03e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c040:	07dc      	lsls	r4, r3, #31
 800c042:	d504      	bpl.n	800c04e <_vfiprintf_r+0x4e>
 800c044:	f04f 30ff 	mov.w	r0, #4294967295
 800c048:	b01d      	add	sp, #116	@ 0x74
 800c04a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c04e:	89ab      	ldrh	r3, [r5, #12]
 800c050:	0598      	lsls	r0, r3, #22
 800c052:	d4f7      	bmi.n	800c044 <_vfiprintf_r+0x44>
 800c054:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c056:	f7ff feaf 	bl	800bdb8 <__retarget_lock_release_recursive>
 800c05a:	e7f3      	b.n	800c044 <_vfiprintf_r+0x44>
 800c05c:	2300      	movs	r3, #0
 800c05e:	f8cd 800c 	str.w	r8, [sp, #12]
 800c062:	f04f 0901 	mov.w	r9, #1
 800c066:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 800c21c <_vfiprintf_r+0x21c>
 800c06a:	9309      	str	r3, [sp, #36]	@ 0x24
 800c06c:	2320      	movs	r3, #32
 800c06e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c072:	2330      	movs	r3, #48	@ 0x30
 800c074:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c078:	4623      	mov	r3, r4
 800c07a:	469a      	mov	sl, r3
 800c07c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c080:	b10a      	cbz	r2, 800c086 <_vfiprintf_r+0x86>
 800c082:	2a25      	cmp	r2, #37	@ 0x25
 800c084:	d1f9      	bne.n	800c07a <_vfiprintf_r+0x7a>
 800c086:	ebba 0b04 	subs.w	fp, sl, r4
 800c08a:	d00b      	beq.n	800c0a4 <_vfiprintf_r+0xa4>
 800c08c:	465b      	mov	r3, fp
 800c08e:	4622      	mov	r2, r4
 800c090:	4629      	mov	r1, r5
 800c092:	4630      	mov	r0, r6
 800c094:	f7ff ffa1 	bl	800bfda <__sfputs_r>
 800c098:	3001      	adds	r0, #1
 800c09a:	f000 80a7 	beq.w	800c1ec <_vfiprintf_r+0x1ec>
 800c09e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c0a0:	445a      	add	r2, fp
 800c0a2:	9209      	str	r2, [sp, #36]	@ 0x24
 800c0a4:	f89a 3000 	ldrb.w	r3, [sl]
 800c0a8:	2b00      	cmp	r3, #0
 800c0aa:	f000 809f 	beq.w	800c1ec <_vfiprintf_r+0x1ec>
 800c0ae:	2300      	movs	r3, #0
 800c0b0:	f04f 32ff 	mov.w	r2, #4294967295
 800c0b4:	f10a 0a01 	add.w	sl, sl, #1
 800c0b8:	9304      	str	r3, [sp, #16]
 800c0ba:	9307      	str	r3, [sp, #28]
 800c0bc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c0c0:	931a      	str	r3, [sp, #104]	@ 0x68
 800c0c2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c0c6:	4654      	mov	r4, sl
 800c0c8:	2205      	movs	r2, #5
 800c0ca:	4854      	ldr	r0, [pc, #336]	@ (800c21c <_vfiprintf_r+0x21c>)
 800c0cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c0d0:	f000 fb80 	bl	800c7d4 <memchr>
 800c0d4:	9a04      	ldr	r2, [sp, #16]
 800c0d6:	b9d8      	cbnz	r0, 800c110 <_vfiprintf_r+0x110>
 800c0d8:	06d1      	lsls	r1, r2, #27
 800c0da:	bf44      	itt	mi
 800c0dc:	2320      	movmi	r3, #32
 800c0de:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c0e2:	0713      	lsls	r3, r2, #28
 800c0e4:	bf44      	itt	mi
 800c0e6:	232b      	movmi	r3, #43	@ 0x2b
 800c0e8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c0ec:	f89a 3000 	ldrb.w	r3, [sl]
 800c0f0:	2b2a      	cmp	r3, #42	@ 0x2a
 800c0f2:	d015      	beq.n	800c120 <_vfiprintf_r+0x120>
 800c0f4:	9a07      	ldr	r2, [sp, #28]
 800c0f6:	4654      	mov	r4, sl
 800c0f8:	2000      	movs	r0, #0
 800c0fa:	f04f 0c0a 	mov.w	ip, #10
 800c0fe:	4621      	mov	r1, r4
 800c100:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c104:	3b30      	subs	r3, #48	@ 0x30
 800c106:	2b09      	cmp	r3, #9
 800c108:	d94b      	bls.n	800c1a2 <_vfiprintf_r+0x1a2>
 800c10a:	b1b0      	cbz	r0, 800c13a <_vfiprintf_r+0x13a>
 800c10c:	9207      	str	r2, [sp, #28]
 800c10e:	e014      	b.n	800c13a <_vfiprintf_r+0x13a>
 800c110:	eba0 0308 	sub.w	r3, r0, r8
 800c114:	46a2      	mov	sl, r4
 800c116:	fa09 f303 	lsl.w	r3, r9, r3
 800c11a:	4313      	orrs	r3, r2
 800c11c:	9304      	str	r3, [sp, #16]
 800c11e:	e7d2      	b.n	800c0c6 <_vfiprintf_r+0xc6>
 800c120:	9b03      	ldr	r3, [sp, #12]
 800c122:	1d19      	adds	r1, r3, #4
 800c124:	681b      	ldr	r3, [r3, #0]
 800c126:	2b00      	cmp	r3, #0
 800c128:	9103      	str	r1, [sp, #12]
 800c12a:	bfbb      	ittet	lt
 800c12c:	425b      	neglt	r3, r3
 800c12e:	f042 0202 	orrlt.w	r2, r2, #2
 800c132:	9307      	strge	r3, [sp, #28]
 800c134:	9307      	strlt	r3, [sp, #28]
 800c136:	bfb8      	it	lt
 800c138:	9204      	strlt	r2, [sp, #16]
 800c13a:	7823      	ldrb	r3, [r4, #0]
 800c13c:	2b2e      	cmp	r3, #46	@ 0x2e
 800c13e:	d10a      	bne.n	800c156 <_vfiprintf_r+0x156>
 800c140:	7863      	ldrb	r3, [r4, #1]
 800c142:	2b2a      	cmp	r3, #42	@ 0x2a
 800c144:	d132      	bne.n	800c1ac <_vfiprintf_r+0x1ac>
 800c146:	9b03      	ldr	r3, [sp, #12]
 800c148:	3402      	adds	r4, #2
 800c14a:	1d1a      	adds	r2, r3, #4
 800c14c:	681b      	ldr	r3, [r3, #0]
 800c14e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c152:	9203      	str	r2, [sp, #12]
 800c154:	9305      	str	r3, [sp, #20]
 800c156:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800c22c <_vfiprintf_r+0x22c>
 800c15a:	2203      	movs	r2, #3
 800c15c:	7821      	ldrb	r1, [r4, #0]
 800c15e:	4650      	mov	r0, sl
 800c160:	f000 fb38 	bl	800c7d4 <memchr>
 800c164:	b138      	cbz	r0, 800c176 <_vfiprintf_r+0x176>
 800c166:	eba0 000a 	sub.w	r0, r0, sl
 800c16a:	2240      	movs	r2, #64	@ 0x40
 800c16c:	9b04      	ldr	r3, [sp, #16]
 800c16e:	3401      	adds	r4, #1
 800c170:	4082      	lsls	r2, r0
 800c172:	4313      	orrs	r3, r2
 800c174:	9304      	str	r3, [sp, #16]
 800c176:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c17a:	2206      	movs	r2, #6
 800c17c:	4828      	ldr	r0, [pc, #160]	@ (800c220 <_vfiprintf_r+0x220>)
 800c17e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c182:	f000 fb27 	bl	800c7d4 <memchr>
 800c186:	2800      	cmp	r0, #0
 800c188:	d03f      	beq.n	800c20a <_vfiprintf_r+0x20a>
 800c18a:	4b26      	ldr	r3, [pc, #152]	@ (800c224 <_vfiprintf_r+0x224>)
 800c18c:	bb1b      	cbnz	r3, 800c1d6 <_vfiprintf_r+0x1d6>
 800c18e:	9b03      	ldr	r3, [sp, #12]
 800c190:	3307      	adds	r3, #7
 800c192:	f023 0307 	bic.w	r3, r3, #7
 800c196:	3308      	adds	r3, #8
 800c198:	9303      	str	r3, [sp, #12]
 800c19a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c19c:	443b      	add	r3, r7
 800c19e:	9309      	str	r3, [sp, #36]	@ 0x24
 800c1a0:	e76a      	b.n	800c078 <_vfiprintf_r+0x78>
 800c1a2:	fb0c 3202 	mla	r2, ip, r2, r3
 800c1a6:	460c      	mov	r4, r1
 800c1a8:	2001      	movs	r0, #1
 800c1aa:	e7a8      	b.n	800c0fe <_vfiprintf_r+0xfe>
 800c1ac:	2300      	movs	r3, #0
 800c1ae:	3401      	adds	r4, #1
 800c1b0:	f04f 0c0a 	mov.w	ip, #10
 800c1b4:	4619      	mov	r1, r3
 800c1b6:	9305      	str	r3, [sp, #20]
 800c1b8:	4620      	mov	r0, r4
 800c1ba:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c1be:	3a30      	subs	r2, #48	@ 0x30
 800c1c0:	2a09      	cmp	r2, #9
 800c1c2:	d903      	bls.n	800c1cc <_vfiprintf_r+0x1cc>
 800c1c4:	2b00      	cmp	r3, #0
 800c1c6:	d0c6      	beq.n	800c156 <_vfiprintf_r+0x156>
 800c1c8:	9105      	str	r1, [sp, #20]
 800c1ca:	e7c4      	b.n	800c156 <_vfiprintf_r+0x156>
 800c1cc:	fb0c 2101 	mla	r1, ip, r1, r2
 800c1d0:	4604      	mov	r4, r0
 800c1d2:	2301      	movs	r3, #1
 800c1d4:	e7f0      	b.n	800c1b8 <_vfiprintf_r+0x1b8>
 800c1d6:	ab03      	add	r3, sp, #12
 800c1d8:	462a      	mov	r2, r5
 800c1da:	a904      	add	r1, sp, #16
 800c1dc:	4630      	mov	r0, r6
 800c1de:	9300      	str	r3, [sp, #0]
 800c1e0:	4b11      	ldr	r3, [pc, #68]	@ (800c228 <_vfiprintf_r+0x228>)
 800c1e2:	f3af 8000 	nop.w
 800c1e6:	4607      	mov	r7, r0
 800c1e8:	1c78      	adds	r0, r7, #1
 800c1ea:	d1d6      	bne.n	800c19a <_vfiprintf_r+0x19a>
 800c1ec:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c1ee:	07d9      	lsls	r1, r3, #31
 800c1f0:	d405      	bmi.n	800c1fe <_vfiprintf_r+0x1fe>
 800c1f2:	89ab      	ldrh	r3, [r5, #12]
 800c1f4:	059a      	lsls	r2, r3, #22
 800c1f6:	d402      	bmi.n	800c1fe <_vfiprintf_r+0x1fe>
 800c1f8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c1fa:	f7ff fddd 	bl	800bdb8 <__retarget_lock_release_recursive>
 800c1fe:	89ab      	ldrh	r3, [r5, #12]
 800c200:	065b      	lsls	r3, r3, #25
 800c202:	f53f af1f 	bmi.w	800c044 <_vfiprintf_r+0x44>
 800c206:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c208:	e71e      	b.n	800c048 <_vfiprintf_r+0x48>
 800c20a:	ab03      	add	r3, sp, #12
 800c20c:	462a      	mov	r2, r5
 800c20e:	a904      	add	r1, sp, #16
 800c210:	4630      	mov	r0, r6
 800c212:	9300      	str	r3, [sp, #0]
 800c214:	4b04      	ldr	r3, [pc, #16]	@ (800c228 <_vfiprintf_r+0x228>)
 800c216:	f000 f87d 	bl	800c314 <_printf_i>
 800c21a:	e7e4      	b.n	800c1e6 <_vfiprintf_r+0x1e6>
 800c21c:	0800c8f0 	.word	0x0800c8f0
 800c220:	0800c8fa 	.word	0x0800c8fa
 800c224:	00000000 	.word	0x00000000
 800c228:	0800bfdb 	.word	0x0800bfdb
 800c22c:	0800c8f6 	.word	0x0800c8f6

0800c230 <_printf_common>:
 800c230:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c234:	4616      	mov	r6, r2
 800c236:	4698      	mov	r8, r3
 800c238:	688a      	ldr	r2, [r1, #8]
 800c23a:	4607      	mov	r7, r0
 800c23c:	690b      	ldr	r3, [r1, #16]
 800c23e:	460c      	mov	r4, r1
 800c240:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c244:	4293      	cmp	r3, r2
 800c246:	bfb8      	it	lt
 800c248:	4613      	movlt	r3, r2
 800c24a:	6033      	str	r3, [r6, #0]
 800c24c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800c250:	b10a      	cbz	r2, 800c256 <_printf_common+0x26>
 800c252:	3301      	adds	r3, #1
 800c254:	6033      	str	r3, [r6, #0]
 800c256:	6823      	ldr	r3, [r4, #0]
 800c258:	0699      	lsls	r1, r3, #26
 800c25a:	bf42      	ittt	mi
 800c25c:	6833      	ldrmi	r3, [r6, #0]
 800c25e:	3302      	addmi	r3, #2
 800c260:	6033      	strmi	r3, [r6, #0]
 800c262:	6825      	ldr	r5, [r4, #0]
 800c264:	f015 0506 	ands.w	r5, r5, #6
 800c268:	d106      	bne.n	800c278 <_printf_common+0x48>
 800c26a:	f104 0a19 	add.w	sl, r4, #25
 800c26e:	68e3      	ldr	r3, [r4, #12]
 800c270:	6832      	ldr	r2, [r6, #0]
 800c272:	1a9b      	subs	r3, r3, r2
 800c274:	42ab      	cmp	r3, r5
 800c276:	dc2b      	bgt.n	800c2d0 <_printf_common+0xa0>
 800c278:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800c27c:	6822      	ldr	r2, [r4, #0]
 800c27e:	3b00      	subs	r3, #0
 800c280:	bf18      	it	ne
 800c282:	2301      	movne	r3, #1
 800c284:	0692      	lsls	r2, r2, #26
 800c286:	d430      	bmi.n	800c2ea <_printf_common+0xba>
 800c288:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800c28c:	4641      	mov	r1, r8
 800c28e:	4638      	mov	r0, r7
 800c290:	47c8      	blx	r9
 800c292:	3001      	adds	r0, #1
 800c294:	d023      	beq.n	800c2de <_printf_common+0xae>
 800c296:	6823      	ldr	r3, [r4, #0]
 800c298:	341a      	adds	r4, #26
 800c29a:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 800c29e:	f003 0306 	and.w	r3, r3, #6
 800c2a2:	2b04      	cmp	r3, #4
 800c2a4:	bf0a      	itet	eq
 800c2a6:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 800c2aa:	2500      	movne	r5, #0
 800c2ac:	6833      	ldreq	r3, [r6, #0]
 800c2ae:	f04f 0600 	mov.w	r6, #0
 800c2b2:	bf08      	it	eq
 800c2b4:	1aed      	subeq	r5, r5, r3
 800c2b6:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800c2ba:	bf08      	it	eq
 800c2bc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c2c0:	4293      	cmp	r3, r2
 800c2c2:	bfc4      	itt	gt
 800c2c4:	1a9b      	subgt	r3, r3, r2
 800c2c6:	18ed      	addgt	r5, r5, r3
 800c2c8:	42b5      	cmp	r5, r6
 800c2ca:	d11a      	bne.n	800c302 <_printf_common+0xd2>
 800c2cc:	2000      	movs	r0, #0
 800c2ce:	e008      	b.n	800c2e2 <_printf_common+0xb2>
 800c2d0:	2301      	movs	r3, #1
 800c2d2:	4652      	mov	r2, sl
 800c2d4:	4641      	mov	r1, r8
 800c2d6:	4638      	mov	r0, r7
 800c2d8:	47c8      	blx	r9
 800c2da:	3001      	adds	r0, #1
 800c2dc:	d103      	bne.n	800c2e6 <_printf_common+0xb6>
 800c2de:	f04f 30ff 	mov.w	r0, #4294967295
 800c2e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c2e6:	3501      	adds	r5, #1
 800c2e8:	e7c1      	b.n	800c26e <_printf_common+0x3e>
 800c2ea:	18e1      	adds	r1, r4, r3
 800c2ec:	1c5a      	adds	r2, r3, #1
 800c2ee:	2030      	movs	r0, #48	@ 0x30
 800c2f0:	3302      	adds	r3, #2
 800c2f2:	4422      	add	r2, r4
 800c2f4:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800c2f8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800c2fc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800c300:	e7c2      	b.n	800c288 <_printf_common+0x58>
 800c302:	2301      	movs	r3, #1
 800c304:	4622      	mov	r2, r4
 800c306:	4641      	mov	r1, r8
 800c308:	4638      	mov	r0, r7
 800c30a:	47c8      	blx	r9
 800c30c:	3001      	adds	r0, #1
 800c30e:	d0e6      	beq.n	800c2de <_printf_common+0xae>
 800c310:	3601      	adds	r6, #1
 800c312:	e7d9      	b.n	800c2c8 <_printf_common+0x98>

0800c314 <_printf_i>:
 800c314:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c318:	7e0f      	ldrb	r7, [r1, #24]
 800c31a:	4691      	mov	r9, r2
 800c31c:	4680      	mov	r8, r0
 800c31e:	460c      	mov	r4, r1
 800c320:	2f78      	cmp	r7, #120	@ 0x78
 800c322:	469a      	mov	sl, r3
 800c324:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800c326:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800c32a:	d807      	bhi.n	800c33c <_printf_i+0x28>
 800c32c:	2f62      	cmp	r7, #98	@ 0x62
 800c32e:	d80a      	bhi.n	800c346 <_printf_i+0x32>
 800c330:	2f00      	cmp	r7, #0
 800c332:	f000 80d2 	beq.w	800c4da <_printf_i+0x1c6>
 800c336:	2f58      	cmp	r7, #88	@ 0x58
 800c338:	f000 80b9 	beq.w	800c4ae <_printf_i+0x19a>
 800c33c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c340:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800c344:	e03a      	b.n	800c3bc <_printf_i+0xa8>
 800c346:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800c34a:	2b15      	cmp	r3, #21
 800c34c:	d8f6      	bhi.n	800c33c <_printf_i+0x28>
 800c34e:	a101      	add	r1, pc, #4	@ (adr r1, 800c354 <_printf_i+0x40>)
 800c350:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c354:	0800c3ad 	.word	0x0800c3ad
 800c358:	0800c3c1 	.word	0x0800c3c1
 800c35c:	0800c33d 	.word	0x0800c33d
 800c360:	0800c33d 	.word	0x0800c33d
 800c364:	0800c33d 	.word	0x0800c33d
 800c368:	0800c33d 	.word	0x0800c33d
 800c36c:	0800c3c1 	.word	0x0800c3c1
 800c370:	0800c33d 	.word	0x0800c33d
 800c374:	0800c33d 	.word	0x0800c33d
 800c378:	0800c33d 	.word	0x0800c33d
 800c37c:	0800c33d 	.word	0x0800c33d
 800c380:	0800c4c1 	.word	0x0800c4c1
 800c384:	0800c3eb 	.word	0x0800c3eb
 800c388:	0800c47b 	.word	0x0800c47b
 800c38c:	0800c33d 	.word	0x0800c33d
 800c390:	0800c33d 	.word	0x0800c33d
 800c394:	0800c4e3 	.word	0x0800c4e3
 800c398:	0800c33d 	.word	0x0800c33d
 800c39c:	0800c3eb 	.word	0x0800c3eb
 800c3a0:	0800c33d 	.word	0x0800c33d
 800c3a4:	0800c33d 	.word	0x0800c33d
 800c3a8:	0800c483 	.word	0x0800c483
 800c3ac:	6833      	ldr	r3, [r6, #0]
 800c3ae:	1d1a      	adds	r2, r3, #4
 800c3b0:	681b      	ldr	r3, [r3, #0]
 800c3b2:	6032      	str	r2, [r6, #0]
 800c3b4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c3b8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800c3bc:	2301      	movs	r3, #1
 800c3be:	e09d      	b.n	800c4fc <_printf_i+0x1e8>
 800c3c0:	6833      	ldr	r3, [r6, #0]
 800c3c2:	6820      	ldr	r0, [r4, #0]
 800c3c4:	1d19      	adds	r1, r3, #4
 800c3c6:	6031      	str	r1, [r6, #0]
 800c3c8:	0606      	lsls	r6, r0, #24
 800c3ca:	d501      	bpl.n	800c3d0 <_printf_i+0xbc>
 800c3cc:	681d      	ldr	r5, [r3, #0]
 800c3ce:	e003      	b.n	800c3d8 <_printf_i+0xc4>
 800c3d0:	0645      	lsls	r5, r0, #25
 800c3d2:	d5fb      	bpl.n	800c3cc <_printf_i+0xb8>
 800c3d4:	f9b3 5000 	ldrsh.w	r5, [r3]
 800c3d8:	2d00      	cmp	r5, #0
 800c3da:	da03      	bge.n	800c3e4 <_printf_i+0xd0>
 800c3dc:	232d      	movs	r3, #45	@ 0x2d
 800c3de:	426d      	negs	r5, r5
 800c3e0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c3e4:	4859      	ldr	r0, [pc, #356]	@ (800c54c <_printf_i+0x238>)
 800c3e6:	230a      	movs	r3, #10
 800c3e8:	e011      	b.n	800c40e <_printf_i+0xfa>
 800c3ea:	6821      	ldr	r1, [r4, #0]
 800c3ec:	6833      	ldr	r3, [r6, #0]
 800c3ee:	0608      	lsls	r0, r1, #24
 800c3f0:	f853 5b04 	ldr.w	r5, [r3], #4
 800c3f4:	d402      	bmi.n	800c3fc <_printf_i+0xe8>
 800c3f6:	0649      	lsls	r1, r1, #25
 800c3f8:	bf48      	it	mi
 800c3fa:	b2ad      	uxthmi	r5, r5
 800c3fc:	2f6f      	cmp	r7, #111	@ 0x6f
 800c3fe:	6033      	str	r3, [r6, #0]
 800c400:	4852      	ldr	r0, [pc, #328]	@ (800c54c <_printf_i+0x238>)
 800c402:	bf14      	ite	ne
 800c404:	230a      	movne	r3, #10
 800c406:	2308      	moveq	r3, #8
 800c408:	2100      	movs	r1, #0
 800c40a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800c40e:	6866      	ldr	r6, [r4, #4]
 800c410:	2e00      	cmp	r6, #0
 800c412:	60a6      	str	r6, [r4, #8]
 800c414:	bfa2      	ittt	ge
 800c416:	6821      	ldrge	r1, [r4, #0]
 800c418:	f021 0104 	bicge.w	r1, r1, #4
 800c41c:	6021      	strge	r1, [r4, #0]
 800c41e:	b90d      	cbnz	r5, 800c424 <_printf_i+0x110>
 800c420:	2e00      	cmp	r6, #0
 800c422:	d04b      	beq.n	800c4bc <_printf_i+0x1a8>
 800c424:	4616      	mov	r6, r2
 800c426:	fbb5 f1f3 	udiv	r1, r5, r3
 800c42a:	fb03 5711 	mls	r7, r3, r1, r5
 800c42e:	5dc7      	ldrb	r7, [r0, r7]
 800c430:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c434:	462f      	mov	r7, r5
 800c436:	460d      	mov	r5, r1
 800c438:	42bb      	cmp	r3, r7
 800c43a:	d9f4      	bls.n	800c426 <_printf_i+0x112>
 800c43c:	2b08      	cmp	r3, #8
 800c43e:	d10b      	bne.n	800c458 <_printf_i+0x144>
 800c440:	6823      	ldr	r3, [r4, #0]
 800c442:	07df      	lsls	r7, r3, #31
 800c444:	d508      	bpl.n	800c458 <_printf_i+0x144>
 800c446:	6923      	ldr	r3, [r4, #16]
 800c448:	6861      	ldr	r1, [r4, #4]
 800c44a:	4299      	cmp	r1, r3
 800c44c:	bfde      	ittt	le
 800c44e:	2330      	movle	r3, #48	@ 0x30
 800c450:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c454:	f106 36ff 	addle.w	r6, r6, #4294967295
 800c458:	1b92      	subs	r2, r2, r6
 800c45a:	6122      	str	r2, [r4, #16]
 800c45c:	464b      	mov	r3, r9
 800c45e:	aa03      	add	r2, sp, #12
 800c460:	4621      	mov	r1, r4
 800c462:	4640      	mov	r0, r8
 800c464:	f8cd a000 	str.w	sl, [sp]
 800c468:	f7ff fee2 	bl	800c230 <_printf_common>
 800c46c:	3001      	adds	r0, #1
 800c46e:	d14a      	bne.n	800c506 <_printf_i+0x1f2>
 800c470:	f04f 30ff 	mov.w	r0, #4294967295
 800c474:	b004      	add	sp, #16
 800c476:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c47a:	6823      	ldr	r3, [r4, #0]
 800c47c:	f043 0320 	orr.w	r3, r3, #32
 800c480:	6023      	str	r3, [r4, #0]
 800c482:	2778      	movs	r7, #120	@ 0x78
 800c484:	4832      	ldr	r0, [pc, #200]	@ (800c550 <_printf_i+0x23c>)
 800c486:	6823      	ldr	r3, [r4, #0]
 800c488:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800c48c:	061f      	lsls	r7, r3, #24
 800c48e:	6831      	ldr	r1, [r6, #0]
 800c490:	f851 5b04 	ldr.w	r5, [r1], #4
 800c494:	d402      	bmi.n	800c49c <_printf_i+0x188>
 800c496:	065f      	lsls	r7, r3, #25
 800c498:	bf48      	it	mi
 800c49a:	b2ad      	uxthmi	r5, r5
 800c49c:	6031      	str	r1, [r6, #0]
 800c49e:	07d9      	lsls	r1, r3, #31
 800c4a0:	bf44      	itt	mi
 800c4a2:	f043 0320 	orrmi.w	r3, r3, #32
 800c4a6:	6023      	strmi	r3, [r4, #0]
 800c4a8:	b11d      	cbz	r5, 800c4b2 <_printf_i+0x19e>
 800c4aa:	2310      	movs	r3, #16
 800c4ac:	e7ac      	b.n	800c408 <_printf_i+0xf4>
 800c4ae:	4827      	ldr	r0, [pc, #156]	@ (800c54c <_printf_i+0x238>)
 800c4b0:	e7e9      	b.n	800c486 <_printf_i+0x172>
 800c4b2:	6823      	ldr	r3, [r4, #0]
 800c4b4:	f023 0320 	bic.w	r3, r3, #32
 800c4b8:	6023      	str	r3, [r4, #0]
 800c4ba:	e7f6      	b.n	800c4aa <_printf_i+0x196>
 800c4bc:	4616      	mov	r6, r2
 800c4be:	e7bd      	b.n	800c43c <_printf_i+0x128>
 800c4c0:	6833      	ldr	r3, [r6, #0]
 800c4c2:	6825      	ldr	r5, [r4, #0]
 800c4c4:	1d18      	adds	r0, r3, #4
 800c4c6:	6961      	ldr	r1, [r4, #20]
 800c4c8:	6030      	str	r0, [r6, #0]
 800c4ca:	062e      	lsls	r6, r5, #24
 800c4cc:	681b      	ldr	r3, [r3, #0]
 800c4ce:	d501      	bpl.n	800c4d4 <_printf_i+0x1c0>
 800c4d0:	6019      	str	r1, [r3, #0]
 800c4d2:	e002      	b.n	800c4da <_printf_i+0x1c6>
 800c4d4:	0668      	lsls	r0, r5, #25
 800c4d6:	d5fb      	bpl.n	800c4d0 <_printf_i+0x1bc>
 800c4d8:	8019      	strh	r1, [r3, #0]
 800c4da:	2300      	movs	r3, #0
 800c4dc:	4616      	mov	r6, r2
 800c4de:	6123      	str	r3, [r4, #16]
 800c4e0:	e7bc      	b.n	800c45c <_printf_i+0x148>
 800c4e2:	6833      	ldr	r3, [r6, #0]
 800c4e4:	2100      	movs	r1, #0
 800c4e6:	1d1a      	adds	r2, r3, #4
 800c4e8:	6032      	str	r2, [r6, #0]
 800c4ea:	681e      	ldr	r6, [r3, #0]
 800c4ec:	6862      	ldr	r2, [r4, #4]
 800c4ee:	4630      	mov	r0, r6
 800c4f0:	f000 f970 	bl	800c7d4 <memchr>
 800c4f4:	b108      	cbz	r0, 800c4fa <_printf_i+0x1e6>
 800c4f6:	1b80      	subs	r0, r0, r6
 800c4f8:	6060      	str	r0, [r4, #4]
 800c4fa:	6863      	ldr	r3, [r4, #4]
 800c4fc:	6123      	str	r3, [r4, #16]
 800c4fe:	2300      	movs	r3, #0
 800c500:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c504:	e7aa      	b.n	800c45c <_printf_i+0x148>
 800c506:	6923      	ldr	r3, [r4, #16]
 800c508:	4632      	mov	r2, r6
 800c50a:	4649      	mov	r1, r9
 800c50c:	4640      	mov	r0, r8
 800c50e:	47d0      	blx	sl
 800c510:	3001      	adds	r0, #1
 800c512:	d0ad      	beq.n	800c470 <_printf_i+0x15c>
 800c514:	6823      	ldr	r3, [r4, #0]
 800c516:	079b      	lsls	r3, r3, #30
 800c518:	d413      	bmi.n	800c542 <_printf_i+0x22e>
 800c51a:	68e0      	ldr	r0, [r4, #12]
 800c51c:	9b03      	ldr	r3, [sp, #12]
 800c51e:	4298      	cmp	r0, r3
 800c520:	bfb8      	it	lt
 800c522:	4618      	movlt	r0, r3
 800c524:	e7a6      	b.n	800c474 <_printf_i+0x160>
 800c526:	2301      	movs	r3, #1
 800c528:	4632      	mov	r2, r6
 800c52a:	4649      	mov	r1, r9
 800c52c:	4640      	mov	r0, r8
 800c52e:	47d0      	blx	sl
 800c530:	3001      	adds	r0, #1
 800c532:	d09d      	beq.n	800c470 <_printf_i+0x15c>
 800c534:	3501      	adds	r5, #1
 800c536:	68e3      	ldr	r3, [r4, #12]
 800c538:	9903      	ldr	r1, [sp, #12]
 800c53a:	1a5b      	subs	r3, r3, r1
 800c53c:	42ab      	cmp	r3, r5
 800c53e:	dcf2      	bgt.n	800c526 <_printf_i+0x212>
 800c540:	e7eb      	b.n	800c51a <_printf_i+0x206>
 800c542:	2500      	movs	r5, #0
 800c544:	f104 0619 	add.w	r6, r4, #25
 800c548:	e7f5      	b.n	800c536 <_printf_i+0x222>
 800c54a:	bf00      	nop
 800c54c:	0800c901 	.word	0x0800c901
 800c550:	0800c912 	.word	0x0800c912

0800c554 <__sflush_r>:
 800c554:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c558:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c55c:	0716      	lsls	r6, r2, #28
 800c55e:	4605      	mov	r5, r0
 800c560:	460c      	mov	r4, r1
 800c562:	d454      	bmi.n	800c60e <__sflush_r+0xba>
 800c564:	684b      	ldr	r3, [r1, #4]
 800c566:	2b00      	cmp	r3, #0
 800c568:	dc02      	bgt.n	800c570 <__sflush_r+0x1c>
 800c56a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800c56c:	2b00      	cmp	r3, #0
 800c56e:	dd48      	ble.n	800c602 <__sflush_r+0xae>
 800c570:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c572:	2e00      	cmp	r6, #0
 800c574:	d045      	beq.n	800c602 <__sflush_r+0xae>
 800c576:	2300      	movs	r3, #0
 800c578:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800c57c:	682f      	ldr	r7, [r5, #0]
 800c57e:	6a21      	ldr	r1, [r4, #32]
 800c580:	602b      	str	r3, [r5, #0]
 800c582:	d030      	beq.n	800c5e6 <__sflush_r+0x92>
 800c584:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c586:	89a3      	ldrh	r3, [r4, #12]
 800c588:	0759      	lsls	r1, r3, #29
 800c58a:	d505      	bpl.n	800c598 <__sflush_r+0x44>
 800c58c:	6863      	ldr	r3, [r4, #4]
 800c58e:	1ad2      	subs	r2, r2, r3
 800c590:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c592:	b10b      	cbz	r3, 800c598 <__sflush_r+0x44>
 800c594:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c596:	1ad2      	subs	r2, r2, r3
 800c598:	2300      	movs	r3, #0
 800c59a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c59c:	6a21      	ldr	r1, [r4, #32]
 800c59e:	4628      	mov	r0, r5
 800c5a0:	47b0      	blx	r6
 800c5a2:	1c43      	adds	r3, r0, #1
 800c5a4:	89a3      	ldrh	r3, [r4, #12]
 800c5a6:	d106      	bne.n	800c5b6 <__sflush_r+0x62>
 800c5a8:	6829      	ldr	r1, [r5, #0]
 800c5aa:	291d      	cmp	r1, #29
 800c5ac:	d82b      	bhi.n	800c606 <__sflush_r+0xb2>
 800c5ae:	4a2a      	ldr	r2, [pc, #168]	@ (800c658 <__sflush_r+0x104>)
 800c5b0:	410a      	asrs	r2, r1
 800c5b2:	07d6      	lsls	r6, r2, #31
 800c5b4:	d427      	bmi.n	800c606 <__sflush_r+0xb2>
 800c5b6:	2200      	movs	r2, #0
 800c5b8:	04d9      	lsls	r1, r3, #19
 800c5ba:	6062      	str	r2, [r4, #4]
 800c5bc:	6922      	ldr	r2, [r4, #16]
 800c5be:	6022      	str	r2, [r4, #0]
 800c5c0:	d504      	bpl.n	800c5cc <__sflush_r+0x78>
 800c5c2:	1c42      	adds	r2, r0, #1
 800c5c4:	d101      	bne.n	800c5ca <__sflush_r+0x76>
 800c5c6:	682b      	ldr	r3, [r5, #0]
 800c5c8:	b903      	cbnz	r3, 800c5cc <__sflush_r+0x78>
 800c5ca:	6560      	str	r0, [r4, #84]	@ 0x54
 800c5cc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c5ce:	602f      	str	r7, [r5, #0]
 800c5d0:	b1b9      	cbz	r1, 800c602 <__sflush_r+0xae>
 800c5d2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c5d6:	4299      	cmp	r1, r3
 800c5d8:	d002      	beq.n	800c5e0 <__sflush_r+0x8c>
 800c5da:	4628      	mov	r0, r5
 800c5dc:	f7ff fbee 	bl	800bdbc <_free_r>
 800c5e0:	2300      	movs	r3, #0
 800c5e2:	6363      	str	r3, [r4, #52]	@ 0x34
 800c5e4:	e00d      	b.n	800c602 <__sflush_r+0xae>
 800c5e6:	2301      	movs	r3, #1
 800c5e8:	4628      	mov	r0, r5
 800c5ea:	47b0      	blx	r6
 800c5ec:	4602      	mov	r2, r0
 800c5ee:	1c50      	adds	r0, r2, #1
 800c5f0:	d1c9      	bne.n	800c586 <__sflush_r+0x32>
 800c5f2:	682b      	ldr	r3, [r5, #0]
 800c5f4:	2b00      	cmp	r3, #0
 800c5f6:	d0c6      	beq.n	800c586 <__sflush_r+0x32>
 800c5f8:	2b1d      	cmp	r3, #29
 800c5fa:	d001      	beq.n	800c600 <__sflush_r+0xac>
 800c5fc:	2b16      	cmp	r3, #22
 800c5fe:	d11d      	bne.n	800c63c <__sflush_r+0xe8>
 800c600:	602f      	str	r7, [r5, #0]
 800c602:	2000      	movs	r0, #0
 800c604:	e021      	b.n	800c64a <__sflush_r+0xf6>
 800c606:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c60a:	b21b      	sxth	r3, r3
 800c60c:	e01a      	b.n	800c644 <__sflush_r+0xf0>
 800c60e:	690f      	ldr	r7, [r1, #16]
 800c610:	2f00      	cmp	r7, #0
 800c612:	d0f6      	beq.n	800c602 <__sflush_r+0xae>
 800c614:	0793      	lsls	r3, r2, #30
 800c616:	680e      	ldr	r6, [r1, #0]
 800c618:	600f      	str	r7, [r1, #0]
 800c61a:	bf0c      	ite	eq
 800c61c:	694b      	ldreq	r3, [r1, #20]
 800c61e:	2300      	movne	r3, #0
 800c620:	eba6 0807 	sub.w	r8, r6, r7
 800c624:	608b      	str	r3, [r1, #8]
 800c626:	f1b8 0f00 	cmp.w	r8, #0
 800c62a:	ddea      	ble.n	800c602 <__sflush_r+0xae>
 800c62c:	4643      	mov	r3, r8
 800c62e:	463a      	mov	r2, r7
 800c630:	6a21      	ldr	r1, [r4, #32]
 800c632:	4628      	mov	r0, r5
 800c634:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800c636:	47b0      	blx	r6
 800c638:	2800      	cmp	r0, #0
 800c63a:	dc08      	bgt.n	800c64e <__sflush_r+0xfa>
 800c63c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c640:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c644:	f04f 30ff 	mov.w	r0, #4294967295
 800c648:	81a3      	strh	r3, [r4, #12]
 800c64a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c64e:	4407      	add	r7, r0
 800c650:	eba8 0800 	sub.w	r8, r8, r0
 800c654:	e7e7      	b.n	800c626 <__sflush_r+0xd2>
 800c656:	bf00      	nop
 800c658:	dfbffffe 	.word	0xdfbffffe

0800c65c <_fflush_r>:
 800c65c:	b538      	push	{r3, r4, r5, lr}
 800c65e:	690b      	ldr	r3, [r1, #16]
 800c660:	4605      	mov	r5, r0
 800c662:	460c      	mov	r4, r1
 800c664:	b913      	cbnz	r3, 800c66c <_fflush_r+0x10>
 800c666:	2500      	movs	r5, #0
 800c668:	4628      	mov	r0, r5
 800c66a:	bd38      	pop	{r3, r4, r5, pc}
 800c66c:	b118      	cbz	r0, 800c676 <_fflush_r+0x1a>
 800c66e:	6a03      	ldr	r3, [r0, #32]
 800c670:	b90b      	cbnz	r3, 800c676 <_fflush_r+0x1a>
 800c672:	f7ff f9a9 	bl	800b9c8 <__sinit>
 800c676:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c67a:	2b00      	cmp	r3, #0
 800c67c:	d0f3      	beq.n	800c666 <_fflush_r+0xa>
 800c67e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c680:	07d0      	lsls	r0, r2, #31
 800c682:	d404      	bmi.n	800c68e <_fflush_r+0x32>
 800c684:	0599      	lsls	r1, r3, #22
 800c686:	d402      	bmi.n	800c68e <_fflush_r+0x32>
 800c688:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c68a:	f7ff fb94 	bl	800bdb6 <__retarget_lock_acquire_recursive>
 800c68e:	4628      	mov	r0, r5
 800c690:	4621      	mov	r1, r4
 800c692:	f7ff ff5f 	bl	800c554 <__sflush_r>
 800c696:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c698:	4605      	mov	r5, r0
 800c69a:	07da      	lsls	r2, r3, #31
 800c69c:	d4e4      	bmi.n	800c668 <_fflush_r+0xc>
 800c69e:	89a3      	ldrh	r3, [r4, #12]
 800c6a0:	059b      	lsls	r3, r3, #22
 800c6a2:	d4e1      	bmi.n	800c668 <_fflush_r+0xc>
 800c6a4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c6a6:	f7ff fb87 	bl	800bdb8 <__retarget_lock_release_recursive>
 800c6aa:	e7dd      	b.n	800c668 <_fflush_r+0xc>

0800c6ac <__swhatbuf_r>:
 800c6ac:	b570      	push	{r4, r5, r6, lr}
 800c6ae:	460c      	mov	r4, r1
 800c6b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c6b4:	b096      	sub	sp, #88	@ 0x58
 800c6b6:	4615      	mov	r5, r2
 800c6b8:	2900      	cmp	r1, #0
 800c6ba:	461e      	mov	r6, r3
 800c6bc:	da0c      	bge.n	800c6d8 <__swhatbuf_r+0x2c>
 800c6be:	89a3      	ldrh	r3, [r4, #12]
 800c6c0:	2100      	movs	r1, #0
 800c6c2:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c6c6:	bf14      	ite	ne
 800c6c8:	2340      	movne	r3, #64	@ 0x40
 800c6ca:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c6ce:	2000      	movs	r0, #0
 800c6d0:	6031      	str	r1, [r6, #0]
 800c6d2:	602b      	str	r3, [r5, #0]
 800c6d4:	b016      	add	sp, #88	@ 0x58
 800c6d6:	bd70      	pop	{r4, r5, r6, pc}
 800c6d8:	466a      	mov	r2, sp
 800c6da:	f000 f849 	bl	800c770 <_fstat_r>
 800c6de:	2800      	cmp	r0, #0
 800c6e0:	dbed      	blt.n	800c6be <__swhatbuf_r+0x12>
 800c6e2:	9901      	ldr	r1, [sp, #4]
 800c6e4:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c6e8:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c6ec:	4259      	negs	r1, r3
 800c6ee:	4159      	adcs	r1, r3
 800c6f0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c6f4:	e7eb      	b.n	800c6ce <__swhatbuf_r+0x22>

0800c6f6 <__smakebuf_r>:
 800c6f6:	898b      	ldrh	r3, [r1, #12]
 800c6f8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c6fa:	079d      	lsls	r5, r3, #30
 800c6fc:	4606      	mov	r6, r0
 800c6fe:	460c      	mov	r4, r1
 800c700:	d507      	bpl.n	800c712 <__smakebuf_r+0x1c>
 800c702:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c706:	6023      	str	r3, [r4, #0]
 800c708:	6123      	str	r3, [r4, #16]
 800c70a:	2301      	movs	r3, #1
 800c70c:	6163      	str	r3, [r4, #20]
 800c70e:	b003      	add	sp, #12
 800c710:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c712:	ab01      	add	r3, sp, #4
 800c714:	466a      	mov	r2, sp
 800c716:	f7ff ffc9 	bl	800c6ac <__swhatbuf_r>
 800c71a:	9f00      	ldr	r7, [sp, #0]
 800c71c:	4605      	mov	r5, r0
 800c71e:	4630      	mov	r0, r6
 800c720:	4639      	mov	r1, r7
 800c722:	f7ff fbb7 	bl	800be94 <_malloc_r>
 800c726:	b948      	cbnz	r0, 800c73c <__smakebuf_r+0x46>
 800c728:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c72c:	059a      	lsls	r2, r3, #22
 800c72e:	d4ee      	bmi.n	800c70e <__smakebuf_r+0x18>
 800c730:	f023 0303 	bic.w	r3, r3, #3
 800c734:	f043 0302 	orr.w	r3, r3, #2
 800c738:	81a3      	strh	r3, [r4, #12]
 800c73a:	e7e2      	b.n	800c702 <__smakebuf_r+0xc>
 800c73c:	89a3      	ldrh	r3, [r4, #12]
 800c73e:	6020      	str	r0, [r4, #0]
 800c740:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c744:	81a3      	strh	r3, [r4, #12]
 800c746:	9b01      	ldr	r3, [sp, #4]
 800c748:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c74c:	b15b      	cbz	r3, 800c766 <__smakebuf_r+0x70>
 800c74e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c752:	4630      	mov	r0, r6
 800c754:	f000 f81e 	bl	800c794 <_isatty_r>
 800c758:	b128      	cbz	r0, 800c766 <__smakebuf_r+0x70>
 800c75a:	89a3      	ldrh	r3, [r4, #12]
 800c75c:	f023 0303 	bic.w	r3, r3, #3
 800c760:	f043 0301 	orr.w	r3, r3, #1
 800c764:	81a3      	strh	r3, [r4, #12]
 800c766:	89a3      	ldrh	r3, [r4, #12]
 800c768:	431d      	orrs	r5, r3
 800c76a:	81a5      	strh	r5, [r4, #12]
 800c76c:	e7cf      	b.n	800c70e <__smakebuf_r+0x18>
	...

0800c770 <_fstat_r>:
 800c770:	b538      	push	{r3, r4, r5, lr}
 800c772:	2300      	movs	r3, #0
 800c774:	4d06      	ldr	r5, [pc, #24]	@ (800c790 <_fstat_r+0x20>)
 800c776:	4604      	mov	r4, r0
 800c778:	4608      	mov	r0, r1
 800c77a:	4611      	mov	r1, r2
 800c77c:	602b      	str	r3, [r5, #0]
 800c77e:	f7f5 f97e 	bl	8001a7e <_fstat>
 800c782:	1c43      	adds	r3, r0, #1
 800c784:	d102      	bne.n	800c78c <_fstat_r+0x1c>
 800c786:	682b      	ldr	r3, [r5, #0]
 800c788:	b103      	cbz	r3, 800c78c <_fstat_r+0x1c>
 800c78a:	6023      	str	r3, [r4, #0]
 800c78c:	bd38      	pop	{r3, r4, r5, pc}
 800c78e:	bf00      	nop
 800c790:	200005a0 	.word	0x200005a0

0800c794 <_isatty_r>:
 800c794:	b538      	push	{r3, r4, r5, lr}
 800c796:	2300      	movs	r3, #0
 800c798:	4d05      	ldr	r5, [pc, #20]	@ (800c7b0 <_isatty_r+0x1c>)
 800c79a:	4604      	mov	r4, r0
 800c79c:	4608      	mov	r0, r1
 800c79e:	602b      	str	r3, [r5, #0]
 800c7a0:	f7f5 f97d 	bl	8001a9e <_isatty>
 800c7a4:	1c43      	adds	r3, r0, #1
 800c7a6:	d102      	bne.n	800c7ae <_isatty_r+0x1a>
 800c7a8:	682b      	ldr	r3, [r5, #0]
 800c7aa:	b103      	cbz	r3, 800c7ae <_isatty_r+0x1a>
 800c7ac:	6023      	str	r3, [r4, #0]
 800c7ae:	bd38      	pop	{r3, r4, r5, pc}
 800c7b0:	200005a0 	.word	0x200005a0

0800c7b4 <_sbrk_r>:
 800c7b4:	b538      	push	{r3, r4, r5, lr}
 800c7b6:	2300      	movs	r3, #0
 800c7b8:	4d05      	ldr	r5, [pc, #20]	@ (800c7d0 <_sbrk_r+0x1c>)
 800c7ba:	4604      	mov	r4, r0
 800c7bc:	4608      	mov	r0, r1
 800c7be:	602b      	str	r3, [r5, #0]
 800c7c0:	f7f5 f986 	bl	8001ad0 <_sbrk>
 800c7c4:	1c43      	adds	r3, r0, #1
 800c7c6:	d102      	bne.n	800c7ce <_sbrk_r+0x1a>
 800c7c8:	682b      	ldr	r3, [r5, #0]
 800c7ca:	b103      	cbz	r3, 800c7ce <_sbrk_r+0x1a>
 800c7cc:	6023      	str	r3, [r4, #0]
 800c7ce:	bd38      	pop	{r3, r4, r5, pc}
 800c7d0:	200005a0 	.word	0x200005a0

0800c7d4 <memchr>:
 800c7d4:	b2c9      	uxtb	r1, r1
 800c7d6:	4603      	mov	r3, r0
 800c7d8:	4402      	add	r2, r0
 800c7da:	b510      	push	{r4, lr}
 800c7dc:	4293      	cmp	r3, r2
 800c7de:	4618      	mov	r0, r3
 800c7e0:	d101      	bne.n	800c7e6 <memchr+0x12>
 800c7e2:	2000      	movs	r0, #0
 800c7e4:	e003      	b.n	800c7ee <memchr+0x1a>
 800c7e6:	7804      	ldrb	r4, [r0, #0]
 800c7e8:	3301      	adds	r3, #1
 800c7ea:	428c      	cmp	r4, r1
 800c7ec:	d1f6      	bne.n	800c7dc <memchr+0x8>
 800c7ee:	bd10      	pop	{r4, pc}

0800c7f0 <_init>:
 800c7f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c7f2:	bf00      	nop
 800c7f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c7f6:	bc08      	pop	{r3}
 800c7f8:	469e      	mov	lr, r3
 800c7fa:	4770      	bx	lr

0800c7fc <_fini>:
 800c7fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c7fe:	bf00      	nop
 800c800:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c802:	bc08      	pop	{r3}
 800c804:	469e      	mov	lr, r3
 800c806:	4770      	bx	lr
