# FinalProject
Tugas Akhir Kuliah tentang perlindungan desain IC di tahap layout.

1. Project-Language:
	- Verilog(1994 to 2005)
	- Python

2. Project-Tools:
	- Atom (code edit)
	- ISE 14
	- Quartus II
	- Electric VLSI (complete feature)
	- Microwind
	- Iverilog(iverilog, vvp, gtkview)
	- Yosys

3. Report-Type:
	- IEEE-Journal
	- Final Project Book

4. Report-Tools:
	- M.S. Office
	- LaTex (TexStudio)

# Step Developing
1. Verilog
	- Verilog module		ICARUS-VERILOG
	- Verilog Module-test(stimulus)	ICARUS-VERILOG
	- Verilog Wave View		ICARUS-VERILOG (GTKVIEW)
2. Compile Verilog to RTL		YOSYS
3. compile RTL to GDS			ELECTRIC
