{"id":"../node_modules/highlight.js/lib/languages/verilog.js","dependencies":[{"name":"/Users/79966b/Documents/opensource/otoroshi/otoroshi/javascript/package.json","includedInParent":true,"mtime":1617883166854},{"name":"/Users/79966b/Documents/opensource/otoroshi/otoroshi/javascript/node_modules/highlight.js/package.json","includedInParent":true,"mtime":1617883915240}],"generated":{"js":"/*\nLanguage: Verilog\nAuthor: Jon Evans <jon@craftyjon.com>\nContributors: Boone Severson <boone.severson@gmail.com>\nDescription: Verilog is a hardware description language used in electronic design automation to describe digital and mixed-signal systems. This highlighter supports Verilog and SystemVerilog through IEEE 1800-2012.\nWebsite: http://www.verilog.com\n*/\n\nfunction verilog(hljs) {\n  const SV_KEYWORDS = {\n    $pattern: /[\\w\\$]+/,\n    keyword:\n      'accept_on alias always always_comb always_ff always_latch and assert assign ' +\n      'assume automatic before begin bind bins binsof bit break buf|0 bufif0 bufif1 ' +\n      'byte case casex casez cell chandle checker class clocking cmos config const ' +\n      'constraint context continue cover covergroup coverpoint cross deassign default ' +\n      'defparam design disable dist do edge else end endcase endchecker endclass ' +\n      'endclocking endconfig endfunction endgenerate endgroup endinterface endmodule ' +\n      'endpackage endprimitive endprogram endproperty endspecify endsequence endtable ' +\n      'endtask enum event eventually expect export extends extern final first_match for ' +\n      'force foreach forever fork forkjoin function generate|5 genvar global highz0 highz1 ' +\n      'if iff ifnone ignore_bins illegal_bins implements implies import incdir include ' +\n      'initial inout input inside instance int integer interconnect interface intersect ' +\n      'join join_any join_none large let liblist library local localparam logic longint ' +\n      'macromodule matches medium modport module nand negedge nettype new nexttime nmos ' +\n      'nor noshowcancelled not notif0 notif1 or output package packed parameter pmos ' +\n      'posedge primitive priority program property protected pull0 pull1 pulldown pullup ' +\n      'pulsestyle_ondetect pulsestyle_onevent pure rand randc randcase randsequence rcmos ' +\n      'real realtime ref reg reject_on release repeat restrict return rnmos rpmos rtran ' +\n      'rtranif0 rtranif1 s_always s_eventually s_nexttime s_until s_until_with scalared ' +\n      'sequence shortint shortreal showcancelled signed small soft solve specify specparam ' +\n      'static string strong strong0 strong1 struct super supply0 supply1 sync_accept_on ' +\n      'sync_reject_on table tagged task this throughout time timeprecision timeunit tran ' +\n      'tranif0 tranif1 tri tri0 tri1 triand trior trireg type typedef union unique unique0 ' +\n      'unsigned until until_with untyped use uwire var vectored virtual void wait wait_order ' +\n      'wand weak weak0 weak1 while wildcard wire with within wor xnor xor',\n    literal:\n      'null',\n    built_in:\n      '$finish $stop $exit $fatal $error $warning $info $realtime $time $printtimescale ' +\n      '$bitstoreal $bitstoshortreal $itor $signed $cast $bits $stime $timeformat ' +\n      '$realtobits $shortrealtobits $rtoi $unsigned $asserton $assertkill $assertpasson ' +\n      '$assertfailon $assertnonvacuouson $assertoff $assertcontrol $assertpassoff ' +\n      '$assertfailoff $assertvacuousoff $isunbounded $sampled $fell $changed $past_gclk ' +\n      '$fell_gclk $changed_gclk $rising_gclk $steady_gclk $coverage_control ' +\n      '$coverage_get $coverage_save $set_coverage_db_name $rose $stable $past ' +\n      '$rose_gclk $stable_gclk $future_gclk $falling_gclk $changing_gclk $display ' +\n      '$coverage_get_max $coverage_merge $get_coverage $load_coverage_db $typename ' +\n      '$unpacked_dimensions $left $low $increment $clog2 $ln $log10 $exp $sqrt $pow ' +\n      '$floor $ceil $sin $cos $tan $countbits $onehot $isunknown $fatal $warning ' +\n      '$dimensions $right $high $size $asin $acos $atan $atan2 $hypot $sinh $cosh ' +\n      '$tanh $asinh $acosh $atanh $countones $onehot0 $error $info $random ' +\n      '$dist_chi_square $dist_erlang $dist_exponential $dist_normal $dist_poisson ' +\n      '$dist_t $dist_uniform $q_initialize $q_remove $q_exam $async$and$array ' +\n      '$async$nand$array $async$or$array $async$nor$array $sync$and$array ' +\n      '$sync$nand$array $sync$or$array $sync$nor$array $q_add $q_full $psprintf ' +\n      '$async$and$plane $async$nand$plane $async$or$plane $async$nor$plane ' +\n      '$sync$and$plane $sync$nand$plane $sync$or$plane $sync$nor$plane $system ' +\n      '$display $displayb $displayh $displayo $strobe $strobeb $strobeh $strobeo ' +\n      '$write $readmemb $readmemh $writememh $value$plusargs ' +\n      '$dumpvars $dumpon $dumplimit $dumpports $dumpportson $dumpportslimit ' +\n      '$writeb $writeh $writeo $monitor $monitorb $monitorh $monitoro $writememb ' +\n      '$dumpfile $dumpoff $dumpall $dumpflush $dumpportsoff $dumpportsall ' +\n      '$dumpportsflush $fclose $fdisplay $fdisplayb $fdisplayh $fdisplayo ' +\n      '$fstrobe $fstrobeb $fstrobeh $fstrobeo $swrite $swriteb $swriteh ' +\n      '$swriteo $fscanf $fread $fseek $fflush $feof $fopen $fwrite $fwriteb ' +\n      '$fwriteh $fwriteo $fmonitor $fmonitorb $fmonitorh $fmonitoro $sformat ' +\n      '$sformatf $fgetc $ungetc $fgets $sscanf $rewind $ftell $ferror'\n  };\n\n  return {\n    name: 'Verilog',\n    aliases: [\n      'v',\n      'sv',\n      'svh'\n    ],\n    case_insensitive: false,\n    keywords: SV_KEYWORDS,\n    contains: [\n      hljs.C_BLOCK_COMMENT_MODE,\n      hljs.C_LINE_COMMENT_MODE,\n      hljs.QUOTE_STRING_MODE,\n      {\n        className: 'number',\n        contains: [ hljs.BACKSLASH_ESCAPE ],\n        variants: [\n          {\n            begin: '\\\\b((\\\\d+\\'(b|h|o|d|B|H|O|D))[0-9xzXZa-fA-F_]+)'\n          },\n          {\n            begin: '\\\\B((\\'(b|h|o|d|B|H|O|D))[0-9xzXZa-fA-F_]+)'\n          },\n          {\n            begin: '\\\\b([0-9_])+',\n            relevance: 0\n          }\n        ]\n      },\n      /* parameters to instances */\n      {\n        className: 'variable',\n        variants: [\n          {\n            begin: '#\\\\((?!parameter).+\\\\)'\n          },\n          {\n            begin: '\\\\.\\\\w+',\n            relevance: 0\n          }\n        ]\n      },\n      {\n        className: 'meta',\n        begin: '`',\n        end: '$',\n        keywords: {\n          'meta-keyword':\n            'define __FILE__ ' +\n            '__LINE__ begin_keywords celldefine default_nettype define ' +\n            'else elsif end_keywords endcelldefine endif ifdef ifndef ' +\n            'include line nounconnected_drive pragma resetall timescale ' +\n            'unconnected_drive undef undefineall'\n        },\n        relevance: 0\n      }\n    ]\n  };\n}\n\nmodule.exports = verilog;\n"},"sourceMaps":{"js":{"mappings":[{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":1,"column":0},"generated":{"line":1,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":2,"column":0},"generated":{"line":2,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":3,"column":0},"generated":{"line":3,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":4,"column":0},"generated":{"line":4,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":5,"column":0},"generated":{"line":5,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":6,"column":0},"generated":{"line":6,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":7,"column":0},"generated":{"line":7,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":8,"column":0},"generated":{"line":8,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":9,"column":0},"generated":{"line":9,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":10,"column":0},"generated":{"line":10,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":11,"column":0},"generated":{"line":11,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":12,"column":0},"generated":{"line":12,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":13,"column":0},"generated":{"line":13,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":14,"column":0},"generated":{"line":14,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":15,"column":0},"generated":{"line":15,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":16,"column":0},"generated":{"line":16,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":17,"column":0},"generated":{"line":17,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":18,"column":0},"generated":{"line":18,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":19,"column":0},"generated":{"line":19,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":20,"column":0},"generated":{"line":20,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":21,"column":0},"generated":{"line":21,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":22,"column":0},"generated":{"line":22,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":23,"column":0},"generated":{"line":23,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":24,"column":0},"generated":{"line":24,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":25,"column":0},"generated":{"line":25,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":26,"column":0},"generated":{"line":26,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":27,"column":0},"generated":{"line":27,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":28,"column":0},"generated":{"line":28,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":29,"column":0},"generated":{"line":29,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":30,"column":0},"generated":{"line":30,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":31,"column":0},"generated":{"line":31,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":32,"column":0},"generated":{"line":32,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":33,"column":0},"generated":{"line":33,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":34,"column":0},"generated":{"line":34,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":35,"column":0},"generated":{"line":35,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":36,"column":0},"generated":{"line":36,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":37,"column":0},"generated":{"line":37,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":38,"column":0},"generated":{"line":38,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":39,"column":0},"generated":{"line":39,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":40,"column":0},"generated":{"line":40,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":41,"column":0},"generated":{"line":41,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":42,"column":0},"generated":{"line":42,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":43,"column":0},"generated":{"line":43,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":44,"column":0},"generated":{"line":44,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":45,"column":0},"generated":{"line":45,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":46,"column":0},"generated":{"line":46,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":47,"column":0},"generated":{"line":47,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":48,"column":0},"generated":{"line":48,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":49,"column":0},"generated":{"line":49,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":50,"column":0},"generated":{"line":50,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":51,"column":0},"generated":{"line":51,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":52,"column":0},"generated":{"line":52,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":53,"column":0},"generated":{"line":53,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":54,"column":0},"generated":{"line":54,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":55,"column":0},"generated":{"line":55,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":56,"column":0},"generated":{"line":56,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":57,"column":0},"generated":{"line":57,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":58,"column":0},"generated":{"line":58,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":59,"column":0},"generated":{"line":59,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":60,"column":0},"generated":{"line":60,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":61,"column":0},"generated":{"line":61,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":62,"column":0},"generated":{"line":62,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":63,"column":0},"generated":{"line":63,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":64,"column":0},"generated":{"line":64,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":65,"column":0},"generated":{"line":65,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":66,"column":0},"generated":{"line":66,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":67,"column":0},"generated":{"line":67,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":68,"column":0},"generated":{"line":68,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":69,"column":0},"generated":{"line":69,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":70,"column":0},"generated":{"line":70,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":71,"column":0},"generated":{"line":71,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":72,"column":0},"generated":{"line":72,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":73,"column":0},"generated":{"line":73,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":74,"column":0},"generated":{"line":74,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":75,"column":0},"generated":{"line":75,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":76,"column":0},"generated":{"line":76,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":77,"column":0},"generated":{"line":77,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":78,"column":0},"generated":{"line":78,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":79,"column":0},"generated":{"line":79,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":80,"column":0},"generated":{"line":80,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":81,"column":0},"generated":{"line":81,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":82,"column":0},"generated":{"line":82,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":83,"column":0},"generated":{"line":83,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":84,"column":0},"generated":{"line":84,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":85,"column":0},"generated":{"line":85,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":86,"column":0},"generated":{"line":86,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":87,"column":0},"generated":{"line":87,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":88,"column":0},"generated":{"line":88,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":89,"column":0},"generated":{"line":89,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":90,"column":0},"generated":{"line":90,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":91,"column":0},"generated":{"line":91,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":92,"column":0},"generated":{"line":92,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":93,"column":0},"generated":{"line":93,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":94,"column":0},"generated":{"line":94,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":95,"column":0},"generated":{"line":95,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":96,"column":0},"generated":{"line":96,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":97,"column":0},"generated":{"line":97,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":98,"column":0},"generated":{"line":98,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":99,"column":0},"generated":{"line":99,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":100,"column":0},"generated":{"line":100,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":101,"column":0},"generated":{"line":101,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":102,"column":0},"generated":{"line":102,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":103,"column":0},"generated":{"line":103,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":104,"column":0},"generated":{"line":104,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":105,"column":0},"generated":{"line":105,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":106,"column":0},"generated":{"line":106,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":107,"column":0},"generated":{"line":107,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":108,"column":0},"generated":{"line":108,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":109,"column":0},"generated":{"line":109,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":110,"column":0},"generated":{"line":110,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":111,"column":0},"generated":{"line":111,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":112,"column":0},"generated":{"line":112,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":113,"column":0},"generated":{"line":113,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":114,"column":0},"generated":{"line":114,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":115,"column":0},"generated":{"line":115,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":116,"column":0},"generated":{"line":116,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":117,"column":0},"generated":{"line":117,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":118,"column":0},"generated":{"line":118,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":119,"column":0},"generated":{"line":119,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":120,"column":0},"generated":{"line":120,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":121,"column":0},"generated":{"line":121,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":122,"column":0},"generated":{"line":122,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":123,"column":0},"generated":{"line":123,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":124,"column":0},"generated":{"line":124,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":125,"column":0},"generated":{"line":125,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":126,"column":0},"generated":{"line":126,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":127,"column":0},"generated":{"line":127,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":128,"column":0},"generated":{"line":128,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":129,"column":0},"generated":{"line":129,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":130,"column":0},"generated":{"line":130,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":131,"column":0},"generated":{"line":131,"column":0}},{"source":"../node_modules/highlight.js/lib/languages/verilog.js","original":{"line":132,"column":0},"generated":{"line":132,"column":0}}],"sources":{"../node_modules/highlight.js/lib/languages/verilog.js":"/*\nLanguage: Verilog\nAuthor: Jon Evans <jon@craftyjon.com>\nContributors: Boone Severson <boone.severson@gmail.com>\nDescription: Verilog is a hardware description language used in electronic design automation to describe digital and mixed-signal systems. This highlighter supports Verilog and SystemVerilog through IEEE 1800-2012.\nWebsite: http://www.verilog.com\n*/\n\nfunction verilog(hljs) {\n  const SV_KEYWORDS = {\n    $pattern: /[\\w\\$]+/,\n    keyword:\n      'accept_on alias always always_comb always_ff always_latch and assert assign ' +\n      'assume automatic before begin bind bins binsof bit break buf|0 bufif0 bufif1 ' +\n      'byte case casex casez cell chandle checker class clocking cmos config const ' +\n      'constraint context continue cover covergroup coverpoint cross deassign default ' +\n      'defparam design disable dist do edge else end endcase endchecker endclass ' +\n      'endclocking endconfig endfunction endgenerate endgroup endinterface endmodule ' +\n      'endpackage endprimitive endprogram endproperty endspecify endsequence endtable ' +\n      'endtask enum event eventually expect export extends extern final first_match for ' +\n      'force foreach forever fork forkjoin function generate|5 genvar global highz0 highz1 ' +\n      'if iff ifnone ignore_bins illegal_bins implements implies import incdir include ' +\n      'initial inout input inside instance int integer interconnect interface intersect ' +\n      'join join_any join_none large let liblist library local localparam logic longint ' +\n      'macromodule matches medium modport module nand negedge nettype new nexttime nmos ' +\n      'nor noshowcancelled not notif0 notif1 or output package packed parameter pmos ' +\n      'posedge primitive priority program property protected pull0 pull1 pulldown pullup ' +\n      'pulsestyle_ondetect pulsestyle_onevent pure rand randc randcase randsequence rcmos ' +\n      'real realtime ref reg reject_on release repeat restrict return rnmos rpmos rtran ' +\n      'rtranif0 rtranif1 s_always s_eventually s_nexttime s_until s_until_with scalared ' +\n      'sequence shortint shortreal showcancelled signed small soft solve specify specparam ' +\n      'static string strong strong0 strong1 struct super supply0 supply1 sync_accept_on ' +\n      'sync_reject_on table tagged task this throughout time timeprecision timeunit tran ' +\n      'tranif0 tranif1 tri tri0 tri1 triand trior trireg type typedef union unique unique0 ' +\n      'unsigned until until_with untyped use uwire var vectored virtual void wait wait_order ' +\n      'wand weak weak0 weak1 while wildcard wire with within wor xnor xor',\n    literal:\n      'null',\n    built_in:\n      '$finish $stop $exit $fatal $error $warning $info $realtime $time $printtimescale ' +\n      '$bitstoreal $bitstoshortreal $itor $signed $cast $bits $stime $timeformat ' +\n      '$realtobits $shortrealtobits $rtoi $unsigned $asserton $assertkill $assertpasson ' +\n      '$assertfailon $assertnonvacuouson $assertoff $assertcontrol $assertpassoff ' +\n      '$assertfailoff $assertvacuousoff $isunbounded $sampled $fell $changed $past_gclk ' +\n      '$fell_gclk $changed_gclk $rising_gclk $steady_gclk $coverage_control ' +\n      '$coverage_get $coverage_save $set_coverage_db_name $rose $stable $past ' +\n      '$rose_gclk $stable_gclk $future_gclk $falling_gclk $changing_gclk $display ' +\n      '$coverage_get_max $coverage_merge $get_coverage $load_coverage_db $typename ' +\n      '$unpacked_dimensions $left $low $increment $clog2 $ln $log10 $exp $sqrt $pow ' +\n      '$floor $ceil $sin $cos $tan $countbits $onehot $isunknown $fatal $warning ' +\n      '$dimensions $right $high $size $asin $acos $atan $atan2 $hypot $sinh $cosh ' +\n      '$tanh $asinh $acosh $atanh $countones $onehot0 $error $info $random ' +\n      '$dist_chi_square $dist_erlang $dist_exponential $dist_normal $dist_poisson ' +\n      '$dist_t $dist_uniform $q_initialize $q_remove $q_exam $async$and$array ' +\n      '$async$nand$array $async$or$array $async$nor$array $sync$and$array ' +\n      '$sync$nand$array $sync$or$array $sync$nor$array $q_add $q_full $psprintf ' +\n      '$async$and$plane $async$nand$plane $async$or$plane $async$nor$plane ' +\n      '$sync$and$plane $sync$nand$plane $sync$or$plane $sync$nor$plane $system ' +\n      '$display $displayb $displayh $displayo $strobe $strobeb $strobeh $strobeo ' +\n      '$write $readmemb $readmemh $writememh $value$plusargs ' +\n      '$dumpvars $dumpon $dumplimit $dumpports $dumpportson $dumpportslimit ' +\n      '$writeb $writeh $writeo $monitor $monitorb $monitorh $monitoro $writememb ' +\n      '$dumpfile $dumpoff $dumpall $dumpflush $dumpportsoff $dumpportsall ' +\n      '$dumpportsflush $fclose $fdisplay $fdisplayb $fdisplayh $fdisplayo ' +\n      '$fstrobe $fstrobeb $fstrobeh $fstrobeo $swrite $swriteb $swriteh ' +\n      '$swriteo $fscanf $fread $fseek $fflush $feof $fopen $fwrite $fwriteb ' +\n      '$fwriteh $fwriteo $fmonitor $fmonitorb $fmonitorh $fmonitoro $sformat ' +\n      '$sformatf $fgetc $ungetc $fgets $sscanf $rewind $ftell $ferror'\n  };\n\n  return {\n    name: 'Verilog',\n    aliases: [\n      'v',\n      'sv',\n      'svh'\n    ],\n    case_insensitive: false,\n    keywords: SV_KEYWORDS,\n    contains: [\n      hljs.C_BLOCK_COMMENT_MODE,\n      hljs.C_LINE_COMMENT_MODE,\n      hljs.QUOTE_STRING_MODE,\n      {\n        className: 'number',\n        contains: [ hljs.BACKSLASH_ESCAPE ],\n        variants: [\n          {\n            begin: '\\\\b((\\\\d+\\'(b|h|o|d|B|H|O|D))[0-9xzXZa-fA-F_]+)'\n          },\n          {\n            begin: '\\\\B((\\'(b|h|o|d|B|H|O|D))[0-9xzXZa-fA-F_]+)'\n          },\n          {\n            begin: '\\\\b([0-9_])+',\n            relevance: 0\n          }\n        ]\n      },\n      /* parameters to instances */\n      {\n        className: 'variable',\n        variants: [\n          {\n            begin: '#\\\\((?!parameter).+\\\\)'\n          },\n          {\n            begin: '\\\\.\\\\w+',\n            relevance: 0\n          }\n        ]\n      },\n      {\n        className: 'meta',\n        begin: '`',\n        end: '$',\n        keywords: {\n          'meta-keyword':\n            'define __FILE__ ' +\n            '__LINE__ begin_keywords celldefine default_nettype define ' +\n            'else elsif end_keywords endcelldefine endif ifdef ifndef ' +\n            'include line nounconnected_drive pragma resetall timescale ' +\n            'unconnected_drive undef undefineall'\n        },\n        relevance: 0\n      }\n    ]\n  };\n}\n\nmodule.exports = verilog;\n"},"lineCount":132}},"error":null,"hash":"a370c0b372ee60cc6539083ba90061b2","cacheData":{"env":{}}}