// Seed: 2664992524
module module_0 (
    input tri0 id_0,
    input tri  id_1
);
  assign id_3 = 1;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    input logic id_1,
    input tri1 id_2,
    output supply1 id_3,
    input wire id_4,
    output logic id_5,
    output wire id_6
);
  assign id_0 = id_4;
  module_0 modCall_1 (
      id_4,
      id_2
  );
  final id_5 <= id_1;
  xnor primCall (id_5, id_1, id_2, id_4);
endmodule
module module_2 (
    output wire id_0,
    output supply1 id_1,
    input tri0 id_2,
    input supply1 id_3
);
  wire id_5;
  supply0 id_6 = -1'h0;
  wire id_7;
  wire id_8, id_9, id_10, id_11;
  wire id_12, id_13;
  module_0 modCall_1 (
      id_2,
      id_2
  );
  assign modCall_1.type_0 = 0;
  wire id_14;
  wire id_15;
endmodule
