digraph "CFG for 'is_ancestor' function" {
	label="CFG for 'is_ancestor' function";

	Node0x17f0950 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%2:\l  %3 = alloca i1, align 1\l  %4 = alloca %struct.stat*, align 8\l  %5 = alloca %struct.dir_list*, align 8\l  store %struct.stat* %0, %struct.stat** %4, align 8, !tbaa !1773\l  call void @llvm.dbg.declare(metadata %struct.stat** %4, metadata !1771,\l... metadata !DIExpression()), !dbg !1777\l  store %struct.dir_list* %1, %struct.dir_list** %5, align 8, !tbaa !1773\l  call void @llvm.dbg.declare(metadata %struct.dir_list** %5, metadata !1772,\l... metadata !DIExpression()), !dbg !1778\l  br label %6, !dbg !1779\l}"];
	Node0x17f0950 -> Node0x17f09a0;
	Node0x17f09a0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%6:\l6:                                                \l  %7 = load %struct.dir_list*, %struct.dir_list** %5, align 8, !dbg !1780,\l... !tbaa !1773\l  %8 = icmp ne %struct.dir_list* %7, null, !dbg !1781\l  br i1 %8, label %9, label %30, !dbg !1779\l|{<s0>T|<s1>F}}"];
	Node0x17f09a0:s0 -> Node0x17f09f0;
	Node0x17f09a0:s1 -> Node0x17f0b30;
	Node0x17f09f0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#bb1b2c70",label="{%9:\l9:                                                \l  %10 = load %struct.dir_list*, %struct.dir_list** %5, align 8, !dbg !1782,\l... !tbaa !1773\l  %11 = getelementptr inbounds %struct.dir_list, %struct.dir_list* %10, i32 0,\l... i32 1, !dbg !1785\l  %12 = load i64, i64* %11, align 8, !dbg !1785, !tbaa !1786\l  %13 = load %struct.stat*, %struct.stat** %4, align 8, !dbg !1789, !tbaa !1773\l  %14 = getelementptr inbounds %struct.stat, %struct.stat* %13, i32 0, i32 1,\l... !dbg !1790\l  %15 = load i64, i64* %14, align 8, !dbg !1790, !tbaa !1791\l  %16 = icmp eq i64 %12, %15, !dbg !1795\l  br i1 %16, label %17, label %26, !dbg !1796\l|{<s0>T|<s1>F}}"];
	Node0x17f09f0:s0 -> Node0x17f0a40;
	Node0x17f09f0:s1 -> Node0x17f0ae0;
	Node0x17f0a40 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dc5d4a70",label="{%17:\l17:                                               \l  %18 = load %struct.dir_list*, %struct.dir_list** %5, align 8, !dbg !1797,\l... !tbaa !1773\l  %19 = getelementptr inbounds %struct.dir_list, %struct.dir_list* %18, i32 0,\l... i32 2, !dbg !1798\l  %20 = load i64, i64* %19, align 8, !dbg !1798, !tbaa !1799\l  %21 = load %struct.stat*, %struct.stat** %4, align 8, !dbg !1800, !tbaa !1773\l  %22 = getelementptr inbounds %struct.stat, %struct.stat* %21, i32 0, i32 0,\l... !dbg !1801\l  %23 = load i64, i64* %22, align 8, !dbg !1801, !tbaa !1802\l  %24 = icmp eq i64 %20, %23, !dbg !1803\l  br i1 %24, label %25, label %26, !dbg !1804\l|{<s0>T|<s1>F}}"];
	Node0x17f0a40:s0 -> Node0x17f0a90;
	Node0x17f0a40:s1 -> Node0x17f0ae0;
	Node0x17f0a90 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#abc8fd70",label="{%25:\l25:                                               \l  store i1 true, i1* %3, align 1, !dbg !1805\l  br label %31, !dbg !1805\l}"];
	Node0x17f0a90 -> Node0x17f0b80;
	Node0x17f0ae0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#bb1b2c70",label="{%26:\l26:                                               \l  %27 = load %struct.dir_list*, %struct.dir_list** %5, align 8, !dbg !1806,\l... !tbaa !1773\l  %28 = getelementptr inbounds %struct.dir_list, %struct.dir_list* %27, i32 0,\l... i32 0, !dbg !1807\l  %29 = load %struct.dir_list*, %struct.dir_list** %28, align 8, !dbg !1807,\l... !tbaa !1808\l  store %struct.dir_list* %29, %struct.dir_list** %5, align 8, !dbg !1809,\l... !tbaa !1773\l  br label %6, !dbg !1779, !llvm.loop !1810\l}"];
	Node0x17f0ae0 -> Node0x17f09a0;
	Node0x17f0b30 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#cedaeb70",label="{%30:\l30:                                               \l  store i1 false, i1* %3, align 1, !dbg !1814\l  br label %31, !dbg !1814\l}"];
	Node0x17f0b30 -> Node0x17f0b80;
	Node0x17f0b80 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%31:\l31:                                               \l  %32 = load i1, i1* %3, align 1, !dbg !1815\l  ret i1 %32, !dbg !1815\l}"];
}
