$date
	Wed Jan 24 18:19:45 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$scope module dut $end
$var wire 32 ! in_0 [31:0] $end
$var wire 32 " in_1 [31:0] $end
$var wire 32 # in_2 [31:0] $end
$var wire 1 $ sig5_0 $end
$var wire 1 % sig6_0 $end
$var wire 1 & sig4_0 $end
$var wire 1 ' sig3_1 $end
$var wire 2 ( sig2_11 [1:0] $end
$var wire 2 ) sig1_01 [1:0] $end
$var wire 1 * sig0_0 $end
$var wire 32 + out_0 [31:0] $end
$var wire 96 , out_ [95:0] $end
$var wire 96 - in_ [95:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b100000000000000000 -
bz0zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz0 ,
bz0 +
0*
b1 )
b11 (
1'
0&
0%
0$
b0 #
b0 "
b100000000000000000 !
$end
#1
