library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity Duc2_full_adder2 is
    Port ( A : in  STD_LOGIC_VECTOR (3 downto 0);
           B : in  STD_LOGIC_VECTOR (3 downto 0);
           Ci : in  STD_LOGIC;
           S : out  STD_LOGIC_VECTOR (3 downto 0);
           C0 : out  STD_LOGIC);
end Duc3_full_adder2;

architecture struc of Duc3_full_adder2 is
component Duc2_full_adder1
    Port ( a : in  STD_LOGIC;
           b : in  STD_LOGIC;
           ci : in  STD_LOGIC;
           s  : out  STD_LOGIC;
           c0 : out  STD_LOGIC);
end component;
signal x7: std_logic;
signal x8: std_logic;
signal x9: std_logic;

begin
gate1: Duc2_full_adder1 port map(a=>A(3),b=>B(3),ci=>x7,s=>S(3),c0=>c0);
gate2: Duc2_full_adder1 port map(a=>A(2),b=>B(2),ci=>X8,s=>S(2),c0=>x7);
gate3: Duc2_full_adder1 port map(a=>A(1),b=>B(1),ci=>x9,s=>S(1),c0=>x8);
gate4: Duc2_full_adder1 port map(a=>A(0),b=>B(0),ci=>ci,s=>S(0),c0=>x9);

end struc;
