[INFO ORD-0030] Using 1 thread(s)
[INFO ODB-0222] Reading LEF file: Nangate45/Nangate45.lef
[INFO ODB-0223]     Created 22 technology layers
[INFO ODB-0224]     Created 27 technology vias
[INFO ODB-0225]     Created 134 library cells
[INFO ODB-0226] Finished LEF file:  Nangate45/Nangate45.lef
[INFO ODB-0127] Reading DEF file: gcd_placed.def
[INFO ODB-0128] Design: gcd
[INFO ODB-0130]     Created 54 pins.
[INFO ODB-0131]     Created 571 components and 2554 component-terminals.
[INFO ODB-0132]     Created 5 special nets and 1142 connections.
[INFO ODB-0133]     Created 528 nets and 1412 connections.
[INFO ODB-0134] Finished DEF file: gcd_placed.def
worst slack 1.36
[INFO RSZ-0027] Inserted 35 input buffers.
[INFO RSZ-0028] Inserted 18 output buffers.
[INFO RSZ-0058] Using max wire length 853um.
[INFO RSZ-0039] Resized 42 instances.
[INFO RSZ-0059] Using CLKBUF_X3 with 0.030ns delay for hold repairs.
[INFO RSZ-0046] Found 35 endpoints with hold violations.
[INFO RSZ-0032] Inserted 93 hold buffers.
Startpoint: _889_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _889_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _889_/CK (DFF_X1)
   0.08    0.08 ^ _889_/Q (DFF_X1)
   0.04    0.12 ^ _742_/Z (BUF_X1)
   0.04    0.16 ^ _706_/Z (MUX2_X1)
   0.02    0.18 ^ _832_/Z (BUF_X1)
   0.03    0.21 ^ hold139/Z (CLKBUF_X3)
   0.00    0.21 ^ _889_/D (DFF_X1)
           0.21   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ _889_/CK (DFF_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.21   data arrival time
---------------------------------------------------------
           0.20   slack (MET)


Startpoint: _867_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _879_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _867_/CK (DFF_X1)
   0.08    0.08 ^ _867_/Q (DFF_X1)
   0.04    0.12 ^ _753_/Z (BUF_X1)
   0.05    0.17 ^ _489_/ZN (XNOR2_X1)
   0.02    0.19 v _490_/ZN (INV_X1)
   0.03    0.23 ^ _492_/ZN (NOR2_X1)
   0.02    0.25 v _497_/ZN (NAND3_X1)
   0.07    0.31 v _502_/ZN (OR3_X1)
   0.02    0.33 ^ _518_/ZN (NAND3_X1)
   0.01    0.34 v _520_/ZN (NAND2_X1)
   0.03    0.37 v _536_/ZN (AND4_X1)
   0.04    0.42 ^ _542_/ZN (AOI21_X1)
   0.03    0.45 v _548_/ZN (NAND2_X1)
   0.06    0.51 v _549_/ZN (OR2_X1)
   0.03    0.54 v _550_/Z (BUF_X8)
   0.03    0.57 v _551_/Z (BUF_X16)
   0.03    0.59 ^ _677_/ZN (OAI211_X2)
   0.04    0.63 ^ _678_/Z (MUX2_X1)
   0.03    0.66 ^ hold102/Z (CLKBUF_X3)
   0.02    0.68 ^ _811_/Z (BUF_X1)
   0.02    0.70 ^ hold101/Z (CLKBUF_X3)
   0.00    0.70 ^ _879_/D (DFF_X1)
           0.70   data arrival time

   2.00    2.00   clock core_clock (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
           2.00 ^ _879_/CK (DFF_X1)
  -0.03    1.97   library setup time
           1.97   data required time
---------------------------------------------------------
           1.97   data required time
          -0.70   data arrival time
---------------------------------------------------------
           1.27   slack (MET)


max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_443_/ZN                                0.20    0.06    0.14 (MET)

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
_460_/Z                                 100     10     90 (MET)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_443_/ZN                               10.47    3.57    6.90 (MET)

worst slack 1.27
Driver    length delay
_759_/Z manhtn 105.4 steiner 105.4 0.00
_850_/Z manhtn 95.8 steiner 95.8 0.00
_786_/Z manhtn 80.4 steiner 80.4 0.00
_813_/Z manhtn 78.4 steiner 78.4 0.00
_847_/Z manhtn 77.7 steiner 77.7 0.00
_839_/Z manhtn 76.3 steiner 76.3 0.00
_551_/Z manhtn 73.6 steiner 73.6 0.00
_851_/Z manhtn 69.5 steiner 69.5 0.00
_725_/Z manhtn 67.2 steiner 67.2 0.00
_849_/Z manhtn 64.8 steiner 64.8 0.00
_860_/Z manhtn 64.5 steiner 64.5 0.00
Design area 855 u^2 13% utilization.
