

================================================================
== Vivado HLS Report for 'matmul_hw'
================================================================
* Date:           Mon Apr 24 20:58:31 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_matmul_int
* Solution:       matmul_1b_16x16
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.05|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  10498|  10498|  10499|  10499|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |- L_col   |  10496|  10496|        41|         41|          1|   256|    yes   |
        +----------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|   1150|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     64|       0|      0|
|Memory           |        0|      -|    1024|    128|
|Multiplexer      |        -|      -|       -|    485|
|Register         |        -|      -|    2013|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     64|    3037|   1763|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|     26|       2|      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+---+----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +--------------------------+----------------------+---------+-------+---+----+
    |matmul_hw_mul_32sbkb_U1   |matmul_hw_mul_32sbkb  |        0|      4|  0|   0|
    |matmul_hw_mul_32sbkb_U2   |matmul_hw_mul_32sbkb  |        0|      4|  0|   0|
    |matmul_hw_mul_32sbkb_U3   |matmul_hw_mul_32sbkb  |        0|      4|  0|   0|
    |matmul_hw_mul_32sbkb_U4   |matmul_hw_mul_32sbkb  |        0|      4|  0|   0|
    |matmul_hw_mul_32sbkb_U5   |matmul_hw_mul_32sbkb  |        0|      4|  0|   0|
    |matmul_hw_mul_32sbkb_U6   |matmul_hw_mul_32sbkb  |        0|      4|  0|   0|
    |matmul_hw_mul_32sbkb_U7   |matmul_hw_mul_32sbkb  |        0|      4|  0|   0|
    |matmul_hw_mul_32sbkb_U8   |matmul_hw_mul_32sbkb  |        0|      4|  0|   0|
    |matmul_hw_mul_32sbkb_U9   |matmul_hw_mul_32sbkb  |        0|      4|  0|   0|
    |matmul_hw_mul_32sbkb_U10  |matmul_hw_mul_32sbkb  |        0|      4|  0|   0|
    |matmul_hw_mul_32sbkb_U11  |matmul_hw_mul_32sbkb  |        0|      4|  0|   0|
    |matmul_hw_mul_32sbkb_U12  |matmul_hw_mul_32sbkb  |        0|      4|  0|   0|
    |matmul_hw_mul_32sbkb_U13  |matmul_hw_mul_32sbkb  |        0|      4|  0|   0|
    |matmul_hw_mul_32sbkb_U14  |matmul_hw_mul_32sbkb  |        0|      4|  0|   0|
    |matmul_hw_mul_32sbkb_U15  |matmul_hw_mul_32sbkb  |        0|      4|  0|   0|
    |matmul_hw_mul_32sbkb_U16  |matmul_hw_mul_32sbkb  |        0|      4|  0|   0|
    +--------------------------+----------------------+---------+-------+---+----+
    |Total                     |                      |        0|     64|  0|   0|
    +--------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    +-------------+--------------------+---------+----+----+------+-----+------+-------------+
    |    Memory   |       Module       | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------+--------------------+---------+----+----+------+-----+------+-------------+
    |b_copy_0_U   |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    |b_copy_1_U   |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    |b_copy_2_U   |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    |b_copy_3_U   |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    |b_copy_4_U   |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    |b_copy_5_U   |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    |b_copy_6_U   |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    |b_copy_7_U   |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    |b_copy_8_U   |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    |b_copy_9_U   |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    |b_copy_10_U  |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    |b_copy_11_U  |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    |b_copy_12_U  |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    |b_copy_13_U  |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    |b_copy_14_U  |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    |b_copy_15_U  |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    +-------------+--------------------+---------+----+----+------+-----+------+-------------+
    |Total        |                    |        0|1024| 128|   256|  512|    16|         8192|
    +-------------+--------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_880_p2                  |     +    |      0|  0|   5|           5|           1|
    |indvar_flatten_next_fu_874_p2  |     +    |      0|  0|   9|           9|           1|
    |j_1_fu_1706_p2                 |     +    |      0|  0|   5|           5|           1|
    |tmp10_fu_1715_p2               |     +    |      0|  0|  32|          32|          32|
    |tmp11_fu_1719_p2               |     +    |      0|  0|  16|          32|          32|
    |tmp12_fu_1736_p2               |     +    |      0|  0|  16|          32|          32|
    |tmp13_fu_1728_p2               |     +    |      0|  0|  32|          32|          32|
    |tmp14_fu_1732_p2               |     +    |      0|  0|  16|          32|          32|
    |tmp1_fu_1644_p2                |     +    |      0|  0|  16|          32|          32|
    |tmp2_fu_1490_p2                |     +    |      0|  0|  16|          32|          32|
    |tmp3_fu_1414_p2                |     +    |      0|  0|  32|          32|          32|
    |tmp4_fu_1486_p2                |     +    |      0|  0|  16|          32|          32|
    |tmp5_fu_1639_p2                |     +    |      0|  0|  16|          32|          32|
    |tmp6_fu_1563_p2                |     +    |      0|  0|  32|          32|          32|
    |tmp7_fu_1635_p2                |     +    |      0|  0|  32|          32|          32|
    |tmp8_fu_1741_p2                |     +    |      0|  0|  16|          32|          32|
    |tmp9_fu_1723_p2                |     +    |      0|  0|  16|          32|          32|
    |tmp_12_s_fu_1746_p2            |     +    |      0|  0|  16|          32|          32|
    |tmp_39_fu_940_p2               |     +    |      0|  0|   9|           9|           9|
    |tmp_41_fu_965_p2               |     +    |      0|  0|   9|           9|           9|
    |tmp_43_fu_983_p2               |     +    |      0|  0|   9|           9|           9|
    |tmp_45_fu_1001_p2              |     +    |      0|  0|   9|           9|           9|
    |tmp_47_fu_1022_p2              |     +    |      0|  0|   8|           8|           8|
    |tmp_49_fu_1045_p2              |     +    |      0|  0|   8|           8|           8|
    |tmp_51_fu_1070_p2              |     +    |      0|  0|   7|           7|           7|
    |tmp_53_fu_1096_p2              |     +    |      0|  0|  10|          10|           9|
    |tmp_54_fu_1695_p2              |     +    |      0|  0|  11|          11|          11|
    |exitcond_flatten_fu_868_p2     |   icmp   |      0|  0|   4|           9|          10|
    |exitcond_fu_886_p2             |   icmp   |      0|  0|   3|           5|           6|
    |tmp_5_fu_1137_p2               |   icmp   |      0|  0|   2|           5|           1|
    |tmp_fu_906_p2                  |   icmp   |      0|  0|   2|           5|           1|
    |tmp_mid1_fu_900_p2             |   icmp   |      0|  0|   2|           5|           1|
    |tmp_10_fu_1145_p2              |    or    |      0|  0|  13|           9|           2|
    |tmp_12_fu_1179_p2              |    or    |      0|  0|  13|           9|           2|
    |tmp_14_fu_1213_p2              |    or    |      0|  0|  13|           9|           3|
    |tmp_16_fu_1247_p2              |    or    |      0|  0|  13|           9|           3|
    |tmp_18_fu_1281_p2              |    or    |      0|  0|  13|           9|           3|
    |tmp_20_fu_1315_p2              |    or    |      0|  0|  13|           9|           3|
    |tmp_22_fu_1349_p2              |    or    |      0|  0|  13|           9|           4|
    |tmp_24_fu_1383_p2              |    or    |      0|  0|  13|           9|           4|
    |tmp_26_fu_1421_p2              |    or    |      0|  0|  13|           9|           4|
    |tmp_28_fu_1455_p2              |    or    |      0|  0|  13|           9|           4|
    |tmp_30_fu_1498_p2              |    or    |      0|  0|  13|           9|           4|
    |tmp_32_fu_1532_p2              |    or    |      0|  0|  13|           9|           4|
    |tmp_34_fu_1570_p2              |    or    |      0|  0|  13|           9|           4|
    |tmp_36_fu_1604_p2              |    or    |      0|  0|  13|           9|           4|
    |tmp_9_fu_1123_p2               |    or    |      0|  0|  13|           9|           1|
    |a_row_0_1_fu_1159_p3           |  select  |      0|  0|  32|           1|          32|
    |a_row_10_1_fu_1512_p3          |  select  |      0|  0|  32|           1|          32|
    |a_row_11_1_fu_1546_p3          |  select  |      0|  0|  32|           1|          32|
    |a_row_12_1_fu_1584_p3          |  select  |      0|  0|  32|           1|          32|
    |a_row_13_1_fu_1618_p3          |  select  |      0|  0|  32|           1|          32|
    |a_row_14_1_fu_1675_p3          |  select  |      0|  0|  32|           1|          32|
    |a_row_15_1_fu_1668_p3          |  select  |      0|  0|  32|           1|          32|
    |a_row_1_1_fu_1193_p3           |  select  |      0|  0|  32|           1|          32|
    |a_row_2_1_fu_1227_p3           |  select  |      0|  0|  32|           1|          32|
    |a_row_3_1_fu_1261_p3           |  select  |      0|  0|  32|           1|          32|
    |a_row_4_1_fu_1295_p3           |  select  |      0|  0|  32|           1|          32|
    |a_row_5_1_fu_1329_p3           |  select  |      0|  0|  32|           1|          32|
    |a_row_6_1_fu_1363_p3           |  select  |      0|  0|  32|           1|          32|
    |a_row_7_1_fu_1397_p3           |  select  |      0|  0|  32|           1|          32|
    |a_row_8_1_fu_1435_p3           |  select  |      0|  0|  32|           1|          32|
    |a_row_9_1_fu_1469_p3           |  select  |      0|  0|  32|           1|          32|
    |j_mid2_fu_892_p3               |  select  |      0|  0|   5|           1|           1|
    |tmp_2_mid2_v_v_v_fu_920_p3     |  select  |      0|  0|   5|           1|           5|
    |tmp_mid2_fu_912_p3             |  select  |      0|  0|   1|           1|           1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0|1150|         762|        1149|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+-----+-----------+-----+-----------+
    |          Name          | LUT | Input Size| Bits| Total Bits|
    +------------------------+-----+-----------+-----+-----------+
    |a_Addr_A_orig           |  320|         34|   32|       1088|
    |a_WEN_A                 |    4|          2|    4|          8|
    |ap_NS_fsm               |   78|         44|    1|         44|
    |b_copy_0_address0       |    4|          3|    4|         12|
    |b_copy_10_address0      |    4|          3|    4|         12|
    |b_copy_11_address0      |    4|          3|    4|         12|
    |b_copy_12_address0      |    4|          3|    4|         12|
    |b_copy_13_address0      |    4|          3|    4|         12|
    |b_copy_14_address0      |    4|          3|    4|         12|
    |b_copy_15_address0      |    4|          3|    4|         12|
    |b_copy_1_address0       |    4|          3|    4|         12|
    |b_copy_2_address0       |    4|          3|    4|         12|
    |b_copy_3_address0       |    4|          3|    4|         12|
    |b_copy_4_address0       |    4|          3|    4|         12|
    |b_copy_5_address0       |    4|          3|    4|         12|
    |b_copy_6_address0       |    4|          3|    4|         12|
    |b_copy_7_address0       |    4|          3|    4|         12|
    |b_copy_8_address0       |    4|          3|    4|         12|
    |b_copy_9_address0       |    4|          3|    4|         12|
    |i_reg_841               |    5|          2|    5|         10|
    |indvar_flatten_reg_830  |    9|          2|    9|         18|
    |j_reg_852               |    5|          2|    5|         10|
    +------------------------+-----+-----------+-----+-----------+
    |Total                   |  485|        134|  120|       1370|
    +------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |a_load_1_reg_1913             |  32|   0|   32|          0|
    |a_row_0_2_fu_132              |  32|   0|   32|          0|
    |a_row_10_2_fu_172             |  32|   0|   32|          0|
    |a_row_11_2_fu_176             |  32|   0|   32|          0|
    |a_row_12_2_fu_180             |  32|   0|   32|          0|
    |a_row_13_2_fu_184             |  32|   0|   32|          0|
    |a_row_14_2_fu_188             |  32|   0|   32|          0|
    |a_row_15_1_reg_2438           |  32|   0|   32|          0|
    |a_row_15_2_fu_192             |  32|   0|   32|          0|
    |a_row_1_2_fu_136              |  32|   0|   32|          0|
    |a_row_2_2_fu_140              |  32|   0|   32|          0|
    |a_row_3_2_fu_144              |  32|   0|   32|          0|
    |a_row_4_2_fu_148              |  32|   0|   32|          0|
    |a_row_5_2_fu_152              |  32|   0|   32|          0|
    |a_row_6_2_fu_156              |  32|   0|   32|          0|
    |a_row_7_2_fu_160              |  32|   0|   32|          0|
    |a_row_8_2_fu_164              |  32|   0|   32|          0|
    |a_row_9_2_fu_168              |  32|   0|   32|          0|
    |ap_CS_fsm                     |  43|   0|   43|          0|
    |b_copy_0_load_reg_2078        |  32|   0|   32|          0|
    |b_copy_10_load_reg_2308       |  32|   0|   32|          0|
    |b_copy_11_load_reg_2338       |  32|   0|   32|          0|
    |b_copy_12_load_reg_2363       |  32|   0|   32|          0|
    |b_copy_13_load_reg_2393       |  32|   0|   32|          0|
    |b_copy_14_load_reg_2423       |  32|   0|   32|          0|
    |b_copy_15_load_reg_2428       |  32|   0|   32|          0|
    |b_copy_1_load_reg_2098        |  32|   0|   32|          0|
    |b_copy_2_load_reg_2118        |  32|   0|   32|          0|
    |b_copy_3_load_reg_2138        |  32|   0|   32|          0|
    |b_copy_4_load_reg_2158        |  32|   0|   32|          0|
    |b_copy_5_load_reg_2178        |  32|   0|   32|          0|
    |b_copy_6_load_reg_2203        |  32|   0|   32|          0|
    |b_copy_7_load_reg_2228        |  32|   0|   32|          0|
    |b_copy_8_load_reg_2253        |  32|   0|   32|          0|
    |b_copy_9_load_reg_2283        |  32|   0|   32|          0|
    |exitcond_flatten_reg_1851     |   1|   0|    1|          0|
    |i_reg_841                     |   5|   0|    5|          0|
    |indvar_flatten_next_reg_1855  |   9|   0|    9|          0|
    |indvar_flatten_reg_830        |   9|   0|    9|          0|
    |j_1_reg_2458                  |   5|   0|    5|          0|
    |j_mid2_reg_1860               |   5|   0|    5|          0|
    |j_reg_852                     |   5|   0|    5|          0|
    |reg_863                       |  32|   0|   32|          0|
    |tmp10_reg_2468                |  32|   0|   32|          0|
    |tmp13_reg_2498                |  32|   0|   32|          0|
    |tmp1_reg_2433                 |  32|   0|   32|          0|
    |tmp2_reg_2318                 |  32|   0|   32|          0|
    |tmp3_reg_2263                 |  32|   0|   32|          0|
    |tmp6_reg_2373                 |  32|   0|   32|          0|
    |tmp9_reg_2483                 |  32|   0|   32|          0|
    |tmp_11_10_reg_2473            |  32|   0|   32|          0|
    |tmp_11_11_reg_2478            |  32|   0|   32|          0|
    |tmp_11_12_reg_2488            |  32|   0|   32|          0|
    |tmp_11_13_reg_2493            |  32|   0|   32|          0|
    |tmp_11_14_reg_2503            |  32|   0|   32|          0|
    |tmp_11_1_reg_2223             |  32|   0|   32|          0|
    |tmp_11_2_reg_2248             |  32|   0|   32|          0|
    |tmp_11_3_reg_2278             |  32|   0|   32|          0|
    |tmp_11_4_reg_2303             |  32|   0|   32|          0|
    |tmp_11_5_reg_2333             |  32|   0|   32|          0|
    |tmp_11_6_reg_2358             |  32|   0|   32|          0|
    |tmp_11_7_reg_2388             |  32|   0|   32|          0|
    |tmp_11_8_reg_2418             |  32|   0|   32|          0|
    |tmp_11_9_reg_2453             |  32|   0|   32|          0|
    |tmp_11_s_reg_2463             |  32|   0|   32|          0|
    |tmp_12_s_reg_2508             |  32|   0|   32|          0|
    |tmp_2_mid2_v_v_v_reg_1884     |   5|   0|    5|          0|
    |tmp_3_reg_2005                |   5|   0|    9|          4|
    |tmp_54_reg_2448               |  11|   0|   11|          0|
    |tmp_5_reg_2058                |   1|   0|    1|          0|
    |tmp_7_reg_2029                |   5|   0|   64|         59|
    |tmp_8_cast_cast_reg_1965      |   5|   0|    8|          3|
    |tmp_8_cast_reg_1896           |   5|   0|    9|          4|
    |tmp_8_reg_1918                |   5|   0|   64|         59|
    |tmp_mid2_reg_1880             |   1|   0|    1|          0|
    |tmp_s_reg_2198                |  32|   0|   32|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         |2013|   0| 2142|        129|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_rst    |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_start  |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_done   | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_idle   | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_ready  | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|a_Addr_A  | out |   32|    bram    |       a      |     array    |
|a_EN_A    | out |    1|    bram    |       a      |     array    |
|a_WEN_A   | out |    4|    bram    |       a      |     array    |
|a_Din_A   | out |   32|    bram    |       a      |     array    |
|a_Dout_A  |  in |   32|    bram    |       a      |     array    |
|a_Clk_A   | out |    1|    bram    |       a      |     array    |
|a_Rst_A   | out |    1|    bram    |       a      |     array    |
+----------+-----+-----+------------+--------------+--------------+

