<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>rvpipeline_imem_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>imem</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sat May 28 13:16:30 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:66b92ea0</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:66b92ea0</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>rvpipeline_imem_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sat May 28 13:16:30 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:66b92ea0</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>imem</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sat May 28 13:16:30 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:650f7518</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>rvpipeline_imem_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sat May 28 13:16:30 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:650f7518</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sat May 28 13:17:29 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:66b92ea0</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>a</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rd</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/5c06/src/imem.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/rvpipeline_imem_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/5c06/src/imem.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/rvpipeline_imem_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>rvpipeline_imem_0_0.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>rvpipeline_imem_0_0_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>rvpipeline_imem_0_0_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>rvpipeline_imem_0_0_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>rvpipeline_imem_0_0_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>imem</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">rvpipeline_imem_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>imem_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>8</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="nopcore"/>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@161b50ce_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/imem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2515cc4_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/imem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e08bab9_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/imem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9453977_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/imem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29fca20b_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/imem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15ffecd_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/imem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7332f699_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/imem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b907350_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/imem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@249f26bc_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/imem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b836f1e_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/imem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@329dbd7b_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/imem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20fb9a77_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/imem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d14712_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/imem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32dcd275_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/imem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ea834ed_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/imem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6934a646_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/imem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ce46062_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/imem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60e44681_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/imem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27288659_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/imem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a919228_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/imem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e720c4d_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/imem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a41e8e9_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/imem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ba85049_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/imem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44458db5_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/imem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@603f108b_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/imem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bd32628_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/imem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a517b82_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/imem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@615a604_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/imem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b49809_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/imem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f8facb7_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/imem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ae3b888_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/imem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55fa9d9c_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/imem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2186d51b_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/imem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5633ccf5_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/imem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@533ed81f_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/imem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40deffb5_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/imem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10b2eef9_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/imem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39da9304_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/imem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b709767_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/imem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f58a1fb_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/imem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a0965b_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/imem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36542c07_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/imem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76d4711b_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/imem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@724d3611_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/imem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43886447_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/imem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@db2265c_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/imem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@df6dae7_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/imem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bed9170_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/imem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67074ff2_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/imem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f861f50_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/imem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49331858_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/imem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@693ddfa3_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/imem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4865c70f_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/imem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77cb7154_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/imem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28eda145_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/imem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7316e253_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/imem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5147bcf1_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/imem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8c05f23_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/imem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36471379_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/imem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d4bdc58_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/imem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ce08f71_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/imem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55b30d1_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/imem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e447e26_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/imem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@409e763d_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/imem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d74ee4_ARCHIVE_LOCATION">/home/duarterod/Documents/riscv-processor/ips/imem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a79a4d_ARCHIVE_LOCATION">/home/duarterod/Documents/riscv-processor/ips/imem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@444ed421_ARCHIVE_LOCATION">/home/duarterod/Documents/riscv-processor/ips/imem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d09bf94_ARCHIVE_LOCATION">/home/duarterod/Documents/riscv-processor/ips/imem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16986c38_ARCHIVE_LOCATION">/home/duarterod/Documents/riscv-processor/ips/imem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e669eb1_ARCHIVE_LOCATION">/home/duarterod/Documents/riscv-processor/ips/imem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f0ac2d1_ARCHIVE_LOCATION">/home/duarterod/Documents/riscv-processor/ips/imem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e6824fe_ARCHIVE_LOCATION">/home/duarterod/Documents/riscv-processor/ips/imem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@545333e1_ARCHIVE_LOCATION">/home/duarterod/Documents/riscv-processor/ips/imem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3434ddce_ARCHIVE_LOCATION">/home/duarterod/Documents/riscv-processor/ips/imem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@722ede74_ARCHIVE_LOCATION">/home/duarterod/Documents/riscv-processor/ips/imem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f8fe47b_ARCHIVE_LOCATION">/home/duarterod/Documents/riscv-processor/ips/imem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d99fb47_ARCHIVE_LOCATION">/home/duarterod/Documents/riscv-processor/ips/imem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38f2ff69_ARCHIVE_LOCATION">/home/duarterod/Documents/riscv-processor/ips/imem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@317d818b_ARCHIVE_LOCATION">/home/duarterod/Documents/riscv-processor/ips/imem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2aefbfe9_ARCHIVE_LOCATION">/home/duarterod/Documents/riscv-processor/ips/imem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@109ea481_ARCHIVE_LOCATION">/home/duarterod/Documents/riscv-processor/ips/imem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8907710_ARCHIVE_LOCATION">/home/duarterod/Documents/riscv-processor/ips/imem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@566ac8ba_ARCHIVE_LOCATION">/home/duarterod/Documents/riscv-processor/ips/imem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a237ec7_ARCHIVE_LOCATION">/home/duarterod/Documents/riscv-processor/ips/imem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22755e13_ARCHIVE_LOCATION">/home/duarterod/Documents/riscv-processor/ips/imem</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="36a31b00"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="93ae54c2"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="cf3cbe4e"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
