/media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/synpbase/bin/m_generic  -prodtype  synplify_pro   -encrypt  -pro  -rundir  "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/And_Gate/And_Gate_Implmnt"   -part iCE40HX1K  -package VQ100    -maxfan 10000 -RWCheckOnRam 0 -pipe -fixgatedclocks 1 -fixgeneratedclocks 1 -summaryfile "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/And_Gate/And_Gate_Implmnt/synlog/report/And_Gate_premap.xml"  -oedif  "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/And_Gate/And_Gate_Implmnt/And_Gate.edf"  -conchk_prepass  "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/And_Gate/And_Gate_Implmnt/And_Gate_cck.rpt"   -autoconstraint  -freq 1.000   "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/And_Gate/And_Gate_Implmnt/synwork/And_Gate_mult.srs"  -flow prepass  -gcc_prepass  -osrd  "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/And_Gate/And_Gate_Implmnt/synwork/And_Gate_prem.srd"  -qsap  "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/And_Gate/And_Gate_Implmnt/And_Gate.sap"  -devicelib  /media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/synpbase/lib/generic/sb_ice40.v  -ologparam  "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/And_Gate/And_Gate_Implmnt/syntmp/And_Gate.plg"  -osyn  "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/And_Gate/And_Gate_Implmnt/synwork/And_Gate_prem.srd"  -prjdir  "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/And_Gate/"  -prjname  And_Gate_syn  -log  "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/And_Gate/And_Gate_Implmnt/synlog/And_Gate_premap.srr" 
rc:0 success:1 runtime:0
file:/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/And_Gate/And_Gate_Implmnt/And_Gate.edf|io:o|time:0|size:0|exec:0
file:/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/And_Gate/And_Gate_Implmnt/And_Gate_cck.rpt|io:o|time:1699348859|size:1923|exec:0
file:/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/And_Gate/And_Gate_Implmnt/synwork/And_Gate_mult.srs|io:i|time:1699348859|size:1182|exec:0
file:/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/And_Gate/And_Gate_Implmnt/synwork/And_Gate_prem.srd|io:o|time:1699348859|size:1374|exec:0
file:/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/And_Gate/And_Gate_Implmnt/And_Gate.sap|io:o|time:1699348859|size:117|exec:0
file:/media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/synpbase/lib/generic/sb_ice40.v|io:i|time:1698919066|size:220434|exec:0
file:"/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/And_Gate/And_Gate_Implmnt/syntmp/And_Gate.plg"|io:o|time:0|size:0|exec:0
file:/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/And_Gate/And_Gate_Implmnt/synwork/And_Gate_prem.srd|io:o|time:1699348859|size:1374|exec:0
file:/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/And_Gate/And_Gate_Implmnt/synlog/And_Gate_premap.srr|io:o|time:1699348859|size:2945|exec:0
file:/media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/synpbase/linux_a_64/m_generic|io:i|time:1698915715|size:32925640|exec:1
file:/media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/synpbase/bin/m_generic|io:i|time:1698919031|size:347|exec:1
