Release 4.1i - xst E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.20 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.20 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.20 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : 4bitalu.prj

---- Target Parameters
Target Device                      : xcv50-pq240-6
Output File Name                   : 4bitalu
Output Format                      : NGC
Target Technology                  : virtex

---- Source Options
Entity Name                        : 4bitalu
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES
ROM Extraction                     : Yes
RAM Extraction                     : Yes
RAM Style                          : Auto
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Add Generic Clock Buffer(BUFG)     : 4
Global Maximum Fanout              : 100
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Speed Grade                        : 6

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : No
Global Optimization                : AllClockNets
Write Timing Constraints           : No
Incremental Synthesis              : NO

=========================================================================

Compiling vhdl file E:/HingKei/152bs04/Project1/4bitALU/4bitalu.vhf in Library work.
Entity <m2_1_mxilinx> (Architecture <schematic>) compiled.
Entity <compm4_mxilinx> (Architecture <schematic>) compiled.
Entity <ibuf4_mxilinx> (Architecture <schematic>) compiled.
Entity <add4_mxilinx> (Architecture <schematic>) compiled.
ERROR:HDLParsers:162 - E:/HingKei/152bs04/Project1/4bitALU/4bitalu.vhf Line 345. Read symbol 4, expecting IDENTIFIER.
CPU : 0.50 / 0.70 s | Elapsed : 1.00 / 1.00 s
 
--> 
