# Reading pref.tcl
# OpenFile C:/Users/steve/git_repos/school/EEL4712/lab4/83190817/p2/modelsim/lab4_p2.mpf
# Loading project lab4_p2
# Compile of gray2_tb.vhd was successful.
# Compile of gray2.vhd was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.gray2_tb
# vsim -gui work.gray2_tb 
# Start time: 14:23:42 on Oct 11,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.gray2_tb(tb)
# Loading work.gray2(arch)
add wave -position end  sim:/gray2_tb/clk
add wave -position end  sim:/gray2_tb/rst
add wave -position end  sim:/gray2_tb/output
add wave -position end  sim:/gray2_tb/done
run -all
# ** Error: counter incorrect
#    Time: 220 ns  Iteration: 0  Instance: /gray2_tb
# ** Error: counter incorrect
#    Time: 250 ns  Iteration: 0  Instance: /gray2_tb
# ** Error: counter incorrect
#    Time: 290 ns  Iteration: 0  Instance: /gray2_tb
# ** Error: counter incorrect
#    Time: 330 ns  Iteration: 0  Instance: /gray2_tb
# ** Error: counter incorrect
#    Time: 370 ns  Iteration: 0  Instance: /gray2_tb
# ** Error: counter incorrect
#    Time: 410 ns  Iteration: 0  Instance: /gray2_tb
# ** Error: counter incorrect
#    Time: 450 ns  Iteration: 0  Instance: /gray2_tb
# ** Error: counter incorrect
#    Time: 530 ns  Iteration: 0  Instance: /gray2_tb
# ** Error: counter incorrect
#    Time: 570 ns  Iteration: 0  Instance: /gray2_tb
# ** Error: counter incorrect
#    Time: 610 ns  Iteration: 0  Instance: /gray2_tb
# ** Error: counter incorrect
#    Time: 650 ns  Iteration: 0  Instance: /gray2_tb
# ** Error: counter incorrect
#    Time: 690 ns  Iteration: 0  Instance: /gray2_tb
# ** Error: counter incorrect
#    Time: 730 ns  Iteration: 0  Instance: /gray2_tb
# ** Error: counter incorrect
#    Time: 770 ns  Iteration: 0  Instance: /gray2_tb
# ** Error: wrap back to 0 incorrect
#    Time: 800 ns  Iteration: 0  Instance: /gray2_tb
# ** Warning: Clear failed
#    Time: 900 ns  Iteration: 0  Instance: /gray2_tb
# ** Note: SIMULATION FINISHED!
#    Time: 920 ns  Iteration: 0  Instance: /gray2_tb
# ** Error: counter incorrect
#    Time: 1140 ns  Iteration: 0  Instance: /gray2_tb
quit -sim
# Compile of gray2_tb.vhd was successful.
# Compile of gray2.vhd was successful.
# 2 compiles, 0 failed with no errors.
# End time: 14:25:22 on Oct 11,2023, Elapsed time: 0:01:40
# Errors: 16, Warnings: 4
vsim -gui work.gray2_tb
# vsim -gui work.gray2_tb 
# Start time: 14:26:23 on Oct 11,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.gray2_tb(tb)
# Loading work.gray2(arch)
add wave -position end  sim:/gray2_tb/clk
add wave -position end  sim:/gray2_tb/rst
add wave -position end  sim:/gray2_tb/output
add wave -position end  sim:/gray2_tb/done
run -all
# ** Error: counter incorrect
#    Time: 220 ns  Iteration: 0  Instance: /gray2_tb
# ** Error: counter incorrect
#    Time: 250 ns  Iteration: 0  Instance: /gray2_tb
# ** Error: counter incorrect
#    Time: 290 ns  Iteration: 0  Instance: /gray2_tb
# ** Error: counter incorrect
#    Time: 330 ns  Iteration: 0  Instance: /gray2_tb
# ** Error: counter incorrect
#    Time: 370 ns  Iteration: 0  Instance: /gray2_tb
# ** Error: counter incorrect
#    Time: 410 ns  Iteration: 0  Instance: /gray2_tb
# ** Error: counter incorrect
#    Time: 450 ns  Iteration: 0  Instance: /gray2_tb
# ** Error: counter incorrect
#    Time: 530 ns  Iteration: 0  Instance: /gray2_tb
# ** Error: counter incorrect
#    Time: 570 ns  Iteration: 0  Instance: /gray2_tb
# ** Error: counter incorrect
#    Time: 610 ns  Iteration: 0  Instance: /gray2_tb
# ** Error: counter incorrect
#    Time: 650 ns  Iteration: 0  Instance: /gray2_tb
# ** Error: counter incorrect
#    Time: 690 ns  Iteration: 0  Instance: /gray2_tb
# ** Error: counter incorrect
#    Time: 730 ns  Iteration: 0  Instance: /gray2_tb
# ** Error: counter incorrect
#    Time: 770 ns  Iteration: 0  Instance: /gray2_tb
# ** Error: wrap back to 0 incorrect
#    Time: 800 ns  Iteration: 0  Instance: /gray2_tb
# ** Warning: Clear failed
#    Time: 900 ns  Iteration: 0  Instance: /gray2_tb
# ** Note: SIMULATION FINISHED!
#    Time: 920 ns  Iteration: 0  Instance: /gray2_tb
# ** Error: counter incorrect
#    Time: 1140 ns  Iteration: 0  Instance: /gray2_tb
# Compile of gray2_tb.vhd was successful.
# Compile of gray2.vhd was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.gray2_tb(tb)
# Loading work.gray2(arch)
run -all
# ** Error: counter incorrect
#    Time: 420 ns  Iteration: 0  Instance: /gray2_tb
# ** Error: counter incorrect
#    Time: 450 ns  Iteration: 0  Instance: /gray2_tb
# ** Error: counter incorrect
#    Time: 490 ns  Iteration: 0  Instance: /gray2_tb
# ** Error: counter incorrect
#    Time: 530 ns  Iteration: 0  Instance: /gray2_tb
# ** Error: counter incorrect
#    Time: 570 ns  Iteration: 0  Instance: /gray2_tb
# ** Error: counter incorrect
#    Time: 610 ns  Iteration: 0  Instance: /gray2_tb
# ** Error: counter incorrect
#    Time: 650 ns  Iteration: 0  Instance: /gray2_tb
# ** Error: counter incorrect
#    Time: 730 ns  Iteration: 0  Instance: /gray2_tb
# ** Error: counter incorrect
#    Time: 770 ns  Iteration: 0  Instance: /gray2_tb
# ** Error: counter incorrect
#    Time: 810 ns  Iteration: 0  Instance: /gray2_tb
# ** Error: counter incorrect
#    Time: 850 ns  Iteration: 0  Instance: /gray2_tb
# ** Error: counter incorrect
#    Time: 890 ns  Iteration: 0  Instance: /gray2_tb
# ** Error: counter incorrect
#    Time: 930 ns  Iteration: 0  Instance: /gray2_tb
# ** Error: counter incorrect
#    Time: 970 ns  Iteration: 0  Instance: /gray2_tb
# ** Error: wrap back to 0 incorrect
#    Time: 1 us  Iteration: 0  Instance: /gray2_tb
# ** Warning: Clear failed
#    Time: 1100 ns  Iteration: 0  Instance: /gray2_tb
# ** Note: SIMULATION FINISHED!
#    Time: 1120 ns  Iteration: 0  Instance: /gray2_tb
# ** Error: counter incorrect
#    Time: 1540 ns  Iteration: 0  Instance: /gray2_tb
# End time: 14:36:18 on Oct 11,2023, Elapsed time: 0:09:55
# Errors: 16, Warnings: 2
# Closing project C:/Users/steve/git_repos/school/EEL4712/lab4/83190817/p2/modelsim/lab4_p2.mpf
# reading C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini
# Loading project lab4_p1
# Error opening C:/Users/steve/source/eel4712/lab4/83190817/p1/counter_tb.vhd
# Path name 'C:/Users/steve/source/eel4712/lab4/83190817/p1/counter_tb.vhd' doesn't exist.
# Compile of counter.vhd was successful.
# Compile of counter_tb.vhd was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.counter_tb
# vsim -gui work.counter_tb 
# Start time: 14:37:36 on Oct 11,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.counter_tb(tb)
# Loading work.counter(arch)
add wave -position end  sim:/counter_tb/clk
add wave -position end  sim:/counter_tb/rst
add wave -position end  sim:/counter_tb/up_n
add wave -position end  sim:/counter_tb/load_n
add wave -position end  sim:/counter_tb/input
add wave -position end  sim:/counter_tb/output
add wave -position end  sim:/counter_tb/done
run -all
# ** Note: SIMULATION FINISHED!
#    Time: 200 ns  Iteration: 0  Instance: /counter_tb
# End time: 14:42:37 on Oct 11,2023, Elapsed time: 0:05:01
# Errors: 0, Warnings: 7
# Closing project C:/Users/steve/git_repos/school/EEL4712/lab4/83190817/p1/modelsim/lab4_p1.mpf
# reading C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini
# Loading project lab4_p2
vsim -gui work.gray2_tb
# vsim -gui work.gray2_tb 
# Start time: 14:42:45 on Oct 11,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.gray2_tb(tb)
# Loading work.gray2(arch)
add wave -position end  sim:/gray2_tb/clk
add wave -position end  sim:/gray2_tb/rst
add wave -position end  sim:/gray2_tb/output
add wave -position end  sim:/gray2_tb/done
run -all
# ** Error: counter incorrect
#    Time: 420 ns  Iteration: 0  Instance: /gray2_tb
# ** Error: counter incorrect
#    Time: 450 ns  Iteration: 0  Instance: /gray2_tb
# ** Error: counter incorrect
#    Time: 490 ns  Iteration: 0  Instance: /gray2_tb
# ** Error: counter incorrect
#    Time: 530 ns  Iteration: 0  Instance: /gray2_tb
# ** Error: counter incorrect
#    Time: 570 ns  Iteration: 0  Instance: /gray2_tb
# ** Error: counter incorrect
#    Time: 610 ns  Iteration: 0  Instance: /gray2_tb
# ** Error: counter incorrect
#    Time: 650 ns  Iteration: 0  Instance: /gray2_tb
# ** Error: counter incorrect
#    Time: 730 ns  Iteration: 0  Instance: /gray2_tb
# ** Error: counter incorrect
#    Time: 770 ns  Iteration: 0  Instance: /gray2_tb
# ** Error: counter incorrect
#    Time: 810 ns  Iteration: 0  Instance: /gray2_tb
# ** Error: counter incorrect
#    Time: 850 ns  Iteration: 0  Instance: /gray2_tb
# ** Error: counter incorrect
#    Time: 890 ns  Iteration: 0  Instance: /gray2_tb
# ** Error: counter incorrect
#    Time: 930 ns  Iteration: 0  Instance: /gray2_tb
# ** Error: counter incorrect
#    Time: 970 ns  Iteration: 0  Instance: /gray2_tb
# ** Error: wrap back to 0 incorrect
#    Time: 1 us  Iteration: 0  Instance: /gray2_tb
# ** Warning: Clear failed
#    Time: 1100 ns  Iteration: 0  Instance: /gray2_tb
# ** Note: SIMULATION FINISHED!
#    Time: 1120 ns  Iteration: 0  Instance: /gray2_tb
# ** Error: counter incorrect
#    Time: 1540 ns  Iteration: 0  Instance: /gray2_tb
# End time: 14:45:48 on Oct 11,2023, Elapsed time: 0:03:03
# Errors: 16, Warnings: 2
# Closing project C:/Users/steve/git_repos/school/EEL4712/lab4/83190817/p2/modelsim/lab4_p2.mpf
# reading C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini
# Loading project lab4_p3_clkdiv
# Compile of clk_div.vhd was successful.
# Compile of clk_div_tb.vhd was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.clk_div_tb
# vsim -gui work.clk_div_tb 
# Start time: 14:47:18 on Oct 11,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.clk_div_tb(tb)
# Loading ieee.math_real(body)
# Loading work.clk_div(arch)
run -all
add wave -position end  sim:/clk_div_tb/clk1
add wave -position end  sim:/clk_div_tb/clk2
add wave -position end  sim:/clk_div_tb/rst
add wave -position end  sim:/clk_div_tb/RATIO
# Break key hit
# Break in Process line__22 at C:/Users/steve/git_repos/school/EEL4712/lab4/83190817/p3/clk_div.vhd line 22
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run -all
add wave -position end  sim:/clk_div_tb/UUT/count
restart -f
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Compile of clk_div.vhd was successful.
# Compile of clk_div_tb.vhd was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.clk_div_tb(tb)
# Loading work.clk_div(arch)
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Compile of clk_div.vhd was successful.
# Compile of clk_div_tb.vhd was successful.
# 2 compiles, 0 failed with no errors.
# Break key hit
quit -sim
# End time: 14:53:54 on Oct 11,2023, Elapsed time: 0:06:36
# Errors: 0, Warnings: 2
# Compile of clk_div.vhd was successful.
# Compile of clk_div_tb.vhd was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.clk_div_tb
# vsim -gui work.clk_div_tb 
# Start time: 14:55:10 on Oct 11,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.clk_div_tb(tb)
# Loading ieee.math_real(body)
# Loading work.clk_div(arch)
add wave -position end  sim:/clk_div_tb/clk1
add wave -position end  sim:/clk_div_tb/clk2
add wave -position end  sim:/clk_div_tb/rst
add wave -position end  sim:/clk_div_tb/RATIO
run -all
add wave -position end  sim:/clk_div_tb/UUT/count
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Compile of clk_div.vhd was successful.
# Compile of clk_div_tb.vhd was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.clk_div_tb(tb)
# Loading work.clk_div(arch)
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# End time: 16:17:13 on Oct 11,2023, Elapsed time: 1:22:03
# Errors: 0, Warnings: 1
