# ğŸ› ï¸ å¿œç”¨ç·¨ ç¬¬6ç« ï¼šPDKã¨EDAç’°å¢ƒ  
# ğŸ› ï¸ Applied Chapter 6: PDK and EDA Environment

---

## ğŸ“˜ æ¦‚è¦ï½œOverview

**PDKï¼ˆProcess Design Kitï¼‰** ã¯ã€ç‰¹å®šã®åŠå°ä½“ãƒ—ãƒ­ã‚»ã‚¹ã«æœ€é©åŒ–ã•ã‚ŒãŸ**è¨­è¨ˆãƒ«ãƒ¼ãƒ«ãƒ»SPICEãƒ¢ãƒ‡ãƒ«ãƒ»ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆæƒ…å ±ãƒ»EDAçµ±åˆãƒ•ã‚¡ã‚¤ãƒ«ã®é›†åˆä½“**ã§ã™ã€‚  
æœ¬ç« ã§ã¯ã€PDKã®æ§‹æˆè¦ç´ ã€EDAãƒ„ãƒ¼ãƒ«ã¨ã®é–¢ä¿‚ã€è¨­è¨ˆãƒ«ãƒ¼ãƒ«ãƒã‚§ãƒƒã‚¯ã®ãƒ•ãƒ­ãƒ¼ã€ãƒ—ãƒ­ã‚»ã‚¹äº’æ›æ€§ãªã©ã€**å®Ÿå‹™ã«ç›´çµã™ã‚‹è¨­è¨ˆåŸºç›¤æ§‹ç¯‰ã®è¦–ç‚¹**ã‚’æ•´ç†ã—ã¾ã™ã€‚

The **Process Design Kit (PDK)** is a collection of files optimized for a specific semiconductor process, including **design rules, SPICE models, layout data, and EDA tool integration files**.  
This chapter organizes practical design foundation knowledge, such as the internal structure of PDKs, their relationship with EDA tools, rule check flows, and process portability.

---

## ğŸ“‚ ã‚»ã‚¯ã‚·ãƒ§ãƒ³æ§‹æˆï½œSection Structure

| ğŸ“„ **ãƒ•ã‚¡ã‚¤ãƒ«åï½œFilename** | ğŸ“š **å†…å®¹ï½œDescription** |
|----------------------------|--------------------------|
| [`pdk_structure.md`](./pdk_structure.md) | PDKã®å†…éƒ¨æ§‹æˆï¼ˆãƒ‡ã‚¶ã‚¤ãƒ³ãƒ«ãƒ¼ãƒ«ã€ãƒ¢ãƒ‡ãƒ«ã€ã‚·ãƒ³ãƒœãƒ«ç­‰ï¼‰<br>PDK internals: design rules, models, symbols |
| [`eda_toolchain.md`](./eda_toolchain.md) | å•†ç”¨ãƒ»ã‚ªãƒ¼ãƒ—ãƒ³ã‚½ãƒ¼ã‚¹EDAãƒ„ãƒ¼ãƒ«ã¨PDKã®é€£æºæ§‹æˆ<br>EDA-PDK integration using commercial & open-source tools |
| [`rule_check_flow.md`](./rule_check_flow.md) | DRCã€LVSã€ERCãªã©ã®è¨­è¨ˆãƒ«ãƒ¼ãƒ«ãƒã‚§ãƒƒã‚¯ã¨æ¤œè¨¼ãƒ•ãƒ­ãƒ¼<br>Design rule and verification flows: DRC, LVS, ERC |
| [`pdk_compatibility.md`](./pdk_compatibility.md) | ãƒ—ãƒ­ã‚»ã‚¹äº’æ›æ€§ã€ãƒãƒ¼ãƒ‰é–“ã®ç§»è¡Œã€æ•™è‚²é©ç”¨è¦–ç‚¹<br>Process portability, node migration, educational adaptation |

---

## ğŸ¯ å¯¾è±¡èª­è€…ï½œTarget Audience

- **PDKé¸å®šã‚„EDAç’°å¢ƒæ§‹ç¯‰ã«é–¢å¿ƒã®ã‚ã‚‹è¨­è¨ˆè€…**  
  *Engineers interested in PDK selection and EDA integration*
- **Sky130ã‚„OpenLaneãªã©ã€æ•™è‚²ç”¨PDKã«å–ã‚Šçµ„ã‚€å­¦ç¿’è€…**  
  *Learners exploring open-source PDKs like Sky130 with OpenLane*
- **å•†ç”¨PDKã®åˆ¶ç´„ã‚„è¨­è¨ˆãƒ«ãƒ¼ãƒ«ã‚’ç†è§£ã—ãŸã„å®Ÿå‹™è€…**  
  *Professionals analyzing constraints and rule sets in commercial PDKs*

---

## ğŸ”— é–¢é€£ç« ï½œRelated Chapters

| ğŸ§© **ç« ï½œChapter** | ğŸ“˜ **å†…å®¹ï½œDetails** |
|------------------|------------------------|
| [`chapter4_mos_characteristics/`](../chapter4_mos_characteristics/) | PDKãŒæä¾›ã™ã‚‹MOSç‰©æ€§ã¨SPICEãƒ‘ãƒ©ãƒ¡ãƒ¼ã‚¿ã®ç†è§£<br>Device physics and SPICE parameters within PDKs |
| [`chapter5_soc_design_flow/`](../chapter5_soc_design_flow/) | EDAãƒ„ãƒ¼ãƒ«ã¨PDKã‚’ç”¨ã„ãŸSoCè¨­è¨ˆãƒ•ãƒ­ãƒ¼<br>SoC design flows integrating PDKs and EDA tools |

---

## ğŸ‘¤ è‘—è€…ãƒ»ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ï½œAuthor & License

| ğŸ·ï¸ **é …ç›®ï½œItem** | ğŸ“ **å†…å®¹ï½œDetails** |
|------------------|----------------------------|
| **è‘—è€…ï½œAuthor** | ä¸‰æº çœŸä¸€ï¼ˆShinichi Samizoï¼‰<br>ä¿¡å·å¤§å­¦å¤§å­¦é™¢ ä¿®äº†ï¼å…ƒ ã‚»ã‚¤ã‚³ãƒ¼ã‚¨ãƒ—ã‚½ãƒ³ |
| **GitHub** | [Samizo-AITL](https://github.com/Samizo-AITL) |
| **Email** | [shin3t72@gmail.com](mailto:shin3t72@gmail.com) |
| **ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ï½œLicense** | MIT Licenseï¼ˆå†é…å¸ƒãƒ»æ”¹å¤‰è‡ªç”±ï¼‰<br>*Redistribution and modification allowed* |

---

#### ğŸ  [Edusemi-v4x ãƒˆãƒƒãƒ—ã¸æˆ»ã‚‹ï½œBack to Edusemi-v4x Top](../README.md)
