// Seed: 1108989156
module module_0 (
    input wand id_0,
    input tri id_1
    , id_4,
    input supply1 id_2
);
  assign id_4[1] = (id_1);
endmodule
module module_1 (
    output supply0 id_0,
    output supply1 id_1,
    input wor id_2,
    input wand id_3,
    output wire id_4,
    input tri0 id_5,
    output wor id_6,
    input wand id_7,
    output wand id_8
    , id_21,
    input uwire id_9,
    input tri id_10
    , id_22,
    output tri0 id_11,
    output uwire id_12,
    input tri1 id_13,
    output tri id_14,
    output logic id_15,
    input wor id_16,
    output wire id_17,
    input wor id_18,
    input wand id_19
);
  wire id_23;
  module_0 modCall_1 (
      id_19,
      id_10,
      id_19
  );
  assign modCall_1.id_2 = 0;
  wire id_24;
  assign id_11 = id_18;
  assign id_12 = -1;
  assign id_23 = -1'b0;
  assign id_6  = id_23;
  always @(*) begin : LABEL_0
    id_15 = id_7;
  end
  assign id_12 = id_2 & 1'h0 ? id_23 : id_18;
  assign id_8  = 1;
  assign id_1  = id_21[-1];
endmodule
