--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\XilinxISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s
3 -n 3 -fastpaths -xml seg_test.twx seg_test.ncd -o seg_test.twr seg_test.pcf
-ucf seg_test.ucf

Design file:              seg_test.ncd
Physical constraint file: seg_test.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
SEG<0>      |         6.802(R)|      SLOW  |         3.399(R)|      FAST  |CLK_BUFGP         |   0.000|
SEG<1>      |         7.079(R)|      SLOW  |         3.563(R)|      FAST  |CLK_BUFGP         |   0.000|
SEG<2>      |         6.537(R)|      SLOW  |         3.233(R)|      FAST  |CLK_BUFGP         |   0.000|
SEG<3>      |         6.537(R)|      SLOW  |         3.233(R)|      FAST  |CLK_BUFGP         |   0.000|
SEG<4>      |         6.598(R)|      SLOW  |         3.297(R)|      FAST  |CLK_BUFGP         |   0.000|
SEG<5>      |         6.882(R)|      SLOW  |         3.438(R)|      FAST  |CLK_BUFGP         |   0.000|
SEG<6>      |         7.136(R)|      SLOW  |         3.590(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    1.755|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Sep 07 12:21:54 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 238 MB



