{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 26 00:28:22 2018 " "Info: Processing started: Thu Apr 26 00:28:22 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Mips -c Mips --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Mips -c Mips --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 3 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register memory Registrador:PC\|Saida\[2\] Memoria:MEMORIA\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a0~porta_address_reg2 200.0 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 200.0 MHz between source register \"Registrador:PC\|Saida\[2\]\" and destination memory \"Memoria:MEMORIA\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a0~porta_address_reg2\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "2.5 ns 2.5 ns 5.0 ns " "Info: fmax restricted to Clock High delay (2.5 ns) plus Clock Low delay (2.5 ns) : restricted to 5.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.522 ns + Longest register memory " "Info: + Longest register to memory delay is 3.522 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Registrador:PC\|Saida\[2\] 1 REG LCFF_X1_Y13_N17 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y13_N17; Fanout = 11; REG Node = 'Registrador:PC\|Saida\[2\]'" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Registrador:PC|Saida[2] } "NODE_NAME" } } { "Componentes do Projeto/Registrador.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.380 ns) + CELL(0.142 ns) 3.522 ns Memoria:MEMORIA\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a0~porta_address_reg2 2 MEM M4K_X37_Y42 8 " "Info: 2: + IC(3.380 ns) + CELL(0.142 ns) = 3.522 ns; Loc. = M4K_X37_Y42; Fanout = 8; MEM Node = 'Memoria:MEMORIA\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a0~porta_address_reg2'" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.522 ns" { Registrador:PC|Saida[2] Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/db/altsyncram_e1a1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.142 ns ( 4.03 % ) " "Info: Total cell delay = 0.142 ns ( 4.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.380 ns ( 95.97 % ) " "Info: Total interconnect delay = 3.380 ns ( 95.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.522 ns" { Registrador:PC|Saida[2] Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "3.522 ns" { Registrador:PC|Saida[2] {} Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 3.380ns } { 0.000ns 0.142ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.123 ns - Smallest " "Info: - Smallest clock skew is 0.123 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.913 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 2.913 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clk~clkctrl 2 COMB CLKCTRL_G3 191 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 191; COMB Node = 'clk~clkctrl'" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.149 ns) + CELL(0.661 ns) 2.913 ns Memoria:MEMORIA\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a0~porta_address_reg2 3 MEM M4K_X37_Y42 8 " "Info: 3: + IC(1.149 ns) + CELL(0.661 ns) = 2.913 ns; Loc. = M4K_X37_Y42; Fanout = 8; MEM Node = 'Memoria:MEMORIA\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a0~porta_address_reg2'" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.810 ns" { clk~clkctrl Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/db/altsyncram_e1a1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.650 ns ( 56.64 % ) " "Info: Total cell delay = 1.650 ns ( 56.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.263 ns ( 43.36 % ) " "Info: Total interconnect delay = 1.263 ns ( 43.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.913 ns" { clk clk~clkctrl Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "2.913 ns" { clk {} clk~combout {} clk~clkctrl {} Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 0.114ns 1.149ns } { 0.000ns 0.989ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.790 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.790 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clk~clkctrl 2 COMB CLKCTRL_G3 191 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 191; COMB Node = 'clk~clkctrl'" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.150 ns) + CELL(0.537 ns) 2.790 ns Registrador:PC\|Saida\[2\] 3 REG LCFF_X1_Y13_N17 11 " "Info: 3: + IC(1.150 ns) + CELL(0.537 ns) = 2.790 ns; Loc. = LCFF_X1_Y13_N17; Fanout = 11; REG Node = 'Registrador:PC\|Saida\[2\]'" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.687 ns" { clk~clkctrl Registrador:PC|Saida[2] } "NODE_NAME" } } { "Componentes do Projeto/Registrador.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 54.70 % ) " "Info: Total cell delay = 1.526 ns ( 54.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.264 ns ( 45.30 % ) " "Info: Total interconnect delay = 1.264 ns ( 45.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.790 ns" { clk clk~clkctrl Registrador:PC|Saida[2] } "NODE_NAME" } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "2.790 ns" { clk {} clk~combout {} clk~clkctrl {} Registrador:PC|Saida[2] {} } { 0.000ns 0.000ns 0.114ns 1.150ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.913 ns" { clk clk~clkctrl Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "2.913 ns" { clk {} clk~combout {} clk~clkctrl {} Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 0.114ns 1.149ns } { 0.000ns 0.989ns 0.000ns 0.661ns } "" } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.790 ns" { clk clk~clkctrl Registrador:PC|Saida[2] } "NODE_NAME" } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "2.790 ns" { clk {} clk~combout {} clk~clkctrl {} Registrador:PC|Saida[2] {} } { 0.000ns 0.000ns 0.114ns 1.150ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Componentes do Projeto/Registrador.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/db/altsyncram_e1a1.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.522 ns" { Registrador:PC|Saida[2] Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "3.522 ns" { Registrador:PC|Saida[2] {} Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 3.380ns } { 0.000ns 0.142ns } "" } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.913 ns" { clk clk~clkctrl Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "2.913 ns" { clk {} clk~combout {} clk~clkctrl {} Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 0.114ns 1.149ns } { 0.000ns 0.989ns 0.000ns 0.661ns } "" } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.790 ns" { clk clk~clkctrl Registrador:PC|Saida[2] } "NODE_NAME" } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "2.790 ns" { clk {} clk~combout {} clk~clkctrl {} Registrador:PC|Saida[2] {} } { 0.000ns 0.000ns 0.114ns 1.150ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "" { Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2 {} } {  } {  } "" } } { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/db/altsyncram_e1a1.tdf" 37 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk ULA_O\[30\] Registrador:PC\|Saida\[5\] 11.428 ns register " "Info: tco from clock \"clk\" to destination pin \"ULA_O\[30\]\" through register \"Registrador:PC\|Saida\[5\]\" is 11.428 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.791 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.791 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clk~clkctrl 2 COMB CLKCTRL_G3 191 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 191; COMB Node = 'clk~clkctrl'" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.151 ns) + CELL(0.537 ns) 2.791 ns Registrador:PC\|Saida\[5\] 3 REG LCFF_X2_Y13_N21 7 " "Info: 3: + IC(1.151 ns) + CELL(0.537 ns) = 2.791 ns; Loc. = LCFF_X2_Y13_N21; Fanout = 7; REG Node = 'Registrador:PC\|Saida\[5\]'" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.688 ns" { clk~clkctrl Registrador:PC|Saida[5] } "NODE_NAME" } } { "Componentes do Projeto/Registrador.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 54.68 % ) " "Info: Total cell delay = 1.526 ns ( 54.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.265 ns ( 45.32 % ) " "Info: Total interconnect delay = 1.265 ns ( 45.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.791 ns" { clk clk~clkctrl Registrador:PC|Saida[5] } "NODE_NAME" } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "2.791 ns" { clk {} clk~combout {} clk~clkctrl {} Registrador:PC|Saida[5] {} } { 0.000ns 0.000ns 0.114ns 1.151ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Componentes do Projeto/Registrador.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.387 ns + Longest register pin " "Info: + Longest register to pin delay is 8.387 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Registrador:PC\|Saida\[5\] 1 REG LCFF_X2_Y13_N21 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y13_N21; Fanout = 7; REG Node = 'Registrador:PC\|Saida\[5\]'" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Registrador:PC|Saida[5] } "NODE_NAME" } } { "Componentes do Projeto/Registrador.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.511 ns) + CELL(0.393 ns) 0.904 ns Ula32:ULA\|carry_temp\[5\]~0 2 COMB LCCOMB_X2_Y13_N26 5 " "Info: 2: + IC(0.511 ns) + CELL(0.393 ns) = 0.904 ns; Loc. = LCCOMB_X2_Y13_N26; Fanout = 5; COMB Node = 'Ula32:ULA\|carry_temp\[5\]~0'" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.904 ns" { Registrador:PC|Saida[5] Ula32:ULA|carry_temp[5]~0 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 1.313 ns Ula32:ULA\|carry_temp\[11\]~3 3 COMB LCCOMB_X2_Y13_N10 4 " "Info: 3: + IC(0.259 ns) + CELL(0.150 ns) = 1.313 ns; Loc. = LCCOMB_X2_Y13_N10; Fanout = 4; COMB Node = 'Ula32:ULA\|carry_temp\[11\]~3'" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { Ula32:ULA|carry_temp[5]~0 Ula32:ULA|carry_temp[11]~3 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 1.716 ns Ula32:ULA\|carry_temp\[14\]~4 4 COMB LCCOMB_X2_Y13_N12 4 " "Info: 4: + IC(0.253 ns) + CELL(0.150 ns) = 1.716 ns; Loc. = LCCOMB_X2_Y13_N12; Fanout = 4; COMB Node = 'Ula32:ULA\|carry_temp\[14\]~4'" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { Ula32:ULA|carry_temp[11]~3 Ula32:ULA|carry_temp[14]~4 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 2.121 ns Ula32:ULA\|carry_temp\[17\]~5 5 COMB LCCOMB_X2_Y13_N22 4 " "Info: 5: + IC(0.255 ns) + CELL(0.150 ns) = 2.121 ns; Loc. = LCCOMB_X2_Y13_N22; Fanout = 4; COMB Node = 'Ula32:ULA\|carry_temp\[17\]~5'" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { Ula32:ULA|carry_temp[14]~4 Ula32:ULA|carry_temp[17]~5 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.150 ns) 2.535 ns Ula32:ULA\|carry_temp\[20\]~6 6 COMB LCCOMB_X2_Y13_N0 4 " "Info: 6: + IC(0.264 ns) + CELL(0.150 ns) = 2.535 ns; Loc. = LCCOMB_X2_Y13_N0; Fanout = 4; COMB Node = 'Ula32:ULA\|carry_temp\[20\]~6'" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.414 ns" { Ula32:ULA|carry_temp[17]~5 Ula32:ULA|carry_temp[20]~6 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 2.942 ns Ula32:ULA\|carry_temp\[23\]~7 7 COMB LCCOMB_X2_Y13_N18 4 " "Info: 7: + IC(0.257 ns) + CELL(0.150 ns) = 2.942 ns; Loc. = LCCOMB_X2_Y13_N18; Fanout = 4; COMB Node = 'Ula32:ULA\|carry_temp\[23\]~7'" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Ula32:ULA|carry_temp[20]~6 Ula32:ULA|carry_temp[23]~7 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 3.346 ns Ula32:ULA\|carry_temp\[26\]~8 8 COMB LCCOMB_X2_Y13_N28 4 " "Info: 8: + IC(0.254 ns) + CELL(0.150 ns) = 3.346 ns; Loc. = LCCOMB_X2_Y13_N28; Fanout = 4; COMB Node = 'Ula32:ULA\|carry_temp\[26\]~8'" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { Ula32:ULA|carry_temp[23]~7 Ula32:ULA|carry_temp[26]~8 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 3.753 ns Ula32:ULA\|carry_temp\[29\]~9 9 COMB LCCOMB_X2_Y13_N30 2 " "Info: 9: + IC(0.257 ns) + CELL(0.150 ns) = 3.753 ns; Loc. = LCCOMB_X2_Y13_N30; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[29\]~9'" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Ula32:ULA|carry_temp[26]~8 Ula32:ULA|carry_temp[29]~9 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 4.157 ns Ula32:ULA\|soma_temp\[30\] 10 COMB LCCOMB_X2_Y13_N14 2 " "Info: 10: + IC(0.254 ns) + CELL(0.150 ns) = 4.157 ns; Loc. = LCCOMB_X2_Y13_N14; Fanout = 2; COMB Node = 'Ula32:ULA\|soma_temp\[30\]'" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { Ula32:ULA|carry_temp[29]~9 Ula32:ULA|soma_temp[30] } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/ula32.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.598 ns) + CELL(2.632 ns) 8.387 ns ULA_O\[30\] 11 PIN PIN_R2 0 " "Info: 11: + IC(1.598 ns) + CELL(2.632 ns) = 8.387 ns; Loc. = PIN_R2; Fanout = 0; PIN Node = 'ULA_O\[30\]'" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.230 ns" { Ula32:ULA|soma_temp[30] ULA_O[30] } "NODE_NAME" } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.225 ns ( 50.38 % ) " "Info: Total cell delay = 4.225 ns ( 50.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.162 ns ( 49.62 % ) " "Info: Total interconnect delay = 4.162 ns ( 49.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.387 ns" { Registrador:PC|Saida[5] Ula32:ULA|carry_temp[5]~0 Ula32:ULA|carry_temp[11]~3 Ula32:ULA|carry_temp[14]~4 Ula32:ULA|carry_temp[17]~5 Ula32:ULA|carry_temp[20]~6 Ula32:ULA|carry_temp[23]~7 Ula32:ULA|carry_temp[26]~8 Ula32:ULA|carry_temp[29]~9 Ula32:ULA|soma_temp[30] ULA_O[30] } "NODE_NAME" } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "8.387 ns" { Registrador:PC|Saida[5] {} Ula32:ULA|carry_temp[5]~0 {} Ula32:ULA|carry_temp[11]~3 {} Ula32:ULA|carry_temp[14]~4 {} Ula32:ULA|carry_temp[17]~5 {} Ula32:ULA|carry_temp[20]~6 {} Ula32:ULA|carry_temp[23]~7 {} Ula32:ULA|carry_temp[26]~8 {} Ula32:ULA|carry_temp[29]~9 {} Ula32:ULA|soma_temp[30] {} ULA_O[30] {} } { 0.000ns 0.511ns 0.259ns 0.253ns 0.255ns 0.264ns 0.257ns 0.254ns 0.257ns 0.254ns 1.598ns } { 0.000ns 0.393ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 2.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.791 ns" { clk clk~clkctrl Registrador:PC|Saida[5] } "NODE_NAME" } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "2.791 ns" { clk {} clk~combout {} clk~clkctrl {} Registrador:PC|Saida[5] {} } { 0.000ns 0.000ns 0.114ns 1.151ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.387 ns" { Registrador:PC|Saida[5] Ula32:ULA|carry_temp[5]~0 Ula32:ULA|carry_temp[11]~3 Ula32:ULA|carry_temp[14]~4 Ula32:ULA|carry_temp[17]~5 Ula32:ULA|carry_temp[20]~6 Ula32:ULA|carry_temp[23]~7 Ula32:ULA|carry_temp[26]~8 Ula32:ULA|carry_temp[29]~9 Ula32:ULA|soma_temp[30] ULA_O[30] } "NODE_NAME" } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "8.387 ns" { Registrador:PC|Saida[5] {} Ula32:ULA|carry_temp[5]~0 {} Ula32:ULA|carry_temp[11]~3 {} Ula32:ULA|carry_temp[14]~4 {} Ula32:ULA|carry_temp[17]~5 {} Ula32:ULA|carry_temp[20]~6 {} Ula32:ULA|carry_temp[23]~7 {} Ula32:ULA|carry_temp[26]~8 {} Ula32:ULA|carry_temp[29]~9 {} Ula32:ULA|soma_temp[30] {} ULA_O[30] {} } { 0.000ns 0.511ns 0.259ns 0.253ns 0.255ns 0.264ns 0.257ns 0.254ns 0.257ns 0.254ns 1.598ns } { 0.000ns 0.393ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 2.632ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "233 " "Info: Peak virtual memory: 233 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 26 00:28:22 2018 " "Info: Processing ended: Thu Apr 26 00:28:22 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
