Actel Designer Software
Version: 11.0.0.23
Release: v11.0

Created a new design.
'BA_NAME' set to 'display_ba'
'IDE_DESIGNERVIEW_NAME' set to 'Impl1'
'IDE_DESIGNERVIEW_COUNT' set to '1'
'IDE_DESIGNERVIEW_REV0' set to 'Impl1'
'IDE_DESIGNERVIEW_REVNUM0' set to '1'
'IDE_DESIGNERVIEW_ROOTDIR' set to 'C:\Users\Aaron\Desktop\fpga2\FPGA\designer'
'IDE_DESIGNERVIEW_LASTREV' set to '1'
'DESDIR' set to 'C:/Users/Aaron/Desktop/fpga2/FPGA/designer/impl1'
'BA_DIR' set to 'C:/Users/Aaron/Desktop/fpga2/FPGA/designer/impl1'
'BA_NETLIST_ALSO' set to '1'
'EDNINFLAVOR' set to 'GENERIC'
'NETLIST_NAMING_STYLE' set to 'VHDL93'
'EXPORT_STATUS_REPORT' set to '1'
'EXPORT_STATUS_REPORT_FILENAME' set to 'display.rpt'
'AUDIT_NETLIST_FILE' set to '1'
'AUDIT_DCF_FILE' set to '1'
'AUDIT_PIN_FILE' set to '1'
'AUDIT_ADL_FILE' set to '1'

 Netlist Reading Time = 0.0 seconds
Imported the file:
   C:\Users\Aaron\Desktop\fpga2\FPGA\synthesis\display.edn

The Import command succeeded ( 00:00:05 )
Wrote to the file: ..\..\synthesis\display.vhd

The Export command succeeded ( 00:00:01 )

The Execute Script command succeeded ( 00:00:29 )
Warning: The database was closed without a save, modifications are lost
Design closed.

