17:59:18 DEBUG : Logs will be stored at '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/IDE.log'.
17:59:18 INFO  : Registering command handlers for Vitis TCF services
17:59:18 INFO  : Platform repository initialization has completed.
17:59:18 INFO  : Successfully done query RDI_DATADIR 
17:59:18 INFO  : plnx-install-location is set to ''
17:59:22 INFO  : Platform 'ecc_project_wrapper' is added to custom repositories.
17:59:34 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
17:59:47 DEBUG : Logs will be stored at '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/IDE.log'.
17:59:47 INFO  : Launching XSCT server: xsct -n  -interactive /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/temp_xsdb_launch_script.tcl
17:59:48 INFO  : XSCT server has started successfully.
17:59:48 INFO  : Successfully done setting XSCT server connection channel  
17:59:48 INFO  : plnx-install-location is set to ''
17:59:48 INFO  : Successfully done setting workspace for the tool. 
17:59:49 INFO  : Registering command handlers for Vitis TCF services
17:59:49 INFO  : Successfully done query RDI_DATADIR 
17:59:49 INFO  : Platform repository initialization has completed.
18:00:05 INFO  : Result from executing command 'getProjects': ecc_project_wrapper
18:00:05 INFO  : Result from executing command 'getPlatforms': ecc_project_wrapper|/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/ecc_project_wrapper.xpfm;xilinx_zcu102_base_202310_1|/home/gustdewit/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/home/gustdewit/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/home/gustdewit/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
18:00:13 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
18:00:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:00:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:00:41 INFO  : 'jtag frequency' command is executed.
18:00:41 INFO  : Context for 'APU' is selected.
18:00:41 INFO  : System reset is completed.
18:00:44 INFO  : 'after 3000' command is executed.
18:00:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:00:46 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
18:00:46 INFO  : Context for 'APU' is selected.
18:00:46 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
18:00:46 INFO  : 'configparams force-mem-access 1' command is executed.
18:00:46 INFO  : Context for 'APU' is selected.
18:00:46 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
18:00:47 INFO  : 'ps7_init' command is executed.
18:00:47 INFO  : 'ps7_post_config' command is executed.
18:00:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:00:47 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:00:47 INFO  : 'configparams force-mem-access 0' command is executed.
18:00:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

18:00:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:00:47 INFO  : 'con' command is executed.
18:00:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:00:47 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default.tcl'
18:01:22 INFO  : Disconnected from the channel tcfchan#2.
18:01:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:01:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:01:23 INFO  : 'jtag frequency' command is executed.
18:01:25 INFO  : Context for 'APU' is selected.
18:01:25 INFO  : System reset is completed.
18:01:28 INFO  : 'after 3000' command is executed.
18:01:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:01:30 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
18:01:30 INFO  : Context for 'APU' is selected.
18:01:30 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
18:01:30 INFO  : 'configparams force-mem-access 1' command is executed.
18:01:30 INFO  : Context for 'APU' is selected.
18:01:30 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
18:01:31 INFO  : 'ps7_init' command is executed.
18:01:31 INFO  : 'ps7_post_config' command is executed.
18:01:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:01:31 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:01:31 INFO  : 'configparams force-mem-access 0' command is executed.
18:01:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

18:01:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:01:31 INFO  : 'con' command is executed.
18:01:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:01:31 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default.tcl'
18:02:55 INFO  : Disconnected from the channel tcfchan#3.
18:02:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:02:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:02:56 INFO  : 'jtag frequency' command is executed.
18:02:56 INFO  : Context for 'APU' is selected.
18:02:56 INFO  : System reset is completed.
18:02:59 INFO  : 'after 3000' command is executed.
18:02:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:03:02 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
18:03:02 INFO  : Context for 'APU' is selected.
18:03:02 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
18:03:02 INFO  : 'configparams force-mem-access 1' command is executed.
18:03:02 INFO  : Context for 'APU' is selected.
18:03:02 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
18:03:02 INFO  : 'ps7_init' command is executed.
18:03:02 INFO  : 'ps7_post_config' command is executed.
18:03:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:03:02 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:03:02 INFO  : 'configparams force-mem-access 0' command is executed.
18:03:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

18:03:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:03:02 INFO  : 'con' command is executed.
18:03:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:03:02 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default.tcl'
18:05:35 INFO  : Disconnected from the channel tcfchan#4.
18:05:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:05:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:05:36 INFO  : 'jtag frequency' command is executed.
18:05:38 INFO  : Context for 'APU' is selected.
18:05:38 INFO  : System reset is completed.
18:05:41 INFO  : 'after 3000' command is executed.
18:05:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:05:44 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
18:05:44 INFO  : Context for 'APU' is selected.
18:05:44 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
18:05:44 INFO  : 'configparams force-mem-access 1' command is executed.
18:05:44 INFO  : Context for 'APU' is selected.
18:05:44 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
18:05:44 INFO  : 'ps7_init' command is executed.
18:05:44 INFO  : 'ps7_post_config' command is executed.
18:05:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:05:44 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:05:44 INFO  : 'configparams force-mem-access 0' command is executed.
18:05:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

18:05:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:05:44 INFO  : 'con' command is executed.
18:05:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:05:44 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default.tcl'
18:08:21 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
18:08:30 INFO  : Disconnected from the channel tcfchan#5.
18:08:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:08:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:08:31 INFO  : 'jtag frequency' command is executed.
18:08:31 INFO  : Context for 'APU' is selected.
18:08:31 INFO  : System reset is completed.
18:08:34 INFO  : 'after 3000' command is executed.
18:08:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:08:37 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
18:08:37 INFO  : Context for 'APU' is selected.
18:08:37 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
18:08:37 INFO  : 'configparams force-mem-access 1' command is executed.
18:08:37 INFO  : Context for 'APU' is selected.
18:08:37 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
18:08:37 INFO  : 'ps7_init' command is executed.
18:08:37 INFO  : 'ps7_post_config' command is executed.
18:08:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:37 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:08:37 INFO  : 'configparams force-mem-access 0' command is executed.
18:08:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

18:08:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:37 INFO  : 'con' command is executed.
18:08:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:08:37 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default.tcl'
18:09:53 INFO  : Disconnected from the channel tcfchan#6.
18:09:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:09:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:09:54 INFO  : 'jtag frequency' command is executed.
18:09:56 INFO  : Context for 'APU' is selected.
18:09:56 INFO  : System reset is completed.
18:09:59 INFO  : 'after 3000' command is executed.
18:09:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:10:02 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
18:10:02 INFO  : Context for 'APU' is selected.
18:10:02 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
18:10:02 INFO  : 'configparams force-mem-access 1' command is executed.
18:10:02 INFO  : Context for 'APU' is selected.
18:10:02 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
18:10:02 INFO  : 'ps7_init' command is executed.
18:10:02 INFO  : 'ps7_post_config' command is executed.
18:10:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:10:02 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:10:02 INFO  : 'configparams force-mem-access 0' command is executed.
18:10:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

18:10:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:10:02 INFO  : 'con' command is executed.
18:10:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:10:02 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default.tcl'
18:13:11 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
18:13:20 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
18:13:31 INFO  : Disconnected from the channel tcfchan#7.
18:13:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:13:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:13:32 INFO  : 'jtag frequency' command is executed.
18:13:34 INFO  : Context for 'APU' is selected.
18:13:34 INFO  : System reset is completed.
18:13:37 INFO  : 'after 3000' command is executed.
18:13:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:13:39 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
18:13:39 INFO  : Context for 'APU' is selected.
18:13:39 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
18:13:39 INFO  : 'configparams force-mem-access 1' command is executed.
18:13:39 INFO  : Context for 'APU' is selected.
18:13:39 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
18:13:40 INFO  : 'ps7_init' command is executed.
18:13:40 INFO  : 'ps7_post_config' command is executed.
18:13:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:13:40 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:13:40 INFO  : 'configparams force-mem-access 0' command is executed.
18:13:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

18:13:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:13:40 INFO  : 'con' command is executed.
18:13:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:13:40 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default.tcl'
18:15:51 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
18:16:12 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
18:16:48 INFO  : Disconnected from the channel tcfchan#8.
18:16:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:16:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:16:49 INFO  : 'jtag frequency' command is executed.
18:16:51 INFO  : Context for 'APU' is selected.
18:16:51 INFO  : System reset is completed.
18:16:54 INFO  : 'after 3000' command is executed.
18:16:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:16:56 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
18:16:56 INFO  : Context for 'APU' is selected.
18:16:56 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
18:16:56 INFO  : 'configparams force-mem-access 1' command is executed.
18:16:56 INFO  : Context for 'APU' is selected.
18:16:56 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
18:16:57 INFO  : 'ps7_init' command is executed.
18:16:57 INFO  : 'ps7_post_config' command is executed.
18:16:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:16:57 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:16:57 INFO  : 'configparams force-mem-access 0' command is executed.
18:16:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

18:16:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:16:57 INFO  : 'con' command is executed.
18:16:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:16:57 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/systemdebugger_sw_design_system_standalone.tcl'
18:24:43 INFO  : Disconnected from the channel tcfchan#10.
18:24:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:24:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:24:43 INFO  : 'jtag frequency' command is executed.
18:24:43 INFO  : Context for 'APU' is selected.
18:24:43 INFO  : System reset is completed.
18:24:46 INFO  : 'after 3000' command is executed.
18:24:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:24:48 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
18:24:48 INFO  : Context for 'APU' is selected.
18:24:48 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
18:24:48 INFO  : 'configparams force-mem-access 1' command is executed.
18:24:48 INFO  : Context for 'APU' is selected.
18:24:48 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
18:24:48 INFO  : 'ps7_init' command is executed.
18:24:48 INFO  : 'ps7_post_config' command is executed.
18:24:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:24:48 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:24:48 INFO  : 'configparams force-mem-access 0' command is executed.
18:24:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

18:24:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:24:48 INFO  : 'con' command is executed.
18:24:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:24:48 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/systemdebugger_sw_design_system_standalone.tcl'
10:45:54 INFO  : Disconnected from the channel tcfchan#11.
15:05:47 DEBUG : Logs will be stored at '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/IDE.log'.
15:05:47 INFO  : Launching XSCT server: xsct -n  -interactive /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/temp_xsdb_launch_script.tcl
15:05:48 INFO  : XSCT server has started successfully.
15:05:48 INFO  : Successfully done setting XSCT server connection channel  
15:05:48 INFO  : plnx-install-location is set to ''
15:05:48 INFO  : Successfully done setting workspace for the tool. 
15:05:49 INFO  : Platform repository initialization has completed.
15:05:57 INFO  : Registering command handlers for Vitis TCF services
15:05:57 INFO  : Successfully done query RDI_DATADIR 
15:06:52 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
15:09:07 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
15:10:15 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
15:10:38 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
15:10:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa is already opened

15:10:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:10:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:10:55 INFO  : 'jtag frequency' command is executed.
15:10:55 INFO  : Context for 'APU' is selected.
15:10:55 INFO  : System reset is completed.
15:10:58 INFO  : 'after 3000' command is executed.
15:10:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:11:00 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
15:11:00 INFO  : Context for 'APU' is selected.
15:11:00 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
15:11:00 INFO  : 'configparams force-mem-access 1' command is executed.
15:11:00 INFO  : Context for 'APU' is selected.
15:11:00 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
15:11:01 INFO  : 'ps7_init' command is executed.
15:11:01 INFO  : 'ps7_post_config' command is executed.
15:11:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:01 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:11:01 INFO  : 'configparams force-mem-access 0' command is executed.
15:11:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

15:11:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:01 INFO  : 'con' command is executed.
15:11:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:11:01 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default.tcl'
15:44:35 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
15:44:54 INFO  : Disconnected from the channel tcfchan#2.
15:44:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:44:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:44:55 INFO  : 'jtag frequency' command is executed.
15:44:55 INFO  : Context for 'APU' is selected.
15:44:55 INFO  : System reset is completed.
15:44:58 INFO  : 'after 3000' command is executed.
15:44:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:45:00 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
15:45:00 INFO  : Context for 'APU' is selected.
15:45:01 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
15:45:01 INFO  : 'configparams force-mem-access 1' command is executed.
15:45:01 INFO  : Context for 'APU' is selected.
15:45:01 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
15:45:02 INFO  : 'ps7_init' command is executed.
15:45:02 INFO  : 'ps7_post_config' command is executed.
15:45:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:45:02 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:45:02 INFO  : 'configparams force-mem-access 0' command is executed.
15:45:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

15:45:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:45:02 INFO  : 'con' command is executed.
15:45:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:45:02 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default.tcl'
15:45:33 INFO  : Disconnected from the channel tcfchan#3.
15:45:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:45:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:45:34 INFO  : 'jtag frequency' command is executed.
15:45:34 INFO  : Context for 'APU' is selected.
15:45:34 INFO  : System reset is completed.
15:45:37 INFO  : 'after 3000' command is executed.
15:45:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:45:40 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
15:45:40 INFO  : Context for 'APU' is selected.
15:45:41 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
15:45:41 INFO  : 'configparams force-mem-access 1' command is executed.
15:45:41 INFO  : Context for 'APU' is selected.
15:45:41 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
15:45:41 INFO  : 'ps7_init' command is executed.
15:45:41 INFO  : 'ps7_post_config' command is executed.
15:45:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:45:41 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:45:41 INFO  : 'configparams force-mem-access 0' command is executed.
15:45:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

15:45:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:45:41 INFO  : 'con' command is executed.
15:45:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:45:41 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default.tcl'
15:47:04 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
15:47:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa is already opened

15:47:27 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
15:47:34 INFO  : Result from executing command 'removePlatformRepo': 
15:47:43 INFO  : Result from executing command 'getProjects': ecc_project_wrapper
15:47:43 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|/home/gustdewit/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/home/gustdewit/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/home/gustdewit/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
15:47:47 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
15:48:07 INFO  : Disconnected from the channel tcfchan#4.
15:48:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:48:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:48:17 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:48:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:48:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:48:23 INFO  : 'jtag frequency' command is executed.
15:48:23 INFO  : Context for 'APU' is selected.
15:48:23 INFO  : System reset is completed.
15:48:26 INFO  : 'after 3000' command is executed.
15:48:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:48:29 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
15:48:29 INFO  : Context for 'APU' is selected.
15:48:29 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
15:48:29 INFO  : 'configparams force-mem-access 1' command is executed.
15:48:29 INFO  : Context for 'APU' is selected.
15:48:29 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
15:48:29 INFO  : 'ps7_init' command is executed.
15:48:29 INFO  : 'ps7_post_config' command is executed.
15:48:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:29 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:48:29 INFO  : 'configparams force-mem-access 0' command is executed.
15:48:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

15:48:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:29 INFO  : 'con' command is executed.
15:48:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:48:29 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default.tcl'
16:30:43 DEBUG : Logs will be stored at '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/IDE.log'.
16:30:43 INFO  : Launching XSCT server: xsct -n  -interactive /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/temp_xsdb_launch_script.tcl
16:30:44 INFO  : XSCT server has started successfully.
16:30:44 INFO  : Successfully done setting XSCT server connection channel  
16:30:44 INFO  : plnx-install-location is set to ''
16:30:44 INFO  : Successfully done setting workspace for the tool. 
16:30:45 INFO  : Platform repository initialization has completed.
16:30:48 INFO  : Successfully done query RDI_DATADIR 
16:30:48 INFO  : Registering command handlers for Vitis TCF services
16:34:53 INFO  : Result from executing command 'getProjects': ecc_project_wrapper
16:34:53 INFO  : Result from executing command 'getPlatforms': ecc_project_wrapper|/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/ecc_project_wrapper.xpfm;xilinx_zcu102_base_202310_1|/home/gustdewit/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/home/gustdewit/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/home/gustdewit/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
16:34:56 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
16:35:02 INFO  : XRT server has started successfully on port '4353'
16:35:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:35:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:35:03 INFO  : 'jtag frequency' command is executed.
16:35:03 INFO  : Context for 'APU' is selected.
16:35:03 INFO  : System reset is completed.
16:35:06 INFO  : 'after 3000' command is executed.
16:35:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:35:08 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
16:35:08 INFO  : Context for 'APU' is selected.
16:35:09 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
16:35:09 INFO  : 'configparams force-mem-access 1' command is executed.
16:35:09 INFO  : Context for 'APU' is selected.
16:35:09 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
16:35:09 INFO  : 'ps7_init' command is executed.
16:35:09 INFO  : 'ps7_post_config' command is executed.
16:35:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:09 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:35:09 INFO  : 'configparams force-mem-access 0' command is executed.
16:35:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

16:35:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:09 INFO  : 'con' command is executed.
16:35:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:35:09 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/systemdebugger_sw_design_system_standalone.tcl'
16:37:30 INFO  : Disconnected from the channel tcfchan#2.
16:37:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:37:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:37:30 INFO  : 'jtag frequency' command is executed.
16:37:30 INFO  : Context for 'APU' is selected.
16:37:30 INFO  : System reset is completed.
16:37:33 INFO  : 'after 3000' command is executed.
16:37:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:37:35 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
16:37:35 INFO  : Context for 'APU' is selected.
16:37:35 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
16:37:35 INFO  : 'configparams force-mem-access 1' command is executed.
16:37:35 INFO  : Context for 'APU' is selected.
16:37:35 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
16:37:36 INFO  : 'ps7_init' command is executed.
16:37:36 INFO  : 'ps7_post_config' command is executed.
16:37:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:36 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:37:36 INFO  : 'configparams force-mem-access 0' command is executed.
16:37:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

16:37:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:36 INFO  : 'con' command is executed.
16:37:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:37:36 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/systemdebugger_sw_design_system_standalone.tcl'
16:41:13 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
16:41:30 INFO  : Disconnected from the channel tcfchan#3.
16:41:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:41:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:41:31 INFO  : 'jtag frequency' command is executed.
16:41:31 INFO  : Context for 'APU' is selected.
16:41:31 INFO  : System reset is completed.
16:41:34 INFO  : 'after 3000' command is executed.
16:41:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:41:37 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
16:41:37 INFO  : Context for 'APU' is selected.
16:41:37 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
16:41:37 INFO  : 'configparams force-mem-access 1' command is executed.
16:41:37 INFO  : Context for 'APU' is selected.
16:41:37 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
16:41:37 INFO  : 'ps7_init' command is executed.
16:41:37 INFO  : 'ps7_post_config' command is executed.
16:41:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:37 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:41:37 INFO  : 'configparams force-mem-access 0' command is executed.
16:41:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

16:41:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:37 INFO  : 'con' command is executed.
16:41:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:41:37 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default_1.tcl'
16:43:24 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
16:43:32 INFO  : Disconnected from the channel tcfchan#4.
16:43:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:43:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:43:34 INFO  : 'jtag frequency' command is executed.
16:43:34 INFO  : Context for 'APU' is selected.
16:43:34 INFO  : System reset is completed.
16:43:37 INFO  : 'after 3000' command is executed.
16:43:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:43:39 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
16:43:39 INFO  : Context for 'APU' is selected.
16:43:39 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
16:43:39 INFO  : 'configparams force-mem-access 1' command is executed.
16:43:39 INFO  : Context for 'APU' is selected.
16:43:39 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
16:43:39 INFO  : 'ps7_init' command is executed.
16:43:39 INFO  : 'ps7_post_config' command is executed.
16:43:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:43:39 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:43:40 INFO  : 'configparams force-mem-access 0' command is executed.
16:43:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

16:43:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:43:40 INFO  : 'con' command is executed.
16:43:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:43:40 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default_2.tcl'
16:49:25 INFO  : Disconnected from the channel tcfchan#5.
16:49:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:49:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:49:27 INFO  : 'jtag frequency' command is executed.
16:49:27 INFO  : Context for 'APU' is selected.
16:49:27 INFO  : System reset is completed.
16:49:30 INFO  : 'after 3000' command is executed.
16:49:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:49:32 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
16:49:32 INFO  : Context for 'APU' is selected.
16:49:32 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
16:49:32 INFO  : 'configparams force-mem-access 1' command is executed.
16:49:32 INFO  : Context for 'APU' is selected.
16:49:32 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
16:49:32 INFO  : 'ps7_init' command is executed.
16:49:32 INFO  : 'ps7_post_config' command is executed.
16:49:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:49:32 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:49:32 INFO  : 'configparams force-mem-access 0' command is executed.
16:49:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

16:49:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:49:33 INFO  : 'con' command is executed.
16:49:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:49:33 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default_3.tcl'
16:52:51 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
16:53:23 INFO  : Disconnected from the channel tcfchan#6.
16:53:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:53:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:53:33 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:53:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:53:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:53:41 INFO  : 'jtag frequency' command is executed.
16:53:41 INFO  : Context for 'APU' is selected.
16:53:41 INFO  : System reset is completed.
16:53:44 INFO  : 'after 3000' command is executed.
16:53:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:53:47 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
16:53:47 INFO  : Context for 'APU' is selected.
16:53:47 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
16:53:47 INFO  : 'configparams force-mem-access 1' command is executed.
16:53:47 INFO  : Context for 'APU' is selected.
16:53:47 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
16:53:47 INFO  : 'ps7_init' command is executed.
16:53:47 INFO  : 'ps7_post_config' command is executed.
16:53:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:53:47 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:53:47 INFO  : 'configparams force-mem-access 0' command is executed.
16:53:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

16:53:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:53:47 INFO  : 'con' command is executed.
16:53:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:53:47 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/systemdebugger_sw_design_system_standalone.tcl'
16:54:30 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
16:54:36 INFO  : Disconnected from the channel tcfchan#7.
16:54:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:54:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:54:46 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:54:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:54:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:54:52 INFO  : 'jtag frequency' command is executed.
16:54:52 INFO  : Context for 'APU' is selected.
16:54:52 INFO  : System reset is completed.
16:54:55 INFO  : 'after 3000' command is executed.
16:54:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:54:58 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
16:54:58 INFO  : Context for 'APU' is selected.
16:54:58 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
16:54:58 INFO  : 'configparams force-mem-access 1' command is executed.
16:54:58 INFO  : Context for 'APU' is selected.
16:54:58 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
16:54:58 INFO  : 'ps7_init' command is executed.
16:54:58 INFO  : 'ps7_post_config' command is executed.
16:54:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:58 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:54:58 INFO  : 'configparams force-mem-access 0' command is executed.
16:54:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

16:54:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:58 INFO  : 'con' command is executed.
16:54:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:54:58 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default_4.tcl'
16:55:36 INFO  : Disconnected from the channel tcfchan#8.
16:55:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:55:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:55:46 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:55:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:55:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:55:56 INFO  : 'jtag frequency' command is executed.
16:55:56 INFO  : Context for 'APU' is selected.
16:55:56 INFO  : System reset is completed.
16:55:59 INFO  : 'after 3000' command is executed.
16:55:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:56:02 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
16:56:02 INFO  : Context for 'APU' is selected.
16:56:02 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
16:56:02 INFO  : 'configparams force-mem-access 1' command is executed.
16:56:02 INFO  : Context for 'APU' is selected.
16:56:02 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
16:56:02 INFO  : 'ps7_init' command is executed.
16:56:02 INFO  : 'ps7_post_config' command is executed.
16:56:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:56:02 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:56:02 INFO  : 'configparams force-mem-access 0' command is executed.
16:56:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

16:56:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:56:02 INFO  : 'con' command is executed.
16:56:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:56:02 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default_6.tcl'
16:56:28 INFO  : Disconnected from the channel tcfchan#9.
16:56:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:56:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:56:29 INFO  : 'jtag frequency' command is executed.
16:56:29 INFO  : Context for 'APU' is selected.
16:56:29 INFO  : System reset is completed.
16:56:32 INFO  : 'after 3000' command is executed.
16:56:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:56:35 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
16:56:35 INFO  : Context for 'APU' is selected.
16:56:35 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
16:56:35 INFO  : 'configparams force-mem-access 1' command is executed.
16:56:35 INFO  : Context for 'APU' is selected.
16:56:35 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
16:56:35 INFO  : 'ps7_init' command is executed.
16:56:35 INFO  : 'ps7_post_config' command is executed.
16:56:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:56:35 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:56:35 INFO  : 'configparams force-mem-access 0' command is executed.
16:56:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

16:56:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:56:35 INFO  : 'con' command is executed.
16:56:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:56:35 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default_7.tcl'
16:56:54 INFO  : Disconnected from the channel tcfchan#10.
16:56:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:57:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:57:04 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:57:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:57:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:57:10 INFO  : 'jtag frequency' command is executed.
16:57:10 INFO  : Context for 'APU' is selected.
16:57:10 INFO  : System reset is completed.
16:57:13 INFO  : 'after 3000' command is executed.
16:57:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:57:16 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
16:57:16 INFO  : Context for 'APU' is selected.
16:57:16 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
16:57:16 INFO  : 'configparams force-mem-access 1' command is executed.
16:57:16 INFO  : Context for 'APU' is selected.
16:57:16 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
16:57:16 INFO  : 'ps7_init' command is executed.
16:57:16 INFO  : 'ps7_post_config' command is executed.
16:57:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:57:16 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:57:16 INFO  : 'configparams force-mem-access 0' command is executed.
16:57:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

16:57:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:57:16 INFO  : 'con' command is executed.
16:57:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:57:16 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default_9.tcl'
17:01:16 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
17:01:46 INFO  : Disconnected from the channel tcfchan#11.
17:01:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:01:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:01:56 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:02:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:02:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:02:03 INFO  : 'jtag frequency' command is executed.
17:02:03 INFO  : Context for 'APU' is selected.
17:02:03 INFO  : System reset is completed.
17:02:06 INFO  : 'after 3000' command is executed.
17:02:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:02:09 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
17:02:09 INFO  : Context for 'APU' is selected.
17:02:09 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
17:02:09 INFO  : 'configparams force-mem-access 1' command is executed.
17:02:09 INFO  : Context for 'APU' is selected.
17:02:09 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
17:02:09 INFO  : 'ps7_init' command is executed.
17:02:09 INFO  : 'ps7_post_config' command is executed.
17:02:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:09 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:02:09 INFO  : 'configparams force-mem-access 0' command is executed.
17:02:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

17:02:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:09 INFO  : 'con' command is executed.
17:02:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:02:09 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default_11.tcl'
17:04:16 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
17:04:26 INFO  : Disconnected from the channel tcfchan#13.
17:04:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:04:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:04:36 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:04:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:04:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:04:42 INFO  : 'jtag frequency' command is executed.
17:04:42 INFO  : Context for 'APU' is selected.
17:04:42 INFO  : System reset is completed.
17:04:45 INFO  : 'after 3000' command is executed.
17:04:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:04:48 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
17:04:48 INFO  : Context for 'APU' is selected.
17:04:48 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
17:04:48 INFO  : 'configparams force-mem-access 1' command is executed.
17:04:48 INFO  : Context for 'APU' is selected.
17:04:48 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
17:04:48 INFO  : 'ps7_init' command is executed.
17:04:48 INFO  : 'ps7_post_config' command is executed.
17:04:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:04:48 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:04:48 INFO  : 'configparams force-mem-access 0' command is executed.
17:04:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

17:04:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:04:49 INFO  : 'con' command is executed.
17:04:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:04:49 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default_13.tcl'
17:07:31 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
17:07:52 INFO  : Disconnected from the channel tcfchan#15.
17:07:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:08:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:08:02 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:08:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:08:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:08:12 INFO  : 'jtag frequency' command is executed.
17:08:12 INFO  : Context for 'APU' is selected.
17:08:12 INFO  : System reset is completed.
17:08:15 INFO  : 'after 3000' command is executed.
17:08:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:08:17 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
17:08:17 INFO  : Context for 'APU' is selected.
17:08:17 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
17:08:17 INFO  : 'configparams force-mem-access 1' command is executed.
17:08:17 INFO  : Context for 'APU' is selected.
17:08:17 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
17:08:18 INFO  : 'ps7_init' command is executed.
17:08:18 INFO  : 'ps7_post_config' command is executed.
17:08:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:08:18 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:08:18 INFO  : 'configparams force-mem-access 0' command is executed.
17:08:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

17:08:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:08:18 INFO  : 'con' command is executed.
17:08:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:08:18 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default_15.tcl'
17:10:17 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
17:10:24 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
17:11:29 INFO  : Disconnected from the channel tcfchan#17.
17:11:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:11:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:11:30 INFO  : 'jtag frequency' command is executed.
17:11:30 INFO  : Context for 'APU' is selected.
17:11:30 INFO  : System reset is completed.
17:11:33 INFO  : 'after 3000' command is executed.
17:11:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:11:35 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
17:11:35 INFO  : Context for 'APU' is selected.
17:11:35 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
17:11:35 INFO  : 'configparams force-mem-access 1' command is executed.
17:11:35 INFO  : Context for 'APU' is selected.
17:11:35 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
17:11:35 INFO  : 'ps7_init' command is executed.
17:11:35 INFO  : 'ps7_post_config' command is executed.
17:11:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:36 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:11:36 INFO  : 'configparams force-mem-access 0' command is executed.
17:11:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

17:11:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:36 INFO  : 'con' command is executed.
17:11:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:11:36 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default_16.tcl'
17:13:33 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
17:13:47 INFO  : Disconnected from the channel tcfchan#20.
17:13:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:13:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:13:48 INFO  : 'jtag frequency' command is executed.
17:13:48 INFO  : Context for 'APU' is selected.
17:13:48 INFO  : System reset is completed.
17:13:51 INFO  : 'after 3000' command is executed.
17:13:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:13:53 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
17:13:53 INFO  : Context for 'APU' is selected.
17:13:53 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
17:13:53 INFO  : 'configparams force-mem-access 1' command is executed.
17:13:53 INFO  : Context for 'APU' is selected.
17:13:53 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
17:13:54 INFO  : 'ps7_init' command is executed.
17:13:54 INFO  : 'ps7_post_config' command is executed.
17:13:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:13:54 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:13:54 INFO  : 'configparams force-mem-access 0' command is executed.
17:13:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

17:13:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:13:54 INFO  : 'con' command is executed.
17:13:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:13:54 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default.tcl'
17:14:17 INFO  : Disconnected from the channel tcfchan#22.
17:14:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:14:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:14:18 INFO  : 'jtag frequency' command is executed.
17:14:18 INFO  : Context for 'APU' is selected.
17:14:18 INFO  : System reset is completed.
17:14:21 INFO  : 'after 3000' command is executed.
17:14:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:14:23 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
17:14:23 INFO  : Context for 'APU' is selected.
17:14:23 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
17:14:23 INFO  : 'configparams force-mem-access 1' command is executed.
17:14:23 INFO  : Context for 'APU' is selected.
17:14:23 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
17:14:23 INFO  : 'ps7_init' command is executed.
17:14:23 INFO  : 'ps7_post_config' command is executed.
17:14:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:24 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:14:24 INFO  : 'configparams force-mem-access 0' command is executed.
17:14:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

17:14:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:24 INFO  : 'con' command is executed.
17:14:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:14:24 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default.tcl'
17:37:24 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
17:37:40 INFO  : Disconnected from the channel tcfchan#23.
17:37:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:37:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:37:50 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:37:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:37:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:37:57 INFO  : 'jtag frequency' command is executed.
17:37:57 INFO  : Context for 'APU' is selected.
17:37:57 INFO  : System reset is completed.
17:38:00 INFO  : 'after 3000' command is executed.
17:38:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:38:02 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
17:38:02 INFO  : Context for 'APU' is selected.
17:38:02 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
17:38:02 INFO  : 'configparams force-mem-access 1' command is executed.
17:38:02 INFO  : Context for 'APU' is selected.
17:38:02 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
17:38:02 INFO  : 'ps7_init' command is executed.
17:38:02 INFO  : 'ps7_post_config' command is executed.
17:38:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:02 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:38:03 INFO  : 'configparams force-mem-access 0' command is executed.
17:38:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

17:38:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:03 INFO  : 'con' command is executed.
17:38:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:38:03 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default_18.tcl'
17:40:52 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
17:41:01 INFO  : Disconnected from the channel tcfchan#25.
17:41:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:41:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:41:03 ERROR : port closed
17:41:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:41:03 ERROR : port closed
17:41:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:41:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:41:10 INFO  : 'jtag frequency' command is executed.
17:41:10 INFO  : Context for 'APU' is selected.
17:41:10 INFO  : System reset is completed.
17:41:13 INFO  : 'after 3000' command is executed.
17:41:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:41:15 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
17:41:15 INFO  : Context for 'APU' is selected.
17:41:15 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
17:41:15 INFO  : 'configparams force-mem-access 1' command is executed.
17:41:15 INFO  : Context for 'APU' is selected.
17:41:15 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
17:41:15 INFO  : 'ps7_init' command is executed.
17:41:15 INFO  : 'ps7_post_config' command is executed.
17:41:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:41:15 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:41:15 INFO  : 'configparams force-mem-access 0' command is executed.
17:41:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

17:41:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:41:15 INFO  : 'con' command is executed.
17:41:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:41:15 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default_20.tcl'
17:44:11 INFO  : Disconnected from the channel tcfchan#27.
17:44:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:44:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:44:12 ERROR : port closed
17:44:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:44:12 ERROR : port closed
17:44:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:44:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:44:17 INFO  : 'jtag frequency' command is executed.
17:44:17 INFO  : Context for 'APU' is selected.
17:44:17 INFO  : System reset is completed.
17:44:20 INFO  : 'after 3000' command is executed.
17:44:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:44:23 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
17:44:23 INFO  : Context for 'APU' is selected.
17:44:23 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
17:44:23 INFO  : 'configparams force-mem-access 1' command is executed.
17:44:23 INFO  : Context for 'APU' is selected.
17:44:23 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
17:44:23 INFO  : 'ps7_init' command is executed.
17:44:23 INFO  : 'ps7_post_config' command is executed.
17:44:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:23 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:44:23 INFO  : 'configparams force-mem-access 0' command is executed.
17:44:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

17:44:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:23 INFO  : 'con' command is executed.
17:44:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:44:23 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default_22.tcl'
17:47:35 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
17:47:49 INFO  : Disconnected from the channel tcfchan#28.
17:47:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:47:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:47:50 ERROR : port closed
17:47:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:47:50 ERROR : port closed
17:47:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:47:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:47:54 INFO  : 'jtag frequency' command is executed.
17:47:54 INFO  : Context for 'APU' is selected.
17:47:54 INFO  : System reset is completed.
17:47:57 INFO  : 'after 3000' command is executed.
17:47:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:48:00 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
17:48:00 INFO  : Context for 'APU' is selected.
17:48:00 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
17:48:00 INFO  : 'configparams force-mem-access 1' command is executed.
17:48:00 INFO  : Context for 'APU' is selected.
17:48:00 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
17:48:00 INFO  : 'ps7_init' command is executed.
17:48:00 INFO  : 'ps7_post_config' command is executed.
17:48:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:00 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:48:00 INFO  : 'configparams force-mem-access 0' command is executed.
17:48:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

17:48:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:00 INFO  : 'con' command is executed.
17:48:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:48:00 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default_24.tcl'
17:48:19 INFO  : Disconnected from the channel tcfchan#30.
17:48:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:48:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:48:20 ERROR : port closed
17:48:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:48:20 ERROR : port closed
17:57:14 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
17:58:02 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
17:58:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:58:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:58:25 INFO  : 'jtag frequency' command is executed.
17:58:25 INFO  : Context for 'APU' is selected.
17:58:25 INFO  : System reset is completed.
17:58:28 INFO  : 'after 3000' command is executed.
17:58:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:58:30 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
17:58:30 INFO  : Context for 'APU' is selected.
17:58:30 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
17:58:30 INFO  : 'configparams force-mem-access 1' command is executed.
17:58:30 INFO  : Context for 'APU' is selected.
17:58:30 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
17:58:30 INFO  : 'ps7_init' command is executed.
17:58:30 INFO  : 'ps7_post_config' command is executed.
17:58:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:58:30 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:58:31 INFO  : 'configparams force-mem-access 0' command is executed.
17:58:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

17:58:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:58:31 INFO  : 'con' command is executed.
17:58:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:58:31 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default_26.tcl'
17:59:57 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
18:00:12 INFO  : Disconnected from the channel tcfchan#31.
18:00:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:00:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:00:13 INFO  : 'jtag frequency' command is executed.
18:00:13 INFO  : Context for 'APU' is selected.
18:00:13 INFO  : System reset is completed.
18:00:16 INFO  : 'after 3000' command is executed.
18:00:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:00:19 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
18:00:19 INFO  : Context for 'APU' is selected.
18:00:19 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
18:00:19 INFO  : 'configparams force-mem-access 1' command is executed.
18:00:19 INFO  : Context for 'APU' is selected.
18:00:19 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
18:00:19 INFO  : 'ps7_init' command is executed.
18:00:19 INFO  : 'ps7_post_config' command is executed.
18:00:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:00:19 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:00:19 INFO  : 'configparams force-mem-access 0' command is executed.
18:00:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

18:00:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:00:19 INFO  : 'con' command is executed.
18:00:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:00:19 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default_27.tcl'
18:02:54 INFO  : Disconnected from the channel tcfchan#35.
18:02:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:02:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:02:55 ERROR : port closed
18:02:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:02:55 ERROR : port closed
18:02:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:03:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:03:00 INFO  : 'jtag frequency' command is executed.
18:03:00 INFO  : Context for 'APU' is selected.
18:03:00 INFO  : System reset is completed.
18:03:03 INFO  : 'after 3000' command is executed.
18:03:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:03:05 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
18:03:05 INFO  : Context for 'APU' is selected.
18:03:05 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
18:03:05 INFO  : 'configparams force-mem-access 1' command is executed.
18:03:05 INFO  : Context for 'APU' is selected.
18:03:05 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
18:03:05 INFO  : 'ps7_init' command is executed.
18:03:05 INFO  : 'ps7_post_config' command is executed.
18:03:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:03:05 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:03:05 INFO  : 'configparams force-mem-access 0' command is executed.
18:03:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

18:03:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:03:06 INFO  : 'con' command is executed.
18:03:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:03:06 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default_29.tcl'
18:04:36 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
18:04:48 INFO  : Disconnected from the channel tcfchan#36.
18:04:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:04:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:04:51 INFO  : 'jtag frequency' command is executed.
18:04:51 INFO  : Context for 'APU' is selected.
18:04:51 INFO  : System reset is completed.
18:04:54 INFO  : 'after 3000' command is executed.
18:04:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:04:57 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
18:04:57 INFO  : Context for 'APU' is selected.
18:04:57 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
18:04:57 INFO  : 'configparams force-mem-access 1' command is executed.
18:04:57 INFO  : Context for 'APU' is selected.
18:04:57 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
18:04:57 INFO  : 'ps7_init' command is executed.
18:04:57 INFO  : 'ps7_post_config' command is executed.
18:04:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:04:57 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:04:57 INFO  : 'configparams force-mem-access 0' command is executed.
18:04:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

18:04:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:04:57 INFO  : 'con' command is executed.
18:04:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:04:57 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default_30.tcl'
18:06:03 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
18:06:14 INFO  : Disconnected from the channel tcfchan#38.
18:06:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:06:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:06:16 ERROR : port closed
18:06:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:06:16 ERROR : port closed
18:06:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:06:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:06:20 INFO  : 'jtag frequency' command is executed.
18:06:20 INFO  : Context for 'APU' is selected.
18:06:20 INFO  : System reset is completed.
18:06:23 INFO  : 'after 3000' command is executed.
18:06:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:06:25 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
18:06:25 INFO  : Context for 'APU' is selected.
18:06:25 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
18:06:25 INFO  : 'configparams force-mem-access 1' command is executed.
18:06:25 INFO  : Context for 'APU' is selected.
18:06:25 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
18:06:25 INFO  : 'ps7_init' command is executed.
18:06:25 INFO  : 'ps7_post_config' command is executed.
18:06:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:06:26 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:06:26 INFO  : 'configparams force-mem-access 0' command is executed.
18:06:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

18:06:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:06:26 INFO  : 'con' command is executed.
18:06:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:06:26 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default_32.tcl'
18:07:07 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
18:07:21 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
18:07:32 INFO  : Disconnected from the channel tcfchan#40.
18:07:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:07:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:07:33 ERROR : port closed
18:07:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:07:33 ERROR : port closed
18:07:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:07:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:07:38 INFO  : 'jtag frequency' command is executed.
18:07:38 INFO  : Context for 'APU' is selected.
18:07:38 INFO  : System reset is completed.
18:07:41 INFO  : 'after 3000' command is executed.
18:07:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:07:44 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
18:07:44 INFO  : Context for 'APU' is selected.
18:07:44 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
18:07:44 INFO  : 'configparams force-mem-access 1' command is executed.
18:07:44 INFO  : Context for 'APU' is selected.
18:07:44 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
18:07:44 INFO  : 'ps7_init' command is executed.
18:07:44 INFO  : 'ps7_post_config' command is executed.
18:07:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:07:44 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:07:44 INFO  : 'configparams force-mem-access 0' command is executed.
18:07:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

18:07:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:07:44 INFO  : 'con' command is executed.
18:07:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:07:44 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default_34.tcl'
18:09:26 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
18:09:45 INFO  : Disconnected from the channel tcfchan#43.
18:09:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:09:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:09:46 ERROR : port closed
18:09:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:09:46 ERROR : port closed
18:09:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:09:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:09:56 INFO  : 'jtag frequency' command is executed.
18:09:56 INFO  : Context for 'APU' is selected.
18:09:56 INFO  : System reset is completed.
18:09:59 INFO  : 'after 3000' command is executed.
18:09:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:10:01 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
18:10:01 INFO  : Context for 'APU' is selected.
18:10:01 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
18:10:01 INFO  : 'configparams force-mem-access 1' command is executed.
18:10:01 INFO  : Context for 'APU' is selected.
18:10:01 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
18:10:02 INFO  : 'ps7_init' command is executed.
18:10:02 INFO  : 'ps7_post_config' command is executed.
18:10:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:10:02 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:10:02 INFO  : 'configparams force-mem-access 0' command is executed.
18:10:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

18:10:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:10:02 INFO  : 'con' command is executed.
18:10:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:10:02 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default_36.tcl'
18:12:03 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
18:12:15 INFO  : Disconnected from the channel tcfchan#45.
18:12:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:12:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:12:16 ERROR : port closed
18:12:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:12:16 ERROR : port closed
18:12:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:12:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:12:20 INFO  : 'jtag frequency' command is executed.
18:12:20 INFO  : Context for 'APU' is selected.
18:12:20 INFO  : System reset is completed.
18:12:23 INFO  : 'after 3000' command is executed.
18:12:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:12:26 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
18:12:26 INFO  : Context for 'APU' is selected.
18:12:26 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
18:12:26 INFO  : 'configparams force-mem-access 1' command is executed.
18:12:26 INFO  : Context for 'APU' is selected.
18:12:26 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
18:12:26 INFO  : 'ps7_init' command is executed.
18:12:26 INFO  : 'ps7_post_config' command is executed.
18:12:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:12:26 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:12:26 INFO  : 'configparams force-mem-access 0' command is executed.
18:12:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

18:12:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:12:26 INFO  : 'con' command is executed.
18:12:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:12:26 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default_38.tcl'
18:15:33 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
18:15:50 INFO  : Disconnected from the channel tcfchan#47.
18:15:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:15:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:15:51 ERROR : port closed
18:15:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:15:51 ERROR : port closed
18:15:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:15:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:15:56 INFO  : 'jtag frequency' command is executed.
18:15:56 INFO  : Context for 'APU' is selected.
18:15:56 INFO  : System reset is completed.
18:15:59 INFO  : 'after 3000' command is executed.
18:15:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:16:01 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
18:16:01 INFO  : Context for 'APU' is selected.
18:16:01 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
18:16:01 INFO  : 'configparams force-mem-access 1' command is executed.
18:16:01 INFO  : Context for 'APU' is selected.
18:16:01 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
18:16:02 INFO  : 'ps7_init' command is executed.
18:16:02 INFO  : 'ps7_post_config' command is executed.
18:16:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:16:02 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:16:02 INFO  : 'configparams force-mem-access 0' command is executed.
18:16:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

18:16:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:16:02 INFO  : 'con' command is executed.
18:16:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:16:02 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default_40.tcl'
18:17:04 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
18:17:15 INFO  : Disconnected from the channel tcfchan#49.
18:17:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:17:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:17:16 ERROR : port closed
18:17:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:17:16 ERROR : port closed
18:17:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:17:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:17:23 INFO  : 'jtag frequency' command is executed.
18:17:23 INFO  : Context for 'APU' is selected.
18:17:23 INFO  : System reset is completed.
18:17:26 INFO  : 'after 3000' command is executed.
18:17:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:17:29 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
18:17:29 INFO  : Context for 'APU' is selected.
18:17:29 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
18:17:29 INFO  : 'configparams force-mem-access 1' command is executed.
18:17:29 INFO  : Context for 'APU' is selected.
18:17:29 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
18:17:29 INFO  : 'ps7_init' command is executed.
18:17:29 INFO  : 'ps7_post_config' command is executed.
18:17:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:17:29 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:17:29 INFO  : 'configparams force-mem-access 0' command is executed.
18:17:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

18:17:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:17:29 INFO  : 'con' command is executed.
18:17:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:17:29 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default.tcl'
18:19:24 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
18:19:37 INFO  : Disconnected from the channel tcfchan#51.
18:19:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:19:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:19:39 INFO  : 'jtag frequency' command is executed.
18:19:39 INFO  : Context for 'APU' is selected.
18:19:39 INFO  : System reset is completed.
18:19:42 INFO  : 'after 3000' command is executed.
18:19:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:19:44 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
18:19:44 INFO  : Context for 'APU' is selected.
18:19:44 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
18:19:44 INFO  : 'configparams force-mem-access 1' command is executed.
18:19:44 INFO  : Context for 'APU' is selected.
18:19:44 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
18:19:44 INFO  : 'ps7_init' command is executed.
18:19:44 INFO  : 'ps7_post_config' command is executed.
18:19:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:19:44 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:19:44 INFO  : 'configparams force-mem-access 0' command is executed.
18:19:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

18:19:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:19:44 INFO  : 'con' command is executed.
18:19:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:19:44 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default.tcl'
18:20:04 INFO  : Disconnected from the channel tcfchan#53.
18:20:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:20:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:20:07 INFO  : 'jtag frequency' command is executed.
18:20:07 INFO  : Context for 'APU' is selected.
18:20:07 INFO  : System reset is completed.
18:20:10 INFO  : 'after 3000' command is executed.
18:20:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:20:13 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
18:20:13 INFO  : Context for 'APU' is selected.
18:20:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:20:13 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
18:20:13 INFO  : 'configparams force-mem-access 1' command is executed.
18:20:13 INFO  : Context for 'APU' is selected.
18:20:13 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
18:20:13 INFO  : 'ps7_init' command is executed.
18:20:13 INFO  : 'ps7_post_config' command is executed.
18:20:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:13 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:20:13 INFO  : 'configparams force-mem-access 0' command is executed.
18:20:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

18:20:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:13 INFO  : 'con' command is executed.
18:20:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:20:13 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default.tcl'
18:20:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:20:13 INFO  : 'jtag frequency' command is executed.
18:20:13 INFO  : Context for 'APU' is selected.
18:20:13 INFO  : System reset is completed.
18:20:16 INFO  : 'after 3000' command is executed.
18:20:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:20:19 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
18:20:19 INFO  : Context for 'APU' is selected.
18:20:19 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
18:20:19 INFO  : 'configparams force-mem-access 1' command is executed.
18:20:19 INFO  : Context for 'APU' is selected.
18:20:19 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
18:20:19 INFO  : 'ps7_init' command is executed.
18:20:19 INFO  : 'ps7_post_config' command is executed.
18:20:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:19 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:20:19 INFO  : 'configparams force-mem-access 0' command is executed.
18:20:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

18:20:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:19 INFO  : 'con' command is executed.
18:20:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:20:19 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default.tcl'
18:20:31 INFO  : Disconnected from the channel tcfchan#54.
18:20:33 WARN  : channel "tcfchan#54" closed
18:20:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:20:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:20:35 INFO  : 'jtag frequency' command is executed.
18:20:35 INFO  : Context for 'APU' is selected.
18:20:35 INFO  : System reset is completed.
18:20:38 INFO  : 'after 3000' command is executed.
18:20:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:20:40 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
18:20:40 INFO  : Context for 'APU' is selected.
18:20:40 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
18:20:40 INFO  : 'configparams force-mem-access 1' command is executed.
18:20:40 INFO  : Context for 'APU' is selected.
18:20:40 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
18:20:40 INFO  : 'ps7_init' command is executed.
18:20:40 INFO  : 'ps7_post_config' command is executed.
18:20:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:40 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:20:40 INFO  : 'configparams force-mem-access 0' command is executed.
18:20:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

18:20:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:41 INFO  : 'con' command is executed.
18:20:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:20:41 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/systemdebugger_sw_design_system_standalone.tcl'
18:20:50 INFO  : Disconnected from the channel tcfchan#55.
18:20:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:20:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:20:53 INFO  : 'jtag frequency' command is executed.
18:20:53 INFO  : Context for 'APU' is selected.
18:20:53 INFO  : System reset is completed.
18:20:56 INFO  : 'after 3000' command is executed.
18:20:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:20:58 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
18:20:58 INFO  : Context for 'APU' is selected.
18:20:58 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
18:20:58 INFO  : 'configparams force-mem-access 1' command is executed.
18:20:58 INFO  : Context for 'APU' is selected.
18:20:58 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
18:20:59 INFO  : 'ps7_init' command is executed.
18:20:59 INFO  : 'ps7_post_config' command is executed.
18:20:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:59 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:20:59 INFO  : 'configparams force-mem-access 0' command is executed.
18:20:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

18:20:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:59 INFO  : 'con' command is executed.
18:20:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:20:59 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default_32.tcl'
18:23:52 INFO  : Disconnected from the channel tcfchan#56.
18:23:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:23:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:23:53 ERROR : port closed
18:23:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:23:53 ERROR : port closed
18:24:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:24:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:24:08 INFO  : 'jtag frequency' command is executed.
18:24:08 INFO  : Context for 'APU' is selected.
18:24:08 INFO  : System reset is completed.
18:24:11 INFO  : 'after 3000' command is executed.
18:24:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:24:14 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
18:24:14 INFO  : Context for 'APU' is selected.
18:24:14 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
18:24:14 INFO  : 'configparams force-mem-access 1' command is executed.
18:24:14 INFO  : Context for 'APU' is selected.
18:24:14 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
18:24:14 INFO  : 'ps7_init' command is executed.
18:24:14 INFO  : 'ps7_post_config' command is executed.
18:24:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:24:14 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:24:14 INFO  : 'configparams force-mem-access 0' command is executed.
18:24:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

18:24:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:24:14 INFO  : 'con' command is executed.
18:24:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:24:14 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default_37.tcl'
18:31:19 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
18:31:35 INFO  : Disconnected from the channel tcfchan#57.
18:31:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:31:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:31:36 ERROR : port closed
18:31:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:31:36 ERROR : port closed
18:31:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:31:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:31:44 INFO  : 'jtag frequency' command is executed.
18:31:44 INFO  : Context for 'APU' is selected.
18:31:44 INFO  : System reset is completed.
18:31:47 INFO  : 'after 3000' command is executed.
18:31:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:31:50 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
18:31:50 INFO  : Context for 'APU' is selected.
18:31:50 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
18:31:50 INFO  : 'configparams force-mem-access 1' command is executed.
18:31:50 INFO  : Context for 'APU' is selected.
18:31:50 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
18:31:50 INFO  : 'ps7_init' command is executed.
18:31:50 INFO  : 'ps7_post_config' command is executed.
18:31:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:31:50 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:31:50 INFO  : 'configparams force-mem-access 0' command is executed.
18:31:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

18:31:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:31:50 INFO  : 'con' command is executed.
18:31:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:31:50 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default_39.tcl'
18:32:19 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
18:32:36 INFO  : Disconnected from the channel tcfchan#59.
18:32:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:32:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:32:39 INFO  : 'jtag frequency' command is executed.
18:32:39 INFO  : Context for 'APU' is selected.
18:32:39 INFO  : System reset is completed.
18:32:42 INFO  : 'after 3000' command is executed.
18:32:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:32:44 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
18:32:44 INFO  : Context for 'APU' is selected.
18:32:44 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
18:32:44 INFO  : 'configparams force-mem-access 1' command is executed.
18:32:44 INFO  : Context for 'APU' is selected.
18:32:44 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
18:32:44 INFO  : 'ps7_init' command is executed.
18:32:44 INFO  : 'ps7_post_config' command is executed.
18:32:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:45 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:32:45 INFO  : 'configparams force-mem-access 0' command is executed.
18:32:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

18:32:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:45 INFO  : 'con' command is executed.
18:32:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:32:45 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default_4.tcl'
18:34:31 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
18:34:45 INFO  : Disconnected from the channel tcfchan#61.
18:34:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:34:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:34:46 ERROR : port closed
18:34:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:34:46 ERROR : port closed
18:34:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:34:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:34:52 INFO  : 'jtag frequency' command is executed.
18:34:52 INFO  : Context for 'APU' is selected.
18:34:52 INFO  : System reset is completed.
18:34:55 INFO  : 'after 3000' command is executed.
18:34:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:34:57 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
18:34:57 INFO  : Context for 'APU' is selected.
18:34:57 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
18:34:57 INFO  : 'configparams force-mem-access 1' command is executed.
18:34:57 INFO  : Context for 'APU' is selected.
18:34:57 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
18:34:57 INFO  : 'ps7_init' command is executed.
18:34:57 INFO  : 'ps7_post_config' command is executed.
18:34:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:34:58 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:34:58 INFO  : 'configparams force-mem-access 0' command is executed.
18:34:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

18:34:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:34:58 INFO  : 'con' command is executed.
18:34:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:34:58 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default_38.tcl'
18:35:56 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
18:36:07 INFO  : Disconnected from the channel tcfchan#63.
18:36:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:36:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:36:10 INFO  : 'jtag frequency' command is executed.
18:36:10 INFO  : Context for 'APU' is selected.
18:36:10 INFO  : System reset is completed.
18:36:13 INFO  : 'after 3000' command is executed.
18:36:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:36:16 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
18:36:16 INFO  : Context for 'APU' is selected.
18:36:16 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
18:36:16 INFO  : 'configparams force-mem-access 1' command is executed.
18:36:16 INFO  : Context for 'APU' is selected.
18:36:16 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
18:36:16 INFO  : 'ps7_init' command is executed.
18:36:16 INFO  : 'ps7_post_config' command is executed.
18:36:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:36:16 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:36:16 INFO  : 'configparams force-mem-access 0' command is executed.
18:36:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

18:36:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:36:16 INFO  : 'con' command is executed.
18:36:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:36:16 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default_4.tcl'
18:38:56 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
18:39:09 INFO  : Disconnected from the channel tcfchan#65.
18:39:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:39:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:39:10 ERROR : port closed
18:39:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:39:10 ERROR : port closed
18:39:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:39:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:39:18 INFO  : 'jtag frequency' command is executed.
18:39:18 INFO  : Context for 'APU' is selected.
18:39:18 INFO  : System reset is completed.
18:39:21 INFO  : 'after 3000' command is executed.
18:39:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:39:23 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
18:39:23 INFO  : Context for 'APU' is selected.
18:39:23 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
18:39:23 INFO  : 'configparams force-mem-access 1' command is executed.
18:39:23 INFO  : Context for 'APU' is selected.
18:39:23 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
18:39:24 INFO  : 'ps7_init' command is executed.
18:39:24 INFO  : 'ps7_post_config' command is executed.
18:39:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:39:24 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:39:24 INFO  : 'configparams force-mem-access 0' command is executed.
18:39:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

18:39:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:39:24 INFO  : 'con' command is executed.
18:39:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:39:24 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default_38.tcl'
18:40:19 INFO  : Disconnected from the channel tcfchan#67.
18:40:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:40:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:40:20 ERROR : port closed
18:40:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:40:20 ERROR : port closed
18:40:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:40:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:40:26 INFO  : 'jtag frequency' command is executed.
18:40:26 INFO  : Context for 'APU' is selected.
18:40:26 INFO  : System reset is completed.
18:40:29 INFO  : 'after 3000' command is executed.
18:40:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:40:32 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
18:40:32 INFO  : Context for 'APU' is selected.
18:40:32 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
18:40:32 INFO  : 'configparams force-mem-access 1' command is executed.
18:40:32 INFO  : Context for 'APU' is selected.
18:40:32 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
18:40:32 INFO  : 'ps7_init' command is executed.
18:40:32 INFO  : 'ps7_post_config' command is executed.
18:40:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:40:32 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:40:32 INFO  : 'configparams force-mem-access 0' command is executed.
18:40:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

18:40:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:40:32 INFO  : 'con' command is executed.
18:40:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:40:32 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default_38.tcl'
18:41:12 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
18:41:23 INFO  : Disconnected from the channel tcfchan#68.
18:41:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:41:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:41:33 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:41:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:41:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:41:45 INFO  : 'jtag frequency' command is executed.
18:41:45 INFO  : Context for 'APU' is selected.
18:41:45 INFO  : System reset is completed.
18:41:48 INFO  : 'after 3000' command is executed.
18:41:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:41:50 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
18:41:50 INFO  : Context for 'APU' is selected.
18:41:50 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
18:41:50 INFO  : 'configparams force-mem-access 1' command is executed.
18:41:50 INFO  : Context for 'APU' is selected.
18:41:50 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
18:41:50 INFO  : 'ps7_init' command is executed.
18:41:50 INFO  : 'ps7_post_config' command is executed.
18:41:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:41:50 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:41:50 INFO  : 'configparams force-mem-access 0' command is executed.
18:41:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

18:41:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:41:51 INFO  : 'con' command is executed.
18:41:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:41:51 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default_39.tcl'
17:49:46 DEBUG : Logs will be stored at '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/IDE.log'.
17:49:47 INFO  : Launching XSCT server: xsct -n  -interactive /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/temp_xsdb_launch_script.tcl
17:49:49 INFO  : XSCT server has started successfully.
17:49:49 INFO  : plnx-install-location is set to ''
17:49:49 INFO  : Successfully done setting XSCT server connection channel  
17:49:49 INFO  : Successfully done setting workspace for the tool. 
17:49:50 INFO  : Registering command handlers for Vitis TCF services
17:49:51 INFO  : Successfully done query RDI_DATADIR 
17:49:51 INFO  : Platform repository initialization has completed.
18:05:38 INFO  : Result from executing command 'getProjects': ecc_project_wrapper
18:05:38 INFO  : Result from executing command 'getPlatforms': ecc_project_wrapper|/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/ecc_project_wrapper.xpfm;xilinx_zcu102_base_202310_1|/home/gustdewit/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/home/gustdewit/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/home/gustdewit/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
18:05:41 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
18:06:07 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
18:06:55 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
18:07:05 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
18:08:30 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
18:09:03 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
18:35:18 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
18:37:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:37:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:37:05 INFO  : 'jtag frequency' command is executed.
18:37:05 INFO  : Context for 'APU' is selected.
18:37:05 INFO  : System reset is completed.
18:37:08 INFO  : 'after 3000' command is executed.
18:37:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:37:11 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
18:37:11 INFO  : Context for 'APU' is selected.
18:37:11 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
18:37:11 INFO  : 'configparams force-mem-access 1' command is executed.
18:37:11 INFO  : Context for 'APU' is selected.
18:37:11 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
18:37:11 INFO  : 'ps7_init' command is executed.
18:37:11 INFO  : 'ps7_post_config' command is executed.
18:37:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:37:11 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:37:11 INFO  : 'configparams force-mem-access 0' command is executed.
18:37:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

18:37:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:37:12 INFO  : 'con' command is executed.
18:37:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:37:12 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default_36.tcl'
18:37:39 INFO  : Disconnected from the channel tcfchan#4.
18:37:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:37:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:37:49 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:37:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:37:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:37:50 INFO  : 'jtag frequency' command is executed.
18:37:50 INFO  : Context for 'APU' is selected.
18:37:51 INFO  : System reset is completed.
18:37:54 INFO  : 'after 3000' command is executed.
18:37:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:37:56 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
18:37:56 INFO  : Context for 'APU' is selected.
18:37:56 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
18:37:56 INFO  : 'configparams force-mem-access 1' command is executed.
18:37:56 INFO  : Context for 'APU' is selected.
18:37:56 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
18:37:56 INFO  : 'ps7_init' command is executed.
18:37:56 INFO  : 'ps7_post_config' command is executed.
18:37:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:37:56 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:37:56 INFO  : 'configparams force-mem-access 0' command is executed.
18:37:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

18:37:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:37:57 INFO  : 'con' command is executed.
18:37:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:37:57 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default_37.tcl'
18:37:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:37:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:37:57 INFO  : 'jtag frequency' command is executed.
18:37:57 INFO  : Context for 'APU' is selected.
18:37:57 INFO  : System reset is completed.
18:38:00 INFO  : 'after 3000' command is executed.
18:38:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:38:03 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
18:38:03 INFO  : Context for 'APU' is selected.
18:38:03 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
18:38:03 INFO  : 'configparams force-mem-access 1' command is executed.
18:38:03 INFO  : Context for 'APU' is selected.
18:38:03 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
18:38:03 INFO  : 'ps7_init' command is executed.
18:38:03 INFO  : 'ps7_post_config' command is executed.
18:38:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:38:03 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:38:03 INFO  : 'configparams force-mem-access 0' command is executed.
18:38:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

18:38:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:38:03 INFO  : 'con' command is executed.
18:38:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:38:03 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default_37.tcl'
13:54:45 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
14:03:31 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
14:03:46 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
14:06:21 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
14:06:52 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
14:08:21 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
14:10:13 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
14:11:30 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
14:13:13 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
14:13:17 INFO  : Result from executing command 'removePlatformRepo': 
14:13:27 INFO  : Result from executing command 'getProjects': ecc_project_wrapper
14:13:27 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|/home/gustdewit/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/home/gustdewit/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/home/gustdewit/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
14:13:30 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
14:15:02 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
14:26:12 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
14:26:52 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
14:28:51 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
14:37:16 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
14:38:45 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
14:40:27 INFO  : Disconnected from the channel tcfchan#5.
14:40:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:40:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:40:28 INFO  : 'jtag frequency' command is executed.
14:40:28 INFO  : Context for 'APU' is selected.
14:40:28 INFO  : System reset is completed.
14:40:31 INFO  : 'after 3000' command is executed.
14:40:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:40:33 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
14:40:33 INFO  : Context for 'APU' is selected.
14:40:33 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
14:40:33 INFO  : 'configparams force-mem-access 1' command is executed.
14:40:34 INFO  : Context for 'APU' is selected.
14:40:34 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
14:40:34 INFO  : 'ps7_init' command is executed.
14:40:34 INFO  : 'ps7_post_config' command is executed.
14:40:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:40:34 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:40:34 INFO  : 'configparams force-mem-access 0' command is executed.
14:40:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

14:40:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:40:34 INFO  : 'con' command is executed.
14:40:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:40:34 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default_36.tcl'
14:40:46 INFO  : Disconnected from the channel tcfchan#10.
14:40:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:40:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:40:47 INFO  : 'jtag frequency' command is executed.
14:40:47 INFO  : Context for 'APU' is selected.
14:40:47 INFO  : System reset is completed.
14:40:50 INFO  : 'after 3000' command is executed.
14:40:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:40:52 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
14:40:52 INFO  : Context for 'APU' is selected.
14:40:52 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
14:40:52 INFO  : 'configparams force-mem-access 1' command is executed.
14:40:52 INFO  : Context for 'APU' is selected.
14:40:52 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
14:40:52 INFO  : 'ps7_init' command is executed.
14:40:53 INFO  : 'ps7_post_config' command is executed.
14:40:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:40:53 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:40:53 INFO  : 'configparams force-mem-access 0' command is executed.
14:40:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

14:40:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:40:53 INFO  : 'con' command is executed.
14:40:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:40:53 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default_36.tcl'
14:44:43 INFO  : Disconnected from the channel tcfchan#11.
14:44:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:44:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:44:44 INFO  : 'jtag frequency' command is executed.
14:44:44 INFO  : Context for 'APU' is selected.
14:44:44 INFO  : System reset is completed.
14:44:47 INFO  : 'after 3000' command is executed.
14:44:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:44:49 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
14:44:49 INFO  : Context for 'APU' is selected.
14:44:49 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
14:44:49 INFO  : 'configparams force-mem-access 1' command is executed.
14:44:49 INFO  : Context for 'APU' is selected.
14:44:49 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
14:44:50 INFO  : 'ps7_init' command is executed.
14:44:50 INFO  : 'ps7_post_config' command is executed.
14:44:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:50 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:44:50 INFO  : 'configparams force-mem-access 0' command is executed.
14:44:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

14:44:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:50 INFO  : 'con' command is executed.
14:44:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:44:50 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default_4.tcl'
14:50:50 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
14:50:56 INFO  : Disconnected from the channel tcfchan#12.
14:50:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:50:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:50:57 INFO  : 'jtag frequency' command is executed.
14:50:57 INFO  : Context for 'APU' is selected.
14:50:57 INFO  : System reset is completed.
14:51:00 INFO  : 'after 3000' command is executed.
14:51:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:51:03 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
14:51:03 INFO  : Context for 'APU' is selected.
14:51:03 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
14:51:03 INFO  : 'configparams force-mem-access 1' command is executed.
14:51:03 INFO  : Context for 'APU' is selected.
14:51:03 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
14:51:03 INFO  : 'ps7_init' command is executed.
14:51:03 INFO  : 'ps7_post_config' command is executed.
14:51:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:51:03 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:51:03 INFO  : 'configparams force-mem-access 0' command is executed.
14:51:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

14:51:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:51:04 INFO  : 'con' command is executed.
14:51:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:51:04 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default_38.tcl'
14:53:36 INFO  : Disconnected from the channel tcfchan#13.
14:53:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:53:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:53:37 INFO  : 'jtag frequency' command is executed.
14:53:37 INFO  : Context for 'APU' is selected.
14:53:37 INFO  : System reset is completed.
14:53:40 INFO  : 'after 3000' command is executed.
14:53:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:53:42 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
14:53:42 INFO  : Context for 'APU' is selected.
14:53:42 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
14:53:42 INFO  : 'configparams force-mem-access 1' command is executed.
14:53:42 INFO  : Context for 'APU' is selected.
14:53:42 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
14:53:42 INFO  : 'ps7_init' command is executed.
14:53:42 INFO  : 'ps7_post_config' command is executed.
14:53:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:43 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:53:43 INFO  : 'configparams force-mem-access 0' command is executed.
14:53:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

14:53:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:43 INFO  : 'con' command is executed.
14:53:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:53:43 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default_30.tcl'
14:54:48 INFO  : Disconnected from the channel tcfchan#14.
14:54:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:54:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:54:49 INFO  : 'jtag frequency' command is executed.
14:54:49 INFO  : Context for 'APU' is selected.
14:54:49 INFO  : System reset is completed.
14:54:52 INFO  : 'after 3000' command is executed.
14:54:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:54:54 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
14:54:54 INFO  : Context for 'APU' is selected.
14:54:54 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
14:54:54 INFO  : 'configparams force-mem-access 1' command is executed.
14:54:54 INFO  : Context for 'APU' is selected.
14:54:54 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
14:54:55 INFO  : 'ps7_init' command is executed.
14:54:55 INFO  : 'ps7_post_config' command is executed.
14:54:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:55 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:54:55 INFO  : 'configparams force-mem-access 0' command is executed.
14:54:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

14:54:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:55 INFO  : 'con' command is executed.
14:54:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:54:55 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default.tcl'
14:55:19 INFO  : Disconnected from the channel tcfchan#15.
14:55:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:55:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:55:21 INFO  : 'jtag frequency' command is executed.
14:55:21 INFO  : Context for 'APU' is selected.
14:55:21 INFO  : System reset is completed.
14:55:24 INFO  : 'after 3000' command is executed.
14:55:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:55:26 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
14:55:26 INFO  : Context for 'APU' is selected.
14:55:26 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
14:55:26 INFO  : 'configparams force-mem-access 1' command is executed.
14:55:26 INFO  : Context for 'APU' is selected.
14:55:26 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
14:55:26 INFO  : 'ps7_init' command is executed.
14:55:26 INFO  : 'ps7_post_config' command is executed.
14:55:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:55:26 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:55:27 INFO  : 'configparams force-mem-access 0' command is executed.
14:55:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

14:55:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:55:27 INFO  : 'con' command is executed.
14:55:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:55:27 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default.tcl'
14:57:29 INFO  : Disconnected from the channel tcfchan#16.
14:57:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:57:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:57:30 INFO  : 'jtag frequency' command is executed.
14:57:30 INFO  : Context for 'APU' is selected.
14:57:30 INFO  : System reset is completed.
14:57:33 INFO  : 'after 3000' command is executed.
14:57:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:57:36 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
14:57:36 INFO  : Context for 'APU' is selected.
14:57:36 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
14:57:36 INFO  : 'configparams force-mem-access 1' command is executed.
14:57:36 INFO  : Context for 'APU' is selected.
14:57:36 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
14:57:36 INFO  : 'ps7_init' command is executed.
14:57:36 INFO  : 'ps7_post_config' command is executed.
14:57:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:36 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:57:36 INFO  : 'configparams force-mem-access 0' command is executed.
14:57:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

14:57:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:37 INFO  : 'con' command is executed.
14:57:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:57:37 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default_38.tcl'
15:29:23 INFO  : Disconnected from the channel tcfchan#17.
15:29:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:29:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:29:24 INFO  : 'jtag frequency' command is executed.
15:29:24 INFO  : Context for 'APU' is selected.
15:29:24 INFO  : System reset is completed.
15:29:27 INFO  : 'after 3000' command is executed.
15:29:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:29:30 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
15:29:30 INFO  : Context for 'APU' is selected.
15:29:30 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
15:29:30 INFO  : 'configparams force-mem-access 1' command is executed.
15:29:30 INFO  : Context for 'APU' is selected.
15:29:30 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
15:29:30 INFO  : 'ps7_init' command is executed.
15:29:30 INFO  : 'ps7_post_config' command is executed.
15:29:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:30 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:29:30 INFO  : 'configparams force-mem-access 0' command is executed.
15:29:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

15:29:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:30 INFO  : 'con' command is executed.
15:29:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:29:30 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default_36.tcl'
15:33:44 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
15:33:50 INFO  : Disconnected from the channel tcfchan#18.
15:33:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:33:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:33:51 INFO  : 'jtag frequency' command is executed.
15:33:51 INFO  : Context for 'APU' is selected.
15:33:51 INFO  : System reset is completed.
15:33:54 INFO  : 'after 3000' command is executed.
15:33:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:33:57 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
15:33:57 INFO  : Context for 'APU' is selected.
15:33:57 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
15:33:57 INFO  : 'configparams force-mem-access 1' command is executed.
15:33:57 INFO  : Context for 'APU' is selected.
15:33:57 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
15:33:57 INFO  : 'ps7_init' command is executed.
15:33:57 INFO  : 'ps7_post_config' command is executed.
15:33:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:33:57 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:33:57 INFO  : 'configparams force-mem-access 0' command is executed.
15:33:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

15:33:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:33:57 INFO  : 'con' command is executed.
15:33:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:33:57 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default_35.tcl'
15:36:52 INFO  : Disconnected from the channel tcfchan#19.
15:36:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:36:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:36:54 INFO  : 'jtag frequency' command is executed.
15:36:54 INFO  : Context for 'APU' is selected.
15:36:54 INFO  : System reset is completed.
15:36:57 INFO  : 'after 3000' command is executed.
15:36:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:36:59 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
15:36:59 INFO  : Context for 'APU' is selected.
15:36:59 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
15:36:59 INFO  : 'configparams force-mem-access 1' command is executed.
15:36:59 INFO  : Context for 'APU' is selected.
15:36:59 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
15:36:59 INFO  : 'ps7_init' command is executed.
15:36:59 INFO  : 'ps7_post_config' command is executed.
15:36:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:37:00 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:37:00 INFO  : 'configparams force-mem-access 0' command is executed.
15:37:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

15:37:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:37:00 INFO  : 'con' command is executed.
15:37:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:37:00 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default_38.tcl'
15:39:02 INFO  : Disconnected from the channel tcfchan#20.
15:39:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:39:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:39:04 INFO  : 'jtag frequency' command is executed.
15:39:04 INFO  : Context for 'APU' is selected.
15:39:04 INFO  : System reset is completed.
15:39:07 INFO  : 'after 3000' command is executed.
15:39:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:39:09 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
15:39:09 INFO  : Context for 'APU' is selected.
15:39:09 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
15:39:09 INFO  : 'configparams force-mem-access 1' command is executed.
15:39:09 INFO  : Context for 'APU' is selected.
15:39:09 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
15:39:09 INFO  : 'ps7_init' command is executed.
15:39:09 INFO  : 'ps7_post_config' command is executed.
15:39:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:39:10 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:39:10 INFO  : 'configparams force-mem-access 0' command is executed.
15:39:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

15:39:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:39:10 INFO  : 'con' command is executed.
15:39:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:39:10 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default_38.tcl'
15:41:29 INFO  : Disconnected from the channel tcfchan#21.
15:41:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:41:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:41:30 INFO  : 'jtag frequency' command is executed.
15:41:30 INFO  : Context for 'APU' is selected.
15:41:30 INFO  : System reset is completed.
15:41:33 INFO  : 'after 3000' command is executed.
15:41:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:41:36 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
15:41:36 INFO  : Context for 'APU' is selected.
15:41:36 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
15:41:36 INFO  : 'configparams force-mem-access 1' command is executed.
15:41:36 INFO  : Context for 'APU' is selected.
15:41:36 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
15:41:36 INFO  : 'ps7_init' command is executed.
15:41:36 INFO  : 'ps7_post_config' command is executed.
15:41:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:41:36 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:41:36 INFO  : 'configparams force-mem-access 0' command is executed.
15:41:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

15:41:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:41:36 INFO  : 'con' command is executed.
15:41:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:41:36 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default_38.tcl'
15:59:18 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
15:59:27 INFO  : Disconnected from the channel tcfchan#22.
15:59:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:59:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:59:28 INFO  : 'jtag frequency' command is executed.
15:59:28 INFO  : Context for 'APU' is selected.
15:59:28 INFO  : System reset is completed.
15:59:31 INFO  : 'after 3000' command is executed.
15:59:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:59:33 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
15:59:33 INFO  : Context for 'APU' is selected.
15:59:33 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
15:59:33 INFO  : 'configparams force-mem-access 1' command is executed.
15:59:33 INFO  : Context for 'APU' is selected.
15:59:33 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
15:59:34 INFO  : 'ps7_init' command is executed.
15:59:34 INFO  : 'ps7_post_config' command is executed.
15:59:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:59:34 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:59:34 INFO  : 'configparams force-mem-access 0' command is executed.
15:59:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

15:59:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:59:34 INFO  : 'con' command is executed.
15:59:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:59:34 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default_38.tcl'
16:06:57 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
16:07:06 INFO  : Disconnected from the channel tcfchan#24.
16:07:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:07:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:07:07 INFO  : 'jtag frequency' command is executed.
16:07:07 INFO  : Context for 'APU' is selected.
16:07:07 INFO  : System reset is completed.
16:07:10 INFO  : 'after 3000' command is executed.
16:07:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:07:13 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
16:07:13 INFO  : Context for 'APU' is selected.
16:07:13 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
16:07:13 INFO  : 'configparams force-mem-access 1' command is executed.
16:07:13 INFO  : Context for 'APU' is selected.
16:07:13 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
16:07:13 INFO  : 'ps7_init' command is executed.
16:07:13 INFO  : 'ps7_post_config' command is executed.
16:07:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:13 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:07:13 INFO  : 'configparams force-mem-access 0' command is executed.
16:07:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

16:07:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:13 INFO  : 'con' command is executed.
16:07:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:07:13 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default_39.tcl'
16:12:34 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
16:12:43 INFO  : Disconnected from the channel tcfchan#26.
16:12:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:12:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:12:44 INFO  : 'jtag frequency' command is executed.
16:12:44 INFO  : Context for 'APU' is selected.
16:12:44 INFO  : System reset is completed.
16:12:47 INFO  : 'after 3000' command is executed.
16:12:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:12:49 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
16:12:49 INFO  : Context for 'APU' is selected.
16:12:49 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
16:12:49 INFO  : 'configparams force-mem-access 1' command is executed.
16:12:49 INFO  : Context for 'APU' is selected.
16:12:49 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
16:12:50 INFO  : 'ps7_init' command is executed.
16:12:50 INFO  : 'ps7_post_config' command is executed.
16:12:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:12:50 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:12:50 INFO  : 'configparams force-mem-access 0' command is executed.
16:12:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

16:12:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:12:50 INFO  : 'con' command is executed.
16:12:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:12:50 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default_39.tcl'
16:20:41 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
16:20:50 INFO  : Disconnected from the channel tcfchan#28.
16:20:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:20:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:20:51 INFO  : 'jtag frequency' command is executed.
16:20:51 INFO  : Context for 'APU' is selected.
16:20:51 INFO  : System reset is completed.
16:20:54 INFO  : 'after 3000' command is executed.
16:20:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:20:56 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
16:20:56 INFO  : Context for 'APU' is selected.
16:20:56 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
16:20:56 INFO  : 'configparams force-mem-access 1' command is executed.
16:20:56 INFO  : Context for 'APU' is selected.
16:20:56 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
16:20:56 INFO  : 'ps7_init' command is executed.
16:20:56 INFO  : 'ps7_post_config' command is executed.
16:20:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:57 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:20:57 INFO  : 'configparams force-mem-access 0' command is executed.
16:20:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

16:20:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:57 INFO  : 'con' command is executed.
16:20:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:20:57 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default_39.tcl'
16:25:11 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
16:25:21 INFO  : Disconnected from the channel tcfchan#30.
16:25:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:25:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:25:22 INFO  : 'jtag frequency' command is executed.
16:25:22 INFO  : Context for 'APU' is selected.
16:25:22 INFO  : System reset is completed.
16:25:25 INFO  : 'after 3000' command is executed.
16:25:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:25:28 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
16:25:28 INFO  : Context for 'APU' is selected.
16:25:28 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
16:25:28 INFO  : 'configparams force-mem-access 1' command is executed.
16:25:28 INFO  : Context for 'APU' is selected.
16:25:28 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
16:25:28 INFO  : 'ps7_init' command is executed.
16:25:28 INFO  : 'ps7_post_config' command is executed.
16:25:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:28 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:25:28 INFO  : 'configparams force-mem-access 0' command is executed.
16:25:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

16:25:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:28 INFO  : 'con' command is executed.
16:25:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:25:28 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default_39.tcl'
16:29:57 INFO  : Disconnected from the channel tcfchan#32.
16:29:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:29:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:29:58 INFO  : 'jtag frequency' command is executed.
16:29:58 INFO  : Context for 'APU' is selected.
16:29:58 INFO  : System reset is completed.
16:30:01 INFO  : 'after 3000' command is executed.
16:30:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:30:04 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
16:30:04 INFO  : Context for 'APU' is selected.
16:30:04 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
16:30:04 INFO  : 'configparams force-mem-access 1' command is executed.
16:30:04 INFO  : Context for 'APU' is selected.
16:30:04 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
16:30:04 INFO  : 'ps7_init' command is executed.
16:30:04 INFO  : 'ps7_post_config' command is executed.
16:30:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:04 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:30:04 INFO  : 'configparams force-mem-access 0' command is executed.
16:30:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

16:30:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:04 INFO  : 'con' command is executed.
16:30:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:30:04 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default_39.tcl'
16:34:26 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
16:34:38 INFO  : Disconnected from the channel tcfchan#33.
16:34:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:34:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:34:39 INFO  : 'jtag frequency' command is executed.
16:34:39 INFO  : Context for 'APU' is selected.
16:34:39 INFO  : System reset is completed.
16:34:42 INFO  : 'after 3000' command is executed.
16:34:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:34:45 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
16:34:45 INFO  : Context for 'APU' is selected.
16:34:45 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
16:34:45 INFO  : 'configparams force-mem-access 1' command is executed.
16:34:45 INFO  : Context for 'APU' is selected.
16:34:45 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
16:34:45 INFO  : 'ps7_init' command is executed.
16:34:45 INFO  : 'ps7_post_config' command is executed.
16:34:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:45 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:34:45 INFO  : 'configparams force-mem-access 0' command is executed.
16:34:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

16:34:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:45 INFO  : 'con' command is executed.
16:34:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:34:45 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default_39.tcl'
16:40:59 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
16:41:07 INFO  : Disconnected from the channel tcfchan#35.
16:41:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:41:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:41:08 INFO  : 'jtag frequency' command is executed.
16:41:08 INFO  : Context for 'APU' is selected.
16:41:08 INFO  : System reset is completed.
16:41:11 INFO  : 'after 3000' command is executed.
16:41:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:41:13 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
16:41:13 INFO  : Context for 'APU' is selected.
16:41:13 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
16:41:13 INFO  : 'configparams force-mem-access 1' command is executed.
16:41:13 INFO  : Context for 'APU' is selected.
16:41:13 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
16:41:14 INFO  : 'ps7_init' command is executed.
16:41:14 INFO  : 'ps7_post_config' command is executed.
16:41:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:14 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:41:14 INFO  : 'configparams force-mem-access 0' command is executed.
16:41:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

16:41:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:14 INFO  : 'con' command is executed.
16:41:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:41:14 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default_39.tcl'
16:42:12 INFO  : Disconnected from the channel tcfchan#37.
16:42:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:42:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:42:13 INFO  : 'jtag frequency' command is executed.
16:42:13 INFO  : Context for 'APU' is selected.
16:42:13 INFO  : System reset is completed.
16:42:16 INFO  : 'after 3000' command is executed.
16:42:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:42:18 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
16:42:18 INFO  : Context for 'APU' is selected.
16:42:18 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
16:42:18 INFO  : 'configparams force-mem-access 1' command is executed.
16:42:18 INFO  : Context for 'APU' is selected.
16:42:18 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
16:42:19 INFO  : 'ps7_init' command is executed.
16:42:19 INFO  : 'ps7_post_config' command is executed.
16:42:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:19 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:42:19 INFO  : 'configparams force-mem-access 0' command is executed.
16:42:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

16:42:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:19 INFO  : 'con' command is executed.
16:42:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:42:19 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default_39.tcl'
16:44:12 INFO  : Disconnected from the channel tcfchan#38.
16:44:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:44:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:44:13 INFO  : 'jtag frequency' command is executed.
16:44:13 INFO  : Context for 'APU' is selected.
16:44:13 INFO  : System reset is completed.
16:44:16 INFO  : 'after 3000' command is executed.
16:44:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:44:18 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
16:44:18 INFO  : Context for 'APU' is selected.
16:44:18 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
16:44:18 INFO  : 'configparams force-mem-access 1' command is executed.
16:44:18 INFO  : Context for 'APU' is selected.
16:44:18 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
16:44:19 INFO  : 'ps7_init' command is executed.
16:44:19 INFO  : 'ps7_post_config' command is executed.
16:44:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:44:19 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:44:19 INFO  : 'configparams force-mem-access 0' command is executed.
16:44:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

16:44:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:44:19 INFO  : 'con' command is executed.
16:44:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:44:19 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default_39.tcl'
16:55:01 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
16:55:09 INFO  : Disconnected from the channel tcfchan#39.
16:55:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:55:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:55:10 INFO  : 'jtag frequency' command is executed.
16:55:10 INFO  : Context for 'APU' is selected.
16:55:10 INFO  : System reset is completed.
16:55:13 INFO  : 'after 3000' command is executed.
16:55:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:55:15 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
16:55:15 INFO  : Context for 'APU' is selected.
16:55:15 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
16:55:15 INFO  : 'configparams force-mem-access 1' command is executed.
16:55:15 INFO  : Context for 'APU' is selected.
16:55:15 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
16:55:16 INFO  : 'ps7_init' command is executed.
16:55:16 INFO  : 'ps7_post_config' command is executed.
16:55:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:16 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:55:16 INFO  : 'configparams force-mem-access 0' command is executed.
16:55:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

16:55:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:16 INFO  : 'con' command is executed.
16:55:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:55:16 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default_39.tcl'
16:59:21 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
16:59:29 INFO  : Disconnected from the channel tcfchan#41.
16:59:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:59:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:59:30 INFO  : 'jtag frequency' command is executed.
16:59:30 INFO  : Context for 'APU' is selected.
16:59:30 INFO  : System reset is completed.
16:59:33 INFO  : 'after 3000' command is executed.
16:59:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:59:36 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
16:59:36 INFO  : Context for 'APU' is selected.
16:59:36 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
16:59:36 INFO  : 'configparams force-mem-access 1' command is executed.
16:59:36 INFO  : Context for 'APU' is selected.
16:59:36 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
16:59:36 INFO  : 'ps7_init' command is executed.
16:59:36 INFO  : 'ps7_post_config' command is executed.
16:59:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:59:36 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:59:36 INFO  : 'configparams force-mem-access 0' command is executed.
16:59:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

16:59:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:59:36 INFO  : 'con' command is executed.
16:59:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:59:36 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default_39.tcl'
17:07:03 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
17:07:11 INFO  : Disconnected from the channel tcfchan#43.
17:07:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:07:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:07:12 INFO  : 'jtag frequency' command is executed.
17:07:12 INFO  : Context for 'APU' is selected.
17:07:12 INFO  : System reset is completed.
17:07:15 INFO  : 'after 3000' command is executed.
17:07:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:07:18 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
17:07:18 INFO  : Context for 'APU' is selected.
17:07:18 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
17:07:18 INFO  : 'configparams force-mem-access 1' command is executed.
17:07:18 INFO  : Context for 'APU' is selected.
17:07:18 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
17:07:18 INFO  : 'ps7_init' command is executed.
17:07:18 INFO  : 'ps7_post_config' command is executed.
17:07:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:18 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:07:18 INFO  : 'configparams force-mem-access 0' command is executed.
17:07:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

17:07:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:18 INFO  : 'con' command is executed.
17:07:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:07:18 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default_39.tcl'
17:09:00 INFO  : Disconnected from the channel tcfchan#45.
17:09:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:09:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:09:01 INFO  : 'jtag frequency' command is executed.
17:09:01 INFO  : Context for 'APU' is selected.
17:09:01 INFO  : System reset is completed.
17:09:04 INFO  : 'after 3000' command is executed.
17:09:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:09:06 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
17:09:07 INFO  : Context for 'APU' is selected.
17:09:07 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
17:09:07 INFO  : 'configparams force-mem-access 1' command is executed.
17:09:07 INFO  : Context for 'APU' is selected.
17:09:07 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
17:09:07 INFO  : 'ps7_init' command is executed.
17:09:07 INFO  : 'ps7_post_config' command is executed.
17:09:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:07 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:09:07 INFO  : 'configparams force-mem-access 0' command is executed.
17:09:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

17:09:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:07 INFO  : 'con' command is executed.
17:09:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:09:07 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default_39.tcl'
17:14:20 INFO  : Disconnected from the channel tcfchan#46.
17:14:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:14:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:14:21 INFO  : 'jtag frequency' command is executed.
17:14:21 INFO  : Context for 'APU' is selected.
17:14:21 INFO  : System reset is completed.
17:14:24 INFO  : 'after 3000' command is executed.
17:14:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:14:27 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
17:14:27 INFO  : Context for 'APU' is selected.
17:14:27 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
17:14:27 INFO  : 'configparams force-mem-access 1' command is executed.
17:14:27 INFO  : Context for 'APU' is selected.
17:14:27 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
17:14:27 INFO  : 'ps7_init' command is executed.
17:14:27 INFO  : 'ps7_post_config' command is executed.
17:14:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:27 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:14:27 INFO  : 'configparams force-mem-access 0' command is executed.
17:14:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

17:14:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:27 INFO  : 'con' command is executed.
17:14:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:14:27 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default_39.tcl'
17:17:23 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
17:17:34 INFO  : Disconnected from the channel tcfchan#47.
17:17:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:17:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:17:35 INFO  : 'jtag frequency' command is executed.
17:17:35 INFO  : Context for 'APU' is selected.
17:17:35 INFO  : System reset is completed.
17:17:38 INFO  : 'after 3000' command is executed.
17:17:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:17:41 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
17:17:41 INFO  : Context for 'APU' is selected.
17:17:41 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
17:17:41 INFO  : 'configparams force-mem-access 1' command is executed.
17:17:41 INFO  : Context for 'APU' is selected.
17:17:41 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
17:17:41 INFO  : 'ps7_init' command is executed.
17:17:41 INFO  : 'ps7_post_config' command is executed.
17:17:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:41 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:17:41 INFO  : 'configparams force-mem-access 0' command is executed.
17:17:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

17:17:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:42 INFO  : 'con' command is executed.
17:17:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:17:42 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default_39.tcl'
17:20:54 INFO  : Disconnected from the channel tcfchan#49.
17:20:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:20:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:20:55 INFO  : 'jtag frequency' command is executed.
17:20:55 INFO  : Context for 'APU' is selected.
17:20:55 INFO  : System reset is completed.
17:20:58 INFO  : 'after 3000' command is executed.
17:20:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:21:01 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
17:21:01 INFO  : Context for 'APU' is selected.
17:21:01 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
17:21:01 INFO  : 'configparams force-mem-access 1' command is executed.
17:21:01 INFO  : Context for 'APU' is selected.
17:21:01 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
17:21:01 INFO  : 'ps7_init' command is executed.
17:21:01 INFO  : 'ps7_post_config' command is executed.
17:21:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:01 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:21:01 INFO  : 'configparams force-mem-access 0' command is executed.
17:21:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

17:21:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:01 INFO  : 'con' command is executed.
17:21:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:21:01 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default_32.tcl'
17:21:19 INFO  : Disconnected from the channel tcfchan#50.
17:21:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:21:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:21:20 INFO  : 'jtag frequency' command is executed.
17:21:20 INFO  : Context for 'APU' is selected.
17:21:20 INFO  : System reset is completed.
17:21:23 INFO  : 'after 3000' command is executed.
17:21:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:21:26 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
17:21:26 INFO  : Context for 'APU' is selected.
17:21:26 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
17:21:26 INFO  : 'configparams force-mem-access 1' command is executed.
17:21:26 INFO  : Context for 'APU' is selected.
17:21:26 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
17:21:26 INFO  : 'ps7_init' command is executed.
17:21:26 INFO  : 'ps7_post_config' command is executed.
17:21:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:26 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:21:26 INFO  : 'configparams force-mem-access 0' command is executed.
17:21:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

17:21:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:26 INFO  : 'con' command is executed.
17:21:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:21:26 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default_32.tcl'
17:22:39 INFO  : Disconnected from the channel tcfchan#51.
17:22:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:22:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:22:40 INFO  : 'jtag frequency' command is executed.
17:22:40 INFO  : Context for 'APU' is selected.
17:22:40 INFO  : System reset is completed.
17:22:43 INFO  : 'after 3000' command is executed.
17:22:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:22:46 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
17:22:46 INFO  : Context for 'APU' is selected.
17:22:46 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
17:22:46 INFO  : 'configparams force-mem-access 1' command is executed.
17:22:46 INFO  : Context for 'APU' is selected.
17:22:46 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
17:22:46 INFO  : 'ps7_init' command is executed.
17:22:46 INFO  : 'ps7_post_config' command is executed.
17:22:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:46 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:22:46 INFO  : 'configparams force-mem-access 0' command is executed.
17:22:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

17:22:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:46 INFO  : 'con' command is executed.
17:22:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:22:46 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default_32.tcl'
17:24:35 INFO  : Disconnected from the channel tcfchan#52.
17:24:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:24:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:24:36 INFO  : 'jtag frequency' command is executed.
17:24:36 INFO  : Context for 'APU' is selected.
17:24:36 INFO  : System reset is completed.
17:24:39 INFO  : 'after 3000' command is executed.
17:24:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:24:41 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
17:24:41 INFO  : Context for 'APU' is selected.
17:24:41 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
17:24:41 INFO  : 'configparams force-mem-access 1' command is executed.
17:24:41 INFO  : Context for 'APU' is selected.
17:24:41 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
17:24:42 INFO  : 'ps7_init' command is executed.
17:24:42 INFO  : 'ps7_post_config' command is executed.
17:24:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:42 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:24:42 INFO  : 'configparams force-mem-access 0' command is executed.
17:24:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

17:24:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:42 INFO  : 'con' command is executed.
17:24:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:24:42 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default_32.tcl'
17:26:57 INFO  : Disconnected from the channel tcfchan#53.
17:26:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:26:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:26:58 INFO  : 'jtag frequency' command is executed.
17:26:58 INFO  : Context for 'APU' is selected.
17:26:59 INFO  : System reset is completed.
17:27:02 INFO  : 'after 3000' command is executed.
17:27:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:27:04 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
17:27:04 INFO  : Context for 'APU' is selected.
17:27:04 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
17:27:04 INFO  : 'configparams force-mem-access 1' command is executed.
17:27:04 INFO  : Context for 'APU' is selected.
17:27:04 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
17:27:04 INFO  : 'ps7_init' command is executed.
17:27:04 INFO  : 'ps7_post_config' command is executed.
17:27:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:04 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:27:04 INFO  : 'configparams force-mem-access 0' command is executed.
17:27:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

17:27:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:05 INFO  : 'con' command is executed.
17:27:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:27:05 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default_32.tcl'
17:27:32 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
17:27:42 INFO  : Disconnected from the channel tcfchan#54.
17:27:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:27:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:27:44 INFO  : 'jtag frequency' command is executed.
17:27:44 INFO  : Context for 'APU' is selected.
17:27:44 INFO  : System reset is completed.
17:27:47 INFO  : 'after 3000' command is executed.
17:27:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:27:49 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
17:27:49 INFO  : Context for 'APU' is selected.
17:27:49 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
17:27:49 INFO  : 'configparams force-mem-access 1' command is executed.
17:27:49 INFO  : Context for 'APU' is selected.
17:27:49 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
17:27:49 INFO  : 'ps7_init' command is executed.
17:27:49 INFO  : 'ps7_post_config' command is executed.
17:27:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:49 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:27:49 INFO  : 'configparams force-mem-access 0' command is executed.
17:27:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

17:27:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:50 INFO  : 'con' command is executed.
17:27:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:27:50 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default_32.tcl'
17:29:04 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
17:29:16 INFO  : Disconnected from the channel tcfchan#56.
17:29:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:29:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:29:17 INFO  : 'jtag frequency' command is executed.
17:29:17 INFO  : Context for 'APU' is selected.
17:29:17 INFO  : System reset is completed.
17:29:20 INFO  : 'after 3000' command is executed.
17:29:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:29:23 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
17:29:23 INFO  : Context for 'APU' is selected.
17:29:23 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
17:29:23 INFO  : 'configparams force-mem-access 1' command is executed.
17:29:23 INFO  : Context for 'APU' is selected.
17:29:23 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
17:29:23 INFO  : 'ps7_init' command is executed.
17:29:23 INFO  : 'ps7_post_config' command is executed.
17:29:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:29:23 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:29:23 INFO  : 'configparams force-mem-access 0' command is executed.
17:29:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

17:29:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:29:23 INFO  : 'con' command is executed.
17:29:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:29:23 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default_32.tcl'
17:29:51 INFO  : Disconnected from the channel tcfchan#58.
17:29:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:29:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:29:52 INFO  : 'jtag frequency' command is executed.
17:29:52 INFO  : Context for 'APU' is selected.
17:29:52 INFO  : System reset is completed.
17:29:55 INFO  : 'after 3000' command is executed.
17:29:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:29:57 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
17:29:57 INFO  : Context for 'APU' is selected.
17:29:57 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
17:29:57 INFO  : 'configparams force-mem-access 1' command is executed.
17:29:57 INFO  : Context for 'APU' is selected.
17:29:57 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
17:29:58 INFO  : 'ps7_init' command is executed.
17:29:58 INFO  : 'ps7_post_config' command is executed.
17:29:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:29:58 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:29:58 INFO  : 'configparams force-mem-access 0' command is executed.
17:29:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

17:29:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:29:58 INFO  : 'con' command is executed.
17:29:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:29:58 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default_32.tcl'
17:30:47 INFO  : Disconnected from the channel tcfchan#59.
17:30:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:30:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:30:48 INFO  : 'jtag frequency' command is executed.
17:30:48 INFO  : Context for 'APU' is selected.
17:30:48 INFO  : System reset is completed.
17:30:51 INFO  : 'after 3000' command is executed.
17:30:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:30:54 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
17:30:54 INFO  : Context for 'APU' is selected.
17:30:54 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
17:30:54 INFO  : 'configparams force-mem-access 1' command is executed.
17:30:54 INFO  : Context for 'APU' is selected.
17:30:54 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
17:30:54 INFO  : 'ps7_init' command is executed.
17:30:54 INFO  : 'ps7_post_config' command is executed.
17:30:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:54 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:30:54 INFO  : 'configparams force-mem-access 0' command is executed.
17:30:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

17:30:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:54 INFO  : 'con' command is executed.
17:30:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:30:54 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default_32.tcl'
17:52:12 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
17:52:35 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
17:52:44 INFO  : Disconnected from the channel tcfchan#60.
17:52:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:52:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:52:46 INFO  : 'jtag frequency' command is executed.
17:52:46 INFO  : Context for 'APU' is selected.
17:52:46 INFO  : System reset is completed.
17:52:49 INFO  : 'after 3000' command is executed.
17:52:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:52:51 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
17:52:51 INFO  : Context for 'APU' is selected.
17:52:51 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
17:52:51 INFO  : 'configparams force-mem-access 1' command is executed.
17:52:51 INFO  : Context for 'APU' is selected.
17:52:51 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
17:52:51 INFO  : 'ps7_init' command is executed.
17:52:51 INFO  : 'ps7_post_config' command is executed.
17:52:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:52:52 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:52:52 INFO  : 'configparams force-mem-access 0' command is executed.
17:52:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

17:52:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:52:52 INFO  : 'con' command is executed.
17:52:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:52:52 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default_32.tcl'
17:53:02 INFO  : Disconnected from the channel tcfchan#62.
17:53:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:53:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:53:03 INFO  : 'jtag frequency' command is executed.
17:53:03 INFO  : Context for 'APU' is selected.
17:53:03 INFO  : System reset is completed.
17:53:06 INFO  : 'after 3000' command is executed.
17:53:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:53:09 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
17:53:09 INFO  : Context for 'APU' is selected.
17:53:09 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
17:53:09 INFO  : 'configparams force-mem-access 1' command is executed.
17:53:09 INFO  : Context for 'APU' is selected.
17:53:09 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
17:53:09 INFO  : 'ps7_init' command is executed.
17:53:09 INFO  : 'ps7_post_config' command is executed.
17:53:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:53:09 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:53:09 INFO  : 'configparams force-mem-access 0' command is executed.
17:53:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

17:53:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:53:09 INFO  : 'con' command is executed.
17:53:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:53:09 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default_32.tcl'
17:59:40 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
17:59:52 INFO  : Disconnected from the channel tcfchan#63.
17:59:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:59:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:59:53 INFO  : 'jtag frequency' command is executed.
17:59:53 INFO  : Context for 'APU' is selected.
17:59:53 INFO  : System reset is completed.
17:59:56 INFO  : 'after 3000' command is executed.
17:59:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:59:58 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
17:59:58 INFO  : Context for 'APU' is selected.
17:59:58 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
17:59:58 INFO  : 'configparams force-mem-access 1' command is executed.
17:59:58 INFO  : Context for 'APU' is selected.
17:59:58 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
17:59:58 INFO  : 'ps7_init' command is executed.
17:59:58 INFO  : 'ps7_post_config' command is executed.
17:59:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:59:59 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:59:59 INFO  : 'configparams force-mem-access 0' command is executed.
17:59:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

17:59:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:59:59 INFO  : 'con' command is executed.
17:59:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:59:59 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default_32.tcl'
18:00:30 INFO  : Disconnected from the channel tcfchan#65.
18:00:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:00:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:00:31 INFO  : 'jtag frequency' command is executed.
18:00:31 INFO  : Context for 'APU' is selected.
18:00:31 INFO  : System reset is completed.
18:00:34 INFO  : 'after 3000' command is executed.
18:00:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:00:36 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
18:00:36 INFO  : Context for 'APU' is selected.
18:00:36 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
18:00:36 INFO  : 'configparams force-mem-access 1' command is executed.
18:00:36 INFO  : Context for 'APU' is selected.
18:00:36 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
18:00:37 INFO  : 'ps7_init' command is executed.
18:00:37 INFO  : 'ps7_post_config' command is executed.
18:00:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:00:37 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:00:37 INFO  : 'configparams force-mem-access 0' command is executed.
18:00:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

18:00:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:00:37 INFO  : 'con' command is executed.
18:00:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:00:37 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default_32.tcl'
18:05:39 INFO  : Disconnected from the channel tcfchan#66.
18:05:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:05:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:05:40 INFO  : 'jtag frequency' command is executed.
18:05:40 INFO  : Context for 'APU' is selected.
18:05:40 INFO  : System reset is completed.
18:05:43 INFO  : 'after 3000' command is executed.
18:05:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:05:45 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
18:05:45 INFO  : Context for 'APU' is selected.
18:05:45 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
18:05:45 INFO  : 'configparams force-mem-access 1' command is executed.
18:05:45 INFO  : Context for 'APU' is selected.
18:05:45 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
18:05:46 INFO  : 'ps7_init' command is executed.
18:05:46 INFO  : 'ps7_post_config' command is executed.
18:05:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:05:46 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:05:46 INFO  : 'configparams force-mem-access 0' command is executed.
18:05:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

18:05:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:05:46 INFO  : 'con' command is executed.
18:05:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:05:46 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default_32.tcl'
18:06:30 INFO  : Disconnected from the channel tcfchan#67.
18:06:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:06:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:06:31 INFO  : 'jtag frequency' command is executed.
18:06:31 INFO  : Context for 'APU' is selected.
18:06:31 INFO  : System reset is completed.
18:06:34 INFO  : 'after 3000' command is executed.
18:06:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:06:37 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
18:06:37 INFO  : Context for 'APU' is selected.
18:06:37 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
18:06:37 INFO  : 'configparams force-mem-access 1' command is executed.
18:06:37 INFO  : Context for 'APU' is selected.
18:06:37 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
18:06:37 INFO  : 'ps7_init' command is executed.
18:06:37 INFO  : 'ps7_post_config' command is executed.
18:06:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:06:37 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:06:37 INFO  : 'configparams force-mem-access 0' command is executed.
18:06:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

18:06:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:06:37 INFO  : 'con' command is executed.
18:06:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:06:37 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default_32.tcl'
18:09:34 INFO  : Disconnected from the channel tcfchan#68.
18:09:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:09:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:09:35 INFO  : 'jtag frequency' command is executed.
18:09:35 INFO  : Context for 'APU' is selected.
18:09:35 INFO  : System reset is completed.
18:09:38 INFO  : 'after 3000' command is executed.
18:09:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:09:40 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
18:09:41 INFO  : Context for 'APU' is selected.
18:09:41 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
18:09:41 INFO  : 'configparams force-mem-access 1' command is executed.
18:09:41 INFO  : Context for 'APU' is selected.
18:09:41 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
18:09:41 INFO  : 'ps7_init' command is executed.
18:09:41 INFO  : 'ps7_post_config' command is executed.
18:09:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:09:41 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:09:41 INFO  : 'configparams force-mem-access 0' command is executed.
18:09:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

18:09:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:09:41 INFO  : 'con' command is executed.
18:09:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:09:41 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default_32.tcl'
18:10:28 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
18:10:37 INFO  : Disconnected from the channel tcfchan#69.
18:10:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:10:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:10:38 INFO  : 'jtag frequency' command is executed.
18:10:38 INFO  : Context for 'APU' is selected.
18:10:38 INFO  : System reset is completed.
18:10:41 INFO  : 'after 3000' command is executed.
18:10:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:10:44 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
18:10:44 INFO  : Context for 'APU' is selected.
18:10:44 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
18:10:44 INFO  : 'configparams force-mem-access 1' command is executed.
18:10:44 INFO  : Context for 'APU' is selected.
18:10:44 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
18:10:44 INFO  : 'ps7_init' command is executed.
18:10:44 INFO  : 'ps7_post_config' command is executed.
18:10:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:10:44 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:10:44 INFO  : 'configparams force-mem-access 0' command is executed.
18:10:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

18:10:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:10:44 INFO  : 'con' command is executed.
18:10:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:10:44 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default_32.tcl'
18:12:21 INFO  : Disconnected from the channel tcfchan#71.
18:12:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:12:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:12:22 INFO  : 'jtag frequency' command is executed.
18:12:22 INFO  : Context for 'APU' is selected.
18:12:22 INFO  : System reset is completed.
18:12:25 INFO  : 'after 3000' command is executed.
18:12:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:12:27 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
18:12:27 INFO  : Context for 'APU' is selected.
18:12:27 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
18:12:27 INFO  : 'configparams force-mem-access 1' command is executed.
18:12:27 INFO  : Context for 'APU' is selected.
18:12:27 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
18:12:27 INFO  : 'ps7_init' command is executed.
18:12:27 INFO  : 'ps7_post_config' command is executed.
18:12:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:12:28 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:12:28 INFO  : 'configparams force-mem-access 0' command is executed.
18:12:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

18:12:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:12:28 INFO  : 'con' command is executed.
18:12:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:12:28 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default_32.tcl'
18:14:18 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
18:14:26 INFO  : Disconnected from the channel tcfchan#72.
18:14:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:14:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:14:27 INFO  : 'jtag frequency' command is executed.
18:14:27 INFO  : Context for 'APU' is selected.
18:14:28 INFO  : System reset is completed.
18:14:31 INFO  : 'after 3000' command is executed.
18:14:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:14:33 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
18:14:33 INFO  : Context for 'APU' is selected.
18:14:33 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
18:14:33 INFO  : 'configparams force-mem-access 1' command is executed.
18:14:33 INFO  : Context for 'APU' is selected.
18:14:33 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
18:14:33 INFO  : 'ps7_init' command is executed.
18:14:33 INFO  : 'ps7_post_config' command is executed.
18:14:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:14:33 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:14:33 INFO  : 'configparams force-mem-access 0' command is executed.
18:14:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

18:14:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:14:34 INFO  : 'con' command is executed.
18:14:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:14:34 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default_32.tcl'
18:52:28 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
18:52:37 INFO  : Disconnected from the channel tcfchan#74.
18:52:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:52:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:52:38 INFO  : 'jtag frequency' command is executed.
18:52:38 INFO  : Context for 'APU' is selected.
18:52:38 INFO  : System reset is completed.
18:52:41 INFO  : 'after 3000' command is executed.
18:52:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:52:43 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
18:52:43 INFO  : Context for 'APU' is selected.
18:52:43 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
18:52:43 INFO  : 'configparams force-mem-access 1' command is executed.
18:52:43 INFO  : Context for 'APU' is selected.
18:52:43 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
18:52:43 INFO  : 'ps7_init' command is executed.
18:52:43 INFO  : 'ps7_post_config' command is executed.
18:52:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:44 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:52:44 INFO  : 'configparams force-mem-access 0' command is executed.
18:52:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

18:52:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:44 INFO  : 'con' command is executed.
18:52:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:52:44 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default_32.tcl'
18:56:13 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
18:56:25 INFO  : Disconnected from the channel tcfchan#76.
18:56:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:56:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:56:26 INFO  : 'jtag frequency' command is executed.
18:56:26 INFO  : Context for 'APU' is selected.
18:56:26 INFO  : System reset is completed.
18:56:29 INFO  : 'after 3000' command is executed.
18:56:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:56:31 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
18:56:31 INFO  : Context for 'APU' is selected.
18:56:31 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
18:56:31 INFO  : 'configparams force-mem-access 1' command is executed.
18:56:31 INFO  : Context for 'APU' is selected.
18:56:31 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
18:56:32 INFO  : 'ps7_init' command is executed.
18:56:32 INFO  : 'ps7_post_config' command is executed.
18:56:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:56:32 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:56:32 INFO  : 'configparams force-mem-access 0' command is executed.
18:56:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

18:56:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:56:32 INFO  : 'con' command is executed.
18:56:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:56:32 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default_32.tcl'
18:57:36 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
18:57:45 INFO  : Disconnected from the channel tcfchan#78.
18:57:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:57:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:57:46 INFO  : 'jtag frequency' command is executed.
18:57:46 INFO  : Context for 'APU' is selected.
18:57:46 INFO  : System reset is completed.
18:57:49 INFO  : 'after 3000' command is executed.
18:57:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:57:51 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
18:57:51 INFO  : Context for 'APU' is selected.
18:57:51 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
18:57:51 INFO  : 'configparams force-mem-access 1' command is executed.
18:57:51 INFO  : Context for 'APU' is selected.
18:57:51 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
18:57:51 INFO  : 'ps7_init' command is executed.
18:57:51 INFO  : 'ps7_post_config' command is executed.
18:57:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:57:52 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:57:52 INFO  : 'configparams force-mem-access 0' command is executed.
18:57:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

18:57:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:57:52 INFO  : 'con' command is executed.
18:57:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:57:52 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default_32.tcl'
19:00:02 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
19:00:11 INFO  : Disconnected from the channel tcfchan#80.
19:00:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:00:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:00:12 INFO  : 'jtag frequency' command is executed.
19:00:12 INFO  : Context for 'APU' is selected.
19:00:12 INFO  : System reset is completed.
19:00:15 INFO  : 'after 3000' command is executed.
19:00:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:00:18 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
19:00:18 INFO  : Context for 'APU' is selected.
19:00:18 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
19:00:18 INFO  : 'configparams force-mem-access 1' command is executed.
19:00:18 INFO  : Context for 'APU' is selected.
19:00:18 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
19:00:18 INFO  : 'ps7_init' command is executed.
19:00:18 INFO  : 'ps7_post_config' command is executed.
19:00:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:00:18 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:00:18 INFO  : 'configparams force-mem-access 0' command is executed.
19:00:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

19:00:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:00:18 INFO  : 'con' command is executed.
19:00:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:00:18 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default_32.tcl'
19:01:00 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
19:01:10 INFO  : Disconnected from the channel tcfchan#82.
19:01:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:01:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:01:11 INFO  : 'jtag frequency' command is executed.
19:01:11 INFO  : Context for 'APU' is selected.
19:01:11 INFO  : System reset is completed.
19:01:14 INFO  : 'after 3000' command is executed.
19:01:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:01:17 INFO  : Device configured successfully with "/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
19:01:17 INFO  : Context for 'APU' is selected.
19:01:17 INFO  : Hardware design and registers information is loaded from '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
19:01:17 INFO  : 'configparams force-mem-access 1' command is executed.
19:01:17 INFO  : Context for 'APU' is selected.
19:01:17 INFO  : Sourcing of '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
19:01:17 INFO  : 'ps7_init' command is executed.
19:01:17 INFO  : 'ps7_post_config' command is executed.
19:01:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:01:17 INFO  : The application '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:01:17 INFO  : 'configparams force-mem-access 0' command is executed.
19:01:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

19:01:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:01:17 INFO  : 'con' command is executed.
19:01:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:01:17 INFO  : Launch script is exported to file '/home/gustdewit/KULeuven/Digital_Design_Platforms/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default_32.tcl'
