Release 11.4 - par L.68 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

Thu Jul 19 16:37:05 2012

All signals are completely routed.

WARNING:ParHelpers:361 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   infrastructure_inst/dly_clk
   sys_reset


