Almer, O. and Bennett, R. 2009. An end-to-end design flow for automated instruction set extension and complex instruction selection based on GCC. In Proceedings 1st International Workshop on GCC Research Opportunities (GROW’09).
Altera Corporation. 2013. Altera Nios II. Retrieved November 26, 2013 from http://www.altera.com/devices/processor/nios2/ni2-index.html.
Marnix Arnold , Henk Corporaal, Designing domain-specific processors, Proceedings of the ninth international symposium on Hardware/software codesign, p.61-66, April 2001, Copenhagen, Denmark[doi>10.1145/371636.371677]
Nidhi Arora , Kiran Chandramohan , Nagaraju Pothineni , Anshul Kumar, Instruction Selection in ASIP Synthesis Using Functional Matching, Proceedings of the 2010 23rd International Conference on VLSI Design, p.146-151, January 03-07, 2010[doi>10.1109/VLSI.Design.2010.68]
Kubilay Atasu , Wayne Luk , Oskar Mencer , Can Ozturan , Günhan Dundar, FISH: Fast Instruction SyntHesis for Custom Processors, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.20 n.1, p.52-65, January 2012[doi>10.1109/TVLSI.2010.2090543]
Kubilay Atasu , Oskar Mencer , Wayne Luk , Can Ozturan , Gunhan Dundar, Fast custom instruction identification by convex subgraph enumeration, Proceedings of the 2008 International Conference on Application-Specific Systems, Architectures and Processors, p.1-6, July 02-04, 2008[doi>10.1109/ASAP.2008.4580145]
Bradski, G. 2000. The OpenCV Library. Dr. Dobb’s Journal of Software Tools.
Maciej Ciesielski , Priyank Kalla , Serkan Askar, Taylor Expansion Diagrams: A Canonical Representation for Verification of Data Flow Designs, IEEE Transactions on Computers, v.55 n.9, p.1188-1201, September 2006[doi>10.1109/TC.2006.153]
Nathan T. Clark , Hongtao Zhong , Scott A. Mahlke, Automated Custom Instruction Generation for Domain-Specific Processor Acceleration, IEEE Transactions on Computers, v.54 n.10, p.1258-1270, October 2005[doi>10.1109/TC.2005.156]
Jason Cong , Yiping Fan , Guoling Han , Zhiru Zhang, Application-specific instruction generation for configurable processor architectures, Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays, February 22-24, 2004, Monterey, California, USA[doi>10.1145/968280.968307]
Jason Cong , Vivek Sarkar , Glenn Reinman , Alex Bui, Customizable Domain-Specific Computing, IEEE Design & Test, v.28 n.2, p.6-15, March 2011[doi>10.1109/MDT.2010.141]
Dennard, R. H., Gaensslen, F. H., Yu, H., Rideout, V. L., Bassous, E., and LeBlanc, A. R. 1974. Design of ion-implanted MOSFET’s with very small physical dimensions. IEEE Journal of Solid-State Circuits 9, 256--268.
Hadi Esmaeilzadeh , Emily Blem , Renee St. Amant , Karthikeyan Sankaralingam , Doug Burger, Dark silicon and the end of multicore scaling, Proceedings of the 38th annual international symposium on Computer architecture, June 04-08, 2011, San Jose, California, USA[doi>10.1145/2000064.2000108]
Gerald Estrin, Organization of computer systems: the fixed plus variable structure computer, Papers presented at the May 3-5, 1960, western joint IRE-AIEE-ACM computer conference, May 03-05, 1960, San Francisco, California[doi>10.1145/1460361.1460365]
Jason E. Fritts , Frederick W. Steiling , Joseph A. Tucek , Wayne Wolf, MediaBench II video: Expediting the next generation of video systems research, Microprocessors & Microsystems, v.33 n.4, p.301-318, June, 2009[doi>10.1016/j.micpro.2009.02.010]
D. Gomez-Prado , Q. Ren , S. Askar , M. Ciesielski , E. Boutillon, Variable ordering for taylor expansion diagrams, Proceedings of the High-Level Design Validation and Test Workshop, 2004. Ninth IEEE International, p.55-59, November 10-12, 2004[doi>10.1109/HLDVT.2004.1431235]
Ricardo E. Gonzalez, Xtensa: A Configurable and Extensible Processor, IEEE Micro, v.20 n.2, p.60-70, March 2000[doi>10.1109/40.848473]
González-Álvarez, C., Fernández, M., Jiménez-González, D., Alvarez, C., and Martorell, X. 2011. Automatic generation and testing of application specific hardware accelerators on a new reconfigurable OpenSPARC platform. In Proceedings of the Workshop in Reconfigurable Computing (HiPEAC’11). 85--94.
Hagberg, A. A., Schult, D. A., and Swart, P. J. 2008. Exploring network structure, dynamics, and function using NetworkX. In Proceedings of the 7th Python in Science Conference (SciPy’08). 11--15.
Rehan Hameed , Wajahat Qadeer , Megan Wachs , Omid Azizi , Alex Solomatnikov , Benjamin C. Lee , Stephen Richardson , Christos Kozyrakis , Mark Horowitz, Understanding sources of inefficiency in general-purpose chips, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1815968]
Chris Lattner , Vikram Adve, LLVM: A Compilation Framework for Lifelong Program Analysis & Transformation, Proceedings of the international symposium on Code generation and optimization: feedback-directed and runtime optimization, p.75, March 20-24, 2004, Palo Alto, California
Tao Li , Zhigang Sun , Wu Jigang , Xicheng Lu, Fast enumeration of maximal valid subgraphs for custom-instruction identification, Proceedings of the 2009 international conference on Compilers, architecture, and synthesis for embedded systems, October 11-16, 2009, Grenoble, France[doi>10.1145/1629395.1629402]
Alastair C. Murray , Richard V. Bennett , Björn Franke , Nigel Topham, Code transformation and instruction set extension, ACM Transactions on Embedded Computing Systems (TECS), v.8 n.4, p.1-31, July 2009[doi>10.1145/1550987.1550989]
Peymandoust, A. and Pozzi, L. 2003. Automatic instruction set extension and utilization for embedded processors. In Proceedings of the 14th International Conference on ASAP, Application-Specific Systems.
Nagaraju Pothineni , Anshul Kumar , Kolin Paul, Application Specific Datapath Extension with Distributed I/O Functional Units, Proceedings of the 20th International Conference on VLSI Design held jointly with 6th International Conference: Embedded Systems, p.551-558, January 06-10, 2007[doi>10.1109/VLSID.2007.40]
L. Pozzi , K. Atasu , P. Ienne, Exact and approximate algorithms for the extension of embedded processor instruction sets, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.7, p.1209-1229, July 2006[doi>10.1109/TCAD.2005.855950]
SRISC. 2012. Simply risc s1 core.
Stein, W. et al. 2013. Sage Mathematics Software (Version x.y.z). The Sage Development Team. Retreived from http://www.sagemath.org.
Stamatis Vassiliadis , Stephan Wong , Georgi Gaydadjiev , Koen Bertels , Georgi Kuzmanov , Elena Moscu Panainte, The MOLEN Polymorphic Processor, IEEE Transactions on Computers, v.53 n.11, p.1363-1375, November 2004[doi>10.1109/TC.2004.104]
Ganesh Venkatesh , Jack Sampson , Nathan Goulding , Saturnino Garcia , Vladyslav Bryksin , Jose Lugo-Martinez , Steven Swanson , Michael Bedford Taylor, Conservation cores: reducing the energy of mature computations, ACM SIGARCH Computer Architecture News, v.38 n.1, March 2010[doi>10.1145/1735970.1736044]
Ajay K. Verma , Philip Brisk , Paolo Ienne, Rethinking custom ISE identification: a new processor-agnostic method, Proceedings of the 2007 international conference on Compilers, architecture, and synthesis for embedded systems, September 30-October 03, 2007, Salzburg, Austria[doi>10.1145/1289881.1289905]
Ajay K. Verma , Philip Brisk , Paolo Ienne, Fast, nearly optimal ISE identification with I/O serialization through maximal clique enumeration, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.29 n.3, p.341-354, March 2010[doi>10.1109/TCAD.2010.2041849]
Xilinx. 2012. Vivado Design Suite User Guide.
Pan Yu , Tulika Mitra, Scalable custom instructions identification for instruction-set extensible processors, Proceedings of the 2004 international conference on Compilers, architecture, and synthesis for embedded systems, September 22-25, 2004, Washington DC, USA[doi>10.1145/1023833.1023844]
Yu, P. and Mitra, T. 2007. Disjoint pattern enumeration for custom instructions identification. In Proceedings of the International Conference on Field Programmable Logic and Applications (FPL’07). 273--278.
