// Seed: 783287421
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  wire id_3;
  uwire  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ;
  wire id_27;
  assign id_25 = 1'b0;
  wire id_28;
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1,
    output tri1 id_2,
    input tri0 id_3,
    input tri id_4,
    input tri id_5,
    input tri0 id_6,
    output uwire id_7,
    input supply0 id_8,
    input uwire id_9,
    output supply0 id_10,
    output tri1 id_11,
    output supply0 id_12
);
  wire id_14;
  assign id_12 = id_0;
  module_0 modCall_1 (
      id_14,
      id_14
  );
  assign modCall_1.id_16 = 0;
  wire id_15;
endmodule
