
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 6400 MT/s
CPU 0 runs traces/SPEC2017/621.wrf_s-8065B.champsimtrace.xz
.xz
CPU 0 Bimodal branch predictor
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
L1I has LRU replacement policy
L1D has LRU replacement policy
L2C has LRU replacement policy
LLC has LRU replacement policy
Heartbeat CPU 0 instructions: 10000002 cycles: 3040344 heartbeat IPC: 3.2891 cumulative IPC: 3.2891 (Simulation time: 0 hr 14 min 28 sec) 

Warmup complete CPU 0 instructions: 10000002 cycles: 3040344 (Simulation time: 0 hr 14 min 28 sec) 

Heartbeat CPU 0 instructions: 20000001 cycles: 12880979 heartbeat IPC: 1.01619 cumulative IPC: 1.01619 (Simulation time: 0 hr 32 min 42 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 26475068 heartbeat IPC: 0.735614 cumulative IPC: 0.853434 (Simulation time: 0 hr 52 min 47 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 38179236 heartbeat IPC: 0.854397 cumulative IPC: 0.853755 (Simulation time: 1 hr 13 min 58 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 50333581 heartbeat IPC: 0.822751 cumulative IPC: 0.845787 (Simulation time: 1 hr 33 min 1 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 61418471 heartbeat IPC: 0.902129 cumulative IPC: 0.856485 (Simulation time: 1 hr 52 min 29 sec) 
Finished CPU 0 instructions: 50000001 cycles: 58378127 cumulative IPC: 0.856485 (Simulation time: 1 hr 52 min 29 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.856485 instructions: 50000001 cycles: 58378127
ITLB TOTAL     ACCESS:    6835690  HIT:    6835662  MISS:         28  HIT %:    99.9996  MISS %: 0.000409615   MPKI: 0.00056
ITLB LOAD TRANSLATION ACCESS:    6835690  HIT:    6835662  MISS:         28  HIT %:    99.9996  MISS %: 0.000409615   MPKI: 0.00056
ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
ITLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
ITLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
ITLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
ITLB AVERAGE MISS LATENCY: 242.143 cycles
ITLB RQ	ACCESS:    8192648	FORWARD:          0	MERGED:    1356951	TO_CACHE:    6835697

DTLB TOTAL     ACCESS:   10633166  HIT:   10598525  MISS:      34641  HIT %:    99.6742  MISS %:   0.325783   MPKI: 0.69282
DTLB LOAD TRANSLATION ACCESS:   10633166  HIT:   10598525  MISS:      34641  HIT %:    99.6742  MISS %:   0.325783   MPKI: 0.69282
DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
DTLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
DTLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
DTLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
DTLB AVERAGE MISS LATENCY: 19.7328 cycles
DTLB RQ	ACCESS:   12013779	FORWARD:          0	MERGED:    1372921	TO_CACHE:   10640858

STLB TOTAL     ACCESS:      34669  HIT:      31541  MISS:       3128  HIT %:    90.9775  MISS %:    9.02247   MPKI: 0.06256
STLB LOAD TRANSLATION ACCESS:      34669  HIT:      31541  MISS:       3128  HIT %:    90.9775  MISS %:    9.02247   MPKI: 0.06256
STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
STLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
STLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
STLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
STLB AVERAGE MISS LATENCY: 119.835 cycles
STLB RQ	ACCESS:      34669	FORWARD:          0	MERGED:          0	TO_CACHE:      34669

STLB Hit, L1D data hit: 0
STLB Hit, L2C data hit: 0
STLB Hit, LLC data hit: 0
STLB Hit, LLC data miss: 0
STLB STLB hints to L2: 0
L1D TOTAL     ACCESS:   11142830  HIT:   10435583  MISS:     707247  HIT %:    93.6529  MISS %:     6.3471   MPKI: 14.1449
L1D LOAD      ACCESS:    9532662  HIT:    8958131  MISS:     574531  HIT %:     93.973  MISS %:    6.02697   MPKI: 11.4906
L1D RFO       ACCESS:    1610168  HIT:    1477452  MISS:     132716  HIT %:    91.7576  MISS %:    8.24237   MPKI: 2.65432
L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1D USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1D TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1D PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1D AVERAGE MISS LATENCY: 122.078 cycles
L1D RQ	ACCESS:   16591387	FORWARD:          0	MERGED:    6628192	TO_CACHE:    9958099
L1D WQ	ACCESS:    2065746	FORWARD:       5096	MERGED:      10066	TO_CACHE:    2055680

L1D UNIQUE REGIONS ACCESSED: 0
L1D REGIONS CONFLICTS: 0
L1D Cross Page Prefetch Requests: 0
L1D Same Page Prefetch Requests: 0
L1D ROI Sum of L1D PQ occupancy: 0
L1D PREFETCHES PUSHED FROM L2C: 0
L1I TOTAL     ACCESS:    8191864  HIT:    8190375  MISS:       1489  HIT %:    99.9818  MISS %:  0.0181766   MPKI: 0.02978
L1I LOAD      ACCESS:    8191864  HIT:    8190375  MISS:       1489  HIT %:    99.9818  MISS %:  0.0181766   MPKI: 0.02978
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1I TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1I PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1I AVERAGE MISS LATENCY: 207.001 cycles
L1I RQ	ACCESS:   12387635	FORWARD:          0	MERGED:    4194987	TO_CACHE:    8192648

BTB TOTAL     ACCESS:    1522702  HIT:    1522254  MISS:        448  HIT %:    99.9706  MISS %:  0.0294214   MPKI: 0.00896
BTB BRANCH_DIRECT_JUMP	ACCESS:      10290  HIT:      10246  MISS:         44
BTB BRANCH_INDIRECT	ACCESS:          4  HIT:          2  MISS:          2
BTB BRANCH_CONDITIONAL	ACCESS:    1485084  HIT:    1484857  MISS:        227
BTB BRANCH_DIRECT_CALL	ACCESS:      13662  HIT:      13597  MISS:         65
BTB BRANCH_INDIRECT_CALL	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_RETURN	ACCESS:      13662  HIT:      13552  MISS:        110
BTB BRANCH_OTHER ACCESS:          0  HIT:          0  MISS:          0

L2C TOTAL     ACCESS:     975724  HIT:     495877  MISS:     479847  HIT %:    50.8214  MISS %:    49.1786   MPKI: 9.59694
L2C LOAD      ACCESS:     575972  HIT:     215927  MISS:     360045  HIT %:    37.4891  MISS %:    62.5109   MPKI: 7.2009
L2C DATA LOAD MPKI: 7.17112
L2C INSTRUCTION LOAD MPKI: 0.02978
L2C RFO       ACCESS:     132716  HIT:      14090  MISS:     118626  HIT %:    10.6167  MISS %:    89.3833   MPKI: 2.37252
L2C WRITEBACK ACCESS:     263894  HIT:     263256  MISS:        638  HIT %:    99.7582  MISS %:   0.241764   MPKI: 0.01276
L2C LOAD TRANSLATION ACCESS:       3142  HIT:       2604  MISS:        538  HIT %:    82.8771  MISS %:    17.1229   MPKI: 0.01076
L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L2C USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L2C TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L2C PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L2C AVERAGE MISS LATENCY: 157.871 cycles
L2C RQ	ACCESS:     711878	FORWARD:          0	MERGED:          0	TO_CACHE:     711830
L2C WQ	ACCESS:     263894	FORWARD:         48	MERGED:          0	TO_CACHE:     263894

L2C Instructions Evicting Data 1489
L2C Translations Evicting Data 537
L2C Data Evicting Data 475143
L2C Instructions Evicting Instructions 0
L2C Translations Evicting Instructions 0
L2C Data Evicting Instructions 1489
L2C Instructions Evicting Translations 0
L2C Translations Evicting Translations 1
L2C Data Evicting Translations 550
L2C Dense regions hint from L2: 0
PSCL5 TOTAL     ACCESS:       3128  HIT:       3128  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 LOAD TRANSLATION ACCESS:       3128  HIT:       3128  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL5 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL5 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL5 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL4 TOTAL     ACCESS:       3128  HIT:       3128  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 LOAD TRANSLATION ACCESS:       3128  HIT:       3128  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL4 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL4 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL4 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL3 TOTAL     ACCESS:       3128  HIT:       3128  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 LOAD TRANSLATION ACCESS:       3128  HIT:       3128  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL3 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL3 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL3 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL2 TOTAL     ACCESS:       3128  HIT:       3105  MISS:         23  HIT %:    99.2647  MISS %:   0.735294   MPKI: 0.00046
PSCL2 LOAD TRANSLATION ACCESS:       3128  HIT:       3105  MISS:         23  HIT %:    99.2647  MISS %:   0.735294   MPKI: 0.00046
PSCL2 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL2 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL2 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL2 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

LLC TOTAL     ACCESS:     713173  HIT:     412454  MISS:     300719  HIT %:    57.8337  MISS %:    42.1663   MPKI: 6.01438
LLC LOAD      ACCESS:     360045  HIT:     157940  MISS:     202105  HIT %:    43.8667  MISS %:    56.1333   MPKI: 4.0421
LLC RFO       ACCESS:     118626  HIT:      20693  MISS:      97933  HIT %:    17.4439  MISS %:    82.5561   MPKI: 1.95866
LLC WRITEBACK ACCESS:     233964  HIT:     233800  MISS:        164  HIT %:    99.9299  MISS %:  0.0700963   MPKI: 0.00328
LLC LOAD TRANSLATION ACCESS:        538  HIT:         21  MISS:        517  HIT %:    3.90335  MISS %:    96.0967   MPKI: 0.01034
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
LLC TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
LLC PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
LLC AVERAGE MISS LATENCY: 203.976 cycles
LLC RQ	ACCESS:     479209	FORWARD:          0	MERGED:          0	TO_CACHE:     479209
LLC WQ	ACCESS:     233964	FORWARD:          0	MERGED:          0	TO_CACHE:     233964

LLC Dense regions hint to LLC: 0

RAW hits: 66532
Loads Generated: 16657921
Loads sent to L1D: 16591387
Stores Generated: 2065746
Stores sent to L1D: 2065746
Major fault: 0 Minor fault: 5259
Allocated PAGES: 5259

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      86753  ROW_BUFFER_MISS:     213793
 DBUS_CONGESTED:        266
 WQ ROW_BUFFER_HIT:      49347  ROW_BUFFER_MISS:     114972  FULL:          0

 AVG_CONGESTED_CYCLE: 4
 All warmup complete: 2
Channel 0 Bank busy for read cycles: 0
Channel 0 Bank busy for write cycles: 0
Channel 0
Rank 0
0banks busy for read cycles: 24861967
0banks busy for write cycles: 51784
1banks busy for read cycles: 13961013
1banks busy for write cycles: 6226346
2banks busy for read cycles: 5253797
2banks busy for write cycles: 2478176
3banks busy for read cycles: 1338933
3banks busy for write cycles: 534805
4banks busy for read cycles: 307521
4banks busy for write cycles: 198956
5banks busy for read cycles: 100045
5banks busy for write cycles: 160869
6banks busy for read cycles: 63332
6banks busy for write cycles: 172251
7banks busy for read cycles: 127011
7banks busy for write cycles: 268167
8banks busy for read cycles: 634857
8banks busy for write cycles: 1638298

CPU 0 Branch Prediction Accuracy: 95.9166% MPKI: 1.36026 Average ROB Occupancy at Mispredict: 105.812
Branch types
NOT_BRANCH: 48334222 96.6684%
BRANCH_DIRECT_JUMP: 10290 0.02058%
BRANCH_INDIRECT: 4 8e-06%
BRANCH_CONDITIONAL: 1627968 3.25594%
BRANCH_DIRECT_CALL: 13662 0.027324%
BRANCH_INDIRECT_CALL: 0 0%
BRANCH_RETURN: 13662 0.027324%
BRANCH_OTHER: 0 0%

@sumon_overall_L1D         0         0         0         0         0         0
@Sumon_Early_by_class_L1D         0         0         0         0
@Sumon_Late_by_class_L1D         0         0         0         0

@Sumon_Early_by_cycle_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_by_cycle_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_stream_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CS_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CPLX_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_stream_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_CS_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_CPLX_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@sumon_overall_L2C         0         0         0         0         0         0
@Sumon_Early_by_class_L2C         0         0         0         0
@Sumon_Late_by_class_L2C         0         0         0         0

@Sumon_Early_by_cycle_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_by_cycle_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_stream_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CS_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CPLX_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_stream_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_CS_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_CPLX_L2C         0         0         0         0         0         0         0         0         0         0         0         0
DRAM PAGES: 1048576
Allocated PAGES: 5259
