CG_UPLL_FUNC_CNTL,VAR_0
CG_UPLL_FUNC_CNTL_2,VAR_1
CG_UPLL_FUNC_CNTL_3,VAR_2
CG_UPLL_FUNC_CNTL_4,VAR_3
CG_UPLL_SPREAD_SPECTRUM,VAR_4
DCLK_SRC_SEL,FUNC_0
DCLK_SRC_SEL_MASK,VAR_5
SSEN_MASK,VAR_6
UPLL_BYPASS_EN_MASK,VAR_7
UPLL_FB_DIV,FUNC_1
UPLL_FB_DIV_MASK,VAR_8
UPLL_PDIV_A,FUNC_2
UPLL_PDIV_A_MASK,VAR_9
UPLL_PDIV_B,FUNC_3
UPLL_PDIV_B_MASK,VAR_10
UPLL_REF_DIV_MASK,VAR_11
UPLL_RESET_MASK,VAR_12
UPLL_SLEEP_MASK,VAR_13
UPLL_SPARE_ISPARE9,VAR_14
UPLL_VCO_MODE_MASK,VAR_15
VCLK_SRC_SEL,FUNC_4
VCLK_SRC_SEL_MASK,VAR_16
WREG32_P,FUNC_5
mdelay,FUNC_6
radeon_uvd_calc_upll_dividers,FUNC_7
radeon_uvd_send_upll_ctlreq,FUNC_8
evergreen_set_uvd_clocks,FUNC_9
rdev,VAR_17
vclk,VAR_18
dclk,VAR_19
fb_div,VAR_20
vclk_div,VAR_21
dclk_div,VAR_22
r,VAR_23
