**Vivado FFT IP Core Setup**
Vivado provides an FFT IP core that handles the Fast Fourier Transform efficiently. The FFT core can operate in pipelined mode to allow continuous processing of incoming data.

Configuration of FFT IP Core in Vivado:
1. Open Vivado and create a new project targeting your FPGA board (e.g., Spartan S7-25).
 - Add the FFT IP Core to your project:
 - Go to Tools > IP Catalog.
 - Search for "FFT" in the IP catalog.
2. Add the Xilinx FFT IP to your project.
3. Configure the FFT IP:
 - Set the FFT size to 1024 points (same as in the MATLAB implementation).
 - Enable pipelined streaming mode to allow continuous data processing.
 - Set the input data width to match your audio sample format (e.g., 16 bits).
 - Use a scaling schedule if necessary to handle the output range of the FFT.


```
module fft_module (
    input clk,
    input rst,
    input valid_in,
    input [15:0] audio_frame,  // 16-bit audio sample input
    output reg [15:0] fft_real_out,  // Real part of FFT output
    output reg [15:0] fft_imag_out,  // Imaginary part of FFT output
    output reg valid_out
);
    // Wires for FFT core
    wire [15:0] fft_real;
    wire [15:0] fft_imag;
    wire fft_valid;
    
    // FFT IP core instantiation
    fft_ip fft_inst (
        .aclk(clk),
        .s_axis_config_tvalid(1'b1),  // Config always valid
        .s_axis_data_tvalid(valid_in),  // Input data valid
        .s_axis_data_tdata(audio_frame),  // Audio sample input
        .m_axis_data_tvalid(fft_valid),  // Output data valid
        .m_axis_data_tdata({fft_real, fft_imag})  // FFT output (real and imaginary)
    );
    
    // Output assignment
    always @(posedge clk or posedge rst) begin
        if (rst) begin
            fft_real_out <= 16'd0;
            fft_imag_out <= 16'd0;
            valid_out <= 1'b0;
        end else if (fft_valid) begin
            fft_real_out <= fft_real;
            fft_imag_out <= fft_imag;
            valid_out <= 1'b1;
        end else begin
            valid_out <= 1'b0;
        end
    end
endmodule
```
