// Seed: 1627260000
module module_0 (
    input supply0 id_0,
    output wire id_1,
    input tri1 id_2,
    input supply1 id_3,
    input uwire id_4,
    input tri1 id_5,
    input supply1 id_6,
    input tri1 id_7,
    input tri0 id_8,
    input wand id_9
);
  wire id_11;
  module_2(
      id_2, id_7, id_1, id_1, id_7, id_2, id_1, id_8, id_3, id_1
  );
endmodule
module module_1 (
    inout uwire id_0,
    input tri id_1,
    output wor id_2,
    input supply0 id_3
);
  initial begin
    cover (id_1);
  end
  module_0(
      id_3, id_2, id_3, id_3, id_3, id_3, id_1, id_1, id_3, id_0
  );
endmodule
module module_2 (
    input uwire id_0,
    input tri1 id_1,
    output supply1 id_2,
    output tri1 id_3,
    input wor id_4,
    input uwire id_5,
    output supply1 id_6,
    input tri id_7,
    input wand id_8,
    output wand id_9
);
  wire id_11;
endmodule
