// Seed: 2430488634
module module_0 (
    input wire id_0,
    input tri1 id_1,
    output wor id_2,
    input wire id_3,
    input tri0 id_4,
    input tri0 id_5,
    input uwire id_6,
    input supply1 id_7,
    input wand id_8,
    input tri id_9,
    input supply1 id_10
);
  assign id_2 = -1;
  wire id_12;
endmodule
module module_1 (
    output tri id_0,
    input supply1 id_1,
    input tri1 id_2
    , id_6,
    input tri0 id_3,
    input wire id_4
);
  wire [1 : -1] id_7;
  supply1 id_8;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_1,
      id_3,
      id_4,
      id_1,
      id_2,
      id_3,
      id_3,
      id_3
  );
  assign modCall_1.id_1 = 0;
  assign id_8 = id_3 ? -1'd0 == id_6 : 1;
endmodule
