\BOOKMARK [1][-]{toc.1}{Inhaltsverzeichnis}{}% 1
\BOOKMARK [0][-]{chapter*.3}{Abbildungsverzeichnis}{}% 2
\BOOKMARK [0][-]{chapter*.4}{Tabellenverzeichnis}{}% 3
\BOOKMARK [0][-]{chapter*.5}{List of Algorithms}{}% 4
\BOOKMARK [0][-]{chapter.1}{Einleitung}{}% 5
\BOOKMARK [1][-]{section.1.1}{Motivation}{chapter.1}% 6
\BOOKMARK [1][-]{section.1.2}{Ziel der Arbeit}{chapter.1}% 7
\BOOKMARK [0][-]{chapter.2}{Grundlagen}{}% 8
\BOOKMARK [1][-]{section.2.1}{FPGA}{chapter.2}% 9
\BOOKMARK [1][-]{section.2.2}{ASIP}{chapter.2}% 10
\BOOKMARK [1][-]{section.2.3}{SIMD}{chapter.2}% 11
\BOOKMARK [2][-]{subsection.2.3.1}{VLIW}{section.2.3}% 12
\BOOKMARK [2][-]{subsection.2.3.2}{Pipelining}{section.2.3}% 13
\BOOKMARK [1][-]{section.2.4}{Aufbau der Architektur}{chapter.2}% 14
\BOOKMARK [2][-]{subsection.2.4.1}{Register File Organisation}{section.2.4}% 15
\BOOKMARK [2][-]{subsection.2.4.2}{Compiler}{section.2.4}% 16
\BOOKMARK [2][-]{subsection.2.4.3}{Scheduling}{section.2.4}% 17
\BOOKMARK [1][-]{section.2.5}{Register Allokation}{chapter.2}% 18
\BOOKMARK [2][-]{subsection.2.5.1}{Virtuelle Register}{section.2.5}% 19
\BOOKMARK [2][-]{subsection.2.5.2}{X2 Betriebsmodus}{section.2.5}% 20
\BOOKMARK [2][-]{subsection.2.5.3}{MAC Operationen}{section.2.5}% 21
\BOOKMARK [2][-]{subsection.2.5.4}{Dummy-Register}{section.2.5}% 22
\BOOKMARK [2][-]{subsection.2.5.5}{Address-Isolation}{section.2.5}% 23
\BOOKMARK [2][-]{subsection.2.5.6}{Clock-Gating}{section.2.5}% 24
\BOOKMARK [1][-]{section.2.6}{Verlustleistung}{chapter.2}% 25
\BOOKMARK [2][-]{subsection.2.6.1}{Dynamische Verlustleistung}{section.2.6}% 26
\BOOKMARK [2][-]{subsection.2.6.2}{Statische Verlustleistung}{section.2.6}% 27
\BOOKMARK [1][-]{section.2.7}{Genetische Algorithmen}{chapter.2}% 28
\BOOKMARK [2][-]{subsection.2.7.1}{Crossover}{section.2.7}% 29
\BOOKMARK [2][-]{subsection.2.7.2}{Mutation}{section.2.7}% 30
\BOOKMARK [2][-]{subsection.2.7.3}{Fitness}{section.2.7}% 31
