<stg><name>merge_sort_batch5.1</name>


<trans_list>

<trans id="80" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="23" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32">
<![CDATA[
entry:1 %k = alloca i32 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32">
<![CDATA[
entry:2 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r, void @empty_26, i32 0, i32 0, void @empty_25, i32 4294967295, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:4 %store_ln239 = store i32 0, i32 %j

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:5 %store_ln239 = store i32 0, i32 %k

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:6 %store_ln239 = store i23 0, i23 %i

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
entry:7 %br_ln239 = br void %for.body.i

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="23" op_0_bw="23" op_1_bw="0">
<![CDATA[
for.body.i:0 %i_129 = load i23 %i

]]></Node>
<StgValue><ssdm name="i_129"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body.i:1 %k_65 = load i32 %k

]]></Node>
<StgValue><ssdm name="k_65"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body.i:2 %j_67 = load i32 %j

]]></Node>
<StgValue><ssdm name="j_67"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body.i:3 %icmp_ln239 = icmp_eq  i23 %i_129, i23 5000000

]]></Node>
<StgValue><ssdm name="icmp_ln239"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.i:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5000000, i64 5000000, i64 5000000

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body.i:5 %add_ln239 = add i23 %i_129, i23 1

]]></Node>
<StgValue><ssdm name="add_ln239"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i:6 %br_ln239 = br i1 %icmp_ln239, void %for.body.split.i, void %merge_sort_batch5.1.exit

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="23">
<![CDATA[
for.body.split.i:0 %zext_ln239 = zext i23 %i_129

]]></Node>
<StgValue><ssdm name="zext_ln239"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.split.i:1 %specpipeline_ln240 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_25

]]></Node>
<StgValue><ssdm name="specpipeline_ln240"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split.i:2 %specloopname_ln237 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln237"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split.i:3 %icmp_ln241 = icmp_slt  i32 %j_67, i32 2500000

]]></Node>
<StgValue><ssdm name="icmp_ln241"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split.i:4 %icmp_ln241_1 = icmp_slt  i32 %k_65, i32 2500000

]]></Node>
<StgValue><ssdm name="icmp_ln241_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split.i:5 %and_ln241 = and i1 %icmp_ln241, i1 %icmp_ln241_1

]]></Node>
<StgValue><ssdm name="and_ln241"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="23" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split.i:6 %output_r_addr = getelementptr i32 %output_r, i64 0, i64 %zext_ln239

]]></Node>
<StgValue><ssdm name="output_r_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split.i:7 %br_ln241 = br i1 %and_ln241, void %if.else16.i, void %if.then.i

]]></Node>
<StgValue><ssdm name="br_ln241"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="and_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else16.i:0 %icmp_ln252 = icmp_eq  i32 %j_67, i32 2500000

]]></Node>
<StgValue><ssdm name="icmp_ln252"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="and_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else16.i:1 %and_ln252 = and i1 %icmp_ln252, i1 %icmp_ln241_1

]]></Node>
<StgValue><ssdm name="and_ln252"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="and_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else16.i:2 %br_ln252 = br i1 %and_ln252, void %if.else26.i, void %if.then20.i

]]></Node>
<StgValue><ssdm name="br_ln252"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="and_ln241" val="0"/>
<literal name="and_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="32">
<![CDATA[
if.else26.i:0 %zext_ln257 = zext i32 %j_67

]]></Node>
<StgValue><ssdm name="zext_ln257"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="and_ln241" val="0"/>
<literal name="and_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else26.i:1 %multi_radix_oct_kmerge_temp5_0_addr_1 = getelementptr i32 %multi_radix_oct_kmerge_temp5_0, i64 0, i64 %zext_ln257

]]></Node>
<StgValue><ssdm name="multi_radix_oct_kmerge_temp5_0_addr_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="and_ln241" val="0"/>
<literal name="and_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="22">
<![CDATA[
if.else26.i:2 %multi_radix_oct_kmerge_temp5_0_load_1 = load i22 %multi_radix_oct_kmerge_temp5_0_addr_1

]]></Node>
<StgValue><ssdm name="multi_radix_oct_kmerge_temp5_0_load_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="and_ln241" val="0"/>
<literal name="and_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else26.i:4 %j_69 = add i32 %j_67, i32 1

]]></Node>
<StgValue><ssdm name="j_69"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="and_ln241" val="0"/>
<literal name="and_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.else26.i:5 %store_ln258 = store i32 %j_69, i32 %j

]]></Node>
<StgValue><ssdm name="store_ln258"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="and_ln241" val="0"/>
<literal name="and_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="32">
<![CDATA[
if.then20.i:0 %zext_ln253 = zext i32 %k_65

]]></Node>
<StgValue><ssdm name="zext_ln253"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="and_ln241" val="0"/>
<literal name="and_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then20.i:1 %multi_radix_oct_kmerge_temp5_1_addr_1 = getelementptr i32 %multi_radix_oct_kmerge_temp5_1, i64 0, i64 %zext_ln253

]]></Node>
<StgValue><ssdm name="multi_radix_oct_kmerge_temp5_1_addr_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="and_ln241" val="0"/>
<literal name="and_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="22">
<![CDATA[
if.then20.i:2 %multi_radix_oct_kmerge_temp5_1_load_1 = load i22 %multi_radix_oct_kmerge_temp5_1_addr_1

]]></Node>
<StgValue><ssdm name="multi_radix_oct_kmerge_temp5_1_load_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="and_ln241" val="0"/>
<literal name="and_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then20.i:4 %k_67 = add i32 %k_65, i32 1

]]></Node>
<StgValue><ssdm name="k_67"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="and_ln241" val="0"/>
<literal name="and_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then20.i:5 %store_ln255 = store i32 2500000, i32 %j

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="and_ln241" val="0"/>
<literal name="and_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then20.i:6 %store_ln255 = store i32 %k_67, i32 %k

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="and_ln241" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="32">
<![CDATA[
if.then.i:0 %zext_ln242 = zext i32 %j_67

]]></Node>
<StgValue><ssdm name="zext_ln242"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="and_ln241" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i:1 %multi_radix_oct_kmerge_temp5_0_addr = getelementptr i32 %multi_radix_oct_kmerge_temp5_0, i64 0, i64 %zext_ln242

]]></Node>
<StgValue><ssdm name="multi_radix_oct_kmerge_temp5_0_addr"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="and_ln241" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="22">
<![CDATA[
if.then.i:2 %multi_radix_oct_kmerge_temp5_0_load = load i22 %multi_radix_oct_kmerge_temp5_0_addr

]]></Node>
<StgValue><ssdm name="multi_radix_oct_kmerge_temp5_0_load"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="and_ln241" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="32">
<![CDATA[
if.then.i:3 %zext_ln242_1 = zext i32 %k_65

]]></Node>
<StgValue><ssdm name="zext_ln242_1"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="and_ln241" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i:4 %multi_radix_oct_kmerge_temp5_1_addr = getelementptr i32 %multi_radix_oct_kmerge_temp5_1, i64 0, i64 %zext_ln242_1

]]></Node>
<StgValue><ssdm name="multi_radix_oct_kmerge_temp5_1_addr"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="and_ln241" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="22">
<![CDATA[
if.then.i:5 %multi_radix_oct_kmerge_temp5_1_load = load i22 %multi_radix_oct_kmerge_temp5_1_addr

]]></Node>
<StgValue><ssdm name="multi_radix_oct_kmerge_temp5_1_load"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="23" op_1_bw="23" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i:0 %store_ln239 = store i23 %add_ln239, i23 %i

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i:1 %br_ln239 = br void %for.body.i

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0">
<![CDATA[
merge_sort_batch5.1.exit:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="50" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln241" val="0"/>
<literal name="and_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="22">
<![CDATA[
if.else26.i:2 %multi_radix_oct_kmerge_temp5_0_load_1 = load i22 %multi_radix_oct_kmerge_temp5_0_addr_1

]]></Node>
<StgValue><ssdm name="multi_radix_oct_kmerge_temp5_0_load_1"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln241" val="0"/>
<literal name="and_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="32" op_1_bw="23">
<![CDATA[
if.else26.i:3 %store_ln257 = store i32 %multi_radix_oct_kmerge_temp5_0_load_1, i23 %output_r_addr

]]></Node>
<StgValue><ssdm name="store_ln257"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln241" val="0"/>
<literal name="and_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
if.else26.i:6 %br_ln0 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln241" val="0"/>
<literal name="and_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="22">
<![CDATA[
if.then20.i:2 %multi_radix_oct_kmerge_temp5_1_load_1 = load i22 %multi_radix_oct_kmerge_temp5_1_addr_1

]]></Node>
<StgValue><ssdm name="multi_radix_oct_kmerge_temp5_1_load_1"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln241" val="0"/>
<literal name="and_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="32" op_1_bw="23">
<![CDATA[
if.then20.i:3 %store_ln253 = store i32 %multi_radix_oct_kmerge_temp5_1_load_1, i23 %output_r_addr

]]></Node>
<StgValue><ssdm name="store_ln253"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln241" val="0"/>
<literal name="and_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
if.then20.i:7 %br_ln255 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln255"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln241" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="22">
<![CDATA[
if.then.i:2 %multi_radix_oct_kmerge_temp5_0_load = load i22 %multi_radix_oct_kmerge_temp5_0_addr

]]></Node>
<StgValue><ssdm name="multi_radix_oct_kmerge_temp5_0_load"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln241" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="22">
<![CDATA[
if.then.i:5 %multi_radix_oct_kmerge_temp5_1_load = load i22 %multi_radix_oct_kmerge_temp5_1_addr

]]></Node>
<StgValue><ssdm name="multi_radix_oct_kmerge_temp5_1_load"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln241" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then.i:6 %icmp_ln242 = icmp_slt  i32 %multi_radix_oct_kmerge_temp5_0_load, i32 %multi_radix_oct_kmerge_temp5_1_load

]]></Node>
<StgValue><ssdm name="icmp_ln242"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln241" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then.i:7 %br_ln242 = br i1 %icmp_ln242, void %if.else.i, void %if.then6.i

]]></Node>
<StgValue><ssdm name="br_ln242"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln241" val="1"/>
<literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="32" op_1_bw="23">
<![CDATA[
if.else.i:0 %store_ln247 = store i32 %multi_radix_oct_kmerge_temp5_1_load, i23 %output_r_addr

]]></Node>
<StgValue><ssdm name="store_ln247"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln241" val="1"/>
<literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else.i:1 %k_66 = add i32 %k_65, i32 1

]]></Node>
<StgValue><ssdm name="k_66"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln241" val="1"/>
<literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.else.i:2 %store_ln248 = store i32 %k_66, i32 %k

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln241" val="1"/>
<literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
if.else.i:3 %br_ln0 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln241" val="1"/>
<literal name="icmp_ln242" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="32" op_1_bw="23">
<![CDATA[
if.then6.i:0 %store_ln243 = store i32 %multi_radix_oct_kmerge_temp5_0_load, i23 %output_r_addr

]]></Node>
<StgValue><ssdm name="store_ln243"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln241" val="1"/>
<literal name="icmp_ln242" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then6.i:1 %j_68 = add i32 %j_67, i32 1

]]></Node>
<StgValue><ssdm name="j_68"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln241" val="1"/>
<literal name="icmp_ln242" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then6.i:2 %store_ln245 = store i32 %j_68, i32 %j

]]></Node>
<StgValue><ssdm name="store_ln245"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln241" val="1"/>
<literal name="icmp_ln242" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
if.then6.i:3 %br_ln245 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln245"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
