{
    "pips": {
        "PCIE_TOP.PCIE_IMUX0_L_0->PCIE_TOP_TRNTDLLPDATA19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_TRNTDLLPDATA19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX0_L_0"
        },
        "PCIE_TOP.PCIE_IMUX0_L_1->PCIE_TOP_TRNTDLLPDATA23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_TRNTDLLPDATA23",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX0_L_1"
        },
        "PCIE_TOP.PCIE_IMUX0_L_2->PCIE_TOP_TRNTDLLPDATA27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_TRNTDLLPDATA27",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX0_L_2"
        },
        "PCIE_TOP.PCIE_IMUX0_L_3->PCIE_TOP_TRNTDLLPDATA31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_TRNTDLLPDATA31",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX0_L_3"
        },
        "PCIE_TOP.PCIE_IMUX0_L_4->PCIE_TOP_LL2SENDENTERL23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_LL2SENDENTERL23",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX0_L_4"
        },
        "PCIE_TOP.PCIE_IMUX0_R_0->PCIE_TOP_MIMRXRDATA20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_MIMRXRDATA20",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX0_R_0"
        },
        "PCIE_TOP.PCIE_IMUX0_R_1->PCIE_TOP_MIMRXRDATA24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_MIMRXRDATA24",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX0_R_1"
        },
        "PCIE_TOP.PCIE_IMUX0_R_2->PCIE_TOP_MIMRXRDATA28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_MIMRXRDATA28",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX0_R_2"
        },
        "PCIE_TOP.PCIE_IMUX0_R_3->PCIE_TOP_MIMRXRDATA32": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_MIMRXRDATA32",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX0_R_3"
        },
        "PCIE_TOP.PCIE_IMUX0_R_4->PCIE_TOP_MIMRXRDATA36": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_MIMRXRDATA36",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX0_R_4"
        },
        "PCIE_TOP.PCIE_IMUX1_L_0->PCIE_TOP_TRNTDLLPDATA20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_TRNTDLLPDATA20",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX1_L_0"
        },
        "PCIE_TOP.PCIE_IMUX1_L_1->PCIE_TOP_TRNTDLLPDATA24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_TRNTDLLPDATA24",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX1_L_1"
        },
        "PCIE_TOP.PCIE_IMUX1_L_2->PCIE_TOP_TRNTDLLPDATA28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_TRNTDLLPDATA28",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX1_L_2"
        },
        "PCIE_TOP.PCIE_IMUX1_L_3->PCIE_TOP_TRNTDLLPSRCRDY": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_TRNTDLLPSRCRDY",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX1_L_3"
        },
        "PCIE_TOP.PCIE_IMUX1_L_4->PCIE_TOP_LL2SENDASREQL1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_LL2SENDASREQL1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX1_L_4"
        },
        "PCIE_TOP.PCIE_IMUX1_R_0->PCIE_TOP_MIMRXRDATA21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_MIMRXRDATA21",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX1_R_0"
        },
        "PCIE_TOP.PCIE_IMUX1_R_1->PCIE_TOP_MIMRXRDATA25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_MIMRXRDATA25",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX1_R_1"
        },
        "PCIE_TOP.PCIE_IMUX1_R_2->PCIE_TOP_MIMRXRDATA29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_MIMRXRDATA29",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX1_R_2"
        },
        "PCIE_TOP.PCIE_IMUX1_R_3->PCIE_TOP_MIMRXRDATA33": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_MIMRXRDATA33",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX1_R_3"
        },
        "PCIE_TOP.PCIE_IMUX1_R_4->PCIE_TOP_MIMRXRDATA37": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_MIMRXRDATA37",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX1_R_4"
        },
        "PCIE_TOP.PCIE_IMUX2_L_0->PCIE_TOP_TRNTDLLPDATA21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_TRNTDLLPDATA21",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX2_L_0"
        },
        "PCIE_TOP.PCIE_IMUX2_L_1->PCIE_TOP_TRNTDLLPDATA25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_TRNTDLLPDATA25",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX2_L_1"
        },
        "PCIE_TOP.PCIE_IMUX2_L_2->PCIE_TOP_TRNTDLLPDATA29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_TRNTDLLPDATA29",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX2_L_2"
        },
        "PCIE_TOP.PCIE_IMUX2_L_3->PCIE_TOP_LL2TLPRCV": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_LL2TLPRCV",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX2_L_3"
        },
        "PCIE_TOP.PCIE_IMUX2_L_4->PCIE_TOP_LL2SENDPMACK": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_LL2SENDPMACK",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX2_L_4"
        },
        "PCIE_TOP.PCIE_IMUX2_R_0->PCIE_TOP_MIMRXRDATA22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_MIMRXRDATA22",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX2_R_0"
        },
        "PCIE_TOP.PCIE_IMUX2_R_1->PCIE_TOP_MIMRXRDATA26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_MIMRXRDATA26",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX2_R_1"
        },
        "PCIE_TOP.PCIE_IMUX2_R_2->PCIE_TOP_MIMRXRDATA30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_MIMRXRDATA30",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX2_R_2"
        },
        "PCIE_TOP.PCIE_IMUX2_R_3->PCIE_TOP_MIMRXRDATA34": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_MIMRXRDATA34",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX2_R_3"
        },
        "PCIE_TOP.PCIE_IMUX2_R_4->PCIE_TOP_MIMRXRDATA38": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_MIMRXRDATA38",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX2_R_4"
        },
        "PCIE_TOP.PCIE_IMUX3_L_0->PCIE_TOP_TRNTDLLPDATA22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_TRNTDLLPDATA22",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX3_L_0"
        },
        "PCIE_TOP.PCIE_IMUX3_L_1->PCIE_TOP_TRNTDLLPDATA26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_TRNTDLLPDATA26",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX3_L_1"
        },
        "PCIE_TOP.PCIE_IMUX3_L_2->PCIE_TOP_TRNTDLLPDATA30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_TRNTDLLPDATA30",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX3_L_2"
        },
        "PCIE_TOP.PCIE_IMUX3_L_3->PCIE_TOP_LL2SENDENTERL1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_LL2SENDENTERL1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX3_L_3"
        },
        "PCIE_TOP.PCIE_IMUX3_L_4->PCIE_TOP_PL2DIRECTEDLSTATE0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_PL2DIRECTEDLSTATE0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX3_L_4"
        },
        "PCIE_TOP.PCIE_IMUX3_R_0->PCIE_TOP_MIMRXRDATA23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_MIMRXRDATA23",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX3_R_0"
        },
        "PCIE_TOP.PCIE_IMUX3_R_1->PCIE_TOP_MIMRXRDATA27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_MIMRXRDATA27",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX3_R_1"
        },
        "PCIE_TOP.PCIE_IMUX3_R_2->PCIE_TOP_MIMRXRDATA31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_MIMRXRDATA31",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX3_R_2"
        },
        "PCIE_TOP.PCIE_IMUX3_R_3->PCIE_TOP_MIMRXRDATA35": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_MIMRXRDATA35",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX3_R_3"
        },
        "PCIE_TOP.PCIE_IMUX3_R_4->PCIE_TOP_MIMRXRDATA39": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_MIMRXRDATA39",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX3_R_4"
        },
        "PCIE_TOP.PCIE_IMUX4_L_0->PCIE_TOP_CFGERRTLPCPLHEADER26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_CFGERRTLPCPLHEADER26",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX4_L_0"
        },
        "PCIE_TOP.PCIE_IMUX4_L_1->PCIE_TOP_CFGERRTLPCPLHEADER30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_CFGERRTLPCPLHEADER30",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX4_L_1"
        },
        "PCIE_TOP.PCIE_IMUX4_L_2->PCIE_TOP_CFGERRTLPCPLHEADER34": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_CFGERRTLPCPLHEADER34",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX4_L_2"
        },
        "PCIE_TOP.PCIE_IMUX4_L_3->PCIE_TOP_CFGERRTLPCPLHEADER38": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_CFGERRTLPCPLHEADER38",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX4_L_3"
        },
        "PCIE_TOP.PCIE_IMUX4_L_4->PCIE_TOP_CFGERRTLPCPLHEADER42": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_CFGERRTLPCPLHEADER42",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX4_L_4"
        },
        "PCIE_TOP.PCIE_IMUX4_R_0->PCIE_TOP_MIMRXRDATA52": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_MIMRXRDATA52",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX4_R_0"
        },
        "PCIE_TOP.PCIE_IMUX4_R_1->PCIE_TOP_MIMRXRDATA48": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_MIMRXRDATA48",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX4_R_1"
        },
        "PCIE_TOP.PCIE_IMUX4_R_2->PCIE_TOP_MIMRXRDATA44": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_MIMRXRDATA44",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX4_R_2"
        },
        "PCIE_TOP.PCIE_IMUX4_R_3->PCIE_TOP_MIMRXRDATA40": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_MIMRXRDATA40",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX4_R_3"
        },
        "PCIE_TOP.PCIE_IMUX4_R_4->PCIE_TOP_TRNTD24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_TRNTD24",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX4_R_4"
        },
        "PCIE_TOP.PCIE_IMUX5_L_0->PCIE_TOP_CFGERRTLPCPLHEADER27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_CFGERRTLPCPLHEADER27",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX5_L_0"
        },
        "PCIE_TOP.PCIE_IMUX5_L_1->PCIE_TOP_CFGERRTLPCPLHEADER31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_CFGERRTLPCPLHEADER31",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX5_L_1"
        },
        "PCIE_TOP.PCIE_IMUX5_L_2->PCIE_TOP_CFGERRTLPCPLHEADER35": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_CFGERRTLPCPLHEADER35",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX5_L_2"
        },
        "PCIE_TOP.PCIE_IMUX5_L_3->PCIE_TOP_CFGERRTLPCPLHEADER39": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_CFGERRTLPCPLHEADER39",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX5_L_3"
        },
        "PCIE_TOP.PCIE_IMUX5_L_4->PCIE_TOP_CFGERRTLPCPLHEADER43": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_CFGERRTLPCPLHEADER43",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX5_L_4"
        },
        "PCIE_TOP.PCIE_IMUX5_R_0->PCIE_TOP_MIMRXRDATA53": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_MIMRXRDATA53",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX5_R_0"
        },
        "PCIE_TOP.PCIE_IMUX5_R_1->PCIE_TOP_MIMRXRDATA49": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_MIMRXRDATA49",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX5_R_1"
        },
        "PCIE_TOP.PCIE_IMUX5_R_2->PCIE_TOP_MIMRXRDATA45": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_MIMRXRDATA45",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX5_R_2"
        },
        "PCIE_TOP.PCIE_IMUX5_R_3->PCIE_TOP_MIMRXRDATA41": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_MIMRXRDATA41",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX5_R_3"
        },
        "PCIE_TOP.PCIE_IMUX5_R_4->PCIE_TOP_TRNTD25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_TRNTD25",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX5_R_4"
        },
        "PCIE_TOP.PCIE_IMUX6_L_0->PCIE_TOP_CFGERRTLPCPLHEADER28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_CFGERRTLPCPLHEADER28",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX6_L_0"
        },
        "PCIE_TOP.PCIE_IMUX6_L_1->PCIE_TOP_CFGERRTLPCPLHEADER32": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_CFGERRTLPCPLHEADER32",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX6_L_1"
        },
        "PCIE_TOP.PCIE_IMUX6_L_2->PCIE_TOP_CFGERRTLPCPLHEADER36": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_CFGERRTLPCPLHEADER36",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX6_L_2"
        },
        "PCIE_TOP.PCIE_IMUX6_L_3->PCIE_TOP_CFGERRTLPCPLHEADER40": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_CFGERRTLPCPLHEADER40",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX6_L_3"
        },
        "PCIE_TOP.PCIE_IMUX6_L_4->PCIE_TOP_CFGERRTLPCPLHEADER44": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_CFGERRTLPCPLHEADER44",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX6_L_4"
        },
        "PCIE_TOP.PCIE_IMUX6_R_0->PCIE_TOP_MIMRXRDATA54": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_MIMRXRDATA54",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX6_R_0"
        },
        "PCIE_TOP.PCIE_IMUX6_R_1->PCIE_TOP_MIMRXRDATA50": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_MIMRXRDATA50",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX6_R_1"
        },
        "PCIE_TOP.PCIE_IMUX6_R_2->PCIE_TOP_MIMRXRDATA46": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_MIMRXRDATA46",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX6_R_2"
        },
        "PCIE_TOP.PCIE_IMUX6_R_3->PCIE_TOP_MIMRXRDATA42": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_MIMRXRDATA42",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX6_R_3"
        },
        "PCIE_TOP.PCIE_IMUX6_R_4->PCIE_TOP_TRNTD26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_TRNTD26",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX6_R_4"
        },
        "PCIE_TOP.PCIE_IMUX7_L_0->PCIE_TOP_CFGERRTLPCPLHEADER29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_CFGERRTLPCPLHEADER29",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX7_L_0"
        },
        "PCIE_TOP.PCIE_IMUX7_L_1->PCIE_TOP_CFGERRTLPCPLHEADER33": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_CFGERRTLPCPLHEADER33",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX7_L_1"
        },
        "PCIE_TOP.PCIE_IMUX7_L_2->PCIE_TOP_CFGERRTLPCPLHEADER37": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_CFGERRTLPCPLHEADER37",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX7_L_2"
        },
        "PCIE_TOP.PCIE_IMUX7_L_3->PCIE_TOP_CFGERRTLPCPLHEADER41": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_CFGERRTLPCPLHEADER41",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX7_L_3"
        },
        "PCIE_TOP.PCIE_IMUX7_L_4->PCIE_TOP_CFGERRTLPCPLHEADER45": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_CFGERRTLPCPLHEADER45",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX7_L_4"
        },
        "PCIE_TOP.PCIE_IMUX7_R_0->PCIE_TOP_MIMRXRDATA55": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_MIMRXRDATA55",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX7_R_0"
        },
        "PCIE_TOP.PCIE_IMUX7_R_1->PCIE_TOP_MIMRXRDATA51": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_MIMRXRDATA51",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX7_R_1"
        },
        "PCIE_TOP.PCIE_IMUX7_R_2->PCIE_TOP_MIMRXRDATA47": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_MIMRXRDATA47",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX7_R_2"
        },
        "PCIE_TOP.PCIE_IMUX7_R_3->PCIE_TOP_MIMRXRDATA43": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_MIMRXRDATA43",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX7_R_3"
        },
        "PCIE_TOP.PCIE_IMUX7_R_4->PCIE_TOP_TRNTD27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_TRNTD27",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX7_R_4"
        },
        "PCIE_TOP.PCIE_IMUX8_L_0->PCIE_TOP_CFGDSN57": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_CFGDSN57",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX8_L_0"
        },
        "PCIE_TOP.PCIE_IMUX8_L_1->PCIE_TOP_CFGDSN61": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_CFGDSN61",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX8_L_1"
        },
        "PCIE_TOP.PCIE_IMUX8_L_2->PCIE_TOP_CFGDEVID1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_CFGDEVID1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX8_L_2"
        },
        "PCIE_TOP.PCIE_IMUX8_L_3->PCIE_TOP_CFGDEVID5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_CFGDEVID5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX8_L_3"
        },
        "PCIE_TOP.PCIE_IMUX8_L_4->PCIE_TOP_CFGDEVID9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_CFGDEVID9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX8_L_4"
        },
        "PCIE_TOP.PCIE_IMUX8_R_0->PCIE_TOP_TRNTD8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_TRNTD8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX8_R_0"
        },
        "PCIE_TOP.PCIE_IMUX8_R_1->PCIE_TOP_TRNTD12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_TRNTD12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX8_R_1"
        },
        "PCIE_TOP.PCIE_IMUX8_R_2->PCIE_TOP_TRNTD16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_TRNTD16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX8_R_2"
        },
        "PCIE_TOP.PCIE_IMUX8_R_3->PCIE_TOP_TRNTD20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_TRNTD20",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX8_R_3"
        },
        "PCIE_TOP.PCIE_IMUX8_R_4->PCIE_TOP_PL2DIRECTEDLSTATE1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_PL2DIRECTEDLSTATE1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX8_R_4"
        },
        "PCIE_TOP.PCIE_IMUX9_L_0->PCIE_TOP_CFGDSN58": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_CFGDSN58",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX9_L_0"
        },
        "PCIE_TOP.PCIE_IMUX9_L_1->PCIE_TOP_CFGDSN62": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_CFGDSN62",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX9_L_1"
        },
        "PCIE_TOP.PCIE_IMUX9_L_2->PCIE_TOP_CFGDEVID2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_CFGDEVID2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX9_L_2"
        },
        "PCIE_TOP.PCIE_IMUX9_L_3->PCIE_TOP_CFGDEVID6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_CFGDEVID6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX9_L_3"
        },
        "PCIE_TOP.PCIE_IMUX9_L_4->PCIE_TOP_CFGDEVID10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_CFGDEVID10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX9_L_4"
        },
        "PCIE_TOP.PCIE_IMUX9_R_0->PCIE_TOP_TRNTD9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_TRNTD9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX9_R_0"
        },
        "PCIE_TOP.PCIE_IMUX9_R_1->PCIE_TOP_TRNTD13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_TRNTD13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX9_R_1"
        },
        "PCIE_TOP.PCIE_IMUX9_R_2->PCIE_TOP_TRNTD17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_TRNTD17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX9_R_2"
        },
        "PCIE_TOP.PCIE_IMUX9_R_3->PCIE_TOP_TRNTD21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_TRNTD21",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX9_R_3"
        },
        "PCIE_TOP.PCIE_IMUX9_R_4->PCIE_TOP_PL2DIRECTEDLSTATE2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_PL2DIRECTEDLSTATE2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX9_R_4"
        },
        "PCIE_TOP.PCIE_IMUX10_L_0->PCIE_TOP_CFGDSN59": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_CFGDSN59",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX10_L_0"
        },
        "PCIE_TOP.PCIE_IMUX10_L_1->PCIE_TOP_CFGDSN63": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_CFGDSN63",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX10_L_1"
        },
        "PCIE_TOP.PCIE_IMUX10_L_2->PCIE_TOP_CFGDEVID3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_CFGDEVID3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX10_L_2"
        },
        "PCIE_TOP.PCIE_IMUX10_L_3->PCIE_TOP_CFGDEVID7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_CFGDEVID7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX10_L_3"
        },
        "PCIE_TOP.PCIE_IMUX10_L_4->PCIE_TOP_CFGDEVID11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_CFGDEVID11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX10_L_4"
        },
        "PCIE_TOP.PCIE_IMUX10_R_0->PCIE_TOP_TRNTD10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_TRNTD10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX10_R_0"
        },
        "PCIE_TOP.PCIE_IMUX10_R_1->PCIE_TOP_TRNTD14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_TRNTD14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX10_R_1"
        },
        "PCIE_TOP.PCIE_IMUX10_R_2->PCIE_TOP_TRNTD18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_TRNTD18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX10_R_2"
        },
        "PCIE_TOP.PCIE_IMUX10_R_3->PCIE_TOP_TRNTD22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_TRNTD22",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX10_R_3"
        },
        "PCIE_TOP.PCIE_IMUX10_R_4->PCIE_TOP_PL2DIRECTEDLSTATE3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_PL2DIRECTEDLSTATE3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX10_R_4"
        },
        "PCIE_TOP.PCIE_IMUX11_L_0->PCIE_TOP_CFGDSN60": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_CFGDSN60",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX11_L_0"
        },
        "PCIE_TOP.PCIE_IMUX11_L_1->PCIE_TOP_CFGDEVID0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_CFGDEVID0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX11_L_1"
        },
        "PCIE_TOP.PCIE_IMUX11_L_2->PCIE_TOP_CFGDEVID4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_CFGDEVID4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX11_L_2"
        },
        "PCIE_TOP.PCIE_IMUX11_L_3->PCIE_TOP_CFGDEVID8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_CFGDEVID8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX11_L_3"
        },
        "PCIE_TOP.PCIE_IMUX11_L_4->PCIE_TOP_CFGDEVID12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_CFGDEVID12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX11_L_4"
        },
        "PCIE_TOP.PCIE_IMUX11_R_0->PCIE_TOP_TRNTD11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_TRNTD11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX11_R_0"
        },
        "PCIE_TOP.PCIE_IMUX11_R_1->PCIE_TOP_TRNTD15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_TRNTD15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX11_R_1"
        },
        "PCIE_TOP.PCIE_IMUX11_R_2->PCIE_TOP_TRNTD19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_TRNTD19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX11_R_2"
        },
        "PCIE_TOP.PCIE_IMUX11_R_3->PCIE_TOP_TRNTD23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_TRNTD23",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX11_R_3"
        },
        "PCIE_TOP.PCIE_IMUX11_R_4->PCIE_TOP_PL2DIRECTEDLSTATE4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_PL2DIRECTEDLSTATE4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX11_R_4"
        },
        "PCIE_TOP.PCIE_IMUX12_L_0->PCIE_TOP_DRPADDR7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_DRPADDR7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX12_L_0"
        },
        "PCIE_TOP.PCIE_IMUX12_L_1->PCIE_TOP_DRPDI0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_DRPDI0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX12_L_1"
        },
        "PCIE_TOP.PCIE_IMUX12_L_2->PCIE_TOP_DRPDI4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_DRPDI4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX12_L_2"
        },
        "PCIE_TOP.PCIE_IMUX12_L_3->PCIE_TOP_DRPDI8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_DRPDI8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX12_L_3"
        },
        "PCIE_TOP.PCIE_IMUX12_L_4->PCIE_TOP_DRPDI12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_DRPDI12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX12_L_4"
        },
        "PCIE_TOP.PCIE_IMUX12_R_0->PCIE_TOP_TRNTD40": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_TRNTD40",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX12_R_0"
        },
        "PCIE_TOP.PCIE_IMUX12_R_1->PCIE_TOP_TRNTD36": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_TRNTD36",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX12_R_1"
        },
        "PCIE_TOP.PCIE_IMUX12_R_2->PCIE_TOP_TRNTD32": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_TRNTD32",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX12_R_2"
        },
        "PCIE_TOP.PCIE_IMUX12_R_3->PCIE_TOP_TRNTD28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_TRNTD28",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX12_R_3"
        },
        "PCIE_TOP.PCIE_IMUX13_L_0->PCIE_TOP_DRPADDR8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_DRPADDR8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX13_L_0"
        },
        "PCIE_TOP.PCIE_IMUX13_L_1->PCIE_TOP_DRPDI1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_DRPDI1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX13_L_1"
        },
        "PCIE_TOP.PCIE_IMUX13_L_2->PCIE_TOP_DRPDI5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_DRPDI5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX13_L_2"
        },
        "PCIE_TOP.PCIE_IMUX13_L_3->PCIE_TOP_DRPDI9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_DRPDI9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX13_L_3"
        },
        "PCIE_TOP.PCIE_IMUX13_L_4->PCIE_TOP_DRPDI13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_DRPDI13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX13_L_4"
        },
        "PCIE_TOP.PCIE_IMUX13_R_0->PCIE_TOP_TRNTD41": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_TRNTD41",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX13_R_0"
        },
        "PCIE_TOP.PCIE_IMUX13_R_1->PCIE_TOP_TRNTD37": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_TRNTD37",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX13_R_1"
        },
        "PCIE_TOP.PCIE_IMUX13_R_2->PCIE_TOP_TRNTD33": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_TRNTD33",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX13_R_2"
        },
        "PCIE_TOP.PCIE_IMUX13_R_3->PCIE_TOP_TRNTD29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_TRNTD29",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX13_R_3"
        },
        "PCIE_TOP.PCIE_IMUX13_R_4->PCIE_TOP_CFGERRAERHEADERLOG6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_CFGERRAERHEADERLOG6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX13_R_4"
        },
        "PCIE_TOP.PCIE_IMUX14_L_1->PCIE_TOP_DRPDI2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_DRPDI2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX14_L_1"
        },
        "PCIE_TOP.PCIE_IMUX14_L_2->PCIE_TOP_DRPDI6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_DRPDI6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX14_L_2"
        },
        "PCIE_TOP.PCIE_IMUX14_L_3->PCIE_TOP_DRPDI10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_DRPDI10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX14_L_3"
        },
        "PCIE_TOP.PCIE_IMUX14_L_4->PCIE_TOP_DRPDI14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_DRPDI14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX14_L_4"
        },
        "PCIE_TOP.PCIE_IMUX14_R_1->PCIE_TOP_TRNTD38": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_TRNTD38",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX14_R_1"
        },
        "PCIE_TOP.PCIE_IMUX14_R_2->PCIE_TOP_TRNTD34": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_TRNTD34",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX14_R_2"
        },
        "PCIE_TOP.PCIE_IMUX14_R_3->PCIE_TOP_TRNTD30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_TRNTD30",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX14_R_3"
        },
        "PCIE_TOP.PCIE_IMUX14_R_4->PCIE_TOP_CFGERRAERHEADERLOG7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_CFGERRAERHEADERLOG7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX14_R_4"
        },
        "PCIE_TOP.PCIE_IMUX15_L_1->PCIE_TOP_DRPDI3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_DRPDI3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX15_L_1"
        },
        "PCIE_TOP.PCIE_IMUX15_L_2->PCIE_TOP_DRPDI7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_DRPDI7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX15_L_2"
        },
        "PCIE_TOP.PCIE_IMUX15_L_3->PCIE_TOP_DRPDI11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_DRPDI11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX15_L_3"
        },
        "PCIE_TOP.PCIE_IMUX15_L_4->PCIE_TOP_DRPDI15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_DRPDI15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX15_L_4"
        },
        "PCIE_TOP.PCIE_IMUX15_R_1->PCIE_TOP_TRNTD39": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_TRNTD39",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX15_R_1"
        },
        "PCIE_TOP.PCIE_IMUX15_R_2->PCIE_TOP_TRNTD35": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_TRNTD35",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX15_R_2"
        },
        "PCIE_TOP.PCIE_IMUX15_R_3->PCIE_TOP_TRNTD31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_TRNTD31",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX15_R_3"
        },
        "PCIE_TOP.PCIE_IMUX15_R_4->PCIE_TOP_CFGERRAERHEADERLOG8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_CFGERRAERHEADERLOG8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX15_R_4"
        },
        "PCIE_TOP.PCIE_IMUX16_L_1->PCIE_TOP_PIPERX0CHARISK0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_PIPERX0CHARISK0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX16_L_1"
        },
        "PCIE_TOP.PCIE_IMUX16_R_1->PCIE_TOP_PIPERX4CHARISK0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_PIPERX4CHARISK0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX16_R_1"
        },
        "PCIE_TOP.PCIE_IMUX16_R_3->PCIE_TOP_LL2SUSPENDNOW": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_LL2SUSPENDNOW",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX16_R_3"
        },
        "PCIE_TOP.PCIE_IMUX16_R_4->PCIE_TOP_CFGERRAERHEADERLOG9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_CFGERRAERHEADERLOG9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX16_R_4"
        },
        "PCIE_TOP.PCIE_IMUX17_R_2->PCIE_TOP_CFGERRLOCKEDN": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_CFGERRLOCKEDN",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX17_R_2"
        },
        "PCIE_TOP.PCIE_IMUX17_R_3->PCIE_TOP_TL2PPMSUSPENDREQ": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_TL2PPMSUSPENDREQ",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX17_R_3"
        },
        "PCIE_TOP.PCIE_IMUX17_R_4->PCIE_TOP_CFGERRTLPCPLHEADER46": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_CFGERRTLPCPLHEADER46",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX17_R_4"
        },
        "PCIE_TOP.PCIE_IMUX18_R_2->PCIE_TOP_CFGERRNORECOVERYN": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_CFGERRNORECOVERYN",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX18_R_2"
        },
        "PCIE_TOP.PCIE_IMUX18_R_3->PCIE_TOP_TL2ASPMSUSPENDCREDITCHECK": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_TL2ASPMSUSPENDCREDITCHECK",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX18_R_3"
        },
        "PCIE_TOP.PCIE_IMUX18_R_4->PCIE_TOP_CFGERRTLPCPLHEADER47": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_CFGERRTLPCPLHEADER47",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX18_R_4"
        },
        "PCIE_TOP.PCIE_IMUX19_R_2->PCIE_TOP_CFGERRAERHEADERLOG0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_CFGERRAERHEADERLOG0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX19_R_2"
        },
        "PCIE_TOP.PCIE_IMUX19_R_4->PCIE_TOP_CFGINTERRUPTN": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_CFGINTERRUPTN",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX19_R_4"
        },
        "PCIE_TOP.PCIE_IMUX20_R_2->PCIE_TOP_CFGERRAERHEADERLOG1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_CFGERRAERHEADERLOG1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX20_R_2"
        },
        "PCIE_TOP.PCIE_IMUX20_R_3->PCIE_TOP_CFGERRAERHEADERLOG2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_CFGERRAERHEADERLOG2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX20_R_3"
        },
        "PCIE_TOP.PCIE_IMUX20_R_4->PCIE_TOP_CFGINTERRUPTDI0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_CFGINTERRUPTDI0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX20_R_4"
        },
        "PCIE_TOP.PCIE_IMUX21_R_2->PCIE_TOP_CFGERRAERHEADERLOG11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_CFGERRAERHEADERLOG11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX21_R_2"
        },
        "PCIE_TOP.PCIE_IMUX21_R_3->PCIE_TOP_CFGERRAERHEADERLOG3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_CFGERRAERHEADERLOG3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX21_R_3"
        },
        "PCIE_TOP.PCIE_IMUX21_R_4->PCIE_TOP_CFGDEVID13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_CFGDEVID13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX21_R_4"
        },
        "PCIE_TOP.PCIE_IMUX22_R_3->PCIE_TOP_CFGERRAERHEADERLOG4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_CFGERRAERHEADERLOG4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX22_R_3"
        },
        "PCIE_TOP.PCIE_IMUX22_R_4->PCIE_TOP_CFGDEVID14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_CFGDEVID14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX22_R_4"
        },
        "PCIE_TOP.PCIE_IMUX23_R_3->PCIE_TOP_CFGERRAERHEADERLOG5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_CFGERRAERHEADERLOG5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX23_R_3"
        },
        "PCIE_TOP.PCIE_IMUX23_R_4->PCIE_TOP_CFGDEVID15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_CFGDEVID15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX23_R_4"
        },
        "PCIE_TOP.PCIE_IMUX24_R_3->PCIE_TOP_CFGERRAERHEADERLOG10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_CFGERRAERHEADERLOG10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX24_R_3"
        },
        "PCIE_TOP.PCIE_IMUX24_R_4->PCIE_TOP_CFGVENDID0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_CFGVENDID0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX24_R_4"
        },
        "PCIE_TOP.PCIE_IMUX25_R_4->PCIE_TOP_DBGMODE0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_DBGMODE0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX25_R_4"
        },
        "PCIE_TOP.PCIE_IMUX32_L_1->PCIE_TOP_PIPERX0DATA3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_PIPERX0DATA3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX32_L_1"
        },
        "PCIE_TOP.PCIE_IMUX32_R_1->PCIE_TOP_PIPERX4DATA3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_PIPERX4DATA3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX32_R_1"
        },
        "PCIE_TOP.PCIE_IMUX33_L_0->PCIE_TOP_PIPERX0CHANISALIGNED": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_PIPERX0CHANISALIGNED",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX33_L_0"
        },
        "PCIE_TOP.PCIE_IMUX33_L_1->PCIE_TOP_PIPERX0DATA2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_PIPERX0DATA2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX33_L_1"
        },
        "PCIE_TOP.PCIE_IMUX33_R_0->PCIE_TOP_PIPERX4CHANISALIGNED": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_PIPERX4CHANISALIGNED",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX33_R_0"
        },
        "PCIE_TOP.PCIE_IMUX33_R_1->PCIE_TOP_PIPERX4DATA2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_PIPERX4DATA2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX33_R_1"
        },
        "PCIE_TOP.PCIE_IMUX34_L_0->PCIE_TOP_PIPERX0DATA7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_PIPERX0DATA7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX34_L_0"
        },
        "PCIE_TOP.PCIE_IMUX34_R_0->PCIE_TOP_PIPERX4DATA7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_PIPERX4DATA7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX34_R_0"
        },
        "PCIE_TOP.PCIE_IMUX35_L_0->PCIE_TOP_PIPERX0DATA6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_PIPERX0DATA6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX35_L_0"
        },
        "PCIE_TOP.PCIE_IMUX35_R_0->PCIE_TOP_PIPERX4DATA6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_PIPERX4DATA6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX35_R_0"
        },
        "PCIE_TOP.PCIE_IMUX36_L_0->PCIE_TOP_PIPERX0VALID": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_PIPERX0VALID",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX36_L_0"
        },
        "PCIE_TOP.PCIE_IMUX36_L_1->PCIE_TOP_PIPERX0DATA1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_PIPERX0DATA1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX36_L_1"
        },
        "PCIE_TOP.PCIE_IMUX36_R_0->PCIE_TOP_PIPERX4VALID": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_PIPERX4VALID",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX36_R_0"
        },
        "PCIE_TOP.PCIE_IMUX36_R_1->PCIE_TOP_PIPERX4DATA1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_PIPERX4DATA1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX36_R_1"
        },
        "PCIE_TOP.PCIE_IMUX37_L_0->PCIE_TOP_PIPERX0PHYSTATUS": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_PIPERX0PHYSTATUS",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX37_L_0"
        },
        "PCIE_TOP.PCIE_IMUX37_L_1->PCIE_TOP_PIPERX0DATA0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_PIPERX0DATA0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX37_L_1"
        },
        "PCIE_TOP.PCIE_IMUX37_R_0->PCIE_TOP_PIPERX4PHYSTATUS": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_PIPERX4PHYSTATUS",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX37_R_0"
        },
        "PCIE_TOP.PCIE_IMUX37_R_1->PCIE_TOP_PIPERX4DATA0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_PIPERX4DATA0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX37_R_1"
        },
        "PCIE_TOP.PCIE_IMUX38_L_0->PCIE_TOP_PIPERX0DATA5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_PIPERX0DATA5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX38_L_0"
        },
        "PCIE_TOP.PCIE_IMUX38_R_0->PCIE_TOP_PIPERX4DATA5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_PIPERX4DATA5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX38_R_0"
        },
        "PCIE_TOP.PCIE_IMUX39_L_0->PCIE_TOP_PIPERX0DATA4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_PIPERX0DATA4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX39_L_0"
        },
        "PCIE_TOP.PCIE_IMUX39_R_0->PCIE_TOP_PIPERX4DATA4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_TOP_PIPERX4DATA4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_IMUX39_R_0"
        },
        "PCIE_TOP.PCIE_TOP_CFGAERROOTERRCORRERRRECEIVED->PCIE_LOGIC_OUTS_B21_L_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B21_L_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_CFGAERROOTERRCORRERRRECEIVED"
        },
        "PCIE_TOP.PCIE_TOP_CFGAERROOTERRFATALERRRECEIVED->PCIE_LOGIC_OUTS_B16_L_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B16_L_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_CFGAERROOTERRFATALERRRECEIVED"
        },
        "PCIE_TOP.PCIE_TOP_CFGAERROOTERRFATALERRREPORTINGEN->PCIE_LOGIC_OUTS_B20_L_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B20_L_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_CFGAERROOTERRFATALERRREPORTINGEN"
        },
        "PCIE_TOP.PCIE_TOP_CFGAERROOTERRNONFATALERRRECEIVED->PCIE_LOGIC_OUTS_B22_L_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B22_L_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_CFGAERROOTERRNONFATALERRRECEIVED"
        },
        "PCIE_TOP.PCIE_TOP_CFGAERROOTERRNONFATALERRREPORTINGEN->PCIE_LOGIC_OUTS_B19_L_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B19_L_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_CFGAERROOTERRNONFATALERRREPORTINGEN"
        },
        "PCIE_TOP.PCIE_TOP_CFGCOMMANDBUSMASTERENABLE->PCIE_LOGIC_OUTS_B20_R_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B20_R_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_CFGCOMMANDBUSMASTERENABLE"
        },
        "PCIE_TOP.PCIE_TOP_CFGCOMMANDINTERRUPTDISABLE->PCIE_LOGIC_OUTS_B21_R_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B21_R_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_CFGCOMMANDINTERRUPTDISABLE"
        },
        "PCIE_TOP.PCIE_TOP_CFGCOMMANDIOENABLE->PCIE_LOGIC_OUTS_B11_L_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B11_L_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_CFGCOMMANDIOENABLE"
        },
        "PCIE_TOP.PCIE_TOP_CFGCOMMANDMEMENABLE->PCIE_LOGIC_OUTS_B17_R_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B17_R_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_CFGCOMMANDMEMENABLE"
        },
        "PCIE_TOP.PCIE_TOP_CFGDEVCONTROL2ARIFORWARDEN->PCIE_LOGIC_OUTS_B15_L_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B15_L_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_CFGDEVCONTROL2ARIFORWARDEN"
        },
        "PCIE_TOP.PCIE_TOP_CFGDEVCONTROL2ATOMICEGRESSBLOCK->PCIE_LOGIC_OUTS_B13_L_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B13_L_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_CFGDEVCONTROL2ATOMICEGRESSBLOCK"
        },
        "PCIE_TOP.PCIE_TOP_CFGDEVCONTROL2ATOMICREQUESTEREN->PCIE_LOGIC_OUTS_B12_L_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B12_L_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_CFGDEVCONTROL2ATOMICREQUESTEREN"
        },
        "PCIE_TOP.PCIE_TOP_CFGDEVCONTROL2CPLTIMEOUTDIS->PCIE_LOGIC_OUTS_B14_L_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B14_L_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_CFGDEVCONTROL2CPLTIMEOUTDIS"
        },
        "PCIE_TOP.PCIE_TOP_CFGDEVCONTROL2CPLTIMEOUTVAL0->PCIE_LOGIC_OUTS_B14_L_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B14_L_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_CFGDEVCONTROL2CPLTIMEOUTVAL0"
        },
        "PCIE_TOP.PCIE_TOP_CFGDEVCONTROL2CPLTIMEOUTVAL1->PCIE_LOGIC_OUTS_B15_L_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B15_L_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_CFGDEVCONTROL2CPLTIMEOUTVAL1"
        },
        "PCIE_TOP.PCIE_TOP_CFGDEVCONTROL2CPLTIMEOUTVAL2->PCIE_LOGIC_OUTS_B12_L_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B12_L_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_CFGDEVCONTROL2CPLTIMEOUTVAL2"
        },
        "PCIE_TOP.PCIE_TOP_CFGDEVCONTROL2CPLTIMEOUTVAL3->PCIE_LOGIC_OUTS_B13_L_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B13_L_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_CFGDEVCONTROL2CPLTIMEOUTVAL3"
        },
        "PCIE_TOP.PCIE_TOP_CFGDEVCONTROL2IDOCPLEN->PCIE_LOGIC_OUTS_B15_L_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B15_L_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_CFGDEVCONTROL2IDOCPLEN"
        },
        "PCIE_TOP.PCIE_TOP_CFGDEVCONTROL2IDOREQEN->PCIE_LOGIC_OUTS_B14_L_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B14_L_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_CFGDEVCONTROL2IDOREQEN"
        },
        "PCIE_TOP.PCIE_TOP_CFGDEVCONTROL2LTREN->PCIE_LOGIC_OUTS_B23_R_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B23_R_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_CFGDEVCONTROL2LTREN"
        },
        "PCIE_TOP.PCIE_TOP_CFGLINKCONTROLASPMCONTROL1->PCIE_LOGIC_OUTS_B13_L_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B13_L_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_CFGLINKCONTROLASPMCONTROL1"
        },
        "PCIE_TOP.PCIE_TOP_CFGLINKCONTROLAUTOBANDWIDTHINTEN->PCIE_LOGIC_OUTS_B13_L_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B13_L_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_CFGLINKCONTROLAUTOBANDWIDTHINTEN"
        },
        "PCIE_TOP.PCIE_TOP_CFGLINKCONTROLBANDWIDTHINTEN->PCIE_LOGIC_OUTS_B12_L_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B12_L_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_CFGLINKCONTROLBANDWIDTHINTEN"
        },
        "PCIE_TOP.PCIE_TOP_CFGLINKCONTROLCLOCKPMEN->PCIE_LOGIC_OUTS_B14_L_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B14_L_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_CFGLINKCONTROLCLOCKPMEN"
        },
        "PCIE_TOP.PCIE_TOP_CFGLINKCONTROLCOMMONCLOCK->PCIE_LOGIC_OUTS_B12_L_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B12_L_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_CFGLINKCONTROLCOMMONCLOCK"
        },
        "PCIE_TOP.PCIE_TOP_CFGLINKCONTROLEXTENDEDSYNC->PCIE_LOGIC_OUTS_B13_L_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B13_L_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_CFGLINKCONTROLEXTENDEDSYNC"
        },
        "PCIE_TOP.PCIE_TOP_CFGLINKCONTROLHWAUTOWIDTHDIS->PCIE_LOGIC_OUTS_B15_L_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B15_L_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_CFGLINKCONTROLHWAUTOWIDTHDIS"
        },
        "PCIE_TOP.PCIE_TOP_CFGLINKCONTROLLINKDISABLE->PCIE_LOGIC_OUTS_B15_L_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B15_L_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_CFGLINKCONTROLLINKDISABLE"
        },
        "PCIE_TOP.PCIE_TOP_CFGLINKCONTROLRCB->PCIE_LOGIC_OUTS_B14_L_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B14_L_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_CFGLINKCONTROLRCB"
        },
        "PCIE_TOP.PCIE_TOP_CFGLINKCONTROLRETRAINLINK->PCIE_LOGIC_OUTS_B17_L_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B17_L_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_CFGLINKCONTROLRETRAINLINK"
        },
        "PCIE_TOP.PCIE_TOP_CFGMGMTDO16->PCIE_LOGIC_OUTS_B21_R_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B21_R_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_CFGMGMTDO16"
        },
        "PCIE_TOP.PCIE_TOP_CFGMGMTDO17->PCIE_LOGIC_OUTS_B16_R_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B16_R_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_CFGMGMTDO17"
        },
        "PCIE_TOP.PCIE_TOP_CFGMGMTDO18->PCIE_LOGIC_OUTS_B17_R_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B17_R_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_CFGMGMTDO18"
        },
        "PCIE_TOP.PCIE_TOP_CFGMGMTDO19->PCIE_LOGIC_OUTS_B19_R_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B19_R_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_CFGMGMTDO19"
        },
        "PCIE_TOP.PCIE_TOP_CFGMGMTDO20->PCIE_LOGIC_OUTS_B11_R_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B11_R_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_CFGMGMTDO20"
        },
        "PCIE_TOP.PCIE_TOP_CFGMGMTDO21->PCIE_LOGIC_OUTS_B12_R_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B12_R_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_CFGMGMTDO21"
        },
        "PCIE_TOP.PCIE_TOP_CFGMGMTDO22->PCIE_LOGIC_OUTS_B13_R_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B13_R_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_CFGMGMTDO22"
        },
        "PCIE_TOP.PCIE_TOP_CFGMGMTDO23->PCIE_LOGIC_OUTS_B15_R_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B15_R_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_CFGMGMTDO23"
        },
        "PCIE_TOP.PCIE_TOP_CFGMGMTDO24->PCIE_LOGIC_OUTS_B13_R_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B13_R_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_CFGMGMTDO24"
        },
        "PCIE_TOP.PCIE_TOP_CFGMGMTDO25->PCIE_LOGIC_OUTS_B14_R_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B14_R_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_CFGMGMTDO25"
        },
        "PCIE_TOP.PCIE_TOP_CFGMGMTDO26->PCIE_LOGIC_OUTS_B15_R_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B15_R_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_CFGMGMTDO26"
        },
        "PCIE_TOP.PCIE_TOP_CFGMGMTDO27->PCIE_LOGIC_OUTS_B16_R_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B16_R_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_CFGMGMTDO27"
        },
        "PCIE_TOP.PCIE_TOP_CFGMGMTDO28->PCIE_LOGIC_OUTS_B16_R_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B16_R_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_CFGMGMTDO28"
        },
        "PCIE_TOP.PCIE_TOP_CFGMGMTDO29->PCIE_LOGIC_OUTS_B17_R_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B17_R_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_CFGMGMTDO29"
        },
        "PCIE_TOP.PCIE_TOP_CFGMGMTDO30->PCIE_LOGIC_OUTS_B18_R_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B18_R_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_CFGMGMTDO30"
        },
        "PCIE_TOP.PCIE_TOP_CFGPCIELINKSTATE1->PCIE_LOGIC_OUTS_B9_L_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B9_L_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_CFGPCIELINKSTATE1"
        },
        "PCIE_TOP.PCIE_TOP_CFGPCIELINKSTATE2->PCIE_LOGIC_OUTS_B10_L_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B10_L_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_CFGPCIELINKSTATE2"
        },
        "PCIE_TOP.PCIE_TOP_CFGPMCSRPMEEN->PCIE_LOGIC_OUTS_B8_L_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B8_L_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_CFGPMCSRPMEEN"
        },
        "PCIE_TOP.PCIE_TOP_CFGPMCSRPMESTATUS->PCIE_LOGIC_OUTS_B9_L_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B9_L_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_CFGPMCSRPMESTATUS"
        },
        "PCIE_TOP.PCIE_TOP_CFGPMCSRPOWERSTATE0->PCIE_LOGIC_OUTS_B10_L_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B10_L_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_CFGPMCSRPOWERSTATE0"
        },
        "PCIE_TOP.PCIE_TOP_CFGPMCSRPOWERSTATE1->PCIE_LOGIC_OUTS_B11_L_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B11_L_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_CFGPMCSRPOWERSTATE1"
        },
        "PCIE_TOP.PCIE_TOP_CFGPMRCVASREQL1N->PCIE_LOGIC_OUTS_B11_L_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B11_L_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_CFGPMRCVASREQL1N"
        },
        "PCIE_TOP.PCIE_TOP_CFGPMRCVENTERL1N->PCIE_LOGIC_OUTS_B12_L_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B12_L_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_CFGPMRCVENTERL1N"
        },
        "PCIE_TOP.PCIE_TOP_CFGPMRCVENTERL23N->PCIE_LOGIC_OUTS_B8_L_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B8_L_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_CFGPMRCVENTERL23N"
        },
        "PCIE_TOP.PCIE_TOP_CFGPMRCVREQACKN->PCIE_LOGIC_OUTS_B9_L_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B9_L_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_CFGPMRCVREQACKN"
        },
        "PCIE_TOP.PCIE_TOP_CFGTRANSACTION->PCIE_LOGIC_OUTS_B10_L_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B10_L_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_CFGTRANSACTION"
        },
        "PCIE_TOP.PCIE_TOP_CFGTRANSACTIONADDR0->PCIE_LOGIC_OUTS_B8_L_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B8_L_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_CFGTRANSACTIONADDR0"
        },
        "PCIE_TOP.PCIE_TOP_CFGTRANSACTIONADDR1->PCIE_LOGIC_OUTS_B9_L_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B9_L_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_CFGTRANSACTIONADDR1"
        },
        "PCIE_TOP.PCIE_TOP_CFGTRANSACTIONADDR2->PCIE_LOGIC_OUTS_B10_L_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B10_L_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_CFGTRANSACTIONADDR2"
        },
        "PCIE_TOP.PCIE_TOP_CFGTRANSACTIONADDR3->PCIE_LOGIC_OUTS_B11_L_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B11_L_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_CFGTRANSACTIONADDR3"
        },
        "PCIE_TOP.PCIE_TOP_CFGTRANSACTIONADDR4->PCIE_LOGIC_OUTS_B8_L_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B8_L_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_CFGTRANSACTIONADDR4"
        },
        "PCIE_TOP.PCIE_TOP_CFGTRANSACTIONADDR5->PCIE_LOGIC_OUTS_B9_L_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B9_L_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_CFGTRANSACTIONADDR5"
        },
        "PCIE_TOP.PCIE_TOP_CFGTRANSACTIONADDR6->PCIE_LOGIC_OUTS_B10_L_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B10_L_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_CFGTRANSACTIONADDR6"
        },
        "PCIE_TOP.PCIE_TOP_CFGTRANSACTIONTYPE->PCIE_LOGIC_OUTS_B11_L_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B11_L_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_CFGTRANSACTIONTYPE"
        },
        "PCIE_TOP.PCIE_TOP_CFGVCTCVCMAP0->PCIE_LOGIC_OUTS_B17_L_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B17_L_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_CFGVCTCVCMAP0"
        },
        "PCIE_TOP.PCIE_TOP_CFGVCTCVCMAP1->PCIE_LOGIC_OUTS_B18_L_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B18_L_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_CFGVCTCVCMAP1"
        },
        "PCIE_TOP.PCIE_TOP_CFGVCTCVCMAP2->PCIE_LOGIC_OUTS_B19_L_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B19_L_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_CFGVCTCVCMAP2"
        },
        "PCIE_TOP.PCIE_TOP_CFGVCTCVCMAP3->PCIE_LOGIC_OUTS_B16_L_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B16_L_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_CFGVCTCVCMAP3"
        },
        "PCIE_TOP.PCIE_TOP_CFGVCTCVCMAP4->PCIE_LOGIC_OUTS_B17_L_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B17_L_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_CFGVCTCVCMAP4"
        },
        "PCIE_TOP.PCIE_TOP_CFGVCTCVCMAP5->PCIE_LOGIC_OUTS_B18_L_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B18_L_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_CFGVCTCVCMAP5"
        },
        "PCIE_TOP.PCIE_TOP_CFGVCTCVCMAP6->PCIE_LOGIC_OUTS_B19_L_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B19_L_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_CFGVCTCVCMAP6"
        },
        "PCIE_TOP.PCIE_TOP_DBGVECA0->PCIE_LOGIC_OUTS_B21_L_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B21_L_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_DBGVECA0"
        },
        "PCIE_TOP.PCIE_TOP_DBGVECA1->PCIE_LOGIC_OUTS_B22_L_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B22_L_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_DBGVECA1"
        },
        "PCIE_TOP.PCIE_TOP_DBGVECA2->PCIE_LOGIC_OUTS_B23_L_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B23_L_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_DBGVECA2"
        },
        "PCIE_TOP.PCIE_TOP_DBGVECA3->PCIE_LOGIC_OUTS_B20_L_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B20_L_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_DBGVECA3"
        },
        "PCIE_TOP.PCIE_TOP_DBGVECA4->PCIE_LOGIC_OUTS_B21_L_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B21_L_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_DBGVECA4"
        },
        "PCIE_TOP.PCIE_TOP_DBGVECA5->PCIE_LOGIC_OUTS_B22_L_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B22_L_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_DBGVECA5"
        },
        "PCIE_TOP.PCIE_TOP_DBGVECA6->PCIE_LOGIC_OUTS_B23_L_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B23_L_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_DBGVECA6"
        },
        "PCIE_TOP.PCIE_TOP_DBGVECA7->PCIE_LOGIC_OUTS_B20_L_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B20_L_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_DBGVECA7"
        },
        "PCIE_TOP.PCIE_TOP_DBGVECA8->PCIE_LOGIC_OUTS_B21_L_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B21_L_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_DBGVECA8"
        },
        "PCIE_TOP.PCIE_TOP_DBGVECA9->PCIE_LOGIC_OUTS_B22_L_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B22_L_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_DBGVECA9"
        },
        "PCIE_TOP.PCIE_TOP_DBGVECA10->PCIE_LOGIC_OUTS_B23_L_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B23_L_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_DBGVECA10"
        },
        "PCIE_TOP.PCIE_TOP_DBGVECA11->PCIE_LOGIC_OUTS_B22_R_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B22_R_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_DBGVECA11"
        },
        "PCIE_TOP.PCIE_TOP_DBGVECA12->PCIE_LOGIC_OUTS_B20_R_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B20_R_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_DBGVECA12"
        },
        "PCIE_TOP.PCIE_TOP_DBGVECA13->PCIE_LOGIC_OUTS_B21_R_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B21_R_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_DBGVECA13"
        },
        "PCIE_TOP.PCIE_TOP_DBGVECA14->PCIE_LOGIC_OUTS_B20_R_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B20_R_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_DBGVECA14"
        },
        "PCIE_TOP.PCIE_TOP_DBGVECA15->PCIE_LOGIC_OUTS_B23_R_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B23_R_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_DBGVECA15"
        },
        "PCIE_TOP.PCIE_TOP_DBGVECA16->PCIE_LOGIC_OUTS_B22_R_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B22_R_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_DBGVECA16"
        },
        "PCIE_TOP.PCIE_TOP_DBGVECA17->PCIE_LOGIC_OUTS_B23_R_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B23_R_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_DBGVECA17"
        },
        "PCIE_TOP.PCIE_TOP_DBGVECA18->PCIE_LOGIC_OUTS_B14_R_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B14_R_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_DBGVECA18"
        },
        "PCIE_TOP.PCIE_TOP_DBGVECA19->PCIE_LOGIC_OUTS_B19_R_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B19_R_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_DBGVECA19"
        },
        "PCIE_TOP.PCIE_TOP_DBGVECA20->PCIE_LOGIC_OUTS_B20_R_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B20_R_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_DBGVECA20"
        },
        "PCIE_TOP.PCIE_TOP_DBGVECA21->PCIE_LOGIC_OUTS_B21_R_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B21_R_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_DBGVECA21"
        },
        "PCIE_TOP.PCIE_TOP_DBGVECB10->PCIE_LOGIC_OUTS_B22_R_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B22_R_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_DBGVECB10"
        },
        "PCIE_TOP.PCIE_TOP_DRPDO0->PCIE_LOGIC_OUTS_B17_L_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B17_L_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_DRPDO0"
        },
        "PCIE_TOP.PCIE_TOP_DRPDO1->PCIE_LOGIC_OUTS_B18_L_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B18_L_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_DRPDO1"
        },
        "PCIE_TOP.PCIE_TOP_DRPDO2->PCIE_LOGIC_OUTS_B19_L_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B19_L_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_DRPDO2"
        },
        "PCIE_TOP.PCIE_TOP_DRPDO3->PCIE_LOGIC_OUTS_B16_L_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B16_L_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_DRPDO3"
        },
        "PCIE_TOP.PCIE_TOP_DRPDO4->PCIE_LOGIC_OUTS_B17_L_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B17_L_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_DRPDO4"
        },
        "PCIE_TOP.PCIE_TOP_DRPDO5->PCIE_LOGIC_OUTS_B18_L_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B18_L_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_DRPDO5"
        },
        "PCIE_TOP.PCIE_TOP_DRPDO6->PCIE_LOGIC_OUTS_B19_L_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B19_L_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_DRPDO6"
        },
        "PCIE_TOP.PCIE_TOP_DRPDO11->PCIE_LOGIC_OUTS_B20_L_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B20_L_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_DRPDO11"
        },
        "PCIE_TOP.PCIE_TOP_DRPDO12->PCIE_LOGIC_OUTS_B21_L_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B21_L_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_DRPDO12"
        },
        "PCIE_TOP.PCIE_TOP_DRPDO13->PCIE_LOGIC_OUTS_B22_L_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B22_L_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_DRPDO13"
        },
        "PCIE_TOP.PCIE_TOP_DRPDO14->PCIE_LOGIC_OUTS_B23_L_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B23_L_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_DRPDO14"
        },
        "PCIE_TOP.PCIE_TOP_DRPDO15->PCIE_LOGIC_OUTS_B20_L_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B20_L_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_DRPDO15"
        },
        "PCIE_TOP.PCIE_TOP_DRPRDY->PCIE_LOGIC_OUTS_B16_L_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B16_L_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_DRPRDY"
        },
        "PCIE_TOP.PCIE_TOP_LL2TFCINIT1SEQ->PCIE_LOGIC_OUTS_B16_R_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B16_R_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_LL2TFCINIT1SEQ"
        },
        "PCIE_TOP.PCIE_TOP_LL2TFCINIT2SEQ->PCIE_LOGIC_OUTS_B20_R_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B20_R_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_LL2TFCINIT2SEQ"
        },
        "PCIE_TOP.PCIE_TOP_MIMRXRADDR0->PCIE_LOGIC_OUTS_B13_R_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B13_R_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_MIMRXRADDR0"
        },
        "PCIE_TOP.PCIE_TOP_MIMRXRADDR1->PCIE_LOGIC_OUTS_B11_R_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B11_R_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_MIMRXRADDR1"
        },
        "PCIE_TOP.PCIE_TOP_MIMRXRADDR2->PCIE_LOGIC_OUTS_B12_R_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B12_R_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_MIMRXRADDR2"
        },
        "PCIE_TOP.PCIE_TOP_MIMRXRADDR4->PCIE_LOGIC_OUTS_B5_R_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B5_R_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_MIMRXRADDR4"
        },
        "PCIE_TOP.PCIE_TOP_MIMRXRADDR8->PCIE_LOGIC_OUTS_B17_R_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B17_R_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_MIMRXRADDR8"
        },
        "PCIE_TOP.PCIE_TOP_MIMRXRADDR9->PCIE_LOGIC_OUTS_B8_R_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B8_R_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_MIMRXRADDR9"
        },
        "PCIE_TOP.PCIE_TOP_MIMRXRADDR10->PCIE_LOGIC_OUTS_B3_R_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B3_R_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_MIMRXRADDR10"
        },
        "PCIE_TOP.PCIE_TOP_MIMRXRADDR11->PCIE_LOGIC_OUTS_B10_R_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B10_R_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_MIMRXRADDR11"
        },
        "PCIE_TOP.PCIE_TOP_MIMRXREN->PCIE_LOGIC_OUTS_B12_R_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B12_R_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_MIMRXREN"
        },
        "PCIE_TOP.PCIE_TOP_MIMRXWADDR1->PCIE_LOGIC_OUTS_B15_R_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B15_R_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_MIMRXWADDR1"
        },
        "PCIE_TOP.PCIE_TOP_MIMRXWADDR2->PCIE_LOGIC_OUTS_B0_R_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B0_R_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_MIMRXWADDR2"
        },
        "PCIE_TOP.PCIE_TOP_MIMRXWADDR5->PCIE_LOGIC_OUTS_B9_R_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B9_R_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_MIMRXWADDR5"
        },
        "PCIE_TOP.PCIE_TOP_MIMRXWADDR12->PCIE_LOGIC_OUTS_B1_R_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B1_R_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_MIMRXWADDR12"
        },
        "PCIE_TOP.PCIE_TOP_MIMRXWDATA0->PCIE_LOGIC_OUTS_B11_R_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B11_R_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_MIMRXWDATA0"
        },
        "PCIE_TOP.PCIE_TOP_MIMRXWDATA1->PCIE_LOGIC_OUTS_B13_R_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B13_R_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_MIMRXWDATA1"
        },
        "PCIE_TOP.PCIE_TOP_MIMRXWDATA2->PCIE_LOGIC_OUTS_B18_R_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B18_R_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_MIMRXWDATA2"
        },
        "PCIE_TOP.PCIE_TOP_MIMRXWDATA3->PCIE_LOGIC_OUTS_B15_R_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B15_R_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_MIMRXWDATA3"
        },
        "PCIE_TOP.PCIE_TOP_MIMRXWDATA4->PCIE_LOGIC_OUTS_B9_R_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B9_R_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_MIMRXWDATA4"
        },
        "PCIE_TOP.PCIE_TOP_MIMRXWDATA5->PCIE_LOGIC_OUTS_B22_R_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B22_R_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_MIMRXWDATA5"
        },
        "PCIE_TOP.PCIE_TOP_MIMRXWDATA6->PCIE_LOGIC_OUTS_B16_R_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B16_R_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_MIMRXWDATA6"
        },
        "PCIE_TOP.PCIE_TOP_MIMRXWDATA7->PCIE_LOGIC_OUTS_B23_R_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B23_R_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_MIMRXWDATA7"
        },
        "PCIE_TOP.PCIE_TOP_MIMRXWDATA8->PCIE_LOGIC_OUTS_B8_R_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B8_R_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_MIMRXWDATA8"
        },
        "PCIE_TOP.PCIE_TOP_MIMRXWDATA9->PCIE_LOGIC_OUTS_B3_R_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B3_R_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_MIMRXWDATA9"
        },
        "PCIE_TOP.PCIE_TOP_MIMRXWDATA10->PCIE_LOGIC_OUTS_B19_R_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B19_R_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_MIMRXWDATA10"
        },
        "PCIE_TOP.PCIE_TOP_MIMRXWDATA11->PCIE_LOGIC_OUTS_B18_R_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B18_R_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_MIMRXWDATA11"
        },
        "PCIE_TOP.PCIE_TOP_MIMRXWDATA12->PCIE_LOGIC_OUTS_B2_R_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B2_R_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_MIMRXWDATA12"
        },
        "PCIE_TOP.PCIE_TOP_MIMRXWDATA13->PCIE_LOGIC_OUTS_B9_R_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B9_R_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_MIMRXWDATA13"
        },
        "PCIE_TOP.PCIE_TOP_MIMRXWDATA15->PCIE_LOGIC_OUTS_B10_R_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B10_R_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_MIMRXWDATA15"
        },
        "PCIE_TOP.PCIE_TOP_MIMRXWDATA17->PCIE_LOGIC_OUTS_B9_R_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B9_R_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_MIMRXWDATA17"
        },
        "PCIE_TOP.PCIE_TOP_MIMRXWDATA19->PCIE_LOGIC_OUTS_B8_R_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B8_R_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_MIMRXWDATA19"
        },
        "PCIE_TOP.PCIE_TOP_MIMRXWDATA20->PCIE_LOGIC_OUTS_B0_R_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B0_R_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_MIMRXWDATA20"
        },
        "PCIE_TOP.PCIE_TOP_MIMRXWDATA21->PCIE_LOGIC_OUTS_B19_R_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B19_R_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_MIMRXWDATA21"
        },
        "PCIE_TOP.PCIE_TOP_MIMRXWDATA22->PCIE_LOGIC_OUTS_B15_R_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B15_R_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_MIMRXWDATA22"
        },
        "PCIE_TOP.PCIE_TOP_MIMRXWDATA23->PCIE_LOGIC_OUTS_B14_R_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B14_R_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_MIMRXWDATA23"
        },
        "PCIE_TOP.PCIE_TOP_MIMRXWDATA24->PCIE_LOGIC_OUTS_B0_R_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B0_R_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_MIMRXWDATA24"
        },
        "PCIE_TOP.PCIE_TOP_MIMRXWDATA25->PCIE_LOGIC_OUTS_B10_R_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B10_R_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_MIMRXWDATA25"
        },
        "PCIE_TOP.PCIE_TOP_MIMRXWDATA26->PCIE_LOGIC_OUTS_B13_R_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B13_R_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_MIMRXWDATA26"
        },
        "PCIE_TOP.PCIE_TOP_MIMRXWDATA27->PCIE_LOGIC_OUTS_B19_R_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B19_R_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_MIMRXWDATA27"
        },
        "PCIE_TOP.PCIE_TOP_MIMRXWDATA28->PCIE_LOGIC_OUTS_B14_R_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B14_R_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_MIMRXWDATA28"
        },
        "PCIE_TOP.PCIE_TOP_MIMRXWDATA29->PCIE_LOGIC_OUTS_B8_R_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B8_R_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_MIMRXWDATA29"
        },
        "PCIE_TOP.PCIE_TOP_MIMRXWDATA30->PCIE_LOGIC_OUTS_B18_R_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B18_R_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_MIMRXWDATA30"
        },
        "PCIE_TOP.PCIE_TOP_MIMRXWDATA31->PCIE_LOGIC_OUTS_B21_R_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B21_R_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_MIMRXWDATA31"
        },
        "PCIE_TOP.PCIE_TOP_MIMRXWDATA32->PCIE_LOGIC_OUTS_B1_R_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B1_R_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_MIMRXWDATA32"
        },
        "PCIE_TOP.PCIE_TOP_MIMRXWDATA33->PCIE_LOGIC_OUTS_B22_R_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B22_R_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_MIMRXWDATA33"
        },
        "PCIE_TOP.PCIE_TOP_MIMRXWDATA34->PCIE_LOGIC_OUTS_B17_R_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B17_R_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_MIMRXWDATA34"
        },
        "PCIE_TOP.PCIE_TOP_MIMRXWDATA35->PCIE_LOGIC_OUTS_B11_R_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B11_R_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_MIMRXWDATA35"
        },
        "PCIE_TOP.PCIE_TOP_MIMRXWDATA49->PCIE_LOGIC_OUTS_B5_R_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B5_R_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_MIMRXWDATA49"
        },
        "PCIE_TOP.PCIE_TOP_MIMRXWDATA51->PCIE_LOGIC_OUTS_B7_R_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B7_R_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_MIMRXWDATA51"
        },
        "PCIE_TOP.PCIE_TOP_MIMRXWEN->PCIE_LOGIC_OUTS_B18_R_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B18_R_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_MIMRXWEN"
        },
        "PCIE_TOP.PCIE_TOP_PIPETXMARGIN0->PCIE_LOGIC_OUTS_B18_L_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B18_L_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_PIPETXMARGIN0"
        },
        "PCIE_TOP.PCIE_TOP_PIPETXMARGIN1->PCIE_LOGIC_OUTS_B16_L_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B16_L_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_PIPETXMARGIN1"
        },
        "PCIE_TOP.PCIE_TOP_PIPETXMARGIN2->PCIE_LOGIC_OUTS_B6_L_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B6_L_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_PIPETXMARGIN2"
        },
        "PCIE_TOP.PCIE_TOP_PL2RECOVERY->PCIE_LOGIC_OUTS_B12_R_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B12_R_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_PL2RECOVERY"
        },
        "PCIE_TOP.PCIE_TOP_PL2SUSPENDOK->PCIE_LOGIC_OUTS_B7_R_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B7_R_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_PL2SUSPENDOK"
        },
        "PCIE_TOP.PCIE_TOP_PLDBGVEC8->PCIE_LOGIC_OUTS_B23_L_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B23_L_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_PLDBGVEC8"
        },
        "PCIE_TOP.PCIE_TOP_TRNRD59->PCIE_LOGIC_OUTS_B0_L_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B0_L_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_TRNRD59"
        },
        "PCIE_TOP.PCIE_TOP_TRNRD60->PCIE_LOGIC_OUTS_B1_L_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B1_L_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_TRNRD60"
        },
        "PCIE_TOP.PCIE_TOP_TRNRD61->PCIE_LOGIC_OUTS_B2_L_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B2_L_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_TRNRD61"
        },
        "PCIE_TOP.PCIE_TOP_TRNRD62->PCIE_LOGIC_OUTS_B3_L_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B3_L_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_TRNRD62"
        },
        "PCIE_TOP.PCIE_TOP_TRNRD63->PCIE_LOGIC_OUTS_B0_L_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B0_L_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_TRNRD63"
        },
        "PCIE_TOP.PCIE_TOP_TRNRD64->PCIE_LOGIC_OUTS_B1_L_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B1_L_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_TRNRD64"
        },
        "PCIE_TOP.PCIE_TOP_TRNRD65->PCIE_LOGIC_OUTS_B2_L_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B2_L_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_TRNRD65"
        },
        "PCIE_TOP.PCIE_TOP_TRNRD66->PCIE_LOGIC_OUTS_B3_L_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B3_L_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_TRNRD66"
        },
        "PCIE_TOP.PCIE_TOP_TRNRD67->PCIE_LOGIC_OUTS_B0_L_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B0_L_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_TRNRD67"
        },
        "PCIE_TOP.PCIE_TOP_TRNRD68->PCIE_LOGIC_OUTS_B1_L_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B1_L_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_TRNRD68"
        },
        "PCIE_TOP.PCIE_TOP_TRNRD69->PCIE_LOGIC_OUTS_B2_L_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B2_L_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_TRNRD69"
        },
        "PCIE_TOP.PCIE_TOP_TRNRD70->PCIE_LOGIC_OUTS_B3_L_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B3_L_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_TRNRD70"
        },
        "PCIE_TOP.PCIE_TOP_TRNRD71->PCIE_LOGIC_OUTS_B0_L_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B0_L_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_TRNRD71"
        },
        "PCIE_TOP.PCIE_TOP_TRNRD72->PCIE_LOGIC_OUTS_B1_L_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B1_L_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_TRNRD72"
        },
        "PCIE_TOP.PCIE_TOP_TRNRD73->PCIE_LOGIC_OUTS_B2_L_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B2_L_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_TRNRD73"
        },
        "PCIE_TOP.PCIE_TOP_TRNRD74->PCIE_LOGIC_OUTS_B3_L_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B3_L_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_TRNRD74"
        },
        "PCIE_TOP.PCIE_TOP_TRNRD75->PCIE_LOGIC_OUTS_B0_L_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B0_L_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_TRNRD75"
        },
        "PCIE_TOP.PCIE_TOP_TRNRD76->PCIE_LOGIC_OUTS_B1_L_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B1_L_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_TRNRD76"
        },
        "PCIE_TOP.PCIE_TOP_TRNRD77->PCIE_LOGIC_OUTS_B2_L_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B2_L_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_TRNRD77"
        },
        "PCIE_TOP.PCIE_TOP_TRNRD78->PCIE_LOGIC_OUTS_B3_L_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B3_L_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_TRNRD78"
        },
        "PCIE_TOP.PCIE_TOP_TRNRD79->PCIE_LOGIC_OUTS_B0_R_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B0_R_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_TRNRD79"
        },
        "PCIE_TOP.PCIE_TOP_TRNRD80->PCIE_LOGIC_OUTS_B2_R_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B2_R_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_TRNRD80"
        },
        "PCIE_TOP.PCIE_TOP_TRNRD81->PCIE_LOGIC_OUTS_B3_R_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B3_R_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_TRNRD81"
        },
        "PCIE_TOP.PCIE_TOP_TRNRD82->PCIE_LOGIC_OUTS_B4_R_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B4_R_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_TRNRD82"
        },
        "PCIE_TOP.PCIE_TOP_TRNRD83->PCIE_LOGIC_OUTS_B0_R_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B0_R_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_TRNRD83"
        },
        "PCIE_TOP.PCIE_TOP_TRNRD84->PCIE_LOGIC_OUTS_B1_R_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B1_R_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_TRNRD84"
        },
        "PCIE_TOP.PCIE_TOP_TRNRD85->PCIE_LOGIC_OUTS_B2_R_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B2_R_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_TRNRD85"
        },
        "PCIE_TOP.PCIE_TOP_TRNRD86->PCIE_LOGIC_OUTS_B4_R_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B4_R_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_TRNRD86"
        },
        "PCIE_TOP.PCIE_TOP_TRNRD87->PCIE_LOGIC_OUTS_B2_R_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B2_R_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_TRNRD87"
        },
        "PCIE_TOP.PCIE_TOP_TRNRD88->PCIE_LOGIC_OUTS_B3_R_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B3_R_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_TRNRD88"
        },
        "PCIE_TOP.PCIE_TOP_TRNRD89->PCIE_LOGIC_OUTS_B4_R_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B4_R_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_TRNRD89"
        },
        "PCIE_TOP.PCIE_TOP_TRNRD90->PCIE_LOGIC_OUTS_B6_R_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B6_R_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_TRNRD90"
        },
        "PCIE_TOP.PCIE_TOP_TRNRD91->PCIE_LOGIC_OUTS_B1_R_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B1_R_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_TRNRD91"
        },
        "PCIE_TOP.PCIE_TOP_TRNRD92->PCIE_LOGIC_OUTS_B3_R_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B3_R_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_TRNRD92"
        },
        "PCIE_TOP.PCIE_TOP_TRNRD93->PCIE_LOGIC_OUTS_B4_R_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B4_R_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_TRNRD93"
        },
        "PCIE_TOP.PCIE_TOP_TRNRD94->PCIE_LOGIC_OUTS_B6_R_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B6_R_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_TRNRD94"
        },
        "PCIE_TOP.PCIE_TOP_TRNRD95->PCIE_LOGIC_OUTS_B2_R_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B2_R_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_TRNRD95"
        },
        "PCIE_TOP.PCIE_TOP_TRNRD96->PCIE_LOGIC_OUTS_B4_R_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B4_R_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_TRNRD96"
        },
        "PCIE_TOP.PCIE_TOP_TRNRD97->PCIE_LOGIC_OUTS_B5_R_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B5_R_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_TRNRD97"
        },
        "PCIE_TOP.PCIE_TOP_TRNRD98->PCIE_LOGIC_OUTS_B6_R_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B6_R_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_TRNRD98"
        },
        "PCIE_TOP.PCIE_TOP_TRNRDLLPDATA32->PCIE_LOGIC_OUTS_B4_L_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B4_L_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_TRNRDLLPDATA32"
        },
        "PCIE_TOP.PCIE_TOP_TRNRDLLPDATA33->PCIE_LOGIC_OUTS_B5_L_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B5_L_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_TRNRDLLPDATA33"
        },
        "PCIE_TOP.PCIE_TOP_TRNRDLLPDATA34->PCIE_LOGIC_OUTS_B7_L_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B7_L_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_TRNRDLLPDATA34"
        },
        "PCIE_TOP.PCIE_TOP_TRNRDLLPDATA35->PCIE_LOGIC_OUTS_B8_L_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B8_L_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_TRNRDLLPDATA35"
        },
        "PCIE_TOP.PCIE_TOP_TRNRDLLPDATA36->PCIE_LOGIC_OUTS_B4_L_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B4_L_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_TRNRDLLPDATA36"
        },
        "PCIE_TOP.PCIE_TOP_TRNRDLLPDATA37->PCIE_LOGIC_OUTS_B5_L_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B5_L_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_TRNRDLLPDATA37"
        },
        "PCIE_TOP.PCIE_TOP_TRNRDLLPDATA38->PCIE_LOGIC_OUTS_B6_L_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B6_L_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_TRNRDLLPDATA38"
        },
        "PCIE_TOP.PCIE_TOP_TRNRDLLPDATA39->PCIE_LOGIC_OUTS_B7_L_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B7_L_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_TRNRDLLPDATA39"
        },
        "PCIE_TOP.PCIE_TOP_TRNRDLLPDATA40->PCIE_LOGIC_OUTS_B4_L_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B4_L_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_TRNRDLLPDATA40"
        },
        "PCIE_TOP.PCIE_TOP_TRNRDLLPDATA41->PCIE_LOGIC_OUTS_B5_L_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B5_L_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_TRNRDLLPDATA41"
        },
        "PCIE_TOP.PCIE_TOP_TRNRDLLPDATA42->PCIE_LOGIC_OUTS_B6_L_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B6_L_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_TRNRDLLPDATA42"
        },
        "PCIE_TOP.PCIE_TOP_TRNRDLLPDATA43->PCIE_LOGIC_OUTS_B7_L_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B7_L_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_TRNRDLLPDATA43"
        },
        "PCIE_TOP.PCIE_TOP_TRNRDLLPDATA44->PCIE_LOGIC_OUTS_B4_L_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B4_L_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_TRNRDLLPDATA44"
        },
        "PCIE_TOP.PCIE_TOP_TRNRDLLPDATA45->PCIE_LOGIC_OUTS_B5_L_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B5_L_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_TRNRDLLPDATA45"
        },
        "PCIE_TOP.PCIE_TOP_TRNRDLLPDATA46->PCIE_LOGIC_OUTS_B6_L_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B6_L_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_TRNRDLLPDATA46"
        },
        "PCIE_TOP.PCIE_TOP_TRNRDLLPDATA47->PCIE_LOGIC_OUTS_B7_L_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B7_L_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_TRNRDLLPDATA47"
        },
        "PCIE_TOP.PCIE_TOP_TRNRDLLPDATA48->PCIE_LOGIC_OUTS_B4_L_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B4_L_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_TRNRDLLPDATA48"
        },
        "PCIE_TOP.PCIE_TOP_TRNRDLLPDATA49->PCIE_LOGIC_OUTS_B5_L_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B5_L_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_TRNRDLLPDATA49"
        },
        "PCIE_TOP.PCIE_TOP_TRNRDLLPDATA50->PCIE_LOGIC_OUTS_B6_L_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B6_L_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_TRNRDLLPDATA50"
        },
        "PCIE_TOP.PCIE_TOP_TRNRDLLPDATA51->PCIE_LOGIC_OUTS_B7_L_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B7_L_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_TRNRDLLPDATA51"
        },
        "PCIE_TOP.PCIE_TOP_TRNRDLLPDATA52->PCIE_LOGIC_OUTS_B5_R_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B5_R_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_TRNRDLLPDATA52"
        },
        "PCIE_TOP.PCIE_TOP_TRNRDLLPDATA53->PCIE_LOGIC_OUTS_B6_R_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B6_R_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_TRNRDLLPDATA53"
        },
        "PCIE_TOP.PCIE_TOP_TRNRDLLPDATA54->PCIE_LOGIC_OUTS_B7_R_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B7_R_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_TRNRDLLPDATA54"
        },
        "PCIE_TOP.PCIE_TOP_TRNRDLLPDATA55->PCIE_LOGIC_OUTS_B12_R_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B12_R_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_TRNRDLLPDATA55"
        },
        "PCIE_TOP.PCIE_TOP_TRNRDLLPDATA56->PCIE_LOGIC_OUTS_B5_R_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B5_R_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_TRNRDLLPDATA56"
        },
        "PCIE_TOP.PCIE_TOP_TRNRDLLPDATA57->PCIE_LOGIC_OUTS_B6_R_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B6_R_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_TRNRDLLPDATA57"
        },
        "PCIE_TOP.PCIE_TOP_TRNRDLLPDATA58->PCIE_LOGIC_OUTS_B7_R_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B7_R_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_TRNRDLLPDATA58"
        },
        "PCIE_TOP.PCIE_TOP_TRNRDLLPDATA59->PCIE_LOGIC_OUTS_B9_R_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B9_R_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_TRNRDLLPDATA59"
        },
        "PCIE_TOP.PCIE_TOP_TRNRDLLPDATA60->PCIE_LOGIC_OUTS_B7_R_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B7_R_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_TRNRDLLPDATA60"
        },
        "PCIE_TOP.PCIE_TOP_TRNRDLLPDATA61->PCIE_LOGIC_OUTS_B8_R_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B8_R_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_TRNRDLLPDATA61"
        },
        "PCIE_TOP.PCIE_TOP_TRNRDLLPDATA62->PCIE_LOGIC_OUTS_B10_R_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B10_R_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_TRNRDLLPDATA62"
        },
        "PCIE_TOP.PCIE_TOP_TRNRDLLPDATA63->PCIE_LOGIC_OUTS_B11_R_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B11_R_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_TRNRDLLPDATA63"
        },
        "PCIE_TOP.PCIE_TOP_TRNRDLLPSRCRDY0->PCIE_LOGIC_OUTS_B10_R_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B10_R_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_TRNRDLLPSRCRDY0"
        },
        "PCIE_TOP.PCIE_TOP_TRNRDLLPSRCRDY1->PCIE_LOGIC_OUTS_B14_R_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B14_R_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_TRNRDLLPSRCRDY1"
        },
        "PCIE_TOP.PCIE_TOP_TRNTDSTRDY3->PCIE_LOGIC_OUTS_B1_R_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PCIE_LOGIC_OUTS_B1_R_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PCIE_TOP_TRNTDSTRDY3"
        }
    },
    "sites": [],
    "tile_type": "PCIE_TOP",
    "wires": {
        "PCIE_BLOCK_OUTS_B0_L_0": null,
        "PCIE_BLOCK_OUTS_B0_L_1": null,
        "PCIE_BLOCK_OUTS_B0_L_2": null,
        "PCIE_BLOCK_OUTS_B0_L_3": null,
        "PCIE_BLOCK_OUTS_B0_L_4": null,
        "PCIE_BLOCK_OUTS_B0_R_0": null,
        "PCIE_BLOCK_OUTS_B0_R_1": null,
        "PCIE_BLOCK_OUTS_B0_R_2": null,
        "PCIE_BLOCK_OUTS_B0_R_3": null,
        "PCIE_BLOCK_OUTS_B0_R_4": null,
        "PCIE_BLOCK_OUTS_B1_L_0": null,
        "PCIE_BLOCK_OUTS_B1_L_1": null,
        "PCIE_BLOCK_OUTS_B1_L_2": null,
        "PCIE_BLOCK_OUTS_B1_L_3": null,
        "PCIE_BLOCK_OUTS_B1_L_4": null,
        "PCIE_BLOCK_OUTS_B1_R_0": null,
        "PCIE_BLOCK_OUTS_B1_R_1": null,
        "PCIE_BLOCK_OUTS_B1_R_2": null,
        "PCIE_BLOCK_OUTS_B1_R_3": null,
        "PCIE_BLOCK_OUTS_B1_R_4": null,
        "PCIE_BLOCK_OUTS_B2_L_0": null,
        "PCIE_BLOCK_OUTS_B2_L_1": null,
        "PCIE_BLOCK_OUTS_B2_L_2": null,
        "PCIE_BLOCK_OUTS_B2_L_3": null,
        "PCIE_BLOCK_OUTS_B2_L_4": null,
        "PCIE_BLOCK_OUTS_B2_R_0": null,
        "PCIE_BLOCK_OUTS_B2_R_1": null,
        "PCIE_BLOCK_OUTS_B2_R_2": null,
        "PCIE_BLOCK_OUTS_B2_R_3": null,
        "PCIE_BLOCK_OUTS_B2_R_4": null,
        "PCIE_BLOCK_OUTS_B3_L_0": null,
        "PCIE_BLOCK_OUTS_B3_L_1": null,
        "PCIE_BLOCK_OUTS_B3_L_2": null,
        "PCIE_BLOCK_OUTS_B3_L_3": null,
        "PCIE_BLOCK_OUTS_B3_L_4": null,
        "PCIE_BLOCK_OUTS_B3_R_0": null,
        "PCIE_BLOCK_OUTS_B3_R_1": null,
        "PCIE_BLOCK_OUTS_B3_R_2": null,
        "PCIE_BLOCK_OUTS_B3_R_3": null,
        "PCIE_BLOCK_OUTS_B3_R_4": null,
        "PCIE_BYP0_L_0": null,
        "PCIE_BYP0_L_1": null,
        "PCIE_BYP0_L_2": null,
        "PCIE_BYP0_L_3": null,
        "PCIE_BYP0_L_4": null,
        "PCIE_BYP0_R_0": null,
        "PCIE_BYP0_R_1": null,
        "PCIE_BYP0_R_2": null,
        "PCIE_BYP0_R_3": null,
        "PCIE_BYP0_R_4": null,
        "PCIE_BYP1_L_0": null,
        "PCIE_BYP1_L_1": null,
        "PCIE_BYP1_L_2": null,
        "PCIE_BYP1_L_3": null,
        "PCIE_BYP1_L_4": null,
        "PCIE_BYP1_R_0": null,
        "PCIE_BYP1_R_1": null,
        "PCIE_BYP1_R_2": null,
        "PCIE_BYP1_R_3": null,
        "PCIE_BYP1_R_4": null,
        "PCIE_BYP2_L_0": null,
        "PCIE_BYP2_L_1": null,
        "PCIE_BYP2_L_2": null,
        "PCIE_BYP2_L_3": null,
        "PCIE_BYP2_L_4": null,
        "PCIE_BYP2_R_0": null,
        "PCIE_BYP2_R_1": null,
        "PCIE_BYP2_R_2": null,
        "PCIE_BYP2_R_3": null,
        "PCIE_BYP2_R_4": null,
        "PCIE_BYP3_L_0": null,
        "PCIE_BYP3_L_1": null,
        "PCIE_BYP3_L_2": null,
        "PCIE_BYP3_L_3": null,
        "PCIE_BYP3_L_4": null,
        "PCIE_BYP3_R_0": null,
        "PCIE_BYP3_R_1": null,
        "PCIE_BYP3_R_2": null,
        "PCIE_BYP3_R_3": null,
        "PCIE_BYP3_R_4": null,
        "PCIE_BYP4_L_0": null,
        "PCIE_BYP4_L_1": null,
        "PCIE_BYP4_L_2": null,
        "PCIE_BYP4_L_3": null,
        "PCIE_BYP4_L_4": null,
        "PCIE_BYP4_R_0": null,
        "PCIE_BYP4_R_1": null,
        "PCIE_BYP4_R_2": null,
        "PCIE_BYP4_R_3": null,
        "PCIE_BYP4_R_4": null,
        "PCIE_BYP5_L_0": null,
        "PCIE_BYP5_L_1": null,
        "PCIE_BYP5_L_2": null,
        "PCIE_BYP5_L_3": null,
        "PCIE_BYP5_L_4": null,
        "PCIE_BYP5_R_0": null,
        "PCIE_BYP5_R_1": null,
        "PCIE_BYP5_R_2": null,
        "PCIE_BYP5_R_3": null,
        "PCIE_BYP5_R_4": null,
        "PCIE_BYP6_L_0": null,
        "PCIE_BYP6_L_1": null,
        "PCIE_BYP6_L_2": null,
        "PCIE_BYP6_L_3": null,
        "PCIE_BYP6_L_4": null,
        "PCIE_BYP6_R_0": null,
        "PCIE_BYP6_R_1": null,
        "PCIE_BYP6_R_2": null,
        "PCIE_BYP6_R_3": null,
        "PCIE_BYP6_R_4": null,
        "PCIE_BYP7_L_0": null,
        "PCIE_BYP7_L_1": null,
        "PCIE_BYP7_L_2": null,
        "PCIE_BYP7_L_3": null,
        "PCIE_BYP7_L_4": null,
        "PCIE_BYP7_R_0": null,
        "PCIE_BYP7_R_1": null,
        "PCIE_BYP7_R_2": null,
        "PCIE_BYP7_R_3": null,
        "PCIE_BYP7_R_4": null,
        "PCIE_CLK0_L_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_CLK0_L_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_CLK0_L_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_CLK0_L_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_CLK0_L_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_CLK0_R_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_CLK0_R_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_CLK0_R_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_CLK0_R_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_CLK0_R_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_CLK1_L_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_CLK1_L_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_CLK1_L_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_CLK1_L_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_CLK1_L_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_CLK1_R_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_CLK1_R_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_CLK1_R_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_CLK1_R_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_CLK1_R_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_CTRL0_L_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_CTRL0_L_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_CTRL0_L_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_CTRL0_L_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_CTRL0_L_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_CTRL0_R_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_CTRL0_R_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_CTRL0_R_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_CTRL0_R_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_CTRL0_R_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_CTRL1_L_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_CTRL1_L_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_CTRL1_L_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_CTRL1_L_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_CTRL1_L_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_CTRL1_R_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_CTRL1_R_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_CTRL1_R_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_CTRL1_R_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_CTRL1_R_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_EE2A0_0": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_EE2A0_1": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_EE2A0_2": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_EE2A0_3": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_EE2A0_4": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_EE2A1_0": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_EE2A1_1": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_EE2A1_2": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_EE2A1_3": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_EE2A1_4": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_EE2A2_0": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_EE2A2_1": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_EE2A2_2": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_EE2A2_3": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_EE2A2_4": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_EE2A3_0": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_EE2A3_1": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_EE2A3_2": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_EE2A3_3": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_EE2A3_4": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_EE2BEG0_0": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_EE2BEG0_1": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_EE2BEG0_2": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_EE2BEG0_3": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_EE2BEG0_4": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_EE2BEG1_0": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_EE2BEG1_1": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_EE2BEG1_2": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_EE2BEG1_3": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_EE2BEG1_4": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_EE2BEG2_0": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_EE2BEG2_1": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_EE2BEG2_2": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_EE2BEG2_3": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_EE2BEG2_4": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_EE2BEG3_0": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_EE2BEG3_1": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_EE2BEG3_2": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_EE2BEG3_3": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_EE2BEG3_4": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_EE4A0_0": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_EE4A0_1": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_EE4A0_2": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_EE4A0_3": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_EE4A0_4": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_EE4A1_0": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_EE4A1_1": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_EE4A1_2": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_EE4A1_3": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_EE4A1_4": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_EE4A2_0": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_EE4A2_1": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_EE4A2_2": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_EE4A2_3": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_EE4A2_4": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_EE4A3_0": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_EE4A3_1": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_EE4A3_2": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_EE4A3_3": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_EE4A3_4": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_EE4B0_0": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_EE4B0_1": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_EE4B0_2": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_EE4B0_3": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_EE4B0_4": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_EE4B1_0": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_EE4B1_1": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_EE4B1_2": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_EE4B1_3": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_EE4B1_4": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_EE4B2_0": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_EE4B2_1": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_EE4B2_2": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_EE4B2_3": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_EE4B2_4": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_EE4B3_0": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_EE4B3_1": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_EE4B3_2": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_EE4B3_3": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_EE4B3_4": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_EE4BEG0_0": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_EE4BEG0_1": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_EE4BEG0_2": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_EE4BEG0_3": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_EE4BEG0_4": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_EE4BEG1_0": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_EE4BEG1_1": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_EE4BEG1_2": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_EE4BEG1_3": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_EE4BEG1_4": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_EE4BEG2_0": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_EE4BEG2_1": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_EE4BEG2_2": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_EE4BEG2_3": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_EE4BEG2_4": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_EE4BEG3_0": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_EE4BEG3_1": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_EE4BEG3_2": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_EE4BEG3_3": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_EE4BEG3_4": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_EE4C0_0": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_EE4C0_1": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_EE4C0_2": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_EE4C0_3": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_EE4C0_4": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_EE4C1_0": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_EE4C1_1": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_EE4C1_2": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_EE4C1_3": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_EE4C1_4": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_EE4C2_0": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_EE4C2_1": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_EE4C2_2": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_EE4C2_3": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_EE4C2_4": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_EE4C3_0": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_EE4C3_1": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_EE4C3_2": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_EE4C3_3": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_EE4C3_4": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_EL1BEG0_0": {
            "cap": "73.164",
            "res": "487.600"
        },
        "PCIE_EL1BEG0_1": {
            "cap": "73.164",
            "res": "487.600"
        },
        "PCIE_EL1BEG0_2": {
            "cap": "73.164",
            "res": "487.600"
        },
        "PCIE_EL1BEG0_3": {
            "cap": "73.164",
            "res": "487.600"
        },
        "PCIE_EL1BEG0_4": {
            "cap": "73.164",
            "res": "487.600"
        },
        "PCIE_EL1BEG1_0": {
            "cap": "73.164",
            "res": "487.600"
        },
        "PCIE_EL1BEG1_1": {
            "cap": "73.164",
            "res": "487.600"
        },
        "PCIE_EL1BEG1_2": {
            "cap": "73.164",
            "res": "487.600"
        },
        "PCIE_EL1BEG1_3": {
            "cap": "73.164",
            "res": "487.600"
        },
        "PCIE_EL1BEG1_4": {
            "cap": "73.164",
            "res": "487.600"
        },
        "PCIE_EL1BEG2_0": {
            "cap": "73.164",
            "res": "487.600"
        },
        "PCIE_EL1BEG2_1": {
            "cap": "73.164",
            "res": "487.600"
        },
        "PCIE_EL1BEG2_2": {
            "cap": "73.164",
            "res": "487.600"
        },
        "PCIE_EL1BEG2_3": {
            "cap": "73.164",
            "res": "487.600"
        },
        "PCIE_EL1BEG2_4": {
            "cap": "73.164",
            "res": "487.600"
        },
        "PCIE_EL1BEG3_0": {
            "cap": "73.164",
            "res": "487.600"
        },
        "PCIE_EL1BEG3_1": {
            "cap": "73.164",
            "res": "487.600"
        },
        "PCIE_EL1BEG3_2": {
            "cap": "73.164",
            "res": "487.600"
        },
        "PCIE_EL1BEG3_3": {
            "cap": "73.164",
            "res": "487.600"
        },
        "PCIE_EL1BEG3_4": {
            "cap": "73.164",
            "res": "487.600"
        },
        "PCIE_ER1BEG0_0": {
            "cap": "73.164",
            "res": "487.600"
        },
        "PCIE_ER1BEG0_1": {
            "cap": "73.164",
            "res": "487.600"
        },
        "PCIE_ER1BEG0_2": {
            "cap": "73.164",
            "res": "487.600"
        },
        "PCIE_ER1BEG0_3": {
            "cap": "73.164",
            "res": "487.600"
        },
        "PCIE_ER1BEG0_4": {
            "cap": "73.164",
            "res": "487.600"
        },
        "PCIE_ER1BEG1_0": {
            "cap": "73.164",
            "res": "487.600"
        },
        "PCIE_ER1BEG1_1": {
            "cap": "73.164",
            "res": "487.600"
        },
        "PCIE_ER1BEG1_2": {
            "cap": "73.164",
            "res": "487.600"
        },
        "PCIE_ER1BEG1_3": {
            "cap": "73.164",
            "res": "487.600"
        },
        "PCIE_ER1BEG1_4": {
            "cap": "73.164",
            "res": "487.600"
        },
        "PCIE_ER1BEG2_0": {
            "cap": "73.164",
            "res": "487.600"
        },
        "PCIE_ER1BEG2_1": {
            "cap": "73.164",
            "res": "487.600"
        },
        "PCIE_ER1BEG2_2": {
            "cap": "73.164",
            "res": "487.600"
        },
        "PCIE_ER1BEG2_3": {
            "cap": "73.164",
            "res": "487.600"
        },
        "PCIE_ER1BEG2_4": {
            "cap": "73.164",
            "res": "487.600"
        },
        "PCIE_ER1BEG3_0": {
            "cap": "73.164",
            "res": "487.600"
        },
        "PCIE_ER1BEG3_1": {
            "cap": "73.164",
            "res": "487.600"
        },
        "PCIE_ER1BEG3_2": {
            "cap": "73.164",
            "res": "487.600"
        },
        "PCIE_ER1BEG3_3": {
            "cap": "73.164",
            "res": "487.600"
        },
        "PCIE_ER1BEG3_4": {
            "cap": "73.164",
            "res": "487.600"
        },
        "PCIE_FAN0_L_0": null,
        "PCIE_FAN0_L_1": null,
        "PCIE_FAN0_L_2": null,
        "PCIE_FAN0_L_3": null,
        "PCIE_FAN0_L_4": null,
        "PCIE_FAN0_R_0": null,
        "PCIE_FAN0_R_1": null,
        "PCIE_FAN0_R_2": null,
        "PCIE_FAN0_R_3": null,
        "PCIE_FAN0_R_4": null,
        "PCIE_FAN1_L_0": null,
        "PCIE_FAN1_L_1": null,
        "PCIE_FAN1_L_2": null,
        "PCIE_FAN1_L_3": null,
        "PCIE_FAN1_L_4": null,
        "PCIE_FAN1_R_0": null,
        "PCIE_FAN1_R_1": null,
        "PCIE_FAN1_R_2": null,
        "PCIE_FAN1_R_3": null,
        "PCIE_FAN1_R_4": null,
        "PCIE_FAN2_L_0": null,
        "PCIE_FAN2_L_1": null,
        "PCIE_FAN2_L_2": null,
        "PCIE_FAN2_L_3": null,
        "PCIE_FAN2_L_4": null,
        "PCIE_FAN2_R_0": null,
        "PCIE_FAN2_R_1": null,
        "PCIE_FAN2_R_2": null,
        "PCIE_FAN2_R_3": null,
        "PCIE_FAN2_R_4": null,
        "PCIE_FAN3_L_0": null,
        "PCIE_FAN3_L_1": null,
        "PCIE_FAN3_L_2": null,
        "PCIE_FAN3_L_3": null,
        "PCIE_FAN3_L_4": null,
        "PCIE_FAN3_R_0": null,
        "PCIE_FAN3_R_1": null,
        "PCIE_FAN3_R_2": null,
        "PCIE_FAN3_R_3": null,
        "PCIE_FAN3_R_4": null,
        "PCIE_FAN4_L_0": null,
        "PCIE_FAN4_L_1": null,
        "PCIE_FAN4_L_2": null,
        "PCIE_FAN4_L_3": null,
        "PCIE_FAN4_L_4": null,
        "PCIE_FAN4_R_0": null,
        "PCIE_FAN4_R_1": null,
        "PCIE_FAN4_R_2": null,
        "PCIE_FAN4_R_3": null,
        "PCIE_FAN4_R_4": null,
        "PCIE_FAN5_L_0": null,
        "PCIE_FAN5_L_1": null,
        "PCIE_FAN5_L_2": null,
        "PCIE_FAN5_L_3": null,
        "PCIE_FAN5_L_4": null,
        "PCIE_FAN5_R_0": null,
        "PCIE_FAN5_R_1": null,
        "PCIE_FAN5_R_2": null,
        "PCIE_FAN5_R_3": null,
        "PCIE_FAN5_R_4": null,
        "PCIE_FAN6_L_0": null,
        "PCIE_FAN6_L_1": null,
        "PCIE_FAN6_L_2": null,
        "PCIE_FAN6_L_3": null,
        "PCIE_FAN6_L_4": null,
        "PCIE_FAN6_R_0": null,
        "PCIE_FAN6_R_1": null,
        "PCIE_FAN6_R_2": null,
        "PCIE_FAN6_R_3": null,
        "PCIE_FAN6_R_4": null,
        "PCIE_FAN7_L_0": null,
        "PCIE_FAN7_L_1": null,
        "PCIE_FAN7_L_2": null,
        "PCIE_FAN7_L_3": null,
        "PCIE_FAN7_L_4": null,
        "PCIE_FAN7_R_0": null,
        "PCIE_FAN7_R_1": null,
        "PCIE_FAN7_R_2": null,
        "PCIE_FAN7_R_3": null,
        "PCIE_FAN7_R_4": null,
        "PCIE_IMUX0_L_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX0_L_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX0_L_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX0_L_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX0_L_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX0_R_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX0_R_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX0_R_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX0_R_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX0_R_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX1_L_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX1_L_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX1_L_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX1_L_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX1_L_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX1_R_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX1_R_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX1_R_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX1_R_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX1_R_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX2_L_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX2_L_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX2_L_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX2_L_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX2_L_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX2_R_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX2_R_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX2_R_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX2_R_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX2_R_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX3_L_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX3_L_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX3_L_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX3_L_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX3_L_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX3_R_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX3_R_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX3_R_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX3_R_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX3_R_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX4_L_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX4_L_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX4_L_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX4_L_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX4_L_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX4_R_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX4_R_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX4_R_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX4_R_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX4_R_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX5_L_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX5_L_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX5_L_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX5_L_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX5_L_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX5_R_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX5_R_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX5_R_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX5_R_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX5_R_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX6_L_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX6_L_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX6_L_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX6_L_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX6_L_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX6_R_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX6_R_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX6_R_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX6_R_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX6_R_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX7_L_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX7_L_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX7_L_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX7_L_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX7_L_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX7_R_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX7_R_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX7_R_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX7_R_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX7_R_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX8_L_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX8_L_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX8_L_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX8_L_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX8_L_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX8_R_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX8_R_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX8_R_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX8_R_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX8_R_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX9_L_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX9_L_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX9_L_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX9_L_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX9_L_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX9_R_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX9_R_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX9_R_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX9_R_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX9_R_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX10_L_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX10_L_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX10_L_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX10_L_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX10_L_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX10_R_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX10_R_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX10_R_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX10_R_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX10_R_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX11_L_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX11_L_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX11_L_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX11_L_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX11_L_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX11_R_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX11_R_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX11_R_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX11_R_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX11_R_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX12_L_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX12_L_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX12_L_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX12_L_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX12_L_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX12_R_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX12_R_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX12_R_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX12_R_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX12_R_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX13_L_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX13_L_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX13_L_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX13_L_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX13_L_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX13_R_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX13_R_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX13_R_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX13_R_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX13_R_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX14_L_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX14_L_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX14_L_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX14_L_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX14_L_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX14_R_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX14_R_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX14_R_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX14_R_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX14_R_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX15_L_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX15_L_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX15_L_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX15_L_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX15_L_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX15_R_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX15_R_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX15_R_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX15_R_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX15_R_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX16_L_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX16_L_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX16_L_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX16_L_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX16_L_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX16_R_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX16_R_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX16_R_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX16_R_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX16_R_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX17_L_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX17_L_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX17_L_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX17_L_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX17_L_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX17_R_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX17_R_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX17_R_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX17_R_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX17_R_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX18_L_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX18_L_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX18_L_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX18_L_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX18_L_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX18_R_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX18_R_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX18_R_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX18_R_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX18_R_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX19_L_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX19_L_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX19_L_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX19_L_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX19_L_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX19_R_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX19_R_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX19_R_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX19_R_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX19_R_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX20_L_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX20_L_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX20_L_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX20_L_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX20_L_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX20_R_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX20_R_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX20_R_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX20_R_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX20_R_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX21_L_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX21_L_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX21_L_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX21_L_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX21_L_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX21_R_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX21_R_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX21_R_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX21_R_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX21_R_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX22_L_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX22_L_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX22_L_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX22_L_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX22_L_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX22_R_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX22_R_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX22_R_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX22_R_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX22_R_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX23_L_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX23_L_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX23_L_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX23_L_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX23_L_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX23_R_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX23_R_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX23_R_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX23_R_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX23_R_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX24_L_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX24_L_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX24_L_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX24_L_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX24_L_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX24_R_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX24_R_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX24_R_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX24_R_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX24_R_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX25_L_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX25_L_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX25_L_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX25_L_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX25_L_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX25_R_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX25_R_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX25_R_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX25_R_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX25_R_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX26_L_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX26_L_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX26_L_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX26_L_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX26_L_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX26_R_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX26_R_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX26_R_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX26_R_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX26_R_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX27_L_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX27_L_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX27_L_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX27_L_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX27_L_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX27_R_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX27_R_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX27_R_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX27_R_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX27_R_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX28_L_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX28_L_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX28_L_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX28_L_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX28_L_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX28_R_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX28_R_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX28_R_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX28_R_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX28_R_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX29_L_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX29_L_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX29_L_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX29_L_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX29_L_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX29_R_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX29_R_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX29_R_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX29_R_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX29_R_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX30_L_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX30_L_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX30_L_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX30_L_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX30_L_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX30_R_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX30_R_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX30_R_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX30_R_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX30_R_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX31_L_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX31_L_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX31_L_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX31_L_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX31_L_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX31_R_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX31_R_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX31_R_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX31_R_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX31_R_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX32_L_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX32_L_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX32_L_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX32_L_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX32_L_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX32_R_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX32_R_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX32_R_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX32_R_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX32_R_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX33_L_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX33_L_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX33_L_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX33_L_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX33_L_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX33_R_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX33_R_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX33_R_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX33_R_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX33_R_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX34_L_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX34_L_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX34_L_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX34_L_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX34_L_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX34_R_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX34_R_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX34_R_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX34_R_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX34_R_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX35_L_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX35_L_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX35_L_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX35_L_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX35_L_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX35_R_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX35_R_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX35_R_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX35_R_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX35_R_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX36_L_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX36_L_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX36_L_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX36_L_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX36_L_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX36_R_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX36_R_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX36_R_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX36_R_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX36_R_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX37_L_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX37_L_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX37_L_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX37_L_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX37_L_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX37_R_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX37_R_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX37_R_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX37_R_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX37_R_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX38_L_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX38_L_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX38_L_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX38_L_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX38_L_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX38_R_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX38_R_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX38_R_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX38_R_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX38_R_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX39_L_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX39_L_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX39_L_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX39_L_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX39_L_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX39_R_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX39_R_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX39_R_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX39_R_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX39_R_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX40_L_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX40_L_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX40_L_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX40_L_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX40_L_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX40_R_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX40_R_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX40_R_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX40_R_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX40_R_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX41_L_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX41_L_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX41_L_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX41_L_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX41_L_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX41_R_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX41_R_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX41_R_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX41_R_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX41_R_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX42_L_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX42_L_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX42_L_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX42_L_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX42_L_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX42_R_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX42_R_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX42_R_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX42_R_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX42_R_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX43_L_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX43_L_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX43_L_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX43_L_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX43_L_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX43_R_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX43_R_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX43_R_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX43_R_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX43_R_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX44_L_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX44_L_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX44_L_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX44_L_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX44_L_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX44_R_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX44_R_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX44_R_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX44_R_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX44_R_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX45_L_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX45_L_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX45_L_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX45_L_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX45_L_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX45_R_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX45_R_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX45_R_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX45_R_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX45_R_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX46_L_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX46_L_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX46_L_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX46_L_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX46_L_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX46_R_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX46_R_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX46_R_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX46_R_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX46_R_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX47_L_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX47_L_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX47_L_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX47_L_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX47_L_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX47_R_0": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX47_R_1": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX47_R_2": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX47_R_3": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_IMUX47_R_4": {
            "cap": "2.000",
            "res": "0.000"
        },
        "PCIE_LH1_0": {
            "cap": "92.540",
            "res": "23.320"
        },
        "PCIE_LH1_1": {
            "cap": "92.540",
            "res": "23.320"
        },
        "PCIE_LH1_2": {
            "cap": "92.540",
            "res": "23.320"
        },
        "PCIE_LH1_3": {
            "cap": "92.540",
            "res": "23.320"
        },
        "PCIE_LH1_4": {
            "cap": "92.540",
            "res": "23.320"
        },
        "PCIE_LH2_0": {
            "cap": "92.540",
            "res": "23.320"
        },
        "PCIE_LH2_1": {
            "cap": "92.540",
            "res": "23.320"
        },
        "PCIE_LH2_2": {
            "cap": "92.540",
            "res": "23.320"
        },
        "PCIE_LH2_3": {
            "cap": "92.540",
            "res": "23.320"
        },
        "PCIE_LH2_4": {
            "cap": "92.540",
            "res": "23.320"
        },
        "PCIE_LH3_0": {
            "cap": "92.540",
            "res": "23.320"
        },
        "PCIE_LH3_1": {
            "cap": "92.540",
            "res": "23.320"
        },
        "PCIE_LH3_2": {
            "cap": "92.540",
            "res": "23.320"
        },
        "PCIE_LH3_3": {
            "cap": "92.540",
            "res": "23.320"
        },
        "PCIE_LH3_4": {
            "cap": "92.540",
            "res": "23.320"
        },
        "PCIE_LH4_0": {
            "cap": "92.540",
            "res": "23.320"
        },
        "PCIE_LH4_1": {
            "cap": "92.540",
            "res": "23.320"
        },
        "PCIE_LH4_2": {
            "cap": "92.540",
            "res": "23.320"
        },
        "PCIE_LH4_3": {
            "cap": "92.540",
            "res": "23.320"
        },
        "PCIE_LH4_4": {
            "cap": "92.540",
            "res": "23.320"
        },
        "PCIE_LH5_0": {
            "cap": "92.540",
            "res": "23.320"
        },
        "PCIE_LH5_1": {
            "cap": "92.540",
            "res": "23.320"
        },
        "PCIE_LH5_2": {
            "cap": "92.540",
            "res": "23.320"
        },
        "PCIE_LH5_3": {
            "cap": "92.540",
            "res": "23.320"
        },
        "PCIE_LH5_4": {
            "cap": "92.540",
            "res": "23.320"
        },
        "PCIE_LH6_0": {
            "cap": "92.540",
            "res": "23.320"
        },
        "PCIE_LH6_1": {
            "cap": "92.540",
            "res": "23.320"
        },
        "PCIE_LH6_2": {
            "cap": "92.540",
            "res": "23.320"
        },
        "PCIE_LH6_3": {
            "cap": "92.540",
            "res": "23.320"
        },
        "PCIE_LH6_4": {
            "cap": "92.540",
            "res": "23.320"
        },
        "PCIE_LH7_0": {
            "cap": "92.540",
            "res": "23.320"
        },
        "PCIE_LH7_1": {
            "cap": "92.540",
            "res": "23.320"
        },
        "PCIE_LH7_2": {
            "cap": "92.540",
            "res": "23.320"
        },
        "PCIE_LH7_3": {
            "cap": "92.540",
            "res": "23.320"
        },
        "PCIE_LH7_4": {
            "cap": "92.540",
            "res": "23.320"
        },
        "PCIE_LH8_0": {
            "cap": "92.540",
            "res": "23.320"
        },
        "PCIE_LH8_1": {
            "cap": "92.540",
            "res": "23.320"
        },
        "PCIE_LH8_2": {
            "cap": "92.540",
            "res": "23.320"
        },
        "PCIE_LH8_3": {
            "cap": "92.540",
            "res": "23.320"
        },
        "PCIE_LH8_4": {
            "cap": "92.540",
            "res": "23.320"
        },
        "PCIE_LH9_0": {
            "cap": "92.540",
            "res": "23.320"
        },
        "PCIE_LH9_1": {
            "cap": "92.540",
            "res": "23.320"
        },
        "PCIE_LH9_2": {
            "cap": "92.540",
            "res": "23.320"
        },
        "PCIE_LH9_3": {
            "cap": "92.540",
            "res": "23.320"
        },
        "PCIE_LH9_4": {
            "cap": "92.540",
            "res": "23.320"
        },
        "PCIE_LH10_0": {
            "cap": "92.540",
            "res": "23.320"
        },
        "PCIE_LH10_1": {
            "cap": "92.540",
            "res": "23.320"
        },
        "PCIE_LH10_2": {
            "cap": "92.540",
            "res": "23.320"
        },
        "PCIE_LH10_3": {
            "cap": "92.540",
            "res": "23.320"
        },
        "PCIE_LH10_4": {
            "cap": "92.540",
            "res": "23.320"
        },
        "PCIE_LH11_0": {
            "cap": "92.540",
            "res": "23.320"
        },
        "PCIE_LH11_1": {
            "cap": "92.540",
            "res": "23.320"
        },
        "PCIE_LH11_2": {
            "cap": "92.540",
            "res": "23.320"
        },
        "PCIE_LH11_3": {
            "cap": "92.540",
            "res": "23.320"
        },
        "PCIE_LH11_4": {
            "cap": "92.540",
            "res": "23.320"
        },
        "PCIE_LH12_0": {
            "cap": "92.540",
            "res": "23.320"
        },
        "PCIE_LH12_1": {
            "cap": "92.540",
            "res": "23.320"
        },
        "PCIE_LH12_2": {
            "cap": "92.540",
            "res": "23.320"
        },
        "PCIE_LH12_3": {
            "cap": "92.540",
            "res": "23.320"
        },
        "PCIE_LH12_4": {
            "cap": "92.540",
            "res": "23.320"
        },
        "PCIE_LOGIC_OUTS_B0_L_0": null,
        "PCIE_LOGIC_OUTS_B0_L_1": null,
        "PCIE_LOGIC_OUTS_B0_L_2": null,
        "PCIE_LOGIC_OUTS_B0_L_3": null,
        "PCIE_LOGIC_OUTS_B0_L_4": null,
        "PCIE_LOGIC_OUTS_B0_R_0": null,
        "PCIE_LOGIC_OUTS_B0_R_1": null,
        "PCIE_LOGIC_OUTS_B0_R_2": null,
        "PCIE_LOGIC_OUTS_B0_R_3": null,
        "PCIE_LOGIC_OUTS_B0_R_4": null,
        "PCIE_LOGIC_OUTS_B1_L_0": null,
        "PCIE_LOGIC_OUTS_B1_L_1": null,
        "PCIE_LOGIC_OUTS_B1_L_2": null,
        "PCIE_LOGIC_OUTS_B1_L_3": null,
        "PCIE_LOGIC_OUTS_B1_L_4": null,
        "PCIE_LOGIC_OUTS_B1_R_0": null,
        "PCIE_LOGIC_OUTS_B1_R_1": null,
        "PCIE_LOGIC_OUTS_B1_R_2": null,
        "PCIE_LOGIC_OUTS_B1_R_3": null,
        "PCIE_LOGIC_OUTS_B1_R_4": null,
        "PCIE_LOGIC_OUTS_B2_L_0": null,
        "PCIE_LOGIC_OUTS_B2_L_1": null,
        "PCIE_LOGIC_OUTS_B2_L_2": null,
        "PCIE_LOGIC_OUTS_B2_L_3": null,
        "PCIE_LOGIC_OUTS_B2_L_4": null,
        "PCIE_LOGIC_OUTS_B2_R_0": null,
        "PCIE_LOGIC_OUTS_B2_R_1": null,
        "PCIE_LOGIC_OUTS_B2_R_2": null,
        "PCIE_LOGIC_OUTS_B2_R_3": null,
        "PCIE_LOGIC_OUTS_B2_R_4": null,
        "PCIE_LOGIC_OUTS_B3_L_0": null,
        "PCIE_LOGIC_OUTS_B3_L_1": null,
        "PCIE_LOGIC_OUTS_B3_L_2": null,
        "PCIE_LOGIC_OUTS_B3_L_3": null,
        "PCIE_LOGIC_OUTS_B3_L_4": null,
        "PCIE_LOGIC_OUTS_B3_R_0": null,
        "PCIE_LOGIC_OUTS_B3_R_1": null,
        "PCIE_LOGIC_OUTS_B3_R_2": null,
        "PCIE_LOGIC_OUTS_B3_R_3": null,
        "PCIE_LOGIC_OUTS_B3_R_4": null,
        "PCIE_LOGIC_OUTS_B4_L_0": null,
        "PCIE_LOGIC_OUTS_B4_L_1": null,
        "PCIE_LOGIC_OUTS_B4_L_2": null,
        "PCIE_LOGIC_OUTS_B4_L_3": null,
        "PCIE_LOGIC_OUTS_B4_L_4": null,
        "PCIE_LOGIC_OUTS_B4_R_0": null,
        "PCIE_LOGIC_OUTS_B4_R_1": null,
        "PCIE_LOGIC_OUTS_B4_R_2": null,
        "PCIE_LOGIC_OUTS_B4_R_3": null,
        "PCIE_LOGIC_OUTS_B4_R_4": null,
        "PCIE_LOGIC_OUTS_B5_L_0": null,
        "PCIE_LOGIC_OUTS_B5_L_1": null,
        "PCIE_LOGIC_OUTS_B5_L_2": null,
        "PCIE_LOGIC_OUTS_B5_L_3": null,
        "PCIE_LOGIC_OUTS_B5_L_4": null,
        "PCIE_LOGIC_OUTS_B5_R_0": null,
        "PCIE_LOGIC_OUTS_B5_R_1": null,
        "PCIE_LOGIC_OUTS_B5_R_2": null,
        "PCIE_LOGIC_OUTS_B5_R_3": null,
        "PCIE_LOGIC_OUTS_B5_R_4": null,
        "PCIE_LOGIC_OUTS_B6_L_0": null,
        "PCIE_LOGIC_OUTS_B6_L_1": null,
        "PCIE_LOGIC_OUTS_B6_L_2": null,
        "PCIE_LOGIC_OUTS_B6_L_3": null,
        "PCIE_LOGIC_OUTS_B6_L_4": null,
        "PCIE_LOGIC_OUTS_B6_R_0": null,
        "PCIE_LOGIC_OUTS_B6_R_1": null,
        "PCIE_LOGIC_OUTS_B6_R_2": null,
        "PCIE_LOGIC_OUTS_B6_R_3": null,
        "PCIE_LOGIC_OUTS_B6_R_4": null,
        "PCIE_LOGIC_OUTS_B7_L_0": null,
        "PCIE_LOGIC_OUTS_B7_L_1": null,
        "PCIE_LOGIC_OUTS_B7_L_2": null,
        "PCIE_LOGIC_OUTS_B7_L_3": null,
        "PCIE_LOGIC_OUTS_B7_L_4": null,
        "PCIE_LOGIC_OUTS_B7_R_0": null,
        "PCIE_LOGIC_OUTS_B7_R_1": null,
        "PCIE_LOGIC_OUTS_B7_R_2": null,
        "PCIE_LOGIC_OUTS_B7_R_3": null,
        "PCIE_LOGIC_OUTS_B7_R_4": null,
        "PCIE_LOGIC_OUTS_B8_L_0": null,
        "PCIE_LOGIC_OUTS_B8_L_1": null,
        "PCIE_LOGIC_OUTS_B8_L_2": null,
        "PCIE_LOGIC_OUTS_B8_L_3": null,
        "PCIE_LOGIC_OUTS_B8_L_4": null,
        "PCIE_LOGIC_OUTS_B8_R_0": null,
        "PCIE_LOGIC_OUTS_B8_R_1": null,
        "PCIE_LOGIC_OUTS_B8_R_2": null,
        "PCIE_LOGIC_OUTS_B8_R_3": null,
        "PCIE_LOGIC_OUTS_B8_R_4": null,
        "PCIE_LOGIC_OUTS_B9_L_0": null,
        "PCIE_LOGIC_OUTS_B9_L_1": null,
        "PCIE_LOGIC_OUTS_B9_L_2": null,
        "PCIE_LOGIC_OUTS_B9_L_3": null,
        "PCIE_LOGIC_OUTS_B9_L_4": null,
        "PCIE_LOGIC_OUTS_B9_R_0": null,
        "PCIE_LOGIC_OUTS_B9_R_1": null,
        "PCIE_LOGIC_OUTS_B9_R_2": null,
        "PCIE_LOGIC_OUTS_B9_R_3": null,
        "PCIE_LOGIC_OUTS_B9_R_4": null,
        "PCIE_LOGIC_OUTS_B10_L_0": null,
        "PCIE_LOGIC_OUTS_B10_L_1": null,
        "PCIE_LOGIC_OUTS_B10_L_2": null,
        "PCIE_LOGIC_OUTS_B10_L_3": null,
        "PCIE_LOGIC_OUTS_B10_L_4": null,
        "PCIE_LOGIC_OUTS_B10_R_0": null,
        "PCIE_LOGIC_OUTS_B10_R_1": null,
        "PCIE_LOGIC_OUTS_B10_R_2": null,
        "PCIE_LOGIC_OUTS_B10_R_3": null,
        "PCIE_LOGIC_OUTS_B10_R_4": null,
        "PCIE_LOGIC_OUTS_B11_L_0": null,
        "PCIE_LOGIC_OUTS_B11_L_1": null,
        "PCIE_LOGIC_OUTS_B11_L_2": null,
        "PCIE_LOGIC_OUTS_B11_L_3": null,
        "PCIE_LOGIC_OUTS_B11_L_4": null,
        "PCIE_LOGIC_OUTS_B11_R_0": null,
        "PCIE_LOGIC_OUTS_B11_R_1": null,
        "PCIE_LOGIC_OUTS_B11_R_2": null,
        "PCIE_LOGIC_OUTS_B11_R_3": null,
        "PCIE_LOGIC_OUTS_B11_R_4": null,
        "PCIE_LOGIC_OUTS_B12_L_0": null,
        "PCIE_LOGIC_OUTS_B12_L_1": null,
        "PCIE_LOGIC_OUTS_B12_L_2": null,
        "PCIE_LOGIC_OUTS_B12_L_3": null,
        "PCIE_LOGIC_OUTS_B12_L_4": null,
        "PCIE_LOGIC_OUTS_B12_R_0": null,
        "PCIE_LOGIC_OUTS_B12_R_1": null,
        "PCIE_LOGIC_OUTS_B12_R_2": null,
        "PCIE_LOGIC_OUTS_B12_R_3": null,
        "PCIE_LOGIC_OUTS_B12_R_4": null,
        "PCIE_LOGIC_OUTS_B13_L_0": null,
        "PCIE_LOGIC_OUTS_B13_L_1": null,
        "PCIE_LOGIC_OUTS_B13_L_2": null,
        "PCIE_LOGIC_OUTS_B13_L_3": null,
        "PCIE_LOGIC_OUTS_B13_L_4": null,
        "PCIE_LOGIC_OUTS_B13_R_0": null,
        "PCIE_LOGIC_OUTS_B13_R_1": null,
        "PCIE_LOGIC_OUTS_B13_R_2": null,
        "PCIE_LOGIC_OUTS_B13_R_3": null,
        "PCIE_LOGIC_OUTS_B13_R_4": null,
        "PCIE_LOGIC_OUTS_B14_L_0": null,
        "PCIE_LOGIC_OUTS_B14_L_1": null,
        "PCIE_LOGIC_OUTS_B14_L_2": null,
        "PCIE_LOGIC_OUTS_B14_L_3": null,
        "PCIE_LOGIC_OUTS_B14_L_4": null,
        "PCIE_LOGIC_OUTS_B14_R_0": null,
        "PCIE_LOGIC_OUTS_B14_R_1": null,
        "PCIE_LOGIC_OUTS_B14_R_2": null,
        "PCIE_LOGIC_OUTS_B14_R_3": null,
        "PCIE_LOGIC_OUTS_B14_R_4": null,
        "PCIE_LOGIC_OUTS_B15_L_0": null,
        "PCIE_LOGIC_OUTS_B15_L_1": null,
        "PCIE_LOGIC_OUTS_B15_L_2": null,
        "PCIE_LOGIC_OUTS_B15_L_3": null,
        "PCIE_LOGIC_OUTS_B15_L_4": null,
        "PCIE_LOGIC_OUTS_B15_R_0": null,
        "PCIE_LOGIC_OUTS_B15_R_1": null,
        "PCIE_LOGIC_OUTS_B15_R_2": null,
        "PCIE_LOGIC_OUTS_B15_R_3": null,
        "PCIE_LOGIC_OUTS_B15_R_4": null,
        "PCIE_LOGIC_OUTS_B16_L_0": null,
        "PCIE_LOGIC_OUTS_B16_L_1": null,
        "PCIE_LOGIC_OUTS_B16_L_2": null,
        "PCIE_LOGIC_OUTS_B16_L_3": null,
        "PCIE_LOGIC_OUTS_B16_L_4": null,
        "PCIE_LOGIC_OUTS_B16_R_0": null,
        "PCIE_LOGIC_OUTS_B16_R_1": null,
        "PCIE_LOGIC_OUTS_B16_R_2": null,
        "PCIE_LOGIC_OUTS_B16_R_3": null,
        "PCIE_LOGIC_OUTS_B16_R_4": null,
        "PCIE_LOGIC_OUTS_B17_L_0": null,
        "PCIE_LOGIC_OUTS_B17_L_1": null,
        "PCIE_LOGIC_OUTS_B17_L_2": null,
        "PCIE_LOGIC_OUTS_B17_L_3": null,
        "PCIE_LOGIC_OUTS_B17_L_4": null,
        "PCIE_LOGIC_OUTS_B17_R_0": null,
        "PCIE_LOGIC_OUTS_B17_R_1": null,
        "PCIE_LOGIC_OUTS_B17_R_2": null,
        "PCIE_LOGIC_OUTS_B17_R_3": null,
        "PCIE_LOGIC_OUTS_B17_R_4": null,
        "PCIE_LOGIC_OUTS_B18_L_0": null,
        "PCIE_LOGIC_OUTS_B18_L_1": null,
        "PCIE_LOGIC_OUTS_B18_L_2": null,
        "PCIE_LOGIC_OUTS_B18_L_3": null,
        "PCIE_LOGIC_OUTS_B18_L_4": null,
        "PCIE_LOGIC_OUTS_B18_R_0": null,
        "PCIE_LOGIC_OUTS_B18_R_1": null,
        "PCIE_LOGIC_OUTS_B18_R_2": null,
        "PCIE_LOGIC_OUTS_B18_R_3": null,
        "PCIE_LOGIC_OUTS_B18_R_4": null,
        "PCIE_LOGIC_OUTS_B19_L_0": null,
        "PCIE_LOGIC_OUTS_B19_L_1": null,
        "PCIE_LOGIC_OUTS_B19_L_2": null,
        "PCIE_LOGIC_OUTS_B19_L_3": null,
        "PCIE_LOGIC_OUTS_B19_L_4": null,
        "PCIE_LOGIC_OUTS_B19_R_0": null,
        "PCIE_LOGIC_OUTS_B19_R_1": null,
        "PCIE_LOGIC_OUTS_B19_R_2": null,
        "PCIE_LOGIC_OUTS_B19_R_3": null,
        "PCIE_LOGIC_OUTS_B19_R_4": null,
        "PCIE_LOGIC_OUTS_B20_L_0": null,
        "PCIE_LOGIC_OUTS_B20_L_1": null,
        "PCIE_LOGIC_OUTS_B20_L_2": null,
        "PCIE_LOGIC_OUTS_B20_L_3": null,
        "PCIE_LOGIC_OUTS_B20_L_4": null,
        "PCIE_LOGIC_OUTS_B20_R_0": null,
        "PCIE_LOGIC_OUTS_B20_R_1": null,
        "PCIE_LOGIC_OUTS_B20_R_2": null,
        "PCIE_LOGIC_OUTS_B20_R_3": null,
        "PCIE_LOGIC_OUTS_B20_R_4": null,
        "PCIE_LOGIC_OUTS_B21_L_0": null,
        "PCIE_LOGIC_OUTS_B21_L_1": null,
        "PCIE_LOGIC_OUTS_B21_L_2": null,
        "PCIE_LOGIC_OUTS_B21_L_3": null,
        "PCIE_LOGIC_OUTS_B21_L_4": null,
        "PCIE_LOGIC_OUTS_B21_R_0": null,
        "PCIE_LOGIC_OUTS_B21_R_1": null,
        "PCIE_LOGIC_OUTS_B21_R_2": null,
        "PCIE_LOGIC_OUTS_B21_R_3": null,
        "PCIE_LOGIC_OUTS_B21_R_4": null,
        "PCIE_LOGIC_OUTS_B22_L_0": null,
        "PCIE_LOGIC_OUTS_B22_L_1": null,
        "PCIE_LOGIC_OUTS_B22_L_2": null,
        "PCIE_LOGIC_OUTS_B22_L_3": null,
        "PCIE_LOGIC_OUTS_B22_L_4": null,
        "PCIE_LOGIC_OUTS_B22_R_0": null,
        "PCIE_LOGIC_OUTS_B22_R_1": null,
        "PCIE_LOGIC_OUTS_B22_R_2": null,
        "PCIE_LOGIC_OUTS_B22_R_3": null,
        "PCIE_LOGIC_OUTS_B22_R_4": null,
        "PCIE_LOGIC_OUTS_B23_L_0": null,
        "PCIE_LOGIC_OUTS_B23_L_1": null,
        "PCIE_LOGIC_OUTS_B23_L_2": null,
        "PCIE_LOGIC_OUTS_B23_L_3": null,
        "PCIE_LOGIC_OUTS_B23_L_4": null,
        "PCIE_LOGIC_OUTS_B23_R_0": null,
        "PCIE_LOGIC_OUTS_B23_R_1": null,
        "PCIE_LOGIC_OUTS_B23_R_2": null,
        "PCIE_LOGIC_OUTS_B23_R_3": null,
        "PCIE_LOGIC_OUTS_B23_R_4": null,
        "PCIE_MONITOR_N_0": null,
        "PCIE_MONITOR_N_1": null,
        "PCIE_MONITOR_N_2": null,
        "PCIE_MONITOR_N_3": null,
        "PCIE_MONITOR_N_4": null,
        "PCIE_MONITOR_P_0": null,
        "PCIE_MONITOR_P_1": null,
        "PCIE_MONITOR_P_2": null,
        "PCIE_MONITOR_P_3": null,
        "PCIE_MONITOR_P_4": null,
        "PCIE_NE2A0_0": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_NE2A0_1": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_NE2A0_2": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_NE2A0_3": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_NE2A0_4": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_NE2A1_0": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_NE2A1_1": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_NE2A1_2": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_NE2A1_3": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_NE2A1_4": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_NE2A2_0": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_NE2A2_1": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_NE2A2_2": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_NE2A2_3": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_NE2A2_4": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_NE2A3_0": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_NE2A3_1": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_NE2A3_2": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_NE2A3_3": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_NE2A3_4": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_NE4BEG0_0": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_NE4BEG0_1": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_NE4BEG0_2": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_NE4BEG0_3": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_NE4BEG0_4": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_NE4BEG1_0": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_NE4BEG1_1": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_NE4BEG1_2": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_NE4BEG1_3": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_NE4BEG1_4": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_NE4BEG2_0": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_NE4BEG2_1": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_NE4BEG2_2": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_NE4BEG2_3": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_NE4BEG2_4": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_NE4BEG3_0": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_NE4BEG3_1": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_NE4BEG3_2": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_NE4BEG3_3": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_NE4BEG3_4": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_NE4C0_0": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_NE4C0_1": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_NE4C0_2": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_NE4C0_3": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_NE4C0_4": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_NE4C1_0": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_NE4C1_1": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_NE4C1_2": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_NE4C1_3": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_NE4C1_4": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_NE4C2_0": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_NE4C2_1": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_NE4C2_2": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_NE4C2_3": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_NE4C2_4": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_NE4C3_0": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_NE4C3_1": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_NE4C3_2": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_NE4C3_3": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_NE4C3_4": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_NW2A0_0": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_NW2A0_1": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_NW2A0_2": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_NW2A0_3": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_NW2A0_4": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_NW2A1_0": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_NW2A1_1": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_NW2A1_2": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_NW2A1_3": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_NW2A1_4": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_NW2A2_0": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_NW2A2_1": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_NW2A2_2": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_NW2A2_3": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_NW2A2_4": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_NW2A3_0": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_NW2A3_1": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_NW2A3_2": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_NW2A3_3": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_NW2A3_4": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_NW4A0_0": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_NW4A0_1": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_NW4A0_2": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_NW4A0_3": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_NW4A0_4": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_NW4A1_0": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_NW4A1_1": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_NW4A1_2": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_NW4A1_3": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_NW4A1_4": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_NW4A2_0": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_NW4A2_1": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_NW4A2_2": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_NW4A2_3": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_NW4A2_4": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_NW4A3_0": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_NW4A3_1": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_NW4A3_2": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_NW4A3_3": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_NW4A3_4": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_NW4END0_0": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_NW4END0_1": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_NW4END0_2": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_NW4END0_3": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_NW4END0_4": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_NW4END1_0": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_NW4END1_1": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_NW4END1_2": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_NW4END1_3": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_NW4END1_4": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_NW4END2_0": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_NW4END2_1": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_NW4END2_2": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_NW4END2_3": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_NW4END2_4": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_NW4END3_0": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_NW4END3_1": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_NW4END3_2": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_NW4END3_3": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_NW4END3_4": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_SE2A0_0": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_SE2A0_1": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_SE2A0_2": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_SE2A0_3": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_SE2A0_4": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_SE2A1_0": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_SE2A1_1": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_SE2A1_2": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_SE2A1_3": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_SE2A1_4": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_SE2A2_0": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_SE2A2_1": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_SE2A2_2": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_SE2A2_3": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_SE2A2_4": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_SE2A3_0": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_SE2A3_1": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_SE2A3_2": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_SE2A3_3": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_SE2A3_4": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_SE4BEG0_0": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_SE4BEG0_1": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_SE4BEG0_2": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_SE4BEG0_3": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_SE4BEG0_4": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_SE4BEG1_0": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_SE4BEG1_1": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_SE4BEG1_2": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_SE4BEG1_3": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_SE4BEG1_4": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_SE4BEG2_0": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_SE4BEG2_1": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_SE4BEG2_2": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_SE4BEG2_3": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_SE4BEG2_4": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_SE4BEG3_0": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_SE4BEG3_1": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_SE4BEG3_2": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_SE4BEG3_3": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_SE4BEG3_4": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_SE4C0_0": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_SE4C0_1": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_SE4C0_2": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_SE4C0_3": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_SE4C0_4": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_SE4C1_0": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_SE4C1_1": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_SE4C1_2": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_SE4C1_3": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_SE4C1_4": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_SE4C2_0": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_SE4C2_1": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_SE4C2_2": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_SE4C2_3": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_SE4C2_4": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_SE4C3_0": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_SE4C3_1": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_SE4C3_2": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_SE4C3_3": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_SE4C3_4": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_SW2A0_0": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_SW2A0_1": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_SW2A0_2": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_SW2A0_3": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_SW2A0_4": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_SW2A1_0": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_SW2A1_1": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_SW2A1_2": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_SW2A1_3": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_SW2A1_4": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_SW2A2_0": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_SW2A2_1": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_SW2A2_2": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_SW2A2_3": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_SW2A2_4": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_SW2A3_0": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_SW2A3_1": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_SW2A3_2": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_SW2A3_3": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_SW2A3_4": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_SW4A0_0": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_SW4A0_1": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_SW4A0_2": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_SW4A0_3": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_SW4A0_4": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_SW4A1_0": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_SW4A1_1": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_SW4A1_2": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_SW4A1_3": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_SW4A1_4": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_SW4A2_0": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_SW4A2_1": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_SW4A2_2": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_SW4A2_3": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_SW4A2_4": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_SW4A3_0": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_SW4A3_1": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_SW4A3_2": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_SW4A3_3": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_SW4A3_4": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_SW4END0_0": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_SW4END0_1": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_SW4END0_2": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_SW4END0_3": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_SW4END0_4": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_SW4END1_0": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_SW4END1_1": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_SW4END1_2": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_SW4END1_3": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_SW4END1_4": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_SW4END2_0": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_SW4END2_1": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_SW4END2_2": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_SW4END2_3": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_SW4END2_4": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_SW4END3_0": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_SW4END3_1": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_SW4END3_2": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_SW4END3_3": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_SW4END3_4": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_TOP_CFGAERROOTERRCORRERRRECEIVED": null,
        "PCIE_TOP_CFGAERROOTERRFATALERRRECEIVED": null,
        "PCIE_TOP_CFGAERROOTERRFATALERRREPORTINGEN": null,
        "PCIE_TOP_CFGAERROOTERRNONFATALERRRECEIVED": null,
        "PCIE_TOP_CFGAERROOTERRNONFATALERRREPORTINGEN": null,
        "PCIE_TOP_CFGCOMMANDBUSMASTERENABLE": null,
        "PCIE_TOP_CFGCOMMANDINTERRUPTDISABLE": null,
        "PCIE_TOP_CFGCOMMANDIOENABLE": null,
        "PCIE_TOP_CFGCOMMANDMEMENABLE": null,
        "PCIE_TOP_CFGDEVCONTROL2ARIFORWARDEN": null,
        "PCIE_TOP_CFGDEVCONTROL2ATOMICEGRESSBLOCK": null,
        "PCIE_TOP_CFGDEVCONTROL2ATOMICREQUESTEREN": null,
        "PCIE_TOP_CFGDEVCONTROL2CPLTIMEOUTDIS": null,
        "PCIE_TOP_CFGDEVCONTROL2CPLTIMEOUTVAL0": null,
        "PCIE_TOP_CFGDEVCONTROL2CPLTIMEOUTVAL1": null,
        "PCIE_TOP_CFGDEVCONTROL2CPLTIMEOUTVAL2": null,
        "PCIE_TOP_CFGDEVCONTROL2CPLTIMEOUTVAL3": null,
        "PCIE_TOP_CFGDEVCONTROL2IDOCPLEN": null,
        "PCIE_TOP_CFGDEVCONTROL2IDOREQEN": null,
        "PCIE_TOP_CFGDEVCONTROL2LTREN": null,
        "PCIE_TOP_CFGDEVID0": null,
        "PCIE_TOP_CFGDEVID1": null,
        "PCIE_TOP_CFGDEVID2": null,
        "PCIE_TOP_CFGDEVID3": null,
        "PCIE_TOP_CFGDEVID4": null,
        "PCIE_TOP_CFGDEVID5": null,
        "PCIE_TOP_CFGDEVID6": null,
        "PCIE_TOP_CFGDEVID7": null,
        "PCIE_TOP_CFGDEVID8": null,
        "PCIE_TOP_CFGDEVID9": null,
        "PCIE_TOP_CFGDEVID10": null,
        "PCIE_TOP_CFGDEVID11": null,
        "PCIE_TOP_CFGDEVID12": null,
        "PCIE_TOP_CFGDEVID13": null,
        "PCIE_TOP_CFGDEVID14": null,
        "PCIE_TOP_CFGDEVID15": null,
        "PCIE_TOP_CFGDSN57": null,
        "PCIE_TOP_CFGDSN58": null,
        "PCIE_TOP_CFGDSN59": null,
        "PCIE_TOP_CFGDSN60": null,
        "PCIE_TOP_CFGDSN61": null,
        "PCIE_TOP_CFGDSN62": null,
        "PCIE_TOP_CFGDSN63": null,
        "PCIE_TOP_CFGERRAERHEADERLOG0": null,
        "PCIE_TOP_CFGERRAERHEADERLOG1": null,
        "PCIE_TOP_CFGERRAERHEADERLOG2": null,
        "PCIE_TOP_CFGERRAERHEADERLOG3": null,
        "PCIE_TOP_CFGERRAERHEADERLOG4": null,
        "PCIE_TOP_CFGERRAERHEADERLOG5": null,
        "PCIE_TOP_CFGERRAERHEADERLOG6": null,
        "PCIE_TOP_CFGERRAERHEADERLOG7": null,
        "PCIE_TOP_CFGERRAERHEADERLOG8": null,
        "PCIE_TOP_CFGERRAERHEADERLOG9": null,
        "PCIE_TOP_CFGERRAERHEADERLOG10": null,
        "PCIE_TOP_CFGERRAERHEADERLOG11": null,
        "PCIE_TOP_CFGERRLOCKEDN": null,
        "PCIE_TOP_CFGERRNORECOVERYN": null,
        "PCIE_TOP_CFGERRTLPCPLHEADER26": null,
        "PCIE_TOP_CFGERRTLPCPLHEADER27": null,
        "PCIE_TOP_CFGERRTLPCPLHEADER28": null,
        "PCIE_TOP_CFGERRTLPCPLHEADER29": null,
        "PCIE_TOP_CFGERRTLPCPLHEADER30": null,
        "PCIE_TOP_CFGERRTLPCPLHEADER31": null,
        "PCIE_TOP_CFGERRTLPCPLHEADER32": null,
        "PCIE_TOP_CFGERRTLPCPLHEADER33": null,
        "PCIE_TOP_CFGERRTLPCPLHEADER34": null,
        "PCIE_TOP_CFGERRTLPCPLHEADER35": null,
        "PCIE_TOP_CFGERRTLPCPLHEADER36": null,
        "PCIE_TOP_CFGERRTLPCPLHEADER37": null,
        "PCIE_TOP_CFGERRTLPCPLHEADER38": null,
        "PCIE_TOP_CFGERRTLPCPLHEADER39": null,
        "PCIE_TOP_CFGERRTLPCPLHEADER40": null,
        "PCIE_TOP_CFGERRTLPCPLHEADER41": null,
        "PCIE_TOP_CFGERRTLPCPLHEADER42": null,
        "PCIE_TOP_CFGERRTLPCPLHEADER43": null,
        "PCIE_TOP_CFGERRTLPCPLHEADER44": null,
        "PCIE_TOP_CFGERRTLPCPLHEADER45": null,
        "PCIE_TOP_CFGERRTLPCPLHEADER46": null,
        "PCIE_TOP_CFGERRTLPCPLHEADER47": null,
        "PCIE_TOP_CFGINTERRUPTDI0": null,
        "PCIE_TOP_CFGINTERRUPTN": null,
        "PCIE_TOP_CFGLINKCONTROLASPMCONTROL1": null,
        "PCIE_TOP_CFGLINKCONTROLAUTOBANDWIDTHINTEN": null,
        "PCIE_TOP_CFGLINKCONTROLBANDWIDTHINTEN": null,
        "PCIE_TOP_CFGLINKCONTROLCLOCKPMEN": null,
        "PCIE_TOP_CFGLINKCONTROLCOMMONCLOCK": null,
        "PCIE_TOP_CFGLINKCONTROLEXTENDEDSYNC": null,
        "PCIE_TOP_CFGLINKCONTROLHWAUTOWIDTHDIS": null,
        "PCIE_TOP_CFGLINKCONTROLLINKDISABLE": null,
        "PCIE_TOP_CFGLINKCONTROLRCB": null,
        "PCIE_TOP_CFGLINKCONTROLRETRAINLINK": null,
        "PCIE_TOP_CFGMGMTDO16": null,
        "PCIE_TOP_CFGMGMTDO17": null,
        "PCIE_TOP_CFGMGMTDO18": null,
        "PCIE_TOP_CFGMGMTDO19": null,
        "PCIE_TOP_CFGMGMTDO20": null,
        "PCIE_TOP_CFGMGMTDO21": null,
        "PCIE_TOP_CFGMGMTDO22": null,
        "PCIE_TOP_CFGMGMTDO23": null,
        "PCIE_TOP_CFGMGMTDO24": null,
        "PCIE_TOP_CFGMGMTDO25": null,
        "PCIE_TOP_CFGMGMTDO26": null,
        "PCIE_TOP_CFGMGMTDO27": null,
        "PCIE_TOP_CFGMGMTDO28": null,
        "PCIE_TOP_CFGMGMTDO29": null,
        "PCIE_TOP_CFGMGMTDO30": null,
        "PCIE_TOP_CFGPCIELINKSTATE1": null,
        "PCIE_TOP_CFGPCIELINKSTATE2": null,
        "PCIE_TOP_CFGPMCSRPMEEN": null,
        "PCIE_TOP_CFGPMCSRPMESTATUS": null,
        "PCIE_TOP_CFGPMCSRPOWERSTATE0": null,
        "PCIE_TOP_CFGPMCSRPOWERSTATE1": null,
        "PCIE_TOP_CFGPMRCVASREQL1N": null,
        "PCIE_TOP_CFGPMRCVENTERL1N": null,
        "PCIE_TOP_CFGPMRCVENTERL23N": null,
        "PCIE_TOP_CFGPMRCVREQACKN": null,
        "PCIE_TOP_CFGTRANSACTION": null,
        "PCIE_TOP_CFGTRANSACTIONADDR0": null,
        "PCIE_TOP_CFGTRANSACTIONADDR1": null,
        "PCIE_TOP_CFGTRANSACTIONADDR2": null,
        "PCIE_TOP_CFGTRANSACTIONADDR3": null,
        "PCIE_TOP_CFGTRANSACTIONADDR4": null,
        "PCIE_TOP_CFGTRANSACTIONADDR5": null,
        "PCIE_TOP_CFGTRANSACTIONADDR6": null,
        "PCIE_TOP_CFGTRANSACTIONTYPE": null,
        "PCIE_TOP_CFGVCTCVCMAP0": null,
        "PCIE_TOP_CFGVCTCVCMAP1": null,
        "PCIE_TOP_CFGVCTCVCMAP2": null,
        "PCIE_TOP_CFGVCTCVCMAP3": null,
        "PCIE_TOP_CFGVCTCVCMAP4": null,
        "PCIE_TOP_CFGVCTCVCMAP5": null,
        "PCIE_TOP_CFGVCTCVCMAP6": null,
        "PCIE_TOP_CFGVENDID0": null,
        "PCIE_TOP_DBGMODE0": null,
        "PCIE_TOP_DBGVECA0": null,
        "PCIE_TOP_DBGVECA1": null,
        "PCIE_TOP_DBGVECA2": null,
        "PCIE_TOP_DBGVECA3": null,
        "PCIE_TOP_DBGVECA4": null,
        "PCIE_TOP_DBGVECA5": null,
        "PCIE_TOP_DBGVECA6": null,
        "PCIE_TOP_DBGVECA7": null,
        "PCIE_TOP_DBGVECA8": null,
        "PCIE_TOP_DBGVECA9": null,
        "PCIE_TOP_DBGVECA10": null,
        "PCIE_TOP_DBGVECA11": null,
        "PCIE_TOP_DBGVECA12": null,
        "PCIE_TOP_DBGVECA13": null,
        "PCIE_TOP_DBGVECA14": null,
        "PCIE_TOP_DBGVECA15": null,
        "PCIE_TOP_DBGVECA16": null,
        "PCIE_TOP_DBGVECA17": null,
        "PCIE_TOP_DBGVECA18": null,
        "PCIE_TOP_DBGVECA19": null,
        "PCIE_TOP_DBGVECA20": null,
        "PCIE_TOP_DBGVECA21": null,
        "PCIE_TOP_DBGVECB10": null,
        "PCIE_TOP_DRPADDR7": null,
        "PCIE_TOP_DRPADDR8": null,
        "PCIE_TOP_DRPDI0": null,
        "PCIE_TOP_DRPDI1": null,
        "PCIE_TOP_DRPDI2": null,
        "PCIE_TOP_DRPDI3": null,
        "PCIE_TOP_DRPDI4": null,
        "PCIE_TOP_DRPDI5": null,
        "PCIE_TOP_DRPDI6": null,
        "PCIE_TOP_DRPDI7": null,
        "PCIE_TOP_DRPDI8": null,
        "PCIE_TOP_DRPDI9": null,
        "PCIE_TOP_DRPDI10": null,
        "PCIE_TOP_DRPDI11": null,
        "PCIE_TOP_DRPDI12": null,
        "PCIE_TOP_DRPDI13": null,
        "PCIE_TOP_DRPDI14": null,
        "PCIE_TOP_DRPDI15": null,
        "PCIE_TOP_DRPDO0": null,
        "PCIE_TOP_DRPDO1": null,
        "PCIE_TOP_DRPDO2": null,
        "PCIE_TOP_DRPDO3": null,
        "PCIE_TOP_DRPDO4": null,
        "PCIE_TOP_DRPDO5": null,
        "PCIE_TOP_DRPDO6": null,
        "PCIE_TOP_DRPDO11": null,
        "PCIE_TOP_DRPDO12": null,
        "PCIE_TOP_DRPDO13": null,
        "PCIE_TOP_DRPDO14": null,
        "PCIE_TOP_DRPDO15": null,
        "PCIE_TOP_DRPRDY": null,
        "PCIE_TOP_EDTBYPASS": null,
        "PCIE_TOP_EDTCONFIGURATION": null,
        "PCIE_TOP_EDTUPDATE": null,
        "PCIE_TOP_LL2SENDASREQL1": null,
        "PCIE_TOP_LL2SENDENTERL1": null,
        "PCIE_TOP_LL2SENDENTERL23": null,
        "PCIE_TOP_LL2SENDPMACK": null,
        "PCIE_TOP_LL2SUSPENDNOW": null,
        "PCIE_TOP_LL2TFCINIT1SEQ": null,
        "PCIE_TOP_LL2TFCINIT2SEQ": null,
        "PCIE_TOP_LL2TLPRCV": null,
        "PCIE_TOP_MIMRXRADDR0": null,
        "PCIE_TOP_MIMRXRADDR1": null,
        "PCIE_TOP_MIMRXRADDR2": null,
        "PCIE_TOP_MIMRXRADDR4": null,
        "PCIE_TOP_MIMRXRADDR8": null,
        "PCIE_TOP_MIMRXRADDR9": null,
        "PCIE_TOP_MIMRXRADDR10": null,
        "PCIE_TOP_MIMRXRADDR11": null,
        "PCIE_TOP_MIMRXRDATA20": null,
        "PCIE_TOP_MIMRXRDATA21": null,
        "PCIE_TOP_MIMRXRDATA22": null,
        "PCIE_TOP_MIMRXRDATA23": null,
        "PCIE_TOP_MIMRXRDATA24": null,
        "PCIE_TOP_MIMRXRDATA25": null,
        "PCIE_TOP_MIMRXRDATA26": null,
        "PCIE_TOP_MIMRXRDATA27": null,
        "PCIE_TOP_MIMRXRDATA28": null,
        "PCIE_TOP_MIMRXRDATA29": null,
        "PCIE_TOP_MIMRXRDATA30": null,
        "PCIE_TOP_MIMRXRDATA31": null,
        "PCIE_TOP_MIMRXRDATA32": null,
        "PCIE_TOP_MIMRXRDATA33": null,
        "PCIE_TOP_MIMRXRDATA34": null,
        "PCIE_TOP_MIMRXRDATA35": null,
        "PCIE_TOP_MIMRXRDATA36": null,
        "PCIE_TOP_MIMRXRDATA37": null,
        "PCIE_TOP_MIMRXRDATA38": null,
        "PCIE_TOP_MIMRXRDATA39": null,
        "PCIE_TOP_MIMRXRDATA40": null,
        "PCIE_TOP_MIMRXRDATA41": null,
        "PCIE_TOP_MIMRXRDATA42": null,
        "PCIE_TOP_MIMRXRDATA43": null,
        "PCIE_TOP_MIMRXRDATA44": null,
        "PCIE_TOP_MIMRXRDATA45": null,
        "PCIE_TOP_MIMRXRDATA46": null,
        "PCIE_TOP_MIMRXRDATA47": null,
        "PCIE_TOP_MIMRXRDATA48": null,
        "PCIE_TOP_MIMRXRDATA49": null,
        "PCIE_TOP_MIMRXRDATA50": null,
        "PCIE_TOP_MIMRXRDATA51": null,
        "PCIE_TOP_MIMRXRDATA52": null,
        "PCIE_TOP_MIMRXRDATA53": null,
        "PCIE_TOP_MIMRXRDATA54": null,
        "PCIE_TOP_MIMRXRDATA55": null,
        "PCIE_TOP_MIMRXREN": null,
        "PCIE_TOP_MIMRXWADDR1": null,
        "PCIE_TOP_MIMRXWADDR2": null,
        "PCIE_TOP_MIMRXWADDR5": null,
        "PCIE_TOP_MIMRXWADDR12": null,
        "PCIE_TOP_MIMRXWDATA0": null,
        "PCIE_TOP_MIMRXWDATA1": null,
        "PCIE_TOP_MIMRXWDATA2": null,
        "PCIE_TOP_MIMRXWDATA3": null,
        "PCIE_TOP_MIMRXWDATA4": null,
        "PCIE_TOP_MIMRXWDATA5": null,
        "PCIE_TOP_MIMRXWDATA6": null,
        "PCIE_TOP_MIMRXWDATA7": null,
        "PCIE_TOP_MIMRXWDATA8": null,
        "PCIE_TOP_MIMRXWDATA9": null,
        "PCIE_TOP_MIMRXWDATA10": null,
        "PCIE_TOP_MIMRXWDATA11": null,
        "PCIE_TOP_MIMRXWDATA12": null,
        "PCIE_TOP_MIMRXWDATA13": null,
        "PCIE_TOP_MIMRXWDATA15": null,
        "PCIE_TOP_MIMRXWDATA17": null,
        "PCIE_TOP_MIMRXWDATA19": null,
        "PCIE_TOP_MIMRXWDATA20": null,
        "PCIE_TOP_MIMRXWDATA21": null,
        "PCIE_TOP_MIMRXWDATA22": null,
        "PCIE_TOP_MIMRXWDATA23": null,
        "PCIE_TOP_MIMRXWDATA24": null,
        "PCIE_TOP_MIMRXWDATA25": null,
        "PCIE_TOP_MIMRXWDATA26": null,
        "PCIE_TOP_MIMRXWDATA27": null,
        "PCIE_TOP_MIMRXWDATA28": null,
        "PCIE_TOP_MIMRXWDATA29": null,
        "PCIE_TOP_MIMRXWDATA30": null,
        "PCIE_TOP_MIMRXWDATA31": null,
        "PCIE_TOP_MIMRXWDATA32": null,
        "PCIE_TOP_MIMRXWDATA33": null,
        "PCIE_TOP_MIMRXWDATA34": null,
        "PCIE_TOP_MIMRXWDATA35": null,
        "PCIE_TOP_MIMRXWDATA49": null,
        "PCIE_TOP_MIMRXWDATA51": null,
        "PCIE_TOP_MIMRXWEN": null,
        "PCIE_TOP_PIPERX0CHANISALIGNED": null,
        "PCIE_TOP_PIPERX0CHARISK0": null,
        "PCIE_TOP_PIPERX0DATA0": null,
        "PCIE_TOP_PIPERX0DATA1": null,
        "PCIE_TOP_PIPERX0DATA2": null,
        "PCIE_TOP_PIPERX0DATA3": null,
        "PCIE_TOP_PIPERX0DATA4": null,
        "PCIE_TOP_PIPERX0DATA5": null,
        "PCIE_TOP_PIPERX0DATA6": null,
        "PCIE_TOP_PIPERX0DATA7": null,
        "PCIE_TOP_PIPERX0PHYSTATUS": null,
        "PCIE_TOP_PIPERX0VALID": null,
        "PCIE_TOP_PIPERX4CHANISALIGNED": null,
        "PCIE_TOP_PIPERX4CHARISK0": null,
        "PCIE_TOP_PIPERX4DATA0": null,
        "PCIE_TOP_PIPERX4DATA1": null,
        "PCIE_TOP_PIPERX4DATA2": null,
        "PCIE_TOP_PIPERX4DATA3": null,
        "PCIE_TOP_PIPERX4DATA4": null,
        "PCIE_TOP_PIPERX4DATA5": null,
        "PCIE_TOP_PIPERX4DATA6": null,
        "PCIE_TOP_PIPERX4DATA7": null,
        "PCIE_TOP_PIPERX4PHYSTATUS": null,
        "PCIE_TOP_PIPERX4VALID": null,
        "PCIE_TOP_PIPETXMARGIN0": null,
        "PCIE_TOP_PIPETXMARGIN1": null,
        "PCIE_TOP_PIPETXMARGIN2": null,
        "PCIE_TOP_PL2DIRECTEDLSTATE0": null,
        "PCIE_TOP_PL2DIRECTEDLSTATE1": null,
        "PCIE_TOP_PL2DIRECTEDLSTATE2": null,
        "PCIE_TOP_PL2DIRECTEDLSTATE3": null,
        "PCIE_TOP_PL2DIRECTEDLSTATE4": null,
        "PCIE_TOP_PL2RECOVERY": null,
        "PCIE_TOP_PL2SUSPENDOK": null,
        "PCIE_TOP_PLDBGVEC8": null,
        "PCIE_TOP_SCANENABLEN": null,
        "PCIE_TOP_SCANMODEN": null,
        "PCIE_TOP_TL2ASPMSUSPENDCREDITCHECK": null,
        "PCIE_TOP_TL2PPMSUSPENDREQ": null,
        "PCIE_TOP_TRNRD59": null,
        "PCIE_TOP_TRNRD60": null,
        "PCIE_TOP_TRNRD61": null,
        "PCIE_TOP_TRNRD62": null,
        "PCIE_TOP_TRNRD63": null,
        "PCIE_TOP_TRNRD64": null,
        "PCIE_TOP_TRNRD65": null,
        "PCIE_TOP_TRNRD66": null,
        "PCIE_TOP_TRNRD67": null,
        "PCIE_TOP_TRNRD68": null,
        "PCIE_TOP_TRNRD69": null,
        "PCIE_TOP_TRNRD70": null,
        "PCIE_TOP_TRNRD71": null,
        "PCIE_TOP_TRNRD72": null,
        "PCIE_TOP_TRNRD73": null,
        "PCIE_TOP_TRNRD74": null,
        "PCIE_TOP_TRNRD75": null,
        "PCIE_TOP_TRNRD76": null,
        "PCIE_TOP_TRNRD77": null,
        "PCIE_TOP_TRNRD78": null,
        "PCIE_TOP_TRNRD79": null,
        "PCIE_TOP_TRNRD80": null,
        "PCIE_TOP_TRNRD81": null,
        "PCIE_TOP_TRNRD82": null,
        "PCIE_TOP_TRNRD83": null,
        "PCIE_TOP_TRNRD84": null,
        "PCIE_TOP_TRNRD85": null,
        "PCIE_TOP_TRNRD86": null,
        "PCIE_TOP_TRNRD87": null,
        "PCIE_TOP_TRNRD88": null,
        "PCIE_TOP_TRNRD89": null,
        "PCIE_TOP_TRNRD90": null,
        "PCIE_TOP_TRNRD91": null,
        "PCIE_TOP_TRNRD92": null,
        "PCIE_TOP_TRNRD93": null,
        "PCIE_TOP_TRNRD94": null,
        "PCIE_TOP_TRNRD95": null,
        "PCIE_TOP_TRNRD96": null,
        "PCIE_TOP_TRNRD97": null,
        "PCIE_TOP_TRNRD98": null,
        "PCIE_TOP_TRNRDLLPDATA32": null,
        "PCIE_TOP_TRNRDLLPDATA33": null,
        "PCIE_TOP_TRNRDLLPDATA34": null,
        "PCIE_TOP_TRNRDLLPDATA35": null,
        "PCIE_TOP_TRNRDLLPDATA36": null,
        "PCIE_TOP_TRNRDLLPDATA37": null,
        "PCIE_TOP_TRNRDLLPDATA38": null,
        "PCIE_TOP_TRNRDLLPDATA39": null,
        "PCIE_TOP_TRNRDLLPDATA40": null,
        "PCIE_TOP_TRNRDLLPDATA41": null,
        "PCIE_TOP_TRNRDLLPDATA42": null,
        "PCIE_TOP_TRNRDLLPDATA43": null,
        "PCIE_TOP_TRNRDLLPDATA44": null,
        "PCIE_TOP_TRNRDLLPDATA45": null,
        "PCIE_TOP_TRNRDLLPDATA46": null,
        "PCIE_TOP_TRNRDLLPDATA47": null,
        "PCIE_TOP_TRNRDLLPDATA48": null,
        "PCIE_TOP_TRNRDLLPDATA49": null,
        "PCIE_TOP_TRNRDLLPDATA50": null,
        "PCIE_TOP_TRNRDLLPDATA51": null,
        "PCIE_TOP_TRNRDLLPDATA52": null,
        "PCIE_TOP_TRNRDLLPDATA53": null,
        "PCIE_TOP_TRNRDLLPDATA54": null,
        "PCIE_TOP_TRNRDLLPDATA55": null,
        "PCIE_TOP_TRNRDLLPDATA56": null,
        "PCIE_TOP_TRNRDLLPDATA57": null,
        "PCIE_TOP_TRNRDLLPDATA58": null,
        "PCIE_TOP_TRNRDLLPDATA59": null,
        "PCIE_TOP_TRNRDLLPDATA60": null,
        "PCIE_TOP_TRNRDLLPDATA61": null,
        "PCIE_TOP_TRNRDLLPDATA62": null,
        "PCIE_TOP_TRNRDLLPDATA63": null,
        "PCIE_TOP_TRNRDLLPSRCRDY0": null,
        "PCIE_TOP_TRNRDLLPSRCRDY1": null,
        "PCIE_TOP_TRNTD8": null,
        "PCIE_TOP_TRNTD9": null,
        "PCIE_TOP_TRNTD10": null,
        "PCIE_TOP_TRNTD11": null,
        "PCIE_TOP_TRNTD12": null,
        "PCIE_TOP_TRNTD13": null,
        "PCIE_TOP_TRNTD14": null,
        "PCIE_TOP_TRNTD15": null,
        "PCIE_TOP_TRNTD16": null,
        "PCIE_TOP_TRNTD17": null,
        "PCIE_TOP_TRNTD18": null,
        "PCIE_TOP_TRNTD19": null,
        "PCIE_TOP_TRNTD20": null,
        "PCIE_TOP_TRNTD21": null,
        "PCIE_TOP_TRNTD22": null,
        "PCIE_TOP_TRNTD23": null,
        "PCIE_TOP_TRNTD24": null,
        "PCIE_TOP_TRNTD25": null,
        "PCIE_TOP_TRNTD26": null,
        "PCIE_TOP_TRNTD27": null,
        "PCIE_TOP_TRNTD28": null,
        "PCIE_TOP_TRNTD29": null,
        "PCIE_TOP_TRNTD30": null,
        "PCIE_TOP_TRNTD31": null,
        "PCIE_TOP_TRNTD32": null,
        "PCIE_TOP_TRNTD33": null,
        "PCIE_TOP_TRNTD34": null,
        "PCIE_TOP_TRNTD35": null,
        "PCIE_TOP_TRNTD36": null,
        "PCIE_TOP_TRNTD37": null,
        "PCIE_TOP_TRNTD38": null,
        "PCIE_TOP_TRNTD39": null,
        "PCIE_TOP_TRNTD40": null,
        "PCIE_TOP_TRNTD41": null,
        "PCIE_TOP_TRNTDLLPDATA19": null,
        "PCIE_TOP_TRNTDLLPDATA20": null,
        "PCIE_TOP_TRNTDLLPDATA21": null,
        "PCIE_TOP_TRNTDLLPDATA22": null,
        "PCIE_TOP_TRNTDLLPDATA23": null,
        "PCIE_TOP_TRNTDLLPDATA24": null,
        "PCIE_TOP_TRNTDLLPDATA25": null,
        "PCIE_TOP_TRNTDLLPDATA26": null,
        "PCIE_TOP_TRNTDLLPDATA27": null,
        "PCIE_TOP_TRNTDLLPDATA28": null,
        "PCIE_TOP_TRNTDLLPDATA29": null,
        "PCIE_TOP_TRNTDLLPDATA30": null,
        "PCIE_TOP_TRNTDLLPDATA31": null,
        "PCIE_TOP_TRNTDLLPSRCRDY": null,
        "PCIE_TOP_TRNTDSTRDY3": null,
        "PCIE_TOP_XILUNCONNOUT28": null,
        "PCIE_WL1END0_0": {
            "cap": "73.164",
            "res": "487.600"
        },
        "PCIE_WL1END0_1": {
            "cap": "73.164",
            "res": "487.600"
        },
        "PCIE_WL1END0_2": {
            "cap": "73.164",
            "res": "487.600"
        },
        "PCIE_WL1END0_3": {
            "cap": "73.164",
            "res": "487.600"
        },
        "PCIE_WL1END0_4": {
            "cap": "73.164",
            "res": "487.600"
        },
        "PCIE_WL1END1_0": {
            "cap": "73.164",
            "res": "487.600"
        },
        "PCIE_WL1END1_1": {
            "cap": "73.164",
            "res": "487.600"
        },
        "PCIE_WL1END1_2": {
            "cap": "73.164",
            "res": "487.600"
        },
        "PCIE_WL1END1_3": {
            "cap": "73.164",
            "res": "487.600"
        },
        "PCIE_WL1END1_4": {
            "cap": "73.164",
            "res": "487.600"
        },
        "PCIE_WL1END2_0": {
            "cap": "73.164",
            "res": "487.600"
        },
        "PCIE_WL1END2_1": {
            "cap": "73.164",
            "res": "487.600"
        },
        "PCIE_WL1END2_2": {
            "cap": "73.164",
            "res": "487.600"
        },
        "PCIE_WL1END2_3": {
            "cap": "73.164",
            "res": "487.600"
        },
        "PCIE_WL1END2_4": {
            "cap": "73.164",
            "res": "487.600"
        },
        "PCIE_WL1END3_0": {
            "cap": "73.164",
            "res": "487.600"
        },
        "PCIE_WL1END3_1": {
            "cap": "73.164",
            "res": "487.600"
        },
        "PCIE_WL1END3_2": {
            "cap": "73.164",
            "res": "487.600"
        },
        "PCIE_WL1END3_3": {
            "cap": "73.164",
            "res": "487.600"
        },
        "PCIE_WL1END3_4": {
            "cap": "73.164",
            "res": "487.600"
        },
        "PCIE_WR1END0_0": {
            "cap": "73.164",
            "res": "487.600"
        },
        "PCIE_WR1END0_1": {
            "cap": "73.164",
            "res": "487.600"
        },
        "PCIE_WR1END0_2": {
            "cap": "73.164",
            "res": "487.600"
        },
        "PCIE_WR1END0_3": {
            "cap": "73.164",
            "res": "487.600"
        },
        "PCIE_WR1END0_4": {
            "cap": "73.164",
            "res": "487.600"
        },
        "PCIE_WR1END1_0": {
            "cap": "73.164",
            "res": "487.600"
        },
        "PCIE_WR1END1_1": {
            "cap": "73.164",
            "res": "487.600"
        },
        "PCIE_WR1END1_2": {
            "cap": "73.164",
            "res": "487.600"
        },
        "PCIE_WR1END1_3": {
            "cap": "73.164",
            "res": "487.600"
        },
        "PCIE_WR1END1_4": {
            "cap": "73.164",
            "res": "487.600"
        },
        "PCIE_WR1END2_0": {
            "cap": "73.164",
            "res": "487.600"
        },
        "PCIE_WR1END2_1": {
            "cap": "73.164",
            "res": "487.600"
        },
        "PCIE_WR1END2_2": {
            "cap": "73.164",
            "res": "487.600"
        },
        "PCIE_WR1END2_3": {
            "cap": "73.164",
            "res": "487.600"
        },
        "PCIE_WR1END2_4": {
            "cap": "73.164",
            "res": "487.600"
        },
        "PCIE_WR1END3_0": {
            "cap": "73.164",
            "res": "487.600"
        },
        "PCIE_WR1END3_1": {
            "cap": "73.164",
            "res": "487.600"
        },
        "PCIE_WR1END3_2": {
            "cap": "73.164",
            "res": "487.600"
        },
        "PCIE_WR1END3_3": {
            "cap": "73.164",
            "res": "487.600"
        },
        "PCIE_WR1END3_4": {
            "cap": "73.164",
            "res": "487.600"
        },
        "PCIE_WW2A0_0": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_WW2A0_1": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_WW2A0_2": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_WW2A0_3": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_WW2A0_4": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_WW2A1_0": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_WW2A1_1": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_WW2A1_2": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_WW2A1_3": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_WW2A1_4": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_WW2A2_0": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_WW2A2_1": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_WW2A2_2": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_WW2A2_3": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_WW2A2_4": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_WW2A3_0": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_WW2A3_1": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_WW2A3_2": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_WW2A3_3": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_WW2A3_4": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_WW2END0_0": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_WW2END0_1": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_WW2END0_2": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_WW2END0_3": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_WW2END0_4": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_WW2END1_0": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_WW2END1_1": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_WW2END1_2": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_WW2END1_3": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_WW2END1_4": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_WW2END2_0": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_WW2END2_1": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_WW2END2_2": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_WW2END2_3": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_WW2END2_4": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_WW2END3_0": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_WW2END3_1": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_WW2END3_2": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_WW2END3_3": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_WW2END3_4": {
            "cap": "64.166",
            "res": "487.600"
        },
        "PCIE_WW4A0_0": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_WW4A0_1": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_WW4A0_2": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_WW4A0_3": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_WW4A0_4": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_WW4A1_0": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_WW4A1_1": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_WW4A1_2": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_WW4A1_3": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_WW4A1_4": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_WW4A2_0": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_WW4A2_1": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_WW4A2_2": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_WW4A2_3": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_WW4A2_4": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_WW4A3_0": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_WW4A3_1": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_WW4A3_2": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_WW4A3_3": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_WW4A3_4": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_WW4B0_0": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_WW4B0_1": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_WW4B0_2": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_WW4B0_3": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_WW4B0_4": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_WW4B1_0": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_WW4B1_1": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_WW4B1_2": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_WW4B1_3": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_WW4B1_4": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_WW4B2_0": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_WW4B2_1": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_WW4B2_2": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_WW4B2_3": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_WW4B2_4": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_WW4B3_0": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_WW4B3_1": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_WW4B3_2": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_WW4B3_3": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_WW4B3_4": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_WW4C0_0": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_WW4C0_1": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_WW4C0_2": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_WW4C0_3": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_WW4C0_4": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_WW4C1_0": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_WW4C1_1": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_WW4C1_2": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_WW4C1_3": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_WW4C1_4": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_WW4C2_0": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_WW4C2_1": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_WW4C2_2": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_WW4C2_3": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_WW4C2_4": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_WW4C3_0": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_WW4C3_1": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_WW4C3_2": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_WW4C3_3": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_WW4C3_4": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_WW4END0_0": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_WW4END0_1": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_WW4END0_2": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_WW4END0_3": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_WW4END0_4": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_WW4END1_0": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_WW4END1_1": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_WW4END1_2": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_WW4END1_3": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_WW4END1_4": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_WW4END2_0": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_WW4END2_1": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_WW4END2_2": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_WW4END2_3": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_WW4END2_4": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_WW4END3_0": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_WW4END3_1": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_WW4END3_2": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_WW4END3_3": {
            "cap": "60.227",
            "res": "487.600"
        },
        "PCIE_WW4END3_4": {
            "cap": "60.227",
            "res": "487.600"
        }
    }
}
