# (C) 2001-2020 Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions and other 
# software and tools, and its AMPP partner logic functions, and any output 
# files from any of the foregoing (including device programming or simulation 
# files), and any associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License Subscription 
# Agreement, Intel FPGA IP License Agreement, or other applicable 
# license agreement, including, without limitation, that your use is for the 
# sole purpose of programming logic devices manufactured by Intel and sold by 
# Intel or its authorized distributors.  Please refer to the applicable 
# agreement for further details.


#####################################################################
#
# THIS IS AN AUTO-GENERATED FILE!
# -------------------------------
# If you modify this files, all your changes will be lost if you
# regenerate the core!
#
# FILE DESCRIPTION
# ----------------
# This file specifies the timing properties of the memory device and
# of the memory interface


set ::GLOBAL_hbm_bottom_example_design_altera_abstract_uib_191_b3v3bdi_corename hbm_bottom_example_design_altera_abstract_uib_191_b3v3bdi

set var(CUT_C2P_P2C_PATHS)                                       0
set var(PLL_VCO_TO_HR_USER_CLK_RATIO)                            128
set var(PLL_VCO_TO_FR_USER_CLK_RATIO)                            2
set var(PLL_VCO_TO_HR_PHY_CLK_RATIO)                             2
set var(PLL_VCO_TO_FR_PHY_CLK_RATIO)                             2
set var(PHY_CAL_CLK_FREQ_PS_STR)                                 "3500 ps"

set var(PHY_TARGET_SPEEDGRADE)                                   E2
set var(PLL_REF_CLK_FREQ_PS_STR)                                 "4992 ps"
set var(PLL_VCO_FREQ_PS_STR)                                     "832 ps"
set var(PLL_NCNTR_SETTING)                                       1
set var(PLL_PHY_CLK_VCO_PHASE)                                   1
set var(PLL_VCO_FREQ_MHZ_INT)                                    1200
set var(PHY_REF_CLK_FREQ_MHZ)                                    200.0
set var(DIAG_TIMING_REGTEST_MODE)                                false

set var(C2P_SETUP_OC_NS)                                         0.000
set var(C2P_HOLD_OC_NS)                                          0.000
set var(P2C_SETUP_OC_NS)                                         0.000
set var(P2C_HOLD_OC_NS)                                          0.000
set var(C2C_SAME_CLK_SETUP_OC_NS)                                0.000
set var(C2C_SAME_CLK_HOLD_OC_NS)                                 0.000
set var(C2C_DIFF_CLK_SETUP_OC_NS)                                0.000
set var(C2C_DIFF_CLK_HOLD_OC_NS)                                 0.000
set var(C2C_TG_FALSE_PATH)                                       false
set var(C2P_P2C_PR)                                              false
