<interfaceDefinition version='1.2' language='vhdl' kind='component' name='top_lab3'>
  <useClause path='work.lab3_pkg.all' />
  <useClause path='ieee.NUMERIC_STD.all' />
  <useClause path='ieee.std_logic_1164.all' />
    <portList>

      <port name='nreset' direction='in' type='STD_LOGIC' kind='' />
      <port name='clk' direction='in' type='STD_LOGIC' kind='' />
      <port name='rxflex' direction='in' type='STD_LOGIC' kind='' />
      <port name='txflex' direction='out' type='STD_LOGIC' kind='' />
      <port name='ctsflex' direction='out' type='STD_LOGIC' kind='' />
      <port name='o_sevenseg' direction='out' type='std_logic_vector (15 downto 0)' kind='array' library='work' package='top_lab3' packedDimension='(15 downto 0)' />

    </portList>
</interfaceDefinition>
