
*** Running vivado
    with args -log design_1_agc_cdr_sm_3_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_agc_cdr_sm_3_1_0.tcl



****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_agc_cdr_sm_3_1_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 553.340 ; gain = 181.020
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx2023_workspace/vivado_workspace/cmod_4/ip_repo/decoded_data_mem_map_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
Command: synth_design -top design_1_agc_cdr_sm_3_1_0 -part xc7a35tcpg236-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8588
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1437.578 ; gain = 438.879
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:69]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:71]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:109]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:111]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:150]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:152]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:192]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:194]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:235]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:237]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:279]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:281]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:324]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:326]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:370]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:372]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:417]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:419]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:465]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:467]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:514]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:516]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:564]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:566]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:615]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:617]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:69]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:71]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:109]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:111]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:150]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:152]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:192]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:194]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:235]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:237]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:279]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:281]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:324]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:326]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:370]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:372]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:417]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:419]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:465]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:467]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:514]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:516]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:564]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:566]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:615]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:617]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:65]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:67]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:100]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:102]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:135]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:137]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:170]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:172]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:205]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:207]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:240]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:242]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:275]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:277]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:310]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:312]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:345]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:347]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:380]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:382]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:415]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:417]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:450]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:452]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:485]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:487]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:65]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:67]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:100]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:102]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:135]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:137]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:170]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:172]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:205]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:207]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:240]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:242]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:275]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:277]
INFO: [Common 17-14] Message 'Synth 8-11241' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'design_1_agc_cdr_sm_3_1_0' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/bd/design_1/ip/design_1_agc_cdr_sm_3_1_0/synth/design_1_agc_cdr_sm_3_1_0.vhd:73]
	Parameter ADC_SAMPLE_SIZE bound to: 12 - type: integer 
	Parameter AGC_PEAK_TO_PEAK_REF bound to: 1000 - type: integer 
	Parameter RS_N bound to: 255 - type: integer 
	Parameter RS_K bound to: 139 - type: integer 
	Parameter GENERATE_COMPOSITE_AGC_CDR_SM_3_ILA bound to: 0 - type: bool 
	Parameter GENERATE_CDR_SM_ILA bound to: 0 - type: bool 
	Parameter GENERATE_AGC_ILA bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'agc_cdr_sm_3' declared at 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/new/agc_cdr_sm_3.vhd:34' bound to instance 'U0' of component 'agc_cdr_sm_3' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/bd/design_1/ip/design_1_agc_cdr_sm_3_1_0/synth/design_1_agc_cdr_sm_3_1_0.vhd:110]
INFO: [Synth 8-638] synthesizing module 'agc_cdr_sm_3' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/new/agc_cdr_sm_3.vhd:68]
INFO: [Synth 8-638] synthesizing module 'agc_sm_1' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/new/agc_sm_1.vhd:56]
INFO: [Synth 8-3491] module 'agc_div_gen' declared at 'c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_div_gen/synth/agc_div_gen.vhd:59' bound to instance 'agc_divider_inst' of component 'agc_div_gen' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/new/agc_sm_1.vhd:122]
INFO: [Synth 8-638] synthesizing module 'agc_div_gen' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_div_gen/synth/agc_div_gen.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 26 - type: integer 
	Parameter ALGORITHM_TYPE bound to: 1 - type: integer 
	Parameter DIVISOR_WIDTH bound to: 12 - type: integer 
	Parameter DIVIDEND_WIDTH bound to: 12 - type: integer 
	Parameter SIGNED_B bound to: 0 - type: integer 
	Parameter DIVCLK_SEL bound to: 1 - type: integer 
	Parameter FRACTIONAL_B bound to: 1 - type: integer 
	Parameter FRACTIONAL_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_DIV_BY_ZERO bound to: 1 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_DIVISOR_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_DIVISOR_TLAST bound to: 0 - type: integer 
	Parameter C_S_AXIS_DIVISOR_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXIS_DIVISOR_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_S_AXIS_DIVIDEND_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_DIVIDEND_TLAST bound to: 0 - type: integer 
	Parameter C_S_AXIS_DIVIDEND_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXIS_DIVIDEND_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_DOUT_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_M_AXIS_DOUT_TUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'div_gen_v5_1_20' declared at 'c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_div_gen/hdl/div_gen_v5_1_vh_rfs.vhd:13454' bound to instance 'U0' of component 'div_gen_v5_1_20' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_div_gen/synth/agc_div_gen.vhd:145]
INFO: [Synth 8-256] done synthesizing module 'agc_div_gen' (0#1) [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_div_gen/synth/agc_div_gen.vhd:72]
INFO: [Synth 8-638] synthesizing module 'moving_ave_sm_1' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/new/moving_ave_sm_1.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'moving_ave_sm_1' (0#1) [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/new/moving_ave_sm_1.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'agc_sm_1' (0#1) [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/new/agc_sm_1.vhd:56]
INFO: [Synth 8-638] synthesizing module 'cdr_sm_1' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/new/cdr_sm_1.vhd:59]
INFO: [Synth 8-3491] module 'cdr_dds_compiler' declared at 'c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/cdr_dds_compiler/synth/cdr_dds_compiler.vhd:59' bound to instance 'cdr_dds_inst' of component 'cdr_dds_compiler' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/new/cdr_sm_1.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cdr_dds_compiler' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/cdr_dds_compiler/synth/cdr_dds_compiler.vhd:69]
WARNING: [Synth 8-5640] Port 'debug_axi_pinc_in' is missing in component declaration [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/cdr_dds_compiler/synth/cdr_dds_compiler.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_axi_poff_in' is missing in component declaration [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/cdr_dds_compiler/synth/cdr_dds_compiler.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_axi_resync_in' is missing in component declaration [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/cdr_dds_compiler/synth/cdr_dds_compiler.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_axi_chan_in' is missing in component declaration [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/cdr_dds_compiler/synth/cdr_dds_compiler.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_core_nd' is missing in component declaration [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/cdr_dds_compiler/synth/cdr_dds_compiler.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_phase' is missing in component declaration [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/cdr_dds_compiler/synth/cdr_dds_compiler.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_phase_nd' is missing in component declaration [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/cdr_dds_compiler/synth/cdr_dds_compiler.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_MODE_OF_OPERATION bound to: 0 - type: integer 
	Parameter C_MODULUS bound to: 9 - type: integer 
	Parameter C_ACCUMULATOR_WIDTH bound to: 16 - type: integer 
	Parameter C_CHANNELS bound to: 1 - type: integer 
	Parameter C_HAS_PHASE_OUT bound to: 0 - type: integer 
	Parameter C_HAS_PHASEGEN bound to: 0 - type: integer 
	Parameter C_HAS_SINCOS bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 6 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_NEGATIVE_COSINE bound to: 0 - type: integer 
	Parameter C_NEGATIVE_SINE bound to: 0 - type: integer 
	Parameter C_NOISE_SHAPING bound to: 0 - type: integer 
	Parameter C_OUTPUTS_REQUIRED bound to: 2 - type: integer 
	Parameter C_OUTPUT_FORM bound to: 0 - type: integer 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_PHASE_ANGLE_WIDTH bound to: 16 - type: integer 
	Parameter C_PHASE_INCREMENT bound to: 2 - type: integer 
	Parameter C_PHASE_INCREMENT_VALUE bound to: 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0 - type: string 
	Parameter C_RESYNC bound to: 0 - type: integer 
	Parameter C_PHASE_OFFSET bound to: 0 - type: integer 
	Parameter C_PHASE_OFFSET_VALUE bound to: 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0 - type: string 
	Parameter C_OPTIMISE_GOAL bound to: 0 - type: integer 
	Parameter C_USE_DSP48 bound to: 0 - type: integer 
	Parameter C_POR_MODE bound to: 0 - type: integer 
	Parameter C_AMPLITUDE bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_HAS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_TREADY bound to: 0 - type: integer 
	Parameter C_HAS_S_PHASE bound to: 1 - type: integer 
	Parameter C_S_PHASE_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_S_PHASE_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_S_PHASE_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_S_CONFIG bound to: 0 - type: integer 
	Parameter C_S_CONFIG_SYNC_MODE bound to: 0 - type: integer 
	Parameter C_S_CONFIG_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_M_DATA bound to: 1 - type: integer 
	Parameter C_M_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_M_PHASE bound to: 0 - type: integer 
	Parameter C_M_PHASE_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_M_PHASE_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_PHASE_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_CHAN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dds_compiler_v6_0_23' declared at 'c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/cdr_dds_compiler/hdl/dds_compiler_v6_0_vh_rfs.vhd:46995' bound to instance 'U0' of component 'dds_compiler_v6_0_23' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/cdr_dds_compiler/synth/cdr_dds_compiler.vhd:174]
INFO: [Synth 8-256] done synthesizing module 'cdr_dds_compiler' (0#1) [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/cdr_dds_compiler/synth/cdr_dds_compiler.vhd:69]
INFO: [Synth 8-3491] module 'freq_err_fir_1' declared at 'c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/freq_err_fir_1/synth/freq_err_fir_1.vhd:59' bound to instance 'freq_err_fir_filter_inst' of component 'freq_err_fir_1' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/new/cdr_sm_1.vhd:201]
INFO: [Synth 8-638] synthesizing module 'freq_err_fir_1' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/freq_err_fir_1/synth/freq_err_fir_1.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_COMPONENT_NAME bound to: freq_err_fir_1 - type: string 
	Parameter C_COEF_FILE bound to: freq_err_fir_1.mif - type: string 
	Parameter C_COEF_FILE_LINES bound to: 33 - type: integer 
	Parameter C_FILTER_TYPE bound to: 0 - type: integer 
	Parameter C_INTERP_RATE bound to: 1 - type: integer 
	Parameter C_DECIM_RATE bound to: 1 - type: integer 
	Parameter C_ZERO_PACKING_FACTOR bound to: 1 - type: integer 
	Parameter C_SYMMETRY bound to: 1 - type: integer 
	Parameter C_NUM_FILTS bound to: 1 - type: integer 
	Parameter C_NUM_TAPS bound to: 65 - type: integer 
	Parameter C_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_CHANNEL_PATTERN bound to: fixed - type: string 
	Parameter C_ROUND_MODE bound to: 0 - type: integer 
	Parameter C_COEF_RELOAD bound to: 0 - type: integer 
	Parameter C_NUM_RELOAD_SLOTS bound to: 1 - type: integer 
	Parameter C_COL_MODE bound to: 1 - type: integer 
	Parameter C_COL_PIPE_LEN bound to: 4 - type: integer 
	Parameter C_COL_CONFIG bound to: 1 - type: string 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_DATA_PATH_WIDTHS bound to: 24 - type: string 
	Parameter C_DATA_IP_PATH_WIDTHS bound to: 24 - type: string 
	Parameter C_DATA_PX_PATH_WIDTHS bound to: 24 - type: string 
	Parameter C_DATA_WIDTH bound to: 24 - type: integer 
	Parameter C_COEF_PATH_WIDTHS bound to: 16 - type: string 
	Parameter C_COEF_WIDTH bound to: 16 - type: integer 
	Parameter C_DATA_PATH_SRC bound to: 0 - type: string 
	Parameter C_COEF_PATH_SRC bound to: 0 - type: string 
	Parameter C_PX_PATH_SRC bound to: 0 - type: string 
	Parameter C_DATA_PATH_SIGN bound to: 0 - type: string 
	Parameter C_COEF_PATH_SIGN bound to: 1 - type: string 
	Parameter C_ACCUM_PATH_WIDTHS bound to: 39 - type: string 
	Parameter C_OUTPUT_WIDTH bound to: 39 - type: integer 
	Parameter C_OUTPUT_PATH_WIDTHS bound to: 39 - type: string 
	Parameter C_ACCUM_OP_PATH_WIDTHS bound to: 39 - type: string 
	Parameter C_EXT_MULT_CNFG bound to: none - type: string 
	Parameter C_DATA_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_OP_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_NUM_MADDS bound to: 1 - type: integer 
	Parameter C_OPT_MADDS bound to: none - type: string 
	Parameter C_OVERSAMPLING_RATE bound to: 33 - type: integer 
	Parameter C_INPUT_RATE bound to: 351 - type: integer 
	Parameter C_OUTPUT_RATE bound to: 351 - type: integer 
	Parameter C_DATA_MEMTYPE bound to: 0 - type: integer 
	Parameter C_COEF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_IPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_OPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_DATAPATH_MEMTYPE bound to: 0 - type: integer 
	Parameter C_MEM_ARRANGEMENT bound to: 1 - type: integer 
	Parameter C_DATA_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_COEF_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_FILTS_PACKED bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 40 - type: integer 
	Parameter C_HAS_ARESETn bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_DATA_HAS_TLAST bound to: 0 - type: integer 
	Parameter C_S_DATA_HAS_FIFO bound to: 1 - type: integer 
	Parameter C_S_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_S_DATA_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_S_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_DATA_HAS_TREADY bound to: 0 - type: integer 
	Parameter C_M_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_DATA_TDATA_WIDTH bound to: 40 - type: integer 
	Parameter C_M_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_CONFIG_CHANNEL bound to: 0 - type: integer 
	Parameter C_CONFIG_SYNC_MODE bound to: 0 - type: integer 
	Parameter C_CONFIG_PACKET_SIZE bound to: 0 - type: integer 
	Parameter C_CONFIG_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_RELOAD_TDATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fir_compiler_v7_2_20' declared at 'c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/freq_err_fir_1/hdl/fir_compiler_v7_2_vh_rfs.vhd:67059' bound to instance 'U0' of component 'fir_compiler_v7_2_20' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/freq_err_fir_1/synth/freq_err_fir_1.vhd:198]
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-256] done synthesizing module 'freq_err_fir_1' (0#1) [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/freq_err_fir_1/synth/freq_err_fir_1.vhd:70]
INFO: [Synth 8-3491] module 'i_q_channel_mult_gen' declared at 'c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/i_q_channel_mult_gen/synth/i_q_channel_mult_gen.vhd:59' bound to instance 'i_channel_mult_inst' of component 'i_q_channel_mult_gen' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/new/cdr_sm_1.vhd:211]
INFO: [Synth 8-638] synthesizing module 'i_q_channel_mult_gen' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/i_q_channel_mult_gen/synth/i_q_channel_mult_gen.vhd:69]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/i_q_channel_mult_gen/synth/i_q_channel_mult_gen.vhd:72]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/i_q_channel_mult_gen/synth/i_q_channel_mult_gen.vhd:72]
WARNING: [Synth 8-5640] Port 'pcasc_ext' is missing in component declaration [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/i_q_channel_mult_gen/synth/i_q_channel_mult_gen.vhd:72]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_A_WIDTH bound to: 12 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 12 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_OUT_HIGH bound to: 23 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_MULT_TYPE bound to: 1 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 10000001 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mult_gen_v12_0_19' declared at 'c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/freq_err_mult_gen/hdl/mult_gen_v12_0_vh_rfs.vhd:21510' bound to instance 'U0' of component 'mult_gen_v12_0_19' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/i_q_channel_mult_gen/synth/i_q_channel_mult_gen.vhd:123]
INFO: [Synth 8-256] done synthesizing module 'i_q_channel_mult_gen' (0#1) [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/i_q_channel_mult_gen/synth/i_q_channel_mult_gen.vhd:69]
INFO: [Synth 8-3491] module 'i_q_channel_mult_gen' declared at 'c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/i_q_channel_mult_gen/synth/i_q_channel_mult_gen.vhd:59' bound to instance 'q_channel_mult_inst' of component 'i_q_channel_mult_gen' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/new/cdr_sm_1.vhd:220]
INFO: [Synth 8-3491] module 'freq_err_mult_gen' declared at 'c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/freq_err_mult_gen/synth/freq_err_mult_gen.vhd:59' bound to instance 'freq_err_mult_gen_inst' of component 'freq_err_mult_gen' [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/new/cdr_sm_1.vhd:229]
INFO: [Synth 8-638] synthesizing module 'freq_err_mult_gen' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/freq_err_mult_gen/synth/freq_err_mult_gen.vhd:68]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/freq_err_mult_gen/synth/freq_err_mult_gen.vhd:71]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/freq_err_mult_gen/synth/freq_err_mult_gen.vhd:71]
WARNING: [Synth 8-5640] Port 'pcasc_ext' is missing in component declaration [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/freq_err_mult_gen/synth/freq_err_mult_gen.vhd:71]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 4 - type: integer 
	Parameter C_A_WIDTH bound to: 24 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 24 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_OUT_HIGH bound to: 47 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_MULT_TYPE bound to: 1 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 10000001 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mult_gen_v12_0_19' declared at 'c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/freq_err_mult_gen/hdl/mult_gen_v12_0_vh_rfs.vhd:21510' bound to instance 'U0' of component 'mult_gen_v12_0_19' [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/freq_err_mult_gen/synth/freq_err_mult_gen.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'freq_err_mult_gen' (0#1) [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/freq_err_mult_gen/synth/freq_err_mult_gen.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'cdr_sm_1' (0#1) [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/new/cdr_sm_1.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'agc_cdr_sm_3' (0#1) [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/new/agc_cdr_sm_3.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'design_1_agc_cdr_sm_3_1_0' (0#1) [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/bd/design_1/ip/design_1_agc_cdr_sm_3_1_0/synth/design_1_agc_cdr_sm_3_1_0.vhd:73]
WARNING: [Synth 8-6014] Unused sequential element cdr_state_int_s_reg was removed.  [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/new/cdr_sm_1.vhd:252]
WARNING: [Synth 8-6014] Unused sequential element input_valid_shift_detector_s_reg was removed.  [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/new/agc_cdr_sm_3.vhd:150]
WARNING: [Synth 8-6014] Unused sequential element state_s_reg was removed.  [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/new/agc_cdr_sm_3.vhd:153]
WARNING: [Synth 8-6014] Unused sequential element composite_state_int_s_reg was removed.  [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/new/agc_cdr_sm_3.vhd:154]
WARNING: [Synth 8-6014] Unused sequential element adc_data_s_reg was removed.  [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/new/agc_cdr_sm_3.vhd:155]
WARNING: [Synth 8-3848] Net rst_cdr_s in module/entity agc_cdr_sm_3 does not have driver. [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/new/agc_cdr_sm_3.vhd:82]
WARNING: [Synth 8-7129] Port CLK in module delay_line__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay_line__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay_line__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay_line__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay_line__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay_line__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay_line__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay_line__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay_line__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay_line__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay_line__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay_line__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay_line__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay_line__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay_line__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay_line__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay_line__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[24] in module dsp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[23] in module dsp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[22] in module dsp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[21] in module dsp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[20] in module dsp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[19] in module dsp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[18] in module dsp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[17] in module dsp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[16] in module dsp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[15] in module dsp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[14] in module dsp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[13] in module dsp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[12] in module dsp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[11] in module dsp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[10] in module dsp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[9] in module dsp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[8] in module dsp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[7] in module dsp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[6] in module dsp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[5] in module dsp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[4] in module dsp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[3] in module dsp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[2] in module dsp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[1] in module dsp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[0] in module dsp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRY_IN in module dsp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module mult_gen_v12_0_19_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module mult_gen_v12_0_19_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay_line is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay_line is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay_line is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[47] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[46] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[45] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[44] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[43] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[42] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[41] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[40] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[39] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[38] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[37] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[36] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[35] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[34] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[33] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[32] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[31] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[30] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[29] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[28] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[27] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[26] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[25] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[24] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[23] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[22] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[21] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[20] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[19] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[18] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[17] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[16] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[15] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[14] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[13] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[12] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[11] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[10] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[9] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[8] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[7] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[6] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[5] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[4] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[3] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[2] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[1] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[0] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[24] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[23] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[22] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[21] in module dsp is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 2147.000 ; gain = 1148.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 2147.000 ; gain = 1148.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 2147.000 ; gain = 1148.301
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.319 . Memory (MB): peak = 2147.000 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 627 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'agc_cdr_sm_3_composite_ila'. The XDC file c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_cdr_sm_3_composite_ila/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'cdr_sm_ila_2'. The XDC file c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/cdr_sm_ila_2/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
Parsing XDC File [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/freq_err_fir_1/constraints/fir_compiler_v7_2.xdc] for cell 'U0/cdr_sm_1_inst/freq_err_fir_filter_inst/U0'
Finished Parsing XDC File [c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/freq_err_fir_1/constraints/fir_compiler_v7_2.xdc] for cell 'U0/cdr_sm_1_inst/freq_err_fir_filter_inst/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'agc_ila_2'. The XDC file c:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.gen/sources_1/ip/agc_ila_2/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
Parsing XDC File [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.runs/design_1_agc_cdr_sm_3_1_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.runs/design_1_agc_cdr_sm_3_1_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.runs/design_1_agc_cdr_sm_3_1_0_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_agc_cdr_sm_3_1_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_agc_cdr_sm_3_1_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2147.000 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.397 . Memory (MB): peak = 2147.000 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:14 ; elapsed = 00:01:17 . Memory (MB): peak = 2147.000 ; gain = 1148.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:14 ; elapsed = 00:01:17 . Memory (MB): peak = 2147.000 ; gain = 1148.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0/cdr_sm_1_inst/freq_err_fir_filter_inst/U0. (constraint file  C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.runs/design_1_agc_cdr_sm_3_1_0_synth_1/dont_touch.xdc, line 48).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cdr_sm_1_inst/freq_err_mult_gen_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cdr_sm_1_inst/i_channel_mult_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cdr_sm_1_inst/q_channel_mult_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cdr_sm_1_inst/freq_err_fir_filter_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cdr_sm_1_inst/cdr_dds_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/agc_sm_1_inst/agc_divider_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:14 ; elapsed = 00:01:17 . Memory (MB): peak = 2147.000 ; gain = 1148.301
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'scaled_centered_data_full_precision_s_reg' and it is trimmed from '36' to '24' bits. [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/new/agc_sm_1.vhd:253]
WARNING: [Synth 8-3936] Found unconnected internal register 'centered_data_13_bit_delay_s_reg' and it is trimmed from '13' to '12' bits. [C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.srcs/sources_1/new/agc_sm_1.vhd:212]
WARNING: [Synth 8-6040] Register i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register i_rtl.i_quarter_table.i_has_cos.i_addr_mod_stage1.mod_cos_addr_reg driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:30 ; elapsed = 00:01:33 . Memory (MB): peak = 2147.000 ; gain = 1148.301
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U0/cdr_sm_1_inst/freq_err_fir_filter_inst/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[4].i_delay' (fir_compiler_v7_2_20_delay__parameterized5) to 'U0/cdr_sm_1_inst/freq_err_fir_filter_inst/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[5].i_delay'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_proportional_val_delay_s_reg[47]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_proportional_val_delay_s_reg[46]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_proportional_val_delay_s_reg[45]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_proportional_val_delay_s_reg[44]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_proportional_val_delay_s_reg[43]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_proportional_val_delay_s_reg[42]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_proportional_val_delay_s_reg[41]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_proportional_val_delay_s_reg[40]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_proportional_val_delay_s_reg[39]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_proportional_val_delay_s_reg[38]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_proportional_val_delay_s_reg[37]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_proportional_val_delay_s_reg[36]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_proportional_val_delay_s_reg[35]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_proportional_val_delay_s_reg[34]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_proportional_val_delay_s_reg[33]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_proportional_val_delay_s_reg[32]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_proportional_val_delay_s_reg[31]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_proportional_val_delay_s_reg[30]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_proportional_val_delay_s_reg[29]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_proportional_val_delay_s_reg[28]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_proportional_val_delay_s_reg[27]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_proportional_val_delay_s_reg[26]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_proportional_val_delay_s_reg[25]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_proportional_val_delay_s_reg[24]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_proportional_val_delay_s_reg[23]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_proportional_val_delay_s_reg[22]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_proportional_val_delay_s_reg[21]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_proportional_val_delay_s_reg[20]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_proportional_val_delay_s_reg[19]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_proportional_val_delay_s_reg[18]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_proportional_val_delay_s_reg[17]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_proportional_val_delay_s_reg[16]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_proportional_val_delay_s_reg[15]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_proportional_val_delay_s_reg[14]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_proportional_val_delay_s_reg[13]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_proportional_val_delay_s_reg[12]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_proportional_val_delay_s_reg[11]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_proportional_val_delay_s_reg[10]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_proportional_val_delay_s_reg[9]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_proportional_val_delay_s_reg[8]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_proportional_val_delay_s_reg[7]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_proportional_val_delay_s_reg[6]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_proportional_val_delay_s_reg[5]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_proportional_val_delay_s_reg[4]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_proportional_val_delay_s_reg[3]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_proportional_val_delay_s_reg[2]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_proportional_val_delay_s_reg[1]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_proportional_val_delay_s_reg[0]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_integral_val_delay_s_reg[47]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_integral_val_delay_s_reg[46]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_integral_val_delay_s_reg[45]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_integral_val_delay_s_reg[44]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_integral_val_delay_s_reg[43]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_integral_val_delay_s_reg[42]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_integral_val_delay_s_reg[41]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_integral_val_delay_s_reg[40]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_integral_val_delay_s_reg[39]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_integral_val_delay_s_reg[38]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_integral_val_delay_s_reg[37]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_integral_val_delay_s_reg[36]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_integral_val_delay_s_reg[35]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_integral_val_delay_s_reg[34]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_integral_val_delay_s_reg[33]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_integral_val_delay_s_reg[32]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_integral_val_delay_s_reg[31]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_integral_val_delay_s_reg[30]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_integral_val_delay_s_reg[29]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_integral_val_delay_s_reg[28]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_integral_val_delay_s_reg[27]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_integral_val_delay_s_reg[26]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_integral_val_delay_s_reg[25]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_integral_val_delay_s_reg[24]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_integral_val_delay_s_reg[23]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_integral_val_delay_s_reg[22]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_integral_val_delay_s_reg[21]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_integral_val_delay_s_reg[20]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_integral_val_delay_s_reg[19]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_integral_val_delay_s_reg[18]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_integral_val_delay_s_reg[17]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_integral_val_delay_s_reg[16]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_integral_val_delay_s_reg[15]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_integral_val_delay_s_reg[14]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_integral_val_delay_s_reg[13]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_integral_val_delay_s_reg[12]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_integral_val_delay_s_reg[11]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_integral_val_delay_s_reg[10]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_integral_val_delay_s_reg[9]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_integral_val_delay_s_reg[8]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_integral_val_delay_s_reg[7]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_integral_val_delay_s_reg[6]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_integral_val_delay_s_reg[5]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_integral_val_delay_s_reg[4]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_integral_val_delay_s_reg[3]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_integral_val_delay_s_reg[2]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_integral_val_delay_s_reg[1]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
INFO: [Synth 8-3332] Sequential element (U0/cdr_sm_1_inst/pi_controller_integral_val_delay_s_reg[0]) is unused and will be removed from module design_1_agc_cdr_sm_3_1_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:50 ; elapsed = 00:01:53 . Memory (MB): peak = 2147.000 ; gain = 1148.301
---------------------------------------------------------------------------------
 Sort Area is  U0/cdr_sm_1_inst/pi_controller_proportional_val_s_reg_9 : 0 0 : 3614 6741 : Used 1 time 100
 Sort Area is  U0/cdr_sm_1_inst/pi_controller_proportional_val_s_reg_9 : 0 1 : 3127 6741 : Used 1 time 100
 Sort Area is  U0/cdr_sm_1_inst/pi_controller_integral_val_s_reg_6 : 0 0 : 3590 6693 : Used 1 time 100
 Sort Area is  U0/cdr_sm_1_inst/pi_controller_integral_val_s_reg_6 : 0 1 : 3103 6693 : Used 1 time 100
 Sort Area is  gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg_0 : 0 0 : 3314 3314 : Used 1 time 100
 Sort Area is  gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg_2 : 0 0 : 3208 3208 : Used 1 time 100
 Sort Area is  U0/agc_sm_1_inst/scaled_centered_data_full_precision_s_reg_4 : 0 0 : 1931 1931 : Used 1 time 0
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:00 ; elapsed = 00:02:03 . Memory (MB): peak = 2147.000 ; gain = 1148.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:01 ; elapsed = 00:02:04 . Memory (MB): peak = 2147.000 ; gain = 1148.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:02 ; elapsed = 00:02:06 . Memory (MB): peak = 2147.000 ; gain = 1148.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:08 ; elapsed = 00:02:11 . Memory (MB): peak = 2147.000 ; gain = 1148.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:08 ; elapsed = 00:02:11 . Memory (MB): peak = 2147.000 ; gain = 1148.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:08 ; elapsed = 00:02:12 . Memory (MB): peak = 2147.000 ; gain = 1148.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:08 ; elapsed = 00:02:12 . Memory (MB): peak = 2147.000 ; gain = 1148.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:08 ; elapsed = 00:02:12 . Memory (MB): peak = 2147.000 ; gain = 1148.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:08 ; elapsed = 00:02:12 . Memory (MB): peak = 2147.000 ; gain = 1148.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name               | DSP Mapping           | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|agc_sm_1                  | ((A*B')')'            | 30     | 18     | -      | -      | 24     | 0    | 1    | -    | -    | -     | 1    | 1    | 
|calc                      | Dynamic               | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp                       | ((A'*B')')'           | 30     | 18     | -      | -      | 24     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp                       | ((A'*B')')'           | 30     | 18     | -      | -      | 24     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp__parameterized0       | (C+(A'*B')')'         | 25     | 17     | 0      | -      | 17     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|dsp__parameterized0       | (PCIN>>17+(A'*B'')')' | 0      | 18     | -      | -      | 43     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|design_1_agc_cdr_sm_3_1_0 | (A''*B')'             | 30     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_agc_cdr_sm_3_1_0 | (PCIN>>17+(A''*B')')' | 30     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|design_1_agc_cdr_sm_3_1_0 | (A'*B')'              | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_agc_cdr_sm_3_1_0 | (PCIN>>17+(A'*B')')'  | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
+--------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    63|
|2     |DSP48E1  |    10|
|10    |LUT1     |   101|
|11    |LUT2     |   247|
|12    |LUT3     |   332|
|13    |LUT4     |    66|
|14    |LUT5     |    63|
|15    |LUT6     |    70|
|16    |MUXCY    |   312|
|17    |MUXF7    |    49|
|18    |RAMB18E1 |     1|
|19    |RAMB36E1 |     7|
|26    |SRL16E   |    62|
|27    |SRLC32E  |   481|
|28    |XORCY    |   312|
|29    |FDRE     |  2923|
|30    |FDSE     |     1|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:08 ; elapsed = 00:02:12 . Memory (MB): peak = 2147.000 ; gain = 1148.301
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 81 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:02 ; elapsed = 00:02:03 . Memory (MB): peak = 2147.000 ; gain = 1148.301
Synthesis Optimization Complete : Time (s): cpu = 00:02:09 ; elapsed = 00:02:12 . Memory (MB): peak = 2147.000 ; gain = 1148.301
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.105 . Memory (MB): peak = 2147.000 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 754 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2147.000 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 96 instances

The system cannot find the path specified.
Synth Design complete | Checksum: 75e52fa1
INFO: [Common 17-83] Releasing license: Synthesis
256 Infos, 124 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:16 ; elapsed = 00:02:21 . Memory (MB): peak = 2147.000 ; gain = 1541.027
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Coretcl 2-1174] Renamed 273 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2147.000 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx2023_workspace/vivado_workspace/cmod_4/cmod_4/cmod_4.runs/design_1_agc_cdr_sm_3_1_0_synth_1/design_1_agc_cdr_sm_3_1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_agc_cdr_sm_3_1_0_utilization_synth.rpt -pb design_1_agc_cdr_sm_3_1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 17 12:22:03 2024...
