
WatchV02.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003934  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000002c  08003a40  08003a40  00013a40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003a6c  08003a6c  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08003a6c  08003a6c  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003a6c  08003a6c  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003a6c  08003a6c  00013a6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003a70  08003a70  00013a70  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08003a74  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000174  2000000c  08003a80  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000180  08003a80  00020180  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000142da  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002a93  00000000  00000000  0003430f  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000e18  00000000  00000000  00036da8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000ce0  00000000  00000000  00037bc0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00015ab8  00000000  00000000  000388a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000baaf  00000000  00000000  0004e358  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00074296  00000000  00000000  00059e07  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000ce09d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003924  00000000  00000000  000ce118  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	08003a28 	.word	0x08003a28

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	08003a28 	.word	0x08003a28

0800014c <ReadAebBtn>:

TickType_t settingRetrunTick=0;


uint8_t ReadAebBtn(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
	return KEY_AEB;
 8000150:	2102      	movs	r1, #2
 8000152:	4803      	ldr	r0, [pc, #12]	; (8000160 <ReadAebBtn+0x14>)
 8000154:	f002 fb30 	bl	80027b8 <HAL_GPIO_ReadPin>
 8000158:	4603      	mov	r3, r0
}
 800015a:	4618      	mov	r0, r3
 800015c:	bd80      	pop	{r7, pc}
 800015e:	bf00      	nop
 8000160:	40010800 	.word	0x40010800

08000164 <ReadVolumeBtn>:

uint8_t ReadVolumeBtn(void)
{
 8000164:	b580      	push	{r7, lr}
 8000166:	af00      	add	r7, sp, #0
	return KEY_VOLUME;
 8000168:	2101      	movs	r1, #1
 800016a:	4803      	ldr	r0, [pc, #12]	; (8000178 <ReadVolumeBtn+0x14>)
 800016c:	f002 fb24 	bl	80027b8 <HAL_GPIO_ReadPin>
 8000170:	4603      	mov	r3, r0
}
 8000172:	4618      	mov	r0, r3
 8000174:	bd80      	pop	{r7, pc}
 8000176:	bf00      	nop
 8000178:	40010800 	.word	0x40010800

0800017c <ReadRevBtn>:


uint8_t ReadRevBtn(void)
{
 800017c:	b580      	push	{r7, lr}
 800017e:	af00      	add	r7, sp, #0
	return KEY_RESERVED;
 8000180:	2104      	movs	r1, #4
 8000182:	4803      	ldr	r0, [pc, #12]	; (8000190 <ReadRevBtn+0x14>)
 8000184:	f002 fb18 	bl	80027b8 <HAL_GPIO_ReadPin>
 8000188:	4603      	mov	r3, r0
}
 800018a:	4618      	mov	r0, r3
 800018c:	bd80      	pop	{r7, pc}
 800018e:	bf00      	nop
 8000190:	40010800 	.word	0x40010800

08000194 <AebCb>:
 * Brief:AEB�����ص�
 * Argument:kSta ����״̬
 * Return:��
 ************************************/
void AebCb(enum KeyState kSta)
{
 8000194:	b580      	push	{r7, lr}
 8000196:	b082      	sub	sp, #8
 8000198:	af00      	add	r7, sp, #0
 800019a:	4603      	mov	r3, r0
 800019c:	71fb      	strb	r3, [r7, #7]
	static aebCnt=0;
	if (kSta == LONG_PRESS)
 800019e:	79fb      	ldrb	r3, [r7, #7]
 80001a0:	2b02      	cmp	r3, #2
 80001a2:	d103      	bne.n	80001ac <AebCb+0x18>
	{
		SetAebState(AEB_OFF);
 80001a4:	2001      	movs	r0, #1
 80001a6:	f000 f889 	bl	80002bc <SetAebState>
//		else if(hardware==HW_WATCH)
//		{
//			SetAebState(AEB_ON);
//		}
	}
}
 80001aa:	e005      	b.n	80001b8 <AebCb+0x24>
	else if(kSta==PRESS)
 80001ac:	79fb      	ldrb	r3, [r7, #7]
 80001ae:	2b01      	cmp	r3, #1
 80001b0:	d102      	bne.n	80001b8 <AebCb+0x24>
		SetAebState(AEB_ON);
 80001b2:	2000      	movs	r0, #0
 80001b4:	f000 f882 	bl	80002bc <SetAebState>
}
 80001b8:	bf00      	nop
 80001ba:	3708      	adds	r7, #8
 80001bc:	46bd      	mov	sp, r7
 80001be:	bd80      	pop	{r7, pc}

080001c0 <VolCb>:


void VolCb(enum KeyState kSta)
{
 80001c0:	b580      	push	{r7, lr}
 80001c2:	b084      	sub	sp, #16
 80001c4:	af00      	add	r7, sp, #0
 80001c6:	4603      	mov	r3, r0
 80001c8:	71fb      	strb	r3, [r7, #7]
	static uint8_t volCnt = 0;
	if (kSta == PRESS)
 80001ca:	79fb      	ldrb	r3, [r7, #7]
 80001cc:	2b01      	cmp	r3, #1
 80001ce:	d127      	bne.n	8000220 <VolCb+0x60>
	{
		volCnt++;
 80001d0:	4b16      	ldr	r3, [pc, #88]	; (800022c <VolCb+0x6c>)
 80001d2:	781b      	ldrb	r3, [r3, #0]
 80001d4:	3301      	adds	r3, #1
 80001d6:	b2da      	uxtb	r2, r3
 80001d8:	4b14      	ldr	r3, [pc, #80]	; (800022c <VolCb+0x6c>)
 80001da:	701a      	strb	r2, [r3, #0]
		uint8_t volValue = volCnt % 3;
 80001dc:	4b13      	ldr	r3, [pc, #76]	; (800022c <VolCb+0x6c>)
 80001de:	781a      	ldrb	r2, [r3, #0]
 80001e0:	4b13      	ldr	r3, [pc, #76]	; (8000230 <VolCb+0x70>)
 80001e2:	fba3 1302 	umull	r1, r3, r3, r2
 80001e6:	0859      	lsrs	r1, r3, #1
 80001e8:	460b      	mov	r3, r1
 80001ea:	005b      	lsls	r3, r3, #1
 80001ec:	440b      	add	r3, r1
 80001ee:	1ad3      	subs	r3, r2, r3
 80001f0:	73fb      	strb	r3, [r7, #15]
		switch (volValue)
 80001f2:	7bfb      	ldrb	r3, [r7, #15]
 80001f4:	2b01      	cmp	r3, #1
 80001f6:	d007      	beq.n	8000208 <VolCb+0x48>
 80001f8:	2b02      	cmp	r3, #2
 80001fa:	d009      	beq.n	8000210 <VolCb+0x50>
 80001fc:	2b00      	cmp	r3, #0
 80001fe:	d10b      	bne.n	8000218 <VolCb+0x58>
		{
		case VOL_MAX:
			SetVolume(VOL_MAX);
 8000200:	2000      	movs	r0, #0
 8000202:	f000 ff7d 	bl	8001100 <SetVolume>
			break;
 8000206:	e00c      	b.n	8000222 <VolCb+0x62>
		case VOL_MID:
			SetVolume(VOL_MID);
 8000208:	2001      	movs	r0, #1
 800020a:	f000 ff79 	bl	8001100 <SetVolume>
			break;
 800020e:	e008      	b.n	8000222 <VolCb+0x62>
		case VOL_MIN:
			SetVolume(VOL_MIN);
 8000210:	2002      	movs	r0, #2
 8000212:	f000 ff75 	bl	8001100 <SetVolume>
			break;
 8000216:	e004      	b.n	8000222 <VolCb+0x62>
		default:
			SetVolume(VOL_MAX);
 8000218:	2000      	movs	r0, #0
 800021a:	f000 ff71 	bl	8001100 <SetVolume>
			break;
 800021e:	e000      	b.n	8000222 <VolCb+0x62>
		}
	}
 8000220:	bf00      	nop
}
 8000222:	bf00      	nop
 8000224:	3710      	adds	r7, #16
 8000226:	46bd      	mov	sp, r7
 8000228:	bd80      	pop	{r7, pc}
 800022a:	bf00      	nop
 800022c:	20000064 	.word	0x20000064
 8000230:	aaaaaaab 	.word	0xaaaaaaab

08000234 <KeyInit>:


void KeyInit(void)
{
 8000234:	b480      	push	{r7}
 8000236:	af00      	add	r7, sp, #0

	/*��������*/
//	SetVolume(keySave.volume);

	/*��ʼ��ÿ������ʵ��*/
	aebKey.jitterTick = 0;
 8000238:	4b18      	ldr	r3, [pc, #96]	; (800029c <KeyInit+0x68>)
 800023a:	2200      	movs	r2, #0
 800023c:	601a      	str	r2, [r3, #0]
	aebKey.keyState = NONE;
 800023e:	4b17      	ldr	r3, [pc, #92]	; (800029c <KeyInit+0x68>)
 8000240:	2200      	movs	r2, #0
 8000242:	721a      	strb	r2, [r3, #8]
	aebKey.pressTick = 0;
 8000244:	4b15      	ldr	r3, [pc, #84]	; (800029c <KeyInit+0x68>)
 8000246:	2200      	movs	r2, #0
 8000248:	605a      	str	r2, [r3, #4]
	aebKey.readBtn = ReadAebBtn;
 800024a:	4b14      	ldr	r3, [pc, #80]	; (800029c <KeyInit+0x68>)
 800024c:	4a14      	ldr	r2, [pc, #80]	; (80002a0 <KeyInit+0x6c>)
 800024e:	60da      	str	r2, [r3, #12]
	aebKey.callBack = AebCb;
 8000250:	4b12      	ldr	r3, [pc, #72]	; (800029c <KeyInit+0x68>)
 8000252:	4a14      	ldr	r2, [pc, #80]	; (80002a4 <KeyInit+0x70>)
 8000254:	611a      	str	r2, [r3, #16]

	volumeKey.jitterTick = 0;
 8000256:	4b14      	ldr	r3, [pc, #80]	; (80002a8 <KeyInit+0x74>)
 8000258:	2200      	movs	r2, #0
 800025a:	601a      	str	r2, [r3, #0]
	volumeKey.keyState = NONE;
 800025c:	4b12      	ldr	r3, [pc, #72]	; (80002a8 <KeyInit+0x74>)
 800025e:	2200      	movs	r2, #0
 8000260:	721a      	strb	r2, [r3, #8]
	volumeKey.pressTick = 0;
 8000262:	4b11      	ldr	r3, [pc, #68]	; (80002a8 <KeyInit+0x74>)
 8000264:	2200      	movs	r2, #0
 8000266:	605a      	str	r2, [r3, #4]
	volumeKey.readBtn = ReadVolumeBtn;
 8000268:	4b0f      	ldr	r3, [pc, #60]	; (80002a8 <KeyInit+0x74>)
 800026a:	4a10      	ldr	r2, [pc, #64]	; (80002ac <KeyInit+0x78>)
 800026c:	60da      	str	r2, [r3, #12]
	volumeKey.callBack = VolCb;
 800026e:	4b0e      	ldr	r3, [pc, #56]	; (80002a8 <KeyInit+0x74>)
 8000270:	4a0f      	ldr	r2, [pc, #60]	; (80002b0 <KeyInit+0x7c>)
 8000272:	611a      	str	r2, [r3, #16]

	reserveKey.jitterTick = 0;
 8000274:	4b0f      	ldr	r3, [pc, #60]	; (80002b4 <KeyInit+0x80>)
 8000276:	2200      	movs	r2, #0
 8000278:	601a      	str	r2, [r3, #0]
	reserveKey.keyState = NONE;
 800027a:	4b0e      	ldr	r3, [pc, #56]	; (80002b4 <KeyInit+0x80>)
 800027c:	2200      	movs	r2, #0
 800027e:	721a      	strb	r2, [r3, #8]
	reserveKey.pressTick = 0;
 8000280:	4b0c      	ldr	r3, [pc, #48]	; (80002b4 <KeyInit+0x80>)
 8000282:	2200      	movs	r2, #0
 8000284:	605a      	str	r2, [r3, #4]
	reserveKey.readBtn = ReadRevBtn;
 8000286:	4b0b      	ldr	r3, [pc, #44]	; (80002b4 <KeyInit+0x80>)
 8000288:	4a0b      	ldr	r2, [pc, #44]	; (80002b8 <KeyInit+0x84>)
 800028a:	60da      	str	r2, [r3, #12]
	reserveKey.callBack = NULL;
 800028c:	4b09      	ldr	r3, [pc, #36]	; (80002b4 <KeyInit+0x80>)
 800028e:	2200      	movs	r2, #0
 8000290:	611a      	str	r2, [r3, #16]

}
 8000292:	bf00      	nop
 8000294:	46bd      	mov	sp, r7
 8000296:	bc80      	pop	{r7}
 8000298:	4770      	bx	lr
 800029a:	bf00      	nop
 800029c:	20000028 	.word	0x20000028
 80002a0:	0800014d 	.word	0x0800014d
 80002a4:	08000195 	.word	0x08000195
 80002a8:	2000003c 	.word	0x2000003c
 80002ac:	08000165 	.word	0x08000165
 80002b0:	080001c1 	.word	0x080001c1
 80002b4:	20000050 	.word	0x20000050
 80002b8:	0800017d 	.word	0x0800017d

080002bc <SetAebState>:
CanRxMsg_t msg11d;
/*AEB控制报文*/
CanRxMsg_t msg11e;

void SetAebState(uint8_t state)
{
 80002bc:	b580      	push	{r7, lr}
 80002be:	b082      	sub	sp, #8
 80002c0:	af00      	add	r7, sp, #0
 80002c2:	4603      	mov	r3, r0
 80002c4:	71fb      	strb	r3, [r7, #7]
	hardware = GetHardwareType();
 80002c6:	f000 fbfd 	bl	8000ac4 <GetHardwareType>
 80002ca:	4603      	mov	r3, r0
 80002cc:	461a      	mov	r2, r3
 80002ce:	4b1f      	ldr	r3, [pc, #124]	; (800034c <SetAebState+0x90>)
 80002d0:	701a      	strb	r2, [r3, #0]

	memset(&watchTx, 0, sizeof(watchTx));
 80002d2:	2208      	movs	r2, #8
 80002d4:	2100      	movs	r1, #0
 80002d6:	481e      	ldr	r0, [pc, #120]	; (8000350 <SetAebState+0x94>)
 80002d8:	f003 fb9e 	bl	8003a18 <memset>
	watchTx.aebState = state;
 80002dc:	79fb      	ldrb	r3, [r7, #7]
 80002de:	f003 0303 	and.w	r3, r3, #3
 80002e2:	b2d9      	uxtb	r1, r3
 80002e4:	4a1a      	ldr	r2, [pc, #104]	; (8000350 <SetAebState+0x94>)
 80002e6:	7813      	ldrb	r3, [r2, #0]
 80002e8:	f361 0301 	bfi	r3, r1, #0, #2
 80002ec:	7013      	strb	r3, [r2, #0]
	watchTx.hardwareType = hardware;
 80002ee:	4b17      	ldr	r3, [pc, #92]	; (800034c <SetAebState+0x90>)
 80002f0:	781a      	ldrb	r2, [r3, #0]
 80002f2:	4b17      	ldr	r3, [pc, #92]	; (8000350 <SetAebState+0x94>)
 80002f4:	709a      	strb	r2, [r3, #2]
	do
	{
		CanTxMessage(CAN_ID_STD, 0x11F, 8, (uint8_t*) &watchTx);
 80002f6:	4b16      	ldr	r3, [pc, #88]	; (8000350 <SetAebState+0x94>)
 80002f8:	2208      	movs	r2, #8
 80002fa:	f240 111f 	movw	r1, #287	; 0x11f
 80002fe:	2000      	movs	r0, #0
 8000300:	f000 f8fe 	bl	8000500 <CanTxMessage>
		HAL_Delay(500);
 8000304:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000308:	f001 f962 	bl	80015d0 <HAL_Delay>
		canTxCnt++;
 800030c:	4b11      	ldr	r3, [pc, #68]	; (8000354 <SetAebState+0x98>)
 800030e:	781b      	ldrb	r3, [r3, #0]
 8000310:	3301      	adds	r3, #1
 8000312:	b2da      	uxtb	r2, r3
 8000314:	4b0f      	ldr	r3, [pc, #60]	; (8000354 <SetAebState+0x98>)
 8000316:	701a      	strb	r2, [r3, #0]
		/*连发5�??*/
		if (canTxCnt > 5)
 8000318:	4b0e      	ldr	r3, [pc, #56]	; (8000354 <SetAebState+0x98>)
 800031a:	781b      	ldrb	r3, [r3, #0]
 800031c:	2b05      	cmp	r3, #5
 800031e:	d903      	bls.n	8000328 <SetAebState+0x6c>
		{
			canTxCnt = 0;
 8000320:	4b0c      	ldr	r3, [pc, #48]	; (8000354 <SetAebState+0x98>)
 8000322:	2200      	movs	r2, #0
 8000324:	701a      	strb	r2, [r3, #0]
			break;
 8000326:	e007      	b.n	8000338 <SetAebState+0x7c>
		}
	} while ((msg11d.flg == 0)&&(msg11c.flg == 0));
 8000328:	4b0b      	ldr	r3, [pc, #44]	; (8000358 <SetAebState+0x9c>)
 800032a:	7a1b      	ldrb	r3, [r3, #8]
 800032c:	2b00      	cmp	r3, #0
 800032e:	d103      	bne.n	8000338 <SetAebState+0x7c>
 8000330:	4b0a      	ldr	r3, [pc, #40]	; (800035c <SetAebState+0xa0>)
 8000332:	7a1b      	ldrb	r3, [r3, #8]
 8000334:	2b00      	cmp	r3, #0
 8000336:	d0de      	beq.n	80002f6 <SetAebState+0x3a>
	msg11d.flg =0;
 8000338:	4b07      	ldr	r3, [pc, #28]	; (8000358 <SetAebState+0x9c>)
 800033a:	2200      	movs	r2, #0
 800033c:	721a      	strb	r2, [r3, #8]
	msg11c.flg =0;
 800033e:	4b07      	ldr	r3, [pc, #28]	; (800035c <SetAebState+0xa0>)
 8000340:	2200      	movs	r2, #0
 8000342:	721a      	strb	r2, [r3, #8]

}
 8000344:	bf00      	nop
 8000346:	3708      	adds	r7, #8
 8000348:	46bd      	mov	sp, r7
 800034a:	bd80      	pop	{r7, pc}
 800034c:	20000065 	.word	0x20000065
 8000350:	200000b8 	.word	0x200000b8
 8000354:	20000066 	.word	0x20000066
 8000358:	200000ac 	.word	0x200000ac
 800035c:	200000c0 	.word	0x200000c0

08000360 <MX_CAN_Init>:

CAN_HandleTypeDef hcan;

/* CAN init function */
void MX_CAN_Init(void)
{
 8000360:	b580      	push	{r7, lr}
 8000362:	af00      	add	r7, sp, #0

  hcan.Instance = CAN1;
 8000364:	4b17      	ldr	r3, [pc, #92]	; (80003c4 <MX_CAN_Init+0x64>)
 8000366:	4a18      	ldr	r2, [pc, #96]	; (80003c8 <MX_CAN_Init+0x68>)
 8000368:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 4;
 800036a:	4b16      	ldr	r3, [pc, #88]	; (80003c4 <MX_CAN_Init+0x64>)
 800036c:	2204      	movs	r2, #4
 800036e:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8000370:	4b14      	ldr	r3, [pc, #80]	; (80003c4 <MX_CAN_Init+0x64>)
 8000372:	2200      	movs	r2, #0
 8000374:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000376:	4b13      	ldr	r3, [pc, #76]	; (80003c4 <MX_CAN_Init+0x64>)
 8000378:	2200      	movs	r2, #0
 800037a:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_9TQ;
 800037c:	4b11      	ldr	r3, [pc, #68]	; (80003c4 <MX_CAN_Init+0x64>)
 800037e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8000382:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_8TQ;
 8000384:	4b0f      	ldr	r3, [pc, #60]	; (80003c4 <MX_CAN_Init+0x64>)
 8000386:	f44f 02e0 	mov.w	r2, #7340032	; 0x700000
 800038a:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 800038c:	4b0d      	ldr	r3, [pc, #52]	; (80003c4 <MX_CAN_Init+0x64>)
 800038e:	2200      	movs	r2, #0
 8000390:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8000392:	4b0c      	ldr	r3, [pc, #48]	; (80003c4 <MX_CAN_Init+0x64>)
 8000394:	2200      	movs	r2, #0
 8000396:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8000398:	4b0a      	ldr	r3, [pc, #40]	; (80003c4 <MX_CAN_Init+0x64>)
 800039a:	2200      	movs	r2, #0
 800039c:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 800039e:	4b09      	ldr	r3, [pc, #36]	; (80003c4 <MX_CAN_Init+0x64>)
 80003a0:	2200      	movs	r2, #0
 80003a2:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 80003a4:	4b07      	ldr	r3, [pc, #28]	; (80003c4 <MX_CAN_Init+0x64>)
 80003a6:	2200      	movs	r2, #0
 80003a8:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 80003aa:	4b06      	ldr	r3, [pc, #24]	; (80003c4 <MX_CAN_Init+0x64>)
 80003ac:	2200      	movs	r2, #0
 80003ae:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 80003b0:	4804      	ldr	r0, [pc, #16]	; (80003c4 <MX_CAN_Init+0x64>)
 80003b2:	f001 f92f 	bl	8001614 <HAL_CAN_Init>
 80003b6:	4603      	mov	r3, r0
 80003b8:	2b00      	cmp	r3, #0
 80003ba:	d001      	beq.n	80003c0 <MX_CAN_Init+0x60>
  {
    Error_Handler();
 80003bc:	f000 fe29 	bl	8001012 <Error_Handler>
  }

}
 80003c0:	bf00      	nop
 80003c2:	bd80      	pop	{r7, pc}
 80003c4:	20000084 	.word	0x20000084
 80003c8:	40006400 	.word	0x40006400

080003cc <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 80003cc:	b580      	push	{r7, lr}
 80003ce:	b088      	sub	sp, #32
 80003d0:	af00      	add	r7, sp, #0
 80003d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003d4:	f107 0310 	add.w	r3, r7, #16
 80003d8:	2200      	movs	r2, #0
 80003da:	601a      	str	r2, [r3, #0]
 80003dc:	605a      	str	r2, [r3, #4]
 80003de:	609a      	str	r2, [r3, #8]
 80003e0:	60da      	str	r2, [r3, #12]
  if(canHandle->Instance==CAN1)
 80003e2:	687b      	ldr	r3, [r7, #4]
 80003e4:	681b      	ldr	r3, [r3, #0]
 80003e6:	4a20      	ldr	r2, [pc, #128]	; (8000468 <HAL_CAN_MspInit+0x9c>)
 80003e8:	4293      	cmp	r3, r2
 80003ea:	d139      	bne.n	8000460 <HAL_CAN_MspInit+0x94>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80003ec:	4b1f      	ldr	r3, [pc, #124]	; (800046c <HAL_CAN_MspInit+0xa0>)
 80003ee:	69db      	ldr	r3, [r3, #28]
 80003f0:	4a1e      	ldr	r2, [pc, #120]	; (800046c <HAL_CAN_MspInit+0xa0>)
 80003f2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80003f6:	61d3      	str	r3, [r2, #28]
 80003f8:	4b1c      	ldr	r3, [pc, #112]	; (800046c <HAL_CAN_MspInit+0xa0>)
 80003fa:	69db      	ldr	r3, [r3, #28]
 80003fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000400:	60fb      	str	r3, [r7, #12]
 8000402:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000404:	4b19      	ldr	r3, [pc, #100]	; (800046c <HAL_CAN_MspInit+0xa0>)
 8000406:	699b      	ldr	r3, [r3, #24]
 8000408:	4a18      	ldr	r2, [pc, #96]	; (800046c <HAL_CAN_MspInit+0xa0>)
 800040a:	f043 0304 	orr.w	r3, r3, #4
 800040e:	6193      	str	r3, [r2, #24]
 8000410:	4b16      	ldr	r3, [pc, #88]	; (800046c <HAL_CAN_MspInit+0xa0>)
 8000412:	699b      	ldr	r3, [r3, #24]
 8000414:	f003 0304 	and.w	r3, r3, #4
 8000418:	60bb      	str	r3, [r7, #8]
 800041a:	68bb      	ldr	r3, [r7, #8]
    /**CAN GPIO Configuration    
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800041c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000420:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000422:	2300      	movs	r3, #0
 8000424:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000426:	2300      	movs	r3, #0
 8000428:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800042a:	f107 0310 	add.w	r3, r7, #16
 800042e:	4619      	mov	r1, r3
 8000430:	480f      	ldr	r0, [pc, #60]	; (8000470 <HAL_CAN_MspInit+0xa4>)
 8000432:	f002 f867 	bl	8002504 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000436:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800043a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800043c:	2302      	movs	r3, #2
 800043e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000440:	2303      	movs	r3, #3
 8000442:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000444:	f107 0310 	add.w	r3, r7, #16
 8000448:	4619      	mov	r1, r3
 800044a:	4809      	ldr	r0, [pc, #36]	; (8000470 <HAL_CAN_MspInit+0xa4>)
 800044c:	f002 f85a 	bl	8002504 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 3, 0);
 8000450:	2200      	movs	r2, #0
 8000452:	2103      	movs	r1, #3
 8000454:	2014      	movs	r0, #20
 8000456:	f002 f81e 	bl	8002496 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 800045a:	2014      	movs	r0, #20
 800045c:	f002 f837 	bl	80024ce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8000460:	bf00      	nop
 8000462:	3720      	adds	r7, #32
 8000464:	46bd      	mov	sp, r7
 8000466:	bd80      	pop	{r7, pc}
 8000468:	40006400 	.word	0x40006400
 800046c:	40021000 	.word	0x40021000
 8000470:	40010800 	.word	0x40010800

08000474 <CanFilterConfigScale16IdList>:
 * Brief:设置CAN滤波设置
 * Argument:�??
 * Return:�??
 ************************************/
void CanFilterConfigScale16IdList(void)
{
 8000474:	b580      	push	{r7, lr}
 8000476:	b08e      	sub	sp, #56	; 0x38
 8000478:	af00      	add	r7, sp, #0

	uint32_t stdIdBsd = 0x11B;
 800047a:	f240 131b 	movw	r3, #283	; 0x11b
 800047e:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t stdIdBsdAck = 0x11C;
 8000480:	f44f 738e 	mov.w	r3, #284	; 0x11c
 8000484:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t stdIdAebAck = 0x11D;
 8000486:	f240 131d 	movw	r3, #285	; 0x11d
 800048a:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t stdIdAeb = 0x11E;
 800048c:	f44f 738f 	mov.w	r3, #286	; 0x11e
 8000490:	62bb      	str	r3, [r7, #40]	; 0x28
	CAN_FilterTypeDef sFilterCfg;
	sFilterCfg.FilterScale = CAN_FILTERSCALE_16BIT;
 8000492:	2300      	movs	r3, #0
 8000494:	61fb      	str	r3, [r7, #28]
	sFilterCfg.FilterMode = CAN_FILTERMODE_IDLIST;
 8000496:	2301      	movs	r3, #1
 8000498:	61bb      	str	r3, [r7, #24]
	sFilterCfg.FilterBank = 0;
 800049a:	2300      	movs	r3, #0
 800049c:	617b      	str	r3, [r7, #20]
	sFilterCfg.FilterIdHigh = stdIdAeb << 5;
 800049e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80004a0:	015b      	lsls	r3, r3, #5
 80004a2:	603b      	str	r3, [r7, #0]
	sFilterCfg.FilterIdLow = stdIdBsd << 5;
 80004a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80004a6:	015b      	lsls	r3, r3, #5
 80004a8:	607b      	str	r3, [r7, #4]
	sFilterCfg.FilterMaskIdHigh = stdIdBsdAck << 5;
 80004aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80004ac:	015b      	lsls	r3, r3, #5
 80004ae:	60bb      	str	r3, [r7, #8]
	sFilterCfg.FilterMaskIdLow = stdIdAebAck << 5;
 80004b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80004b2:	015b      	lsls	r3, r3, #5
 80004b4:	60fb      	str	r3, [r7, #12]
	sFilterCfg.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 80004b6:	2300      	movs	r3, #0
 80004b8:	613b      	str	r3, [r7, #16]
	sFilterCfg.FilterActivation = CAN_FILTER_ENABLE;
 80004ba:	2301      	movs	r3, #1
 80004bc:	623b      	str	r3, [r7, #32]
	if (HAL_CAN_ConfigFilter(&hcan, &sFilterCfg) != HAL_OK)
 80004be:	463b      	mov	r3, r7
 80004c0:	4619      	mov	r1, r3
 80004c2:	480e      	ldr	r0, [pc, #56]	; (80004fc <CanFilterConfigScale16IdList+0x88>)
 80004c4:	f001 f9a1 	bl	800180a <HAL_CAN_ConfigFilter>
 80004c8:	4603      	mov	r3, r0
 80004ca:	2b00      	cmp	r3, #0
 80004cc:	d001      	beq.n	80004d2 <CanFilterConfigScale16IdList+0x5e>
	{
		Error_Handler();
 80004ce:	f000 fda0 	bl	8001012 <Error_Handler>
	}
	if (HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING)
 80004d2:	2102      	movs	r1, #2
 80004d4:	4809      	ldr	r0, [pc, #36]	; (80004fc <CanFilterConfigScale16IdList+0x88>)
 80004d6:	f001 fcc4 	bl	8001e62 <HAL_CAN_ActivateNotification>
 80004da:	4603      	mov	r3, r0
 80004dc:	2b00      	cmp	r3, #0
 80004de:	d001      	beq.n	80004e4 <CanFilterConfigScale16IdList+0x70>
			!= HAL_OK)
	{
		Error_Handler();
 80004e0:	f000 fd97 	bl	8001012 <Error_Handler>
	}
	if (HAL_CAN_Start(&hcan) != HAL_OK)
 80004e4:	4805      	ldr	r0, [pc, #20]	; (80004fc <CanFilterConfigScale16IdList+0x88>)
 80004e6:	f001 fa59 	bl	800199c <HAL_CAN_Start>
 80004ea:	4603      	mov	r3, r0
 80004ec:	2b00      	cmp	r3, #0
 80004ee:	d001      	beq.n	80004f4 <CanFilterConfigScale16IdList+0x80>
	{
		Error_Handler();
 80004f0:	f000 fd8f 	bl	8001012 <Error_Handler>
	}
}
 80004f4:	bf00      	nop
 80004f6:	3738      	adds	r7, #56	; 0x38
 80004f8:	46bd      	mov	sp, r7
 80004fa:	bd80      	pop	{r7, pc}
 80004fc:	20000084 	.word	0x20000084

08000500 <CanTxMessage>:
 * Brief:CAN发�??
 * Argument:@ide：标准帧还是扩展�??? @id  canid  @len长度 @data数据
 * Return:0：发送成�??   1：发送失�??
 ************************************/
uint8_t CanTxMessage(uint8_t ide, uint32_t id, uint8_t len, uint8_t *data)
{
 8000500:	b580      	push	{r7, lr}
 8000502:	b08c      	sub	sp, #48	; 0x30
 8000504:	af00      	add	r7, sp, #0
 8000506:	60b9      	str	r1, [r7, #8]
 8000508:	607b      	str	r3, [r7, #4]
 800050a:	4603      	mov	r3, r0
 800050c:	73fb      	strb	r3, [r7, #15]
 800050e:	4613      	mov	r3, r2
 8000510:	73bb      	strb	r3, [r7, #14]
	uint32_t TxMailbox;
	CAN_TxHeaderTypeDef CAN_TxHeader;
	uint16_t i = 0;
 8000512:	2300      	movs	r3, #0
 8000514:	85fb      	strh	r3, [r7, #46]	; 0x2e
	CAN_TxHeader.IDE = ide;
 8000516:	7bfb      	ldrb	r3, [r7, #15]
 8000518:	61bb      	str	r3, [r7, #24]
	CAN_TxHeader.StdId = id;
 800051a:	68bb      	ldr	r3, [r7, #8]
 800051c:	613b      	str	r3, [r7, #16]
	CAN_TxHeader.ExtId = id;
 800051e:	68bb      	ldr	r3, [r7, #8]
 8000520:	617b      	str	r3, [r7, #20]
	CAN_TxHeader.DLC = len;
 8000522:	7bbb      	ldrb	r3, [r7, #14]
 8000524:	623b      	str	r3, [r7, #32]
	CAN_TxHeader.RTR = CAN_RTR_DATA;
 8000526:	2300      	movs	r3, #0
 8000528:	61fb      	str	r3, [r7, #28]
	CAN_TxHeader.TransmitGlobalTime = DISABLE;
 800052a:	2300      	movs	r3, #0
 800052c:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan) == 0)
 8000530:	e009      	b.n	8000546 <CanTxMessage+0x46>
	{
		i++;
 8000532:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8000534:	3301      	adds	r3, #1
 8000536:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (i > 0xfffe)
 8000538:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800053a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800053e:	4293      	cmp	r3, r2
 8000540:	d101      	bne.n	8000546 <CanTxMessage+0x46>
			return 1;
 8000542:	2301      	movs	r3, #1
 8000544:	e013      	b.n	800056e <CanTxMessage+0x6e>
	while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan) == 0)
 8000546:	480c      	ldr	r0, [pc, #48]	; (8000578 <CanTxMessage+0x78>)
 8000548:	f001 fb46 	bl	8001bd8 <HAL_CAN_GetTxMailboxesFreeLevel>
 800054c:	4603      	mov	r3, r0
 800054e:	2b00      	cmp	r3, #0
 8000550:	d0ef      	beq.n	8000532 <CanTxMessage+0x32>
	}
//	HAL_Delay(500);
	if (HAL_CAN_AddTxMessage(&hcan, &CAN_TxHeader, data, &TxMailbox) != HAL_OK)
 8000552:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000556:	f107 0110 	add.w	r1, r7, #16
 800055a:	687a      	ldr	r2, [r7, #4]
 800055c:	4806      	ldr	r0, [pc, #24]	; (8000578 <CanTxMessage+0x78>)
 800055e:	f001 fa61 	bl	8001a24 <HAL_CAN_AddTxMessage>
 8000562:	4603      	mov	r3, r0
 8000564:	2b00      	cmp	r3, #0
 8000566:	d001      	beq.n	800056c <CanTxMessage+0x6c>
	{
		return 1;
 8000568:	2301      	movs	r3, #1
 800056a:	e000      	b.n	800056e <CanTxMessage+0x6e>
	}
	return 0;
 800056c:	2300      	movs	r3, #0
}
 800056e:	4618      	mov	r0, r3
 8000570:	3730      	adds	r7, #48	; 0x30
 8000572:	46bd      	mov	sp, r7
 8000574:	bd80      	pop	{r7, pc}
 8000576:	bf00      	nop
 8000578:	20000084 	.word	0x20000084

0800057c <HAL_CAN_RxFifo0MsgPendingCallback>:
 * Brief:CAN中断回调
 * Argument:@hcan can句柄
 * Return:�??
 ************************************/
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800057c:	b580      	push	{r7, lr}
 800057e:	b08c      	sub	sp, #48	; 0x30
 8000580:	af00      	add	r7, sp, #0
 8000582:	6078      	str	r0, [r7, #4]
	CAN_RxHeaderTypeDef CAN_RxHeader;
	HAL_StatusTypeDef HAL_Retval;
	uint8_t RxBuf[8] = { 0 };
 8000584:	f107 0308 	add.w	r3, r7, #8
 8000588:	2200      	movs	r2, #0
 800058a:	601a      	str	r2, [r3, #0]
 800058c:	605a      	str	r2, [r3, #4]
	HAL_Retval = HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &CAN_RxHeader, RxBuf);
 800058e:	f107 0308 	add.w	r3, r7, #8
 8000592:	f107 0210 	add.w	r2, r7, #16
 8000596:	2100      	movs	r1, #0
 8000598:	6878      	ldr	r0, [r7, #4]
 800059a:	f001 fb51 	bl	8001c40 <HAL_CAN_GetRxMessage>
 800059e:	4603      	mov	r3, r0
 80005a0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (HAL_Retval == HAL_OK)
 80005a4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80005a8:	2b00      	cmp	r3, #0
 80005aa:	d155      	bne.n	8000658 <HAL_CAN_RxFifo0MsgPendingCallback+0xdc>
	{
		if (CAN_RxHeader.StdId == 0x11d)
 80005ac:	693b      	ldr	r3, [r7, #16]
 80005ae:	f240 121d 	movw	r2, #285	; 0x11d
 80005b2:	4293      	cmp	r3, r2
 80005b4:	d110      	bne.n	80005d8 <HAL_CAN_RxFifo0MsgPendingCallback+0x5c>
		{
			msg11d.flg = 1;
 80005b6:	4b2a      	ldr	r3, [pc, #168]	; (8000660 <HAL_CAN_RxFifo0MsgPendingCallback+0xe4>)
 80005b8:	2201      	movs	r2, #1
 80005ba:	721a      	strb	r2, [r3, #8]
			memcpy(msg11d.data, RxBuf, 8);
 80005bc:	4b28      	ldr	r3, [pc, #160]	; (8000660 <HAL_CAN_RxFifo0MsgPendingCallback+0xe4>)
 80005be:	461a      	mov	r2, r3
 80005c0:	f107 0308 	add.w	r3, r7, #8
 80005c4:	cb03      	ldmia	r3!, {r0, r1}
 80005c6:	6010      	str	r0, [r2, #0]
 80005c8:	6051      	str	r1, [r2, #4]
			memset(RxBuf, 0, 8);
 80005ca:	f107 0308 	add.w	r3, r7, #8
 80005ce:	2208      	movs	r2, #8
 80005d0:	2100      	movs	r1, #0
 80005d2:	4618      	mov	r0, r3
 80005d4:	f003 fa20 	bl	8003a18 <memset>
		}
		if (CAN_RxHeader.StdId == 0x11b)
 80005d8:	693b      	ldr	r3, [r7, #16]
 80005da:	f240 121b 	movw	r2, #283	; 0x11b
 80005de:	4293      	cmp	r3, r2
 80005e0:	d110      	bne.n	8000604 <HAL_CAN_RxFifo0MsgPendingCallback+0x88>
		{
			msg11b.flg = 1;
 80005e2:	4b20      	ldr	r3, [pc, #128]	; (8000664 <HAL_CAN_RxFifo0MsgPendingCallback+0xe8>)
 80005e4:	2201      	movs	r2, #1
 80005e6:	721a      	strb	r2, [r3, #8]
			memcpy(msg11b.data, RxBuf, 8);
 80005e8:	4b1e      	ldr	r3, [pc, #120]	; (8000664 <HAL_CAN_RxFifo0MsgPendingCallback+0xe8>)
 80005ea:	461a      	mov	r2, r3
 80005ec:	f107 0308 	add.w	r3, r7, #8
 80005f0:	cb03      	ldmia	r3!, {r0, r1}
 80005f2:	6010      	str	r0, [r2, #0]
 80005f4:	6051      	str	r1, [r2, #4]
			memset(RxBuf, 0, 8);
 80005f6:	f107 0308 	add.w	r3, r7, #8
 80005fa:	2208      	movs	r2, #8
 80005fc:	2100      	movs	r1, #0
 80005fe:	4618      	mov	r0, r3
 8000600:	f003 fa0a 	bl	8003a18 <memset>
		}
		if (CAN_RxHeader.StdId == 0x11c)
 8000604:	693b      	ldr	r3, [r7, #16]
 8000606:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
 800060a:	d110      	bne.n	800062e <HAL_CAN_RxFifo0MsgPendingCallback+0xb2>
		{
			msg11c.flg = 1;
 800060c:	4b16      	ldr	r3, [pc, #88]	; (8000668 <HAL_CAN_RxFifo0MsgPendingCallback+0xec>)
 800060e:	2201      	movs	r2, #1
 8000610:	721a      	strb	r2, [r3, #8]
			memcpy(msg11c.data, RxBuf, 8);
 8000612:	4b15      	ldr	r3, [pc, #84]	; (8000668 <HAL_CAN_RxFifo0MsgPendingCallback+0xec>)
 8000614:	461a      	mov	r2, r3
 8000616:	f107 0308 	add.w	r3, r7, #8
 800061a:	cb03      	ldmia	r3!, {r0, r1}
 800061c:	6010      	str	r0, [r2, #0]
 800061e:	6051      	str	r1, [r2, #4]
			memset(RxBuf, 0, 8);
 8000620:	f107 0308 	add.w	r3, r7, #8
 8000624:	2208      	movs	r2, #8
 8000626:	2100      	movs	r1, #0
 8000628:	4618      	mov	r0, r3
 800062a:	f003 f9f5 	bl	8003a18 <memset>
		}
		if (CAN_RxHeader.StdId == 0x11e)
 800062e:	693b      	ldr	r3, [r7, #16]
 8000630:	f5b3 7f8f 	cmp.w	r3, #286	; 0x11e
 8000634:	d110      	bne.n	8000658 <HAL_CAN_RxFifo0MsgPendingCallback+0xdc>
		{
			msg11e.flg = 1;
 8000636:	4b0d      	ldr	r3, [pc, #52]	; (800066c <HAL_CAN_RxFifo0MsgPendingCallback+0xf0>)
 8000638:	2201      	movs	r2, #1
 800063a:	721a      	strb	r2, [r3, #8]
			memcpy(msg11e.data, RxBuf, 8);
 800063c:	4b0b      	ldr	r3, [pc, #44]	; (800066c <HAL_CAN_RxFifo0MsgPendingCallback+0xf0>)
 800063e:	461a      	mov	r2, r3
 8000640:	f107 0308 	add.w	r3, r7, #8
 8000644:	cb03      	ldmia	r3!, {r0, r1}
 8000646:	6010      	str	r0, [r2, #0]
 8000648:	6051      	str	r1, [r2, #4]
			memset(RxBuf, 0, 8);
 800064a:	f107 0308 	add.w	r3, r7, #8
 800064e:	2208      	movs	r2, #8
 8000650:	2100      	movs	r1, #0
 8000652:	4618      	mov	r0, r3
 8000654:	f003 f9e0 	bl	8003a18 <memset>
		}
	}
}
 8000658:	bf00      	nop
 800065a:	3730      	adds	r7, #48	; 0x30
 800065c:	46bd      	mov	sp, r7
 800065e:	bd80      	pop	{r7, pc}
 8000660:	200000ac 	.word	0x200000ac
 8000664:	200000e0 	.word	0x200000e0
 8000668:	200000c0 	.word	0x200000c0
 800066c:	200000d4 	.word	0x200000d4

08000670 <CanDataAnalisys>:
 * Brief:CAN数据解析
 * Argument:�??
 * Return:�??
 ************************************/
void CanDataAnalisys(void)
{
 8000670:	b580      	push	{r7, lr}
 8000672:	af00      	add	r7, sp, #0
////	  PlayVoice (SP_BSD_ON);
//		msg11c.flg = 0;
//		}
//	}
	/*如果收到AEB控制指令*/
	if (msg11e.flg == 1)
 8000674:	4b8f      	ldr	r3, [pc, #572]	; (80008b4 <CanDataAnalisys+0x244>)
 8000676:	7a1b      	ldrb	r3, [r3, #8]
 8000678:	2b01      	cmp	r3, #1
 800067a:	f040 80df 	bne.w	800083c <CanDataAnalisys+0x1cc>
	{
		aeb = *(AebMsg_t*) (msg11e.data);
 800067e:	4a8d      	ldr	r2, [pc, #564]	; (80008b4 <CanDataAnalisys+0x244>)
 8000680:	4b8d      	ldr	r3, [pc, #564]	; (80008b8 <CanDataAnalisys+0x248>)
 8000682:	6811      	ldr	r1, [r2, #0]
 8000684:	6852      	ldr	r2, [r2, #4]
 8000686:	6019      	str	r1, [r3, #0]
 8000688:	605a      	str	r2, [r3, #4]
		/*先解析语�??*/
		if (aeb.voice != 0)
 800068a:	4b8b      	ldr	r3, [pc, #556]	; (80008b8 <CanDataAnalisys+0x248>)
 800068c:	791b      	ldrb	r3, [r3, #4]
 800068e:	2b00      	cmp	r3, #0
 8000690:	d004      	beq.n	800069c <CanDataAnalisys+0x2c>
//			}
//			else
//			{
//				PlayVoiceOnce(aeb.voice);
//			}
			PlayVoice(aeb.voice);
 8000692:	4b89      	ldr	r3, [pc, #548]	; (80008b8 <CanDataAnalisys+0x248>)
 8000694:	791b      	ldrb	r3, [r3, #4]
 8000696:	4618      	mov	r0, r3
 8000698:	f000 fd12 	bl	80010c0 <PlayVoice>
		}
		/*如果是报警器*/
		if (hardware == HW_ALARM)
 800069c:	4b87      	ldr	r3, [pc, #540]	; (80008bc <CanDataAnalisys+0x24c>)
 800069e:	781b      	ldrb	r3, [r3, #0]
 80006a0:	2b01      	cmp	r3, #1
 80006a2:	d13f      	bne.n	8000724 <CanDataAnalisys+0xb4>
		{
			/*点亮操作不受限制*/
			if (aeb.ledRed != 0)
 80006a4:	4b84      	ldr	r3, [pc, #528]	; (80008b8 <CanDataAnalisys+0x248>)
 80006a6:	789b      	ldrb	r3, [r3, #2]
 80006a8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80006ac:	b2db      	uxtb	r3, r3
 80006ae:	2b00      	cmp	r3, #0
 80006b0:	d008      	beq.n	80006c4 <CanDataAnalisys+0x54>
			{
				SetLedRed(aeb.ledRed);
 80006b2:	4b81      	ldr	r3, [pc, #516]	; (80008b8 <CanDataAnalisys+0x248>)
 80006b4:	789b      	ldrb	r3, [r3, #2]
 80006b6:	f3c3 1381 	ubfx	r3, r3, #6, #2
 80006ba:	b2db      	uxtb	r3, r3
 80006bc:	4618      	mov	r0, r3
 80006be:	f000 fa11 	bl	8000ae4 <SetLedRed>
 80006c2:	e00e      	b.n	80006e2 <CanDataAnalisys+0x72>
			}
			else
			{
				/*熄灭操作，需要确认bsd没有点亮的情况下去操�??*/
				if (bsd.ledRed == 0)
 80006c4:	4b7e      	ldr	r3, [pc, #504]	; (80008c0 <CanDataAnalisys+0x250>)
 80006c6:	789b      	ldrb	r3, [r3, #2]
 80006c8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80006cc:	b2db      	uxtb	r3, r3
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	d107      	bne.n	80006e2 <CanDataAnalisys+0x72>
				{
					SetLedRed(aeb.ledRed);
 80006d2:	4b79      	ldr	r3, [pc, #484]	; (80008b8 <CanDataAnalisys+0x248>)
 80006d4:	789b      	ldrb	r3, [r3, #2]
 80006d6:	f3c3 1381 	ubfx	r3, r3, #6, #2
 80006da:	b2db      	uxtb	r3, r3
 80006dc:	4618      	mov	r0, r3
 80006de:	f000 fa01 	bl	8000ae4 <SetLedRed>
				}
			}
			/*点亮操作不受限制*/
			if (aeb.ledGreen != 0)
 80006e2:	4b75      	ldr	r3, [pc, #468]	; (80008b8 <CanDataAnalisys+0x248>)
 80006e4:	789b      	ldrb	r3, [r3, #2]
 80006e6:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80006ea:	b2db      	uxtb	r3, r3
 80006ec:	2b00      	cmp	r3, #0
 80006ee:	d008      	beq.n	8000702 <CanDataAnalisys+0x92>
			{
				SetLedGreen(aeb.ledGreen);
 80006f0:	4b71      	ldr	r3, [pc, #452]	; (80008b8 <CanDataAnalisys+0x248>)
 80006f2:	789b      	ldrb	r3, [r3, #2]
 80006f4:	f3c3 1301 	ubfx	r3, r3, #4, #2
 80006f8:	b2db      	uxtb	r3, r3
 80006fa:	4618      	mov	r0, r3
 80006fc:	f000 fa2a 	bl	8000b54 <SetLedGreen>
 8000700:	e099      	b.n	8000836 <CanDataAnalisys+0x1c6>
			}
			else
			{
				/*熄灭操作，需要确认bsd没有点亮的情况下去操�??*/
				if (bsd.ledGreen == 0)
 8000702:	4b6f      	ldr	r3, [pc, #444]	; (80008c0 <CanDataAnalisys+0x250>)
 8000704:	789b      	ldrb	r3, [r3, #2]
 8000706:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800070a:	b2db      	uxtb	r3, r3
 800070c:	2b00      	cmp	r3, #0
 800070e:	f040 8092 	bne.w	8000836 <CanDataAnalisys+0x1c6>
				{
					SetLedGreen(aeb.ledGreen);
 8000712:	4b69      	ldr	r3, [pc, #420]	; (80008b8 <CanDataAnalisys+0x248>)
 8000714:	789b      	ldrb	r3, [r3, #2]
 8000716:	f3c3 1301 	ubfx	r3, r3, #4, #2
 800071a:	b2db      	uxtb	r3, r3
 800071c:	4618      	mov	r0, r3
 800071e:	f000 fa19 	bl	8000b54 <SetLedGreen>
 8000722:	e088      	b.n	8000836 <CanDataAnalisys+0x1c6>
				}
			}

		}
		else if (hardware == HW_WATCH)
 8000724:	4b65      	ldr	r3, [pc, #404]	; (80008bc <CanDataAnalisys+0x24c>)
 8000726:	781b      	ldrb	r3, [r3, #0]
 8000728:	2b02      	cmp	r3, #2
 800072a:	f040 8084 	bne.w	8000836 <CanDataAnalisys+0x1c6>
		{
			/*解析左车道线*/
			SetLeftLine(aeb.leftLine);
 800072e:	4b62      	ldr	r3, [pc, #392]	; (80008b8 <CanDataAnalisys+0x248>)
 8000730:	781b      	ldrb	r3, [r3, #0]
 8000732:	f3c3 0301 	ubfx	r3, r3, #0, #2
 8000736:	b2db      	uxtb	r3, r3
 8000738:	4618      	mov	r0, r3
 800073a:	f000 fa45 	bl	8000bc8 <SetLeftLine>
			/*解析右车道线*/
			SetRightLine(aeb.rightLine);
 800073e:	4b5e      	ldr	r3, [pc, #376]	; (80008b8 <CanDataAnalisys+0x248>)
 8000740:	781b      	ldrb	r3, [r3, #0]
 8000742:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8000746:	b2db      	uxtb	r3, r3
 8000748:	4618      	mov	r0, r3
 800074a:	f000 fa61 	bl	8000c10 <SetRightLine>
			/*点亮操作不受限制*/
			if (aeb.car != 0)
 800074e:	4b5a      	ldr	r3, [pc, #360]	; (80008b8 <CanDataAnalisys+0x248>)
 8000750:	781b      	ldrb	r3, [r3, #0]
 8000752:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8000756:	b2db      	uxtb	r3, r3
 8000758:	2b00      	cmp	r3, #0
 800075a:	d008      	beq.n	800076e <CanDataAnalisys+0xfe>
			{
				SetCar(aeb.car);
 800075c:	4b56      	ldr	r3, [pc, #344]	; (80008b8 <CanDataAnalisys+0x248>)
 800075e:	781b      	ldrb	r3, [r3, #0]
 8000760:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8000764:	b2db      	uxtb	r3, r3
 8000766:	4618      	mov	r0, r3
 8000768:	f000 fa76 	bl	8000c58 <SetCar>
 800076c:	e00e      	b.n	800078c <CanDataAnalisys+0x11c>
			}
			else
			{
				/*熄灭操作，需要确认bsd没有点亮的情况下去操�??*/
				if (bsd.car == 0)
 800076e:	4b54      	ldr	r3, [pc, #336]	; (80008c0 <CanDataAnalisys+0x250>)
 8000770:	781b      	ldrb	r3, [r3, #0]
 8000772:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8000776:	b2db      	uxtb	r3, r3
 8000778:	2b00      	cmp	r3, #0
 800077a:	d107      	bne.n	800078c <CanDataAnalisys+0x11c>
				{
					SetCar(aeb.car);
 800077c:	4b4e      	ldr	r3, [pc, #312]	; (80008b8 <CanDataAnalisys+0x248>)
 800077e:	781b      	ldrb	r3, [r3, #0]
 8000780:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8000784:	b2db      	uxtb	r3, r3
 8000786:	4618      	mov	r0, r3
 8000788:	f000 fa66 	bl	8000c58 <SetCar>
				}
			}
			/*点亮操作不受限制*/
			if (aeb.people != 0)
 800078c:	4b4a      	ldr	r3, [pc, #296]	; (80008b8 <CanDataAnalisys+0x248>)
 800078e:	785b      	ldrb	r3, [r3, #1]
 8000790:	f003 0307 	and.w	r3, r3, #7
 8000794:	b2db      	uxtb	r3, r3
 8000796:	2b00      	cmp	r3, #0
 8000798:	d008      	beq.n	80007ac <CanDataAnalisys+0x13c>
			{
				SetPeople(aeb.people);
 800079a:	4b47      	ldr	r3, [pc, #284]	; (80008b8 <CanDataAnalisys+0x248>)
 800079c:	785b      	ldrb	r3, [r3, #1]
 800079e:	f3c3 0302 	ubfx	r3, r3, #0, #3
 80007a2:	b2db      	uxtb	r3, r3
 80007a4:	4618      	mov	r0, r3
 80007a6:	f000 fa7b 	bl	8000ca0 <SetPeople>
 80007aa:	e00e      	b.n	80007ca <CanDataAnalisys+0x15a>
			}
			else
			{
				/*熄灭操作，需要确认bsd没有点亮的情况下去操�??*/
				if (bsd.people == 0)
 80007ac:	4b44      	ldr	r3, [pc, #272]	; (80008c0 <CanDataAnalisys+0x250>)
 80007ae:	785b      	ldrb	r3, [r3, #1]
 80007b0:	f003 0307 	and.w	r3, r3, #7
 80007b4:	b2db      	uxtb	r3, r3
 80007b6:	2b00      	cmp	r3, #0
 80007b8:	d107      	bne.n	80007ca <CanDataAnalisys+0x15a>
				{
					SetPeople(aeb.people);
 80007ba:	4b3f      	ldr	r3, [pc, #252]	; (80008b8 <CanDataAnalisys+0x248>)
 80007bc:	785b      	ldrb	r3, [r3, #1]
 80007be:	f3c3 0302 	ubfx	r3, r3, #0, #3
 80007c2:	b2db      	uxtb	r3, r3
 80007c4:	4618      	mov	r0, r3
 80007c6:	f000 fa6b 	bl	8000ca0 <SetPeople>
				}
			}
			/*点亮操作不受限制*/
			if (aeb.point != 0)
 80007ca:	4b3b      	ldr	r3, [pc, #236]	; (80008b8 <CanDataAnalisys+0x248>)
 80007cc:	789b      	ldrb	r3, [r3, #2]
 80007ce:	f003 030c 	and.w	r3, r3, #12
 80007d2:	b2db      	uxtb	r3, r3
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	d008      	beq.n	80007ea <CanDataAnalisys+0x17a>
			{
				SetPoint(aeb.point);
 80007d8:	4b37      	ldr	r3, [pc, #220]	; (80008b8 <CanDataAnalisys+0x248>)
 80007da:	789b      	ldrb	r3, [r3, #2]
 80007dc:	f3c3 0381 	ubfx	r3, r3, #2, #2
 80007e0:	b2db      	uxtb	r3, r3
 80007e2:	4618      	mov	r0, r3
 80007e4:	f000 fa80 	bl	8000ce8 <SetPoint>
 80007e8:	e00e      	b.n	8000808 <CanDataAnalisys+0x198>
			}
			else
			{
				/*熄灭操作，需要确认bsd没有点亮的情况下去操�??*/
				if (bsd.point == 0)
 80007ea:	4b35      	ldr	r3, [pc, #212]	; (80008c0 <CanDataAnalisys+0x250>)
 80007ec:	789b      	ldrb	r3, [r3, #2]
 80007ee:	f003 030c 	and.w	r3, r3, #12
 80007f2:	b2db      	uxtb	r3, r3
 80007f4:	2b00      	cmp	r3, #0
 80007f6:	d107      	bne.n	8000808 <CanDataAnalisys+0x198>
				{
					SetPoint(aeb.point);
 80007f8:	4b2f      	ldr	r3, [pc, #188]	; (80008b8 <CanDataAnalisys+0x248>)
 80007fa:	789b      	ldrb	r3, [r3, #2]
 80007fc:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8000800:	b2db      	uxtb	r3, r3
 8000802:	4618      	mov	r0, r3
 8000804:	f000 fa70 	bl	8000ce8 <SetPoint>
				}
			}

			if (aeb.digitalState == 1)
 8000808:	4b2b      	ldr	r3, [pc, #172]	; (80008b8 <CanDataAnalisys+0x248>)
 800080a:	789b      	ldrb	r3, [r3, #2]
 800080c:	f003 0303 	and.w	r3, r3, #3
 8000810:	b2db      	uxtb	r3, r3
 8000812:	2b01      	cmp	r3, #1
 8000814:	d10f      	bne.n	8000836 <CanDataAnalisys+0x1c6>
			{
				SetDigitalNumLeft(aeb.numLeft);
 8000816:	4b28      	ldr	r3, [pc, #160]	; (80008b8 <CanDataAnalisys+0x248>)
 8000818:	78db      	ldrb	r3, [r3, #3]
 800081a:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800081e:	b2db      	uxtb	r3, r3
 8000820:	4618      	mov	r0, r3
 8000822:	f000 fa85 	bl	8000d30 <SetDigitalNumLeft>
				SetDigitalNumRight(aeb.digitalState);
 8000826:	4b24      	ldr	r3, [pc, #144]	; (80008b8 <CanDataAnalisys+0x248>)
 8000828:	789b      	ldrb	r3, [r3, #2]
 800082a:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800082e:	b2db      	uxtb	r3, r3
 8000830:	4618      	mov	r0, r3
 8000832:	f000 faaf 	bl	8000d94 <SetDigitalNumRight>
			}
		}
		msg11e.flg =0;
 8000836:	4b1f      	ldr	r3, [pc, #124]	; (80008b4 <CanDataAnalisys+0x244>)
 8000838:	2200      	movs	r2, #0
 800083a:	721a      	strb	r2, [r3, #8]
	}
	/*如果收到BSD控制指令*/
	 if (msg11b.flg == 1)
 800083c:	4b21      	ldr	r3, [pc, #132]	; (80008c4 <CanDataAnalisys+0x254>)
 800083e:	7a1b      	ldrb	r3, [r3, #8]
 8000840:	2b01      	cmp	r3, #1
 8000842:	f040 8093 	bne.w	800096c <CanDataAnalisys+0x2fc>
	{
		bsd = *(BsdMsg_t*) (msg11b.data);
 8000846:	4a1f      	ldr	r2, [pc, #124]	; (80008c4 <CanDataAnalisys+0x254>)
 8000848:	4b1d      	ldr	r3, [pc, #116]	; (80008c0 <CanDataAnalisys+0x250>)
 800084a:	6811      	ldr	r1, [r2, #0]
 800084c:	6852      	ldr	r2, [r2, #4]
 800084e:	6019      	str	r1, [r3, #0]
 8000850:	605a      	str	r2, [r3, #4]

		/*先解析语�??*/
		if (aeb.voice == 0)
 8000852:	4b19      	ldr	r3, [pc, #100]	; (80008b8 <CanDataAnalisys+0x248>)
 8000854:	791b      	ldrb	r3, [r3, #4]
 8000856:	2b00      	cmp	r3, #0
 8000858:	d108      	bne.n	800086c <CanDataAnalisys+0x1fc>
		{
			if (bsd.voice != 0)
 800085a:	4b19      	ldr	r3, [pc, #100]	; (80008c0 <CanDataAnalisys+0x250>)
 800085c:	791b      	ldrb	r3, [r3, #4]
 800085e:	2b00      	cmp	r3, #0
 8000860:	d004      	beq.n	800086c <CanDataAnalisys+0x1fc>
//				}
//				else
//				{
//					PlayVoiceOnce(bsd.voice);
//				}
				PlayVoice(bsd.voice);
 8000862:	4b17      	ldr	r3, [pc, #92]	; (80008c0 <CanDataAnalisys+0x250>)
 8000864:	791b      	ldrb	r3, [r3, #4]
 8000866:	4618      	mov	r0, r3
 8000868:	f000 fc2a 	bl	80010c0 <PlayVoice>
			}
		}
		/*如果是报警器*/
		if (hardware == HW_ALARM)
 800086c:	4b13      	ldr	r3, [pc, #76]	; (80008bc <CanDataAnalisys+0x24c>)
 800086e:	781b      	ldrb	r3, [r3, #0]
 8000870:	2b01      	cmp	r3, #1
 8000872:	d129      	bne.n	80008c8 <CanDataAnalisys+0x258>
		{
			/*如果没被aeb占用*/
			if (aeb.ledRed == 0)
 8000874:	4b10      	ldr	r3, [pc, #64]	; (80008b8 <CanDataAnalisys+0x248>)
 8000876:	789b      	ldrb	r3, [r3, #2]
 8000878:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800087c:	b2db      	uxtb	r3, r3
 800087e:	2b00      	cmp	r3, #0
 8000880:	d107      	bne.n	8000892 <CanDataAnalisys+0x222>
			{
				SetLedRed(bsd.ledRed);
 8000882:	4b0f      	ldr	r3, [pc, #60]	; (80008c0 <CanDataAnalisys+0x250>)
 8000884:	789b      	ldrb	r3, [r3, #2]
 8000886:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800088a:	b2db      	uxtb	r3, r3
 800088c:	4618      	mov	r0, r3
 800088e:	f000 f929 	bl	8000ae4 <SetLedRed>
			}
			if (aeb.ledGreen == 0)
 8000892:	4b09      	ldr	r3, [pc, #36]	; (80008b8 <CanDataAnalisys+0x248>)
 8000894:	789b      	ldrb	r3, [r3, #2]
 8000896:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800089a:	b2db      	uxtb	r3, r3
 800089c:	2b00      	cmp	r3, #0
 800089e:	d162      	bne.n	8000966 <CanDataAnalisys+0x2f6>
			{
				SetLedGreen(bsd.ledGreen);
 80008a0:	4b07      	ldr	r3, [pc, #28]	; (80008c0 <CanDataAnalisys+0x250>)
 80008a2:	789b      	ldrb	r3, [r3, #2]
 80008a4:	f3c3 1301 	ubfx	r3, r3, #4, #2
 80008a8:	b2db      	uxtb	r3, r3
 80008aa:	4618      	mov	r0, r3
 80008ac:	f000 f952 	bl	8000b54 <SetLedGreen>
 80008b0:	e059      	b.n	8000966 <CanDataAnalisys+0x2f6>
 80008b2:	bf00      	nop
 80008b4:	200000d4 	.word	0x200000d4
 80008b8:	2000007c 	.word	0x2000007c
 80008bc:	20000065 	.word	0x20000065
 80008c0:	200000ec 	.word	0x200000ec
 80008c4:	200000e0 	.word	0x200000e0
			}
		}
		else if (hardware == HW_WATCH)
 80008c8:	4b29      	ldr	r3, [pc, #164]	; (8000970 <CanDataAnalisys+0x300>)
 80008ca:	781b      	ldrb	r3, [r3, #0]
 80008cc:	2b02      	cmp	r3, #2
 80008ce:	d14a      	bne.n	8000966 <CanDataAnalisys+0x2f6>
		{
			/*只有AEB没有操作，bsd才能操作该led*/
			if (aeb.car == 0)
 80008d0:	4b28      	ldr	r3, [pc, #160]	; (8000974 <CanDataAnalisys+0x304>)
 80008d2:	781b      	ldrb	r3, [r3, #0]
 80008d4:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80008d8:	b2db      	uxtb	r3, r3
 80008da:	2b00      	cmp	r3, #0
 80008dc:	d107      	bne.n	80008ee <CanDataAnalisys+0x27e>
			{
				SetCar(bsd.car);
 80008de:	4b26      	ldr	r3, [pc, #152]	; (8000978 <CanDataAnalisys+0x308>)
 80008e0:	781b      	ldrb	r3, [r3, #0]
 80008e2:	f3c3 1302 	ubfx	r3, r3, #4, #3
 80008e6:	b2db      	uxtb	r3, r3
 80008e8:	4618      	mov	r0, r3
 80008ea:	f000 f9b5 	bl	8000c58 <SetCar>
			}

			if (aeb.people == 0)
 80008ee:	4b21      	ldr	r3, [pc, #132]	; (8000974 <CanDataAnalisys+0x304>)
 80008f0:	785b      	ldrb	r3, [r3, #1]
 80008f2:	f003 0307 	and.w	r3, r3, #7
 80008f6:	b2db      	uxtb	r3, r3
 80008f8:	2b00      	cmp	r3, #0
 80008fa:	d107      	bne.n	800090c <CanDataAnalisys+0x29c>
			{
				SetPeople(bsd.people);
 80008fc:	4b1e      	ldr	r3, [pc, #120]	; (8000978 <CanDataAnalisys+0x308>)
 80008fe:	785b      	ldrb	r3, [r3, #1]
 8000900:	f3c3 0302 	ubfx	r3, r3, #0, #3
 8000904:	b2db      	uxtb	r3, r3
 8000906:	4618      	mov	r0, r3
 8000908:	f000 f9ca 	bl	8000ca0 <SetPeople>
			}

			if (aeb.point == 0)
 800090c:	4b19      	ldr	r3, [pc, #100]	; (8000974 <CanDataAnalisys+0x304>)
 800090e:	789b      	ldrb	r3, [r3, #2]
 8000910:	f003 030c 	and.w	r3, r3, #12
 8000914:	b2db      	uxtb	r3, r3
 8000916:	2b00      	cmp	r3, #0
 8000918:	d107      	bne.n	800092a <CanDataAnalisys+0x2ba>
			{
				SetPoint(bsd.point);
 800091a:	4b17      	ldr	r3, [pc, #92]	; (8000978 <CanDataAnalisys+0x308>)
 800091c:	789b      	ldrb	r3, [r3, #2]
 800091e:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8000922:	b2db      	uxtb	r3, r3
 8000924:	4618      	mov	r0, r3
 8000926:	f000 f9df 	bl	8000ce8 <SetPoint>
			}

			if ((aeb.digitalState == 0) && (bsd.digitalState == 1))
 800092a:	4b12      	ldr	r3, [pc, #72]	; (8000974 <CanDataAnalisys+0x304>)
 800092c:	789b      	ldrb	r3, [r3, #2]
 800092e:	f003 0303 	and.w	r3, r3, #3
 8000932:	b2db      	uxtb	r3, r3
 8000934:	2b00      	cmp	r3, #0
 8000936:	d116      	bne.n	8000966 <CanDataAnalisys+0x2f6>
 8000938:	4b0f      	ldr	r3, [pc, #60]	; (8000978 <CanDataAnalisys+0x308>)
 800093a:	789b      	ldrb	r3, [r3, #2]
 800093c:	f003 0303 	and.w	r3, r3, #3
 8000940:	b2db      	uxtb	r3, r3
 8000942:	2b01      	cmp	r3, #1
 8000944:	d10f      	bne.n	8000966 <CanDataAnalisys+0x2f6>
			{
				SetDigitalNumLeft(bsd.numLeft);
 8000946:	4b0c      	ldr	r3, [pc, #48]	; (8000978 <CanDataAnalisys+0x308>)
 8000948:	78db      	ldrb	r3, [r3, #3]
 800094a:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800094e:	b2db      	uxtb	r3, r3
 8000950:	4618      	mov	r0, r3
 8000952:	f000 f9ed 	bl	8000d30 <SetDigitalNumLeft>
				SetDigitalNumRight(bsd.digitalState);
 8000956:	4b08      	ldr	r3, [pc, #32]	; (8000978 <CanDataAnalisys+0x308>)
 8000958:	789b      	ldrb	r3, [r3, #2]
 800095a:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800095e:	b2db      	uxtb	r3, r3
 8000960:	4618      	mov	r0, r3
 8000962:	f000 fa17 	bl	8000d94 <SetDigitalNumRight>
			}
		}
		msg11b.flg =0;
 8000966:	4b05      	ldr	r3, [pc, #20]	; (800097c <CanDataAnalisys+0x30c>)
 8000968:	2200      	movs	r2, #0
 800096a:	721a      	strb	r2, [r3, #8]
	}

}
 800096c:	bf00      	nop
 800096e:	bd80      	pop	{r7, pc}
 8000970:	20000065 	.word	0x20000065
 8000974:	2000007c 	.word	0x2000007c
 8000978:	200000ec 	.word	0x200000ec
 800097c:	200000e0 	.word	0x200000e0

08000980 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through 
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8000980:	b580      	push	{r7, lr}
 8000982:	b088      	sub	sp, #32
 8000984:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000986:	f107 0310 	add.w	r3, r7, #16
 800098a:	2200      	movs	r2, #0
 800098c:	601a      	str	r2, [r3, #0]
 800098e:	605a      	str	r2, [r3, #4]
 8000990:	609a      	str	r2, [r3, #8]
 8000992:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000994:	4b47      	ldr	r3, [pc, #284]	; (8000ab4 <MX_GPIO_Init+0x134>)
 8000996:	699b      	ldr	r3, [r3, #24]
 8000998:	4a46      	ldr	r2, [pc, #280]	; (8000ab4 <MX_GPIO_Init+0x134>)
 800099a:	f043 0310 	orr.w	r3, r3, #16
 800099e:	6193      	str	r3, [r2, #24]
 80009a0:	4b44      	ldr	r3, [pc, #272]	; (8000ab4 <MX_GPIO_Init+0x134>)
 80009a2:	699b      	ldr	r3, [r3, #24]
 80009a4:	f003 0310 	and.w	r3, r3, #16
 80009a8:	60fb      	str	r3, [r7, #12]
 80009aa:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80009ac:	4b41      	ldr	r3, [pc, #260]	; (8000ab4 <MX_GPIO_Init+0x134>)
 80009ae:	699b      	ldr	r3, [r3, #24]
 80009b0:	4a40      	ldr	r2, [pc, #256]	; (8000ab4 <MX_GPIO_Init+0x134>)
 80009b2:	f043 0320 	orr.w	r3, r3, #32
 80009b6:	6193      	str	r3, [r2, #24]
 80009b8:	4b3e      	ldr	r3, [pc, #248]	; (8000ab4 <MX_GPIO_Init+0x134>)
 80009ba:	699b      	ldr	r3, [r3, #24]
 80009bc:	f003 0320 	and.w	r3, r3, #32
 80009c0:	60bb      	str	r3, [r7, #8]
 80009c2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009c4:	4b3b      	ldr	r3, [pc, #236]	; (8000ab4 <MX_GPIO_Init+0x134>)
 80009c6:	699b      	ldr	r3, [r3, #24]
 80009c8:	4a3a      	ldr	r2, [pc, #232]	; (8000ab4 <MX_GPIO_Init+0x134>)
 80009ca:	f043 0304 	orr.w	r3, r3, #4
 80009ce:	6193      	str	r3, [r2, #24]
 80009d0:	4b38      	ldr	r3, [pc, #224]	; (8000ab4 <MX_GPIO_Init+0x134>)
 80009d2:	699b      	ldr	r3, [r3, #24]
 80009d4:	f003 0304 	and.w	r3, r3, #4
 80009d8:	607b      	str	r3, [r7, #4]
 80009da:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009dc:	4b35      	ldr	r3, [pc, #212]	; (8000ab4 <MX_GPIO_Init+0x134>)
 80009de:	699b      	ldr	r3, [r3, #24]
 80009e0:	4a34      	ldr	r2, [pc, #208]	; (8000ab4 <MX_GPIO_Init+0x134>)
 80009e2:	f043 0308 	orr.w	r3, r3, #8
 80009e6:	6193      	str	r3, [r2, #24]
 80009e8:	4b32      	ldr	r3, [pc, #200]	; (8000ab4 <MX_GPIO_Init+0x134>)
 80009ea:	699b      	ldr	r3, [r3, #24]
 80009ec:	f003 0308 	and.w	r3, r3, #8
 80009f0:	603b      	str	r3, [r7, #0]
 80009f2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SP_DATA_Pin|LED_RED_Pin|LED_GREEN_Pin|LED_COL16_Pin, GPIO_PIN_RESET);
 80009f4:	2200      	movs	r2, #0
 80009f6:	f248 1190 	movw	r1, #33168	; 0x8190
 80009fa:	482f      	ldr	r0, [pc, #188]	; (8000ab8 <MX_GPIO_Init+0x138>)
 80009fc:	f001 fef3 	bl	80027e6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_COM1_GPIO_Port, LED_COM1_Pin, GPIO_PIN_RESET);
 8000a00:	2200      	movs	r2, #0
 8000a02:	2101      	movs	r1, #1
 8000a04:	482d      	ldr	r0, [pc, #180]	; (8000abc <MX_GPIO_Init+0x13c>)
 8000a06:	f001 feee 	bl	80027e6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_COM2_Pin|LED_COL10_Pin|LED_COL11_Pin|LED_COL12_Pin 
 8000a0a:	2201      	movs	r2, #1
 8000a0c:	f64f 71fa 	movw	r1, #65530	; 0xfffa
 8000a10:	482a      	ldr	r0, [pc, #168]	; (8000abc <MX_GPIO_Init+0x13c>)
 8000a12:	f001 fee8 	bl	80027e6 <HAL_GPIO_WritePin>
                          |LED_COL13_Pin|LED_COL14_Pin|LED_COL15_Pin|LED_COM3_Pin 
                          |LED_COM4_Pin|LED_COM5_Pin|LED_COM6_Pin|LED_COM7_Pin 
                          |LED_COM8_Pin|LED_COL9_Pin, GPIO_PIN_SET);

  /*Configure GPIO pins : PC13 PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8000a16:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8000a1a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000a1c:	2303      	movs	r3, #3
 8000a1e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a20:	f107 0310 	add.w	r3, r7, #16
 8000a24:	4619      	mov	r1, r3
 8000a26:	4826      	ldr	r0, [pc, #152]	; (8000ac0 <MX_GPIO_Init+0x140>)
 8000a28:	f001 fd6c 	bl	8002504 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin 
                           PA6 */
  GPIO_InitStruct.Pin = KEY_VOL_Pin|KEY_AEB_Pin|KEY_RES_Pin|HARDWARE_Pin 
 8000a2c:	2367      	movs	r3, #103	; 0x67
 8000a2e:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_6;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a30:	2300      	movs	r3, #0
 8000a32:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a34:	2300      	movs	r3, #0
 8000a36:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a38:	f107 0310 	add.w	r3, r7, #16
 8000a3c:	4619      	mov	r1, r3
 8000a3e:	481e      	ldr	r0, [pc, #120]	; (8000ab8 <MX_GPIO_Init+0x138>)
 8000a40:	f001 fd60 	bl	8002504 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SP_BUSY_Pin;
 8000a44:	2308      	movs	r3, #8
 8000a46:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a48:	2300      	movs	r3, #0
 8000a4a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000a4c:	2302      	movs	r3, #2
 8000a4e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SP_BUSY_GPIO_Port, &GPIO_InitStruct);
 8000a50:	f107 0310 	add.w	r3, r7, #16
 8000a54:	4619      	mov	r1, r3
 8000a56:	4818      	ldr	r0, [pc, #96]	; (8000ab8 <MX_GPIO_Init+0x138>)
 8000a58:	f001 fd54 	bl	8002504 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = SP_DATA_Pin|LED_RED_Pin|LED_GREEN_Pin|LED_COL16_Pin;
 8000a5c:	f248 1390 	movw	r3, #33168	; 0x8190
 8000a60:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a62:	2301      	movs	r3, #1
 8000a64:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a66:	2300      	movs	r3, #0
 8000a68:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a6a:	2302      	movs	r3, #2
 8000a6c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a6e:	f107 0310 	add.w	r3, r7, #16
 8000a72:	4619      	mov	r1, r3
 8000a74:	4810      	ldr	r0, [pc, #64]	; (8000ab8 <MX_GPIO_Init+0x138>)
 8000a76:	f001 fd45 	bl	8002504 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin 
                           PBPin PBPin PBPin PBPin 
                           PBPin PBPin PBPin PBPin 
                           PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LED_COM1_Pin|LED_COM2_Pin|LED_COL10_Pin|LED_COL11_Pin 
 8000a7a:	f64f 73fb 	movw	r3, #65531	; 0xfffb
 8000a7e:	613b      	str	r3, [r7, #16]
                          |LED_COL12_Pin|LED_COL13_Pin|LED_COL14_Pin|LED_COL15_Pin 
                          |LED_COM3_Pin|LED_COM4_Pin|LED_COM5_Pin|LED_COM6_Pin 
                          |LED_COM7_Pin|LED_COM8_Pin|LED_COL9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a80:	2301      	movs	r3, #1
 8000a82:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a84:	2300      	movs	r3, #0
 8000a86:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a88:	2302      	movs	r3, #2
 8000a8a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a8c:	f107 0310 	add.w	r3, r7, #16
 8000a90:	4619      	mov	r1, r3
 8000a92:	480a      	ldr	r0, [pc, #40]	; (8000abc <MX_GPIO_Init+0x13c>)
 8000a94:	f001 fd36 	bl	8002504 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000a98:	2304      	movs	r3, #4
 8000a9a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000a9c:	2303      	movs	r3, #3
 8000a9e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000aa0:	f107 0310 	add.w	r3, r7, #16
 8000aa4:	4619      	mov	r1, r3
 8000aa6:	4805      	ldr	r0, [pc, #20]	; (8000abc <MX_GPIO_Init+0x13c>)
 8000aa8:	f001 fd2c 	bl	8002504 <HAL_GPIO_Init>

}
 8000aac:	bf00      	nop
 8000aae:	3720      	adds	r7, #32
 8000ab0:	46bd      	mov	sp, r7
 8000ab2:	bd80      	pop	{r7, pc}
 8000ab4:	40021000 	.word	0x40021000
 8000ab8:	40010800 	.word	0x40010800
 8000abc:	40010c00 	.word	0x40010c00
 8000ac0:	40011000 	.word	0x40011000

08000ac4 <GetHardwareType>:
 * Brief:获取硬件类型
 * Argument:�?
 * Return:HW_ALARM�?  报警�?  HW_WATCH：watch
 ************************************/
uint8_t GetHardwareType(void)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	af00      	add	r7, sp, #0

	if(HAL_GPIO_ReadPin(HARDWARE_GPIO_Port, HARDWARE_Pin)==RESET)
 8000ac8:	2120      	movs	r1, #32
 8000aca:	4805      	ldr	r0, [pc, #20]	; (8000ae0 <GetHardwareType+0x1c>)
 8000acc:	f001 fe74 	bl	80027b8 <HAL_GPIO_ReadPin>
 8000ad0:	4603      	mov	r3, r0
 8000ad2:	2b00      	cmp	r3, #0
 8000ad4:	d101      	bne.n	8000ada <GetHardwareType+0x16>
	{
		return HW_ALARM;
 8000ad6:	2301      	movs	r3, #1
 8000ad8:	e000      	b.n	8000adc <GetHardwareType+0x18>
	}
	else
	{
		return HW_WATCH;
 8000ada:	2302      	movs	r3, #2
	}

}
 8000adc:	4618      	mov	r0, r3
 8000ade:	bd80      	pop	{r7, pc}
 8000ae0:	40010800 	.word	0x40010800

08000ae4 <SetLedRed>:
 * Brief:设置红色LED（报警器版）
 * Argument:state�?0：led�?  1：led�?  2：led�?
 * Return:�?
 ************************************/
void SetLedRed(uint8_t state)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	b082      	sub	sp, #8
 8000ae8:	af00      	add	r7, sp, #0
 8000aea:	4603      	mov	r3, r0
 8000aec:	71fb      	strb	r3, [r7, #7]

	switch (state) {
 8000aee:	79fb      	ldrb	r3, [r7, #7]
 8000af0:	2b01      	cmp	r3, #1
 8000af2:	d00a      	beq.n	8000b0a <SetLedRed+0x26>
 8000af4:	2b02      	cmp	r3, #2
 8000af6:	d00e      	beq.n	8000b16 <SetLedRed+0x32>
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d000      	beq.n	8000afe <SetLedRed+0x1a>
//			{
//				HAL_GPIO_TogglePin(LED_RED_GPIO_Port, LED_RED_Pin);
//			}
			break;
		default:
			break;
 8000afc:	e018      	b.n	8000b30 <SetLedRed+0x4c>
			HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin,GPIO_PIN_RESET );
 8000afe:	2200      	movs	r2, #0
 8000b00:	2180      	movs	r1, #128	; 0x80
 8000b02:	4812      	ldr	r0, [pc, #72]	; (8000b4c <SetLedRed+0x68>)
 8000b04:	f001 fe6f 	bl	80027e6 <HAL_GPIO_WritePin>
			break;
 8000b08:	e012      	b.n	8000b30 <SetLedRed+0x4c>
					HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin,GPIO_PIN_SET );
 8000b0a:	2201      	movs	r2, #1
 8000b0c:	2180      	movs	r1, #128	; 0x80
 8000b0e:	480f      	ldr	r0, [pc, #60]	; (8000b4c <SetLedRed+0x68>)
 8000b10:	f001 fe69 	bl	80027e6 <HAL_GPIO_WritePin>
					break;
 8000b14:	e00c      	b.n	8000b30 <SetLedRed+0x4c>
			if(blinkflag.ledRed!=2)
 8000b16:	4b0e      	ldr	r3, [pc, #56]	; (8000b50 <SetLedRed+0x6c>)
 8000b18:	789b      	ldrb	r3, [r3, #2]
 8000b1a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000b1e:	b2db      	uxtb	r3, r3
 8000b20:	2b80      	cmp	r3, #128	; 0x80
 8000b22:	d004      	beq.n	8000b2e <SetLedRed+0x4a>
			HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin,GPIO_PIN_SET );
 8000b24:	2201      	movs	r2, #1
 8000b26:	2180      	movs	r1, #128	; 0x80
 8000b28:	4808      	ldr	r0, [pc, #32]	; (8000b4c <SetLedRed+0x68>)
 8000b2a:	f001 fe5c 	bl	80027e6 <HAL_GPIO_WritePin>
			break;
 8000b2e:	bf00      	nop
	}
	blinkflag.ledRed=state;
 8000b30:	79fb      	ldrb	r3, [r7, #7]
 8000b32:	f003 0303 	and.w	r3, r3, #3
 8000b36:	b2d9      	uxtb	r1, r3
 8000b38:	4a05      	ldr	r2, [pc, #20]	; (8000b50 <SetLedRed+0x6c>)
 8000b3a:	7893      	ldrb	r3, [r2, #2]
 8000b3c:	f361 1387 	bfi	r3, r1, #6, #2
 8000b40:	7093      	strb	r3, [r2, #2]
}
 8000b42:	bf00      	nop
 8000b44:	3708      	adds	r7, #8
 8000b46:	46bd      	mov	sp, r7
 8000b48:	bd80      	pop	{r7, pc}
 8000b4a:	bf00      	nop
 8000b4c:	40010800 	.word	0x40010800
 8000b50:	200000f4 	.word	0x200000f4

08000b54 <SetLedGreen>:
 * Brief:设置绿色LED（报警器版）
 * Argument:state�?0：led�?  1：led�?  2：led�?
 * Return:�?
 ************************************/
void SetLedGreen(uint8_t state)
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	b082      	sub	sp, #8
 8000b58:	af00      	add	r7, sp, #0
 8000b5a:	4603      	mov	r3, r0
 8000b5c:	71fb      	strb	r3, [r7, #7]

	switch (state) {
 8000b5e:	79fb      	ldrb	r3, [r7, #7]
 8000b60:	2b01      	cmp	r3, #1
 8000b62:	d00b      	beq.n	8000b7c <SetLedGreen+0x28>
 8000b64:	2b02      	cmp	r3, #2
 8000b66:	d010      	beq.n	8000b8a <SetLedGreen+0x36>
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	d000      	beq.n	8000b6e <SetLedGreen+0x1a>
//			{
//				HAL_GPIO_TogglePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin);
//			}
			break;
		default:
			break;
 8000b6c:	e01b      	b.n	8000ba6 <SetLedGreen+0x52>
			HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin,GPIO_PIN_RESET );
 8000b6e:	2200      	movs	r2, #0
 8000b70:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b74:	4812      	ldr	r0, [pc, #72]	; (8000bc0 <SetLedGreen+0x6c>)
 8000b76:	f001 fe36 	bl	80027e6 <HAL_GPIO_WritePin>
			break;
 8000b7a:	e014      	b.n	8000ba6 <SetLedGreen+0x52>
					HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin,GPIO_PIN_SET );
 8000b7c:	2201      	movs	r2, #1
 8000b7e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b82:	480f      	ldr	r0, [pc, #60]	; (8000bc0 <SetLedGreen+0x6c>)
 8000b84:	f001 fe2f 	bl	80027e6 <HAL_GPIO_WritePin>
					break;
 8000b88:	e00d      	b.n	8000ba6 <SetLedGreen+0x52>
			if(blinkflag.ledGreen!=2)
 8000b8a:	4b0e      	ldr	r3, [pc, #56]	; (8000bc4 <SetLedGreen+0x70>)
 8000b8c:	789b      	ldrb	r3, [r3, #2]
 8000b8e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8000b92:	b2db      	uxtb	r3, r3
 8000b94:	2b20      	cmp	r3, #32
 8000b96:	d005      	beq.n	8000ba4 <SetLedGreen+0x50>
				HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin,GPIO_PIN_SET );
 8000b98:	2201      	movs	r2, #1
 8000b9a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b9e:	4808      	ldr	r0, [pc, #32]	; (8000bc0 <SetLedGreen+0x6c>)
 8000ba0:	f001 fe21 	bl	80027e6 <HAL_GPIO_WritePin>
			break;
 8000ba4:	bf00      	nop
	}
	blinkflag.ledGreen=state;
 8000ba6:	79fb      	ldrb	r3, [r7, #7]
 8000ba8:	f003 0303 	and.w	r3, r3, #3
 8000bac:	b2d9      	uxtb	r1, r3
 8000bae:	4a05      	ldr	r2, [pc, #20]	; (8000bc4 <SetLedGreen+0x70>)
 8000bb0:	7893      	ldrb	r3, [r2, #2]
 8000bb2:	f361 1305 	bfi	r3, r1, #4, #2
 8000bb6:	7093      	strb	r3, [r2, #2]
}
 8000bb8:	bf00      	nop
 8000bba:	3708      	adds	r7, #8
 8000bbc:	46bd      	mov	sp, r7
 8000bbe:	bd80      	pop	{r7, pc}
 8000bc0:	40010800 	.word	0x40010800
 8000bc4:	200000f4 	.word	0x200000f4

08000bc8 <SetLeftLine>:
 * Brief:�����󳵵���
 * Argument:@state 0����  1����  2:��
 * Return:��
 ************************************/
void SetLeftLine(uint8_t state)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b082      	sub	sp, #8
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	4603      	mov	r3, r0
 8000bd0:	71fb      	strb	r3, [r7, #7]
	switch (state)
 8000bd2:	79fb      	ldrb	r3, [r7, #7]
 8000bd4:	2b01      	cmp	r3, #1
 8000bd6:	d011      	beq.n	8000bfc <SetLeftLine+0x34>
 8000bd8:	2b02      	cmp	r3, #2
 8000bda:	d002      	beq.n	8000be2 <SetLeftLine+0x1a>
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d00f      	beq.n	8000c00 <SetLeftLine+0x38>
		{

		}
		break;
	default:
		break;
 8000be0:	e00f      	b.n	8000c02 <SetLeftLine+0x3a>
		if (GetSysticks() % 500 == 0)
 8000be2:	f000 fceb 	bl	80015bc <HAL_GetTick>
 8000be6:	4602      	mov	r2, r0
 8000be8:	4b08      	ldr	r3, [pc, #32]	; (8000c0c <SetLeftLine+0x44>)
 8000bea:	fba3 1302 	umull	r1, r3, r3, r2
 8000bee:	095b      	lsrs	r3, r3, #5
 8000bf0:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000bf4:	fb01 f303 	mul.w	r3, r1, r3
 8000bf8:	1ad3      	subs	r3, r2, r3
		break;
 8000bfa:	e002      	b.n	8000c02 <SetLeftLine+0x3a>
		break;
 8000bfc:	bf00      	nop
 8000bfe:	e000      	b.n	8000c02 <SetLeftLine+0x3a>
		break;
 8000c00:	bf00      	nop
	}
}
 8000c02:	bf00      	nop
 8000c04:	3708      	adds	r7, #8
 8000c06:	46bd      	mov	sp, r7
 8000c08:	bd80      	pop	{r7, pc}
 8000c0a:	bf00      	nop
 8000c0c:	10624dd3 	.word	0x10624dd3

08000c10 <SetRightLine>:
 * Brief:�����ҳ�����
 * Argument:@state 0����  1����  2:��
 * Return:��
 ************************************/
void SetRightLine(uint8_t state)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b082      	sub	sp, #8
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	4603      	mov	r3, r0
 8000c18:	71fb      	strb	r3, [r7, #7]
	switch (state)
 8000c1a:	79fb      	ldrb	r3, [r7, #7]
 8000c1c:	2b01      	cmp	r3, #1
 8000c1e:	d011      	beq.n	8000c44 <SetRightLine+0x34>
 8000c20:	2b02      	cmp	r3, #2
 8000c22:	d002      	beq.n	8000c2a <SetRightLine+0x1a>
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d00f      	beq.n	8000c48 <SetRightLine+0x38>
		{

		}
		break;
	default:
		break;
 8000c28:	e00f      	b.n	8000c4a <SetRightLine+0x3a>
		if (GetSysticks() % 500 == 0)
 8000c2a:	f000 fcc7 	bl	80015bc <HAL_GetTick>
 8000c2e:	4602      	mov	r2, r0
 8000c30:	4b08      	ldr	r3, [pc, #32]	; (8000c54 <SetRightLine+0x44>)
 8000c32:	fba3 1302 	umull	r1, r3, r3, r2
 8000c36:	095b      	lsrs	r3, r3, #5
 8000c38:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000c3c:	fb01 f303 	mul.w	r3, r1, r3
 8000c40:	1ad3      	subs	r3, r2, r3
		break;
 8000c42:	e002      	b.n	8000c4a <SetRightLine+0x3a>
		break;
 8000c44:	bf00      	nop
 8000c46:	e000      	b.n	8000c4a <SetRightLine+0x3a>
		break;
 8000c48:	bf00      	nop
	}
}
 8000c4a:	bf00      	nop
 8000c4c:	3708      	adds	r7, #8
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	bd80      	pop	{r7, pc}
 8000c52:	bf00      	nop
 8000c54:	10624dd3 	.word	0x10624dd3

08000c58 <SetCar>:
 * Brief:����С��״̬
 * Argument:@state:0����  1����  2:��
 * Return:��
 ************************************/
void SetCar(uint8_t state)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b082      	sub	sp, #8
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	4603      	mov	r3, r0
 8000c60:	71fb      	strb	r3, [r7, #7]
	switch (state)
 8000c62:	79fb      	ldrb	r3, [r7, #7]
 8000c64:	2b01      	cmp	r3, #1
 8000c66:	d011      	beq.n	8000c8c <SetCar+0x34>
 8000c68:	2b02      	cmp	r3, #2
 8000c6a:	d002      	beq.n	8000c72 <SetCar+0x1a>
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	d00f      	beq.n	8000c90 <SetCar+0x38>
		{

		}
		break;
	default:
		break;
 8000c70:	e00f      	b.n	8000c92 <SetCar+0x3a>
		if (GetSysticks() % 500 == 0)
 8000c72:	f000 fca3 	bl	80015bc <HAL_GetTick>
 8000c76:	4602      	mov	r2, r0
 8000c78:	4b08      	ldr	r3, [pc, #32]	; (8000c9c <SetCar+0x44>)
 8000c7a:	fba3 1302 	umull	r1, r3, r3, r2
 8000c7e:	095b      	lsrs	r3, r3, #5
 8000c80:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000c84:	fb01 f303 	mul.w	r3, r1, r3
 8000c88:	1ad3      	subs	r3, r2, r3
		break;
 8000c8a:	e002      	b.n	8000c92 <SetCar+0x3a>
		break;
 8000c8c:	bf00      	nop
 8000c8e:	e000      	b.n	8000c92 <SetCar+0x3a>
		break;
 8000c90:	bf00      	nop
	}
}
 8000c92:	bf00      	nop
 8000c94:	3708      	adds	r7, #8
 8000c96:	46bd      	mov	sp, r7
 8000c98:	bd80      	pop	{r7, pc}
 8000c9a:	bf00      	nop
 8000c9c:	10624dd3 	.word	0x10624dd3

08000ca0 <SetPeople>:
 * Brief:������״̬
 * Argument:@state:0����  1����  2:��
 * Return:��
 ************************************/
void SetPeople(uint8_t state)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	b082      	sub	sp, #8
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	4603      	mov	r3, r0
 8000ca8:	71fb      	strb	r3, [r7, #7]
	switch (state)
 8000caa:	79fb      	ldrb	r3, [r7, #7]
 8000cac:	2b01      	cmp	r3, #1
 8000cae:	d011      	beq.n	8000cd4 <SetPeople+0x34>
 8000cb0:	2b02      	cmp	r3, #2
 8000cb2:	d002      	beq.n	8000cba <SetPeople+0x1a>
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d00f      	beq.n	8000cd8 <SetPeople+0x38>
		{

		}
		break;
	default:
		break;
 8000cb8:	e00f      	b.n	8000cda <SetPeople+0x3a>
		if (GetSysticks() % 500 == 0)
 8000cba:	f000 fc7f 	bl	80015bc <HAL_GetTick>
 8000cbe:	4602      	mov	r2, r0
 8000cc0:	4b08      	ldr	r3, [pc, #32]	; (8000ce4 <SetPeople+0x44>)
 8000cc2:	fba3 1302 	umull	r1, r3, r3, r2
 8000cc6:	095b      	lsrs	r3, r3, #5
 8000cc8:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000ccc:	fb01 f303 	mul.w	r3, r1, r3
 8000cd0:	1ad3      	subs	r3, r2, r3
		break;
 8000cd2:	e002      	b.n	8000cda <SetPeople+0x3a>
		break;
 8000cd4:	bf00      	nop
 8000cd6:	e000      	b.n	8000cda <SetPeople+0x3a>
		break;
 8000cd8:	bf00      	nop
	}
}
 8000cda:	bf00      	nop
 8000cdc:	3708      	adds	r7, #8
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	bd80      	pop	{r7, pc}
 8000ce2:	bf00      	nop
 8000ce4:	10624dd3 	.word	0x10624dd3

08000ce8 <SetPoint>:
 * Brief:����С����״̬
 * Argument:@state:0����  1����  2:��
 * Return:��
 ************************************/
void SetPoint(uint8_t state)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b082      	sub	sp, #8
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	4603      	mov	r3, r0
 8000cf0:	71fb      	strb	r3, [r7, #7]
	switch (state)
 8000cf2:	79fb      	ldrb	r3, [r7, #7]
 8000cf4:	2b01      	cmp	r3, #1
 8000cf6:	d011      	beq.n	8000d1c <SetPoint+0x34>
 8000cf8:	2b02      	cmp	r3, #2
 8000cfa:	d002      	beq.n	8000d02 <SetPoint+0x1a>
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	d00f      	beq.n	8000d20 <SetPoint+0x38>
		{

		}
		break;
	default:
		break;
 8000d00:	e00f      	b.n	8000d22 <SetPoint+0x3a>
		if (GetSysticks() % 500 == 0)
 8000d02:	f000 fc5b 	bl	80015bc <HAL_GetTick>
 8000d06:	4602      	mov	r2, r0
 8000d08:	4b08      	ldr	r3, [pc, #32]	; (8000d2c <SetPoint+0x44>)
 8000d0a:	fba3 1302 	umull	r1, r3, r3, r2
 8000d0e:	095b      	lsrs	r3, r3, #5
 8000d10:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000d14:	fb01 f303 	mul.w	r3, r1, r3
 8000d18:	1ad3      	subs	r3, r2, r3
		break;
 8000d1a:	e002      	b.n	8000d22 <SetPoint+0x3a>
		break;
 8000d1c:	bf00      	nop
 8000d1e:	e000      	b.n	8000d22 <SetPoint+0x3a>
		break;
 8000d20:	bf00      	nop
	}
}
 8000d22:	bf00      	nop
 8000d24:	3708      	adds	r7, #8
 8000d26:	46bd      	mov	sp, r7
 8000d28:	bd80      	pop	{r7, pc}
 8000d2a:	bf00      	nop
 8000d2c:	10624dd3 	.word	0x10624dd3

08000d30 <SetDigitalNumLeft>:
 * Brief:������������״̬
 * Argument:@state:0~F
 * Return:��
 ************************************/
void SetDigitalNumLeft(uint8_t state)
{
 8000d30:	b480      	push	{r7}
 8000d32:	b083      	sub	sp, #12
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	4603      	mov	r3, r0
 8000d38:	71fb      	strb	r3, [r7, #7]
	switch (state)
 8000d3a:	79fb      	ldrb	r3, [r7, #7]
 8000d3c:	2b0f      	cmp	r3, #15
 8000d3e:	d823      	bhi.n	8000d88 <SetDigitalNumLeft+0x58>
 8000d40:	a201      	add	r2, pc, #4	; (adr r2, 8000d48 <SetDigitalNumLeft+0x18>)
 8000d42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d46:	bf00      	nop
 8000d48:	08000d89 	.word	0x08000d89
 8000d4c:	08000d89 	.word	0x08000d89
 8000d50:	08000d89 	.word	0x08000d89
 8000d54:	08000d89 	.word	0x08000d89
 8000d58:	08000d89 	.word	0x08000d89
 8000d5c:	08000d89 	.word	0x08000d89
 8000d60:	08000d89 	.word	0x08000d89
 8000d64:	08000d89 	.word	0x08000d89
 8000d68:	08000d89 	.word	0x08000d89
 8000d6c:	08000d89 	.word	0x08000d89
 8000d70:	08000d89 	.word	0x08000d89
 8000d74:	08000d89 	.word	0x08000d89
 8000d78:	08000d89 	.word	0x08000d89
 8000d7c:	08000d89 	.word	0x08000d89
 8000d80:	08000d89 	.word	0x08000d89
 8000d84:	08000d89 	.word	0x08000d89
		break;
	case 0xF:

		break;
	default:
		break;
 8000d88:	bf00      	nop
	}
}
 8000d8a:	bf00      	nop
 8000d8c:	370c      	adds	r7, #12
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	bc80      	pop	{r7}
 8000d92:	4770      	bx	lr

08000d94 <SetDigitalNumRight>:
 * Brief:�����Ҳ������״̬
 * Argument:@state:0~F
 * Return:��
 ************************************/
void SetDigitalNumRight(uint8_t state)
{
 8000d94:	b480      	push	{r7}
 8000d96:	b083      	sub	sp, #12
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	71fb      	strb	r3, [r7, #7]
	switch (state)
 8000d9e:	79fb      	ldrb	r3, [r7, #7]
 8000da0:	2b0f      	cmp	r3, #15
 8000da2:	d823      	bhi.n	8000dec <SetDigitalNumRight+0x58>
 8000da4:	a201      	add	r2, pc, #4	; (adr r2, 8000dac <SetDigitalNumRight+0x18>)
 8000da6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000daa:	bf00      	nop
 8000dac:	08000ded 	.word	0x08000ded
 8000db0:	08000ded 	.word	0x08000ded
 8000db4:	08000ded 	.word	0x08000ded
 8000db8:	08000ded 	.word	0x08000ded
 8000dbc:	08000ded 	.word	0x08000ded
 8000dc0:	08000ded 	.word	0x08000ded
 8000dc4:	08000ded 	.word	0x08000ded
 8000dc8:	08000ded 	.word	0x08000ded
 8000dcc:	08000ded 	.word	0x08000ded
 8000dd0:	08000ded 	.word	0x08000ded
 8000dd4:	08000ded 	.word	0x08000ded
 8000dd8:	08000ded 	.word	0x08000ded
 8000ddc:	08000ded 	.word	0x08000ded
 8000de0:	08000ded 	.word	0x08000ded
 8000de4:	08000ded 	.word	0x08000ded
 8000de8:	08000ded 	.word	0x08000ded
			break;
		case 0xF:

			break;
		default:
			break;
 8000dec:	bf00      	nop
		}
}
 8000dee:	bf00      	nop
 8000df0:	370c      	adds	r7, #12
 8000df2:	46bd      	mov	sp, r7
 8000df4:	bc80      	pop	{r7}
 8000df6:	4770      	bx	lr

08000df8 <AlarmKeyScan>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void AlarmKeyScan(void)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	af00      	add	r7, sp, #0
	/*按键切换状态*/
			if(PAin(6)==latchSta)
 8000dfc:	4b12      	ldr	r3, [pc, #72]	; (8000e48 <AlarmKeyScan+0x50>)
 8000dfe:	681a      	ldr	r2, [r3, #0]
 8000e00:	4b12      	ldr	r3, [pc, #72]	; (8000e4c <AlarmKeyScan+0x54>)
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	429a      	cmp	r2, r3
 8000e06:	d11c      	bne.n	8000e42 <AlarmKeyScan+0x4a>
			{
				latchSta=!PAin(6);
 8000e08:	4b0f      	ldr	r3, [pc, #60]	; (8000e48 <AlarmKeyScan+0x50>)
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	bf0c      	ite	eq
 8000e10:	2301      	moveq	r3, #1
 8000e12:	2300      	movne	r3, #0
 8000e14:	b2db      	uxtb	r3, r3
 8000e16:	461a      	mov	r2, r3
 8000e18:	4b0c      	ldr	r3, [pc, #48]	; (8000e4c <AlarmKeyScan+0x54>)
 8000e1a:	601a      	str	r2, [r3, #0]
				PAout(8)=~PAout(8);
 8000e1c:	4b0c      	ldr	r3, [pc, #48]	; (8000e50 <AlarmKeyScan+0x58>)
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	4a0b      	ldr	r2, [pc, #44]	; (8000e50 <AlarmKeyScan+0x58>)
 8000e22:	43db      	mvns	r3, r3
 8000e24:	6013      	str	r3, [r2, #0]
				SetAebState(keyCnt%2);
 8000e26:	4b0b      	ldr	r3, [pc, #44]	; (8000e54 <AlarmKeyScan+0x5c>)
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	b2db      	uxtb	r3, r3
 8000e2c:	f003 0301 	and.w	r3, r3, #1
 8000e30:	b2db      	uxtb	r3, r3
 8000e32:	4618      	mov	r0, r3
 8000e34:	f7ff fa42 	bl	80002bc <SetAebState>
				keyCnt++;
 8000e38:	4b06      	ldr	r3, [pc, #24]	; (8000e54 <AlarmKeyScan+0x5c>)
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	3301      	adds	r3, #1
 8000e3e:	4a05      	ldr	r2, [pc, #20]	; (8000e54 <AlarmKeyScan+0x5c>)
 8000e40:	6013      	str	r3, [r2, #0]
			}
}
 8000e42:	bf00      	nop
 8000e44:	bd80      	pop	{r7, pc}
 8000e46:	bf00      	nop
 8000e48:	42210118 	.word	0x42210118
 8000e4c:	2000006c 	.word	0x2000006c
 8000e50:	422101a0 	.word	0x422101a0
 8000e54:	20000070 	.word	0x20000070

08000e58 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b082      	sub	sp, #8
 8000e5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
uint8_t buf[8]={0};
 8000e5e:	463b      	mov	r3, r7
 8000e60:	2200      	movs	r2, #0
 8000e62:	601a      	str	r2, [r3, #0]
 8000e64:	605a      	str	r2, [r3, #4]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e66:	f000 fb51 	bl	800150c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e6a:	f000 f88d 	bl	8000f88 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e6e:	f7ff fd87 	bl	8000980 <MX_GPIO_Init>
  MX_CAN_Init();
 8000e72:	f7ff fa75 	bl	8000360 <MX_CAN_Init>
  MX_USART1_UART_Init();
 8000e76:	f000 faad 	bl	80013d4 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8000e7a:	f000 fa0f 	bl	800129c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
	CanFilterConfigScale16IdList();
 8000e7e:	f7ff faf9 	bl	8000474 <CanFilterConfigScale16IdList>
	HAL_TIM_Base_Start_IT(&htim2);
 8000e82:	4834      	ldr	r0, [pc, #208]	; (8000f54 <main+0xfc>)
 8000e84:	f002 f927 	bl	80030d6 <HAL_TIM_Base_Start_IT>
	KeyInit();
 8000e88:	f7ff f9d4 	bl	8000234 <KeyInit>
//	PlayVoice(SP_WELCOME);




	SetAebState(AEB_ON);
 8000e8c:	2000      	movs	r0, #0
 8000e8e:	f7ff fa15 	bl	80002bc <SetAebState>

	HAL_Delay(5000);
 8000e92:	f241 3088 	movw	r0, #5000	; 0x1388
 8000e96:	f000 fb9b 	bl	80015d0 <HAL_Delay>
	if (msg11e.flg == 1)  	  	  	  	  	  	  	  	  	  //AEB已连
 8000e9a:	4b2f      	ldr	r3, [pc, #188]	; (8000f58 <main+0x100>)
 8000e9c:	7a1b      	ldrb	r3, [r3, #8]
 8000e9e:	2b01      	cmp	r3, #1
 8000ea0:	d102      	bne.n	8000ea8 <main+0x50>
	{
		aebConnected = 1;
 8000ea2:	4b2e      	ldr	r3, [pc, #184]	; (8000f5c <main+0x104>)
 8000ea4:	2201      	movs	r2, #1
 8000ea6:	701a      	strb	r2, [r3, #0]
	}
	if (msg11b.flg == 1)  	  	  	  	  	  	  	  	  	  //BSD已连
 8000ea8:	4b2d      	ldr	r3, [pc, #180]	; (8000f60 <main+0x108>)
 8000eaa:	7a1b      	ldrb	r3, [r3, #8]
 8000eac:	2b01      	cmp	r3, #1
 8000eae:	d102      	bne.n	8000eb6 <main+0x5e>
	{
		bsdConnected = 1;
 8000eb0:	4b2c      	ldr	r3, [pc, #176]	; (8000f64 <main+0x10c>)
 8000eb2:	2201      	movs	r2, #1
 8000eb4:	701a      	strb	r2, [r3, #0]
//			PlayVoice(SP_AEB_ON);
//			msg11d.flg = 0;
//		}
//	}

	PAout(8)=1;
 8000eb6:	4b2c      	ldr	r3, [pc, #176]	; (8000f68 <main+0x110>)
 8000eb8:	2201      	movs	r2, #1
 8000eba:	601a      	str	r2, [r3, #0]
	PAout(7)=0;
 8000ebc:	4b2b      	ldr	r3, [pc, #172]	; (8000f6c <main+0x114>)
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	601a      	str	r2, [r3, #0]

//	hardware=GetHardwareType();

	latchSta=PAin(6);
 8000ec2:	4b2b      	ldr	r3, [pc, #172]	; (8000f70 <main+0x118>)
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	4a2b      	ldr	r2, [pc, #172]	; (8000f74 <main+0x11c>)
 8000ec8:	6013      	str	r3, [r2, #0]
	latchSta=!latchSta;
 8000eca:	4b2a      	ldr	r3, [pc, #168]	; (8000f74 <main+0x11c>)
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	bf0c      	ite	eq
 8000ed2:	2301      	moveq	r3, #1
 8000ed4:	2300      	movne	r3, #0
 8000ed6:	b2db      	uxtb	r3, r3
 8000ed8:	461a      	mov	r2, r3
 8000eda:	4b26      	ldr	r3, [pc, #152]	; (8000f74 <main+0x11c>)
 8000edc:	601a      	str	r2, [r3, #0]
	{
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	if(GetHardwareType()==HW_ALARM)
 8000ede:	f7ff fdf1 	bl	8000ac4 <GetHardwareType>
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	2b01      	cmp	r3, #1
 8000ee6:	d101      	bne.n	8000eec <main+0x94>
	{
		AlarmKeyScan();
 8000ee8:	f7ff ff86 	bl	8000df8 <AlarmKeyScan>
	}
	/*every 500ms send heartbeat*/
	if(GetSysticks()%500==0)
 8000eec:	f000 fb66 	bl	80015bc <HAL_GetTick>
 8000ef0:	4602      	mov	r2, r0
 8000ef2:	4b21      	ldr	r3, [pc, #132]	; (8000f78 <main+0x120>)
 8000ef4:	fba3 1302 	umull	r1, r3, r3, r2
 8000ef8:	095b      	lsrs	r3, r3, #5
 8000efa:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000efe:	fb01 f303 	mul.w	r3, r1, r3
 8000f02:	1ad3      	subs	r3, r2, r3
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d11f      	bne.n	8000f48 <main+0xf0>
	{
		SetAebState(keyCnt%2);
 8000f08:	4b1c      	ldr	r3, [pc, #112]	; (8000f7c <main+0x124>)
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	b2db      	uxtb	r3, r3
 8000f0e:	f003 0301 	and.w	r3, r3, #1
 8000f12:	b2db      	uxtb	r3, r3
 8000f14:	4618      	mov	r0, r3
 8000f16:	f7ff f9d1 	bl	80002bc <SetAebState>
		if(blinkflag.ledRed==2)
 8000f1a:	4b19      	ldr	r3, [pc, #100]	; (8000f80 <main+0x128>)
 8000f1c:	789b      	ldrb	r3, [r3, #2]
 8000f1e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000f22:	b2db      	uxtb	r3, r3
 8000f24:	2b80      	cmp	r3, #128	; 0x80
 8000f26:	d103      	bne.n	8000f30 <main+0xd8>
		{
			HAL_GPIO_TogglePin(LED_RED_GPIO_Port, LED_RED_Pin);
 8000f28:	2180      	movs	r1, #128	; 0x80
 8000f2a:	4816      	ldr	r0, [pc, #88]	; (8000f84 <main+0x12c>)
 8000f2c:	f001 fc73 	bl	8002816 <HAL_GPIO_TogglePin>
		}
		if(blinkflag.ledGreen==2)
 8000f30:	4b13      	ldr	r3, [pc, #76]	; (8000f80 <main+0x128>)
 8000f32:	789b      	ldrb	r3, [r3, #2]
 8000f34:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8000f38:	b2db      	uxtb	r3, r3
 8000f3a:	2b20      	cmp	r3, #32
 8000f3c:	d104      	bne.n	8000f48 <main+0xf0>
		{
			HAL_GPIO_TogglePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin);
 8000f3e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f42:	4810      	ldr	r0, [pc, #64]	; (8000f84 <main+0x12c>)
 8000f44:	f001 fc67 	bl	8002816 <HAL_GPIO_TogglePin>
	}




		CanDataAnalisys();
 8000f48:	f7ff fb92 	bl	8000670 <CanDataAnalisys>
//		LedLoop();
//		HAL_Delay(1000);
//		PAout(7)=0;
//		HAL_Delay(1000);
//
		HAL_Delay(10);
 8000f4c:	200a      	movs	r0, #10
 8000f4e:	f000 fb3f 	bl	80015d0 <HAL_Delay>
	if(GetHardwareType()==HW_ALARM)
 8000f52:	e7c4      	b.n	8000ede <main+0x86>
 8000f54:	200000fc 	.word	0x200000fc
 8000f58:	200000d4 	.word	0x200000d4
 8000f5c:	20000067 	.word	0x20000067
 8000f60:	200000e0 	.word	0x200000e0
 8000f64:	20000068 	.word	0x20000068
 8000f68:	422101a0 	.word	0x422101a0
 8000f6c:	4221019c 	.word	0x4221019c
 8000f70:	42210118 	.word	0x42210118
 8000f74:	2000006c 	.word	0x2000006c
 8000f78:	10624dd3 	.word	0x10624dd3
 8000f7c:	20000070 	.word	0x20000070
 8000f80:	200000f4 	.word	0x200000f4
 8000f84:	40010800 	.word	0x40010800

08000f88 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b090      	sub	sp, #64	; 0x40
 8000f8c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f8e:	f107 0318 	add.w	r3, r7, #24
 8000f92:	2228      	movs	r2, #40	; 0x28
 8000f94:	2100      	movs	r1, #0
 8000f96:	4618      	mov	r0, r3
 8000f98:	f002 fd3e 	bl	8003a18 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f9c:	1d3b      	adds	r3, r7, #4
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	601a      	str	r2, [r3, #0]
 8000fa2:	605a      	str	r2, [r3, #4]
 8000fa4:	609a      	str	r2, [r3, #8]
 8000fa6:	60da      	str	r2, [r3, #12]
 8000fa8:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000faa:	2301      	movs	r3, #1
 8000fac:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000fae:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000fb2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000fb8:	2301      	movs	r3, #1
 8000fba:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000fbc:	2302      	movs	r3, #2
 8000fbe:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000fc0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000fc4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000fc6:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000fca:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fcc:	f107 0318 	add.w	r3, r7, #24
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	f001 fc39 	bl	8002848 <HAL_RCC_OscConfig>
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d001      	beq.n	8000fe0 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000fdc:	f000 f819 	bl	8001012 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fe0:	230f      	movs	r3, #15
 8000fe2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000fe4:	2302      	movs	r3, #2
 8000fe6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fe8:	2300      	movs	r3, #0
 8000fea:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000fec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000ff0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000ff6:	1d3b      	adds	r3, r7, #4
 8000ff8:	2102      	movs	r1, #2
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	f001 fea4 	bl	8002d48 <HAL_RCC_ClockConfig>
 8001000:	4603      	mov	r3, r0
 8001002:	2b00      	cmp	r3, #0
 8001004:	d001      	beq.n	800100a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001006:	f000 f804 	bl	8001012 <Error_Handler>
  }
}
 800100a:	bf00      	nop
 800100c:	3740      	adds	r7, #64	; 0x40
 800100e:	46bd      	mov	sp, r7
 8001010:	bd80      	pop	{r7, pc}

08001012 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001012:	b480      	push	{r7}
 8001014:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001016:	bf00      	nop
 8001018:	46bd      	mov	sp, r7
 800101a:	bc80      	pop	{r7}
 800101c:	4770      	bx	lr
	...

08001020 <OneLineSendData>:
 * Brief:һߴڷ
 * Argument:
 * Return:
 ************************************/
void OneLineSendData(uint8_t data)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b084      	sub	sp, #16
 8001024:	af00      	add	r7, sp, #0
 8001026:	4603      	mov	r3, r0
 8001028:	71fb      	strb	r3, [r7, #7]
	uint8_t temp;
	uint8_t i;
	SP_DATA_LOW;
 800102a:	2200      	movs	r2, #0
 800102c:	2110      	movs	r1, #16
 800102e:	4823      	ldr	r0, [pc, #140]	; (80010bc <OneLineSendData+0x9c>)
 8001030:	f001 fbd9 	bl	80027e6 <HAL_GPIO_WritePin>
	DelayMs(5);
 8001034:	2005      	movs	r0, #5
 8001036:	f000 facb 	bl	80015d0 <HAL_Delay>
	temp = data & 0x01;
 800103a:	79fb      	ldrb	r3, [r7, #7]
 800103c:	f003 0301 	and.w	r3, r3, #1
 8001040:	73fb      	strb	r3, [r7, #15]
	for (i = 0; i < 8; i++)
 8001042:	2300      	movs	r3, #0
 8001044:	73bb      	strb	r3, [r7, #14]
 8001046:	e02d      	b.n	80010a4 <OneLineSendData+0x84>
	{
		if (temp == 1)
 8001048:	7bfb      	ldrb	r3, [r7, #15]
 800104a:	2b01      	cmp	r3, #1
 800104c:	d110      	bne.n	8001070 <OneLineSendData+0x50>
		{
			SP_DATA_HIGH;
 800104e:	2201      	movs	r2, #1
 8001050:	2110      	movs	r1, #16
 8001052:	481a      	ldr	r0, [pc, #104]	; (80010bc <OneLineSendData+0x9c>)
 8001054:	f001 fbc7 	bl	80027e6 <HAL_GPIO_WritePin>
			Delay100Us(6);
 8001058:	2006      	movs	r0, #6
 800105a:	f000 f9a5 	bl	80013a8 <Delay100Us>
			SP_DATA_LOW;
 800105e:	2200      	movs	r2, #0
 8001060:	2110      	movs	r1, #16
 8001062:	4816      	ldr	r0, [pc, #88]	; (80010bc <OneLineSendData+0x9c>)
 8001064:	f001 fbbf 	bl	80027e6 <HAL_GPIO_WritePin>
			Delay100Us(2);
 8001068:	2002      	movs	r0, #2
 800106a:	f000 f99d 	bl	80013a8 <Delay100Us>
 800106e:	e00f      	b.n	8001090 <OneLineSendData+0x70>
		}
		else
		{
			SP_DATA_HIGH;
 8001070:	2201      	movs	r2, #1
 8001072:	2110      	movs	r1, #16
 8001074:	4811      	ldr	r0, [pc, #68]	; (80010bc <OneLineSendData+0x9c>)
 8001076:	f001 fbb6 	bl	80027e6 <HAL_GPIO_WritePin>
			Delay100Us(2);
 800107a:	2002      	movs	r0, #2
 800107c:	f000 f994 	bl	80013a8 <Delay100Us>
			SP_DATA_LOW;
 8001080:	2200      	movs	r2, #0
 8001082:	2110      	movs	r1, #16
 8001084:	480d      	ldr	r0, [pc, #52]	; (80010bc <OneLineSendData+0x9c>)
 8001086:	f001 fbae 	bl	80027e6 <HAL_GPIO_WritePin>
			Delay100Us(6);
 800108a:	2006      	movs	r0, #6
 800108c:	f000 f98c 	bl	80013a8 <Delay100Us>
		}
		data = data >> 1;
 8001090:	79fb      	ldrb	r3, [r7, #7]
 8001092:	085b      	lsrs	r3, r3, #1
 8001094:	71fb      	strb	r3, [r7, #7]
		temp = data & 0x01;
 8001096:	79fb      	ldrb	r3, [r7, #7]
 8001098:	f003 0301 	and.w	r3, r3, #1
 800109c:	73fb      	strb	r3, [r7, #15]
	for (i = 0; i < 8; i++)
 800109e:	7bbb      	ldrb	r3, [r7, #14]
 80010a0:	3301      	adds	r3, #1
 80010a2:	73bb      	strb	r3, [r7, #14]
 80010a4:	7bbb      	ldrb	r3, [r7, #14]
 80010a6:	2b07      	cmp	r3, #7
 80010a8:	d9ce      	bls.n	8001048 <OneLineSendData+0x28>
	}
	SP_DATA_HIGH;
 80010aa:	2201      	movs	r2, #1
 80010ac:	2110      	movs	r1, #16
 80010ae:	4803      	ldr	r0, [pc, #12]	; (80010bc <OneLineSendData+0x9c>)
 80010b0:	f001 fb99 	bl	80027e6 <HAL_GPIO_WritePin>
}
 80010b4:	bf00      	nop
 80010b6:	3710      	adds	r7, #16
 80010b8:	46bd      	mov	sp, r7
 80010ba:	bd80      	pop	{r7, pc}
 80010bc:	40010800 	.word	0x40010800

080010c0 <PlayVoice>:
 * Argument:value ڼ
 * Return:
 ************************************/
static uint8_t voice=0;
void PlayVoice(uint8_t value)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b082      	sub	sp, #8
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	4603      	mov	r3, r0
 80010c8:	71fb      	strb	r3, [r7, #7]
	voice=value;
 80010ca:	4a0b      	ldr	r2, [pc, #44]	; (80010f8 <PlayVoice+0x38>)
 80010cc:	79fb      	ldrb	r3, [r7, #7]
 80010ce:	7013      	strb	r3, [r2, #0]
	while (SP_BUSY == 0)
 80010d0:	bf00      	nop
 80010d2:	2108      	movs	r1, #8
 80010d4:	4809      	ldr	r0, [pc, #36]	; (80010fc <PlayVoice+0x3c>)
 80010d6:	f001 fb6f 	bl	80027b8 <HAL_GPIO_ReadPin>
 80010da:	4603      	mov	r3, r0
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d0f8      	beq.n	80010d2 <PlayVoice+0x12>
	{
	};
	DelayMs(5);
 80010e0:	2005      	movs	r0, #5
 80010e2:	f000 fa75 	bl	80015d0 <HAL_Delay>
	OneLineSendData(value);
 80010e6:	79fb      	ldrb	r3, [r7, #7]
 80010e8:	4618      	mov	r0, r3
 80010ea:	f7ff ff99 	bl	8001020 <OneLineSendData>
}
 80010ee:	bf00      	nop
 80010f0:	3708      	adds	r7, #8
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bd80      	pop	{r7, pc}
 80010f6:	bf00      	nop
 80010f8:	20000074 	.word	0x20000074
 80010fc:	40010800 	.word	0x40010800

08001100 <SetVolume>:
 * Brief:
 * Argument:value õ
 * Return:
 ************************************/
void SetVolume(uint8_t value)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b082      	sub	sp, #8
 8001104:	af00      	add	r7, sp, #0
 8001106:	4603      	mov	r3, r0
 8001108:	71fb      	strb	r3, [r7, #7]
	while (SP_BUSY == 0)
 800110a:	bf00      	nop
 800110c:	2108      	movs	r1, #8
 800110e:	4810      	ldr	r0, [pc, #64]	; (8001150 <SetVolume+0x50>)
 8001110:	f001 fb52 	bl	80027b8 <HAL_GPIO_ReadPin>
 8001114:	4603      	mov	r3, r0
 8001116:	2b00      	cmp	r3, #0
 8001118:	d0f8      	beq.n	800110c <SetVolume+0xc>
	{
	};
	DelayMs(5);
 800111a:	2005      	movs	r0, #5
 800111c:	f000 fa58 	bl	80015d0 <HAL_Delay>
	switch (value)
 8001120:	79fb      	ldrb	r3, [r7, #7]
 8001122:	2b01      	cmp	r3, #1
 8001124:	d008      	beq.n	8001138 <SetVolume+0x38>
 8001126:	2b02      	cmp	r3, #2
 8001128:	d00a      	beq.n	8001140 <SetVolume+0x40>
 800112a:	2b00      	cmp	r3, #0
 800112c:	d000      	beq.n	8001130 <SetVolume+0x30>
		break;
	case VOL_MIN:
		OneLineSendData(SP_VOL_MIN);
		break;
	default:
		break;
 800112e:	e00b      	b.n	8001148 <SetVolume+0x48>
		OneLineSendData(SP_VOL_MAX);
 8001130:	20ed      	movs	r0, #237	; 0xed
 8001132:	f7ff ff75 	bl	8001020 <OneLineSendData>
		break;
 8001136:	e007      	b.n	8001148 <SetVolume+0x48>
		OneLineSendData(SP_VOL_MID);
 8001138:	20e7      	movs	r0, #231	; 0xe7
 800113a:	f7ff ff71 	bl	8001020 <OneLineSendData>
		break;
 800113e:	e003      	b.n	8001148 <SetVolume+0x48>
		OneLineSendData(SP_VOL_MIN);
 8001140:	20e3      	movs	r0, #227	; 0xe3
 8001142:	f7ff ff6d 	bl	8001020 <OneLineSendData>
		break;
 8001146:	bf00      	nop
	}

}
 8001148:	bf00      	nop
 800114a:	3708      	adds	r7, #8
 800114c:	46bd      	mov	sp, r7
 800114e:	bd80      	pop	{r7, pc}
 8001150:	40010800 	.word	0x40010800

08001154 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001154:	b480      	push	{r7}
 8001156:	b085      	sub	sp, #20
 8001158:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800115a:	4b15      	ldr	r3, [pc, #84]	; (80011b0 <HAL_MspInit+0x5c>)
 800115c:	699b      	ldr	r3, [r3, #24]
 800115e:	4a14      	ldr	r2, [pc, #80]	; (80011b0 <HAL_MspInit+0x5c>)
 8001160:	f043 0301 	orr.w	r3, r3, #1
 8001164:	6193      	str	r3, [r2, #24]
 8001166:	4b12      	ldr	r3, [pc, #72]	; (80011b0 <HAL_MspInit+0x5c>)
 8001168:	699b      	ldr	r3, [r3, #24]
 800116a:	f003 0301 	and.w	r3, r3, #1
 800116e:	60bb      	str	r3, [r7, #8]
 8001170:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001172:	4b0f      	ldr	r3, [pc, #60]	; (80011b0 <HAL_MspInit+0x5c>)
 8001174:	69db      	ldr	r3, [r3, #28]
 8001176:	4a0e      	ldr	r2, [pc, #56]	; (80011b0 <HAL_MspInit+0x5c>)
 8001178:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800117c:	61d3      	str	r3, [r2, #28]
 800117e:	4b0c      	ldr	r3, [pc, #48]	; (80011b0 <HAL_MspInit+0x5c>)
 8001180:	69db      	ldr	r3, [r3, #28]
 8001182:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001186:	607b      	str	r3, [r7, #4]
 8001188:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800118a:	4b0a      	ldr	r3, [pc, #40]	; (80011b4 <HAL_MspInit+0x60>)
 800118c:	685b      	ldr	r3, [r3, #4]
 800118e:	60fb      	str	r3, [r7, #12]
 8001190:	68fb      	ldr	r3, [r7, #12]
 8001192:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001196:	60fb      	str	r3, [r7, #12]
 8001198:	68fb      	ldr	r3, [r7, #12]
 800119a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800119e:	60fb      	str	r3, [r7, #12]
 80011a0:	4a04      	ldr	r2, [pc, #16]	; (80011b4 <HAL_MspInit+0x60>)
 80011a2:	68fb      	ldr	r3, [r7, #12]
 80011a4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80011a6:	bf00      	nop
 80011a8:	3714      	adds	r7, #20
 80011aa:	46bd      	mov	sp, r7
 80011ac:	bc80      	pop	{r7}
 80011ae:	4770      	bx	lr
 80011b0:	40021000 	.word	0x40021000
 80011b4:	40010000 	.word	0x40010000

080011b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80011b8:	b480      	push	{r7}
 80011ba:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80011bc:	bf00      	nop
 80011be:	46bd      	mov	sp, r7
 80011c0:	bc80      	pop	{r7}
 80011c2:	4770      	bx	lr

080011c4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80011c4:	b480      	push	{r7}
 80011c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80011c8:	e7fe      	b.n	80011c8 <HardFault_Handler+0x4>

080011ca <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80011ca:	b480      	push	{r7}
 80011cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80011ce:	e7fe      	b.n	80011ce <MemManage_Handler+0x4>

080011d0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80011d0:	b480      	push	{r7}
 80011d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80011d4:	e7fe      	b.n	80011d4 <BusFault_Handler+0x4>

080011d6 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80011d6:	b480      	push	{r7}
 80011d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80011da:	e7fe      	b.n	80011da <UsageFault_Handler+0x4>

080011dc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80011dc:	b480      	push	{r7}
 80011de:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80011e0:	bf00      	nop
 80011e2:	46bd      	mov	sp, r7
 80011e4:	bc80      	pop	{r7}
 80011e6:	4770      	bx	lr

080011e8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80011e8:	b480      	push	{r7}
 80011ea:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80011ec:	bf00      	nop
 80011ee:	46bd      	mov	sp, r7
 80011f0:	bc80      	pop	{r7}
 80011f2:	4770      	bx	lr

080011f4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80011f4:	b480      	push	{r7}
 80011f6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80011f8:	bf00      	nop
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bc80      	pop	{r7}
 80011fe:	4770      	bx	lr

08001200 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001204:	f000 f9c8 	bl	8001598 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001208:	bf00      	nop
 800120a:	bd80      	pop	{r7, pc}

0800120c <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8001210:	4802      	ldr	r0, [pc, #8]	; (800121c <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8001212:	f000 fe4b 	bl	8001eac <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8001216:	bf00      	nop
 8001218:	bd80      	pop	{r7, pc}
 800121a:	bf00      	nop
 800121c:	20000084 	.word	0x20000084

08001220 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001224:	4802      	ldr	r0, [pc, #8]	; (8001230 <TIM2_IRQHandler+0x10>)
 8001226:	f001 ff79 	bl	800311c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800122a:	bf00      	nop
 800122c:	bd80      	pop	{r7, pc}
 800122e:	bf00      	nop
 8001230:	200000fc 	.word	0x200000fc

08001234 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001234:	b480      	push	{r7}
 8001236:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8001238:	4b15      	ldr	r3, [pc, #84]	; (8001290 <SystemInit+0x5c>)
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	4a14      	ldr	r2, [pc, #80]	; (8001290 <SystemInit+0x5c>)
 800123e:	f043 0301 	orr.w	r3, r3, #1
 8001242:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8001244:	4b12      	ldr	r3, [pc, #72]	; (8001290 <SystemInit+0x5c>)
 8001246:	685a      	ldr	r2, [r3, #4]
 8001248:	4911      	ldr	r1, [pc, #68]	; (8001290 <SystemInit+0x5c>)
 800124a:	4b12      	ldr	r3, [pc, #72]	; (8001294 <SystemInit+0x60>)
 800124c:	4013      	ands	r3, r2
 800124e:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8001250:	4b0f      	ldr	r3, [pc, #60]	; (8001290 <SystemInit+0x5c>)
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	4a0e      	ldr	r2, [pc, #56]	; (8001290 <SystemInit+0x5c>)
 8001256:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800125a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800125e:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001260:	4b0b      	ldr	r3, [pc, #44]	; (8001290 <SystemInit+0x5c>)
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	4a0a      	ldr	r2, [pc, #40]	; (8001290 <SystemInit+0x5c>)
 8001266:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800126a:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 800126c:	4b08      	ldr	r3, [pc, #32]	; (8001290 <SystemInit+0x5c>)
 800126e:	685b      	ldr	r3, [r3, #4]
 8001270:	4a07      	ldr	r2, [pc, #28]	; (8001290 <SystemInit+0x5c>)
 8001272:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8001276:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8001278:	4b05      	ldr	r3, [pc, #20]	; (8001290 <SystemInit+0x5c>)
 800127a:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800127e:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001280:	4b05      	ldr	r3, [pc, #20]	; (8001298 <SystemInit+0x64>)
 8001282:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001286:	609a      	str	r2, [r3, #8]
#endif 
}
 8001288:	bf00      	nop
 800128a:	46bd      	mov	sp, r7
 800128c:	bc80      	pop	{r7}
 800128e:	4770      	bx	lr
 8001290:	40021000 	.word	0x40021000
 8001294:	f8ff0000 	.word	0xf8ff0000
 8001298:	e000ed00 	.word	0xe000ed00

0800129c <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b086      	sub	sp, #24
 80012a0:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80012a2:	f107 0308 	add.w	r3, r7, #8
 80012a6:	2200      	movs	r2, #0
 80012a8:	601a      	str	r2, [r3, #0]
 80012aa:	605a      	str	r2, [r3, #4]
 80012ac:	609a      	str	r2, [r3, #8]
 80012ae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012b0:	463b      	mov	r3, r7
 80012b2:	2200      	movs	r2, #0
 80012b4:	601a      	str	r2, [r3, #0]
 80012b6:	605a      	str	r2, [r3, #4]

  htim2.Instance = TIM2;
 80012b8:	4b1d      	ldr	r3, [pc, #116]	; (8001330 <MX_TIM2_Init+0x94>)
 80012ba:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80012be:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80012c0:	4b1b      	ldr	r3, [pc, #108]	; (8001330 <MX_TIM2_Init+0x94>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012c6:	4b1a      	ldr	r3, [pc, #104]	; (8001330 <MX_TIM2_Init+0x94>)
 80012c8:	2200      	movs	r2, #0
 80012ca:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 7199;
 80012cc:	4b18      	ldr	r3, [pc, #96]	; (8001330 <MX_TIM2_Init+0x94>)
 80012ce:	f641 421f 	movw	r2, #7199	; 0x1c1f
 80012d2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012d4:	4b16      	ldr	r3, [pc, #88]	; (8001330 <MX_TIM2_Init+0x94>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80012da:	4b15      	ldr	r3, [pc, #84]	; (8001330 <MX_TIM2_Init+0x94>)
 80012dc:	2280      	movs	r2, #128	; 0x80
 80012de:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80012e0:	4813      	ldr	r0, [pc, #76]	; (8001330 <MX_TIM2_Init+0x94>)
 80012e2:	f001 fecd 	bl	8003080 <HAL_TIM_Base_Init>
 80012e6:	4603      	mov	r3, r0
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d001      	beq.n	80012f0 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80012ec:	f7ff fe91 	bl	8001012 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80012f0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80012f4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80012f6:	f107 0308 	add.w	r3, r7, #8
 80012fa:	4619      	mov	r1, r3
 80012fc:	480c      	ldr	r0, [pc, #48]	; (8001330 <MX_TIM2_Init+0x94>)
 80012fe:	f002 f815 	bl	800332c <HAL_TIM_ConfigClockSource>
 8001302:	4603      	mov	r3, r0
 8001304:	2b00      	cmp	r3, #0
 8001306:	d001      	beq.n	800130c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001308:	f7ff fe83 	bl	8001012 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800130c:	2300      	movs	r3, #0
 800130e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001310:	2300      	movs	r3, #0
 8001312:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001314:	463b      	mov	r3, r7
 8001316:	4619      	mov	r1, r3
 8001318:	4805      	ldr	r0, [pc, #20]	; (8001330 <MX_TIM2_Init+0x94>)
 800131a:	f002 f9db 	bl	80036d4 <HAL_TIMEx_MasterConfigSynchronization>
 800131e:	4603      	mov	r3, r0
 8001320:	2b00      	cmp	r3, #0
 8001322:	d001      	beq.n	8001328 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001324:	f7ff fe75 	bl	8001012 <Error_Handler>
  }

}
 8001328:	bf00      	nop
 800132a:	3718      	adds	r7, #24
 800132c:	46bd      	mov	sp, r7
 800132e:	bd80      	pop	{r7, pc}
 8001330:	200000fc 	.word	0x200000fc

08001334 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b084      	sub	sp, #16
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001344:	d113      	bne.n	800136e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001346:	4b0c      	ldr	r3, [pc, #48]	; (8001378 <HAL_TIM_Base_MspInit+0x44>)
 8001348:	69db      	ldr	r3, [r3, #28]
 800134a:	4a0b      	ldr	r2, [pc, #44]	; (8001378 <HAL_TIM_Base_MspInit+0x44>)
 800134c:	f043 0301 	orr.w	r3, r3, #1
 8001350:	61d3      	str	r3, [r2, #28]
 8001352:	4b09      	ldr	r3, [pc, #36]	; (8001378 <HAL_TIM_Base_MspInit+0x44>)
 8001354:	69db      	ldr	r3, [r3, #28]
 8001356:	f003 0301 	and.w	r3, r3, #1
 800135a:	60fb      	str	r3, [r7, #12]
 800135c:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 800135e:	2200      	movs	r2, #0
 8001360:	2101      	movs	r1, #1
 8001362:	201c      	movs	r0, #28
 8001364:	f001 f897 	bl	8002496 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001368:	201c      	movs	r0, #28
 800136a:	f001 f8b0 	bl	80024ce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 800136e:	bf00      	nop
 8001370:	3710      	adds	r7, #16
 8001372:	46bd      	mov	sp, r7
 8001374:	bd80      	pop	{r7, pc}
 8001376:	bf00      	nop
 8001378:	40021000 	.word	0x40021000

0800137c <HAL_TIM_PeriodElapsedCallback>:
 * Argument:@htim tim句柄
 * Return:?
 ************************************/
uint32_t  usCnt100=0;
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800137c:	b480      	push	{r7}
 800137e:	b083      	sub	sp, #12
 8001380:	af00      	add	r7, sp, #0
 8001382:	6078      	str	r0, [r7, #4]
	if(htim==(&htim2))
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	4a06      	ldr	r2, [pc, #24]	; (80013a0 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8001388:	4293      	cmp	r3, r2
 800138a:	d104      	bne.n	8001396 <HAL_TIM_PeriodElapsedCallback+0x1a>
	{
		usCnt100++;
 800138c:	4b05      	ldr	r3, [pc, #20]	; (80013a4 <HAL_TIM_PeriodElapsedCallback+0x28>)
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	3301      	adds	r3, #1
 8001392:	4a04      	ldr	r2, [pc, #16]	; (80013a4 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8001394:	6013      	str	r3, [r2, #0]
	}
}
 8001396:	bf00      	nop
 8001398:	370c      	adds	r7, #12
 800139a:	46bd      	mov	sp, r7
 800139c:	bc80      	pop	{r7}
 800139e:	4770      	bx	lr
 80013a0:	200000fc 	.word	0x200000fc
 80013a4:	20000078 	.word	0x20000078

080013a8 <Delay100Us>:
 * Brief:延时100us
 * Argument:@value 延时多少?100us
 * Return:?
 ************************************/
void Delay100Us(uint32_t value)
{
 80013a8:	b480      	push	{r7}
 80013aa:	b085      	sub	sp, #20
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
	uint32_t newCnt=usCnt100;
 80013b0:	4b07      	ldr	r3, [pc, #28]	; (80013d0 <Delay100Us+0x28>)
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	60fb      	str	r3, [r7, #12]
	while(usCnt100<newCnt+value)
 80013b6:	bf00      	nop
 80013b8:	68fa      	ldr	r2, [r7, #12]
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	441a      	add	r2, r3
 80013be:	4b04      	ldr	r3, [pc, #16]	; (80013d0 <Delay100Us+0x28>)
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	429a      	cmp	r2, r3
 80013c4:	d8f8      	bhi.n	80013b8 <Delay100Us+0x10>
	{}
}
 80013c6:	bf00      	nop
 80013c8:	3714      	adds	r7, #20
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bc80      	pop	{r7}
 80013ce:	4770      	bx	lr
 80013d0:	20000078 	.word	0x20000078

080013d4 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 80013d8:	4b11      	ldr	r3, [pc, #68]	; (8001420 <MX_USART1_UART_Init+0x4c>)
 80013da:	4a12      	ldr	r2, [pc, #72]	; (8001424 <MX_USART1_UART_Init+0x50>)
 80013dc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80013de:	4b10      	ldr	r3, [pc, #64]	; (8001420 <MX_USART1_UART_Init+0x4c>)
 80013e0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80013e4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80013e6:	4b0e      	ldr	r3, [pc, #56]	; (8001420 <MX_USART1_UART_Init+0x4c>)
 80013e8:	2200      	movs	r2, #0
 80013ea:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80013ec:	4b0c      	ldr	r3, [pc, #48]	; (8001420 <MX_USART1_UART_Init+0x4c>)
 80013ee:	2200      	movs	r2, #0
 80013f0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80013f2:	4b0b      	ldr	r3, [pc, #44]	; (8001420 <MX_USART1_UART_Init+0x4c>)
 80013f4:	2200      	movs	r2, #0
 80013f6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80013f8:	4b09      	ldr	r3, [pc, #36]	; (8001420 <MX_USART1_UART_Init+0x4c>)
 80013fa:	220c      	movs	r2, #12
 80013fc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80013fe:	4b08      	ldr	r3, [pc, #32]	; (8001420 <MX_USART1_UART_Init+0x4c>)
 8001400:	2200      	movs	r2, #0
 8001402:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001404:	4b06      	ldr	r3, [pc, #24]	; (8001420 <MX_USART1_UART_Init+0x4c>)
 8001406:	2200      	movs	r2, #0
 8001408:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800140a:	4805      	ldr	r0, [pc, #20]	; (8001420 <MX_USART1_UART_Init+0x4c>)
 800140c:	f002 f9b8 	bl	8003780 <HAL_UART_Init>
 8001410:	4603      	mov	r3, r0
 8001412:	2b00      	cmp	r3, #0
 8001414:	d001      	beq.n	800141a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001416:	f7ff fdfc 	bl	8001012 <Error_Handler>
  }

}
 800141a:	bf00      	nop
 800141c:	bd80      	pop	{r7, pc}
 800141e:	bf00      	nop
 8001420:	2000013c 	.word	0x2000013c
 8001424:	40013800 	.word	0x40013800

08001428 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b088      	sub	sp, #32
 800142c:	af00      	add	r7, sp, #0
 800142e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001430:	f107 0310 	add.w	r3, r7, #16
 8001434:	2200      	movs	r2, #0
 8001436:	601a      	str	r2, [r3, #0]
 8001438:	605a      	str	r2, [r3, #4]
 800143a:	609a      	str	r2, [r3, #8]
 800143c:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	4a1c      	ldr	r2, [pc, #112]	; (80014b4 <HAL_UART_MspInit+0x8c>)
 8001444:	4293      	cmp	r3, r2
 8001446:	d131      	bne.n	80014ac <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001448:	4b1b      	ldr	r3, [pc, #108]	; (80014b8 <HAL_UART_MspInit+0x90>)
 800144a:	699b      	ldr	r3, [r3, #24]
 800144c:	4a1a      	ldr	r2, [pc, #104]	; (80014b8 <HAL_UART_MspInit+0x90>)
 800144e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001452:	6193      	str	r3, [r2, #24]
 8001454:	4b18      	ldr	r3, [pc, #96]	; (80014b8 <HAL_UART_MspInit+0x90>)
 8001456:	699b      	ldr	r3, [r3, #24]
 8001458:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800145c:	60fb      	str	r3, [r7, #12]
 800145e:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001460:	4b15      	ldr	r3, [pc, #84]	; (80014b8 <HAL_UART_MspInit+0x90>)
 8001462:	699b      	ldr	r3, [r3, #24]
 8001464:	4a14      	ldr	r2, [pc, #80]	; (80014b8 <HAL_UART_MspInit+0x90>)
 8001466:	f043 0304 	orr.w	r3, r3, #4
 800146a:	6193      	str	r3, [r2, #24]
 800146c:	4b12      	ldr	r3, [pc, #72]	; (80014b8 <HAL_UART_MspInit+0x90>)
 800146e:	699b      	ldr	r3, [r3, #24]
 8001470:	f003 0304 	and.w	r3, r3, #4
 8001474:	60bb      	str	r3, [r7, #8]
 8001476:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001478:	f44f 7300 	mov.w	r3, #512	; 0x200
 800147c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800147e:	2302      	movs	r3, #2
 8001480:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001482:	2303      	movs	r3, #3
 8001484:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001486:	f107 0310 	add.w	r3, r7, #16
 800148a:	4619      	mov	r1, r3
 800148c:	480b      	ldr	r0, [pc, #44]	; (80014bc <HAL_UART_MspInit+0x94>)
 800148e:	f001 f839 	bl	8002504 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001492:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001496:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001498:	2300      	movs	r3, #0
 800149a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800149c:	2300      	movs	r3, #0
 800149e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014a0:	f107 0310 	add.w	r3, r7, #16
 80014a4:	4619      	mov	r1, r3
 80014a6:	4805      	ldr	r0, [pc, #20]	; (80014bc <HAL_UART_MspInit+0x94>)
 80014a8:	f001 f82c 	bl	8002504 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80014ac:	bf00      	nop
 80014ae:	3720      	adds	r7, #32
 80014b0:	46bd      	mov	sp, r7
 80014b2:	bd80      	pop	{r7, pc}
 80014b4:	40013800 	.word	0x40013800
 80014b8:	40021000 	.word	0x40021000
 80014bc:	40010800 	.word	0x40010800

080014c0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80014c0:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80014c2:	e003      	b.n	80014cc <LoopCopyDataInit>

080014c4 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80014c4:	4b0b      	ldr	r3, [pc, #44]	; (80014f4 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80014c6:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80014c8:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80014ca:	3104      	adds	r1, #4

080014cc <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80014cc:	480a      	ldr	r0, [pc, #40]	; (80014f8 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80014ce:	4b0b      	ldr	r3, [pc, #44]	; (80014fc <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80014d0:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80014d2:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80014d4:	d3f6      	bcc.n	80014c4 <CopyDataInit>
  ldr r2, =_sbss
 80014d6:	4a0a      	ldr	r2, [pc, #40]	; (8001500 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80014d8:	e002      	b.n	80014e0 <LoopFillZerobss>

080014da <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80014da:	2300      	movs	r3, #0
  str r3, [r2], #4
 80014dc:	f842 3b04 	str.w	r3, [r2], #4

080014e0 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80014e0:	4b08      	ldr	r3, [pc, #32]	; (8001504 <LoopFillZerobss+0x24>)
  cmp r2, r3
 80014e2:	429a      	cmp	r2, r3
  bcc FillZerobss
 80014e4:	d3f9      	bcc.n	80014da <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80014e6:	f7ff fea5 	bl	8001234 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80014ea:	f002 fa71 	bl	80039d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80014ee:	f7ff fcb3 	bl	8000e58 <main>
  bx lr
 80014f2:	4770      	bx	lr
  ldr r3, =_sidata
 80014f4:	08003a74 	.word	0x08003a74
  ldr r0, =_sdata
 80014f8:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80014fc:	2000000c 	.word	0x2000000c
  ldr r2, =_sbss
 8001500:	2000000c 	.word	0x2000000c
  ldr r3, = _ebss
 8001504:	20000180 	.word	0x20000180

08001508 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001508:	e7fe      	b.n	8001508 <ADC1_2_IRQHandler>
	...

0800150c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001510:	4b08      	ldr	r3, [pc, #32]	; (8001534 <HAL_Init+0x28>)
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	4a07      	ldr	r2, [pc, #28]	; (8001534 <HAL_Init+0x28>)
 8001516:	f043 0310 	orr.w	r3, r3, #16
 800151a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800151c:	2003      	movs	r0, #3
 800151e:	f000 ffaf 	bl	8002480 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001522:	2000      	movs	r0, #0
 8001524:	f000 f808 	bl	8001538 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001528:	f7ff fe14 	bl	8001154 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800152c:	2300      	movs	r3, #0
}
 800152e:	4618      	mov	r0, r3
 8001530:	bd80      	pop	{r7, pc}
 8001532:	bf00      	nop
 8001534:	40022000 	.word	0x40022000

08001538 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	b082      	sub	sp, #8
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001540:	4b12      	ldr	r3, [pc, #72]	; (800158c <HAL_InitTick+0x54>)
 8001542:	681a      	ldr	r2, [r3, #0]
 8001544:	4b12      	ldr	r3, [pc, #72]	; (8001590 <HAL_InitTick+0x58>)
 8001546:	781b      	ldrb	r3, [r3, #0]
 8001548:	4619      	mov	r1, r3
 800154a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800154e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001552:	fbb2 f3f3 	udiv	r3, r2, r3
 8001556:	4618      	mov	r0, r3
 8001558:	f000 ffc7 	bl	80024ea <HAL_SYSTICK_Config>
 800155c:	4603      	mov	r3, r0
 800155e:	2b00      	cmp	r3, #0
 8001560:	d001      	beq.n	8001566 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001562:	2301      	movs	r3, #1
 8001564:	e00e      	b.n	8001584 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	2b0f      	cmp	r3, #15
 800156a:	d80a      	bhi.n	8001582 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800156c:	2200      	movs	r2, #0
 800156e:	6879      	ldr	r1, [r7, #4]
 8001570:	f04f 30ff 	mov.w	r0, #4294967295
 8001574:	f000 ff8f 	bl	8002496 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001578:	4a06      	ldr	r2, [pc, #24]	; (8001594 <HAL_InitTick+0x5c>)
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800157e:	2300      	movs	r3, #0
 8001580:	e000      	b.n	8001584 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001582:	2301      	movs	r3, #1
}
 8001584:	4618      	mov	r0, r3
 8001586:	3708      	adds	r7, #8
 8001588:	46bd      	mov	sp, r7
 800158a:	bd80      	pop	{r7, pc}
 800158c:	20000000 	.word	0x20000000
 8001590:	20000008 	.word	0x20000008
 8001594:	20000004 	.word	0x20000004

08001598 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001598:	b480      	push	{r7}
 800159a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800159c:	4b05      	ldr	r3, [pc, #20]	; (80015b4 <HAL_IncTick+0x1c>)
 800159e:	781b      	ldrb	r3, [r3, #0]
 80015a0:	461a      	mov	r2, r3
 80015a2:	4b05      	ldr	r3, [pc, #20]	; (80015b8 <HAL_IncTick+0x20>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	4413      	add	r3, r2
 80015a8:	4a03      	ldr	r2, [pc, #12]	; (80015b8 <HAL_IncTick+0x20>)
 80015aa:	6013      	str	r3, [r2, #0]
}
 80015ac:	bf00      	nop
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bc80      	pop	{r7}
 80015b2:	4770      	bx	lr
 80015b4:	20000008 	.word	0x20000008
 80015b8:	2000017c 	.word	0x2000017c

080015bc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80015bc:	b480      	push	{r7}
 80015be:	af00      	add	r7, sp, #0
  return uwTick;
 80015c0:	4b02      	ldr	r3, [pc, #8]	; (80015cc <HAL_GetTick+0x10>)
 80015c2:	681b      	ldr	r3, [r3, #0]
}
 80015c4:	4618      	mov	r0, r3
 80015c6:	46bd      	mov	sp, r7
 80015c8:	bc80      	pop	{r7}
 80015ca:	4770      	bx	lr
 80015cc:	2000017c 	.word	0x2000017c

080015d0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b084      	sub	sp, #16
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80015d8:	f7ff fff0 	bl	80015bc <HAL_GetTick>
 80015dc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80015e2:	68fb      	ldr	r3, [r7, #12]
 80015e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80015e8:	d005      	beq.n	80015f6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80015ea:	4b09      	ldr	r3, [pc, #36]	; (8001610 <HAL_Delay+0x40>)
 80015ec:	781b      	ldrb	r3, [r3, #0]
 80015ee:	461a      	mov	r2, r3
 80015f0:	68fb      	ldr	r3, [r7, #12]
 80015f2:	4413      	add	r3, r2
 80015f4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80015f6:	bf00      	nop
 80015f8:	f7ff ffe0 	bl	80015bc <HAL_GetTick>
 80015fc:	4602      	mov	r2, r0
 80015fe:	68bb      	ldr	r3, [r7, #8]
 8001600:	1ad3      	subs	r3, r2, r3
 8001602:	68fa      	ldr	r2, [r7, #12]
 8001604:	429a      	cmp	r2, r3
 8001606:	d8f7      	bhi.n	80015f8 <HAL_Delay+0x28>
  {
  }
}
 8001608:	bf00      	nop
 800160a:	3710      	adds	r7, #16
 800160c:	46bd      	mov	sp, r7
 800160e:	bd80      	pop	{r7, pc}
 8001610:	20000008 	.word	0x20000008

08001614 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	b084      	sub	sp, #16
 8001618:	af00      	add	r7, sp, #0
 800161a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	2b00      	cmp	r3, #0
 8001620:	d101      	bne.n	8001626 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8001622:	2301      	movs	r3, #1
 8001624:	e0ed      	b.n	8001802 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	f893 3020 	ldrb.w	r3, [r3, #32]
 800162c:	b2db      	uxtb	r3, r3
 800162e:	2b00      	cmp	r3, #0
 8001630:	d102      	bne.n	8001638 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001632:	6878      	ldr	r0, [r7, #4]
 8001634:	f7fe feca 	bl	80003cc <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	681a      	ldr	r2, [r3, #0]
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	f022 0202 	bic.w	r2, r2, #2
 8001646:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001648:	f7ff ffb8 	bl	80015bc <HAL_GetTick>
 800164c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800164e:	e012      	b.n	8001676 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001650:	f7ff ffb4 	bl	80015bc <HAL_GetTick>
 8001654:	4602      	mov	r2, r0
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	1ad3      	subs	r3, r2, r3
 800165a:	2b0a      	cmp	r3, #10
 800165c:	d90b      	bls.n	8001676 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001662:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	2205      	movs	r2, #5
 800166e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001672:	2301      	movs	r3, #1
 8001674:	e0c5      	b.n	8001802 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	685b      	ldr	r3, [r3, #4]
 800167c:	f003 0302 	and.w	r3, r3, #2
 8001680:	2b00      	cmp	r3, #0
 8001682:	d1e5      	bne.n	8001650 <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	681a      	ldr	r2, [r3, #0]
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	f042 0201 	orr.w	r2, r2, #1
 8001692:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001694:	f7ff ff92 	bl	80015bc <HAL_GetTick>
 8001698:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800169a:	e012      	b.n	80016c2 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800169c:	f7ff ff8e 	bl	80015bc <HAL_GetTick>
 80016a0:	4602      	mov	r2, r0
 80016a2:	68fb      	ldr	r3, [r7, #12]
 80016a4:	1ad3      	subs	r3, r2, r3
 80016a6:	2b0a      	cmp	r3, #10
 80016a8:	d90b      	bls.n	80016c2 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016ae:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	2205      	movs	r2, #5
 80016ba:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80016be:	2301      	movs	r3, #1
 80016c0:	e09f      	b.n	8001802 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	685b      	ldr	r3, [r3, #4]
 80016c8:	f003 0301 	and.w	r3, r3, #1
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d0e5      	beq.n	800169c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	7e1b      	ldrb	r3, [r3, #24]
 80016d4:	2b01      	cmp	r3, #1
 80016d6:	d108      	bne.n	80016ea <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	681a      	ldr	r2, [r3, #0]
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80016e6:	601a      	str	r2, [r3, #0]
 80016e8:	e007      	b.n	80016fa <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	681a      	ldr	r2, [r3, #0]
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80016f8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	7e5b      	ldrb	r3, [r3, #25]
 80016fe:	2b01      	cmp	r3, #1
 8001700:	d108      	bne.n	8001714 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	681a      	ldr	r2, [r3, #0]
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001710:	601a      	str	r2, [r3, #0]
 8001712:	e007      	b.n	8001724 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	681a      	ldr	r2, [r3, #0]
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001722:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	7e9b      	ldrb	r3, [r3, #26]
 8001728:	2b01      	cmp	r3, #1
 800172a:	d108      	bne.n	800173e <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	681a      	ldr	r2, [r3, #0]
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	f042 0220 	orr.w	r2, r2, #32
 800173a:	601a      	str	r2, [r3, #0]
 800173c:	e007      	b.n	800174e <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	681a      	ldr	r2, [r3, #0]
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	f022 0220 	bic.w	r2, r2, #32
 800174c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	7edb      	ldrb	r3, [r3, #27]
 8001752:	2b01      	cmp	r3, #1
 8001754:	d108      	bne.n	8001768 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	681a      	ldr	r2, [r3, #0]
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	f022 0210 	bic.w	r2, r2, #16
 8001764:	601a      	str	r2, [r3, #0]
 8001766:	e007      	b.n	8001778 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	681a      	ldr	r2, [r3, #0]
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	f042 0210 	orr.w	r2, r2, #16
 8001776:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	7f1b      	ldrb	r3, [r3, #28]
 800177c:	2b01      	cmp	r3, #1
 800177e:	d108      	bne.n	8001792 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	681a      	ldr	r2, [r3, #0]
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	f042 0208 	orr.w	r2, r2, #8
 800178e:	601a      	str	r2, [r3, #0]
 8001790:	e007      	b.n	80017a2 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	681a      	ldr	r2, [r3, #0]
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	f022 0208 	bic.w	r2, r2, #8
 80017a0:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	7f5b      	ldrb	r3, [r3, #29]
 80017a6:	2b01      	cmp	r3, #1
 80017a8:	d108      	bne.n	80017bc <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	681a      	ldr	r2, [r3, #0]
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	f042 0204 	orr.w	r2, r2, #4
 80017b8:	601a      	str	r2, [r3, #0]
 80017ba:	e007      	b.n	80017cc <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	681a      	ldr	r2, [r3, #0]
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	f022 0204 	bic.w	r2, r2, #4
 80017ca:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	689a      	ldr	r2, [r3, #8]
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	68db      	ldr	r3, [r3, #12]
 80017d4:	431a      	orrs	r2, r3
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	691b      	ldr	r3, [r3, #16]
 80017da:	431a      	orrs	r2, r3
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	695b      	ldr	r3, [r3, #20]
 80017e0:	ea42 0103 	orr.w	r1, r2, r3
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	685b      	ldr	r3, [r3, #4]
 80017e8:	1e5a      	subs	r2, r3, #1
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	430a      	orrs	r2, r1
 80017f0:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	2200      	movs	r2, #0
 80017f6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	2201      	movs	r2, #1
 80017fc:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001800:	2300      	movs	r3, #0
}
 8001802:	4618      	mov	r0, r3
 8001804:	3710      	adds	r7, #16
 8001806:	46bd      	mov	sp, r7
 8001808:	bd80      	pop	{r7, pc}

0800180a <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 800180a:	b480      	push	{r7}
 800180c:	b087      	sub	sp, #28
 800180e:	af00      	add	r7, sp, #0
 8001810:	6078      	str	r0, [r7, #4]
 8001812:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001820:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8001822:	7cfb      	ldrb	r3, [r7, #19]
 8001824:	2b01      	cmp	r3, #1
 8001826:	d003      	beq.n	8001830 <HAL_CAN_ConfigFilter+0x26>
 8001828:	7cfb      	ldrb	r3, [r7, #19]
 800182a:	2b02      	cmp	r3, #2
 800182c:	f040 80aa 	bne.w	8001984 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001830:	697b      	ldr	r3, [r7, #20]
 8001832:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001836:	f043 0201 	orr.w	r2, r3, #1
 800183a:	697b      	ldr	r3, [r7, #20]
 800183c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001840:	683b      	ldr	r3, [r7, #0]
 8001842:	695b      	ldr	r3, [r3, #20]
 8001844:	f003 031f 	and.w	r3, r3, #31
 8001848:	2201      	movs	r2, #1
 800184a:	fa02 f303 	lsl.w	r3, r2, r3
 800184e:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001850:	697b      	ldr	r3, [r7, #20]
 8001852:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	43db      	mvns	r3, r3
 800185a:	401a      	ands	r2, r3
 800185c:	697b      	ldr	r3, [r7, #20]
 800185e:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001862:	683b      	ldr	r3, [r7, #0]
 8001864:	69db      	ldr	r3, [r3, #28]
 8001866:	2b00      	cmp	r3, #0
 8001868:	d123      	bne.n	80018b2 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 800186a:	697b      	ldr	r3, [r7, #20]
 800186c:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	43db      	mvns	r3, r3
 8001874:	401a      	ands	r2, r3
 8001876:	697b      	ldr	r3, [r7, #20]
 8001878:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800187c:	683b      	ldr	r3, [r7, #0]
 800187e:	68db      	ldr	r3, [r3, #12]
 8001880:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001882:	683b      	ldr	r3, [r7, #0]
 8001884:	685b      	ldr	r3, [r3, #4]
 8001886:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001888:	683a      	ldr	r2, [r7, #0]
 800188a:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800188c:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800188e:	697b      	ldr	r3, [r7, #20]
 8001890:	3248      	adds	r2, #72	; 0x48
 8001892:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001896:	683b      	ldr	r3, [r7, #0]
 8001898:	689b      	ldr	r3, [r3, #8]
 800189a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800189c:	683b      	ldr	r3, [r7, #0]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80018a2:	683b      	ldr	r3, [r7, #0]
 80018a4:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80018a6:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80018a8:	6979      	ldr	r1, [r7, #20]
 80018aa:	3348      	adds	r3, #72	; 0x48
 80018ac:	00db      	lsls	r3, r3, #3
 80018ae:	440b      	add	r3, r1
 80018b0:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80018b2:	683b      	ldr	r3, [r7, #0]
 80018b4:	69db      	ldr	r3, [r3, #28]
 80018b6:	2b01      	cmp	r3, #1
 80018b8:	d122      	bne.n	8001900 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80018ba:	697b      	ldr	r3, [r7, #20]
 80018bc:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	431a      	orrs	r2, r3
 80018c4:	697b      	ldr	r3, [r7, #20]
 80018c6:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80018ca:	683b      	ldr	r3, [r7, #0]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80018d0:	683b      	ldr	r3, [r7, #0]
 80018d2:	685b      	ldr	r3, [r3, #4]
 80018d4:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80018d6:	683a      	ldr	r2, [r7, #0]
 80018d8:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80018da:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80018dc:	697b      	ldr	r3, [r7, #20]
 80018de:	3248      	adds	r2, #72	; 0x48
 80018e0:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80018e4:	683b      	ldr	r3, [r7, #0]
 80018e6:	689b      	ldr	r3, [r3, #8]
 80018e8:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80018ea:	683b      	ldr	r3, [r7, #0]
 80018ec:	68db      	ldr	r3, [r3, #12]
 80018ee:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80018f0:	683b      	ldr	r3, [r7, #0]
 80018f2:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80018f4:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80018f6:	6979      	ldr	r1, [r7, #20]
 80018f8:	3348      	adds	r3, #72	; 0x48
 80018fa:	00db      	lsls	r3, r3, #3
 80018fc:	440b      	add	r3, r1
 80018fe:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8001900:	683b      	ldr	r3, [r7, #0]
 8001902:	699b      	ldr	r3, [r3, #24]
 8001904:	2b00      	cmp	r3, #0
 8001906:	d109      	bne.n	800191c <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8001908:	697b      	ldr	r3, [r7, #20]
 800190a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	43db      	mvns	r3, r3
 8001912:	401a      	ands	r2, r3
 8001914:	697b      	ldr	r3, [r7, #20]
 8001916:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 800191a:	e007      	b.n	800192c <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 800191c:	697b      	ldr	r3, [r7, #20]
 800191e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8001922:	68fb      	ldr	r3, [r7, #12]
 8001924:	431a      	orrs	r2, r3
 8001926:	697b      	ldr	r3, [r7, #20]
 8001928:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 800192c:	683b      	ldr	r3, [r7, #0]
 800192e:	691b      	ldr	r3, [r3, #16]
 8001930:	2b00      	cmp	r3, #0
 8001932:	d109      	bne.n	8001948 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8001934:	697b      	ldr	r3, [r7, #20]
 8001936:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	43db      	mvns	r3, r3
 800193e:	401a      	ands	r2, r3
 8001940:	697b      	ldr	r3, [r7, #20]
 8001942:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8001946:	e007      	b.n	8001958 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8001948:	697b      	ldr	r3, [r7, #20]
 800194a:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	431a      	orrs	r2, r3
 8001952:	697b      	ldr	r3, [r7, #20]
 8001954:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8001958:	683b      	ldr	r3, [r7, #0]
 800195a:	6a1b      	ldr	r3, [r3, #32]
 800195c:	2b01      	cmp	r3, #1
 800195e:	d107      	bne.n	8001970 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8001960:	697b      	ldr	r3, [r7, #20]
 8001962:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	431a      	orrs	r2, r3
 800196a:	697b      	ldr	r3, [r7, #20]
 800196c:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001970:	697b      	ldr	r3, [r7, #20]
 8001972:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001976:	f023 0201 	bic.w	r2, r3, #1
 800197a:	697b      	ldr	r3, [r7, #20]
 800197c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8001980:	2300      	movs	r3, #0
 8001982:	e006      	b.n	8001992 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001988:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001990:	2301      	movs	r3, #1
  }
}
 8001992:	4618      	mov	r0, r3
 8001994:	371c      	adds	r7, #28
 8001996:	46bd      	mov	sp, r7
 8001998:	bc80      	pop	{r7}
 800199a:	4770      	bx	lr

0800199c <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b084      	sub	sp, #16
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80019aa:	b2db      	uxtb	r3, r3
 80019ac:	2b01      	cmp	r3, #1
 80019ae:	d12e      	bne.n	8001a0e <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	2202      	movs	r2, #2
 80019b4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	681a      	ldr	r2, [r3, #0]
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	f022 0201 	bic.w	r2, r2, #1
 80019c6:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80019c8:	f7ff fdf8 	bl	80015bc <HAL_GetTick>
 80019cc:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80019ce:	e012      	b.n	80019f6 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80019d0:	f7ff fdf4 	bl	80015bc <HAL_GetTick>
 80019d4:	4602      	mov	r2, r0
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	1ad3      	subs	r3, r2, r3
 80019da:	2b0a      	cmp	r3, #10
 80019dc:	d90b      	bls.n	80019f6 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019e2:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	2205      	movs	r2, #5
 80019ee:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80019f2:	2301      	movs	r3, #1
 80019f4:	e012      	b.n	8001a1c <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	685b      	ldr	r3, [r3, #4]
 80019fc:	f003 0301 	and.w	r3, r3, #1
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d1e5      	bne.n	80019d0 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	2200      	movs	r2, #0
 8001a08:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	e006      	b.n	8001a1c <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a12:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001a1a:	2301      	movs	r3, #1
  }
}
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	3710      	adds	r7, #16
 8001a20:	46bd      	mov	sp, r7
 8001a22:	bd80      	pop	{r7, pc}

08001a24 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8001a24:	b480      	push	{r7}
 8001a26:	b089      	sub	sp, #36	; 0x24
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	60f8      	str	r0, [r7, #12]
 8001a2c:	60b9      	str	r1, [r7, #8]
 8001a2e:	607a      	str	r2, [r7, #4]
 8001a30:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001a38:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	689b      	ldr	r3, [r3, #8]
 8001a40:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8001a42:	7ffb      	ldrb	r3, [r7, #31]
 8001a44:	2b01      	cmp	r3, #1
 8001a46:	d003      	beq.n	8001a50 <HAL_CAN_AddTxMessage+0x2c>
 8001a48:	7ffb      	ldrb	r3, [r7, #31]
 8001a4a:	2b02      	cmp	r3, #2
 8001a4c:	f040 80b8 	bne.w	8001bc0 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001a50:	69bb      	ldr	r3, [r7, #24]
 8001a52:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d10a      	bne.n	8001a70 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001a5a:	69bb      	ldr	r3, [r7, #24]
 8001a5c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d105      	bne.n	8001a70 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8001a64:	69bb      	ldr	r3, [r7, #24]
 8001a66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	f000 80a0 	beq.w	8001bb0 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8001a70:	69bb      	ldr	r3, [r7, #24]
 8001a72:	0e1b      	lsrs	r3, r3, #24
 8001a74:	f003 0303 	and.w	r3, r3, #3
 8001a78:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8001a7a:	697b      	ldr	r3, [r7, #20]
 8001a7c:	2b02      	cmp	r3, #2
 8001a7e:	d907      	bls.n	8001a90 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a84:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001a8c:	2301      	movs	r3, #1
 8001a8e:	e09e      	b.n	8001bce <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8001a90:	2201      	movs	r2, #1
 8001a92:	697b      	ldr	r3, [r7, #20]
 8001a94:	409a      	lsls	r2, r3
 8001a96:	683b      	ldr	r3, [r7, #0]
 8001a98:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8001a9a:	68bb      	ldr	r3, [r7, #8]
 8001a9c:	689b      	ldr	r3, [r3, #8]
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d10d      	bne.n	8001abe <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001aa2:	68bb      	ldr	r3, [r7, #8]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8001aa8:	68bb      	ldr	r3, [r7, #8]
 8001aaa:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001aac:	68f9      	ldr	r1, [r7, #12]
 8001aae:	6809      	ldr	r1, [r1, #0]
 8001ab0:	431a      	orrs	r2, r3
 8001ab2:	697b      	ldr	r3, [r7, #20]
 8001ab4:	3318      	adds	r3, #24
 8001ab6:	011b      	lsls	r3, r3, #4
 8001ab8:	440b      	add	r3, r1
 8001aba:	601a      	str	r2, [r3, #0]
 8001abc:	e00f      	b.n	8001ade <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001abe:	68bb      	ldr	r3, [r7, #8]
 8001ac0:	685b      	ldr	r3, [r3, #4]
 8001ac2:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8001ac4:	68bb      	ldr	r3, [r7, #8]
 8001ac6:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001ac8:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8001aca:	68bb      	ldr	r3, [r7, #8]
 8001acc:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001ace:	68f9      	ldr	r1, [r7, #12]
 8001ad0:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8001ad2:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001ad4:	697b      	ldr	r3, [r7, #20]
 8001ad6:	3318      	adds	r3, #24
 8001ad8:	011b      	lsls	r3, r3, #4
 8001ada:	440b      	add	r3, r1
 8001adc:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8001ade:	68fb      	ldr	r3, [r7, #12]
 8001ae0:	6819      	ldr	r1, [r3, #0]
 8001ae2:	68bb      	ldr	r3, [r7, #8]
 8001ae4:	691a      	ldr	r2, [r3, #16]
 8001ae6:	697b      	ldr	r3, [r7, #20]
 8001ae8:	3318      	adds	r3, #24
 8001aea:	011b      	lsls	r3, r3, #4
 8001aec:	440b      	add	r3, r1
 8001aee:	3304      	adds	r3, #4
 8001af0:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8001af2:	68bb      	ldr	r3, [r7, #8]
 8001af4:	7d1b      	ldrb	r3, [r3, #20]
 8001af6:	2b01      	cmp	r3, #1
 8001af8:	d111      	bne.n	8001b1e <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	681a      	ldr	r2, [r3, #0]
 8001afe:	697b      	ldr	r3, [r7, #20]
 8001b00:	3318      	adds	r3, #24
 8001b02:	011b      	lsls	r3, r3, #4
 8001b04:	4413      	add	r3, r2
 8001b06:	3304      	adds	r3, #4
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	68fa      	ldr	r2, [r7, #12]
 8001b0c:	6811      	ldr	r1, [r2, #0]
 8001b0e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001b12:	697b      	ldr	r3, [r7, #20]
 8001b14:	3318      	adds	r3, #24
 8001b16:	011b      	lsls	r3, r3, #4
 8001b18:	440b      	add	r3, r1
 8001b1a:	3304      	adds	r3, #4
 8001b1c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	3307      	adds	r3, #7
 8001b22:	781b      	ldrb	r3, [r3, #0]
 8001b24:	061a      	lsls	r2, r3, #24
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	3306      	adds	r3, #6
 8001b2a:	781b      	ldrb	r3, [r3, #0]
 8001b2c:	041b      	lsls	r3, r3, #16
 8001b2e:	431a      	orrs	r2, r3
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	3305      	adds	r3, #5
 8001b34:	781b      	ldrb	r3, [r3, #0]
 8001b36:	021b      	lsls	r3, r3, #8
 8001b38:	4313      	orrs	r3, r2
 8001b3a:	687a      	ldr	r2, [r7, #4]
 8001b3c:	3204      	adds	r2, #4
 8001b3e:	7812      	ldrb	r2, [r2, #0]
 8001b40:	4610      	mov	r0, r2
 8001b42:	68fa      	ldr	r2, [r7, #12]
 8001b44:	6811      	ldr	r1, [r2, #0]
 8001b46:	ea43 0200 	orr.w	r2, r3, r0
 8001b4a:	697b      	ldr	r3, [r7, #20]
 8001b4c:	011b      	lsls	r3, r3, #4
 8001b4e:	440b      	add	r3, r1
 8001b50:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8001b54:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	3303      	adds	r3, #3
 8001b5a:	781b      	ldrb	r3, [r3, #0]
 8001b5c:	061a      	lsls	r2, r3, #24
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	3302      	adds	r3, #2
 8001b62:	781b      	ldrb	r3, [r3, #0]
 8001b64:	041b      	lsls	r3, r3, #16
 8001b66:	431a      	orrs	r2, r3
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	3301      	adds	r3, #1
 8001b6c:	781b      	ldrb	r3, [r3, #0]
 8001b6e:	021b      	lsls	r3, r3, #8
 8001b70:	4313      	orrs	r3, r2
 8001b72:	687a      	ldr	r2, [r7, #4]
 8001b74:	7812      	ldrb	r2, [r2, #0]
 8001b76:	4610      	mov	r0, r2
 8001b78:	68fa      	ldr	r2, [r7, #12]
 8001b7a:	6811      	ldr	r1, [r2, #0]
 8001b7c:	ea43 0200 	orr.w	r2, r3, r0
 8001b80:	697b      	ldr	r3, [r7, #20]
 8001b82:	011b      	lsls	r3, r3, #4
 8001b84:	440b      	add	r3, r1
 8001b86:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8001b8a:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	681a      	ldr	r2, [r3, #0]
 8001b90:	697b      	ldr	r3, [r7, #20]
 8001b92:	3318      	adds	r3, #24
 8001b94:	011b      	lsls	r3, r3, #4
 8001b96:	4413      	add	r3, r2
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	68fa      	ldr	r2, [r7, #12]
 8001b9c:	6811      	ldr	r1, [r2, #0]
 8001b9e:	f043 0201 	orr.w	r2, r3, #1
 8001ba2:	697b      	ldr	r3, [r7, #20]
 8001ba4:	3318      	adds	r3, #24
 8001ba6:	011b      	lsls	r3, r3, #4
 8001ba8:	440b      	add	r3, r1
 8001baa:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8001bac:	2300      	movs	r3, #0
 8001bae:	e00e      	b.n	8001bce <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bb4:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8001bbc:	2301      	movs	r3, #1
 8001bbe:	e006      	b.n	8001bce <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bc4:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001bcc:	2301      	movs	r3, #1
  }
}
 8001bce:	4618      	mov	r0, r3
 8001bd0:	3724      	adds	r7, #36	; 0x24
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	bc80      	pop	{r7}
 8001bd6:	4770      	bx	lr

08001bd8 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(CAN_HandleTypeDef *hcan)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	b085      	sub	sp, #20
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 8001be0:	2300      	movs	r3, #0
 8001be2:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001bea:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 8001bec:	7afb      	ldrb	r3, [r7, #11]
 8001bee:	2b01      	cmp	r3, #1
 8001bf0:	d002      	beq.n	8001bf8 <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 8001bf2:	7afb      	ldrb	r3, [r7, #11]
 8001bf4:	2b02      	cmp	r3, #2
 8001bf6:	d11d      	bne.n	8001c34 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	689b      	ldr	r3, [r3, #8]
 8001bfe:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d002      	beq.n	8001c0c <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	3301      	adds	r3, #1
 8001c0a:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	689b      	ldr	r3, [r3, #8]
 8001c12:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d002      	beq.n	8001c20 <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	3301      	adds	r3, #1
 8001c1e:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	689b      	ldr	r3, [r3, #8]
 8001c26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d002      	beq.n	8001c34 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	3301      	adds	r3, #1
 8001c32:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 8001c34:	68fb      	ldr	r3, [r7, #12]
}
 8001c36:	4618      	mov	r0, r3
 8001c38:	3714      	adds	r7, #20
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bc80      	pop	{r7}
 8001c3e:	4770      	bx	lr

08001c40 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8001c40:	b480      	push	{r7}
 8001c42:	b087      	sub	sp, #28
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	60f8      	str	r0, [r7, #12]
 8001c48:	60b9      	str	r1, [r7, #8]
 8001c4a:	607a      	str	r2, [r7, #4]
 8001c4c:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001c54:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8001c56:	7dfb      	ldrb	r3, [r7, #23]
 8001c58:	2b01      	cmp	r3, #1
 8001c5a:	d003      	beq.n	8001c64 <HAL_CAN_GetRxMessage+0x24>
 8001c5c:	7dfb      	ldrb	r3, [r7, #23]
 8001c5e:	2b02      	cmp	r3, #2
 8001c60:	f040 80f3 	bne.w	8001e4a <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001c64:	68bb      	ldr	r3, [r7, #8]
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d10e      	bne.n	8001c88 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	68db      	ldr	r3, [r3, #12]
 8001c70:	f003 0303 	and.w	r3, r3, #3
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d116      	bne.n	8001ca6 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c7c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001c84:	2301      	movs	r3, #1
 8001c86:	e0e7      	b.n	8001e58 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	691b      	ldr	r3, [r3, #16]
 8001c8e:	f003 0303 	and.w	r3, r3, #3
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d107      	bne.n	8001ca6 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c9a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001ca2:	2301      	movs	r3, #1
 8001ca4:	e0d8      	b.n	8001e58 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	681a      	ldr	r2, [r3, #0]
 8001caa:	68bb      	ldr	r3, [r7, #8]
 8001cac:	331b      	adds	r3, #27
 8001cae:	011b      	lsls	r3, r3, #4
 8001cb0:	4413      	add	r3, r2
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	f003 0204 	and.w	r2, r3, #4
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	689b      	ldr	r3, [r3, #8]
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d10c      	bne.n	8001cde <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	681a      	ldr	r2, [r3, #0]
 8001cc8:	68bb      	ldr	r3, [r7, #8]
 8001cca:	331b      	adds	r3, #27
 8001ccc:	011b      	lsls	r3, r3, #4
 8001cce:	4413      	add	r3, r2
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	0d5b      	lsrs	r3, r3, #21
 8001cd4:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	601a      	str	r2, [r3, #0]
 8001cdc:	e00b      	b.n	8001cf6 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	681a      	ldr	r2, [r3, #0]
 8001ce2:	68bb      	ldr	r3, [r7, #8]
 8001ce4:	331b      	adds	r3, #27
 8001ce6:	011b      	lsls	r3, r3, #4
 8001ce8:	4413      	add	r3, r2
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	08db      	lsrs	r3, r3, #3
 8001cee:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	681a      	ldr	r2, [r3, #0]
 8001cfa:	68bb      	ldr	r3, [r7, #8]
 8001cfc:	331b      	adds	r3, #27
 8001cfe:	011b      	lsls	r3, r3, #4
 8001d00:	4413      	add	r3, r2
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	f003 0202 	and.w	r2, r3, #2
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	681a      	ldr	r2, [r3, #0]
 8001d10:	68bb      	ldr	r3, [r7, #8]
 8001d12:	331b      	adds	r3, #27
 8001d14:	011b      	lsls	r3, r3, #4
 8001d16:	4413      	add	r3, r2
 8001d18:	3304      	adds	r3, #4
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	f003 020f 	and.w	r2, r3, #15
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	681a      	ldr	r2, [r3, #0]
 8001d28:	68bb      	ldr	r3, [r7, #8]
 8001d2a:	331b      	adds	r3, #27
 8001d2c:	011b      	lsls	r3, r3, #4
 8001d2e:	4413      	add	r3, r2
 8001d30:	3304      	adds	r3, #4
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	0a1b      	lsrs	r3, r3, #8
 8001d36:	b2da      	uxtb	r2, r3
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	681a      	ldr	r2, [r3, #0]
 8001d40:	68bb      	ldr	r3, [r7, #8]
 8001d42:	331b      	adds	r3, #27
 8001d44:	011b      	lsls	r3, r3, #4
 8001d46:	4413      	add	r3, r2
 8001d48:	3304      	adds	r3, #4
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	0c1b      	lsrs	r3, r3, #16
 8001d4e:	b29a      	uxth	r2, r3
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	681a      	ldr	r2, [r3, #0]
 8001d58:	68bb      	ldr	r3, [r7, #8]
 8001d5a:	011b      	lsls	r3, r3, #4
 8001d5c:	4413      	add	r3, r2
 8001d5e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	b2da      	uxtb	r2, r3
 8001d66:	683b      	ldr	r3, [r7, #0]
 8001d68:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	681a      	ldr	r2, [r3, #0]
 8001d6e:	68bb      	ldr	r3, [r7, #8]
 8001d70:	011b      	lsls	r3, r3, #4
 8001d72:	4413      	add	r3, r2
 8001d74:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	0a1a      	lsrs	r2, r3, #8
 8001d7c:	683b      	ldr	r3, [r7, #0]
 8001d7e:	3301      	adds	r3, #1
 8001d80:	b2d2      	uxtb	r2, r2
 8001d82:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	681a      	ldr	r2, [r3, #0]
 8001d88:	68bb      	ldr	r3, [r7, #8]
 8001d8a:	011b      	lsls	r3, r3, #4
 8001d8c:	4413      	add	r3, r2
 8001d8e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	0c1a      	lsrs	r2, r3, #16
 8001d96:	683b      	ldr	r3, [r7, #0]
 8001d98:	3302      	adds	r3, #2
 8001d9a:	b2d2      	uxtb	r2, r2
 8001d9c:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	681a      	ldr	r2, [r3, #0]
 8001da2:	68bb      	ldr	r3, [r7, #8]
 8001da4:	011b      	lsls	r3, r3, #4
 8001da6:	4413      	add	r3, r2
 8001da8:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	0e1a      	lsrs	r2, r3, #24
 8001db0:	683b      	ldr	r3, [r7, #0]
 8001db2:	3303      	adds	r3, #3
 8001db4:	b2d2      	uxtb	r2, r2
 8001db6:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	681a      	ldr	r2, [r3, #0]
 8001dbc:	68bb      	ldr	r3, [r7, #8]
 8001dbe:	011b      	lsls	r3, r3, #4
 8001dc0:	4413      	add	r3, r2
 8001dc2:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001dc6:	681a      	ldr	r2, [r3, #0]
 8001dc8:	683b      	ldr	r3, [r7, #0]
 8001dca:	3304      	adds	r3, #4
 8001dcc:	b2d2      	uxtb	r2, r2
 8001dce:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	681a      	ldr	r2, [r3, #0]
 8001dd4:	68bb      	ldr	r3, [r7, #8]
 8001dd6:	011b      	lsls	r3, r3, #4
 8001dd8:	4413      	add	r3, r2
 8001dda:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	0a1a      	lsrs	r2, r3, #8
 8001de2:	683b      	ldr	r3, [r7, #0]
 8001de4:	3305      	adds	r3, #5
 8001de6:	b2d2      	uxtb	r2, r2
 8001de8:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	681a      	ldr	r2, [r3, #0]
 8001dee:	68bb      	ldr	r3, [r7, #8]
 8001df0:	011b      	lsls	r3, r3, #4
 8001df2:	4413      	add	r3, r2
 8001df4:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	0c1a      	lsrs	r2, r3, #16
 8001dfc:	683b      	ldr	r3, [r7, #0]
 8001dfe:	3306      	adds	r3, #6
 8001e00:	b2d2      	uxtb	r2, r2
 8001e02:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	681a      	ldr	r2, [r3, #0]
 8001e08:	68bb      	ldr	r3, [r7, #8]
 8001e0a:	011b      	lsls	r3, r3, #4
 8001e0c:	4413      	add	r3, r2
 8001e0e:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	0e1a      	lsrs	r2, r3, #24
 8001e16:	683b      	ldr	r3, [r7, #0]
 8001e18:	3307      	adds	r3, #7
 8001e1a:	b2d2      	uxtb	r2, r2
 8001e1c:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001e1e:	68bb      	ldr	r3, [r7, #8]
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d108      	bne.n	8001e36 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	68da      	ldr	r2, [r3, #12]
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	f042 0220 	orr.w	r2, r2, #32
 8001e32:	60da      	str	r2, [r3, #12]
 8001e34:	e007      	b.n	8001e46 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	691a      	ldr	r2, [r3, #16]
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f042 0220 	orr.w	r2, r2, #32
 8001e44:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8001e46:	2300      	movs	r3, #0
 8001e48:	e006      	b.n	8001e58 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e4e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001e56:	2301      	movs	r3, #1
  }
}
 8001e58:	4618      	mov	r0, r3
 8001e5a:	371c      	adds	r7, #28
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	bc80      	pop	{r7}
 8001e60:	4770      	bx	lr

08001e62 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8001e62:	b480      	push	{r7}
 8001e64:	b085      	sub	sp, #20
 8001e66:	af00      	add	r7, sp, #0
 8001e68:	6078      	str	r0, [r7, #4]
 8001e6a:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001e72:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8001e74:	7bfb      	ldrb	r3, [r7, #15]
 8001e76:	2b01      	cmp	r3, #1
 8001e78:	d002      	beq.n	8001e80 <HAL_CAN_ActivateNotification+0x1e>
 8001e7a:	7bfb      	ldrb	r3, [r7, #15]
 8001e7c:	2b02      	cmp	r3, #2
 8001e7e:	d109      	bne.n	8001e94 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	6959      	ldr	r1, [r3, #20]
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	683a      	ldr	r2, [r7, #0]
 8001e8c:	430a      	orrs	r2, r1
 8001e8e:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8001e90:	2300      	movs	r3, #0
 8001e92:	e006      	b.n	8001ea2 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e98:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001ea0:	2301      	movs	r3, #1
  }
}
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	3714      	adds	r7, #20
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bc80      	pop	{r7}
 8001eaa:	4770      	bx	lr

08001eac <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b08a      	sub	sp, #40	; 0x28
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	695b      	ldr	r3, [r3, #20]
 8001ebe:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	685b      	ldr	r3, [r3, #4]
 8001ec6:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	689b      	ldr	r3, [r3, #8]
 8001ece:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	68db      	ldr	r3, [r3, #12]
 8001ed6:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	691b      	ldr	r3, [r3, #16]
 8001ede:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	699b      	ldr	r3, [r3, #24]
 8001ee6:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8001ee8:	6a3b      	ldr	r3, [r7, #32]
 8001eea:	f003 0301 	and.w	r3, r3, #1
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d07c      	beq.n	8001fec <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8001ef2:	69bb      	ldr	r3, [r7, #24]
 8001ef4:	f003 0301 	and.w	r3, r3, #1
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d023      	beq.n	8001f44 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	2201      	movs	r2, #1
 8001f02:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8001f04:	69bb      	ldr	r3, [r7, #24]
 8001f06:	f003 0302 	and.w	r3, r3, #2
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d003      	beq.n	8001f16 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8001f0e:	6878      	ldr	r0, [r7, #4]
 8001f10:	f000 f97d 	bl	800220e <HAL_CAN_TxMailbox0CompleteCallback>
 8001f14:	e016      	b.n	8001f44 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8001f16:	69bb      	ldr	r3, [r7, #24]
 8001f18:	f003 0304 	and.w	r3, r3, #4
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d004      	beq.n	8001f2a <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8001f20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f22:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001f26:	627b      	str	r3, [r7, #36]	; 0x24
 8001f28:	e00c      	b.n	8001f44 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8001f2a:	69bb      	ldr	r3, [r7, #24]
 8001f2c:	f003 0308 	and.w	r3, r3, #8
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d004      	beq.n	8001f3e <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8001f34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f36:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001f3a:	627b      	str	r3, [r7, #36]	; 0x24
 8001f3c:	e002      	b.n	8001f44 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8001f3e:	6878      	ldr	r0, [r7, #4]
 8001f40:	f000 f980 	bl	8002244 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8001f44:	69bb      	ldr	r3, [r7, #24]
 8001f46:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d024      	beq.n	8001f98 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001f56:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8001f58:	69bb      	ldr	r3, [r7, #24]
 8001f5a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d003      	beq.n	8001f6a <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8001f62:	6878      	ldr	r0, [r7, #4]
 8001f64:	f000 f95c 	bl	8002220 <HAL_CAN_TxMailbox1CompleteCallback>
 8001f68:	e016      	b.n	8001f98 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8001f6a:	69bb      	ldr	r3, [r7, #24]
 8001f6c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d004      	beq.n	8001f7e <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8001f74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f76:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001f7a:	627b      	str	r3, [r7, #36]	; 0x24
 8001f7c:	e00c      	b.n	8001f98 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8001f7e:	69bb      	ldr	r3, [r7, #24]
 8001f80:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d004      	beq.n	8001f92 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8001f88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f8a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001f8e:	627b      	str	r3, [r7, #36]	; 0x24
 8001f90:	e002      	b.n	8001f98 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8001f92:	6878      	ldr	r0, [r7, #4]
 8001f94:	f000 f95f 	bl	8002256 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8001f98:	69bb      	ldr	r3, [r7, #24]
 8001f9a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d024      	beq.n	8001fec <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001faa:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8001fac:	69bb      	ldr	r3, [r7, #24]
 8001fae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d003      	beq.n	8001fbe <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8001fb6:	6878      	ldr	r0, [r7, #4]
 8001fb8:	f000 f93b 	bl	8002232 <HAL_CAN_TxMailbox2CompleteCallback>
 8001fbc:	e016      	b.n	8001fec <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8001fbe:	69bb      	ldr	r3, [r7, #24]
 8001fc0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d004      	beq.n	8001fd2 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8001fc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001fce:	627b      	str	r3, [r7, #36]	; 0x24
 8001fd0:	e00c      	b.n	8001fec <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8001fd2:	69bb      	ldr	r3, [r7, #24]
 8001fd4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d004      	beq.n	8001fe6 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8001fdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fde:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001fe2:	627b      	str	r3, [r7, #36]	; 0x24
 8001fe4:	e002      	b.n	8001fec <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8001fe6:	6878      	ldr	r0, [r7, #4]
 8001fe8:	f000 f93e 	bl	8002268 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8001fec:	6a3b      	ldr	r3, [r7, #32]
 8001fee:	f003 0308 	and.w	r3, r3, #8
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d00c      	beq.n	8002010 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8001ff6:	697b      	ldr	r3, [r7, #20]
 8001ff8:	f003 0310 	and.w	r3, r3, #16
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d007      	beq.n	8002010 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8002000:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002002:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002006:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	2210      	movs	r2, #16
 800200e:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8002010:	6a3b      	ldr	r3, [r7, #32]
 8002012:	f003 0304 	and.w	r3, r3, #4
 8002016:	2b00      	cmp	r3, #0
 8002018:	d00b      	beq.n	8002032 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800201a:	697b      	ldr	r3, [r7, #20]
 800201c:	f003 0308 	and.w	r3, r3, #8
 8002020:	2b00      	cmp	r3, #0
 8002022:	d006      	beq.n	8002032 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	2208      	movs	r2, #8
 800202a:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800202c:	6878      	ldr	r0, [r7, #4]
 800202e:	f000 f924 	bl	800227a <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8002032:	6a3b      	ldr	r3, [r7, #32]
 8002034:	f003 0302 	and.w	r3, r3, #2
 8002038:	2b00      	cmp	r3, #0
 800203a:	d009      	beq.n	8002050 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	68db      	ldr	r3, [r3, #12]
 8002042:	f003 0303 	and.w	r3, r3, #3
 8002046:	2b00      	cmp	r3, #0
 8002048:	d002      	beq.n	8002050 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800204a:	6878      	ldr	r0, [r7, #4]
 800204c:	f7fe fa96 	bl	800057c <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8002050:	6a3b      	ldr	r3, [r7, #32]
 8002052:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002056:	2b00      	cmp	r3, #0
 8002058:	d00c      	beq.n	8002074 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800205a:	693b      	ldr	r3, [r7, #16]
 800205c:	f003 0310 	and.w	r3, r3, #16
 8002060:	2b00      	cmp	r3, #0
 8002062:	d007      	beq.n	8002074 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8002064:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002066:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800206a:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	2210      	movs	r2, #16
 8002072:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8002074:	6a3b      	ldr	r3, [r7, #32]
 8002076:	f003 0320 	and.w	r3, r3, #32
 800207a:	2b00      	cmp	r3, #0
 800207c:	d00b      	beq.n	8002096 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800207e:	693b      	ldr	r3, [r7, #16]
 8002080:	f003 0308 	and.w	r3, r3, #8
 8002084:	2b00      	cmp	r3, #0
 8002086:	d006      	beq.n	8002096 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	2208      	movs	r2, #8
 800208e:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8002090:	6878      	ldr	r0, [r7, #4]
 8002092:	f000 f904 	bl	800229e <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8002096:	6a3b      	ldr	r3, [r7, #32]
 8002098:	f003 0310 	and.w	r3, r3, #16
 800209c:	2b00      	cmp	r3, #0
 800209e:	d009      	beq.n	80020b4 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	691b      	ldr	r3, [r3, #16]
 80020a6:	f003 0303 	and.w	r3, r3, #3
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d002      	beq.n	80020b4 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80020ae:	6878      	ldr	r0, [r7, #4]
 80020b0:	f000 f8ec 	bl	800228c <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80020b4:	6a3b      	ldr	r3, [r7, #32]
 80020b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d00b      	beq.n	80020d6 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80020be:	69fb      	ldr	r3, [r7, #28]
 80020c0:	f003 0310 	and.w	r3, r3, #16
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d006      	beq.n	80020d6 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	2210      	movs	r2, #16
 80020ce:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80020d0:	6878      	ldr	r0, [r7, #4]
 80020d2:	f000 f8ed 	bl	80022b0 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80020d6:	6a3b      	ldr	r3, [r7, #32]
 80020d8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d00b      	beq.n	80020f8 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80020e0:	69fb      	ldr	r3, [r7, #28]
 80020e2:	f003 0308 	and.w	r3, r3, #8
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d006      	beq.n	80020f8 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	2208      	movs	r2, #8
 80020f0:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80020f2:	6878      	ldr	r0, [r7, #4]
 80020f4:	f000 f8e5 	bl	80022c2 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80020f8:	6a3b      	ldr	r3, [r7, #32]
 80020fa:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d075      	beq.n	80021ee <HAL_CAN_IRQHandler+0x342>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8002102:	69fb      	ldr	r3, [r7, #28]
 8002104:	f003 0304 	and.w	r3, r3, #4
 8002108:	2b00      	cmp	r3, #0
 800210a:	d06c      	beq.n	80021e6 <HAL_CAN_IRQHandler+0x33a>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800210c:	6a3b      	ldr	r3, [r7, #32]
 800210e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002112:	2b00      	cmp	r3, #0
 8002114:	d008      	beq.n	8002128 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800211c:	2b00      	cmp	r3, #0
 800211e:	d003      	beq.n	8002128 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8002120:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002122:	f043 0301 	orr.w	r3, r3, #1
 8002126:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002128:	6a3b      	ldr	r3, [r7, #32]
 800212a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800212e:	2b00      	cmp	r3, #0
 8002130:	d008      	beq.n	8002144 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002138:	2b00      	cmp	r3, #0
 800213a:	d003      	beq.n	8002144 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800213c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800213e:	f043 0302 	orr.w	r3, r3, #2
 8002142:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002144:	6a3b      	ldr	r3, [r7, #32]
 8002146:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800214a:	2b00      	cmp	r3, #0
 800214c:	d008      	beq.n	8002160 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002154:	2b00      	cmp	r3, #0
 8002156:	d003      	beq.n	8002160 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8002158:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800215a:	f043 0304 	orr.w	r3, r3, #4
 800215e:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002160:	6a3b      	ldr	r3, [r7, #32]
 8002162:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002166:	2b00      	cmp	r3, #0
 8002168:	d03d      	beq.n	80021e6 <HAL_CAN_IRQHandler+0x33a>
          ((esrflags & CAN_ESR_LEC) != 0U))
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002170:	2b00      	cmp	r3, #0
 8002172:	d038      	beq.n	80021e6 <HAL_CAN_IRQHandler+0x33a>
      {
        switch (esrflags & CAN_ESR_LEC)
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800217a:	2b30      	cmp	r3, #48	; 0x30
 800217c:	d017      	beq.n	80021ae <HAL_CAN_IRQHandler+0x302>
 800217e:	2b30      	cmp	r3, #48	; 0x30
 8002180:	d804      	bhi.n	800218c <HAL_CAN_IRQHandler+0x2e0>
 8002182:	2b10      	cmp	r3, #16
 8002184:	d009      	beq.n	800219a <HAL_CAN_IRQHandler+0x2ee>
 8002186:	2b20      	cmp	r3, #32
 8002188:	d00c      	beq.n	80021a4 <HAL_CAN_IRQHandler+0x2f8>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800218a:	e024      	b.n	80021d6 <HAL_CAN_IRQHandler+0x32a>
        switch (esrflags & CAN_ESR_LEC)
 800218c:	2b50      	cmp	r3, #80	; 0x50
 800218e:	d018      	beq.n	80021c2 <HAL_CAN_IRQHandler+0x316>
 8002190:	2b60      	cmp	r3, #96	; 0x60
 8002192:	d01b      	beq.n	80021cc <HAL_CAN_IRQHandler+0x320>
 8002194:	2b40      	cmp	r3, #64	; 0x40
 8002196:	d00f      	beq.n	80021b8 <HAL_CAN_IRQHandler+0x30c>
            break;
 8002198:	e01d      	b.n	80021d6 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_STF;
 800219a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800219c:	f043 0308 	orr.w	r3, r3, #8
 80021a0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80021a2:	e018      	b.n	80021d6 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_FOR;
 80021a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021a6:	f043 0310 	orr.w	r3, r3, #16
 80021aa:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80021ac:	e013      	b.n	80021d6 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_ACK;
 80021ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021b0:	f043 0320 	orr.w	r3, r3, #32
 80021b4:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80021b6:	e00e      	b.n	80021d6 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BR;
 80021b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021ba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80021be:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80021c0:	e009      	b.n	80021d6 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BD;
 80021c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80021c8:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80021ca:	e004      	b.n	80021d6 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_CRC;
 80021cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80021d2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80021d4:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	699a      	ldr	r2, [r3, #24]
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80021e4:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	2204      	movs	r2, #4
 80021ec:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80021ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d008      	beq.n	8002206 <HAL_CAN_IRQHandler+0x35a>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80021f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021fa:	431a      	orrs	r2, r3
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8002200:	6878      	ldr	r0, [r7, #4]
 8002202:	f000 f867 	bl	80022d4 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8002206:	bf00      	nop
 8002208:	3728      	adds	r7, #40	; 0x28
 800220a:	46bd      	mov	sp, r7
 800220c:	bd80      	pop	{r7, pc}

0800220e <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800220e:	b480      	push	{r7}
 8002210:	b083      	sub	sp, #12
 8002212:	af00      	add	r7, sp, #0
 8002214:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8002216:	bf00      	nop
 8002218:	370c      	adds	r7, #12
 800221a:	46bd      	mov	sp, r7
 800221c:	bc80      	pop	{r7}
 800221e:	4770      	bx	lr

08002220 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002220:	b480      	push	{r7}
 8002222:	b083      	sub	sp, #12
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8002228:	bf00      	nop
 800222a:	370c      	adds	r7, #12
 800222c:	46bd      	mov	sp, r7
 800222e:	bc80      	pop	{r7}
 8002230:	4770      	bx	lr

08002232 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002232:	b480      	push	{r7}
 8002234:	b083      	sub	sp, #12
 8002236:	af00      	add	r7, sp, #0
 8002238:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 800223a:	bf00      	nop
 800223c:	370c      	adds	r7, #12
 800223e:	46bd      	mov	sp, r7
 8002240:	bc80      	pop	{r7}
 8002242:	4770      	bx	lr

08002244 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002244:	b480      	push	{r7}
 8002246:	b083      	sub	sp, #12
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 800224c:	bf00      	nop
 800224e:	370c      	adds	r7, #12
 8002250:	46bd      	mov	sp, r7
 8002252:	bc80      	pop	{r7}
 8002254:	4770      	bx	lr

08002256 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002256:	b480      	push	{r7}
 8002258:	b083      	sub	sp, #12
 800225a:	af00      	add	r7, sp, #0
 800225c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 800225e:	bf00      	nop
 8002260:	370c      	adds	r7, #12
 8002262:	46bd      	mov	sp, r7
 8002264:	bc80      	pop	{r7}
 8002266:	4770      	bx	lr

08002268 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002268:	b480      	push	{r7}
 800226a:	b083      	sub	sp, #12
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8002270:	bf00      	nop
 8002272:	370c      	adds	r7, #12
 8002274:	46bd      	mov	sp, r7
 8002276:	bc80      	pop	{r7}
 8002278:	4770      	bx	lr

0800227a <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 800227a:	b480      	push	{r7}
 800227c:	b083      	sub	sp, #12
 800227e:	af00      	add	r7, sp, #0
 8002280:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8002282:	bf00      	nop
 8002284:	370c      	adds	r7, #12
 8002286:	46bd      	mov	sp, r7
 8002288:	bc80      	pop	{r7}
 800228a:	4770      	bx	lr

0800228c <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800228c:	b480      	push	{r7}
 800228e:	b083      	sub	sp, #12
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8002294:	bf00      	nop
 8002296:	370c      	adds	r7, #12
 8002298:	46bd      	mov	sp, r7
 800229a:	bc80      	pop	{r7}
 800229c:	4770      	bx	lr

0800229e <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 800229e:	b480      	push	{r7}
 80022a0:	b083      	sub	sp, #12
 80022a2:	af00      	add	r7, sp, #0
 80022a4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80022a6:	bf00      	nop
 80022a8:	370c      	adds	r7, #12
 80022aa:	46bd      	mov	sp, r7
 80022ac:	bc80      	pop	{r7}
 80022ae:	4770      	bx	lr

080022b0 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80022b0:	b480      	push	{r7}
 80022b2:	b083      	sub	sp, #12
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80022b8:	bf00      	nop
 80022ba:	370c      	adds	r7, #12
 80022bc:	46bd      	mov	sp, r7
 80022be:	bc80      	pop	{r7}
 80022c0:	4770      	bx	lr

080022c2 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80022c2:	b480      	push	{r7}
 80022c4:	b083      	sub	sp, #12
 80022c6:	af00      	add	r7, sp, #0
 80022c8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80022ca:	bf00      	nop
 80022cc:	370c      	adds	r7, #12
 80022ce:	46bd      	mov	sp, r7
 80022d0:	bc80      	pop	{r7}
 80022d2:	4770      	bx	lr

080022d4 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80022d4:	b480      	push	{r7}
 80022d6:	b083      	sub	sp, #12
 80022d8:	af00      	add	r7, sp, #0
 80022da:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80022dc:	bf00      	nop
 80022de:	370c      	adds	r7, #12
 80022e0:	46bd      	mov	sp, r7
 80022e2:	bc80      	pop	{r7}
 80022e4:	4770      	bx	lr
	...

080022e8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022e8:	b480      	push	{r7}
 80022ea:	b085      	sub	sp, #20
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	f003 0307 	and.w	r3, r3, #7
 80022f6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80022f8:	4b0c      	ldr	r3, [pc, #48]	; (800232c <__NVIC_SetPriorityGrouping+0x44>)
 80022fa:	68db      	ldr	r3, [r3, #12]
 80022fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80022fe:	68ba      	ldr	r2, [r7, #8]
 8002300:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002304:	4013      	ands	r3, r2
 8002306:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800230c:	68bb      	ldr	r3, [r7, #8]
 800230e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002310:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002314:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002318:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800231a:	4a04      	ldr	r2, [pc, #16]	; (800232c <__NVIC_SetPriorityGrouping+0x44>)
 800231c:	68bb      	ldr	r3, [r7, #8]
 800231e:	60d3      	str	r3, [r2, #12]
}
 8002320:	bf00      	nop
 8002322:	3714      	adds	r7, #20
 8002324:	46bd      	mov	sp, r7
 8002326:	bc80      	pop	{r7}
 8002328:	4770      	bx	lr
 800232a:	bf00      	nop
 800232c:	e000ed00 	.word	0xe000ed00

08002330 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002330:	b480      	push	{r7}
 8002332:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002334:	4b04      	ldr	r3, [pc, #16]	; (8002348 <__NVIC_GetPriorityGrouping+0x18>)
 8002336:	68db      	ldr	r3, [r3, #12]
 8002338:	0a1b      	lsrs	r3, r3, #8
 800233a:	f003 0307 	and.w	r3, r3, #7
}
 800233e:	4618      	mov	r0, r3
 8002340:	46bd      	mov	sp, r7
 8002342:	bc80      	pop	{r7}
 8002344:	4770      	bx	lr
 8002346:	bf00      	nop
 8002348:	e000ed00 	.word	0xe000ed00

0800234c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800234c:	b480      	push	{r7}
 800234e:	b083      	sub	sp, #12
 8002350:	af00      	add	r7, sp, #0
 8002352:	4603      	mov	r3, r0
 8002354:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002356:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800235a:	2b00      	cmp	r3, #0
 800235c:	db0b      	blt.n	8002376 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800235e:	79fb      	ldrb	r3, [r7, #7]
 8002360:	f003 021f 	and.w	r2, r3, #31
 8002364:	4906      	ldr	r1, [pc, #24]	; (8002380 <__NVIC_EnableIRQ+0x34>)
 8002366:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800236a:	095b      	lsrs	r3, r3, #5
 800236c:	2001      	movs	r0, #1
 800236e:	fa00 f202 	lsl.w	r2, r0, r2
 8002372:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002376:	bf00      	nop
 8002378:	370c      	adds	r7, #12
 800237a:	46bd      	mov	sp, r7
 800237c:	bc80      	pop	{r7}
 800237e:	4770      	bx	lr
 8002380:	e000e100 	.word	0xe000e100

08002384 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002384:	b480      	push	{r7}
 8002386:	b083      	sub	sp, #12
 8002388:	af00      	add	r7, sp, #0
 800238a:	4603      	mov	r3, r0
 800238c:	6039      	str	r1, [r7, #0]
 800238e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002390:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002394:	2b00      	cmp	r3, #0
 8002396:	db0a      	blt.n	80023ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002398:	683b      	ldr	r3, [r7, #0]
 800239a:	b2da      	uxtb	r2, r3
 800239c:	490c      	ldr	r1, [pc, #48]	; (80023d0 <__NVIC_SetPriority+0x4c>)
 800239e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023a2:	0112      	lsls	r2, r2, #4
 80023a4:	b2d2      	uxtb	r2, r2
 80023a6:	440b      	add	r3, r1
 80023a8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80023ac:	e00a      	b.n	80023c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023ae:	683b      	ldr	r3, [r7, #0]
 80023b0:	b2da      	uxtb	r2, r3
 80023b2:	4908      	ldr	r1, [pc, #32]	; (80023d4 <__NVIC_SetPriority+0x50>)
 80023b4:	79fb      	ldrb	r3, [r7, #7]
 80023b6:	f003 030f 	and.w	r3, r3, #15
 80023ba:	3b04      	subs	r3, #4
 80023bc:	0112      	lsls	r2, r2, #4
 80023be:	b2d2      	uxtb	r2, r2
 80023c0:	440b      	add	r3, r1
 80023c2:	761a      	strb	r2, [r3, #24]
}
 80023c4:	bf00      	nop
 80023c6:	370c      	adds	r7, #12
 80023c8:	46bd      	mov	sp, r7
 80023ca:	bc80      	pop	{r7}
 80023cc:	4770      	bx	lr
 80023ce:	bf00      	nop
 80023d0:	e000e100 	.word	0xe000e100
 80023d4:	e000ed00 	.word	0xe000ed00

080023d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80023d8:	b480      	push	{r7}
 80023da:	b089      	sub	sp, #36	; 0x24
 80023dc:	af00      	add	r7, sp, #0
 80023de:	60f8      	str	r0, [r7, #12]
 80023e0:	60b9      	str	r1, [r7, #8]
 80023e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	f003 0307 	and.w	r3, r3, #7
 80023ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80023ec:	69fb      	ldr	r3, [r7, #28]
 80023ee:	f1c3 0307 	rsb	r3, r3, #7
 80023f2:	2b04      	cmp	r3, #4
 80023f4:	bf28      	it	cs
 80023f6:	2304      	movcs	r3, #4
 80023f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80023fa:	69fb      	ldr	r3, [r7, #28]
 80023fc:	3304      	adds	r3, #4
 80023fe:	2b06      	cmp	r3, #6
 8002400:	d902      	bls.n	8002408 <NVIC_EncodePriority+0x30>
 8002402:	69fb      	ldr	r3, [r7, #28]
 8002404:	3b03      	subs	r3, #3
 8002406:	e000      	b.n	800240a <NVIC_EncodePriority+0x32>
 8002408:	2300      	movs	r3, #0
 800240a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800240c:	f04f 32ff 	mov.w	r2, #4294967295
 8002410:	69bb      	ldr	r3, [r7, #24]
 8002412:	fa02 f303 	lsl.w	r3, r2, r3
 8002416:	43da      	mvns	r2, r3
 8002418:	68bb      	ldr	r3, [r7, #8]
 800241a:	401a      	ands	r2, r3
 800241c:	697b      	ldr	r3, [r7, #20]
 800241e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002420:	f04f 31ff 	mov.w	r1, #4294967295
 8002424:	697b      	ldr	r3, [r7, #20]
 8002426:	fa01 f303 	lsl.w	r3, r1, r3
 800242a:	43d9      	mvns	r1, r3
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002430:	4313      	orrs	r3, r2
         );
}
 8002432:	4618      	mov	r0, r3
 8002434:	3724      	adds	r7, #36	; 0x24
 8002436:	46bd      	mov	sp, r7
 8002438:	bc80      	pop	{r7}
 800243a:	4770      	bx	lr

0800243c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	b082      	sub	sp, #8
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	3b01      	subs	r3, #1
 8002448:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800244c:	d301      	bcc.n	8002452 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800244e:	2301      	movs	r3, #1
 8002450:	e00f      	b.n	8002472 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002452:	4a0a      	ldr	r2, [pc, #40]	; (800247c <SysTick_Config+0x40>)
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	3b01      	subs	r3, #1
 8002458:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800245a:	210f      	movs	r1, #15
 800245c:	f04f 30ff 	mov.w	r0, #4294967295
 8002460:	f7ff ff90 	bl	8002384 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002464:	4b05      	ldr	r3, [pc, #20]	; (800247c <SysTick_Config+0x40>)
 8002466:	2200      	movs	r2, #0
 8002468:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800246a:	4b04      	ldr	r3, [pc, #16]	; (800247c <SysTick_Config+0x40>)
 800246c:	2207      	movs	r2, #7
 800246e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002470:	2300      	movs	r3, #0
}
 8002472:	4618      	mov	r0, r3
 8002474:	3708      	adds	r7, #8
 8002476:	46bd      	mov	sp, r7
 8002478:	bd80      	pop	{r7, pc}
 800247a:	bf00      	nop
 800247c:	e000e010 	.word	0xe000e010

08002480 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	b082      	sub	sp, #8
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002488:	6878      	ldr	r0, [r7, #4]
 800248a:	f7ff ff2d 	bl	80022e8 <__NVIC_SetPriorityGrouping>
}
 800248e:	bf00      	nop
 8002490:	3708      	adds	r7, #8
 8002492:	46bd      	mov	sp, r7
 8002494:	bd80      	pop	{r7, pc}

08002496 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002496:	b580      	push	{r7, lr}
 8002498:	b086      	sub	sp, #24
 800249a:	af00      	add	r7, sp, #0
 800249c:	4603      	mov	r3, r0
 800249e:	60b9      	str	r1, [r7, #8]
 80024a0:	607a      	str	r2, [r7, #4]
 80024a2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80024a4:	2300      	movs	r3, #0
 80024a6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80024a8:	f7ff ff42 	bl	8002330 <__NVIC_GetPriorityGrouping>
 80024ac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80024ae:	687a      	ldr	r2, [r7, #4]
 80024b0:	68b9      	ldr	r1, [r7, #8]
 80024b2:	6978      	ldr	r0, [r7, #20]
 80024b4:	f7ff ff90 	bl	80023d8 <NVIC_EncodePriority>
 80024b8:	4602      	mov	r2, r0
 80024ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80024be:	4611      	mov	r1, r2
 80024c0:	4618      	mov	r0, r3
 80024c2:	f7ff ff5f 	bl	8002384 <__NVIC_SetPriority>
}
 80024c6:	bf00      	nop
 80024c8:	3718      	adds	r7, #24
 80024ca:	46bd      	mov	sp, r7
 80024cc:	bd80      	pop	{r7, pc}

080024ce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024ce:	b580      	push	{r7, lr}
 80024d0:	b082      	sub	sp, #8
 80024d2:	af00      	add	r7, sp, #0
 80024d4:	4603      	mov	r3, r0
 80024d6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80024d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024dc:	4618      	mov	r0, r3
 80024de:	f7ff ff35 	bl	800234c <__NVIC_EnableIRQ>
}
 80024e2:	bf00      	nop
 80024e4:	3708      	adds	r7, #8
 80024e6:	46bd      	mov	sp, r7
 80024e8:	bd80      	pop	{r7, pc}

080024ea <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80024ea:	b580      	push	{r7, lr}
 80024ec:	b082      	sub	sp, #8
 80024ee:	af00      	add	r7, sp, #0
 80024f0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80024f2:	6878      	ldr	r0, [r7, #4]
 80024f4:	f7ff ffa2 	bl	800243c <SysTick_Config>
 80024f8:	4603      	mov	r3, r0
}
 80024fa:	4618      	mov	r0, r3
 80024fc:	3708      	adds	r7, #8
 80024fe:	46bd      	mov	sp, r7
 8002500:	bd80      	pop	{r7, pc}
	...

08002504 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002504:	b480      	push	{r7}
 8002506:	b08b      	sub	sp, #44	; 0x2c
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
 800250c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800250e:	2300      	movs	r3, #0
 8002510:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002512:	2300      	movs	r3, #0
 8002514:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002516:	e127      	b.n	8002768 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002518:	2201      	movs	r2, #1
 800251a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800251c:	fa02 f303 	lsl.w	r3, r2, r3
 8002520:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002522:	683b      	ldr	r3, [r7, #0]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	69fa      	ldr	r2, [r7, #28]
 8002528:	4013      	ands	r3, r2
 800252a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800252c:	69ba      	ldr	r2, [r7, #24]
 800252e:	69fb      	ldr	r3, [r7, #28]
 8002530:	429a      	cmp	r2, r3
 8002532:	f040 8116 	bne.w	8002762 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002536:	683b      	ldr	r3, [r7, #0]
 8002538:	685b      	ldr	r3, [r3, #4]
 800253a:	2b12      	cmp	r3, #18
 800253c:	d034      	beq.n	80025a8 <HAL_GPIO_Init+0xa4>
 800253e:	2b12      	cmp	r3, #18
 8002540:	d80d      	bhi.n	800255e <HAL_GPIO_Init+0x5a>
 8002542:	2b02      	cmp	r3, #2
 8002544:	d02b      	beq.n	800259e <HAL_GPIO_Init+0x9a>
 8002546:	2b02      	cmp	r3, #2
 8002548:	d804      	bhi.n	8002554 <HAL_GPIO_Init+0x50>
 800254a:	2b00      	cmp	r3, #0
 800254c:	d031      	beq.n	80025b2 <HAL_GPIO_Init+0xae>
 800254e:	2b01      	cmp	r3, #1
 8002550:	d01c      	beq.n	800258c <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002552:	e048      	b.n	80025e6 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002554:	2b03      	cmp	r3, #3
 8002556:	d043      	beq.n	80025e0 <HAL_GPIO_Init+0xdc>
 8002558:	2b11      	cmp	r3, #17
 800255a:	d01b      	beq.n	8002594 <HAL_GPIO_Init+0x90>
          break;
 800255c:	e043      	b.n	80025e6 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 800255e:	4a89      	ldr	r2, [pc, #548]	; (8002784 <HAL_GPIO_Init+0x280>)
 8002560:	4293      	cmp	r3, r2
 8002562:	d026      	beq.n	80025b2 <HAL_GPIO_Init+0xae>
 8002564:	4a87      	ldr	r2, [pc, #540]	; (8002784 <HAL_GPIO_Init+0x280>)
 8002566:	4293      	cmp	r3, r2
 8002568:	d806      	bhi.n	8002578 <HAL_GPIO_Init+0x74>
 800256a:	4a87      	ldr	r2, [pc, #540]	; (8002788 <HAL_GPIO_Init+0x284>)
 800256c:	4293      	cmp	r3, r2
 800256e:	d020      	beq.n	80025b2 <HAL_GPIO_Init+0xae>
 8002570:	4a86      	ldr	r2, [pc, #536]	; (800278c <HAL_GPIO_Init+0x288>)
 8002572:	4293      	cmp	r3, r2
 8002574:	d01d      	beq.n	80025b2 <HAL_GPIO_Init+0xae>
          break;
 8002576:	e036      	b.n	80025e6 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002578:	4a85      	ldr	r2, [pc, #532]	; (8002790 <HAL_GPIO_Init+0x28c>)
 800257a:	4293      	cmp	r3, r2
 800257c:	d019      	beq.n	80025b2 <HAL_GPIO_Init+0xae>
 800257e:	4a85      	ldr	r2, [pc, #532]	; (8002794 <HAL_GPIO_Init+0x290>)
 8002580:	4293      	cmp	r3, r2
 8002582:	d016      	beq.n	80025b2 <HAL_GPIO_Init+0xae>
 8002584:	4a84      	ldr	r2, [pc, #528]	; (8002798 <HAL_GPIO_Init+0x294>)
 8002586:	4293      	cmp	r3, r2
 8002588:	d013      	beq.n	80025b2 <HAL_GPIO_Init+0xae>
          break;
 800258a:	e02c      	b.n	80025e6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800258c:	683b      	ldr	r3, [r7, #0]
 800258e:	68db      	ldr	r3, [r3, #12]
 8002590:	623b      	str	r3, [r7, #32]
          break;
 8002592:	e028      	b.n	80025e6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002594:	683b      	ldr	r3, [r7, #0]
 8002596:	68db      	ldr	r3, [r3, #12]
 8002598:	3304      	adds	r3, #4
 800259a:	623b      	str	r3, [r7, #32]
          break;
 800259c:	e023      	b.n	80025e6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800259e:	683b      	ldr	r3, [r7, #0]
 80025a0:	68db      	ldr	r3, [r3, #12]
 80025a2:	3308      	adds	r3, #8
 80025a4:	623b      	str	r3, [r7, #32]
          break;
 80025a6:	e01e      	b.n	80025e6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80025a8:	683b      	ldr	r3, [r7, #0]
 80025aa:	68db      	ldr	r3, [r3, #12]
 80025ac:	330c      	adds	r3, #12
 80025ae:	623b      	str	r3, [r7, #32]
          break;
 80025b0:	e019      	b.n	80025e6 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80025b2:	683b      	ldr	r3, [r7, #0]
 80025b4:	689b      	ldr	r3, [r3, #8]
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d102      	bne.n	80025c0 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80025ba:	2304      	movs	r3, #4
 80025bc:	623b      	str	r3, [r7, #32]
          break;
 80025be:	e012      	b.n	80025e6 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80025c0:	683b      	ldr	r3, [r7, #0]
 80025c2:	689b      	ldr	r3, [r3, #8]
 80025c4:	2b01      	cmp	r3, #1
 80025c6:	d105      	bne.n	80025d4 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80025c8:	2308      	movs	r3, #8
 80025ca:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	69fa      	ldr	r2, [r7, #28]
 80025d0:	611a      	str	r2, [r3, #16]
          break;
 80025d2:	e008      	b.n	80025e6 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80025d4:	2308      	movs	r3, #8
 80025d6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	69fa      	ldr	r2, [r7, #28]
 80025dc:	615a      	str	r2, [r3, #20]
          break;
 80025de:	e002      	b.n	80025e6 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80025e0:	2300      	movs	r3, #0
 80025e2:	623b      	str	r3, [r7, #32]
          break;
 80025e4:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80025e6:	69bb      	ldr	r3, [r7, #24]
 80025e8:	2bff      	cmp	r3, #255	; 0xff
 80025ea:	d801      	bhi.n	80025f0 <HAL_GPIO_Init+0xec>
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	e001      	b.n	80025f4 <HAL_GPIO_Init+0xf0>
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	3304      	adds	r3, #4
 80025f4:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80025f6:	69bb      	ldr	r3, [r7, #24]
 80025f8:	2bff      	cmp	r3, #255	; 0xff
 80025fa:	d802      	bhi.n	8002602 <HAL_GPIO_Init+0xfe>
 80025fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025fe:	009b      	lsls	r3, r3, #2
 8002600:	e002      	b.n	8002608 <HAL_GPIO_Init+0x104>
 8002602:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002604:	3b08      	subs	r3, #8
 8002606:	009b      	lsls	r3, r3, #2
 8002608:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800260a:	697b      	ldr	r3, [r7, #20]
 800260c:	681a      	ldr	r2, [r3, #0]
 800260e:	210f      	movs	r1, #15
 8002610:	693b      	ldr	r3, [r7, #16]
 8002612:	fa01 f303 	lsl.w	r3, r1, r3
 8002616:	43db      	mvns	r3, r3
 8002618:	401a      	ands	r2, r3
 800261a:	6a39      	ldr	r1, [r7, #32]
 800261c:	693b      	ldr	r3, [r7, #16]
 800261e:	fa01 f303 	lsl.w	r3, r1, r3
 8002622:	431a      	orrs	r2, r3
 8002624:	697b      	ldr	r3, [r7, #20]
 8002626:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002628:	683b      	ldr	r3, [r7, #0]
 800262a:	685b      	ldr	r3, [r3, #4]
 800262c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002630:	2b00      	cmp	r3, #0
 8002632:	f000 8096 	beq.w	8002762 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002636:	4b59      	ldr	r3, [pc, #356]	; (800279c <HAL_GPIO_Init+0x298>)
 8002638:	699b      	ldr	r3, [r3, #24]
 800263a:	4a58      	ldr	r2, [pc, #352]	; (800279c <HAL_GPIO_Init+0x298>)
 800263c:	f043 0301 	orr.w	r3, r3, #1
 8002640:	6193      	str	r3, [r2, #24]
 8002642:	4b56      	ldr	r3, [pc, #344]	; (800279c <HAL_GPIO_Init+0x298>)
 8002644:	699b      	ldr	r3, [r3, #24]
 8002646:	f003 0301 	and.w	r3, r3, #1
 800264a:	60bb      	str	r3, [r7, #8]
 800264c:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800264e:	4a54      	ldr	r2, [pc, #336]	; (80027a0 <HAL_GPIO_Init+0x29c>)
 8002650:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002652:	089b      	lsrs	r3, r3, #2
 8002654:	3302      	adds	r3, #2
 8002656:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800265a:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800265c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800265e:	f003 0303 	and.w	r3, r3, #3
 8002662:	009b      	lsls	r3, r3, #2
 8002664:	220f      	movs	r2, #15
 8002666:	fa02 f303 	lsl.w	r3, r2, r3
 800266a:	43db      	mvns	r3, r3
 800266c:	68fa      	ldr	r2, [r7, #12]
 800266e:	4013      	ands	r3, r2
 8002670:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	4a4b      	ldr	r2, [pc, #300]	; (80027a4 <HAL_GPIO_Init+0x2a0>)
 8002676:	4293      	cmp	r3, r2
 8002678:	d013      	beq.n	80026a2 <HAL_GPIO_Init+0x19e>
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	4a4a      	ldr	r2, [pc, #296]	; (80027a8 <HAL_GPIO_Init+0x2a4>)
 800267e:	4293      	cmp	r3, r2
 8002680:	d00d      	beq.n	800269e <HAL_GPIO_Init+0x19a>
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	4a49      	ldr	r2, [pc, #292]	; (80027ac <HAL_GPIO_Init+0x2a8>)
 8002686:	4293      	cmp	r3, r2
 8002688:	d007      	beq.n	800269a <HAL_GPIO_Init+0x196>
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	4a48      	ldr	r2, [pc, #288]	; (80027b0 <HAL_GPIO_Init+0x2ac>)
 800268e:	4293      	cmp	r3, r2
 8002690:	d101      	bne.n	8002696 <HAL_GPIO_Init+0x192>
 8002692:	2303      	movs	r3, #3
 8002694:	e006      	b.n	80026a4 <HAL_GPIO_Init+0x1a0>
 8002696:	2304      	movs	r3, #4
 8002698:	e004      	b.n	80026a4 <HAL_GPIO_Init+0x1a0>
 800269a:	2302      	movs	r3, #2
 800269c:	e002      	b.n	80026a4 <HAL_GPIO_Init+0x1a0>
 800269e:	2301      	movs	r3, #1
 80026a0:	e000      	b.n	80026a4 <HAL_GPIO_Init+0x1a0>
 80026a2:	2300      	movs	r3, #0
 80026a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80026a6:	f002 0203 	and.w	r2, r2, #3
 80026aa:	0092      	lsls	r2, r2, #2
 80026ac:	4093      	lsls	r3, r2
 80026ae:	68fa      	ldr	r2, [r7, #12]
 80026b0:	4313      	orrs	r3, r2
 80026b2:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80026b4:	493a      	ldr	r1, [pc, #232]	; (80027a0 <HAL_GPIO_Init+0x29c>)
 80026b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026b8:	089b      	lsrs	r3, r3, #2
 80026ba:	3302      	adds	r3, #2
 80026bc:	68fa      	ldr	r2, [r7, #12]
 80026be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80026c2:	683b      	ldr	r3, [r7, #0]
 80026c4:	685b      	ldr	r3, [r3, #4]
 80026c6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d006      	beq.n	80026dc <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80026ce:	4b39      	ldr	r3, [pc, #228]	; (80027b4 <HAL_GPIO_Init+0x2b0>)
 80026d0:	681a      	ldr	r2, [r3, #0]
 80026d2:	4938      	ldr	r1, [pc, #224]	; (80027b4 <HAL_GPIO_Init+0x2b0>)
 80026d4:	69bb      	ldr	r3, [r7, #24]
 80026d6:	4313      	orrs	r3, r2
 80026d8:	600b      	str	r3, [r1, #0]
 80026da:	e006      	b.n	80026ea <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80026dc:	4b35      	ldr	r3, [pc, #212]	; (80027b4 <HAL_GPIO_Init+0x2b0>)
 80026de:	681a      	ldr	r2, [r3, #0]
 80026e0:	69bb      	ldr	r3, [r7, #24]
 80026e2:	43db      	mvns	r3, r3
 80026e4:	4933      	ldr	r1, [pc, #204]	; (80027b4 <HAL_GPIO_Init+0x2b0>)
 80026e6:	4013      	ands	r3, r2
 80026e8:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80026ea:	683b      	ldr	r3, [r7, #0]
 80026ec:	685b      	ldr	r3, [r3, #4]
 80026ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d006      	beq.n	8002704 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80026f6:	4b2f      	ldr	r3, [pc, #188]	; (80027b4 <HAL_GPIO_Init+0x2b0>)
 80026f8:	685a      	ldr	r2, [r3, #4]
 80026fa:	492e      	ldr	r1, [pc, #184]	; (80027b4 <HAL_GPIO_Init+0x2b0>)
 80026fc:	69bb      	ldr	r3, [r7, #24]
 80026fe:	4313      	orrs	r3, r2
 8002700:	604b      	str	r3, [r1, #4]
 8002702:	e006      	b.n	8002712 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002704:	4b2b      	ldr	r3, [pc, #172]	; (80027b4 <HAL_GPIO_Init+0x2b0>)
 8002706:	685a      	ldr	r2, [r3, #4]
 8002708:	69bb      	ldr	r3, [r7, #24]
 800270a:	43db      	mvns	r3, r3
 800270c:	4929      	ldr	r1, [pc, #164]	; (80027b4 <HAL_GPIO_Init+0x2b0>)
 800270e:	4013      	ands	r3, r2
 8002710:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002712:	683b      	ldr	r3, [r7, #0]
 8002714:	685b      	ldr	r3, [r3, #4]
 8002716:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800271a:	2b00      	cmp	r3, #0
 800271c:	d006      	beq.n	800272c <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800271e:	4b25      	ldr	r3, [pc, #148]	; (80027b4 <HAL_GPIO_Init+0x2b0>)
 8002720:	689a      	ldr	r2, [r3, #8]
 8002722:	4924      	ldr	r1, [pc, #144]	; (80027b4 <HAL_GPIO_Init+0x2b0>)
 8002724:	69bb      	ldr	r3, [r7, #24]
 8002726:	4313      	orrs	r3, r2
 8002728:	608b      	str	r3, [r1, #8]
 800272a:	e006      	b.n	800273a <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800272c:	4b21      	ldr	r3, [pc, #132]	; (80027b4 <HAL_GPIO_Init+0x2b0>)
 800272e:	689a      	ldr	r2, [r3, #8]
 8002730:	69bb      	ldr	r3, [r7, #24]
 8002732:	43db      	mvns	r3, r3
 8002734:	491f      	ldr	r1, [pc, #124]	; (80027b4 <HAL_GPIO_Init+0x2b0>)
 8002736:	4013      	ands	r3, r2
 8002738:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800273a:	683b      	ldr	r3, [r7, #0]
 800273c:	685b      	ldr	r3, [r3, #4]
 800273e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002742:	2b00      	cmp	r3, #0
 8002744:	d006      	beq.n	8002754 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002746:	4b1b      	ldr	r3, [pc, #108]	; (80027b4 <HAL_GPIO_Init+0x2b0>)
 8002748:	68da      	ldr	r2, [r3, #12]
 800274a:	491a      	ldr	r1, [pc, #104]	; (80027b4 <HAL_GPIO_Init+0x2b0>)
 800274c:	69bb      	ldr	r3, [r7, #24]
 800274e:	4313      	orrs	r3, r2
 8002750:	60cb      	str	r3, [r1, #12]
 8002752:	e006      	b.n	8002762 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002754:	4b17      	ldr	r3, [pc, #92]	; (80027b4 <HAL_GPIO_Init+0x2b0>)
 8002756:	68da      	ldr	r2, [r3, #12]
 8002758:	69bb      	ldr	r3, [r7, #24]
 800275a:	43db      	mvns	r3, r3
 800275c:	4915      	ldr	r1, [pc, #84]	; (80027b4 <HAL_GPIO_Init+0x2b0>)
 800275e:	4013      	ands	r3, r2
 8002760:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002762:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002764:	3301      	adds	r3, #1
 8002766:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	681a      	ldr	r2, [r3, #0]
 800276c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800276e:	fa22 f303 	lsr.w	r3, r2, r3
 8002772:	2b00      	cmp	r3, #0
 8002774:	f47f aed0 	bne.w	8002518 <HAL_GPIO_Init+0x14>
  }
}
 8002778:	bf00      	nop
 800277a:	372c      	adds	r7, #44	; 0x2c
 800277c:	46bd      	mov	sp, r7
 800277e:	bc80      	pop	{r7}
 8002780:	4770      	bx	lr
 8002782:	bf00      	nop
 8002784:	10210000 	.word	0x10210000
 8002788:	10110000 	.word	0x10110000
 800278c:	10120000 	.word	0x10120000
 8002790:	10310000 	.word	0x10310000
 8002794:	10320000 	.word	0x10320000
 8002798:	10220000 	.word	0x10220000
 800279c:	40021000 	.word	0x40021000
 80027a0:	40010000 	.word	0x40010000
 80027a4:	40010800 	.word	0x40010800
 80027a8:	40010c00 	.word	0x40010c00
 80027ac:	40011000 	.word	0x40011000
 80027b0:	40011400 	.word	0x40011400
 80027b4:	40010400 	.word	0x40010400

080027b8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80027b8:	b480      	push	{r7}
 80027ba:	b085      	sub	sp, #20
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
 80027c0:	460b      	mov	r3, r1
 80027c2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	689a      	ldr	r2, [r3, #8]
 80027c8:	887b      	ldrh	r3, [r7, #2]
 80027ca:	4013      	ands	r3, r2
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d002      	beq.n	80027d6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80027d0:	2301      	movs	r3, #1
 80027d2:	73fb      	strb	r3, [r7, #15]
 80027d4:	e001      	b.n	80027da <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80027d6:	2300      	movs	r3, #0
 80027d8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80027da:	7bfb      	ldrb	r3, [r7, #15]
}
 80027dc:	4618      	mov	r0, r3
 80027de:	3714      	adds	r7, #20
 80027e0:	46bd      	mov	sp, r7
 80027e2:	bc80      	pop	{r7}
 80027e4:	4770      	bx	lr

080027e6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80027e6:	b480      	push	{r7}
 80027e8:	b083      	sub	sp, #12
 80027ea:	af00      	add	r7, sp, #0
 80027ec:	6078      	str	r0, [r7, #4]
 80027ee:	460b      	mov	r3, r1
 80027f0:	807b      	strh	r3, [r7, #2]
 80027f2:	4613      	mov	r3, r2
 80027f4:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80027f6:	787b      	ldrb	r3, [r7, #1]
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d003      	beq.n	8002804 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80027fc:	887a      	ldrh	r2, [r7, #2]
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002802:	e003      	b.n	800280c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002804:	887b      	ldrh	r3, [r7, #2]
 8002806:	041a      	lsls	r2, r3, #16
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	611a      	str	r2, [r3, #16]
}
 800280c:	bf00      	nop
 800280e:	370c      	adds	r7, #12
 8002810:	46bd      	mov	sp, r7
 8002812:	bc80      	pop	{r7}
 8002814:	4770      	bx	lr

08002816 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002816:	b480      	push	{r7}
 8002818:	b083      	sub	sp, #12
 800281a:	af00      	add	r7, sp, #0
 800281c:	6078      	str	r0, [r7, #4]
 800281e:	460b      	mov	r3, r1
 8002820:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	68da      	ldr	r2, [r3, #12]
 8002826:	887b      	ldrh	r3, [r7, #2]
 8002828:	4013      	ands	r3, r2
 800282a:	2b00      	cmp	r3, #0
 800282c:	d003      	beq.n	8002836 <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800282e:	887a      	ldrh	r2, [r7, #2]
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	615a      	str	r2, [r3, #20]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 8002834:	e002      	b.n	800283c <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002836:	887a      	ldrh	r2, [r7, #2]
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	611a      	str	r2, [r3, #16]
}
 800283c:	bf00      	nop
 800283e:	370c      	adds	r7, #12
 8002840:	46bd      	mov	sp, r7
 8002842:	bc80      	pop	{r7}
 8002844:	4770      	bx	lr
	...

08002848 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002848:	b580      	push	{r7, lr}
 800284a:	b086      	sub	sp, #24
 800284c:	af00      	add	r7, sp, #0
 800284e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	2b00      	cmp	r3, #0
 8002854:	d101      	bne.n	800285a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002856:	2301      	movs	r3, #1
 8002858:	e26c      	b.n	8002d34 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f003 0301 	and.w	r3, r3, #1
 8002862:	2b00      	cmp	r3, #0
 8002864:	f000 8087 	beq.w	8002976 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002868:	4b92      	ldr	r3, [pc, #584]	; (8002ab4 <HAL_RCC_OscConfig+0x26c>)
 800286a:	685b      	ldr	r3, [r3, #4]
 800286c:	f003 030c 	and.w	r3, r3, #12
 8002870:	2b04      	cmp	r3, #4
 8002872:	d00c      	beq.n	800288e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002874:	4b8f      	ldr	r3, [pc, #572]	; (8002ab4 <HAL_RCC_OscConfig+0x26c>)
 8002876:	685b      	ldr	r3, [r3, #4]
 8002878:	f003 030c 	and.w	r3, r3, #12
 800287c:	2b08      	cmp	r3, #8
 800287e:	d112      	bne.n	80028a6 <HAL_RCC_OscConfig+0x5e>
 8002880:	4b8c      	ldr	r3, [pc, #560]	; (8002ab4 <HAL_RCC_OscConfig+0x26c>)
 8002882:	685b      	ldr	r3, [r3, #4]
 8002884:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002888:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800288c:	d10b      	bne.n	80028a6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800288e:	4b89      	ldr	r3, [pc, #548]	; (8002ab4 <HAL_RCC_OscConfig+0x26c>)
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002896:	2b00      	cmp	r3, #0
 8002898:	d06c      	beq.n	8002974 <HAL_RCC_OscConfig+0x12c>
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	685b      	ldr	r3, [r3, #4]
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d168      	bne.n	8002974 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80028a2:	2301      	movs	r3, #1
 80028a4:	e246      	b.n	8002d34 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	685b      	ldr	r3, [r3, #4]
 80028aa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80028ae:	d106      	bne.n	80028be <HAL_RCC_OscConfig+0x76>
 80028b0:	4b80      	ldr	r3, [pc, #512]	; (8002ab4 <HAL_RCC_OscConfig+0x26c>)
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	4a7f      	ldr	r2, [pc, #508]	; (8002ab4 <HAL_RCC_OscConfig+0x26c>)
 80028b6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80028ba:	6013      	str	r3, [r2, #0]
 80028bc:	e02e      	b.n	800291c <HAL_RCC_OscConfig+0xd4>
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	685b      	ldr	r3, [r3, #4]
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d10c      	bne.n	80028e0 <HAL_RCC_OscConfig+0x98>
 80028c6:	4b7b      	ldr	r3, [pc, #492]	; (8002ab4 <HAL_RCC_OscConfig+0x26c>)
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	4a7a      	ldr	r2, [pc, #488]	; (8002ab4 <HAL_RCC_OscConfig+0x26c>)
 80028cc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80028d0:	6013      	str	r3, [r2, #0]
 80028d2:	4b78      	ldr	r3, [pc, #480]	; (8002ab4 <HAL_RCC_OscConfig+0x26c>)
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	4a77      	ldr	r2, [pc, #476]	; (8002ab4 <HAL_RCC_OscConfig+0x26c>)
 80028d8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80028dc:	6013      	str	r3, [r2, #0]
 80028de:	e01d      	b.n	800291c <HAL_RCC_OscConfig+0xd4>
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	685b      	ldr	r3, [r3, #4]
 80028e4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80028e8:	d10c      	bne.n	8002904 <HAL_RCC_OscConfig+0xbc>
 80028ea:	4b72      	ldr	r3, [pc, #456]	; (8002ab4 <HAL_RCC_OscConfig+0x26c>)
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	4a71      	ldr	r2, [pc, #452]	; (8002ab4 <HAL_RCC_OscConfig+0x26c>)
 80028f0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80028f4:	6013      	str	r3, [r2, #0]
 80028f6:	4b6f      	ldr	r3, [pc, #444]	; (8002ab4 <HAL_RCC_OscConfig+0x26c>)
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	4a6e      	ldr	r2, [pc, #440]	; (8002ab4 <HAL_RCC_OscConfig+0x26c>)
 80028fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002900:	6013      	str	r3, [r2, #0]
 8002902:	e00b      	b.n	800291c <HAL_RCC_OscConfig+0xd4>
 8002904:	4b6b      	ldr	r3, [pc, #428]	; (8002ab4 <HAL_RCC_OscConfig+0x26c>)
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	4a6a      	ldr	r2, [pc, #424]	; (8002ab4 <HAL_RCC_OscConfig+0x26c>)
 800290a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800290e:	6013      	str	r3, [r2, #0]
 8002910:	4b68      	ldr	r3, [pc, #416]	; (8002ab4 <HAL_RCC_OscConfig+0x26c>)
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	4a67      	ldr	r2, [pc, #412]	; (8002ab4 <HAL_RCC_OscConfig+0x26c>)
 8002916:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800291a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	685b      	ldr	r3, [r3, #4]
 8002920:	2b00      	cmp	r3, #0
 8002922:	d013      	beq.n	800294c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002924:	f7fe fe4a 	bl	80015bc <HAL_GetTick>
 8002928:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800292a:	e008      	b.n	800293e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800292c:	f7fe fe46 	bl	80015bc <HAL_GetTick>
 8002930:	4602      	mov	r2, r0
 8002932:	693b      	ldr	r3, [r7, #16]
 8002934:	1ad3      	subs	r3, r2, r3
 8002936:	2b64      	cmp	r3, #100	; 0x64
 8002938:	d901      	bls.n	800293e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800293a:	2303      	movs	r3, #3
 800293c:	e1fa      	b.n	8002d34 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800293e:	4b5d      	ldr	r3, [pc, #372]	; (8002ab4 <HAL_RCC_OscConfig+0x26c>)
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002946:	2b00      	cmp	r3, #0
 8002948:	d0f0      	beq.n	800292c <HAL_RCC_OscConfig+0xe4>
 800294a:	e014      	b.n	8002976 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800294c:	f7fe fe36 	bl	80015bc <HAL_GetTick>
 8002950:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002952:	e008      	b.n	8002966 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002954:	f7fe fe32 	bl	80015bc <HAL_GetTick>
 8002958:	4602      	mov	r2, r0
 800295a:	693b      	ldr	r3, [r7, #16]
 800295c:	1ad3      	subs	r3, r2, r3
 800295e:	2b64      	cmp	r3, #100	; 0x64
 8002960:	d901      	bls.n	8002966 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002962:	2303      	movs	r3, #3
 8002964:	e1e6      	b.n	8002d34 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002966:	4b53      	ldr	r3, [pc, #332]	; (8002ab4 <HAL_RCC_OscConfig+0x26c>)
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800296e:	2b00      	cmp	r3, #0
 8002970:	d1f0      	bne.n	8002954 <HAL_RCC_OscConfig+0x10c>
 8002972:	e000      	b.n	8002976 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002974:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f003 0302 	and.w	r3, r3, #2
 800297e:	2b00      	cmp	r3, #0
 8002980:	d063      	beq.n	8002a4a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002982:	4b4c      	ldr	r3, [pc, #304]	; (8002ab4 <HAL_RCC_OscConfig+0x26c>)
 8002984:	685b      	ldr	r3, [r3, #4]
 8002986:	f003 030c 	and.w	r3, r3, #12
 800298a:	2b00      	cmp	r3, #0
 800298c:	d00b      	beq.n	80029a6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800298e:	4b49      	ldr	r3, [pc, #292]	; (8002ab4 <HAL_RCC_OscConfig+0x26c>)
 8002990:	685b      	ldr	r3, [r3, #4]
 8002992:	f003 030c 	and.w	r3, r3, #12
 8002996:	2b08      	cmp	r3, #8
 8002998:	d11c      	bne.n	80029d4 <HAL_RCC_OscConfig+0x18c>
 800299a:	4b46      	ldr	r3, [pc, #280]	; (8002ab4 <HAL_RCC_OscConfig+0x26c>)
 800299c:	685b      	ldr	r3, [r3, #4]
 800299e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d116      	bne.n	80029d4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80029a6:	4b43      	ldr	r3, [pc, #268]	; (8002ab4 <HAL_RCC_OscConfig+0x26c>)
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f003 0302 	and.w	r3, r3, #2
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d005      	beq.n	80029be <HAL_RCC_OscConfig+0x176>
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	691b      	ldr	r3, [r3, #16]
 80029b6:	2b01      	cmp	r3, #1
 80029b8:	d001      	beq.n	80029be <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80029ba:	2301      	movs	r3, #1
 80029bc:	e1ba      	b.n	8002d34 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029be:	4b3d      	ldr	r3, [pc, #244]	; (8002ab4 <HAL_RCC_OscConfig+0x26c>)
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	695b      	ldr	r3, [r3, #20]
 80029ca:	00db      	lsls	r3, r3, #3
 80029cc:	4939      	ldr	r1, [pc, #228]	; (8002ab4 <HAL_RCC_OscConfig+0x26c>)
 80029ce:	4313      	orrs	r3, r2
 80029d0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80029d2:	e03a      	b.n	8002a4a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	691b      	ldr	r3, [r3, #16]
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d020      	beq.n	8002a1e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80029dc:	4b36      	ldr	r3, [pc, #216]	; (8002ab8 <HAL_RCC_OscConfig+0x270>)
 80029de:	2201      	movs	r2, #1
 80029e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029e2:	f7fe fdeb 	bl	80015bc <HAL_GetTick>
 80029e6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029e8:	e008      	b.n	80029fc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80029ea:	f7fe fde7 	bl	80015bc <HAL_GetTick>
 80029ee:	4602      	mov	r2, r0
 80029f0:	693b      	ldr	r3, [r7, #16]
 80029f2:	1ad3      	subs	r3, r2, r3
 80029f4:	2b02      	cmp	r3, #2
 80029f6:	d901      	bls.n	80029fc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80029f8:	2303      	movs	r3, #3
 80029fa:	e19b      	b.n	8002d34 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029fc:	4b2d      	ldr	r3, [pc, #180]	; (8002ab4 <HAL_RCC_OscConfig+0x26c>)
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f003 0302 	and.w	r3, r3, #2
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d0f0      	beq.n	80029ea <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a08:	4b2a      	ldr	r3, [pc, #168]	; (8002ab4 <HAL_RCC_OscConfig+0x26c>)
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	695b      	ldr	r3, [r3, #20]
 8002a14:	00db      	lsls	r3, r3, #3
 8002a16:	4927      	ldr	r1, [pc, #156]	; (8002ab4 <HAL_RCC_OscConfig+0x26c>)
 8002a18:	4313      	orrs	r3, r2
 8002a1a:	600b      	str	r3, [r1, #0]
 8002a1c:	e015      	b.n	8002a4a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002a1e:	4b26      	ldr	r3, [pc, #152]	; (8002ab8 <HAL_RCC_OscConfig+0x270>)
 8002a20:	2200      	movs	r2, #0
 8002a22:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a24:	f7fe fdca 	bl	80015bc <HAL_GetTick>
 8002a28:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a2a:	e008      	b.n	8002a3e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a2c:	f7fe fdc6 	bl	80015bc <HAL_GetTick>
 8002a30:	4602      	mov	r2, r0
 8002a32:	693b      	ldr	r3, [r7, #16]
 8002a34:	1ad3      	subs	r3, r2, r3
 8002a36:	2b02      	cmp	r3, #2
 8002a38:	d901      	bls.n	8002a3e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002a3a:	2303      	movs	r3, #3
 8002a3c:	e17a      	b.n	8002d34 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a3e:	4b1d      	ldr	r3, [pc, #116]	; (8002ab4 <HAL_RCC_OscConfig+0x26c>)
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f003 0302 	and.w	r3, r3, #2
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d1f0      	bne.n	8002a2c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f003 0308 	and.w	r3, r3, #8
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d03a      	beq.n	8002acc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	699b      	ldr	r3, [r3, #24]
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d019      	beq.n	8002a92 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002a5e:	4b17      	ldr	r3, [pc, #92]	; (8002abc <HAL_RCC_OscConfig+0x274>)
 8002a60:	2201      	movs	r2, #1
 8002a62:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a64:	f7fe fdaa 	bl	80015bc <HAL_GetTick>
 8002a68:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a6a:	e008      	b.n	8002a7e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a6c:	f7fe fda6 	bl	80015bc <HAL_GetTick>
 8002a70:	4602      	mov	r2, r0
 8002a72:	693b      	ldr	r3, [r7, #16]
 8002a74:	1ad3      	subs	r3, r2, r3
 8002a76:	2b02      	cmp	r3, #2
 8002a78:	d901      	bls.n	8002a7e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002a7a:	2303      	movs	r3, #3
 8002a7c:	e15a      	b.n	8002d34 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a7e:	4b0d      	ldr	r3, [pc, #52]	; (8002ab4 <HAL_RCC_OscConfig+0x26c>)
 8002a80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a82:	f003 0302 	and.w	r3, r3, #2
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d0f0      	beq.n	8002a6c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002a8a:	2001      	movs	r0, #1
 8002a8c:	f000 fada 	bl	8003044 <RCC_Delay>
 8002a90:	e01c      	b.n	8002acc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a92:	4b0a      	ldr	r3, [pc, #40]	; (8002abc <HAL_RCC_OscConfig+0x274>)
 8002a94:	2200      	movs	r2, #0
 8002a96:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a98:	f7fe fd90 	bl	80015bc <HAL_GetTick>
 8002a9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a9e:	e00f      	b.n	8002ac0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002aa0:	f7fe fd8c 	bl	80015bc <HAL_GetTick>
 8002aa4:	4602      	mov	r2, r0
 8002aa6:	693b      	ldr	r3, [r7, #16]
 8002aa8:	1ad3      	subs	r3, r2, r3
 8002aaa:	2b02      	cmp	r3, #2
 8002aac:	d908      	bls.n	8002ac0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002aae:	2303      	movs	r3, #3
 8002ab0:	e140      	b.n	8002d34 <HAL_RCC_OscConfig+0x4ec>
 8002ab2:	bf00      	nop
 8002ab4:	40021000 	.word	0x40021000
 8002ab8:	42420000 	.word	0x42420000
 8002abc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ac0:	4b9e      	ldr	r3, [pc, #632]	; (8002d3c <HAL_RCC_OscConfig+0x4f4>)
 8002ac2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ac4:	f003 0302 	and.w	r3, r3, #2
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d1e9      	bne.n	8002aa0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f003 0304 	and.w	r3, r3, #4
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	f000 80a6 	beq.w	8002c26 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002ada:	2300      	movs	r3, #0
 8002adc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002ade:	4b97      	ldr	r3, [pc, #604]	; (8002d3c <HAL_RCC_OscConfig+0x4f4>)
 8002ae0:	69db      	ldr	r3, [r3, #28]
 8002ae2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d10d      	bne.n	8002b06 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002aea:	4b94      	ldr	r3, [pc, #592]	; (8002d3c <HAL_RCC_OscConfig+0x4f4>)
 8002aec:	69db      	ldr	r3, [r3, #28]
 8002aee:	4a93      	ldr	r2, [pc, #588]	; (8002d3c <HAL_RCC_OscConfig+0x4f4>)
 8002af0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002af4:	61d3      	str	r3, [r2, #28]
 8002af6:	4b91      	ldr	r3, [pc, #580]	; (8002d3c <HAL_RCC_OscConfig+0x4f4>)
 8002af8:	69db      	ldr	r3, [r3, #28]
 8002afa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002afe:	60bb      	str	r3, [r7, #8]
 8002b00:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002b02:	2301      	movs	r3, #1
 8002b04:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b06:	4b8e      	ldr	r3, [pc, #568]	; (8002d40 <HAL_RCC_OscConfig+0x4f8>)
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d118      	bne.n	8002b44 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002b12:	4b8b      	ldr	r3, [pc, #556]	; (8002d40 <HAL_RCC_OscConfig+0x4f8>)
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	4a8a      	ldr	r2, [pc, #552]	; (8002d40 <HAL_RCC_OscConfig+0x4f8>)
 8002b18:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b1c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002b1e:	f7fe fd4d 	bl	80015bc <HAL_GetTick>
 8002b22:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b24:	e008      	b.n	8002b38 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b26:	f7fe fd49 	bl	80015bc <HAL_GetTick>
 8002b2a:	4602      	mov	r2, r0
 8002b2c:	693b      	ldr	r3, [r7, #16]
 8002b2e:	1ad3      	subs	r3, r2, r3
 8002b30:	2b64      	cmp	r3, #100	; 0x64
 8002b32:	d901      	bls.n	8002b38 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002b34:	2303      	movs	r3, #3
 8002b36:	e0fd      	b.n	8002d34 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b38:	4b81      	ldr	r3, [pc, #516]	; (8002d40 <HAL_RCC_OscConfig+0x4f8>)
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d0f0      	beq.n	8002b26 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	68db      	ldr	r3, [r3, #12]
 8002b48:	2b01      	cmp	r3, #1
 8002b4a:	d106      	bne.n	8002b5a <HAL_RCC_OscConfig+0x312>
 8002b4c:	4b7b      	ldr	r3, [pc, #492]	; (8002d3c <HAL_RCC_OscConfig+0x4f4>)
 8002b4e:	6a1b      	ldr	r3, [r3, #32]
 8002b50:	4a7a      	ldr	r2, [pc, #488]	; (8002d3c <HAL_RCC_OscConfig+0x4f4>)
 8002b52:	f043 0301 	orr.w	r3, r3, #1
 8002b56:	6213      	str	r3, [r2, #32]
 8002b58:	e02d      	b.n	8002bb6 <HAL_RCC_OscConfig+0x36e>
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	68db      	ldr	r3, [r3, #12]
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d10c      	bne.n	8002b7c <HAL_RCC_OscConfig+0x334>
 8002b62:	4b76      	ldr	r3, [pc, #472]	; (8002d3c <HAL_RCC_OscConfig+0x4f4>)
 8002b64:	6a1b      	ldr	r3, [r3, #32]
 8002b66:	4a75      	ldr	r2, [pc, #468]	; (8002d3c <HAL_RCC_OscConfig+0x4f4>)
 8002b68:	f023 0301 	bic.w	r3, r3, #1
 8002b6c:	6213      	str	r3, [r2, #32]
 8002b6e:	4b73      	ldr	r3, [pc, #460]	; (8002d3c <HAL_RCC_OscConfig+0x4f4>)
 8002b70:	6a1b      	ldr	r3, [r3, #32]
 8002b72:	4a72      	ldr	r2, [pc, #456]	; (8002d3c <HAL_RCC_OscConfig+0x4f4>)
 8002b74:	f023 0304 	bic.w	r3, r3, #4
 8002b78:	6213      	str	r3, [r2, #32]
 8002b7a:	e01c      	b.n	8002bb6 <HAL_RCC_OscConfig+0x36e>
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	68db      	ldr	r3, [r3, #12]
 8002b80:	2b05      	cmp	r3, #5
 8002b82:	d10c      	bne.n	8002b9e <HAL_RCC_OscConfig+0x356>
 8002b84:	4b6d      	ldr	r3, [pc, #436]	; (8002d3c <HAL_RCC_OscConfig+0x4f4>)
 8002b86:	6a1b      	ldr	r3, [r3, #32]
 8002b88:	4a6c      	ldr	r2, [pc, #432]	; (8002d3c <HAL_RCC_OscConfig+0x4f4>)
 8002b8a:	f043 0304 	orr.w	r3, r3, #4
 8002b8e:	6213      	str	r3, [r2, #32]
 8002b90:	4b6a      	ldr	r3, [pc, #424]	; (8002d3c <HAL_RCC_OscConfig+0x4f4>)
 8002b92:	6a1b      	ldr	r3, [r3, #32]
 8002b94:	4a69      	ldr	r2, [pc, #420]	; (8002d3c <HAL_RCC_OscConfig+0x4f4>)
 8002b96:	f043 0301 	orr.w	r3, r3, #1
 8002b9a:	6213      	str	r3, [r2, #32]
 8002b9c:	e00b      	b.n	8002bb6 <HAL_RCC_OscConfig+0x36e>
 8002b9e:	4b67      	ldr	r3, [pc, #412]	; (8002d3c <HAL_RCC_OscConfig+0x4f4>)
 8002ba0:	6a1b      	ldr	r3, [r3, #32]
 8002ba2:	4a66      	ldr	r2, [pc, #408]	; (8002d3c <HAL_RCC_OscConfig+0x4f4>)
 8002ba4:	f023 0301 	bic.w	r3, r3, #1
 8002ba8:	6213      	str	r3, [r2, #32]
 8002baa:	4b64      	ldr	r3, [pc, #400]	; (8002d3c <HAL_RCC_OscConfig+0x4f4>)
 8002bac:	6a1b      	ldr	r3, [r3, #32]
 8002bae:	4a63      	ldr	r2, [pc, #396]	; (8002d3c <HAL_RCC_OscConfig+0x4f4>)
 8002bb0:	f023 0304 	bic.w	r3, r3, #4
 8002bb4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	68db      	ldr	r3, [r3, #12]
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d015      	beq.n	8002bea <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002bbe:	f7fe fcfd 	bl	80015bc <HAL_GetTick>
 8002bc2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002bc4:	e00a      	b.n	8002bdc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002bc6:	f7fe fcf9 	bl	80015bc <HAL_GetTick>
 8002bca:	4602      	mov	r2, r0
 8002bcc:	693b      	ldr	r3, [r7, #16]
 8002bce:	1ad3      	subs	r3, r2, r3
 8002bd0:	f241 3288 	movw	r2, #5000	; 0x1388
 8002bd4:	4293      	cmp	r3, r2
 8002bd6:	d901      	bls.n	8002bdc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002bd8:	2303      	movs	r3, #3
 8002bda:	e0ab      	b.n	8002d34 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002bdc:	4b57      	ldr	r3, [pc, #348]	; (8002d3c <HAL_RCC_OscConfig+0x4f4>)
 8002bde:	6a1b      	ldr	r3, [r3, #32]
 8002be0:	f003 0302 	and.w	r3, r3, #2
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d0ee      	beq.n	8002bc6 <HAL_RCC_OscConfig+0x37e>
 8002be8:	e014      	b.n	8002c14 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002bea:	f7fe fce7 	bl	80015bc <HAL_GetTick>
 8002bee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002bf0:	e00a      	b.n	8002c08 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002bf2:	f7fe fce3 	bl	80015bc <HAL_GetTick>
 8002bf6:	4602      	mov	r2, r0
 8002bf8:	693b      	ldr	r3, [r7, #16]
 8002bfa:	1ad3      	subs	r3, r2, r3
 8002bfc:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c00:	4293      	cmp	r3, r2
 8002c02:	d901      	bls.n	8002c08 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002c04:	2303      	movs	r3, #3
 8002c06:	e095      	b.n	8002d34 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002c08:	4b4c      	ldr	r3, [pc, #304]	; (8002d3c <HAL_RCC_OscConfig+0x4f4>)
 8002c0a:	6a1b      	ldr	r3, [r3, #32]
 8002c0c:	f003 0302 	and.w	r3, r3, #2
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d1ee      	bne.n	8002bf2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002c14:	7dfb      	ldrb	r3, [r7, #23]
 8002c16:	2b01      	cmp	r3, #1
 8002c18:	d105      	bne.n	8002c26 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c1a:	4b48      	ldr	r3, [pc, #288]	; (8002d3c <HAL_RCC_OscConfig+0x4f4>)
 8002c1c:	69db      	ldr	r3, [r3, #28]
 8002c1e:	4a47      	ldr	r2, [pc, #284]	; (8002d3c <HAL_RCC_OscConfig+0x4f4>)
 8002c20:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002c24:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	69db      	ldr	r3, [r3, #28]
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	f000 8081 	beq.w	8002d32 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002c30:	4b42      	ldr	r3, [pc, #264]	; (8002d3c <HAL_RCC_OscConfig+0x4f4>)
 8002c32:	685b      	ldr	r3, [r3, #4]
 8002c34:	f003 030c 	and.w	r3, r3, #12
 8002c38:	2b08      	cmp	r3, #8
 8002c3a:	d061      	beq.n	8002d00 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	69db      	ldr	r3, [r3, #28]
 8002c40:	2b02      	cmp	r3, #2
 8002c42:	d146      	bne.n	8002cd2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c44:	4b3f      	ldr	r3, [pc, #252]	; (8002d44 <HAL_RCC_OscConfig+0x4fc>)
 8002c46:	2200      	movs	r2, #0
 8002c48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c4a:	f7fe fcb7 	bl	80015bc <HAL_GetTick>
 8002c4e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c50:	e008      	b.n	8002c64 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c52:	f7fe fcb3 	bl	80015bc <HAL_GetTick>
 8002c56:	4602      	mov	r2, r0
 8002c58:	693b      	ldr	r3, [r7, #16]
 8002c5a:	1ad3      	subs	r3, r2, r3
 8002c5c:	2b02      	cmp	r3, #2
 8002c5e:	d901      	bls.n	8002c64 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002c60:	2303      	movs	r3, #3
 8002c62:	e067      	b.n	8002d34 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c64:	4b35      	ldr	r3, [pc, #212]	; (8002d3c <HAL_RCC_OscConfig+0x4f4>)
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d1f0      	bne.n	8002c52 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	6a1b      	ldr	r3, [r3, #32]
 8002c74:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002c78:	d108      	bne.n	8002c8c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002c7a:	4b30      	ldr	r3, [pc, #192]	; (8002d3c <HAL_RCC_OscConfig+0x4f4>)
 8002c7c:	685b      	ldr	r3, [r3, #4]
 8002c7e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	689b      	ldr	r3, [r3, #8]
 8002c86:	492d      	ldr	r1, [pc, #180]	; (8002d3c <HAL_RCC_OscConfig+0x4f4>)
 8002c88:	4313      	orrs	r3, r2
 8002c8a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002c8c:	4b2b      	ldr	r3, [pc, #172]	; (8002d3c <HAL_RCC_OscConfig+0x4f4>)
 8002c8e:	685b      	ldr	r3, [r3, #4]
 8002c90:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	6a19      	ldr	r1, [r3, #32]
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c9c:	430b      	orrs	r3, r1
 8002c9e:	4927      	ldr	r1, [pc, #156]	; (8002d3c <HAL_RCC_OscConfig+0x4f4>)
 8002ca0:	4313      	orrs	r3, r2
 8002ca2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002ca4:	4b27      	ldr	r3, [pc, #156]	; (8002d44 <HAL_RCC_OscConfig+0x4fc>)
 8002ca6:	2201      	movs	r2, #1
 8002ca8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002caa:	f7fe fc87 	bl	80015bc <HAL_GetTick>
 8002cae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002cb0:	e008      	b.n	8002cc4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002cb2:	f7fe fc83 	bl	80015bc <HAL_GetTick>
 8002cb6:	4602      	mov	r2, r0
 8002cb8:	693b      	ldr	r3, [r7, #16]
 8002cba:	1ad3      	subs	r3, r2, r3
 8002cbc:	2b02      	cmp	r3, #2
 8002cbe:	d901      	bls.n	8002cc4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002cc0:	2303      	movs	r3, #3
 8002cc2:	e037      	b.n	8002d34 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002cc4:	4b1d      	ldr	r3, [pc, #116]	; (8002d3c <HAL_RCC_OscConfig+0x4f4>)
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d0f0      	beq.n	8002cb2 <HAL_RCC_OscConfig+0x46a>
 8002cd0:	e02f      	b.n	8002d32 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002cd2:	4b1c      	ldr	r3, [pc, #112]	; (8002d44 <HAL_RCC_OscConfig+0x4fc>)
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cd8:	f7fe fc70 	bl	80015bc <HAL_GetTick>
 8002cdc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002cde:	e008      	b.n	8002cf2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ce0:	f7fe fc6c 	bl	80015bc <HAL_GetTick>
 8002ce4:	4602      	mov	r2, r0
 8002ce6:	693b      	ldr	r3, [r7, #16]
 8002ce8:	1ad3      	subs	r3, r2, r3
 8002cea:	2b02      	cmp	r3, #2
 8002cec:	d901      	bls.n	8002cf2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002cee:	2303      	movs	r3, #3
 8002cf0:	e020      	b.n	8002d34 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002cf2:	4b12      	ldr	r3, [pc, #72]	; (8002d3c <HAL_RCC_OscConfig+0x4f4>)
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d1f0      	bne.n	8002ce0 <HAL_RCC_OscConfig+0x498>
 8002cfe:	e018      	b.n	8002d32 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	69db      	ldr	r3, [r3, #28]
 8002d04:	2b01      	cmp	r3, #1
 8002d06:	d101      	bne.n	8002d0c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002d08:	2301      	movs	r3, #1
 8002d0a:	e013      	b.n	8002d34 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002d0c:	4b0b      	ldr	r3, [pc, #44]	; (8002d3c <HAL_RCC_OscConfig+0x4f4>)
 8002d0e:	685b      	ldr	r3, [r3, #4]
 8002d10:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	6a1b      	ldr	r3, [r3, #32]
 8002d1c:	429a      	cmp	r2, r3
 8002d1e:	d106      	bne.n	8002d2e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d2a:	429a      	cmp	r2, r3
 8002d2c:	d001      	beq.n	8002d32 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002d2e:	2301      	movs	r3, #1
 8002d30:	e000      	b.n	8002d34 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002d32:	2300      	movs	r3, #0
}
 8002d34:	4618      	mov	r0, r3
 8002d36:	3718      	adds	r7, #24
 8002d38:	46bd      	mov	sp, r7
 8002d3a:	bd80      	pop	{r7, pc}
 8002d3c:	40021000 	.word	0x40021000
 8002d40:	40007000 	.word	0x40007000
 8002d44:	42420060 	.word	0x42420060

08002d48 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	b084      	sub	sp, #16
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	6078      	str	r0, [r7, #4]
 8002d50:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d101      	bne.n	8002d5c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002d58:	2301      	movs	r3, #1
 8002d5a:	e0d0      	b.n	8002efe <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002d5c:	4b6a      	ldr	r3, [pc, #424]	; (8002f08 <HAL_RCC_ClockConfig+0x1c0>)
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f003 0307 	and.w	r3, r3, #7
 8002d64:	683a      	ldr	r2, [r7, #0]
 8002d66:	429a      	cmp	r2, r3
 8002d68:	d910      	bls.n	8002d8c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d6a:	4b67      	ldr	r3, [pc, #412]	; (8002f08 <HAL_RCC_ClockConfig+0x1c0>)
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	f023 0207 	bic.w	r2, r3, #7
 8002d72:	4965      	ldr	r1, [pc, #404]	; (8002f08 <HAL_RCC_ClockConfig+0x1c0>)
 8002d74:	683b      	ldr	r3, [r7, #0]
 8002d76:	4313      	orrs	r3, r2
 8002d78:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d7a:	4b63      	ldr	r3, [pc, #396]	; (8002f08 <HAL_RCC_ClockConfig+0x1c0>)
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	f003 0307 	and.w	r3, r3, #7
 8002d82:	683a      	ldr	r2, [r7, #0]
 8002d84:	429a      	cmp	r2, r3
 8002d86:	d001      	beq.n	8002d8c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002d88:	2301      	movs	r3, #1
 8002d8a:	e0b8      	b.n	8002efe <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f003 0302 	and.w	r3, r3, #2
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d020      	beq.n	8002dda <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	f003 0304 	and.w	r3, r3, #4
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d005      	beq.n	8002db0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002da4:	4b59      	ldr	r3, [pc, #356]	; (8002f0c <HAL_RCC_ClockConfig+0x1c4>)
 8002da6:	685b      	ldr	r3, [r3, #4]
 8002da8:	4a58      	ldr	r2, [pc, #352]	; (8002f0c <HAL_RCC_ClockConfig+0x1c4>)
 8002daa:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002dae:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f003 0308 	and.w	r3, r3, #8
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d005      	beq.n	8002dc8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002dbc:	4b53      	ldr	r3, [pc, #332]	; (8002f0c <HAL_RCC_ClockConfig+0x1c4>)
 8002dbe:	685b      	ldr	r3, [r3, #4]
 8002dc0:	4a52      	ldr	r2, [pc, #328]	; (8002f0c <HAL_RCC_ClockConfig+0x1c4>)
 8002dc2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002dc6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002dc8:	4b50      	ldr	r3, [pc, #320]	; (8002f0c <HAL_RCC_ClockConfig+0x1c4>)
 8002dca:	685b      	ldr	r3, [r3, #4]
 8002dcc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	689b      	ldr	r3, [r3, #8]
 8002dd4:	494d      	ldr	r1, [pc, #308]	; (8002f0c <HAL_RCC_ClockConfig+0x1c4>)
 8002dd6:	4313      	orrs	r3, r2
 8002dd8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f003 0301 	and.w	r3, r3, #1
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d040      	beq.n	8002e68 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	685b      	ldr	r3, [r3, #4]
 8002dea:	2b01      	cmp	r3, #1
 8002dec:	d107      	bne.n	8002dfe <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002dee:	4b47      	ldr	r3, [pc, #284]	; (8002f0c <HAL_RCC_ClockConfig+0x1c4>)
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d115      	bne.n	8002e26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002dfa:	2301      	movs	r3, #1
 8002dfc:	e07f      	b.n	8002efe <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	685b      	ldr	r3, [r3, #4]
 8002e02:	2b02      	cmp	r3, #2
 8002e04:	d107      	bne.n	8002e16 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e06:	4b41      	ldr	r3, [pc, #260]	; (8002f0c <HAL_RCC_ClockConfig+0x1c4>)
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d109      	bne.n	8002e26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002e12:	2301      	movs	r3, #1
 8002e14:	e073      	b.n	8002efe <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e16:	4b3d      	ldr	r3, [pc, #244]	; (8002f0c <HAL_RCC_ClockConfig+0x1c4>)
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f003 0302 	and.w	r3, r3, #2
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d101      	bne.n	8002e26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002e22:	2301      	movs	r3, #1
 8002e24:	e06b      	b.n	8002efe <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002e26:	4b39      	ldr	r3, [pc, #228]	; (8002f0c <HAL_RCC_ClockConfig+0x1c4>)
 8002e28:	685b      	ldr	r3, [r3, #4]
 8002e2a:	f023 0203 	bic.w	r2, r3, #3
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	685b      	ldr	r3, [r3, #4]
 8002e32:	4936      	ldr	r1, [pc, #216]	; (8002f0c <HAL_RCC_ClockConfig+0x1c4>)
 8002e34:	4313      	orrs	r3, r2
 8002e36:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002e38:	f7fe fbc0 	bl	80015bc <HAL_GetTick>
 8002e3c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e3e:	e00a      	b.n	8002e56 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e40:	f7fe fbbc 	bl	80015bc <HAL_GetTick>
 8002e44:	4602      	mov	r2, r0
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	1ad3      	subs	r3, r2, r3
 8002e4a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e4e:	4293      	cmp	r3, r2
 8002e50:	d901      	bls.n	8002e56 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002e52:	2303      	movs	r3, #3
 8002e54:	e053      	b.n	8002efe <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e56:	4b2d      	ldr	r3, [pc, #180]	; (8002f0c <HAL_RCC_ClockConfig+0x1c4>)
 8002e58:	685b      	ldr	r3, [r3, #4]
 8002e5a:	f003 020c 	and.w	r2, r3, #12
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	685b      	ldr	r3, [r3, #4]
 8002e62:	009b      	lsls	r3, r3, #2
 8002e64:	429a      	cmp	r2, r3
 8002e66:	d1eb      	bne.n	8002e40 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002e68:	4b27      	ldr	r3, [pc, #156]	; (8002f08 <HAL_RCC_ClockConfig+0x1c0>)
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f003 0307 	and.w	r3, r3, #7
 8002e70:	683a      	ldr	r2, [r7, #0]
 8002e72:	429a      	cmp	r2, r3
 8002e74:	d210      	bcs.n	8002e98 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e76:	4b24      	ldr	r3, [pc, #144]	; (8002f08 <HAL_RCC_ClockConfig+0x1c0>)
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f023 0207 	bic.w	r2, r3, #7
 8002e7e:	4922      	ldr	r1, [pc, #136]	; (8002f08 <HAL_RCC_ClockConfig+0x1c0>)
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	4313      	orrs	r3, r2
 8002e84:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e86:	4b20      	ldr	r3, [pc, #128]	; (8002f08 <HAL_RCC_ClockConfig+0x1c0>)
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f003 0307 	and.w	r3, r3, #7
 8002e8e:	683a      	ldr	r2, [r7, #0]
 8002e90:	429a      	cmp	r2, r3
 8002e92:	d001      	beq.n	8002e98 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002e94:	2301      	movs	r3, #1
 8002e96:	e032      	b.n	8002efe <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f003 0304 	and.w	r3, r3, #4
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d008      	beq.n	8002eb6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002ea4:	4b19      	ldr	r3, [pc, #100]	; (8002f0c <HAL_RCC_ClockConfig+0x1c4>)
 8002ea6:	685b      	ldr	r3, [r3, #4]
 8002ea8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	68db      	ldr	r3, [r3, #12]
 8002eb0:	4916      	ldr	r1, [pc, #88]	; (8002f0c <HAL_RCC_ClockConfig+0x1c4>)
 8002eb2:	4313      	orrs	r3, r2
 8002eb4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f003 0308 	and.w	r3, r3, #8
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d009      	beq.n	8002ed6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002ec2:	4b12      	ldr	r3, [pc, #72]	; (8002f0c <HAL_RCC_ClockConfig+0x1c4>)
 8002ec4:	685b      	ldr	r3, [r3, #4]
 8002ec6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	691b      	ldr	r3, [r3, #16]
 8002ece:	00db      	lsls	r3, r3, #3
 8002ed0:	490e      	ldr	r1, [pc, #56]	; (8002f0c <HAL_RCC_ClockConfig+0x1c4>)
 8002ed2:	4313      	orrs	r3, r2
 8002ed4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002ed6:	f000 f821 	bl	8002f1c <HAL_RCC_GetSysClockFreq>
 8002eda:	4601      	mov	r1, r0
 8002edc:	4b0b      	ldr	r3, [pc, #44]	; (8002f0c <HAL_RCC_ClockConfig+0x1c4>)
 8002ede:	685b      	ldr	r3, [r3, #4]
 8002ee0:	091b      	lsrs	r3, r3, #4
 8002ee2:	f003 030f 	and.w	r3, r3, #15
 8002ee6:	4a0a      	ldr	r2, [pc, #40]	; (8002f10 <HAL_RCC_ClockConfig+0x1c8>)
 8002ee8:	5cd3      	ldrb	r3, [r2, r3]
 8002eea:	fa21 f303 	lsr.w	r3, r1, r3
 8002eee:	4a09      	ldr	r2, [pc, #36]	; (8002f14 <HAL_RCC_ClockConfig+0x1cc>)
 8002ef0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002ef2:	4b09      	ldr	r3, [pc, #36]	; (8002f18 <HAL_RCC_ClockConfig+0x1d0>)
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	4618      	mov	r0, r3
 8002ef8:	f7fe fb1e 	bl	8001538 <HAL_InitTick>

  return HAL_OK;
 8002efc:	2300      	movs	r3, #0
}
 8002efe:	4618      	mov	r0, r3
 8002f00:	3710      	adds	r7, #16
 8002f02:	46bd      	mov	sp, r7
 8002f04:	bd80      	pop	{r7, pc}
 8002f06:	bf00      	nop
 8002f08:	40022000 	.word	0x40022000
 8002f0c:	40021000 	.word	0x40021000
 8002f10:	08003a54 	.word	0x08003a54
 8002f14:	20000000 	.word	0x20000000
 8002f18:	20000004 	.word	0x20000004

08002f1c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002f1c:	b490      	push	{r4, r7}
 8002f1e:	b08a      	sub	sp, #40	; 0x28
 8002f20:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002f22:	4b2a      	ldr	r3, [pc, #168]	; (8002fcc <HAL_RCC_GetSysClockFreq+0xb0>)
 8002f24:	1d3c      	adds	r4, r7, #4
 8002f26:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002f28:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002f2c:	4b28      	ldr	r3, [pc, #160]	; (8002fd0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002f2e:	881b      	ldrh	r3, [r3, #0]
 8002f30:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002f32:	2300      	movs	r3, #0
 8002f34:	61fb      	str	r3, [r7, #28]
 8002f36:	2300      	movs	r3, #0
 8002f38:	61bb      	str	r3, [r7, #24]
 8002f3a:	2300      	movs	r3, #0
 8002f3c:	627b      	str	r3, [r7, #36]	; 0x24
 8002f3e:	2300      	movs	r3, #0
 8002f40:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002f42:	2300      	movs	r3, #0
 8002f44:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002f46:	4b23      	ldr	r3, [pc, #140]	; (8002fd4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002f48:	685b      	ldr	r3, [r3, #4]
 8002f4a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002f4c:	69fb      	ldr	r3, [r7, #28]
 8002f4e:	f003 030c 	and.w	r3, r3, #12
 8002f52:	2b04      	cmp	r3, #4
 8002f54:	d002      	beq.n	8002f5c <HAL_RCC_GetSysClockFreq+0x40>
 8002f56:	2b08      	cmp	r3, #8
 8002f58:	d003      	beq.n	8002f62 <HAL_RCC_GetSysClockFreq+0x46>
 8002f5a:	e02d      	b.n	8002fb8 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002f5c:	4b1e      	ldr	r3, [pc, #120]	; (8002fd8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002f5e:	623b      	str	r3, [r7, #32]
      break;
 8002f60:	e02d      	b.n	8002fbe <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002f62:	69fb      	ldr	r3, [r7, #28]
 8002f64:	0c9b      	lsrs	r3, r3, #18
 8002f66:	f003 030f 	and.w	r3, r3, #15
 8002f6a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002f6e:	4413      	add	r3, r2
 8002f70:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002f74:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002f76:	69fb      	ldr	r3, [r7, #28]
 8002f78:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d013      	beq.n	8002fa8 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002f80:	4b14      	ldr	r3, [pc, #80]	; (8002fd4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002f82:	685b      	ldr	r3, [r3, #4]
 8002f84:	0c5b      	lsrs	r3, r3, #17
 8002f86:	f003 0301 	and.w	r3, r3, #1
 8002f8a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002f8e:	4413      	add	r3, r2
 8002f90:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002f94:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002f96:	697b      	ldr	r3, [r7, #20]
 8002f98:	4a0f      	ldr	r2, [pc, #60]	; (8002fd8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002f9a:	fb02 f203 	mul.w	r2, r2, r3
 8002f9e:	69bb      	ldr	r3, [r7, #24]
 8002fa0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fa4:	627b      	str	r3, [r7, #36]	; 0x24
 8002fa6:	e004      	b.n	8002fb2 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002fa8:	697b      	ldr	r3, [r7, #20]
 8002faa:	4a0c      	ldr	r2, [pc, #48]	; (8002fdc <HAL_RCC_GetSysClockFreq+0xc0>)
 8002fac:	fb02 f303 	mul.w	r3, r2, r3
 8002fb0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8002fb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fb4:	623b      	str	r3, [r7, #32]
      break;
 8002fb6:	e002      	b.n	8002fbe <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002fb8:	4b07      	ldr	r3, [pc, #28]	; (8002fd8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002fba:	623b      	str	r3, [r7, #32]
      break;
 8002fbc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002fbe:	6a3b      	ldr	r3, [r7, #32]
}
 8002fc0:	4618      	mov	r0, r3
 8002fc2:	3728      	adds	r7, #40	; 0x28
 8002fc4:	46bd      	mov	sp, r7
 8002fc6:	bc90      	pop	{r4, r7}
 8002fc8:	4770      	bx	lr
 8002fca:	bf00      	nop
 8002fcc:	08003a40 	.word	0x08003a40
 8002fd0:	08003a50 	.word	0x08003a50
 8002fd4:	40021000 	.word	0x40021000
 8002fd8:	007a1200 	.word	0x007a1200
 8002fdc:	003d0900 	.word	0x003d0900

08002fe0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002fe0:	b480      	push	{r7}
 8002fe2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002fe4:	4b02      	ldr	r3, [pc, #8]	; (8002ff0 <HAL_RCC_GetHCLKFreq+0x10>)
 8002fe6:	681b      	ldr	r3, [r3, #0]
}
 8002fe8:	4618      	mov	r0, r3
 8002fea:	46bd      	mov	sp, r7
 8002fec:	bc80      	pop	{r7}
 8002fee:	4770      	bx	lr
 8002ff0:	20000000 	.word	0x20000000

08002ff4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002ff8:	f7ff fff2 	bl	8002fe0 <HAL_RCC_GetHCLKFreq>
 8002ffc:	4601      	mov	r1, r0
 8002ffe:	4b05      	ldr	r3, [pc, #20]	; (8003014 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003000:	685b      	ldr	r3, [r3, #4]
 8003002:	0a1b      	lsrs	r3, r3, #8
 8003004:	f003 0307 	and.w	r3, r3, #7
 8003008:	4a03      	ldr	r2, [pc, #12]	; (8003018 <HAL_RCC_GetPCLK1Freq+0x24>)
 800300a:	5cd3      	ldrb	r3, [r2, r3]
 800300c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003010:	4618      	mov	r0, r3
 8003012:	bd80      	pop	{r7, pc}
 8003014:	40021000 	.word	0x40021000
 8003018:	08003a64 	.word	0x08003a64

0800301c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003020:	f7ff ffde 	bl	8002fe0 <HAL_RCC_GetHCLKFreq>
 8003024:	4601      	mov	r1, r0
 8003026:	4b05      	ldr	r3, [pc, #20]	; (800303c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003028:	685b      	ldr	r3, [r3, #4]
 800302a:	0adb      	lsrs	r3, r3, #11
 800302c:	f003 0307 	and.w	r3, r3, #7
 8003030:	4a03      	ldr	r2, [pc, #12]	; (8003040 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003032:	5cd3      	ldrb	r3, [r2, r3]
 8003034:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003038:	4618      	mov	r0, r3
 800303a:	bd80      	pop	{r7, pc}
 800303c:	40021000 	.word	0x40021000
 8003040:	08003a64 	.word	0x08003a64

08003044 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003044:	b480      	push	{r7}
 8003046:	b085      	sub	sp, #20
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800304c:	4b0a      	ldr	r3, [pc, #40]	; (8003078 <RCC_Delay+0x34>)
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	4a0a      	ldr	r2, [pc, #40]	; (800307c <RCC_Delay+0x38>)
 8003052:	fba2 2303 	umull	r2, r3, r2, r3
 8003056:	0a5b      	lsrs	r3, r3, #9
 8003058:	687a      	ldr	r2, [r7, #4]
 800305a:	fb02 f303 	mul.w	r3, r2, r3
 800305e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003060:	bf00      	nop
  }
  while (Delay --);
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	1e5a      	subs	r2, r3, #1
 8003066:	60fa      	str	r2, [r7, #12]
 8003068:	2b00      	cmp	r3, #0
 800306a:	d1f9      	bne.n	8003060 <RCC_Delay+0x1c>
}
 800306c:	bf00      	nop
 800306e:	3714      	adds	r7, #20
 8003070:	46bd      	mov	sp, r7
 8003072:	bc80      	pop	{r7}
 8003074:	4770      	bx	lr
 8003076:	bf00      	nop
 8003078:	20000000 	.word	0x20000000
 800307c:	10624dd3 	.word	0x10624dd3

08003080 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003080:	b580      	push	{r7, lr}
 8003082:	b082      	sub	sp, #8
 8003084:	af00      	add	r7, sp, #0
 8003086:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	2b00      	cmp	r3, #0
 800308c:	d101      	bne.n	8003092 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800308e:	2301      	movs	r3, #1
 8003090:	e01d      	b.n	80030ce <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003098:	b2db      	uxtb	r3, r3
 800309a:	2b00      	cmp	r3, #0
 800309c:	d106      	bne.n	80030ac <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	2200      	movs	r2, #0
 80030a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80030a6:	6878      	ldr	r0, [r7, #4]
 80030a8:	f7fe f944 	bl	8001334 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	2202      	movs	r2, #2
 80030b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681a      	ldr	r2, [r3, #0]
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	3304      	adds	r3, #4
 80030bc:	4619      	mov	r1, r3
 80030be:	4610      	mov	r0, r2
 80030c0:	f000 fa10 	bl	80034e4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	2201      	movs	r2, #1
 80030c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80030cc:	2300      	movs	r3, #0
}
 80030ce:	4618      	mov	r0, r3
 80030d0:	3708      	adds	r7, #8
 80030d2:	46bd      	mov	sp, r7
 80030d4:	bd80      	pop	{r7, pc}

080030d6 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80030d6:	b480      	push	{r7}
 80030d8:	b085      	sub	sp, #20
 80030da:	af00      	add	r7, sp, #0
 80030dc:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	68da      	ldr	r2, [r3, #12]
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f042 0201 	orr.w	r2, r2, #1
 80030ec:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	689b      	ldr	r3, [r3, #8]
 80030f4:	f003 0307 	and.w	r3, r3, #7
 80030f8:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	2b06      	cmp	r3, #6
 80030fe:	d007      	beq.n	8003110 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	681a      	ldr	r2, [r3, #0]
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f042 0201 	orr.w	r2, r2, #1
 800310e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003110:	2300      	movs	r3, #0
}
 8003112:	4618      	mov	r0, r3
 8003114:	3714      	adds	r7, #20
 8003116:	46bd      	mov	sp, r7
 8003118:	bc80      	pop	{r7}
 800311a:	4770      	bx	lr

0800311c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800311c:	b580      	push	{r7, lr}
 800311e:	b082      	sub	sp, #8
 8003120:	af00      	add	r7, sp, #0
 8003122:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	691b      	ldr	r3, [r3, #16]
 800312a:	f003 0302 	and.w	r3, r3, #2
 800312e:	2b02      	cmp	r3, #2
 8003130:	d122      	bne.n	8003178 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	68db      	ldr	r3, [r3, #12]
 8003138:	f003 0302 	and.w	r3, r3, #2
 800313c:	2b02      	cmp	r3, #2
 800313e:	d11b      	bne.n	8003178 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f06f 0202 	mvn.w	r2, #2
 8003148:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	2201      	movs	r2, #1
 800314e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	699b      	ldr	r3, [r3, #24]
 8003156:	f003 0303 	and.w	r3, r3, #3
 800315a:	2b00      	cmp	r3, #0
 800315c:	d003      	beq.n	8003166 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800315e:	6878      	ldr	r0, [r7, #4]
 8003160:	f000 f9a4 	bl	80034ac <HAL_TIM_IC_CaptureCallback>
 8003164:	e005      	b.n	8003172 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003166:	6878      	ldr	r0, [r7, #4]
 8003168:	f000 f997 	bl	800349a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800316c:	6878      	ldr	r0, [r7, #4]
 800316e:	f000 f9a6 	bl	80034be <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	2200      	movs	r2, #0
 8003176:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	691b      	ldr	r3, [r3, #16]
 800317e:	f003 0304 	and.w	r3, r3, #4
 8003182:	2b04      	cmp	r3, #4
 8003184:	d122      	bne.n	80031cc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	68db      	ldr	r3, [r3, #12]
 800318c:	f003 0304 	and.w	r3, r3, #4
 8003190:	2b04      	cmp	r3, #4
 8003192:	d11b      	bne.n	80031cc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f06f 0204 	mvn.w	r2, #4
 800319c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	2202      	movs	r2, #2
 80031a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	699b      	ldr	r3, [r3, #24]
 80031aa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d003      	beq.n	80031ba <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80031b2:	6878      	ldr	r0, [r7, #4]
 80031b4:	f000 f97a 	bl	80034ac <HAL_TIM_IC_CaptureCallback>
 80031b8:	e005      	b.n	80031c6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80031ba:	6878      	ldr	r0, [r7, #4]
 80031bc:	f000 f96d 	bl	800349a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80031c0:	6878      	ldr	r0, [r7, #4]
 80031c2:	f000 f97c 	bl	80034be <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	2200      	movs	r2, #0
 80031ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	691b      	ldr	r3, [r3, #16]
 80031d2:	f003 0308 	and.w	r3, r3, #8
 80031d6:	2b08      	cmp	r3, #8
 80031d8:	d122      	bne.n	8003220 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	68db      	ldr	r3, [r3, #12]
 80031e0:	f003 0308 	and.w	r3, r3, #8
 80031e4:	2b08      	cmp	r3, #8
 80031e6:	d11b      	bne.n	8003220 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f06f 0208 	mvn.w	r2, #8
 80031f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	2204      	movs	r2, #4
 80031f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	69db      	ldr	r3, [r3, #28]
 80031fe:	f003 0303 	and.w	r3, r3, #3
 8003202:	2b00      	cmp	r3, #0
 8003204:	d003      	beq.n	800320e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003206:	6878      	ldr	r0, [r7, #4]
 8003208:	f000 f950 	bl	80034ac <HAL_TIM_IC_CaptureCallback>
 800320c:	e005      	b.n	800321a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800320e:	6878      	ldr	r0, [r7, #4]
 8003210:	f000 f943 	bl	800349a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003214:	6878      	ldr	r0, [r7, #4]
 8003216:	f000 f952 	bl	80034be <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	2200      	movs	r2, #0
 800321e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	691b      	ldr	r3, [r3, #16]
 8003226:	f003 0310 	and.w	r3, r3, #16
 800322a:	2b10      	cmp	r3, #16
 800322c:	d122      	bne.n	8003274 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	68db      	ldr	r3, [r3, #12]
 8003234:	f003 0310 	and.w	r3, r3, #16
 8003238:	2b10      	cmp	r3, #16
 800323a:	d11b      	bne.n	8003274 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	f06f 0210 	mvn.w	r2, #16
 8003244:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	2208      	movs	r2, #8
 800324a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	69db      	ldr	r3, [r3, #28]
 8003252:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003256:	2b00      	cmp	r3, #0
 8003258:	d003      	beq.n	8003262 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800325a:	6878      	ldr	r0, [r7, #4]
 800325c:	f000 f926 	bl	80034ac <HAL_TIM_IC_CaptureCallback>
 8003260:	e005      	b.n	800326e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003262:	6878      	ldr	r0, [r7, #4]
 8003264:	f000 f919 	bl	800349a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003268:	6878      	ldr	r0, [r7, #4]
 800326a:	f000 f928 	bl	80034be <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	2200      	movs	r2, #0
 8003272:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	691b      	ldr	r3, [r3, #16]
 800327a:	f003 0301 	and.w	r3, r3, #1
 800327e:	2b01      	cmp	r3, #1
 8003280:	d10e      	bne.n	80032a0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	68db      	ldr	r3, [r3, #12]
 8003288:	f003 0301 	and.w	r3, r3, #1
 800328c:	2b01      	cmp	r3, #1
 800328e:	d107      	bne.n	80032a0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	f06f 0201 	mvn.w	r2, #1
 8003298:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800329a:	6878      	ldr	r0, [r7, #4]
 800329c:	f7fe f86e 	bl	800137c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	691b      	ldr	r3, [r3, #16]
 80032a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80032aa:	2b80      	cmp	r3, #128	; 0x80
 80032ac:	d10e      	bne.n	80032cc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	68db      	ldr	r3, [r3, #12]
 80032b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80032b8:	2b80      	cmp	r3, #128	; 0x80
 80032ba:	d107      	bne.n	80032cc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80032c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80032c6:	6878      	ldr	r0, [r7, #4]
 80032c8:	f000 fa51 	bl	800376e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	691b      	ldr	r3, [r3, #16]
 80032d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032d6:	2b40      	cmp	r3, #64	; 0x40
 80032d8:	d10e      	bne.n	80032f8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	68db      	ldr	r3, [r3, #12]
 80032e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032e4:	2b40      	cmp	r3, #64	; 0x40
 80032e6:	d107      	bne.n	80032f8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80032f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80032f2:	6878      	ldr	r0, [r7, #4]
 80032f4:	f000 f8ec 	bl	80034d0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	691b      	ldr	r3, [r3, #16]
 80032fe:	f003 0320 	and.w	r3, r3, #32
 8003302:	2b20      	cmp	r3, #32
 8003304:	d10e      	bne.n	8003324 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	68db      	ldr	r3, [r3, #12]
 800330c:	f003 0320 	and.w	r3, r3, #32
 8003310:	2b20      	cmp	r3, #32
 8003312:	d107      	bne.n	8003324 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f06f 0220 	mvn.w	r2, #32
 800331c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800331e:	6878      	ldr	r0, [r7, #4]
 8003320:	f000 fa1c 	bl	800375c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003324:	bf00      	nop
 8003326:	3708      	adds	r7, #8
 8003328:	46bd      	mov	sp, r7
 800332a:	bd80      	pop	{r7, pc}

0800332c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800332c:	b580      	push	{r7, lr}
 800332e:	b084      	sub	sp, #16
 8003330:	af00      	add	r7, sp, #0
 8003332:	6078      	str	r0, [r7, #4]
 8003334:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800333c:	2b01      	cmp	r3, #1
 800333e:	d101      	bne.n	8003344 <HAL_TIM_ConfigClockSource+0x18>
 8003340:	2302      	movs	r3, #2
 8003342:	e0a6      	b.n	8003492 <HAL_TIM_ConfigClockSource+0x166>
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	2201      	movs	r2, #1
 8003348:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	2202      	movs	r2, #2
 8003350:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	689b      	ldr	r3, [r3, #8]
 800335a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003362:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800336a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	68fa      	ldr	r2, [r7, #12]
 8003372:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003374:	683b      	ldr	r3, [r7, #0]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	2b40      	cmp	r3, #64	; 0x40
 800337a:	d067      	beq.n	800344c <HAL_TIM_ConfigClockSource+0x120>
 800337c:	2b40      	cmp	r3, #64	; 0x40
 800337e:	d80b      	bhi.n	8003398 <HAL_TIM_ConfigClockSource+0x6c>
 8003380:	2b10      	cmp	r3, #16
 8003382:	d073      	beq.n	800346c <HAL_TIM_ConfigClockSource+0x140>
 8003384:	2b10      	cmp	r3, #16
 8003386:	d802      	bhi.n	800338e <HAL_TIM_ConfigClockSource+0x62>
 8003388:	2b00      	cmp	r3, #0
 800338a:	d06f      	beq.n	800346c <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800338c:	e078      	b.n	8003480 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800338e:	2b20      	cmp	r3, #32
 8003390:	d06c      	beq.n	800346c <HAL_TIM_ConfigClockSource+0x140>
 8003392:	2b30      	cmp	r3, #48	; 0x30
 8003394:	d06a      	beq.n	800346c <HAL_TIM_ConfigClockSource+0x140>
      break;
 8003396:	e073      	b.n	8003480 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003398:	2b70      	cmp	r3, #112	; 0x70
 800339a:	d00d      	beq.n	80033b8 <HAL_TIM_ConfigClockSource+0x8c>
 800339c:	2b70      	cmp	r3, #112	; 0x70
 800339e:	d804      	bhi.n	80033aa <HAL_TIM_ConfigClockSource+0x7e>
 80033a0:	2b50      	cmp	r3, #80	; 0x50
 80033a2:	d033      	beq.n	800340c <HAL_TIM_ConfigClockSource+0xe0>
 80033a4:	2b60      	cmp	r3, #96	; 0x60
 80033a6:	d041      	beq.n	800342c <HAL_TIM_ConfigClockSource+0x100>
      break;
 80033a8:	e06a      	b.n	8003480 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80033aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80033ae:	d066      	beq.n	800347e <HAL_TIM_ConfigClockSource+0x152>
 80033b0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80033b4:	d017      	beq.n	80033e6 <HAL_TIM_ConfigClockSource+0xba>
      break;
 80033b6:	e063      	b.n	8003480 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	6818      	ldr	r0, [r3, #0]
 80033bc:	683b      	ldr	r3, [r7, #0]
 80033be:	6899      	ldr	r1, [r3, #8]
 80033c0:	683b      	ldr	r3, [r7, #0]
 80033c2:	685a      	ldr	r2, [r3, #4]
 80033c4:	683b      	ldr	r3, [r7, #0]
 80033c6:	68db      	ldr	r3, [r3, #12]
 80033c8:	f000 f965 	bl	8003696 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	689b      	ldr	r3, [r3, #8]
 80033d2:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80033da:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	68fa      	ldr	r2, [r7, #12]
 80033e2:	609a      	str	r2, [r3, #8]
      break;
 80033e4:	e04c      	b.n	8003480 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	6818      	ldr	r0, [r3, #0]
 80033ea:	683b      	ldr	r3, [r7, #0]
 80033ec:	6899      	ldr	r1, [r3, #8]
 80033ee:	683b      	ldr	r3, [r7, #0]
 80033f0:	685a      	ldr	r2, [r3, #4]
 80033f2:	683b      	ldr	r3, [r7, #0]
 80033f4:	68db      	ldr	r3, [r3, #12]
 80033f6:	f000 f94e 	bl	8003696 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	689a      	ldr	r2, [r3, #8]
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003408:	609a      	str	r2, [r3, #8]
      break;
 800340a:	e039      	b.n	8003480 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	6818      	ldr	r0, [r3, #0]
 8003410:	683b      	ldr	r3, [r7, #0]
 8003412:	6859      	ldr	r1, [r3, #4]
 8003414:	683b      	ldr	r3, [r7, #0]
 8003416:	68db      	ldr	r3, [r3, #12]
 8003418:	461a      	mov	r2, r3
 800341a:	f000 f8c5 	bl	80035a8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	2150      	movs	r1, #80	; 0x50
 8003424:	4618      	mov	r0, r3
 8003426:	f000 f91c 	bl	8003662 <TIM_ITRx_SetConfig>
      break;
 800342a:	e029      	b.n	8003480 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	6818      	ldr	r0, [r3, #0]
 8003430:	683b      	ldr	r3, [r7, #0]
 8003432:	6859      	ldr	r1, [r3, #4]
 8003434:	683b      	ldr	r3, [r7, #0]
 8003436:	68db      	ldr	r3, [r3, #12]
 8003438:	461a      	mov	r2, r3
 800343a:	f000 f8e3 	bl	8003604 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	2160      	movs	r1, #96	; 0x60
 8003444:	4618      	mov	r0, r3
 8003446:	f000 f90c 	bl	8003662 <TIM_ITRx_SetConfig>
      break;
 800344a:	e019      	b.n	8003480 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	6818      	ldr	r0, [r3, #0]
 8003450:	683b      	ldr	r3, [r7, #0]
 8003452:	6859      	ldr	r1, [r3, #4]
 8003454:	683b      	ldr	r3, [r7, #0]
 8003456:	68db      	ldr	r3, [r3, #12]
 8003458:	461a      	mov	r2, r3
 800345a:	f000 f8a5 	bl	80035a8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	2140      	movs	r1, #64	; 0x40
 8003464:	4618      	mov	r0, r3
 8003466:	f000 f8fc 	bl	8003662 <TIM_ITRx_SetConfig>
      break;
 800346a:	e009      	b.n	8003480 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681a      	ldr	r2, [r3, #0]
 8003470:	683b      	ldr	r3, [r7, #0]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	4619      	mov	r1, r3
 8003476:	4610      	mov	r0, r2
 8003478:	f000 f8f3 	bl	8003662 <TIM_ITRx_SetConfig>
      break;
 800347c:	e000      	b.n	8003480 <HAL_TIM_ConfigClockSource+0x154>
      break;
 800347e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	2201      	movs	r2, #1
 8003484:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	2200      	movs	r2, #0
 800348c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003490:	2300      	movs	r3, #0
}
 8003492:	4618      	mov	r0, r3
 8003494:	3710      	adds	r7, #16
 8003496:	46bd      	mov	sp, r7
 8003498:	bd80      	pop	{r7, pc}

0800349a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800349a:	b480      	push	{r7}
 800349c:	b083      	sub	sp, #12
 800349e:	af00      	add	r7, sp, #0
 80034a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80034a2:	bf00      	nop
 80034a4:	370c      	adds	r7, #12
 80034a6:	46bd      	mov	sp, r7
 80034a8:	bc80      	pop	{r7}
 80034aa:	4770      	bx	lr

080034ac <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80034ac:	b480      	push	{r7}
 80034ae:	b083      	sub	sp, #12
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80034b4:	bf00      	nop
 80034b6:	370c      	adds	r7, #12
 80034b8:	46bd      	mov	sp, r7
 80034ba:	bc80      	pop	{r7}
 80034bc:	4770      	bx	lr

080034be <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80034be:	b480      	push	{r7}
 80034c0:	b083      	sub	sp, #12
 80034c2:	af00      	add	r7, sp, #0
 80034c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80034c6:	bf00      	nop
 80034c8:	370c      	adds	r7, #12
 80034ca:	46bd      	mov	sp, r7
 80034cc:	bc80      	pop	{r7}
 80034ce:	4770      	bx	lr

080034d0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80034d0:	b480      	push	{r7}
 80034d2:	b083      	sub	sp, #12
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80034d8:	bf00      	nop
 80034da:	370c      	adds	r7, #12
 80034dc:	46bd      	mov	sp, r7
 80034de:	bc80      	pop	{r7}
 80034e0:	4770      	bx	lr
	...

080034e4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80034e4:	b480      	push	{r7}
 80034e6:	b085      	sub	sp, #20
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	6078      	str	r0, [r7, #4]
 80034ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	4a29      	ldr	r2, [pc, #164]	; (800359c <TIM_Base_SetConfig+0xb8>)
 80034f8:	4293      	cmp	r3, r2
 80034fa:	d00b      	beq.n	8003514 <TIM_Base_SetConfig+0x30>
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003502:	d007      	beq.n	8003514 <TIM_Base_SetConfig+0x30>
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	4a26      	ldr	r2, [pc, #152]	; (80035a0 <TIM_Base_SetConfig+0xbc>)
 8003508:	4293      	cmp	r3, r2
 800350a:	d003      	beq.n	8003514 <TIM_Base_SetConfig+0x30>
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	4a25      	ldr	r2, [pc, #148]	; (80035a4 <TIM_Base_SetConfig+0xc0>)
 8003510:	4293      	cmp	r3, r2
 8003512:	d108      	bne.n	8003526 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800351a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800351c:	683b      	ldr	r3, [r7, #0]
 800351e:	685b      	ldr	r3, [r3, #4]
 8003520:	68fa      	ldr	r2, [r7, #12]
 8003522:	4313      	orrs	r3, r2
 8003524:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	4a1c      	ldr	r2, [pc, #112]	; (800359c <TIM_Base_SetConfig+0xb8>)
 800352a:	4293      	cmp	r3, r2
 800352c:	d00b      	beq.n	8003546 <TIM_Base_SetConfig+0x62>
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003534:	d007      	beq.n	8003546 <TIM_Base_SetConfig+0x62>
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	4a19      	ldr	r2, [pc, #100]	; (80035a0 <TIM_Base_SetConfig+0xbc>)
 800353a:	4293      	cmp	r3, r2
 800353c:	d003      	beq.n	8003546 <TIM_Base_SetConfig+0x62>
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	4a18      	ldr	r2, [pc, #96]	; (80035a4 <TIM_Base_SetConfig+0xc0>)
 8003542:	4293      	cmp	r3, r2
 8003544:	d108      	bne.n	8003558 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800354c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800354e:	683b      	ldr	r3, [r7, #0]
 8003550:	68db      	ldr	r3, [r3, #12]
 8003552:	68fa      	ldr	r2, [r7, #12]
 8003554:	4313      	orrs	r3, r2
 8003556:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800355e:	683b      	ldr	r3, [r7, #0]
 8003560:	695b      	ldr	r3, [r3, #20]
 8003562:	4313      	orrs	r3, r2
 8003564:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	68fa      	ldr	r2, [r7, #12]
 800356a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	689a      	ldr	r2, [r3, #8]
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003574:	683b      	ldr	r3, [r7, #0]
 8003576:	681a      	ldr	r2, [r3, #0]
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	4a07      	ldr	r2, [pc, #28]	; (800359c <TIM_Base_SetConfig+0xb8>)
 8003580:	4293      	cmp	r3, r2
 8003582:	d103      	bne.n	800358c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003584:	683b      	ldr	r3, [r7, #0]
 8003586:	691a      	ldr	r2, [r3, #16]
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	2201      	movs	r2, #1
 8003590:	615a      	str	r2, [r3, #20]
}
 8003592:	bf00      	nop
 8003594:	3714      	adds	r7, #20
 8003596:	46bd      	mov	sp, r7
 8003598:	bc80      	pop	{r7}
 800359a:	4770      	bx	lr
 800359c:	40012c00 	.word	0x40012c00
 80035a0:	40000400 	.word	0x40000400
 80035a4:	40000800 	.word	0x40000800

080035a8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80035a8:	b480      	push	{r7}
 80035aa:	b087      	sub	sp, #28
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	60f8      	str	r0, [r7, #12]
 80035b0:	60b9      	str	r1, [r7, #8]
 80035b2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	6a1b      	ldr	r3, [r3, #32]
 80035b8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	6a1b      	ldr	r3, [r3, #32]
 80035be:	f023 0201 	bic.w	r2, r3, #1
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	699b      	ldr	r3, [r3, #24]
 80035ca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80035cc:	693b      	ldr	r3, [r7, #16]
 80035ce:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80035d2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	011b      	lsls	r3, r3, #4
 80035d8:	693a      	ldr	r2, [r7, #16]
 80035da:	4313      	orrs	r3, r2
 80035dc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80035de:	697b      	ldr	r3, [r7, #20]
 80035e0:	f023 030a 	bic.w	r3, r3, #10
 80035e4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80035e6:	697a      	ldr	r2, [r7, #20]
 80035e8:	68bb      	ldr	r3, [r7, #8]
 80035ea:	4313      	orrs	r3, r2
 80035ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	693a      	ldr	r2, [r7, #16]
 80035f2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	697a      	ldr	r2, [r7, #20]
 80035f8:	621a      	str	r2, [r3, #32]
}
 80035fa:	bf00      	nop
 80035fc:	371c      	adds	r7, #28
 80035fe:	46bd      	mov	sp, r7
 8003600:	bc80      	pop	{r7}
 8003602:	4770      	bx	lr

08003604 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003604:	b480      	push	{r7}
 8003606:	b087      	sub	sp, #28
 8003608:	af00      	add	r7, sp, #0
 800360a:	60f8      	str	r0, [r7, #12]
 800360c:	60b9      	str	r1, [r7, #8]
 800360e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	6a1b      	ldr	r3, [r3, #32]
 8003614:	f023 0210 	bic.w	r2, r3, #16
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	699b      	ldr	r3, [r3, #24]
 8003620:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	6a1b      	ldr	r3, [r3, #32]
 8003626:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003628:	697b      	ldr	r3, [r7, #20]
 800362a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800362e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	031b      	lsls	r3, r3, #12
 8003634:	697a      	ldr	r2, [r7, #20]
 8003636:	4313      	orrs	r3, r2
 8003638:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800363a:	693b      	ldr	r3, [r7, #16]
 800363c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003640:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003642:	68bb      	ldr	r3, [r7, #8]
 8003644:	011b      	lsls	r3, r3, #4
 8003646:	693a      	ldr	r2, [r7, #16]
 8003648:	4313      	orrs	r3, r2
 800364a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	697a      	ldr	r2, [r7, #20]
 8003650:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	693a      	ldr	r2, [r7, #16]
 8003656:	621a      	str	r2, [r3, #32]
}
 8003658:	bf00      	nop
 800365a:	371c      	adds	r7, #28
 800365c:	46bd      	mov	sp, r7
 800365e:	bc80      	pop	{r7}
 8003660:	4770      	bx	lr

08003662 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003662:	b480      	push	{r7}
 8003664:	b085      	sub	sp, #20
 8003666:	af00      	add	r7, sp, #0
 8003668:	6078      	str	r0, [r7, #4]
 800366a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	689b      	ldr	r3, [r3, #8]
 8003670:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003678:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800367a:	683a      	ldr	r2, [r7, #0]
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	4313      	orrs	r3, r2
 8003680:	f043 0307 	orr.w	r3, r3, #7
 8003684:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	68fa      	ldr	r2, [r7, #12]
 800368a:	609a      	str	r2, [r3, #8]
}
 800368c:	bf00      	nop
 800368e:	3714      	adds	r7, #20
 8003690:	46bd      	mov	sp, r7
 8003692:	bc80      	pop	{r7}
 8003694:	4770      	bx	lr

08003696 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003696:	b480      	push	{r7}
 8003698:	b087      	sub	sp, #28
 800369a:	af00      	add	r7, sp, #0
 800369c:	60f8      	str	r0, [r7, #12]
 800369e:	60b9      	str	r1, [r7, #8]
 80036a0:	607a      	str	r2, [r7, #4]
 80036a2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	689b      	ldr	r3, [r3, #8]
 80036a8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80036aa:	697b      	ldr	r3, [r7, #20]
 80036ac:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80036b0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80036b2:	683b      	ldr	r3, [r7, #0]
 80036b4:	021a      	lsls	r2, r3, #8
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	431a      	orrs	r2, r3
 80036ba:	68bb      	ldr	r3, [r7, #8]
 80036bc:	4313      	orrs	r3, r2
 80036be:	697a      	ldr	r2, [r7, #20]
 80036c0:	4313      	orrs	r3, r2
 80036c2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	697a      	ldr	r2, [r7, #20]
 80036c8:	609a      	str	r2, [r3, #8]
}
 80036ca:	bf00      	nop
 80036cc:	371c      	adds	r7, #28
 80036ce:	46bd      	mov	sp, r7
 80036d0:	bc80      	pop	{r7}
 80036d2:	4770      	bx	lr

080036d4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80036d4:	b480      	push	{r7}
 80036d6:	b085      	sub	sp, #20
 80036d8:	af00      	add	r7, sp, #0
 80036da:	6078      	str	r0, [r7, #4]
 80036dc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80036e4:	2b01      	cmp	r3, #1
 80036e6:	d101      	bne.n	80036ec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80036e8:	2302      	movs	r3, #2
 80036ea:	e032      	b.n	8003752 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	2201      	movs	r2, #1
 80036f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	2202      	movs	r2, #2
 80036f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	685b      	ldr	r3, [r3, #4]
 8003702:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	689b      	ldr	r3, [r3, #8]
 800370a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003712:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003714:	683b      	ldr	r3, [r7, #0]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	68fa      	ldr	r2, [r7, #12]
 800371a:	4313      	orrs	r3, r2
 800371c:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 800371e:	68bb      	ldr	r3, [r7, #8]
 8003720:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003724:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003726:	683b      	ldr	r3, [r7, #0]
 8003728:	685b      	ldr	r3, [r3, #4]
 800372a:	68ba      	ldr	r2, [r7, #8]
 800372c:	4313      	orrs	r3, r2
 800372e:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	68fa      	ldr	r2, [r7, #12]
 8003736:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	68ba      	ldr	r2, [r7, #8]
 800373e:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	2201      	movs	r2, #1
 8003744:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	2200      	movs	r2, #0
 800374c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003750:	2300      	movs	r3, #0
}
 8003752:	4618      	mov	r0, r3
 8003754:	3714      	adds	r7, #20
 8003756:	46bd      	mov	sp, r7
 8003758:	bc80      	pop	{r7}
 800375a:	4770      	bx	lr

0800375c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800375c:	b480      	push	{r7}
 800375e:	b083      	sub	sp, #12
 8003760:	af00      	add	r7, sp, #0
 8003762:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003764:	bf00      	nop
 8003766:	370c      	adds	r7, #12
 8003768:	46bd      	mov	sp, r7
 800376a:	bc80      	pop	{r7}
 800376c:	4770      	bx	lr

0800376e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800376e:	b480      	push	{r7}
 8003770:	b083      	sub	sp, #12
 8003772:	af00      	add	r7, sp, #0
 8003774:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003776:	bf00      	nop
 8003778:	370c      	adds	r7, #12
 800377a:	46bd      	mov	sp, r7
 800377c:	bc80      	pop	{r7}
 800377e:	4770      	bx	lr

08003780 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003780:	b580      	push	{r7, lr}
 8003782:	b082      	sub	sp, #8
 8003784:	af00      	add	r7, sp, #0
 8003786:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	2b00      	cmp	r3, #0
 800378c:	d101      	bne.n	8003792 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800378e:	2301      	movs	r3, #1
 8003790:	e03f      	b.n	8003812 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003798:	b2db      	uxtb	r3, r3
 800379a:	2b00      	cmp	r3, #0
 800379c:	d106      	bne.n	80037ac <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	2200      	movs	r2, #0
 80037a2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80037a6:	6878      	ldr	r0, [r7, #4]
 80037a8:	f7fd fe3e 	bl	8001428 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2224      	movs	r2, #36	; 0x24
 80037b0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	68da      	ldr	r2, [r3, #12]
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80037c2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80037c4:	6878      	ldr	r0, [r7, #4]
 80037c6:	f000 f829 	bl	800381c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	691a      	ldr	r2, [r3, #16]
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80037d8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	695a      	ldr	r2, [r3, #20]
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80037e8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	68da      	ldr	r2, [r3, #12]
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80037f8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	2200      	movs	r2, #0
 80037fe:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2220      	movs	r2, #32
 8003804:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	2220      	movs	r2, #32
 800380c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8003810:	2300      	movs	r3, #0
}
 8003812:	4618      	mov	r0, r3
 8003814:	3708      	adds	r7, #8
 8003816:	46bd      	mov	sp, r7
 8003818:	bd80      	pop	{r7, pc}
	...

0800381c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800381c:	b580      	push	{r7, lr}
 800381e:	b084      	sub	sp, #16
 8003820:	af00      	add	r7, sp, #0
 8003822:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	691b      	ldr	r3, [r3, #16]
 800382a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	68da      	ldr	r2, [r3, #12]
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	430a      	orrs	r2, r1
 8003838:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	689a      	ldr	r2, [r3, #8]
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	691b      	ldr	r3, [r3, #16]
 8003842:	431a      	orrs	r2, r3
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	695b      	ldr	r3, [r3, #20]
 8003848:	4313      	orrs	r3, r2
 800384a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	68db      	ldr	r3, [r3, #12]
 8003852:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8003856:	f023 030c 	bic.w	r3, r3, #12
 800385a:	687a      	ldr	r2, [r7, #4]
 800385c:	6812      	ldr	r2, [r2, #0]
 800385e:	68f9      	ldr	r1, [r7, #12]
 8003860:	430b      	orrs	r3, r1
 8003862:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	695b      	ldr	r3, [r3, #20]
 800386a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	699a      	ldr	r2, [r3, #24]
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	430a      	orrs	r2, r1
 8003878:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	4a52      	ldr	r2, [pc, #328]	; (80039c8 <UART_SetConfig+0x1ac>)
 8003880:	4293      	cmp	r3, r2
 8003882:	d14e      	bne.n	8003922 <UART_SetConfig+0x106>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003884:	f7ff fbca 	bl	800301c <HAL_RCC_GetPCLK2Freq>
 8003888:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800388a:	68ba      	ldr	r2, [r7, #8]
 800388c:	4613      	mov	r3, r2
 800388e:	009b      	lsls	r3, r3, #2
 8003890:	4413      	add	r3, r2
 8003892:	009a      	lsls	r2, r3, #2
 8003894:	441a      	add	r2, r3
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	685b      	ldr	r3, [r3, #4]
 800389a:	009b      	lsls	r3, r3, #2
 800389c:	fbb2 f3f3 	udiv	r3, r2, r3
 80038a0:	4a4a      	ldr	r2, [pc, #296]	; (80039cc <UART_SetConfig+0x1b0>)
 80038a2:	fba2 2303 	umull	r2, r3, r2, r3
 80038a6:	095b      	lsrs	r3, r3, #5
 80038a8:	0119      	lsls	r1, r3, #4
 80038aa:	68ba      	ldr	r2, [r7, #8]
 80038ac:	4613      	mov	r3, r2
 80038ae:	009b      	lsls	r3, r3, #2
 80038b0:	4413      	add	r3, r2
 80038b2:	009a      	lsls	r2, r3, #2
 80038b4:	441a      	add	r2, r3
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	685b      	ldr	r3, [r3, #4]
 80038ba:	009b      	lsls	r3, r3, #2
 80038bc:	fbb2 f2f3 	udiv	r2, r2, r3
 80038c0:	4b42      	ldr	r3, [pc, #264]	; (80039cc <UART_SetConfig+0x1b0>)
 80038c2:	fba3 0302 	umull	r0, r3, r3, r2
 80038c6:	095b      	lsrs	r3, r3, #5
 80038c8:	2064      	movs	r0, #100	; 0x64
 80038ca:	fb00 f303 	mul.w	r3, r0, r3
 80038ce:	1ad3      	subs	r3, r2, r3
 80038d0:	011b      	lsls	r3, r3, #4
 80038d2:	3332      	adds	r3, #50	; 0x32
 80038d4:	4a3d      	ldr	r2, [pc, #244]	; (80039cc <UART_SetConfig+0x1b0>)
 80038d6:	fba2 2303 	umull	r2, r3, r2, r3
 80038da:	095b      	lsrs	r3, r3, #5
 80038dc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80038e0:	4419      	add	r1, r3
 80038e2:	68ba      	ldr	r2, [r7, #8]
 80038e4:	4613      	mov	r3, r2
 80038e6:	009b      	lsls	r3, r3, #2
 80038e8:	4413      	add	r3, r2
 80038ea:	009a      	lsls	r2, r3, #2
 80038ec:	441a      	add	r2, r3
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	685b      	ldr	r3, [r3, #4]
 80038f2:	009b      	lsls	r3, r3, #2
 80038f4:	fbb2 f2f3 	udiv	r2, r2, r3
 80038f8:	4b34      	ldr	r3, [pc, #208]	; (80039cc <UART_SetConfig+0x1b0>)
 80038fa:	fba3 0302 	umull	r0, r3, r3, r2
 80038fe:	095b      	lsrs	r3, r3, #5
 8003900:	2064      	movs	r0, #100	; 0x64
 8003902:	fb00 f303 	mul.w	r3, r0, r3
 8003906:	1ad3      	subs	r3, r2, r3
 8003908:	011b      	lsls	r3, r3, #4
 800390a:	3332      	adds	r3, #50	; 0x32
 800390c:	4a2f      	ldr	r2, [pc, #188]	; (80039cc <UART_SetConfig+0x1b0>)
 800390e:	fba2 2303 	umull	r2, r3, r2, r3
 8003912:	095b      	lsrs	r3, r3, #5
 8003914:	f003 020f 	and.w	r2, r3, #15
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	440a      	add	r2, r1
 800391e:	609a      	str	r2, [r3, #8]
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8003920:	e04d      	b.n	80039be <UART_SetConfig+0x1a2>
    pclk = HAL_RCC_GetPCLK1Freq();
 8003922:	f7ff fb67 	bl	8002ff4 <HAL_RCC_GetPCLK1Freq>
 8003926:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003928:	68ba      	ldr	r2, [r7, #8]
 800392a:	4613      	mov	r3, r2
 800392c:	009b      	lsls	r3, r3, #2
 800392e:	4413      	add	r3, r2
 8003930:	009a      	lsls	r2, r3, #2
 8003932:	441a      	add	r2, r3
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	685b      	ldr	r3, [r3, #4]
 8003938:	009b      	lsls	r3, r3, #2
 800393a:	fbb2 f3f3 	udiv	r3, r2, r3
 800393e:	4a23      	ldr	r2, [pc, #140]	; (80039cc <UART_SetConfig+0x1b0>)
 8003940:	fba2 2303 	umull	r2, r3, r2, r3
 8003944:	095b      	lsrs	r3, r3, #5
 8003946:	0119      	lsls	r1, r3, #4
 8003948:	68ba      	ldr	r2, [r7, #8]
 800394a:	4613      	mov	r3, r2
 800394c:	009b      	lsls	r3, r3, #2
 800394e:	4413      	add	r3, r2
 8003950:	009a      	lsls	r2, r3, #2
 8003952:	441a      	add	r2, r3
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	685b      	ldr	r3, [r3, #4]
 8003958:	009b      	lsls	r3, r3, #2
 800395a:	fbb2 f2f3 	udiv	r2, r2, r3
 800395e:	4b1b      	ldr	r3, [pc, #108]	; (80039cc <UART_SetConfig+0x1b0>)
 8003960:	fba3 0302 	umull	r0, r3, r3, r2
 8003964:	095b      	lsrs	r3, r3, #5
 8003966:	2064      	movs	r0, #100	; 0x64
 8003968:	fb00 f303 	mul.w	r3, r0, r3
 800396c:	1ad3      	subs	r3, r2, r3
 800396e:	011b      	lsls	r3, r3, #4
 8003970:	3332      	adds	r3, #50	; 0x32
 8003972:	4a16      	ldr	r2, [pc, #88]	; (80039cc <UART_SetConfig+0x1b0>)
 8003974:	fba2 2303 	umull	r2, r3, r2, r3
 8003978:	095b      	lsrs	r3, r3, #5
 800397a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800397e:	4419      	add	r1, r3
 8003980:	68ba      	ldr	r2, [r7, #8]
 8003982:	4613      	mov	r3, r2
 8003984:	009b      	lsls	r3, r3, #2
 8003986:	4413      	add	r3, r2
 8003988:	009a      	lsls	r2, r3, #2
 800398a:	441a      	add	r2, r3
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	685b      	ldr	r3, [r3, #4]
 8003990:	009b      	lsls	r3, r3, #2
 8003992:	fbb2 f2f3 	udiv	r2, r2, r3
 8003996:	4b0d      	ldr	r3, [pc, #52]	; (80039cc <UART_SetConfig+0x1b0>)
 8003998:	fba3 0302 	umull	r0, r3, r3, r2
 800399c:	095b      	lsrs	r3, r3, #5
 800399e:	2064      	movs	r0, #100	; 0x64
 80039a0:	fb00 f303 	mul.w	r3, r0, r3
 80039a4:	1ad3      	subs	r3, r2, r3
 80039a6:	011b      	lsls	r3, r3, #4
 80039a8:	3332      	adds	r3, #50	; 0x32
 80039aa:	4a08      	ldr	r2, [pc, #32]	; (80039cc <UART_SetConfig+0x1b0>)
 80039ac:	fba2 2303 	umull	r2, r3, r2, r3
 80039b0:	095b      	lsrs	r3, r3, #5
 80039b2:	f003 020f 	and.w	r2, r3, #15
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	440a      	add	r2, r1
 80039bc:	609a      	str	r2, [r3, #8]
}
 80039be:	bf00      	nop
 80039c0:	3710      	adds	r7, #16
 80039c2:	46bd      	mov	sp, r7
 80039c4:	bd80      	pop	{r7, pc}
 80039c6:	bf00      	nop
 80039c8:	40013800 	.word	0x40013800
 80039cc:	51eb851f 	.word	0x51eb851f

080039d0 <__libc_init_array>:
 80039d0:	b570      	push	{r4, r5, r6, lr}
 80039d2:	2500      	movs	r5, #0
 80039d4:	4e0c      	ldr	r6, [pc, #48]	; (8003a08 <__libc_init_array+0x38>)
 80039d6:	4c0d      	ldr	r4, [pc, #52]	; (8003a0c <__libc_init_array+0x3c>)
 80039d8:	1ba4      	subs	r4, r4, r6
 80039da:	10a4      	asrs	r4, r4, #2
 80039dc:	42a5      	cmp	r5, r4
 80039de:	d109      	bne.n	80039f4 <__libc_init_array+0x24>
 80039e0:	f000 f822 	bl	8003a28 <_init>
 80039e4:	2500      	movs	r5, #0
 80039e6:	4e0a      	ldr	r6, [pc, #40]	; (8003a10 <__libc_init_array+0x40>)
 80039e8:	4c0a      	ldr	r4, [pc, #40]	; (8003a14 <__libc_init_array+0x44>)
 80039ea:	1ba4      	subs	r4, r4, r6
 80039ec:	10a4      	asrs	r4, r4, #2
 80039ee:	42a5      	cmp	r5, r4
 80039f0:	d105      	bne.n	80039fe <__libc_init_array+0x2e>
 80039f2:	bd70      	pop	{r4, r5, r6, pc}
 80039f4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80039f8:	4798      	blx	r3
 80039fa:	3501      	adds	r5, #1
 80039fc:	e7ee      	b.n	80039dc <__libc_init_array+0xc>
 80039fe:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003a02:	4798      	blx	r3
 8003a04:	3501      	adds	r5, #1
 8003a06:	e7f2      	b.n	80039ee <__libc_init_array+0x1e>
 8003a08:	08003a6c 	.word	0x08003a6c
 8003a0c:	08003a6c 	.word	0x08003a6c
 8003a10:	08003a6c 	.word	0x08003a6c
 8003a14:	08003a70 	.word	0x08003a70

08003a18 <memset>:
 8003a18:	4603      	mov	r3, r0
 8003a1a:	4402      	add	r2, r0
 8003a1c:	4293      	cmp	r3, r2
 8003a1e:	d100      	bne.n	8003a22 <memset+0xa>
 8003a20:	4770      	bx	lr
 8003a22:	f803 1b01 	strb.w	r1, [r3], #1
 8003a26:	e7f9      	b.n	8003a1c <memset+0x4>

08003a28 <_init>:
 8003a28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a2a:	bf00      	nop
 8003a2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003a2e:	bc08      	pop	{r3}
 8003a30:	469e      	mov	lr, r3
 8003a32:	4770      	bx	lr

08003a34 <_fini>:
 8003a34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a36:	bf00      	nop
 8003a38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003a3a:	bc08      	pop	{r3}
 8003a3c:	469e      	mov	lr, r3
 8003a3e:	4770      	bx	lr
