FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/*
 * Copyright 2020 Advanced Micro Devices, Inc.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
 * OTHER DEALINGS IN THE SOFTWARE.
 *
 * Authors: AMD
 *
 */

#ifndef _DCN30_RESOURCE_H_
#define _DCN30_RESOURCE_H_

#include "core_types.h"

#define TO_DCN30_RES_POOL(pool)\
	container_of(pool, struct dcn30_resource_pool, base)

struct dc;
struct resource_pool;
struct _vcs_dpi_display_pipe_params_st;

struct dcn30_resource_pool {
	struct resource_pool base;
/* bench 22474.3.0 f78c50c0609d */
/* bench 22474.3.1 21f63718bd56 */
/* bench 22474.3.2 f9c04ac971e9 */
/* bench 22474.3.3 23ac68a0103a */
/* bench 22474.3.4 9a8d44488fd4 */
/* bench 22474.3.5 b12d7faf1b69 */
/* bench 22474.3.6 ae990f09675e */
/* bench 22474.3.7 9500059a1caf */
/* bench 22474.3.8 720b28a94765 */
/* bench 22474.3.9 8d6a532a12c2 */
/* bench 22474.3.10 33de8082f1a6 */
/* bench 22474.3.11 e8f802326856 */
};
struct resource_pool *dcn30_create_resource_pool(
		const struct dc_init_data *init_data,
		struct dc *dc);

void dcn30_set_mcif_arb_params(
		struct dc *dc,
		struct dc_state *context,
		display_e2e_pipe_params_st *pipes,
		int pipe_cnt);

/* bench 14494.2.0 58a88b38c6c3 */
/* bench 14494.2.1 c07063dfe1f9 */
/* bench 14494.2.2 3ab0228f902c */
/* bench 14494.2.3 5e1cb2a7870e */
/* bench 14494.2.4 4d32f573ed9d */
/* bench 14494.2.5 c8cd78292e20 */
/* bench 14494.2.6 7ad8d880290f */
/* bench 14494.2.7 b5b6a1819629 */
/* bench 14494.2.8 239689cb62f8 */
/* bench 14494.2.9 79f42756d436 */
/* bench 14494.2.10 4de2ff8308b5 */
/* bench 14494.2.11 bde2723c2c28 */
/* bench 14494.2.12 f75154bffa54 */
		unsigned int urgent_watermark);
/* bench 16557.2.0 06c9ef319e82 */
/* bench 16557.2.1 1eec81b487d3 */
/* bench 16557.2.2 975f1ece2d26 */
/* bench 16557.2.3 324f33d8c1f1 */
void dcn30_calculate_wm_and_dlg(
		struct dc *dc, struct dc_state *context,
		display_e2e_pipe_params_st *pipes,
		int pipe_cnt,
		int vlevel);
void dcn30_populate_dml_writeback_from_context(
		struct dc *dc, struct resource_context *res_ctx, display_e2e_pipe_params_st *pipes);

int dcn30_populate_dml_pipes_from_context(
	struct dc *dc, struct dc_state *context,
	display_e2e_pipe_params_st *pipes,
	bool fast_validate);

bool dcn30_acquire_post_bldn_3dlut(
		struct resource_context *res_ctx,
		const struct resource_pool *pool,
		int mpcc_id,
		struct dc_3dlut **lut,
		struct dc_transfer_func **shaper);

bool dcn30_release_post_bldn_3dlut(
		struct resource_context *res_ctx,
		const struct resource_pool *pool,
		struct dc_3dlut **lut,
		struct dc_transfer_func **shaper);

enum dc_status dcn30_add_stream_to_ctx(
		struct dc *dc,
/* bench 20088.1.0 7a7e796df3be */

void dcn30_update_bw_bounding_box(struct dc *dc, struct clk_bw_params *bw_params);

#endif /* _DCN30_RESOURCE_H_ */
