name: spi_reg
description: Generated by bouffalo-data-parser from Bouffalo source code
size_bytes: 0x90
registers:
  - name: spi_config
    description: SPI configuration register
    offset_bytes: 0x0
    size_bytes: 0x4
    fieldset: spi_config
  - name: spi_int_sts
    description: SPI interrupt status
    offset_bytes: 0x4
    size_bytes: 0x4
    fieldset: spi_int_sts
  - name: spi_bus_busy
    description: SPI bus busy
    offset_bytes: 0x8
    size_bytes: 0x4
    fieldset: spi_bus_busy
  - name: spi_prd_0
    description: SPI length control register
    offset_bytes: 0x10
    size_bytes: 0x4
    fieldset: spi_prd_0
  - name: spi_prd_1
    description: SPI length of interval
    offset_bytes: 0x14
    size_bytes: 0x4
    fieldset: spi_prd_1
  - name: spi_rxd_ignr
    description: SPI ingnore function
    offset_bytes: 0x18
    size_bytes: 0x4
    fieldset: spi_rxd_ignr
  - name: spi_sto_value
    description: SPI time-out value
    offset_bytes: 0x1c
    size_bytes: 0x4
    fieldset: spi_sto_value
  - name: spi_fifo_config_0
    description: SPI FIFO configuration register0
    offset_bytes: 0x80
    size_bytes: 0x4
    fieldset: spi_fifo_config_0
  - name: spi_fifo_config_1
    description: SPI FIFO configuration register1
    offset_bytes: 0x84
    size_bytes: 0x4
    fieldset: spi_fifo_config_1
  - name: spi_fifo_wdata
    description: SPI FIFO write data
    offset_bytes: 0x88
    size_bytes: 0x4
    fieldset: spi_fifo_wdata
  - name: spi_fifo_rdata
    description: SPI FIFO read data
    offset_bytes: 0x8c
    size_bytes: 0x4
    fieldset: spi_fifo_rdata
fieldsets:
  - name: spi_config
    description: ""
    fields:
      - name: cr_spi_m_en
        description: >-
          Enable signal of SPI Master function

          Asserting this bit will trigger the transaction, and should be
          de-asserted after finish
        size_bits: 1
        offset_bits: 0
        reset_value: 0x0
        access: r/w
      - name: cr_spi_s_en
        description: >-
          Enable signal of SPI Slave function, Master and Slave should not be
          both enabled at the same time

          (This bit becomes don't-care if cr_spi_m_en is enabled)
        size_bits: 1
        offset_bits: 1
        reset_value: 0x0
        access: r/w
      - name: cr_spi_frame_size
        description: |-
          SPI frame size (also the valid width for each FIFO entry)
          2'd0: 8-bit
          2'd1: 16-bit
          2'd2: 24-bit
          2'd3: 32-bit
        size_bits: 2
        offset_bits: 2
        reset_value: 0x0
        access: r/w
      - name: cr_spi_sclk_pol
        description: |-
          SCLK polarity
          0: SCLK output LOW at IDLE state
          1: SCLK output HIGH at IDLE state
        size_bits: 1
        offset_bits: 4
        reset_value: 0x0
        access: r/w
      - name: cr_spi_sclk_ph
        description: SCLK clock phase inverse signal
        size_bits: 1
        offset_bits: 5
        reset_value: 0x0
        access: r/w
      - name: cr_spi_bit_inv
        description: |-
          Bit-inverse signal for each data byte
          0: Each byte is sent out MSB-first
          1: Each byte is sent out LSB-first
        size_bits: 1
        offset_bits: 6
        reset_value: 0x0
        access: r/w
      - name: cr_spi_byte_inv
        description: |-
          Byte-inverse signal for each FIFO entry data
          0: Byte[0] is sent out first
          1: Byte[3] is sent out first
        size_bits: 1
        offset_bits: 7
        reset_value: 0x0
        access: r/w
      - name: cr_spi_rxd_ignr_en
        description: Enable signal of RX data ignore function
        size_bits: 1
        offset_bits: 8
        reset_value: 0x0
        access: r/w
      - name: cr_spi_m_cont_en
        description: >-
          Enable signal of master continuous transfer mode

          1'b0: Disabled, SS_n will de-assert between each data frame

          1'b1: Enabled, SS_n will stay asserted between each consecutive data
          frame if the next data is valid in the FIFO
        size_bits: 1
        offset_bits: 9
        reset_value: 0x0
        access: r/w
      - name: reserved_10
        description: ""
        size_bits: 1
        offset_bits: 10
        reset_value: 0x0
        access: rsvd
      - name: cr_spi_deg_en
        description: Enable signal of all input de-glitch function
        size_bits: 1
        offset_bits: 11
        reset_value: 0x0
        access: r/w
      - name: cr_spi_deg_cnt
        description: De-glitch function cycle count
        size_bits: 4
        offset_bits: 12
        reset_value: 0x0
        access: r/w
      - name: reserved_16_31
        description: ""
        size_bits: 16
        offset_bits: 16
        reset_value: 0x0
        access: rsvd
  - name: spi_int_sts
    description: ""
    fields:
      - name: spi_end_int
        description: |-
          SPI transfer end interrupt, shared by both master and slave mode
          Master mode: Triggered when the final frame is transferred
          Slave mode: Triggered when CS_n is de-asserted
        size_bits: 1
        offset_bits: 0
        reset_value: 0x0
        access: r
      - name: spi_txf_int
        description: SPI TX FIFO ready (tx_fifo_cnt > tx_fifo_th) interrupt,
          auto-cleared when data is pushed
        size_bits: 1
        offset_bits: 1
        reset_value: 0x0
        access: r
      - name: spi_rxf_int
        description: SPI RX FIFO ready (rx_fifo_cnt > rx_fifo_th) interrupt,
          auto-cleared when data is popped
        size_bits: 1
        offset_bits: 2
        reset_value: 0x0
        access: r
      - name: spi_sto_int
        description: SPI slave mode transfer time-out interrupt, triggered when SPI bus
          is idle for a given value
        size_bits: 1
        offset_bits: 3
        reset_value: 0x0
        access: r
      - name: spi_txu_int
        description: SPI slave mode TX underrun error flag, triggered when TXD is not
          ready during transfer in slave mode
        size_bits: 1
        offset_bits: 4
        reset_value: 0x0
        access: r
      - name: spi_fer_int
        description: SPI TX/RX FIFO error interrupt, auto-cleared when FIFO
          overflow/underflow error flag is cleared
        size_bits: 1
        offset_bits: 5
        reset_value: 0x0
        access: r
      - name: reserved_6_7
        description: ""
        size_bits: 2
        offset_bits: 6
        reset_value: 0x0
        access: rsvd
      - name: cr_spi_end_mask
        description: Interrupt mask of spi_end_int
        size_bits: 1
        offset_bits: 8
        reset_value: 0x1
        access: r/w
      - name: cr_spi_txf_mask
        description: Interrupt mask of spi_txe_int
        size_bits: 1
        offset_bits: 9
        reset_value: 0x1
        access: r/w
      - name: cr_spi_rxf_mask
        description: Interrupt mask of spi_rxv_int
        size_bits: 1
        offset_bits: 10
        reset_value: 0x1
        access: r/w
      - name: cr_spi_sto_mask
        description: Interrupt mask of spi_sto_int
        size_bits: 1
        offset_bits: 11
        reset_value: 0x1
        access: r/w
      - name: cr_spi_txu_mask
        description: Interrupt mask of spi_txu_int
        size_bits: 1
        offset_bits: 12
        reset_value: 0x1
        access: r/w
      - name: cr_spi_fer_mask
        description: Interrupt mask of spi_fer_int
        size_bits: 1
        offset_bits: 13
        reset_value: 0x1
        access: r/w
      - name: reserved_14_15
        description: ""
        size_bits: 2
        offset_bits: 14
        reset_value: 0x0
        access: rsvd
      - name: cr_spi_end_clr
        description: Interrupt clear of spi_end_int
        size_bits: 1
        offset_bits: 16
        reset_value: 0x0
        access: w1c
      - name: rsvd_17
        description: ""
        size_bits: 1
        offset_bits: 17
        reset_value: 0x0
        access: rsvd
      - name: rsvd_18
        description: ""
        size_bits: 1
        offset_bits: 18
        reset_value: 0x0
        access: rsvd
      - name: cr_spi_sto_clr
        description: Interrupt clear of spi_sto_int
        size_bits: 1
        offset_bits: 19
        reset_value: 0x0
        access: w1c
      - name: cr_spi_txu_clr
        description: Interrupt clear of spi_txu_int
        size_bits: 1
        offset_bits: 20
        reset_value: 0x0
        access: w1c
      - name: rsvd_21
        description: ""
        size_bits: 1
        offset_bits: 21
        reset_value: 0x0
        access: rsvd
      - name: reserved_22_23
        description: ""
        size_bits: 2
        offset_bits: 22
        reset_value: 0x0
        access: rsvd
      - name: cr_spi_end_en
        description: Interrupt enable of spi_end_int
        size_bits: 1
        offset_bits: 24
        reset_value: 0x1
        access: r/w
      - name: cr_spi_txf_en
        description: Interrupt enable of spi_txe_int
        size_bits: 1
        offset_bits: 25
        reset_value: 0x1
        access: r/w
      - name: cr_spi_rxf_en
        description: Interrupt enable of spi_rxv_int
        size_bits: 1
        offset_bits: 26
        reset_value: 0x1
        access: r/w
      - name: cr_spi_sto_en
        description: Interrupt enable of spi_sto_int
        size_bits: 1
        offset_bits: 27
        reset_value: 0x1
        access: r/w
      - name: cr_spi_txu_en
        description: Interrupt enable of spi_txu_int
        size_bits: 1
        offset_bits: 28
        reset_value: 0x1
        access: r/w
      - name: cr_spi_fer_en
        description: Interrupt enable of spi_fer_int
        size_bits: 1
        offset_bits: 29
        reset_value: 0x1
        access: r/w
      - name: reserved_30_31
        description: ""
        size_bits: 2
        offset_bits: 30
        reset_value: 0x0
        access: rsvd
  - name: spi_bus_busy
    description: ""
    fields:
      - name: sts_spi_bus_busy
        description: Indicator of SPI bus busy
        size_bits: 1
        offset_bits: 0
        reset_value: 0x0
        access: r
      - name: reserved_1_31
        description: ""
        size_bits: 31
        offset_bits: 1
        reset_value: 0x0
        access: rsvd
  - name: spi_prd_0
    description: ""
    fields:
      - name: cr_spi_prd_s
        description: Length of START condition (please refer to "Timing" tab)
        size_bits: 8
        offset_bits: 0
        reset_value: 0xf
        access: r/w
      - name: cr_spi_prd_p
        description: Length of STOP condition (please refer to "Timing" tab)
        size_bits: 8
        offset_bits: 8
        reset_value: 0xf
        access: r/w
      - name: cr_spi_prd_d_ph_0
        description: Length of DATA phase 0 (please refer to "Timing" tab)
        size_bits: 8
        offset_bits: 16
        reset_value: 0xf
        access: r/w
      - name: cr_spi_prd_d_ph_1
        description: Length of DATA phase 1 (please refer to "Timing" tab)
        size_bits: 8
        offset_bits: 24
        reset_value: 0xf
        access: r/w
  - name: spi_prd_1
    description: ""
    fields:
      - name: cr_spi_prd_i
        description: Length of INTERVAL between frame (please refer to "Timing" tab)
        size_bits: 8
        offset_bits: 0
        reset_value: 0xf
        access: r/w
      - name: reserved_8_31
        description: ""
        size_bits: 24
        offset_bits: 8
        reset_value: 0x0
        access: rsvd
  - name: spi_rxd_ignr
    description: ""
    fields:
      - name: cr_spi_rxd_ignr_p
        description: Stopping point of RX data ignore function
        size_bits: 5
        offset_bits: 0
        reset_value: 0x0
        access: r/w
      - name: reserved_5_15
        description: ""
        size_bits: 11
        offset_bits: 5
        reset_value: 0x0
        access: rsvd
      - name: cr_spi_rxd_ignr_s
        description: Starting point of RX data ignore function
        size_bits: 5
        offset_bits: 16
        reset_value: 0x0
        access: r/w
      - name: reserved_21_31
        description: ""
        size_bits: 11
        offset_bits: 21
        reset_value: 0x0
        access: rsvd
  - name: spi_sto_value
    description: ""
    fields:
      - name: cr_spi_sto_value
        description: Time-out value for spi_sto_int triggering
        size_bits: 12
        offset_bits: 0
        reset_value: 0xfff
        access: r/w
      - name: reserved_12_31
        description: ""
        size_bits: 20
        offset_bits: 12
        reset_value: 0x0
        access: rsvd
  - name: spi_fifo_config_0
    description: ""
    fields:
      - name: spi_dma_tx_en
        description: Enable signal of dma_tx_req/ack interface
        size_bits: 1
        offset_bits: 0
        reset_value: 0x0
        access: r/w
      - name: spi_dma_rx_en
        description: Enable signal of dma_rx_req/ack interface
        size_bits: 1
        offset_bits: 1
        reset_value: 0x0
        access: r/w
      - name: tx_fifo_clr
        description: Clear signal of TX FIFO
        size_bits: 1
        offset_bits: 2
        reset_value: 0x0
        access: w1c
      - name: rx_fifo_clr
        description: Clear signal of RX FIFO
        size_bits: 1
        offset_bits: 3
        reset_value: 0x0
        access: w1c
      - name: tx_fifo_overflow
        description: Overflow flag of TX FIFO, can be cleared by tx_fifo_clr
        size_bits: 1
        offset_bits: 4
        reset_value: 0x0
        access: r
      - name: tx_fifo_underflow
        description: Underflow flag of TX FIFO, can be cleared by tx_fifo_clr
        size_bits: 1
        offset_bits: 5
        reset_value: 0x0
        access: r
      - name: rx_fifo_overflow
        description: Overflow flag of RX FIFO, can be cleared by rx_fifo_clr
        size_bits: 1
        offset_bits: 6
        reset_value: 0x0
        access: r
      - name: rx_fifo_underflow
        description: Underflow flag of RX FIFO, can be cleared by rx_fifo_clr
        size_bits: 1
        offset_bits: 7
        reset_value: 0x0
        access: r
      - name: reserved_8_31
        description: ""
        size_bits: 24
        offset_bits: 8
        reset_value: 0x0
        access: rsvd
  - name: spi_fifo_config_1
    description: ""
    fields:
      - name: tx_fifo_cnt
        description: TX FIFO available count
        size_bits: 3
        offset_bits: 0
        reset_value: 0x4
        access: r
      - name: reserved_3_7
        description: ""
        size_bits: 5
        offset_bits: 3
        reset_value: 0x0
        access: rsvd
      - name: rx_fifo_cnt
        description: RX FIFO available count
        size_bits: 3
        offset_bits: 8
        reset_value: 0x0
        access: r
      - name: reserved_11_15
        description: ""
        size_bits: 5
        offset_bits: 11
        reset_value: 0x0
        access: rsvd
      - name: tx_fifo_th
        description: TX FIFO threshold, dma_tx_req will not be asserted if tx_fifo_cnt
          is less than this value
        size_bits: 2
        offset_bits: 16
        reset_value: 0x0
        access: r/w
      - name: reserved_18_23
        description: ""
        size_bits: 6
        offset_bits: 18
        reset_value: 0x0
        access: rsvd
      - name: rx_fifo_th
        description: RX FIFO threshold, dma_rx_req will not be asserted if tx_fifo_cnt
          is less than this value
        size_bits: 2
        offset_bits: 24
        reset_value: 0x0
        access: r/w
      - name: reserved_26_31
        description: ""
        size_bits: 6
        offset_bits: 26
        reset_value: 0x0
        access: rsvd
  - name: spi_fifo_wdata
    description: ""
    fields:
      - name: spi_fifo_wdata
        description: ""
        size_bits: 32
        offset_bits: 0
        reset_value: 0x0
        access: w
  - name: spi_fifo_rdata
    description: ""
    fields:
      - name: spi_fifo_rdata
        description: ""
        size_bits: 32
        offset_bits: 0
        reset_value: 0x0
        access: r
