// Seed: 52850923
module module_0 ();
  wire id_1;
  wor  id_2;
  assign module_2.id_0 = 0;
  assign id_2 = 1;
  assign id_2 = 1;
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  uwire id_2 = id_2;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  wire id_3;
  assign id_2 = 1;
  wor id_4 = 1;
endmodule
module module_2 (
    output tri id_0
);
  module_0 modCall_1 ();
endmodule
module module_3 (
    input supply1 id_0,
    input tri0 id_1
);
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
module module_4 (
    input supply1 id_0,
    input wand id_1,
    output supply0 id_2,
    input wand id_3,
    input wand id_4,
    input wand id_5,
    input wire id_6,
    input tri id_7,
    input tri id_8,
    input wand id_9,
    input supply0 id_10,
    input wor id_11,
    input tri id_12,
    input wor id_13,
    input uwire id_14,
    output uwire id_15,
    input wand id_16,
    output wire id_17,
    input tri id_18,
    output tri id_19,
    input tri0 id_20,
    output tri1 id_21,
    input tri1 id_22,
    output tri0 id_23,
    input wand id_24,
    input supply1 id_25,
    input tri id_26,
    output wire id_27,
    input wor id_28
);
  id_30 :
  assert property (@(id_26) 1 & 1)
  else @(posedge id_7 or posedge id_10) fork wait (1); join
  module_0 modCall_1 ();
  assign id_19 = 1;
  assign id_27 = 1;
endmodule
