$date
	Tue Sep 17 17:36:41 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! z $end
$var wire 1 " y $end
$var wire 1 # x $end
$var reg 3 $ a [2:0] $end
$scope module tm $end
$var wire 3 % in [2:0] $end
$var wire 1 # out_and $end
$var wire 1 " out_or $end
$var wire 1 ! out_xor $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b101 %
b101 $
0#
1"
0!
$end
#100
1#
1!
b111 $
b111 %
#200
