library ieee;
use ieee.std_logic_1164.all;
entity cordich is
  generic (
    n: integer := 8;
    stages: integer := 1
  );
  port (
    W: in std_logic_vector (stages + 1 * n + 3 + stages + 1 * stages / 2 downto 0);
    A: in std_logic_vector (n downto 0);
    C: in std_logic_vector (n downto 0);
    X, Y: in std_logic_vector (n + 1 downto 0);
    G: out std_logic_vector (stages + 1 * n + 3 + stages + 1 * stages / 2 downto 0);
    A_OUT: out std_logic_vector (n downto 0);
    C_OUT: out std_logic_vector (n downto 0);
    X_OUT, Y_OUT: out std_logic_vector (n + 1 downto 0)
  );
end cordich;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity peres is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity peres;

architecture rtl of peres is
  signal n1840_o : std_logic;
  signal n1841_o : std_logic;
  signal n1842_o : std_logic;
  signal n1843_o : std_logic;
  signal n1844_o : std_logic;
  signal n1845_o : std_logic;
  signal n1846_o : std_logic;
  signal n1847_o : std_logic;
  signal n1848_o : std_logic;
  signal n1849_o : std_logic_vector (2 downto 0);
begin
  o <= n1849_o;
  -- vhdl_source/peres.vhdl:13:17
  n1840_o <= i (2);
  -- vhdl_source/peres.vhdl:14:17
  n1841_o <= i (2);
  -- vhdl_source/peres.vhdl:14:26
  n1842_o <= i (1);
  -- vhdl_source/peres.vhdl:14:21
  n1843_o <= n1841_o xor n1842_o;
  -- vhdl_source/peres.vhdl:15:17
  n1844_o <= i (0);
  -- vhdl_source/peres.vhdl:15:27
  n1845_o <= i (2);
  -- vhdl_source/peres.vhdl:15:36
  n1846_o <= i (1);
  -- vhdl_source/peres.vhdl:15:31
  n1847_o <= n1845_o and n1846_o;
  -- vhdl_source/peres.vhdl:15:21
  n1848_o <= n1844_o xor n1847_o;
  n1849_o <= n1840_o & n1843_o & n1848_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_10 is
  port (
    a : in std_logic_vector (9 downto 0);
    b : in std_logic_vector (9 downto 0);
    a_out : out std_logic_vector (9 downto 0);
    s : out std_logic_vector (9 downto 0));
end entity add_in_place_10;

architecture rtl of add_in_place_10 is
  signal s1_a : std_logic_vector (9 downto 0);
  signal s1_b : std_logic_vector (9 downto 0);
  signal s2_mid : std_logic_vector (9 downto 0);
  signal s2_a : std_logic_vector (9 downto 0);
  signal s2_b : std_logic_vector (9 downto 0);
  signal s3_mid : std_logic_vector (9 downto 0);
  signal s3_a : std_logic_vector (9 downto 0);
  signal s3_b : std_logic_vector (9 downto 0);
  signal s4_mid : std_logic_vector (9 downto 0);
  signal s4_a : std_logic_vector (9 downto 0);
  signal s4_b : std_logic_vector (9 downto 0);
  signal s5_mid : std_logic_vector (9 downto 0);
  signal s5_a : std_logic_vector (9 downto 0);
  signal s5_b : std_logic_vector (9 downto 0);
  signal s6_a : std_logic_vector (9 downto 0);
  signal s6_b : std_logic_vector (9 downto 0);
  signal n1333_o : std_logic;
  signal n1334_o : std_logic;
  signal n1335_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n1336 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1339_o : std_logic;
  signal n1340_o : std_logic;
  signal n1341_o : std_logic;
  signal n1342_o : std_logic;
  signal n1343_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n1344 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1347_o : std_logic;
  signal n1348_o : std_logic;
  signal n1349_o : std_logic;
  signal n1350_o : std_logic;
  signal n1351_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n1352 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1355_o : std_logic;
  signal n1356_o : std_logic;
  signal n1357_o : std_logic;
  signal n1358_o : std_logic;
  signal n1359_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n1360 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1363_o : std_logic;
  signal n1364_o : std_logic;
  signal n1365_o : std_logic;
  signal n1366_o : std_logic;
  signal n1367_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n1368 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1371_o : std_logic;
  signal n1372_o : std_logic;
  signal n1373_o : std_logic;
  signal n1374_o : std_logic;
  signal n1375_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n1376 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1379_o : std_logic;
  signal n1380_o : std_logic;
  signal n1381_o : std_logic;
  signal n1382_o : std_logic;
  signal n1383_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n1384 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1387_o : std_logic;
  signal n1388_o : std_logic;
  signal n1389_o : std_logic;
  signal n1390_o : std_logic;
  signal n1391_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n1392 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1395_o : std_logic;
  signal n1396_o : std_logic;
  signal n1397_o : std_logic;
  signal n1398_o : std_logic;
  signal n1399_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_n1400 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1403_o : std_logic;
  signal n1404_o : std_logic;
  signal n1405_o : std_logic;
  signal n1406_o : std_logic;
  signal n1407_o : std_logic;
  signal n1408_o : std_logic;
  signal n1409_o : std_logic;
  signal n1410_o : std_logic;
  signal n1411_o : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_n1412 : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1415_o : std_logic;
  signal n1416_o : std_logic;
  signal n1417_o : std_logic;
  signal n1418_o : std_logic;
  signal n1419_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n1420 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1423_o : std_logic;
  signal n1424_o : std_logic;
  signal n1425_o : std_logic;
  signal n1426_o : std_logic;
  signal n1427_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n1428 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1431_o : std_logic;
  signal n1432_o : std_logic;
  signal n1433_o : std_logic;
  signal n1434_o : std_logic;
  signal n1435_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n1436 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1439_o : std_logic;
  signal n1440_o : std_logic;
  signal n1441_o : std_logic;
  signal n1442_o : std_logic;
  signal n1443_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n1444 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1447_o : std_logic;
  signal n1448_o : std_logic;
  signal n1449_o : std_logic;
  signal n1450_o : std_logic;
  signal n1451_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n1452 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1455_o : std_logic;
  signal n1456_o : std_logic;
  signal n1457_o : std_logic;
  signal n1458_o : std_logic;
  signal n1459_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n1460 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1463_o : std_logic;
  signal n1464_o : std_logic;
  signal n1465_o : std_logic;
  signal n1466_o : std_logic;
  signal n1467_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n1468 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1471_o : std_logic;
  signal n1472_o : std_logic;
  signal n1473_o : std_logic_vector (1 downto 0);
  signal n1474_o : std_logic;
  signal n1475_o : std_logic;
  signal n1476_o : std_logic;
  signal n1477_o : std_logic_vector (1 downto 0);
  signal n1478_o : std_logic;
  signal n1479_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n1480 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1483_o : std_logic;
  signal n1484_o : std_logic;
  signal n1485_o : std_logic;
  signal n1486_o : std_logic;
  signal n1487_o : std_logic;
  signal n1488_o : std_logic_vector (1 downto 0);
  signal n1489_o : std_logic;
  signal n1490_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n1491 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1494_o : std_logic;
  signal n1495_o : std_logic;
  signal n1496_o : std_logic;
  signal n1497_o : std_logic;
  signal n1498_o : std_logic;
  signal n1499_o : std_logic_vector (1 downto 0);
  signal n1500_o : std_logic;
  signal n1501_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n1502 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1505_o : std_logic;
  signal n1506_o : std_logic;
  signal n1507_o : std_logic;
  signal n1508_o : std_logic;
  signal n1509_o : std_logic;
  signal n1510_o : std_logic_vector (1 downto 0);
  signal n1511_o : std_logic;
  signal n1512_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n1513 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1516_o : std_logic;
  signal n1517_o : std_logic;
  signal n1518_o : std_logic;
  signal n1519_o : std_logic;
  signal n1520_o : std_logic;
  signal n1521_o : std_logic_vector (1 downto 0);
  signal n1522_o : std_logic;
  signal n1523_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n1524 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1527_o : std_logic;
  signal n1528_o : std_logic;
  signal n1529_o : std_logic;
  signal n1530_o : std_logic;
  signal n1531_o : std_logic;
  signal n1532_o : std_logic_vector (1 downto 0);
  signal n1533_o : std_logic;
  signal n1534_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n1535 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1538_o : std_logic;
  signal n1539_o : std_logic;
  signal n1540_o : std_logic;
  signal n1541_o : std_logic;
  signal n1542_o : std_logic;
  signal n1543_o : std_logic_vector (1 downto 0);
  signal n1544_o : std_logic;
  signal n1545_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n1546 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1549_o : std_logic;
  signal n1550_o : std_logic;
  signal n1551_o : std_logic;
  signal n1552_o : std_logic;
  signal n1553_o : std_logic;
  signal n1554_o : std_logic_vector (1 downto 0);
  signal n1555_o : std_logic;
  signal n1556_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n1557 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1560_o : std_logic;
  signal n1561_o : std_logic;
  signal n1562_o : std_logic;
  signal n1563_o : std_logic;
  signal n1564_o : std_logic;
  signal n1565_o : std_logic_vector (1 downto 0);
  signal n1566_o : std_logic;
  signal n1567_o : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_n1568 : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1571_o : std_logic;
  signal n1572_o : std_logic;
  signal n1573_o : std_logic;
  signal n1574_o : std_logic;
  signal n1575_o : std_logic;
  signal n1576_o : std_logic;
  signal n1577_o : std_logic;
  signal n1578_o : std_logic_vector (1 downto 0);
  signal cnot_4_n1579 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n1582_o : std_logic;
  signal n1583_o : std_logic;
  signal n1584_o : std_logic;
  signal n1585_o : std_logic;
  signal n1586_o : std_logic_vector (1 downto 0);
  signal n1587_o : std_logic;
  signal n1588_o : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_n1589 : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1592_o : std_logic;
  signal n1593_o : std_logic;
  signal n1594_o : std_logic;
  signal n1595_o : std_logic;
  signal n1596_o : std_logic;
  signal n1597_o : std_logic_vector (1 downto 0);
  signal n1598_o : std_logic;
  signal n1599_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n1600 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1603_o : std_logic;
  signal n1604_o : std_logic;
  signal n1605_o : std_logic;
  signal n1606_o : std_logic;
  signal n1607_o : std_logic;
  signal n1608_o : std_logic_vector (1 downto 0);
  signal n1609_o : std_logic;
  signal n1610_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n1611 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1614_o : std_logic;
  signal n1615_o : std_logic;
  signal n1616_o : std_logic;
  signal n1617_o : std_logic;
  signal n1618_o : std_logic;
  signal n1619_o : std_logic_vector (1 downto 0);
  signal n1620_o : std_logic;
  signal n1621_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n1622 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1625_o : std_logic;
  signal n1626_o : std_logic;
  signal n1627_o : std_logic;
  signal n1628_o : std_logic;
  signal n1629_o : std_logic;
  signal n1630_o : std_logic_vector (1 downto 0);
  signal n1631_o : std_logic;
  signal n1632_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n1633 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1636_o : std_logic;
  signal n1637_o : std_logic;
  signal n1638_o : std_logic;
  signal n1639_o : std_logic;
  signal n1640_o : std_logic;
  signal n1641_o : std_logic_vector (1 downto 0);
  signal n1642_o : std_logic;
  signal n1643_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n1644 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1647_o : std_logic;
  signal n1648_o : std_logic;
  signal n1649_o : std_logic;
  signal n1650_o : std_logic;
  signal n1651_o : std_logic;
  signal n1652_o : std_logic_vector (1 downto 0);
  signal n1653_o : std_logic;
  signal n1654_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n1655 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1658_o : std_logic;
  signal n1659_o : std_logic;
  signal n1660_o : std_logic;
  signal n1661_o : std_logic;
  signal n1662_o : std_logic;
  signal n1663_o : std_logic_vector (1 downto 0);
  signal n1664_o : std_logic;
  signal n1665_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n1666 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1669_o : std_logic;
  signal n1670_o : std_logic;
  signal n1671_o : std_logic;
  signal n1672_o : std_logic;
  signal n1673_o : std_logic;
  signal n1674_o : std_logic_vector (1 downto 0);
  signal n1675_o : std_logic;
  signal n1676_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n1677 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1680_o : std_logic;
  signal n1681_o : std_logic;
  signal n1682_o : std_logic;
  signal n1683_o : std_logic;
  signal n1684_o : std_logic_vector (1 downto 0);
  signal n1685_o : std_logic;
  signal n1686_o : std_logic;
  signal n1687_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n1688 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1691_o : std_logic;
  signal n1692_o : std_logic;
  signal n1693_o : std_logic;
  signal n1694_o : std_logic;
  signal n1695_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n1696 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1699_o : std_logic;
  signal n1700_o : std_logic;
  signal n1701_o : std_logic;
  signal n1702_o : std_logic;
  signal n1703_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n1704 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1707_o : std_logic;
  signal n1708_o : std_logic;
  signal n1709_o : std_logic;
  signal n1710_o : std_logic;
  signal n1711_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n1712 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1715_o : std_logic;
  signal n1716_o : std_logic;
  signal n1717_o : std_logic;
  signal n1718_o : std_logic;
  signal n1719_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n1720 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1723_o : std_logic;
  signal n1724_o : std_logic;
  signal n1725_o : std_logic;
  signal n1726_o : std_logic;
  signal n1727_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n1728 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1731_o : std_logic;
  signal n1732_o : std_logic;
  signal n1733_o : std_logic;
  signal n1734_o : std_logic;
  signal n1735_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n1736 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1739_o : std_logic;
  signal n1740_o : std_logic;
  signal n1741_o : std_logic;
  signal n1742_o : std_logic;
  signal n1743_o : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_n1744 : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1747_o : std_logic;
  signal n1748_o : std_logic;
  signal n1749_o : std_logic;
  signal n1750_o : std_logic;
  signal n1751_o : std_logic;
  signal n1752_o : std_logic;
  signal n1753_o : std_logic;
  signal n1754_o : std_logic;
  signal n1755_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n1756 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1759_o : std_logic;
  signal n1760_o : std_logic;
  signal n1761_o : std_logic;
  signal n1762_o : std_logic;
  signal n1763_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n1764 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1767_o : std_logic;
  signal n1768_o : std_logic;
  signal n1769_o : std_logic;
  signal n1770_o : std_logic;
  signal n1771_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n1772 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1775_o : std_logic;
  signal n1776_o : std_logic;
  signal n1777_o : std_logic;
  signal n1778_o : std_logic;
  signal n1779_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n1780 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1783_o : std_logic;
  signal n1784_o : std_logic;
  signal n1785_o : std_logic;
  signal n1786_o : std_logic;
  signal n1787_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n1788 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1791_o : std_logic;
  signal n1792_o : std_logic;
  signal n1793_o : std_logic;
  signal n1794_o : std_logic;
  signal n1795_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n1796 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1799_o : std_logic;
  signal n1800_o : std_logic;
  signal n1801_o : std_logic;
  signal n1802_o : std_logic;
  signal n1803_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n1804 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1807_o : std_logic;
  signal n1808_o : std_logic;
  signal n1809_o : std_logic;
  signal n1810_o : std_logic;
  signal n1811_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n1812 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1815_o : std_logic;
  signal n1816_o : std_logic;
  signal n1817_o : std_logic;
  signal n1818_o : std_logic;
  signal n1819_o : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_n1820 : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1823_o : std_logic;
  signal n1824_o : std_logic;
  signal n1825_o : std_logic_vector (9 downto 0);
  signal n1826_o : std_logic_vector (9 downto 0);
  signal n1827_o : std_logic_vector (9 downto 0);
  signal n1828_o : std_logic_vector (9 downto 0);
  signal n1829_o : std_logic_vector (9 downto 0);
  signal n1830_o : std_logic_vector (9 downto 0);
  signal n1831_o : std_logic_vector (9 downto 0);
  signal n1832_o : std_logic_vector (9 downto 0);
  signal n1833_o : std_logic_vector (9 downto 0);
  signal n1834_o : std_logic_vector (9 downto 0);
  signal n1835_o : std_logic_vector (9 downto 0);
  signal n1836_o : std_logic_vector (9 downto 0);
  signal n1837_o : std_logic_vector (9 downto 0);
  signal n1838_o : std_logic_vector (9 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n1825_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n1826_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n1827_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n1828_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n1829_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n1830_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n1831_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n1832_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n1833_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n1834_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n1835_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n1836_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n1837_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n1838_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n1333_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1334_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1335_o <= n1333_o & n1334_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n1336 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n1335_o,
    o => gen1_n1_cnot1_j_o);
  n1339_o <= gen1_n1_cnot1_j_n1336 (1);
  n1340_o <= gen1_n1_cnot1_j_n1336 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1341_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1342_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1343_o <= n1341_o & n1342_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n1344 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n1343_o,
    o => gen1_n2_cnot1_j_o);
  n1347_o <= gen1_n2_cnot1_j_n1344 (1);
  n1348_o <= gen1_n2_cnot1_j_n1344 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1349_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1350_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1351_o <= n1349_o & n1350_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n1352 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n1351_o,
    o => gen1_n3_cnot1_j_o);
  n1355_o <= gen1_n3_cnot1_j_n1352 (1);
  n1356_o <= gen1_n3_cnot1_j_n1352 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1357_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1358_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1359_o <= n1357_o & n1358_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n1360 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n1359_o,
    o => gen1_n4_cnot1_j_o);
  n1363_o <= gen1_n4_cnot1_j_n1360 (1);
  n1364_o <= gen1_n4_cnot1_j_n1360 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1365_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1366_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1367_o <= n1365_o & n1366_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n1368 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n1367_o,
    o => gen1_n5_cnot1_j_o);
  n1371_o <= gen1_n5_cnot1_j_n1368 (1);
  n1372_o <= gen1_n5_cnot1_j_n1368 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1373_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1374_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1375_o <= n1373_o & n1374_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n1376 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n1375_o,
    o => gen1_n6_cnot1_j_o);
  n1379_o <= gen1_n6_cnot1_j_n1376 (1);
  n1380_o <= gen1_n6_cnot1_j_n1376 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1381_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1382_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1383_o <= n1381_o & n1382_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n1384 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n1383_o,
    o => gen1_n7_cnot1_j_o);
  n1387_o <= gen1_n7_cnot1_j_n1384 (1);
  n1388_o <= gen1_n7_cnot1_j_n1384 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1389_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1390_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1391_o <= n1389_o & n1390_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n1392 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n1391_o,
    o => gen1_n8_cnot1_j_o);
  n1395_o <= gen1_n8_cnot1_j_n1392 (1);
  n1396_o <= gen1_n8_cnot1_j_n1392 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1397_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1398_o <= b (9);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1399_o <= n1397_o & n1398_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n9_cnot1_j_n1400 <= gen1_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n9_cnot1_j : entity work.cnot port map (
    i => n1399_o,
    o => gen1_n9_cnot1_j_o);
  n1403_o <= gen1_n9_cnot1_j_n1400 (1);
  n1404_o <= gen1_n9_cnot1_j_n1400 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n1405_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n1406_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n1407_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n1408_o <= s1_a (9);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1409_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1410_o <= s2_mid (9);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1411_o <= n1409_o & n1410_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n9_cnot2_j_n1412 <= gen2_n9_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n9_cnot2_j : entity work.cnot port map (
    i => n1411_o,
    o => gen2_n9_cnot2_j_o);
  n1415_o <= gen2_n9_cnot2_j_n1412 (1);
  n1416_o <= gen2_n9_cnot2_j_n1412 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1417_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1418_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1419_o <= n1417_o & n1418_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n1420 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n1419_o,
    o => gen2_n8_cnot2_j_o);
  n1423_o <= gen2_n8_cnot2_j_n1420 (1);
  n1424_o <= gen2_n8_cnot2_j_n1420 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1425_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1426_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1427_o <= n1425_o & n1426_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n1428 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n1427_o,
    o => gen2_n7_cnot2_j_o);
  n1431_o <= gen2_n7_cnot2_j_n1428 (1);
  n1432_o <= gen2_n7_cnot2_j_n1428 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1433_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1434_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1435_o <= n1433_o & n1434_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n1436 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n1435_o,
    o => gen2_n6_cnot2_j_o);
  n1439_o <= gen2_n6_cnot2_j_n1436 (1);
  n1440_o <= gen2_n6_cnot2_j_n1436 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1441_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1442_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1443_o <= n1441_o & n1442_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n1444 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n1443_o,
    o => gen2_n5_cnot2_j_o);
  n1447_o <= gen2_n5_cnot2_j_n1444 (1);
  n1448_o <= gen2_n5_cnot2_j_n1444 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1449_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1450_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1451_o <= n1449_o & n1450_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n1452 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n1451_o,
    o => gen2_n4_cnot2_j_o);
  n1455_o <= gen2_n4_cnot2_j_n1452 (1);
  n1456_o <= gen2_n4_cnot2_j_n1452 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1457_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1458_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1459_o <= n1457_o & n1458_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n1460 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n1459_o,
    o => gen2_n3_cnot2_j_o);
  n1463_o <= gen2_n3_cnot2_j_n1460 (1);
  n1464_o <= gen2_n3_cnot2_j_n1460 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1465_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1466_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1467_o <= n1465_o & n1466_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n1468 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n1467_o,
    o => gen2_n2_cnot2_j_o);
  n1471_o <= gen2_n2_cnot2_j_n1468 (1);
  n1472_o <= gen2_n2_cnot2_j_n1468 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n1473_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n1474_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1475_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1476_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1477_o <= n1475_o & n1476_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1478_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1479_o <= n1477_o & n1478_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n1480 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n1479_o,
    o => gen3_n1_ccnot3_j_o);
  n1483_o <= gen3_n1_ccnot3_j_n1480 (2);
  n1484_o <= gen3_n1_ccnot3_j_n1480 (1);
  n1485_o <= gen3_n1_ccnot3_j_n1480 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1486_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1487_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1488_o <= n1486_o & n1487_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1489_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1490_o <= n1488_o & n1489_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n1491 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n1490_o,
    o => gen3_n2_ccnot3_j_o);
  n1494_o <= gen3_n2_ccnot3_j_n1491 (2);
  n1495_o <= gen3_n2_ccnot3_j_n1491 (1);
  n1496_o <= gen3_n2_ccnot3_j_n1491 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1497_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1498_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1499_o <= n1497_o & n1498_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1500_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1501_o <= n1499_o & n1500_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n1502 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n1501_o,
    o => gen3_n3_ccnot3_j_o);
  n1505_o <= gen3_n3_ccnot3_j_n1502 (2);
  n1506_o <= gen3_n3_ccnot3_j_n1502 (1);
  n1507_o <= gen3_n3_ccnot3_j_n1502 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1508_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1509_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1510_o <= n1508_o & n1509_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1511_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1512_o <= n1510_o & n1511_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n1513 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n1512_o,
    o => gen3_n4_ccnot3_j_o);
  n1516_o <= gen3_n4_ccnot3_j_n1513 (2);
  n1517_o <= gen3_n4_ccnot3_j_n1513 (1);
  n1518_o <= gen3_n4_ccnot3_j_n1513 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1519_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1520_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1521_o <= n1519_o & n1520_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1522_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1523_o <= n1521_o & n1522_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n1524 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n1523_o,
    o => gen3_n5_ccnot3_j_o);
  n1527_o <= gen3_n5_ccnot3_j_n1524 (2);
  n1528_o <= gen3_n5_ccnot3_j_n1524 (1);
  n1529_o <= gen3_n5_ccnot3_j_n1524 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1530_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1531_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1532_o <= n1530_o & n1531_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1533_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1534_o <= n1532_o & n1533_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n1535 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n1534_o,
    o => gen3_n6_ccnot3_j_o);
  n1538_o <= gen3_n6_ccnot3_j_n1535 (2);
  n1539_o <= gen3_n6_ccnot3_j_n1535 (1);
  n1540_o <= gen3_n6_ccnot3_j_n1535 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1541_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1542_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1543_o <= n1541_o & n1542_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1544_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1545_o <= n1543_o & n1544_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n1546 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n1545_o,
    o => gen3_n7_ccnot3_j_o);
  n1549_o <= gen3_n7_ccnot3_j_n1546 (2);
  n1550_o <= gen3_n7_ccnot3_j_n1546 (1);
  n1551_o <= gen3_n7_ccnot3_j_n1546 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1552_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1553_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1554_o <= n1552_o & n1553_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1555_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1556_o <= n1554_o & n1555_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n1557 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n1556_o,
    o => gen3_n8_ccnot3_j_o);
  n1560_o <= gen3_n8_ccnot3_j_n1557 (2);
  n1561_o <= gen3_n8_ccnot3_j_n1557 (1);
  n1562_o <= gen3_n8_ccnot3_j_n1557 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1563_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1564_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1565_o <= n1563_o & n1564_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1566_o <= s2_a (9);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1567_o <= n1565_o & n1566_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n9_ccnot3_j_n1568 <= gen3_n9_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n9_ccnot3_j : entity work.ccnot port map (
    i => n1567_o,
    o => gen3_n9_ccnot3_j_o);
  n1571_o <= gen3_n9_ccnot3_j_n1568 (2);
  n1572_o <= gen3_n9_ccnot3_j_n1568 (1);
  n1573_o <= gen3_n9_ccnot3_j_n1568 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n1574_o <= s3_mid (9);
  -- vhdl_source/add_in_place.vhdl:116:25
  n1575_o <= s2_b (9);
  -- vhdl_source/add_in_place.vhdl:119:41
  n1576_o <= s3_a (9);
  -- vhdl_source/add_in_place.vhdl:119:53
  n1577_o <= s3_b (9);
  -- vhdl_source/add_in_place.vhdl:119:47
  n1578_o <= n1576_o & n1577_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n1579 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n1578_o,
    o => cnot_4_o);
  n1582_o <= cnot_4_n1579 (1);
  n1583_o <= cnot_4_n1579 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1584_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1585_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1586_o <= n1584_o & n1585_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1587_o <= s4_mid (9);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1588_o <= n1586_o & n1587_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n8_peres4_j_n1589 <= gen4_n8_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n8_peres4_j : entity work.peres port map (
    i => n1588_o,
    o => gen4_n8_peres4_j_o);
  n1592_o <= gen4_n8_peres4_j_n1589 (2);
  n1593_o <= gen4_n8_peres4_j_n1589 (1);
  n1594_o <= gen4_n8_peres4_j_n1589 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1595_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1596_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1597_o <= n1595_o & n1596_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1598_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1599_o <= n1597_o & n1598_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n1600 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n1599_o,
    o => gen4_n7_peres4_j_o);
  n1603_o <= gen4_n7_peres4_j_n1600 (2);
  n1604_o <= gen4_n7_peres4_j_n1600 (1);
  n1605_o <= gen4_n7_peres4_j_n1600 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1606_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1607_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1608_o <= n1606_o & n1607_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1609_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1610_o <= n1608_o & n1609_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n1611 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n1610_o,
    o => gen4_n6_peres4_j_o);
  n1614_o <= gen4_n6_peres4_j_n1611 (2);
  n1615_o <= gen4_n6_peres4_j_n1611 (1);
  n1616_o <= gen4_n6_peres4_j_n1611 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1617_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1618_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1619_o <= n1617_o & n1618_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1620_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1621_o <= n1619_o & n1620_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n1622 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n1621_o,
    o => gen4_n5_peres4_j_o);
  n1625_o <= gen4_n5_peres4_j_n1622 (2);
  n1626_o <= gen4_n5_peres4_j_n1622 (1);
  n1627_o <= gen4_n5_peres4_j_n1622 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1628_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1629_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1630_o <= n1628_o & n1629_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1631_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1632_o <= n1630_o & n1631_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n1633 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n1632_o,
    o => gen4_n4_peres4_j_o);
  n1636_o <= gen4_n4_peres4_j_n1633 (2);
  n1637_o <= gen4_n4_peres4_j_n1633 (1);
  n1638_o <= gen4_n4_peres4_j_n1633 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1639_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1640_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1641_o <= n1639_o & n1640_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1642_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1643_o <= n1641_o & n1642_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n1644 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n1643_o,
    o => gen4_n3_peres4_j_o);
  n1647_o <= gen4_n3_peres4_j_n1644 (2);
  n1648_o <= gen4_n3_peres4_j_n1644 (1);
  n1649_o <= gen4_n3_peres4_j_n1644 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1650_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1651_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1652_o <= n1650_o & n1651_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1653_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1654_o <= n1652_o & n1653_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n1655 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n1654_o,
    o => gen4_n2_peres4_j_o);
  n1658_o <= gen4_n2_peres4_j_n1655 (2);
  n1659_o <= gen4_n2_peres4_j_n1655 (1);
  n1660_o <= gen4_n2_peres4_j_n1655 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1661_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1662_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1663_o <= n1661_o & n1662_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1664_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1665_o <= n1663_o & n1664_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n1666 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n1665_o,
    o => gen4_n1_peres4_j_o);
  n1669_o <= gen4_n1_peres4_j_n1666 (2);
  n1670_o <= gen4_n1_peres4_j_n1666 (1);
  n1671_o <= gen4_n1_peres4_j_n1666 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1672_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1673_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1674_o <= n1672_o & n1673_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1675_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1676_o <= n1674_o & n1675_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n1677 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n1676_o,
    o => gen4_n0_peres4_j_o);
  n1680_o <= gen4_n0_peres4_j_n1677 (2);
  n1681_o <= gen4_n0_peres4_j_n1677 (1);
  n1682_o <= gen4_n0_peres4_j_n1677 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n1683_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n1684_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1685_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1686_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1687_o <= n1685_o & n1686_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n1688 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n1687_o,
    o => gen5_n1_cnot5_j_o);
  n1691_o <= gen5_n1_cnot5_j_n1688 (1);
  n1692_o <= gen5_n1_cnot5_j_n1688 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1693_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1694_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1695_o <= n1693_o & n1694_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n1696 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n1695_o,
    o => gen5_n2_cnot5_j_o);
  n1699_o <= gen5_n2_cnot5_j_n1696 (1);
  n1700_o <= gen5_n2_cnot5_j_n1696 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1701_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1702_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1703_o <= n1701_o & n1702_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n1704 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n1703_o,
    o => gen5_n3_cnot5_j_o);
  n1707_o <= gen5_n3_cnot5_j_n1704 (1);
  n1708_o <= gen5_n3_cnot5_j_n1704 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1709_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1710_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1711_o <= n1709_o & n1710_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n1712 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n1711_o,
    o => gen5_n4_cnot5_j_o);
  n1715_o <= gen5_n4_cnot5_j_n1712 (1);
  n1716_o <= gen5_n4_cnot5_j_n1712 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1717_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1718_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1719_o <= n1717_o & n1718_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n1720 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n1719_o,
    o => gen5_n5_cnot5_j_o);
  n1723_o <= gen5_n5_cnot5_j_n1720 (1);
  n1724_o <= gen5_n5_cnot5_j_n1720 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1725_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1726_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1727_o <= n1725_o & n1726_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n1728 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n1727_o,
    o => gen5_n6_cnot5_j_o);
  n1731_o <= gen5_n6_cnot5_j_n1728 (1);
  n1732_o <= gen5_n6_cnot5_j_n1728 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1733_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1734_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1735_o <= n1733_o & n1734_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n1736 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n1735_o,
    o => gen5_n7_cnot5_j_o);
  n1739_o <= gen5_n7_cnot5_j_n1736 (1);
  n1740_o <= gen5_n7_cnot5_j_n1736 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1741_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1742_o <= s4_a (9);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1743_o <= n1741_o & n1742_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n8_cnot5_j_n1744 <= gen5_n8_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n8_cnot5_j : entity work.cnot port map (
    i => n1743_o,
    o => gen5_n8_cnot5_j_o);
  n1747_o <= gen5_n8_cnot5_j_n1744 (1);
  n1748_o <= gen5_n8_cnot5_j_n1744 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n1749_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n1750_o <= s5_mid (9);
  -- vhdl_source/add_in_place.vhdl:142:23
  n1751_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n1752_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1753_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1754_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1755_o <= n1753_o & n1754_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n1756 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n1755_o,
    o => gen6_n1_cnot1_j_o);
  n1759_o <= gen6_n1_cnot1_j_n1756 (1);
  n1760_o <= gen6_n1_cnot1_j_n1756 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1761_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1762_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1763_o <= n1761_o & n1762_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n1764 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n1763_o,
    o => gen6_n2_cnot1_j_o);
  n1767_o <= gen6_n2_cnot1_j_n1764 (1);
  n1768_o <= gen6_n2_cnot1_j_n1764 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1769_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1770_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1771_o <= n1769_o & n1770_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n1772 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n1771_o,
    o => gen6_n3_cnot1_j_o);
  n1775_o <= gen6_n3_cnot1_j_n1772 (1);
  n1776_o <= gen6_n3_cnot1_j_n1772 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1777_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1778_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1779_o <= n1777_o & n1778_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n1780 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n1779_o,
    o => gen6_n4_cnot1_j_o);
  n1783_o <= gen6_n4_cnot1_j_n1780 (1);
  n1784_o <= gen6_n4_cnot1_j_n1780 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1785_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1786_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1787_o <= n1785_o & n1786_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n1788 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n1787_o,
    o => gen6_n5_cnot1_j_o);
  n1791_o <= gen6_n5_cnot1_j_n1788 (1);
  n1792_o <= gen6_n5_cnot1_j_n1788 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1793_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1794_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1795_o <= n1793_o & n1794_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n1796 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n1795_o,
    o => gen6_n6_cnot1_j_o);
  n1799_o <= gen6_n6_cnot1_j_n1796 (1);
  n1800_o <= gen6_n6_cnot1_j_n1796 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1801_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1802_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1803_o <= n1801_o & n1802_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n1804 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n1803_o,
    o => gen6_n7_cnot1_j_o);
  n1807_o <= gen6_n7_cnot1_j_n1804 (1);
  n1808_o <= gen6_n7_cnot1_j_n1804 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1809_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1810_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1811_o <= n1809_o & n1810_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n1812 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n1811_o,
    o => gen6_n8_cnot1_j_o);
  n1815_o <= gen6_n8_cnot1_j_n1812 (1);
  n1816_o <= gen6_n8_cnot1_j_n1812 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1817_o <= s5_a (9);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1818_o <= s5_b (9);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1819_o <= n1817_o & n1818_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n9_cnot1_j_n1820 <= gen6_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n9_cnot1_j : entity work.cnot port map (
    i => n1819_o,
    o => gen6_n9_cnot1_j_o);
  n1823_o <= gen6_n9_cnot1_j_n1820 (1);
  n1824_o <= gen6_n9_cnot1_j_n1820 (0);
  n1825_o <= n1403_o & n1395_o & n1387_o & n1379_o & n1371_o & n1363_o & n1355_o & n1347_o & n1339_o & n1405_o;
  n1826_o <= n1404_o & n1396_o & n1388_o & n1380_o & n1372_o & n1364_o & n1356_o & n1348_o & n1340_o & n1406_o;
  n1827_o <= n1408_o & n1415_o & n1423_o & n1431_o & n1439_o & n1447_o & n1455_o & n1463_o & n1471_o & n1407_o;
  n1828_o <= n1416_o & n1424_o & n1432_o & n1440_o & n1448_o & n1456_o & n1464_o & n1472_o & n1473_o;
  n1829_o <= n1573_o & n1562_o & n1551_o & n1540_o & n1529_o & n1518_o & n1507_o & n1496_o & n1485_o & n1474_o;
  n1830_o <= n1574_o & n1572_o & n1561_o & n1550_o & n1539_o & n1528_o & n1517_o & n1506_o & n1495_o & n1484_o;
  n1831_o <= n1575_o & n1571_o & n1560_o & n1549_o & n1538_o & n1527_o & n1516_o & n1505_o & n1494_o & n1483_o;
  n1832_o <= n1582_o & n1592_o & n1603_o & n1614_o & n1625_o & n1636_o & n1647_o & n1658_o & n1669_o & n1680_o;
  n1833_o <= n1594_o & n1605_o & n1616_o & n1627_o & n1638_o & n1649_o & n1660_o & n1671_o & n1682_o & n1683_o;
  n1834_o <= n1583_o & n1593_o & n1604_o & n1615_o & n1626_o & n1637_o & n1648_o & n1659_o & n1670_o & n1681_o;
  n1835_o <= n1748_o & n1740_o & n1732_o & n1724_o & n1716_o & n1708_o & n1700_o & n1692_o & n1684_o;
  n1836_o <= n1750_o & n1747_o & n1739_o & n1731_o & n1723_o & n1715_o & n1707_o & n1699_o & n1691_o & n1749_o;
  n1837_o <= n1823_o & n1815_o & n1807_o & n1799_o & n1791_o & n1783_o & n1775_o & n1767_o & n1759_o & n1751_o;
  n1838_o <= n1824_o & n1816_o & n1808_o & n1800_o & n1792_o & n1784_o & n1776_o & n1768_o & n1760_o & n1752_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity ccnot is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity ccnot;

architecture rtl of ccnot is
  signal n1324_o : std_logic_vector (1 downto 0);
  signal n1325_o : std_logic;
  signal n1326_o : std_logic;
  signal n1327_o : std_logic;
  signal n1328_o : std_logic;
  signal n1329_o : std_logic;
  signal n1330_o : std_logic_vector (2 downto 0);
begin
  o <= n1330_o;
  -- vhdl_source/ccnot.vhdl:14:28
  n1324_o <= i (2 downto 1);
  -- vhdl_source/ccnot.vhdl:16:17
  n1325_o <= i (0);
  -- vhdl_source/ccnot.vhdl:16:27
  n1326_o <= i (2);
  -- vhdl_source/ccnot.vhdl:16:36
  n1327_o <= i (1);
  -- vhdl_source/ccnot.vhdl:16:31
  n1328_o <= n1326_o and n1327_o;
  -- vhdl_source/ccnot.vhdl:16:21
  n1329_o <= n1325_o xor n1328_o;
  n1330_o <= n1324_o & n1329_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot is
  port (
    i : in std_logic_vector (1 downto 0);
    o : out std_logic_vector (1 downto 0));
end entity cnot;

architecture rtl of cnot is
  signal n1318_o : std_logic;
  signal n1319_o : std_logic;
  signal n1320_o : std_logic;
  signal n1321_o : std_logic;
  signal n1322_o : std_logic_vector (1 downto 0);
begin
  o <= n1322_o;
  -- vhdl_source/cnot.vhdl:24:17
  n1318_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:17
  n1319_o <= i (0);
  -- vhdl_source/cnot.vhdl:25:26
  n1320_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:21
  n1321_o <= n1319_o xor n1320_o;
  n1322_o <= n1318_o & n1321_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_9_1 is
  port (
    i : in std_logic_vector (8 downto 0);
    o : out std_logic_vector (8 downto 0));
end entity angleh_lookup_9_1;

architecture rtl of angleh_lookup_9_1 is
  signal n1304_o : std_logic;
  signal n1305_o : std_logic;
  signal n1306_o : std_logic;
  signal n1307_o : std_logic;
  signal n1308_o : std_logic;
  signal n1309_o : std_logic;
  signal n1310_o : std_logic;
  signal n1311_o : std_logic;
  signal n1312_o : std_logic;
  signal n1313_o : std_logic;
  signal n1314_o : std_logic;
  signal n1315_o : std_logic;
  signal n1316_o : std_logic_vector (8 downto 0);
begin
  o <= n1316_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1304_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n1305_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n1306_o <= not n1305_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1307_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1308_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1309_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n1310_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n1311_o <= not n1310_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n1312_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n1313_o <= not n1312_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1314_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1315_o <= i (0);
  n1316_o <= n1304_o & n1306_o & n1307_o & n1308_o & n1309_o & n1311_o & n1313_o & n1314_o & n1315_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_8 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (7 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (7 downto 0));
end entity cnot_reg_8;

architecture rtl of cnot_reg_8 is
  signal ctrl_prop : std_logic_vector (8 downto 0);
  signal n1236_o : std_logic;
  signal n1237_o : std_logic;
  signal n1238_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1239 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1242_o : std_logic;
  signal n1243_o : std_logic;
  signal n1244_o : std_logic;
  signal n1245_o : std_logic;
  signal n1246_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n1247 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n1250_o : std_logic;
  signal n1251_o : std_logic;
  signal n1252_o : std_logic;
  signal n1253_o : std_logic;
  signal n1254_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n1255 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n1258_o : std_logic;
  signal n1259_o : std_logic;
  signal n1260_o : std_logic;
  signal n1261_o : std_logic;
  signal n1262_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n1263 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n1266_o : std_logic;
  signal n1267_o : std_logic;
  signal n1268_o : std_logic;
  signal n1269_o : std_logic;
  signal n1270_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n1271 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n1274_o : std_logic;
  signal n1275_o : std_logic;
  signal n1276_o : std_logic;
  signal n1277_o : std_logic;
  signal n1278_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n1279 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n1282_o : std_logic;
  signal n1283_o : std_logic;
  signal n1284_o : std_logic;
  signal n1285_o : std_logic;
  signal n1286_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n1287 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n1290_o : std_logic;
  signal n1291_o : std_logic;
  signal n1292_o : std_logic;
  signal n1293_o : std_logic;
  signal n1294_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n1295 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n1298_o : std_logic;
  signal n1299_o : std_logic;
  signal n1300_o : std_logic;
  signal n1301_o : std_logic_vector (7 downto 0);
  signal n1302_o : std_logic_vector (8 downto 0);
begin
  ctrl_out <= n1300_o;
  o <= n1301_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n1302_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1236_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1237_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1238_o <= n1236_o & n1237_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1239 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1238_o,
    o => gen1_n0_cnot0_o);
  n1242_o <= gen1_n0_cnot0_n1239 (1);
  n1243_o <= gen1_n0_cnot0_n1239 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1244_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1245_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1246_o <= n1244_o & n1245_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n1247 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n1246_o,
    o => gen1_n1_cnot0_o);
  n1250_o <= gen1_n1_cnot0_n1247 (1);
  n1251_o <= gen1_n1_cnot0_n1247 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1252_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1253_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1254_o <= n1252_o & n1253_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n1255 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n1254_o,
    o => gen1_n2_cnot0_o);
  n1258_o <= gen1_n2_cnot0_n1255 (1);
  n1259_o <= gen1_n2_cnot0_n1255 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1260_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1261_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1262_o <= n1260_o & n1261_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n1263 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n1262_o,
    o => gen1_n3_cnot0_o);
  n1266_o <= gen1_n3_cnot0_n1263 (1);
  n1267_o <= gen1_n3_cnot0_n1263 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1268_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1269_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1270_o <= n1268_o & n1269_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n1271 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n1270_o,
    o => gen1_n4_cnot0_o);
  n1274_o <= gen1_n4_cnot0_n1271 (1);
  n1275_o <= gen1_n4_cnot0_n1271 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1276_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1277_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1278_o <= n1276_o & n1277_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n1279 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n1278_o,
    o => gen1_n5_cnot0_o);
  n1282_o <= gen1_n5_cnot0_n1279 (1);
  n1283_o <= gen1_n5_cnot0_n1279 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1284_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1285_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1286_o <= n1284_o & n1285_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n1287 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n1286_o,
    o => gen1_n6_cnot0_o);
  n1290_o <= gen1_n6_cnot0_n1287 (1);
  n1291_o <= gen1_n6_cnot0_n1287 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1292_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1293_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1294_o <= n1292_o & n1293_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n1295 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n1294_o,
    o => gen1_n7_cnot0_o);
  n1298_o <= gen1_n7_cnot0_n1295 (1);
  n1299_o <= gen1_n7_cnot0_n1295 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n1300_o <= ctrl_prop (8);
  n1301_o <= n1299_o & n1291_o & n1283_o & n1275_o & n1267_o & n1259_o & n1251_o & n1243_o;
  n1302_o <= n1298_o & n1290_o & n1282_o & n1274_o & n1266_o & n1258_o & n1250_o & n1242_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_9 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (8 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (8 downto 0));
end entity cnot_reg_9;

architecture rtl of cnot_reg_9 is
  signal ctrl_prop : std_logic_vector (9 downto 0);
  signal n1159_o : std_logic;
  signal n1160_o : std_logic;
  signal n1161_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1162 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1165_o : std_logic;
  signal n1166_o : std_logic;
  signal n1167_o : std_logic;
  signal n1168_o : std_logic;
  signal n1169_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n1170 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n1173_o : std_logic;
  signal n1174_o : std_logic;
  signal n1175_o : std_logic;
  signal n1176_o : std_logic;
  signal n1177_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n1178 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n1181_o : std_logic;
  signal n1182_o : std_logic;
  signal n1183_o : std_logic;
  signal n1184_o : std_logic;
  signal n1185_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n1186 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n1189_o : std_logic;
  signal n1190_o : std_logic;
  signal n1191_o : std_logic;
  signal n1192_o : std_logic;
  signal n1193_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n1194 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n1197_o : std_logic;
  signal n1198_o : std_logic;
  signal n1199_o : std_logic;
  signal n1200_o : std_logic;
  signal n1201_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n1202 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n1205_o : std_logic;
  signal n1206_o : std_logic;
  signal n1207_o : std_logic;
  signal n1208_o : std_logic;
  signal n1209_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n1210 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n1213_o : std_logic;
  signal n1214_o : std_logic;
  signal n1215_o : std_logic;
  signal n1216_o : std_logic;
  signal n1217_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n1218 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n1221_o : std_logic;
  signal n1222_o : std_logic;
  signal n1223_o : std_logic;
  signal n1224_o : std_logic;
  signal n1225_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n1226 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n1229_o : std_logic;
  signal n1230_o : std_logic;
  signal n1231_o : std_logic;
  signal n1232_o : std_logic_vector (8 downto 0);
  signal n1233_o : std_logic_vector (9 downto 0);
begin
  ctrl_out <= n1231_o;
  o <= n1232_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n1233_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1159_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1160_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1161_o <= n1159_o & n1160_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1162 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1161_o,
    o => gen1_n0_cnot0_o);
  n1165_o <= gen1_n0_cnot0_n1162 (1);
  n1166_o <= gen1_n0_cnot0_n1162 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1167_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1168_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1169_o <= n1167_o & n1168_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n1170 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n1169_o,
    o => gen1_n1_cnot0_o);
  n1173_o <= gen1_n1_cnot0_n1170 (1);
  n1174_o <= gen1_n1_cnot0_n1170 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1175_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1176_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1177_o <= n1175_o & n1176_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n1178 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n1177_o,
    o => gen1_n2_cnot0_o);
  n1181_o <= gen1_n2_cnot0_n1178 (1);
  n1182_o <= gen1_n2_cnot0_n1178 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1183_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1184_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1185_o <= n1183_o & n1184_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n1186 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n1185_o,
    o => gen1_n3_cnot0_o);
  n1189_o <= gen1_n3_cnot0_n1186 (1);
  n1190_o <= gen1_n3_cnot0_n1186 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1191_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1192_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1193_o <= n1191_o & n1192_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n1194 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n1193_o,
    o => gen1_n4_cnot0_o);
  n1197_o <= gen1_n4_cnot0_n1194 (1);
  n1198_o <= gen1_n4_cnot0_n1194 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1199_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1200_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1201_o <= n1199_o & n1200_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n1202 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n1201_o,
    o => gen1_n5_cnot0_o);
  n1205_o <= gen1_n5_cnot0_n1202 (1);
  n1206_o <= gen1_n5_cnot0_n1202 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1207_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1208_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1209_o <= n1207_o & n1208_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n1210 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n1209_o,
    o => gen1_n6_cnot0_o);
  n1213_o <= gen1_n6_cnot0_n1210 (1);
  n1214_o <= gen1_n6_cnot0_n1210 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1215_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1216_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1217_o <= n1215_o & n1216_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n1218 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n1217_o,
    o => gen1_n7_cnot0_o);
  n1221_o <= gen1_n7_cnot0_n1218 (1);
  n1222_o <= gen1_n7_cnot0_n1218 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1223_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1224_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1225_o <= n1223_o & n1224_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n1226 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n1225_o,
    o => gen1_n8_cnot0_o);
  n1229_o <= gen1_n8_cnot0_n1226 (1);
  n1230_o <= gen1_n8_cnot0_n1226 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n1231_o <= ctrl_prop (9);
  n1232_o <= n1230_o & n1222_o & n1214_o & n1206_o & n1198_o & n1190_o & n1182_o & n1174_o & n1166_o;
  n1233_o <= n1229_o & n1221_o & n1213_o & n1205_o & n1197_o & n1189_o & n1181_o & n1173_o & n1165_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_9 is
  port (
    a : in std_logic_vector (8 downto 0);
    b : in std_logic_vector (8 downto 0);
    a_out : out std_logic_vector (8 downto 0);
    s : out std_logic_vector (8 downto 0));
end entity add_in_place_9;

architecture rtl of add_in_place_9 is
  signal s1_a : std_logic_vector (8 downto 0);
  signal s1_b : std_logic_vector (8 downto 0);
  signal s2_mid : std_logic_vector (8 downto 0);
  signal s2_a : std_logic_vector (8 downto 0);
  signal s2_b : std_logic_vector (8 downto 0);
  signal s3_mid : std_logic_vector (8 downto 0);
  signal s3_a : std_logic_vector (8 downto 0);
  signal s3_b : std_logic_vector (8 downto 0);
  signal s4_mid : std_logic_vector (8 downto 0);
  signal s4_a : std_logic_vector (8 downto 0);
  signal s4_b : std_logic_vector (8 downto 0);
  signal s5_mid : std_logic_vector (8 downto 0);
  signal s5_a : std_logic_vector (8 downto 0);
  signal s5_b : std_logic_vector (8 downto 0);
  signal s6_a : std_logic_vector (8 downto 0);
  signal s6_b : std_logic_vector (8 downto 0);
  signal n705_o : std_logic;
  signal n706_o : std_logic;
  signal n707_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n708 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n711_o : std_logic;
  signal n712_o : std_logic;
  signal n713_o : std_logic;
  signal n714_o : std_logic;
  signal n715_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n716 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n719_o : std_logic;
  signal n720_o : std_logic;
  signal n721_o : std_logic;
  signal n722_o : std_logic;
  signal n723_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n724 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n727_o : std_logic;
  signal n728_o : std_logic;
  signal n729_o : std_logic;
  signal n730_o : std_logic;
  signal n731_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n732 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n735_o : std_logic;
  signal n736_o : std_logic;
  signal n737_o : std_logic;
  signal n738_o : std_logic;
  signal n739_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n740 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n743_o : std_logic;
  signal n744_o : std_logic;
  signal n745_o : std_logic;
  signal n746_o : std_logic;
  signal n747_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n748 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n751_o : std_logic;
  signal n752_o : std_logic;
  signal n753_o : std_logic;
  signal n754_o : std_logic;
  signal n755_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n756 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n759_o : std_logic;
  signal n760_o : std_logic;
  signal n761_o : std_logic;
  signal n762_o : std_logic;
  signal n763_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n764 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n767_o : std_logic;
  signal n768_o : std_logic;
  signal n769_o : std_logic;
  signal n770_o : std_logic;
  signal n771_o : std_logic;
  signal n772_o : std_logic;
  signal n773_o : std_logic;
  signal n774_o : std_logic;
  signal n775_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n776 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n779_o : std_logic;
  signal n780_o : std_logic;
  signal n781_o : std_logic;
  signal n782_o : std_logic;
  signal n783_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n784 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n787_o : std_logic;
  signal n788_o : std_logic;
  signal n789_o : std_logic;
  signal n790_o : std_logic;
  signal n791_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n792 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n795_o : std_logic;
  signal n796_o : std_logic;
  signal n797_o : std_logic;
  signal n798_o : std_logic;
  signal n799_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n800 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n803_o : std_logic;
  signal n804_o : std_logic;
  signal n805_o : std_logic;
  signal n806_o : std_logic;
  signal n807_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n808 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n811_o : std_logic;
  signal n812_o : std_logic;
  signal n813_o : std_logic;
  signal n814_o : std_logic;
  signal n815_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n816 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n819_o : std_logic;
  signal n820_o : std_logic;
  signal n821_o : std_logic;
  signal n822_o : std_logic;
  signal n823_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n824 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n827_o : std_logic;
  signal n828_o : std_logic;
  signal n829_o : std_logic_vector (1 downto 0);
  signal n830_o : std_logic;
  signal n831_o : std_logic;
  signal n832_o : std_logic;
  signal n833_o : std_logic_vector (1 downto 0);
  signal n834_o : std_logic;
  signal n835_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n836 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n839_o : std_logic;
  signal n840_o : std_logic;
  signal n841_o : std_logic;
  signal n842_o : std_logic;
  signal n843_o : std_logic;
  signal n844_o : std_logic_vector (1 downto 0);
  signal n845_o : std_logic;
  signal n846_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n847 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n850_o : std_logic;
  signal n851_o : std_logic;
  signal n852_o : std_logic;
  signal n853_o : std_logic;
  signal n854_o : std_logic;
  signal n855_o : std_logic_vector (1 downto 0);
  signal n856_o : std_logic;
  signal n857_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n858 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n861_o : std_logic;
  signal n862_o : std_logic;
  signal n863_o : std_logic;
  signal n864_o : std_logic;
  signal n865_o : std_logic;
  signal n866_o : std_logic_vector (1 downto 0);
  signal n867_o : std_logic;
  signal n868_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n869 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n872_o : std_logic;
  signal n873_o : std_logic;
  signal n874_o : std_logic;
  signal n875_o : std_logic;
  signal n876_o : std_logic;
  signal n877_o : std_logic_vector (1 downto 0);
  signal n878_o : std_logic;
  signal n879_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n880 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n883_o : std_logic;
  signal n884_o : std_logic;
  signal n885_o : std_logic;
  signal n886_o : std_logic;
  signal n887_o : std_logic;
  signal n888_o : std_logic_vector (1 downto 0);
  signal n889_o : std_logic;
  signal n890_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n891 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n894_o : std_logic;
  signal n895_o : std_logic;
  signal n896_o : std_logic;
  signal n897_o : std_logic;
  signal n898_o : std_logic;
  signal n899_o : std_logic_vector (1 downto 0);
  signal n900_o : std_logic;
  signal n901_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n902 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n905_o : std_logic;
  signal n906_o : std_logic;
  signal n907_o : std_logic;
  signal n908_o : std_logic;
  signal n909_o : std_logic;
  signal n910_o : std_logic_vector (1 downto 0);
  signal n911_o : std_logic;
  signal n912_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n913 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n916_o : std_logic;
  signal n917_o : std_logic;
  signal n918_o : std_logic;
  signal n919_o : std_logic;
  signal n920_o : std_logic;
  signal n921_o : std_logic;
  signal n922_o : std_logic;
  signal n923_o : std_logic_vector (1 downto 0);
  signal cnot_4_n924 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n927_o : std_logic;
  signal n928_o : std_logic;
  signal n929_o : std_logic;
  signal n930_o : std_logic;
  signal n931_o : std_logic_vector (1 downto 0);
  signal n932_o : std_logic;
  signal n933_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n934 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n937_o : std_logic;
  signal n938_o : std_logic;
  signal n939_o : std_logic;
  signal n940_o : std_logic;
  signal n941_o : std_logic;
  signal n942_o : std_logic_vector (1 downto 0);
  signal n943_o : std_logic;
  signal n944_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n945 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n948_o : std_logic;
  signal n949_o : std_logic;
  signal n950_o : std_logic;
  signal n951_o : std_logic;
  signal n952_o : std_logic;
  signal n953_o : std_logic_vector (1 downto 0);
  signal n954_o : std_logic;
  signal n955_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n956 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n959_o : std_logic;
  signal n960_o : std_logic;
  signal n961_o : std_logic;
  signal n962_o : std_logic;
  signal n963_o : std_logic;
  signal n964_o : std_logic_vector (1 downto 0);
  signal n965_o : std_logic;
  signal n966_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n967 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n970_o : std_logic;
  signal n971_o : std_logic;
  signal n972_o : std_logic;
  signal n973_o : std_logic;
  signal n974_o : std_logic;
  signal n975_o : std_logic_vector (1 downto 0);
  signal n976_o : std_logic;
  signal n977_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n978 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n981_o : std_logic;
  signal n982_o : std_logic;
  signal n983_o : std_logic;
  signal n984_o : std_logic;
  signal n985_o : std_logic;
  signal n986_o : std_logic_vector (1 downto 0);
  signal n987_o : std_logic;
  signal n988_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n989 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n992_o : std_logic;
  signal n993_o : std_logic;
  signal n994_o : std_logic;
  signal n995_o : std_logic;
  signal n996_o : std_logic;
  signal n997_o : std_logic_vector (1 downto 0);
  signal n998_o : std_logic;
  signal n999_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n1000 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1003_o : std_logic;
  signal n1004_o : std_logic;
  signal n1005_o : std_logic;
  signal n1006_o : std_logic;
  signal n1007_o : std_logic;
  signal n1008_o : std_logic_vector (1 downto 0);
  signal n1009_o : std_logic;
  signal n1010_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n1011 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1014_o : std_logic;
  signal n1015_o : std_logic;
  signal n1016_o : std_logic;
  signal n1017_o : std_logic;
  signal n1018_o : std_logic_vector (1 downto 0);
  signal n1019_o : std_logic;
  signal n1020_o : std_logic;
  signal n1021_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n1022 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1025_o : std_logic;
  signal n1026_o : std_logic;
  signal n1027_o : std_logic;
  signal n1028_o : std_logic;
  signal n1029_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n1030 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1033_o : std_logic;
  signal n1034_o : std_logic;
  signal n1035_o : std_logic;
  signal n1036_o : std_logic;
  signal n1037_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n1038 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1041_o : std_logic;
  signal n1042_o : std_logic;
  signal n1043_o : std_logic;
  signal n1044_o : std_logic;
  signal n1045_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n1046 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1049_o : std_logic;
  signal n1050_o : std_logic;
  signal n1051_o : std_logic;
  signal n1052_o : std_logic;
  signal n1053_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n1054 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1057_o : std_logic;
  signal n1058_o : std_logic;
  signal n1059_o : std_logic;
  signal n1060_o : std_logic;
  signal n1061_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n1062 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1065_o : std_logic;
  signal n1066_o : std_logic;
  signal n1067_o : std_logic;
  signal n1068_o : std_logic;
  signal n1069_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n1070 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1073_o : std_logic;
  signal n1074_o : std_logic;
  signal n1075_o : std_logic;
  signal n1076_o : std_logic;
  signal n1077_o : std_logic;
  signal n1078_o : std_logic;
  signal n1079_o : std_logic;
  signal n1080_o : std_logic;
  signal n1081_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n1082 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1085_o : std_logic;
  signal n1086_o : std_logic;
  signal n1087_o : std_logic;
  signal n1088_o : std_logic;
  signal n1089_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n1090 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1093_o : std_logic;
  signal n1094_o : std_logic;
  signal n1095_o : std_logic;
  signal n1096_o : std_logic;
  signal n1097_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n1098 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1101_o : std_logic;
  signal n1102_o : std_logic;
  signal n1103_o : std_logic;
  signal n1104_o : std_logic;
  signal n1105_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n1106 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1109_o : std_logic;
  signal n1110_o : std_logic;
  signal n1111_o : std_logic;
  signal n1112_o : std_logic;
  signal n1113_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n1114 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1117_o : std_logic;
  signal n1118_o : std_logic;
  signal n1119_o : std_logic;
  signal n1120_o : std_logic;
  signal n1121_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n1122 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1125_o : std_logic;
  signal n1126_o : std_logic;
  signal n1127_o : std_logic;
  signal n1128_o : std_logic;
  signal n1129_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n1130 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1133_o : std_logic;
  signal n1134_o : std_logic;
  signal n1135_o : std_logic;
  signal n1136_o : std_logic;
  signal n1137_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n1138 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1141_o : std_logic;
  signal n1142_o : std_logic;
  signal n1143_o : std_logic_vector (8 downto 0);
  signal n1144_o : std_logic_vector (8 downto 0);
  signal n1145_o : std_logic_vector (8 downto 0);
  signal n1146_o : std_logic_vector (8 downto 0);
  signal n1147_o : std_logic_vector (8 downto 0);
  signal n1148_o : std_logic_vector (8 downto 0);
  signal n1149_o : std_logic_vector (8 downto 0);
  signal n1150_o : std_logic_vector (8 downto 0);
  signal n1151_o : std_logic_vector (8 downto 0);
  signal n1152_o : std_logic_vector (8 downto 0);
  signal n1153_o : std_logic_vector (8 downto 0);
  signal n1154_o : std_logic_vector (8 downto 0);
  signal n1155_o : std_logic_vector (8 downto 0);
  signal n1156_o : std_logic_vector (8 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n1143_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n1144_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n1145_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n1146_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n1147_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n1148_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n1149_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n1150_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n1151_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n1152_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n1153_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n1154_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n1155_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n1156_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n705_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n706_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n707_o <= n705_o & n706_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n708 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n707_o,
    o => gen1_n1_cnot1_j_o);
  n711_o <= gen1_n1_cnot1_j_n708 (1);
  n712_o <= gen1_n1_cnot1_j_n708 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n713_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n714_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n715_o <= n713_o & n714_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n716 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n715_o,
    o => gen1_n2_cnot1_j_o);
  n719_o <= gen1_n2_cnot1_j_n716 (1);
  n720_o <= gen1_n2_cnot1_j_n716 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n721_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n722_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n723_o <= n721_o & n722_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n724 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n723_o,
    o => gen1_n3_cnot1_j_o);
  n727_o <= gen1_n3_cnot1_j_n724 (1);
  n728_o <= gen1_n3_cnot1_j_n724 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n729_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n730_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n731_o <= n729_o & n730_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n732 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n731_o,
    o => gen1_n4_cnot1_j_o);
  n735_o <= gen1_n4_cnot1_j_n732 (1);
  n736_o <= gen1_n4_cnot1_j_n732 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n737_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n738_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n739_o <= n737_o & n738_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n740 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n739_o,
    o => gen1_n5_cnot1_j_o);
  n743_o <= gen1_n5_cnot1_j_n740 (1);
  n744_o <= gen1_n5_cnot1_j_n740 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n745_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n746_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n747_o <= n745_o & n746_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n748 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n747_o,
    o => gen1_n6_cnot1_j_o);
  n751_o <= gen1_n6_cnot1_j_n748 (1);
  n752_o <= gen1_n6_cnot1_j_n748 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n753_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n754_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n755_o <= n753_o & n754_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n756 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n755_o,
    o => gen1_n7_cnot1_j_o);
  n759_o <= gen1_n7_cnot1_j_n756 (1);
  n760_o <= gen1_n7_cnot1_j_n756 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n761_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n762_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n763_o <= n761_o & n762_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n764 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n763_o,
    o => gen1_n8_cnot1_j_o);
  n767_o <= gen1_n8_cnot1_j_n764 (1);
  n768_o <= gen1_n8_cnot1_j_n764 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n769_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n770_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n771_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n772_o <= s1_a (8);
  -- vhdl_source/add_in_place.vhdl:101:47
  n773_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n774_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n775_o <= n773_o & n774_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n776 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n775_o,
    o => gen2_n8_cnot2_j_o);
  n779_o <= gen2_n8_cnot2_j_n776 (1);
  n780_o <= gen2_n8_cnot2_j_n776 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n781_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n782_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n783_o <= n781_o & n782_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n784 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n783_o,
    o => gen2_n7_cnot2_j_o);
  n787_o <= gen2_n7_cnot2_j_n784 (1);
  n788_o <= gen2_n7_cnot2_j_n784 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n789_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n790_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n791_o <= n789_o & n790_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n792 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n791_o,
    o => gen2_n6_cnot2_j_o);
  n795_o <= gen2_n6_cnot2_j_n792 (1);
  n796_o <= gen2_n6_cnot2_j_n792 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n797_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n798_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n799_o <= n797_o & n798_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n800 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n799_o,
    o => gen2_n5_cnot2_j_o);
  n803_o <= gen2_n5_cnot2_j_n800 (1);
  n804_o <= gen2_n5_cnot2_j_n800 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n805_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n806_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n807_o <= n805_o & n806_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n808 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n807_o,
    o => gen2_n4_cnot2_j_o);
  n811_o <= gen2_n4_cnot2_j_n808 (1);
  n812_o <= gen2_n4_cnot2_j_n808 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n813_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n814_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n815_o <= n813_o & n814_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n816 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n815_o,
    o => gen2_n3_cnot2_j_o);
  n819_o <= gen2_n3_cnot2_j_n816 (1);
  n820_o <= gen2_n3_cnot2_j_n816 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n821_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n822_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n823_o <= n821_o & n822_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n824 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n823_o,
    o => gen2_n2_cnot2_j_o);
  n827_o <= gen2_n2_cnot2_j_n824 (1);
  n828_o <= gen2_n2_cnot2_j_n824 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n829_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n830_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n831_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n832_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n833_o <= n831_o & n832_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n834_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n835_o <= n833_o & n834_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n836 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n835_o,
    o => gen3_n1_ccnot3_j_o);
  n839_o <= gen3_n1_ccnot3_j_n836 (2);
  n840_o <= gen3_n1_ccnot3_j_n836 (1);
  n841_o <= gen3_n1_ccnot3_j_n836 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n842_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n843_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n844_o <= n842_o & n843_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n845_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n846_o <= n844_o & n845_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n847 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n846_o,
    o => gen3_n2_ccnot3_j_o);
  n850_o <= gen3_n2_ccnot3_j_n847 (2);
  n851_o <= gen3_n2_ccnot3_j_n847 (1);
  n852_o <= gen3_n2_ccnot3_j_n847 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n853_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n854_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n855_o <= n853_o & n854_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n856_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n857_o <= n855_o & n856_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n858 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n857_o,
    o => gen3_n3_ccnot3_j_o);
  n861_o <= gen3_n3_ccnot3_j_n858 (2);
  n862_o <= gen3_n3_ccnot3_j_n858 (1);
  n863_o <= gen3_n3_ccnot3_j_n858 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n864_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n865_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n866_o <= n864_o & n865_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n867_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n868_o <= n866_o & n867_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n869 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n868_o,
    o => gen3_n4_ccnot3_j_o);
  n872_o <= gen3_n4_ccnot3_j_n869 (2);
  n873_o <= gen3_n4_ccnot3_j_n869 (1);
  n874_o <= gen3_n4_ccnot3_j_n869 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n875_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n876_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n877_o <= n875_o & n876_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n878_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n879_o <= n877_o & n878_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n880 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n879_o,
    o => gen3_n5_ccnot3_j_o);
  n883_o <= gen3_n5_ccnot3_j_n880 (2);
  n884_o <= gen3_n5_ccnot3_j_n880 (1);
  n885_o <= gen3_n5_ccnot3_j_n880 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n886_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n887_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n888_o <= n886_o & n887_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n889_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n890_o <= n888_o & n889_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n891 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n890_o,
    o => gen3_n6_ccnot3_j_o);
  n894_o <= gen3_n6_ccnot3_j_n891 (2);
  n895_o <= gen3_n6_ccnot3_j_n891 (1);
  n896_o <= gen3_n6_ccnot3_j_n891 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n897_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n898_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n899_o <= n897_o & n898_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n900_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n901_o <= n899_o & n900_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n902 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n901_o,
    o => gen3_n7_ccnot3_j_o);
  n905_o <= gen3_n7_ccnot3_j_n902 (2);
  n906_o <= gen3_n7_ccnot3_j_n902 (1);
  n907_o <= gen3_n7_ccnot3_j_n902 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n908_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n909_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n910_o <= n908_o & n909_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n911_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n912_o <= n910_o & n911_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n913 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n912_o,
    o => gen3_n8_ccnot3_j_o);
  n916_o <= gen3_n8_ccnot3_j_n913 (2);
  n917_o <= gen3_n8_ccnot3_j_n913 (1);
  n918_o <= gen3_n8_ccnot3_j_n913 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n919_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:116:25
  n920_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:119:41
  n921_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:119:53
  n922_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:119:47
  n923_o <= n921_o & n922_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n924 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n923_o,
    o => cnot_4_o);
  n927_o <= cnot_4_n924 (1);
  n928_o <= cnot_4_n924 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n929_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n930_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n931_o <= n929_o & n930_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n932_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n933_o <= n931_o & n932_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n934 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n933_o,
    o => gen4_n7_peres4_j_o);
  n937_o <= gen4_n7_peres4_j_n934 (2);
  n938_o <= gen4_n7_peres4_j_n934 (1);
  n939_o <= gen4_n7_peres4_j_n934 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n940_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n941_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n942_o <= n940_o & n941_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n943_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n944_o <= n942_o & n943_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n945 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n944_o,
    o => gen4_n6_peres4_j_o);
  n948_o <= gen4_n6_peres4_j_n945 (2);
  n949_o <= gen4_n6_peres4_j_n945 (1);
  n950_o <= gen4_n6_peres4_j_n945 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n951_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n952_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n953_o <= n951_o & n952_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n954_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n955_o <= n953_o & n954_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n956 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n955_o,
    o => gen4_n5_peres4_j_o);
  n959_o <= gen4_n5_peres4_j_n956 (2);
  n960_o <= gen4_n5_peres4_j_n956 (1);
  n961_o <= gen4_n5_peres4_j_n956 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n962_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n963_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n964_o <= n962_o & n963_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n965_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n966_o <= n964_o & n965_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n967 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n966_o,
    o => gen4_n4_peres4_j_o);
  n970_o <= gen4_n4_peres4_j_n967 (2);
  n971_o <= gen4_n4_peres4_j_n967 (1);
  n972_o <= gen4_n4_peres4_j_n967 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n973_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n974_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n975_o <= n973_o & n974_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n976_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n977_o <= n975_o & n976_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n978 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n977_o,
    o => gen4_n3_peres4_j_o);
  n981_o <= gen4_n3_peres4_j_n978 (2);
  n982_o <= gen4_n3_peres4_j_n978 (1);
  n983_o <= gen4_n3_peres4_j_n978 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n984_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n985_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n986_o <= n984_o & n985_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n987_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n988_o <= n986_o & n987_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n989 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n988_o,
    o => gen4_n2_peres4_j_o);
  n992_o <= gen4_n2_peres4_j_n989 (2);
  n993_o <= gen4_n2_peres4_j_n989 (1);
  n994_o <= gen4_n2_peres4_j_n989 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n995_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n996_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n997_o <= n995_o & n996_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n998_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n999_o <= n997_o & n998_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n1000 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n999_o,
    o => gen4_n1_peres4_j_o);
  n1003_o <= gen4_n1_peres4_j_n1000 (2);
  n1004_o <= gen4_n1_peres4_j_n1000 (1);
  n1005_o <= gen4_n1_peres4_j_n1000 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1006_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1007_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1008_o <= n1006_o & n1007_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1009_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1010_o <= n1008_o & n1009_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n1011 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n1010_o,
    o => gen4_n0_peres4_j_o);
  n1014_o <= gen4_n0_peres4_j_n1011 (2);
  n1015_o <= gen4_n0_peres4_j_n1011 (1);
  n1016_o <= gen4_n0_peres4_j_n1011 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n1017_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n1018_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1019_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1020_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1021_o <= n1019_o & n1020_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n1022 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n1021_o,
    o => gen5_n1_cnot5_j_o);
  n1025_o <= gen5_n1_cnot5_j_n1022 (1);
  n1026_o <= gen5_n1_cnot5_j_n1022 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1027_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1028_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1029_o <= n1027_o & n1028_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n1030 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n1029_o,
    o => gen5_n2_cnot5_j_o);
  n1033_o <= gen5_n2_cnot5_j_n1030 (1);
  n1034_o <= gen5_n2_cnot5_j_n1030 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1035_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1036_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1037_o <= n1035_o & n1036_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n1038 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n1037_o,
    o => gen5_n3_cnot5_j_o);
  n1041_o <= gen5_n3_cnot5_j_n1038 (1);
  n1042_o <= gen5_n3_cnot5_j_n1038 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1043_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1044_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1045_o <= n1043_o & n1044_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n1046 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n1045_o,
    o => gen5_n4_cnot5_j_o);
  n1049_o <= gen5_n4_cnot5_j_n1046 (1);
  n1050_o <= gen5_n4_cnot5_j_n1046 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1051_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1052_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1053_o <= n1051_o & n1052_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n1054 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n1053_o,
    o => gen5_n5_cnot5_j_o);
  n1057_o <= gen5_n5_cnot5_j_n1054 (1);
  n1058_o <= gen5_n5_cnot5_j_n1054 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1059_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1060_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1061_o <= n1059_o & n1060_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n1062 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n1061_o,
    o => gen5_n6_cnot5_j_o);
  n1065_o <= gen5_n6_cnot5_j_n1062 (1);
  n1066_o <= gen5_n6_cnot5_j_n1062 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1067_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1068_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1069_o <= n1067_o & n1068_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n1070 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n1069_o,
    o => gen5_n7_cnot5_j_o);
  n1073_o <= gen5_n7_cnot5_j_n1070 (1);
  n1074_o <= gen5_n7_cnot5_j_n1070 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n1075_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n1076_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:142:23
  n1077_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n1078_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1079_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1080_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1081_o <= n1079_o & n1080_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n1082 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n1081_o,
    o => gen6_n1_cnot1_j_o);
  n1085_o <= gen6_n1_cnot1_j_n1082 (1);
  n1086_o <= gen6_n1_cnot1_j_n1082 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1087_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1088_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1089_o <= n1087_o & n1088_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n1090 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n1089_o,
    o => gen6_n2_cnot1_j_o);
  n1093_o <= gen6_n2_cnot1_j_n1090 (1);
  n1094_o <= gen6_n2_cnot1_j_n1090 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1095_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1096_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1097_o <= n1095_o & n1096_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n1098 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n1097_o,
    o => gen6_n3_cnot1_j_o);
  n1101_o <= gen6_n3_cnot1_j_n1098 (1);
  n1102_o <= gen6_n3_cnot1_j_n1098 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1103_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1104_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1105_o <= n1103_o & n1104_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n1106 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n1105_o,
    o => gen6_n4_cnot1_j_o);
  n1109_o <= gen6_n4_cnot1_j_n1106 (1);
  n1110_o <= gen6_n4_cnot1_j_n1106 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1111_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1112_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1113_o <= n1111_o & n1112_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n1114 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n1113_o,
    o => gen6_n5_cnot1_j_o);
  n1117_o <= gen6_n5_cnot1_j_n1114 (1);
  n1118_o <= gen6_n5_cnot1_j_n1114 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1119_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1120_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1121_o <= n1119_o & n1120_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n1122 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n1121_o,
    o => gen6_n6_cnot1_j_o);
  n1125_o <= gen6_n6_cnot1_j_n1122 (1);
  n1126_o <= gen6_n6_cnot1_j_n1122 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1127_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1128_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1129_o <= n1127_o & n1128_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n1130 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n1129_o,
    o => gen6_n7_cnot1_j_o);
  n1133_o <= gen6_n7_cnot1_j_n1130 (1);
  n1134_o <= gen6_n7_cnot1_j_n1130 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1135_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1136_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1137_o <= n1135_o & n1136_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n1138 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n1137_o,
    o => gen6_n8_cnot1_j_o);
  n1141_o <= gen6_n8_cnot1_j_n1138 (1);
  n1142_o <= gen6_n8_cnot1_j_n1138 (0);
  n1143_o <= n767_o & n759_o & n751_o & n743_o & n735_o & n727_o & n719_o & n711_o & n769_o;
  n1144_o <= n768_o & n760_o & n752_o & n744_o & n736_o & n728_o & n720_o & n712_o & n770_o;
  n1145_o <= n772_o & n779_o & n787_o & n795_o & n803_o & n811_o & n819_o & n827_o & n771_o;
  n1146_o <= n780_o & n788_o & n796_o & n804_o & n812_o & n820_o & n828_o & n829_o;
  n1147_o <= n918_o & n907_o & n896_o & n885_o & n874_o & n863_o & n852_o & n841_o & n830_o;
  n1148_o <= n919_o & n917_o & n906_o & n895_o & n884_o & n873_o & n862_o & n851_o & n840_o;
  n1149_o <= n920_o & n916_o & n905_o & n894_o & n883_o & n872_o & n861_o & n850_o & n839_o;
  n1150_o <= n927_o & n937_o & n948_o & n959_o & n970_o & n981_o & n992_o & n1003_o & n1014_o;
  n1151_o <= n939_o & n950_o & n961_o & n972_o & n983_o & n994_o & n1005_o & n1016_o & n1017_o;
  n1152_o <= n928_o & n938_o & n949_o & n960_o & n971_o & n982_o & n993_o & n1004_o & n1015_o;
  n1153_o <= n1074_o & n1066_o & n1058_o & n1050_o & n1042_o & n1034_o & n1026_o & n1018_o;
  n1154_o <= n1076_o & n1073_o & n1065_o & n1057_o & n1049_o & n1041_o & n1033_o & n1025_o & n1075_o;
  n1155_o <= n1141_o & n1133_o & n1125_o & n1117_o & n1109_o & n1101_o & n1093_o & n1085_o & n1077_o;
  n1156_o <= n1142_o & n1134_o & n1126_o & n1118_o & n1110_o & n1102_o & n1094_o & n1086_o & n1078_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_1 is
  port (
    ctrl : in std_logic;
    i : in std_logic;
    ctrl_out : out std_logic;
    o : out std_logic);
end entity cnot_reg_1;

architecture rtl of cnot_reg_1 is
  signal ctrl_prop : std_logic_vector (1 downto 0);
  signal n694_o : std_logic;
  signal n695_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n696 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n699_o : std_logic;
  signal n700_o : std_logic;
  signal n701_o : std_logic;
  signal n702_o : std_logic_vector (1 downto 0);
begin
  ctrl_out <= n701_o;
  o <= n700_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n702_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n694_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n695_o <= n694_o & i;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n696 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n695_o,
    o => gen1_n0_cnot0_o);
  n699_o <= gen1_n0_cnot0_n696 (1);
  n700_o <= gen1_n0_cnot0_n696 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n701_o <= ctrl_prop (1);
  n702_o <= n699_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_10 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (9 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (9 downto 0));
end entity cnot_reg_10;

architecture rtl of cnot_reg_10 is
  signal ctrl_prop : std_logic_vector (10 downto 0);
  signal n609_o : std_logic;
  signal n610_o : std_logic;
  signal n611_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n612 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n615_o : std_logic;
  signal n616_o : std_logic;
  signal n617_o : std_logic;
  signal n618_o : std_logic;
  signal n619_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n620 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n623_o : std_logic;
  signal n624_o : std_logic;
  signal n625_o : std_logic;
  signal n626_o : std_logic;
  signal n627_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n628 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n631_o : std_logic;
  signal n632_o : std_logic;
  signal n633_o : std_logic;
  signal n634_o : std_logic;
  signal n635_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n636 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n639_o : std_logic;
  signal n640_o : std_logic;
  signal n641_o : std_logic;
  signal n642_o : std_logic;
  signal n643_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n644 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n647_o : std_logic;
  signal n648_o : std_logic;
  signal n649_o : std_logic;
  signal n650_o : std_logic;
  signal n651_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n652 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n655_o : std_logic;
  signal n656_o : std_logic;
  signal n657_o : std_logic;
  signal n658_o : std_logic;
  signal n659_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n660 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n663_o : std_logic;
  signal n664_o : std_logic;
  signal n665_o : std_logic;
  signal n666_o : std_logic;
  signal n667_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n668 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n671_o : std_logic;
  signal n672_o : std_logic;
  signal n673_o : std_logic;
  signal n674_o : std_logic;
  signal n675_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n676 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n679_o : std_logic;
  signal n680_o : std_logic;
  signal n681_o : std_logic;
  signal n682_o : std_logic;
  signal n683_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n684 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n687_o : std_logic;
  signal n688_o : std_logic;
  signal n689_o : std_logic;
  signal n690_o : std_logic_vector (9 downto 0);
  signal n691_o : std_logic_vector (10 downto 0);
begin
  ctrl_out <= n689_o;
  o <= n690_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n691_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n609_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n610_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n611_o <= n609_o & n610_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n612 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n611_o,
    o => gen1_n0_cnot0_o);
  n615_o <= gen1_n0_cnot0_n612 (1);
  n616_o <= gen1_n0_cnot0_n612 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n617_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n618_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n619_o <= n617_o & n618_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n620 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n619_o,
    o => gen1_n1_cnot0_o);
  n623_o <= gen1_n1_cnot0_n620 (1);
  n624_o <= gen1_n1_cnot0_n620 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n625_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n626_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n627_o <= n625_o & n626_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n628 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n627_o,
    o => gen1_n2_cnot0_o);
  n631_o <= gen1_n2_cnot0_n628 (1);
  n632_o <= gen1_n2_cnot0_n628 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n633_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n634_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n635_o <= n633_o & n634_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n636 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n635_o,
    o => gen1_n3_cnot0_o);
  n639_o <= gen1_n3_cnot0_n636 (1);
  n640_o <= gen1_n3_cnot0_n636 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n641_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n642_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n643_o <= n641_o & n642_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n644 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n643_o,
    o => gen1_n4_cnot0_o);
  n647_o <= gen1_n4_cnot0_n644 (1);
  n648_o <= gen1_n4_cnot0_n644 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n649_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n650_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n651_o <= n649_o & n650_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n652 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n651_o,
    o => gen1_n5_cnot0_o);
  n655_o <= gen1_n5_cnot0_n652 (1);
  n656_o <= gen1_n5_cnot0_n652 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n657_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n658_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n659_o <= n657_o & n658_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n660 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n659_o,
    o => gen1_n6_cnot0_o);
  n663_o <= gen1_n6_cnot0_n660 (1);
  -- vhdl_source/add_scratch.vhdl:22:30
  n664_o <= gen1_n6_cnot0_n660 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n665_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n666_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n667_o <= n665_o & n666_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n668 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n667_o,
    o => gen1_n7_cnot0_o);
  n671_o <= gen1_n7_cnot0_n668 (1);
  n672_o <= gen1_n7_cnot0_n668 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n673_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n674_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n675_o <= n673_o & n674_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n676 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n675_o,
    o => gen1_n8_cnot0_o);
  n679_o <= gen1_n8_cnot0_n676 (1);
  n680_o <= gen1_n8_cnot0_n676 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n681_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n682_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n683_o <= n681_o & n682_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n684 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n683_o,
    o => gen1_n9_cnot0_o);
  n687_o <= gen1_n9_cnot0_n684 (1);
  n688_o <= gen1_n9_cnot0_n684 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n689_o <= ctrl_prop (10);
  n690_o <= n688_o & n680_o & n672_o & n664_o & n656_o & n648_o & n640_o & n632_o & n624_o & n616_o;
  n691_o <= n687_o & n679_o & n671_o & n663_o & n655_o & n647_o & n639_o & n631_o & n623_o & n615_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_sub_in_place_10 is
  port (
    ctrl : in std_logic;
    a : in std_logic_vector (9 downto 0);
    b : in std_logic_vector (9 downto 0);
    ctrl_out : out std_logic;
    a_out : out std_logic_vector (9 downto 0);
    s : out std_logic_vector (9 downto 0));
end entity add_sub_in_place_10;

architecture rtl of add_sub_in_place_10 is
  signal b_cnot : std_logic_vector (9 downto 0);
  signal cnotr_n595 : std_logic;
  signal cnotr_n596 : std_logic_vector (9 downto 0);
  signal cnotr_ctrl_out : std_logic;
  signal cnotr_o : std_logic_vector (9 downto 0);
  signal add_n601 : std_logic_vector (9 downto 0);
  signal add_n602 : std_logic_vector (9 downto 0);
  signal add_a_out : std_logic_vector (9 downto 0);
  signal add_s : std_logic_vector (9 downto 0);
begin
  ctrl_out <= cnotr_n595;
  a_out <= add_n601;
  s <= add_n602;
  -- vhdl_source/add_sub_in_place.vhdl:46:15
  b_cnot <= cnotr_n596; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:76
  cnotr_n595 <= cnotr_ctrl_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:91
  cnotr_n596 <= cnotr_o; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:49:8
  cnotr : entity work.cnot_reg_10 port map (
    ctrl => ctrl,
    i => b,
    ctrl_out => cnotr_ctrl_out,
    o => cnotr_o);
  -- vhdl_source/add_sub_in_place.vhdl:55:73
  add_n601 <= add_a_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:55:85
  add_n602 <= add_s; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:53:8
  add : entity work.add_in_place_10 port map (
    a => a,
    b => b_cnot,
    a_out => add_a_out,
    s => add_s);
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_scratch_10 is
  port (
    a : in std_logic_vector (9 downto 0);
    b : in std_logic_vector (9 downto 0);
    w : in std_logic_vector (9 downto 0);
    a_out : out std_logic_vector (9 downto 0);
    b_out : out std_logic_vector (9 downto 0);
    s : out std_logic_vector (9 downto 0));
end entity add_scratch_10;

architecture rtl of add_scratch_10 is
  signal a_s : std_logic_vector (8 downto 0);
  signal b_s : std_logic_vector (8 downto 0);
  signal s_s : std_logic_vector (8 downto 0);
  signal c_s : std_logic_vector (8 downto 0);
  signal pre_a : std_logic;
  signal pre_b : std_logic;
  signal pre_s : std_logic;
  signal post_s : std_logic;
  signal n170_o : std_logic;
  signal n171_o : std_logic;
  signal n172_o : std_logic_vector (1 downto 0);
  signal cnota_n173 : std_logic_vector (1 downto 0);
  signal cnota_o : std_logic_vector (1 downto 0);
  signal n176_o : std_logic;
  signal n177_o : std_logic;
  signal n178_o : std_logic;
  signal n179_o : std_logic_vector (1 downto 0);
  signal cnotb_n180 : std_logic_vector (1 downto 0);
  signal cnotb_o : std_logic_vector (1 downto 0);
  signal n183_o : std_logic;
  signal n184_o : std_logic;
  signal n185_o : std_logic_vector (1 downto 0);
  signal n186_o : std_logic;
  signal n187_o : std_logic_vector (2 downto 0);
  signal ccnotc_n188 : std_logic_vector (2 downto 0);
  signal ccnotc_o : std_logic_vector (2 downto 0);
  signal n191_o : std_logic;
  signal n192_o : std_logic;
  signal n193_o : std_logic;
  signal gen1_n1_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid3 : std_logic_vector (3 downto 0);
  signal n194_o : std_logic;
  signal n195_o : std_logic;
  signal n196_o : std_logic_vector (1 downto 0);
  signal n197_o : std_logic;
  signal n198_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_n199 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_o : std_logic_vector (2 downto 0);
  signal n202_o : std_logic;
  signal n203_o : std_logic;
  signal n204_o : std_logic;
  signal n205_o : std_logic;
  signal n206_o : std_logic;
  signal n207_o : std_logic;
  signal n208_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_n209 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_o : std_logic_vector (1 downto 0);
  signal n212_o : std_logic;
  signal n213_o : std_logic;
  signal n214_o : std_logic;
  signal n215_o : std_logic;
  signal n216_o : std_logic;
  signal n217_o : std_logic;
  signal n218_o : std_logic_vector (1 downto 0);
  signal n219_o : std_logic;
  signal n220_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_n221 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_o : std_logic_vector (2 downto 0);
  signal n224_o : std_logic;
  signal n225_o : std_logic;
  signal n226_o : std_logic;
  signal n227_o : std_logic;
  signal n228_o : std_logic;
  signal n229_o : std_logic;
  signal n230_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_n231 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_o : std_logic_vector (1 downto 0);
  signal n234_o : std_logic;
  signal n235_o : std_logic;
  signal n236_o : std_logic;
  signal n237_o : std_logic;
  signal gen1_n2_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid3 : std_logic_vector (3 downto 0);
  signal n238_o : std_logic;
  signal n239_o : std_logic;
  signal n240_o : std_logic_vector (1 downto 0);
  signal n241_o : std_logic;
  signal n242_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_n243 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_o : std_logic_vector (2 downto 0);
  signal n246_o : std_logic;
  signal n247_o : std_logic;
  signal n248_o : std_logic;
  signal n249_o : std_logic;
  signal n250_o : std_logic;
  signal n251_o : std_logic;
  signal n252_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_n253 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_o : std_logic_vector (1 downto 0);
  signal n256_o : std_logic;
  signal n257_o : std_logic;
  signal n258_o : std_logic;
  signal n259_o : std_logic;
  signal n260_o : std_logic;
  signal n261_o : std_logic;
  signal n262_o : std_logic_vector (1 downto 0);
  signal n263_o : std_logic;
  signal n264_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_n265 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_o : std_logic_vector (2 downto 0);
  signal n268_o : std_logic;
  signal n269_o : std_logic;
  signal n270_o : std_logic;
  signal n271_o : std_logic;
  signal n272_o : std_logic;
  signal n273_o : std_logic;
  signal n274_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_n275 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_o : std_logic_vector (1 downto 0);
  signal n278_o : std_logic;
  signal n279_o : std_logic;
  signal n280_o : std_logic;
  signal n281_o : std_logic;
  signal gen1_n3_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid3 : std_logic_vector (3 downto 0);
  signal n282_o : std_logic;
  signal n283_o : std_logic;
  signal n284_o : std_logic_vector (1 downto 0);
  signal n285_o : std_logic;
  signal n286_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_n287 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_o : std_logic_vector (2 downto 0);
  signal n290_o : std_logic;
  signal n291_o : std_logic;
  signal n292_o : std_logic;
  signal n293_o : std_logic;
  signal n294_o : std_logic;
  signal n295_o : std_logic;
  signal n296_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_n297 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_o : std_logic_vector (1 downto 0);
  signal n300_o : std_logic;
  signal n301_o : std_logic;
  signal n302_o : std_logic;
  signal n303_o : std_logic;
  signal n304_o : std_logic;
  signal n305_o : std_logic;
  signal n306_o : std_logic_vector (1 downto 0);
  signal n307_o : std_logic;
  signal n308_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_n309 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_o : std_logic_vector (2 downto 0);
  signal n312_o : std_logic;
  signal n313_o : std_logic;
  signal n314_o : std_logic;
  signal n315_o : std_logic;
  signal n316_o : std_logic;
  signal n317_o : std_logic;
  signal n318_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_n319 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_o : std_logic_vector (1 downto 0);
  signal n322_o : std_logic;
  signal n323_o : std_logic;
  signal n324_o : std_logic;
  signal n325_o : std_logic;
  signal gen1_n4_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid3 : std_logic_vector (3 downto 0);
  signal n326_o : std_logic;
  signal n327_o : std_logic;
  signal n328_o : std_logic_vector (1 downto 0);
  signal n329_o : std_logic;
  signal n330_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_n331 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_o : std_logic_vector (2 downto 0);
  signal n334_o : std_logic;
  signal n335_o : std_logic;
  signal n336_o : std_logic;
  signal n337_o : std_logic;
  signal n338_o : std_logic;
  signal n339_o : std_logic;
  signal n340_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_n341 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_o : std_logic_vector (1 downto 0);
  signal n344_o : std_logic;
  signal n345_o : std_logic;
  signal n346_o : std_logic;
  signal n347_o : std_logic;
  signal n348_o : std_logic;
  signal n349_o : std_logic;
  signal n350_o : std_logic_vector (1 downto 0);
  signal n351_o : std_logic;
  signal n352_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_n353 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_o : std_logic_vector (2 downto 0);
  signal n356_o : std_logic;
  signal n357_o : std_logic;
  signal n358_o : std_logic;
  signal n359_o : std_logic;
  signal n360_o : std_logic;
  signal n361_o : std_logic;
  signal n362_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_n363 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_o : std_logic_vector (1 downto 0);
  signal n366_o : std_logic;
  signal n367_o : std_logic;
  signal n368_o : std_logic;
  signal n369_o : std_logic;
  signal gen1_n5_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid3 : std_logic_vector (3 downto 0);
  signal n370_o : std_logic;
  signal n371_o : std_logic;
  signal n372_o : std_logic_vector (1 downto 0);
  signal n373_o : std_logic;
  signal n374_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_n375 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_o : std_logic_vector (2 downto 0);
  signal n378_o : std_logic;
  signal n379_o : std_logic;
  signal n380_o : std_logic;
  signal n381_o : std_logic;
  signal n382_o : std_logic;
  signal n383_o : std_logic;
  signal n384_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_n385 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_o : std_logic_vector (1 downto 0);
  signal n388_o : std_logic;
  signal n389_o : std_logic;
  signal n390_o : std_logic;
  signal n391_o : std_logic;
  signal n392_o : std_logic;
  signal n393_o : std_logic;
  signal n394_o : std_logic_vector (1 downto 0);
  signal n395_o : std_logic;
  signal n396_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_n397 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_o : std_logic_vector (2 downto 0);
  signal n400_o : std_logic;
  signal n401_o : std_logic;
  signal n402_o : std_logic;
  signal n403_o : std_logic;
  signal n404_o : std_logic;
  signal n405_o : std_logic;
  signal n406_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_n407 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_o : std_logic_vector (1 downto 0);
  signal n410_o : std_logic;
  signal n411_o : std_logic;
  signal n412_o : std_logic;
  signal n413_o : std_logic;
  signal gen1_n6_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid3 : std_logic_vector (3 downto 0);
  signal n414_o : std_logic;
  signal n415_o : std_logic;
  signal n416_o : std_logic_vector (1 downto 0);
  signal n417_o : std_logic;
  signal n418_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_n419 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_o : std_logic_vector (2 downto 0);
  signal n422_o : std_logic;
  signal n423_o : std_logic;
  signal n424_o : std_logic;
  signal n425_o : std_logic;
  signal n426_o : std_logic;
  signal n427_o : std_logic;
  signal n428_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_n429 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_o : std_logic_vector (1 downto 0);
  signal n432_o : std_logic;
  signal n433_o : std_logic;
  signal n434_o : std_logic;
  signal n435_o : std_logic;
  signal n436_o : std_logic;
  signal n437_o : std_logic;
  signal n438_o : std_logic_vector (1 downto 0);
  signal n439_o : std_logic;
  signal n440_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_n441 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_o : std_logic_vector (2 downto 0);
  signal n444_o : std_logic;
  signal n445_o : std_logic;
  signal n446_o : std_logic;
  signal n447_o : std_logic;
  signal n448_o : std_logic;
  signal n449_o : std_logic;
  signal n450_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_n451 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_o : std_logic_vector (1 downto 0);
  signal n454_o : std_logic;
  signal n455_o : std_logic;
  signal n456_o : std_logic;
  signal n457_o : std_logic;
  signal gen1_n7_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid3 : std_logic_vector (3 downto 0);
  signal n458_o : std_logic;
  signal n459_o : std_logic;
  signal n460_o : std_logic_vector (1 downto 0);
  signal n461_o : std_logic;
  signal n462_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_n463 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_o : std_logic_vector (2 downto 0);
  signal n466_o : std_logic;
  signal n467_o : std_logic;
  signal n468_o : std_logic;
  signal n469_o : std_logic;
  signal n470_o : std_logic;
  signal n471_o : std_logic;
  signal n472_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_n473 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_o : std_logic_vector (1 downto 0);
  signal n476_o : std_logic;
  signal n477_o : std_logic;
  signal n478_o : std_logic;
  signal n479_o : std_logic;
  signal n480_o : std_logic;
  signal n481_o : std_logic;
  signal n482_o : std_logic_vector (1 downto 0);
  signal n483_o : std_logic;
  signal n484_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_n485 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_o : std_logic_vector (2 downto 0);
  signal n488_o : std_logic;
  signal n489_o : std_logic;
  signal n490_o : std_logic;
  signal n491_o : std_logic;
  signal n492_o : std_logic;
  signal n493_o : std_logic;
  signal n494_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_n495 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_o : std_logic_vector (1 downto 0);
  signal n498_o : std_logic;
  signal n499_o : std_logic;
  signal n500_o : std_logic;
  signal n501_o : std_logic;
  signal gen1_n8_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n8_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n8_mid3 : std_logic_vector (3 downto 0);
  signal n502_o : std_logic;
  signal n503_o : std_logic;
  signal n504_o : std_logic_vector (1 downto 0);
  signal n505_o : std_logic;
  signal n506_o : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot1_n507 : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot1_o : std_logic_vector (2 downto 0);
  signal n510_o : std_logic;
  signal n511_o : std_logic;
  signal n512_o : std_logic;
  signal n513_o : std_logic;
  signal n514_o : std_logic;
  signal n515_o : std_logic;
  signal n516_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_n517 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_o : std_logic_vector (1 downto 0);
  signal n520_o : std_logic;
  signal n521_o : std_logic;
  signal n522_o : std_logic;
  signal n523_o : std_logic;
  signal n524_o : std_logic;
  signal n525_o : std_logic;
  signal n526_o : std_logic_vector (1 downto 0);
  signal n527_o : std_logic;
  signal n528_o : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot2_n529 : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot2_o : std_logic_vector (2 downto 0);
  signal n532_o : std_logic;
  signal n533_o : std_logic;
  signal n534_o : std_logic;
  signal n535_o : std_logic;
  signal n536_o : std_logic;
  signal n537_o : std_logic;
  signal n538_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot2_n539 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot2_o : std_logic_vector (1 downto 0);
  signal n542_o : std_logic;
  signal n543_o : std_logic;
  signal n544_o : std_logic;
  signal n545_o : std_logic;
  signal n546_o : std_logic;
  signal n547_o : std_logic;
  signal n548_o : std_logic_vector (1 downto 0);
  signal cnoteb_n549 : std_logic_vector (1 downto 0);
  signal cnoteb_o : std_logic_vector (1 downto 0);
  signal n552_o : std_logic;
  signal n553_o : std_logic;
  signal n554_o : std_logic;
  signal n555_o : std_logic_vector (1 downto 0);
  signal cnotea_n556 : std_logic_vector (1 downto 0);
  signal cnotea_o : std_logic_vector (1 downto 0);
  signal n559_o : std_logic;
  signal n560_o : std_logic;
  signal n561_o : std_logic_vector (9 downto 0);
  signal n562_o : std_logic_vector (9 downto 0);
  signal n563_o : std_logic_vector (9 downto 0);
  signal n564_o : std_logic_vector (8 downto 0);
  signal n565_o : std_logic_vector (8 downto 0);
  signal n566_o : std_logic_vector (8 downto 0);
  signal n567_o : std_logic_vector (8 downto 0);
  signal n568_o : std_logic_vector (3 downto 0);
  signal n569_o : std_logic_vector (3 downto 0);
  signal n570_o : std_logic_vector (3 downto 0);
  signal n571_o : std_logic_vector (3 downto 0);
  signal n572_o : std_logic_vector (3 downto 0);
  signal n573_o : std_logic_vector (3 downto 0);
  signal n574_o : std_logic_vector (3 downto 0);
  signal n575_o : std_logic_vector (3 downto 0);
  signal n576_o : std_logic_vector (3 downto 0);
  signal n577_o : std_logic_vector (3 downto 0);
  signal n578_o : std_logic_vector (3 downto 0);
  signal n579_o : std_logic_vector (3 downto 0);
  signal n580_o : std_logic_vector (3 downto 0);
  signal n581_o : std_logic_vector (3 downto 0);
  signal n582_o : std_logic_vector (3 downto 0);
  signal n583_o : std_logic_vector (3 downto 0);
  signal n584_o : std_logic_vector (3 downto 0);
  signal n585_o : std_logic_vector (3 downto 0);
  signal n586_o : std_logic_vector (3 downto 0);
  signal n587_o : std_logic_vector (3 downto 0);
  signal n588_o : std_logic_vector (3 downto 0);
  signal n589_o : std_logic_vector (3 downto 0);
  signal n590_o : std_logic_vector (3 downto 0);
  signal n591_o : std_logic_vector (3 downto 0);
begin
  a_out <= n561_o;
  b_out <= n562_o;
  s <= n563_o;
  -- vhdl_source/add_scratch.vhdl:32:15
  a_s <= n564_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:20
  b_s <= n565_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:25
  s_s <= n566_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:30
  c_s <= n567_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:15
  pre_a <= n176_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:22
  pre_b <= n183_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:29
  pre_s <= n177_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:38:15
  post_s <= n553_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:37
  n170_o <= a (0);
  -- vhdl_source/add_scratch.vhdl:56:44
  n171_o <= w (0);
  -- vhdl_source/add_scratch.vhdl:56:41
  n172_o <= n170_o & n171_o;
  -- vhdl_source/add_scratch.vhdl:56:57
  cnota_n173 <= cnota_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:8
  cnota : entity work.cnot port map (
    i => n172_o,
    o => cnota_o);
  n176_o <= cnota_n173 (1);
  n177_o <= cnota_n173 (0);
  -- vhdl_source/add_scratch.vhdl:57:37
  n178_o <= b (0);
  -- vhdl_source/add_scratch.vhdl:57:41
  n179_o <= n178_o & pre_s;
  -- vhdl_source/add_scratch.vhdl:57:58
  cnotb_n180 <= cnotb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:57:8
  cnotb : entity work.cnot port map (
    i => n179_o,
    o => cnotb_o);
  n183_o <= cnotb_n180 (1);
  n184_o <= cnotb_n180 (0);
  -- vhdl_source/add_scratch.vhdl:58:44
  n185_o <= pre_a & pre_b;
  -- vhdl_source/add_scratch.vhdl:58:55
  n186_o <= w (1);
  -- vhdl_source/add_scratch.vhdl:58:52
  n187_o <= n185_o & n186_o;
  -- vhdl_source/add_scratch.vhdl:59:64
  ccnotc_n188 <= ccnotc_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:58:8
  ccnotc : entity work.ccnot port map (
    i => n187_o,
    o => ccnotc_o);
  n191_o <= ccnotc_n188 (2);
  n192_o <= ccnotc_n188 (1);
  n193_o <= ccnotc_n188 (0);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n1_mid1 <= n568_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n1_mid2 <= n569_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n1_mid3 <= n570_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n194_o <= b (1);
  -- vhdl_source/add_scratch.vhdl:69:56
  n195_o <= c_s (0);
  -- vhdl_source/add_scratch.vhdl:69:51
  n196_o <= n194_o & n195_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n197_o <= w (2);
  -- vhdl_source/add_scratch.vhdl:69:62
  n198_o <= n196_o & n197_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n1_ccnot1_n199 <= gen1_n1_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n1_ccnot1 : entity work.ccnot port map (
    i => n198_o,
    o => gen1_n1_ccnot1_o);
  -- vhdl_source/cordich_stage.vhdl:14:16
  n202_o <= gen1_n1_ccnot1_n199 (2);
  -- vhdl_source/cordich_stage.vhdl:13:16
  n203_o <= gen1_n1_ccnot1_n199 (1);
  n204_o <= gen1_n1_ccnot1_n199 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n205_o <= a (1);
  -- vhdl_source/add_scratch.vhdl:76:48
  n206_o <= gen1_n1_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n207_o <= gen1_n1_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n208_o <= n206_o & n207_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n1_cnot1_n209 <= gen1_n1_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n1_cnot1 : entity work.cnot port map (
    i => n208_o,
    o => gen1_n1_cnot1_o);
  n212_o <= gen1_n1_cnot1_n209 (1);
  n213_o <= gen1_n1_cnot1_n209 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n214_o <= gen1_n1_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n215_o <= gen1_n1_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n216_o <= gen1_n1_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n217_o <= gen1_n1_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n218_o <= n216_o & n217_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n219_o <= gen1_n1_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n220_o <= n218_o & n219_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n1_ccnot2_n221 <= gen1_n1_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n1_ccnot2 : entity work.ccnot port map (
    i => n220_o,
    o => gen1_n1_ccnot2_o);
  n224_o <= gen1_n1_ccnot2_n221 (2);
  n225_o <= gen1_n1_ccnot2_n221 (1);
  n226_o <= gen1_n1_ccnot2_n221 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n227_o <= gen1_n1_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n228_o <= gen1_n1_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n229_o <= gen1_n1_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n230_o <= n228_o & n229_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n1_cnot2_n231 <= gen1_n1_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n1_cnot2 : entity work.cnot port map (
    i => n230_o,
    o => gen1_n1_cnot2_o);
  n234_o <= gen1_n1_cnot2_n231 (1);
  n235_o <= gen1_n1_cnot2_n231 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n236_o <= gen1_n1_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n237_o <= gen1_n1_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n2_mid1 <= n571_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n2_mid2 <= n572_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n2_mid3 <= n573_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n238_o <= b (2);
  -- vhdl_source/add_scratch.vhdl:69:56
  n239_o <= c_s (1);
  -- vhdl_source/add_scratch.vhdl:69:51
  n240_o <= n238_o & n239_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n241_o <= w (3);
  -- vhdl_source/add_scratch.vhdl:69:62
  n242_o <= n240_o & n241_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n2_ccnot1_n243 <= gen1_n2_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n2_ccnot1 : entity work.ccnot port map (
    i => n242_o,
    o => gen1_n2_ccnot1_o);
  n246_o <= gen1_n2_ccnot1_n243 (2);
  n247_o <= gen1_n2_ccnot1_n243 (1);
  n248_o <= gen1_n2_ccnot1_n243 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n249_o <= a (2);
  -- vhdl_source/add_scratch.vhdl:76:48
  n250_o <= gen1_n2_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n251_o <= gen1_n2_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n252_o <= n250_o & n251_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n2_cnot1_n253 <= gen1_n2_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n2_cnot1 : entity work.cnot port map (
    i => n252_o,
    o => gen1_n2_cnot1_o);
  n256_o <= gen1_n2_cnot1_n253 (1);
  n257_o <= gen1_n2_cnot1_n253 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n258_o <= gen1_n2_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n259_o <= gen1_n2_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n260_o <= gen1_n2_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n261_o <= gen1_n2_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n262_o <= n260_o & n261_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n263_o <= gen1_n2_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n264_o <= n262_o & n263_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n2_ccnot2_n265 <= gen1_n2_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n2_ccnot2 : entity work.ccnot port map (
    i => n264_o,
    o => gen1_n2_ccnot2_o);
  n268_o <= gen1_n2_ccnot2_n265 (2);
  n269_o <= gen1_n2_ccnot2_n265 (1);
  n270_o <= gen1_n2_ccnot2_n265 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n271_o <= gen1_n2_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n272_o <= gen1_n2_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n273_o <= gen1_n2_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n274_o <= n272_o & n273_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n2_cnot2_n275 <= gen1_n2_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n2_cnot2 : entity work.cnot port map (
    i => n274_o,
    o => gen1_n2_cnot2_o);
  n278_o <= gen1_n2_cnot2_n275 (1);
  n279_o <= gen1_n2_cnot2_n275 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n280_o <= gen1_n2_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n281_o <= gen1_n2_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n3_mid1 <= n574_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n3_mid2 <= n575_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n3_mid3 <= n576_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n282_o <= b (3);
  -- vhdl_source/add_scratch.vhdl:69:56
  n283_o <= c_s (2);
  -- vhdl_source/add_scratch.vhdl:69:51
  n284_o <= n282_o & n283_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n285_o <= w (4);
  -- vhdl_source/add_scratch.vhdl:69:62
  n286_o <= n284_o & n285_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n3_ccnot1_n287 <= gen1_n3_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n3_ccnot1 : entity work.ccnot port map (
    i => n286_o,
    o => gen1_n3_ccnot1_o);
  n290_o <= gen1_n3_ccnot1_n287 (2);
  n291_o <= gen1_n3_ccnot1_n287 (1);
  n292_o <= gen1_n3_ccnot1_n287 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n293_o <= a (3);
  -- vhdl_source/add_scratch.vhdl:76:48
  n294_o <= gen1_n3_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n295_o <= gen1_n3_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n296_o <= n294_o & n295_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n3_cnot1_n297 <= gen1_n3_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n3_cnot1 : entity work.cnot port map (
    i => n296_o,
    o => gen1_n3_cnot1_o);
  n300_o <= gen1_n3_cnot1_n297 (1);
  n301_o <= gen1_n3_cnot1_n297 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n302_o <= gen1_n3_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n303_o <= gen1_n3_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n304_o <= gen1_n3_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n305_o <= gen1_n3_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n306_o <= n304_o & n305_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n307_o <= gen1_n3_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n308_o <= n306_o & n307_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n3_ccnot2_n309 <= gen1_n3_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n3_ccnot2 : entity work.ccnot port map (
    i => n308_o,
    o => gen1_n3_ccnot2_o);
  n312_o <= gen1_n3_ccnot2_n309 (2);
  n313_o <= gen1_n3_ccnot2_n309 (1);
  n314_o <= gen1_n3_ccnot2_n309 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n315_o <= gen1_n3_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n316_o <= gen1_n3_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n317_o <= gen1_n3_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n318_o <= n316_o & n317_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n3_cnot2_n319 <= gen1_n3_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n3_cnot2 : entity work.cnot port map (
    i => n318_o,
    o => gen1_n3_cnot2_o);
  n322_o <= gen1_n3_cnot2_n319 (1);
  n323_o <= gen1_n3_cnot2_n319 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n324_o <= gen1_n3_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n325_o <= gen1_n3_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n4_mid1 <= n577_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n4_mid2 <= n578_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n4_mid3 <= n579_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n326_o <= b (4);
  -- vhdl_source/add_scratch.vhdl:69:56
  n327_o <= c_s (3);
  -- vhdl_source/add_scratch.vhdl:69:51
  n328_o <= n326_o & n327_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n329_o <= w (5);
  -- vhdl_source/add_scratch.vhdl:69:62
  n330_o <= n328_o & n329_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n4_ccnot1_n331 <= gen1_n4_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n4_ccnot1 : entity work.ccnot port map (
    i => n330_o,
    o => gen1_n4_ccnot1_o);
  n334_o <= gen1_n4_ccnot1_n331 (2);
  n335_o <= gen1_n4_ccnot1_n331 (1);
  n336_o <= gen1_n4_ccnot1_n331 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n337_o <= a (4);
  -- vhdl_source/add_scratch.vhdl:76:48
  n338_o <= gen1_n4_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n339_o <= gen1_n4_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n340_o <= n338_o & n339_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n4_cnot1_n341 <= gen1_n4_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n4_cnot1 : entity work.cnot port map (
    i => n340_o,
    o => gen1_n4_cnot1_o);
  n344_o <= gen1_n4_cnot1_n341 (1);
  n345_o <= gen1_n4_cnot1_n341 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n346_o <= gen1_n4_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n347_o <= gen1_n4_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n348_o <= gen1_n4_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n349_o <= gen1_n4_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n350_o <= n348_o & n349_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n351_o <= gen1_n4_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n352_o <= n350_o & n351_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n4_ccnot2_n353 <= gen1_n4_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n4_ccnot2 : entity work.ccnot port map (
    i => n352_o,
    o => gen1_n4_ccnot2_o);
  n356_o <= gen1_n4_ccnot2_n353 (2);
  n357_o <= gen1_n4_ccnot2_n353 (1);
  n358_o <= gen1_n4_ccnot2_n353 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n359_o <= gen1_n4_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n360_o <= gen1_n4_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n361_o <= gen1_n4_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n362_o <= n360_o & n361_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n4_cnot2_n363 <= gen1_n4_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n4_cnot2 : entity work.cnot port map (
    i => n362_o,
    o => gen1_n4_cnot2_o);
  n366_o <= gen1_n4_cnot2_n363 (1);
  n367_o <= gen1_n4_cnot2_n363 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n368_o <= gen1_n4_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n369_o <= gen1_n4_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n5_mid1 <= n580_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n5_mid2 <= n581_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n5_mid3 <= n582_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n370_o <= b (5);
  -- vhdl_source/add_scratch.vhdl:69:56
  n371_o <= c_s (4);
  -- vhdl_source/add_scratch.vhdl:69:51
  n372_o <= n370_o & n371_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n373_o <= w (6);
  -- vhdl_source/add_scratch.vhdl:69:62
  n374_o <= n372_o & n373_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n5_ccnot1_n375 <= gen1_n5_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n5_ccnot1 : entity work.ccnot port map (
    i => n374_o,
    o => gen1_n5_ccnot1_o);
  n378_o <= gen1_n5_ccnot1_n375 (2);
  n379_o <= gen1_n5_ccnot1_n375 (1);
  n380_o <= gen1_n5_ccnot1_n375 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n381_o <= a (5);
  -- vhdl_source/add_scratch.vhdl:76:48
  n382_o <= gen1_n5_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n383_o <= gen1_n5_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n384_o <= n382_o & n383_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n5_cnot1_n385 <= gen1_n5_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n5_cnot1 : entity work.cnot port map (
    i => n384_o,
    o => gen1_n5_cnot1_o);
  n388_o <= gen1_n5_cnot1_n385 (1);
  n389_o <= gen1_n5_cnot1_n385 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n390_o <= gen1_n5_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n391_o <= gen1_n5_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n392_o <= gen1_n5_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n393_o <= gen1_n5_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n394_o <= n392_o & n393_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n395_o <= gen1_n5_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n396_o <= n394_o & n395_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n5_ccnot2_n397 <= gen1_n5_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n5_ccnot2 : entity work.ccnot port map (
    i => n396_o,
    o => gen1_n5_ccnot2_o);
  n400_o <= gen1_n5_ccnot2_n397 (2);
  n401_o <= gen1_n5_ccnot2_n397 (1);
  n402_o <= gen1_n5_ccnot2_n397 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n403_o <= gen1_n5_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n404_o <= gen1_n5_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n405_o <= gen1_n5_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n406_o <= n404_o & n405_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n5_cnot2_n407 <= gen1_n5_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n5_cnot2 : entity work.cnot port map (
    i => n406_o,
    o => gen1_n5_cnot2_o);
  n410_o <= gen1_n5_cnot2_n407 (1);
  n411_o <= gen1_n5_cnot2_n407 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n412_o <= gen1_n5_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n413_o <= gen1_n5_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n6_mid1 <= n583_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n6_mid2 <= n584_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n6_mid3 <= n585_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n414_o <= b (6);
  -- vhdl_source/add_scratch.vhdl:69:56
  n415_o <= c_s (5);
  -- vhdl_source/add_scratch.vhdl:69:51
  n416_o <= n414_o & n415_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n417_o <= w (7);
  -- vhdl_source/add_scratch.vhdl:69:62
  n418_o <= n416_o & n417_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n6_ccnot1_n419 <= gen1_n6_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n6_ccnot1 : entity work.ccnot port map (
    i => n418_o,
    o => gen1_n6_ccnot1_o);
  n422_o <= gen1_n6_ccnot1_n419 (2);
  n423_o <= gen1_n6_ccnot1_n419 (1);
  n424_o <= gen1_n6_ccnot1_n419 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n425_o <= a (6);
  -- vhdl_source/add_scratch.vhdl:76:48
  n426_o <= gen1_n6_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n427_o <= gen1_n6_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n428_o <= n426_o & n427_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n6_cnot1_n429 <= gen1_n6_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n6_cnot1 : entity work.cnot port map (
    i => n428_o,
    o => gen1_n6_cnot1_o);
  n432_o <= gen1_n6_cnot1_n429 (1);
  n433_o <= gen1_n6_cnot1_n429 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n434_o <= gen1_n6_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n435_o <= gen1_n6_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n436_o <= gen1_n6_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n437_o <= gen1_n6_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n438_o <= n436_o & n437_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n439_o <= gen1_n6_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n440_o <= n438_o & n439_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n6_ccnot2_n441 <= gen1_n6_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n6_ccnot2 : entity work.ccnot port map (
    i => n440_o,
    o => gen1_n6_ccnot2_o);
  n444_o <= gen1_n6_ccnot2_n441 (2);
  n445_o <= gen1_n6_ccnot2_n441 (1);
  n446_o <= gen1_n6_ccnot2_n441 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n447_o <= gen1_n6_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n448_o <= gen1_n6_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n449_o <= gen1_n6_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n450_o <= n448_o & n449_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n6_cnot2_n451 <= gen1_n6_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n6_cnot2 : entity work.cnot port map (
    i => n450_o,
    o => gen1_n6_cnot2_o);
  n454_o <= gen1_n6_cnot2_n451 (1);
  n455_o <= gen1_n6_cnot2_n451 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n456_o <= gen1_n6_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n457_o <= gen1_n6_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n7_mid1 <= n586_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n7_mid2 <= n587_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n7_mid3 <= n588_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n458_o <= b (7);
  -- vhdl_source/add_scratch.vhdl:69:56
  n459_o <= c_s (6);
  -- vhdl_source/add_scratch.vhdl:69:51
  n460_o <= n458_o & n459_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n461_o <= w (8);
  -- vhdl_source/add_scratch.vhdl:69:62
  n462_o <= n460_o & n461_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n7_ccnot1_n463 <= gen1_n7_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n7_ccnot1 : entity work.ccnot port map (
    i => n462_o,
    o => gen1_n7_ccnot1_o);
  n466_o <= gen1_n7_ccnot1_n463 (2);
  n467_o <= gen1_n7_ccnot1_n463 (1);
  n468_o <= gen1_n7_ccnot1_n463 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n469_o <= a (7);
  -- vhdl_source/add_scratch.vhdl:76:48
  n470_o <= gen1_n7_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n471_o <= gen1_n7_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n472_o <= n470_o & n471_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n7_cnot1_n473 <= gen1_n7_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n7_cnot1 : entity work.cnot port map (
    i => n472_o,
    o => gen1_n7_cnot1_o);
  n476_o <= gen1_n7_cnot1_n473 (1);
  n477_o <= gen1_n7_cnot1_n473 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n478_o <= gen1_n7_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n479_o <= gen1_n7_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n480_o <= gen1_n7_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n481_o <= gen1_n7_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n482_o <= n480_o & n481_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n483_o <= gen1_n7_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n484_o <= n482_o & n483_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n7_ccnot2_n485 <= gen1_n7_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n7_ccnot2 : entity work.ccnot port map (
    i => n484_o,
    o => gen1_n7_ccnot2_o);
  n488_o <= gen1_n7_ccnot2_n485 (2);
  n489_o <= gen1_n7_ccnot2_n485 (1);
  n490_o <= gen1_n7_ccnot2_n485 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n491_o <= gen1_n7_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n492_o <= gen1_n7_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n493_o <= gen1_n7_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n494_o <= n492_o & n493_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n7_cnot2_n495 <= gen1_n7_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n7_cnot2 : entity work.cnot port map (
    i => n494_o,
    o => gen1_n7_cnot2_o);
  n498_o <= gen1_n7_cnot2_n495 (1);
  n499_o <= gen1_n7_cnot2_n495 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n500_o <= gen1_n7_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n501_o <= gen1_n7_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n8_mid1 <= n589_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n8_mid2 <= n590_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n8_mid3 <= n591_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n502_o <= b (8);
  -- vhdl_source/add_scratch.vhdl:69:56
  n503_o <= c_s (7);
  -- vhdl_source/add_scratch.vhdl:69:51
  n504_o <= n502_o & n503_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n505_o <= w (9);
  -- vhdl_source/add_scratch.vhdl:69:62
  n506_o <= n504_o & n505_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n8_ccnot1_n507 <= gen1_n8_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n8_ccnot1 : entity work.ccnot port map (
    i => n506_o,
    o => gen1_n8_ccnot1_o);
  n510_o <= gen1_n8_ccnot1_n507 (2);
  n511_o <= gen1_n8_ccnot1_n507 (1);
  n512_o <= gen1_n8_ccnot1_n507 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n513_o <= a (8);
  -- vhdl_source/add_scratch.vhdl:76:48
  n514_o <= gen1_n8_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n515_o <= gen1_n8_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n516_o <= n514_o & n515_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n8_cnot1_n517 <= gen1_n8_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n8_cnot1 : entity work.cnot port map (
    i => n516_o,
    o => gen1_n8_cnot1_o);
  n520_o <= gen1_n8_cnot1_n517 (1);
  n521_o <= gen1_n8_cnot1_n517 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n522_o <= gen1_n8_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n523_o <= gen1_n8_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n524_o <= gen1_n8_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n525_o <= gen1_n8_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n526_o <= n524_o & n525_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n527_o <= gen1_n8_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n528_o <= n526_o & n527_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n8_ccnot2_n529 <= gen1_n8_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n8_ccnot2 : entity work.ccnot port map (
    i => n528_o,
    o => gen1_n8_ccnot2_o);
  n532_o <= gen1_n8_ccnot2_n529 (2);
  n533_o <= gen1_n8_ccnot2_n529 (1);
  n534_o <= gen1_n8_ccnot2_n529 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n535_o <= gen1_n8_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n536_o <= gen1_n8_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n537_o <= gen1_n8_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n538_o <= n536_o & n537_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n8_cnot2_n539 <= gen1_n8_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n8_cnot2 : entity work.cnot port map (
    i => n538_o,
    o => gen1_n8_cnot2_o);
  n542_o <= gen1_n8_cnot2_n539 (1);
  n543_o <= gen1_n8_cnot2_n539 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n544_o <= gen1_n8_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n545_o <= gen1_n8_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:101:38
  n546_o <= b (9);
  -- vhdl_source/add_scratch.vhdl:101:49
  n547_o <= c_s (8);
  -- vhdl_source/add_scratch.vhdl:101:44
  n548_o <= n546_o & n547_o;
  -- vhdl_source/add_scratch.vhdl:102:64
  cnoteb_n549 <= cnoteb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:101:8
  cnoteb : entity work.cnot port map (
    i => n548_o,
    o => cnoteb_o);
  n552_o <= cnoteb_n549 (1);
  n553_o <= cnoteb_n549 (0);
  -- vhdl_source/add_scratch.vhdl:105:38
  n554_o <= a (9);
  -- vhdl_source/add_scratch.vhdl:105:44
  n555_o <= n554_o & post_s;
  -- vhdl_source/add_scratch.vhdl:106:64
  cnotea_n556 <= cnotea_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:105:8
  cnotea : entity work.cnot port map (
    i => n555_o,
    o => cnotea_o);
  n559_o <= cnotea_n556 (1);
  n560_o <= cnotea_n556 (0);
  n561_o <= n559_o & a_s;
  n562_o <= n552_o & b_s;
  n563_o <= n560_o & s_s;
  n564_o <= n542_o & n498_o & n454_o & n410_o & n366_o & n322_o & n278_o & n234_o & n191_o;
  n565_o <= n544_o & n500_o & n456_o & n412_o & n368_o & n324_o & n280_o & n236_o & n192_o;
  n566_o <= n543_o & n499_o & n455_o & n411_o & n367_o & n323_o & n279_o & n235_o & n184_o;
  n567_o <= n545_o & n501_o & n457_o & n413_o & n369_o & n325_o & n281_o & n237_o & n193_o;
  n568_o <= n204_o & n203_o & n202_o & n205_o;
  n569_o <= n215_o & n213_o & n212_o & n214_o;
  n570_o <= n226_o & n225_o & n227_o & n224_o;
  n571_o <= n248_o & n247_o & n246_o & n249_o;
  n572_o <= n259_o & n257_o & n256_o & n258_o;
  n573_o <= n270_o & n269_o & n271_o & n268_o;
  n574_o <= n292_o & n291_o & n290_o & n293_o;
  n575_o <= n303_o & n301_o & n300_o & n302_o;
  n576_o <= n314_o & n313_o & n315_o & n312_o;
  n577_o <= n336_o & n335_o & n334_o & n337_o;
  n578_o <= n347_o & n345_o & n344_o & n346_o;
  n579_o <= n358_o & n357_o & n359_o & n356_o;
  n580_o <= n380_o & n379_o & n378_o & n381_o;
  n581_o <= n391_o & n389_o & n388_o & n390_o;
  n582_o <= n402_o & n401_o & n403_o & n400_o;
  n583_o <= n424_o & n423_o & n422_o & n425_o;
  n584_o <= n435_o & n433_o & n432_o & n434_o;
  n585_o <= n446_o & n445_o & n447_o & n444_o;
  n586_o <= n468_o & n467_o & n466_o & n469_o;
  n587_o <= n479_o & n477_o & n476_o & n478_o;
  n588_o <= n490_o & n489_o & n491_o & n488_o;
  n589_o <= n512_o & n511_o & n510_o & n513_o;
  n590_o <= n523_o & n521_o & n520_o & n522_o;
  n591_o <= n534_o & n533_o & n535_o & n532_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_8_1 is
  port (
    w : in std_logic_vector (11 downto 0);
    a : in std_logic_vector (8 downto 0);
    c : in std_logic_vector (8 downto 0);
    x : in std_logic_vector (9 downto 0);
    y : in std_logic_vector (9 downto 0);
    g : out std_logic_vector (11 downto 0);
    a_out : out std_logic_vector (8 downto 0);
    c_out : out std_logic_vector (8 downto 0);
    x_out : out std_logic_vector (9 downto 0);
    y_out : out std_logic_vector (9 downto 0));
end entity cordich_stage_8_1;

architecture rtl of cordich_stage_8_1 is
  signal x_1 : std_logic_vector (9 downto 0);
  signal x_2 : std_logic_vector (9 downto 0);
  signal y_1 : std_logic_vector (9 downto 0);
  signal y_2 : std_logic_vector (9 downto 0);
  signal y_3 : std_logic_vector (9 downto 0);
  signal y_4 : std_logic_vector (9 downto 0);
  signal y_5 : std_logic_vector (9 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (8 downto 0);
  signal c_2 : std_logic_vector (8 downto 0);
  signal c_3 : std_logic_vector (8 downto 0);
  signal c_4 : std_logic_vector (8 downto 0);
  signal w_mid : std_logic;
  signal a_cmb : std_logic_vector (8 downto 0);
  signal n62_o : std_logic_vector (9 downto 0);
  signal add1_n63 : std_logic_vector (9 downto 0);
  signal add1_n64 : std_logic_vector (9 downto 0);
  signal add1_n65 : std_logic_vector (9 downto 0);
  signal add1_a_out : std_logic_vector (9 downto 0);
  signal add1_b_out : std_logic_vector (9 downto 0);
  signal add1_s : std_logic_vector (9 downto 0);
  signal n72_o : std_logic;
  signal addsub_n73 : std_logic;
  signal addsub_n74 : std_logic_vector (9 downto 0);
  signal addsub_n75 : std_logic_vector (9 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (9 downto 0);
  signal addsub_s : std_logic_vector (9 downto 0);
  signal n82_o : std_logic;
  signal cnotr1_n83 : std_logic;
  signal cnotr1_n84 : std_logic_vector (9 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (9 downto 0);
  signal n89_o : std_logic;
  signal cnotr2_n90 : std_logic;
  signal cnotr2_n91 : std_logic_vector (9 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (9 downto 0);
  signal n96_o : std_logic;
  signal n97_o : std_logic;
  signal gen0_cnotr3_n98 : std_logic;
  signal gen0_cnotr3_n99 : std_logic;
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic;
  signal n104_o : std_logic_vector (7 downto 0);
  signal n105_o : std_logic;
  signal n106_o : std_logic;
  signal gen0_cnotr4_n107 : std_logic;
  signal gen0_cnotr4_n108 : std_logic;
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic;
  signal n113_o : std_logic_vector (7 downto 0);
  signal n114_o : std_logic;
  signal n115_o : std_logic_vector (8 downto 0);
  signal n116_o : std_logic;
  signal gen0_cnotr5_n117 : std_logic;
  signal gen0_cnotr5_n118 : std_logic;
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic;
  signal n123_o : std_logic_vector (7 downto 0);
  signal n124_o : std_logic;
  signal n125_o : std_logic;
  signal n126_o : std_logic_vector (7 downto 0);
  signal n127_o : std_logic_vector (8 downto 0);
  signal add2_n128 : std_logic_vector (8 downto 0);
  signal add2_n129 : std_logic_vector (8 downto 0);
  signal add2_a_out : std_logic_vector (8 downto 0);
  signal add2_s : std_logic_vector (8 downto 0);
  signal n134_o : std_logic;
  signal n135_o : std_logic;
  signal n136_o : std_logic;
  signal n137_o : std_logic;
  signal n138_o : std_logic;
  signal cnotr6_n139 : std_logic;
  signal cnotr6_n140 : std_logic_vector (8 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (8 downto 0);
  signal n145_o : std_logic;
  signal n146_o : std_logic_vector (7 downto 0);
  signal cnotr7_n147 : std_logic;
  signal cnotr7_n148 : std_logic_vector (7 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (7 downto 0);
  signal n153_o : std_logic;
  signal alut1_n154 : std_logic_vector (8 downto 0);
  signal alut1_o : std_logic_vector (8 downto 0);
  signal alut2_n157 : std_logic_vector (8 downto 0);
  signal alut2_o : std_logic_vector (8 downto 0);
  signal n160_o : std_logic_vector (11 downto 0);
  signal n161_o : std_logic_vector (8 downto 0);
  signal n162_o : std_logic_vector (9 downto 0);
  signal n163_o : std_logic_vector (9 downto 0);
  signal n164_o : std_logic_vector (9 downto 0);
  signal n165_o : std_logic_vector (5 downto 0);
begin
  g <= n160_o;
  a_out <= add2_n129;
  c_out <= n161_o;
  x_out <= add1_n65;
  y_out <= addsub_n75;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n63; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n162_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n163_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n84; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n64; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n91; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n164_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n165_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n154; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n140; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n128; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n157; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n108; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n127_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n62_o <= w (10 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n63 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n64 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n65 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_10 port map (
    a => x,
    b => y_2,
    w => n62_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n72_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n73 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n74 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n75 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_10 port map (
    ctrl => n72_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n82_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n83 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n84 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_10 port map (
    ctrl => n82_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n89_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n90 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n91 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_10 port map (
    ctrl => n89_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n96_o <= y (8);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n97_o <= w (11);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n98 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n99 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_1 port map (
    ctrl => n96_o,
    i => n97_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:124:46
  n104_o <= y (8 downto 1);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n105_o <= y_4 (8);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n106_o <= y_4 (9);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n107 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n108 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_1 port map (
    ctrl => n105_o,
    i => n106_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n113_o <= y_4 (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n114_o <= y (0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n115_o <= n113_o & n114_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n116_o <= x_1 (9);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n117 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n118 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_1 port map (
    ctrl => n116_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:139:48
  n123_o <= x_1 (8 downto 1);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n124_o <= x_1 (0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n125_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n126_o <= a (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n127_o <= n125_o & n126_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n128 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n129 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_9 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n134_o <= a (8);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n135_o <= not n134_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n136_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n137_o <= not n136_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n138_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n139 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n140 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_9 port map (
    ctrl => n138_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n145_o <= c_4 (8);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n146_o <= c_4 (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n147 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n148 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_8 port map (
    ctrl => n145_o,
    i => n146_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n153_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n154 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_9_1 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n157 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_9_1 port map (
    i => c_3,
    o => alut2_o);
  n160_o <= n124_o & addsub_n74 & cnotr7_n147;
  n161_o <= cnotr7_n148 & n153_o;
  n162_o <= gen0_cnotr5_n118 & gen0_cnotr5_n117 & n123_o;
  n163_o <= gen0_cnotr3_n99 & gen0_cnotr3_n98 & n104_o;
  n164_o <= gen0_cnotr4_n107 & n115_o;
  n165_o <= n137_o & addsub_n73 & cnotr6_n139 & cnotr2_n90 & cnotr1_n83 & n135_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity inith_lookup_9_1 is
  port (
    i : in std_logic_vector (8 downto 0);
    o : out std_logic_vector (8 downto 0));
end entity inith_lookup_9_1;

architecture rtl of inith_lookup_9_1 is
  signal n42_o : std_logic;
  signal n43_o : std_logic;
  signal n44_o : std_logic;
  signal n45_o : std_logic;
  signal n46_o : std_logic;
  signal n47_o : std_logic;
  signal n48_o : std_logic;
  signal n49_o : std_logic;
  signal n50_o : std_logic;
  signal n51_o : std_logic;
  signal n52_o : std_logic;
  signal n53_o : std_logic;
  signal n54_o : std_logic;
  signal n55_o : std_logic;
  signal n56_o : std_logic_vector (8 downto 0);
begin
  o <= n56_o;
  -- vhdl_source/inith_lookup.vhdl:50:49
  n42_o <= i (8);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n43_o <= not n42_o;
  -- vhdl_source/inith_lookup.vhdl:52:45
  n44_o <= i (7);
  -- vhdl_source/inith_lookup.vhdl:52:45
  n45_o <= i (6);
  -- vhdl_source/inith_lookup.vhdl:50:49
  n46_o <= i (5);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n47_o <= not n46_o;
  -- vhdl_source/inith_lookup.vhdl:52:45
  n48_o <= i (4);
  -- vhdl_source/inith_lookup.vhdl:52:45
  n49_o <= i (3);
  -- vhdl_source/inith_lookup.vhdl:50:49
  n50_o <= i (2);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n51_o <= not n50_o;
  -- vhdl_source/inith_lookup.vhdl:50:49
  n52_o <= i (1);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n53_o <= not n52_o;
  -- vhdl_source/inith_lookup.vhdl:50:49
  n54_o <= i (0);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n55_o <= not n54_o;
  -- vhdl_source/cordich.vhdl:18:16
  n56_o <= n43_o & n44_o & n45_o & n47_o & n48_o & n49_o & n51_o & n53_o & n55_o;
end rtl;


library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

architecture rtl of cordich is
  signal wrap_W: std_logic_vector (23 downto 0);
  signal wrap_A: std_logic_vector (8 downto 0);
  signal wrap_C: std_logic_vector (8 downto 0);
  signal wrap_X: std_logic_vector (9 downto 0);
  signal wrap_Y: std_logic_vector (9 downto 0);
  signal wrap_G: std_logic_vector (23 downto 0);
  signal wrap_A_OUT: std_logic_vector (8 downto 0);
  signal wrap_C_OUT: std_logic_vector (8 downto 0);
  signal wrap_X_OUT: std_logic_vector (9 downto 0);
  signal wrap_Y_OUT: std_logic_vector (9 downto 0);
  signal cs : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (17 downto 0);
  signal xs : std_logic_vector (19 downto 0);
  signal ys : std_logic_vector (19 downto 0);
  signal n5_o : std_logic_vector (8 downto 0);
  signal initx_n6 : std_logic_vector (8 downto 0);
  signal initx_o : std_logic_vector (8 downto 0);
  signal n9_o : std_logic;
  signal n10_o : std_logic_vector (8 downto 0);
  signal n11_o : std_logic_vector (8 downto 0);
  signal n12_o : std_logic_vector (8 downto 0);
  signal n13_o : std_logic_vector (9 downto 0);
  signal n14_o : std_logic_vector (9 downto 0);
  signal n15_o : std_logic_vector (11 downto 0);
  signal n16_o : std_logic_vector (8 downto 0);
  signal n17_o : std_logic_vector (8 downto 0);
  signal n18_o : std_logic_vector (9 downto 0);
  signal n19_o : std_logic_vector (9 downto 0);
  signal gen1_n0_stagex_n20 : std_logic_vector (11 downto 0);
  signal gen1_n0_stagex_n21 : std_logic_vector (8 downto 0);
  signal gen1_n0_stagex_n22 : std_logic_vector (8 downto 0);
  signal gen1_n0_stagex_n23 : std_logic_vector (9 downto 0);
  signal gen1_n0_stagex_n24 : std_logic_vector (9 downto 0);
  signal gen1_n0_stagex_g : std_logic_vector (11 downto 0);
  signal gen1_n0_stagex_a_out : std_logic_vector (8 downto 0);
  signal gen1_n0_stagex_c_out : std_logic_vector (8 downto 0);
  signal gen1_n0_stagex_x_out : std_logic_vector (9 downto 0);
  signal gen1_n0_stagex_y_out : std_logic_vector (9 downto 0);
  signal n36_o : std_logic_vector (23 downto 0);
  signal n37_o : std_logic_vector (17 downto 0);
  signal n38_o : std_logic_vector (17 downto 0);
  signal n39_o : std_logic_vector (19 downto 0);
  signal n40_o : std_logic_vector (19 downto 0);
begin
  wrap_w <= std_logic_vector(w);
  wrap_a <= std_logic_vector(a);
  wrap_c <= std_logic_vector(c);
  wrap_x <= std_logic_vector(x);
  wrap_y <= std_logic_vector(y);
  g <= std_ulogic_vector(wrap_g);
  a_out <= std_ulogic_vector(wrap_a_out);
  c_out <= std_ulogic_vector(wrap_c_out);
  x_out <= std_ulogic_vector(wrap_x_out);
  y_out <= std_ulogic_vector(wrap_y_out);
  wrap_G <= n36_o;
  wrap_A_OUT <= n11_o;
  wrap_C_OUT <= n12_o;
  wrap_X_OUT <= n13_o;
  wrap_Y_OUT <= n14_o;
  -- vhdl_source/cordich.vhdl:74:15
  cs <= n37_o; -- (signal)
  -- vhdl_source/cordich.vhdl:74:19
  as <= n38_o; -- (signal)
  -- vhdl_source/cordich.vhdl:77:15
  xs <= n39_o; -- (signal)
  -- vhdl_source/cordich.vhdl:77:19
  ys <= n40_o; -- (signal)
  -- vhdl_source/cordich.vhdl:95:79
  n5_o <= wrap_X (8 downto 0);
  -- vhdl_source/cordich.vhdl:96:77
  initx_n6 <= initx_o; -- (signal)
  -- vhdl_source/cordich.vhdl:94:8
  initx : entity work.inith_lookup_9_1 port map (
    i => n5_o,
    o => initx_o);
  -- vhdl_source/cordich.vhdl:97:23
  n9_o <= wrap_X (9);
  -- vhdl_source/cordich.vhdl:108:17
  n10_o <= not wrap_A;
  -- vhdl_source/cordich.vhdl:109:19
  n11_o <= as (17 downto 9);
  -- vhdl_source/cordich.vhdl:110:19
  n12_o <= cs (17 downto 9);
  -- vhdl_source/cordich.vhdl:111:19
  n13_o <= xs (19 downto 10);
  -- vhdl_source/cordich.vhdl:112:19
  n14_o <= ys (19 downto 10);
  -- vhdl_source/cordich.vhdl:117:71
  n15_o <= wrap_W (11 downto 0);
  -- vhdl_source/cordich.vhdl:118:71
  n16_o <= as (8 downto 0);
  -- vhdl_source/cordich.vhdl:118:83
  n17_o <= cs (8 downto 0);
  -- vhdl_source/cordich.vhdl:119:71
  n18_o <= xs (9 downto 0);
  -- vhdl_source/cordich.vhdl:119:83
  n19_o <= ys (9 downto 0);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n0_stagex_n20 <= gen1_n0_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n0_stagex_n21 <= gen1_n0_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n0_stagex_n22 <= gen1_n0_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n0_stagex_n23 <= gen1_n0_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n0_stagex_n24 <= gen1_n0_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n0_stagex : entity work.cordich_stage_8_1 port map (
    w => n15_o,
    a => n16_o,
    c => n17_o,
    x => n18_o,
    y => n19_o,
    g => gen1_n0_stagex_g,
    a_out => gen1_n0_stagex_a_out,
    c_out => gen1_n0_stagex_c_out,
    x_out => gen1_n0_stagex_x_out,
    y_out => gen1_n0_stagex_y_out);
  n36_o <= (11 downto 0 => 'Z') & gen1_n0_stagex_n20;
  n37_o <= gen1_n0_stagex_n22 & wrap_C;
  n38_o <= gen1_n0_stagex_n21 & n10_o;
  n39_o <= gen1_n0_stagex_n23 & n9_o & initx_n6;
  n40_o <= gen1_n0_stagex_n24 & wrap_Y;
end rtl;
