

================================================================
== Vivado HLS Report for 'runQueue'
================================================================
* Date:           Sat Dec  5 22:53:55 2015

* Version:        2014.1 (build date: Fri Apr 04 13:20:25 PM 2014)
* Project:        CAV_MidtermPriorityQueue_Verilog_Runner
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      5.18|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         3|          -|          -|     ?|    no    |
        |- Loop 2     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 2.1  |    ?|    ?|         2|          -|          -|     ?|    no    |
        | + Loop 2.2  |    ?|    ?|         3|          -|          -|     ?|    no    |
        | + Loop 2.3  |    ?|    ?|         2|          -|          -|     ?|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 20
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (tmp6)
	20  / (!tmp6)
2 --> 
	3  / (!localFull_load)
	4  / (localFull_load)
3 --> 
	16  / true
4 --> 
	5  / true
5 --> 
	7  / (localEmpty_load)
	6  / (!localEmpty_load)
6 --> 
	7  / true
7 --> 
	8  / (localEmpty_load) | (localEmpty_load_1)
	6  / (!localEmpty_load & !localEmpty_load_1)
8 --> 
	10  / (localFull_load_1)
	9  / (!localFull_load_1)
9 --> 
	10  / true
10 --> 
	11  / (!localFull_load_1 & !localFull_load_2)
	12  / (localFull_load_1) | (localFull_load_2)
11 --> 
	9  / true
12 --> 
	14  / (localEmpty_load_2)
	13  / (!localEmpty_load_2)
13 --> 
	14  / true
14 --> 
	15  / (localEmpty_load_2) | (localEmpty_load_3)
	13  / (!localEmpty_load_2 & !localEmpty_load_3)
15 --> 
	16  / (tmp4)
	20  / (!tmp4)
16 --> 
	4  / (localFull_load & localFull_load11)
	17  / (!localFull_load) | (!localFull_load11)
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	4  / (localFull_load_3)
	17  / (!localFull_load_3)
20 --> 
* FSM state operations: 

 <State 1>: 3.81ns
ST_1: stg_21 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i4* %priorityOut_V), !map !7

ST_1: stg_22 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i4* %priorityIn_V), !map !11

ST_1: stg_23 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i2* %cmdOut_V), !map !15

ST_1: stg_24 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %empty), !map !19

ST_1: stg_25 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %full), !map !23

ST_1: stg_26 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i1* %fullOut), !map !27

ST_1: stg_27 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i32 %iterations), !map !31

ST_1: stg_28 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i1* %finished), !map !37

ST_1: stg_29 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i1 false) nounwind, !map !41

ST_1: stg_30 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @str) nounwind

ST_1: iterations_read [1/1] 0.00ns
:10  %iterations_read = call i32 @_ssdm_op_Read.ap_vld.i32(i32 %iterations)

ST_1: localFull [1/1] 0.00ns
:11  %localFull = alloca i1, align 1

ST_1: localEmpty [1/1] 0.00ns
:12  %localEmpty = alloca i1, align 1

ST_1: stg_34 [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecWire(i1* %finished, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_35 [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecIFCore(i32 %iterations, [1 x i8]* @p_str1, [10 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_36 [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecWire(i32 %iterations, [7 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_37 [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecWire(i1* %fullOut, [8 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_38 [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_SpecWire(i1* %full, [8 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_39 [1/1] 0.00ns
:18  call void (...)* @_ssdm_op_SpecWire(i1* %empty, [8 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_40 [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecWire(i2* %cmdOut_V, [8 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_41 [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecWire(i4* %priorityIn_V, [8 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_42 [1/1] 0.00ns
:21  call void (...)* @_ssdm_op_SpecWire(i4* %priorityOut_V, [8 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_43 [1/1] 0.00ns
:22  call void (...)* @_ssdm_op_SpecWire(i32 0, [11 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_44 [1/1] 0.00ns
:23  call void (...)* @_ssdm_op_SpecIFCore(i32 0, [1 x i8]* @p_str1, [10 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: tmp_5 [1/1] 0.00ns
:24  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str6)

ST_1: stg_46 [1/1] 0.00ns
:25  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str1) nounwind

ST_1: stg_47 [1/1] 0.00ns
:26  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_1: tmp6 [1/1] 2.52ns
:27  %tmp6 = icmp sgt i32 %iterations_read, 0

ST_1: stg_49 [1/1] 1.30ns
:28  br i1 %tmp6, label %1, label %.loopexit90

ST_1: full_read [1/1] 0.00ns
:0  %full_read = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %full)

ST_1: stg_51 [1/1] 1.58ns
:1  store volatile i1 %full_read, i1* %localFull, align 1


 <State 2>: 1.66ns
ST_2: stg_52 [1/1] 0.00ns
:2  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_2: localFull_load [1/1] 0.00ns
:3  %localFull_load = load volatile i1* %localFull, align 1

ST_2: stg_54 [1/1] 1.66ns
:4  br i1 %localFull_load, label %.preheader, label %4


 <State 3>: 1.57ns
ST_3: stg_55 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 1)

ST_3: stg_56 [1/1] 0.00ns
:1  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %priorityOut_V, i4 0)

ST_3: stg_57 [1/1] 1.57ns
:2  br label %.preheader91


 <State 4>: 1.52ns
ST_4: stg_58 [1/1] 0.00ns
.preheader:2  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_4: stg_59 [1/1] 0.00ns
.preheader:3  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_4: localEmpty_1 [1/1] 0.00ns
.preheader:4  %localEmpty_1 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %empty)

ST_4: stg_61 [1/1] 1.52ns
.preheader:5  store volatile i1 %localEmpty_1, i1* %localEmpty, align 1


 <State 5>: 1.57ns
ST_5: result_reg2mem_1 [1/1] 0.00ns
.preheader:0  %result_reg2mem_1 = phi i1 [ %result_3_reg2mem, %2 ], [ true, %1 ], [ %result_reg2mem_0_ph, %6 ]

ST_5: j_1_reg2mem_1 [1/1] 0.00ns
.preheader:1  %j_1_reg2mem_1 = phi i32 [ %j_s, %2 ], [ 1, %1 ], [ %j_1_reg2mem_0_ph, %6 ]

ST_5: localEmpty_load [1/1] 0.00ns
.preheader:6  %localEmpty_load = load volatile i1* %localEmpty, align 1

ST_5: stg_65 [1/1] 1.30ns
.preheader:7  br i1 %localEmpty_load, label %.loopexit89, label %7

ST_5: stg_66 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 -2)

ST_5: stg_67 [1/1] 1.57ns
:1  br label %9


 <State 6>: 1.52ns
ST_6: stg_68 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_6: localEmpty_2 [1/1] 0.00ns
:8  %localEmpty_2 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %empty)

ST_6: stg_70 [1/1] 1.52ns
:9  store volatile i1 %localEmpty_2, i1* %localEmpty, align 1


 <State 7>: 5.18ns
ST_7: op2_assign_reg2mem [1/1] 0.00ns
:0  %op2_assign_reg2mem = phi i32 [ 0, %7 ], [ %i_1_reg2mem, %8 ]

ST_7: result_1_reg2mem [1/1] 0.00ns
:1  %result_1_reg2mem = phi i1 [ %result_reg2mem_1, %7 ], [ %result_1_s, %8 ]

ST_7: i_1_reg2mem [1/1] 0.00ns
:2  %i_1_reg2mem = phi i32 [ 1, %7 ], [ %i_s, %8 ]

ST_7: priorityIn_V_read [1/1] 0.00ns
:4  %priorityIn_V_read = call i4 @_ssdm_op_Read.ap_none.volatile.i4P(i4* %priorityIn_V)

ST_7: tmp_3 [1/1] 0.00ns
:5  %tmp_3 = zext i4 %priorityIn_V_read to i32

ST_7: tmp_4 [1/1] 2.52ns
:6  %tmp_4 = icmp eq i32 %tmp_3, %op2_assign_reg2mem

ST_7: result_1_s [1/1] 1.37ns
:7  %result_1_s = and i1 %tmp_4, %result_1_reg2mem

ST_7: localEmpty_load_1 [1/1] 0.00ns
:10  %localEmpty_load_1 = load volatile i1* %localEmpty, align 1

ST_7: i_s [1/1] 2.44ns
:11  %i_s = add nsw i32 %i_1_reg2mem, 1

ST_7: stg_80 [1/1] 1.30ns
:12  br i1 %localEmpty_load_1, label %.loopexit89, label %8

ST_7: stg_81 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 -2)

ST_7: stg_82 [1/1] 0.00ns
:1  br label %9

ST_7: stg_83 [1/1] 0.00ns
.loopexit89:1  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_7: stg_84 [1/1] 0.00ns
.loopexit89:2  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_7: localFull_1 [1/1] 0.00ns
.loopexit89:3  %localFull_1 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %full)

ST_7: stg_86 [1/1] 1.58ns
.loopexit89:4  store volatile i1 %localFull_1, i1* %localFull, align 1


 <State 8>: 1.57ns
ST_8: result_1_reg2mem_1 [1/1] 0.00ns
.loopexit89:0  %result_1_reg2mem_1 = phi i1 [ %result_reg2mem_1, %.preheader ], [ %result_1_s, %9 ]

ST_8: localFull_load_1 [1/1] 0.00ns
.loopexit89:5  %localFull_load_1 = load volatile i1* %localFull, align 1

ST_8: stg_89 [1/1] 0.00ns
.loopexit89:6  br i1 %localFull_load_1, label %.loopexit88, label %10

ST_8: stg_90 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 1)

ST_8: stg_91 [1/1] 0.00ns
:1  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %priorityOut_V, i4 5)

ST_8: stg_92 [1/1] 1.57ns
:2  br label %12


 <State 9>: 1.58ns
ST_9: stg_93 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_9: localFull_3 [1/1] 0.00ns
:2  %localFull_3 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %full)

ST_9: stg_95 [1/1] 1.58ns
:3  store volatile i1 %localFull_3, i1* %localFull, align 1


 <State 10>: 2.44ns
ST_10: i_3_reg2mem [1/1] 0.00ns
:0  %i_3_reg2mem = phi i32 [ 1, %10 ], [ %i_1, %11 ]

ST_10: localFull_load_2 [1/1] 0.00ns
:4  %localFull_load_2 = load volatile i1* %localFull, align 1

ST_10: i_1 [1/1] 2.44ns
:5  %i_1 = add nsw i32 %i_3_reg2mem, 1

ST_10: stg_99 [1/1] 0.00ns
:6  br i1 %localFull_load_2, label %.loopexit88, label %11

ST_10: tmp_s [1/1] 0.00ns
:1  %tmp_s = sext i32 %i_3_reg2mem to i64

ST_10: random_priorities_addr [1/1] 0.00ns
:2  %random_priorities_addr = getelementptr [200 x i9]* @random_priorities, i64 0, i64 %tmp_s

ST_10: random_priorities_load [2/2] 2.39ns
:3  %random_priorities_load = load i9* %random_priorities_addr, align 2

ST_10: stg_103 [1/1] 0.00ns
.loopexit88:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_10: stg_104 [1/1] 0.00ns
.loopexit88:1  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_10: localEmpty_3 [1/1] 0.00ns
.loopexit88:2  %localEmpty_3 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %empty)

ST_10: stg_106 [1/1] 1.52ns
.loopexit88:3  store volatile i1 %localEmpty_3, i1* %localEmpty, align 1


 <State 11>: 2.39ns
ST_11: stg_107 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 1)

ST_11: random_priorities_load [1/2] 2.39ns
:3  %random_priorities_load = load i9* %random_priorities_addr, align 2

ST_11: tmp [1/1] 0.00ns
:4  %tmp = trunc i9 %random_priorities_load to i4

ST_11: stg_110 [1/1] 0.00ns
:5  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %priorityOut_V, i4 %tmp)

ST_11: stg_111 [1/1] 0.00ns
:6  br label %12


 <State 12>: 1.30ns
ST_12: localEmpty_load_2 [1/1] 0.00ns
.loopexit88:4  %localEmpty_load_2 = load volatile i1* %localEmpty, align 1

ST_12: stg_113 [1/1] 1.30ns
.loopexit88:5  br i1 %localEmpty_load_2, label %.loopexit, label %13

ST_12: stg_114 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 -2)

ST_12: priorityIn_V_load_170 [1/1] 0.00ns
:1  %priorityIn_V_load_170 = call i4 @_ssdm_op_Read.ap_none.volatile.i4P(i4* %priorityIn_V)

ST_12: stg_116 [1/1] 1.30ns
:2  br label %15


 <State 13>: 1.52ns
ST_13: stg_117 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_13: priorityIn_V_read_1 [1/1] 0.00ns
:2  %priorityIn_V_read_1 = call i4 @_ssdm_op_Read.ap_none.volatile.i4P(i4* %priorityIn_V)

ST_13: localEmpty_4 [1/1] 0.00ns
:3  %localEmpty_4 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %empty)

ST_13: stg_120 [1/1] 1.52ns
:4  store volatile i1 %localEmpty_4, i1* %localEmpty, align 1


 <State 14>: 4.62ns
ST_14: p_result_3_reg2mem [1/1] 0.00ns
:0  %p_result_3_reg2mem = phi i1 [ %result_1_reg2mem_1, %13 ], [ %p_result_s, %14 ]

ST_14: localEmpty_load_3 [1/1] 0.00ns
:5  %localEmpty_load_3 = load volatile i1* %localEmpty, align 1

ST_14: stg_123 [1/1] 1.30ns
:6  br i1 %localEmpty_load_3, label %.loopexit, label %14

ST_14: stg_124 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 -2)

ST_14: priorityIn_V_read_2 [1/1] 0.00ns
:1  %priorityIn_V_read_2 = call i4 @_ssdm_op_Read.ap_none.volatile.i4P(i4* %priorityIn_V)

ST_14: ult [1/1] 1.88ns
:2  %ult = icmp ult i4 %priorityIn_V_read_2, %priorityIn_V_read_1

ST_14: rev [1/1] 1.37ns
:3  %rev = xor i1 %ult, true

ST_14: p_result_s [1/1] 1.37ns
:4  %p_result_s = and i1 %rev, %p_result_3_reg2mem

ST_14: stg_129 [1/1] 0.00ns
:5  br label %15

ST_14: stg_130 [1/1] 0.00ns
.loopexit:1  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_14: stg_131 [1/1] 0.00ns
.loopexit:2  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_14: tmp4 [1/1] 2.52ns
.loopexit:4  %tmp4 = icmp slt i32 %j_1_reg2mem_1, %iterations_read


 <State 15>: 2.44ns
ST_15: result_3_reg2mem [1/1] 0.00ns
.loopexit:0  %result_3_reg2mem = phi i1 [ %result_1_reg2mem_1, %.loopexit88 ], [ %p_result_3_reg2mem, %15 ]

ST_15: stg_134 [1/1] 0.00ns
.loopexit:3  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_15: j_s [1/1] 2.44ns
.loopexit:5  %j_s = add nsw i32 %j_1_reg2mem_1, 1

ST_15: stg_136 [1/1] 1.30ns
.loopexit:6  br i1 %tmp4, label %2, label %.loopexit90

ST_15: full_read_3 [1/1] 0.00ns
:0  %full_read_3 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %full)

ST_15: stg_138 [1/1] 1.58ns
:1  store volatile i1 %full_read_3, i1* %localFull, align 1

ST_15: stg_139 [1/1] 0.00ns
:2  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)


 <State 16>: 1.57ns
ST_16: localFull_load11 [1/1] 0.00ns
:3  %localFull_load11 = load volatile i1* %localFull, align 1

ST_16: stg_141 [1/1] 0.00ns
:4  br i1 %localFull_load11, label %.preheader, label %5

ST_16: stg_142 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 1)

ST_16: stg_143 [1/1] 0.00ns
:1  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %priorityOut_V, i4 0)

ST_16: stg_144 [1/1] 1.57ns
:2  br label %.preheader91

ST_16: result_reg2mem_0_ph [1/1] 0.00ns
.preheader91:0  %result_reg2mem_0_ph = phi i1 [ %result_3_reg2mem, %5 ], [ true, %4 ]

ST_16: j_1_reg2mem_0_ph [1/1] 0.00ns
.preheader91:1  %j_1_reg2mem_0_ph = phi i32 [ %j_s, %5 ], [ 1, %4 ]

ST_16: stg_147 [1/1] 1.57ns
.preheader91:2  br label %6


 <State 17>: 0.00ns
ST_17: stg_148 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_17: full_read_4 [1/1] 0.00ns
:2  %full_read_4 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %full)

ST_17: stg_150 [1/1] 0.00ns
:3  call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %fullOut, i1 %full_read_4)


 <State 18>: 1.58ns
ST_18: localFull_4 [1/1] 0.00ns
:5  %localFull_4 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %full)

ST_18: stg_152 [1/1] 1.58ns
:6  store volatile i1 %localFull_4, i1* %localFull, align 1


 <State 19>: 2.44ns
ST_19: i_reg2mem [1/1] 0.00ns
:0  %i_reg2mem = phi i32 [ %i, %3 ], [ 1, %.preheader91 ]

ST_19: stg_154 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecIFCore(i1* %fullOut, [1 x i8]* @p_str1, [10 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_19: localFull_load_3 [1/1] 0.00ns
:7  %localFull_load_3 = load volatile i1* %localFull, align 1

ST_19: i [1/1] 2.44ns
:8  %i = add nsw i32 %i_reg2mem, 1

ST_19: stg_157 [1/1] 0.00ns
:9  br i1 %localFull_load_3, label %.preheader, label %3

ST_19: stg_158 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 1)

ST_19: tmp_1 [1/1] 0.00ns
:1  %tmp_1 = trunc i32 %i_reg2mem to i4

ST_19: stg_160 [1/1] 0.00ns
:2  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %priorityOut_V, i4 %tmp_1)

ST_19: stg_161 [1/1] 0.00ns
:3  br label %6


 <State 20>: 0.00ns
ST_20: result_reg2mem_2 [1/1] 0.00ns
.loopexit90:0  %result_reg2mem_2 = phi i1 [ true, %0 ], [ %result_3_reg2mem, %.loopexit ]

ST_20: empty_2 [1/1] 0.00ns
.loopexit90:1  %empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str6, i32 %tmp_5)

ST_20: stg_164 [1/1] 0.00ns
.loopexit90:2  call void @_ssdm_op_Write.ap_ovld.i1P(i1* %finished, i1 true)

ST_20: stg_165 [1/1] 0.00ns
.loopexit90:3  call void (...)* @_ssdm_op_SpecIFCore(i1* %finished, [1 x i8]* @p_str1, [10 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_20: stg_166 [1/1] 0.00ns
.loopexit90:4  ret i1 %result_reg2mem_2



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ priorityOut_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x3a88590; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ priorityIn_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x39e0b50; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmdOut_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x39cc1e0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x39bd550; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ full]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x39a7040; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fullOut]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x3999f40; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ iterations]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x39bfba0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ finished]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x39ee020; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ random_priorities]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; mode=0x39e1330; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_21                 (specbitsmap    ) [ 000000000000000000000]
stg_22                 (specbitsmap    ) [ 000000000000000000000]
stg_23                 (specbitsmap    ) [ 000000000000000000000]
stg_24                 (specbitsmap    ) [ 000000000000000000000]
stg_25                 (specbitsmap    ) [ 000000000000000000000]
stg_26                 (specbitsmap    ) [ 000000000000000000000]
stg_27                 (specbitsmap    ) [ 000000000000000000000]
stg_28                 (specbitsmap    ) [ 000000000000000000000]
stg_29                 (specbitsmap    ) [ 000000000000000000000]
stg_30                 (spectopmodule  ) [ 000000000000000000000]
iterations_read        (read           ) [ 001111111111111111110]
localFull              (alloca         ) [ 011111111111111111110]
localEmpty             (alloca         ) [ 001111111111111111110]
stg_34                 (specwire       ) [ 000000000000000000000]
stg_35                 (specifcore     ) [ 000000000000000000000]
stg_36                 (specwire       ) [ 000000000000000000000]
stg_37                 (specwire       ) [ 000000000000000000000]
stg_38                 (specwire       ) [ 000000000000000000000]
stg_39                 (specwire       ) [ 000000000000000000000]
stg_40                 (specwire       ) [ 000000000000000000000]
stg_41                 (specwire       ) [ 000000000000000000000]
stg_42                 (specwire       ) [ 000000000000000000000]
stg_43                 (specwire       ) [ 000000000000000000000]
stg_44                 (specifcore     ) [ 000000000000000000000]
tmp_5                  (specregionbegin) [ 001111111111111111111]
stg_46                 (specprotocol   ) [ 000000000000000000000]
stg_47                 (write          ) [ 000000000000000000000]
tmp6                   (icmp           ) [ 010000000000000000000]
stg_49                 (br             ) [ 011111111111111111111]
full_read              (read           ) [ 000000000000000000000]
stg_51                 (store          ) [ 000000000000000000000]
stg_52                 (write          ) [ 000000000000000000000]
localFull_load         (load           ) [ 001111111111111111110]
stg_54                 (br             ) [ 001111111111111111110]
stg_55                 (write          ) [ 000000000000000000000]
stg_56                 (write          ) [ 000000000000000000000]
stg_57                 (br             ) [ 000111111111111111110]
stg_58                 (wait           ) [ 000000000000000000000]
stg_59                 (write          ) [ 000000000000000000000]
localEmpty_1           (read           ) [ 000000000000000000000]
stg_61                 (store          ) [ 000000000000000000000]
result_reg2mem_1       (phi            ) [ 000011111000000000000]
j_1_reg2mem_1          (phi            ) [ 000011111111111100000]
localEmpty_load        (load           ) [ 000011111111111111110]
stg_65                 (br             ) [ 000011111111111111110]
stg_66                 (write          ) [ 000000000000000000000]
stg_67                 (br             ) [ 000011111111111111110]
stg_68                 (wait           ) [ 000000000000000000000]
localEmpty_2           (read           ) [ 000000000000000000000]
stg_70                 (store          ) [ 000000000000000000000]
op2_assign_reg2mem     (phi            ) [ 000000010000000000000]
result_1_reg2mem       (phi            ) [ 000000010000000000000]
i_1_reg2mem            (phi            ) [ 000011111111111111110]
priorityIn_V_read      (read           ) [ 000000000000000000000]
tmp_3                  (zext           ) [ 000000000000000000000]
tmp_4                  (icmp           ) [ 000000000000000000000]
result_1_s             (and            ) [ 000011111111111111110]
localEmpty_load_1      (load           ) [ 000011111111111111110]
i_s                    (add            ) [ 000011111111111111110]
stg_80                 (br             ) [ 000011111111111111110]
stg_81                 (write          ) [ 000000000000000000000]
stg_82                 (br             ) [ 000011111111111111110]
stg_83                 (wait           ) [ 000000000000000000000]
stg_84                 (write          ) [ 000000000000000000000]
localFull_1            (read           ) [ 000000000000000000000]
stg_86                 (store          ) [ 000000000000000000000]
result_1_reg2mem_1     (phi            ) [ 000000001111111100000]
localFull_load_1       (load           ) [ 000011111111111111110]
stg_89                 (br             ) [ 000000000000000000000]
stg_90                 (write          ) [ 000000000000000000000]
stg_91                 (write          ) [ 000000000000000000000]
stg_92                 (br             ) [ 000011111111111111110]
stg_93                 (wait           ) [ 000000000000000000000]
localFull_3            (read           ) [ 000000000000000000000]
stg_95                 (store          ) [ 000000000000000000000]
i_3_reg2mem            (phi            ) [ 000000000010000000000]
localFull_load_2       (load           ) [ 000011111111111111110]
i_1                    (add            ) [ 000011111111111111110]
stg_99                 (br             ) [ 000000000000000000000]
tmp_s                  (sext           ) [ 000000000000000000000]
random_priorities_addr (getelementptr  ) [ 000000000001000000000]
stg_103                (wait           ) [ 000000000000000000000]
stg_104                (write          ) [ 000000000000000000000]
localEmpty_3           (read           ) [ 000000000000000000000]
stg_106                (store          ) [ 000000000000000000000]
stg_107                (write          ) [ 000000000000000000000]
random_priorities_load (load           ) [ 000000000000000000000]
tmp                    (trunc          ) [ 000000000000000000000]
stg_110                (write          ) [ 000000000000000000000]
stg_111                (br             ) [ 000011111111111111110]
localEmpty_load_2      (load           ) [ 000011111111111111110]
stg_113                (br             ) [ 000011111111111111110]
stg_114                (write          ) [ 000000000000000000000]
priorityIn_V_load_170  (read           ) [ 000000000000000000000]
stg_116                (br             ) [ 000011111111111111110]
stg_117                (wait           ) [ 000000000000000000000]
priorityIn_V_read_1    (read           ) [ 000011111111101111110]
localEmpty_4           (read           ) [ 000000000000000000000]
stg_120                (store          ) [ 000000000000000000000]
p_result_3_reg2mem     (phi            ) [ 000011111111111111110]
localEmpty_load_3      (load           ) [ 000011111111111111110]
stg_123                (br             ) [ 000011111111111111110]
stg_124                (write          ) [ 000000000000000000000]
priorityIn_V_read_2    (read           ) [ 000000000000000000000]
ult                    (icmp           ) [ 000000000000000000000]
rev                    (xor            ) [ 000000000000000000000]
p_result_s             (and            ) [ 000011111111111111110]
stg_129                (br             ) [ 000011111111111111110]
stg_130                (wait           ) [ 000000000000000000000]
stg_131                (write          ) [ 000000000000000000000]
tmp4                   (icmp           ) [ 000000000000000100000]
result_3_reg2mem       (phi            ) [ 011111000000000111111]
stg_134                (wait           ) [ 000000000000000000000]
j_s                    (add            ) [ 001111000000000011110]
stg_136                (br             ) [ 010011111111111111111]
full_read_3            (read           ) [ 000000000000000000000]
stg_138                (store          ) [ 000000000000000000000]
stg_139                (write          ) [ 000000000000000000000]
localFull_load11       (load           ) [ 000011111111111111110]
stg_141                (br             ) [ 001011111111111111110]
stg_142                (write          ) [ 000000000000000000000]
stg_143                (write          ) [ 000000000000000000000]
stg_144                (br             ) [ 000000000000000000000]
result_reg2mem_0_ph    (phi            ) [ 001011111111111111110]
j_1_reg2mem_0_ph       (phi            ) [ 001011111111111111110]
stg_147                (br             ) [ 000011111111111111110]
stg_148                (wait           ) [ 000000000000000000000]
full_read_4            (read           ) [ 000000000000000000000]
stg_150                (write          ) [ 000000000000000000000]
localFull_4            (read           ) [ 000000000000000000000]
stg_152                (store          ) [ 000000000000000000000]
i_reg2mem              (phi            ) [ 000000000000000000010]
stg_154                (specifcore     ) [ 000000000000000000000]
localFull_load_3       (load           ) [ 000011111111111111110]
i                      (add            ) [ 000011111111111111110]
stg_157                (br             ) [ 001011111111111111110]
stg_158                (write          ) [ 000000000000000000000]
tmp_1                  (trunc          ) [ 000000000000000000000]
stg_160                (write          ) [ 000000000000000000000]
stg_161                (br             ) [ 000011111111111111110]
result_reg2mem_2       (phi            ) [ 000000000000000000001]
empty_2                (specregionend  ) [ 000000000000000000000]
stg_164                (write          ) [ 000000000000000000000]
stg_165                (specifcore     ) [ 000000000000000000000]
stg_166                (ret            ) [ 000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="priorityOut_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="priorityOut_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="priorityIn_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="priorityIn_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="cmdOut_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmdOut_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="empty">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="full">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="full"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="fullOut">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fullOut"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="iterations">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="iterations"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="finished">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="finished"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="random_priorities">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="random_priorities"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_vld.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecWire"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.volatile.i2P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.volatile.i4P"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.volatile.i4P"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_ovld.i1P"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="localFull_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="localFull/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="localEmpty_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="localEmpty/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="iterations_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="iterations_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_write_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="2" slack="0"/>
<pin id="103" dir="0" index="2" bw="2" slack="0"/>
<pin id="104" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_47/1 stg_52/2 stg_55/3 stg_59/4 stg_66/5 stg_81/7 stg_84/7 stg_90/8 stg_104/10 stg_107/11 stg_114/12 stg_124/14 stg_131/14 stg_139/15 stg_142/16 stg_158/19 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="full_read/1 localFull_1/7 localFull_3/9 full_read_3/15 full_read_4/17 localFull_4/18 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_write_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="0" slack="0"/>
<pin id="117" dir="0" index="1" bw="4" slack="0"/>
<pin id="118" dir="0" index="2" bw="4" slack="0"/>
<pin id="119" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_56/3 stg_91/8 stg_110/11 stg_143/16 stg_160/19 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_read_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="localEmpty_1/4 localEmpty_2/6 localEmpty_3/10 localEmpty_4/13 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="4" slack="0"/>
<pin id="132" dir="0" index="1" bw="4" slack="0"/>
<pin id="133" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="priorityIn_V_read/7 priorityIn_V_load_170/12 priorityIn_V_read_1/13 priorityIn_V_read_2/14 "/>
</bind>
</comp>

<comp id="137" class="1004" name="stg_150_write_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="0" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="1" slack="0"/>
<pin id="141" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_150/17 "/>
</bind>
</comp>

<comp id="145" class="1004" name="stg_164_write_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="0" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="1" slack="0"/>
<pin id="149" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_164/20 "/>
</bind>
</comp>

<comp id="153" class="1004" name="random_priorities_addr_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="9" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="32" slack="0"/>
<pin id="157" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="random_priorities_addr/10 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_access_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="0"/>
<pin id="162" dir="0" index="1" bw="9" slack="2147483647"/>
<pin id="163" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="random_priorities_load/10 "/>
</bind>
</comp>

<comp id="165" class="1005" name="result_reg2mem_1_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="2"/>
<pin id="167" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="result_reg2mem_1 (phireg) "/>
</bind>
</comp>

<comp id="169" class="1004" name="result_reg2mem_1_phi_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="1"/>
<pin id="171" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="1" slack="2"/>
<pin id="173" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="4" bw="1" slack="1"/>
<pin id="175" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="6" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="result_reg2mem_1/5 "/>
</bind>
</comp>

<comp id="179" class="1005" name="j_1_reg2mem_1_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="2"/>
<pin id="181" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="j_1_reg2mem_1 (phireg) "/>
</bind>
</comp>

<comp id="183" class="1004" name="j_1_reg2mem_1_phi_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="1"/>
<pin id="185" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="1" slack="2"/>
<pin id="187" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="188" dir="0" index="4" bw="32" slack="1"/>
<pin id="189" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="6" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1_reg2mem_1/5 "/>
</bind>
</comp>

<comp id="193" class="1005" name="op2_assign_reg2mem_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="2"/>
<pin id="195" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="op2_assign_reg2mem (phireg) "/>
</bind>
</comp>

<comp id="197" class="1004" name="op2_assign_reg2mem_phi_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="2"/>
<pin id="199" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="200" dir="0" index="2" bw="32" slack="0"/>
<pin id="201" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="op2_assign_reg2mem/7 "/>
</bind>
</comp>

<comp id="204" class="1005" name="result_1_reg2mem_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="206" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="result_1_reg2mem (phireg) "/>
</bind>
</comp>

<comp id="207" class="1004" name="result_1_reg2mem_phi_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="2"/>
<pin id="209" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="1" slack="0"/>
<pin id="211" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="result_1_reg2mem/7 "/>
</bind>
</comp>

<comp id="214" class="1005" name="i_1_reg2mem_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_1_reg2mem (phireg) "/>
</bind>
</comp>

<comp id="219" class="1004" name="i_1_reg2mem_phi_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="2"/>
<pin id="221" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="32" slack="0"/>
<pin id="223" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1_reg2mem/7 "/>
</bind>
</comp>

<comp id="227" class="1005" name="result_1_reg2mem_1_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="5"/>
<pin id="229" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="result_1_reg2mem_1 (phireg) "/>
</bind>
</comp>

<comp id="230" class="1004" name="result_1_reg2mem_1_phi_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="3"/>
<pin id="232" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="233" dir="0" index="2" bw="1" slack="1"/>
<pin id="234" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="4" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="result_1_reg2mem_1/8 "/>
</bind>
</comp>

<comp id="238" class="1005" name="i_3_reg2mem_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="2"/>
<pin id="240" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="i_3_reg2mem (phireg) "/>
</bind>
</comp>

<comp id="242" class="1004" name="i_3_reg2mem_phi_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="2"/>
<pin id="244" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="32" slack="0"/>
<pin id="246" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3_reg2mem/10 "/>
</bind>
</comp>

<comp id="249" class="1005" name="p_result_3_reg2mem_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="1"/>
<pin id="251" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_result_3_reg2mem (phireg) "/>
</bind>
</comp>

<comp id="252" class="1004" name="p_result_3_reg2mem_phi_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="5"/>
<pin id="254" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="1" slack="0"/>
<pin id="256" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_result_3_reg2mem/14 "/>
</bind>
</comp>

<comp id="260" class="1005" name="result_3_reg2mem_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="1"/>
<pin id="262" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="result_3_reg2mem (phireg) "/>
</bind>
</comp>

<comp id="264" class="1004" name="result_3_reg2mem_phi_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="6"/>
<pin id="266" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="267" dir="0" index="2" bw="1" slack="1"/>
<pin id="268" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="result_3_reg2mem/15 "/>
</bind>
</comp>

<comp id="273" class="1005" name="result_reg2mem_0_ph_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="1"/>
<pin id="275" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="result_reg2mem_0_ph (phireg) "/>
</bind>
</comp>

<comp id="278" class="1004" name="result_reg2mem_0_ph_phi_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="1"/>
<pin id="280" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="1" slack="11"/>
<pin id="282" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="result_reg2mem_0_ph/16 "/>
</bind>
</comp>

<comp id="287" class="1005" name="j_1_reg2mem_0_ph_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="1"/>
<pin id="289" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j_1_reg2mem_0_ph (phireg) "/>
</bind>
</comp>

<comp id="292" class="1004" name="j_1_reg2mem_0_ph_phi_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="1"/>
<pin id="294" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="295" dir="0" index="2" bw="1" slack="11"/>
<pin id="296" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="297" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1_reg2mem_0_ph/16 "/>
</bind>
</comp>

<comp id="300" class="1005" name="i_reg2mem_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="3"/>
<pin id="302" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="i_reg2mem (phireg) "/>
</bind>
</comp>

<comp id="304" class="1004" name="i_reg2mem_phi_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="307" dir="0" index="2" bw="1" slack="3"/>
<pin id="308" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="309" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_reg2mem/19 "/>
</bind>
</comp>

<comp id="311" class="1005" name="result_reg2mem_2_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="13"/>
<pin id="313" dir="1" index="1" bw="1" slack="13"/>
</pin_list>
<bind>
<opset="result_reg2mem_2 (phireg) "/>
</bind>
</comp>

<comp id="315" class="1004" name="result_reg2mem_2_phi_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="13"/>
<pin id="317" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="318" dir="0" index="2" bw="1" slack="1"/>
<pin id="319" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="320" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="result_reg2mem_2/20 "/>
</bind>
</comp>

<comp id="324" class="1004" name="grp_store_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_51/1 stg_86/7 stg_95/9 stg_138/15 stg_152/18 "/>
</bind>
</comp>

<comp id="329" class="1004" name="grp_load_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="1"/>
<pin id="331" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="localFull_load/2 localFull_load_1/8 localFull_load_2/10 localFull_load11/16 localFull_load_3/19 "/>
</bind>
</comp>

<comp id="332" class="1004" name="grp_store_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="2"/>
<pin id="335" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_61/4 stg_70/6 stg_106/10 stg_120/13 "/>
</bind>
</comp>

<comp id="337" class="1004" name="grp_load_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="3"/>
<pin id="339" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="localEmpty_load/5 localEmpty_load_1/7 localEmpty_load_2/12 localEmpty_load_3/14 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp6_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="0"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp6/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_3_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="4" slack="0"/>
<pin id="348" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/7 "/>
</bind>
</comp>

<comp id="350" class="1004" name="tmp_4_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="4" slack="0"/>
<pin id="352" dir="0" index="1" bw="32" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/7 "/>
</bind>
</comp>

<comp id="356" class="1004" name="result_1_s_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="result_1_s/7 "/>
</bind>
</comp>

<comp id="362" class="1004" name="i_s_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_s/7 "/>
</bind>
</comp>

<comp id="368" class="1004" name="i_1_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/10 "/>
</bind>
</comp>

<comp id="374" class="1004" name="tmp_s_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="0"/>
<pin id="376" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_s/10 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="9" slack="0"/>
<pin id="381" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/11 "/>
</bind>
</comp>

<comp id="384" class="1004" name="ult_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="4" slack="0"/>
<pin id="386" dir="0" index="1" bw="4" slack="1"/>
<pin id="387" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ult/14 "/>
</bind>
</comp>

<comp id="389" class="1004" name="rev_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="0"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/14 "/>
</bind>
</comp>

<comp id="395" class="1004" name="p_result_s_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="0"/>
<pin id="397" dir="0" index="1" bw="1" slack="0"/>
<pin id="398" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_result_s/14 "/>
</bind>
</comp>

<comp id="401" class="1004" name="tmp4_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="8"/>
<pin id="403" dir="0" index="1" bw="32" slack="11"/>
<pin id="404" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp4/14 "/>
</bind>
</comp>

<comp id="406" class="1004" name="j_s_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="9"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_s/15 "/>
</bind>
</comp>

<comp id="412" class="1004" name="i_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="0"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/19 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_1_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="0"/>
<pin id="420" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/19 "/>
</bind>
</comp>

<comp id="423" class="1005" name="iterations_read_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="11"/>
<pin id="425" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="iterations_read "/>
</bind>
</comp>

<comp id="428" class="1005" name="localFull_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="localFull "/>
</bind>
</comp>

<comp id="434" class="1005" name="localEmpty_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="2"/>
<pin id="436" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="localEmpty "/>
</bind>
</comp>

<comp id="443" class="1005" name="localFull_load_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="12"/>
<pin id="445" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="localFull_load "/>
</bind>
</comp>

<comp id="447" class="1005" name="localEmpty_load_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="2"/>
<pin id="449" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="localEmpty_load "/>
</bind>
</comp>

<comp id="451" class="1005" name="result_1_s_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="0"/>
<pin id="453" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="result_1_s "/>
</bind>
</comp>

<comp id="460" class="1005" name="i_s_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="0"/>
<pin id="462" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_s "/>
</bind>
</comp>

<comp id="465" class="1005" name="localFull_load_1_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="2"/>
<pin id="467" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="localFull_load_1 "/>
</bind>
</comp>

<comp id="472" class="1005" name="i_1_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="0"/>
<pin id="474" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="477" class="1005" name="random_priorities_addr_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="8" slack="1"/>
<pin id="479" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="random_priorities_addr "/>
</bind>
</comp>

<comp id="482" class="1005" name="localEmpty_load_2_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="2"/>
<pin id="484" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="localEmpty_load_2 "/>
</bind>
</comp>

<comp id="486" class="1005" name="priorityIn_V_read_1_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="4" slack="1"/>
<pin id="488" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="priorityIn_V_read_1 "/>
</bind>
</comp>

<comp id="494" class="1005" name="p_result_s_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="0"/>
<pin id="496" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="p_result_s "/>
</bind>
</comp>

<comp id="499" class="1005" name="tmp4_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1" slack="1"/>
<pin id="501" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp4 "/>
</bind>
</comp>

<comp id="503" class="1005" name="j_s_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="32" slack="1"/>
<pin id="505" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j_s "/>
</bind>
</comp>

<comp id="515" class="1005" name="i_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="32" slack="0"/>
<pin id="517" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="28" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="28" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="26" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="12" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="56" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="4" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="107"><net_src comp="58" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="112"><net_src comp="60" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="114"><net_src comp="62" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="120"><net_src comp="64" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="0" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="122"><net_src comp="66" pin="0"/><net_sink comp="115" pin=2"/></net>

<net id="127"><net_src comp="60" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="6" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="129"><net_src comp="72" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="134"><net_src comp="74" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="2" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="136"><net_src comp="76" pin="0"/><net_sink comp="115" pin=2"/></net>

<net id="142"><net_src comp="80" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="10" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="144"><net_src comp="108" pin="2"/><net_sink comp="137" pin=2"/></net>

<net id="150"><net_src comp="84" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="14" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="152"><net_src comp="70" pin="0"/><net_sink comp="145" pin=2"/></net>

<net id="158"><net_src comp="16" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="78" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="164"><net_src comp="153" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="168"><net_src comp="70" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="177"><net_src comp="165" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="178"><net_src comp="169" pin="6"/><net_sink comp="165" pin=0"/></net>

<net id="182"><net_src comp="54" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="191"><net_src comp="179" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="192"><net_src comp="183" pin="6"/><net_sink comp="179" pin=0"/></net>

<net id="196"><net_src comp="34" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="203"><net_src comp="193" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="213"><net_src comp="165" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="54" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="225"><net_src comp="214" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="219" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="236"><net_src comp="165" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="230" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="241"><net_src comp="54" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="238" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="258"><net_src comp="227" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="252" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="263"><net_src comp="260" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="270"><net_src comp="227" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="249" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="272"><net_src comp="264" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="276"><net_src comp="70" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="169" pin=4"/></net>

<net id="284"><net_src comp="260" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="273" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="286"><net_src comp="278" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="290"><net_src comp="54" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="183" pin=4"/></net>

<net id="298"><net_src comp="287" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="299"><net_src comp="292" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="303"><net_src comp="54" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="310"><net_src comp="300" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="314"><net_src comp="70" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="321"><net_src comp="311" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="322"><net_src comp="260" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="328"><net_src comp="108" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="336"><net_src comp="123" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="344"><net_src comp="94" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="34" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="349"><net_src comp="130" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="354"><net_src comp="346" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="197" pin="4"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="350" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="207" pin="4"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="219" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="54" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="242" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="54" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="377"><net_src comp="242" pin="4"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="382"><net_src comp="160" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="388"><net_src comp="130" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="393"><net_src comp="384" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="70" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="399"><net_src comp="389" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="252" pin="4"/><net_sink comp="395" pin=1"/></net>

<net id="405"><net_src comp="179" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="410"><net_src comp="179" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="54" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="416"><net_src comp="304" pin="4"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="54" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="421"><net_src comp="304" pin="4"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="426"><net_src comp="94" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="431"><net_src comp="86" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="433"><net_src comp="428" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="437"><net_src comp="90" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="439"><net_src comp="434" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="446"><net_src comp="329" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="450"><net_src comp="337" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="454"><net_src comp="356" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="456"><net_src comp="451" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="463"><net_src comp="362" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="468"><net_src comp="329" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="475"><net_src comp="368" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="480"><net_src comp="153" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="485"><net_src comp="337" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="489"><net_src comp="130" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="497"><net_src comp="395" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="502"><net_src comp="401" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="506"><net_src comp="406" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="508"><net_src comp="503" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="518"><net_src comp="412" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="304" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: priorityOut_V | {3 8 11 16 19 }
	Port: cmdOut_V | {1 2 3 4 5 7 8 10 11 12 14 15 16 19 }
	Port: fullOut | {17 }
	Port: finished | {20 }
  - Chain level:
	State 1
		stg_49 : 1
	State 2
		stg_54 : 1
	State 3
	State 4
	State 5
		stg_65 : 1
	State 6
	State 7
		tmp_4 : 1
		result_1_s : 2
		i_s : 1
		stg_80 : 1
	State 8
		stg_89 : 1
	State 9
	State 10
		i_1 : 1
		stg_99 : 1
		tmp_s : 1
		random_priorities_addr : 2
		random_priorities_load : 3
	State 11
		tmp : 1
		stg_110 : 2
	State 12
		stg_113 : 1
	State 13
	State 14
		stg_123 : 1
		rev : 1
		p_result_s : 1
	State 15
	State 16
		stg_141 : 1
		result_reg2mem_0_ph : 1
		j_1_reg2mem_0_ph : 1
	State 17
	State 18
	State 19
		i : 1
		stg_157 : 1
		tmp_1 : 1
		stg_160 : 2
	State 20
		stg_166 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |         i_s_fu_362         |    0    |    32   |
|    add   |         i_1_fu_368         |    0    |    32   |
|          |         j_s_fu_406         |    0    |    32   |
|          |          i_fu_412          |    0    |    32   |
|----------|----------------------------|---------|---------|
|          |         tmp6_fu_340        |    0    |    40   |
|   icmp   |        tmp_4_fu_350        |    0    |    40   |
|          |         ult_fu_384         |    0    |    4    |
|          |         tmp4_fu_401        |    0    |    40   |
|----------|----------------------------|---------|---------|
|    and   |      result_1_s_fu_356     |    0    |    1    |
|          |      p_result_s_fu_395     |    0    |    1    |
|----------|----------------------------|---------|---------|
|    xor   |         rev_fu_389         |    0    |    1    |
|----------|----------------------------|---------|---------|
|          | iterations_read_read_fu_94 |    0    |    0    |
|   read   |       grp_read_fu_108      |    0    |    0    |
|          |       grp_read_fu_123      |    0    |    0    |
|          |       grp_read_fu_130      |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      grp_write_fu_100      |    0    |    0    |
|   write  |      grp_write_fu_115      |    0    |    0    |
|          |    stg_150_write_fu_137    |    0    |    0    |
|          |    stg_164_write_fu_145    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |        tmp_3_fu_346        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |        tmp_s_fu_374        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |         tmp_fu_379         |    0    |    0    |
|          |        tmp_1_fu_418        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   255   |
|----------|----------------------------|---------|---------|

Memories:
+-----------------+--------+
|                 |  BRAM  |
+-----------------+--------+
|random_priorities|    1   |
+-----------------+--------+
|      Total      |    1   |
+-----------------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|      i_1_reg2mem_reg_214     |   32   |
|          i_1_reg_472         |   32   |
|      i_3_reg2mem_reg_238     |   32   |
|       i_reg2mem_reg_300      |   32   |
|           i_reg_515          |   32   |
|          i_s_reg_460         |   32   |
|    iterations_read_reg_423   |   32   |
|   j_1_reg2mem_0_ph_reg_287   |   32   |
|     j_1_reg2mem_1_reg_179    |   32   |
|          j_s_reg_503         |   32   |
|   localEmpty_load_2_reg_482  |    1   |
|    localEmpty_load_reg_447   |    1   |
|      localEmpty_reg_434      |    1   |
|   localFull_load_1_reg_465   |    1   |
|    localFull_load_reg_443    |    1   |
|       localFull_reg_428      |    1   |
|  op2_assign_reg2mem_reg_193  |   32   |
|  p_result_3_reg2mem_reg_249  |    1   |
|      p_result_s_reg_494      |    1   |
|  priorityIn_V_read_1_reg_486 |    4   |
|random_priorities_addr_reg_477|    8   |
|  result_1_reg2mem_1_reg_227  |    1   |
|   result_1_reg2mem_reg_204   |    1   |
|      result_1_s_reg_451      |    1   |
|   result_3_reg2mem_reg_260   |    1   |
|  result_reg2mem_0_ph_reg_273 |    1   |
|   result_reg2mem_1_reg_165   |    1   |
|   result_reg2mem_2_reg_311   |    1   |
|         tmp4_reg_499         |    1   |
+------------------------------+--------+
|             Total            |   380  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------|------|------|------|--------||---------||---------|
|             Comp            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------|------|------|------|--------||---------||---------|
|       grp_write_fu_100      |  p2  |   3  |   2  |    6   |
|       grp_write_fu_115      |  p2  |   4  |   4  |   16   ||    4    |
|      grp_access_fu_160      |  p0  |   2  |   8  |   16   ||    8    |
|   result_reg2mem_1_reg_165  |  p0  |   2  |   1  |    2   ||    1    |
|    j_1_reg2mem_1_reg_179    |  p0  |   2  |  32  |   64   ||    32   |
|     i_1_reg2mem_reg_214     |  p0  |   2  |  32  |   64   ||    32   |
| result_reg2mem_0_ph_reg_273 |  p0  |   2  |   1  |    2   ||    1    |
|   j_1_reg2mem_0_ph_reg_287  |  p0  |   2  |  32  |   64   ||    32   |
|-----------------------------|------|------|------|--------||---------||---------|
|            Total            |      |      |      |   234  || 11.6755 ||   110   |
|-----------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   255  |
|   Memory  |    1   |    -   |    -   |    -   |
|Multiplexer|    -   |   11   |    -   |   110  |
|  Register |    -   |    -   |   380  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   11   |   380  |   365  |
+-----------+--------+--------+--------+--------+
