<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 432</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:18px;font-family:Times;color:#000000;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:18px;font-family:Times;color:#0860a8;}
	.ft05{font-size:14px;font-family:Times;color:#0860a8;}
	.ft06{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page432-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce432.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">11-20&#160;Vol. 3A</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">MEMORY&#160;CACHE CONTROL</p>
<p style="position:absolute;top:100px;left:68px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:100px;left:93px;white-space:nowrap" class="ft06">(Pentium 4, Intel Xeon, and later&#160;processors&#160;only.) Writing to&#160;control&#160;register CR4&#160;to modify the&#160;PSE, PGE, or&#160;<br/>PAE&#160;flag.</p>
<p style="position:absolute;top:139px;left:68px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:139px;left:93px;white-space:nowrap" class="ft03">Writing&#160;to control register&#160;CR4&#160;to change&#160;the&#160;PCIDE flag&#160;from&#160;1 to&#160;0.</p>
<p style="position:absolute;top:163px;left:68px;white-space:nowrap" class="ft03"><a href="o_fe12b1e2a880e0ce-139.html">See&#160;Section&#160;4.10, “Caching Translation Information,” for additional inform</a>ation&#160;about the&#160;TLBs.</p>
<p style="position:absolute;top:219px;left:68px;white-space:nowrap" class="ft04">11.10 STORE&#160;</p>
<p style="position:absolute;top:219px;left:214px;white-space:nowrap" class="ft04">BUFFER</p>
<p style="position:absolute;top:255px;left:68px;white-space:nowrap" class="ft06">Intel 64 and&#160;IA-32&#160;processors&#160;temporarily store each&#160;write (store) to&#160;memory in&#160;a store&#160;buffer.&#160;The store&#160;buffer&#160;<br/>improves processor performance&#160;by allowing the&#160;processor&#160;to continue&#160;executing&#160;instructions&#160;without having to&#160;<br/>wait until a write to memory and/or to a cache is complete. It&#160;also allows writes to be&#160;delayed for more efficient use&#160;<br/>of memory-access bus&#160;cycles.<br/>In general,&#160;the&#160;existence&#160;of&#160;the store&#160;buffer is&#160;transparent to software, even&#160;in&#160;systems that&#160;use&#160;multiple&#160;proces-<br/>sors. The processor&#160;ensures&#160;that write operations&#160;are always carried out&#160;in&#160;program&#160;order.&#160;It also insures&#160;that the&#160;<br/>contents&#160;of&#160;the&#160;store buffer&#160;are always drained&#160;to memory in&#160;the&#160;following&#160;situations:</p>
<p style="position:absolute;top:383px;left:68px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:384px;left:93px;white-space:nowrap" class="ft03">When&#160;an exception or&#160;interrupt is&#160;generated.</p>
<p style="position:absolute;top:406px;left:68px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:406px;left:93px;white-space:nowrap" class="ft03">(P6 and&#160;more recent processor families only) When&#160;a serializing instruction is&#160;executed.</p>
<p style="position:absolute;top:428px;left:68px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:429px;left:93px;white-space:nowrap" class="ft03">When&#160;an I/O instruction is&#160;executed.</p>
<p style="position:absolute;top:451px;left:68px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:451px;left:93px;white-space:nowrap" class="ft03">When a&#160;LOCK operation is&#160;performed.</p>
<p style="position:absolute;top:473px;left:68px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:474px;left:93px;white-space:nowrap" class="ft03">(P6 and&#160;more recent processor families only) When&#160;a BINIT operation is&#160;performed.</p>
<p style="position:absolute;top:496px;left:68px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:496px;left:93px;white-space:nowrap" class="ft03">(Pentium&#160;III,&#160;and&#160;more&#160;recent processor families only) When&#160;using an&#160;SFENCE&#160;instruction&#160;to order stores.</p>
<p style="position:absolute;top:518px;left:68px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:519px;left:93px;white-space:nowrap" class="ft03">(Pentium 4&#160;and more&#160;recent&#160;processor&#160;families only) When&#160;using an MFENCE instruction to&#160;order&#160;stores.</p>
<p style="position:absolute;top:543px;left:68px;white-space:nowrap" class="ft06">The discussion&#160;of&#160;write&#160;ordering&#160;<a href="o_fe12b1e2a880e0ce-261.html">in Section 8.2,&#160;“Memory Ordering,”</a>&#160;gives&#160;a detailed description of the&#160;operation&#160;of&#160;<br/>the store buffer.</p>
<p style="position:absolute;top:615px;left:68px;white-space:nowrap" class="ft04">11.11&#160;&#160;MEMORY TYPE&#160;RANGE REGISTERS (MTRRS)</p>
<p style="position:absolute;top:651px;left:68px;white-space:nowrap" class="ft06">The&#160;following&#160;section pertains only to the&#160;P6&#160;and&#160;more&#160;recent&#160;processor&#160;families.<br/>The&#160;memory type&#160;range&#160;registers (MTRRs) provide a&#160;mechanism&#160;for&#160;associating&#160;the memory types (see<a href="o_fe12b1e2a880e0ce-418.html">&#160;Section&#160;<br/>11.3,&#160;“Methods&#160;of Caching&#160;Available”</a>)&#160;with&#160;physical-address ranges in&#160;system memory.&#160;They&#160;allow&#160;the&#160;processor&#160;<br/>to&#160;optimize&#160;operations&#160;for&#160;different types of&#160;memory&#160;such&#160;as&#160;RAM,&#160;ROM,&#160;frame-buffer memory,&#160;and memory-<br/>mapped I/O&#160;devices. They&#160;also simplify&#160;system hardware&#160;design by eliminating the&#160;memory control&#160;pins used for&#160;<br/>this function&#160;on earlier IA-32 processors and the&#160;external logic needed&#160;to drive&#160;them.<br/>The MTRR mechanism&#160;allows&#160;up to&#160;96&#160;memory&#160;ranges&#160;to&#160;be&#160;defined&#160;in physical memory, and it&#160;defines&#160;a set&#160;of&#160;<br/>model-specific registers&#160;(MSRs)&#160;for specifying the&#160;type&#160;of memory that is&#160;contained&#160;in each&#160;rang<a href="o_fe12b1e2a880e0ce-433.html">e. Table 11-8</a>&#160;<br/>shows&#160;the memory types that can&#160;be&#160;specified and their&#160;properties<a href="o_fe12b1e2a880e0ce-433.html">; Figure&#160;11-4&#160;</a>shows&#160;the&#160;mapping of physical&#160;<br/>memory with MTRRs.&#160;S<a href="o_fe12b1e2a880e0ce-418.html">ee Section 11.3,&#160;“Methods&#160;of&#160;Caching&#160;Available,” for&#160;</a>a&#160;more detailed description of&#160;each&#160;<br/>memory&#160;type.<br/>Following&#160;a hardware&#160;reset, the P6 and&#160;more recent&#160;processor&#160;families disable&#160;all the&#160;fixed&#160;and variable&#160;MTRRs,&#160;<br/>which in effect&#160;makes&#160;all of physical memory&#160;uncacheable.&#160;Initialization software&#160;should then&#160;set the&#160;MTRRs to&#160;a&#160;<br/>specific, system-defined&#160;memory map.&#160;Typically, the&#160;BIOS&#160;(basic input/output&#160;system)&#160;software configures&#160;the&#160;<br/>MTRRs.&#160;The operating&#160;system or&#160;executive&#160;is&#160;then&#160;free&#160;to modify&#160;the&#160;memory&#160;map using&#160;the normal page-level&#160;<br/>cacheability&#160;attributes.<br/>In&#160;a multiprocessor&#160;system using&#160;a processor in&#160;the&#160;P6&#160;family or&#160;a more recent family,&#160;each processor MUST use&#160;<br/>the&#160;identical MTRR memory map&#160;so that software will have&#160;a&#160;consistent view of memory.</p>
<p style="position:absolute;top:996px;left:432px;white-space:nowrap" class="ft05">NOTE</p>
<p style="position:absolute;top:1021px;left:120px;white-space:nowrap" class="ft06">In multiple processor systems, the operating system&#160;must&#160;maintain MTRR consistency&#160;between all&#160;<br/>the processors in&#160;the system&#160;(that is, all&#160;processors&#160;must use&#160;the same MTRR values). The P6 and&#160;<br/>more recent&#160;processor&#160;families provide no&#160;hardware support for maintaining&#160;this&#160;consistency.</p>
</div>
</body>
</html>
