;  Generated by PSoC Designer 5.4.2946
;
; PWMPiano1_OUT address and mask equates
PWMPiano1_OUT_Data_ADDR:	equ	0h
PWMPiano1_OUT_DriveMode_0_ADDR:	equ	100h
PWMPiano1_OUT_DriveMode_1_ADDR:	equ	101h
PWMPiano1_OUT_DriveMode_2_ADDR:	equ	3h
PWMPiano1_OUT_GlobalSelect_ADDR:	equ	2h
PWMPiano1_OUT_IntCtrl_0_ADDR:	equ	102h
PWMPiano1_OUT_IntCtrl_1_ADDR:	equ	103h
PWMPiano1_OUT_IntEn_ADDR:	equ	1h
PWMPiano1_OUT_MASK:	equ	1h
; PWMPiano2_OUT address and mask equates
PWMPiano2_OUT_Data_ADDR:	equ	0h
PWMPiano2_OUT_DriveMode_0_ADDR:	equ	100h
PWMPiano2_OUT_DriveMode_1_ADDR:	equ	101h
PWMPiano2_OUT_DriveMode_2_ADDR:	equ	3h
PWMPiano2_OUT_GlobalSelect_ADDR:	equ	2h
PWMPiano2_OUT_IntCtrl_0_ADDR:	equ	102h
PWMPiano2_OUT_IntCtrl_1_ADDR:	equ	103h
PWMPiano2_OUT_IntEn_ADDR:	equ	1h
PWMPiano2_OUT_MASK:	equ	2h
; PWMPiano3_OUT address and mask equates
PWMPiano3_OUT_Data_ADDR:	equ	0h
PWMPiano3_OUT_DriveMode_0_ADDR:	equ	100h
PWMPiano3_OUT_DriveMode_1_ADDR:	equ	101h
PWMPiano3_OUT_DriveMode_2_ADDR:	equ	3h
PWMPiano3_OUT_GlobalSelect_ADDR:	equ	2h
PWMPiano3_OUT_IntCtrl_0_ADDR:	equ	102h
PWMPiano3_OUT_IntCtrl_1_ADDR:	equ	103h
PWMPiano3_OUT_IntEn_ADDR:	equ	1h
PWMPiano3_OUT_MASK:	equ	4h
; LED1 address and mask equates
LED1_Data_ADDR:	equ	4h
LED1_DriveMode_0_ADDR:	equ	104h
LED1_DriveMode_1_ADDR:	equ	105h
LED1_DriveMode_2_ADDR:	equ	7h
LED1_GlobalSelect_ADDR:	equ	6h
LED1_IntCtrl_0_ADDR:	equ	106h
LED1_IntCtrl_1_ADDR:	equ	107h
LED1_IntEn_ADDR:	equ	5h
LED1_MASK:	equ	1h
; LED1_Data access macros
;   GetLED1_Data macro, return in a
macro GetLED1_Data
	mov		a,[Port_1_Data_SHADE]
	and		a, 1h
endm
;   SetLED1_Data macro
macro SetLED1_Data
	or		[Port_1_Data_SHADE], 1h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[LED1_Data_ADDR], a
endm
;   ClearLED1_Data macro
macro ClearLED1_Data
	and		[Port_1_Data_SHADE], ~1h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[LED1_Data_ADDR], a
endm

; PWM_LED address and mask equates
PWM_LED_Data_ADDR:	equ	4h
PWM_LED_DriveMode_0_ADDR:	equ	104h
PWM_LED_DriveMode_1_ADDR:	equ	105h
PWM_LED_DriveMode_2_ADDR:	equ	7h
PWM_LED_GlobalSelect_ADDR:	equ	6h
PWM_LED_IntCtrl_0_ADDR:	equ	106h
PWM_LED_IntCtrl_1_ADDR:	equ	107h
PWM_LED_IntEn_ADDR:	equ	5h
PWM_LED_MASK:	equ	2h
; PWM_LED_Data access macros
;   GetPWM_LED_Data macro, return in a
macro GetPWM_LED_Data
	mov		a,[Port_1_Data_SHADE]
	and		a, 2h
endm
;   SetPWM_LED_Data macro
macro SetPWM_LED_Data
	or		[Port_1_Data_SHADE], 2h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[PWM_LED_Data_ADDR], a
endm
;   ClearPWM_LED_Data macro
macro ClearPWM_LED_Data
	and		[Port_1_Data_SHADE], ~2h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[PWM_LED_Data_ADDR], a
endm

; PS2CLOCK_IN address and mask equates
PS2CLOCK_IN_Data_ADDR:	equ	4h
PS2CLOCK_IN_DriveMode_0_ADDR:	equ	104h
PS2CLOCK_IN_DriveMode_1_ADDR:	equ	105h
PS2CLOCK_IN_DriveMode_2_ADDR:	equ	7h
PS2CLOCK_IN_GlobalSelect_ADDR:	equ	6h
PS2CLOCK_IN_IntCtrl_0_ADDR:	equ	106h
PS2CLOCK_IN_IntCtrl_1_ADDR:	equ	107h
PS2CLOCK_IN_IntEn_ADDR:	equ	5h
PS2CLOCK_IN_MASK:	equ	4h
; PS2CLOCK_IN_Data access macros
;   GetPS2CLOCK_IN_Data macro, return in a
macro GetPS2CLOCK_IN_Data
	mov		a,[Port_1_Data_SHADE]
	and		a, 4h
endm
;   SetPS2CLOCK_IN_Data macro
macro SetPS2CLOCK_IN_Data
	or		[Port_1_Data_SHADE], 4h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[PS2CLOCK_IN_Data_ADDR], a
endm
;   ClearPS2CLOCK_IN_Data macro
macro ClearPS2CLOCK_IN_Data
	and		[Port_1_Data_SHADE], ~4h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[PS2CLOCK_IN_Data_ADDR], a
endm

; PS2CLOCK address and mask equates
PS2CLOCK_Data_ADDR:	equ	4h
PS2CLOCK_DriveMode_0_ADDR:	equ	104h
PS2CLOCK_DriveMode_1_ADDR:	equ	105h
PS2CLOCK_DriveMode_2_ADDR:	equ	7h
PS2CLOCK_GlobalSelect_ADDR:	equ	6h
PS2CLOCK_IntCtrl_0_ADDR:	equ	106h
PS2CLOCK_IntCtrl_1_ADDR:	equ	107h
PS2CLOCK_IntEn_ADDR:	equ	5h
PS2CLOCK_MASK:	equ	8h
; PS2CLOCK_Data access macros
;   GetPS2CLOCK_Data macro, return in a
macro GetPS2CLOCK_Data
	mov		a,[Port_1_Data_SHADE]
	and		a, 8h
endm
;   SetPS2CLOCK_Data macro
macro SetPS2CLOCK_Data
	or		[Port_1_Data_SHADE], 8h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[PS2CLOCK_Data_ADDR], a
endm
;   ClearPS2CLOCK_Data macro
macro ClearPS2CLOCK_Data
	and		[Port_1_Data_SHADE], ~8h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[PS2CLOCK_Data_ADDR], a
endm

; PS2DATA address and mask equates
PS2DATA_Data_ADDR:	equ	4h
PS2DATA_DriveMode_0_ADDR:	equ	104h
PS2DATA_DriveMode_1_ADDR:	equ	105h
PS2DATA_DriveMode_2_ADDR:	equ	7h
PS2DATA_GlobalSelect_ADDR:	equ	6h
PS2DATA_IntCtrl_0_ADDR:	equ	106h
PS2DATA_IntCtrl_1_ADDR:	equ	107h
PS2DATA_IntEn_ADDR:	equ	5h
PS2DATA_MASK:	equ	10h
; PS2DATA_Data access macros
;   GetPS2DATA_Data macro, return in a
macro GetPS2DATA_Data
	mov		a,[Port_1_Data_SHADE]
	and		a, 10h
endm
;   SetPS2DATA_Data macro
macro SetPS2DATA_Data
	or		[Port_1_Data_SHADE], 10h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[PS2DATA_Data_ADDR], a
endm
;   ClearPS2DATA_Data macro
macro ClearPS2DATA_Data
	and		[Port_1_Data_SHADE], ~10h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[PS2DATA_Data_ADDR], a
endm

; TRIGGER address and mask equates
TRIGGER_Data_ADDR:	equ	4h
TRIGGER_DriveMode_0_ADDR:	equ	104h
TRIGGER_DriveMode_1_ADDR:	equ	105h
TRIGGER_DriveMode_2_ADDR:	equ	7h
TRIGGER_GlobalSelect_ADDR:	equ	6h
TRIGGER_IntCtrl_0_ADDR:	equ	106h
TRIGGER_IntCtrl_1_ADDR:	equ	107h
TRIGGER_IntEn_ADDR:	equ	5h
TRIGGER_MASK:	equ	20h
; TRIGGER_Data access macros
;   GetTRIGGER_Data macro, return in a
macro GetTRIGGER_Data
	mov		a,[Port_1_Data_SHADE]
	and		a, 20h
endm
;   SetTRIGGER_Data macro
macro SetTRIGGER_Data
	or		[Port_1_Data_SHADE], 20h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[TRIGGER_Data_ADDR], a
endm
;   ClearTRIGGER_Data macro
macro ClearTRIGGER_Data
	and		[Port_1_Data_SHADE], ~20h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[TRIGGER_Data_ADDR], a
endm

; UART_RX address and mask equates
UART_RX_Data_ADDR:	equ	4h
UART_RX_DriveMode_0_ADDR:	equ	104h
UART_RX_DriveMode_1_ADDR:	equ	105h
UART_RX_DriveMode_2_ADDR:	equ	7h
UART_RX_GlobalSelect_ADDR:	equ	6h
UART_RX_IntCtrl_0_ADDR:	equ	106h
UART_RX_IntCtrl_1_ADDR:	equ	107h
UART_RX_IntEn_ADDR:	equ	5h
UART_RX_MASK:	equ	40h
; UART_RX_Data access macros
;   GetUART_RX_Data macro, return in a
macro GetUART_RX_Data
	mov		a,[Port_1_Data_SHADE]
	and		a, 40h
endm
;   SetUART_RX_Data macro
macro SetUART_RX_Data
	or		[Port_1_Data_SHADE], 40h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[UART_RX_Data_ADDR], a
endm
;   ClearUART_RX_Data macro
macro ClearUART_RX_Data
	and		[Port_1_Data_SHADE], ~40h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[UART_RX_Data_ADDR], a
endm

; LCDD4 address and mask equates
LCDD4_Data_ADDR:	equ	8h
LCDD4_DriveMode_0_ADDR:	equ	108h
LCDD4_DriveMode_1_ADDR:	equ	109h
LCDD4_DriveMode_2_ADDR:	equ	bh
LCDD4_GlobalSelect_ADDR:	equ	ah
LCDD4_IntCtrl_0_ADDR:	equ	10ah
LCDD4_IntCtrl_1_ADDR:	equ	10bh
LCDD4_IntEn_ADDR:	equ	9h
LCDD4_MASK:	equ	1h
; LCDD4_Data access macros
;   GetLCDD4_Data macro, return in a
macro GetLCDD4_Data
	mov		a,[Port_2_Data_SHADE]
	and		a, 1h
endm
;   SetLCDD4_Data macro
macro SetLCDD4_Data
	or		[Port_2_Data_SHADE], 1h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCDD4_Data_ADDR], a
endm
;   ClearLCDD4_Data macro
macro ClearLCDD4_Data
	and		[Port_2_Data_SHADE], ~1h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCDD4_Data_ADDR], a
endm

; LCDD4_DriveMode_0 access macros
;   GetLCDD4_DriveMode_0 macro, return in a
macro GetLCDD4_DriveMode_0
	mov		a,[Port_2_DriveMode_0_SHADE]
	and		a, 1h
endm
;   SetLCDD4_DriveMode_0 macro
macro SetLCDD4_DriveMode_0
	or		[Port_2_DriveMode_0_SHADE], 1h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCDD4_Data_ADDR], a
endm
;   ClearLCDD4_DriveMode_0 macro
macro ClearLCDD4_DriveMode_0
	and		[Port_2_DriveMode_0_SHADE], ~1h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCDD4_Data_ADDR], a
endm

; LCDD4_DriveMode_1 access macros
;   GetLCDD4_DriveMode_1 macro, return in a
macro GetLCDD4_DriveMode_1
	mov		a,[Port_2_DriveMode_1_SHADE]
	and		a, 1h
endm
;   SetLCDD4_DriveMode_1 macro
macro SetLCDD4_DriveMode_1
	or		[Port_2_DriveMode_1_SHADE], 1h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCDD4_Data_ADDR], a
endm
;   ClearLCDD4_DriveMode_1 macro
macro ClearLCDD4_DriveMode_1
	and		[Port_2_DriveMode_1_SHADE], ~1h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCDD4_Data_ADDR], a
endm

; LCDD5 address and mask equates
LCDD5_Data_ADDR:	equ	8h
LCDD5_DriveMode_0_ADDR:	equ	108h
LCDD5_DriveMode_1_ADDR:	equ	109h
LCDD5_DriveMode_2_ADDR:	equ	bh
LCDD5_GlobalSelect_ADDR:	equ	ah
LCDD5_IntCtrl_0_ADDR:	equ	10ah
LCDD5_IntCtrl_1_ADDR:	equ	10bh
LCDD5_IntEn_ADDR:	equ	9h
LCDD5_MASK:	equ	2h
; LCDD5_Data access macros
;   GetLCDD5_Data macro, return in a
macro GetLCDD5_Data
	mov		a,[Port_2_Data_SHADE]
	and		a, 2h
endm
;   SetLCDD5_Data macro
macro SetLCDD5_Data
	or		[Port_2_Data_SHADE], 2h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCDD5_Data_ADDR], a
endm
;   ClearLCDD5_Data macro
macro ClearLCDD5_Data
	and		[Port_2_Data_SHADE], ~2h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCDD5_Data_ADDR], a
endm

; LCDD5_DriveMode_0 access macros
;   GetLCDD5_DriveMode_0 macro, return in a
macro GetLCDD5_DriveMode_0
	mov		a,[Port_2_DriveMode_0_SHADE]
	and		a, 2h
endm
;   SetLCDD5_DriveMode_0 macro
macro SetLCDD5_DriveMode_0
	or		[Port_2_DriveMode_0_SHADE], 2h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCDD5_Data_ADDR], a
endm
;   ClearLCDD5_DriveMode_0 macro
macro ClearLCDD5_DriveMode_0
	and		[Port_2_DriveMode_0_SHADE], ~2h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCDD5_Data_ADDR], a
endm

; LCDD5_DriveMode_1 access macros
;   GetLCDD5_DriveMode_1 macro, return in a
macro GetLCDD5_DriveMode_1
	mov		a,[Port_2_DriveMode_1_SHADE]
	and		a, 2h
endm
;   SetLCDD5_DriveMode_1 macro
macro SetLCDD5_DriveMode_1
	or		[Port_2_DriveMode_1_SHADE], 2h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCDD5_Data_ADDR], a
endm
;   ClearLCDD5_DriveMode_1 macro
macro ClearLCDD5_DriveMode_1
	and		[Port_2_DriveMode_1_SHADE], ~2h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCDD5_Data_ADDR], a
endm

; LCDD6 address and mask equates
LCDD6_Data_ADDR:	equ	8h
LCDD6_DriveMode_0_ADDR:	equ	108h
LCDD6_DriveMode_1_ADDR:	equ	109h
LCDD6_DriveMode_2_ADDR:	equ	bh
LCDD6_GlobalSelect_ADDR:	equ	ah
LCDD6_IntCtrl_0_ADDR:	equ	10ah
LCDD6_IntCtrl_1_ADDR:	equ	10bh
LCDD6_IntEn_ADDR:	equ	9h
LCDD6_MASK:	equ	4h
; LCDD6_Data access macros
;   GetLCDD6_Data macro, return in a
macro GetLCDD6_Data
	mov		a,[Port_2_Data_SHADE]
	and		a, 4h
endm
;   SetLCDD6_Data macro
macro SetLCDD6_Data
	or		[Port_2_Data_SHADE], 4h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCDD6_Data_ADDR], a
endm
;   ClearLCDD6_Data macro
macro ClearLCDD6_Data
	and		[Port_2_Data_SHADE], ~4h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCDD6_Data_ADDR], a
endm

; LCDD6_DriveMode_0 access macros
;   GetLCDD6_DriveMode_0 macro, return in a
macro GetLCDD6_DriveMode_0
	mov		a,[Port_2_DriveMode_0_SHADE]
	and		a, 4h
endm
;   SetLCDD6_DriveMode_0 macro
macro SetLCDD6_DriveMode_0
	or		[Port_2_DriveMode_0_SHADE], 4h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCDD6_Data_ADDR], a
endm
;   ClearLCDD6_DriveMode_0 macro
macro ClearLCDD6_DriveMode_0
	and		[Port_2_DriveMode_0_SHADE], ~4h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCDD6_Data_ADDR], a
endm

; LCDD6_DriveMode_1 access macros
;   GetLCDD6_DriveMode_1 macro, return in a
macro GetLCDD6_DriveMode_1
	mov		a,[Port_2_DriveMode_1_SHADE]
	and		a, 4h
endm
;   SetLCDD6_DriveMode_1 macro
macro SetLCDD6_DriveMode_1
	or		[Port_2_DriveMode_1_SHADE], 4h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCDD6_Data_ADDR], a
endm
;   ClearLCDD6_DriveMode_1 macro
macro ClearLCDD6_DriveMode_1
	and		[Port_2_DriveMode_1_SHADE], ~4h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCDD6_Data_ADDR], a
endm

; LCDD7 address and mask equates
LCDD7_Data_ADDR:	equ	8h
LCDD7_DriveMode_0_ADDR:	equ	108h
LCDD7_DriveMode_1_ADDR:	equ	109h
LCDD7_DriveMode_2_ADDR:	equ	bh
LCDD7_GlobalSelect_ADDR:	equ	ah
LCDD7_IntCtrl_0_ADDR:	equ	10ah
LCDD7_IntCtrl_1_ADDR:	equ	10bh
LCDD7_IntEn_ADDR:	equ	9h
LCDD7_MASK:	equ	8h
; LCDD7_Data access macros
;   GetLCDD7_Data macro, return in a
macro GetLCDD7_Data
	mov		a,[Port_2_Data_SHADE]
	and		a, 8h
endm
;   SetLCDD7_Data macro
macro SetLCDD7_Data
	or		[Port_2_Data_SHADE], 8h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCDD7_Data_ADDR], a
endm
;   ClearLCDD7_Data macro
macro ClearLCDD7_Data
	and		[Port_2_Data_SHADE], ~8h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCDD7_Data_ADDR], a
endm

; LCDD7_DriveMode_0 access macros
;   GetLCDD7_DriveMode_0 macro, return in a
macro GetLCDD7_DriveMode_0
	mov		a,[Port_2_DriveMode_0_SHADE]
	and		a, 8h
endm
;   SetLCDD7_DriveMode_0 macro
macro SetLCDD7_DriveMode_0
	or		[Port_2_DriveMode_0_SHADE], 8h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCDD7_Data_ADDR], a
endm
;   ClearLCDD7_DriveMode_0 macro
macro ClearLCDD7_DriveMode_0
	and		[Port_2_DriveMode_0_SHADE], ~8h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCDD7_Data_ADDR], a
endm

; LCDD7_DriveMode_1 access macros
;   GetLCDD7_DriveMode_1 macro, return in a
macro GetLCDD7_DriveMode_1
	mov		a,[Port_2_DriveMode_1_SHADE]
	and		a, 8h
endm
;   SetLCDD7_DriveMode_1 macro
macro SetLCDD7_DriveMode_1
	or		[Port_2_DriveMode_1_SHADE], 8h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCDD7_Data_ADDR], a
endm
;   ClearLCDD7_DriveMode_1 macro
macro ClearLCDD7_DriveMode_1
	and		[Port_2_DriveMode_1_SHADE], ~8h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCDD7_Data_ADDR], a
endm

; LCDE address and mask equates
LCDE_Data_ADDR:	equ	8h
LCDE_DriveMode_0_ADDR:	equ	108h
LCDE_DriveMode_1_ADDR:	equ	109h
LCDE_DriveMode_2_ADDR:	equ	bh
LCDE_GlobalSelect_ADDR:	equ	ah
LCDE_IntCtrl_0_ADDR:	equ	10ah
LCDE_IntCtrl_1_ADDR:	equ	10bh
LCDE_IntEn_ADDR:	equ	9h
LCDE_MASK:	equ	10h
; LCDE_Data access macros
;   GetLCDE_Data macro, return in a
macro GetLCDE_Data
	mov		a,[Port_2_Data_SHADE]
	and		a, 10h
endm
;   SetLCDE_Data macro
macro SetLCDE_Data
	or		[Port_2_Data_SHADE], 10h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCDE_Data_ADDR], a
endm
;   ClearLCDE_Data macro
macro ClearLCDE_Data
	and		[Port_2_Data_SHADE], ~10h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCDE_Data_ADDR], a
endm

; LCDE_DriveMode_0 access macros
;   GetLCDE_DriveMode_0 macro, return in a
macro GetLCDE_DriveMode_0
	mov		a,[Port_2_DriveMode_0_SHADE]
	and		a, 10h
endm
;   SetLCDE_DriveMode_0 macro
macro SetLCDE_DriveMode_0
	or		[Port_2_DriveMode_0_SHADE], 10h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCDE_Data_ADDR], a
endm
;   ClearLCDE_DriveMode_0 macro
macro ClearLCDE_DriveMode_0
	and		[Port_2_DriveMode_0_SHADE], ~10h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCDE_Data_ADDR], a
endm

; LCDE_DriveMode_1 access macros
;   GetLCDE_DriveMode_1 macro, return in a
macro GetLCDE_DriveMode_1
	mov		a,[Port_2_DriveMode_1_SHADE]
	and		a, 10h
endm
;   SetLCDE_DriveMode_1 macro
macro SetLCDE_DriveMode_1
	or		[Port_2_DriveMode_1_SHADE], 10h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCDE_Data_ADDR], a
endm
;   ClearLCDE_DriveMode_1 macro
macro ClearLCDE_DriveMode_1
	and		[Port_2_DriveMode_1_SHADE], ~10h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCDE_Data_ADDR], a
endm

; LCDRS address and mask equates
LCDRS_Data_ADDR:	equ	8h
LCDRS_DriveMode_0_ADDR:	equ	108h
LCDRS_DriveMode_1_ADDR:	equ	109h
LCDRS_DriveMode_2_ADDR:	equ	bh
LCDRS_GlobalSelect_ADDR:	equ	ah
LCDRS_IntCtrl_0_ADDR:	equ	10ah
LCDRS_IntCtrl_1_ADDR:	equ	10bh
LCDRS_IntEn_ADDR:	equ	9h
LCDRS_MASK:	equ	20h
; LCDRS_Data access macros
;   GetLCDRS_Data macro, return in a
macro GetLCDRS_Data
	mov		a,[Port_2_Data_SHADE]
	and		a, 20h
endm
;   SetLCDRS_Data macro
macro SetLCDRS_Data
	or		[Port_2_Data_SHADE], 20h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCDRS_Data_ADDR], a
endm
;   ClearLCDRS_Data macro
macro ClearLCDRS_Data
	and		[Port_2_Data_SHADE], ~20h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCDRS_Data_ADDR], a
endm

; LCDRS_DriveMode_0 access macros
;   GetLCDRS_DriveMode_0 macro, return in a
macro GetLCDRS_DriveMode_0
	mov		a,[Port_2_DriveMode_0_SHADE]
	and		a, 20h
endm
;   SetLCDRS_DriveMode_0 macro
macro SetLCDRS_DriveMode_0
	or		[Port_2_DriveMode_0_SHADE], 20h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCDRS_Data_ADDR], a
endm
;   ClearLCDRS_DriveMode_0 macro
macro ClearLCDRS_DriveMode_0
	and		[Port_2_DriveMode_0_SHADE], ~20h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCDRS_Data_ADDR], a
endm

; LCDRS_DriveMode_1 access macros
;   GetLCDRS_DriveMode_1 macro, return in a
macro GetLCDRS_DriveMode_1
	mov		a,[Port_2_DriveMode_1_SHADE]
	and		a, 20h
endm
;   SetLCDRS_DriveMode_1 macro
macro SetLCDRS_DriveMode_1
	or		[Port_2_DriveMode_1_SHADE], 20h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCDRS_Data_ADDR], a
endm
;   ClearLCDRS_DriveMode_1 macro
macro ClearLCDRS_DriveMode_1
	and		[Port_2_DriveMode_1_SHADE], ~20h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCDRS_Data_ADDR], a
endm

; LCDRW address and mask equates
LCDRW_Data_ADDR:	equ	8h
LCDRW_DriveMode_0_ADDR:	equ	108h
LCDRW_DriveMode_1_ADDR:	equ	109h
LCDRW_DriveMode_2_ADDR:	equ	bh
LCDRW_GlobalSelect_ADDR:	equ	ah
LCDRW_IntCtrl_0_ADDR:	equ	10ah
LCDRW_IntCtrl_1_ADDR:	equ	10bh
LCDRW_IntEn_ADDR:	equ	9h
LCDRW_MASK:	equ	40h
; LCDRW_Data access macros
;   GetLCDRW_Data macro, return in a
macro GetLCDRW_Data
	mov		a,[Port_2_Data_SHADE]
	and		a, 40h
endm
;   SetLCDRW_Data macro
macro SetLCDRW_Data
	or		[Port_2_Data_SHADE], 40h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCDRW_Data_ADDR], a
endm
;   ClearLCDRW_Data macro
macro ClearLCDRW_Data
	and		[Port_2_Data_SHADE], ~40h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCDRW_Data_ADDR], a
endm

; LCDRW_DriveMode_0 access macros
;   GetLCDRW_DriveMode_0 macro, return in a
macro GetLCDRW_DriveMode_0
	mov		a,[Port_2_DriveMode_0_SHADE]
	and		a, 40h
endm
;   SetLCDRW_DriveMode_0 macro
macro SetLCDRW_DriveMode_0
	or		[Port_2_DriveMode_0_SHADE], 40h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCDRW_Data_ADDR], a
endm
;   ClearLCDRW_DriveMode_0 macro
macro ClearLCDRW_DriveMode_0
	and		[Port_2_DriveMode_0_SHADE], ~40h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCDRW_Data_ADDR], a
endm

; LCDRW_DriveMode_1 access macros
;   GetLCDRW_DriveMode_1 macro, return in a
macro GetLCDRW_DriveMode_1
	mov		a,[Port_2_DriveMode_1_SHADE]
	and		a, 40h
endm
;   SetLCDRW_DriveMode_1 macro
macro SetLCDRW_DriveMode_1
	or		[Port_2_DriveMode_1_SHADE], 40h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCDRW_Data_ADDR], a
endm
;   ClearLCDRW_DriveMode_1 macro
macro ClearLCDRW_DriveMode_1
	and		[Port_2_DriveMode_1_SHADE], ~40h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCDRW_Data_ADDR], a
endm

; UART_TX address and mask equates
UART_TX_Data_ADDR:	equ	8h
UART_TX_DriveMode_0_ADDR:	equ	108h
UART_TX_DriveMode_1_ADDR:	equ	109h
UART_TX_DriveMode_2_ADDR:	equ	bh
UART_TX_GlobalSelect_ADDR:	equ	ah
UART_TX_IntCtrl_0_ADDR:	equ	10ah
UART_TX_IntCtrl_1_ADDR:	equ	10bh
UART_TX_IntEn_ADDR:	equ	9h
UART_TX_MASK:	equ	80h
; UART_TX_Data access macros
;   GetUART_TX_Data macro, return in a
macro GetUART_TX_Data
	mov		a,[Port_2_Data_SHADE]
	and		a, 80h
endm
;   SetUART_TX_Data macro
macro SetUART_TX_Data
	or		[Port_2_Data_SHADE], 80h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[UART_TX_Data_ADDR], a
endm
;   ClearUART_TX_Data macro
macro ClearUART_TX_Data
	and		[Port_2_Data_SHADE], ~80h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[UART_TX_Data_ADDR], a
endm

; UART_TX_DriveMode_0 access macros
;   GetUART_TX_DriveMode_0 macro, return in a
macro GetUART_TX_DriveMode_0
	mov		a,[Port_2_DriveMode_0_SHADE]
	and		a, 80h
endm
;   SetUART_TX_DriveMode_0 macro
macro SetUART_TX_DriveMode_0
	or		[Port_2_DriveMode_0_SHADE], 80h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[UART_TX_Data_ADDR], a
endm
;   ClearUART_TX_DriveMode_0 macro
macro ClearUART_TX_DriveMode_0
	and		[Port_2_DriveMode_0_SHADE], ~80h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[UART_TX_Data_ADDR], a
endm

; UART_TX_DriveMode_1 access macros
;   GetUART_TX_DriveMode_1 macro, return in a
macro GetUART_TX_DriveMode_1
	mov		a,[Port_2_DriveMode_1_SHADE]
	and		a, 80h
endm
;   SetUART_TX_DriveMode_1 macro
macro SetUART_TX_DriveMode_1
	or		[Port_2_DriveMode_1_SHADE], 80h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[UART_TX_Data_ADDR], a
endm
;   ClearUART_TX_DriveMode_1 macro
macro ClearUART_TX_DriveMode_1
	and		[Port_2_DriveMode_1_SHADE], ~80h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[UART_TX_Data_ADDR], a
endm

