{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1687964117589 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687964117597 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 28 15:55:17 2023 " "Processing started: Wed Jun 28 15:55:17 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687964117597 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1687964117597 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta accessControl -c accessControl " "Command: quartus_sta accessControl -c accessControl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1687964117597 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1687964117774 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1687964118079 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1687964118079 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687964118119 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687964118127 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "The Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1687964118471 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1687964118544 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1687964118544 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1687964118544 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1687964118544 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "accessControl.sdc " "Synopsys Design Constraints File file not found: 'accessControl.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1687964118544 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Mclk " "Node: Mclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|clkdiv:u_clk\|count\[0\] Mclk " "Register accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|clkdiv:u_clk\|count\[0\] is being clocked by Mclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687964118552 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687964118552 "|accessControlSystem_wrapper|Mclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|clkdiv:u_clk\|tmp " "Node: accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|clkdiv:u_clk\|tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|key_scan:u_key_scan\|counter:u_counter\|reg:u_reg\|FFD:u_FFD2\|Q accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|clkdiv:u_clk\|tmp " "Register accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|key_scan:u_key_scan\|counter:u_counter\|reg:u_reg\|FFD:u_FFD2\|Q is being clocked by accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|clkdiv:u_clk\|tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687964118552 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687964118552 "|accessControlSystem_wrapper|accessControlSystem:u_accesscontrol|keyboard_reader:u_keyboard_reader|key_decode:u_key_decode|clkdiv:u_clk|tmp"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|ringbuffer:u_ringbuffer\|mac:u_mac\|counter:u_counterGet\|reg:u_reg\|FFD:u_FFD0\|Q " "Node: accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|ringbuffer:u_ringbuffer\|mac:u_mac\|counter:u_counterGet\|reg:u_reg\|FFD:u_FFD0\|Q was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|ringbuffer:u_ringbuffer\|RAM:u_ram\|ram~17 accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|ringbuffer:u_ringbuffer\|mac:u_mac\|counter:u_counterGet\|reg:u_reg\|FFD:u_FFD0\|Q " "Latch accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|ringbuffer:u_ringbuffer\|RAM:u_ram\|ram~17 is being clocked by accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|ringbuffer:u_ringbuffer\|mac:u_mac\|counter:u_counterGet\|reg:u_reg\|FFD:u_FFD0\|Q" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687964118552 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687964118552 "|accessControlSystem_wrapper|accessControlSystem:u_accesscontrol|keyboard_reader:u_keyboard_reader|ringbuffer:u_ringbuffer|mac:u_mac|counter:u_counterGet|reg:u_reg|FFD:u_FFD0|Q"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "accessControlSystem:u_accesscontrol\|SDC:u_SDC\|clkdiv:u_clkdiv\|tmp " "Node: accessControlSystem:u_accesscontrol\|SDC:u_SDC\|clkdiv:u_clkdiv\|tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register accessControlSystem:u_accesscontrol\|SDC:u_SDC\|door_controller:u_door_controller\|currentState.state_bit_1 accessControlSystem:u_accesscontrol\|SDC:u_SDC\|clkdiv:u_clkdiv\|tmp " "Register accessControlSystem:u_accesscontrol\|SDC:u_SDC\|door_controller:u_door_controller\|currentState.state_bit_1 is being clocked by accessControlSystem:u_accesscontrol\|SDC:u_SDC\|clkdiv:u_clkdiv\|tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687964118552 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687964118552 "|accessControlSystem_wrapper|accessControlSystem:u_accesscontrol|SDC:u_SDC|clkdiv:u_clkdiv|tmp"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[3\] " "Node: sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register accessControlSystem:u_accesscontrol\|SDC:u_SDC\|serial_receiver:u_serial_receiver\|counter:u_counter\|reg:u_reg\|FFD:u_FFD1\|Q sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[3\] " "Register accessControlSystem:u_accesscontrol\|SDC:u_SDC\|serial_receiver:u_serial_receiver\|counter:u_counter\|reg:u_reg\|FFD:u_FFD1\|Q is being clocked by sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687964118552 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687964118552 "|accessControlSystem_wrapper|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "door_mecanism:u_door_mechanism\|counter_pl:U6\|register_D_E_R_value:U2\|Q\[0\] " "Node: door_mecanism:u_door_mechanism\|counter_pl:U6\|register_D_E_R_value:U2\|Q\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register door_mecanism:u_door_mechanism\|ShiftRegister_lr:U7\|register_D_E_R_value:U1\|Q\[2\] door_mecanism:u_door_mechanism\|counter_pl:U6\|register_D_E_R_value:U2\|Q\[0\] " "Register door_mecanism:u_door_mechanism\|ShiftRegister_lr:U7\|register_D_E_R_value:U1\|Q\[2\] is being clocked by door_mecanism:u_door_mechanism\|counter_pl:U6\|register_D_E_R_value:U2\|Q\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687964118552 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687964118552 "|accessControlSystem_wrapper|door_mecanism:u_door_mechanism|counter_pl:U6|register_D_E_R_value:U2|Q[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "door_mecanism:u_door_mechanism\|clkdiv:UCLK\|tmp " "Node: door_mecanism:u_door_mechanism\|clkdiv:UCLK\|tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register door_mecanism:u_door_mechanism\|counter_pl:U6\|register_D_E_R_value:U2\|Q\[4\] door_mecanism:u_door_mechanism\|clkdiv:UCLK\|tmp " "Register door_mecanism:u_door_mechanism\|counter_pl:U6\|register_D_E_R_value:U2\|Q\[4\] is being clocked by door_mecanism:u_door_mechanism\|clkdiv:UCLK\|tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687964118552 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687964118552 "|accessControlSystem_wrapper|door_mecanism:u_door_mechanism|clkdiv:UCLK|tmp"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687964118552 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1687964118552 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1687964118560 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1687964118560 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1687964118560 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1687964118560 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1687964118576 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1687964118584 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.633 " "Worst-case setup slack is 46.633" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687964118592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687964118592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.633               0.000 altera_reserved_tck  " "   46.633               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687964118592 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687964118592 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.324 " "Worst-case hold slack is 0.324" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687964118592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687964118592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 altera_reserved_tck  " "    0.324               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687964118592 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687964118592 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.700 " "Worst-case recovery slack is 96.700" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687964118600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687964118600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.700               0.000 altera_reserved_tck  " "   96.700               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687964118600 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687964118600 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.861 " "Worst-case removal slack is 0.861" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687964118608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687964118608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.861               0.000 altera_reserved_tck  " "    0.861               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687964118608 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687964118608 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.568 " "Worst-case minimum pulse width slack is 49.568" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687964118608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687964118608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.568               0.000 altera_reserved_tck  " "   49.568               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687964118608 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687964118608 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687964118616 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687964118616 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687964118616 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687964118616 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 344.063 ns " "Worst Case Available Settling Time: 344.063 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687964118616 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687964118616 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1687964118616 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1687964118627 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1687964118664 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Timing Analyzer" 0 -1 1687964118664 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1687964119392 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Mclk " "Node: Mclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|clkdiv:u_clk\|count\[0\] Mclk " "Register accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|clkdiv:u_clk\|count\[0\] is being clocked by Mclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687964119472 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687964119472 "|accessControlSystem_wrapper|Mclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|clkdiv:u_clk\|tmp " "Node: accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|clkdiv:u_clk\|tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|key_scan:u_key_scan\|counter:u_counter\|reg:u_reg\|FFD:u_FFD2\|Q accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|clkdiv:u_clk\|tmp " "Register accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|key_scan:u_key_scan\|counter:u_counter\|reg:u_reg\|FFD:u_FFD2\|Q is being clocked by accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|clkdiv:u_clk\|tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687964119472 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687964119472 "|accessControlSystem_wrapper|accessControlSystem:u_accesscontrol|keyboard_reader:u_keyboard_reader|key_decode:u_key_decode|clkdiv:u_clk|tmp"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|ringbuffer:u_ringbuffer\|mac:u_mac\|counter:u_counterGet\|reg:u_reg\|FFD:u_FFD0\|Q " "Node: accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|ringbuffer:u_ringbuffer\|mac:u_mac\|counter:u_counterGet\|reg:u_reg\|FFD:u_FFD0\|Q was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|ringbuffer:u_ringbuffer\|RAM:u_ram\|ram~17 accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|ringbuffer:u_ringbuffer\|mac:u_mac\|counter:u_counterGet\|reg:u_reg\|FFD:u_FFD0\|Q " "Latch accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|ringbuffer:u_ringbuffer\|RAM:u_ram\|ram~17 is being clocked by accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|ringbuffer:u_ringbuffer\|mac:u_mac\|counter:u_counterGet\|reg:u_reg\|FFD:u_FFD0\|Q" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687964119472 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687964119472 "|accessControlSystem_wrapper|accessControlSystem:u_accesscontrol|keyboard_reader:u_keyboard_reader|ringbuffer:u_ringbuffer|mac:u_mac|counter:u_counterGet|reg:u_reg|FFD:u_FFD0|Q"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "accessControlSystem:u_accesscontrol\|SDC:u_SDC\|clkdiv:u_clkdiv\|tmp " "Node: accessControlSystem:u_accesscontrol\|SDC:u_SDC\|clkdiv:u_clkdiv\|tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register accessControlSystem:u_accesscontrol\|SDC:u_SDC\|door_controller:u_door_controller\|currentState.state_bit_1 accessControlSystem:u_accesscontrol\|SDC:u_SDC\|clkdiv:u_clkdiv\|tmp " "Register accessControlSystem:u_accesscontrol\|SDC:u_SDC\|door_controller:u_door_controller\|currentState.state_bit_1 is being clocked by accessControlSystem:u_accesscontrol\|SDC:u_SDC\|clkdiv:u_clkdiv\|tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687964119472 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687964119472 "|accessControlSystem_wrapper|accessControlSystem:u_accesscontrol|SDC:u_SDC|clkdiv:u_clkdiv|tmp"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[3\] " "Node: sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register accessControlSystem:u_accesscontrol\|SDC:u_SDC\|serial_receiver:u_serial_receiver\|counter:u_counter\|reg:u_reg\|FFD:u_FFD1\|Q sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[3\] " "Register accessControlSystem:u_accesscontrol\|SDC:u_SDC\|serial_receiver:u_serial_receiver\|counter:u_counter\|reg:u_reg\|FFD:u_FFD1\|Q is being clocked by sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687964119472 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687964119472 "|accessControlSystem_wrapper|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "door_mecanism:u_door_mechanism\|counter_pl:U6\|register_D_E_R_value:U2\|Q\[0\] " "Node: door_mecanism:u_door_mechanism\|counter_pl:U6\|register_D_E_R_value:U2\|Q\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register door_mecanism:u_door_mechanism\|ShiftRegister_lr:U7\|register_D_E_R_value:U1\|Q\[2\] door_mecanism:u_door_mechanism\|counter_pl:U6\|register_D_E_R_value:U2\|Q\[0\] " "Register door_mecanism:u_door_mechanism\|ShiftRegister_lr:U7\|register_D_E_R_value:U1\|Q\[2\] is being clocked by door_mecanism:u_door_mechanism\|counter_pl:U6\|register_D_E_R_value:U2\|Q\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687964119472 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687964119472 "|accessControlSystem_wrapper|door_mecanism:u_door_mechanism|counter_pl:U6|register_D_E_R_value:U2|Q[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "door_mecanism:u_door_mechanism\|clkdiv:UCLK\|tmp " "Node: door_mecanism:u_door_mechanism\|clkdiv:UCLK\|tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register door_mecanism:u_door_mechanism\|counter_pl:U6\|register_D_E_R_value:U2\|Q\[4\] door_mecanism:u_door_mechanism\|clkdiv:UCLK\|tmp " "Register door_mecanism:u_door_mechanism\|counter_pl:U6\|register_D_E_R_value:U2\|Q\[4\] is being clocked by door_mecanism:u_door_mechanism\|clkdiv:UCLK\|tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687964119472 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687964119472 "|accessControlSystem_wrapper|door_mecanism:u_door_mechanism|clkdiv:UCLK|tmp"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687964119472 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1687964119472 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1687964119472 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1687964119472 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1687964119472 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.926 " "Worst-case setup slack is 46.926" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687964119488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687964119488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.926               0.000 altera_reserved_tck  " "   46.926               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687964119488 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687964119488 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.293 " "Worst-case hold slack is 0.293" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687964119496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687964119496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.293               0.000 altera_reserved_tck  " "    0.293               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687964119496 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687964119496 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.001 " "Worst-case recovery slack is 97.001" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687964119496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687964119496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.001               0.000 altera_reserved_tck  " "   97.001               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687964119496 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687964119496 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.790 " "Worst-case removal slack is 0.790" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687964119504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687964119504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.790               0.000 altera_reserved_tck  " "    0.790               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687964119504 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687964119504 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.598 " "Worst-case minimum pulse width slack is 49.598" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687964119512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687964119512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.598               0.000 altera_reserved_tck  " "   49.598               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687964119512 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687964119512 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687964119520 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687964119520 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687964119520 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687964119520 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 344.572 ns " "Worst Case Available Settling Time: 344.572 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687964119520 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687964119520 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1687964119520 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1687964119528 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Mclk " "Node: Mclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|clkdiv:u_clk\|count\[0\] Mclk " "Register accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|clkdiv:u_clk\|count\[0\] is being clocked by Mclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687964119704 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687964119704 "|accessControlSystem_wrapper|Mclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|clkdiv:u_clk\|tmp " "Node: accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|clkdiv:u_clk\|tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|key_scan:u_key_scan\|counter:u_counter\|reg:u_reg\|FFD:u_FFD2\|Q accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|clkdiv:u_clk\|tmp " "Register accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|key_scan:u_key_scan\|counter:u_counter\|reg:u_reg\|FFD:u_FFD2\|Q is being clocked by accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|clkdiv:u_clk\|tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687964119704 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687964119704 "|accessControlSystem_wrapper|accessControlSystem:u_accesscontrol|keyboard_reader:u_keyboard_reader|key_decode:u_key_decode|clkdiv:u_clk|tmp"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|ringbuffer:u_ringbuffer\|mac:u_mac\|counter:u_counterGet\|reg:u_reg\|FFD:u_FFD0\|Q " "Node: accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|ringbuffer:u_ringbuffer\|mac:u_mac\|counter:u_counterGet\|reg:u_reg\|FFD:u_FFD0\|Q was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|ringbuffer:u_ringbuffer\|RAM:u_ram\|ram~17 accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|ringbuffer:u_ringbuffer\|mac:u_mac\|counter:u_counterGet\|reg:u_reg\|FFD:u_FFD0\|Q " "Latch accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|ringbuffer:u_ringbuffer\|RAM:u_ram\|ram~17 is being clocked by accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|ringbuffer:u_ringbuffer\|mac:u_mac\|counter:u_counterGet\|reg:u_reg\|FFD:u_FFD0\|Q" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687964119704 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687964119704 "|accessControlSystem_wrapper|accessControlSystem:u_accesscontrol|keyboard_reader:u_keyboard_reader|ringbuffer:u_ringbuffer|mac:u_mac|counter:u_counterGet|reg:u_reg|FFD:u_FFD0|Q"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "accessControlSystem:u_accesscontrol\|SDC:u_SDC\|clkdiv:u_clkdiv\|tmp " "Node: accessControlSystem:u_accesscontrol\|SDC:u_SDC\|clkdiv:u_clkdiv\|tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register accessControlSystem:u_accesscontrol\|SDC:u_SDC\|door_controller:u_door_controller\|currentState.state_bit_1 accessControlSystem:u_accesscontrol\|SDC:u_SDC\|clkdiv:u_clkdiv\|tmp " "Register accessControlSystem:u_accesscontrol\|SDC:u_SDC\|door_controller:u_door_controller\|currentState.state_bit_1 is being clocked by accessControlSystem:u_accesscontrol\|SDC:u_SDC\|clkdiv:u_clkdiv\|tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687964119704 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687964119704 "|accessControlSystem_wrapper|accessControlSystem:u_accesscontrol|SDC:u_SDC|clkdiv:u_clkdiv|tmp"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[3\] " "Node: sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register accessControlSystem:u_accesscontrol\|SDC:u_SDC\|serial_receiver:u_serial_receiver\|counter:u_counter\|reg:u_reg\|FFD:u_FFD1\|Q sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[3\] " "Register accessControlSystem:u_accesscontrol\|SDC:u_SDC\|serial_receiver:u_serial_receiver\|counter:u_counter\|reg:u_reg\|FFD:u_FFD1\|Q is being clocked by sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687964119704 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687964119704 "|accessControlSystem_wrapper|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "door_mecanism:u_door_mechanism\|counter_pl:U6\|register_D_E_R_value:U2\|Q\[0\] " "Node: door_mecanism:u_door_mechanism\|counter_pl:U6\|register_D_E_R_value:U2\|Q\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register door_mecanism:u_door_mechanism\|ShiftRegister_lr:U7\|register_D_E_R_value:U1\|Q\[2\] door_mecanism:u_door_mechanism\|counter_pl:U6\|register_D_E_R_value:U2\|Q\[0\] " "Register door_mecanism:u_door_mechanism\|ShiftRegister_lr:U7\|register_D_E_R_value:U1\|Q\[2\] is being clocked by door_mecanism:u_door_mechanism\|counter_pl:U6\|register_D_E_R_value:U2\|Q\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687964119704 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687964119704 "|accessControlSystem_wrapper|door_mecanism:u_door_mechanism|counter_pl:U6|register_D_E_R_value:U2|Q[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "door_mecanism:u_door_mechanism\|clkdiv:UCLK\|tmp " "Node: door_mecanism:u_door_mechanism\|clkdiv:UCLK\|tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register door_mecanism:u_door_mechanism\|counter_pl:U6\|register_D_E_R_value:U2\|Q\[4\] door_mecanism:u_door_mechanism\|clkdiv:UCLK\|tmp " "Register door_mecanism:u_door_mechanism\|counter_pl:U6\|register_D_E_R_value:U2\|Q\[4\] is being clocked by door_mecanism:u_door_mechanism\|clkdiv:UCLK\|tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687964119704 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687964119704 "|accessControlSystem_wrapper|door_mecanism:u_door_mechanism|clkdiv:UCLK|tmp"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687964119712 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1687964119712 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1687964119712 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1687964119712 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1687964119712 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.634 " "Worst-case setup slack is 48.634" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687964119752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687964119752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.634               0.000 altera_reserved_tck  " "   48.634               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687964119752 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687964119752 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.148 " "Worst-case hold slack is 0.148" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687964119760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687964119760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 altera_reserved_tck  " "    0.148               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687964119760 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687964119760 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 98.272 " "Worst-case recovery slack is 98.272" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687964119768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687964119768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.272               0.000 altera_reserved_tck  " "   98.272               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687964119768 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687964119768 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.410 " "Worst-case removal slack is 0.410" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687964119776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687964119776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.410               0.000 altera_reserved_tck  " "    0.410               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687964119776 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687964119776 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.418 " "Worst-case minimum pulse width slack is 49.418" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687964119776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687964119776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.418               0.000 altera_reserved_tck  " "   49.418               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687964119776 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687964119776 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687964119792 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687964119792 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687964119792 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687964119792 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 347.473 ns " "Worst Case Available Settling Time: 347.473 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687964119792 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687964119792 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1687964119792 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1687964121513 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1687964121513 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 34 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687964121617 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 28 15:55:21 2023 " "Processing ended: Wed Jun 28 15:55:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687964121617 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687964121617 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687964121617 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1687964121617 ""}
