{
    "design__lint_error__count": 0,
    "design__lint_timing_construct__count": 0,
    "design__lint_warning__count": 8,
    "design__inferred_latch__count": 0,
    "design__instance__count": 16759,
    "design__instance__area": 110133,
    "design__instance_unmapped__count": 0,
    "synthesis__check_error__count": 0,
    "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 30,
    "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 52,
    "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 3,
    "power__internal__total": 0.0003624854434747249,
    "power__switching__total": 0.00027477857656776905,
    "power__leakage__total": 1.2318693620727572e-07,
    "power__total": 0.0006373871583491564,
    "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.2815202317612834,
    "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.345344346227945,
    "timing__hold__ws__corner:nom_tt_025C_1v80": 0.34152581729347825,
    "timing__setup__ws__corner:nom_tt_025C_1v80": 56.456075190522604,
    "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
    "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
    "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
    "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
    "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.341526,
    "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity,
    "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 206,
    "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 52,
    "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 4,
    "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.29133038472892625,
    "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.40852497541133487,
    "timing__hold__ws__corner:nom_ss_100C_1v60": 0.9499979960473839,
    "timing__setup__ws__corner:nom_ss_100C_1v60": 51.15322710201029,
    "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
    "timing__setup__tns__corner:nom_ss_100C_1v60": 0,
    "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
    "timing__setup__wns__corner:nom_ss_100C_1v60": 0,
    "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.949998,
    "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity,
    "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 52,
    "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 3,
    "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.27640110427226044,
    "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.3188444321036984,
    "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.10869594421084734,
    "timing__setup__ws__corner:nom_ff_n40C_1v95": 57.646117067026054,
    "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
    "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
    "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
    "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
    "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.108696,
    "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity,
    "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_slew_violation__count": 323,
    "design__max_fanout_violation__count": 52,
    "design__max_cap_violation__count": 8,
    "clock__skew__worst_hold": -0.2740047988281374,
    "clock__skew__worst_setup": 0.3054218353563633,
    "timing__hold__ws": 0.10695855615047475,
    "timing__setup__ws": 50.663783935494266,
    "timing__hold__tns": 0,
    "timing__setup__tns": 0,
    "timing__hold__wns": 0,
    "timing__setup__wns": 0,
    "timing__hold_vio__count": 0,
    "timing__hold_r2r__ws": 0.106959,
    "timing__hold_r2r_vio__count": 0,
    "timing__setup_vio__count": 0,
    "timing__setup_r2r__ws": Infinity,
    "timing__setup_r2r_vio__count": 0,
    "design__die__bbox": "0.0 0.0 478.88 489.6",
    "design__core__bbox": "5.52 10.88 473.34 478.72",
    "design__io": 576,
    "design__die__area": 234460,
    "design__core__area": 218865,
    "design__instance__count__stdcell": 16759,
    "design__instance__area__stdcell": 110133,
    "design__instance__count__macros": 0,
    "design__instance__area__macros": 0,
    "design__instance__utilization": 0.503201,
    "design__instance__utilization__stdcell": 0.503201,
    "design__instance__count__class:inverter": 87,
    "design__instance__count__class:sequential_cell": 350,
    "design__instance__count__class:multi_input_combinational_cell": 10185,
    "flow__warnings__count": 1,
    "flow__errors__count": 0,
    "design__instance__count__class:fill_cell": 14835,
    "design__instance__count__class:tap_cell": 3132,
    "design__power_grid_violation__count__net:VGND": 0,
    "design__power_grid_violation__count__net:VPWR": 0,
    "design__power_grid_violation__count": 0,
    "floorplan__design__io": 574,
    "design__io__hpwl": 111685501,
    "timing__drv__floating__nets": 0,
    "timing__drv__floating__pins": 0,
    "design__instance__displacement__total": 0,
    "design__instance__displacement__mean": 0,
    "design__instance__displacement__max": 0,
    "route__wirelength__estimated": 415078,
    "design__violations": 0,
    "design__instance__count__class:timing_repair_buffer": 2629,
    "design__instance__count__class:clock_buffer": 55,
    "design__instance__count__class:clock_inverter": 38,
    "design__instance__count__setup_buffer": 0,
    "design__instance__count__hold_buffer": 310,
    "antenna__violating__nets": 40,
    "antenna__violating__pins": 49,
    "route__antenna_violation__count": 40,
    "antenna_diodes_count": 283,
    "design__instance__count__class:antenna_cell": 283,
    "route__net": 13832,
    "route__net__special": 2,
    "route__drc_errors__iter:1": 12683,
    "route__wirelength__iter:1": 511302,
    "route__drc_errors__iter:2": 9434,
    "route__wirelength__iter:2": 508049,
    "route__drc_errors__iter:3": 8743,
    "route__wirelength__iter:3": 506163,
    "route__drc_errors__iter:4": 3389,
    "route__wirelength__iter:4": 505729,
    "route__drc_errors__iter:5": 1540,
    "route__wirelength__iter:5": 505506,
    "route__drc_errors__iter:6": 713,
    "route__wirelength__iter:6": 505521,
    "route__drc_errors__iter:7": 312,
    "route__wirelength__iter:7": 505475,
    "route__drc_errors__iter:8": 202,
    "route__wirelength__iter:8": 505431,
    "route__drc_errors__iter:9": 100,
    "route__wirelength__iter:9": 505419,
    "route__drc_errors__iter:10": 65,
    "route__wirelength__iter:10": 505359,
    "route__drc_errors__iter:11": 8,
    "route__wirelength__iter:11": 505384,
    "route__drc_errors__iter:12": 4,
    "route__wirelength__iter:12": 505382,
    "route__drc_errors__iter:13": 0,
    "route__wirelength__iter:13": 505388,
    "route__drc_errors": 0,
    "route__wirelength": 505388,
    "route__vias": 112482,
    "route__vias__singlecut": 112482,
    "route__vias__multicut": 0,
    "design__disconnected_pin__count": 0,
    "design__critical_disconnected_pin__count": 0,
    "route__wirelength__max": 1112.98,
    "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 43,
    "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 43,
    "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 43,
    "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:min_tt_025C_1v80": 15,
    "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 52,
    "design__max_cap_violation__count__corner:min_tt_025C_1v80": 1,
    "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.2790232845971317,
    "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.3307668954577333,
    "timing__hold__ws__corner:min_tt_025C_1v80": 0.33891534982184807,
    "timing__setup__ws__corner:min_tt_025C_1v80": 56.512613077606034,
    "timing__hold__tns__corner:min_tt_025C_1v80": 0,
    "timing__setup__tns__corner:min_tt_025C_1v80": 0,
    "timing__hold__wns__corner:min_tt_025C_1v80": 0,
    "timing__setup__wns__corner:min_tt_025C_1v80": 0,
    "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.338915,
    "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity,
    "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:min_tt_025C_1v80": 43,
    "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:min_ss_100C_1v60": 142,
    "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 52,
    "design__max_cap_violation__count__corner:min_ss_100C_1v60": 1,
    "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.2890480991926569,
    "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.3871455210437784,
    "timing__hold__ws__corner:min_ss_100C_1v60": 0.9375983588238697,
    "timing__setup__ws__corner:min_ss_100C_1v60": 51.66330087744259,
    "timing__hold__tns__corner:min_ss_100C_1v60": 0,
    "timing__setup__tns__corner:min_ss_100C_1v60": 0,
    "timing__hold__wns__corner:min_ss_100C_1v60": 0,
    "timing__setup__wns__corner:min_ss_100C_1v60": 0,
    "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.937598,
    "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:min_ss_100C_1v60": Infinity,
    "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:min_ss_100C_1v60": 43,
    "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 52,
    "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 1,
    "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.2740047988281374,
    "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.3054218353563633,
    "timing__hold__ws__corner:min_ff_n40C_1v95": 0.10695855615047475,
    "timing__setup__ws__corner:min_ff_n40C_1v95": 57.68255014683255,
    "timing__hold__tns__corner:min_ff_n40C_1v95": 0,
    "timing__setup__tns__corner:min_ff_n40C_1v95": 0,
    "timing__hold__wns__corner:min_ff_n40C_1v95": 0,
    "timing__setup__wns__corner:min_ff_n40C_1v95": 0,
    "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.106959,
    "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity,
    "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 43,
    "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:max_tt_025C_1v80": 44,
    "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 52,
    "design__max_cap_violation__count__corner:max_tt_025C_1v80": 5,
    "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.28645367444418623,
    "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.372125091274213,
    "timing__hold__ws__corner:max_tt_025C_1v80": 0.3448806893241728,
    "timing__setup__ws__corner:max_tt_025C_1v80": 56.400269162477706,
    "timing__hold__tns__corner:max_tt_025C_1v80": 0,
    "timing__setup__tns__corner:max_tt_025C_1v80": 0,
    "timing__hold__wns__corner:max_tt_025C_1v80": 0,
    "timing__setup__wns__corner:max_tt_025C_1v80": 0,
    "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.344881,
    "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity,
    "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:max_tt_025C_1v80": 43,
    "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:max_ss_100C_1v60": 323,
    "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 52,
    "design__max_cap_violation__count__corner:max_ss_100C_1v60": 8,
    "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.2948245897531519,
    "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.4312567924834346,
    "timing__hold__ws__corner:max_ss_100C_1v60": 0.9610571499530542,
    "timing__setup__ws__corner:max_ss_100C_1v60": 50.663783935494266,
    "timing__hold__tns__corner:max_ss_100C_1v60": 0,
    "timing__setup__tns__corner:max_ss_100C_1v60": 0,
    "timing__hold__wns__corner:max_ss_100C_1v60": 0,
    "timing__setup__wns__corner:max_ss_100C_1v60": 0,
    "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.961057,
    "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:max_ss_100C_1v60": Infinity,
    "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:max_ss_100C_1v60": 43,
    "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 3,
    "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 52,
    "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 6,
    "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.28150030325742775,
    "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.3385442855209483,
    "timing__hold__ws__corner:max_ff_n40C_1v95": 0.11099349531413706,
    "timing__setup__ws__corner:max_ff_n40C_1v95": 57.60688800147526,
    "timing__hold__tns__corner:max_ff_n40C_1v95": 0,
    "timing__setup__tns__corner:max_ff_n40C_1v95": 0,
    "timing__hold__wns__corner:max_ff_n40C_1v95": 0,
    "timing__setup__wns__corner:max_ff_n40C_1v95": 0,
    "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.110993,
    "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity,
    "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 43,
    "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_net__count": 43,
    "timing__unannotated_net_filtered__count": 0,
    "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79986,
    "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79999,
    "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000143141,
    "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000117228,
    "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 8.02729e-06,
    "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000117228,
    "design_powergrid__voltage__worst": 0.000117228,
    "design_powergrid__voltage__worst__net:VPWR": 1.79986,
    "design_powergrid__drop__worst": 0.000143141,
    "design_powergrid__drop__worst__net:VPWR": 0.000143141,
    "design_powergrid__voltage__worst__net:VGND": 0.000117228,
    "design_powergrid__drop__worst__net:VGND": 0.000117228,
    "ir__voltage__worst": 1.8,
    "ir__drop__avg": 8.16e-06,
    "ir__drop__worst": 0.000143,
    "design__xor_difference__count": 0,
    "magic__drc_error__count": 0,
    "klayout__drc_error__count": 0,
    "magic__illegal_overlap__count": 0,
    "design__lvs_device_difference__count": 0,
    "design__lvs_net_difference__count": 0,
    "design__lvs_property_fail__count": 0,
    "design__lvs_error__count": 0,
    "design__lvs_unmatched_device__count": 0,
    "design__lvs_unmatched_net__count": 0,
    "design__lvs_unmatched_pin__count": 0
}