<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>milandr.ru</spirit:vendor>
  <spirit:library>ip</spirit:library>
  <spirit:name>gt_clock</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>gt_clk_n</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>gt_clk_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>gt_clk_p</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>gt_clk_p</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clkout</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clkout</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>gt_clock_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>46bff191</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>gt_clock_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>46bff191</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f64a5dae</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>gt_clk_p</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>gt_clk_n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clkout</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/gt_clock_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_46bff191</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/gt_clock_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/gt_clock_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f64a5dae</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>GTP Clock Distribution IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">gt_clock_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/Embedded_Processing/Clock_&amp;_Reset</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>GTP Clock Distribution</xilinx:displayName>
      <xilinx:coreRevision>1</xilinx:coreRevision>
      <xilinx:upgrades>
        <xilinx:canUpgradeFrom>milandr01.local:user:gt_clock:1.0</xilinx:canUpgradeFrom>
      </xilinx:upgrades>
      <xilinx:coreCreationDateTime>2019-07-04T11:47:42Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="milandr01.local:user:gt_clock:1.0_ARCHIVE_LOCATION">c:/work/projects/milandr-r/vnbz/fpga/ip_repo/gt_clock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7748e167_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/gt_clock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19c537cb_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/gt_clock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e8ab5c_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/gt_clock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@610c68f0_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/gt_clock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@87bb8d8_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/gt_clock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4328ac74_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/gt_clock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fa4782a_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/gt_clock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78cdcc23_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/gt_clock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60f1d530_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/gt_clock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ffc46af_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/gt_clock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75374f0_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/gt_clock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32d2e851_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/gt_clock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76948072_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/gt_clock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@709635a7_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/gt_clock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@620a2c1b_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/gt_clock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19e57d85_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/gt_clock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@713b5751_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/gt_clock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3999760f_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/gt_clock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@967907b_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/gt_clock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34109f13_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/gt_clock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@258c9b03_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/gt_clock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13dda42e_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/gt_clock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f16ed74_ARCHIVE_LOCATION">d:/projects/eval-kits/ip_repo/gt_clock_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="d8ece83d"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="4642b6f8"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="efb3301b"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="1165ba21"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
