

================================================================
== Vivado HLS Report for 'pqcrystals_dilithium_6'
================================================================
* Date:           Wed Apr 12 23:58:46 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Phase2
* Solution:       Area
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.344 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      777|      777| 7.770 us | 7.770 us |  777|  777|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |      776|      776|       194|          -|          -|     4|    no    |
        | + Loop 1.1  |      192|      192|         3|          -|          -|    64|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 6 [1/1] (1.35ns)   --->   "br label %pqcrystals_dilithium2_ref_polyw1_pack.exit" [dilithium2/polyvec.c:418]   --->   Operation 6 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 1.74>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ 0, %0 ], [ %i, %pqcrystals_dilithium2_ref_polyw1_pack.exit.loopexit ]"   --->   Operation 7 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (1.00ns)   --->   "%icmp_ln418 = icmp eq i3 %i_0, -4" [dilithium2/polyvec.c:418]   --->   Operation 8 'icmp' 'icmp_ln418' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 9 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.34ns)   --->   "%i = add i3 %i_0, 1" [dilithium2/polyvec.c:418]   --->   Operation 10 'add' 'i' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "br i1 %icmp_ln418, label %4, label %1" [dilithium2/polyvec.c:418]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln419 = trunc i3 %i_0 to i2" [dilithium2/polyvec.c:419]   --->   Operation 12 'trunc' 'trunc_ln419' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%shl_ln = call i10 @_ssdm_op_BitConcatenate.i10.i2.i8(i2 %trunc_ln419, i8 0)" [dilithium2/polyvec.c:419]   --->   Operation 13 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln419 = zext i10 %shl_ln to i11" [dilithium2/polyvec.c:419]   --->   Operation 14 'zext' 'zext_ln419' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%shl_ln419_1 = call i8 @_ssdm_op_BitConcatenate.i8.i2.i6(i2 %trunc_ln419, i6 0)" [dilithium2/polyvec.c:419]   --->   Operation 15 'bitconcatenate' 'shl_ln419_1' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln419_1 = zext i8 %shl_ln419_1 to i11" [dilithium2/polyvec.c:419]   --->   Operation 16 'zext' 'zext_ln419_1' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.74ns)   --->   "%sub_ln419 = sub i11 %zext_ln419, %zext_ln419_1" [dilithium2/polyvec.c:419]   --->   Operation 17 'sub' 'sub_ln419' <Predicate = (!icmp_ln418)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln910 = sext i11 %sub_ln419 to i12" [dilithium2/poly.c:910->dilithium2/polyvec.c:419]   --->   Operation 18 'sext' 'sext_ln910' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.35ns)   --->   "br label %2" [dilithium2/poly.c:915->dilithium2/polyvec.c:419]   --->   Operation 19 'br' <Predicate = (!icmp_ln418)> <Delay = 1.35>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "ret void" [dilithium2/polyvec.c:420]   --->   Operation 20 'ret' <Predicate = (icmp_ln418)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%i_0_i = phi i7 [ 0, %1 ], [ %i_4, %3 ]"   --->   Operation 21 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln915 = zext i7 %i_0_i to i9" [dilithium2/poly.c:915->dilithium2/polyvec.c:419]   --->   Operation 22 'zext' 'zext_ln915' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (1.23ns)   --->   "%icmp_ln915 = icmp eq i7 %i_0_i, -64" [dilithium2/poly.c:915->dilithium2/polyvec.c:419]   --->   Operation 23 'icmp' 'icmp_ln915' <Predicate = true> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 24 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.66ns)   --->   "%i_4 = add i7 %i_0_i, 1" [dilithium2/poly.c:915->dilithium2/polyvec.c:419]   --->   Operation 25 'add' 'i_4' <Predicate = true> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %icmp_ln915, label %pqcrystals_dilithium2_ref_polyw1_pack.exit.loopexit, label %3" [dilithium2/poly.c:915->dilithium2/polyvec.c:419]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln916 = trunc i7 %i_0_i to i6" [dilithium2/poly.c:916->dilithium2/polyvec.c:419]   --->   Operation 27 'trunc' 'trunc_ln916' <Predicate = (!icmp_ln915)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%shl_ln2 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %trunc_ln916, i2 0)" [dilithium2/poly.c:916->dilithium2/polyvec.c:419]   --->   Operation 28 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln915)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_5 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i6.i2(i3 %i_0, i6 %trunc_ln916, i2 0)" [dilithium2/poly.c:916->dilithium2/polyvec.c:419]   --->   Operation 29 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln915)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln916_1 = zext i11 %tmp_5 to i64" [dilithium2/poly.c:916->dilithium2/polyvec.c:419]   --->   Operation 30 'zext' 'zext_ln916_1' <Predicate = (!icmp_ln915)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%w1_vec_coeffs_addr = getelementptr [1024 x i32]* %w1_vec_coeffs, i64 0, i64 %zext_ln916_1" [dilithium2/poly.c:916->dilithium2/polyvec.c:419]   --->   Operation 31 'getelementptr' 'w1_vec_coeffs_addr' <Predicate = (!icmp_ln915)> <Delay = 0.00>
ST_3 : Operation 32 [2/2] (2.77ns)   --->   "%w1_vec_coeffs_load = load i32* %w1_vec_coeffs_addr, align 4" [dilithium2/poly.c:916->dilithium2/polyvec.c:419]   --->   Operation 32 'load' 'w1_vec_coeffs_load' <Predicate = (!icmp_ln915)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%or_ln917 = or i8 %shl_ln2, 1" [dilithium2/poly.c:917->dilithium2/polyvec.c:419]   --->   Operation 33 'or' 'or_ln917' <Predicate = (!icmp_ln915)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_6 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i_0, i8 %or_ln917)" [dilithium2/poly.c:917->dilithium2/polyvec.c:419]   --->   Operation 34 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln915)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln917 = zext i11 %tmp_6 to i64" [dilithium2/poly.c:917->dilithium2/polyvec.c:419]   --->   Operation 35 'zext' 'zext_ln917' <Predicate = (!icmp_ln915)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%w1_vec_coeffs_addr_1 = getelementptr [1024 x i32]* %w1_vec_coeffs, i64 0, i64 %zext_ln917" [dilithium2/poly.c:917->dilithium2/polyvec.c:419]   --->   Operation 36 'getelementptr' 'w1_vec_coeffs_addr_1' <Predicate = (!icmp_ln915)> <Delay = 0.00>
ST_3 : Operation 37 [2/2] (2.77ns)   --->   "%w1_vec_coeffs_load_1 = load i32* %w1_vec_coeffs_addr_1, align 4" [dilithium2/poly.c:917->dilithium2/polyvec.c:419]   --->   Operation 37 'load' 'w1_vec_coeffs_load_1' <Predicate = (!icmp_ln915)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "br label %pqcrystals_dilithium2_ref_polyw1_pack.exit"   --->   Operation 38 'br' <Predicate = (icmp_ln915)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.34>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln916 = zext i8 %shl_ln2 to i9" [dilithium2/poly.c:916->dilithium2/polyvec.c:419]   --->   Operation 39 'zext' 'zext_ln916' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/2] (2.77ns)   --->   "%w1_vec_coeffs_load = load i32* %w1_vec_coeffs_addr, align 4" [dilithium2/poly.c:916->dilithium2/polyvec.c:419]   --->   Operation 40 'load' 'w1_vec_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln916_1 = trunc i32 %w1_vec_coeffs_load to i8" [dilithium2/poly.c:916->dilithium2/polyvec.c:419]   --->   Operation 41 'trunc' 'trunc_ln916_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (1.71ns)   --->   "%sub_ln916 = sub i9 %zext_ln916, %zext_ln915" [dilithium2/poly.c:916->dilithium2/polyvec.c:419]   --->   Operation 42 'sub' 'sub_ln916' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln916 = sext i9 %sub_ln916 to i12" [dilithium2/poly.c:916->dilithium2/polyvec.c:419]   --->   Operation 43 'sext' 'sext_ln916' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (1.76ns)   --->   "%add_ln916 = add i12 %sext_ln910, %sext_ln916" [dilithium2/poly.c:916->dilithium2/polyvec.c:419]   --->   Operation 44 'add' 'add_ln916' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln916_1 = sext i12 %add_ln916 to i14" [dilithium2/poly.c:916->dilithium2/polyvec.c:419]   --->   Operation 45 'sext' 'sext_ln916_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln916_2 = zext i14 %sext_ln916_1 to i64" [dilithium2/poly.c:916->dilithium2/polyvec.c:419]   --->   Operation 46 'zext' 'zext_ln916_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%r_addr = getelementptr [5720 x i8]* %r, i64 0, i64 %zext_ln916_2" [dilithium2/poly.c:916->dilithium2/polyvec.c:419]   --->   Operation 47 'getelementptr' 'r_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/2] (2.77ns)   --->   "%w1_vec_coeffs_load_1 = load i32* %w1_vec_coeffs_addr_1, align 4" [dilithium2/poly.c:917->dilithium2/polyvec.c:419]   --->   Operation 48 'load' 'w1_vec_coeffs_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln917 = trunc i32 %w1_vec_coeffs_load_1 to i2" [dilithium2/poly.c:917->dilithium2/polyvec.c:419]   --->   Operation 49 'trunc' 'trunc_ln917' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%shl_ln3 = call i8 @_ssdm_op_BitConcatenate.i8.i2.i6(i2 %trunc_ln917, i6 0)" [dilithium2/poly.c:917->dilithium2/polyvec.c:419]   --->   Operation 50 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.80ns)   --->   "%or_ln917_1 = or i8 %shl_ln3, %trunc_ln916_1" [dilithium2/poly.c:917->dilithium2/polyvec.c:419]   --->   Operation 51 'or' 'or_ln917_1' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (2.77ns)   --->   "store i8 %or_ln917_1, i8* %r_addr, align 1" [dilithium2/poly.c:917->dilithium2/polyvec.c:419]   --->   Operation 52 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %w1_vec_coeffs_load_1, i32 2, i32 9)" [dilithium2/poly.c:918->dilithium2/polyvec.c:419]   --->   Operation 53 'partselect' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%or_ln919 = or i8 %shl_ln2, 2" [dilithium2/poly.c:919->dilithium2/polyvec.c:419]   --->   Operation 54 'or' 'or_ln919' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_8 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i_0, i8 %or_ln919)" [dilithium2/poly.c:919->dilithium2/polyvec.c:419]   --->   Operation 55 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln919 = zext i11 %tmp_8 to i64" [dilithium2/poly.c:919->dilithium2/polyvec.c:419]   --->   Operation 56 'zext' 'zext_ln919' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%w1_vec_coeffs_addr_2 = getelementptr [1024 x i32]* %w1_vec_coeffs, i64 0, i64 %zext_ln919" [dilithium2/poly.c:919->dilithium2/polyvec.c:419]   --->   Operation 57 'getelementptr' 'w1_vec_coeffs_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [2/2] (2.77ns)   --->   "%w1_vec_coeffs_load_2 = load i32* %w1_vec_coeffs_addr_2, align 4" [dilithium2/poly.c:919->dilithium2/polyvec.c:419]   --->   Operation 58 'load' 'w1_vec_coeffs_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%or_ln921 = or i8 %shl_ln2, 3" [dilithium2/poly.c:921->dilithium2/polyvec.c:419]   --->   Operation 59 'or' 'or_ln921' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_s = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i_0, i8 %or_ln921)" [dilithium2/poly.c:921->dilithium2/polyvec.c:419]   --->   Operation 60 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln921 = zext i11 %tmp_s to i64" [dilithium2/poly.c:921->dilithium2/polyvec.c:419]   --->   Operation 61 'zext' 'zext_ln921' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%w1_vec_coeffs_addr_3 = getelementptr [1024 x i32]* %w1_vec_coeffs, i64 0, i64 %zext_ln921" [dilithium2/poly.c:921->dilithium2/polyvec.c:419]   --->   Operation 62 'getelementptr' 'w1_vec_coeffs_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [2/2] (2.77ns)   --->   "%w1_vec_coeffs_load_3 = load i32* %w1_vec_coeffs_addr_3, align 4" [dilithium2/poly.c:921->dilithium2/polyvec.c:419]   --->   Operation 63 'load' 'w1_vec_coeffs_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>

State 5 <SV = 4> <Delay = 6.34>
ST_5 : Operation 64 [1/1] (1.73ns)   --->   "%add_ln918 = add i9 1, %sub_ln916" [dilithium2/poly.c:918->dilithium2/polyvec.c:419]   --->   Operation 64 'add' 'add_ln918' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln918 = sext i9 %add_ln918 to i12" [dilithium2/poly.c:918->dilithium2/polyvec.c:419]   --->   Operation 65 'sext' 'sext_ln918' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (1.76ns)   --->   "%add_ln918_1 = add i12 %sext_ln910, %sext_ln918" [dilithium2/poly.c:918->dilithium2/polyvec.c:419]   --->   Operation 66 'add' 'add_ln918_1' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln918_1 = sext i12 %add_ln918_1 to i14" [dilithium2/poly.c:918->dilithium2/polyvec.c:419]   --->   Operation 67 'sext' 'sext_ln918_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln918 = zext i14 %sext_ln918_1 to i64" [dilithium2/poly.c:918->dilithium2/polyvec.c:419]   --->   Operation 68 'zext' 'zext_ln918' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%r_addr_1 = getelementptr [5720 x i8]* %r, i64 0, i64 %zext_ln918" [dilithium2/poly.c:918->dilithium2/polyvec.c:419]   --->   Operation 69 'getelementptr' 'r_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/2] (2.77ns)   --->   "%w1_vec_coeffs_load_2 = load i32* %w1_vec_coeffs_addr_2, align 4" [dilithium2/poly.c:919->dilithium2/polyvec.c:419]   --->   Operation 70 'load' 'w1_vec_coeffs_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln919 = trunc i32 %w1_vec_coeffs_load_2 to i4" [dilithium2/poly.c:919->dilithium2/polyvec.c:419]   --->   Operation 71 'trunc' 'trunc_ln919' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%shl_ln4 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %trunc_ln919, i4 0)" [dilithium2/poly.c:919->dilithium2/polyvec.c:419]   --->   Operation 72 'bitconcatenate' 'shl_ln4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.80ns)   --->   "%or_ln919_1 = or i8 %shl_ln4, %trunc_ln8" [dilithium2/poly.c:919->dilithium2/polyvec.c:419]   --->   Operation 73 'or' 'or_ln919_1' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (2.77ns)   --->   "store i8 %or_ln919_1, i8* %r_addr_1, align 1" [dilithium2/poly.c:919->dilithium2/polyvec.c:419]   --->   Operation 74 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %w1_vec_coeffs_load_2, i32 4, i32 11)" [dilithium2/poly.c:920->dilithium2/polyvec.c:419]   --->   Operation 75 'partselect' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (1.73ns)   --->   "%add_ln920 = add i9 2, %sub_ln916" [dilithium2/poly.c:920->dilithium2/polyvec.c:419]   --->   Operation 76 'add' 'add_ln920' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln920 = sext i9 %add_ln920 to i12" [dilithium2/poly.c:920->dilithium2/polyvec.c:419]   --->   Operation 77 'sext' 'sext_ln920' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (1.76ns)   --->   "%add_ln920_1 = add i12 %sext_ln910, %sext_ln920" [dilithium2/poly.c:920->dilithium2/polyvec.c:419]   --->   Operation 78 'add' 'add_ln920_1' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln920_1 = sext i12 %add_ln920_1 to i14" [dilithium2/poly.c:920->dilithium2/polyvec.c:419]   --->   Operation 79 'sext' 'sext_ln920_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln920 = zext i14 %sext_ln920_1 to i64" [dilithium2/poly.c:920->dilithium2/polyvec.c:419]   --->   Operation 80 'zext' 'zext_ln920' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%r_addr_2 = getelementptr [5720 x i8]* %r, i64 0, i64 %zext_ln920" [dilithium2/poly.c:920->dilithium2/polyvec.c:419]   --->   Operation 81 'getelementptr' 'r_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/2] (2.77ns)   --->   "%w1_vec_coeffs_load_3 = load i32* %w1_vec_coeffs_addr_3, align 4" [dilithium2/poly.c:921->dilithium2/polyvec.c:419]   --->   Operation 82 'load' 'w1_vec_coeffs_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln921 = trunc i32 %w1_vec_coeffs_load_3 to i6" [dilithium2/poly.c:921->dilithium2/polyvec.c:419]   --->   Operation 83 'trunc' 'trunc_ln921' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%shl_ln5 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %trunc_ln921, i2 0)" [dilithium2/poly.c:921->dilithium2/polyvec.c:419]   --->   Operation 84 'bitconcatenate' 'shl_ln5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.80ns)   --->   "%or_ln921_1 = or i8 %shl_ln5, %trunc_ln9" [dilithium2/poly.c:921->dilithium2/polyvec.c:419]   --->   Operation 85 'or' 'or_ln921_1' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (2.77ns)   --->   "store i8 %or_ln921_1, i8* %r_addr_2, align 1" [dilithium2/poly.c:921->dilithium2/polyvec.c:419]   --->   Operation 86 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "br label %2" [dilithium2/poly.c:915->dilithium2/polyvec.c:419]   --->   Operation 87 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', dilithium2/polyvec.c:418) [5]  (1.35 ns)

 <State 2>: 1.75ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', dilithium2/polyvec.c:418) [5]  (0 ns)
	'sub' operation ('sub_ln419', dilithium2/polyvec.c:419) [16]  (1.75 ns)

 <State 3>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', dilithium2/poly.c:915->dilithium2/polyvec.c:419) [20]  (0 ns)
	'getelementptr' operation ('w1_vec_coeffs_addr', dilithium2/poly.c:916->dilithium2/polyvec.c:419) [32]  (0 ns)
	'load' operation ('w1_vec_coeffs_load', dilithium2/poly.c:916->dilithium2/polyvec.c:419) on array 'w1_vec_coeffs' [33]  (2.77 ns)

 <State 4>: 6.34ns
The critical path consists of the following:
	'load' operation ('w1_vec_coeffs_load', dilithium2/poly.c:916->dilithium2/polyvec.c:419) on array 'w1_vec_coeffs' [33]  (2.77 ns)
	'or' operation ('or_ln917_1', dilithium2/poly.c:917->dilithium2/polyvec.c:419) [48]  (0.8 ns)
	'store' operation ('store_ln917', dilithium2/poly.c:917->dilithium2/polyvec.c:419) of variable 'or_ln917_1', dilithium2/poly.c:917->dilithium2/polyvec.c:419 on array 'r' [49]  (2.77 ns)

 <State 5>: 6.34ns
The critical path consists of the following:
	'load' operation ('w1_vec_coeffs_load_2', dilithium2/poly.c:919->dilithium2/polyvec.c:419) on array 'w1_vec_coeffs' [61]  (2.77 ns)
	'or' operation ('or_ln919_1', dilithium2/poly.c:919->dilithium2/polyvec.c:419) [64]  (0.8 ns)
	'store' operation ('store_ln919', dilithium2/poly.c:919->dilithium2/polyvec.c:419) of variable 'or_ln919_1', dilithium2/poly.c:919->dilithium2/polyvec.c:419 on array 'r' [65]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
