<?xml version="1.0" encoding="UTF-8"?>
<!-- This file was autogenerated by Socrates Bitwise, Duolog Technologies Ltd. -->
<module id="SMWDTHROSC" HW_revision="" XML_version="1.0" description="Register fields should be considered static unless otherwise noted as dynamic." xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="setup_parser.xsd">
    <register acronym="WDCTL" width="32" description="Watchdog Timer Control" id="WDCTL" offset="0x0" >
        <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="4" end="4" rwaccess="RW" description="Clear timer
When 0xA followed by 0x5 is written to these bits, the timer is loaded with 0x0000. Note that 0x5 must be written within one watchdog clock period Twdt after 0xA was written for the clearing to take effect (ensured). 
If 0x5 is written between Twdt and 2Twdt after 0xA was written, the clearing may take effect, but there is no guarantee. If 0x5 is written &gt; 2Twdt after 0xA was written, the timer will not be cleared. 
If a value other than 0x5 is written after 0xA has been written, the clear sequence is aborted. If 0xA is written, this starts a new clear sequence. 
Writing to these bits when EN = 0 has no effect." id="CLR" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="Enable timer
When 1 is written to this bit the timer is enabled and starts incrementing. The interval setting specified by INT[1:0] is used. 
Writing 0 to this bit have no effect." id="EN" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation." id="Reserved2" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="2" end="0" rwaccess="RW" description="Timer interval select
These bits select the timer interval as follows: 
00: Twdt x 32768 
01: Twdt x 8192 
10: Twdt x 512 
11: Twdt x 64 
Writing these bits when EN = 1 has no effect." id="INT" resetval="" >
        </bitfield>
    </register>
    <register acronym="ST0" width="32" description="Sleep Timer 0 count and compare" id="ST0" offset="0x40" >
        <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="8" end="0" rwaccess="RW" description="Sleep Timer count and compare value. When read, this register returns the low bits [7:0] of the Sleep Timer count. When writing this register sets the low bits [7:0] of the compare value." id="ST0" resetval="" >
        </bitfield>
    </register>
    <register acronym="ST1" width="32" description="Sleep Timer 1 count and compare" id="ST1" offset="0x44" >
        <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="8" end="0" rwaccess="RW" description="Sleep Timer count and compare value
When read, this register returns the middle bits [15:8] of the Sleep Timer count. When writing this register sets the middle bits [15:8] of the compare value. The value read is latched at the time of reading register ST0. The value written is latched when ST0 is written." id="ST1" resetval="" >
        </bitfield>
    </register>
    <register acronym="ST2" width="32" description="Sleep Timer 2 count and compare" id="ST2" offset="0x48" >
        <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="8" end="0" rwaccess="RW" description="Sleep Timer count and compare value
When read, this register returns the high bits [23:16] of the Sleep Timer count. When writing this register sets the high bits [23:16] of the compare value. The value read is latched at the time of reading register ST0. The value written is latched when ST0 is written." id="ST2" resetval="" >
        </bitfield>
    </register>
    <register acronym="ST3" width="32" description="Sleep Timer 3 count and compare" id="ST3" offset="0x4c" >
        <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="8" end="0" rwaccess="RW" description="Sleep Timer count and compare value
When read, this register returns the high bits [31:24] of the Sleep Timer count. When writing this register sets the high bits [31:24] of the compare value. The value read is latched at the time of reading register ST0. The value written is latched when ST0 is written." id="ST3" resetval="" >
        </bitfield>
    </register>
    <register acronym="STLOAD" width="32" description="Sleep Timer load status" id="STLOAD" offset="0x50" >
        <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="7" end="1" rwaccess="RO" description="" id="Reserved7" resetval="" >
        </bitfield>
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RO" description="Status signal for when STx registers have been uploaded to 32-kHz counter.
1: Load is complete
0: Load is busy and STx regs are blocked for writing" id="STLOAD" resetval="" >
        </bitfield>
    </register>
    <register acronym="STCC" width="32" description="Sleep Timer Capture control" id="STCC" offset="0x54" >
        <bitfield range="" begin="31" width="26" end="6" rwaccess="RO" description="" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="5" width="3" end="3" rwaccess="RW" description="Port select
Valid settings are 0-3, all others inhibit any capture from occurring
000: Port A selected
001: Port B selected
010: Port C selected
011: Port D selected" id="PORT" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="3" end="0" rwaccess="RW" description="Pin select
Valid settings are 1-7 when either port A, B, C, or D is selected." id="PIN" resetval="" >
        </bitfield>
    </register>
    <register acronym="STCS" width="32" description="Sleep Timer Capture status" id="STCS" offset="0x58" >
        <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="7" end="1" rwaccess="RO" description="" id="Reserved7" resetval="" >
        </bitfield>
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Capture valid flag
Set to 1 when capture value in STCV has been updated
Clear explicitly to allow new capture" id="VALID" resetval="" >
        </bitfield>
    </register>
    <register acronym="STCV0" width="32" description="Sleep Timer Capture value byte 0" id="STCV0" offset="0x5c" >
        <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="8" end="0" rwaccess="RO" description="Bits [7:0] of Sleep Timer capture value" id="STCV0" resetval="" >
        </bitfield>
    </register>
    <register acronym="STCV1" width="32" description="Sleep Timer Capture value byte 1" id="STCV1" offset="0x60" >
        <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="8" end="0" rwaccess="RO" description="Bits [15:8] of Sleep Timer capture value" id="STCV1" resetval="" >
        </bitfield>
    </register>
    <register acronym="STCV2" width="32" description="Sleep Timer Capture value byte 2" id="STCV2" offset="0x64" >
        <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="8" end="0" rwaccess="RO" description="Bits [23:16] of Sleep Timer capture value" id="STCV2" resetval="" >
        </bitfield>
    </register>
    <register acronym="STCV3" width="32" description="Sleep Timer Capture value byte 3" id="STCV3" offset="0x68" >
        <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="8" end="0" rwaccess="RO" description="Bits [32:24] of Sleep Timer capture value" id="STCV3" resetval="" >
        </bitfield>
    </register>
</module>
