// Seed: 1112454446
module module_0 ();
  parameter id_1 = -1;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1
  );
endmodule
module module_1 #(
    parameter id_7 = 32'd86
) (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  module_0 modCall_1 ();
  output wire id_1;
  logic [7:0] id_5, id_6, _id_7;
  assign id_6[""&&id_7] = "";
  bufif1 primCall (id_1, id_2, id_3);
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_4;
  ;
  integer id_5;
  assign id_5 = id_3;
  assign id_1 = id_3;
  logic [7:0][-1] id_6;
endmodule
