0.6
2019.1
May 24 2019
14:51:52
/home/it/Exam/Exam.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/it/Exam/Exam.srcs/sim_1/new/tb_counter.sv,1733820812,systemVerilog,,,,tb_counter_4bit,,,,,,,,
/home/it/Exam/Exam.srcs/sim_1/new/tb_counter4bit.sv,1733820687,systemVerilog,,,,tb_counter4bit,,,,,,,,
/home/it/Exam/Exam.srcs/sources_1/imports/4-bit-counter-II/counter_4bit.sv,1733820641,systemVerilog,,/home/it/Exam/Exam.srcs/sim_1/new/tb_counter4bit.sv,,counter_4b,,,,,,,,
/home/it/cx-203-debugging-exam/4-bit-counter/counter_4bit.sv,1733821199,systemVerilog,,/home/it/cx-203-debugging-exam/4-bit-counter/d_flipflop.sv,,counter_4bit,,,,,,,,
/home/it/cx-203-debugging-exam/4-bit-counter/d_flipflop.sv,1733815489,systemVerilog,,/home/it/cx-203-debugging-exam/4-bit-counter/d_latch_asyn_rstn.sv,,d_flipflop,,,,,,,,
/home/it/cx-203-debugging-exam/4-bit-counter/d_latch_asyn_rstn.sv,1733816137,systemVerilog,,/home/it/cx-203-debugging-exam/4-bit-counter/mux2x1.sv,,d_latch_asyn_rstn,,,,,,,,
/home/it/cx-203-debugging-exam/4-bit-counter/mux2x1.sv,1733814640,systemVerilog,,/home/it/Exam/Exam.srcs/sim_1/new/tb_counter.sv,,mux2x1,,,,,,,,
