Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Nov 22 16:38:03 2021
| Host         : W7_Vivado running 64-bit Service Pack 1  (build 7601)
| Command      : report_methodology -file MCU_PRJ_2021_TopLevel_methodology_drc_routed.rpt -pb MCU_PRJ_2021_TopLevel_methodology_drc_routed.pb -rpx MCU_PRJ_2021_TopLevel_methodology_drc_routed.rpx
| Design       : MCU_PRJ_2021_TopLevel
| Device       : xc7a35ticsg324-1L
| Speed File   : -1L
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 0
+------+----------+-------------+------------+
| Rule | Severity | Description | Violations |
+------+----------+-------------+------------+
+------+----------+-------------+------------+

2. REPORT DETAILS
-----------------

