<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE document SYSTEM "file:////opt/xilinx/10.1/ISE/xc9500xl/data/xmlReport9kxl.dtd">
<document><ascFile>dwnldpar.rpt</ascFile><devFile>/opt/xilinx/10.1/ISE/xc9500xl/data/xc9572xl.chp</devFile><mfdFile>dwnldpar.mfd</mfdFile><htmlFile logic_legend="logiclegend.htm" logo="xc9500xl_logo.jpg" pin_legend="pinlegend.htm"/><header date=" 1-17-2015" design="dwnldpar" device="XC9572XL" eqnType="1" pkg="VQ64" speed="-10" status="1" statusStr="Successful" swVersion="K.31" time="  4:09PM" version="1.0"/><inputs id="pp_d2_SPECSIG" userloc="P24"/><inputs id="fpga_done" userloc="P63"/><inputs id="pp_d0_SPECSIG" userloc="P31"/><inputs id="pp_d3_SPECSIG" userloc="P23"/><inputs id="pp_d4_SPECSIG" userloc="P22"/><inputs id="pp_d5_SPECSIG" userloc="P20"/><inputs id="flash_ce_n" userloc="P1"/><inputs id="pp_d1_SPECSIG" userloc="P25"/><inputs id="pp_d6_SPECSIG" userloc="P19"/><inputs id="pp_d7_SPECSIG" userloc="P18"/><inputs id="fpga_pp_s3_SPECSIG" userloc="P64"/><inputs id="fpga_pp_s4_SPECSIG" userloc="P50"/><inputs id="fpga_pp_s5_SPECSIG" userloc="P49"/><global_inputs id="master_clk" pinnum="GCK3" use="GCK3" userloc="P17"/><pin id="FB1_MC2_PIN8" pinnum="8" signal="fpga_d4_SPECSIG" use="O"/><pin id="FB1_MC3_PIN12" pinnum="12"/><pin id="FB1_MC4_PIN13" pinnum="13"/><pin id="FB1_MC5_PIN9" pinnum="9" signal="fpga_d5_SPECSIG" use="O"/><pin id="FB1_MC6_PIN10" pinnum="10" signal="fpga_d6_SPECSIG" use="O"/><pin id="FB1_MC8_PIN11" pinnum="11" signal="fpga_d7_SPECSIG" use="O"/><pin id="FB1_MC9_PIN15" pinnum="15" signal="pp_s5_SPECSIG" use="O"/><pin id="FB1_MC10_PIN18" pinnum="18" signal="pp_d7_SPECSIG" use="I"/><pin id="FB1_MC11_PIN16" pinnum="16" signal="pp_s4_SPECSIG" use="O"/><pin id="FB1_MC12_PIN23" pinnum="23" signal="pp_d3_SPECSIG" use="I"/><pin id="FB1_MC14_PIN17" pinnum="17" signal="master_clk" use="GCKI_SPECSIG"/><pin id="FB1_MC15_PIN19" pinnum="19" signal="pp_d6_SPECSIG" use="I"/><pin id="FB1_MC17_PIN20" pinnum="20" signal="pp_d5_SPECSIG" use="I"/><pin id="FB2_MC2_PIN60" pinnum="60" signal="clka" use="O"/><pin id="FB2_MC3_PIN58" pinnum="58" signal="fpga_tck" use="O"/><pin id="FB2_MC4_PIN59" pinnum="59" signal="fpga_cclk" use="O"/><pin id="FB2_MC5_PIN61" pinnum="61"/><pin id="FB2_MC6_PIN62" pinnum="62" signal="fpga_prog_n" use="O"/><pin id="FB2_MC8_PIN63" pinnum="63" signal="fpga_done" use="I"/><pin id="FB2_MC9_PIN64" pinnum="64" signal="fpga_pp_s3_SPECSIG" use="I"/><pin id="FB2_MC10_PIN1" pinnum="1" signal="flash_ce_n" use="I"/><pin id="FB2_MC11_PIN2" pinnum="2"/><pin id="FB2_MC12_PIN4" pinnum="4" signal="fpga_d0_SPECSIG" use="O"/><pin id="FB2_MC14_PIN5" pinnum="5" signal="fpga_d1_SPECSIG" use="O"/><pin id="FB2_MC15_PIN6" pinnum="6" signal="fpga_d2_SPECSIG" use="O"/><pin id="FB2_MC17_PIN7" pinnum="7" signal="fpga_d3_SPECSIG" use="O"/><pin id="FB3_MC2_PIN22" pinnum="22" signal="pp_d4_SPECSIG" use="I"/><pin id="FB3_MC3_PIN31" pinnum="31" signal="pp_d0_SPECSIG" use="I"/><pin id="FB3_MC4_PIN32" pinnum="32" signal="fpga_pp_d7_SPECSIG" use="O"/><pin id="FB3_MC5_PIN24" pinnum="24" signal="pp_d2_SPECSIG" use="I"/><pin id="FB3_MC6_PIN34" pinnum="34" signal="fpga_pp_d5_SPECSIG" use="O"/><pin id="FB3_MC8_PIN25" pinnum="25" signal="pp_d1_SPECSIG" use="I"/><pin id="FB3_MC9_PIN27" pinnum="27" signal="pp_s3_SPECSIG" use="O"/><pin id="FB3_MC10_PIN39" pinnum="39" signal="fpga_pp_d1_SPECSIG" use="O"/><pin id="FB3_MC11_PIN33" pinnum="33" signal="fpga_pp_d6_SPECSIG" use="O"/><pin id="FB3_MC12_PIN40" pinnum="40" signal="fpga_pp_d0_SPECSIG" use="O"/><pin id="FB3_MC14_PIN35" pinnum="35" signal="fpga_pp_d4_SPECSIG" use="O"/><pin id="FB3_MC15_PIN36" pinnum="36" signal="fpga_pp_d3_SPECSIG" use="O"/><pin id="FB3_MC16_PIN42" pinnum="42"/><pin id="FB3_MC17_PIN38" pinnum="38" signal="fpga_pp_d2_SPECSIG" use="O"/><pin id="FB4_MC2_PIN43" pinnum="43"/><pin id="FB4_MC3_PIN46" pinnum="46"/><pin id="FB4_MC4_PIN47" pinnum="47"/><pin id="FB4_MC5_PIN44" pinnum="44"/><pin id="FB4_MC6_PIN49" pinnum="49" signal="fpga_pp_s5_SPECSIG" use="I"/><pin id="FB4_MC8_PIN45" pinnum="45"/><pin id="FB4_MC10_PIN51" pinnum="51"/><pin id="FB4_MC11_PIN48" pinnum="48"/><pin id="FB4_MC12_PIN52" pinnum="52" signal="fpga_cs_n" use="O"/><pin id="FB4_MC14_PIN50" pinnum="50" signal="fpga_pp_s4_SPECSIG" use="I"/><pin id="FB4_MC15_PIN56" pinnum="56" signal="fpga_wr_n" use="O"/><pin id="FB4_MC17_PIN57" pinnum="57" signal="clkb" use="O"/><fblock id="FB1" inputUse="9" pinUse="11"><macrocell id="FB1_MC1"/><macrocell id="FB1_MC2" pin="FB1_MC2_PIN8" sigUse="3" signal="fpga_d4_SPECSIG"><pterms pt1="FB1_2_1" pt2="FB1_2_2" pt3="FB1_2_3"/></macrocell><macrocell id="FB1_MC3" pin="FB1_MC3_PIN12"/><macrocell id="FB1_MC4" pin="FB1_MC4_PIN13"/><macrocell id="FB1_MC5" pin="FB1_MC5_PIN9" sigUse="3" signal="fpga_d5_SPECSIG"><pterms pt1="FB1_5_1" pt2="FB1_5_2" pt3="FB1_5_3"/></macrocell><macrocell id="FB1_MC6" pin="FB1_MC6_PIN10" sigUse="3" signal="fpga_d6_SPECSIG"><pterms pt1="FB1_6_1" pt2="FB1_6_2" pt3="FB1_6_3"/></macrocell><macrocell id="FB1_MC7"/><macrocell id="FB1_MC8" pin="FB1_MC8_PIN11" sigUse="3" signal="fpga_d7_SPECSIG"><pterms pt1="FB1_8_1" pt2="FB1_8_2" pt3="FB1_8_3"/></macrocell><macrocell id="FB1_MC9" pin="FB1_MC9_PIN15" sigUse="2" signal="pp_s5_SPECSIG"><pterms pt1="FB1_9_1" pt2="FB1_9_2"/></macrocell><macrocell id="FB1_MC10" pin="FB1_MC10_PIN18"/><macrocell id="FB1_MC11" pin="FB1_MC11_PIN16" sigUse="2" signal="pp_s4_SPECSIG"><pterms pt1="FB1_11_1" pt2="FB1_11_2"/></macrocell><macrocell id="FB1_MC12" pin="FB1_MC12_PIN23"/><macrocell id="FB1_MC13"/><macrocell id="FB1_MC14" pin="FB1_MC14_PIN17"/><macrocell id="FB1_MC15" pin="FB1_MC15_PIN19"/><macrocell id="FB1_MC16"/><macrocell id="FB1_MC17" pin="FB1_MC17_PIN20"/><macrocell id="FB1_MC18"/><fbinput id="FB1_I1" signal="flash_ce_n"/><fbinput id="FB1_I2" signal="pp_d0_SPECSIG"/><fbinput id="FB1_I3" signal="fpga_done"/><fbinput id="FB1_I4" signal="fpga_pp_s4_SPECSIG"/><fbinput id="FB1_I5" signal="fpga_pp_s5_SPECSIG"/><fbinput id="FB1_I6" signal="pp_d2_SPECSIG"/><fbinput id="FB1_I7" signal="pp_d3_SPECSIG"/><fbinput id="FB1_I8" signal="pp_d4_SPECSIG"/><fbinput id="FB1_I9" signal="pp_d5_SPECSIG"/><pterm id="FB1_2_1"><signal id="pp_d2_SPECSIG"/></pterm><pterm id="FB1_2_2"><signal id="pp_d0_SPECSIG" negated="ON"/></pterm><pterm id="FB1_2_3"><signal id="fpga_done" negated="ON"/></pterm><pterm id="FB1_5_1"><signal id="pp_d3_SPECSIG"/></pterm><pterm id="FB1_5_2"><signal id="pp_d0_SPECSIG" negated="ON"/></pterm><pterm id="FB1_5_3"><signal id="fpga_done" negated="ON"/></pterm><pterm id="FB1_6_1"><signal id="pp_d4_SPECSIG"/></pterm><pterm id="FB1_6_2"><signal id="pp_d0_SPECSIG" negated="ON"/></pterm><pterm id="FB1_6_3"><signal id="fpga_done" negated="ON"/></pterm><pterm id="FB1_8_1"><signal id="pp_d5_SPECSIG"/></pterm><pterm id="FB1_8_2"><signal id="pp_d0_SPECSIG" negated="ON"/></pterm><pterm id="FB1_8_3"><signal id="fpga_done" negated="ON"/></pterm><pterm id="FB1_9_1"><signal id="flash_ce_n"/><signal id="fpga_pp_s5_SPECSIG" negated="ON"/></pterm><pterm id="FB1_9_2"><signal id="flash_ce_n"/><signal id="fpga_pp_s5_SPECSIG"/></pterm><pterm id="FB1_11_1"><signal id="flash_ce_n"/><signal id="fpga_pp_s4_SPECSIG" negated="ON"/></pterm><pterm id="FB1_11_2"><signal id="flash_ce_n"/><signal id="fpga_pp_s4_SPECSIG"/></pterm><equation id="fpga_d4_SPECSIG" regUse="D" userloc="P8"><d2><eq_pterm ptindx="FB1_2_1"/></d2><clk><eq_pterm ptindx="FB1_2_2"/></clk><oe><eq_pterm ptindx="FB1_2_3"/></oe><prld ptindx="GND"/></equation><equation id="fpga_d5_SPECSIG" regUse="D" userloc="P9"><d2><eq_pterm ptindx="FB1_5_1"/></d2><clk><eq_pterm ptindx="FB1_5_2"/></clk><oe><eq_pterm ptindx="FB1_5_3"/></oe><prld ptindx="GND"/></equation><equation id="fpga_d6_SPECSIG" regUse="D" userloc="P10"><d2><eq_pterm ptindx="FB1_6_1"/></d2><clk><eq_pterm ptindx="FB1_6_2"/></clk><oe><eq_pterm ptindx="FB1_6_3"/></oe><prld ptindx="GND"/></equation><equation id="fpga_d7_SPECSIG" regUse="D" userloc="P11"><d2><eq_pterm ptindx="FB1_8_1"/></d2><clk><eq_pterm ptindx="FB1_8_2"/></clk><oe><eq_pterm ptindx="FB1_8_3"/></oe><prld ptindx="GND"/></equation><equation id="pp_s5_SPECSIG" regUse="D" userloc="P15"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="FB1_9_2"/></set><reset><eq_pterm ptindx="FB1_9_1"/></reset><prld ptindx="GND"/></equation><equation id="pp_s4_SPECSIG" regUse="D" userloc="P16"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="FB1_11_2"/></set><reset><eq_pterm ptindx="FB1_11_1"/></reset><prld ptindx="GND"/></equation></fblock><fblock id="FB2" inputUse="9" pinUse="11"><macrocell id="FB2_MC1"/><macrocell id="FB2_MC2" pin="FB2_MC2_PIN60" sigUse="1" signal="clka"><pterms pt1="FB2_2_1"/></macrocell><macrocell id="FB2_MC3" pin="FB2_MC3_PIN58" sigUse="0" signal="fpga_tck"/><macrocell id="FB2_MC4" pin="FB2_MC4_PIN59" sigUse="1" signal="fpga_cclk"><pterms pt1="FB2_4_1"/></macrocell><macrocell id="FB2_MC5" pin="FB2_MC5_PIN61"/><macrocell id="FB2_MC6" pin="FB2_MC6_PIN62" sigUse="1" signal="fpga_prog_n"><pterms pt1="FB2_6_1"/></macrocell><macrocell id="FB2_MC7"/><macrocell id="FB2_MC8" pin="FB2_MC8_PIN63"/><macrocell id="FB2_MC9" pin="FB2_MC9_PIN64"/><macrocell id="FB2_MC10" pin="FB2_MC10_PIN1"/><macrocell id="FB2_MC11" pin="FB2_MC11_PIN2"/><macrocell id="FB2_MC12" pin="FB2_MC12_PIN4" sigUse="2" signal="fpga_d0_SPECSIG"><pterms pt1="FB2_12_1" pt2="FB2_12_2"/></macrocell><macrocell id="FB2_MC13"/><macrocell id="FB2_MC14" pin="FB2_MC14_PIN5" sigUse="3" signal="fpga_d1_SPECSIG"><pterms pt1="FB2_14_1" pt2="FB2_14_2"/></macrocell><macrocell id="FB2_MC15" pin="FB2_MC15_PIN6" sigUse="2" signal="fpga_d2_SPECSIG"><pterms pt1="FB2_15_1" pt2="FB2_15_2"/></macrocell><macrocell id="FB2_MC16"/><macrocell id="FB2_MC17" pin="FB2_MC17_PIN7" sigUse="2" signal="fpga_d3_SPECSIG"><pterms pt1="FB2_17_1" pt2="FB2_17_2"/></macrocell><macrocell id="FB2_MC18"/><fbinput id="FB2_I1" signal="clk_divider0_SPECSIG"/><fbinput id="FB2_I2" signal="flash_ce_n"/><fbinput id="FB2_I3" signal="pp_d0_SPECSIG"/><fbinput id="FB2_I4" signal="fpga_done"/><fbinput id="FB2_I5" signal="pp_d2_SPECSIG"/><fbinput id="FB2_I6" signal="pp_d3_SPECSIG"/><fbinput id="FB2_I7" signal="pp_d4_SPECSIG"/><fbinput id="FB2_I8" signal="pp_d5_SPECSIG"/><fbinput id="FB2_I9" signal="pp_d7_SPECSIG"/><pterm id="FB2_2_1"><signal id="clk_divider0_SPECSIG"/></pterm><pterm id="FB2_4_1"><signal id="pp_d0_SPECSIG"/></pterm><pterm id="FB2_6_1"><signal id="pp_d7_SPECSIG" negated="ON"/></pterm><pterm id="FB2_12_1"><signal id="pp_d2_SPECSIG"/></pterm><pterm id="FB2_12_2"><signal id="fpga_done" negated="ON"/></pterm><pterm id="FB2_14_1"><signal id="fpga_done" negated="ON"/><signal id="pp_d3_SPECSIG" negated="ON"/></pterm><pterm id="FB2_14_2"><signal id="fpga_done"/><signal id="flash_ce_n" negated="ON"/></pterm><pterm id="FB2_15_1"><signal id="pp_d4_SPECSIG"/></pterm><pterm id="FB2_15_2"><signal id="fpga_done" negated="ON"/></pterm><pterm id="FB2_17_1"><signal id="pp_d5_SPECSIG"/></pterm><pterm id="FB2_17_2"><signal id="fpga_done" negated="ON"/></pterm><equation id="clka" regUse="T" userloc="P60"><d2><eq_pterm ptindx="FB2_2_1"/></d2><clk><fastsig signal="master_clk"/></clk><prld ptindx="GND"/></equation><equation id="fpga_tck" userloc="P58"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="fpga_cclk" userloc="P59"><d2><eq_pterm ptindx="FB2_4_1"/></d2></equation><equation id="fpga_prog_n" userloc="P62"><d2><eq_pterm ptindx="GND"/></d2><oe><eq_pterm ptindx="FB2_6_1"/></oe></equation><equation id="fpga_d0_SPECSIG" userloc="P4"><d2><eq_pterm ptindx="FB2_12_1"/></d2><oe><eq_pterm ptindx="FB2_12_2"/></oe></equation><equation id="fpga_d1_SPECSIG" negated="ON" userloc="P5"><d2><eq_pterm ptindx="FB2_14_1"/></d2><oe><eq_pterm ptindx="FB2_14_2"/></oe></equation><equation id="fpga_d2_SPECSIG" userloc="P6"><d2><eq_pterm ptindx="FB2_15_1"/></d2><oe><eq_pterm ptindx="FB2_15_2"/></oe></equation><equation id="fpga_d3_SPECSIG" userloc="P7"><d2><eq_pterm ptindx="FB2_17_1"/></d2><oe><eq_pterm ptindx="FB2_17_2"/></oe></equation></fblock><fblock id="FB3" inputUse="10" pinUse="13"><macrocell id="FB3_MC1"/><macrocell id="FB3_MC2" pin="FB3_MC2_PIN22"/><macrocell id="FB3_MC3" pin="FB3_MC3_PIN31"/><macrocell id="FB3_MC4" pin="FB3_MC4_PIN32" sigUse="2" signal="fpga_pp_d7_SPECSIG"><pterms pt1="FB3_4_1" pt2="FB3_4_2"/></macrocell><macrocell id="FB3_MC5" pin="FB3_MC5_PIN24"/><macrocell id="FB3_MC6" pin="FB3_MC6_PIN34" sigUse="2" signal="fpga_pp_d5_SPECSIG"><pterms pt1="FB3_6_1" pt2="FB3_6_2"/></macrocell><macrocell id="FB3_MC7"/><macrocell id="FB3_MC8" pin="FB3_MC8_PIN25"/><macrocell id="FB3_MC9" pin="FB3_MC9_PIN27" sigUse="2" signal="pp_s3_SPECSIG"><pterms pt1="FB3_9_1" pt2="FB3_9_2"/></macrocell><macrocell id="FB3_MC10" pin="FB3_MC10_PIN39" sigUse="2" signal="fpga_pp_d1_SPECSIG"><pterms pt1="FB3_10_1" pt2="FB3_10_2"/></macrocell><macrocell id="FB3_MC11" pin="FB3_MC11_PIN33" sigUse="2" signal="fpga_pp_d6_SPECSIG"><pterms pt1="FB3_11_1" pt2="FB3_11_2"/></macrocell><macrocell id="FB3_MC12" pin="FB3_MC12_PIN40" sigUse="2" signal="fpga_pp_d0_SPECSIG"><pterms pt1="FB3_12_1" pt2="FB3_12_2"/></macrocell><macrocell id="FB3_MC13"/><macrocell id="FB3_MC14" pin="FB3_MC14_PIN35" sigUse="2" signal="fpga_pp_d4_SPECSIG"><pterms pt1="FB3_14_1" pt2="FB3_14_2"/></macrocell><macrocell id="FB3_MC15" pin="FB3_MC15_PIN36" sigUse="2" signal="fpga_pp_d3_SPECSIG"><pterms pt1="FB3_15_1" pt2="FB3_15_2"/></macrocell><macrocell id="FB3_MC16" pin="FB3_MC16_PIN42"/><macrocell id="FB3_MC17" pin="FB3_MC17_PIN38" sigUse="2" signal="fpga_pp_d2_SPECSIG"><pterms pt1="FB3_17_1" pt2="FB3_17_2"/></macrocell><macrocell id="FB3_MC18"/><fbinput id="FB3_I1" signal="flash_ce_n"/><fbinput id="FB3_I2" signal="pp_d0_SPECSIG"/><fbinput id="FB3_I3" signal="fpga_pp_s3_SPECSIG"/><fbinput id="FB3_I4" signal="pp_d1_SPECSIG"/><fbinput id="FB3_I5" signal="pp_d2_SPECSIG"/><fbinput id="FB3_I6" signal="pp_d3_SPECSIG"/><fbinput id="FB3_I7" signal="pp_d4_SPECSIG"/><fbinput id="FB3_I8" signal="pp_d5_SPECSIG"/><fbinput id="FB3_I9" signal="pp_d6_SPECSIG"/><fbinput id="FB3_I10" signal="pp_d7_SPECSIG"/><pterm id="FB3_4_1"><signal id="pp_d7_SPECSIG"/></pterm><pterm id="FB3_4_2"><signal id="flash_ce_n"/></pterm><pterm id="FB3_6_1"><signal id="pp_d5_SPECSIG"/></pterm><pterm id="FB3_6_2"><signal id="flash_ce_n"/></pterm><pterm id="FB3_9_1"><signal id="flash_ce_n"/><signal id="fpga_pp_s3_SPECSIG" negated="ON"/></pterm><pterm id="FB3_9_2"><signal id="flash_ce_n"/><signal id="fpga_pp_s3_SPECSIG"/></pterm><pterm id="FB3_10_1"><signal id="pp_d1_SPECSIG" negated="ON"/></pterm><pterm id="FB3_10_2"><signal id="flash_ce_n"/></pterm><pterm id="FB3_11_1"><signal id="pp_d6_SPECSIG"/></pterm><pterm id="FB3_11_2"><signal id="flash_ce_n"/></pterm><pterm id="FB3_12_1"><signal id="pp_d0_SPECSIG" negated="ON"/></pterm><pterm id="FB3_12_2"><signal id="flash_ce_n"/></pterm><pterm id="FB3_14_1"><signal id="pp_d4_SPECSIG"/></pterm><pterm id="FB3_14_2"><signal id="flash_ce_n"/></pterm><pterm id="FB3_15_1"><signal id="pp_d3_SPECSIG"/></pterm><pterm id="FB3_15_2"><signal id="flash_ce_n"/></pterm><pterm id="FB3_17_1"><signal id="pp_d2_SPECSIG"/></pterm><pterm id="FB3_17_2"><signal id="flash_ce_n"/></pterm><equation id="fpga_pp_d7_SPECSIG" userloc="P32"><d2><eq_pterm ptindx="FB3_4_1"/></d2><oe><eq_pterm ptindx="FB3_4_2"/></oe></equation><equation id="fpga_pp_d5_SPECSIG" userloc="P34"><d2><eq_pterm ptindx="FB3_6_1"/></d2><oe><eq_pterm ptindx="FB3_6_2"/></oe></equation><equation id="pp_s3_SPECSIG" regUse="D" userloc="P27"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="FB3_9_2"/></set><reset><eq_pterm ptindx="FB3_9_1"/></reset><prld ptindx="GND"/></equation><equation id="fpga_pp_d1_SPECSIG" userloc="P39"><d2><eq_pterm ptindx="FB3_10_1"/></d2><oe><eq_pterm ptindx="FB3_10_2"/></oe></equation><equation id="fpga_pp_d6_SPECSIG" userloc="P33"><d2><eq_pterm ptindx="FB3_11_1"/></d2><oe><eq_pterm ptindx="FB3_11_2"/></oe></equation><equation id="fpga_pp_d0_SPECSIG" userloc="P40"><d2><eq_pterm ptindx="FB3_12_1"/></d2><oe><eq_pterm ptindx="FB3_12_2"/></oe></equation><equation id="fpga_pp_d4_SPECSIG" userloc="P35"><d2><eq_pterm ptindx="FB3_14_1"/></d2><oe><eq_pterm ptindx="FB3_14_2"/></oe></equation><equation id="fpga_pp_d3_SPECSIG" userloc="P36"><d2><eq_pterm ptindx="FB3_15_1"/></d2><oe><eq_pterm ptindx="FB3_15_2"/></oe></equation><equation id="fpga_pp_d2_SPECSIG" userloc="P38"><d2><eq_pterm ptindx="FB3_17_1"/></d2><oe><eq_pterm ptindx="FB3_17_2"/></oe></equation></fblock><fblock id="FB4" inputUse="2" pinUse="5"><macrocell id="FB4_MC1"/><macrocell id="FB4_MC2" pin="FB4_MC2_PIN43"/><macrocell id="FB4_MC3" pin="FB4_MC3_PIN46"/><macrocell id="FB4_MC4" pin="FB4_MC4_PIN47"/><macrocell id="FB4_MC5" pin="FB4_MC5_PIN44"/><macrocell id="FB4_MC6" pin="FB4_MC6_PIN49"/><macrocell id="FB4_MC7"/><macrocell id="FB4_MC8" pin="FB4_MC8_PIN45"/><macrocell id="FB4_MC9"/><macrocell id="FB4_MC10" pin="FB4_MC10_PIN51"/><macrocell id="FB4_MC11" pin="FB4_MC11_PIN48"/><macrocell id="FB4_MC12" pin="FB4_MC12_PIN52" sigUse="1" signal="fpga_cs_n"><pterms pt1="FB4_12_1"/></macrocell><macrocell id="FB4_MC13"/><macrocell id="FB4_MC14" pin="FB4_MC14_PIN50"/><macrocell id="FB4_MC15" pin="FB4_MC15_PIN56" sigUse="1" signal="fpga_wr_n"><pterms pt1="FB4_15_1"/></macrocell><macrocell id="FB4_MC16"/><macrocell id="FB4_MC17" pin="FB4_MC17_PIN57" sigUse="1" signal="clkb"><pterms pt1="FB4_17_1"/></macrocell><macrocell id="FB4_MC18" sigUse="0" signal="clk_divider0_SPECSIG"/><fbinput id="FB4_I1" signal="master_clk"/><fbinput id="FB4_I2" signal="fpga_done"/><pterm id="FB4_12_1"><signal id="fpga_done" negated="ON"/></pterm><pterm id="FB4_15_1"><signal id="fpga_done" negated="ON"/></pterm><pterm id="FB4_17_1"><signal id="master_clk"/></pterm><equation id="fpga_cs_n" userloc="P52"><d2><eq_pterm ptindx="GND"/></d2><oe><eq_pterm ptindx="FB4_12_1"/></oe></equation><equation id="fpga_wr_n" userloc="P56"><d2><eq_pterm ptindx="GND"/></d2><oe><eq_pterm ptindx="FB4_15_1"/></oe></equation><equation id="clkb" userloc="P57"><d2><eq_pterm ptindx="FB4_17_1"/></d2></equation><equation id="clk_divider0_SPECSIG" regUse="T"><d2><eq_pterm ptindx="VCC"/></d2><clk><fastsig signal="master_clk"/></clk><prld ptindx="GND"/></equation></fblock><vcc/><gnd/><messages><warning>INFO:Cpld - Inferring BUFG constraint for signal 'master_clk' based upon the LOC   constraint 'P17'. It is recommended that you declare this BUFG explicitedly   in your design. Note that for certain device families the output of a BUFG   constraint can not drive a gated clock, and the BUFG constraint will be   ignored.</warning><warning>Cpld:1258 - Invalid constraint 'PULLUP' found in netlist.  The   constraint is not supported for targeted device and is ignored.</warning><warning>Cpld:1258 - Invalid constraint 'PULLUP' found in netlist.  The   constraint is not supported for targeted device and is ignored.</warning><warning>Cpld:1258 - Invalid constraint 'PULLUP' found in netlist.  The   constraint is not supported for targeted device and is ignored.</warning></messages><compOpts exhaust="OFF" gclkopt="ON" gsropt="ON" gtsopt="ON" ignorets="OFF" inputs="54" keepio="OFF" loc="ON" mlopt="ON" optimize="SPEED" part="xc9572xl-10-VQ64" power="STD" prld="LOW" pterms="25" slew="FAST" terminate="KEEPER" unused="OFF" wysiwyg="OFF"/><specSig signal="pp_d2_SPECSIG" value="pp_d&lt;2&gt;"/><specSig signal="pp_d0_SPECSIG" value="pp_d&lt;0&gt;"/><specSig signal="pp_d3_SPECSIG" value="pp_d&lt;3&gt;"/><specSig signal="pp_d4_SPECSIG" value="pp_d&lt;4&gt;"/><specSig signal="pp_d5_SPECSIG" value="pp_d&lt;5&gt;"/><specSig signal="pp_d1_SPECSIG" value="pp_d&lt;1&gt;"/><specSig signal="pp_d6_SPECSIG" value="pp_d&lt;6&gt;"/><specSig signal="pp_d7_SPECSIG" value="pp_d&lt;7&gt;"/><specSig signal="fpga_pp_s3_SPECSIG" value="fpga_pp_s&lt;3&gt;"/><specSig signal="fpga_pp_s4_SPECSIG" value="fpga_pp_s&lt;4&gt;"/><specSig signal="fpga_pp_s5_SPECSIG" value="fpga_pp_s&lt;5&gt;"/><specSig signal="fpga_d4_SPECSIG" value="fpga_d&lt;4&gt;"/><specSig signal="fpga_d5_SPECSIG" value="fpga_d&lt;5&gt;"/><specSig signal="fpga_d6_SPECSIG" value="fpga_d&lt;6&gt;"/><specSig signal="fpga_d7_SPECSIG" value="fpga_d&lt;7&gt;"/><specSig signal="pp_s5_SPECSIG" value="pp_s&lt;5&gt;"/><specSig signal="pp_s4_SPECSIG" value="pp_s&lt;4&gt;"/><specSig signal="GCKI_SPECSIG" value="GCK/I"/><specSig signal="fpga_d0_SPECSIG" value="fpga_d&lt;0&gt;"/><specSig signal="fpga_d1_SPECSIG" value="fpga_d&lt;1&gt;"/><specSig signal="fpga_d2_SPECSIG" value="fpga_d&lt;2&gt;"/><specSig signal="fpga_d3_SPECSIG" value="fpga_d&lt;3&gt;"/><specSig signal="fpga_pp_d7_SPECSIG" value="fpga_pp_d&lt;7&gt;"/><specSig signal="fpga_pp_d5_SPECSIG" value="fpga_pp_d&lt;5&gt;"/><specSig signal="pp_s3_SPECSIG" value="pp_s&lt;3&gt;"/><specSig signal="fpga_pp_d1_SPECSIG" value="fpga_pp_d&lt;1&gt;"/><specSig signal="fpga_pp_d6_SPECSIG" value="fpga_pp_d&lt;6&gt;"/><specSig signal="fpga_pp_d0_SPECSIG" value="fpga_pp_d&lt;0&gt;"/><specSig signal="fpga_pp_d4_SPECSIG" value="fpga_pp_d&lt;4&gt;"/><specSig signal="fpga_pp_d3_SPECSIG" value="fpga_pp_d&lt;3&gt;"/><specSig signal="fpga_pp_d2_SPECSIG" value="fpga_pp_d&lt;2&gt;"/><specSig signal="clk_divider0_SPECSIG" value="clk_divider&lt;0&gt;"/></document>
