<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RIOT OS: Nordic nRF51 MCU</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<!-- <script type="text/javascript" src="jquery.js"></script> -->
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<!-- <link href="/pagefind/pagefind-ui.css" rel="stylesheet"> -->
<script src="/pagefind/pagefind-ui.js"></script>
<script>
  // Check whether the PagefindUI class is available
  if (typeof PagefindUI === 'undefined') {
    console.error('PagefindUI class is not available | Dev Build');
  } else {
    // // Remove the "searchstub" element and initialize the PagefindUI class
    // document.getElementById("#searchstub").remove();
    // Initialize the PagefindUI class with the element id "search"
    window.addEventListener('DOMContentLoaded', (event) => {
        new PagefindUI({ element: "#search", showSubResults: true });
    });
  }
</script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="global.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <script>
    // Print the data within the NAVTREE variable from the navtreedata.js file
    var navtree = NAVTREE;
    console.log(navtree);
  </script>
<div class="flex flex-row gap-4 w-screen font-sans text-lg max-h-screen overscroll-contain justify-items-stretch bg-neutral-900">
  <!--Sidebar-->
  <div data-pagefind-ignore="all" class="w-1/3 max-w-md flex-auto h-screen bg-neutral-800 ring-2 ring-neutral-700 shadow-neutral-800 shadow-2xl rounded-xl p-3 ml-1 my-2 mr-3 flex flex-col justify-around">
    <div id="top" class="justify-self-center content-center items-center place-content-center">
      <img alt="Logo" src="riot-logo.svg"/>
      <div id="projectbrief">
        The friendly Operating System for the Internet of Things
      </div>
    </div>
    <div id="search" class="place-content-center" class="overflow-y-scroll max-h-64 bg-slate-400 ring-2 ring-white text-white" >
      <h1>Searchbar via Pagefind</h1>
      <!-- <div id="searchstub" class="flex items-center border border-gray-300 rounded-lg p-2 shadow-sm">
        <input type="text" placeholder="Search is only available in Production Build ..." class="flex-grow p-2 outline-none">
      </div> -->
    </div>
    <div id="navtree">
      <script>
        // The navtree variable is always a pair of two elements (key, value)
        // The key is the name we should display and the value is the link to the page
        // Generate the navtree from the navtreedata.js file and put it under the navtree div
        var navtree = NAVTREE[0][2];
        var navtreeHTML = "<h1>Navigation based on Doxygen</h1> <ul>";
        for (var i = 0; i < navtree.length; i++) {
          navtreeHTML += "<li><a href='" + navtree[i][1] + "'>" + navtree[i][0] + "</a></li>";
          if (i == 5) {
            navtreeHTML += '<li><h3 class="ring-2 ring-white"> Random Insert for Demonstration </h3></li>';
          }
        }
        navtreeHTML += "</ul>";
        document.getElementById("navtree").innerHTML = navtreeHTML;
      </script>
    </div>
    <ul>
      <li class="footer">
        Generated on Tue Sep 24 2024 11:16:27 by 
          <a href="http://www.doxygen.org/index.html">
            Doxygen
          </a> 
        1.12.0
      </li>
    </ul>
  </div>
  <!--Main Content-->
  <div class="hidden">
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search',true);
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('group__cpu__nrf51.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#files">Files</a>  </div>
  <div class="headertitle"><div class="title">Nordic nRF51 MCU<div class="ingroups"><a class="el" href="group__cpu.html">CPU</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>Nordic nRF51 family of CPUs  
<a href="#details">More...</a></p>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Nordic nRF51 family of CPUs </p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="files" name="files"></a>
Files</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf51_2include_2cpu__conf_8h.html">cpu_conf.h</a></td></tr>
<tr class="memdesc:nrf51_2include_2cpu__conf_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Implementation specific CPU configuration options. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf51_2include_2periph__cpu_8h.html">periph_cpu.h</a></td></tr>
<tr class="memdesc:nrf51_2include_2periph__cpu_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">nRF51 specific definitions for handling peripherals <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga811633719ff60ee247e64b333d4b8675" id="r_ga811633719ff60ee247e64b333d4b8675"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga811633719ff60ee247e64b333d4b8675">CPU_DEFAULT_IRQ_PRIO</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memdesc:ga811633719ff60ee247e64b333d4b8675"><td class="mdescLeft">&#160;</td><td class="mdescRight">ARM Cortex-M specific CPU configuration.  <br /></td></tr>
<tr class="separator:ga811633719ff60ee247e64b333d4b8675"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6c13d219504576c5c69399033b0ae39" id="r_gaf6c13d219504576c5c69399033b0ae39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf6c13d219504576c5c69399033b0ae39">CPU_IRQ_NUMOF</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:gaf6c13d219504576c5c69399033b0ae39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad33eb792f7cf98b55b73fea8239c5f45" id="r_gad33eb792f7cf98b55b73fea8239c5f45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad33eb792f7cf98b55b73fea8239c5f45">CPU_FLASH_BASE</a>&#160;&#160;&#160;(0x00000000)</td></tr>
<tr class="separator:gad33eb792f7cf98b55b73fea8239c5f45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafce96cb577e50c76434ba92363ca20e8" id="r_gafce96cb577e50c76434ba92363ca20e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gafce96cb577e50c76434ba92363ca20e8">FLASHPAGE_SIZE</a>&#160;&#160;&#160;(1024U)</td></tr>
<tr class="memdesc:gafce96cb577e50c76434ba92363ca20e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash page configuration.  <br /></td></tr>
<tr class="separator:gafce96cb577e50c76434ba92363ca20e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16753047dc8ea05da311dd4e5e056628" id="r_ga16753047dc8ea05da311dd4e5e056628"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga16753047dc8ea05da311dd4e5e056628">FLASHPAGE_WRITE_BLOCK_SIZE</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga16753047dc8ea05da311dd4e5e056628"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72c89204ecbd5efc8d52d3bd73003a28" id="r_ga72c89204ecbd5efc8d52d3bd73003a28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga72c89204ecbd5efc8d52d3bd73003a28">FLASHPAGE_WRITE_BLOCK_ALIGNMENT</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga72c89204ecbd5efc8d52d3bd73003a28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d31ccb6c133c6c4c91d60f5e420a83c" id="r_ga3d31ccb6c133c6c4c91d60f5e420a83c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga3d31ccb6c133c6c4c91d60f5e420a83c">CONFIG_GNRC_PKTBUF_SIZE</a>&#160;&#160;&#160;(2048)</td></tr>
<tr class="memdesc:ga3d31ccb6c133c6c4c91d60f5e420a83c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Due to RAM restrictions, we need to limit the default GNRC packet buffer size on these CPUs.  <br /></td></tr>
<tr class="separator:ga3d31ccb6c133c6c4c91d60f5e420a83c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7beb462c4f6fc530157c5a4be0747ca" id="r_gad7beb462c4f6fc530157c5a4be0747ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad7beb462c4f6fc530157c5a4be0747ca">PWM_GPIOTE_CH</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memdesc:gad7beb462c4f6fc530157c5a4be0747ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU specific PWM configuration.  <br /></td></tr>
<tr class="separator:gad7beb462c4f6fc530157c5a4be0747ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd0086c0b205e3e464008fd4db71d65e" id="r_gadd0086c0b205e3e464008fd4db71d65e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gadd0086c0b205e3e464008fd4db71d65e">PWM_PPI_A</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gadd0086c0b205e3e464008fd4db71d65e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c56028c77b94a179aed082d53e37ca7" id="r_ga3c56028c77b94a179aed082d53e37ca7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga3c56028c77b94a179aed082d53e37ca7">PWM_PPI_B</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga3c56028c77b94a179aed082d53e37ca7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga3d31ccb6c133c6c4c91d60f5e420a83c" name="ga3d31ccb6c133c6c4c91d60f5e420a83c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d31ccb6c133c6c4c91d60f5e420a83c">&#9670;&#160;</a></span>CONFIG_GNRC_PKTBUF_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CONFIG_GNRC_PKTBUF_SIZE&#160;&#160;&#160;(2048)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Due to RAM restrictions, we need to limit the default GNRC packet buffer size on these CPUs. </p>

<p class="definition">Definition at line <a class="el" href="nrf51_2include_2cpu__conf_8h_source.html#l00067">67</a> of file <a class="el" href="nrf51_2include_2cpu__conf_8h_source.html">cpu_conf.h</a>.</p>

</div>
</div>
<a id="ga811633719ff60ee247e64b333d4b8675" name="ga811633719ff60ee247e64b333d4b8675"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga811633719ff60ee247e64b333d4b8675">&#9670;&#160;</a></span>CPU_DEFAULT_IRQ_PRIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_DEFAULT_IRQ_PRIO&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ARM Cortex-M specific CPU configuration. </p>

<p class="definition">Definition at line <a class="el" href="nrf51_2include_2cpu__conf_8h_source.html#l00037">37</a> of file <a class="el" href="nrf51_2include_2cpu__conf_8h_source.html">cpu_conf.h</a>.</p>

</div>
</div>
<a id="gad33eb792f7cf98b55b73fea8239c5f45" name="gad33eb792f7cf98b55b73fea8239c5f45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad33eb792f7cf98b55b73fea8239c5f45">&#9670;&#160;</a></span>CPU_FLASH_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_FLASH_BASE&#160;&#160;&#160;(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="nrf51_2include_2cpu__conf_8h_source.html#l00039">39</a> of file <a class="el" href="nrf51_2include_2cpu__conf_8h_source.html">cpu_conf.h</a>.</p>

</div>
</div>
<a id="gaf6c13d219504576c5c69399033b0ae39" name="gaf6c13d219504576c5c69399033b0ae39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6c13d219504576c5c69399033b0ae39">&#9670;&#160;</a></span>CPU_IRQ_NUMOF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_IRQ_NUMOF&#160;&#160;&#160;(26U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="nrf51_2include_2cpu__conf_8h_source.html#l00038">38</a> of file <a class="el" href="nrf51_2include_2cpu__conf_8h_source.html">cpu_conf.h</a>.</p>

</div>
</div>
<a id="gafce96cb577e50c76434ba92363ca20e8" name="gafce96cb577e50c76434ba92363ca20e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafce96cb577e50c76434ba92363ca20e8">&#9670;&#160;</a></span>FLASHPAGE_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASHPAGE_SIZE&#160;&#160;&#160;(1024U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flash page configuration. </p>

<p class="definition">Definition at line <a class="el" href="nrf51_2include_2cpu__conf_8h_source.html#l00046">46</a> of file <a class="el" href="nrf51_2include_2cpu__conf_8h_source.html">cpu_conf.h</a>.</p>

</div>
</div>
<a id="ga72c89204ecbd5efc8d52d3bd73003a28" name="ga72c89204ecbd5efc8d52d3bd73003a28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72c89204ecbd5efc8d52d3bd73003a28">&#9670;&#160;</a></span>FLASHPAGE_WRITE_BLOCK_ALIGNMENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASHPAGE_WRITE_BLOCK_ALIGNMENT&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="nrf51_2include_2cpu__conf_8h_source.html#l00058">58</a> of file <a class="el" href="nrf51_2include_2cpu__conf_8h_source.html">cpu_conf.h</a>.</p>

</div>
</div>
<a id="ga16753047dc8ea05da311dd4e5e056628" name="ga16753047dc8ea05da311dd4e5e056628"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16753047dc8ea05da311dd4e5e056628">&#9670;&#160;</a></span>FLASHPAGE_WRITE_BLOCK_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASHPAGE_WRITE_BLOCK_SIZE&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="nrf51_2include_2cpu__conf_8h_source.html#l00056">56</a> of file <a class="el" href="nrf51_2include_2cpu__conf_8h_source.html">cpu_conf.h</a>.</p>

</div>
</div>
<a id="gad7beb462c4f6fc530157c5a4be0747ca" name="gad7beb462c4f6fc530157c5a4be0747ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7beb462c4f6fc530157c5a4be0747ca">&#9670;&#160;</a></span>PWM_GPIOTE_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_GPIOTE_CH&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU specific PWM configuration. </p>

<p class="definition">Definition at line <a class="el" href="nrf51_2include_2cpu__conf_8h_source.html#l00075">75</a> of file <a class="el" href="nrf51_2include_2cpu__conf_8h_source.html">cpu_conf.h</a>.</p>

</div>
</div>
<a id="gadd0086c0b205e3e464008fd4db71d65e" name="gadd0086c0b205e3e464008fd4db71d65e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd0086c0b205e3e464008fd4db71d65e">&#9670;&#160;</a></span>PWM_PPI_A</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_PPI_A&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="nrf51_2include_2cpu__conf_8h_source.html#l00076">76</a> of file <a class="el" href="nrf51_2include_2cpu__conf_8h_source.html">cpu_conf.h</a>.</p>

</div>
</div>
<a id="ga3c56028c77b94a179aed082d53e37ca7" name="ga3c56028c77b94a179aed082d53e37ca7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c56028c77b94a179aed082d53e37ca7">&#9670;&#160;</a></span>PWM_PPI_B</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_PPI_B&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="nrf51_2include_2cpu__conf_8h_source.html#l00077">77</a> of file <a class="el" href="nrf51_2include_2cpu__conf_8h_source.html">cpu_conf.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->

    </div>
  </body>
</html>
