
Loading design for application trce from file modulator_impl1.ncd.
Design name: Modulator
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-5E
Package:     TQFP144
Performance: 6
Loading device for application trce from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 11.5.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2
Wed Jul 20 21:32:52 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o Modulator_impl1.twr -gui -msgset C:/Users/reeve/git/EEE5118Z_Project/Modulator/promote.xml Modulator_impl1.ncd Modulator_impl1.prf 
Design file:     modulator_impl1.ncd
Preference file: modulator_impl1.prf
Device,speed:    LFXP2-5E,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 12.500ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_44  (from ipClk_c +)
   Destination:    FF         Data in        NCO1/Sine/FF_13  (to ipClk_c +)

   Delay:               7.423ns  (21.5% logic, 78.5% route), 6 logic levels.

 Constraint Details:

      7.423ns physical path delay NCO1/Sine/SLICE_157 to NCO1/Sine/SLICE_225 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 12.500ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_157 to NCO1/Sine/SLICE_225:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363     R24C5C.CLK to      R24C5C.Q0 NCO1/Sine/SLICE_157 (from ipClk_c)
ROUTE       452     4.740      R24C5C.Q0 to     R25C16B.B1 NCO1/Sine/rom_addr_r_1
CTOOFX_DEL  ---     0.399     R25C16B.B1 to   R25C16B.OFX0 NCO1/Sine/SLICE_609
ROUTE         1     0.000   R25C16B.OFX0 to    R25C16B.FXA NCO1/Sine/triglut_1_2_13_0_1_0_f5a
FXTOOFX_DE  ---     0.145    R25C16B.FXA to   R25C16B.OFX1 NCO1/Sine/SLICE_609
ROUTE         1     0.000   R25C16B.OFX1 to    R25C16C.FXB NCO1/Sine/triglut_1_2_13_0_1_f5b
FXTOOFX_DE  ---     0.145    R25C16C.FXB to   R25C16C.OFX1 NCO1/Sine/SLICE_608
ROUTE         1     0.000   R25C16C.OFX1 to    R25C15A.FXA NCO1/Sine/triglut_1_2_13_0_f5a
FXTOOFX_DE  ---     0.145    R25C15A.FXA to   R25C15A.OFX1 NCO1/Sine/SLICE_614
ROUTE         1     1.087   R25C15A.OFX1 to     R24C14B.B1 NCO1/Sine/mdL0_22_2
CTOOFX_DEL  ---     0.399     R24C14B.B1 to   R24C14B.OFX0 NCO1/Sine/SLICE_225
ROUTE         1     0.000   R24C14B.OFX0 to    R24C14B.DI0 NCO1/Sine/Cosine_13_ffin (to ipClk_c)
                  --------
                    7.423   (21.5% logic, 78.5% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_157:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     1.059       21.PADDI to     R24C5C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to NCO1/Sine/SLICE_225:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     1.059       21.PADDI to    R24C14B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.585ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_44  (from ipClk_c +)
   Destination:    FF         Data in        NCO1/Sine/FF_13  (to ipClk_c +)

   Delay:               7.338ns  (21.7% logic, 78.3% route), 6 logic levels.

 Constraint Details:

      7.338ns physical path delay NCO1/Sine/SLICE_157 to NCO1/Sine/SLICE_225 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 12.585ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_157 to NCO1/Sine/SLICE_225:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363     R24C5C.CLK to      R24C5C.Q0 NCO1/Sine/SLICE_157 (from ipClk_c)
ROUTE       452     4.655      R24C5C.Q0 to     R25C16D.A1 NCO1/Sine/rom_addr_r_1
CTOOFX_DEL  ---     0.399     R25C16D.A1 to   R25C16D.OFX0 NCO1/Sine/SLICE_607
ROUTE         1     0.000   R25C16D.OFX0 to    R25C16D.FXA NCO1/Sine/triglut_1_2_13_0_0_0_f5a
FXTOOFX_DE  ---     0.145    R25C16D.FXA to   R25C16D.OFX1 NCO1/Sine/SLICE_607
ROUTE         1     0.000   R25C16D.OFX1 to    R25C16C.FXA NCO1/Sine/triglut_1_2_13_0_0_f5a
FXTOOFX_DE  ---     0.145    R25C16C.FXA to   R25C16C.OFX1 NCO1/Sine/SLICE_608
ROUTE         1     0.000   R25C16C.OFX1 to    R25C15A.FXA NCO1/Sine/triglut_1_2_13_0_f5a
FXTOOFX_DE  ---     0.145    R25C15A.FXA to   R25C15A.OFX1 NCO1/Sine/SLICE_614
ROUTE         1     1.087   R25C15A.OFX1 to     R24C14B.B1 NCO1/Sine/mdL0_22_2
CTOOFX_DEL  ---     0.399     R24C14B.B1 to   R24C14B.OFX0 NCO1/Sine/SLICE_225
ROUTE         1     0.000   R24C14B.OFX0 to    R24C14B.DI0 NCO1/Sine/Cosine_13_ffin (to ipClk_c)
                  --------
                    7.338   (21.7% logic, 78.3% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_157:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     1.059       21.PADDI to     R24C5C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to NCO1/Sine/SLICE_225:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     1.059       21.PADDI to    R24C14B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.607ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_44  (from ipClk_c +)
   Destination:    FF         Data in        NCO1/Sine/FF_12  (to ipClk_c +)

   Delay:               7.316ns  (21.8% logic, 78.2% route), 6 logic levels.

 Constraint Details:

      7.316ns physical path delay NCO1/Sine/SLICE_157 to NCO1/Sine/SLICE_224 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 12.607ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_157 to NCO1/Sine/SLICE_224:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363     R24C5C.CLK to      R24C5C.Q0 NCO1/Sine/SLICE_157 (from ipClk_c)
ROUTE       452     4.918      R24C5C.Q0 to     R25C11A.B0 NCO1/Sine/rom_addr_r_1
CTOOFX_DEL  ---     0.399     R25C11A.B0 to   R25C11A.OFX0 NCO1/Sine/SLICE_714
ROUTE         1     0.000   R25C11A.OFX0 to    R25C11B.FXB NCO1/Sine/triglut_1_3_12_1_1_1_f5b
FXTOOFX_DE  ---     0.145    R25C11B.FXB to   R25C11B.OFX1 NCO1/Sine/SLICE_713
ROUTE         1     0.000   R25C11B.OFX1 to    R25C11C.FXB NCO1/Sine/triglut_1_3_12_1_1_f5b
FXTOOFX_DE  ---     0.145    R25C11C.FXB to   R25C11C.OFX1 NCO1/Sine/SLICE_712
ROUTE         1     0.000   R25C11C.OFX1 to    R25C11A.FXB NCO1/Sine/triglut_1_3_12_1_f5b
FXTOOFX_DE  ---     0.145    R25C11A.FXB to   R25C11A.OFX1 NCO1/Sine/SLICE_714
ROUTE         1     0.802   R25C11A.OFX1 to     R24C11A.A1 NCO1/Sine/mdL0_23_3
CTOOFX_DEL  ---     0.399     R24C11A.A1 to   R24C11A.OFX0 NCO1/Sine/SLICE_224
ROUTE         1     0.000   R24C11A.OFX0 to    R24C11A.DI0 NCO1/Sine/Cosine_12_ffin (to ipClk_c)
                  --------
                    7.316   (21.8% logic, 78.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_157:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     1.059       21.PADDI to     R24C5C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to NCO1/Sine/SLICE_224:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     1.059       21.PADDI to    R24C11A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.848ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_43  (from ipClk_c +)
   Destination:    FF         Data in        NCO1/Sine/FF_13  (to ipClk_c +)

   Delay:               7.075ns  (22.6% logic, 77.4% route), 6 logic levels.

 Constraint Details:

      7.075ns physical path delay NCO1/Sine/SLICE_157 to NCO1/Sine/SLICE_225 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 12.848ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_157 to NCO1/Sine/SLICE_225:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363     R24C5C.CLK to      R24C5C.Q1 NCO1/Sine/SLICE_157 (from ipClk_c)
ROUTE       510     4.392      R24C5C.Q1 to     R25C15B.B0 NCO1/Sine/rom_addr_r_2
CTOOFX_DEL  ---     0.399     R25C15B.B0 to   R25C15B.OFX0 NCO1/Sine/SLICE_613
ROUTE         1     0.000   R25C15B.OFX0 to    R25C15B.FXA NCO1/Sine/triglut_1_2_13_1_1_0_f5a
FXTOOFX_DE  ---     0.145    R25C15B.FXA to   R25C15B.OFX1 NCO1/Sine/SLICE_613
ROUTE         1     0.000   R25C15B.OFX1 to    R25C15C.FXB NCO1/Sine/triglut_1_2_13_1_1_f5b
FXTOOFX_DE  ---     0.145    R25C15C.FXB to   R25C15C.OFX1 NCO1/Sine/SLICE_612
ROUTE         1     0.000   R25C15C.OFX1 to    R25C15A.FXB NCO1/Sine/triglut_1_2_13_1_f5b
FXTOOFX_DE  ---     0.145    R25C15A.FXB to   R25C15A.OFX1 NCO1/Sine/SLICE_614
ROUTE         1     1.087   R25C15A.OFX1 to     R24C14B.B1 NCO1/Sine/mdL0_22_2
CTOOFX_DEL  ---     0.399     R24C14B.B1 to   R24C14B.OFX0 NCO1/Sine/SLICE_225
ROUTE         1     0.000   R24C14B.OFX0 to    R24C14B.DI0 NCO1/Sine/Cosine_13_ffin (to ipClk_c)
                  --------
                    7.075   (22.6% logic, 77.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_157:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     1.059       21.PADDI to     R24C5C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to NCO1/Sine/SLICE_225:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     1.059       21.PADDI to    R24C14B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.848ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_43  (from ipClk_c +)
   Destination:    FF         Data in        NCO1/Sine/FF_13  (to ipClk_c +)

   Delay:               7.075ns  (22.6% logic, 77.4% route), 6 logic levels.

 Constraint Details:

      7.075ns physical path delay NCO1/Sine/SLICE_157 to NCO1/Sine/SLICE_225 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 12.848ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_157 to NCO1/Sine/SLICE_225:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363     R24C5C.CLK to      R24C5C.Q1 NCO1/Sine/SLICE_157 (from ipClk_c)
ROUTE       510     4.392      R24C5C.Q1 to     R25C15A.B0 NCO1/Sine/rom_addr_r_2
CTOOFX_DEL  ---     0.399     R25C15A.B0 to   R25C15A.OFX0 NCO1/Sine/SLICE_614
ROUTE         1     0.000   R25C15A.OFX0 to    R25C15B.FXB NCO1/Sine/triglut_1_2_13_1_1_1_f5b
FXTOOFX_DE  ---     0.145    R25C15B.FXB to   R25C15B.OFX1 NCO1/Sine/SLICE_613
ROUTE         1     0.000   R25C15B.OFX1 to    R25C15C.FXB NCO1/Sine/triglut_1_2_13_1_1_f5b
FXTOOFX_DE  ---     0.145    R25C15C.FXB to   R25C15C.OFX1 NCO1/Sine/SLICE_612
ROUTE         1     0.000   R25C15C.OFX1 to    R25C15A.FXB NCO1/Sine/triglut_1_2_13_1_f5b
FXTOOFX_DE  ---     0.145    R25C15A.FXB to   R25C15A.OFX1 NCO1/Sine/SLICE_614
ROUTE         1     1.087   R25C15A.OFX1 to     R24C14B.B1 NCO1/Sine/mdL0_22_2
CTOOFX_DEL  ---     0.399     R24C14B.B1 to   R24C14B.OFX0 NCO1/Sine/SLICE_225
ROUTE         1     0.000   R24C14B.OFX0 to    R24C14B.DI0 NCO1/Sine/Cosine_13_ffin (to ipClk_c)
                  --------
                    7.075   (22.6% logic, 77.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_157:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     1.059       21.PADDI to     R24C5C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to NCO1/Sine/SLICE_225:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     1.059       21.PADDI to    R24C14B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.848ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_43  (from ipClk_c +)
   Destination:    FF         Data in        NCO1/Sine/FF_13  (to ipClk_c +)

   Delay:               7.075ns  (22.6% logic, 77.4% route), 6 logic levels.

 Constraint Details:

      7.075ns physical path delay NCO1/Sine/SLICE_157 to NCO1/Sine/SLICE_225 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 12.848ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_157 to NCO1/Sine/SLICE_225:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363     R24C5C.CLK to      R24C5C.Q1 NCO1/Sine/SLICE_157 (from ipClk_c)
ROUTE       510     4.392      R24C5C.Q1 to     R25C15B.B1 NCO1/Sine/rom_addr_r_2
CTOOFX_DEL  ---     0.399     R25C15B.B1 to   R25C15B.OFX0 NCO1/Sine/SLICE_613
ROUTE         1     0.000   R25C15B.OFX0 to    R25C15B.FXA NCO1/Sine/triglut_1_2_13_1_1_0_f5a
FXTOOFX_DE  ---     0.145    R25C15B.FXA to   R25C15B.OFX1 NCO1/Sine/SLICE_613
ROUTE         1     0.000   R25C15B.OFX1 to    R25C15C.FXB NCO1/Sine/triglut_1_2_13_1_1_f5b
FXTOOFX_DE  ---     0.145    R25C15C.FXB to   R25C15C.OFX1 NCO1/Sine/SLICE_612
ROUTE         1     0.000   R25C15C.OFX1 to    R25C15A.FXB NCO1/Sine/triglut_1_2_13_1_f5b
FXTOOFX_DE  ---     0.145    R25C15A.FXB to   R25C15A.OFX1 NCO1/Sine/SLICE_614
ROUTE         1     1.087   R25C15A.OFX1 to     R24C14B.B1 NCO1/Sine/mdL0_22_2
CTOOFX_DEL  ---     0.399     R24C14B.B1 to   R24C14B.OFX0 NCO1/Sine/SLICE_225
ROUTE         1     0.000   R24C14B.OFX0 to    R24C14B.DI0 NCO1/Sine/Cosine_13_ffin (to ipClk_c)
                  --------
                    7.075   (22.6% logic, 77.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_157:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     1.059       21.PADDI to     R24C5C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to NCO1/Sine/SLICE_225:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     1.059       21.PADDI to    R24C14B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.851ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_44  (from ipClk_c +)
   Destination:    FF         Data in        NCO1/Sine/FF_13  (to ipClk_c +)

   Delay:               7.072ns  (22.6% logic, 77.4% route), 6 logic levels.

 Constraint Details:

      7.072ns physical path delay NCO1/Sine/SLICE_157 to NCO1/Sine/SLICE_225 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 12.851ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_157 to NCO1/Sine/SLICE_225:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363     R24C5C.CLK to      R24C5C.Q0 NCO1/Sine/SLICE_157 (from ipClk_c)
ROUTE       452     4.731      R24C5C.Q0 to     R24C16B.B0 NCO1/Sine/rom_addr_r_1
CTOOFX_DEL  ---     0.399     R24C16B.B0 to   R24C16B.OFX0 NCO1/Sine/SLICE_497
ROUTE         1     0.000   R24C16B.OFX0 to    R24C16B.FXA NCO1/Sine/triglut_1_1_13_0_1_0_f5a
FXTOOFX_DE  ---     0.145    R24C16B.FXA to   R24C16B.OFX1 NCO1/Sine/SLICE_497
ROUTE         1     0.000   R24C16B.OFX1 to    R24C16C.FXB NCO1/Sine/triglut_1_1_13_0_1_f5b
FXTOOFX_DE  ---     0.145    R24C16C.FXB to   R24C16C.OFX1 NCO1/Sine/SLICE_496
ROUTE         1     0.000   R24C16C.OFX1 to    R24C15A.FXA NCO1/Sine/triglut_1_1_13_0_f5a
FXTOOFX_DE  ---     0.145    R24C15A.FXA to   R24C15A.OFX1 NCO1/Sine/SLICE_502
ROUTE         1     0.745   R24C15A.OFX1 to     R24C14B.D0 NCO1/Sine/mdL0_22_1
CTOOFX_DEL  ---     0.399     R24C14B.D0 to   R24C14B.OFX0 NCO1/Sine/SLICE_225
ROUTE         1     0.000   R24C14B.OFX0 to    R24C14B.DI0 NCO1/Sine/Cosine_13_ffin (to ipClk_c)
                  --------
                    7.072   (22.6% logic, 77.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_157:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     1.059       21.PADDI to     R24C5C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to NCO1/Sine/SLICE_225:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     1.059       21.PADDI to    R24C14B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.933ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_43  (from ipClk_c +)
   Destination:    FF         Data in        NCO1/Sine/FF_13  (to ipClk_c +)

   Delay:               6.990ns  (22.8% logic, 77.2% route), 6 logic levels.

 Constraint Details:

      6.990ns physical path delay NCO1/Sine/SLICE_157 to NCO1/Sine/SLICE_225 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 12.933ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_157 to NCO1/Sine/SLICE_225:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363     R24C5C.CLK to      R24C5C.Q1 NCO1/Sine/SLICE_157 (from ipClk_c)
ROUTE       510     4.307      R24C5C.Q1 to     R25C15D.A1 NCO1/Sine/rom_addr_r_2
CTOOFX_DEL  ---     0.399     R25C15D.A1 to   R25C15D.OFX0 NCO1/Sine/SLICE_611
ROUTE         1     0.000   R25C15D.OFX0 to    R25C15D.FXA NCO1/Sine/triglut_1_2_13_1_0_0_f5a
FXTOOFX_DE  ---     0.145    R25C15D.FXA to   R25C15D.OFX1 NCO1/Sine/SLICE_611
ROUTE         1     0.000   R25C15D.OFX1 to    R25C15C.FXA NCO1/Sine/triglut_1_2_13_1_0_f5a
FXTOOFX_DE  ---     0.145    R25C15C.FXA to   R25C15C.OFX1 NCO1/Sine/SLICE_612
ROUTE         1     0.000   R25C15C.OFX1 to    R25C15A.FXB NCO1/Sine/triglut_1_2_13_1_f5b
FXTOOFX_DE  ---     0.145    R25C15A.FXB to   R25C15A.OFX1 NCO1/Sine/SLICE_614
ROUTE         1     1.087   R25C15A.OFX1 to     R24C14B.B1 NCO1/Sine/mdL0_22_2
CTOOFX_DEL  ---     0.399     R24C14B.B1 to   R24C14B.OFX0 NCO1/Sine/SLICE_225
ROUTE         1     0.000   R24C14B.OFX0 to    R24C14B.DI0 NCO1/Sine/Cosine_13_ffin (to ipClk_c)
                  --------
                    6.990   (22.8% logic, 77.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_157:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     1.059       21.PADDI to     R24C5C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to NCO1/Sine/SLICE_225:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     1.059       21.PADDI to    R24C14B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.933ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_43  (from ipClk_c +)
   Destination:    FF         Data in        NCO1/Sine/FF_13  (to ipClk_c +)

   Delay:               6.990ns  (22.8% logic, 77.2% route), 6 logic levels.

 Constraint Details:

      6.990ns physical path delay NCO1/Sine/SLICE_157 to NCO1/Sine/SLICE_225 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 12.933ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_157 to NCO1/Sine/SLICE_225:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363     R24C5C.CLK to      R24C5C.Q1 NCO1/Sine/SLICE_157 (from ipClk_c)
ROUTE       510     4.307      R24C5C.Q1 to     R25C15C.A1 NCO1/Sine/rom_addr_r_2
CTOOFX_DEL  ---     0.399     R25C15C.A1 to   R25C15C.OFX0 NCO1/Sine/SLICE_612
ROUTE         1     0.000   R25C15C.OFX0 to    R25C15D.FXB NCO1/Sine/triglut_1_2_13_1_0_1_f5b
FXTOOFX_DE  ---     0.145    R25C15D.FXB to   R25C15D.OFX1 NCO1/Sine/SLICE_611
ROUTE         1     0.000   R25C15D.OFX1 to    R25C15C.FXA NCO1/Sine/triglut_1_2_13_1_0_f5a
FXTOOFX_DE  ---     0.145    R25C15C.FXA to   R25C15C.OFX1 NCO1/Sine/SLICE_612
ROUTE         1     0.000   R25C15C.OFX1 to    R25C15A.FXB NCO1/Sine/triglut_1_2_13_1_f5b
FXTOOFX_DE  ---     0.145    R25C15A.FXB to   R25C15A.OFX1 NCO1/Sine/SLICE_614
ROUTE         1     1.087   R25C15A.OFX1 to     R24C14B.B1 NCO1/Sine/mdL0_22_2
CTOOFX_DEL  ---     0.399     R24C14B.B1 to   R24C14B.OFX0 NCO1/Sine/SLICE_225
ROUTE         1     0.000   R24C14B.OFX0 to    R24C14B.DI0 NCO1/Sine/Cosine_13_ffin (to ipClk_c)
                  --------
                    6.990   (22.8% logic, 77.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_157:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     1.059       21.PADDI to     R24C5C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to NCO1/Sine/SLICE_225:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     1.059       21.PADDI to    R24C14B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.976ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_44  (from ipClk_c +)
   Destination:    FF         Data in        NCO1/Sine/FF_12  (to ipClk_c +)

   Delay:               6.947ns  (23.0% logic, 77.0% route), 6 logic levels.

 Constraint Details:

      6.947ns physical path delay NCO1/Sine/SLICE_157 to NCO1/Sine/SLICE_224 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 12.976ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_157 to NCO1/Sine/SLICE_224:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363     R24C5C.CLK to      R24C5C.Q0 NCO1/Sine/SLICE_157 (from ipClk_c)
ROUTE       452     4.549      R24C5C.Q0 to     R25C11C.C1 NCO1/Sine/rom_addr_r_1
CTOOFX_DEL  ---     0.399     R25C11C.C1 to   R25C11C.OFX0 NCO1/Sine/SLICE_712
ROUTE         1     0.000   R25C11C.OFX0 to    R25C11D.FXB NCO1/Sine/triglut_1_3_12_1_0_1_f5b
FXTOOFX_DE  ---     0.145    R25C11D.FXB to   R25C11D.OFX1 NCO1/Sine/SLICE_711
ROUTE         1     0.000   R25C11D.OFX1 to    R25C11C.FXA NCO1/Sine/triglut_1_3_12_1_0_f5a
FXTOOFX_DE  ---     0.145    R25C11C.FXA to   R25C11C.OFX1 NCO1/Sine/SLICE_712
ROUTE         1     0.000   R25C11C.OFX1 to    R25C11A.FXB NCO1/Sine/triglut_1_3_12_1_f5b
FXTOOFX_DE  ---     0.145    R25C11A.FXB to   R25C11A.OFX1 NCO1/Sine/SLICE_714
ROUTE         1     0.802   R25C11A.OFX1 to     R24C11A.A1 NCO1/Sine/mdL0_23_3
CTOOFX_DEL  ---     0.399     R24C11A.A1 to   R24C11A.OFX0 NCO1/Sine/SLICE_224
ROUTE         1     0.000   R24C11A.OFX0 to    R24C11A.DI0 NCO1/Sine/Cosine_12_ffin (to ipClk_c)
                  --------
                    6.947   (23.0% logic, 77.0% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_157:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     1.059       21.PADDI to     R24C5C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to NCO1/Sine/SLICE_224:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     1.059       21.PADDI to    R24C11A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

Report:  133.333MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |   50.000 MHz|  133.333 MHz|   6  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 257
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 6681 paths, 1 nets, and 5703 connections (96.64% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2
Wed Jul 20 21:32:52 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o Modulator_impl1.twr -gui -msgset C:/Users/reeve/git/EEE5118Z_Project/Modulator/promote.xml Modulator_impl1.ncd Modulator_impl1.prf 
Design file:     modulator_impl1.ncd
Preference file: modulator_impl1.prf
Device,speed:    LFXP2-5E,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Phase[24]  (from ipClk_c +)
   Destination:    FF         Data in        NCO1/Sine/FF_43  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay NCO1/SLICE_155 to NCO1/Sine/SLICE_157 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path NCO1/SLICE_155 to NCO1/Sine/SLICE_157:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R24C5A.CLK to      R24C5A.Q0 NCO1/SLICE_155 (from ipClk_c)
ROUTE         3     0.041      R24C5A.Q0 to      R24C5C.M1 NCO1/Phase_1 (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/SLICE_155:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     0.300       21.PADDI to     R24C5A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to NCO1/Sine/SLICE_157:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     0.300       21.PADDI to     R24C5C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Control/opWrData[27]  (from ipClk_c +)
   Destination:    FF         Data in        Control/opWrData[19]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay Control/SLICE_144 to Control/SLICE_140 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path Control/SLICE_144 to Control/SLICE_140:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R12C15B.CLK to     R12C15B.Q1 Control/SLICE_144 (from ipClk_c)
ROUTE         1     0.041     R12C15B.Q1 to     R12C15C.M1 Control/opWrData[27] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Control/SLICE_144:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     0.300       21.PADDI to    R12C15B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Control/SLICE_140:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     0.300       21.PADDI to    R12C15C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Control/opWrData[12]  (from ipClk_c +)
   Destination:    FF         Data in        Control/opWrData[4]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay Control/SLICE_137 to Control/SLICE_268 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path Control/SLICE_137 to Control/SLICE_268:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R10C13B.CLK to     R10C13B.Q0 Control/SLICE_137 (from ipClk_c)
ROUTE         1     0.041     R10C13B.Q0 to     R10C13A.M0 Control/opWrData[12] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Control/SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     0.300       21.PADDI to    R10C13B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Control/SLICE_268:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     0.300       21.PADDI to    R10C13A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Control/opWrData[26]  (from ipClk_c +)
   Destination:    FF         Data in        Control/opWrData[18]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay Control/SLICE_144 to Control/SLICE_140 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path Control/SLICE_144 to Control/SLICE_140:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R12C15B.CLK to     R12C15B.Q0 Control/SLICE_144 (from ipClk_c)
ROUTE         1     0.041     R12C15B.Q0 to     R12C15C.M0 Control/opWrData[26] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Control/SLICE_144:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     0.300       21.PADDI to    R12C15B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Control/SLICE_140:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     0.300       21.PADDI to    R12C15C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Packetiser/opRxStream.Source[4]  (from ipClk_c +)
   Destination:    FF         Data in        Control/opTxStream.Destination[4]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay Packetiser/SLICE_278 to Control/SLICE_283 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path Packetiser/SLICE_278 to Control/SLICE_283:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R10C20C.CLK to     R10C20C.Q0 Packetiser/SLICE_278 (from ipClk_c)
ROUTE         1     0.041     R10C20C.Q0 to     R10C20B.M0 opRxStream.Source_Q[4] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Packetiser/SLICE_278:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     0.300       21.PADDI to    R10C20C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Control/SLICE_283:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     0.300       21.PADDI to    R10C20B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Control/opWrData[9]  (from ipClk_c +)
   Destination:    FF         Data in        Control/opWrData[1]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay Control/SLICE_135 to Control/SLICE_266 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path Control/SLICE_135 to Control/SLICE_266:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R11C13B.CLK to     R11C13B.Q1 Control/SLICE_135 (from ipClk_c)
ROUTE         1     0.041     R11C13B.Q1 to     R11C13C.M1 Control/opWrData[9] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Control/SLICE_135:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     0.300       21.PADDI to    R11C13B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Control/SLICE_266:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     0.300       21.PADDI to    R11C13C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Control/opWrData[20]  (from ipClk_c +)
   Destination:    FF         Data in        Control/opWrData[12]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay Control/SLICE_141 to Control/SLICE_137 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path Control/SLICE_141 to Control/SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R10C13C.CLK to     R10C13C.Q0 Control/SLICE_141 (from ipClk_c)
ROUTE         1     0.041     R10C13C.Q0 to     R10C13B.M0 Control/opWrData[20] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Control/SLICE_141:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     0.300       21.PADDI to    R10C13C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Control/SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     0.300       21.PADDI to    R10C13B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Packetiser/opRxStream.Source[0]  (from ipClk_c +)
   Destination:    FF         Data in        Control/opTxStream.Destination[0]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay Packetiser/SLICE_276 to Control/SLICE_281 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path Packetiser/SLICE_276 to Control/SLICE_281:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R9C20C.CLK to      R9C20C.Q0 Packetiser/SLICE_276 (from ipClk_c)
ROUTE         1     0.041      R9C20C.Q0 to      R9C20B.M0 opRxStream.Source_Q[0] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Packetiser/SLICE_276:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     0.300       21.PADDI to     R9C20C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Control/SLICE_281:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     0.300       21.PADDI to     R9C20B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Packetiser/UART_Inst/rxData[6]  (from ipClk_c +)
   Destination:    FF         Data in        Packetiser/UART_Inst/opRxData[6]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay Packetiser/UART_Inst/SLICE_193 to Packetiser/UART_Inst/SLICE_208 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path Packetiser/UART_Inst/SLICE_193 to Packetiser/UART_Inst/SLICE_208:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R10C23B.CLK to     R10C23B.Q0 Packetiser/UART_Inst/SLICE_193 (from ipClk_c)
ROUTE         2     0.041     R10C23B.Q0 to     R10C23C.M0 Packetiser/UART_Inst/rxData[6] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Packetiser/UART_Inst/SLICE_193:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     0.300       21.PADDI to    R10C23B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Packetiser/UART_Inst/SLICE_208:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     0.300       21.PADDI to    R10C23C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Control/opWrData[8]  (from ipClk_c +)
   Destination:    FF         Data in        Control/opWrData[0]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay Control/SLICE_135 to Control/SLICE_266 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path Control/SLICE_135 to Control/SLICE_266:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R11C13B.CLK to     R11C13B.Q0 Control/SLICE_135 (from ipClk_c)
ROUTE         1     0.041     R11C13B.Q0 to     R11C13C.M0 Control/opWrData[8] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Control/SLICE_135:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     0.300       21.PADDI to    R11C13B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Control/SLICE_266:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     0.300       21.PADDI to    R11C13C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |            -|            -|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 257
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 6681 paths, 1 nets, and 5703 connections (96.64% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

