.. 
   Input file: fe/ips/timer_unit/doc/TIMER_UNIT_reference.md

Register map
^^^^^^^^^^^^


Overview
""""""""

.. table:: 

    +------------------------------------+------+-----+-------------------------------------+
    |                Name                |Offset|Width|             Description             |
    +====================================+======+=====+=====================================+
    |:ref:`CFG_LO<timer_unit_CFG_LO>`    |     0|     |Timer Low Configuration register.    |
    +------------------------------------+------+-----+-------------------------------------+
    |:ref:`CFG_HI<timer_unit_CFG_HI>`    |     4|     |Timer High Configuration register.   |
    +------------------------------------+------+-----+-------------------------------------+
    |:ref:`CNT_LO<timer_unit_CNT_LO>`    |     8|     |Timer Low counter value register.    |
    +------------------------------------+------+-----+-------------------------------------+
    |:ref:`CNT_HI<timer_unit_CNT_HI>`    |    12|     |Timer High counter value register.   |
    +------------------------------------+------+-----+-------------------------------------+
    |:ref:`CMP_LO<timer_unit_CMP_LO>`    |    16|     |Timer Low comparator value register. |
    +------------------------------------+------+-----+-------------------------------------+
    |:ref:`CMP_HI<timer_unit_CMP_HI>`    |    20|     |Timer High comparator value register.|
    +------------------------------------+------+-----+-------------------------------------+
    |:ref:`START_LO<timer_unit_START_LO>`|    24|     |Start Timer Low counting register.   |
    +------------------------------------+------+-----+-------------------------------------+
    |:ref:`START_HI<timer_unit_START_HI>`|    28|     |Start Timer High counting register.  |
    +------------------------------------+------+-----+-------------------------------------+
    |:ref:`RESET_LO<timer_unit_RESET_LO>`|    32|     |Reset Timer Low counter register.    |
    +------------------------------------+------+-----+-------------------------------------+
    |:ref:`RESET_HI<timer_unit_RESET_HI>`|    36|     |Reset Timer High counter register.   |
    +------------------------------------+------+-----+-------------------------------------+

.. _timer_unit_CFG_LO:

CFG_LO
""""""

Timer Low Configuration register.

.. table:: 

    +-----+---+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W| Name |                                                                                                                Description                                                                                                                 |
    +=====+===+======+============================================================================================================================================================================================================================================+
    |    0|R/W|ENABLE|Timer low enable configuration bitfield: - 1'b0: disabled - 1'b1: enabled                                                                                                                                                                   |
    +-----+---+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |    1|R/W|RESET |Timer low counter reset command bitfield. Cleared after Timer Low reset execution.                                                                                                                                                          |
    +-----+---+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |    2|R/W|IRQEN |Timer low compare match interrupt enable configuration bitfield: - 1'b0: disabled - 1'b1: enabled                                                                                                                                           |
    +-----+---+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |    3|R/W|IEM   |Timer low input event mask configuration bitfield: - 1'b0: disabled - 1'b1: enabled                                                                                                                                                         |
    +-----+---+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |    4|R/W|MODE  |Timer low continuous mode configuration bitfield: - 1'b0: Continue mode - continue incrementing Timer low counter when compare match with CMP_LO occurs. - 1'b1: Cycle mode - reset Timer low counter when compare match with CMP_LO occurs.|
    +-----+---+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |    5|R/W|ONE_S |Timer low one shot configuration bitfield: - 1'b0: let Timer low enabled counting when compare match with CMP_LO occurs. - 1'b1: disable Timer low when compare match with CMP_LO occurs.                                                   |
    +-----+---+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |    6|R/W|PEN   |Timer low prescaler enable configuration bitfield:- 1'b0: disabled - 1'b1: enabled                                                                                                                                                          |
    +-----+---+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |    7|R/W|CLKCFG|Timer low clock source configuration bitfield: - 1'b0: FLL or FLL+Prescaler - 1'b1: Reference clock at 32kHz                                                                                                                                |
    +-----+---+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |15:8 |R/W|PVAL  |Timer low prescaler value bitfield. Ftimer = Fclk / (1 + PRESC_VAL)                                                                                                                                                                         |
    +-----+---+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |   31|R/W|CASC  |Timer low  + Timer high 64bit cascaded mode configuration bitfield.                                                                                                                                                                         |
    +-----+---+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _timer_unit_CFG_HI:

CFG_HI
""""""

Timer High Configuration register.

.. table:: 

    +-----+---+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W| Name |                                                                                                                  Description                                                                                                                  |
    +=====+===+======+===============================================================================================================================================================================================================================================+
    |    0|R/W|ENABLE|Timer high enable configuration bitfield: - 1'b0: disabled - 1'b1: enabled                                                                                                                                                                     |
    +-----+---+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |    1|W  |RESET |Timer high counter reset command bitfield. Cleared after Timer high reset execution.                                                                                                                                                           |
    +-----+---+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |    2|R/W|IRQEN |Timer high compare match interrupt enable configuration bitfield: - 1'b0: disabled - 1'b1: enabled                                                                                                                                             |
    +-----+---+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |    3|R/W|IEM   |Timer high input event mask configuration bitfield: - 1'b0: disabled - 1'b1: enabled                                                                                                                                                           |
    +-----+---+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |    4|R/W|MODE  |Timer high continuous mode configuration bitfield: - 1'b0: Continue mode - continue incrementing Timer high counter when compare match with CMP_LO occurs. - 1'b1: Cycle mode - reset Timer high counter when compare match with CMP_HI occurs.|
    +-----+---+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |    5|R/W|ONE_S |Timer high one shot configuration bitfield: - 1'b0: let Timer high enabled counting when compare match with CMP_HI occurs. - 1'b1: disable Timer high when compare match with CMP_HI occurs.                                                   |
    +-----+---+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |    6|R/W|PEN   |Timer high prescaler enable configuration bitfield: - 1'b0: disabled - 1'b1: enabled                                                                                                                                                           |
    +-----+---+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |    7|R/W|CLKCFG|Timer high clock source configuration bitfield: - 1'b0: FLL or FLL+Prescaler - 1'b1: Reference clock at 32kHz                                                                                                                                  |
    +-----+---+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |15:8 |R/W|PVAL  |Timer high prescaler value bitfield. Ftimer = Fclk / (1 + PRESC_VAL)                                                                                                                                                                           |
    +-----+---+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _timer_unit_CNT_LO:

CNT_LO
""""""

Timer Low counter value register.

.. table:: 

    +-----+---+------+---------------------------------+
    |Bit #|R/W| Name |           Description           |
    +=====+===+======+=================================+
    |31:0 |R/W|CNT_LO|Timer Low counter value bitfield.|
    +-----+---+------+---------------------------------+

.. _timer_unit_CNT_HI:

CNT_HI
""""""

Timer High counter value register.

.. table:: 

    +-----+---+------+----------------------------------+
    |Bit #|R/W| Name |           Description            |
    +=====+===+======+==================================+
    |31:0 |R/W|CNT_HI|Timer High counter value bitfield.|
    +-----+---+------+----------------------------------+

.. _timer_unit_CMP_LO:

CMP_LO
""""""

Timer Low comparator value register.

.. table:: 

    +-----+---+------+------------------------------------+
    |Bit #|R/W| Name |            Description             |
    +=====+===+======+====================================+
    |31:0 |R/W|CMP_LO|Timer Low comparator value bitfield.|
    +-----+---+------+------------------------------------+

.. _timer_unit_CMP_HI:

CMP_HI
""""""

Timer High comparator value register.

.. table:: 

    +-----+---+------+-------------------------------------+
    |Bit #|R/W| Name |             Description             |
    +=====+===+======+=====================================+
    |31:0 |R/W|CMP_HI|Timer High comparator value bitfield.|
    +-----+---+------+-------------------------------------+

.. _timer_unit_START_LO:

START_LO
""""""""

Start Timer Low counting register.

.. table:: 

    +-----+---+-------+----------------------------------------------------------------------+
    |Bit #|R/W| Name  |                             Description                              |
    +=====+===+=======+======================================================================+
    |    0|W  |STRT_LO|Timer Low start command bitfield. When executed, CFG_LO.ENABLE is set.|
    +-----+---+-------+----------------------------------------------------------------------+

.. _timer_unit_START_HI:

START_HI
""""""""

Start Timer High counting register.

.. table:: 

    +-----+---+-------+-----------------------------------------------------------------------+
    |Bit #|R/W| Name  |                              Description                              |
    +=====+===+=======+=======================================================================+
    |    0|W  |STRT_HI|Timer High start command bitfield. When executed, CFG_HI.ENABLE is set.|
    +-----+---+-------+-----------------------------------------------------------------------+

.. _timer_unit_RESET_LO:

RESET_LO
""""""""

Reset Timer Low counter register.

.. table:: 

    +-----+---+------+-----------------------------------------------------------------------------+
    |Bit #|R/W| Name |                                 Description                                 |
    +=====+===+======+=============================================================================+
    |    0|W  |RST_LO|Timer Low counter reset command bitfield. When executed, CFG_LO.RESET is set.|
    +-----+---+------+-----------------------------------------------------------------------------+

.. _timer_unit_RESET_HI:

RESET_HI
""""""""

Reset Timer High counter register.

.. table:: 

    +-----+---+------+------------------------------------------------------------------------------+
    |Bit #|R/W| Name |                                 Description                                  |
    +=====+===+======+==============================================================================+
    |    0|W  |RST_HI|Timer High counter reset command bitfield. When executed, CFG_HI.RESET is set.|
    +-----+---+------+------------------------------------------------------------------------------+
