$date
	Sat Nov 23 12:47:41 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_mux_8_to_1 $end
$var wire 1 ! out $end
$var reg 8 " data [7:0] $end
$var reg 3 # select [2:0] $end
$scope module my_mux $end
$var wire 8 $ data [7:0] $end
$var wire 3 % select [2:0] $end
$var reg 1 & out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
b0 %
b10101010 $
b0 #
b10101010 "
0!
$end
#10
1&
1!
b1 #
b1 %
#20
0&
0!
b10 #
b10 %
#30
1&
1!
b11 #
b11 %
#40
0&
0!
b100 #
b100 %
#50
1&
1!
b101 #
b101 %
#60
0&
0!
b110 #
b110 %
#70
1&
1!
b111 #
b111 %
#80
