Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 6c984929709b48e58921683c86c0e904 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot basys_man_test_behav xil_defaultlib.basys_man_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.basys_man
Compiling module xil_defaultlib.basys_man_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot basys_man_test_behav
