ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.syntax unified
  15              		.file	"cyPm.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.CyPmHibSlpSaveSet,"ax",%progbits
  20              		.align	2
  21              		.thumb
  22              		.thumb_func
  23              		.type	CyPmHibSlpSaveSet, %function
  24              	CyPmHibSlpSaveSet:
  25              	.LFB12:
  26              		.file 1 "Generated_Source\\PSoC5\\cyPm.c"
   1:Generated_Source\PSoC5/cyPm.c **** /***************************************************************************//**
   2:Generated_Source\PSoC5/cyPm.c **** * \file cyPm.c
   3:Generated_Source\PSoC5/cyPm.c **** * \version 5.70
   4:Generated_Source\PSoC5/cyPm.c **** *
   5:Generated_Source\PSoC5/cyPm.c **** * \brief Provides an API for the power management.
   6:Generated_Source\PSoC5/cyPm.c **** *
   7:Generated_Source\PSoC5/cyPm.c **** * \note Documentation of the API's in this file is located in the
   8:Generated_Source\PSoC5/cyPm.c **** *  System Reference Guide provided with PSoC Creator.
   9:Generated_Source\PSoC5/cyPm.c **** *
  10:Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
  11:Generated_Source\PSoC5/cyPm.c **** * \copyright
  12:Generated_Source\PSoC5/cyPm.c **** * Copyright 2008-2018, Cypress Semiconductor Corporation.  All rights reserved.
  13:Generated_Source\PSoC5/cyPm.c **** * You may use this file only in accordance with the license, terms, conditions,
  14:Generated_Source\PSoC5/cyPm.c **** * disclaimers, and limitations in the end user license agreement accompanying
  15:Generated_Source\PSoC5/cyPm.c **** * the software package with which this file was provided.
  16:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
  17:Generated_Source\PSoC5/cyPm.c **** 
  18:Generated_Source\PSoC5/cyPm.c **** #include "cyPm.h"
  19:Generated_Source\PSoC5/cyPm.c **** #include "cyapicallbacks.h"
  20:Generated_Source\PSoC5/cyPm.c **** 
  21:Generated_Source\PSoC5/cyPm.c **** 
  22:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************
  23:Generated_Source\PSoC5/cyPm.c **** * Place your includes, defines, and code here. Do not use the merge
  24:Generated_Source\PSoC5/cyPm.c **** * region below unless any component datasheet suggests doing so.
  25:Generated_Source\PSoC5/cyPm.c **** *******************************************************************/
  26:Generated_Source\PSoC5/cyPm.c **** /* `#START CY_PM_HEADER_INCLUDE` */
  27:Generated_Source\PSoC5/cyPm.c **** 
  28:Generated_Source\PSoC5/cyPm.c **** /* `#END` */
  29:Generated_Source\PSoC5/cyPm.c **** 
  30:Generated_Source\PSoC5/cyPm.c **** 
  31:Generated_Source\PSoC5/cyPm.c **** static CY_PM_BACKUP_STRUCT          cyPmBackup;
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 2


  32:Generated_Source\PSoC5/cyPm.c **** static CY_PM_CLOCK_BACKUP_STRUCT    cyPmClockBackup;
  33:Generated_Source\PSoC5/cyPm.c **** 
  34:Generated_Source\PSoC5/cyPm.c **** /* Convertion table between register's values and frequency in MHz  */
  35:Generated_Source\PSoC5/cyPm.c **** static const uint8 CYCODE cyPmImoFreqReg2Mhz[7u] = {12u, 6u, 24u, 3u, 48u, 62u, 74u};
  36:Generated_Source\PSoC5/cyPm.c **** 
  37:Generated_Source\PSoC5/cyPm.c **** /* Function Prototypes */
  38:Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSaveSet(void);
  39:Generated_Source\PSoC5/cyPm.c **** static void CyPmHibRestore(void) ;
  40:Generated_Source\PSoC5/cyPm.c **** 
  41:Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSlpSaveSet(void) ;
  42:Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSlpRestore(void) ;
  43:Generated_Source\PSoC5/cyPm.c **** 
  44:Generated_Source\PSoC5/cyPm.c **** static void CyPmHviLviSaveDisable(void) ;
  45:Generated_Source\PSoC5/cyPm.c **** static void CyPmHviLviRestore(void) ;
  46:Generated_Source\PSoC5/cyPm.c **** 
  47:Generated_Source\PSoC5/cyPm.c **** 
  48:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
  49:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmSaveClocks
  50:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
  51:Generated_Source\PSoC5/cyPm.c **** *
  52:Generated_Source\PSoC5/cyPm.c **** *  This function is called in preparation for entering sleep or hibernate low
  53:Generated_Source\PSoC5/cyPm.c **** *  power modes. Saves all the states of the clocking system that do not persist
  54:Generated_Source\PSoC5/cyPm.c **** *  during sleep/hibernate or that need to be altered in preparation for
  55:Generated_Source\PSoC5/cyPm.c **** *  sleep/hibernate. Shutdowns all the digital and analog clock dividers for the
  56:Generated_Source\PSoC5/cyPm.c **** *  active power mode configuration.
  57:Generated_Source\PSoC5/cyPm.c **** *
  58:Generated_Source\PSoC5/cyPm.c **** *  Switches the master clock over to the IMO and shuts down the PLL and MHz
  59:Generated_Source\PSoC5/cyPm.c **** *  Crystal. The IMO frequency is set to either 12 MHz or 48 MHz to match the
  60:Generated_Source\PSoC5/cyPm.c **** *  Design-Wide Resources System Editor "Enable Fast IMO During Startup" setting.
  61:Generated_Source\PSoC5/cyPm.c **** *  The ILO and 32 KHz oscillators are not impacted. The current Flash wait state
  62:Generated_Source\PSoC5/cyPm.c **** *  setting is saved and the Flash wait state setting is set for the current IMO
  63:Generated_Source\PSoC5/cyPm.c **** *  speed.
  64:Generated_Source\PSoC5/cyPm.c **** *
  65:Generated_Source\PSoC5/cyPm.c **** *  Note If the Master Clock source is routed through the DSI inputs, then it
  66:Generated_Source\PSoC5/cyPm.c **** *  must be set manually to another source before using the
  67:Generated_Source\PSoC5/cyPm.c **** *  CyPmSaveClocks()/CyPmRestoreClocks() functions.
  68:Generated_Source\PSoC5/cyPm.c **** *
  69:Generated_Source\PSoC5/cyPm.c **** * \sideeffect
  70:Generated_Source\PSoC5/cyPm.c **** *  All peripheral clocks are going to be off after this API method call.
  71:Generated_Source\PSoC5/cyPm.c **** *
  72:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
  73:Generated_Source\PSoC5/cyPm.c **** void CyPmSaveClocks(void) 
  74:Generated_Source\PSoC5/cyPm.c **** {
  75:Generated_Source\PSoC5/cyPm.c ****     /* Digital and analog clocks - save enable state and disable them all */
  76:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.enClkA = CY_PM_ACT_CFG1_REG & CY_PM_ACT_EN_CLK_A_MASK;
  77:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.enClkD = CY_PM_ACT_CFG2_REG;
  78:Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG1_REG &= ((uint8)(~CY_PM_ACT_EN_CLK_A_MASK));
  79:Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG2_REG &= ((uint8)(~CY_PM_ACT_EN_CLK_D_MASK));
  80:Generated_Source\PSoC5/cyPm.c **** 
  81:Generated_Source\PSoC5/cyPm.c ****     /* Save current flash wait cycles and set the maximum value */
  82:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.flashWaitCycles = CY_PM_CACHE_CR_CYCLES_MASK & CY_PM_CACHE_CR_REG;
  83:Generated_Source\PSoC5/cyPm.c ****     CyFlash_SetWaitCycles(CY_PM_MAX_FLASH_WAIT_CYCLES);
  84:Generated_Source\PSoC5/cyPm.c **** 
  85:Generated_Source\PSoC5/cyPm.c ****     /* IMO - save current IMO MHz OSC frequency and USB mode is on bit */
  86:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.imoFreq = CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK;
  87:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.imoUsbClk = CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_USB;
  88:Generated_Source\PSoC5/cyPm.c **** 
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 3


  89:Generated_Source\PSoC5/cyPm.c ****     /* IMO doubler - save enable state */
  90:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_F2XON))
  91:Generated_Source\PSoC5/cyPm.c ****     {
  92:Generated_Source\PSoC5/cyPm.c ****         /* IMO doubler enabled - save and disable */
  93:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imo2x = CY_PM_ENABLED;
  94:Generated_Source\PSoC5/cyPm.c ****     }
  95:Generated_Source\PSoC5/cyPm.c ****     else
  96:Generated_Source\PSoC5/cyPm.c ****     {
  97:Generated_Source\PSoC5/cyPm.c ****         /* IMO doubler disabled */
  98:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imo2x = CY_PM_DISABLED;
  99:Generated_Source\PSoC5/cyPm.c ****     }
 100:Generated_Source\PSoC5/cyPm.c **** 
 101:Generated_Source\PSoC5/cyPm.c ****     /* Master clock - save source */
 102:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.masterClkSrc = CY_PM_CLKDIST_MSTR1_REG & CY_PM_MASTER_CLK_SRC_MASK;
 103:Generated_Source\PSoC5/cyPm.c **** 
 104:Generated_Source\PSoC5/cyPm.c ****     /* Switch Master clock's source from PLL's output to PLL's source */
 105:Generated_Source\PSoC5/cyPm.c ****     if(CY_MASTER_SOURCE_PLL == cyPmClockBackup.masterClkSrc)
 106:Generated_Source\PSoC5/cyPm.c ****     {
 107:Generated_Source\PSoC5/cyPm.c ****         switch (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_PLL_SRC_MASK)
 108:Generated_Source\PSoC5/cyPm.c ****         {
 109:Generated_Source\PSoC5/cyPm.c ****         case CY_PM_CLKDIST_PLL_SRC_IMO:
 110:Generated_Source\PSoC5/cyPm.c ****             CyMasterClk_SetSource(CY_MASTER_SOURCE_IMO);
 111:Generated_Source\PSoC5/cyPm.c ****             break;
 112:Generated_Source\PSoC5/cyPm.c **** 
 113:Generated_Source\PSoC5/cyPm.c ****         case CY_PM_CLKDIST_PLL_SRC_XTAL:
 114:Generated_Source\PSoC5/cyPm.c ****             CyMasterClk_SetSource(CY_MASTER_SOURCE_XTAL);
 115:Generated_Source\PSoC5/cyPm.c ****             break;
 116:Generated_Source\PSoC5/cyPm.c **** 
 117:Generated_Source\PSoC5/cyPm.c ****         case CY_PM_CLKDIST_PLL_SRC_DSI:
 118:Generated_Source\PSoC5/cyPm.c ****             CyMasterClk_SetSource(CY_MASTER_SOURCE_DSI);
 119:Generated_Source\PSoC5/cyPm.c ****             break;
 120:Generated_Source\PSoC5/cyPm.c **** 
 121:Generated_Source\PSoC5/cyPm.c ****         default:
 122:Generated_Source\PSoC5/cyPm.c ****             CYASSERT(0u != 0u);
 123:Generated_Source\PSoC5/cyPm.c ****             break;
 124:Generated_Source\PSoC5/cyPm.c ****         }
 125:Generated_Source\PSoC5/cyPm.c ****     }
 126:Generated_Source\PSoC5/cyPm.c **** 
 127:Generated_Source\PSoC5/cyPm.c ****     /* PLL - check enable state, disable if needed */
 128:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_FASTCLK_PLL_CFG0_REG & CY_PM_PLL_CFG0_ENABLE))
 129:Generated_Source\PSoC5/cyPm.c ****     {
 130:Generated_Source\PSoC5/cyPm.c ****         /* PLL is enabled - save state and disable */
 131:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.pllEnableState = CY_PM_ENABLED;
 132:Generated_Source\PSoC5/cyPm.c ****         CyPLL_OUT_Stop();
 133:Generated_Source\PSoC5/cyPm.c ****     }
 134:Generated_Source\PSoC5/cyPm.c ****     else
 135:Generated_Source\PSoC5/cyPm.c ****     {
 136:Generated_Source\PSoC5/cyPm.c ****         /* PLL is disabled - save state */
 137:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.pllEnableState = CY_PM_DISABLED;
 138:Generated_Source\PSoC5/cyPm.c ****     }
 139:Generated_Source\PSoC5/cyPm.c **** 
 140:Generated_Source\PSoC5/cyPm.c ****     /* IMO - set appropriate frequency for LPM */
 141:Generated_Source\PSoC5/cyPm.c ****     CyIMO_SetFreq(CY_PM_IMO_FREQ_LPM);
 142:Generated_Source\PSoC5/cyPm.c **** 
 143:Generated_Source\PSoC5/cyPm.c ****     /* IMO - save enable state and enable without wait to settle */
 144:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG))
 145:Generated_Source\PSoC5/cyPm.c ****     {
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 4


 146:Generated_Source\PSoC5/cyPm.c ****         /* IMO - save enabled state */
 147:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imoEnable = CY_PM_ENABLED;
 148:Generated_Source\PSoC5/cyPm.c ****     }
 149:Generated_Source\PSoC5/cyPm.c ****     else
 150:Generated_Source\PSoC5/cyPm.c ****     {
 151:Generated_Source\PSoC5/cyPm.c ****         /* IMO - save disabled state */
 152:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imoEnable = CY_PM_DISABLED;
 153:Generated_Source\PSoC5/cyPm.c **** 
 154:Generated_Source\PSoC5/cyPm.c ****         /* Enable the IMO. Use software delay instead of the FTW-based inside */
 155:Generated_Source\PSoC5/cyPm.c ****         CyIMO_Start(CY_PM_IMO_NO_WAIT_TO_SETTLE);
 156:Generated_Source\PSoC5/cyPm.c **** 
 157:Generated_Source\PSoC5/cyPm.c ****         /* Settling time of the IMO is of the order of less than 6us */
 158:Generated_Source\PSoC5/cyPm.c ****         CyDelayUs(6u);
 159:Generated_Source\PSoC5/cyPm.c ****     }
 160:Generated_Source\PSoC5/cyPm.c **** 
 161:Generated_Source\PSoC5/cyPm.c ****     /* IMO - save the current IMOCLK source and set to IMO if not yet */
 162:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_XCLKEN))
 163:Generated_Source\PSoC5/cyPm.c ****     {
 164:Generated_Source\PSoC5/cyPm.c ****         /* DSI or XTAL CLK */
 165:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imoClkSrc =
 166:Generated_Source\PSoC5/cyPm.c ****             (0u == (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO2X_SRC)) ? CY_IMO_SOURCE_DSI : CY_IMO_S
 167:Generated_Source\PSoC5/cyPm.c **** 
 168:Generated_Source\PSoC5/cyPm.c ****         /* IMO -  set IMOCLK source to IMO */
 169:Generated_Source\PSoC5/cyPm.c ****         CyIMO_SetSource(CY_IMO_SOURCE_IMO);
 170:Generated_Source\PSoC5/cyPm.c ****     }
 171:Generated_Source\PSoC5/cyPm.c ****     else
 172:Generated_Source\PSoC5/cyPm.c ****     {
 173:Generated_Source\PSoC5/cyPm.c ****         /* IMO */
 174:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imoClkSrc = CY_IMO_SOURCE_IMO;
 175:Generated_Source\PSoC5/cyPm.c ****     }
 176:Generated_Source\PSoC5/cyPm.c **** 
 177:Generated_Source\PSoC5/cyPm.c ****     /* Save clk_imo source */
 178:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.clkImoSrc = CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO_OUT_MASK;
 179:Generated_Source\PSoC5/cyPm.c **** 
 180:Generated_Source\PSoC5/cyPm.c ****     /* If IMOCLK2X or SPC OSC is source for clk_imo, set it to IMOCLK */
 181:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_CLKDIST_IMO_OUT_IMO != cyPmClockBackup.clkImoSrc)
 182:Generated_Source\PSoC5/cyPm.c ****     {
 183:Generated_Source\PSoC5/cyPm.c ****         /* Set IMOCLK to source for clk_imo */
 184:Generated_Source\PSoC5/cyPm.c ****         CY_PM_CLKDIST_CR_REG = (CY_PM_CLKDIST_CR_REG & ((uint8)(~CY_PM_CLKDIST_IMO_OUT_MASK))) |
 185:Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_CLKDIST_IMO_OUT_IMO;
 186:Generated_Source\PSoC5/cyPm.c ****     }    /* Need to change nothing if IMOCLK is source clk_imo */
 187:Generated_Source\PSoC5/cyPm.c **** 
 188:Generated_Source\PSoC5/cyPm.c ****     /* IMO doubler - disable it (saved above) */
 189:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_F2XON))
 190:Generated_Source\PSoC5/cyPm.c ****     {
 191:Generated_Source\PSoC5/cyPm.c ****         CyIMO_DisableDoubler();
 192:Generated_Source\PSoC5/cyPm.c ****     }
 193:Generated_Source\PSoC5/cyPm.c **** 
 194:Generated_Source\PSoC5/cyPm.c ****     /* Master clock - save divider and set it to divide-by-one (if no yet) */
 195:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.clkSyncDiv = CY_PM_CLKDIST_MSTR0_REG;
 196:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_DIV_BY_ONE != cyPmClockBackup.clkSyncDiv)
 197:Generated_Source\PSoC5/cyPm.c ****     {
 198:Generated_Source\PSoC5/cyPm.c ****         CyMasterClk_SetDivider(CY_PM_DIV_BY_ONE);
 199:Generated_Source\PSoC5/cyPm.c ****     }    /* No change if master clock divider is 1 */
 200:Generated_Source\PSoC5/cyPm.c **** 
 201:Generated_Source\PSoC5/cyPm.c ****     /* Master clock source - set it to IMO if not yet. */
 202:Generated_Source\PSoC5/cyPm.c ****     if(CY_MASTER_SOURCE_IMO != cyPmClockBackup.masterClkSrc)
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 5


 203:Generated_Source\PSoC5/cyPm.c ****     {
 204:Generated_Source\PSoC5/cyPm.c ****         CyMasterClk_SetSource(CY_MASTER_SOURCE_IMO);
 205:Generated_Source\PSoC5/cyPm.c ****     }    /* No change if master clock source is IMO */
 206:Generated_Source\PSoC5/cyPm.c **** 
 207:Generated_Source\PSoC5/cyPm.c ****     /* Bus clock - save divider and set it, if needed, to divide-by-one */
 208:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.clkBusDiv = (uint16) ((uint16) CY_PM_CLK_BUS_MSB_DIV_REG << 8u);
 209:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.clkBusDiv |= CY_PM_CLK_BUS_LSB_DIV_REG;
 210:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_BUS_CLK_DIV_BY_ONE != cyPmClockBackup.clkBusDiv)
 211:Generated_Source\PSoC5/cyPm.c ****     {
 212:Generated_Source\PSoC5/cyPm.c ****         CyBusClk_SetDivider(CY_PM_BUS_CLK_DIV_BY_ONE);
 213:Generated_Source\PSoC5/cyPm.c ****     }    /* Do nothing if saved and actual values are equal */
 214:Generated_Source\PSoC5/cyPm.c **** 
 215:Generated_Source\PSoC5/cyPm.c ****     /* Set number of wait cycles for flash according to CPU frequency in MHz */
 216:Generated_Source\PSoC5/cyPm.c ****     CyFlash_SetWaitCycles((uint8)CY_PM_GET_CPU_FREQ_MHZ);
 217:Generated_Source\PSoC5/cyPm.c **** 
 218:Generated_Source\PSoC5/cyPm.c ****     /* MHz ECO - check enable state and disable if needed */
 219:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_FASTCLK_XMHZ_CSR_REG & CY_PM_XMHZ_CSR_ENABLE))
 220:Generated_Source\PSoC5/cyPm.c ****     {
 221:Generated_Source\PSoC5/cyPm.c ****         /* MHz ECO is enabled - save state and disable */
 222:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.xmhzEnableState = CY_PM_ENABLED;
 223:Generated_Source\PSoC5/cyPm.c ****         CyXTAL_Stop();
 224:Generated_Source\PSoC5/cyPm.c ****     }
 225:Generated_Source\PSoC5/cyPm.c ****     else
 226:Generated_Source\PSoC5/cyPm.c ****     {
 227:Generated_Source\PSoC5/cyPm.c ****         /* MHz ECO is disabled - save state */
 228:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.xmhzEnableState = CY_PM_DISABLED;
 229:Generated_Source\PSoC5/cyPm.c ****     }
 230:Generated_Source\PSoC5/cyPm.c **** 
 231:Generated_Source\PSoC5/cyPm.c **** 
 232:Generated_Source\PSoC5/cyPm.c ****     /***************************************************************************
 233:Generated_Source\PSoC5/cyPm.c ****     * Save the enable state of delay between the system bus clock and each of the
 234:Generated_Source\PSoC5/cyPm.c ****     * 4 individual analog clocks. This bit non-retention and its value should
 235:Generated_Source\PSoC5/cyPm.c ****     * be restored on wakeup.
 236:Generated_Source\PSoC5/cyPm.c ****     ***************************************************************************/
 237:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_CLKDIST_DELAY_REG & CY_PM_CLKDIST_DELAY_EN))
 238:Generated_Source\PSoC5/cyPm.c ****     {
 239:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.clkDistDelay = CY_PM_ENABLED;
 240:Generated_Source\PSoC5/cyPm.c ****     }
 241:Generated_Source\PSoC5/cyPm.c ****     else
 242:Generated_Source\PSoC5/cyPm.c ****     {
 243:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.clkDistDelay = CY_PM_DISABLED;
 244:Generated_Source\PSoC5/cyPm.c ****     }
 245:Generated_Source\PSoC5/cyPm.c **** }
 246:Generated_Source\PSoC5/cyPm.c **** 
 247:Generated_Source\PSoC5/cyPm.c **** 
 248:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
 249:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmRestoreClocks
 250:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
 251:Generated_Source\PSoC5/cyPm.c **** *
 252:Generated_Source\PSoC5/cyPm.c **** *  Restores any state that was preserved by the last call to CyPmSaveClocks().
 253:Generated_Source\PSoC5/cyPm.c **** *  The Flash wait state setting is also restored.
 254:Generated_Source\PSoC5/cyPm.c **** *
 255:Generated_Source\PSoC5/cyPm.c **** *  Note If the Master Clock source is routed through the DSI inputs, then it
 256:Generated_Source\PSoC5/cyPm.c **** *  must be set manually to another source before using the
 257:Generated_Source\PSoC5/cyPm.c **** *  CyPmSaveClocks()/CyPmRestoreClocks() functions.
 258:Generated_Source\PSoC5/cyPm.c **** *
 259:Generated_Source\PSoC5/cyPm.c **** *  PSoC 3 and PSoC 5LP:
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 6


 260:Generated_Source\PSoC5/cyPm.c **** *  The merge region could be used to process state when the megahertz crystal is
 261:Generated_Source\PSoC5/cyPm.c **** *  not ready after a hold-off timeout.
 262:Generated_Source\PSoC5/cyPm.c **** *
 263:Generated_Source\PSoC5/cyPm.c **** *  PSoC 5:
 264:Generated_Source\PSoC5/cyPm.c **** *  The 130 ms is given for the megahertz crystal to stabilize. Its readiness is
 265:Generated_Source\PSoC5/cyPm.c **** *  not verified after a hold-off timeout.
 266:Generated_Source\PSoC5/cyPm.c **** *
 267:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
 268:Generated_Source\PSoC5/cyPm.c **** void CyPmRestoreClocks(void) 
 269:Generated_Source\PSoC5/cyPm.c **** {
 270:Generated_Source\PSoC5/cyPm.c ****     cystatus status = CYRET_TIMEOUT;
 271:Generated_Source\PSoC5/cyPm.c ****     uint16 i;
 272:Generated_Source\PSoC5/cyPm.c ****     uint16 clkBusDivTmp;
 273:Generated_Source\PSoC5/cyPm.c **** 
 274:Generated_Source\PSoC5/cyPm.c **** 
 275:Generated_Source\PSoC5/cyPm.c ****     /* Convertion table between CyIMO_SetFreq() parameters and register's value */
 276:Generated_Source\PSoC5/cyPm.c ****     const uint8 CYCODE cyPmImoFreqMhz2Reg[7u] = {
 277:Generated_Source\PSoC5/cyPm.c ****         CY_IMO_FREQ_12MHZ, CY_IMO_FREQ_6MHZ,  CY_IMO_FREQ_24MHZ, CY_IMO_FREQ_3MHZ,
 278:Generated_Source\PSoC5/cyPm.c ****         CY_IMO_FREQ_48MHZ, 5u, 6u};
 279:Generated_Source\PSoC5/cyPm.c **** 
 280:Generated_Source\PSoC5/cyPm.c ****     /* Restore enable state of delay between system bus clock and ACLKs. */
 281:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmClockBackup.clkDistDelay)
 282:Generated_Source\PSoC5/cyPm.c ****     {
 283:Generated_Source\PSoC5/cyPm.c ****         /* Delay for both bandgap and delay line to settle out */
 284:Generated_Source\PSoC5/cyPm.c ****         CyDelayCycles((uint32)(CY_PM_CLK_DELAY_BANDGAP_SETTLE_US + CY_PM_CLK_DELAY_BIAS_SETTLE_US) 
 285:Generated_Source\PSoC5/cyPm.c ****                         CY_PM_GET_CPU_FREQ_MHZ);
 286:Generated_Source\PSoC5/cyPm.c **** 
 287:Generated_Source\PSoC5/cyPm.c ****         CY_PM_CLKDIST_DELAY_REG |= CY_PM_CLKDIST_DELAY_EN;
 288:Generated_Source\PSoC5/cyPm.c ****     }
 289:Generated_Source\PSoC5/cyPm.c **** 
 290:Generated_Source\PSoC5/cyPm.c ****     /* MHz ECO restore state */
 291:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmClockBackup.xmhzEnableState)
 292:Generated_Source\PSoC5/cyPm.c ****     {
 293:Generated_Source\PSoC5/cyPm.c ****         /***********************************************************************
 294:Generated_Source\PSoC5/cyPm.c ****         * Enabling XMHZ XTAL. The actual CyXTAL_Start() with a non zero wait
 295:Generated_Source\PSoC5/cyPm.c ****         * period uses FTW for period measurement. This could cause a problem
 296:Generated_Source\PSoC5/cyPm.c ****         * if CTW/FTW is used as a wake up time in the low power modes APIs.
 297:Generated_Source\PSoC5/cyPm.c ****         * So, the XTAL wait procedure is implemented with a software delay.
 298:Generated_Source\PSoC5/cyPm.c ****         ***********************************************************************/
 299:Generated_Source\PSoC5/cyPm.c **** 
 300:Generated_Source\PSoC5/cyPm.c ****         /* Enable XMHZ XTAL with no wait */
 301:Generated_Source\PSoC5/cyPm.c ****         (void) CyXTAL_Start(CY_PM_XTAL_MHZ_NO_WAIT);
 302:Generated_Source\PSoC5/cyPm.c **** 
 303:Generated_Source\PSoC5/cyPm.c ****         /* Read XERR bit to clear it */
 304:Generated_Source\PSoC5/cyPm.c ****         (void) CY_PM_FASTCLK_XMHZ_CSR_REG;
 305:Generated_Source\PSoC5/cyPm.c **** 
 306:Generated_Source\PSoC5/cyPm.c ****         /* Wait */
 307:Generated_Source\PSoC5/cyPm.c ****         for(i = CY_PM_MHZ_XTAL_WAIT_NUM_OF_200_US; i > 0u; i--)
 308:Generated_Source\PSoC5/cyPm.c ****         {
 309:Generated_Source\PSoC5/cyPm.c ****             /* Make a 200 microseconds delay */
 310:Generated_Source\PSoC5/cyPm.c ****             CyDelayCycles((uint32)CY_PM_WAIT_200_US * CY_PM_GET_CPU_FREQ_MHZ);
 311:Generated_Source\PSoC5/cyPm.c **** 
 312:Generated_Source\PSoC5/cyPm.c ****             /* High output indicates oscillator failure */
 313:Generated_Source\PSoC5/cyPm.c ****             if(0u == (CY_PM_FASTCLK_XMHZ_CSR_REG & CY_PM_XMHZ_CSR_XERR))
 314:Generated_Source\PSoC5/cyPm.c ****             {
 315:Generated_Source\PSoC5/cyPm.c ****                 status = CYRET_SUCCESS;
 316:Generated_Source\PSoC5/cyPm.c ****                 break;
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 7


 317:Generated_Source\PSoC5/cyPm.c ****             }
 318:Generated_Source\PSoC5/cyPm.c ****         }
 319:Generated_Source\PSoC5/cyPm.c **** 
 320:Generated_Source\PSoC5/cyPm.c ****         if(CYRET_TIMEOUT == status)
 321:Generated_Source\PSoC5/cyPm.c ****         {
 322:Generated_Source\PSoC5/cyPm.c ****             /*******************************************************************
 323:Generated_Source\PSoC5/cyPm.c ****             * Process the situation when megahertz crystal is not ready.
 324:Generated_Source\PSoC5/cyPm.c ****             * Time to stabilize the value is crystal specific.
 325:Generated_Source\PSoC5/cyPm.c ****             *******************************************************************/
 326:Generated_Source\PSoC5/cyPm.c ****            /* `#START_MHZ_ECO_TIMEOUT` */
 327:Generated_Source\PSoC5/cyPm.c **** 
 328:Generated_Source\PSoC5/cyPm.c ****            /* `#END` */
 329:Generated_Source\PSoC5/cyPm.c **** 
 330:Generated_Source\PSoC5/cyPm.c ****         #ifdef CY_BOOT_CY_PM_RESTORE_CLOCKS_ECO_TIMEOUT_CALLBACK
 331:Generated_Source\PSoC5/cyPm.c ****             CyBoot_CyPmRestoreClocks_EcoTimeout_Callback();
 332:Generated_Source\PSoC5/cyPm.c ****         #endif /* CY_BOOT_CY_PM_RESTORE_CLOCKS_ECO_TIMEOUT_CALLBACK */
 333:Generated_Source\PSoC5/cyPm.c ****         }
 334:Generated_Source\PSoC5/cyPm.c ****     }   /* (CY_PM_ENABLED == cyPmClockBackup.xmhzEnableState) */
 335:Generated_Source\PSoC5/cyPm.c **** 
 336:Generated_Source\PSoC5/cyPm.c **** 
 337:Generated_Source\PSoC5/cyPm.c ****     /* Temporary set maximum flash wait cycles */
 338:Generated_Source\PSoC5/cyPm.c ****     CyFlash_SetWaitCycles(CY_PM_MAX_FLASH_WAIT_CYCLES);
 339:Generated_Source\PSoC5/cyPm.c **** 
 340:Generated_Source\PSoC5/cyPm.c ****     /* XTAL and DSI clocks are ready to be source for Master clock. */
 341:Generated_Source\PSoC5/cyPm.c ****     if((CY_PM_MASTER_CLK_SRC_XTAL == cyPmClockBackup.masterClkSrc) ||
 342:Generated_Source\PSoC5/cyPm.c ****        (CY_PM_MASTER_CLK_SRC_DSI  == cyPmClockBackup.masterClkSrc))
 343:Generated_Source\PSoC5/cyPm.c ****     {
 344:Generated_Source\PSoC5/cyPm.c ****         /* Restore Master clock's divider */
 345:Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_CLKDIST_MSTR0_REG != cyPmClockBackup.clkSyncDiv)
 346:Generated_Source\PSoC5/cyPm.c ****         {
 347:Generated_Source\PSoC5/cyPm.c ****             /* Restore Master clock divider */
 348:Generated_Source\PSoC5/cyPm.c ****             CyMasterClk_SetDivider(cyPmClockBackup.clkSyncDiv);
 349:Generated_Source\PSoC5/cyPm.c ****         }
 350:Generated_Source\PSoC5/cyPm.c **** 
 351:Generated_Source\PSoC5/cyPm.c ****         /* Restore Master clock source */
 352:Generated_Source\PSoC5/cyPm.c ****         CyMasterClk_SetSource(cyPmClockBackup.masterClkSrc);
 353:Generated_Source\PSoC5/cyPm.c ****     }
 354:Generated_Source\PSoC5/cyPm.c **** 
 355:Generated_Source\PSoC5/cyPm.c ****     /* IMO - restore IMO frequency */
 356:Generated_Source\PSoC5/cyPm.c ****     if((0u != (cyPmClockBackup.imoUsbClk & CY_PM_FASTCLK_IMO_CR_USB)) &&
 357:Generated_Source\PSoC5/cyPm.c ****         (CY_IMO_FREQ_24MHZ == cyPmImoFreqMhz2Reg[cyPmClockBackup.imoFreq]))
 358:Generated_Source\PSoC5/cyPm.c ****     {
 359:Generated_Source\PSoC5/cyPm.c ****         /* Restore IMO frequency (24 MHz) and trim it for USB */
 360:Generated_Source\PSoC5/cyPm.c ****         CyIMO_SetFreq(CY_IMO_FREQ_USB);
 361:Generated_Source\PSoC5/cyPm.c ****     }
 362:Generated_Source\PSoC5/cyPm.c ****     else
 363:Generated_Source\PSoC5/cyPm.c ****     {
 364:Generated_Source\PSoC5/cyPm.c ****         /* Restore IMO frequency */
 365:Generated_Source\PSoC5/cyPm.c ****         CyIMO_SetFreq(cyPmImoFreqMhz2Reg[cyPmClockBackup.imoFreq]);
 366:Generated_Source\PSoC5/cyPm.c **** 
 367:Generated_Source\PSoC5/cyPm.c ****         if(0u != (cyPmClockBackup.imoUsbClk & CY_PM_FASTCLK_IMO_CR_USB))
 368:Generated_Source\PSoC5/cyPm.c ****         {
 369:Generated_Source\PSoC5/cyPm.c ****             CY_PM_FASTCLK_IMO_CR_REG |= CY_PM_FASTCLK_IMO_CR_USB;
 370:Generated_Source\PSoC5/cyPm.c ****         }
 371:Generated_Source\PSoC5/cyPm.c ****         else
 372:Generated_Source\PSoC5/cyPm.c ****         {
 373:Generated_Source\PSoC5/cyPm.c ****             CY_PM_FASTCLK_IMO_CR_REG &= ((uint8)(~CY_PM_FASTCLK_IMO_CR_USB));
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 8


 374:Generated_Source\PSoC5/cyPm.c ****         }
 375:Generated_Source\PSoC5/cyPm.c ****     }
 376:Generated_Source\PSoC5/cyPm.c **** 
 377:Generated_Source\PSoC5/cyPm.c ****     /* IMO - restore enable state if needed */
 378:Generated_Source\PSoC5/cyPm.c ****     if((CY_PM_ENABLED == cyPmClockBackup.imoEnable) &&
 379:Generated_Source\PSoC5/cyPm.c ****        (0u == (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG)))
 380:Generated_Source\PSoC5/cyPm.c ****     {
 381:Generated_Source\PSoC5/cyPm.c ****         /* IMO - restore enabled state */
 382:Generated_Source\PSoC5/cyPm.c ****         CyIMO_Start(CY_PM_IMO_NO_WAIT_TO_SETTLE);
 383:Generated_Source\PSoC5/cyPm.c ****     }
 384:Generated_Source\PSoC5/cyPm.c **** 
 385:Generated_Source\PSoC5/cyPm.c ****     /* IMO - restore IMOCLK source */
 386:Generated_Source\PSoC5/cyPm.c ****     CyIMO_SetSource(cyPmClockBackup.imoClkSrc);
 387:Generated_Source\PSoC5/cyPm.c **** 
 388:Generated_Source\PSoC5/cyPm.c ****     /* Restore IMO doubler enable state (turned off by CyPmSaveClocks()) */
 389:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmClockBackup.imo2x)
 390:Generated_Source\PSoC5/cyPm.c ****     {
 391:Generated_Source\PSoC5/cyPm.c ****         CyIMO_EnableDoubler();
 392:Generated_Source\PSoC5/cyPm.c ****     }
 393:Generated_Source\PSoC5/cyPm.c **** 
 394:Generated_Source\PSoC5/cyPm.c ****     /* IMO - restore clk_imo source, if needed */
 395:Generated_Source\PSoC5/cyPm.c ****     if(cyPmClockBackup.clkImoSrc != (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO_OUT_MASK))
 396:Generated_Source\PSoC5/cyPm.c ****     {
 397:Generated_Source\PSoC5/cyPm.c ****         CY_PM_CLKDIST_CR_REG = (CY_PM_CLKDIST_CR_REG & ((uint8)(~CY_PM_CLKDIST_IMO_OUT_MASK))) |
 398:Generated_Source\PSoC5/cyPm.c ****                                 cyPmClockBackup.clkImoSrc;
 399:Generated_Source\PSoC5/cyPm.c ****     }
 400:Generated_Source\PSoC5/cyPm.c **** 
 401:Generated_Source\PSoC5/cyPm.c **** 
 402:Generated_Source\PSoC5/cyPm.c ****     /* PLL restore state */
 403:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmClockBackup.pllEnableState)
 404:Generated_Source\PSoC5/cyPm.c ****     {
 405:Generated_Source\PSoC5/cyPm.c ****         /***********************************************************************
 406:Generated_Source\PSoC5/cyPm.c ****         * Enable PLL. The actual CyPLL_OUT_Start() without wait period uses FTW
 407:Generated_Source\PSoC5/cyPm.c ****         * for period measurement. This could cause a problem if CTW/FTW is used
 408:Generated_Source\PSoC5/cyPm.c ****         * as a wakeup time in the low power modes APIs. To omit this issue PLL
 409:Generated_Source\PSoC5/cyPm.c ****         * wait procedure is implemented with a software delay.
 410:Generated_Source\PSoC5/cyPm.c ****         ***********************************************************************/
 411:Generated_Source\PSoC5/cyPm.c ****         status = CYRET_TIMEOUT;
 412:Generated_Source\PSoC5/cyPm.c **** 
 413:Generated_Source\PSoC5/cyPm.c ****         /* Enable PLL */
 414:Generated_Source\PSoC5/cyPm.c ****         (void) CyPLL_OUT_Start(CY_PM_PLL_OUT_NO_WAIT);
 415:Generated_Source\PSoC5/cyPm.c **** 
 416:Generated_Source\PSoC5/cyPm.c ****         /* Read to clear lock status after delay */
 417:Generated_Source\PSoC5/cyPm.c ****         CyDelayUs((uint32)80u);
 418:Generated_Source\PSoC5/cyPm.c ****         (void) CY_PM_FASTCLK_PLL_SR_REG;
 419:Generated_Source\PSoC5/cyPm.c **** 
 420:Generated_Source\PSoC5/cyPm.c ****         /* It should take 250 us lock: 251-80 = 171 */
 421:Generated_Source\PSoC5/cyPm.c ****         for(i = 171u; i > 0u; i--)
 422:Generated_Source\PSoC5/cyPm.c ****         {
 423:Generated_Source\PSoC5/cyPm.c ****             CyDelayUs((uint32)1u);
 424:Generated_Source\PSoC5/cyPm.c **** 
 425:Generated_Source\PSoC5/cyPm.c ****             /* Accept PLL is OK after two consecutive polls indicate PLL lock */
 426:Generated_Source\PSoC5/cyPm.c ****             if((0u != (CY_PM_FASTCLK_PLL_SR_REG & CY_PM_FASTCLK_PLL_LOCKED)) &&
 427:Generated_Source\PSoC5/cyPm.c ****                (0u != (CY_PM_FASTCLK_PLL_SR_REG & CY_PM_FASTCLK_PLL_LOCKED)))
 428:Generated_Source\PSoC5/cyPm.c ****             {
 429:Generated_Source\PSoC5/cyPm.c ****                 status = CYRET_SUCCESS;
 430:Generated_Source\PSoC5/cyPm.c ****                 break;
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 9


 431:Generated_Source\PSoC5/cyPm.c ****             }
 432:Generated_Source\PSoC5/cyPm.c ****         }
 433:Generated_Source\PSoC5/cyPm.c **** 
 434:Generated_Source\PSoC5/cyPm.c ****         if(CYRET_TIMEOUT == status)
 435:Generated_Source\PSoC5/cyPm.c ****         {
 436:Generated_Source\PSoC5/cyPm.c ****             /*******************************************************************
 437:Generated_Source\PSoC5/cyPm.c ****             * Process the situation when PLL is not ready.
 438:Generated_Source\PSoC5/cyPm.c ****             *******************************************************************/
 439:Generated_Source\PSoC5/cyPm.c ****            /* `#START_PLL_TIMEOUT` */
 440:Generated_Source\PSoC5/cyPm.c **** 
 441:Generated_Source\PSoC5/cyPm.c ****            /* `#END` */
 442:Generated_Source\PSoC5/cyPm.c **** 
 443:Generated_Source\PSoC5/cyPm.c ****         #ifdef CY_BOOT_CY_PM_RESTORE_CLOCKS_PLL_TIMEOUT_CALLBACK
 444:Generated_Source\PSoC5/cyPm.c ****             CyBoot_CyPmRestoreClocks_PllTimeout_Callback();
 445:Generated_Source\PSoC5/cyPm.c ****         #endif /* CY_BOOT_CY_PM_RESTORE_CLOCKS_PLL_TIMEOUT_CALLBACK */
 446:Generated_Source\PSoC5/cyPm.c ****         }
 447:Generated_Source\PSoC5/cyPm.c ****     }   /* (CY_PM_ENABLED == cyPmClockBackup.pllEnableState) */
 448:Generated_Source\PSoC5/cyPm.c **** 
 449:Generated_Source\PSoC5/cyPm.c **** 
 450:Generated_Source\PSoC5/cyPm.c ****     /* PLL and IMO is ready to be source for Master clock */
 451:Generated_Source\PSoC5/cyPm.c ****     if((CY_PM_MASTER_CLK_SRC_IMO == cyPmClockBackup.masterClkSrc) ||
 452:Generated_Source\PSoC5/cyPm.c ****        (CY_PM_MASTER_CLK_SRC_PLL == cyPmClockBackup.masterClkSrc))
 453:Generated_Source\PSoC5/cyPm.c ****     {
 454:Generated_Source\PSoC5/cyPm.c ****         /* Restore Master clock divider */
 455:Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_CLKDIST_MSTR0_REG != cyPmClockBackup.clkSyncDiv)
 456:Generated_Source\PSoC5/cyPm.c ****         {
 457:Generated_Source\PSoC5/cyPm.c ****             CyMasterClk_SetDivider(cyPmClockBackup.clkSyncDiv);
 458:Generated_Source\PSoC5/cyPm.c ****         }
 459:Generated_Source\PSoC5/cyPm.c **** 
 460:Generated_Source\PSoC5/cyPm.c ****         /* Restore Master clock source */
 461:Generated_Source\PSoC5/cyPm.c ****         CyMasterClk_SetSource(cyPmClockBackup.masterClkSrc);
 462:Generated_Source\PSoC5/cyPm.c ****     }
 463:Generated_Source\PSoC5/cyPm.c **** 
 464:Generated_Source\PSoC5/cyPm.c ****     /* IMO - disable if it was originally disabled */
 465:Generated_Source\PSoC5/cyPm.c ****     if((CY_PM_DISABLED == cyPmClockBackup.imoEnable) &&
 466:Generated_Source\PSoC5/cyPm.c ****        (0u != (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG)))
 467:Generated_Source\PSoC5/cyPm.c ****     {
 468:Generated_Source\PSoC5/cyPm.c ****         CyIMO_Stop();
 469:Generated_Source\PSoC5/cyPm.c ****     }
 470:Generated_Source\PSoC5/cyPm.c **** 
 471:Generated_Source\PSoC5/cyPm.c ****     /* Bus clock - restore divider, if needed */
 472:Generated_Source\PSoC5/cyPm.c ****     clkBusDivTmp = (uint16) ((uint16)CY_PM_CLK_BUS_MSB_DIV_REG << 8u);
 473:Generated_Source\PSoC5/cyPm.c ****     clkBusDivTmp |= CY_PM_CLK_BUS_LSB_DIV_REG;
 474:Generated_Source\PSoC5/cyPm.c ****     if(cyPmClockBackup.clkBusDiv != clkBusDivTmp)
 475:Generated_Source\PSoC5/cyPm.c ****     {
 476:Generated_Source\PSoC5/cyPm.c ****         CyBusClk_SetDivider(cyPmClockBackup.clkBusDiv);
 477:Generated_Source\PSoC5/cyPm.c ****     }
 478:Generated_Source\PSoC5/cyPm.c **** 
 479:Generated_Source\PSoC5/cyPm.c ****     /* Restore flash wait cycles */
 480:Generated_Source\PSoC5/cyPm.c ****     CY_PM_CACHE_CR_REG = ((CY_PM_CACHE_CR_REG & ((uint8)(~CY_PM_CACHE_CR_CYCLES_MASK))) |
 481:Generated_Source\PSoC5/cyPm.c ****                            cyPmClockBackup.flashWaitCycles);
 482:Generated_Source\PSoC5/cyPm.c **** 
 483:Generated_Source\PSoC5/cyPm.c ****     /* Digital and analog clocks - restore state */
 484:Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG1_REG = cyPmClockBackup.enClkA;
 485:Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG2_REG = cyPmClockBackup.enClkD;
 486:Generated_Source\PSoC5/cyPm.c **** }
 487:Generated_Source\PSoC5/cyPm.c **** 
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 10


 488:Generated_Source\PSoC5/cyPm.c **** 
 489:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
 490:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmAltAct
 491:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
 492:Generated_Source\PSoC5/cyPm.c **** *
 493:Generated_Source\PSoC5/cyPm.c **** *  Puts the part into the Alternate Active (Standby) state. The Alternate Active
 494:Generated_Source\PSoC5/cyPm.c **** *  state can allow for any of the capabilities of the device to be active, but
 495:Generated_Source\PSoC5/cyPm.c **** *  the operation of this function is dependent on the CPU being disabled during
 496:Generated_Source\PSoC5/cyPm.c **** *  the Alternate Active state. The configuration code and the component APIs
 497:Generated_Source\PSoC5/cyPm.c **** *  will configure the template for the Alternate Active state to be the same as
 498:Generated_Source\PSoC5/cyPm.c **** *  the Active state with the exception that the CPU will be disabled during
 499:Generated_Source\PSoC5/cyPm.c **** *  Alternate Active.
 500:Generated_Source\PSoC5/cyPm.c **** *
 501:Generated_Source\PSoC5/cyPm.c **** *  Note Before calling this function, you must manually configure the power mode
 502:Generated_Source\PSoC5/cyPm.c **** *  of the source clocks for the timer that is used as the wakeup timer.
 503:Generated_Source\PSoC5/cyPm.c **** *
 504:Generated_Source\PSoC5/cyPm.c **** *  PSoC 3:
 505:Generated_Source\PSoC5/cyPm.c **** *  Before switching to Alternate Active, if a wakeupTime other than NONE is
 506:Generated_Source\PSoC5/cyPm.c **** *  specified, then the appropriate timer state is configured as specified with
 507:Generated_Source\PSoC5/cyPm.c **** *  the interrupt for that timer disabled.  The wakeup source will be the
 508:Generated_Source\PSoC5/cyPm.c **** *  combination of the values specified in the wakeupSource and any timer
 509:Generated_Source\PSoC5/cyPm.c **** *  specified in the wakeupTime argument.  Once the wakeup condition is
 510:Generated_Source\PSoC5/cyPm.c **** *  satisfied, then all saved state is restored and the function returns in the
 511:Generated_Source\PSoC5/cyPm.c **** *  Active state.
 512:Generated_Source\PSoC5/cyPm.c **** *
 513:Generated_Source\PSoC5/cyPm.c **** *  Note that if the wakeupTime is made with a different value, the period before
 514:Generated_Source\PSoC5/cyPm.c **** *  the wakeup occurs can be significantly shorter than the specified time.  If
 515:Generated_Source\PSoC5/cyPm.c **** *  the next call is made with the same wakeupTime value, then the wakeup will
 516:Generated_Source\PSoC5/cyPm.c **** *  occur the specified period after the previous wakeup occurred.
 517:Generated_Source\PSoC5/cyPm.c **** *
 518:Generated_Source\PSoC5/cyPm.c **** *  If a wakeupTime other than NONE is specified, then upon exit the state of the
 519:Generated_Source\PSoC5/cyPm.c **** *  specified timer will be left as specified by wakeupTime with the timer
 520:Generated_Source\PSoC5/cyPm.c **** *  enabled and the interrupt disabled.  If the CTW, FTW or One PPS is already
 521:Generated_Source\PSoC5/cyPm.c **** *  configured for wakeup, for example with the SleepTimer or RTC components,
 522:Generated_Source\PSoC5/cyPm.c **** *  then specify NONE for the wakeupTime and include the appropriate source for
 523:Generated_Source\PSoC5/cyPm.c **** *  wakeupSource.
 524:Generated_Source\PSoC5/cyPm.c **** *
 525:Generated_Source\PSoC5/cyPm.c **** *  PSoC 5LP:
 526:Generated_Source\PSoC5/cyPm.c **** *  This function is used to both enter the Alternate Active mode and halt the
 527:Generated_Source\PSoC5/cyPm.c **** *  processor.  For PSoC 3 these two actions must be paired together.  With PSoC
 528:Generated_Source\PSoC5/cyPm.c **** *  5LP the processor can be halted independently with the __WFI() function from
 529:Generated_Source\PSoC5/cyPm.c **** *  the CMSIS library that is included in Creator.  This function should be used
 530:Generated_Source\PSoC5/cyPm.c **** *  instead when the action required is just to halt the processor until an
 531:Generated_Source\PSoC5/cyPm.c **** *  enabled interrupt occurs.
 532:Generated_Source\PSoC5/cyPm.c **** *
 533:Generated_Source\PSoC5/cyPm.c **** *  The wakeupTime parameter is not used for this device. It must be set to zero
 534:Generated_Source\PSoC5/cyPm.c **** *  (PM_ALT_ACT_TIME_NONE). The wake up time configuration can be done by a
 535:Generated_Source\PSoC5/cyPm.c **** *  separate component: the CTW wakeup interval should be configured with the
 536:Generated_Source\PSoC5/cyPm.c **** *  Sleep Timer component and one second interval should be configured with the
 537:Generated_Source\PSoC5/cyPm.c **** *  RTC component.
 538:Generated_Source\PSoC5/cyPm.c **** *
 539:Generated_Source\PSoC5/cyPm.c **** *  The wakeup behavior depends on the wakeupSource parameter in the following
 540:Generated_Source\PSoC5/cyPm.c **** *  manner: upon function execution the device will be switched from Active to
 541:Generated_Source\PSoC5/cyPm.c **** *  Alternate Active mode and then the CPU will be halted. When an enabled wakeup
 542:Generated_Source\PSoC5/cyPm.c **** *  event occurs the device will return to Active mode.  Similarly when an
 543:Generated_Source\PSoC5/cyPm.c **** *  enabled interrupt occurs the CPU will be started. These two actions will
 544:Generated_Source\PSoC5/cyPm.c **** *  occur together provided that the event that occurs is an enabled wakeup
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 11


 545:Generated_Source\PSoC5/cyPm.c **** *  source and also generates an interrupt. If just the wakeup event occurs then
 546:Generated_Source\PSoC5/cyPm.c **** *  the device will be in Active mode, but the CPU will remain halted waiting for
 547:Generated_Source\PSoC5/cyPm.c **** *  an interrupt. If an interrupt occurs from something other than a wakeup
 548:Generated_Source\PSoC5/cyPm.c **** *  source, then the CPU will restart with the device in Alternate Active mode
 549:Generated_Source\PSoC5/cyPm.c **** *  until a wakeup event occurs.
 550:Generated_Source\PSoC5/cyPm.c **** *
 551:Generated_Source\PSoC5/cyPm.c **** *  For example, if CyPmAltAct(PM_ALT_ACT_TIME_NONE, PM_ALT_ACT_SRC_PICU) is
 552:Generated_Source\PSoC5/cyPm.c **** *  called and PICU interrupt occurs, the CPU will be started and device will be
 553:Generated_Source\PSoC5/cyPm.c **** *  switched into Active mode. And if CyPmAltAct(PM_ALT_ACT_TIME_NONE,
 554:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_NONE) is called and PICU interrupt occurs, the CPU will be
 555:Generated_Source\PSoC5/cyPm.c **** *  started while device remains in Alternate Active mode.
 556:Generated_Source\PSoC5/cyPm.c **** *
 557:Generated_Source\PSoC5/cyPm.c **** *  \param wakeupTime: Specifies a timer wakeup source and the frequency of that
 558:Generated_Source\PSoC5/cyPm.c **** *              source. For PSoC 5LP this parameter is ignored.
 559:Generated_Source\PSoC5/cyPm.c **** *
 560:Generated_Source\PSoC5/cyPm.c **** *           Define                      Time
 561:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_NONE             None
 562:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_ONE_PPS          One PPS: 1 second
 563:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_2MS          CTW: 2 ms
 564:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_4MS          CTW: 4 ms
 565:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_8MS          CTW: 8 ms
 566:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_16MS         CTW: 16 ms
 567:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_32MS         CTW: 32 ms
 568:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_64MS         CTW: 64 ms
 569:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_128MS        CTW: 128 ms
 570:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_256MS        CTW: 256 ms
 571:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_512MS        CTW: 512 ms
 572:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_1024MS       CTW: 1024 ms
 573:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_2048MS       CTW: 2048 ms
 574:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_4096MS       CTW: 4096 ms
 575:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_FTW(1-256)*       FTW: 10us to 2.56 ms
 576:Generated_Source\PSoC5/cyPm.c **** *
 577:Generated_Source\PSoC5/cyPm.c **** *  \param *Note:   PM_ALT_ACT_TIME_FTW() is a macro that takes an argument that
 578:Generated_Source\PSoC5/cyPm.c **** *           specifies how many increments of 10 us to delay.
 579:Generated_Source\PSoC5/cyPm.c ****             For PSoC 3 silicon the valid range of  values is 1 to 256.
 580:Generated_Source\PSoC5/cyPm.c **** *
 581:Generated_Source\PSoC5/cyPm.c **** *  \param wakeUpSource:    Specifies a bitwise mask of wakeup sources. In addition, if
 582:Generated_Source\PSoC5/cyPm.c **** *                   a wakeupTime has been specified, the associated timer will
 583:Generated_Source\PSoC5/cyPm.c **** *                   be included as a wakeup source.
 584:Generated_Source\PSoC5/cyPm.c **** *
 585:Generated_Source\PSoC5/cyPm.c **** *           Define                      Source
 586:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_NONE              None
 587:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_COMPARATOR0       Comparator 0
 588:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_COMPARATOR1       Comparator 1
 589:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_COMPARATOR2       Comparator 2
 590:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_COMPARATOR3       Comparator 3
 591:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_INTERRUPT         Interrupt
 592:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_PICU              PICU
 593:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_I2C               I2C
 594:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_BOOSTCONVERTER    Boost Converter
 595:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_FTW               Fast Timewheel*
 596:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_VD                High and Low Voltage Detection (HVI, LVI)*
 597:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_CTW               Central Timewheel**
 598:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_ONE_PPS           One PPS**
 599:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_LCD               LCD
 600:Generated_Source\PSoC5/cyPm.c **** *
 601:Generated_Source\PSoC5/cyPm.c **** *  \param *Note : FTW and HVI/LVI wakeup signals are in the same mask bit.
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 12


 602:Generated_Source\PSoC5/cyPm.c **** *  \param **Note: CTW and One PPS wakeup signals are in the same mask bit.
 603:Generated_Source\PSoC5/cyPm.c **** *
 604:Generated_Source\PSoC5/cyPm.c **** *  When specifying a Comparator as the wakeupSource, an instance specific define
 605:Generated_Source\PSoC5/cyPm.c **** *  that will track with the specific comparator that the instance
 606:Generated_Source\PSoC5/cyPm.c **** *  is placed into should be used. As an example, for a Comparator instance named
 607:Generated_Source\PSoC5/cyPm.c **** *  \param MyComp the value to OR into the mask is: MyComp_ctComp__CMP_MASK.
 608:Generated_Source\PSoC5/cyPm.c **** *
 609:Generated_Source\PSoC5/cyPm.c **** *  When CTW, FTW or One PPS is used as a wakeup source, the CyPmReadStatus()
 610:Generated_Source\PSoC5/cyPm.c **** *  function must be called upon wakeup with a corresponding parameter. Please
 611:Generated_Source\PSoC5/cyPm.c **** *  refer to the CyPmReadStatus() API in the System Reference Guide for more
 612:Generated_Source\PSoC5/cyPm.c **** *  information.
 613:Generated_Source\PSoC5/cyPm.c **** *
 614:Generated_Source\PSoC5/cyPm.c **** * Reentrant:
 615:Generated_Source\PSoC5/cyPm.c **** *  No
 616:Generated_Source\PSoC5/cyPm.c **** *
 617:Generated_Source\PSoC5/cyPm.c **** * \sideeffect
 618:Generated_Source\PSoC5/cyPm.c **** *  If a wakeupTime other than NONE is specified, then upon exit the state of the
 619:Generated_Source\PSoC5/cyPm.c **** *  specified timer will be left as specified by wakeupTime with the timer
 620:Generated_Source\PSoC5/cyPm.c **** *  enabled and the interrupt disabled.  Also, the ILO 1 KHz (if CTW timer is
 621:Generated_Source\PSoC5/cyPm.c **** *  used as wakeup time) or ILO 100 KHz (if the FTW timer is used as wakeup time)
 622:Generated_Source\PSoC5/cyPm.c **** *  will be left started.
 623:Generated_Source\PSoC5/cyPm.c **** *
 624:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
 625:Generated_Source\PSoC5/cyPm.c **** void CyPmAltAct(uint16 wakeupTime, uint16 wakeupSource) 
 626:Generated_Source\PSoC5/cyPm.c **** {
 627:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC5)
 628:Generated_Source\PSoC5/cyPm.c **** 
 629:Generated_Source\PSoC5/cyPm.c ****         /* Arguments expected to be 0 */
 630:Generated_Source\PSoC5/cyPm.c ****         CYASSERT(PM_ALT_ACT_TIME_NONE == wakeupTime);
 631:Generated_Source\PSoC5/cyPm.c **** 
 632:Generated_Source\PSoC5/cyPm.c ****         if(0u != wakeupTime)
 633:Generated_Source\PSoC5/cyPm.c ****         {
 634:Generated_Source\PSoC5/cyPm.c ****             /* To remove unreferenced local variable warning */
 635:Generated_Source\PSoC5/cyPm.c ****         }
 636:Generated_Source\PSoC5/cyPm.c **** 
 637:Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC5) */
 638:Generated_Source\PSoC5/cyPm.c **** 
 639:Generated_Source\PSoC5/cyPm.c **** 
 640:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
 641:Generated_Source\PSoC5/cyPm.c **** 
 642:Generated_Source\PSoC5/cyPm.c ****         /* FTW - save current and set new configuration */
 643:Generated_Source\PSoC5/cyPm.c ****         if((wakeupTime >= PM_ALT_ACT_TIME_FTW(1u)) && (wakeupTime <= PM_ALT_ACT_TIME_FTW(256u)))
 644:Generated_Source\PSoC5/cyPm.c ****         {
 645:Generated_Source\PSoC5/cyPm.c ****             CyPmFtwSetInterval(PM_ALT_ACT_FTW_INTERVAL(wakeupTime));
 646:Generated_Source\PSoC5/cyPm.c **** 
 647:Generated_Source\PSoC5/cyPm.c ****             /* Include associated timer to wakeupSource */
 648:Generated_Source\PSoC5/cyPm.c ****             wakeupSource |= PM_ALT_ACT_SRC_FTW;
 649:Generated_Source\PSoC5/cyPm.c ****         }
 650:Generated_Source\PSoC5/cyPm.c **** 
 651:Generated_Source\PSoC5/cyPm.c ****         /* CTW - save current and set new configuration */
 652:Generated_Source\PSoC5/cyPm.c ****         if((wakeupTime >= PM_ALT_ACT_TIME_CTW_2MS) && (wakeupTime <= PM_ALT_ACT_TIME_CTW_4096MS))
 653:Generated_Source\PSoC5/cyPm.c ****         {
 654:Generated_Source\PSoC5/cyPm.c ****             /* Save current CTW configuration and set new one */
 655:Generated_Source\PSoC5/cyPm.c ****             CyPmCtwSetInterval((uint8)(wakeupTime - 1u));
 656:Generated_Source\PSoC5/cyPm.c **** 
 657:Generated_Source\PSoC5/cyPm.c ****             /* Include associated timer to wakeupSource */
 658:Generated_Source\PSoC5/cyPm.c ****             wakeupSource |= PM_ALT_ACT_SRC_CTW;
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 13


 659:Generated_Source\PSoC5/cyPm.c ****         }
 660:Generated_Source\PSoC5/cyPm.c **** 
 661:Generated_Source\PSoC5/cyPm.c ****         /* 1PPS - save current and set new configuration */
 662:Generated_Source\PSoC5/cyPm.c ****         if(PM_ALT_ACT_TIME_ONE_PPS == wakeupTime)
 663:Generated_Source\PSoC5/cyPm.c ****         {
 664:Generated_Source\PSoC5/cyPm.c ****             /* Save current 1PPS configuration and set new one */
 665:Generated_Source\PSoC5/cyPm.c ****             CyPmOppsSet();
 666:Generated_Source\PSoC5/cyPm.c **** 
 667:Generated_Source\PSoC5/cyPm.c ****             /* Include associated timer to wakeupSource */
 668:Generated_Source\PSoC5/cyPm.c ****             wakeupSource |= PM_ALT_ACT_SRC_ONE_PPS;
 669:Generated_Source\PSoC5/cyPm.c ****         }
 670:Generated_Source\PSoC5/cyPm.c **** 
 671:Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC3) */
 672:Generated_Source\PSoC5/cyPm.c **** 
 673:Generated_Source\PSoC5/cyPm.c **** 
 674:Generated_Source\PSoC5/cyPm.c ****     /* Save and set new wake up configuration */
 675:Generated_Source\PSoC5/cyPm.c **** 
 676:Generated_Source\PSoC5/cyPm.c ****     /* Interrupt, PICU, I2C, Boost converter, CTW/1PPS */
 677:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg0 = CY_PM_WAKEUP_CFG0_REG;
 678:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = (uint8) (wakeupSource >> 4u);
 679:Generated_Source\PSoC5/cyPm.c **** 
 680:Generated_Source\PSoC5/cyPm.c ****     /* Comparators */
 681:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg1 = CY_PM_WAKEUP_CFG1_REG;
 682:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = (((uint8) wakeupSource) & CY_PM_WAKEUP_SRC_CMPS_MASK);
 683:Generated_Source\PSoC5/cyPm.c **** 
 684:Generated_Source\PSoC5/cyPm.c ****     /* LCD */
 685:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg2 = CY_PM_WAKEUP_CFG2_REG;
 686:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = ((uint8) ((wakeupSource >> 12u) & 0x01u));
 687:Generated_Source\PSoC5/cyPm.c **** 
 688:Generated_Source\PSoC5/cyPm.c **** 
 689:Generated_Source\PSoC5/cyPm.c ****     /* Switch to the Alternate Active mode */
 690:Generated_Source\PSoC5/cyPm.c ****     CY_PM_MODE_CSR_REG = ((CY_PM_MODE_CSR_REG & ((uint8)(~CY_PM_MODE_CSR_MASK))) | CY_PM_MODE_CSR_A
 691:Generated_Source\PSoC5/cyPm.c **** 
 692:Generated_Source\PSoC5/cyPm.c ****     /* Recommended readback. */
 693:Generated_Source\PSoC5/cyPm.c ****     (void) CY_PM_MODE_CSR_REG;
 694:Generated_Source\PSoC5/cyPm.c **** 
 695:Generated_Source\PSoC5/cyPm.c ****     /* Two recommended NOPs to get into the mode. */
 696:Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 697:Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 698:Generated_Source\PSoC5/cyPm.c **** 
 699:Generated_Source\PSoC5/cyPm.c ****     /* Execute WFI instruction (for ARM-based devices only) */
 700:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WFI;
 701:Generated_Source\PSoC5/cyPm.c **** 
 702:Generated_Source\PSoC5/cyPm.c ****     /* Point of return from Alternate Active Mode */
 703:Generated_Source\PSoC5/cyPm.c **** 
 704:Generated_Source\PSoC5/cyPm.c ****     /* Restore wake up configuration */
 705:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = cyPmBackup.wakeupCfg0;
 706:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = cyPmBackup.wakeupCfg1;
 707:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = cyPmBackup.wakeupCfg2;
 708:Generated_Source\PSoC5/cyPm.c **** }
 709:Generated_Source\PSoC5/cyPm.c **** 
 710:Generated_Source\PSoC5/cyPm.c **** 
 711:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
 712:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmSleep
 713:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
 714:Generated_Source\PSoC5/cyPm.c **** *
 715:Generated_Source\PSoC5/cyPm.c **** *  Puts the part into the Sleep state.
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 14


 716:Generated_Source\PSoC5/cyPm.c **** *
 717:Generated_Source\PSoC5/cyPm.c **** *  Note Before calling this function, you must manually configure the power
 718:Generated_Source\PSoC5/cyPm.c **** *  mode of the source clocks for the timer that is used as the wakeup timer.
 719:Generated_Source\PSoC5/cyPm.c **** *
 720:Generated_Source\PSoC5/cyPm.c **** *  Note Before calling this function, you must prepare clock tree configuration
 721:Generated_Source\PSoC5/cyPm.c **** *  for the low power mode by calling CyPmSaveClocks(). And restore clock
 722:Generated_Source\PSoC5/cyPm.c **** *  configuration after CyPmSleep() execution by calling CyPmRestoreClocks(). See
 723:Generated_Source\PSoC5/cyPm.c **** *  Power Management section, Clock Configuration subsection of the System
 724:Generated_Source\PSoC5/cyPm.c **** *  Reference Guide for more information.
 725:Generated_Source\PSoC5/cyPm.c **** *
 726:Generated_Source\PSoC5/cyPm.c **** *  PSoC 3:
 727:Generated_Source\PSoC5/cyPm.c **** *  Before switching to Sleep, if a wakeupTime other than NONE is specified,
 728:Generated_Source\PSoC5/cyPm.c **** *  then the appropriate timer state is configured as specified with the
 729:Generated_Source\PSoC5/cyPm.c **** *  interrupt for that timer disabled.  The wakeup source will be a combination
 730:Generated_Source\PSoC5/cyPm.c **** *  of the values specified in the wakeupSource and any timer specified in the
 731:Generated_Source\PSoC5/cyPm.c **** *  wakeupTime argument.  Once the wakeup condition is satisfied, then all saved
 732:Generated_Source\PSoC5/cyPm.c **** *  state is restored and the function returns in the Active state.
 733:Generated_Source\PSoC5/cyPm.c **** *
 734:Generated_Source\PSoC5/cyPm.c **** *  Note that if the wakeupTime is made with a different value, the period before
 735:Generated_Source\PSoC5/cyPm.c **** *  the wakeup occurs can be significantly shorter than the specified time.  If
 736:Generated_Source\PSoC5/cyPm.c **** *  the next call is made with the same wakeupTime value, then the wakeup will
 737:Generated_Source\PSoC5/cyPm.c **** *  occur the specified period after the previous wakeup occurred.
 738:Generated_Source\PSoC5/cyPm.c **** *
 739:Generated_Source\PSoC5/cyPm.c **** *  If a wakeupTime other than NONE is specified, then upon exit the state of the
 740:Generated_Source\PSoC5/cyPm.c **** *  specified timer will be left as specified by wakeupTime with the timer
 741:Generated_Source\PSoC5/cyPm.c **** *  enabled and the interrupt disabled.  If the CTW or One PPS is already
 742:Generated_Source\PSoC5/cyPm.c **** *  configured for wakeup, for example with the SleepTimer or RTC components,
 743:Generated_Source\PSoC5/cyPm.c **** *  then specify NONE for the wakeupTime and include the appropriate source for
 744:Generated_Source\PSoC5/cyPm.c **** *  wakeupSource.
 745:Generated_Source\PSoC5/cyPm.c **** *
 746:Generated_Source\PSoC5/cyPm.c **** *  PSoC 5LP:
 747:Generated_Source\PSoC5/cyPm.c **** *  The wakeupTime parameter is not used and the only NONE can be specified.
 748:Generated_Source\PSoC5/cyPm.c **** *  The wakeup time must be configured with the component, SleepTimer for CTW
 749:Generated_Source\PSoC5/cyPm.c **** *  intervals and RTC for 1PPS interval. The component must be configured to
 750:Generated_Source\PSoC5/cyPm.c **** *  generate interrupt.
 751:Generated_Source\PSoC5/cyPm.c **** *
 752:Generated_Source\PSoC5/cyPm.c **** *  \param wakeupTime:      Specifies a timer wakeup source and the frequency of that
 753:Generated_Source\PSoC5/cyPm.c **** *                   source. For PSoC 5LP, this parameter is ignored.
 754:Generated_Source\PSoC5/cyPm.c **** *
 755:Generated_Source\PSoC5/cyPm.c **** *           Define                      Time
 756:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_NONE               None
 757:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_ONE_PPS            One PPS: 1 second
 758:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_2MS            CTW: 2 ms
 759:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_4MS            CTW: 4 ms
 760:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_8MS            CTW: 8 ms
 761:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_16MS           CTW: 16 ms
 762:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_32MS           CTW: 32 ms
 763:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_64MS           CTW: 64 ms
 764:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_128MS          CTW: 128 ms
 765:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_256MS          CTW: 256 ms
 766:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_512MS          CTW: 512 ms
 767:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_1024MS         CTW: 1024 ms
 768:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_2048MS         CTW: 2048 ms
 769:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_4096MS         CTW: 4096 ms
 770:Generated_Source\PSoC5/cyPm.c **** *
 771:Generated_Source\PSoC5/cyPm.c **** *  \param wakeUpSource:    Specifies a bitwise mask of wakeup sources. In addition, if
 772:Generated_Source\PSoC5/cyPm.c **** *                   a wakeupTime has been specified the associated timer will be
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 15


 773:Generated_Source\PSoC5/cyPm.c **** *                   included as a wakeup source.
 774:Generated_Source\PSoC5/cyPm.c **** *
 775:Generated_Source\PSoC5/cyPm.c **** *           Define                      Source
 776:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_NONE                None
 777:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_COMPARATOR0         Comparator 0
 778:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_COMPARATOR1         Comparator 1
 779:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_COMPARATOR2         Comparator 2
 780:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_COMPARATOR3         Comparator 3
 781:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_PICU                PICU
 782:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_I2C                 I2C
 783:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_BOOSTCONVERTER      Boost Converter
 784:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_VD                  High and Low Voltage Detection (HVI, LVI)
 785:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_CTW                 Central Timewheel*
 786:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_ONE_PPS             One PPS*
 787:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_LCD                 LCD
 788:Generated_Source\PSoC5/cyPm.c **** *
 789:Generated_Source\PSoC5/cyPm.c **** *  \param *Note:   CTW and One PPS wakeup signals are in the same mask bit.
 790:Generated_Source\PSoC5/cyPm.c **** *
 791:Generated_Source\PSoC5/cyPm.c **** *  When specifying a Comparator as the wakeupSource an instance specific define
 792:Generated_Source\PSoC5/cyPm.c **** *  should be used that will track with the specific comparator that the instance
 793:Generated_Source\PSoC5/cyPm.c **** *  is placed into. As an example for a Comparator instance named MyComp the
 794:Generated_Source\PSoC5/cyPm.c **** *  \param value to OR into the mask is: MyComp_ctComp__CMP_MASK.
 795:Generated_Source\PSoC5/cyPm.c **** *
 796:Generated_Source\PSoC5/cyPm.c **** *  When CTW or One PPS is used as a wakeup source, the CyPmReadStatus()
 797:Generated_Source\PSoC5/cyPm.c **** *  function must be called upon wakeup with corresponding parameter. Please
 798:Generated_Source\PSoC5/cyPm.c **** *  refer to the CyPmReadStatus() API in the System Reference Guide for more
 799:Generated_Source\PSoC5/cyPm.c **** *  information.
 800:Generated_Source\PSoC5/cyPm.c **** *
 801:Generated_Source\PSoC5/cyPm.c **** * Reentrant:
 802:Generated_Source\PSoC5/cyPm.c **** *  No
 803:Generated_Source\PSoC5/cyPm.c **** *
 804:Generated_Source\PSoC5/cyPm.c **** * Side Effects and Restrictions:
 805:Generated_Source\PSoC5/cyPm.c **** *  If a wakeupTime other than NONE is specified, then upon exit the state of the
 806:Generated_Source\PSoC5/cyPm.c **** *  specified timer will be left as specified by wakeupTime with the timer
 807:Generated_Source\PSoC5/cyPm.c **** *  enabled and the interrupt disabled. Also, the ILO 1 KHz (if CTW timer is
 808:Generated_Source\PSoC5/cyPm.c **** *  used as wake up time) will be left started.
 809:Generated_Source\PSoC5/cyPm.c **** *
 810:Generated_Source\PSoC5/cyPm.c **** *  The 1 kHz ILO clock is expected to be enabled for PSoC 3 and PSoC 5LP to
 811:Generated_Source\PSoC5/cyPm.c **** *  measure Hibernate/Sleep regulator settling time after a reset. The holdoff
 812:Generated_Source\PSoC5/cyPm.c **** *  delay is measured using rising edges of the 1 kHz ILO.
 813:Generated_Source\PSoC5/cyPm.c **** *
 814:Generated_Source\PSoC5/cyPm.c **** *  For PSoC 3 silicon hardware buzz should be disabled before entering a sleep
 815:Generated_Source\PSoC5/cyPm.c **** *  power mode. It is disabled by PSoC Creator during startup.
 816:Generated_Source\PSoC5/cyPm.c **** *  If a Low Voltage Interrupt (LVI), High Voltage Interrupt (HVI) or Brown Out
 817:Generated_Source\PSoC5/cyPm.c **** *  detect (power supply supervising capabilities) are required in a design
 818:Generated_Source\PSoC5/cyPm.c **** *  during sleep, use the Central Time Wheel (CTW) to periodically wake the
 819:Generated_Source\PSoC5/cyPm.c **** *  device, perform software buzz, and refresh the supervisory services. If LVI,
 820:Generated_Source\PSoC5/cyPm.c **** *  HVI, or Brown Out is not required, then CTW is not required.
 821:Generated_Source\PSoC5/cyPm.c **** *  Refer to the device errata for more information.
 822:Generated_Source\PSoC5/cyPm.c **** *
 823:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
 824:Generated_Source\PSoC5/cyPm.c **** void CyPmSleep(uint8 wakeupTime, uint16 wakeupSource) 
 825:Generated_Source\PSoC5/cyPm.c **** {
 826:Generated_Source\PSoC5/cyPm.c ****     uint8 interruptState;
 827:Generated_Source\PSoC5/cyPm.c **** 
 828:Generated_Source\PSoC5/cyPm.c ****     /* Save current global interrupt enable and disable it */
 829:Generated_Source\PSoC5/cyPm.c ****     interruptState = CyEnterCriticalSection();
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 16


 830:Generated_Source\PSoC5/cyPm.c **** 
 831:Generated_Source\PSoC5/cyPm.c **** 
 832:Generated_Source\PSoC5/cyPm.c ****     /***********************************************************************
 833:Generated_Source\PSoC5/cyPm.c ****     * The Hibernate/Sleep regulator has a settling time after a reset.
 834:Generated_Source\PSoC5/cyPm.c ****     * During this time, the system ignores requests to enter Sleep and
 835:Generated_Source\PSoC5/cyPm.c ****     * Hibernate modes. The holdoff delay is measured using rising edges of
 836:Generated_Source\PSoC5/cyPm.c ****     * the 1 kHz ILO.
 837:Generated_Source\PSoC5/cyPm.c ****     ***********************************************************************/
 838:Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_MODE_CSR_REG & CY_PM_MODE_CSR_PWRUP_PULSE_Q))
 839:Generated_Source\PSoC5/cyPm.c ****     {
 840:Generated_Source\PSoC5/cyPm.c ****         /* Disable hold off - no action on restore */
 841:Generated_Source\PSoC5/cyPm.c ****         CY_PM_PWRSYS_SLP_TR_REG &= CY_PM_PWRSYS_SLP_TR_HIBSLP_HOLDOFF_MASK;
 842:Generated_Source\PSoC5/cyPm.c ****     }
 843:Generated_Source\PSoC5/cyPm.c ****     else
 844:Generated_Source\PSoC5/cyPm.c ****     {
 845:Generated_Source\PSoC5/cyPm.c ****         /* Abort, device is not ready for low power mode entry */
 846:Generated_Source\PSoC5/cyPm.c **** 
 847:Generated_Source\PSoC5/cyPm.c ****         /* Restore global interrupt enable state */
 848:Generated_Source\PSoC5/cyPm.c ****         CyExitCriticalSection(interruptState);
 849:Generated_Source\PSoC5/cyPm.c **** 
 850:Generated_Source\PSoC5/cyPm.c ****         return;
 851:Generated_Source\PSoC5/cyPm.c ****     }
 852:Generated_Source\PSoC5/cyPm.c **** 
 853:Generated_Source\PSoC5/cyPm.c **** 
 854:Generated_Source\PSoC5/cyPm.c ****     /***********************************************************************
 855:Generated_Source\PSoC5/cyPm.c ****     * PSoC3 < TO6:
 856:Generated_Source\PSoC5/cyPm.c ****     * - Hardware buzz must be disabled before the sleep mode entry.
 857:Generated_Source\PSoC5/cyPm.c ****     * - Voltage supervision (HVI/LVI) requires hardware buzz, so they must
 858:Generated_Source\PSoC5/cyPm.c ****     *   be also disabled.
 859:Generated_Source\PSoC5/cyPm.c ****     *
 860:Generated_Source\PSoC5/cyPm.c ****     * PSoC3 >= TO6:
 861:Generated_Source\PSoC5/cyPm.c ****     * - Voltage supervision (HVI/LVI) requires hardware buzz, so hardware
 862:Generated_Source\PSoC5/cyPm.c ****     *   buzz must be enabled before the sleep mode entry and restored on
 863:Generated_Source\PSoC5/cyPm.c ****     *   the wakeup.
 864:Generated_Source\PSoC5/cyPm.c ****     ***********************************************************************/
 865:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
 866:Generated_Source\PSoC5/cyPm.c **** 
 867:Generated_Source\PSoC5/cyPm.c ****         /* Silicon Revision ID is below TO6 */
 868:Generated_Source\PSoC5/cyPm.c ****         if(CYDEV_CHIP_REV_ACTUAL < 5u)
 869:Generated_Source\PSoC5/cyPm.c ****         {
 870:Generated_Source\PSoC5/cyPm.c ****             /* Hardware buzz expected to be disabled in Sleep mode */
 871:Generated_Source\PSoC5/cyPm.c ****             CYASSERT(0u == (CY_PM_PWRSYS_WAKE_TR2_REG & CY_PM_PWRSYS_WAKE_TR2_EN_BUZZ));
 872:Generated_Source\PSoC5/cyPm.c ****         }
 873:Generated_Source\PSoC5/cyPm.c **** 
 874:Generated_Source\PSoC5/cyPm.c **** 
 875:Generated_Source\PSoC5/cyPm.c ****         if(0u != (CY_PM_RESET_CR1_REG & (CY_PM_RESET_CR1_HVIA_EN |
 876:Generated_Source\PSoC5/cyPm.c ****             CY_PM_RESET_CR1_LVIA_EN | CY_PM_RESET_CR1_LVID_EN)))
 877:Generated_Source\PSoC5/cyPm.c ****         {
 878:Generated_Source\PSoC5/cyPm.c ****             if(CYDEV_CHIP_REV_ACTUAL < 5u)
 879:Generated_Source\PSoC5/cyPm.c ****             {
 880:Generated_Source\PSoC5/cyPm.c ****                 /* LVI/HVI requires hardware buzz to be enabled */
 881:Generated_Source\PSoC5/cyPm.c ****                 CYASSERT(0u != 0u);
 882:Generated_Source\PSoC5/cyPm.c ****             }
 883:Generated_Source\PSoC5/cyPm.c ****             else
 884:Generated_Source\PSoC5/cyPm.c ****             {
 885:Generated_Source\PSoC5/cyPm.c ****                 if (0u == (CY_PM_PWRSYS_WAKE_TR2_REG & CY_PM_PWRSYS_WAKE_TR2_EN_BUZZ))
 886:Generated_Source\PSoC5/cyPm.c ****                 {
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 17


 887:Generated_Source\PSoC5/cyPm.c ****                     cyPmBackup.hardwareBuzz = CY_PM_DISABLED;
 888:Generated_Source\PSoC5/cyPm.c ****                     CY_PM_PWRSYS_WAKE_TR2_REG |= CY_PM_PWRSYS_WAKE_TR2_EN_BUZZ;
 889:Generated_Source\PSoC5/cyPm.c ****                 }
 890:Generated_Source\PSoC5/cyPm.c ****                 else
 891:Generated_Source\PSoC5/cyPm.c ****                 {
 892:Generated_Source\PSoC5/cyPm.c ****                     cyPmBackup.hardwareBuzz = CY_PM_ENABLED;
 893:Generated_Source\PSoC5/cyPm.c ****                 }
 894:Generated_Source\PSoC5/cyPm.c ****             }
 895:Generated_Source\PSoC5/cyPm.c ****         }
 896:Generated_Source\PSoC5/cyPm.c **** 
 897:Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC3) */
 898:Generated_Source\PSoC5/cyPm.c **** 
 899:Generated_Source\PSoC5/cyPm.c **** 
 900:Generated_Source\PSoC5/cyPm.c ****     /*******************************************************************************
 901:Generated_Source\PSoC5/cyPm.c ****     * For ARM-based devices,interrupt is required for the CPU to wake up. The
 902:Generated_Source\PSoC5/cyPm.c ****     * Power Management implementation assumes that wakeup time is configured with a
 903:Generated_Source\PSoC5/cyPm.c ****     * separate component (component-based wakeup time configuration) for
 904:Generated_Source\PSoC5/cyPm.c ****     * interrupt to be issued on terminal count. For more information, refer to the
 905:Generated_Source\PSoC5/cyPm.c ****     * Wakeup Time Configuration section of System Reference Guide.
 906:Generated_Source\PSoC5/cyPm.c ****     *******************************************************************************/
 907:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC5)
 908:Generated_Source\PSoC5/cyPm.c **** 
 909:Generated_Source\PSoC5/cyPm.c ****         /* Arguments expected to be 0 */
 910:Generated_Source\PSoC5/cyPm.c ****         CYASSERT(PM_SLEEP_TIME_NONE == wakeupTime);
 911:Generated_Source\PSoC5/cyPm.c **** 
 912:Generated_Source\PSoC5/cyPm.c ****         if(0u != wakeupTime)
 913:Generated_Source\PSoC5/cyPm.c ****         {
 914:Generated_Source\PSoC5/cyPm.c ****             /* To remove unreferenced local variable warning */
 915:Generated_Source\PSoC5/cyPm.c ****         }
 916:Generated_Source\PSoC5/cyPm.c **** 
 917:Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC5) */
 918:Generated_Source\PSoC5/cyPm.c **** 
 919:Generated_Source\PSoC5/cyPm.c **** 
 920:Generated_Source\PSoC5/cyPm.c ****     CyPmHibSlpSaveSet();
 921:Generated_Source\PSoC5/cyPm.c **** 
 922:Generated_Source\PSoC5/cyPm.c **** 
 923:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
 924:Generated_Source\PSoC5/cyPm.c **** 
 925:Generated_Source\PSoC5/cyPm.c ****         /* CTW - save current and set new configuration */
 926:Generated_Source\PSoC5/cyPm.c ****         if((wakeupTime >= PM_SLEEP_TIME_CTW_2MS) && (wakeupTime <= PM_SLEEP_TIME_CTW_4096MS))
 927:Generated_Source\PSoC5/cyPm.c ****         {
 928:Generated_Source\PSoC5/cyPm.c ****             /* Save current and set new configuration of CTW */
 929:Generated_Source\PSoC5/cyPm.c ****             CyPmCtwSetInterval((uint8)(wakeupTime - 1u));
 930:Generated_Source\PSoC5/cyPm.c **** 
 931:Generated_Source\PSoC5/cyPm.c ****             /* Include associated timer to wakeupSource */
 932:Generated_Source\PSoC5/cyPm.c ****             wakeupSource |= PM_SLEEP_SRC_CTW;
 933:Generated_Source\PSoC5/cyPm.c ****         }
 934:Generated_Source\PSoC5/cyPm.c **** 
 935:Generated_Source\PSoC5/cyPm.c ****         /* 1PPS - save current and set new configuration */
 936:Generated_Source\PSoC5/cyPm.c ****         if(PM_SLEEP_TIME_ONE_PPS == wakeupTime)
 937:Generated_Source\PSoC5/cyPm.c ****         {
 938:Generated_Source\PSoC5/cyPm.c ****             /* Save current and set new configuration of the 1PPS */
 939:Generated_Source\PSoC5/cyPm.c ****             CyPmOppsSet();
 940:Generated_Source\PSoC5/cyPm.c **** 
 941:Generated_Source\PSoC5/cyPm.c ****             /* Include associated timer to wakeupSource */
 942:Generated_Source\PSoC5/cyPm.c ****             wakeupSource |= PM_SLEEP_SRC_ONE_PPS;
 943:Generated_Source\PSoC5/cyPm.c ****         }
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 18


 944:Generated_Source\PSoC5/cyPm.c **** 
 945:Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC3) */
 946:Generated_Source\PSoC5/cyPm.c **** 
 947:Generated_Source\PSoC5/cyPm.c **** 
 948:Generated_Source\PSoC5/cyPm.c ****     /* Save and set new wake up configuration */
 949:Generated_Source\PSoC5/cyPm.c **** 
 950:Generated_Source\PSoC5/cyPm.c ****     /* Interrupt, PICU, I2C, Boost converter, CTW/1PPS */
 951:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg0 = CY_PM_WAKEUP_CFG0_REG;
 952:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = (uint8) (wakeupSource >> 4u);
 953:Generated_Source\PSoC5/cyPm.c **** 
 954:Generated_Source\PSoC5/cyPm.c ****     /* Comparators */
 955:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg1 = CY_PM_WAKEUP_CFG1_REG;
 956:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = (((uint8) wakeupSource) & CY_PM_WAKEUP_SRC_CMPS_MASK);
 957:Generated_Source\PSoC5/cyPm.c **** 
 958:Generated_Source\PSoC5/cyPm.c ****     /* LCD */
 959:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg2 = CY_PM_WAKEUP_CFG2_REG;
 960:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = ((uint8) ((wakeupSource >> 12u) & 0x01u));
 961:Generated_Source\PSoC5/cyPm.c **** 
 962:Generated_Source\PSoC5/cyPm.c **** 
 963:Generated_Source\PSoC5/cyPm.c ****     /*******************************************************************
 964:Generated_Source\PSoC5/cyPm.c ****     * Do not use the merge region below unless any component datasheet
 965:Generated_Source\PSoC5/cyPm.c ****     * suggests doing so.
 966:Generated_Source\PSoC5/cyPm.c ****     *******************************************************************/
 967:Generated_Source\PSoC5/cyPm.c ****     /* `#START CY_PM_JUST_BEFORE_SLEEP` */
 968:Generated_Source\PSoC5/cyPm.c **** 
 969:Generated_Source\PSoC5/cyPm.c ****     /* `#END` */
 970:Generated_Source\PSoC5/cyPm.c **** 
 971:Generated_Source\PSoC5/cyPm.c ****     #ifdef CY_BOOT_CY_PM_SLEEP_BEFORE_SLEEP_CALLBACK
 972:Generated_Source\PSoC5/cyPm.c ****         CyBoot_CyPmSleep_BeforeSleep_Callback();
 973:Generated_Source\PSoC5/cyPm.c ****     #endif /* CY_BOOT_CY_PM_SLEEP_BEFORE_SLEEP_CALLBACK */
 974:Generated_Source\PSoC5/cyPm.c **** 
 975:Generated_Source\PSoC5/cyPm.c ****     /* Last moment IMO frequency change */
 976:Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK))
 977:Generated_Source\PSoC5/cyPm.c ****     {
 978:Generated_Source\PSoC5/cyPm.c ****         /* IMO frequency is 12 MHz */
 979:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq12Mhz = CY_PM_ENABLED;
 980:Generated_Source\PSoC5/cyPm.c ****     }
 981:Generated_Source\PSoC5/cyPm.c ****     else
 982:Generated_Source\PSoC5/cyPm.c ****     {
 983:Generated_Source\PSoC5/cyPm.c ****         /* IMO frequency is not 12 MHz */
 984:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq12Mhz = CY_PM_DISABLED;
 985:Generated_Source\PSoC5/cyPm.c **** 
 986:Generated_Source\PSoC5/cyPm.c ****         /* Save IMO frequency */
 987:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq = CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK;
 988:Generated_Source\PSoC5/cyPm.c **** 
 989:Generated_Source\PSoC5/cyPm.c ****         /* Set IMO frequency to 12 MHz */
 990:Generated_Source\PSoC5/cyPm.c ****         CY_PM_FASTCLK_IMO_CR_REG &= ((uint8) (~CY_PM_FASTCLK_IMO_CR_FREQ_MASK));
 991:Generated_Source\PSoC5/cyPm.c ****     }
 992:Generated_Source\PSoC5/cyPm.c **** 
 993:Generated_Source\PSoC5/cyPm.c ****     /* Switch to Sleep mode */
 994:Generated_Source\PSoC5/cyPm.c ****     CY_PM_MODE_CSR_REG = ((CY_PM_MODE_CSR_REG & ((uint8)(~CY_PM_MODE_CSR_MASK))) | CY_PM_MODE_CSR_S
 995:Generated_Source\PSoC5/cyPm.c **** 
 996:Generated_Source\PSoC5/cyPm.c ****     /* Recommended readback. */
 997:Generated_Source\PSoC5/cyPm.c ****     (void) CY_PM_MODE_CSR_REG;
 998:Generated_Source\PSoC5/cyPm.c **** 
 999:Generated_Source\PSoC5/cyPm.c ****     /* Two recommended NOPs to get into mode. */
1000:Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 19


1001:Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
1002:Generated_Source\PSoC5/cyPm.c **** 
1003:Generated_Source\PSoC5/cyPm.c ****     /* Execute WFI instruction (for ARM-based devices only) */
1004:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WFI;
1005:Generated_Source\PSoC5/cyPm.c **** 
1006:Generated_Source\PSoC5/cyPm.c ****     /* Point of return from Sleep Mode */
1007:Generated_Source\PSoC5/cyPm.c **** 
1008:Generated_Source\PSoC5/cyPm.c ****     /* Restore last moment IMO frequency change */
1009:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED != cyPmBackup.imoActFreq12Mhz)
1010:Generated_Source\PSoC5/cyPm.c ****     {
1011:Generated_Source\PSoC5/cyPm.c ****         CY_PM_FASTCLK_IMO_CR_REG  = (CY_PM_FASTCLK_IMO_CR_REG & ((uint8)(~CY_PM_FASTCLK_IMO_CR_FREQ
1012:Generated_Source\PSoC5/cyPm.c ****                                     cyPmBackup.imoActFreq;
1013:Generated_Source\PSoC5/cyPm.c ****     }
1014:Generated_Source\PSoC5/cyPm.c **** 
1015:Generated_Source\PSoC5/cyPm.c **** 
1016:Generated_Source\PSoC5/cyPm.c ****     /*******************************************************************
1017:Generated_Source\PSoC5/cyPm.c ****     * Do not use merge region below unless any component datasheet
1018:Generated_Source\PSoC5/cyPm.c ****     * suggest to do so.
1019:Generated_Source\PSoC5/cyPm.c ****     *******************************************************************/
1020:Generated_Source\PSoC5/cyPm.c ****     /* `#START CY_PM_JUST_AFTER_WAKEUP_FROM_SLEEP` */
1021:Generated_Source\PSoC5/cyPm.c **** 
1022:Generated_Source\PSoC5/cyPm.c ****     /* `#END` */
1023:Generated_Source\PSoC5/cyPm.c **** 
1024:Generated_Source\PSoC5/cyPm.c ****     #ifdef CY_BOOT_CY_PM_SLEEP_AFTER_SLEEP_CALLBACK
1025:Generated_Source\PSoC5/cyPm.c ****         CyBoot_CyPmSleep_AfterSleep_Callback();
1026:Generated_Source\PSoC5/cyPm.c ****     #endif /* CY_BOOT_CY_PM_SLEEP_AFTER_SLEEP_CALLBACK */
1027:Generated_Source\PSoC5/cyPm.c **** 
1028:Generated_Source\PSoC5/cyPm.c ****     /* Restore hardware configuration */
1029:Generated_Source\PSoC5/cyPm.c ****     CyPmHibSlpRestore();
1030:Generated_Source\PSoC5/cyPm.c **** 
1031:Generated_Source\PSoC5/cyPm.c **** 
1032:Generated_Source\PSoC5/cyPm.c ****     /* Disable hardware buzz, if it was previously enabled */
1033:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
1034:Generated_Source\PSoC5/cyPm.c **** 
1035:Generated_Source\PSoC5/cyPm.c ****         if(0u != (CY_PM_RESET_CR1_REG & (CY_PM_RESET_CR1_HVIA_EN |
1036:Generated_Source\PSoC5/cyPm.c ****             CY_PM_RESET_CR1_LVIA_EN | CY_PM_RESET_CR1_LVID_EN)))
1037:Generated_Source\PSoC5/cyPm.c ****         {
1038:Generated_Source\PSoC5/cyPm.c ****             if(CYDEV_CHIP_REV_ACTUAL >= 5u)
1039:Generated_Source\PSoC5/cyPm.c ****             {
1040:Generated_Source\PSoC5/cyPm.c ****                 if (CY_PM_DISABLED == cyPmBackup.hardwareBuzz)
1041:Generated_Source\PSoC5/cyPm.c ****                 {
1042:Generated_Source\PSoC5/cyPm.c ****                     CY_PM_PWRSYS_WAKE_TR2_REG &= (uint8)(~CY_PM_PWRSYS_WAKE_TR2_EN_BUZZ);
1043:Generated_Source\PSoC5/cyPm.c ****                 }
1044:Generated_Source\PSoC5/cyPm.c ****             }
1045:Generated_Source\PSoC5/cyPm.c ****         }
1046:Generated_Source\PSoC5/cyPm.c **** 
1047:Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC3) */
1048:Generated_Source\PSoC5/cyPm.c **** 
1049:Generated_Source\PSoC5/cyPm.c **** 
1050:Generated_Source\PSoC5/cyPm.c ****     /* Restore current wake up configuration */
1051:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = cyPmBackup.wakeupCfg0;
1052:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = cyPmBackup.wakeupCfg1;
1053:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = cyPmBackup.wakeupCfg2;
1054:Generated_Source\PSoC5/cyPm.c **** 
1055:Generated_Source\PSoC5/cyPm.c ****     /* Restore global interrupt enable state */
1056:Generated_Source\PSoC5/cyPm.c ****     CyExitCriticalSection(interruptState);
1057:Generated_Source\PSoC5/cyPm.c **** }
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 20


1058:Generated_Source\PSoC5/cyPm.c **** 
1059:Generated_Source\PSoC5/cyPm.c **** 
1060:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1061:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibernate
1062:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1063:Generated_Source\PSoC5/cyPm.c **** *
1064:Generated_Source\PSoC5/cyPm.c **** *  Puts the part into the Hibernate state.
1065:Generated_Source\PSoC5/cyPm.c **** *
1066:Generated_Source\PSoC5/cyPm.c **** *  Before switching to Hibernate, the current status of the PICU wakeup source
1067:Generated_Source\PSoC5/cyPm.c **** *  bit is saved and then set. This configures the device to wake up from the
1068:Generated_Source\PSoC5/cyPm.c **** *  PICU. Make sure you have at least one pin configured to generate PICU
1069:Generated_Source\PSoC5/cyPm.c **** *  interrupt. For pin Px.y, the register "PICU_INTTYPE_PICUx_INTTYPEy" controls
1070:Generated_Source\PSoC5/cyPm.c **** *  the PICU behavior. In the TRM, this register is "PICU[0..15]_INTTYPE[0..7]."
1071:Generated_Source\PSoC5/cyPm.c **** *  In the Pins component datasheet, this register is referred to as the IRQ
1072:Generated_Source\PSoC5/cyPm.c **** *  option. Once the wakeup occurs, the PICU wakeup source bit is restored and
1073:Generated_Source\PSoC5/cyPm.c **** *  the PSoC returns to the Active state.
1074:Generated_Source\PSoC5/cyPm.c **** *
1075:Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1076:Generated_Source\PSoC5/cyPm.c **** *  No
1077:Generated_Source\PSoC5/cyPm.c **** *
1078:Generated_Source\PSoC5/cyPm.c **** * \sideeffect
1079:Generated_Source\PSoC5/cyPm.c **** *  Applications must wait 20 us before re-entering hibernate or sleep after
1080:Generated_Source\PSoC5/cyPm.c **** *  waking up from hibernate. The 20 us allows the sleep regulator time to
1081:Generated_Source\PSoC5/cyPm.c **** *  stabilize before the next hibernate / sleep event occurs. The 20 us
1082:Generated_Source\PSoC5/cyPm.c **** *  requirement begins when the device wakes up. There is no hardware check that
1083:Generated_Source\PSoC5/cyPm.c **** *  this requirement is met. The specified delay should be done on ISR entry.
1084:Generated_Source\PSoC5/cyPm.c **** *
1085:Generated_Source\PSoC5/cyPm.c **** *  After the wakeup PICU interrupt occurs, the Pin_ClearInterrupt() (where Pin
1086:Generated_Source\PSoC5/cyPm.c **** *  is instance name of the Pins component) function must be called to clear the
1087:Generated_Source\PSoC5/cyPm.c **** *  latched pin events to allow the proper Hibernate mode entry and to enable
1088:Generated_Source\PSoC5/cyPm.c **** *  detection of future events.
1089:Generated_Source\PSoC5/cyPm.c **** *
1090:Generated_Source\PSoC5/cyPm.c **** *  The 1 kHz ILO clock is expected to be enabled for PSoC 3 and PSoC 5LP to
1091:Generated_Source\PSoC5/cyPm.c **** *  measure Hibernate/Sleep regulator settling time after a reset. The holdoff
1092:Generated_Source\PSoC5/cyPm.c **** *  delay is measured using the rising edges of the 1 kHz ILO.
1093:Generated_Source\PSoC5/cyPm.c **** *
1094:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1095:Generated_Source\PSoC5/cyPm.c **** void CyPmHibernate(void) 
1096:Generated_Source\PSoC5/cyPm.c **** {
1097:Generated_Source\PSoC5/cyPm.c ****     CyPmHibernateEx(CY_PM_HIB_SRC_PICU);
1098:Generated_Source\PSoC5/cyPm.c **** }
1099:Generated_Source\PSoC5/cyPm.c **** 
1100:Generated_Source\PSoC5/cyPm.c **** 
1101:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1102:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibernateEx
1103:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1104:Generated_Source\PSoC5/cyPm.c **** *
1105:Generated_Source\PSoC5/cyPm.c **** *  Puts the part into the Hibernate state.
1106:Generated_Source\PSoC5/cyPm.c **** *
1107:Generated_Source\PSoC5/cyPm.c **** *  The following wake up sources can be configured: PICU interrupt, Comparator0,
1108:Generated_Source\PSoC5/cyPm.c **** *  Comparator1, Comparator2, and Comparator3 output.
1109:Generated_Source\PSoC5/cyPm.c **** *
1110:Generated_Source\PSoC5/cyPm.c **** *  Before switching to Hibernate, the current status of the PICU wakeup source
1111:Generated_Source\PSoC5/cyPm.c **** *  bit is saved and then set.
1112:Generated_Source\PSoC5/cyPm.c **** *
1113:Generated_Source\PSoC5/cyPm.c **** *  If using PICU as the wake up source, make sure you have at least one pin
1114:Generated_Source\PSoC5/cyPm.c **** *  configured to generate a PICU interrupt. For pin Px.y, the register
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 21


1115:Generated_Source\PSoC5/cyPm.c **** *  "PICU_INTTYPE_PICUx_INTTYPEy" controls  the PICU behavior. In the TRM, this
1116:Generated_Source\PSoC5/cyPm.c **** *  register is "PICU[0..15]_INTTYPE[0..7]." In the Pins component datasheet,
1117:Generated_Source\PSoC5/cyPm.c **** *  this register is referred to as the IRQ option. Once the wakeup occurs, the
1118:Generated_Source\PSoC5/cyPm.c **** *  PICU wakeup source bit is restored and the PSoC returns to the Active state.
1119:Generated_Source\PSoC5/cyPm.c **** *
1120:Generated_Source\PSoC5/cyPm.c **** *  If using a comparator as the wake up source, make sure you call this function
1121:Generated_Source\PSoC5/cyPm.c **** *  with the 'wakeupSource' parameter set to the appropriate comparator. The part
1122:Generated_Source\PSoC5/cyPm.c **** *  is configured for the requested wakeup source by setting the corresponding
1123:Generated_Source\PSoC5/cyPm.c **** *  bits in PM_WAKEUP_CFG1 register.
1124:Generated_Source\PSoC5/cyPm.c **** *
1125:Generated_Source\PSoC5/cyPm.c **** *  Function call CyPmHibernateEx(CY_PM_HIB_SRC_PICU) will act in the same way as
1126:Generated_Source\PSoC5/cyPm.c **** *  CyPmHibernate().
1127:Generated_Source\PSoC5/cyPm.c **** *
1128:Generated_Source\PSoC5/cyPm.c **** *  \param wakeupSource:
1129:Generated_Source\PSoC5/cyPm.c **** *           Parameter Value             Description
1130:Generated_Source\PSoC5/cyPm.c **** *       CY_PM_HIB_SRC_PICU          PICU interrupt is set as the wake up source.
1131:Generated_Source\PSoC5/cyPm.c **** *       CY_PM_HIB_SRC_COMPARATOR0   Comparator 0 is set as the wake up source.
1132:Generated_Source\PSoC5/cyPm.c **** *       CY_PM_HIB_SRC_COMPARATOR1   Comparator 1 is set as the wake up source.
1133:Generated_Source\PSoC5/cyPm.c **** *       CY_PM_HIB_SRC_COMPARATOR2   Comparator 2 is set as the wake up source.
1134:Generated_Source\PSoC5/cyPm.c **** *       CY_PM_HIB_SRC_COMPARATOR3   Comparator 3 is set as the wake up source.
1135:Generated_Source\PSoC5/cyPm.c **** *
1136:Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1137:Generated_Source\PSoC5/cyPm.c **** *  No
1138:Generated_Source\PSoC5/cyPm.c **** *
1139:Generated_Source\PSoC5/cyPm.c **** * \sideeffect
1140:Generated_Source\PSoC5/cyPm.c **** *  Applications must wait 20 us before re-entering hibernate or sleep after
1141:Generated_Source\PSoC5/cyPm.c **** *  waking up from hibernate. The 20 us allows the sleep regulator time to
1142:Generated_Source\PSoC5/cyPm.c **** *  stabilize before the next hibernate / sleep event occurs. The 20 us
1143:Generated_Source\PSoC5/cyPm.c **** *  requirement begins when the device wakes up. There is no hardware check that
1144:Generated_Source\PSoC5/cyPm.c **** *  this requirement is met. The specified delay should be done on ISR entry.
1145:Generated_Source\PSoC5/cyPm.c **** *
1146:Generated_Source\PSoC5/cyPm.c **** *  After the wakeup PICU interrupt occurs, the Pin_ClearInterrupt() (where Pin
1147:Generated_Source\PSoC5/cyPm.c **** *  is instance name of the Pins component) function must be called to clear the
1148:Generated_Source\PSoC5/cyPm.c **** *  latched pin events to allow the proper Hibernate mode entry and to enable
1149:Generated_Source\PSoC5/cyPm.c **** *  detection of future events.
1150:Generated_Source\PSoC5/cyPm.c **** *
1151:Generated_Source\PSoC5/cyPm.c **** *  The 1 kHz ILO clock is expected to be enabled for PSoC 3 and PSoC 5LP to
1152:Generated_Source\PSoC5/cyPm.c **** *  measure Hibernate/Sleep regulator settling time after a reset. The holdoff
1153:Generated_Source\PSoC5/cyPm.c **** *  delay is measured using the rising edges of the 1 kHz ILO.
1154:Generated_Source\PSoC5/cyPm.c **** *
1155:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1156:Generated_Source\PSoC5/cyPm.c **** void CyPmHibernateEx(uint16 wakeupSource) 
1157:Generated_Source\PSoC5/cyPm.c **** {
1158:Generated_Source\PSoC5/cyPm.c ****     uint8 interruptState;
1159:Generated_Source\PSoC5/cyPm.c **** 
1160:Generated_Source\PSoC5/cyPm.c ****     /* Save current global interrupt enable and disable it */
1161:Generated_Source\PSoC5/cyPm.c ****     interruptState = CyEnterCriticalSection();
1162:Generated_Source\PSoC5/cyPm.c **** 
1163:Generated_Source\PSoC5/cyPm.c ****         /***********************************************************************
1164:Generated_Source\PSoC5/cyPm.c ****         * The Hibernate/Sleep regulator has a settling time after a reset.
1165:Generated_Source\PSoC5/cyPm.c ****         * During this time, the system ignores requests to enter the Sleep and
1166:Generated_Source\PSoC5/cyPm.c ****         * Hibernate modes. The holdoff delay is measured using the rising edges of
1167:Generated_Source\PSoC5/cyPm.c ****         * the 1 kHz ILO.
1168:Generated_Source\PSoC5/cyPm.c ****         ***********************************************************************/
1169:Generated_Source\PSoC5/cyPm.c ****         if(0u == (CY_PM_MODE_CSR_REG & CY_PM_MODE_CSR_PWRUP_PULSE_Q))
1170:Generated_Source\PSoC5/cyPm.c ****         {
1171:Generated_Source\PSoC5/cyPm.c ****             /* Disable hold off - no action on restore */
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 22


1172:Generated_Source\PSoC5/cyPm.c ****             CY_PM_PWRSYS_SLP_TR_REG &= CY_PM_PWRSYS_SLP_TR_HIBSLP_HOLDOFF_MASK;
1173:Generated_Source\PSoC5/cyPm.c ****         }
1174:Generated_Source\PSoC5/cyPm.c ****         else
1175:Generated_Source\PSoC5/cyPm.c ****         {
1176:Generated_Source\PSoC5/cyPm.c ****             /* Abort, device is not ready for low power mode entry */
1177:Generated_Source\PSoC5/cyPm.c **** 
1178:Generated_Source\PSoC5/cyPm.c ****             /* Restore global interrupt enable state */
1179:Generated_Source\PSoC5/cyPm.c ****             CyExitCriticalSection(interruptState);
1180:Generated_Source\PSoC5/cyPm.c **** 
1181:Generated_Source\PSoC5/cyPm.c ****             return;
1182:Generated_Source\PSoC5/cyPm.c ****         }
1183:Generated_Source\PSoC5/cyPm.c **** 
1184:Generated_Source\PSoC5/cyPm.c ****     CyPmHibSaveSet();
1185:Generated_Source\PSoC5/cyPm.c **** 
1186:Generated_Source\PSoC5/cyPm.c **** 
1187:Generated_Source\PSoC5/cyPm.c ****     /* Save and set new wake up configuration */
1188:Generated_Source\PSoC5/cyPm.c **** 
1189:Generated_Source\PSoC5/cyPm.c ****     /* Save and enable only wakeup on PICU */
1190:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg0 = CY_PM_WAKEUP_CFG0_REG;
1191:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = ((uint8) (wakeupSource >> 4u) & CY_PM_WAKEUP_PICU);
1192:Generated_Source\PSoC5/cyPm.c **** 
1193:Generated_Source\PSoC5/cyPm.c ****     /* Comparators */
1194:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg1 = CY_PM_WAKEUP_CFG1_REG;
1195:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = (((uint8) wakeupSource) & CY_PM_WAKEUP_SRC_CMPS_MASK);
1196:Generated_Source\PSoC5/cyPm.c **** 
1197:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg2 = CY_PM_WAKEUP_CFG2_REG;
1198:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = 0x00u;
1199:Generated_Source\PSoC5/cyPm.c **** 
1200:Generated_Source\PSoC5/cyPm.c **** 
1201:Generated_Source\PSoC5/cyPm.c ****     /* Last moment IMO frequency change */
1202:Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK))
1203:Generated_Source\PSoC5/cyPm.c ****     {
1204:Generated_Source\PSoC5/cyPm.c ****         /* IMO frequency is 12 MHz */
1205:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq12Mhz = CY_PM_ENABLED;
1206:Generated_Source\PSoC5/cyPm.c ****     }
1207:Generated_Source\PSoC5/cyPm.c ****     else
1208:Generated_Source\PSoC5/cyPm.c ****     {
1209:Generated_Source\PSoC5/cyPm.c ****         /* IMO frequency is not 12 MHz */
1210:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq12Mhz = CY_PM_DISABLED;
1211:Generated_Source\PSoC5/cyPm.c **** 
1212:Generated_Source\PSoC5/cyPm.c ****         /* Save IMO frequency */
1213:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq = CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK;
1214:Generated_Source\PSoC5/cyPm.c **** 
1215:Generated_Source\PSoC5/cyPm.c ****         /* Set IMO frequency to 12 MHz */
1216:Generated_Source\PSoC5/cyPm.c ****         CY_PM_FASTCLK_IMO_CR_REG &= ((uint8) (~CY_PM_FASTCLK_IMO_CR_FREQ_MASK));
1217:Generated_Source\PSoC5/cyPm.c ****     }
1218:Generated_Source\PSoC5/cyPm.c **** 
1219:Generated_Source\PSoC5/cyPm.c **** 
1220:Generated_Source\PSoC5/cyPm.c ****     /* Switch to Hibernate Mode */
1221:Generated_Source\PSoC5/cyPm.c ****     CY_PM_MODE_CSR_REG = (CY_PM_MODE_CSR_REG & ((uint8) (~CY_PM_MODE_CSR_MASK))) | CY_PM_MODE_CSR_H
1222:Generated_Source\PSoC5/cyPm.c **** 
1223:Generated_Source\PSoC5/cyPm.c ****     /* Recommended readback. */
1224:Generated_Source\PSoC5/cyPm.c ****     (void) CY_PM_MODE_CSR_REG;
1225:Generated_Source\PSoC5/cyPm.c **** 
1226:Generated_Source\PSoC5/cyPm.c ****     /* Two recommended NOPs to get into mode. */
1227:Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
1228:Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 23


1229:Generated_Source\PSoC5/cyPm.c **** 
1230:Generated_Source\PSoC5/cyPm.c ****     /* Execute WFI instruction (for ARM-based devices only) */
1231:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WFI;
1232:Generated_Source\PSoC5/cyPm.c **** 
1233:Generated_Source\PSoC5/cyPm.c **** 
1234:Generated_Source\PSoC5/cyPm.c ****     /* Point of return from Hibernate mode */
1235:Generated_Source\PSoC5/cyPm.c **** 
1236:Generated_Source\PSoC5/cyPm.c **** 
1237:Generated_Source\PSoC5/cyPm.c ****     /* Restore last moment IMO frequency change */
1238:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED != cyPmBackup.imoActFreq12Mhz)
1239:Generated_Source\PSoC5/cyPm.c ****     {
1240:Generated_Source\PSoC5/cyPm.c ****         CY_PM_FASTCLK_IMO_CR_REG  = (CY_PM_FASTCLK_IMO_CR_REG & ((uint8)(~CY_PM_FASTCLK_IMO_CR_FREQ
1241:Generated_Source\PSoC5/cyPm.c ****                                     cyPmBackup.imoActFreq;
1242:Generated_Source\PSoC5/cyPm.c ****     }
1243:Generated_Source\PSoC5/cyPm.c **** 
1244:Generated_Source\PSoC5/cyPm.c **** 
1245:Generated_Source\PSoC5/cyPm.c ****     /* Restore device for proper Hibernate mode exit*/
1246:Generated_Source\PSoC5/cyPm.c ****     CyPmHibRestore();
1247:Generated_Source\PSoC5/cyPm.c **** 
1248:Generated_Source\PSoC5/cyPm.c ****     /* Restore current wake up configuration */
1249:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = cyPmBackup.wakeupCfg0;
1250:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = cyPmBackup.wakeupCfg1;
1251:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = cyPmBackup.wakeupCfg2;
1252:Generated_Source\PSoC5/cyPm.c **** 
1253:Generated_Source\PSoC5/cyPm.c ****     /* Restore global interrupt enable state */
1254:Generated_Source\PSoC5/cyPm.c ****     CyExitCriticalSection(interruptState);
1255:Generated_Source\PSoC5/cyPm.c **** }
1256:Generated_Source\PSoC5/cyPm.c **** 
1257:Generated_Source\PSoC5/cyPm.c **** 
1258:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1259:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmReadStatus
1260:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1261:Generated_Source\PSoC5/cyPm.c **** *
1262:Generated_Source\PSoC5/cyPm.c **** *  Manages the Power Manager Interrupt Status Register.  This register has the
1263:Generated_Source\PSoC5/cyPm.c **** *  interrupt status for the one pulse per second, central timewheel and fast
1264:Generated_Source\PSoC5/cyPm.c **** *  timewheel timers.  This hardware register clears on read.  To allow for only
1265:Generated_Source\PSoC5/cyPm.c **** *  clearing the bits of interest and preserving the other bits, this function
1266:Generated_Source\PSoC5/cyPm.c **** *  uses a shadow register that retains the state.  This function reads the
1267:Generated_Source\PSoC5/cyPm.c **** *  status register and ORs that value with the shadow register.  That is the
1268:Generated_Source\PSoC5/cyPm.c **** *  value that is returned.  Then the bits in the mask that are set are cleared
1269:Generated_Source\PSoC5/cyPm.c **** *  from this value and written back to the shadow register.
1270:Generated_Source\PSoC5/cyPm.c **** *
1271:Generated_Source\PSoC5/cyPm.c **** *  Note You must call this function within 1 ms (1 clock cycle of the ILO)
1272:Generated_Source\PSoC5/cyPm.c **** *  after a CTW event has occurred.
1273:Generated_Source\PSoC5/cyPm.c **** *
1274:Generated_Source\PSoC5/cyPm.c **** *  \param mask: Bits in the shadow register to clear.
1275:Generated_Source\PSoC5/cyPm.c **** *
1276:Generated_Source\PSoC5/cyPm.c **** *       Define                      Source
1277:Generated_Source\PSoC5/cyPm.c **** *  CY_PM_FTW_INT                Fast Timewheel
1278:Generated_Source\PSoC5/cyPm.c **** *  CY_PM_CTW_INT                Central Timewheel
1279:Generated_Source\PSoC5/cyPm.c **** *  CY_PM_ONEPPS_INT             One Pulse Per Second
1280:Generated_Source\PSoC5/cyPm.c **** *
1281:Generated_Source\PSoC5/cyPm.c **** * \return
1282:Generated_Source\PSoC5/cyPm.c **** *  Status.  Same bits values as the mask parameter.
1283:Generated_Source\PSoC5/cyPm.c **** *
1284:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1285:Generated_Source\PSoC5/cyPm.c **** uint8 CyPmReadStatus(uint8 mask) 
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 24


1286:Generated_Source\PSoC5/cyPm.c **** {
1287:Generated_Source\PSoC5/cyPm.c ****     static uint8 interruptStatus;
1288:Generated_Source\PSoC5/cyPm.c ****     uint8 interruptState;
1289:Generated_Source\PSoC5/cyPm.c ****     uint8 tmpStatus;
1290:Generated_Source\PSoC5/cyPm.c **** 
1291:Generated_Source\PSoC5/cyPm.c ****     /* Enter critical section */
1292:Generated_Source\PSoC5/cyPm.c ****     interruptState = CyEnterCriticalSection();
1293:Generated_Source\PSoC5/cyPm.c **** 
1294:Generated_Source\PSoC5/cyPm.c ****     /* Save value of register, copy it and clear desired bit */
1295:Generated_Source\PSoC5/cyPm.c ****     interruptStatus |= CY_PM_INT_SR_REG;
1296:Generated_Source\PSoC5/cyPm.c ****     tmpStatus = interruptStatus & (CY_PM_FTW_INT | CY_PM_CTW_INT | CY_PM_ONEPPS_INT);
1297:Generated_Source\PSoC5/cyPm.c ****     interruptStatus &= ((uint8)(~mask));
1298:Generated_Source\PSoC5/cyPm.c **** 
1299:Generated_Source\PSoC5/cyPm.c ****     /* Exit critical section */
1300:Generated_Source\PSoC5/cyPm.c ****     CyExitCriticalSection(interruptState);
1301:Generated_Source\PSoC5/cyPm.c **** 
1302:Generated_Source\PSoC5/cyPm.c ****     return(tmpStatus);
1303:Generated_Source\PSoC5/cyPm.c **** }
1304:Generated_Source\PSoC5/cyPm.c **** 
1305:Generated_Source\PSoC5/cyPm.c **** 
1306:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1307:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibSaveSet
1308:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1309:Generated_Source\PSoC5/cyPm.c **** *
1310:Generated_Source\PSoC5/cyPm.c **** *  Prepare device for proper Hibernate low power mode entry:
1311:Generated_Source\PSoC5/cyPm.c **** *  - Disables I2C backup regulator
1312:Generated_Source\PSoC5/cyPm.c **** *  - Saves ILO power down mode state and enable it
1313:Generated_Source\PSoC5/cyPm.c **** *  - Saves state of 1 kHz and 100 kHz ILO and disable them
1314:Generated_Source\PSoC5/cyPm.c **** *  - Disables sleep regulator and shorts vccd to vpwrsleep
1315:Generated_Source\PSoC5/cyPm.c **** *  - Save LVI/HVI configuration and disable them - CyPmHviLviSaveDisable()
1316:Generated_Source\PSoC5/cyPm.c **** *  - CyPmHibSlpSaveSet() function is called
1317:Generated_Source\PSoC5/cyPm.c **** *
1318:Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1319:Generated_Source\PSoC5/cyPm.c **** *  No
1320:Generated_Source\PSoC5/cyPm.c **** *
1321:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1322:Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSaveSet(void) 
1323:Generated_Source\PSoC5/cyPm.c **** {
1324:Generated_Source\PSoC5/cyPm.c ****     /* I2C backup reg must be off when the sleep regulator is unavailable */
1325:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_PWRSYS_CR1_REG & CY_PM_PWRSYS_CR1_I2CREG_BACKUP))
1326:Generated_Source\PSoC5/cyPm.c ****     {
1327:Generated_Source\PSoC5/cyPm.c ****         /***********************************************************************
1328:Generated_Source\PSoC5/cyPm.c ****         * If the I2C backup regulator is enabled, all the fixed-function registers
1329:Generated_Source\PSoC5/cyPm.c ****         * store their values while the device is in the low power mode, otherwise their
1330:Generated_Source\PSoC5/cyPm.c ****         * configuration is lost. The I2C API makes a decision to restore or not
1331:Generated_Source\PSoC5/cyPm.c ****         * to restore I2C registers based on this. If this regulator will be
1332:Generated_Source\PSoC5/cyPm.c ****         * disabled and then enabled, I2C API will suppose that the I2C block
1333:Generated_Source\PSoC5/cyPm.c ****         * registers preserved their values, while this is not true. So, the
1334:Generated_Source\PSoC5/cyPm.c ****         * backup regulator is disabled. The I2C sleep APIs is responsible for
1335:Generated_Source\PSoC5/cyPm.c ****         * restoration.
1336:Generated_Source\PSoC5/cyPm.c ****         ***********************************************************************/
1337:Generated_Source\PSoC5/cyPm.c **** 
1338:Generated_Source\PSoC5/cyPm.c ****         /* Disable I2C backup register */
1339:Generated_Source\PSoC5/cyPm.c ****         CY_PM_PWRSYS_CR1_REG &= ((uint8)(~CY_PM_PWRSYS_CR1_I2CREG_BACKUP));
1340:Generated_Source\PSoC5/cyPm.c ****     }
1341:Generated_Source\PSoC5/cyPm.c **** 
1342:Generated_Source\PSoC5/cyPm.c **** 
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 25


1343:Generated_Source\PSoC5/cyPm.c ****     /* Save current ILO power mode and ensure low power mode */
1344:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.iloPowerMode = CyILO_SetPowerMode(CY_PM_POWERDOWN_MODE);
1345:Generated_Source\PSoC5/cyPm.c **** 
1346:Generated_Source\PSoC5/cyPm.c ****     /* Save current 1kHz ILO enable state. Disabled automatically. */
1347:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.ilo1kEnable = (0u == (CY_PM_SLOWCLK_ILO_CR0_REG & CY_PM_ILO_CR0_EN_1K)) ?
1348:Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_DISABLED : CY_PM_ENABLED;
1349:Generated_Source\PSoC5/cyPm.c **** 
1350:Generated_Source\PSoC5/cyPm.c ****     /* Save current 100kHz ILO enable state. Disabled automatically. */
1351:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.ilo100kEnable = (0u == (CY_PM_SLOWCLK_ILO_CR0_REG & CY_PM_ILO_CR0_EN_100K)) ?
1352:Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_DISABLED : CY_PM_ENABLED;
1353:Generated_Source\PSoC5/cyPm.c **** 
1354:Generated_Source\PSoC5/cyPm.c **** 
1355:Generated_Source\PSoC5/cyPm.c ****     /* Disable the sleep regulator and shorts vccd to vpwrsleep */
1356:Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_PWRSYS_SLP_TR_REG & CY_PM_PWRSYS_SLP_TR_BYPASS))
1357:Generated_Source\PSoC5/cyPm.c ****     {
1358:Generated_Source\PSoC5/cyPm.c ****         /* Save current bypass state */
1359:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.slpTrBypass = CY_PM_DISABLED;
1360:Generated_Source\PSoC5/cyPm.c ****         CY_PM_PWRSYS_SLP_TR_REG |= CY_PM_PWRSYS_SLP_TR_BYPASS;
1361:Generated_Source\PSoC5/cyPm.c ****     }
1362:Generated_Source\PSoC5/cyPm.c ****     else
1363:Generated_Source\PSoC5/cyPm.c ****     {
1364:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.slpTrBypass = CY_PM_ENABLED;
1365:Generated_Source\PSoC5/cyPm.c ****     }
1366:Generated_Source\PSoC5/cyPm.c **** 
1367:Generated_Source\PSoC5/cyPm.c ****     /* LPCOMPs are always enabled (even when BOTH ext_vccd=1 and ext_vcca=1)*/
1368:Generated_Source\PSoC5/cyPm.c **** 
1369:Generated_Source\PSoC5/cyPm.c **** 
1370:Generated_Source\PSoC5/cyPm.c ****     /***************************************************************************
1371:Generated_Source\PSoC5/cyPm.c ****     * LVI/HVI must be disabled in Hibernate
1372:Generated_Source\PSoC5/cyPm.c ****     ***************************************************************************/
1373:Generated_Source\PSoC5/cyPm.c **** 
1374:Generated_Source\PSoC5/cyPm.c ****     /* Save LVI/HVI configuration and disable them */
1375:Generated_Source\PSoC5/cyPm.c ****     CyPmHviLviSaveDisable();
1376:Generated_Source\PSoC5/cyPm.c **** 
1377:Generated_Source\PSoC5/cyPm.c **** 
1378:Generated_Source\PSoC5/cyPm.c ****     /* Make the same preparations for Hibernate and Sleep modes */
1379:Generated_Source\PSoC5/cyPm.c ****     CyPmHibSlpSaveSet();
1380:Generated_Source\PSoC5/cyPm.c **** 
1381:Generated_Source\PSoC5/cyPm.c **** 
1382:Generated_Source\PSoC5/cyPm.c ****     /***************************************************************************
1383:Generated_Source\PSoC5/cyPm.c ****     * Save and set the power mode wakeup trim registers
1384:Generated_Source\PSoC5/cyPm.c ****     ***************************************************************************/
1385:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupTrim0 = CY_PM_PWRSYS_WAKE_TR0_REG;
1386:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupTrim1 = CY_PM_PWRSYS_WAKE_TR1_REG;
1387:Generated_Source\PSoC5/cyPm.c ****     
1388:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC5)
1389:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.wakeupTrim3 = CY_PM_PWRSYS_WAKE_TR3_REG;
1390:Generated_Source\PSoC5/cyPm.c ****     #endif  /* (CY_PSOC5) */    
1391:Generated_Source\PSoC5/cyPm.c **** 
1392:Generated_Source\PSoC5/cyPm.c ****     CY_PM_PWRSYS_WAKE_TR0_REG = CY_PM_PWRSYS_WAKE_TR0;
1393:Generated_Source\PSoC5/cyPm.c ****     CY_PM_PWRSYS_WAKE_TR1_REG = CY_PM_PWRSYS_WAKE_TR1;
1394:Generated_Source\PSoC5/cyPm.c ****     
1395:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC5)
1396:Generated_Source\PSoC5/cyPm.c ****         CY_PM_PWRSYS_WAKE_TR3_REG = CY_PM_PWRSYS_WAKE_TR3;
1397:Generated_Source\PSoC5/cyPm.c ****     #endif  /* (CY_PSOC5) */    
1398:Generated_Source\PSoC5/cyPm.c **** }
1399:Generated_Source\PSoC5/cyPm.c **** 
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 26


1400:Generated_Source\PSoC5/cyPm.c **** 
1401:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1402:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibRestore
1403:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1404:Generated_Source\PSoC5/cyPm.c **** *
1405:Generated_Source\PSoC5/cyPm.c **** *  Restores the device for the proper Hibernate mode exit:
1406:Generated_Source\PSoC5/cyPm.c **** *  - Restores LVI/HVI configuration - calsl CyPmHviLviRestore()
1407:Generated_Source\PSoC5/cyPm.c **** *  - CyPmHibSlpSaveRestore() function is called
1408:Generated_Source\PSoC5/cyPm.c **** *  - Restores ILO power down mode state and enables it
1409:Generated_Source\PSoC5/cyPm.c **** *  - Restores the state of 1 kHz and 100 kHz ILO and disables them
1410:Generated_Source\PSoC5/cyPm.c **** *  - Restores the sleep regulator settings
1411:Generated_Source\PSoC5/cyPm.c **** *
1412:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1413:Generated_Source\PSoC5/cyPm.c **** static void CyPmHibRestore(void) 
1414:Generated_Source\PSoC5/cyPm.c **** {
1415:Generated_Source\PSoC5/cyPm.c ****     /* Restore LVI/HVI configuration */
1416:Generated_Source\PSoC5/cyPm.c ****     CyPmHviLviRestore();
1417:Generated_Source\PSoC5/cyPm.c **** 
1418:Generated_Source\PSoC5/cyPm.c ****     /* Restore the same configuration for Hibernate and Sleep modes */
1419:Generated_Source\PSoC5/cyPm.c ****     CyPmHibSlpRestore();
1420:Generated_Source\PSoC5/cyPm.c **** 
1421:Generated_Source\PSoC5/cyPm.c ****     /* Restore 1kHz ILO enable state */
1422:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.ilo1kEnable)
1423:Generated_Source\PSoC5/cyPm.c ****     {
1424:Generated_Source\PSoC5/cyPm.c ****         /* Enable 1kHz ILO */
1425:Generated_Source\PSoC5/cyPm.c ****         CyILO_Start1K();
1426:Generated_Source\PSoC5/cyPm.c ****     }
1427:Generated_Source\PSoC5/cyPm.c **** 
1428:Generated_Source\PSoC5/cyPm.c ****     /* Restore 100kHz ILO enable state */
1429:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.ilo100kEnable)
1430:Generated_Source\PSoC5/cyPm.c ****     {
1431:Generated_Source\PSoC5/cyPm.c ****         /* Enable 100kHz ILO */
1432:Generated_Source\PSoC5/cyPm.c ****         CyILO_Start100K();
1433:Generated_Source\PSoC5/cyPm.c ****     }
1434:Generated_Source\PSoC5/cyPm.c **** 
1435:Generated_Source\PSoC5/cyPm.c ****     /* Restore ILO power mode */
1436:Generated_Source\PSoC5/cyPm.c ****     (void) CyILO_SetPowerMode(cyPmBackup.iloPowerMode);
1437:Generated_Source\PSoC5/cyPm.c **** 
1438:Generated_Source\PSoC5/cyPm.c **** 
1439:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_DISABLED == cyPmBackup.slpTrBypass)
1440:Generated_Source\PSoC5/cyPm.c ****     {
1441:Generated_Source\PSoC5/cyPm.c ****         /* Enable the sleep regulator */
1442:Generated_Source\PSoC5/cyPm.c ****         CY_PM_PWRSYS_SLP_TR_REG &= ((uint8)(~CY_PM_PWRSYS_SLP_TR_BYPASS));
1443:Generated_Source\PSoC5/cyPm.c ****     }
1444:Generated_Source\PSoC5/cyPm.c **** 
1445:Generated_Source\PSoC5/cyPm.c **** 
1446:Generated_Source\PSoC5/cyPm.c ****     /***************************************************************************
1447:Generated_Source\PSoC5/cyPm.c ****     * Restore the power mode wakeup trim registers
1448:Generated_Source\PSoC5/cyPm.c ****     ***************************************************************************/
1449:Generated_Source\PSoC5/cyPm.c ****     CY_PM_PWRSYS_WAKE_TR0_REG = cyPmBackup.wakeupTrim0;
1450:Generated_Source\PSoC5/cyPm.c ****     CY_PM_PWRSYS_WAKE_TR1_REG = cyPmBackup.wakeupTrim1;
1451:Generated_Source\PSoC5/cyPm.c **** 
1452:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC5)
1453:Generated_Source\PSoC5/cyPm.c ****         CY_PM_PWRSYS_WAKE_TR3_REG = cyPmBackup.wakeupTrim3;
1454:Generated_Source\PSoC5/cyPm.c ****     #endif  /* (CY_PSOC5) */    
1455:Generated_Source\PSoC5/cyPm.c **** }
1456:Generated_Source\PSoC5/cyPm.c **** 
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 27


1457:Generated_Source\PSoC5/cyPm.c **** 
1458:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1459:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmCtwSetInterval
1460:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1461:Generated_Source\PSoC5/cyPm.c **** *
1462:Generated_Source\PSoC5/cyPm.c **** *  Performs the CTW configuration:
1463:Generated_Source\PSoC5/cyPm.c **** *  - Disables the CTW interrupt
1464:Generated_Source\PSoC5/cyPm.c **** *  - Enables 1 kHz ILO
1465:Generated_Source\PSoC5/cyPm.c **** *  - Sets a new CTW interval
1466:Generated_Source\PSoC5/cyPm.c **** *
1467:Generated_Source\PSoC5/cyPm.c **** *  \param ctwInterval: the CTW interval to be set.
1468:Generated_Source\PSoC5/cyPm.c **** *
1469:Generated_Source\PSoC5/cyPm.c **** * \sideeffect
1470:Generated_Source\PSoC5/cyPm.c **** *  Enables ILO 1 KHz clock and leaves it enabled.
1471:Generated_Source\PSoC5/cyPm.c **** *
1472:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1473:Generated_Source\PSoC5/cyPm.c **** void CyPmCtwSetInterval(uint8 ctwInterval) 
1474:Generated_Source\PSoC5/cyPm.c **** {
1475:Generated_Source\PSoC5/cyPm.c ****     /* Disable CTW interrupt enable */
1476:Generated_Source\PSoC5/cyPm.c ****     CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_CTW_IE));
1477:Generated_Source\PSoC5/cyPm.c **** 
1478:Generated_Source\PSoC5/cyPm.c ****     /* Enable 1kHz ILO (required for CTW operation) */
1479:Generated_Source\PSoC5/cyPm.c ****     CyILO_Start1K();
1480:Generated_Source\PSoC5/cyPm.c **** 
1481:Generated_Source\PSoC5/cyPm.c ****     /* Interval could be set only while CTW is disabled */
1482:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_TW_CFG2_REG & CY_PM_CTW_EN))
1483:Generated_Source\PSoC5/cyPm.c ****     {
1484:Generated_Source\PSoC5/cyPm.c ****         /* Set CTW interval if needed */
1485:Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_TW_CFG1_REG != ctwInterval)
1486:Generated_Source\PSoC5/cyPm.c ****         {
1487:Generated_Source\PSoC5/cyPm.c ****             /* Disable the CTW, set new CTW interval and enable it again */
1488:Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_CTW_EN));
1489:Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG1_REG = ctwInterval;
1490:Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG2_REG |= CY_PM_CTW_EN;
1491:Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
1492:Generated_Source\PSoC5/cyPm.c ****     }
1493:Generated_Source\PSoC5/cyPm.c ****     else
1494:Generated_Source\PSoC5/cyPm.c ****     {
1495:Generated_Source\PSoC5/cyPm.c ****         /* Set CTW interval if needed */
1496:Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_TW_CFG1_REG != ctwInterval)
1497:Generated_Source\PSoC5/cyPm.c ****         {
1498:Generated_Source\PSoC5/cyPm.c ****             /* Set new CTW interval. Could be changed if CTW is disabled */
1499:Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG1_REG = ctwInterval;
1500:Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
1501:Generated_Source\PSoC5/cyPm.c **** 
1502:Generated_Source\PSoC5/cyPm.c ****         /* Enable CTW */
1503:Generated_Source\PSoC5/cyPm.c ****         CY_PM_TW_CFG2_REG |= CY_PM_CTW_EN;
1504:Generated_Source\PSoC5/cyPm.c ****     }
1505:Generated_Source\PSoC5/cyPm.c **** }
1506:Generated_Source\PSoC5/cyPm.c **** 
1507:Generated_Source\PSoC5/cyPm.c **** 
1508:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1509:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmOppsSet
1510:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1511:Generated_Source\PSoC5/cyPm.c **** *
1512:Generated_Source\PSoC5/cyPm.c **** *  Performs 1PPS configuration:
1513:Generated_Source\PSoC5/cyPm.c **** *  - Starts 32 KHz XTAL
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 28


1514:Generated_Source\PSoC5/cyPm.c **** *  - Disables 1PPS interrupts
1515:Generated_Source\PSoC5/cyPm.c **** *  - Enables 1PPS
1516:Generated_Source\PSoC5/cyPm.c **** *
1517:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1518:Generated_Source\PSoC5/cyPm.c **** void CyPmOppsSet(void) 
1519:Generated_Source\PSoC5/cyPm.c **** {
1520:Generated_Source\PSoC5/cyPm.c ****     /* Enable 32kHz XTAL if needed */
1521:Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_SLOWCLK_X32_CR_REG & CY_PM_X32_CR_X32EN))
1522:Generated_Source\PSoC5/cyPm.c ****     {
1523:Generated_Source\PSoC5/cyPm.c ****         /* Enable 32kHz XTAL */
1524:Generated_Source\PSoC5/cyPm.c ****         CyXTAL_32KHZ_Start();
1525:Generated_Source\PSoC5/cyPm.c ****     }
1526:Generated_Source\PSoC5/cyPm.c **** 
1527:Generated_Source\PSoC5/cyPm.c ****     /* Disable 1PPS interrupt enable */
1528:Generated_Source\PSoC5/cyPm.c ****     CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_1PPS_IE));
1529:Generated_Source\PSoC5/cyPm.c **** 
1530:Generated_Source\PSoC5/cyPm.c ****     /* Enable 1PPS operation */
1531:Generated_Source\PSoC5/cyPm.c ****     CY_PM_TW_CFG2_REG |= CY_PM_1PPS_EN;
1532:Generated_Source\PSoC5/cyPm.c **** }
1533:Generated_Source\PSoC5/cyPm.c **** 
1534:Generated_Source\PSoC5/cyPm.c **** 
1535:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1536:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmFtwSetInterval
1537:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1538:Generated_Source\PSoC5/cyPm.c **** *
1539:Generated_Source\PSoC5/cyPm.c **** *  Performs the FTW configuration:
1540:Generated_Source\PSoC5/cyPm.c **** *  - Disables the FTW interrupt
1541:Generated_Source\PSoC5/cyPm.c **** *  - Enables 100 kHz ILO
1542:Generated_Source\PSoC5/cyPm.c **** *  - Sets a new FTW interval.
1543:Generated_Source\PSoC5/cyPm.c **** *
1544:Generated_Source\PSoC5/cyPm.c **** *  \param ftwInterval The FTW counter interval.
1545:Generated_Source\PSoC5/cyPm.c **** *
1546:Generated_Source\PSoC5/cyPm.c **** * \sideeffect
1547:Generated_Source\PSoC5/cyPm.c **** *  Enables the ILO 100 KHz clock and leaves it enabled.
1548:Generated_Source\PSoC5/cyPm.c **** *
1549:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1550:Generated_Source\PSoC5/cyPm.c **** void CyPmFtwSetInterval(uint8 ftwInterval) 
1551:Generated_Source\PSoC5/cyPm.c **** {
1552:Generated_Source\PSoC5/cyPm.c ****     /* Disable FTW interrupt enable */
1553:Generated_Source\PSoC5/cyPm.c ****     CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_FTW_IE));
1554:Generated_Source\PSoC5/cyPm.c **** 
1555:Generated_Source\PSoC5/cyPm.c ****     /* Enable 100kHz ILO */
1556:Generated_Source\PSoC5/cyPm.c ****     CyILO_Start100K();
1557:Generated_Source\PSoC5/cyPm.c **** 
1558:Generated_Source\PSoC5/cyPm.c ****     /* Interval could be set only while FTW is disabled */
1559:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_TW_CFG2_REG & CY_PM_FTW_EN))
1560:Generated_Source\PSoC5/cyPm.c ****     {
1561:Generated_Source\PSoC5/cyPm.c ****         /* Disable FTW, set new FTW interval if needed and enable it again */
1562:Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_TW_CFG0_REG != ftwInterval)
1563:Generated_Source\PSoC5/cyPm.c ****         {
1564:Generated_Source\PSoC5/cyPm.c ****             /* Disable CTW, set new CTW interval and enable it again */
1565:Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_FTW_EN));
1566:Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG0_REG = ftwInterval;
1567:Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG2_REG |= CY_PM_FTW_EN;
1568:Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
1569:Generated_Source\PSoC5/cyPm.c ****     }
1570:Generated_Source\PSoC5/cyPm.c ****     else
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 29


1571:Generated_Source\PSoC5/cyPm.c ****     {
1572:Generated_Source\PSoC5/cyPm.c ****         /* Set new FTW counter interval if needed. FTW is disabled. */
1573:Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_TW_CFG0_REG != ftwInterval)
1574:Generated_Source\PSoC5/cyPm.c ****         {
1575:Generated_Source\PSoC5/cyPm.c ****             /* Set new CTW interval. Could be changed if CTW is disabled */
1576:Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG0_REG = ftwInterval;
1577:Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
1578:Generated_Source\PSoC5/cyPm.c **** 
1579:Generated_Source\PSoC5/cyPm.c ****         /* Enable FTW */
1580:Generated_Source\PSoC5/cyPm.c ****         CY_PM_TW_CFG2_REG |= CY_PM_FTW_EN;
1581:Generated_Source\PSoC5/cyPm.c ****     }
1582:Generated_Source\PSoC5/cyPm.c **** }
1583:Generated_Source\PSoC5/cyPm.c **** 
1584:Generated_Source\PSoC5/cyPm.c **** 
1585:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1586:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibSlpSaveSet
1587:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1588:Generated_Source\PSoC5/cyPm.c **** *
1589:Generated_Source\PSoC5/cyPm.c **** *  This API is used for preparing the device for the Sleep and Hibernate low
1590:Generated_Source\PSoC5/cyPm.c **** *  power modes entry:
1591:Generated_Source\PSoC5/cyPm.c **** *  - Saves the COMP, VIDAC, DSM, and SAR routing connections (PSoC 5)
1592:Generated_Source\PSoC5/cyPm.c **** *  - Saves the SC/CT routing connections (PSoC 3/5/5LP)
1593:Generated_Source\PSoC5/cyPm.c **** *  - Disables the Serial Wire Viewer (SWV) (PSoC 3)
1594:Generated_Source\PSoC5/cyPm.c **** *  - Saves the boost reference selection and sets it to internal
1595:Generated_Source\PSoC5/cyPm.c **** *
1596:Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1597:Generated_Source\PSoC5/cyPm.c **** *  No
1598:Generated_Source\PSoC5/cyPm.c **** *
1599:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1600:Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSlpSaveSet(void) 
1601:Generated_Source\PSoC5/cyPm.c **** {
  27              		.loc 1 1601 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
  32              		.cfi_def_cfa_offset 36
  33              		.cfi_offset 4, -36
  34              		.cfi_offset 5, -32
  35              		.cfi_offset 6, -28
  36              		.cfi_offset 7, -24
  37              		.cfi_offset 8, -20
  38              		.cfi_offset 9, -16
  39              		.cfi_offset 10, -12
  40              		.cfi_offset 11, -8
  41              		.cfi_offset 14, -4
1602:Generated_Source\PSoC5/cyPm.c ****     /* Save SC/CT routing registers */
1603:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[0u]   = CY_GET_REG8(CYREG_SC0_SW0 );
  42              		.loc 1 1603 0
  43 0004 DFF8BCA1 		ldr	r10, .L5+96
  44 0008 9AF80020 		ldrb	r2, [r10]	@ zero_extendqisi2
  45 000c 554B     		ldr	r3, .L5
  46 000e 9A72     		strb	r2, [r3, #10]
1604:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[1u]   = CY_GET_REG8(CYREG_SC0_SW2 );
  47              		.loc 1 1604 0
  48 0010 DFF8B491 		ldr	r9, .L5+100
  49 0014 99F80020 		ldrb	r2, [r9]	@ zero_extendqisi2
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 30


  50 0018 DA72     		strb	r2, [r3, #11]
1605:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[2u]   = CY_GET_REG8(CYREG_SC0_SW3 );
  51              		.loc 1 1605 0
  52 001a 534A     		ldr	r2, .L5+4
  53 001c 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
  54 001e 1A73     		strb	r2, [r3, #12]
1606:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[3u]   = CY_GET_REG8(CYREG_SC0_SW4 );
  55              		.loc 1 1606 0
  56 0020 524A     		ldr	r2, .L5+8
  57 0022 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
  58 0024 5A73     		strb	r2, [r3, #13]
1607:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[4u]   = CY_GET_REG8(CYREG_SC0_SW6 );
  59              		.loc 1 1607 0
  60 0026 524A     		ldr	r2, .L5+12
  61 0028 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
  62 002a 9A73     		strb	r2, [r3, #14]
1608:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[5u]   = CY_GET_REG8(CYREG_SC0_SW8 );
  63              		.loc 1 1608 0
  64 002c 514A     		ldr	r2, .L5+16
  65 002e 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
  66 0030 DA73     		strb	r2, [r3, #15]
1609:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[6u]   = CY_GET_REG8(CYREG_SC0_SW10);
  67              		.loc 1 1609 0
  68 0032 514A     		ldr	r2, .L5+20
  69 0034 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
  70 0036 1A74     		strb	r2, [r3, #16]
1610:Generated_Source\PSoC5/cyPm.c **** 
1611:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[7u]   = CY_GET_REG8(CYREG_SC1_SW0 );
  71              		.loc 1 1611 0
  72 0038 504A     		ldr	r2, .L5+24
  73 003a 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
  74 003c 5A74     		strb	r2, [r3, #17]
1612:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[8u]   = CY_GET_REG8(CYREG_SC1_SW2 );
  75              		.loc 1 1612 0
  76 003e 504A     		ldr	r2, .L5+28
  77 0040 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
  78 0042 9A74     		strb	r2, [r3, #18]
1613:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[9u]   = CY_GET_REG8(CYREG_SC1_SW3 );
  79              		.loc 1 1613 0
  80 0044 4F4A     		ldr	r2, .L5+32
  81 0046 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
  82 0048 DA74     		strb	r2, [r3, #19]
1614:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[10u]  = CY_GET_REG8(CYREG_SC1_SW4 );
  83              		.loc 1 1614 0
  84 004a 4F4A     		ldr	r2, .L5+36
  85 004c 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
  86 004e 1A75     		strb	r2, [r3, #20]
1615:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[11u]  = CY_GET_REG8(CYREG_SC1_SW6 );
  87              		.loc 1 1615 0
  88 0050 4E4A     		ldr	r2, .L5+40
  89 0052 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
  90 0054 5A75     		strb	r2, [r3, #21]
1616:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[12u]  = CY_GET_REG8(CYREG_SC1_SW8 );
  91              		.loc 1 1616 0
  92 0056 4E4A     		ldr	r2, .L5+44
  93 0058 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
  94 005a 9A75     		strb	r2, [r3, #22]
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 31


1617:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[13u]  = CY_GET_REG8(CYREG_SC1_SW10);
  95              		.loc 1 1617 0
  96 005c 4D4A     		ldr	r2, .L5+48
  97 005e 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
  98 0060 DA75     		strb	r2, [r3, #23]
1618:Generated_Source\PSoC5/cyPm.c **** 
1619:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[14u]  = CY_GET_REG8(CYREG_SC2_SW0 );
  99              		.loc 1 1619 0
 100 0062 4D4A     		ldr	r2, .L5+52
 101 0064 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 102 0066 1A76     		strb	r2, [r3, #24]
1620:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[15u]  = CY_GET_REG8(CYREG_SC2_SW2 );
 103              		.loc 1 1620 0
 104 0068 4C4A     		ldr	r2, .L5+56
 105 006a 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 106 006c 5A76     		strb	r2, [r3, #25]
1621:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[16u]  = CY_GET_REG8(CYREG_SC2_SW3 );
 107              		.loc 1 1621 0
 108 006e 4C4A     		ldr	r2, .L5+60
 109 0070 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 110 0072 9A76     		strb	r2, [r3, #26]
1622:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[17u]  = CY_GET_REG8(CYREG_SC2_SW4 );
 111              		.loc 1 1622 0
 112 0074 DFF854B1 		ldr	fp, .L5+104
 113 0078 9BF80020 		ldrb	r2, [fp]	@ zero_extendqisi2
 114 007c DA76     		strb	r2, [r3, #27]
1623:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[18u]  = CY_GET_REG8(CYREG_SC2_SW6 );
 115              		.loc 1 1623 0
 116 007e DFF85081 		ldr	r8, .L5+108
 117 0082 98F80020 		ldrb	r2, [r8]	@ zero_extendqisi2
 118 0086 1A77     		strb	r2, [r3, #28]
1624:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[19u]  = CY_GET_REG8(CYREG_SC2_SW8 );
 119              		.loc 1 1624 0
 120 0088 DFF848C1 		ldr	ip, .L5+112
 121 008c 9CF80020 		ldrb	r2, [ip]	@ zero_extendqisi2
 122 0090 5A77     		strb	r2, [r3, #29]
1625:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[20u]  = CY_GET_REG8(CYREG_SC2_SW10);
 123              		.loc 1 1625 0
 124 0092 DFF844E1 		ldr	lr, .L5+116
 125 0096 9EF80020 		ldrb	r2, [lr]	@ zero_extendqisi2
 126 009a 9A77     		strb	r2, [r3, #30]
1626:Generated_Source\PSoC5/cyPm.c **** 
1627:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[21u]  = CY_GET_REG8(CYREG_SC3_SW0 );
 127              		.loc 1 1627 0
 128 009c 414F     		ldr	r7, .L5+64
 129 009e 3A78     		ldrb	r2, [r7]	@ zero_extendqisi2
 130 00a0 DA77     		strb	r2, [r3, #31]
1628:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[22u]  = CY_GET_REG8(CYREG_SC3_SW2 );
 131              		.loc 1 1628 0
 132 00a2 414E     		ldr	r6, .L5+68
 133 00a4 3278     		ldrb	r2, [r6]	@ zero_extendqisi2
 134 00a6 83F82020 		strb	r2, [r3, #32]
1629:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[23u]  = CY_GET_REG8(CYREG_SC3_SW3 );
 135              		.loc 1 1629 0
 136 00aa 404D     		ldr	r5, .L5+72
 137 00ac 2A78     		ldrb	r2, [r5]	@ zero_extendqisi2
 138 00ae 83F82120 		strb	r2, [r3, #33]
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 32


1630:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[24u]  = CY_GET_REG8(CYREG_SC3_SW4 );
 139              		.loc 1 1630 0
 140 00b2 3F4C     		ldr	r4, .L5+76
 141 00b4 2278     		ldrb	r2, [r4]	@ zero_extendqisi2
 142 00b6 83F82220 		strb	r2, [r3, #34]
1631:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[25u]  = CY_GET_REG8(CYREG_SC3_SW6 );
 143              		.loc 1 1631 0
 144 00ba 3E48     		ldr	r0, .L5+80
 145 00bc 0278     		ldrb	r2, [r0]	@ zero_extendqisi2
 146 00be 83F82320 		strb	r2, [r3, #35]
1632:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[26u]  = CY_GET_REG8(CYREG_SC3_SW8 );
 147              		.loc 1 1632 0
 148 00c2 3D49     		ldr	r1, .L5+84
 149 00c4 0A78     		ldrb	r2, [r1]	@ zero_extendqisi2
 150 00c6 83F82420 		strb	r2, [r3, #36]
1633:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[27u]  = CY_GET_REG8(CYREG_SC3_SW10);
 151              		.loc 1 1633 0
 152 00ca 3C4A     		ldr	r2, .L5+88
 153 00cc 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 154 00ce 83F82520 		strb	r2, [r3, #37]
1634:Generated_Source\PSoC5/cyPm.c **** 
1635:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW0 , 0u);
 155              		.loc 1 1635 0
 156 00d2 0023     		movs	r3, #0
 157 00d4 8AF80030 		strb	r3, [r10]
1636:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW2 , 0u);
 158              		.loc 1 1636 0
 159 00d8 89F80030 		strb	r3, [r9]
1637:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW3 , 0u);
 160              		.loc 1 1637 0
 161 00dc 224A     		ldr	r2, .L5+4
 162 00de 1370     		strb	r3, [r2]
1638:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW4 , 0u);
 163              		.loc 1 1638 0
 164 00e0 0132     		adds	r2, r2, #1
 165 00e2 1370     		strb	r3, [r2]
1639:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW6 , 0u);
 166              		.loc 1 1639 0
 167 00e4 0232     		adds	r2, r2, #2
 168 00e6 1370     		strb	r3, [r2]
1640:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW8 , 0u);
 169              		.loc 1 1640 0
 170 00e8 0232     		adds	r2, r2, #2
 171 00ea 1370     		strb	r3, [r2]
1641:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW10, 0u);
 172              		.loc 1 1641 0
 173 00ec 0232     		adds	r2, r2, #2
 174 00ee 1370     		strb	r3, [r2]
1642:Generated_Source\PSoC5/cyPm.c **** 
1643:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW0 , 0u);
 175              		.loc 1 1643 0
 176 00f0 0632     		adds	r2, r2, #6
 177 00f2 1370     		strb	r3, [r2]
1644:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW2 , 0u);
 178              		.loc 1 1644 0
 179 00f4 0232     		adds	r2, r2, #2
 180 00f6 1370     		strb	r3, [r2]
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 33


1645:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW3 , 0u);
 181              		.loc 1 1645 0
 182 00f8 0132     		adds	r2, r2, #1
 183 00fa 1370     		strb	r3, [r2]
1646:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW4 , 0u);
 184              		.loc 1 1646 0
 185 00fc 0132     		adds	r2, r2, #1
 186 00fe 1370     		strb	r3, [r2]
1647:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW6 , 0u);
 187              		.loc 1 1647 0
 188 0100 0232     		adds	r2, r2, #2
 189 0102 1370     		strb	r3, [r2]
1648:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW8 , 0u);
 190              		.loc 1 1648 0
 191 0104 0232     		adds	r2, r2, #2
 192 0106 1370     		strb	r3, [r2]
1649:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW10, 0u);
 193              		.loc 1 1649 0
 194 0108 0232     		adds	r2, r2, #2
 195 010a 1370     		strb	r3, [r2]
1650:Generated_Source\PSoC5/cyPm.c **** 
1651:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW0 , 0u);
 196              		.loc 1 1651 0
 197 010c 0632     		adds	r2, r2, #6
 198 010e 1370     		strb	r3, [r2]
1652:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW2 , 0u);
 199              		.loc 1 1652 0
 200 0110 0232     		adds	r2, r2, #2
 201 0112 1370     		strb	r3, [r2]
1653:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW3 , 0u);
 202              		.loc 1 1653 0
 203 0114 0132     		adds	r2, r2, #1
 204 0116 1370     		strb	r3, [r2]
1654:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW4 , 0u);
 205              		.loc 1 1654 0
 206 0118 8BF80030 		strb	r3, [fp]
1655:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW6 , 0u);
 207              		.loc 1 1655 0
 208 011c 88F80030 		strb	r3, [r8]
1656:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW8 , 0u);
 209              		.loc 1 1656 0
 210 0120 8CF80030 		strb	r3, [ip]
1657:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW10, 0u);
 211              		.loc 1 1657 0
 212 0124 8EF80030 		strb	r3, [lr]
1658:Generated_Source\PSoC5/cyPm.c **** 
1659:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW0 , 0u);
 213              		.loc 1 1659 0
 214 0128 3B70     		strb	r3, [r7]
1660:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW2 , 0u);
 215              		.loc 1 1660 0
 216 012a 3370     		strb	r3, [r6]
1661:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW3 , 0u);
 217              		.loc 1 1661 0
 218 012c 2B70     		strb	r3, [r5]
1662:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW4 , 0u);
 219              		.loc 1 1662 0
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 34


 220 012e 2370     		strb	r3, [r4]
1663:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW6 , 0u);
 221              		.loc 1 1663 0
 222 0130 0370     		strb	r3, [r0]
1664:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW8 , 0u);
 223              		.loc 1 1664 0
 224 0132 0B70     		strb	r3, [r1]
1665:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW10, 0u);
 225              		.loc 1 1665 0
 226 0134 1732     		adds	r2, r2, #23
 227 0136 1370     		strb	r3, [r2]
1666:Generated_Source\PSoC5/cyPm.c **** 
1667:Generated_Source\PSoC5/cyPm.c **** 
1668:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
1669:Generated_Source\PSoC5/cyPm.c **** 
1670:Generated_Source\PSoC5/cyPm.c ****         /* Serial Wire Viewer (SWV) workaround */
1671:Generated_Source\PSoC5/cyPm.c **** 
1672:Generated_Source\PSoC5/cyPm.c ****         /* Disable SWV before entering low power mode */
1673:Generated_Source\PSoC5/cyPm.c ****         if(0u != (CY_PM_MLOGIC_DBG_REG & CY_PM_MLOGIC_DBG_SWV_CLK_EN))
1674:Generated_Source\PSoC5/cyPm.c ****         {
1675:Generated_Source\PSoC5/cyPm.c ****             /* Save SWV clock enabled state */
1676:Generated_Source\PSoC5/cyPm.c ****             cyPmBackup.swvClkEnabled = CY_PM_ENABLED;
1677:Generated_Source\PSoC5/cyPm.c **** 
1678:Generated_Source\PSoC5/cyPm.c ****             /* Save current ports drive mode settings */
1679:Generated_Source\PSoC5/cyPm.c ****             cyPmBackup.prt1Dm = CY_PM_PRT1_PC3_REG & ((uint8)(~CY_PM_PRT1_PC3_DM_MASK));
1680:Generated_Source\PSoC5/cyPm.c **** 
1681:Generated_Source\PSoC5/cyPm.c ****             /* Set drive mode to strong output */
1682:Generated_Source\PSoC5/cyPm.c ****             CY_PM_PRT1_PC3_REG = (CY_PM_PRT1_PC3_REG & CY_PM_PRT1_PC3_DM_MASK) |
1683:Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_PRT1_PC3_DM_STRONG;
1684:Generated_Source\PSoC5/cyPm.c **** 
1685:Generated_Source\PSoC5/cyPm.c ****             /* Disable SWV clocks */
1686:Generated_Source\PSoC5/cyPm.c ****             CY_PM_MLOGIC_DBG_REG &= ((uint8)(~CY_PM_MLOGIC_DBG_SWV_CLK_EN));
1687:Generated_Source\PSoC5/cyPm.c ****         }
1688:Generated_Source\PSoC5/cyPm.c ****         else
1689:Generated_Source\PSoC5/cyPm.c ****         {
1690:Generated_Source\PSoC5/cyPm.c ****             /* Save SWV clock disabled state */
1691:Generated_Source\PSoC5/cyPm.c ****             cyPmBackup.swvClkEnabled = CY_PM_DISABLED;
1692:Generated_Source\PSoC5/cyPm.c ****         }
1693:Generated_Source\PSoC5/cyPm.c **** 
1694:Generated_Source\PSoC5/cyPm.c ****     #endif  /* (CY_PSOC3) */
1695:Generated_Source\PSoC5/cyPm.c **** 
1696:Generated_Source\PSoC5/cyPm.c **** 
1697:Generated_Source\PSoC5/cyPm.c ****     /***************************************************************************
1698:Generated_Source\PSoC5/cyPm.c ****     * Save boost reference and set it to boost's internal by clearing the bit.
1699:Generated_Source\PSoC5/cyPm.c ****     * External (chip bandgap) reference is not available in Sleep and Hibernate.
1700:Generated_Source\PSoC5/cyPm.c ****     ***************************************************************************/
1701:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_BOOST_CR2_REG & CY_PM_BOOST_CR2_EREFSEL_EXT))
 228              		.loc 1 1701 0
 229 0138 214B     		ldr	r3, .L5+92
 230 013a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 231 013c 13F0080F 		tst	r3, #8
 232 0140 0AD0     		beq	.L2
1702:Generated_Source\PSoC5/cyPm.c ****     {
1703:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.boostRefExt = CY_PM_ENABLED;
 233              		.loc 1 1703 0
 234 0142 0122     		movs	r2, #1
 235 0144 074B     		ldr	r3, .L5
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 35


 236 0146 83F82F20 		strb	r2, [r3, #47]
1704:Generated_Source\PSoC5/cyPm.c ****         CY_PM_BOOST_CR2_REG &= ((uint8)(~CY_PM_BOOST_CR2_EREFSEL_EXT));
 237              		.loc 1 1704 0
 238 014a 1D4A     		ldr	r2, .L5+92
 239 014c 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 240 014e 03F0F703 		and	r3, r3, #247
 241 0152 1370     		strb	r3, [r2]
 242 0154 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 243              	.L2:
1705:Generated_Source\PSoC5/cyPm.c ****     }
1706:Generated_Source\PSoC5/cyPm.c ****     else
1707:Generated_Source\PSoC5/cyPm.c ****     {
1708:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.boostRefExt = CY_PM_DISABLED;
 244              		.loc 1 1708 0
 245 0158 0022     		movs	r2, #0
 246 015a 024B     		ldr	r3, .L5
 247 015c 83F82F20 		strb	r2, [r3, #47]
 248 0160 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 249              	.L6:
 250              		.align	2
 251              	.L5:
 252 0164 00000000 		.word	.LANCHOR0
 253 0168 035A0040 		.word	1073764867
 254 016c 045A0040 		.word	1073764868
 255 0170 065A0040 		.word	1073764870
 256 0174 085A0040 		.word	1073764872
 257 0178 0A5A0040 		.word	1073764874
 258 017c 105A0040 		.word	1073764880
 259 0180 125A0040 		.word	1073764882
 260 0184 135A0040 		.word	1073764883
 261 0188 145A0040 		.word	1073764884
 262 018c 165A0040 		.word	1073764886
 263 0190 185A0040 		.word	1073764888
 264 0194 1A5A0040 		.word	1073764890
 265 0198 205A0040 		.word	1073764896
 266 019c 225A0040 		.word	1073764898
 267 01a0 235A0040 		.word	1073764899
 268 01a4 305A0040 		.word	1073764912
 269 01a8 325A0040 		.word	1073764914
 270 01ac 335A0040 		.word	1073764915
 271 01b0 345A0040 		.word	1073764916
 272 01b4 365A0040 		.word	1073764918
 273 01b8 385A0040 		.word	1073764920
 274 01bc 3A5A0040 		.word	1073764922
 275 01c0 22430040 		.word	1073759010
 276 01c4 005A0040 		.word	1073764864
 277 01c8 025A0040 		.word	1073764866
 278 01cc 245A0040 		.word	1073764900
 279 01d0 265A0040 		.word	1073764902
 280 01d4 285A0040 		.word	1073764904
 281 01d8 2A5A0040 		.word	1073764906
 282              		.cfi_endproc
 283              	.LFE12:
 284              		.size	CyPmHibSlpSaveSet, .-CyPmHibSlpSaveSet
 285              		.section	.text.CyPmHibSlpRestore,"ax",%progbits
 286              		.align	2
 287              		.thumb
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 36


 288              		.thumb_func
 289              		.type	CyPmHibSlpRestore, %function
 290              	CyPmHibSlpRestore:
 291              	.LFB13:
1709:Generated_Source\PSoC5/cyPm.c ****     }
1710:Generated_Source\PSoC5/cyPm.c **** }
1711:Generated_Source\PSoC5/cyPm.c **** 
1712:Generated_Source\PSoC5/cyPm.c **** 
1713:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1714:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibSlpRestore
1715:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1716:Generated_Source\PSoC5/cyPm.c **** *
1717:Generated_Source\PSoC5/cyPm.c **** *  This API is used for restoring the device configurations after wakeup from
1718:Generated_Source\PSoC5/cyPm.c **** *  the Sleep and Hibernate low power modes:
1719:Generated_Source\PSoC5/cyPm.c **** *  - Restores the SC/CT routing connections
1720:Generated_Source\PSoC5/cyPm.c **** *  - Restores the enable state of the Serial Wire Viewer (SWV) (PSoC 3)
1721:Generated_Source\PSoC5/cyPm.c **** *  - Restores the  boost reference selection
1722:Generated_Source\PSoC5/cyPm.c **** *
1723:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1724:Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSlpRestore(void) 
1725:Generated_Source\PSoC5/cyPm.c **** {
 292              		.loc 1 1725 0
 293              		.cfi_startproc
 294              		@ args = 0, pretend = 0, frame = 0
 295              		@ frame_needed = 0, uses_anonymous_args = 0
 296              		@ link register save eliminated.
1726:Generated_Source\PSoC5/cyPm.c ****     /* Restore SC/CT routing registers */
1727:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW0 , cyPmBackup.scctData[0u] );
 297              		.loc 1 1727 0
 298 0000 334B     		ldr	r3, .L9
 299 0002 997A     		ldrb	r1, [r3, #10]	@ zero_extendqisi2
 300 0004 334A     		ldr	r2, .L9+4
 301 0006 1170     		strb	r1, [r2]
1728:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW2 , cyPmBackup.scctData[1u] );
 302              		.loc 1 1728 0
 303 0008 D97A     		ldrb	r1, [r3, #11]	@ zero_extendqisi2
 304 000a 0232     		adds	r2, r2, #2
 305 000c 1170     		strb	r1, [r2]
1729:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW3 , cyPmBackup.scctData[2u] );
 306              		.loc 1 1729 0
 307 000e 197B     		ldrb	r1, [r3, #12]	@ zero_extendqisi2
 308 0010 0132     		adds	r2, r2, #1
 309 0012 1170     		strb	r1, [r2]
1730:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW4 , cyPmBackup.scctData[3u] );
 310              		.loc 1 1730 0
 311 0014 597B     		ldrb	r1, [r3, #13]	@ zero_extendqisi2
 312 0016 0132     		adds	r2, r2, #1
 313 0018 1170     		strb	r1, [r2]
1731:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW6 , cyPmBackup.scctData[4u] );
 314              		.loc 1 1731 0
 315 001a 997B     		ldrb	r1, [r3, #14]	@ zero_extendqisi2
 316 001c 0232     		adds	r2, r2, #2
 317 001e 1170     		strb	r1, [r2]
1732:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW8 , cyPmBackup.scctData[5u] );
 318              		.loc 1 1732 0
 319 0020 D97B     		ldrb	r1, [r3, #15]	@ zero_extendqisi2
 320 0022 0232     		adds	r2, r2, #2
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 37


 321 0024 1170     		strb	r1, [r2]
1733:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW10, cyPmBackup.scctData[6u] );
 322              		.loc 1 1733 0
 323 0026 197C     		ldrb	r1, [r3, #16]	@ zero_extendqisi2
 324 0028 0232     		adds	r2, r2, #2
 325 002a 1170     		strb	r1, [r2]
1734:Generated_Source\PSoC5/cyPm.c **** 
1735:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW0 , cyPmBackup.scctData[7u] );
 326              		.loc 1 1735 0
 327 002c 597C     		ldrb	r1, [r3, #17]	@ zero_extendqisi2
 328 002e 0632     		adds	r2, r2, #6
 329 0030 1170     		strb	r1, [r2]
1736:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW2 , cyPmBackup.scctData[8u] );
 330              		.loc 1 1736 0
 331 0032 997C     		ldrb	r1, [r3, #18]	@ zero_extendqisi2
 332 0034 0232     		adds	r2, r2, #2
 333 0036 1170     		strb	r1, [r2]
1737:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW3 , cyPmBackup.scctData[9u] );
 334              		.loc 1 1737 0
 335 0038 D97C     		ldrb	r1, [r3, #19]	@ zero_extendqisi2
 336 003a 0132     		adds	r2, r2, #1
 337 003c 1170     		strb	r1, [r2]
1738:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW4 , cyPmBackup.scctData[10u]);
 338              		.loc 1 1738 0
 339 003e 197D     		ldrb	r1, [r3, #20]	@ zero_extendqisi2
 340 0040 0132     		adds	r2, r2, #1
 341 0042 1170     		strb	r1, [r2]
1739:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW6 , cyPmBackup.scctData[11u]);
 342              		.loc 1 1739 0
 343 0044 597D     		ldrb	r1, [r3, #21]	@ zero_extendqisi2
 344 0046 0232     		adds	r2, r2, #2
 345 0048 1170     		strb	r1, [r2]
1740:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW8 , cyPmBackup.scctData[12u]);
 346              		.loc 1 1740 0
 347 004a 997D     		ldrb	r1, [r3, #22]	@ zero_extendqisi2
 348 004c 0232     		adds	r2, r2, #2
 349 004e 1170     		strb	r1, [r2]
1741:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW10, cyPmBackup.scctData[13u]);
 350              		.loc 1 1741 0
 351 0050 D97D     		ldrb	r1, [r3, #23]	@ zero_extendqisi2
 352 0052 0232     		adds	r2, r2, #2
 353 0054 1170     		strb	r1, [r2]
1742:Generated_Source\PSoC5/cyPm.c **** 
1743:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW0 , cyPmBackup.scctData[14u]);
 354              		.loc 1 1743 0
 355 0056 197E     		ldrb	r1, [r3, #24]	@ zero_extendqisi2
 356 0058 0632     		adds	r2, r2, #6
 357 005a 1170     		strb	r1, [r2]
1744:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW2 , cyPmBackup.scctData[15u]);
 358              		.loc 1 1744 0
 359 005c 597E     		ldrb	r1, [r3, #25]	@ zero_extendqisi2
 360 005e 0232     		adds	r2, r2, #2
 361 0060 1170     		strb	r1, [r2]
1745:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW3 , cyPmBackup.scctData[16u]);
 362              		.loc 1 1745 0
 363 0062 997E     		ldrb	r1, [r3, #26]	@ zero_extendqisi2
 364 0064 0132     		adds	r2, r2, #1
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 38


 365 0066 1170     		strb	r1, [r2]
1746:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW4 , cyPmBackup.scctData[17u]);
 366              		.loc 1 1746 0
 367 0068 D97E     		ldrb	r1, [r3, #27]	@ zero_extendqisi2
 368 006a 0132     		adds	r2, r2, #1
 369 006c 1170     		strb	r1, [r2]
1747:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW6 , cyPmBackup.scctData[18u]);
 370              		.loc 1 1747 0
 371 006e 197F     		ldrb	r1, [r3, #28]	@ zero_extendqisi2
 372 0070 0232     		adds	r2, r2, #2
 373 0072 1170     		strb	r1, [r2]
1748:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW8 , cyPmBackup.scctData[19u]);
 374              		.loc 1 1748 0
 375 0074 597F     		ldrb	r1, [r3, #29]	@ zero_extendqisi2
 376 0076 0232     		adds	r2, r2, #2
 377 0078 1170     		strb	r1, [r2]
1749:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW10, cyPmBackup.scctData[20u]);
 378              		.loc 1 1749 0
 379 007a 997F     		ldrb	r1, [r3, #30]	@ zero_extendqisi2
 380 007c 0232     		adds	r2, r2, #2
 381 007e 1170     		strb	r1, [r2]
1750:Generated_Source\PSoC5/cyPm.c **** 
1751:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW0 , cyPmBackup.scctData[21u]);
 382              		.loc 1 1751 0
 383 0080 D97F     		ldrb	r1, [r3, #31]	@ zero_extendqisi2
 384 0082 0632     		adds	r2, r2, #6
 385 0084 1170     		strb	r1, [r2]
1752:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW2 , cyPmBackup.scctData[22u]);
 386              		.loc 1 1752 0
 387 0086 93F82010 		ldrb	r1, [r3, #32]	@ zero_extendqisi2
 388 008a 0232     		adds	r2, r2, #2
 389 008c 1170     		strb	r1, [r2]
1753:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW3 , cyPmBackup.scctData[23u]);
 390              		.loc 1 1753 0
 391 008e 93F82110 		ldrb	r1, [r3, #33]	@ zero_extendqisi2
 392 0092 0132     		adds	r2, r2, #1
 393 0094 1170     		strb	r1, [r2]
1754:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW4 , cyPmBackup.scctData[24u]);
 394              		.loc 1 1754 0
 395 0096 93F82210 		ldrb	r1, [r3, #34]	@ zero_extendqisi2
 396 009a 0132     		adds	r2, r2, #1
 397 009c 1170     		strb	r1, [r2]
1755:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW6 , cyPmBackup.scctData[25u]);
 398              		.loc 1 1755 0
 399 009e 93F82310 		ldrb	r1, [r3, #35]	@ zero_extendqisi2
 400 00a2 0232     		adds	r2, r2, #2
 401 00a4 1170     		strb	r1, [r2]
1756:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW8 , cyPmBackup.scctData[26u]);
 402              		.loc 1 1756 0
 403 00a6 93F82410 		ldrb	r1, [r3, #36]	@ zero_extendqisi2
 404 00aa 0232     		adds	r2, r2, #2
 405 00ac 1170     		strb	r1, [r2]
1757:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW10, cyPmBackup.scctData[27u]);
 406              		.loc 1 1757 0
 407 00ae 93F82510 		ldrb	r1, [r3, #37]	@ zero_extendqisi2
 408 00b2 0232     		adds	r2, r2, #2
 409 00b4 1170     		strb	r1, [r2]
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 39


1758:Generated_Source\PSoC5/cyPm.c **** 
1759:Generated_Source\PSoC5/cyPm.c **** 
1760:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
1761:Generated_Source\PSoC5/cyPm.c **** 
1762:Generated_Source\PSoC5/cyPm.c ****         /* Serial Wire Viewer (SWV) workaround */
1763:Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_ENABLED == cyPmBackup.swvClkEnabled)
1764:Generated_Source\PSoC5/cyPm.c ****         {
1765:Generated_Source\PSoC5/cyPm.c ****             /* Restore ports drive mode */
1766:Generated_Source\PSoC5/cyPm.c ****             CY_PM_PRT1_PC3_REG = (CY_PM_PRT1_PC3_REG & CY_PM_PRT1_PC3_DM_MASK) |
1767:Generated_Source\PSoC5/cyPm.c ****                                     cyPmBackup.prt1Dm;
1768:Generated_Source\PSoC5/cyPm.c **** 
1769:Generated_Source\PSoC5/cyPm.c ****             /* Enable SWV clocks */
1770:Generated_Source\PSoC5/cyPm.c ****             CY_PM_MLOGIC_DBG_REG |= CY_PM_MLOGIC_DBG_SWV_CLK_EN;
1771:Generated_Source\PSoC5/cyPm.c ****         }
1772:Generated_Source\PSoC5/cyPm.c **** 
1773:Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC3) */
1774:Generated_Source\PSoC5/cyPm.c **** 
1775:Generated_Source\PSoC5/cyPm.c **** 
1776:Generated_Source\PSoC5/cyPm.c ****     /* Restore boost reference */
1777:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.boostRefExt)
 410              		.loc 1 1777 0
 411 00b6 93F82F30 		ldrb	r3, [r3, #47]	@ zero_extendqisi2
 412 00ba 012B     		cmp	r3, #1
 413 00bc 06D1     		bne	.L7
1778:Generated_Source\PSoC5/cyPm.c ****     {
1779:Generated_Source\PSoC5/cyPm.c ****         CY_PM_BOOST_CR2_REG |= CY_PM_BOOST_CR2_EREFSEL_EXT;
 414              		.loc 1 1779 0
 415 00be A2F5B852 		sub	r2, r2, #5888
 416 00c2 183A     		subs	r2, r2, #24
 417 00c4 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 418 00c6 43F00803 		orr	r3, r3, #8
 419 00ca 1370     		strb	r3, [r2]
 420              	.L7:
 421 00cc 7047     		bx	lr
 422              	.L10:
 423 00ce 00BF     		.align	2
 424              	.L9:
 425 00d0 00000000 		.word	.LANCHOR0
 426 00d4 005A0040 		.word	1073764864
 427              		.cfi_endproc
 428              	.LFE13:
 429              		.size	CyPmHibSlpRestore, .-CyPmHibSlpRestore
 430              		.section	.text.CyPmSaveClocks,"ax",%progbits
 431              		.align	2
 432              		.global	CyPmSaveClocks
 433              		.thumb
 434              		.thumb_func
 435              		.type	CyPmSaveClocks, %function
 436              	CyPmSaveClocks:
 437              	.LFB0:
  74:Generated_Source\PSoC5/cyPm.c ****     /* Digital and analog clocks - save enable state and disable them all */
 438              		.loc 1 74 0
 439              		.cfi_startproc
 440              		@ args = 0, pretend = 0, frame = 0
 441              		@ frame_needed = 0, uses_anonymous_args = 0
 442 0000 10B5     		push	{r4, lr}
 443              		.cfi_def_cfa_offset 8
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 40


 444              		.cfi_offset 4, -8
 445              		.cfi_offset 14, -4
  76:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.enClkD = CY_PM_ACT_CFG2_REG;
 446              		.loc 1 76 0
 447 0002 734A     		ldr	r2, .L36
 448 0004 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 449 0006 734C     		ldr	r4, .L36+4
 450 0008 03F00F03 		and	r3, r3, #15
 451 000c 84F83030 		strb	r3, [r4, #48]
  77:Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG1_REG &= ((uint8)(~CY_PM_ACT_EN_CLK_A_MASK));
 452              		.loc 1 77 0
 453 0010 714B     		ldr	r3, .L36+8
 454 0012 1978     		ldrb	r1, [r3]	@ zero_extendqisi2
 455 0014 84F83110 		strb	r1, [r4, #49]
  78:Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG2_REG &= ((uint8)(~CY_PM_ACT_EN_CLK_D_MASK));
 456              		.loc 1 78 0
 457 0018 1178     		ldrb	r1, [r2]	@ zero_extendqisi2
 458 001a 01F0F001 		and	r1, r1, #240
 459 001e 1170     		strb	r1, [r2]
  79:Generated_Source\PSoC5/cyPm.c **** 
 460              		.loc 1 79 0
 461 0020 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 462 0022 0022     		movs	r2, #0
 463 0024 1A70     		strb	r2, [r3]
  82:Generated_Source\PSoC5/cyPm.c ****     CyFlash_SetWaitCycles(CY_PM_MAX_FLASH_WAIT_CYCLES);
 464              		.loc 1 82 0
 465 0026 03F25E43 		addw	r3, r3, #1118
 466 002a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 467 002c 03F0C003 		and	r3, r3, #192
 468 0030 84F83530 		strb	r3, [r4, #53]
  83:Generated_Source\PSoC5/cyPm.c **** 
 469              		.loc 1 83 0
 470 0034 3720     		movs	r0, #55
 471 0036 FFF7FEFF 		bl	CyFlash_SetWaitCycles
 472              	.LVL0:
  86:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.imoUsbClk = CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_USB;
 473              		.loc 1 86 0
 474 003a 684B     		ldr	r3, .L36+12
 475 003c 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 476 003e 02F00702 		and	r2, r2, #7
 477 0042 84F83320 		strb	r2, [r4, #51]
  87:Generated_Source\PSoC5/cyPm.c **** 
 478              		.loc 1 87 0
 479 0046 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 480 0048 02F04002 		and	r2, r2, #64
 481 004c 84F83420 		strb	r2, [r4, #52]
  90:Generated_Source\PSoC5/cyPm.c ****     {
 482              		.loc 1 90 0
 483 0050 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 484 0052 13F0100F 		tst	r3, #16
  93:Generated_Source\PSoC5/cyPm.c ****     }
 485              		.loc 1 93 0
 486 0056 19BF     		ittee	ne
 487 0058 0122     		movne	r2, #1
 488 005a 2346     		movne	r3, r4
  98:Generated_Source\PSoC5/cyPm.c ****     }
 489              		.loc 1 98 0
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 41


 490 005c 0022     		moveq	r2, #0
 491 005e 5D4B     		ldreq	r3, .L36+4
 492 0060 83F83920 		strb	r2, [r3, #57]
 102:Generated_Source\PSoC5/cyPm.c **** 
 493              		.loc 1 102 0
 494 0064 5E4B     		ldr	r3, .L36+16
 495 0066 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 496 0068 03F00303 		and	r3, r3, #3
 497 006c 594A     		ldr	r2, .L36+4
 498 006e 82F83230 		strb	r3, [r2, #50]
 105:Generated_Source\PSoC5/cyPm.c ****     {
 499              		.loc 1 105 0
 500 0072 012B     		cmp	r3, #1
 501 0074 15D1     		bne	.L14
 107:Generated_Source\PSoC5/cyPm.c ****         {
 502              		.loc 1 107 0
 503 0076 4FF04023 		mov	r3, #1073758208
 504 007a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 505 007c 03F00303 		and	r3, r3, #3
 506 0080 012B     		cmp	r3, #1
 507 0082 07D0     		beq	.L15
 508 0084 13B1     		cbz	r3, .L16
 509 0086 022B     		cmp	r3, #2
 510 0088 08D0     		beq	.L17
 511 008a 0AE0     		b	.L14
 512              	.L16:
 110:Generated_Source\PSoC5/cyPm.c ****             break;
 513              		.loc 1 110 0
 514 008c 0020     		movs	r0, #0
 515 008e FFF7FEFF 		bl	CyMasterClk_SetSource
 516              	.LVL1:
 111:Generated_Source\PSoC5/cyPm.c **** 
 517              		.loc 1 111 0
 518 0092 06E0     		b	.L14
 519              	.L15:
 114:Generated_Source\PSoC5/cyPm.c ****             break;
 520              		.loc 1 114 0
 521 0094 0220     		movs	r0, #2
 522 0096 FFF7FEFF 		bl	CyMasterClk_SetSource
 523              	.LVL2:
 115:Generated_Source\PSoC5/cyPm.c **** 
 524              		.loc 1 115 0
 525 009a 02E0     		b	.L14
 526              	.L17:
 118:Generated_Source\PSoC5/cyPm.c ****             break;
 527              		.loc 1 118 0
 528 009c 0320     		movs	r0, #3
 529 009e FFF7FEFF 		bl	CyMasterClk_SetSource
 530              	.LVL3:
 531              	.L14:
 128:Generated_Source\PSoC5/cyPm.c ****     {
 532              		.loc 1 128 0
 533 00a2 504B     		ldr	r3, .L36+20
 534 00a4 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 535 00a6 13F0010F 		tst	r3, #1
 536 00aa 06D0     		beq	.L18
 131:Generated_Source\PSoC5/cyPm.c ****         CyPLL_OUT_Stop();
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 42


 537              		.loc 1 131 0
 538 00ac 0122     		movs	r2, #1
 539 00ae 494B     		ldr	r3, .L36+4
 540 00b0 83F83E20 		strb	r2, [r3, #62]
 132:Generated_Source\PSoC5/cyPm.c ****     }
 541              		.loc 1 132 0
 542 00b4 FFF7FEFF 		bl	CyPLL_OUT_Stop
 543              	.LVL4:
 544 00b8 03E0     		b	.L19
 545              	.L18:
 137:Generated_Source\PSoC5/cyPm.c ****     }
 546              		.loc 1 137 0
 547 00ba 0022     		movs	r2, #0
 548 00bc 454B     		ldr	r3, .L36+4
 549 00be 83F83E20 		strb	r2, [r3, #62]
 550              	.L19:
 141:Generated_Source\PSoC5/cyPm.c **** 
 551              		.loc 1 141 0
 552 00c2 0420     		movs	r0, #4
 553 00c4 FFF7FEFF 		bl	CyIMO_SetFreq
 554              	.LVL5:
 144:Generated_Source\PSoC5/cyPm.c ****     {
 555              		.loc 1 144 0
 556 00c8 474B     		ldr	r3, .L36+24
 557 00ca 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 558 00cc 13F0100F 		tst	r3, #16
 559 00d0 04D0     		beq	.L20
 147:Generated_Source\PSoC5/cyPm.c ****     }
 560              		.loc 1 147 0
 561 00d2 0122     		movs	r2, #1
 562 00d4 3F4B     		ldr	r3, .L36+4
 563 00d6 83F83620 		strb	r2, [r3, #54]
 564 00da 08E0     		b	.L21
 565              	.L20:
 152:Generated_Source\PSoC5/cyPm.c **** 
 566              		.loc 1 152 0
 567 00dc 0020     		movs	r0, #0
 568 00de 3D4B     		ldr	r3, .L36+4
 569 00e0 83F83600 		strb	r0, [r3, #54]
 155:Generated_Source\PSoC5/cyPm.c **** 
 570              		.loc 1 155 0
 571 00e4 FFF7FEFF 		bl	CyIMO_Start
 572              	.LVL6:
 158:Generated_Source\PSoC5/cyPm.c ****     }
 573              		.loc 1 158 0
 574 00e8 0620     		movs	r0, #6
 575 00ea FFF7FEFF 		bl	CyDelayUs
 576              	.LVL7:
 577              	.L21:
 162:Generated_Source\PSoC5/cyPm.c ****     {
 578              		.loc 1 162 0
 579 00ee 3B4B     		ldr	r3, .L36+12
 580 00f0 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 581 00f2 13F0200F 		tst	r3, #32
 582 00f6 10D0     		beq	.L22
 166:Generated_Source\PSoC5/cyPm.c **** 
 583              		.loc 1 166 0
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 43


 584 00f8 4FF04023 		mov	r3, #1073758208
 585 00fc 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 165:Generated_Source\PSoC5/cyPm.c ****             (0u == (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO2X_SRC)) ? CY_IMO_SOURCE_DSI : CY_IMO_S
 586              		.loc 1 165 0
 587 00fe 03F04003 		and	r3, r3, #64
 588 0102 DBB2     		uxtb	r3, r3
 589 0104 002B     		cmp	r3, #0
 590 0106 0CBF     		ite	eq
 591 0108 0222     		moveq	r2, #2
 592 010a 0122     		movne	r2, #1
 593 010c 314B     		ldr	r3, .L36+4
 594 010e 83F83720 		strb	r2, [r3, #55]
 169:Generated_Source\PSoC5/cyPm.c ****     }
 595              		.loc 1 169 0
 596 0112 0020     		movs	r0, #0
 597 0114 FFF7FEFF 		bl	CyIMO_SetSource
 598              	.LVL8:
 599 0118 03E0     		b	.L24
 600              	.L22:
 174:Generated_Source\PSoC5/cyPm.c ****     }
 601              		.loc 1 174 0
 602 011a 0022     		movs	r2, #0
 603 011c 2D4B     		ldr	r3, .L36+4
 604 011e 83F83720 		strb	r2, [r3, #55]
 605              	.L24:
 178:Generated_Source\PSoC5/cyPm.c **** 
 606              		.loc 1 178 0
 607 0122 4FF04023 		mov	r3, #1073758208
 608 0126 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 609 0128 03F03003 		and	r3, r3, #48
 610 012c 294A     		ldr	r2, .L36+4
 611 012e 82F83830 		strb	r3, [r2, #56]
 181:Generated_Source\PSoC5/cyPm.c ****     {
 612              		.loc 1 181 0
 613 0132 2BB1     		cbz	r3, .L25
 184:Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_CLKDIST_IMO_OUT_IMO;
 614              		.loc 1 184 0
 615 0134 4FF04022 		mov	r2, #1073758208
 616 0138 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 617 013a 03F0CF03 		and	r3, r3, #207
 618 013e 1370     		strb	r3, [r2]
 619              	.L25:
 189:Generated_Source\PSoC5/cyPm.c ****     {
 620              		.loc 1 189 0
 621 0140 264B     		ldr	r3, .L36+12
 622 0142 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 623 0144 13F0100F 		tst	r3, #16
 624 0148 01D0     		beq	.L26
 191:Generated_Source\PSoC5/cyPm.c ****     }
 625              		.loc 1 191 0
 626 014a FFF7FEFF 		bl	CyIMO_DisableDoubler
 627              	.LVL9:
 628              	.L26:
 195:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_DIV_BY_ONE != cyPmClockBackup.clkSyncDiv)
 629              		.loc 1 195 0
 630 014e 274B     		ldr	r3, .L36+28
 631 0150 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 44


 632 0152 DBB2     		uxtb	r3, r3
 633 0154 1F4A     		ldr	r2, .L36+4
 634 0156 82F83A30 		strb	r3, [r2, #58]
 196:Generated_Source\PSoC5/cyPm.c ****     {
 635              		.loc 1 196 0
 636 015a 13B1     		cbz	r3, .L27
 198:Generated_Source\PSoC5/cyPm.c ****     }    /* No change if master clock divider is 1 */
 637              		.loc 1 198 0
 638 015c 0020     		movs	r0, #0
 639 015e FFF7FEFF 		bl	CyMasterClk_SetDivider
 640              	.LVL10:
 641              	.L27:
 202:Generated_Source\PSoC5/cyPm.c ****     {
 642              		.loc 1 202 0
 643 0162 1C4B     		ldr	r3, .L36+4
 644 0164 93F83230 		ldrb	r3, [r3, #50]	@ zero_extendqisi2
 645 0168 13B1     		cbz	r3, .L28
 204:Generated_Source\PSoC5/cyPm.c ****     }    /* No change if master clock source is IMO */
 646              		.loc 1 204 0
 647 016a 0020     		movs	r0, #0
 648 016c FFF7FEFF 		bl	CyMasterClk_SetSource
 649              	.LVL11:
 650              	.L28:
 208:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.clkBusDiv |= CY_PM_CLK_BUS_LSB_DIV_REG;
 651              		.loc 1 208 0
 652 0170 1F4B     		ldr	r3, .L36+32
 653 0172 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 654 0174 1B02     		lsls	r3, r3, #8
 655 0176 174A     		ldr	r2, .L36+4
 656 0178 9387     		strh	r3, [r2, #60]	@ movhi
 209:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_BUS_CLK_DIV_BY_ONE != cyPmClockBackup.clkBusDiv)
 657              		.loc 1 209 0
 658 017a 1E49     		ldr	r1, .L36+36
 659 017c 0978     		ldrb	r1, [r1]	@ zero_extendqisi2
 660 017e 0B43     		orrs	r3, r3, r1
 661 0180 9387     		strh	r3, [r2, #60]	@ movhi
 210:Generated_Source\PSoC5/cyPm.c ****     {
 662              		.loc 1 210 0
 663 0182 13B1     		cbz	r3, .L29
 212:Generated_Source\PSoC5/cyPm.c ****     }    /* Do nothing if saved and actual values are equal */
 664              		.loc 1 212 0
 665 0184 0020     		movs	r0, #0
 666 0186 FFF7FEFF 		bl	CyBusClk_SetDivider
 667              	.LVL12:
 668              	.L29:
 216:Generated_Source\PSoC5/cyPm.c **** 
 669              		.loc 1 216 0
 670 018a 144B     		ldr	r3, .L36+12
 671 018c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 672 018e 03F00703 		and	r3, r3, #7
 673 0192 194A     		ldr	r2, .L36+40
 674 0194 D05C     		ldrb	r0, [r2, r3]	@ zero_extendqisi2
 675 0196 FFF7FEFF 		bl	CyFlash_SetWaitCycles
 676              	.LVL13:
 219:Generated_Source\PSoC5/cyPm.c ****     {
 677              		.loc 1 219 0
 678 019a 184B     		ldr	r3, .L36+44
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 45


 679 019c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 680 019e 13F0010F 		tst	r3, #1
 681 01a2 06D0     		beq	.L30
 222:Generated_Source\PSoC5/cyPm.c ****         CyXTAL_Stop();
 682              		.loc 1 222 0
 683 01a4 0122     		movs	r2, #1
 684 01a6 0B4B     		ldr	r3, .L36+4
 685 01a8 83F83F20 		strb	r2, [r3, #63]
 223:Generated_Source\PSoC5/cyPm.c ****     }
 686              		.loc 1 223 0
 687 01ac FFF7FEFF 		bl	CyXTAL_Stop
 688              	.LVL14:
 689 01b0 03E0     		b	.L31
 690              	.L30:
 228:Generated_Source\PSoC5/cyPm.c ****     }
 691              		.loc 1 228 0
 692 01b2 0022     		movs	r2, #0
 693 01b4 074B     		ldr	r3, .L36+4
 694 01b6 83F83F20 		strb	r2, [r3, #63]
 695              	.L31:
 237:Generated_Source\PSoC5/cyPm.c ****     {
 696              		.loc 1 237 0
 697 01ba 114B     		ldr	r3, .L36+48
 698 01bc 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 699 01be 13F0040F 		tst	r3, #4
 239:Generated_Source\PSoC5/cyPm.c ****     }
 700              		.loc 1 239 0
 701 01c2 14BF     		ite	ne
 702 01c4 0122     		movne	r2, #1
 243:Generated_Source\PSoC5/cyPm.c ****     }
 703              		.loc 1 243 0
 704 01c6 0022     		moveq	r2, #0
 705 01c8 024B     		ldr	r3, .L36+4
 706 01ca 83F84020 		strb	r2, [r3, #64]
 707 01ce 10BD     		pop	{r4, pc}
 708              	.L37:
 709              		.align	2
 710              	.L36:
 711 01d0 A1430040 		.word	1073759137
 712 01d4 00000000 		.word	.LANCHOR0
 713 01d8 A2430040 		.word	1073759138
 714 01dc 00420040 		.word	1073758720
 715 01e0 05400040 		.word	1073758213
 716 01e4 20420040 		.word	1073758752
 717 01e8 A0430040 		.word	1073759136
 718 01ec 04400040 		.word	1073758212
 719 01f0 07400040 		.word	1073758215
 720 01f4 06400040 		.word	1073758214
 721 01f8 00000000 		.word	.LANCHOR1
 722 01fc 10420040 		.word	1073758736
 723 0200 0B400040 		.word	1073758219
 724              		.cfi_endproc
 725              	.LFE0:
 726              		.size	CyPmSaveClocks, .-CyPmSaveClocks
 727              		.section	.text.CyPmRestoreClocks,"ax",%progbits
 728              		.align	2
 729              		.global	CyPmRestoreClocks
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 46


 730              		.thumb
 731              		.thumb_func
 732              		.type	CyPmRestoreClocks, %function
 733              	CyPmRestoreClocks:
 734              	.LFB1:
 269:Generated_Source\PSoC5/cyPm.c ****     cystatus status = CYRET_TIMEOUT;
 735              		.loc 1 269 0
 736              		.cfi_startproc
 737              		@ args = 0, pretend = 0, frame = 8
 738              		@ frame_needed = 0, uses_anonymous_args = 0
 739 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 740              		.cfi_def_cfa_offset 20
 741              		.cfi_offset 4, -20
 742              		.cfi_offset 5, -16
 743              		.cfi_offset 6, -12
 744              		.cfi_offset 7, -8
 745              		.cfi_offset 14, -4
 746 0002 83B0     		sub	sp, sp, #12
 747              		.cfi_def_cfa_offset 32
 748              	.LVL15:
 276:Generated_Source\PSoC5/cyPm.c ****         CY_IMO_FREQ_12MHZ, CY_IMO_FREQ_6MHZ,  CY_IMO_FREQ_24MHZ, CY_IMO_FREQ_3MHZ,
 749              		.loc 1 276 0
 750 0004 824B     		ldr	r3, .L60
 751 0006 53F8080F 		ldr	r0, [r3, #8]!	@ unaligned
 752 000a 0090     		str	r0, [sp]	@ unaligned
 753 000c 9A88     		ldrh	r2, [r3, #4]	@ unaligned
 754 000e 9B79     		ldrb	r3, [r3, #6]	@ zero_extendqisi2
 755 0010 ADF80420 		strh	r2, [sp, #4]	@ unaligned
 756 0014 8DF80630 		strb	r3, [sp, #6]
 281:Generated_Source\PSoC5/cyPm.c ****     {
 757              		.loc 1 281 0
 758 0018 7E4B     		ldr	r3, .L60+4
 759 001a 93F84030 		ldrb	r3, [r3, #64]	@ zero_extendqisi2
 760 001e 012B     		cmp	r3, #1
 761 0020 10D1     		bne	.L39
 285:Generated_Source\PSoC5/cyPm.c **** 
 762              		.loc 1 285 0
 763 0022 7D4B     		ldr	r3, .L60+8
 764 0024 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 765 0026 03F00703 		and	r3, r3, #7
 284:Generated_Source\PSoC5/cyPm.c ****                         CY_PM_GET_CPU_FREQ_MHZ);
 766              		.loc 1 284 0
 767 002a 794A     		ldr	r2, .L60
 768 002c D05C     		ldrb	r0, [r2, r3]	@ zero_extendqisi2
 769 002e 00EB8000 		add	r0, r0, r0, lsl #2
 770 0032 C0EB0010 		rsb	r0, r0, r0, lsl #4
 771 0036 FFF7FEFF 		bl	CyDelayCycles
 772              	.LVL16:
 287:Generated_Source\PSoC5/cyPm.c ****     }
 773              		.loc 1 287 0
 774 003a 784A     		ldr	r2, .L60+12
 775 003c 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 776 003e 43F00403 		orr	r3, r3, #4
 777 0042 1370     		strb	r3, [r2]
 778              	.L39:
 291:Generated_Source\PSoC5/cyPm.c ****     {
 779              		.loc 1 291 0
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 47


 780 0044 734B     		ldr	r3, .L60+4
 781 0046 93F83F30 		ldrb	r3, [r3, #63]	@ zero_extendqisi2
 782 004a 012B     		cmp	r3, #1
 783 004c 19D1     		bne	.L40
 301:Generated_Source\PSoC5/cyPm.c **** 
 784              		.loc 1 301 0
 785 004e 0020     		movs	r0, #0
 786 0050 FFF7FEFF 		bl	CyXTAL_Start
 787              	.LVL17:
 304:Generated_Source\PSoC5/cyPm.c **** 
 788              		.loc 1 304 0
 789 0054 724B     		ldr	r3, .L60+16
 790 0056 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 791              	.LVL18:
 792 0058 0524     		movs	r4, #5
 310:Generated_Source\PSoC5/cyPm.c **** 
 793              		.loc 1 310 0
 794 005a 6F4F     		ldr	r7, .L60+8
 795 005c 6C4E     		ldr	r6, .L60
 313:Generated_Source\PSoC5/cyPm.c ****             {
 796              		.loc 1 313 0
 797 005e 704D     		ldr	r5, .L60+16
 798              	.LVL19:
 799              	.L41:
 310:Generated_Source\PSoC5/cyPm.c **** 
 800              		.loc 1 310 0
 801 0060 3B78     		ldrb	r3, [r7]	@ zero_extendqisi2
 802 0062 03F00703 		and	r3, r3, #7
 803 0066 F35C     		ldrb	r3, [r6, r3]	@ zero_extendqisi2
 804 0068 C820     		movs	r0, #200
 805 006a 00FB03F0 		mul	r0, r0, r3
 806 006e FFF7FEFF 		bl	CyDelayCycles
 807              	.LVL20:
 313:Generated_Source\PSoC5/cyPm.c ****             {
 808              		.loc 1 313 0
 809 0072 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 810 0074 13F0800F 		tst	r3, #128
 811 0078 03D0     		beq	.L40
 812              	.LVL21:
 813 007a 013C     		subs	r4, r4, #1
 814              	.LVL22:
 815 007c A4B2     		uxth	r4, r4
 307:Generated_Source\PSoC5/cyPm.c ****         {
 816              		.loc 1 307 0 discriminator 2
 817 007e 002C     		cmp	r4, #0
 818 0080 EED1     		bne	.L41
 819              	.L40:
 338:Generated_Source\PSoC5/cyPm.c **** 
 820              		.loc 1 338 0
 821 0082 3720     		movs	r0, #55
 822 0084 FFF7FEFF 		bl	CyFlash_SetWaitCycles
 823              	.LVL23:
 341:Generated_Source\PSoC5/cyPm.c ****        (CY_PM_MASTER_CLK_SRC_DSI  == cyPmClockBackup.masterClkSrc))
 824              		.loc 1 341 0
 825 0088 624B     		ldr	r3, .L60+4
 826 008a 93F83230 		ldrb	r3, [r3, #50]	@ zero_extendqisi2
 827 008e 023B     		subs	r3, r3, #2
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 48


 828 0090 DBB2     		uxtb	r3, r3
 829 0092 012B     		cmp	r3, #1
 830 0094 0ED8     		bhi	.L42
 345:Generated_Source\PSoC5/cyPm.c ****         {
 831              		.loc 1 345 0
 832 0096 634B     		ldr	r3, .L60+20
 833 0098 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 834 009a DBB2     		uxtb	r3, r3
 835 009c 5D4A     		ldr	r2, .L60+4
 836 009e 92F83A00 		ldrb	r0, [r2, #58]	@ zero_extendqisi2
 837 00a2 8342     		cmp	r3, r0
 838 00a4 01D0     		beq	.L43
 348:Generated_Source\PSoC5/cyPm.c ****         }
 839              		.loc 1 348 0
 840 00a6 FFF7FEFF 		bl	CyMasterClk_SetDivider
 841              	.LVL24:
 842              	.L43:
 352:Generated_Source\PSoC5/cyPm.c ****     }
 843              		.loc 1 352 0
 844 00aa 5A4B     		ldr	r3, .L60+4
 845 00ac 93F83200 		ldrb	r0, [r3, #50]	@ zero_extendqisi2
 846 00b0 FFF7FEFF 		bl	CyMasterClk_SetSource
 847              	.LVL25:
 848              	.L42:
 356:Generated_Source\PSoC5/cyPm.c ****         (CY_IMO_FREQ_24MHZ == cyPmImoFreqMhz2Reg[cyPmClockBackup.imoFreq]))
 849              		.loc 1 356 0
 850 00b4 574B     		ldr	r3, .L60+4
 851 00b6 93F83430 		ldrb	r3, [r3, #52]	@ zero_extendqisi2
 852 00ba 13F0400F 		tst	r3, #64
 853 00be 0CD0     		beq	.L44
 357:Generated_Source\PSoC5/cyPm.c ****     {
 854              		.loc 1 357 0 discriminator 1
 855 00c0 544B     		ldr	r3, .L60+4
 856 00c2 93F83330 		ldrb	r3, [r3, #51]	@ zero_extendqisi2
 857 00c6 02AA     		add	r2, sp, #8
 858 00c8 1344     		add	r3, r3, r2
 356:Generated_Source\PSoC5/cyPm.c ****         (CY_IMO_FREQ_24MHZ == cyPmImoFreqMhz2Reg[cyPmClockBackup.imoFreq]))
 859              		.loc 1 356 0 discriminator 1
 860 00ca 13F8083C 		ldrb	r3, [r3, #-8]	@ zero_extendqisi2
 861 00ce 032B     		cmp	r3, #3
 862 00d0 03D1     		bne	.L44
 360:Generated_Source\PSoC5/cyPm.c ****     }
 863              		.loc 1 360 0
 864 00d2 0820     		movs	r0, #8
 865 00d4 FFF7FEFF 		bl	CyIMO_SetFreq
 866              	.LVL26:
 867 00d8 14E0     		b	.L45
 868              	.L44:
 365:Generated_Source\PSoC5/cyPm.c **** 
 869              		.loc 1 365 0
 870 00da 4E4C     		ldr	r4, .L60+4
 871 00dc 94F83330 		ldrb	r3, [r4, #51]	@ zero_extendqisi2
 872 00e0 02AA     		add	r2, sp, #8
 873 00e2 1344     		add	r3, r3, r2
 874 00e4 13F8080C 		ldrb	r0, [r3, #-8]	@ zero_extendqisi2
 875 00e8 FFF7FEFF 		bl	CyIMO_SetFreq
 876              	.LVL27:
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 49


 367:Generated_Source\PSoC5/cyPm.c ****         {
 877              		.loc 1 367 0
 878 00ec 94F83430 		ldrb	r3, [r4, #52]	@ zero_extendqisi2
 879 00f0 13F0400F 		tst	r3, #64
 369:Generated_Source\PSoC5/cyPm.c ****         }
 880              		.loc 1 369 0
 881 00f4 484A     		ldr	r2, .L60+8
 882 00f6 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 883 00f8 14BF     		ite	ne
 884 00fa 43F04003 		orrne	r3, r3, #64
 373:Generated_Source\PSoC5/cyPm.c ****         }
 885              		.loc 1 373 0
 886 00fe 03F0BF03 		andeq	r3, r3, #191
 887 0102 1370     		strb	r3, [r2]
 888              	.L45:
 378:Generated_Source\PSoC5/cyPm.c ****        (0u == (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG)))
 889              		.loc 1 378 0
 890 0104 434B     		ldr	r3, .L60+4
 891 0106 93F83630 		ldrb	r3, [r3, #54]	@ zero_extendqisi2
 892 010a 012B     		cmp	r3, #1
 893 010c 07D1     		bne	.L47
 379:Generated_Source\PSoC5/cyPm.c ****     {
 894              		.loc 1 379 0 discriminator 1
 895 010e 464B     		ldr	r3, .L60+24
 896 0110 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 378:Generated_Source\PSoC5/cyPm.c ****        (0u == (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG)))
 897              		.loc 1 378 0 discriminator 1
 898 0112 13F0100F 		tst	r3, #16
 899 0116 02D1     		bne	.L47
 382:Generated_Source\PSoC5/cyPm.c ****     }
 900              		.loc 1 382 0
 901 0118 0020     		movs	r0, #0
 902 011a FFF7FEFF 		bl	CyIMO_Start
 903              	.LVL28:
 904              	.L47:
 386:Generated_Source\PSoC5/cyPm.c **** 
 905              		.loc 1 386 0
 906 011e 3D4C     		ldr	r4, .L60+4
 907 0120 94F83700 		ldrb	r0, [r4, #55]	@ zero_extendqisi2
 908 0124 FFF7FEFF 		bl	CyIMO_SetSource
 909              	.LVL29:
 389:Generated_Source\PSoC5/cyPm.c ****     {
 910              		.loc 1 389 0
 911 0128 94F83930 		ldrb	r3, [r4, #57]	@ zero_extendqisi2
 912 012c 012B     		cmp	r3, #1
 913 012e 01D1     		bne	.L48
 391:Generated_Source\PSoC5/cyPm.c ****     }
 914              		.loc 1 391 0
 915 0130 FFF7FEFF 		bl	CyIMO_EnableDoubler
 916              	.LVL30:
 917              	.L48:
 395:Generated_Source\PSoC5/cyPm.c ****     {
 918              		.loc 1 395 0
 919 0134 374B     		ldr	r3, .L60+4
 920 0136 93F83830 		ldrb	r3, [r3, #56]	@ zero_extendqisi2
 921 013a 4FF04022 		mov	r2, #1073758208
 922 013e 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 50


 923 0140 02F03002 		and	r2, r2, #48
 924 0144 9A42     		cmp	r2, r3
 925 0146 06D0     		beq	.L49
 397:Generated_Source\PSoC5/cyPm.c ****                                 cyPmClockBackup.clkImoSrc;
 926              		.loc 1 397 0
 927 0148 4FF04021 		mov	r1, #1073758208
 928 014c 0A78     		ldrb	r2, [r1]	@ zero_extendqisi2
 929 014e 02F0CF02 		and	r2, r2, #207
 930 0152 1343     		orrs	r3, r3, r2
 931 0154 0B70     		strb	r3, [r1]
 932              	.L49:
 403:Generated_Source\PSoC5/cyPm.c ****     {
 933              		.loc 1 403 0
 934 0156 2F4B     		ldr	r3, .L60+4
 935 0158 93F83E30 		ldrb	r3, [r3, #62]	@ zero_extendqisi2
 936 015c 012B     		cmp	r3, #1
 937 015e 19D1     		bne	.L50
 414:Generated_Source\PSoC5/cyPm.c **** 
 938              		.loc 1 414 0
 939 0160 0020     		movs	r0, #0
 940 0162 FFF7FEFF 		bl	CyPLL_OUT_Start
 941              	.LVL31:
 417:Generated_Source\PSoC5/cyPm.c ****         (void) CY_PM_FASTCLK_PLL_SR_REG;
 942              		.loc 1 417 0
 943 0166 5020     		movs	r0, #80
 944 0168 FFF7FEFF 		bl	CyDelayUs
 945              	.LVL32:
 418:Generated_Source\PSoC5/cyPm.c **** 
 946              		.loc 1 418 0
 947 016c 2F4B     		ldr	r3, .L60+28
 948 016e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 949              	.LVL33:
 950 0170 AB24     		movs	r4, #171
 423:Generated_Source\PSoC5/cyPm.c **** 
 951              		.loc 1 423 0
 952 0172 0126     		movs	r6, #1
 426:Generated_Source\PSoC5/cyPm.c ****                (0u != (CY_PM_FASTCLK_PLL_SR_REG & CY_PM_FASTCLK_PLL_LOCKED)))
 953              		.loc 1 426 0
 954 0174 2D4D     		ldr	r5, .L60+28
 955              	.LVL34:
 956              	.L52:
 423:Generated_Source\PSoC5/cyPm.c **** 
 957              		.loc 1 423 0
 958 0176 3046     		mov	r0, r6
 959 0178 FFF7FEFF 		bl	CyDelayUs
 960              	.LVL35:
 426:Generated_Source\PSoC5/cyPm.c ****                (0u != (CY_PM_FASTCLK_PLL_SR_REG & CY_PM_FASTCLK_PLL_LOCKED)))
 961              		.loc 1 426 0
 962 017c 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 963 017e 13F0010F 		tst	r3, #1
 964 0182 03D0     		beq	.L51
 427:Generated_Source\PSoC5/cyPm.c ****             {
 965              		.loc 1 427 0 discriminator 1
 966 0184 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 426:Generated_Source\PSoC5/cyPm.c ****                (0u != (CY_PM_FASTCLK_PLL_SR_REG & CY_PM_FASTCLK_PLL_LOCKED)))
 967              		.loc 1 426 0 discriminator 1
 968 0186 13F0010F 		tst	r3, #1
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 51


 969 018a 03D1     		bne	.L50
 970              	.L51:
 971              	.LVL36:
 972 018c 013C     		subs	r4, r4, #1
 973              	.LVL37:
 974 018e A4B2     		uxth	r4, r4
 421:Generated_Source\PSoC5/cyPm.c ****         {
 975              		.loc 1 421 0 discriminator 2
 976 0190 002C     		cmp	r4, #0
 977 0192 F0D1     		bne	.L52
 978              	.L50:
 451:Generated_Source\PSoC5/cyPm.c ****        (CY_PM_MASTER_CLK_SRC_PLL == cyPmClockBackup.masterClkSrc))
 979              		.loc 1 451 0
 980 0194 1F4B     		ldr	r3, .L60+4
 981 0196 93F83230 		ldrb	r3, [r3, #50]	@ zero_extendqisi2
 982 019a 012B     		cmp	r3, #1
 983 019c 0ED8     		bhi	.L53
 455:Generated_Source\PSoC5/cyPm.c ****         {
 984              		.loc 1 455 0
 985 019e 214B     		ldr	r3, .L60+20
 986 01a0 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 987 01a2 DBB2     		uxtb	r3, r3
 988 01a4 1B4A     		ldr	r2, .L60+4
 989 01a6 92F83A00 		ldrb	r0, [r2, #58]	@ zero_extendqisi2
 990 01aa 8342     		cmp	r3, r0
 991 01ac 01D0     		beq	.L54
 457:Generated_Source\PSoC5/cyPm.c ****         }
 992              		.loc 1 457 0
 993 01ae FFF7FEFF 		bl	CyMasterClk_SetDivider
 994              	.LVL38:
 995              	.L54:
 461:Generated_Source\PSoC5/cyPm.c ****     }
 996              		.loc 1 461 0
 997 01b2 184B     		ldr	r3, .L60+4
 998 01b4 93F83200 		ldrb	r0, [r3, #50]	@ zero_extendqisi2
 999 01b8 FFF7FEFF 		bl	CyMasterClk_SetSource
 1000              	.LVL39:
 1001              	.L53:
 465:Generated_Source\PSoC5/cyPm.c ****        (0u != (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG)))
 1002              		.loc 1 465 0
 1003 01bc 154B     		ldr	r3, .L60+4
 1004 01be 93F83630 		ldrb	r3, [r3, #54]	@ zero_extendqisi2
 1005 01c2 33B9     		cbnz	r3, .L55
 466:Generated_Source\PSoC5/cyPm.c ****     {
 1006              		.loc 1 466 0 discriminator 1
 1007 01c4 184B     		ldr	r3, .L60+24
 1008 01c6 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 465:Generated_Source\PSoC5/cyPm.c ****        (0u != (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG)))
 1009              		.loc 1 465 0 discriminator 1
 1010 01c8 13F0100F 		tst	r3, #16
 1011 01cc 01D0     		beq	.L55
 468:Generated_Source\PSoC5/cyPm.c ****     }
 1012              		.loc 1 468 0
 1013 01ce FFF7FEFF 		bl	CyIMO_Stop
 1014              	.LVL40:
 1015              	.L55:
 472:Generated_Source\PSoC5/cyPm.c ****     clkBusDivTmp |= CY_PM_CLK_BUS_LSB_DIV_REG;
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 52


 1016              		.loc 1 472 0
 1017 01d2 174B     		ldr	r3, .L60+32
 1018 01d4 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1019              	.LVL41:
 473:Generated_Source\PSoC5/cyPm.c ****     if(cyPmClockBackup.clkBusDiv != clkBusDivTmp)
 1020              		.loc 1 473 0
 1021 01d6 013B     		subs	r3, r3, #1
 1022 01d8 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1023              	.LVL42:
 474:Generated_Source\PSoC5/cyPm.c ****     {
 1024              		.loc 1 474 0
 1025 01da 0E49     		ldr	r1, .L60+4
 1026 01dc 888F     		ldrh	r0, [r1, #60]
 1027 01de 43EA0223 		orr	r3, r3, r2, lsl #8
 1028              	.LVL43:
 1029 01e2 8342     		cmp	r3, r0
 1030 01e4 01D0     		beq	.L56
 476:Generated_Source\PSoC5/cyPm.c ****     }
 1031              		.loc 1 476 0
 1032 01e6 FFF7FEFF 		bl	CyBusClk_SetDivider
 1033              	.LVL44:
 1034              	.L56:
 480:Generated_Source\PSoC5/cyPm.c ****                            cyPmClockBackup.flashWaitCycles);
 1035              		.loc 1 480 0
 1036 01ea 1248     		ldr	r0, .L60+36
 1037 01ec 0278     		ldrb	r2, [r0]	@ zero_extendqisi2
 1038 01ee 02F03F01 		and	r1, r2, #63
 481:Generated_Source\PSoC5/cyPm.c **** 
 1039              		.loc 1 481 0
 1040 01f2 084B     		ldr	r3, .L60+4
 480:Generated_Source\PSoC5/cyPm.c ****                            cyPmClockBackup.flashWaitCycles);
 1041              		.loc 1 480 0
 1042 01f4 93F83520 		ldrb	r2, [r3, #53]	@ zero_extendqisi2
 1043 01f8 0A43     		orrs	r2, r2, r1
 1044 01fa 0270     		strb	r2, [r0]
 484:Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG2_REG = cyPmClockBackup.enClkD;
 1045              		.loc 1 484 0
 1046 01fc 93F83010 		ldrb	r1, [r3, #48]	@ zero_extendqisi2
 1047 0200 0D4A     		ldr	r2, .L60+40
 1048 0202 1170     		strb	r1, [r2]
 485:Generated_Source\PSoC5/cyPm.c **** }
 1049              		.loc 1 485 0
 1050 0204 93F83120 		ldrb	r2, [r3, #49]	@ zero_extendqisi2
 1051 0208 0C4B     		ldr	r3, .L60+44
 1052 020a 1A70     		strb	r2, [r3]
 486:Generated_Source\PSoC5/cyPm.c **** 
 1053              		.loc 1 486 0
 1054 020c 03B0     		add	sp, sp, #12
 1055              		.cfi_def_cfa_offset 20
 1056              		@ sp needed
 1057 020e F0BD     		pop	{r4, r5, r6, r7, pc}
 1058              	.L61:
 1059              		.align	2
 1060              	.L60:
 1061 0210 00000000 		.word	.LANCHOR1
 1062 0214 00000000 		.word	.LANCHOR0
 1063 0218 00420040 		.word	1073758720
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 53


 1064 021c 0B400040 		.word	1073758219
 1065 0220 10420040 		.word	1073758736
 1066 0224 04400040 		.word	1073758212
 1067 0228 A0430040 		.word	1073759136
 1068 022c 25420040 		.word	1073758757
 1069 0230 07400040 		.word	1073758215
 1070 0234 00480040 		.word	1073760256
 1071 0238 A1430040 		.word	1073759137
 1072 023c A2430040 		.word	1073759138
 1073              		.cfi_endproc
 1074              	.LFE1:
 1075              		.size	CyPmRestoreClocks, .-CyPmRestoreClocks
 1076              		.section	.text.CyPmAltAct,"ax",%progbits
 1077              		.align	2
 1078              		.global	CyPmAltAct
 1079              		.thumb
 1080              		.thumb_func
 1081              		.type	CyPmAltAct, %function
 1082              	CyPmAltAct:
 1083              	.LFB2:
 626:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC5)
 1084              		.loc 1 626 0
 1085              		.cfi_startproc
 1086              		@ args = 0, pretend = 0, frame = 0
 1087              		@ frame_needed = 0, uses_anonymous_args = 0
 1088              		@ link register save eliminated.
 1089              	.LVL45:
 1090 0000 30B4     		push	{r4, r5}
 1091              		.cfi_def_cfa_offset 8
 1092              		.cfi_offset 4, -8
 1093              		.cfi_offset 5, -4
 677:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = (uint8) (wakeupSource >> 4u);
 1094              		.loc 1 677 0
 1095 0002 134D     		ldr	r5, .L64
 1096 0004 2A78     		ldrb	r2, [r5]	@ zero_extendqisi2
 1097 0006 134B     		ldr	r3, .L64+4
 1098 0008 1A71     		strb	r2, [r3, #4]
 678:Generated_Source\PSoC5/cyPm.c **** 
 1099              		.loc 1 678 0
 1100 000a C1F30712 		ubfx	r2, r1, #4, #8
 1101 000e 2A70     		strb	r2, [r5]
 681:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = (((uint8) wakeupSource) & CY_PM_WAKEUP_SRC_CMPS_MASK);
 1102              		.loc 1 681 0
 1103 0010 114C     		ldr	r4, .L64+8
 1104 0012 2278     		ldrb	r2, [r4]	@ zero_extendqisi2
 1105 0014 5A71     		strb	r2, [r3, #5]
 682:Generated_Source\PSoC5/cyPm.c **** 
 1106              		.loc 1 682 0
 1107 0016 01F00F02 		and	r2, r1, #15
 1108 001a 2270     		strb	r2, [r4]
 685:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = ((uint8) ((wakeupSource >> 12u) & 0x01u));
 1109              		.loc 1 685 0
 1110 001c 0F48     		ldr	r0, .L64+12
 1111              	.LVL46:
 1112 001e 0278     		ldrb	r2, [r0]	@ zero_extendqisi2
 1113 0020 9A71     		strb	r2, [r3, #6]
 686:Generated_Source\PSoC5/cyPm.c **** 
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 54


 1114              		.loc 1 686 0
 1115 0022 C1F30031 		ubfx	r1, r1, #12, #1
 1116              	.LVL47:
 1117 0026 0170     		strb	r1, [r0]
 690:Generated_Source\PSoC5/cyPm.c **** 
 1118              		.loc 1 690 0
 1119 0028 0D49     		ldr	r1, .L64+16
 1120 002a 0A78     		ldrb	r2, [r1]	@ zero_extendqisi2
 1121 002c 02F0F802 		and	r2, r2, #248
 1122 0030 42F00102 		orr	r2, r2, #1
 1123 0034 0A70     		strb	r2, [r1]
 693:Generated_Source\PSoC5/cyPm.c **** 
 1124              		.loc 1 693 0
 1125 0036 0A78     		ldrb	r2, [r1]	@ zero_extendqisi2
 696:Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 1126              		.loc 1 696 0
 1127              		.syntax unified
 1128              	@ 696 "Generated_Source\PSoC5\cyPm.c" 1
 1129 0038 00BF     		NOP
 1130              	
 1131              	@ 0 "" 2
 697:Generated_Source\PSoC5/cyPm.c **** 
 1132              		.loc 1 697 0
 1133              	@ 697 "Generated_Source\PSoC5\cyPm.c" 1
 1134 003a 00BF     		NOP
 1135              	
 1136              	@ 0 "" 2
 700:Generated_Source\PSoC5/cyPm.c **** 
 1137              		.loc 1 700 0
 1138              	@ 700 "Generated_Source\PSoC5\cyPm.c" 1
 1139 003c 30BF     		WFI 
 1140              	
 1141              	@ 0 "" 2
 705:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = cyPmBackup.wakeupCfg1;
 1142              		.loc 1 705 0
 1143              		.thumb
 1144              		.syntax unified
 1145 003e 1A79     		ldrb	r2, [r3, #4]	@ zero_extendqisi2
 1146 0040 2A70     		strb	r2, [r5]
 706:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = cyPmBackup.wakeupCfg2;
 1147              		.loc 1 706 0
 1148 0042 5A79     		ldrb	r2, [r3, #5]	@ zero_extendqisi2
 1149 0044 2270     		strb	r2, [r4]
 707:Generated_Source\PSoC5/cyPm.c **** }
 1150              		.loc 1 707 0
 1151 0046 9B79     		ldrb	r3, [r3, #6]	@ zero_extendqisi2
 1152 0048 0370     		strb	r3, [r0]
 708:Generated_Source\PSoC5/cyPm.c **** 
 1153              		.loc 1 708 0
 1154 004a 30BC     		pop	{r4, r5}
 1155              		.cfi_restore 5
 1156              		.cfi_restore 4
 1157              		.cfi_def_cfa_offset 0
 1158 004c 7047     		bx	lr
 1159              	.L65:
 1160 004e 00BF     		.align	2
 1161              	.L64:
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 55


 1162 0050 98430040 		.word	1073759128
 1163 0054 00000000 		.word	.LANCHOR0
 1164 0058 99430040 		.word	1073759129
 1165 005c 9A430040 		.word	1073759130
 1166 0060 93430040 		.word	1073759123
 1167              		.cfi_endproc
 1168              	.LFE2:
 1169              		.size	CyPmAltAct, .-CyPmAltAct
 1170              		.section	.text.CyPmSleep,"ax",%progbits
 1171              		.align	2
 1172              		.global	CyPmSleep
 1173              		.thumb
 1174              		.thumb_func
 1175              		.type	CyPmSleep, %function
 1176              	CyPmSleep:
 1177              	.LFB3:
 825:Generated_Source\PSoC5/cyPm.c ****     uint8 interruptState;
 1178              		.loc 1 825 0
 1179              		.cfi_startproc
 1180              		@ args = 0, pretend = 0, frame = 0
 1181              		@ frame_needed = 0, uses_anonymous_args = 0
 1182              	.LVL48:
 1183 0000 38B5     		push	{r3, r4, r5, lr}
 1184              		.cfi_def_cfa_offset 16
 1185              		.cfi_offset 3, -16
 1186              		.cfi_offset 4, -12
 1187              		.cfi_offset 5, -8
 1188              		.cfi_offset 14, -4
 1189 0002 0C46     		mov	r4, r1
 829:Generated_Source\PSoC5/cyPm.c **** 
 1190              		.loc 1 829 0
 1191 0004 FFF7FEFF 		bl	CyEnterCriticalSection
 1192              	.LVL49:
 1193 0008 0546     		mov	r5, r0
 1194              	.LVL50:
 838:Generated_Source\PSoC5/cyPm.c ****     {
 1195              		.loc 1 838 0
 1196 000a 324B     		ldr	r3, .L75
 1197 000c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1198 000e 13F0080F 		tst	r3, #8
 1199 0012 1FD1     		bne	.L67
 841:Generated_Source\PSoC5/cyPm.c ****     }
 1200              		.loc 1 841 0
 1201 0014 304A     		ldr	r2, .L75+4
 1202 0016 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 1203 0018 03F01F03 		and	r3, r3, #31
 1204 001c 1370     		strb	r3, [r2]
 920:Generated_Source\PSoC5/cyPm.c **** 
 1205              		.loc 1 920 0
 1206 001e FFF7FEFF 		bl	CyPmHibSlpSaveSet
 1207              	.LVL51:
 951:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = (uint8) (wakeupSource >> 4u);
 1208              		.loc 1 951 0
 1209 0022 2E4A     		ldr	r2, .L75+8
 1210 0024 1178     		ldrb	r1, [r2]	@ zero_extendqisi2
 1211 0026 2E4B     		ldr	r3, .L75+12
 1212 0028 1971     		strb	r1, [r3, #4]
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 56


 952:Generated_Source\PSoC5/cyPm.c **** 
 1213              		.loc 1 952 0
 1214 002a C4F30711 		ubfx	r1, r4, #4, #8
 1215 002e 1170     		strb	r1, [r2]
 955:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = (((uint8) wakeupSource) & CY_PM_WAKEUP_SRC_CMPS_MASK);
 1216              		.loc 1 955 0
 1217 0030 0132     		adds	r2, r2, #1
 1218 0032 1178     		ldrb	r1, [r2]	@ zero_extendqisi2
 1219 0034 5971     		strb	r1, [r3, #5]
 956:Generated_Source\PSoC5/cyPm.c **** 
 1220              		.loc 1 956 0
 1221 0036 04F00F01 		and	r1, r4, #15
 1222 003a 1170     		strb	r1, [r2]
 959:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = ((uint8) ((wakeupSource >> 12u) & 0x01u));
 1223              		.loc 1 959 0
 1224 003c 0132     		adds	r2, r2, #1
 1225 003e 1178     		ldrb	r1, [r2]	@ zero_extendqisi2
 1226 0040 9971     		strb	r1, [r3, #6]
 960:Generated_Source\PSoC5/cyPm.c **** 
 1227              		.loc 1 960 0
 1228 0042 C4F30034 		ubfx	r4, r4, #12, #1
 1229 0046 1470     		strb	r4, [r2]
 976:Generated_Source\PSoC5/cyPm.c ****     {
 1230              		.loc 1 976 0
 1231 0048 264B     		ldr	r3, .L75+16
 1232 004a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1233 004c 13F0070F 		tst	r3, #7
 1234 0050 03D0     		beq	.L68
 1235 0052 07E0     		b	.L73
 1236              	.LVL52:
 1237              	.L67:
 848:Generated_Source\PSoC5/cyPm.c **** 
 1238              		.loc 1 848 0
 1239 0054 FFF7FEFF 		bl	CyExitCriticalSection
 1240              	.LVL53:
 850:Generated_Source\PSoC5/cyPm.c ****     }
 1241              		.loc 1 850 0
 1242 0058 38BD     		pop	{r3, r4, r5, pc}
 1243              	.L68:
 979:Generated_Source\PSoC5/cyPm.c ****     }
 1244              		.loc 1 979 0
 1245 005a 0122     		movs	r2, #1
 1246 005c 204B     		ldr	r3, .L75+12
 1247 005e 83F82E20 		strb	r2, [r3, #46]
 1248 0062 0DE0     		b	.L71
 1249              	.L73:
 984:Generated_Source\PSoC5/cyPm.c **** 
 1250              		.loc 1 984 0
 1251 0064 1E49     		ldr	r1, .L75+12
 1252 0066 0023     		movs	r3, #0
 1253 0068 81F82E30 		strb	r3, [r1, #46]
 987:Generated_Source\PSoC5/cyPm.c **** 
 1254              		.loc 1 987 0
 1255 006c 1D4B     		ldr	r3, .L75+16
 1256 006e 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1257 0070 02F00702 		and	r2, r2, #7
 1258 0074 81F82D20 		strb	r2, [r1, #45]
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 57


 990:Generated_Source\PSoC5/cyPm.c ****     }
 1259              		.loc 1 990 0
 1260 0078 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1261 007a 02F0F802 		and	r2, r2, #248
 1262 007e 1A70     		strb	r2, [r3]
 1263              	.L71:
 994:Generated_Source\PSoC5/cyPm.c **** 
 1264              		.loc 1 994 0
 1265 0080 144A     		ldr	r2, .L75
 1266 0082 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 1267 0084 03F0F803 		and	r3, r3, #248
 1268 0088 43F00303 		orr	r3, r3, #3
 1269 008c 1370     		strb	r3, [r2]
 997:Generated_Source\PSoC5/cyPm.c **** 
 1270              		.loc 1 997 0
 1271 008e 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
1000:Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 1272              		.loc 1 1000 0
 1273              		.syntax unified
 1274              	@ 1000 "Generated_Source\PSoC5\cyPm.c" 1
 1275 0090 00BF     		NOP
 1276              	
 1277              	@ 0 "" 2
1001:Generated_Source\PSoC5/cyPm.c **** 
 1278              		.loc 1 1001 0
 1279              	@ 1001 "Generated_Source\PSoC5\cyPm.c" 1
 1280 0092 00BF     		NOP
 1281              	
 1282              	@ 0 "" 2
1004:Generated_Source\PSoC5/cyPm.c **** 
 1283              		.loc 1 1004 0
 1284              	@ 1004 "Generated_Source\PSoC5\cyPm.c" 1
 1285 0094 30BF     		WFI 
 1286              	
 1287              	@ 0 "" 2
1009:Generated_Source\PSoC5/cyPm.c ****     {
 1288              		.loc 1 1009 0
 1289              		.thumb
 1290              		.syntax unified
 1291 0096 124B     		ldr	r3, .L75+12
 1292 0098 93F82E30 		ldrb	r3, [r3, #46]	@ zero_extendqisi2
 1293 009c 012B     		cmp	r3, #1
 1294 009e 08D0     		beq	.L72
1011:Generated_Source\PSoC5/cyPm.c ****                                     cyPmBackup.imoActFreq;
 1295              		.loc 1 1011 0
 1296 00a0 1049     		ldr	r1, .L75+16
 1297 00a2 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 1298 00a4 03F0F802 		and	r2, r3, #248
1012:Generated_Source\PSoC5/cyPm.c ****     }
 1299              		.loc 1 1012 0
 1300 00a8 0D4B     		ldr	r3, .L75+12
1011:Generated_Source\PSoC5/cyPm.c ****                                     cyPmBackup.imoActFreq;
 1301              		.loc 1 1011 0
 1302 00aa 93F82D30 		ldrb	r3, [r3, #45]	@ zero_extendqisi2
 1303 00ae 1343     		orrs	r3, r3, r2
 1304 00b0 0B70     		strb	r3, [r1]
 1305              	.L72:
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 58


1029:Generated_Source\PSoC5/cyPm.c **** 
 1306              		.loc 1 1029 0
 1307 00b2 FFF7FEFF 		bl	CyPmHibSlpRestore
 1308              	.LVL54:
1051:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = cyPmBackup.wakeupCfg1;
 1309              		.loc 1 1051 0
 1310 00b6 0A4B     		ldr	r3, .L75+12
 1311 00b8 1979     		ldrb	r1, [r3, #4]	@ zero_extendqisi2
 1312 00ba 084A     		ldr	r2, .L75+8
 1313 00bc 1170     		strb	r1, [r2]
1052:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = cyPmBackup.wakeupCfg2;
 1314              		.loc 1 1052 0
 1315 00be 5979     		ldrb	r1, [r3, #5]	@ zero_extendqisi2
 1316 00c0 0132     		adds	r2, r2, #1
 1317 00c2 1170     		strb	r1, [r2]
1053:Generated_Source\PSoC5/cyPm.c **** 
 1318              		.loc 1 1053 0
 1319 00c4 9A79     		ldrb	r2, [r3, #6]	@ zero_extendqisi2
 1320 00c6 084B     		ldr	r3, .L75+20
 1321 00c8 1A70     		strb	r2, [r3]
1056:Generated_Source\PSoC5/cyPm.c **** }
 1322              		.loc 1 1056 0
 1323 00ca 2846     		mov	r0, r5
 1324 00cc FFF7FEFF 		bl	CyExitCriticalSection
 1325              	.LVL55:
 1326 00d0 38BD     		pop	{r3, r4, r5, pc}
 1327              	.L76:
 1328 00d2 00BF     		.align	2
 1329              	.L75:
 1330 00d4 93430040 		.word	1073759123
 1331 00d8 83460040 		.word	1073759875
 1332 00dc 98430040 		.word	1073759128
 1333 00e0 00000000 		.word	.LANCHOR0
 1334 00e4 00420040 		.word	1073758720
 1335 00e8 9A430040 		.word	1073759130
 1336              		.cfi_endproc
 1337              	.LFE3:
 1338              		.size	CyPmSleep, .-CyPmSleep
 1339              		.section	.text.CyPmHibernateEx,"ax",%progbits
 1340              		.align	2
 1341              		.global	CyPmHibernateEx
 1342              		.thumb
 1343              		.thumb_func
 1344              		.type	CyPmHibernateEx, %function
 1345              	CyPmHibernateEx:
 1346              	.LFB5:
1157:Generated_Source\PSoC5/cyPm.c ****     uint8 interruptState;
 1347              		.loc 1 1157 0
 1348              		.cfi_startproc
 1349              		@ args = 0, pretend = 0, frame = 0
 1350              		@ frame_needed = 0, uses_anonymous_args = 0
 1351              	.LVL56:
 1352 0000 70B5     		push	{r4, r5, r6, lr}
 1353              		.cfi_def_cfa_offset 16
 1354              		.cfi_offset 4, -16
 1355              		.cfi_offset 5, -12
 1356              		.cfi_offset 6, -8
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 59


 1357              		.cfi_offset 14, -4
 1358 0002 0546     		mov	r5, r0
1161:Generated_Source\PSoC5/cyPm.c **** 
 1359              		.loc 1 1161 0
 1360 0004 FFF7FEFF 		bl	CyEnterCriticalSection
 1361              	.LVL57:
 1362 0008 0446     		mov	r4, r0
 1363              	.LVL58:
1169:Generated_Source\PSoC5/cyPm.c ****         {
 1364              		.loc 1 1169 0
 1365 000a 924B     		ldr	r3, .L101
 1366 000c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1367 000e 13F0080F 		tst	r3, #8
 1368 0012 40F09F80 		bne	.L78
1172:Generated_Source\PSoC5/cyPm.c ****         }
 1369              		.loc 1 1172 0
 1370 0016 904A     		ldr	r2, .L101+4
 1371 0018 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 1372 001a 03F01F03 		and	r3, r3, #31
 1373 001e 1370     		strb	r3, [r2]
 1374              	.LBB10:
 1375              	.LBB11:
1325:Generated_Source\PSoC5/cyPm.c ****     {
 1376              		.loc 1 1325 0
 1377 0020 8E4B     		ldr	r3, .L101+8
 1378 0022 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1379 0024 13F0040F 		tst	r3, #4
 1380 0028 05D0     		beq	.L79
1339:Generated_Source\PSoC5/cyPm.c ****     }
 1381              		.loc 1 1339 0
 1382 002a A2F25232 		subw	r2, r2, #850
 1383 002e 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 1384 0030 03F0FB03 		and	r3, r3, #251
 1385 0034 1370     		strb	r3, [r2]
 1386              	.L79:
1344:Generated_Source\PSoC5/cyPm.c **** 
 1387              		.loc 1 1344 0
 1388 0036 0120     		movs	r0, #1
 1389              	.LVL59:
 1390 0038 FFF7FEFF 		bl	CyILO_SetPowerMode
 1391              	.LVL60:
 1392 003c 884B     		ldr	r3, .L101+12
 1393 003e 1870     		strb	r0, [r3]
1347:Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_DISABLED : CY_PM_ENABLED;
 1394              		.loc 1 1347 0
 1395 0040 8849     		ldr	r1, .L101+16
 1396 0042 0A78     		ldrb	r2, [r1]	@ zero_extendqisi2
 1397 0044 C2F34002 		ubfx	r2, r2, #1, #1
 1398 0048 5A70     		strb	r2, [r3, #1]
1351:Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_DISABLED : CY_PM_ENABLED;
 1399              		.loc 1 1351 0
 1400 004a 0A78     		ldrb	r2, [r1]	@ zero_extendqisi2
 1401 004c C2F38002 		ubfx	r2, r2, #2, #1
 1402 0050 9A70     		strb	r2, [r3, #2]
1356:Generated_Source\PSoC5/cyPm.c ****     {
 1403              		.loc 1 1356 0
 1404 0052 814B     		ldr	r3, .L101+4
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 60


 1405 0054 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1406 0056 13F0100F 		tst	r3, #16
 1407 005a 08D1     		bne	.L80
1359:Generated_Source\PSoC5/cyPm.c ****         CY_PM_PWRSYS_SLP_TR_REG |= CY_PM_PWRSYS_SLP_TR_BYPASS;
 1408              		.loc 1 1359 0
 1409 005c 0022     		movs	r2, #0
 1410 005e 804B     		ldr	r3, .L101+12
 1411 0060 DA70     		strb	r2, [r3, #3]
1360:Generated_Source\PSoC5/cyPm.c ****     }
 1412              		.loc 1 1360 0
 1413 0062 7D4A     		ldr	r2, .L101+4
 1414 0064 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 1415 0066 43F01003 		orr	r3, r3, #16
 1416 006a 1370     		strb	r3, [r2]
 1417 006c 02E0     		b	.L81
 1418              	.L80:
1364:Generated_Source\PSoC5/cyPm.c ****     }
 1419              		.loc 1 1364 0
 1420 006e 0122     		movs	r2, #1
 1421 0070 7B4B     		ldr	r3, .L101+12
 1422 0072 DA70     		strb	r2, [r3, #3]
 1423              	.L81:
 1424              	.LBB12:
 1425              	.LBB13:
1780:Generated_Source\PSoC5/cyPm.c ****     }
1781:Generated_Source\PSoC5/cyPm.c **** }
1782:Generated_Source\PSoC5/cyPm.c **** 
1783:Generated_Source\PSoC5/cyPm.c **** 
1784:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1785:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHviLviSaveDisable
1786:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1787:Generated_Source\PSoC5/cyPm.c **** *
1788:Generated_Source\PSoC5/cyPm.c **** *  Saves analog and digital LVI and HVI configuration and disables them.
1789:Generated_Source\PSoC5/cyPm.c **** *
1790:Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1791:Generated_Source\PSoC5/cyPm.c **** *  No
1792:Generated_Source\PSoC5/cyPm.c **** *
1793:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1794:Generated_Source\PSoC5/cyPm.c **** static void CyPmHviLviSaveDisable(void) 
1795:Generated_Source\PSoC5/cyPm.c **** {
1796:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_VD_LVI_HVI_CONTROL_REG & CY_VD_LVID_EN))
 1426              		.loc 1 1796 0
 1427 0074 7C4B     		ldr	r3, .L101+20
 1428 0076 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1429 0078 13F0010F 		tst	r3, #1
 1430 007c 12D0     		beq	.L82
1797:Generated_Source\PSoC5/cyPm.c ****     {
1798:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lvidEn = CY_PM_ENABLED;
 1431              		.loc 1 1798 0
 1432 007e 784B     		ldr	r3, .L101+12
 1433 0080 0122     		movs	r2, #1
 1434 0082 83F82620 		strb	r2, [r3, #38]
1799:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lvidTrip = CY_VD_LVI_TRIP_REG & CY_VD_LVI_TRIP_LVID_MASK;
 1435              		.loc 1 1799 0
 1436 0086 794A     		ldr	r2, .L101+24
 1437 0088 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 1438 008a 02F00F02 		and	r2, r2, #15
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 61


 1439 008e 83F82720 		strb	r2, [r3, #39]
1800:Generated_Source\PSoC5/cyPm.c **** 
1801:Generated_Source\PSoC5/cyPm.c ****         /* Save state of reset device at specified Vddd threshold */
1802:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lvidRst = (0u == (CY_VD_PRES_CONTROL_REG & CY_VD_PRESD_EN)) ? \
 1440              		.loc 1 1802 0
 1441 0092 774A     		ldr	r2, .L101+28
 1442 0094 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 1443 0096 C2F38012 		ubfx	r2, r2, #6, #1
 1444 009a 83F82B20 		strb	r2, [r3, #43]
1803:Generated_Source\PSoC5/cyPm.c ****                              CY_PM_DISABLED : CY_PM_ENABLED;
1804:Generated_Source\PSoC5/cyPm.c **** 
1805:Generated_Source\PSoC5/cyPm.c ****         CyVdLvDigitDisable();
 1445              		.loc 1 1805 0
 1446 009e FFF7FEFF 		bl	CyVdLvDigitDisable
 1447              	.LVL61:
 1448 00a2 03E0     		b	.L83
 1449              	.L82:
1806:Generated_Source\PSoC5/cyPm.c ****     }
1807:Generated_Source\PSoC5/cyPm.c ****     else
1808:Generated_Source\PSoC5/cyPm.c ****     {
1809:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lvidEn = CY_PM_DISABLED;
 1450              		.loc 1 1809 0
 1451 00a4 0022     		movs	r2, #0
 1452 00a6 6E4B     		ldr	r3, .L101+12
 1453 00a8 83F82620 		strb	r2, [r3, #38]
 1454              	.L83:
1810:Generated_Source\PSoC5/cyPm.c ****     }
1811:Generated_Source\PSoC5/cyPm.c **** 
1812:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_VD_LVI_HVI_CONTROL_REG & CY_VD_LVIA_EN))
 1455              		.loc 1 1812 0
 1456 00ac 6E4B     		ldr	r3, .L101+20
 1457 00ae 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1458 00b0 13F0020F 		tst	r3, #2
 1459 00b4 10D0     		beq	.L84
1813:Generated_Source\PSoC5/cyPm.c ****     {
1814:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lviaEn = CY_PM_ENABLED;
 1460              		.loc 1 1814 0
 1461 00b6 6A4B     		ldr	r3, .L101+12
 1462 00b8 0122     		movs	r2, #1
 1463 00ba 83F82820 		strb	r2, [r3, #40]
1815:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lviaTrip = CY_VD_LVI_TRIP_REG >> 4u;
 1464              		.loc 1 1815 0
 1465 00be 6B4A     		ldr	r2, .L101+24
 1466 00c0 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 1467 00c2 1209     		lsrs	r2, r2, #4
 1468 00c4 83F82920 		strb	r2, [r3, #41]
1816:Generated_Source\PSoC5/cyPm.c **** 
1817:Generated_Source\PSoC5/cyPm.c ****         /* Save state of reset device at specified Vdda threshold */
1818:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lviaRst = (0u == (CY_VD_PRES_CONTROL_REG & CY_VD_PRESA_EN)) ? \
 1469              		.loc 1 1818 0
 1470 00c8 694A     		ldr	r2, .L101+28
 1471 00ca 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 1472 00cc D209     		lsrs	r2, r2, #7
 1473 00ce 83F82C20 		strb	r2, [r3, #44]
1819:Generated_Source\PSoC5/cyPm.c ****                              CY_PM_DISABLED : CY_PM_ENABLED;
1820:Generated_Source\PSoC5/cyPm.c **** 
1821:Generated_Source\PSoC5/cyPm.c ****         CyVdLvAnalogDisable();
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 62


 1474              		.loc 1 1821 0
 1475 00d2 FFF7FEFF 		bl	CyVdLvAnalogDisable
 1476              	.LVL62:
 1477 00d6 03E0     		b	.L85
 1478              	.L84:
1822:Generated_Source\PSoC5/cyPm.c ****     }
1823:Generated_Source\PSoC5/cyPm.c ****     else
1824:Generated_Source\PSoC5/cyPm.c ****     {
1825:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lviaEn = CY_PM_DISABLED;
 1479              		.loc 1 1825 0
 1480 00d8 0022     		movs	r2, #0
 1481 00da 614B     		ldr	r3, .L101+12
 1482 00dc 83F82820 		strb	r2, [r3, #40]
 1483              	.L85:
1826:Generated_Source\PSoC5/cyPm.c ****     }
1827:Generated_Source\PSoC5/cyPm.c **** 
1828:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_VD_LVI_HVI_CONTROL_REG & CY_VD_HVIA_EN))
 1484              		.loc 1 1828 0
 1485 00e0 614B     		ldr	r3, .L101+20
 1486 00e2 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1487 00e4 13F0040F 		tst	r3, #4
 1488 00e8 06D0     		beq	.L86
1829:Generated_Source\PSoC5/cyPm.c ****     {
1830:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.hviaEn = CY_PM_ENABLED;
 1489              		.loc 1 1830 0
 1490 00ea 0122     		movs	r2, #1
 1491 00ec 5C4B     		ldr	r3, .L101+12
 1492 00ee 83F82A20 		strb	r2, [r3, #42]
1831:Generated_Source\PSoC5/cyPm.c ****         CyVdHvAnalogDisable();
 1493              		.loc 1 1831 0
 1494 00f2 FFF7FEFF 		bl	CyVdHvAnalogDisable
 1495              	.LVL63:
 1496 00f6 03E0     		b	.L87
 1497              	.L86:
1832:Generated_Source\PSoC5/cyPm.c ****     }
1833:Generated_Source\PSoC5/cyPm.c ****     else
1834:Generated_Source\PSoC5/cyPm.c ****     {
1835:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.hviaEn = CY_PM_DISABLED;
 1498              		.loc 1 1835 0
 1499 00f8 0022     		movs	r2, #0
 1500 00fa 594B     		ldr	r3, .L101+12
 1501 00fc 83F82A20 		strb	r2, [r3, #42]
 1502              	.L87:
 1503              	.LBE13:
 1504              	.LBE12:
1379:Generated_Source\PSoC5/cyPm.c **** 
 1505              		.loc 1 1379 0
 1506 0100 FFF7FEFF 		bl	CyPmHibSlpSaveSet
 1507              	.LVL64:
1385:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupTrim1 = CY_PM_PWRSYS_WAKE_TR1_REG;
 1508              		.loc 1 1385 0
 1509 0104 5B4E     		ldr	r6, .L101+32
 1510 0106 3278     		ldrb	r2, [r6]	@ zero_extendqisi2
 1511 0108 554B     		ldr	r3, .L101+12
 1512 010a DA71     		strb	r2, [r3, #7]
1386:Generated_Source\PSoC5/cyPm.c ****     
 1513              		.loc 1 1386 0
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 63


 1514 010c 5A48     		ldr	r0, .L101+36
 1515 010e 0278     		ldrb	r2, [r0]	@ zero_extendqisi2
 1516 0110 1A72     		strb	r2, [r3, #8]
1389:Generated_Source\PSoC5/cyPm.c ****     #endif  /* (CY_PSOC5) */    
 1517              		.loc 1 1389 0
 1518 0112 5A4A     		ldr	r2, .L101+40
 1519 0114 1178     		ldrb	r1, [r2]	@ zero_extendqisi2
 1520 0116 5972     		strb	r1, [r3, #9]
1392:Generated_Source\PSoC5/cyPm.c ****     CY_PM_PWRSYS_WAKE_TR1_REG = CY_PM_PWRSYS_WAKE_TR1;
 1521              		.loc 1 1392 0
 1522 0118 FF21     		movs	r1, #255
 1523 011a 3170     		strb	r1, [r6]
1393:Generated_Source\PSoC5/cyPm.c ****     
 1524              		.loc 1 1393 0
 1525 011c B026     		movs	r6, #176
 1526 011e 0670     		strb	r6, [r0]
1396:Generated_Source\PSoC5/cyPm.c ****     #endif  /* (CY_PSOC5) */    
 1527              		.loc 1 1396 0
 1528 0120 1170     		strb	r1, [r2]
 1529              	.LBE11:
 1530              	.LBE10:
1190:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = ((uint8) (wakeupSource >> 4u) & CY_PM_WAKEUP_PICU);
 1531              		.loc 1 1190 0
 1532 0122 5749     		ldr	r1, .L101+44
 1533 0124 0A78     		ldrb	r2, [r1]	@ zero_extendqisi2
 1534 0126 1A71     		strb	r2, [r3, #4]
1191:Generated_Source\PSoC5/cyPm.c **** 
 1535              		.loc 1 1191 0
 1536 0128 2A09     		lsrs	r2, r5, #4
 1537 012a 02F00402 		and	r2, r2, #4
 1538 012e D2B2     		uxtb	r2, r2
 1539 0130 0A70     		strb	r2, [r1]
1194:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = (((uint8) wakeupSource) & CY_PM_WAKEUP_SRC_CMPS_MASK);
 1540              		.loc 1 1194 0
 1541 0132 544A     		ldr	r2, .L101+48
 1542 0134 1178     		ldrb	r1, [r2]	@ zero_extendqisi2
 1543 0136 5971     		strb	r1, [r3, #5]
1195:Generated_Source\PSoC5/cyPm.c **** 
 1544              		.loc 1 1195 0
 1545 0138 05F00F05 		and	r5, r5, #15
 1546 013c 1570     		strb	r5, [r2]
1197:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = 0x00u;
 1547              		.loc 1 1197 0
 1548 013e 0132     		adds	r2, r2, #1
 1549 0140 1178     		ldrb	r1, [r2]	@ zero_extendqisi2
 1550 0142 9971     		strb	r1, [r3, #6]
1198:Generated_Source\PSoC5/cyPm.c **** 
 1551              		.loc 1 1198 0
 1552 0144 0023     		movs	r3, #0
 1553 0146 1370     		strb	r3, [r2]
1202:Generated_Source\PSoC5/cyPm.c ****     {
 1554              		.loc 1 1202 0
 1555 0148 4F4B     		ldr	r3, .L101+52
 1556 014a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1557 014c 13F0070F 		tst	r3, #7
 1558 0150 03D0     		beq	.L88
 1559 0152 07E0     		b	.L99
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 64


 1560              	.LVL65:
 1561              	.L78:
1179:Generated_Source\PSoC5/cyPm.c **** 
 1562              		.loc 1 1179 0
 1563 0154 FFF7FEFF 		bl	CyExitCriticalSection
 1564              	.LVL66:
1181:Generated_Source\PSoC5/cyPm.c ****         }
 1565              		.loc 1 1181 0
 1566 0158 70BD     		pop	{r4, r5, r6, pc}
 1567              	.L88:
1205:Generated_Source\PSoC5/cyPm.c ****     }
 1568              		.loc 1 1205 0
 1569 015a 0122     		movs	r2, #1
 1570 015c 404B     		ldr	r3, .L101+12
 1571 015e 83F82E20 		strb	r2, [r3, #46]
 1572 0162 0DE0     		b	.L91
 1573              	.L99:
1210:Generated_Source\PSoC5/cyPm.c **** 
 1574              		.loc 1 1210 0
 1575 0164 3E49     		ldr	r1, .L101+12
 1576 0166 0023     		movs	r3, #0
 1577 0168 81F82E30 		strb	r3, [r1, #46]
1213:Generated_Source\PSoC5/cyPm.c **** 
 1578              		.loc 1 1213 0
 1579 016c 464B     		ldr	r3, .L101+52
 1580 016e 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1581 0170 02F00702 		and	r2, r2, #7
 1582 0174 81F82D20 		strb	r2, [r1, #45]
1216:Generated_Source\PSoC5/cyPm.c ****     }
 1583              		.loc 1 1216 0
 1584 0178 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1585 017a 02F0F802 		and	r2, r2, #248
 1586 017e 1A70     		strb	r2, [r3]
 1587              	.L91:
1221:Generated_Source\PSoC5/cyPm.c **** 
 1588              		.loc 1 1221 0
 1589 0180 344A     		ldr	r2, .L101
 1590 0182 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 1591 0184 03F0F803 		and	r3, r3, #248
 1592 0188 43F00403 		orr	r3, r3, #4
 1593 018c 1370     		strb	r3, [r2]
1224:Generated_Source\PSoC5/cyPm.c **** 
 1594              		.loc 1 1224 0
 1595 018e 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
1227:Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 1596              		.loc 1 1227 0
 1597              		.syntax unified
 1598              	@ 1227 "Generated_Source\PSoC5\cyPm.c" 1
 1599 0190 00BF     		NOP
 1600              	
 1601              	@ 0 "" 2
1228:Generated_Source\PSoC5/cyPm.c **** 
 1602              		.loc 1 1228 0
 1603              	@ 1228 "Generated_Source\PSoC5\cyPm.c" 1
 1604 0192 00BF     		NOP
 1605              	
 1606              	@ 0 "" 2
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 65


1231:Generated_Source\PSoC5/cyPm.c **** 
 1607              		.loc 1 1231 0
 1608              	@ 1231 "Generated_Source\PSoC5\cyPm.c" 1
 1609 0194 30BF     		WFI 
 1610              	
 1611              	@ 0 "" 2
1238:Generated_Source\PSoC5/cyPm.c ****     {
 1612              		.loc 1 1238 0
 1613              		.thumb
 1614              		.syntax unified
 1615 0196 324B     		ldr	r3, .L101+12
 1616 0198 93F82E30 		ldrb	r3, [r3, #46]	@ zero_extendqisi2
 1617 019c 012B     		cmp	r3, #1
 1618 019e 08D0     		beq	.L92
1240:Generated_Source\PSoC5/cyPm.c ****                                     cyPmBackup.imoActFreq;
 1619              		.loc 1 1240 0
 1620 01a0 3949     		ldr	r1, .L101+52
 1621 01a2 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 1622 01a4 03F0F802 		and	r2, r3, #248
1241:Generated_Source\PSoC5/cyPm.c ****     }
 1623              		.loc 1 1241 0
 1624 01a8 2D4B     		ldr	r3, .L101+12
1240:Generated_Source\PSoC5/cyPm.c ****                                     cyPmBackup.imoActFreq;
 1625              		.loc 1 1240 0
 1626 01aa 93F82D30 		ldrb	r3, [r3, #45]	@ zero_extendqisi2
 1627 01ae 1343     		orrs	r3, r3, r2
 1628 01b0 0B70     		strb	r3, [r1]
 1629              	.L92:
 1630              	.LBB14:
 1631              	.LBB15:
 1632              	.LBB16:
 1633              	.LBB17:
1836:Generated_Source\PSoC5/cyPm.c ****     }
1837:Generated_Source\PSoC5/cyPm.c **** }
1838:Generated_Source\PSoC5/cyPm.c **** 
1839:Generated_Source\PSoC5/cyPm.c **** 
1840:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1841:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHviLviRestore
1842:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1843:Generated_Source\PSoC5/cyPm.c **** *
1844:Generated_Source\PSoC5/cyPm.c **** *  Restores the analog and digital LVI and HVI configuration.
1845:Generated_Source\PSoC5/cyPm.c **** *
1846:Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1847:Generated_Source\PSoC5/cyPm.c **** *  No
1848:Generated_Source\PSoC5/cyPm.c **** *
1849:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1850:Generated_Source\PSoC5/cyPm.c **** static void CyPmHviLviRestore(void) 
1851:Generated_Source\PSoC5/cyPm.c **** {
1852:Generated_Source\PSoC5/cyPm.c ****     /* Restore LVI/HVI configuration */
1853:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.lvidEn)
 1634              		.loc 1 1853 0
 1635 01b2 2B4B     		ldr	r3, .L101+12
 1636 01b4 93F82630 		ldrb	r3, [r3, #38]	@ zero_extendqisi2
 1637 01b8 012B     		cmp	r3, #1
 1638 01ba 06D1     		bne	.L93
1854:Generated_Source\PSoC5/cyPm.c ****     {
1855:Generated_Source\PSoC5/cyPm.c ****         CyVdLvDigitEnable(cyPmBackup.lvidRst, cyPmBackup.lvidTrip);
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 66


 1639              		.loc 1 1855 0
 1640 01bc 284B     		ldr	r3, .L101+12
 1641 01be 93F82710 		ldrb	r1, [r3, #39]	@ zero_extendqisi2
 1642 01c2 93F82B00 		ldrb	r0, [r3, #43]	@ zero_extendqisi2
 1643 01c6 FFF7FEFF 		bl	CyVdLvDigitEnable
 1644              	.LVL67:
 1645              	.L93:
1856:Generated_Source\PSoC5/cyPm.c ****     }
1857:Generated_Source\PSoC5/cyPm.c **** 
1858:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.lviaEn)
 1646              		.loc 1 1858 0
 1647 01ca 254B     		ldr	r3, .L101+12
 1648 01cc 93F82830 		ldrb	r3, [r3, #40]	@ zero_extendqisi2
 1649 01d0 012B     		cmp	r3, #1
 1650 01d2 06D1     		bne	.L94
1859:Generated_Source\PSoC5/cyPm.c ****     {
1860:Generated_Source\PSoC5/cyPm.c ****         CyVdLvAnalogEnable(cyPmBackup.lviaRst, cyPmBackup.lviaTrip);
 1651              		.loc 1 1860 0
 1652 01d4 224B     		ldr	r3, .L101+12
 1653 01d6 93F82910 		ldrb	r1, [r3, #41]	@ zero_extendqisi2
 1654 01da 93F82C00 		ldrb	r0, [r3, #44]	@ zero_extendqisi2
 1655 01de FFF7FEFF 		bl	CyVdLvAnalogEnable
 1656              	.LVL68:
 1657              	.L94:
1861:Generated_Source\PSoC5/cyPm.c ****     }
1862:Generated_Source\PSoC5/cyPm.c **** 
1863:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.hviaEn)
 1658              		.loc 1 1863 0
 1659 01e2 1F4B     		ldr	r3, .L101+12
 1660 01e4 93F82A30 		ldrb	r3, [r3, #42]	@ zero_extendqisi2
 1661 01e8 012B     		cmp	r3, #1
 1662 01ea 01D1     		bne	.L95
1864:Generated_Source\PSoC5/cyPm.c ****     {
1865:Generated_Source\PSoC5/cyPm.c ****         CyVdHvAnalogEnable();
 1663              		.loc 1 1865 0
 1664 01ec FFF7FEFF 		bl	CyVdHvAnalogEnable
 1665              	.LVL69:
 1666              	.L95:
 1667              	.LBE17:
 1668              	.LBE16:
1419:Generated_Source\PSoC5/cyPm.c **** 
 1669              		.loc 1 1419 0
 1670 01f0 FFF7FEFF 		bl	CyPmHibSlpRestore
 1671              	.LVL70:
1422:Generated_Source\PSoC5/cyPm.c ****     {
 1672              		.loc 1 1422 0
 1673 01f4 1A4B     		ldr	r3, .L101+12
 1674 01f6 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 1675 01f8 012B     		cmp	r3, #1
 1676 01fa 01D1     		bne	.L96
1425:Generated_Source\PSoC5/cyPm.c ****     }
 1677              		.loc 1 1425 0
 1678 01fc FFF7FEFF 		bl	CyILO_Start1K
 1679              	.LVL71:
 1680              	.L96:
1429:Generated_Source\PSoC5/cyPm.c ****     {
 1681              		.loc 1 1429 0
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 67


 1682 0200 174B     		ldr	r3, .L101+12
 1683 0202 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 1684 0204 012B     		cmp	r3, #1
 1685 0206 01D1     		bne	.L97
1432:Generated_Source\PSoC5/cyPm.c ****     }
 1686              		.loc 1 1432 0
 1687 0208 FFF7FEFF 		bl	CyILO_Start100K
 1688              	.LVL72:
 1689              	.L97:
1436:Generated_Source\PSoC5/cyPm.c **** 
 1690              		.loc 1 1436 0
 1691 020c 144D     		ldr	r5, .L101+12
 1692 020e 2878     		ldrb	r0, [r5]	@ zero_extendqisi2
 1693 0210 FFF7FEFF 		bl	CyILO_SetPowerMode
 1694              	.LVL73:
1439:Generated_Source\PSoC5/cyPm.c ****     {
 1695              		.loc 1 1439 0
 1696 0214 EB78     		ldrb	r3, [r5, #3]	@ zero_extendqisi2
 1697 0216 23B9     		cbnz	r3, .L98
1442:Generated_Source\PSoC5/cyPm.c ****     }
 1698              		.loc 1 1442 0
 1699 0218 0F4A     		ldr	r2, .L101+4
 1700 021a 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 1701 021c 03F0EF03 		and	r3, r3, #239
 1702 0220 1370     		strb	r3, [r2]
 1703              	.L98:
1449:Generated_Source\PSoC5/cyPm.c ****     CY_PM_PWRSYS_WAKE_TR1_REG = cyPmBackup.wakeupTrim1;
 1704              		.loc 1 1449 0
 1705 0222 0F4B     		ldr	r3, .L101+12
 1706 0224 D979     		ldrb	r1, [r3, #7]	@ zero_extendqisi2
 1707 0226 134A     		ldr	r2, .L101+32
 1708 0228 1170     		strb	r1, [r2]
1450:Generated_Source\PSoC5/cyPm.c **** 
 1709              		.loc 1 1450 0
 1710 022a 197A     		ldrb	r1, [r3, #8]	@ zero_extendqisi2
 1711 022c 0132     		adds	r2, r2, #1
 1712 022e 1170     		strb	r1, [r2]
1453:Generated_Source\PSoC5/cyPm.c ****     #endif  /* (CY_PSOC5) */    
 1713              		.loc 1 1453 0
 1714 0230 597A     		ldrb	r1, [r3, #9]	@ zero_extendqisi2
 1715 0232 0432     		adds	r2, r2, #4
 1716 0234 1170     		strb	r1, [r2]
 1717              	.LBE15:
 1718              	.LBE14:
1249:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = cyPmBackup.wakeupCfg1;
 1719              		.loc 1 1249 0
 1720 0236 1979     		ldrb	r1, [r3, #4]	@ zero_extendqisi2
 1721 0238 A2F2F222 		subw	r2, r2, #754
 1722 023c 1170     		strb	r1, [r2]
1250:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = cyPmBackup.wakeupCfg2;
 1723              		.loc 1 1250 0
 1724 023e 5979     		ldrb	r1, [r3, #5]	@ zero_extendqisi2
 1725 0240 0132     		adds	r2, r2, #1
 1726 0242 1170     		strb	r1, [r2]
1251:Generated_Source\PSoC5/cyPm.c **** 
 1727              		.loc 1 1251 0
 1728 0244 9A79     		ldrb	r2, [r3, #6]	@ zero_extendqisi2
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 68


 1729 0246 114B     		ldr	r3, .L101+56
 1730 0248 1A70     		strb	r2, [r3]
1254:Generated_Source\PSoC5/cyPm.c **** }
 1731              		.loc 1 1254 0
 1732 024a 2046     		mov	r0, r4
 1733 024c FFF7FEFF 		bl	CyExitCriticalSection
 1734              	.LVL74:
 1735 0250 70BD     		pop	{r4, r5, r6, pc}
 1736              	.L102:
 1737 0252 00BF     		.align	2
 1738              	.L101:
 1739 0254 93430040 		.word	1073759123
 1740 0258 83460040 		.word	1073759875
 1741 025c 31430040 		.word	1073759025
 1742 0260 00000000 		.word	.LANCHOR0
 1743 0264 00430040 		.word	1073758976
 1744 0268 F5460040 		.word	1073759989
 1745 026c F4460040 		.word	1073759988
 1746 0270 F7460040 		.word	1073759991
 1747 0274 85460040 		.word	1073759877
 1748 0278 86460040 		.word	1073759878
 1749 027c 8A460040 		.word	1073759882
 1750 0280 98430040 		.word	1073759128
 1751 0284 99430040 		.word	1073759129
 1752 0288 00420040 		.word	1073758720
 1753 028c 9A430040 		.word	1073759130
 1754              		.cfi_endproc
 1755              	.LFE5:
 1756              		.size	CyPmHibernateEx, .-CyPmHibernateEx
 1757              		.section	.text.CyPmHibernate,"ax",%progbits
 1758              		.align	2
 1759              		.global	CyPmHibernate
 1760              		.thumb
 1761              		.thumb_func
 1762              		.type	CyPmHibernate, %function
 1763              	CyPmHibernate:
 1764              	.LFB4:
1096:Generated_Source\PSoC5/cyPm.c ****     CyPmHibernateEx(CY_PM_HIB_SRC_PICU);
 1765              		.loc 1 1096 0
 1766              		.cfi_startproc
 1767              		@ args = 0, pretend = 0, frame = 0
 1768              		@ frame_needed = 0, uses_anonymous_args = 0
 1769 0000 08B5     		push	{r3, lr}
 1770              		.cfi_def_cfa_offset 8
 1771              		.cfi_offset 3, -8
 1772              		.cfi_offset 14, -4
1097:Generated_Source\PSoC5/cyPm.c **** }
 1773              		.loc 1 1097 0
 1774 0002 4020     		movs	r0, #64
 1775 0004 FFF7FEFF 		bl	CyPmHibernateEx
 1776              	.LVL75:
 1777 0008 08BD     		pop	{r3, pc}
 1778              		.cfi_endproc
 1779              	.LFE4:
 1780              		.size	CyPmHibernate, .-CyPmHibernate
 1781 000a 00BF     		.section	.text.CyPmReadStatus,"ax",%progbits
 1782              		.align	2
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 69


 1783              		.global	CyPmReadStatus
 1784              		.thumb
 1785              		.thumb_func
 1786              		.type	CyPmReadStatus, %function
 1787              	CyPmReadStatus:
 1788              	.LFB6:
1286:Generated_Source\PSoC5/cyPm.c ****     static uint8 interruptStatus;
 1789              		.loc 1 1286 0
 1790              		.cfi_startproc
 1791              		@ args = 0, pretend = 0, frame = 0
 1792              		@ frame_needed = 0, uses_anonymous_args = 0
 1793              	.LVL76:
 1794 0000 38B5     		push	{r3, r4, r5, lr}
 1795              		.cfi_def_cfa_offset 16
 1796              		.cfi_offset 3, -16
 1797              		.cfi_offset 4, -12
 1798              		.cfi_offset 5, -8
 1799              		.cfi_offset 14, -4
 1800 0002 0546     		mov	r5, r0
1292:Generated_Source\PSoC5/cyPm.c **** 
 1801              		.loc 1 1292 0
 1802 0004 FFF7FEFF 		bl	CyEnterCriticalSection
 1803              	.LVL77:
1295:Generated_Source\PSoC5/cyPm.c ****     tmpStatus = interruptStatus & (CY_PM_FTW_INT | CY_PM_CTW_INT | CY_PM_ONEPPS_INT);
 1804              		.loc 1 1295 0
 1805 0008 074B     		ldr	r3, .L107
 1806 000a 1C78     		ldrb	r4, [r3]	@ zero_extendqisi2
 1807 000c 074A     		ldr	r2, .L107+4
 1808 000e 92F84230 		ldrb	r3, [r2, #66]	@ zero_extendqisi2
 1809 0012 1C43     		orrs	r4, r4, r3
 1810              	.LVL78:
1297:Generated_Source\PSoC5/cyPm.c **** 
 1811              		.loc 1 1297 0
 1812 0014 24EA0505 		bic	r5, r4, r5
 1813 0018 82F84250 		strb	r5, [r2, #66]
1300:Generated_Source\PSoC5/cyPm.c **** 
 1814              		.loc 1 1300 0
 1815 001c FFF7FEFF 		bl	CyExitCriticalSection
 1816              	.LVL79:
1303:Generated_Source\PSoC5/cyPm.c **** 
 1817              		.loc 1 1303 0
 1818 0020 04F00700 		and	r0, r4, #7
 1819 0024 38BD     		pop	{r3, r4, r5, pc}
 1820              	.LVL80:
 1821              	.L108:
 1822 0026 00BF     		.align	2
 1823              	.L107:
 1824 0028 90430040 		.word	1073759120
 1825 002c 00000000 		.word	.LANCHOR0
 1826              		.cfi_endproc
 1827              	.LFE6:
 1828              		.size	CyPmReadStatus, .-CyPmReadStatus
 1829              		.section	.text.CyPmCtwSetInterval,"ax",%progbits
 1830              		.align	2
 1831              		.global	CyPmCtwSetInterval
 1832              		.thumb
 1833              		.thumb_func
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 70


 1834              		.type	CyPmCtwSetInterval, %function
 1835              	CyPmCtwSetInterval:
 1836              	.LFB9:
1474:Generated_Source\PSoC5/cyPm.c ****     /* Disable CTW interrupt enable */
 1837              		.loc 1 1474 0
 1838              		.cfi_startproc
 1839              		@ args = 0, pretend = 0, frame = 0
 1840              		@ frame_needed = 0, uses_anonymous_args = 0
 1841              	.LVL81:
 1842 0000 38B5     		push	{r3, r4, r5, lr}
 1843              		.cfi_def_cfa_offset 16
 1844              		.cfi_offset 3, -16
 1845              		.cfi_offset 4, -12
 1846              		.cfi_offset 5, -8
 1847              		.cfi_offset 14, -4
 1848 0002 0546     		mov	r5, r0
1476:Generated_Source\PSoC5/cyPm.c **** 
 1849              		.loc 1 1476 0
 1850 0004 134C     		ldr	r4, .L114
 1851 0006 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 1852 0008 03F0F703 		and	r3, r3, #247
 1853 000c 2370     		strb	r3, [r4]
1479:Generated_Source\PSoC5/cyPm.c **** 
 1854              		.loc 1 1479 0
 1855 000e FFF7FEFF 		bl	CyILO_Start1K
 1856              	.LVL82:
1482:Generated_Source\PSoC5/cyPm.c ****     {
 1857              		.loc 1 1482 0
 1858 0012 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 1859 0014 13F0040F 		tst	r3, #4
 1860 0018 0FD0     		beq	.L110
1485:Generated_Source\PSoC5/cyPm.c ****         {
 1861              		.loc 1 1485 0
 1862 001a 0F4B     		ldr	r3, .L114+4
 1863 001c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1864 001e DBB2     		uxtb	r3, r3
 1865 0020 AB42     		cmp	r3, r5
 1866 0022 16D0     		beq	.L109
1488:Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG1_REG = ctwInterval;
 1867              		.loc 1 1488 0
 1868 0024 2278     		ldrb	r2, [r4]	@ zero_extendqisi2
 1869 0026 02F0FB02 		and	r2, r2, #251
 1870 002a 2270     		strb	r2, [r4]
1489:Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG2_REG |= CY_PM_CTW_EN;
 1871              		.loc 1 1489 0
 1872 002c 0A4A     		ldr	r2, .L114+4
 1873 002e 1570     		strb	r5, [r2]
1490:Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
 1874              		.loc 1 1490 0
 1875 0030 2278     		ldrb	r2, [r4]	@ zero_extendqisi2
 1876 0032 42F00402 		orr	r2, r2, #4
 1877 0036 2270     		strb	r2, [r4]
 1878 0038 38BD     		pop	{r3, r4, r5, pc}
 1879              	.L110:
1496:Generated_Source\PSoC5/cyPm.c ****         {
 1880              		.loc 1 1496 0
 1881 003a 074B     		ldr	r3, .L114+4
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 71


 1882 003c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1883 003e DBB2     		uxtb	r3, r3
 1884 0040 9D42     		cmp	r5, r3
1499:Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
 1885              		.loc 1 1499 0
 1886 0042 1CBF     		itt	ne
 1887 0044 044B     		ldrne	r3, .L114+4
 1888 0046 1D70     		strbne	r5, [r3]
1503:Generated_Source\PSoC5/cyPm.c ****     }
 1889              		.loc 1 1503 0
 1890 0048 024A     		ldr	r2, .L114
 1891 004a 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 1892 004c 43F00403 		orr	r3, r3, #4
 1893 0050 1370     		strb	r3, [r2]
 1894              	.L109:
 1895 0052 38BD     		pop	{r3, r4, r5, pc}
 1896              	.L115:
 1897              		.align	2
 1898              	.L114:
 1899 0054 82430040 		.word	1073759106
 1900 0058 81430040 		.word	1073759105
 1901              		.cfi_endproc
 1902              	.LFE9:
 1903              		.size	CyPmCtwSetInterval, .-CyPmCtwSetInterval
 1904              		.section	.text.CyPmOppsSet,"ax",%progbits
 1905              		.align	2
 1906              		.global	CyPmOppsSet
 1907              		.thumb
 1908              		.thumb_func
 1909              		.type	CyPmOppsSet, %function
 1910              	CyPmOppsSet:
 1911              	.LFB10:
1519:Generated_Source\PSoC5/cyPm.c ****     /* Enable 32kHz XTAL if needed */
 1912              		.loc 1 1519 0
 1913              		.cfi_startproc
 1914              		@ args = 0, pretend = 0, frame = 0
 1915              		@ frame_needed = 0, uses_anonymous_args = 0
 1916 0000 08B5     		push	{r3, lr}
 1917              		.cfi_def_cfa_offset 8
 1918              		.cfi_offset 3, -8
 1919              		.cfi_offset 14, -4
1521:Generated_Source\PSoC5/cyPm.c ****     {
 1920              		.loc 1 1521 0
 1921 0002 084B     		ldr	r3, .L119
 1922 0004 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1923 0006 13F0010F 		tst	r3, #1
 1924 000a 01D1     		bne	.L117
1524:Generated_Source\PSoC5/cyPm.c ****     }
 1925              		.loc 1 1524 0
 1926 000c FFF7FEFF 		bl	CyXTAL_32KHZ_Start
 1927              	.LVL83:
 1928              	.L117:
1528:Generated_Source\PSoC5/cyPm.c **** 
 1929              		.loc 1 1528 0
 1930 0010 054B     		ldr	r3, .L119+4
 1931 0012 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1932 0014 02F0DF02 		and	r2, r2, #223
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 72


 1933 0018 1A70     		strb	r2, [r3]
1531:Generated_Source\PSoC5/cyPm.c **** }
 1934              		.loc 1 1531 0
 1935 001a 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1936 001c 42F01002 		orr	r2, r2, #16
 1937 0020 1A70     		strb	r2, [r3]
 1938 0022 08BD     		pop	{r3, pc}
 1939              	.L120:
 1940              		.align	2
 1941              	.L119:
 1942 0024 08430040 		.word	1073758984
 1943 0028 82430040 		.word	1073759106
 1944              		.cfi_endproc
 1945              	.LFE10:
 1946              		.size	CyPmOppsSet, .-CyPmOppsSet
 1947              		.section	.text.CyPmFtwSetInterval,"ax",%progbits
 1948              		.align	2
 1949              		.global	CyPmFtwSetInterval
 1950              		.thumb
 1951              		.thumb_func
 1952              		.type	CyPmFtwSetInterval, %function
 1953              	CyPmFtwSetInterval:
 1954              	.LFB11:
1551:Generated_Source\PSoC5/cyPm.c ****     /* Disable FTW interrupt enable */
 1955              		.loc 1 1551 0
 1956              		.cfi_startproc
 1957              		@ args = 0, pretend = 0, frame = 0
 1958              		@ frame_needed = 0, uses_anonymous_args = 0
 1959              	.LVL84:
 1960 0000 38B5     		push	{r3, r4, r5, lr}
 1961              		.cfi_def_cfa_offset 16
 1962              		.cfi_offset 3, -16
 1963              		.cfi_offset 4, -12
 1964              		.cfi_offset 5, -8
 1965              		.cfi_offset 14, -4
 1966 0002 0546     		mov	r5, r0
1553:Generated_Source\PSoC5/cyPm.c **** 
 1967              		.loc 1 1553 0
 1968 0004 134C     		ldr	r4, .L126
 1969 0006 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 1970 0008 03F0FD03 		and	r3, r3, #253
 1971 000c 2370     		strb	r3, [r4]
1556:Generated_Source\PSoC5/cyPm.c **** 
 1972              		.loc 1 1556 0
 1973 000e FFF7FEFF 		bl	CyILO_Start100K
 1974              	.LVL85:
1559:Generated_Source\PSoC5/cyPm.c ****     {
 1975              		.loc 1 1559 0
 1976 0012 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 1977 0014 13F0010F 		tst	r3, #1
 1978 0018 0FD0     		beq	.L122
1562:Generated_Source\PSoC5/cyPm.c ****         {
 1979              		.loc 1 1562 0
 1980 001a 0F4B     		ldr	r3, .L126+4
 1981 001c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1982 001e DBB2     		uxtb	r3, r3
 1983 0020 AB42     		cmp	r3, r5
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 73


 1984 0022 16D0     		beq	.L121
1565:Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG0_REG = ftwInterval;
 1985              		.loc 1 1565 0
 1986 0024 2278     		ldrb	r2, [r4]	@ zero_extendqisi2
 1987 0026 02F0FE02 		and	r2, r2, #254
 1988 002a 2270     		strb	r2, [r4]
1566:Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG2_REG |= CY_PM_FTW_EN;
 1989              		.loc 1 1566 0
 1990 002c 0A4A     		ldr	r2, .L126+4
 1991 002e 1570     		strb	r5, [r2]
1567:Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
 1992              		.loc 1 1567 0
 1993 0030 2278     		ldrb	r2, [r4]	@ zero_extendqisi2
 1994 0032 42F00102 		orr	r2, r2, #1
 1995 0036 2270     		strb	r2, [r4]
 1996 0038 38BD     		pop	{r3, r4, r5, pc}
 1997              	.L122:
1573:Generated_Source\PSoC5/cyPm.c ****         {
 1998              		.loc 1 1573 0
 1999 003a 074B     		ldr	r3, .L126+4
 2000 003c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 2001 003e DBB2     		uxtb	r3, r3
 2002 0040 9D42     		cmp	r5, r3
1576:Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
 2003              		.loc 1 1576 0
 2004 0042 1CBF     		itt	ne
 2005 0044 044B     		ldrne	r3, .L126+4
 2006 0046 1D70     		strbne	r5, [r3]
1580:Generated_Source\PSoC5/cyPm.c ****     }
 2007              		.loc 1 1580 0
 2008 0048 024A     		ldr	r2, .L126
 2009 004a 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 2010 004c 43F00103 		orr	r3, r3, #1
 2011 0050 1370     		strb	r3, [r2]
 2012              	.L121:
 2013 0052 38BD     		pop	{r3, r4, r5, pc}
 2014              	.L127:
 2015              		.align	2
 2016              	.L126:
 2017 0054 82430040 		.word	1073759106
 2018 0058 80430040 		.word	1073759104
 2019              		.cfi_endproc
 2020              	.LFE11:
 2021              		.size	CyPmFtwSetInterval, .-CyPmFtwSetInterval
 2022              		.section	.rodata
 2023              		.align	2
 2024              		.set	.LANCHOR1,. + 0
 2025              		.type	cyPmImoFreqReg2Mhz, %object
 2026              		.size	cyPmImoFreqReg2Mhz, 7
 2027              	cyPmImoFreqReg2Mhz:
 2028 0000 0C       		.byte	12
 2029 0001 06       		.byte	6
 2030 0002 18       		.byte	24
 2031 0003 03       		.byte	3
 2032 0004 30       		.byte	48
 2033 0005 3E       		.byte	62
 2034 0006 4A       		.byte	74
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 74


 2035 0007 00       		.space	1
 2036              	.LC0:
 2037 0008 02       		.byte	2
 2038 0009 01       		.byte	1
 2039 000a 03       		.byte	3
 2040 000b 00       		.byte	0
 2041 000c 04       		.byte	4
 2042 000d 05       		.byte	5
 2043 000e 06       		.byte	6
 2044              		.bss
 2045              		.align	2
 2046              		.set	.LANCHOR0,. + 0
 2047              		.type	cyPmBackup, %object
 2048              		.size	cyPmBackup, 48
 2049              	cyPmBackup:
 2050 0000 00000000 		.space	48
 2050      00000000 
 2050      00000000 
 2050      00000000 
 2050      00000000 
 2051              		.type	cyPmClockBackup, %object
 2052              		.size	cyPmClockBackup, 18
 2053              	cyPmClockBackup:
 2054 0030 00000000 		.space	18
 2054      00000000 
 2054      00000000 
 2054      00000000 
 2054      0000
 2055              		.type	interruptStatus.4989, %object
 2056              		.size	interruptStatus.4989, 1
 2057              	interruptStatus.4989:
 2058 0042 00       		.space	1
 2059              		.text
 2060              	.Letext0:
 2061              		.file 2 "Generated_Source\\PSoC5\\cytypes.h"
 2062              		.file 3 "Generated_Source\\PSoC5\\cyPm.h"
 2063              		.file 4 "Generated_Source\\PSoC5\\CyFlash.h"
 2064              		.file 5 "Generated_Source\\PSoC5\\CyLib.h"
 2065              		.section	.debug_info,"",%progbits
 2066              	.Ldebug_info0:
 2067 0000 DF090000 		.4byte	0x9df
 2068 0004 0400     		.2byte	0x4
 2069 0006 00000000 		.4byte	.Ldebug_abbrev0
 2070 000a 04       		.byte	0x4
 2071 000b 01       		.uleb128 0x1
 2072 000c D6030000 		.4byte	.LASF116
 2073 0010 0C       		.byte	0xc
 2074 0011 F2020000 		.4byte	.LASF117
 2075 0015 95060000 		.4byte	.LASF118
 2076 0019 00000000 		.4byte	.Ldebug_ranges0+0
 2077 001d 00000000 		.4byte	0
 2078 0021 00000000 		.4byte	.Ldebug_line0
 2079 0025 02       		.uleb128 0x2
 2080 0026 01       		.byte	0x1
 2081 0027 06       		.byte	0x6
 2082 0028 3F010000 		.4byte	.LASF0
 2083 002c 02       		.uleb128 0x2
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 75


 2084 002d 01       		.byte	0x1
 2085 002e 08       		.byte	0x8
 2086 002f 09050000 		.4byte	.LASF1
 2087 0033 02       		.uleb128 0x2
 2088 0034 02       		.byte	0x2
 2089 0035 05       		.byte	0x5
 2090 0036 42050000 		.4byte	.LASF2
 2091 003a 02       		.uleb128 0x2
 2092 003b 02       		.byte	0x2
 2093 003c 07       		.byte	0x7
 2094 003d AD020000 		.4byte	.LASF3
 2095 0041 02       		.uleb128 0x2
 2096 0042 04       		.byte	0x4
 2097 0043 05       		.byte	0x5
 2098 0044 78010000 		.4byte	.LASF4
 2099 0048 02       		.uleb128 0x2
 2100 0049 04       		.byte	0x4
 2101 004a 07       		.byte	0x7
 2102 004b 1E020000 		.4byte	.LASF5
 2103 004f 02       		.uleb128 0x2
 2104 0050 08       		.byte	0x8
 2105 0051 05       		.byte	0x5
 2106 0052 31010000 		.4byte	.LASF6
 2107 0056 02       		.uleb128 0x2
 2108 0057 08       		.byte	0x8
 2109 0058 07       		.byte	0x7
 2110 0059 AE000000 		.4byte	.LASF7
 2111 005d 03       		.uleb128 0x3
 2112 005e 04       		.byte	0x4
 2113 005f 05       		.byte	0x5
 2114 0060 696E7400 		.ascii	"int\000"
 2115 0064 02       		.uleb128 0x2
 2116 0065 04       		.byte	0x4
 2117 0066 07       		.byte	0x7
 2118 0067 F0010000 		.4byte	.LASF8
 2119 006b 04       		.uleb128 0x4
 2120 006c 93010000 		.4byte	.LASF9
 2121 0070 02       		.byte	0x2
 2122 0071 E401     		.2byte	0x1e4
 2123 0073 2C000000 		.4byte	0x2c
 2124 0077 04       		.uleb128 0x4
 2125 0078 14000000 		.4byte	.LASF10
 2126 007c 02       		.byte	0x2
 2127 007d E501     		.2byte	0x1e5
 2128 007f 3A000000 		.4byte	0x3a
 2129 0083 04       		.uleb128 0x4
 2130 0084 BA010000 		.4byte	.LASF11
 2131 0088 02       		.byte	0x2
 2132 0089 E601     		.2byte	0x1e6
 2133 008b 48000000 		.4byte	0x48
 2134 008f 02       		.uleb128 0x2
 2135 0090 04       		.byte	0x4
 2136 0091 04       		.byte	0x4
 2137 0092 B1040000 		.4byte	.LASF12
 2138 0096 02       		.uleb128 0x2
 2139 0097 08       		.byte	0x8
 2140 0098 04       		.byte	0x4
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 76


 2141 0099 B3010000 		.4byte	.LASF13
 2142 009d 02       		.uleb128 0x2
 2143 009e 01       		.byte	0x1
 2144 009f 08       		.byte	0x8
 2145 00a0 6C050000 		.4byte	.LASF14
 2146 00a4 04       		.uleb128 0x4
 2147 00a5 8C060000 		.4byte	.LASF15
 2148 00a9 02       		.byte	0x2
 2149 00aa 8602     		.2byte	0x286
 2150 00ac 48000000 		.4byte	0x48
 2151 00b0 04       		.uleb128 0x4
 2152 00b1 F8040000 		.4byte	.LASF16
 2153 00b5 02       		.byte	0x2
 2154 00b6 8E02     		.2byte	0x28e
 2155 00b8 BC000000 		.4byte	0xbc
 2156 00bc 05       		.uleb128 0x5
 2157 00bd 6B000000 		.4byte	0x6b
 2158 00c1 02       		.uleb128 0x2
 2159 00c2 08       		.byte	0x8
 2160 00c3 04       		.byte	0x4
 2161 00c4 A9030000 		.4byte	.LASF17
 2162 00c8 02       		.uleb128 0x2
 2163 00c9 04       		.byte	0x4
 2164 00ca 07       		.byte	0x7
 2165 00cb 90030000 		.4byte	.LASF18
 2166 00cf 06       		.uleb128 0x6
 2167 00d0 37020000 		.4byte	.LASF35
 2168 00d4 12       		.byte	0x12
 2169 00d5 03       		.byte	0x3
 2170 00d6 F8       		.byte	0xf8
 2171 00d7 9A010000 		.4byte	0x19a
 2172 00db 07       		.uleb128 0x7
 2173 00dc C8030000 		.4byte	.LASF19
 2174 00e0 03       		.byte	0x3
 2175 00e1 FB       		.byte	0xfb
 2176 00e2 6B000000 		.4byte	0x6b
 2177 00e6 00       		.byte	0
 2178 00e7 07       		.uleb128 0x7
 2179 00e8 CF030000 		.4byte	.LASF20
 2180 00ec 03       		.byte	0x3
 2181 00ed FC       		.byte	0xfc
 2182 00ee 6B000000 		.4byte	0x6b
 2183 00f2 01       		.byte	0x1
 2184 00f3 07       		.uleb128 0x7
 2185 00f4 5D000000 		.4byte	.LASF21
 2186 00f8 03       		.byte	0x3
 2187 00f9 FD       		.byte	0xfd
 2188 00fa 6B000000 		.4byte	0x6b
 2189 00fe 02       		.byte	0x2
 2190 00ff 07       		.uleb128 0x7
 2191 0100 16020000 		.4byte	.LASF22
 2192 0104 03       		.byte	0x3
 2193 0105 FE       		.byte	0xfe
 2194 0106 6B000000 		.4byte	0x6b
 2195 010a 03       		.byte	0x3
 2196 010b 07       		.uleb128 0x7
 2197 010c EE000000 		.4byte	.LASF23
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 77


 2198 0110 03       		.byte	0x3
 2199 0111 FF       		.byte	0xff
 2200 0112 6B000000 		.4byte	0x6b
 2201 0116 04       		.byte	0x4
 2202 0117 08       		.uleb128 0x8
 2203 0118 CC020000 		.4byte	.LASF24
 2204 011c 03       		.byte	0x3
 2205 011d 0001     		.2byte	0x100
 2206 011f 6B000000 		.4byte	0x6b
 2207 0123 05       		.byte	0x5
 2208 0124 08       		.uleb128 0x8
 2209 0125 1C070000 		.4byte	.LASF25
 2210 0129 03       		.byte	0x3
 2211 012a 0101     		.2byte	0x101
 2212 012c 6B000000 		.4byte	0x6b
 2213 0130 06       		.byte	0x6
 2214 0131 08       		.uleb128 0x8
 2215 0132 A7040000 		.4byte	.LASF26
 2216 0136 03       		.byte	0x3
 2217 0137 0201     		.2byte	0x102
 2218 0139 6B000000 		.4byte	0x6b
 2219 013d 07       		.byte	0x7
 2220 013e 08       		.uleb128 0x8
 2221 013f 4A030000 		.4byte	.LASF27
 2222 0143 03       		.byte	0x3
 2223 0144 0301     		.2byte	0x103
 2224 0146 6B000000 		.4byte	0x6b
 2225 014a 08       		.byte	0x8
 2226 014b 08       		.uleb128 0x8
 2227 014c 72010000 		.4byte	.LASF28
 2228 0150 03       		.byte	0x3
 2229 0151 0401     		.2byte	0x104
 2230 0153 6B000000 		.4byte	0x6b
 2231 0157 09       		.byte	0x9
 2232 0158 08       		.uleb128 0x8
 2233 0159 91000000 		.4byte	.LASF29
 2234 015d 03       		.byte	0x3
 2235 015e 0501     		.2byte	0x105
 2236 0160 6B000000 		.4byte	0x6b
 2237 0164 0A       		.byte	0xa
 2238 0165 08       		.uleb128 0x8
 2239 0166 4B010000 		.4byte	.LASF30
 2240 016a 03       		.byte	0x3
 2241 016b 0601     		.2byte	0x106
 2242 016d 77000000 		.4byte	0x77
 2243 0171 0C       		.byte	0xc
 2244 0172 08       		.uleb128 0x8
 2245 0173 27050000 		.4byte	.LASF31
 2246 0177 03       		.byte	0x3
 2247 0178 0701     		.2byte	0x107
 2248 017a 6B000000 		.4byte	0x6b
 2249 017e 0E       		.byte	0xe
 2250 017f 08       		.uleb128 0x8
 2251 0180 C1010000 		.4byte	.LASF32
 2252 0184 03       		.byte	0x3
 2253 0185 0801     		.2byte	0x108
 2254 0187 6B000000 		.4byte	0x6b
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 78


 2255 018b 0F       		.byte	0xf
 2256 018c 08       		.uleb128 0x8
 2257 018d 0F060000 		.4byte	.LASF33
 2258 0191 03       		.byte	0x3
 2259 0192 0901     		.2byte	0x109
 2260 0194 6B000000 		.4byte	0x6b
 2261 0198 10       		.byte	0x10
 2262 0199 00       		.byte	0
 2263 019a 04       		.uleb128 0x4
 2264 019b 93020000 		.4byte	.LASF34
 2265 019f 03       		.byte	0x3
 2266 01a0 0B01     		.2byte	0x10b
 2267 01a2 CF000000 		.4byte	0xcf
 2268 01a6 09       		.uleb128 0x9
 2269 01a7 64020000 		.4byte	.LASF36
 2270 01ab 30       		.byte	0x30
 2271 01ac 03       		.byte	0x3
 2272 01ad 0E01     		.2byte	0x10e
 2273 01af C5020000 		.4byte	0x2c5
 2274 01b3 08       		.uleb128 0x8
 2275 01b4 24010000 		.4byte	.LASF37
 2276 01b8 03       		.byte	0x3
 2277 01b9 1001     		.2byte	0x110
 2278 01bb 6B000000 		.4byte	0x6b
 2279 01bf 00       		.byte	0
 2280 01c0 08       		.uleb128 0x8
 2281 01c1 36050000 		.4byte	.LASF38
 2282 01c5 03       		.byte	0x3
 2283 01c6 1101     		.2byte	0x111
 2284 01c8 6B000000 		.4byte	0x6b
 2285 01cc 01       		.byte	0x1
 2286 01cd 08       		.uleb128 0x8
 2287 01ce 5E050000 		.4byte	.LASF39
 2288 01d2 03       		.byte	0x3
 2289 01d3 1201     		.2byte	0x112
 2290 01d5 6B000000 		.4byte	0x6b
 2291 01d9 02       		.byte	0x2
 2292 01da 08       		.uleb128 0x8
 2293 01db 70030000 		.4byte	.LASF40
 2294 01df 03       		.byte	0x3
 2295 01e0 1401     		.2byte	0x114
 2296 01e2 6B000000 		.4byte	0x6b
 2297 01e6 03       		.byte	0x3
 2298 01e7 08       		.uleb128 0x8
 2299 01e8 10030000 		.4byte	.LASF41
 2300 01ec 03       		.byte	0x3
 2301 01ed 1E01     		.2byte	0x11e
 2302 01ef 6B000000 		.4byte	0x6b
 2303 01f3 04       		.byte	0x4
 2304 01f4 08       		.uleb128 0x8
 2305 01f5 1B030000 		.4byte	.LASF42
 2306 01f9 03       		.byte	0x3
 2307 01fa 1F01     		.2byte	0x11f
 2308 01fc 6B000000 		.4byte	0x6b
 2309 0200 05       		.byte	0x5
 2310 0201 08       		.uleb128 0x8
 2311 0202 26030000 		.4byte	.LASF43
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 79


 2312 0206 03       		.byte	0x3
 2313 0207 2001     		.2byte	0x120
 2314 0209 6B000000 		.4byte	0x6b
 2315 020d 06       		.byte	0x6
 2316 020e 08       		.uleb128 0x8
 2317 020f 39000000 		.4byte	.LASF44
 2318 0213 03       		.byte	0x3
 2319 0214 2201     		.2byte	0x122
 2320 0216 6B000000 		.4byte	0x6b
 2321 021a 07       		.byte	0x7
 2322 021b 08       		.uleb128 0x8
 2323 021c 45000000 		.4byte	.LASF45
 2324 0220 03       		.byte	0x3
 2325 0221 2301     		.2byte	0x123
 2326 0223 6B000000 		.4byte	0x6b
 2327 0227 08       		.byte	0x8
 2328 0228 08       		.uleb128 0x8
 2329 0229 51000000 		.4byte	.LASF46
 2330 022d 03       		.byte	0x3
 2331 022e 2701     		.2byte	0x127
 2332 0230 6B000000 		.4byte	0x6b
 2333 0234 09       		.byte	0x9
 2334 0235 08       		.uleb128 0x8
 2335 0236 FD010000 		.4byte	.LASF47
 2336 023a 03       		.byte	0x3
 2337 023b 2B01     		.2byte	0x12b
 2338 023d C5020000 		.4byte	0x2c5
 2339 0241 0A       		.byte	0xa
 2340 0242 08       		.uleb128 0x8
 2341 0243 30020000 		.4byte	.LASF48
 2342 0247 03       		.byte	0x3
 2343 0248 2E01     		.2byte	0x12e
 2344 024a 6B000000 		.4byte	0x6b
 2345 024e 26       		.byte	0x26
 2346 024f 08       		.uleb128 0x8
 2347 0250 13070000 		.4byte	.LASF49
 2348 0254 03       		.byte	0x3
 2349 0255 2F01     		.2byte	0x12f
 2350 0257 6B000000 		.4byte	0x6b
 2351 025b 27       		.byte	0x27
 2352 025c 08       		.uleb128 0x8
 2353 025d 36060000 		.4byte	.LASF50
 2354 0261 03       		.byte	0x3
 2355 0262 3001     		.2byte	0x130
 2356 0264 6B000000 		.4byte	0x6b
 2357 0268 28       		.byte	0x28
 2358 0269 08       		.uleb128 0x8
 2359 026a E5000000 		.4byte	.LASF51
 2360 026e 03       		.byte	0x3
 2361 026f 3101     		.2byte	0x131
 2362 0271 6B000000 		.4byte	0x6b
 2363 0275 29       		.byte	0x29
 2364 0276 08       		.uleb128 0x8
 2365 0277 0B010000 		.4byte	.LASF52
 2366 027b 03       		.byte	0x3
 2367 027c 3201     		.2byte	0x132
 2368 027e 6B000000 		.4byte	0x6b
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 80


 2369 0282 2A       		.byte	0x2a
 2370 0283 08       		.uleb128 0x8
 2371 0284 D7040000 		.4byte	.LASF53
 2372 0288 03       		.byte	0x3
 2373 0289 3301     		.2byte	0x133
 2374 028b 6B000000 		.4byte	0x6b
 2375 028f 2B       		.byte	0x2b
 2376 0290 08       		.uleb128 0x8
 2377 0291 E1060000 		.4byte	.LASF54
 2378 0295 03       		.byte	0x3
 2379 0296 3401     		.2byte	0x134
 2380 0298 6B000000 		.4byte	0x6b
 2381 029c 2C       		.byte	0x2c
 2382 029d 08       		.uleb128 0x8
 2383 029e E5010000 		.4byte	.LASF55
 2384 02a2 03       		.byte	0x3
 2385 02a3 3601     		.2byte	0x136
 2386 02a5 6B000000 		.4byte	0x6b
 2387 02a9 2D       		.byte	0x2d
 2388 02aa 08       		.uleb128 0x8
 2389 02ab 99050000 		.4byte	.LASF56
 2390 02af 03       		.byte	0x3
 2391 02b0 3701     		.2byte	0x137
 2392 02b2 6B000000 		.4byte	0x6b
 2393 02b6 2E       		.byte	0x2e
 2394 02b7 08       		.uleb128 0x8
 2395 02b8 3E030000 		.4byte	.LASF57
 2396 02bc 03       		.byte	0x3
 2397 02bd 3901     		.2byte	0x139
 2398 02bf 6B000000 		.4byte	0x6b
 2399 02c3 2F       		.byte	0x2f
 2400 02c4 00       		.byte	0
 2401 02c5 0A       		.uleb128 0xa
 2402 02c6 6B000000 		.4byte	0x6b
 2403 02ca D5020000 		.4byte	0x2d5
 2404 02ce 0B       		.uleb128 0xb
 2405 02cf C8000000 		.4byte	0xc8
 2406 02d3 1B       		.byte	0x1b
 2407 02d4 00       		.byte	0
 2408 02d5 04       		.uleb128 0x4
 2409 02d6 6A000000 		.4byte	.LASF58
 2410 02da 03       		.byte	0x3
 2411 02db 3B01     		.2byte	0x13b
 2412 02dd A6010000 		.4byte	0x1a6
 2413 02e1 0C       		.uleb128 0xc
 2414 02e2 4C050000 		.4byte	.LASF59
 2415 02e6 01       		.byte	0x1
 2416 02e7 4006     		.2byte	0x640
 2417 02e9 00000000 		.4byte	.LFB12
 2418 02ed DC010000 		.4byte	.LFE12-.LFB12
 2419 02f1 01       		.uleb128 0x1
 2420 02f2 9C       		.byte	0x9c
 2421 02f3 0C       		.uleb128 0xc
 2422 02f4 27000000 		.4byte	.LASF60
 2423 02f8 01       		.byte	0x1
 2424 02f9 BC06     		.2byte	0x6bc
 2425 02fb 00000000 		.4byte	.LFB13
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 81


 2426 02ff D8000000 		.4byte	.LFE13-.LFB13
 2427 0303 01       		.uleb128 0x1
 2428 0304 9C       		.byte	0x9c
 2429 0305 0D       		.uleb128 0xd
 2430 0306 54030000 		.4byte	.LASF61
 2431 030a 01       		.byte	0x1
 2432 030b 49       		.byte	0x49
 2433 030c 00000000 		.4byte	.LFB0
 2434 0310 04020000 		.4byte	.LFE0-.LFB0
 2435 0314 01       		.uleb128 0x1
 2436 0315 9C       		.byte	0x9c
 2437 0316 11040000 		.4byte	0x411
 2438 031a 0E       		.uleb128 0xe
 2439 031b 3A000000 		.4byte	.LVL0
 2440 031f AE080000 		.4byte	0x8ae
 2441 0323 2E030000 		.4byte	0x32e
 2442 0327 0F       		.uleb128 0xf
 2443 0328 01       		.uleb128 0x1
 2444 0329 50       		.byte	0x50
 2445 032a 02       		.uleb128 0x2
 2446 032b 08       		.byte	0x8
 2447 032c 37       		.byte	0x37
 2448 032d 00       		.byte	0
 2449 032e 0E       		.uleb128 0xe
 2450 032f 92000000 		.4byte	.LVL1
 2451 0333 B9080000 		.4byte	0x8b9
 2452 0337 41030000 		.4byte	0x341
 2453 033b 0F       		.uleb128 0xf
 2454 033c 01       		.uleb128 0x1
 2455 033d 50       		.byte	0x50
 2456 033e 01       		.uleb128 0x1
 2457 033f 30       		.byte	0x30
 2458 0340 00       		.byte	0
 2459 0341 0E       		.uleb128 0xe
 2460 0342 9A000000 		.4byte	.LVL2
 2461 0346 B9080000 		.4byte	0x8b9
 2462 034a 54030000 		.4byte	0x354
 2463 034e 0F       		.uleb128 0xf
 2464 034f 01       		.uleb128 0x1
 2465 0350 50       		.byte	0x50
 2466 0351 01       		.uleb128 0x1
 2467 0352 32       		.byte	0x32
 2468 0353 00       		.byte	0
 2469 0354 0E       		.uleb128 0xe
 2470 0355 A2000000 		.4byte	.LVL3
 2471 0359 B9080000 		.4byte	0x8b9
 2472 035d 67030000 		.4byte	0x367
 2473 0361 0F       		.uleb128 0xf
 2474 0362 01       		.uleb128 0x1
 2475 0363 50       		.byte	0x50
 2476 0364 01       		.uleb128 0x1
 2477 0365 33       		.byte	0x33
 2478 0366 00       		.byte	0
 2479 0367 10       		.uleb128 0x10
 2480 0368 B8000000 		.4byte	.LVL4
 2481 036c C4080000 		.4byte	0x8c4
 2482 0370 0E       		.uleb128 0xe
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 82


 2483 0371 C8000000 		.4byte	.LVL5
 2484 0375 CF080000 		.4byte	0x8cf
 2485 0379 83030000 		.4byte	0x383
 2486 037d 0F       		.uleb128 0xf
 2487 037e 01       		.uleb128 0x1
 2488 037f 50       		.byte	0x50
 2489 0380 01       		.uleb128 0x1
 2490 0381 34       		.byte	0x34
 2491 0382 00       		.byte	0
 2492 0383 0E       		.uleb128 0xe
 2493 0384 E8000000 		.4byte	.LVL6
 2494 0388 DA080000 		.4byte	0x8da
 2495 038c 96030000 		.4byte	0x396
 2496 0390 0F       		.uleb128 0xf
 2497 0391 01       		.uleb128 0x1
 2498 0392 50       		.byte	0x50
 2499 0393 01       		.uleb128 0x1
 2500 0394 30       		.byte	0x30
 2501 0395 00       		.byte	0
 2502 0396 0E       		.uleb128 0xe
 2503 0397 EE000000 		.4byte	.LVL7
 2504 039b E5080000 		.4byte	0x8e5
 2505 039f A9030000 		.4byte	0x3a9
 2506 03a3 0F       		.uleb128 0xf
 2507 03a4 01       		.uleb128 0x1
 2508 03a5 50       		.byte	0x50
 2509 03a6 01       		.uleb128 0x1
 2510 03a7 36       		.byte	0x36
 2511 03a8 00       		.byte	0
 2512 03a9 0E       		.uleb128 0xe
 2513 03aa 18010000 		.4byte	.LVL8
 2514 03ae F0080000 		.4byte	0x8f0
 2515 03b2 BC030000 		.4byte	0x3bc
 2516 03b6 0F       		.uleb128 0xf
 2517 03b7 01       		.uleb128 0x1
 2518 03b8 50       		.byte	0x50
 2519 03b9 01       		.uleb128 0x1
 2520 03ba 30       		.byte	0x30
 2521 03bb 00       		.byte	0
 2522 03bc 10       		.uleb128 0x10
 2523 03bd 4E010000 		.4byte	.LVL9
 2524 03c1 FB080000 		.4byte	0x8fb
 2525 03c5 0E       		.uleb128 0xe
 2526 03c6 62010000 		.4byte	.LVL10
 2527 03ca 06090000 		.4byte	0x906
 2528 03ce D8030000 		.4byte	0x3d8
 2529 03d2 0F       		.uleb128 0xf
 2530 03d3 01       		.uleb128 0x1
 2531 03d4 50       		.byte	0x50
 2532 03d5 01       		.uleb128 0x1
 2533 03d6 30       		.byte	0x30
 2534 03d7 00       		.byte	0
 2535 03d8 0E       		.uleb128 0xe
 2536 03d9 70010000 		.4byte	.LVL11
 2537 03dd B9080000 		.4byte	0x8b9
 2538 03e1 EB030000 		.4byte	0x3eb
 2539 03e5 0F       		.uleb128 0xf
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 83


 2540 03e6 01       		.uleb128 0x1
 2541 03e7 50       		.byte	0x50
 2542 03e8 01       		.uleb128 0x1
 2543 03e9 30       		.byte	0x30
 2544 03ea 00       		.byte	0
 2545 03eb 0E       		.uleb128 0xe
 2546 03ec 8A010000 		.4byte	.LVL12
 2547 03f0 11090000 		.4byte	0x911
 2548 03f4 FE030000 		.4byte	0x3fe
 2549 03f8 0F       		.uleb128 0xf
 2550 03f9 01       		.uleb128 0x1
 2551 03fa 50       		.byte	0x50
 2552 03fb 01       		.uleb128 0x1
 2553 03fc 30       		.byte	0x30
 2554 03fd 00       		.byte	0
 2555 03fe 10       		.uleb128 0x10
 2556 03ff 9A010000 		.4byte	.LVL13
 2557 0403 AE080000 		.4byte	0x8ae
 2558 0407 10       		.uleb128 0x10
 2559 0408 B0010000 		.4byte	.LVL14
 2560 040c 1C090000 		.4byte	0x91c
 2561 0410 00       		.byte	0
 2562 0411 11       		.uleb128 0x11
 2563 0412 9C000000 		.4byte	.LASF62
 2564 0416 01       		.byte	0x1
 2565 0417 0C01     		.2byte	0x10c
 2566 0419 00000000 		.4byte	.LFB1
 2567 041d 40020000 		.4byte	.LFE1-.LFB1
 2568 0421 01       		.uleb128 0x1
 2569 0422 9C       		.byte	0x9c
 2570 0423 4D050000 		.4byte	0x54d
 2571 0427 12       		.uleb128 0x12
 2572 0428 2F060000 		.4byte	.LASF63
 2573 042c 01       		.byte	0x1
 2574 042d 0E01     		.2byte	0x10e
 2575 042f A4000000 		.4byte	0xa4
 2576 0433 10       		.byte	0x10
 2577 0434 13       		.uleb128 0x13
 2578 0435 6900     		.ascii	"i\000"
 2579 0437 01       		.byte	0x1
 2580 0438 0F01     		.2byte	0x10f
 2581 043a 77000000 		.4byte	0x77
 2582 043e 00000000 		.4byte	.LLST0
 2583 0442 14       		.uleb128 0x14
 2584 0443 31030000 		.4byte	.LASF64
 2585 0447 01       		.byte	0x1
 2586 0448 1001     		.2byte	0x110
 2587 044a 77000000 		.4byte	0x77
 2588 044e 51000000 		.4byte	.LLST1
 2589 0452 15       		.uleb128 0x15
 2590 0453 B5030000 		.4byte	.LASF65
 2591 0457 01       		.byte	0x1
 2592 0458 1401     		.2byte	0x114
 2593 045a 62050000 		.4byte	0x562
 2594 045e 02       		.uleb128 0x2
 2595 045f 91       		.byte	0x91
 2596 0460 60       		.sleb128 -32
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 84


 2597 0461 10       		.uleb128 0x10
 2598 0462 3A000000 		.4byte	.LVL16
 2599 0466 27090000 		.4byte	0x927
 2600 046a 0E       		.uleb128 0xe
 2601 046b 54000000 		.4byte	.LVL17
 2602 046f 32090000 		.4byte	0x932
 2603 0473 7D040000 		.4byte	0x47d
 2604 0477 0F       		.uleb128 0xf
 2605 0478 01       		.uleb128 0x1
 2606 0479 50       		.byte	0x50
 2607 047a 01       		.uleb128 0x1
 2608 047b 30       		.byte	0x30
 2609 047c 00       		.byte	0
 2610 047d 10       		.uleb128 0x10
 2611 047e 72000000 		.4byte	.LVL20
 2612 0482 27090000 		.4byte	0x927
 2613 0486 0E       		.uleb128 0xe
 2614 0487 88000000 		.4byte	.LVL23
 2615 048b AE080000 		.4byte	0x8ae
 2616 048f 9A040000 		.4byte	0x49a
 2617 0493 0F       		.uleb128 0xf
 2618 0494 01       		.uleb128 0x1
 2619 0495 50       		.byte	0x50
 2620 0496 02       		.uleb128 0x2
 2621 0497 08       		.byte	0x8
 2622 0498 37       		.byte	0x37
 2623 0499 00       		.byte	0
 2624 049a 10       		.uleb128 0x10
 2625 049b AA000000 		.4byte	.LVL24
 2626 049f 06090000 		.4byte	0x906
 2627 04a3 10       		.uleb128 0x10
 2628 04a4 B4000000 		.4byte	.LVL25
 2629 04a8 B9080000 		.4byte	0x8b9
 2630 04ac 0E       		.uleb128 0xe
 2631 04ad D8000000 		.4byte	.LVL26
 2632 04b1 CF080000 		.4byte	0x8cf
 2633 04b5 BF040000 		.4byte	0x4bf
 2634 04b9 0F       		.uleb128 0xf
 2635 04ba 01       		.uleb128 0x1
 2636 04bb 50       		.byte	0x50
 2637 04bc 01       		.uleb128 0x1
 2638 04bd 38       		.byte	0x38
 2639 04be 00       		.byte	0
 2640 04bf 10       		.uleb128 0x10
 2641 04c0 EC000000 		.4byte	.LVL27
 2642 04c4 CF080000 		.4byte	0x8cf
 2643 04c8 0E       		.uleb128 0xe
 2644 04c9 1E010000 		.4byte	.LVL28
 2645 04cd DA080000 		.4byte	0x8da
 2646 04d1 DB040000 		.4byte	0x4db
 2647 04d5 0F       		.uleb128 0xf
 2648 04d6 01       		.uleb128 0x1
 2649 04d7 50       		.byte	0x50
 2650 04d8 01       		.uleb128 0x1
 2651 04d9 30       		.byte	0x30
 2652 04da 00       		.byte	0
 2653 04db 10       		.uleb128 0x10
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 85


 2654 04dc 28010000 		.4byte	.LVL29
 2655 04e0 F0080000 		.4byte	0x8f0
 2656 04e4 10       		.uleb128 0x10
 2657 04e5 34010000 		.4byte	.LVL30
 2658 04e9 3D090000 		.4byte	0x93d
 2659 04ed 0E       		.uleb128 0xe
 2660 04ee 66010000 		.4byte	.LVL31
 2661 04f2 48090000 		.4byte	0x948
 2662 04f6 00050000 		.4byte	0x500
 2663 04fa 0F       		.uleb128 0xf
 2664 04fb 01       		.uleb128 0x1
 2665 04fc 50       		.byte	0x50
 2666 04fd 01       		.uleb128 0x1
 2667 04fe 30       		.byte	0x30
 2668 04ff 00       		.byte	0
 2669 0500 0E       		.uleb128 0xe
 2670 0501 6C010000 		.4byte	.LVL32
 2671 0505 E5080000 		.4byte	0x8e5
 2672 0509 14050000 		.4byte	0x514
 2673 050d 0F       		.uleb128 0xf
 2674 050e 01       		.uleb128 0x1
 2675 050f 50       		.byte	0x50
 2676 0510 02       		.uleb128 0x2
 2677 0511 08       		.byte	0x8
 2678 0512 50       		.byte	0x50
 2679 0513 00       		.byte	0
 2680 0514 0E       		.uleb128 0xe
 2681 0515 7C010000 		.4byte	.LVL35
 2682 0519 E5080000 		.4byte	0x8e5
 2683 051d 28050000 		.4byte	0x528
 2684 0521 0F       		.uleb128 0xf
 2685 0522 01       		.uleb128 0x1
 2686 0523 50       		.byte	0x50
 2687 0524 02       		.uleb128 0x2
 2688 0525 76       		.byte	0x76
 2689 0526 00       		.sleb128 0
 2690 0527 00       		.byte	0
 2691 0528 10       		.uleb128 0x10
 2692 0529 B2010000 		.4byte	.LVL38
 2693 052d 06090000 		.4byte	0x906
 2694 0531 10       		.uleb128 0x10
 2695 0532 BC010000 		.4byte	.LVL39
 2696 0536 B9080000 		.4byte	0x8b9
 2697 053a 10       		.uleb128 0x10
 2698 053b D2010000 		.4byte	.LVL40
 2699 053f 53090000 		.4byte	0x953
 2700 0543 10       		.uleb128 0x10
 2701 0544 EA010000 		.4byte	.LVL44
 2702 0548 11090000 		.4byte	0x911
 2703 054c 00       		.byte	0
 2704 054d 0A       		.uleb128 0xa
 2705 054e 5D050000 		.4byte	0x55d
 2706 0552 5D050000 		.4byte	0x55d
 2707 0556 0B       		.uleb128 0xb
 2708 0557 C8000000 		.4byte	0xc8
 2709 055b 06       		.byte	0x6
 2710 055c 00       		.byte	0
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 86


 2711 055d 16       		.uleb128 0x16
 2712 055e 6B000000 		.4byte	0x6b
 2713 0562 16       		.uleb128 0x16
 2714 0563 4D050000 		.4byte	0x54d
 2715 0567 11       		.uleb128 0x11
 2716 0568 DF040000 		.4byte	.LASF66
 2717 056c 01       		.byte	0x1
 2718 056d 7102     		.2byte	0x271
 2719 056f 00000000 		.4byte	.LFB2
 2720 0573 64000000 		.4byte	.LFE2-.LFB2
 2721 0577 01       		.uleb128 0x1
 2722 0578 9C       		.byte	0x9c
 2723 0579 9E050000 		.4byte	0x59e
 2724 057d 17       		.uleb128 0x17
 2725 057e 6E060000 		.4byte	.LASF67
 2726 0582 01       		.byte	0x1
 2727 0583 7102     		.2byte	0x271
 2728 0585 77000000 		.4byte	0x77
 2729 0589 7D000000 		.4byte	.LLST2
 2730 058d 17       		.uleb128 0x17
 2731 058e 74040000 		.4byte	.LASF68
 2732 0592 01       		.byte	0x1
 2733 0593 7102     		.2byte	0x271
 2734 0595 77000000 		.4byte	0x77
 2735 0599 9E000000 		.4byte	.LLST3
 2736 059d 00       		.byte	0
 2737 059e 11       		.uleb128 0x11
 2738 059f CD040000 		.4byte	.LASF69
 2739 05a3 01       		.byte	0x1
 2740 05a4 3803     		.2byte	0x338
 2741 05a6 00000000 		.4byte	.LFB3
 2742 05aa EC000000 		.4byte	.LFE3-.LFB3
 2743 05ae 01       		.uleb128 0x1
 2744 05af 9C       		.byte	0x9c
 2745 05b0 19060000 		.4byte	0x619
 2746 05b4 17       		.uleb128 0x17
 2747 05b5 6E060000 		.4byte	.LASF67
 2748 05b9 01       		.byte	0x1
 2749 05ba 3803     		.2byte	0x338
 2750 05bc 6B000000 		.4byte	0x6b
 2751 05c0 BF000000 		.4byte	.LLST4
 2752 05c4 17       		.uleb128 0x17
 2753 05c5 74040000 		.4byte	.LASF68
 2754 05c9 01       		.byte	0x1
 2755 05ca 3803     		.2byte	0x338
 2756 05cc 77000000 		.4byte	0x77
 2757 05d0 E0000000 		.4byte	.LLST5
 2758 05d4 14       		.uleb128 0x14
 2759 05d5 55010000 		.4byte	.LASF70
 2760 05d9 01       		.byte	0x1
 2761 05da 3A03     		.2byte	0x33a
 2762 05dc 6B000000 		.4byte	0x6b
 2763 05e0 01010000 		.4byte	.LLST6
 2764 05e4 10       		.uleb128 0x10
 2765 05e5 08000000 		.4byte	.LVL49
 2766 05e9 5E090000 		.4byte	0x95e
 2767 05ed 10       		.uleb128 0x10
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 87


 2768 05ee 22000000 		.4byte	.LVL51
 2769 05f2 E1020000 		.4byte	0x2e1
 2770 05f6 10       		.uleb128 0x10
 2771 05f7 58000000 		.4byte	.LVL53
 2772 05fb 69090000 		.4byte	0x969
 2773 05ff 10       		.uleb128 0x10
 2774 0600 B6000000 		.4byte	.LVL54
 2775 0604 F3020000 		.4byte	0x2f3
 2776 0608 18       		.uleb128 0x18
 2777 0609 D0000000 		.4byte	.LVL55
 2778 060d 69090000 		.4byte	0x969
 2779 0611 0F       		.uleb128 0xf
 2780 0612 01       		.uleb128 0x1
 2781 0613 50       		.byte	0x50
 2782 0614 02       		.uleb128 0x2
 2783 0615 75       		.byte	0x75
 2784 0616 00       		.sleb128 0
 2785 0617 00       		.byte	0
 2786 0618 00       		.byte	0
 2787 0619 19       		.uleb128 0x19
 2788 061a 5F060000 		.4byte	.LASF71
 2789 061e 01       		.byte	0x1
 2790 061f 2A05     		.2byte	0x52a
 2791 0621 01       		.byte	0x1
 2792 0622 19       		.uleb128 0x19
 2793 0623 C5000000 		.4byte	.LASF72
 2794 0627 01       		.byte	0x1
 2795 0628 0207     		.2byte	0x702
 2796 062a 01       		.byte	0x1
 2797 062b 19       		.uleb128 0x19
 2798 062c D1010000 		.4byte	.LASF73
 2799 0630 01       		.byte	0x1
 2800 0631 8505     		.2byte	0x585
 2801 0633 01       		.byte	0x1
 2802 0634 19       		.uleb128 0x19
 2803 0635 81010000 		.4byte	.LASF74
 2804 0639 01       		.byte	0x1
 2805 063a 3A07     		.2byte	0x73a
 2806 063c 01       		.byte	0x1
 2807 063d 11       		.uleb128 0x11
 2808 063e 99030000 		.4byte	.LASF75
 2809 0642 01       		.byte	0x1
 2810 0643 8404     		.2byte	0x484
 2811 0645 00000000 		.4byte	.LFB5
 2812 0649 90020000 		.4byte	.LFE5-.LFB5
 2813 064d 01       		.uleb128 0x1
 2814 064e 9C       		.byte	0x9c
 2815 064f 60070000 		.4byte	0x760
 2816 0653 17       		.uleb128 0x17
 2817 0654 74040000 		.4byte	.LASF68
 2818 0658 01       		.byte	0x1
 2819 0659 8404     		.2byte	0x484
 2820 065b 77000000 		.4byte	0x77
 2821 065f 1F010000 		.4byte	.LLST7
 2822 0663 14       		.uleb128 0x14
 2823 0664 55010000 		.4byte	.LASF70
 2824 0668 01       		.byte	0x1
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 88


 2825 0669 8604     		.2byte	0x486
 2826 066b 6B000000 		.4byte	0x6b
 2827 066f 40010000 		.4byte	.LLST8
 2828 0673 1A       		.uleb128 0x1a
 2829 0674 19060000 		.4byte	0x619
 2830 0678 20000000 		.4byte	.LBB10
 2831 067c 02010000 		.4byte	.LBE10-.LBB10
 2832 0680 01       		.byte	0x1
 2833 0681 A004     		.2byte	0x4a0
 2834 0683 D4060000 		.4byte	0x6d4
 2835 0687 1A       		.uleb128 0x1a
 2836 0688 22060000 		.4byte	0x622
 2837 068c 74000000 		.4byte	.LBB12
 2838 0690 8C000000 		.4byte	.LBE12-.LBB12
 2839 0694 01       		.byte	0x1
 2840 0695 5F05     		.2byte	0x55f
 2841 0697 B7060000 		.4byte	0x6b7
 2842 069b 10       		.uleb128 0x10
 2843 069c A2000000 		.4byte	.LVL61
 2844 06a0 74090000 		.4byte	0x974
 2845 06a4 10       		.uleb128 0x10
 2846 06a5 D6000000 		.4byte	.LVL62
 2847 06a9 7F090000 		.4byte	0x97f
 2848 06ad 10       		.uleb128 0x10
 2849 06ae F6000000 		.4byte	.LVL63
 2850 06b2 8A090000 		.4byte	0x98a
 2851 06b6 00       		.byte	0
 2852 06b7 0E       		.uleb128 0xe
 2853 06b8 3C000000 		.4byte	.LVL60
 2854 06bc 95090000 		.4byte	0x995
 2855 06c0 CA060000 		.4byte	0x6ca
 2856 06c4 0F       		.uleb128 0xf
 2857 06c5 01       		.uleb128 0x1
 2858 06c6 50       		.byte	0x50
 2859 06c7 01       		.uleb128 0x1
 2860 06c8 31       		.byte	0x31
 2861 06c9 00       		.byte	0
 2862 06ca 10       		.uleb128 0x10
 2863 06cb 04010000 		.4byte	.LVL64
 2864 06cf E1020000 		.4byte	0x2e1
 2865 06d3 00       		.byte	0
 2866 06d4 1A       		.uleb128 0x1a
 2867 06d5 2B060000 		.4byte	0x62b
 2868 06d9 B2010000 		.4byte	.LBB14
 2869 06dd 84000000 		.4byte	.LBE14-.LBB14
 2870 06e1 01       		.byte	0x1
 2871 06e2 DE04     		.2byte	0x4de
 2872 06e4 3D070000 		.4byte	0x73d
 2873 06e8 1A       		.uleb128 0x1a
 2874 06e9 34060000 		.4byte	0x634
 2875 06ed B2010000 		.4byte	.LBB16
 2876 06f1 3E000000 		.4byte	.LBE16-.LBB16
 2877 06f5 01       		.byte	0x1
 2878 06f6 8805     		.2byte	0x588
 2879 06f8 18070000 		.4byte	0x718
 2880 06fc 10       		.uleb128 0x10
 2881 06fd CA010000 		.4byte	.LVL67
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 89


 2882 0701 A0090000 		.4byte	0x9a0
 2883 0705 10       		.uleb128 0x10
 2884 0706 E2010000 		.4byte	.LVL68
 2885 070a AB090000 		.4byte	0x9ab
 2886 070e 10       		.uleb128 0x10
 2887 070f F0010000 		.4byte	.LVL69
 2888 0713 B6090000 		.4byte	0x9b6
 2889 0717 00       		.byte	0
 2890 0718 10       		.uleb128 0x10
 2891 0719 F4010000 		.4byte	.LVL70
 2892 071d F3020000 		.4byte	0x2f3
 2893 0721 10       		.uleb128 0x10
 2894 0722 00020000 		.4byte	.LVL71
 2895 0726 C1090000 		.4byte	0x9c1
 2896 072a 10       		.uleb128 0x10
 2897 072b 0C020000 		.4byte	.LVL72
 2898 072f CC090000 		.4byte	0x9cc
 2899 0733 10       		.uleb128 0x10
 2900 0734 14020000 		.4byte	.LVL73
 2901 0738 95090000 		.4byte	0x995
 2902 073c 00       		.byte	0
 2903 073d 10       		.uleb128 0x10
 2904 073e 08000000 		.4byte	.LVL57
 2905 0742 5E090000 		.4byte	0x95e
 2906 0746 10       		.uleb128 0x10
 2907 0747 58010000 		.4byte	.LVL66
 2908 074b 69090000 		.4byte	0x969
 2909 074f 18       		.uleb128 0x18
 2910 0750 50020000 		.4byte	.LVL74
 2911 0754 69090000 		.4byte	0x969
 2912 0758 0F       		.uleb128 0xf
 2913 0759 01       		.uleb128 0x1
 2914 075a 50       		.byte	0x50
 2915 075b 02       		.uleb128 0x2
 2916 075c 74       		.byte	0x74
 2917 075d 00       		.sleb128 0
 2918 075e 00       		.byte	0
 2919 075f 00       		.byte	0
 2920 0760 11       		.uleb128 0x11
 2921 0761 A9050000 		.4byte	.LASF76
 2922 0765 01       		.byte	0x1
 2923 0766 4704     		.2byte	0x447
 2924 0768 00000000 		.4byte	.LFB4
 2925 076c 0A000000 		.4byte	.LFE4-.LFB4
 2926 0770 01       		.uleb128 0x1
 2927 0771 9C       		.byte	0x9c
 2928 0772 87070000 		.4byte	0x787
 2929 0776 18       		.uleb128 0x18
 2930 0777 08000000 		.4byte	.LVL75
 2931 077b 3D060000 		.4byte	0x63d
 2932 077f 0F       		.uleb128 0xf
 2933 0780 01       		.uleb128 0x1
 2934 0781 50       		.byte	0x50
 2935 0782 02       		.uleb128 0x2
 2936 0783 08       		.byte	0x8
 2937 0784 40       		.byte	0x40
 2938 0785 00       		.byte	0
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 90


 2939 0786 00       		.byte	0
 2940 0787 1B       		.uleb128 0x1b
 2941 0788 EC050000 		.4byte	.LASF119
 2942 078c 01       		.byte	0x1
 2943 078d 0505     		.2byte	0x505
 2944 078f 6B000000 		.4byte	0x6b
 2945 0793 00000000 		.4byte	.LFB6
 2946 0797 30000000 		.4byte	.LFE6-.LFB6
 2947 079b 01       		.uleb128 0x1
 2948 079c 9C       		.byte	0x9c
 2949 079d F6070000 		.4byte	0x7f6
 2950 07a1 17       		.uleb128 0x17
 2951 07a2 E0010000 		.4byte	.LASF77
 2952 07a6 01       		.byte	0x1
 2953 07a7 0505     		.2byte	0x505
 2954 07a9 6B000000 		.4byte	0x6b
 2955 07ad 5E010000 		.4byte	.LLST9
 2956 07b1 15       		.uleb128 0x15
 2957 07b2 26070000 		.4byte	.LASF78
 2958 07b6 01       		.byte	0x1
 2959 07b7 0705     		.2byte	0x507
 2960 07b9 6B000000 		.4byte	0x6b
 2961 07bd 05       		.uleb128 0x5
 2962 07be 03       		.byte	0x3
 2963 07bf 42000000 		.4byte	interruptStatus.4989
 2964 07c3 14       		.uleb128 0x14
 2965 07c4 55010000 		.4byte	.LASF70
 2966 07c8 01       		.byte	0x1
 2967 07c9 0805     		.2byte	0x508
 2968 07cb 6B000000 		.4byte	0x6b
 2969 07cf 7F010000 		.4byte	.LLST10
 2970 07d3 14       		.uleb128 0x14
 2971 07d4 DB000000 		.4byte	.LASF79
 2972 07d8 01       		.byte	0x1
 2973 07d9 0905     		.2byte	0x509
 2974 07db 6B000000 		.4byte	0x6b
 2975 07df 92010000 		.4byte	.LLST11
 2976 07e3 10       		.uleb128 0x10
 2977 07e4 08000000 		.4byte	.LVL77
 2978 07e8 5E090000 		.4byte	0x95e
 2979 07ec 10       		.uleb128 0x10
 2980 07ed 20000000 		.4byte	.LVL79
 2981 07f1 69090000 		.4byte	0x969
 2982 07f5 00       		.byte	0
 2983 07f6 11       		.uleb128 0x11
 2984 07f7 1C060000 		.4byte	.LASF80
 2985 07fb 01       		.byte	0x1
 2986 07fc C105     		.2byte	0x5c1
 2987 07fe 00000000 		.4byte	.LFB9
 2988 0802 5C000000 		.4byte	.LFE9-.LFB9
 2989 0806 01       		.uleb128 0x1
 2990 0807 9C       		.byte	0x9c
 2991 0808 26080000 		.4byte	0x826
 2992 080c 17       		.uleb128 0x17
 2993 080d C0020000 		.4byte	.LASF81
 2994 0811 01       		.byte	0x1
 2995 0812 C105     		.2byte	0x5c1
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 91


 2996 0814 6B000000 		.4byte	0x6b
 2997 0818 A9010000 		.4byte	.LLST12
 2998 081c 10       		.uleb128 0x10
 2999 081d 12000000 		.4byte	.LVL82
 3000 0821 C1090000 		.4byte	0x9c1
 3001 0825 00       		.byte	0
 3002 0826 11       		.uleb128 0x11
 3003 0827 FD040000 		.4byte	.LASF82
 3004 082b 01       		.byte	0x1
 3005 082c EE05     		.2byte	0x5ee
 3006 082e 00000000 		.4byte	.LFB10
 3007 0832 2C000000 		.4byte	.LFE10-.LFB10
 3008 0836 01       		.uleb128 0x1
 3009 0837 9C       		.byte	0x9c
 3010 0838 46080000 		.4byte	0x846
 3011 083c 10       		.uleb128 0x10
 3012 083d 10000000 		.4byte	.LVL83
 3013 0841 D7090000 		.4byte	0x9d7
 3014 0845 00       		.byte	0
 3015 0846 11       		.uleb128 0x11
 3016 0847 F8000000 		.4byte	.LASF83
 3017 084b 01       		.byte	0x1
 3018 084c 0E06     		.2byte	0x60e
 3019 084e 00000000 		.4byte	.LFB11
 3020 0852 5C000000 		.4byte	.LFE11-.LFB11
 3021 0856 01       		.uleb128 0x1
 3022 0857 9C       		.byte	0x9c
 3023 0858 76080000 		.4byte	0x876
 3024 085c 17       		.uleb128 0x17
 3025 085d CD050000 		.4byte	.LASF84
 3026 0861 01       		.byte	0x1
 3027 0862 0E06     		.2byte	0x60e
 3028 0864 6B000000 		.4byte	0x6b
 3029 0868 CA010000 		.4byte	.LLST13
 3030 086c 10       		.uleb128 0x10
 3031 086d 12000000 		.4byte	.LVL85
 3032 0871 CC090000 		.4byte	0x9cc
 3033 0875 00       		.byte	0
 3034 0876 1C       		.uleb128 0x1c
 3035 0877 08070000 		.4byte	.LASF85
 3036 087b 01       		.byte	0x1
 3037 087c 1F       		.byte	0x1f
 3038 087d D5020000 		.4byte	0x2d5
 3039 0881 05       		.uleb128 0x5
 3040 0882 03       		.byte	0x3
 3041 0883 00000000 		.4byte	cyPmBackup
 3042 0887 1C       		.uleb128 0x1c
 3043 0888 17050000 		.4byte	.LASF86
 3044 088c 01       		.byte	0x1
 3045 088d 20       		.byte	0x20
 3046 088e 9A010000 		.4byte	0x19a
 3047 0892 05       		.uleb128 0x5
 3048 0893 03       		.byte	0x3
 3049 0894 30000000 		.4byte	cyPmClockBackup
 3050 0898 1C       		.uleb128 0x1c
 3051 0899 D9050000 		.4byte	.LASF87
 3052 089d 01       		.byte	0x1
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 92


 3053 089e 23       		.byte	0x23
 3054 089f A9080000 		.4byte	0x8a9
 3055 08a3 05       		.uleb128 0x5
 3056 08a4 03       		.byte	0x3
 3057 08a5 00000000 		.4byte	cyPmImoFreqReg2Mhz
 3058 08a9 16       		.uleb128 0x16
 3059 08aa 4D050000 		.4byte	0x54d
 3060 08ae 1D       		.uleb128 0x1d
 3061 08af B7050000 		.4byte	.LASF88
 3062 08b3 B7050000 		.4byte	.LASF88
 3063 08b7 04       		.byte	0x4
 3064 08b8 52       		.byte	0x52
 3065 08b9 1D       		.uleb128 0x1d
 3066 08ba DC020000 		.4byte	.LASF89
 3067 08be DC020000 		.4byte	.LASF89
 3068 08c2 05       		.byte	0x5
 3069 08c3 4D       		.byte	0x4d
 3070 08c4 1D       		.uleb128 0x1d
 3071 08c5 81040000 		.4byte	.LASF90
 3072 08c9 81040000 		.4byte	.LASF90
 3073 08cd 05       		.byte	0x5
 3074 08ce 42       		.byte	0x42
 3075 08cf 1D       		.uleb128 0x1d
 3076 08d0 3D060000 		.4byte	.LASF91
 3077 08d4 3D060000 		.4byte	.LASF91
 3078 08d8 05       		.byte	0x5
 3079 08d9 48       		.byte	0x48
 3080 08da 1D       		.uleb128 0x1d
 3081 08db 1B000000 		.4byte	.LASF92
 3082 08df 1B000000 		.4byte	.LASF92
 3083 08e3 05       		.byte	0x5
 3084 08e4 46       		.byte	0x46
 3085 08e5 1D       		.uleb128 0x1d
 3086 08e6 A9010000 		.4byte	.LASF93
 3087 08ea A9010000 		.4byte	.LASF93
 3088 08ee 05       		.byte	0x5
 3089 08ef 77       		.byte	0x77
 3090 08f0 1D       		.uleb128 0x1d
 3091 08f1 06020000 		.4byte	.LASF94
 3092 08f5 06020000 		.4byte	.LASF94
 3093 08f9 05       		.byte	0x5
 3094 08fa 49       		.byte	0x49
 3095 08fb 1D       		.uleb128 0x1d
 3096 08fc 71050000 		.4byte	.LASF95
 3097 0900 71050000 		.4byte	.LASF95
 3098 0904 05       		.byte	0x5
 3099 0905 4B       		.byte	0x4b
 3100 0906 1D       		.uleb128 0x1d
 3101 0907 90040000 		.4byte	.LASF96
 3102 090b 90040000 		.4byte	.LASF96
 3103 090f 05       		.byte	0x5
 3104 0910 4E       		.byte	0x4e
 3105 0911 1D       		.uleb128 0x1d
 3106 0912 FB050000 		.4byte	.LASF97
 3107 0916 FB050000 		.4byte	.LASF97
 3108 091a 05       		.byte	0x5
 3109 091b 4F       		.byte	0x4f
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 93


 3110 091c 1D       		.uleb128 0x1d
 3111 091d FC060000 		.4byte	.LASF98
 3112 0921 FC060000 		.4byte	.LASF98
 3113 0925 05       		.byte	0x5
 3114 0926 66       		.byte	0x66
 3115 0927 1D       		.uleb128 0x1d
 3116 0928 EA040000 		.4byte	.LASF99
 3117 092c EA040000 		.4byte	.LASF99
 3118 0930 05       		.byte	0x5
 3119 0931 79       		.byte	0x79
 3120 0932 1D       		.uleb128 0x1d
 3121 0933 63030000 		.4byte	.LASF100
 3122 0937 63030000 		.4byte	.LASF100
 3123 093b 05       		.byte	0x5
 3124 093c 65       		.byte	0x65
 3125 093d 1D       		.uleb128 0x1d
 3126 093e 4B060000 		.4byte	.LASF101
 3127 0942 4B060000 		.4byte	.LASF101
 3128 0946 05       		.byte	0x5
 3129 0947 4A       		.byte	0x4a
 3130 0948 1D       		.uleb128 0x1d
 3131 0949 99010000 		.4byte	.LASF102
 3132 094d 99010000 		.4byte	.LASF102
 3133 0951 05       		.byte	0x5
 3134 0952 41       		.byte	0x41
 3135 0953 1D       		.uleb128 0x1d
 3136 0954 88020000 		.4byte	.LASF103
 3137 0958 88020000 		.4byte	.LASF103
 3138 095c 05       		.byte	0x5
 3139 095d 47       		.byte	0x47
 3140 095e 1D       		.uleb128 0x1d
 3141 095f 4D020000 		.4byte	.LASF104
 3142 0963 4D020000 		.4byte	.LASF104
 3143 0967 05       		.byte	0x5
 3144 0968 7D       		.byte	0x7d
 3145 0969 1D       		.uleb128 0x1d
 3146 096a B7040000 		.4byte	.LASF105
 3147 096e B7040000 		.4byte	.LASF105
 3148 0972 05       		.byte	0x5
 3149 0973 7E       		.byte	0x7e
 3150 0974 1D       		.uleb128 0x1d
 3151 0975 86050000 		.4byte	.LASF106
 3152 0979 86050000 		.4byte	.LASF106
 3153 097d 05       		.byte	0x5
 3154 097e 9C       		.byte	0x9c
 3155 097f 1D       		.uleb128 0x1d
 3156 0980 00000000 		.4byte	.LASF107
 3157 0984 00000000 		.4byte	.LASF107
 3158 0988 05       		.byte	0x5
 3159 0989 9D       		.byte	0x9d
 3160 098a 1D       		.uleb128 0x1d
 3161 098b 7C030000 		.4byte	.LASF108
 3162 098f 7C030000 		.4byte	.LASF108
 3163 0993 05       		.byte	0x5
 3164 0994 9F       		.byte	0x9f
 3165 0995 1D       		.uleb128 0x1d
 3166 0996 75020000 		.4byte	.LASF109
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 94


 3167 099a 75020000 		.4byte	.LASF109
 3168 099e 05       		.byte	0x5
 3169 099f 5E       		.byte	0x5e
 3170 09a0 1D       		.uleb128 0x1d
 3171 09a1 12010000 		.4byte	.LASF110
 3172 09a5 12010000 		.4byte	.LASF110
 3173 09a9 05       		.byte	0x5
 3174 09aa 9A       		.byte	0x9a
 3175 09ab 1D       		.uleb128 0x1d
 3176 09ac 79060000 		.4byte	.LASF111
 3177 09b0 79060000 		.4byte	.LASF111
 3178 09b4 05       		.byte	0x5
 3179 09b5 9B       		.byte	0x9b
 3180 09b6 1D       		.uleb128 0x1d
 3181 09b7 E9060000 		.4byte	.LASF112
 3182 09bb E9060000 		.4byte	.LASF112
 3183 09bf 05       		.byte	0x5
 3184 09c0 9E       		.byte	0x9e
 3185 09c1 1D       		.uleb128 0x1d
 3186 09c2 64010000 		.4byte	.LASF113
 3187 09c6 64010000 		.4byte	.LASF113
 3188 09ca 05       		.byte	0x5
 3189 09cb 57       		.byte	0x57
 3190 09cc 1D       		.uleb128 0x1d
 3191 09cd 64040000 		.4byte	.LASF114
 3192 09d1 64040000 		.4byte	.LASF114
 3193 09d5 05       		.byte	0x5
 3194 09d6 59       		.byte	0x59
 3195 09d7 1D       		.uleb128 0x1d
 3196 09d8 7E000000 		.4byte	.LASF115
 3197 09dc 7E000000 		.4byte	.LASF115
 3198 09e0 05       		.byte	0x5
 3199 09e1 62       		.byte	0x62
 3200 09e2 00       		.byte	0
 3201              		.section	.debug_abbrev,"",%progbits
 3202              	.Ldebug_abbrev0:
 3203 0000 01       		.uleb128 0x1
 3204 0001 11       		.uleb128 0x11
 3205 0002 01       		.byte	0x1
 3206 0003 25       		.uleb128 0x25
 3207 0004 0E       		.uleb128 0xe
 3208 0005 13       		.uleb128 0x13
 3209 0006 0B       		.uleb128 0xb
 3210 0007 03       		.uleb128 0x3
 3211 0008 0E       		.uleb128 0xe
 3212 0009 1B       		.uleb128 0x1b
 3213 000a 0E       		.uleb128 0xe
 3214 000b 55       		.uleb128 0x55
 3215 000c 17       		.uleb128 0x17
 3216 000d 11       		.uleb128 0x11
 3217 000e 01       		.uleb128 0x1
 3218 000f 10       		.uleb128 0x10
 3219 0010 17       		.uleb128 0x17
 3220 0011 00       		.byte	0
 3221 0012 00       		.byte	0
 3222 0013 02       		.uleb128 0x2
 3223 0014 24       		.uleb128 0x24
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 95


 3224 0015 00       		.byte	0
 3225 0016 0B       		.uleb128 0xb
 3226 0017 0B       		.uleb128 0xb
 3227 0018 3E       		.uleb128 0x3e
 3228 0019 0B       		.uleb128 0xb
 3229 001a 03       		.uleb128 0x3
 3230 001b 0E       		.uleb128 0xe
 3231 001c 00       		.byte	0
 3232 001d 00       		.byte	0
 3233 001e 03       		.uleb128 0x3
 3234 001f 24       		.uleb128 0x24
 3235 0020 00       		.byte	0
 3236 0021 0B       		.uleb128 0xb
 3237 0022 0B       		.uleb128 0xb
 3238 0023 3E       		.uleb128 0x3e
 3239 0024 0B       		.uleb128 0xb
 3240 0025 03       		.uleb128 0x3
 3241 0026 08       		.uleb128 0x8
 3242 0027 00       		.byte	0
 3243 0028 00       		.byte	0
 3244 0029 04       		.uleb128 0x4
 3245 002a 16       		.uleb128 0x16
 3246 002b 00       		.byte	0
 3247 002c 03       		.uleb128 0x3
 3248 002d 0E       		.uleb128 0xe
 3249 002e 3A       		.uleb128 0x3a
 3250 002f 0B       		.uleb128 0xb
 3251 0030 3B       		.uleb128 0x3b
 3252 0031 05       		.uleb128 0x5
 3253 0032 49       		.uleb128 0x49
 3254 0033 13       		.uleb128 0x13
 3255 0034 00       		.byte	0
 3256 0035 00       		.byte	0
 3257 0036 05       		.uleb128 0x5
 3258 0037 35       		.uleb128 0x35
 3259 0038 00       		.byte	0
 3260 0039 49       		.uleb128 0x49
 3261 003a 13       		.uleb128 0x13
 3262 003b 00       		.byte	0
 3263 003c 00       		.byte	0
 3264 003d 06       		.uleb128 0x6
 3265 003e 13       		.uleb128 0x13
 3266 003f 01       		.byte	0x1
 3267 0040 03       		.uleb128 0x3
 3268 0041 0E       		.uleb128 0xe
 3269 0042 0B       		.uleb128 0xb
 3270 0043 0B       		.uleb128 0xb
 3271 0044 3A       		.uleb128 0x3a
 3272 0045 0B       		.uleb128 0xb
 3273 0046 3B       		.uleb128 0x3b
 3274 0047 0B       		.uleb128 0xb
 3275 0048 01       		.uleb128 0x1
 3276 0049 13       		.uleb128 0x13
 3277 004a 00       		.byte	0
 3278 004b 00       		.byte	0
 3279 004c 07       		.uleb128 0x7
 3280 004d 0D       		.uleb128 0xd
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 96


 3281 004e 00       		.byte	0
 3282 004f 03       		.uleb128 0x3
 3283 0050 0E       		.uleb128 0xe
 3284 0051 3A       		.uleb128 0x3a
 3285 0052 0B       		.uleb128 0xb
 3286 0053 3B       		.uleb128 0x3b
 3287 0054 0B       		.uleb128 0xb
 3288 0055 49       		.uleb128 0x49
 3289 0056 13       		.uleb128 0x13
 3290 0057 38       		.uleb128 0x38
 3291 0058 0B       		.uleb128 0xb
 3292 0059 00       		.byte	0
 3293 005a 00       		.byte	0
 3294 005b 08       		.uleb128 0x8
 3295 005c 0D       		.uleb128 0xd
 3296 005d 00       		.byte	0
 3297 005e 03       		.uleb128 0x3
 3298 005f 0E       		.uleb128 0xe
 3299 0060 3A       		.uleb128 0x3a
 3300 0061 0B       		.uleb128 0xb
 3301 0062 3B       		.uleb128 0x3b
 3302 0063 05       		.uleb128 0x5
 3303 0064 49       		.uleb128 0x49
 3304 0065 13       		.uleb128 0x13
 3305 0066 38       		.uleb128 0x38
 3306 0067 0B       		.uleb128 0xb
 3307 0068 00       		.byte	0
 3308 0069 00       		.byte	0
 3309 006a 09       		.uleb128 0x9
 3310 006b 13       		.uleb128 0x13
 3311 006c 01       		.byte	0x1
 3312 006d 03       		.uleb128 0x3
 3313 006e 0E       		.uleb128 0xe
 3314 006f 0B       		.uleb128 0xb
 3315 0070 0B       		.uleb128 0xb
 3316 0071 3A       		.uleb128 0x3a
 3317 0072 0B       		.uleb128 0xb
 3318 0073 3B       		.uleb128 0x3b
 3319 0074 05       		.uleb128 0x5
 3320 0075 01       		.uleb128 0x1
 3321 0076 13       		.uleb128 0x13
 3322 0077 00       		.byte	0
 3323 0078 00       		.byte	0
 3324 0079 0A       		.uleb128 0xa
 3325 007a 01       		.uleb128 0x1
 3326 007b 01       		.byte	0x1
 3327 007c 49       		.uleb128 0x49
 3328 007d 13       		.uleb128 0x13
 3329 007e 01       		.uleb128 0x1
 3330 007f 13       		.uleb128 0x13
 3331 0080 00       		.byte	0
 3332 0081 00       		.byte	0
 3333 0082 0B       		.uleb128 0xb
 3334 0083 21       		.uleb128 0x21
 3335 0084 00       		.byte	0
 3336 0085 49       		.uleb128 0x49
 3337 0086 13       		.uleb128 0x13
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 97


 3338 0087 2F       		.uleb128 0x2f
 3339 0088 0B       		.uleb128 0xb
 3340 0089 00       		.byte	0
 3341 008a 00       		.byte	0
 3342 008b 0C       		.uleb128 0xc
 3343 008c 2E       		.uleb128 0x2e
 3344 008d 00       		.byte	0
 3345 008e 03       		.uleb128 0x3
 3346 008f 0E       		.uleb128 0xe
 3347 0090 3A       		.uleb128 0x3a
 3348 0091 0B       		.uleb128 0xb
 3349 0092 3B       		.uleb128 0x3b
 3350 0093 05       		.uleb128 0x5
 3351 0094 27       		.uleb128 0x27
 3352 0095 19       		.uleb128 0x19
 3353 0096 11       		.uleb128 0x11
 3354 0097 01       		.uleb128 0x1
 3355 0098 12       		.uleb128 0x12
 3356 0099 06       		.uleb128 0x6
 3357 009a 40       		.uleb128 0x40
 3358 009b 18       		.uleb128 0x18
 3359 009c 9742     		.uleb128 0x2117
 3360 009e 19       		.uleb128 0x19
 3361 009f 00       		.byte	0
 3362 00a0 00       		.byte	0
 3363 00a1 0D       		.uleb128 0xd
 3364 00a2 2E       		.uleb128 0x2e
 3365 00a3 01       		.byte	0x1
 3366 00a4 3F       		.uleb128 0x3f
 3367 00a5 19       		.uleb128 0x19
 3368 00a6 03       		.uleb128 0x3
 3369 00a7 0E       		.uleb128 0xe
 3370 00a8 3A       		.uleb128 0x3a
 3371 00a9 0B       		.uleb128 0xb
 3372 00aa 3B       		.uleb128 0x3b
 3373 00ab 0B       		.uleb128 0xb
 3374 00ac 27       		.uleb128 0x27
 3375 00ad 19       		.uleb128 0x19
 3376 00ae 11       		.uleb128 0x11
 3377 00af 01       		.uleb128 0x1
 3378 00b0 12       		.uleb128 0x12
 3379 00b1 06       		.uleb128 0x6
 3380 00b2 40       		.uleb128 0x40
 3381 00b3 18       		.uleb128 0x18
 3382 00b4 9742     		.uleb128 0x2117
 3383 00b6 19       		.uleb128 0x19
 3384 00b7 01       		.uleb128 0x1
 3385 00b8 13       		.uleb128 0x13
 3386 00b9 00       		.byte	0
 3387 00ba 00       		.byte	0
 3388 00bb 0E       		.uleb128 0xe
 3389 00bc 898201   		.uleb128 0x4109
 3390 00bf 01       		.byte	0x1
 3391 00c0 11       		.uleb128 0x11
 3392 00c1 01       		.uleb128 0x1
 3393 00c2 31       		.uleb128 0x31
 3394 00c3 13       		.uleb128 0x13
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 98


 3395 00c4 01       		.uleb128 0x1
 3396 00c5 13       		.uleb128 0x13
 3397 00c6 00       		.byte	0
 3398 00c7 00       		.byte	0
 3399 00c8 0F       		.uleb128 0xf
 3400 00c9 8A8201   		.uleb128 0x410a
 3401 00cc 00       		.byte	0
 3402 00cd 02       		.uleb128 0x2
 3403 00ce 18       		.uleb128 0x18
 3404 00cf 9142     		.uleb128 0x2111
 3405 00d1 18       		.uleb128 0x18
 3406 00d2 00       		.byte	0
 3407 00d3 00       		.byte	0
 3408 00d4 10       		.uleb128 0x10
 3409 00d5 898201   		.uleb128 0x4109
 3410 00d8 00       		.byte	0
 3411 00d9 11       		.uleb128 0x11
 3412 00da 01       		.uleb128 0x1
 3413 00db 31       		.uleb128 0x31
 3414 00dc 13       		.uleb128 0x13
 3415 00dd 00       		.byte	0
 3416 00de 00       		.byte	0
 3417 00df 11       		.uleb128 0x11
 3418 00e0 2E       		.uleb128 0x2e
 3419 00e1 01       		.byte	0x1
 3420 00e2 3F       		.uleb128 0x3f
 3421 00e3 19       		.uleb128 0x19
 3422 00e4 03       		.uleb128 0x3
 3423 00e5 0E       		.uleb128 0xe
 3424 00e6 3A       		.uleb128 0x3a
 3425 00e7 0B       		.uleb128 0xb
 3426 00e8 3B       		.uleb128 0x3b
 3427 00e9 05       		.uleb128 0x5
 3428 00ea 27       		.uleb128 0x27
 3429 00eb 19       		.uleb128 0x19
 3430 00ec 11       		.uleb128 0x11
 3431 00ed 01       		.uleb128 0x1
 3432 00ee 12       		.uleb128 0x12
 3433 00ef 06       		.uleb128 0x6
 3434 00f0 40       		.uleb128 0x40
 3435 00f1 18       		.uleb128 0x18
 3436 00f2 9742     		.uleb128 0x2117
 3437 00f4 19       		.uleb128 0x19
 3438 00f5 01       		.uleb128 0x1
 3439 00f6 13       		.uleb128 0x13
 3440 00f7 00       		.byte	0
 3441 00f8 00       		.byte	0
 3442 00f9 12       		.uleb128 0x12
 3443 00fa 34       		.uleb128 0x34
 3444 00fb 00       		.byte	0
 3445 00fc 03       		.uleb128 0x3
 3446 00fd 0E       		.uleb128 0xe
 3447 00fe 3A       		.uleb128 0x3a
 3448 00ff 0B       		.uleb128 0xb
 3449 0100 3B       		.uleb128 0x3b
 3450 0101 05       		.uleb128 0x5
 3451 0102 49       		.uleb128 0x49
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 99


 3452 0103 13       		.uleb128 0x13
 3453 0104 1C       		.uleb128 0x1c
 3454 0105 0B       		.uleb128 0xb
 3455 0106 00       		.byte	0
 3456 0107 00       		.byte	0
 3457 0108 13       		.uleb128 0x13
 3458 0109 34       		.uleb128 0x34
 3459 010a 00       		.byte	0
 3460 010b 03       		.uleb128 0x3
 3461 010c 08       		.uleb128 0x8
 3462 010d 3A       		.uleb128 0x3a
 3463 010e 0B       		.uleb128 0xb
 3464 010f 3B       		.uleb128 0x3b
 3465 0110 05       		.uleb128 0x5
 3466 0111 49       		.uleb128 0x49
 3467 0112 13       		.uleb128 0x13
 3468 0113 02       		.uleb128 0x2
 3469 0114 17       		.uleb128 0x17
 3470 0115 00       		.byte	0
 3471 0116 00       		.byte	0
 3472 0117 14       		.uleb128 0x14
 3473 0118 34       		.uleb128 0x34
 3474 0119 00       		.byte	0
 3475 011a 03       		.uleb128 0x3
 3476 011b 0E       		.uleb128 0xe
 3477 011c 3A       		.uleb128 0x3a
 3478 011d 0B       		.uleb128 0xb
 3479 011e 3B       		.uleb128 0x3b
 3480 011f 05       		.uleb128 0x5
 3481 0120 49       		.uleb128 0x49
 3482 0121 13       		.uleb128 0x13
 3483 0122 02       		.uleb128 0x2
 3484 0123 17       		.uleb128 0x17
 3485 0124 00       		.byte	0
 3486 0125 00       		.byte	0
 3487 0126 15       		.uleb128 0x15
 3488 0127 34       		.uleb128 0x34
 3489 0128 00       		.byte	0
 3490 0129 03       		.uleb128 0x3
 3491 012a 0E       		.uleb128 0xe
 3492 012b 3A       		.uleb128 0x3a
 3493 012c 0B       		.uleb128 0xb
 3494 012d 3B       		.uleb128 0x3b
 3495 012e 05       		.uleb128 0x5
 3496 012f 49       		.uleb128 0x49
 3497 0130 13       		.uleb128 0x13
 3498 0131 02       		.uleb128 0x2
 3499 0132 18       		.uleb128 0x18
 3500 0133 00       		.byte	0
 3501 0134 00       		.byte	0
 3502 0135 16       		.uleb128 0x16
 3503 0136 26       		.uleb128 0x26
 3504 0137 00       		.byte	0
 3505 0138 49       		.uleb128 0x49
 3506 0139 13       		.uleb128 0x13
 3507 013a 00       		.byte	0
 3508 013b 00       		.byte	0
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 100


 3509 013c 17       		.uleb128 0x17
 3510 013d 05       		.uleb128 0x5
 3511 013e 00       		.byte	0
 3512 013f 03       		.uleb128 0x3
 3513 0140 0E       		.uleb128 0xe
 3514 0141 3A       		.uleb128 0x3a
 3515 0142 0B       		.uleb128 0xb
 3516 0143 3B       		.uleb128 0x3b
 3517 0144 05       		.uleb128 0x5
 3518 0145 49       		.uleb128 0x49
 3519 0146 13       		.uleb128 0x13
 3520 0147 02       		.uleb128 0x2
 3521 0148 17       		.uleb128 0x17
 3522 0149 00       		.byte	0
 3523 014a 00       		.byte	0
 3524 014b 18       		.uleb128 0x18
 3525 014c 898201   		.uleb128 0x4109
 3526 014f 01       		.byte	0x1
 3527 0150 11       		.uleb128 0x11
 3528 0151 01       		.uleb128 0x1
 3529 0152 31       		.uleb128 0x31
 3530 0153 13       		.uleb128 0x13
 3531 0154 00       		.byte	0
 3532 0155 00       		.byte	0
 3533 0156 19       		.uleb128 0x19
 3534 0157 2E       		.uleb128 0x2e
 3535 0158 00       		.byte	0
 3536 0159 03       		.uleb128 0x3
 3537 015a 0E       		.uleb128 0xe
 3538 015b 3A       		.uleb128 0x3a
 3539 015c 0B       		.uleb128 0xb
 3540 015d 3B       		.uleb128 0x3b
 3541 015e 05       		.uleb128 0x5
 3542 015f 27       		.uleb128 0x27
 3543 0160 19       		.uleb128 0x19
 3544 0161 20       		.uleb128 0x20
 3545 0162 0B       		.uleb128 0xb
 3546 0163 00       		.byte	0
 3547 0164 00       		.byte	0
 3548 0165 1A       		.uleb128 0x1a
 3549 0166 1D       		.uleb128 0x1d
 3550 0167 01       		.byte	0x1
 3551 0168 31       		.uleb128 0x31
 3552 0169 13       		.uleb128 0x13
 3553 016a 11       		.uleb128 0x11
 3554 016b 01       		.uleb128 0x1
 3555 016c 12       		.uleb128 0x12
 3556 016d 06       		.uleb128 0x6
 3557 016e 58       		.uleb128 0x58
 3558 016f 0B       		.uleb128 0xb
 3559 0170 59       		.uleb128 0x59
 3560 0171 05       		.uleb128 0x5
 3561 0172 01       		.uleb128 0x1
 3562 0173 13       		.uleb128 0x13
 3563 0174 00       		.byte	0
 3564 0175 00       		.byte	0
 3565 0176 1B       		.uleb128 0x1b
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 101


 3566 0177 2E       		.uleb128 0x2e
 3567 0178 01       		.byte	0x1
 3568 0179 3F       		.uleb128 0x3f
 3569 017a 19       		.uleb128 0x19
 3570 017b 03       		.uleb128 0x3
 3571 017c 0E       		.uleb128 0xe
 3572 017d 3A       		.uleb128 0x3a
 3573 017e 0B       		.uleb128 0xb
 3574 017f 3B       		.uleb128 0x3b
 3575 0180 05       		.uleb128 0x5
 3576 0181 27       		.uleb128 0x27
 3577 0182 19       		.uleb128 0x19
 3578 0183 49       		.uleb128 0x49
 3579 0184 13       		.uleb128 0x13
 3580 0185 11       		.uleb128 0x11
 3581 0186 01       		.uleb128 0x1
 3582 0187 12       		.uleb128 0x12
 3583 0188 06       		.uleb128 0x6
 3584 0189 40       		.uleb128 0x40
 3585 018a 18       		.uleb128 0x18
 3586 018b 9742     		.uleb128 0x2117
 3587 018d 19       		.uleb128 0x19
 3588 018e 01       		.uleb128 0x1
 3589 018f 13       		.uleb128 0x13
 3590 0190 00       		.byte	0
 3591 0191 00       		.byte	0
 3592 0192 1C       		.uleb128 0x1c
 3593 0193 34       		.uleb128 0x34
 3594 0194 00       		.byte	0
 3595 0195 03       		.uleb128 0x3
 3596 0196 0E       		.uleb128 0xe
 3597 0197 3A       		.uleb128 0x3a
 3598 0198 0B       		.uleb128 0xb
 3599 0199 3B       		.uleb128 0x3b
 3600 019a 0B       		.uleb128 0xb
 3601 019b 49       		.uleb128 0x49
 3602 019c 13       		.uleb128 0x13
 3603 019d 02       		.uleb128 0x2
 3604 019e 18       		.uleb128 0x18
 3605 019f 00       		.byte	0
 3606 01a0 00       		.byte	0
 3607 01a1 1D       		.uleb128 0x1d
 3608 01a2 2E       		.uleb128 0x2e
 3609 01a3 00       		.byte	0
 3610 01a4 3F       		.uleb128 0x3f
 3611 01a5 19       		.uleb128 0x19
 3612 01a6 3C       		.uleb128 0x3c
 3613 01a7 19       		.uleb128 0x19
 3614 01a8 6E       		.uleb128 0x6e
 3615 01a9 0E       		.uleb128 0xe
 3616 01aa 03       		.uleb128 0x3
 3617 01ab 0E       		.uleb128 0xe
 3618 01ac 3A       		.uleb128 0x3a
 3619 01ad 0B       		.uleb128 0xb
 3620 01ae 3B       		.uleb128 0x3b
 3621 01af 0B       		.uleb128 0xb
 3622 01b0 00       		.byte	0
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 102


 3623 01b1 00       		.byte	0
 3624 01b2 00       		.byte	0
 3625              		.section	.debug_loc,"",%progbits
 3626              	.Ldebug_loc0:
 3627              	.LLST0:
 3628 0000 58000000 		.4byte	.LVL18
 3629 0004 60000000 		.4byte	.LVL19
 3630 0008 0200     		.2byte	0x2
 3631 000a 35       		.byte	0x35
 3632 000b 9F       		.byte	0x9f
 3633 000c 60000000 		.4byte	.LVL19
 3634 0010 7A000000 		.4byte	.LVL21
 3635 0014 0100     		.2byte	0x1
 3636 0016 54       		.byte	0x54
 3637 0017 7A000000 		.4byte	.LVL21
 3638 001b 7C000000 		.4byte	.LVL22
 3639 001f 0300     		.2byte	0x3
 3640 0021 74       		.byte	0x74
 3641 0022 7F       		.sleb128 -1
 3642 0023 9F       		.byte	0x9f
 3643 0024 70010000 		.4byte	.LVL33
 3644 0028 76010000 		.4byte	.LVL34
 3645 002c 0300     		.2byte	0x3
 3646 002e 08       		.byte	0x8
 3647 002f AB       		.byte	0xab
 3648 0030 9F       		.byte	0x9f
 3649 0031 76010000 		.4byte	.LVL34
 3650 0035 8C010000 		.4byte	.LVL36
 3651 0039 0100     		.2byte	0x1
 3652 003b 54       		.byte	0x54
 3653 003c 8C010000 		.4byte	.LVL36
 3654 0040 8E010000 		.4byte	.LVL37
 3655 0044 0300     		.2byte	0x3
 3656 0046 74       		.byte	0x74
 3657 0047 7F       		.sleb128 -1
 3658 0048 9F       		.byte	0x9f
 3659 0049 00000000 		.4byte	0
 3660 004d 00000000 		.4byte	0
 3661              	.LLST1:
 3662 0051 D6010000 		.4byte	.LVL41
 3663 0055 DA010000 		.4byte	.LVL42
 3664 0059 0500     		.2byte	0x5
 3665 005b 72       		.byte	0x72
 3666 005c 00       		.sleb128 0
 3667 005d 38       		.byte	0x38
 3668 005e 24       		.byte	0x24
 3669 005f 9F       		.byte	0x9f
 3670 0060 DA010000 		.4byte	.LVL42
 3671 0064 E2010000 		.4byte	.LVL43
 3672 0068 0B00     		.2byte	0xb
 3673 006a 72       		.byte	0x72
 3674 006b 00       		.sleb128 0
 3675 006c 38       		.byte	0x38
 3676 006d 24       		.byte	0x24
 3677 006e 73       		.byte	0x73
 3678 006f 00       		.sleb128 0
 3679 0070 08       		.byte	0x8
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 103


 3680 0071 FF       		.byte	0xff
 3681 0072 1A       		.byte	0x1a
 3682 0073 21       		.byte	0x21
 3683 0074 9F       		.byte	0x9f
 3684 0075 00000000 		.4byte	0
 3685 0079 00000000 		.4byte	0
 3686              	.LLST2:
 3687 007d 00000000 		.4byte	.LVL45
 3688 0081 1E000000 		.4byte	.LVL46
 3689 0085 0100     		.2byte	0x1
 3690 0087 50       		.byte	0x50
 3691 0088 1E000000 		.4byte	.LVL46
 3692 008c 64000000 		.4byte	.LFE2
 3693 0090 0400     		.2byte	0x4
 3694 0092 F3       		.byte	0xf3
 3695 0093 01       		.uleb128 0x1
 3696 0094 50       		.byte	0x50
 3697 0095 9F       		.byte	0x9f
 3698 0096 00000000 		.4byte	0
 3699 009a 00000000 		.4byte	0
 3700              	.LLST3:
 3701 009e 00000000 		.4byte	.LVL45
 3702 00a2 26000000 		.4byte	.LVL47
 3703 00a6 0100     		.2byte	0x1
 3704 00a8 51       		.byte	0x51
 3705 00a9 26000000 		.4byte	.LVL47
 3706 00ad 64000000 		.4byte	.LFE2
 3707 00b1 0400     		.2byte	0x4
 3708 00b3 F3       		.byte	0xf3
 3709 00b4 01       		.uleb128 0x1
 3710 00b5 51       		.byte	0x51
 3711 00b6 9F       		.byte	0x9f
 3712 00b7 00000000 		.4byte	0
 3713 00bb 00000000 		.4byte	0
 3714              	.LLST4:
 3715 00bf 00000000 		.4byte	.LVL48
 3716 00c3 07000000 		.4byte	.LVL49-1
 3717 00c7 0100     		.2byte	0x1
 3718 00c9 50       		.byte	0x50
 3719 00ca 07000000 		.4byte	.LVL49-1
 3720 00ce EC000000 		.4byte	.LFE3
 3721 00d2 0400     		.2byte	0x4
 3722 00d4 F3       		.byte	0xf3
 3723 00d5 01       		.uleb128 0x1
 3724 00d6 50       		.byte	0x50
 3725 00d7 9F       		.byte	0x9f
 3726 00d8 00000000 		.4byte	0
 3727 00dc 00000000 		.4byte	0
 3728              	.LLST5:
 3729 00e0 00000000 		.4byte	.LVL48
 3730 00e4 07000000 		.4byte	.LVL49-1
 3731 00e8 0100     		.2byte	0x1
 3732 00ea 51       		.byte	0x51
 3733 00eb 07000000 		.4byte	.LVL49-1
 3734 00ef EC000000 		.4byte	.LFE3
 3735 00f3 0400     		.2byte	0x4
 3736 00f5 F3       		.byte	0xf3
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 104


 3737 00f6 01       		.uleb128 0x1
 3738 00f7 51       		.byte	0x51
 3739 00f8 9F       		.byte	0x9f
 3740 00f9 00000000 		.4byte	0
 3741 00fd 00000000 		.4byte	0
 3742              	.LLST6:
 3743 0101 0A000000 		.4byte	.LVL50
 3744 0105 21000000 		.4byte	.LVL51-1
 3745 0109 0100     		.2byte	0x1
 3746 010b 50       		.byte	0x50
 3747 010c 54000000 		.4byte	.LVL52
 3748 0110 57000000 		.4byte	.LVL53-1
 3749 0114 0100     		.2byte	0x1
 3750 0116 50       		.byte	0x50
 3751 0117 00000000 		.4byte	0
 3752 011b 00000000 		.4byte	0
 3753              	.LLST7:
 3754 011f 00000000 		.4byte	.LVL56
 3755 0123 07000000 		.4byte	.LVL57-1
 3756 0127 0100     		.2byte	0x1
 3757 0129 50       		.byte	0x50
 3758 012a 07000000 		.4byte	.LVL57-1
 3759 012e 90020000 		.4byte	.LFE5
 3760 0132 0400     		.2byte	0x4
 3761 0134 F3       		.byte	0xf3
 3762 0135 01       		.uleb128 0x1
 3763 0136 50       		.byte	0x50
 3764 0137 9F       		.byte	0x9f
 3765 0138 00000000 		.4byte	0
 3766 013c 00000000 		.4byte	0
 3767              	.LLST8:
 3768 0140 0A000000 		.4byte	.LVL58
 3769 0144 38000000 		.4byte	.LVL59
 3770 0148 0100     		.2byte	0x1
 3771 014a 50       		.byte	0x50
 3772 014b 54010000 		.4byte	.LVL65
 3773 014f 57010000 		.4byte	.LVL66-1
 3774 0153 0100     		.2byte	0x1
 3775 0155 50       		.byte	0x50
 3776 0156 00000000 		.4byte	0
 3777 015a 00000000 		.4byte	0
 3778              	.LLST9:
 3779 015e 00000000 		.4byte	.LVL76
 3780 0162 07000000 		.4byte	.LVL77-1
 3781 0166 0100     		.2byte	0x1
 3782 0168 50       		.byte	0x50
 3783 0169 07000000 		.4byte	.LVL77-1
 3784 016d 30000000 		.4byte	.LFE6
 3785 0171 0400     		.2byte	0x4
 3786 0173 F3       		.byte	0xf3
 3787 0174 01       		.uleb128 0x1
 3788 0175 50       		.byte	0x50
 3789 0176 9F       		.byte	0x9f
 3790 0177 00000000 		.4byte	0
 3791 017b 00000000 		.4byte	0
 3792              	.LLST10:
 3793 017f 08000000 		.4byte	.LVL77
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 105


 3794 0183 1F000000 		.4byte	.LVL79-1
 3795 0187 0100     		.2byte	0x1
 3796 0189 50       		.byte	0x50
 3797 018a 00000000 		.4byte	0
 3798 018e 00000000 		.4byte	0
 3799              	.LLST11:
 3800 0192 14000000 		.4byte	.LVL78
 3801 0196 26000000 		.4byte	.LVL80
 3802 019a 0500     		.2byte	0x5
 3803 019c 74       		.byte	0x74
 3804 019d 00       		.sleb128 0
 3805 019e 37       		.byte	0x37
 3806 019f 1A       		.byte	0x1a
 3807 01a0 9F       		.byte	0x9f
 3808 01a1 00000000 		.4byte	0
 3809 01a5 00000000 		.4byte	0
 3810              	.LLST12:
 3811 01a9 00000000 		.4byte	.LVL81
 3812 01ad 11000000 		.4byte	.LVL82-1
 3813 01b1 0100     		.2byte	0x1
 3814 01b3 50       		.byte	0x50
 3815 01b4 11000000 		.4byte	.LVL82-1
 3816 01b8 5C000000 		.4byte	.LFE9
 3817 01bc 0400     		.2byte	0x4
 3818 01be F3       		.byte	0xf3
 3819 01bf 01       		.uleb128 0x1
 3820 01c0 50       		.byte	0x50
 3821 01c1 9F       		.byte	0x9f
 3822 01c2 00000000 		.4byte	0
 3823 01c6 00000000 		.4byte	0
 3824              	.LLST13:
 3825 01ca 00000000 		.4byte	.LVL84
 3826 01ce 11000000 		.4byte	.LVL85-1
 3827 01d2 0100     		.2byte	0x1
 3828 01d4 50       		.byte	0x50
 3829 01d5 11000000 		.4byte	.LVL85-1
 3830 01d9 5C000000 		.4byte	.LFE11
 3831 01dd 0400     		.2byte	0x4
 3832 01df F3       		.byte	0xf3
 3833 01e0 01       		.uleb128 0x1
 3834 01e1 50       		.byte	0x50
 3835 01e2 9F       		.byte	0x9f
 3836 01e3 00000000 		.4byte	0
 3837 01e7 00000000 		.4byte	0
 3838              		.section	.debug_aranges,"",%progbits
 3839 0000 74000000 		.4byte	0x74
 3840 0004 0200     		.2byte	0x2
 3841 0006 00000000 		.4byte	.Ldebug_info0
 3842 000a 04       		.byte	0x4
 3843 000b 00       		.byte	0
 3844 000c 0000     		.2byte	0
 3845 000e 0000     		.2byte	0
 3846 0010 00000000 		.4byte	.LFB12
 3847 0014 DC010000 		.4byte	.LFE12-.LFB12
 3848 0018 00000000 		.4byte	.LFB13
 3849 001c D8000000 		.4byte	.LFE13-.LFB13
 3850 0020 00000000 		.4byte	.LFB0
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 106


 3851 0024 04020000 		.4byte	.LFE0-.LFB0
 3852 0028 00000000 		.4byte	.LFB1
 3853 002c 40020000 		.4byte	.LFE1-.LFB1
 3854 0030 00000000 		.4byte	.LFB2
 3855 0034 64000000 		.4byte	.LFE2-.LFB2
 3856 0038 00000000 		.4byte	.LFB3
 3857 003c EC000000 		.4byte	.LFE3-.LFB3
 3858 0040 00000000 		.4byte	.LFB5
 3859 0044 90020000 		.4byte	.LFE5-.LFB5
 3860 0048 00000000 		.4byte	.LFB4
 3861 004c 0A000000 		.4byte	.LFE4-.LFB4
 3862 0050 00000000 		.4byte	.LFB6
 3863 0054 30000000 		.4byte	.LFE6-.LFB6
 3864 0058 00000000 		.4byte	.LFB9
 3865 005c 5C000000 		.4byte	.LFE9-.LFB9
 3866 0060 00000000 		.4byte	.LFB10
 3867 0064 2C000000 		.4byte	.LFE10-.LFB10
 3868 0068 00000000 		.4byte	.LFB11
 3869 006c 5C000000 		.4byte	.LFE11-.LFB11
 3870 0070 00000000 		.4byte	0
 3871 0074 00000000 		.4byte	0
 3872              		.section	.debug_ranges,"",%progbits
 3873              	.Ldebug_ranges0:
 3874 0000 00000000 		.4byte	.LFB12
 3875 0004 DC010000 		.4byte	.LFE12
 3876 0008 00000000 		.4byte	.LFB13
 3877 000c D8000000 		.4byte	.LFE13
 3878 0010 00000000 		.4byte	.LFB0
 3879 0014 04020000 		.4byte	.LFE0
 3880 0018 00000000 		.4byte	.LFB1
 3881 001c 40020000 		.4byte	.LFE1
 3882 0020 00000000 		.4byte	.LFB2
 3883 0024 64000000 		.4byte	.LFE2
 3884 0028 00000000 		.4byte	.LFB3
 3885 002c EC000000 		.4byte	.LFE3
 3886 0030 00000000 		.4byte	.LFB5
 3887 0034 90020000 		.4byte	.LFE5
 3888 0038 00000000 		.4byte	.LFB4
 3889 003c 0A000000 		.4byte	.LFE4
 3890 0040 00000000 		.4byte	.LFB6
 3891 0044 30000000 		.4byte	.LFE6
 3892 0048 00000000 		.4byte	.LFB9
 3893 004c 5C000000 		.4byte	.LFE9
 3894 0050 00000000 		.4byte	.LFB10
 3895 0054 2C000000 		.4byte	.LFE10
 3896 0058 00000000 		.4byte	.LFB11
 3897 005c 5C000000 		.4byte	.LFE11
 3898 0060 00000000 		.4byte	0
 3899 0064 00000000 		.4byte	0
 3900              		.section	.debug_line,"",%progbits
 3901              	.Ldebug_line0:
 3902 0000 FE020000 		.section	.debug_str,"MS",%progbits,1
 3902      02006300 
 3902      00000201 
 3902      FB0E0D00 
 3902      01010101 
 3903              	.LASF107:
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 107


 3904 0000 43795664 		.ascii	"CyVdLvAnalogDisable\000"
 3904      4C76416E 
 3904      616C6F67 
 3904      44697361 
 3904      626C6500 
 3905              	.LASF10:
 3906 0014 75696E74 		.ascii	"uint16\000"
 3906      313600
 3907              	.LASF92:
 3908 001b 4379494D 		.ascii	"CyIMO_Start\000"
 3908      4F5F5374 
 3908      61727400 
 3909              	.LASF60:
 3910 0027 4379506D 		.ascii	"CyPmHibSlpRestore\000"
 3910      48696253 
 3910      6C705265 
 3910      73746F72 
 3910      6500
 3911              	.LASF44:
 3912 0039 77616B65 		.ascii	"wakeupTrim0\000"
 3912      75705472 
 3912      696D3000 
 3913              	.LASF45:
 3914 0045 77616B65 		.ascii	"wakeupTrim1\000"
 3914      75705472 
 3914      696D3100 
 3915              	.LASF46:
 3916 0051 77616B65 		.ascii	"wakeupTrim3\000"
 3916      75705472 
 3916      696D3300 
 3917              	.LASF21:
 3918 005d 6D617374 		.ascii	"masterClkSrc\000"
 3918      6572436C 
 3918      6B537263 
 3918      00
 3919              	.LASF58:
 3920 006a 43595F50 		.ascii	"CY_PM_BACKUP_STRUCT\000"
 3920      4D5F4241 
 3920      434B5550 
 3920      5F535452 
 3920      55435400 
 3921              	.LASF115:
 3922 007e 43795854 		.ascii	"CyXTAL_32KHZ_Start\000"
 3922      414C5F33 
 3922      324B485A 
 3922      5F537461 
 3922      727400
 3923              	.LASF29:
 3924 0091 636C6B53 		.ascii	"clkSyncDiv\000"
 3924      796E6344 
 3924      697600
 3925              	.LASF62:
 3926 009c 4379506D 		.ascii	"CyPmRestoreClocks\000"
 3926      52657374 
 3926      6F726543 
 3926      6C6F636B 
 3926      7300
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 108


 3927              	.LASF7:
 3928 00ae 6C6F6E67 		.ascii	"long long unsigned int\000"
 3928      206C6F6E 
 3928      6720756E 
 3928      7369676E 
 3928      65642069 
 3929              	.LASF72:
 3930 00c5 4379506D 		.ascii	"CyPmHviLviSaveDisable\000"
 3930      4876694C 
 3930      76695361 
 3930      76654469 
 3930      7361626C 
 3931              	.LASF79:
 3932 00db 746D7053 		.ascii	"tmpStatus\000"
 3932      74617475 
 3932      7300
 3933              	.LASF51:
 3934 00e5 6C766961 		.ascii	"lviaTrip\000"
 3934      54726970 
 3934      00
 3935              	.LASF23:
 3936 00ee 696D6F55 		.ascii	"imoUsbClk\000"
 3936      7362436C 
 3936      6B00
 3937              	.LASF83:
 3938 00f8 4379506D 		.ascii	"CyPmFtwSetInterval\000"
 3938      46747753 
 3938      6574496E 
 3938      74657276 
 3938      616C00
 3939              	.LASF52:
 3940 010b 68766961 		.ascii	"hviaEn\000"
 3940      456E00
 3941              	.LASF110:
 3942 0112 43795664 		.ascii	"CyVdLvDigitEnable\000"
 3942      4C764469 
 3942      67697445 
 3942      6E61626C 
 3942      6500
 3943              	.LASF37:
 3944 0124 696C6F50 		.ascii	"iloPowerMode\000"
 3944      6F776572 
 3944      4D6F6465 
 3944      00
 3945              	.LASF6:
 3946 0131 6C6F6E67 		.ascii	"long long int\000"
 3946      206C6F6E 
 3946      6720696E 
 3946      7400
 3947              	.LASF0:
 3948 013f 7369676E 		.ascii	"signed char\000"
 3948      65642063 
 3948      68617200 
 3949              	.LASF30:
 3950 014b 636C6B42 		.ascii	"clkBusDiv\000"
 3950      75734469 
 3950      7600
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 109


 3951              	.LASF70:
 3952 0155 696E7465 		.ascii	"interruptState\000"
 3952      72727570 
 3952      74537461 
 3952      746500
 3953              	.LASF113:
 3954 0164 4379494C 		.ascii	"CyILO_Start1K\000"
 3954      4F5F5374 
 3954      61727431 
 3954      4B00
 3955              	.LASF28:
 3956 0172 696D6F32 		.ascii	"imo2x\000"
 3956      7800
 3957              	.LASF4:
 3958 0178 6C6F6E67 		.ascii	"long int\000"
 3958      20696E74 
 3958      00
 3959              	.LASF74:
 3960 0181 4379506D 		.ascii	"CyPmHviLviRestore\000"
 3960      4876694C 
 3960      76695265 
 3960      73746F72 
 3960      6500
 3961              	.LASF9:
 3962 0193 75696E74 		.ascii	"uint8\000"
 3962      3800
 3963              	.LASF102:
 3964 0199 4379504C 		.ascii	"CyPLL_OUT_Start\000"
 3964      4C5F4F55 
 3964      545F5374 
 3964      61727400 
 3965              	.LASF93:
 3966 01a9 43794465 		.ascii	"CyDelayUs\000"
 3966      6C617955 
 3966      7300
 3967              	.LASF13:
 3968 01b3 646F7562 		.ascii	"double\000"
 3968      6C6500
 3969              	.LASF11:
 3970 01ba 75696E74 		.ascii	"uint32\000"
 3970      333200
 3971              	.LASF32:
 3972 01c1 786D687A 		.ascii	"xmhzEnableState\000"
 3972      456E6162 
 3972      6C655374 
 3972      61746500 
 3973              	.LASF73:
 3974 01d1 4379506D 		.ascii	"CyPmHibRestore\000"
 3974      48696252 
 3974      6573746F 
 3974      726500
 3975              	.LASF77:
 3976 01e0 6D61736B 		.ascii	"mask\000"
 3976      00
 3977              	.LASF55:
 3978 01e5 696D6F41 		.ascii	"imoActFreq\000"
 3978      63744672 
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 110


 3978      657100
 3979              	.LASF8:
 3980 01f0 756E7369 		.ascii	"unsigned int\000"
 3980      676E6564 
 3980      20696E74 
 3980      00
 3981              	.LASF47:
 3982 01fd 73636374 		.ascii	"scctData\000"
 3982      44617461 
 3982      00
 3983              	.LASF94:
 3984 0206 4379494D 		.ascii	"CyIMO_SetSource\000"
 3984      4F5F5365 
 3984      74536F75 
 3984      72636500 
 3985              	.LASF22:
 3986 0216 696D6F46 		.ascii	"imoFreq\000"
 3986      72657100 
 3987              	.LASF5:
 3988 021e 6C6F6E67 		.ascii	"long unsigned int\000"
 3988      20756E73 
 3988      69676E65 
 3988      6420696E 
 3988      7400
 3989              	.LASF48:
 3990 0230 6C766964 		.ascii	"lvidEn\000"
 3990      456E00
 3991              	.LASF35:
 3992 0237 6379506D 		.ascii	"cyPmClockBackupStruct\000"
 3992      436C6F63 
 3992      6B426163 
 3992      6B757053 
 3992      74727563 
 3993              	.LASF104:
 3994 024d 4379456E 		.ascii	"CyEnterCriticalSection\000"
 3994      74657243 
 3994      72697469 
 3994      63616C53 
 3994      65637469 
 3995              	.LASF36:
 3996 0264 6379506D 		.ascii	"cyPmBackupStruct\000"
 3996      4261636B 
 3996      75705374 
 3996      72756374 
 3996      00
 3997              	.LASF109:
 3998 0275 4379494C 		.ascii	"CyILO_SetPowerMode\000"
 3998      4F5F5365 
 3998      74506F77 
 3998      65724D6F 
 3998      646500
 3999              	.LASF103:
 4000 0288 4379494D 		.ascii	"CyIMO_Stop\000"
 4000      4F5F5374 
 4000      6F7000
 4001              	.LASF34:
 4002 0293 43595F50 		.ascii	"CY_PM_CLOCK_BACKUP_STRUCT\000"
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 111


 4002      4D5F434C 
 4002      4F434B5F 
 4002      4241434B 
 4002      55505F53 
 4003              	.LASF3:
 4004 02ad 73686F72 		.ascii	"short unsigned int\000"
 4004      7420756E 
 4004      7369676E 
 4004      65642069 
 4004      6E7400
 4005              	.LASF81:
 4006 02c0 63747749 		.ascii	"ctwInterval\000"
 4006      6E746572 
 4006      76616C00 
 4007              	.LASF24:
 4008 02cc 666C6173 		.ascii	"flashWaitCycles\000"
 4008      68576169 
 4008      74437963 
 4008      6C657300 
 4009              	.LASF89:
 4010 02dc 43794D61 		.ascii	"CyMasterClk_SetSource\000"
 4010      73746572 
 4010      436C6B5F 
 4010      53657453 
 4010      6F757263 
 4011              	.LASF117:
 4012 02f2 47656E65 		.ascii	"Generated_Source\\PSoC5\\cyPm.c\000"
 4012      72617465 
 4012      645F536F 
 4012      75726365 
 4012      5C50536F 
 4013              	.LASF41:
 4014 0310 77616B65 		.ascii	"wakeupCfg0\000"
 4014      75704366 
 4014      673000
 4015              	.LASF42:
 4016 031b 77616B65 		.ascii	"wakeupCfg1\000"
 4016      75704366 
 4016      673100
 4017              	.LASF43:
 4018 0326 77616B65 		.ascii	"wakeupCfg2\000"
 4018      75704366 
 4018      673200
 4019              	.LASF64:
 4020 0331 636C6B42 		.ascii	"clkBusDivTmp\000"
 4020      75734469 
 4020      76546D70 
 4020      00
 4021              	.LASF57:
 4022 033e 626F6F73 		.ascii	"boostRefExt\000"
 4022      74526566 
 4022      45787400 
 4023              	.LASF27:
 4024 034a 636C6B49 		.ascii	"clkImoSrc\000"
 4024      6D6F5372 
 4024      6300
 4025              	.LASF61:
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 112


 4026 0354 4379506D 		.ascii	"CyPmSaveClocks\000"
 4026      53617665 
 4026      436C6F63 
 4026      6B7300
 4027              	.LASF100:
 4028 0363 43795854 		.ascii	"CyXTAL_Start\000"
 4028      414C5F53 
 4028      74617274 
 4028      00
 4029              	.LASF40:
 4030 0370 736C7054 		.ascii	"slpTrBypass\000"
 4030      72427970 
 4030      61737300 
 4031              	.LASF108:
 4032 037c 43795664 		.ascii	"CyVdHvAnalogDisable\000"
 4032      4876416E 
 4032      616C6F67 
 4032      44697361 
 4032      626C6500 
 4033              	.LASF18:
 4034 0390 73697A65 		.ascii	"sizetype\000"
 4034      74797065 
 4034      00
 4035              	.LASF75:
 4036 0399 4379506D 		.ascii	"CyPmHibernateEx\000"
 4036      48696265 
 4036      726E6174 
 4036      65457800 
 4037              	.LASF17:
 4038 03a9 6C6F6E67 		.ascii	"long double\000"
 4038      20646F75 
 4038      626C6500 
 4039              	.LASF65:
 4040 03b5 6379506D 		.ascii	"cyPmImoFreqMhz2Reg\000"
 4040      496D6F46 
 4040      7265714D 
 4040      687A3252 
 4040      656700
 4041              	.LASF19:
 4042 03c8 656E436C 		.ascii	"enClkA\000"
 4042      6B4100
 4043              	.LASF20:
 4044 03cf 656E436C 		.ascii	"enClkD\000"
 4044      6B4400
 4045              	.LASF116:
 4046 03d6 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 4046      43313120 
 4046      352E342E 
 4046      31203230 
 4046      31363036 
 4047 0409 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m3 -mthumb -g -O"
 4047      20726576 
 4047      6973696F 
 4047      6E203233 
 4047      37373135 
 4048 043c 31202D66 		.ascii	"1 -ffunction-sections -ffat-lto-objects\000"
 4048      66756E63 
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 113


 4048      74696F6E 
 4048      2D736563 
 4048      74696F6E 
 4049              	.LASF114:
 4050 0464 4379494C 		.ascii	"CyILO_Start100K\000"
 4050      4F5F5374 
 4050      61727431 
 4050      30304B00 
 4051              	.LASF68:
 4052 0474 77616B65 		.ascii	"wakeupSource\000"
 4052      7570536F 
 4052      75726365 
 4052      00
 4053              	.LASF90:
 4054 0481 4379504C 		.ascii	"CyPLL_OUT_Stop\000"
 4054      4C5F4F55 
 4054      545F5374 
 4054      6F7000
 4055              	.LASF96:
 4056 0490 43794D61 		.ascii	"CyMasterClk_SetDivider\000"
 4056      73746572 
 4056      436C6B5F 
 4056      53657444 
 4056      69766964 
 4057              	.LASF26:
 4058 04a7 696D6F43 		.ascii	"imoClkSrc\000"
 4058      6C6B5372 
 4058      6300
 4059              	.LASF12:
 4060 04b1 666C6F61 		.ascii	"float\000"
 4060      7400
 4061              	.LASF105:
 4062 04b7 43794578 		.ascii	"CyExitCriticalSection\000"
 4062      69744372 
 4062      69746963 
 4062      616C5365 
 4062      6374696F 
 4063              	.LASF69:
 4064 04cd 4379506D 		.ascii	"CyPmSleep\000"
 4064      536C6565 
 4064      7000
 4065              	.LASF53:
 4066 04d7 6C766964 		.ascii	"lvidRst\000"
 4066      52737400 
 4067              	.LASF66:
 4068 04df 4379506D 		.ascii	"CyPmAltAct\000"
 4068      416C7441 
 4068      637400
 4069              	.LASF99:
 4070 04ea 43794465 		.ascii	"CyDelayCycles\000"
 4070      6C617943 
 4070      79636C65 
 4070      7300
 4071              	.LASF16:
 4072 04f8 72656738 		.ascii	"reg8\000"
 4072      00
 4073              	.LASF82:
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 114


 4074 04fd 4379506D 		.ascii	"CyPmOppsSet\000"
 4074      4F707073 
 4074      53657400 
 4075              	.LASF1:
 4076 0509 756E7369 		.ascii	"unsigned char\000"
 4076      676E6564 
 4076      20636861 
 4076      7200
 4077              	.LASF86:
 4078 0517 6379506D 		.ascii	"cyPmClockBackup\000"
 4078      436C6F63 
 4078      6B426163 
 4078      6B757000 
 4079              	.LASF31:
 4080 0527 706C6C45 		.ascii	"pllEnableState\000"
 4080      6E61626C 
 4080      65537461 
 4080      746500
 4081              	.LASF38:
 4082 0536 696C6F31 		.ascii	"ilo1kEnable\000"
 4082      6B456E61 
 4082      626C6500 
 4083              	.LASF2:
 4084 0542 73686F72 		.ascii	"short int\000"
 4084      7420696E 
 4084      7400
 4085              	.LASF59:
 4086 054c 4379506D 		.ascii	"CyPmHibSlpSaveSet\000"
 4086      48696253 
 4086      6C705361 
 4086      76655365 
 4086      7400
 4087              	.LASF39:
 4088 055e 696C6F31 		.ascii	"ilo100kEnable\000"
 4088      30306B45 
 4088      6E61626C 
 4088      6500
 4089              	.LASF14:
 4090 056c 63686172 		.ascii	"char\000"
 4090      00
 4091              	.LASF95:
 4092 0571 4379494D 		.ascii	"CyIMO_DisableDoubler\000"
 4092      4F5F4469 
 4092      7361626C 
 4092      65446F75 
 4092      626C6572 
 4093              	.LASF106:
 4094 0586 43795664 		.ascii	"CyVdLvDigitDisable\000"
 4094      4C764469 
 4094      67697444 
 4094      69736162 
 4094      6C6500
 4095              	.LASF56:
 4096 0599 696D6F41 		.ascii	"imoActFreq12Mhz\000"
 4096      63744672 
 4096      65713132 
 4096      4D687A00 
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 115


 4097              	.LASF76:
 4098 05a9 4379506D 		.ascii	"CyPmHibernate\000"
 4098      48696265 
 4098      726E6174 
 4098      6500
 4099              	.LASF88:
 4100 05b7 4379466C 		.ascii	"CyFlash_SetWaitCycles\000"
 4100      6173685F 
 4100      53657457 
 4100      61697443 
 4100      79636C65 
 4101              	.LASF84:
 4102 05cd 66747749 		.ascii	"ftwInterval\000"
 4102      6E746572 
 4102      76616C00 
 4103              	.LASF87:
 4104 05d9 6379506D 		.ascii	"cyPmImoFreqReg2Mhz\000"
 4104      496D6F46 
 4104      72657152 
 4104      6567324D 
 4104      687A00
 4105              	.LASF119:
 4106 05ec 4379506D 		.ascii	"CyPmReadStatus\000"
 4106      52656164 
 4106      53746174 
 4106      757300
 4107              	.LASF97:
 4108 05fb 43794275 		.ascii	"CyBusClk_SetDivider\000"
 4108      73436C6B 
 4108      5F536574 
 4108      44697669 
 4108      64657200 
 4109              	.LASF33:
 4110 060f 636C6B44 		.ascii	"clkDistDelay\000"
 4110      69737444 
 4110      656C6179 
 4110      00
 4111              	.LASF80:
 4112 061c 4379506D 		.ascii	"CyPmCtwSetInterval\000"
 4112      43747753 
 4112      6574496E 
 4112      74657276 
 4112      616C00
 4113              	.LASF63:
 4114 062f 73746174 		.ascii	"status\000"
 4114      757300
 4115              	.LASF50:
 4116 0636 6C766961 		.ascii	"lviaEn\000"
 4116      456E00
 4117              	.LASF91:
 4118 063d 4379494D 		.ascii	"CyIMO_SetFreq\000"
 4118      4F5F5365 
 4118      74467265 
 4118      7100
 4119              	.LASF101:
 4120 064b 4379494D 		.ascii	"CyIMO_EnableDoubler\000"
 4120      4F5F456E 
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 116


 4120      61626C65 
 4120      446F7562 
 4120      6C657200 
 4121              	.LASF71:
 4122 065f 4379506D 		.ascii	"CyPmHibSaveSet\000"
 4122      48696253 
 4122      61766553 
 4122      657400
 4123              	.LASF67:
 4124 066e 77616B65 		.ascii	"wakeupTime\000"
 4124      75705469 
 4124      6D6500
 4125              	.LASF111:
 4126 0679 43795664 		.ascii	"CyVdLvAnalogEnable\000"
 4126      4C76416E 
 4126      616C6F67 
 4126      456E6162 
 4126      6C6500
 4127              	.LASF15:
 4128 068c 63797374 		.ascii	"cystatus\000"
 4128      61747573 
 4128      00
 4129              	.LASF118:
 4130 0695 433A5C55 		.ascii	"C:\\Users\\ingan\\Documents\\PSoC Creator\\MegaDriv"
 4130      73657273 
 4130      5C696E67 
 4130      616E5C44 
 4130      6F63756D 
 4131 06c3 655F706C 		.ascii	"e_player\\VGMPlayer_v0.7.cydsn\000"
 4131      61796572 
 4131      5C56474D 
 4131      506C6179 
 4131      65725F76 
 4132              	.LASF54:
 4133 06e1 6C766961 		.ascii	"lviaRst\000"
 4133      52737400 
 4134              	.LASF112:
 4135 06e9 43795664 		.ascii	"CyVdHvAnalogEnable\000"
 4135      4876416E 
 4135      616C6F67 
 4135      456E6162 
 4135      6C6500
 4136              	.LASF98:
 4137 06fc 43795854 		.ascii	"CyXTAL_Stop\000"
 4137      414C5F53 
 4137      746F7000 
 4138              	.LASF85:
 4139 0708 6379506D 		.ascii	"cyPmBackup\000"
 4139      4261636B 
 4139      757000
 4140              	.LASF49:
 4141 0713 6C766964 		.ascii	"lvidTrip\000"
 4141      54726970 
 4141      00
 4142              	.LASF25:
 4143 071c 696D6F45 		.ascii	"imoEnable\000"
 4143      6E61626C 
ARM GAS  C:\Users\ingan\AppData\Local\Temp\ccZegDwr.s 			page 117


 4143      6500
 4144              	.LASF78:
 4145 0726 696E7465 		.ascii	"interruptStatus\000"
 4145      72727570 
 4145      74537461 
 4145      74757300 
 4146              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
